
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001188                       # Number of seconds simulated
sim_ticks                                  1187702000                       # Number of ticks simulated
final_tick                               2262439154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33455994                       # Simulator instruction rate (inst/s)
host_op_rate                                 33455921                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              337065188                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740884                       # Number of bytes of host memory used
host_seconds                                     3.52                       # Real time elapsed on the host
sim_insts                                   117886947                       # Number of instructions simulated
sim_ops                                     117886947                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       179968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       245440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        74176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       129280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       239616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       693440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1567936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       179968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        74176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       239616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        497344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       660736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          660736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10324                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10324                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    151526225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    206651163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     62453376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    108848853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3017592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2047652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    201747576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    583850158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1320142595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    151526225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     62453376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3017592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    201747576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        418744769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       556314631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            556314631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       556314631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    151526225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    206651163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     62453376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    108848853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3017592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2047652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    201747576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    583850158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1876457226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10324                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1563968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  658688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1567936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               660736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           58                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              958                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1187614500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10324                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.692183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.008599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.350229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4494     48.73%     48.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2186     23.70%     72.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          737      7.99%     80.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          377      4.09%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          257      2.79%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      1.65%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          135      1.46%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      1.30%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          765      8.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9223                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.236677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.485216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.287126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             37      5.80%      5.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           202     31.66%     37.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            96     15.05%     52.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            66     10.34%     62.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            68     10.66%     73.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            38      5.96%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            37      5.80%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            30      4.70%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            13      2.04%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            14      2.19%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            12      1.88%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      1.88%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.31%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.31%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.16%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.131661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.123505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.538823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              595     93.26%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.88%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25      3.92%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.47%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           638                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    504051500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               962245250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20626.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39376.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1316.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1320.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    556.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18181                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34104.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27714960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15122250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83616000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22297680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            784894275                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21758250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1032704535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            872.386135                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     31110750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1113241750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 41874840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22848375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               106493400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44290800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            793605870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14116500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1100530905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            929.683051                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     18656250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1125607500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               491203000     88.16%     88.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1013500      0.18%     88.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1596000      0.29%     88.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               63387000     11.38%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           557199500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241510500     73.89%     73.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            85320500     26.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4849                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.869403                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55810                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4849                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.509590                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.012872                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.856531                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.046900                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939173                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288749                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288749                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          533                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46472                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46472                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46472                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46472                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8715                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8715                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14468                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14468                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           23                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23183                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23183                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23183                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23183                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    533296982                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    533296982                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1087800194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1087800194                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     11195500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11195500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       222004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       222004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1621097176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1621097176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1621097176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1621097176                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69655                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.209636                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209636                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.515187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.515187                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.227536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227536                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.332826                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332826                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.332826                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332826                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61192.998508                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61192.998508                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75186.632154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75186.632154                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 71308.917197                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 71308.917197                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9652.347826                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9652.347826                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69926.117241                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69926.117241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69926.117241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69926.117241                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        94619                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2004                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.215070                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2798                       # number of writebacks
system.cpu0.dcache.writebacks::total             2798                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5934                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12387                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12387                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18321                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18321                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18321                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2781                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4862                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195658774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195658774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    173911542                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    173911542                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7522750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7522750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       187496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       187496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    369570316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    369570316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    369570316                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    369570316                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.146377                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.146377                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069801                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069801                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069801                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069801                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70355.546206                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70355.546206                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83571.139837                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83571.139837                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 74482.673267                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74482.673267                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data         8152                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8152                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76011.994241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76011.994241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76011.994241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76011.994241                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3500                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.674180                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261119                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3500                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.605429                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.056572                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.617608                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039173                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960191                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999364                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86348                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86348                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37140                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37140                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37140                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37140                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37140                       # number of overall hits
system.cpu0.icache.overall_hits::total          37140                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4281                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4281                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4281                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4281                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4281                       # number of overall misses
system.cpu0.icache.overall_misses::total         4281                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    308137354                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    308137354                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    308137354                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    308137354                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    308137354                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    308137354                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41421                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41421                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41421                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41421                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103353                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103353                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103353                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103353                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103353                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 71977.891614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71977.891614                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 71977.891614                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71977.891614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 71977.891614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71977.891614                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1392                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          775                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          775                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          775                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          775                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          775                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          775                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3506                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3506                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3506                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3506                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3506                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3506                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    255012619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    255012619                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    255012619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    255012619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    255012619                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    255012619                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084643                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084643                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084643                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084643                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72736.057901                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72736.057901                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72736.057901                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72736.057901                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72736.057901                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72736.057901                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.41%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.31%     47.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     52.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               723815500     94.74%     94.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 999000      0.13%     94.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2473500      0.32%     95.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               36751000      4.81%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           764039000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.851240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.921397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.64%     21.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  156     51.32%     72.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         160640500     11.38%     11.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            50287500      3.56%     14.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1200597000     85.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2574                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          459.386848                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36563                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2574                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.204740                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    99.092356                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   360.294492                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.193540                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.703700                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897240                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           201686                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          201686                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26151                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26151                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9398                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          513                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35549                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35549                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35549                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35549                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6629                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6475                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6475                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           83                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           27                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13104                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13104                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13104                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13104                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    362359892                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    362359892                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    493984780                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    493984780                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5995247                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5995247                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       197503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       197503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    856344672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    856344672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    856344672                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    856344672                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        32780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          493                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          493                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        48653                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        48653                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        48653                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        48653                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.202227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.202227                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.407925                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.407925                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.139262                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.139262                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.054767                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.054767                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.269336                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269336                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.269336                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269336                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 54662.828783                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54662.828783                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76291.085714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76291.085714                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 72231.891566                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 72231.891566                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7314.925926                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7314.925926                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65349.868132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65349.868132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65349.868132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65349.868132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        58238                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          288                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1377                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.293391                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1076                       # number of writebacks
system.cpu1.dcache.writebacks::total             1076                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4812                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5575                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5575                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           42                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10387                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1817                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          900                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          900                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2717                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2717                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2717                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121685776                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121685776                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     79505500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     79505500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2561753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2561753                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       156997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       156997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    201191276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    201191276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    201191276                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    201191276                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       900500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       900500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       900500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       900500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055430                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055430                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.056700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.068792                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.068792                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.054767                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.054767                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.055844                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055844                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.055844                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055844                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66970.707760                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66970.707760                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 88339.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88339.444444                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 62481.780488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62481.780488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5814.703704                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5814.703704                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74049.052632                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74049.052632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74049.052632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74049.052632                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       225125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       225125                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       225125                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2238                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.474976                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38776                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2238                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.326184                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   156.921923                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   354.553053                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.306488                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.692486                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            69751                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           69751                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31129                       # number of overall hits
system.cpu1.icache.overall_hits::total          31129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2627                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2627                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2627                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2627                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2627                       # number of overall misses
system.cpu1.icache.overall_misses::total         2627                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    146056573                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    146056573                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    146056573                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    146056573                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    146056573                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    146056573                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        33756                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33756                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        33756                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33756                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        33756                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33756                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077823                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077823                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077823                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077823                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077823                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077823                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55598.238675                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55598.238675                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55598.238675                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55598.238675                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55598.238675                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55598.238675                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          388                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          388                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          388                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2239                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2239                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2239                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2239                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2239                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2239                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    122132386                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    122132386                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    122132386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    122132386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    122132386                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    122132386                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066329                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066329                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066329                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066329                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54547.738276                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54547.738276                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54547.738276                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54547.738276                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54547.738276                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54547.738276                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               755331500     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 672000      0.09%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 973000      0.13%     99.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6131000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           763107500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          340.711990                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   303.438352                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    37.273638                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.592653                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.072800                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.665453                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5665                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5665                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          984                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            984                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           27                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1216                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          126                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          134                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           134                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          134                       # number of overall misses
system.cpu2.dcache.overall_misses::total          134                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      7992470                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      7992470                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       469254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       469254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       688746                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       688746                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       113502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       113502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      8461724                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      8461724                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      8461724                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      8461724                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1350                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1350                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1350                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1350                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.113514                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.113514                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.099259                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.099259                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.099259                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099259                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 63432.301587                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 63432.301587                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58656.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58656.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 76527.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 76527.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 16214.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16214.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 63147.194030                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 63147.194030                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 63147.194030                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 63147.194030                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           57                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           58                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           58                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5324776                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5324776                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       356496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       356496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       608253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       608253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       104498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       104498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5681272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5681272                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5681272                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5681272                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.062162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.138889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138889                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.056296                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056296                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.056296                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056296                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77170.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77170.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        50928                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        50928                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 121650.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 121650.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 14928.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14928.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 74753.578947                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74753.578947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 74753.578947                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74753.578947                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              166                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11854                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              166                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.409639                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   420.403721                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    91.596279                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.821101                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.178899                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2474                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2474                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          947                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            947                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          947                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             947                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          947                       # number of overall hits
system.cpu2.icache.overall_hits::total            947                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          207                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          207                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          207                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           207                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          207                       # number of overall misses
system.cpu2.icache.overall_misses::total          207                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     13257604                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13257604                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     13257604                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13257604                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     13257604                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13257604                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1154                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1154                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1154                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1154                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.179376                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.179376                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.179376                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.179376                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.179376                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.179376                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 64046.396135                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64046.396135                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 64046.396135                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64046.396135                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 64046.396135                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64046.396135                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           41                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           41                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           41                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          166                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          166                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10507345                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10507345                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10507345                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10507345                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10507345                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10507345                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.143847                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.143847                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.143847                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.143847                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.143847                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.143847                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 63297.259036                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63297.259036                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 63297.259036                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63297.259036                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 63297.259036                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63297.259036                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1348278500     96.86%     96.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 712500      0.05%     96.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 459000      0.03%     96.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               42571000      3.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1392021000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1211492000     85.50%     85.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205500500     14.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12232                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.660132                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129620                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12232                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.596795                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   183.311767                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   306.348364                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.358031                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.598337                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956367                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           774351                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          774351                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84289                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84289                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35585                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35585                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1231                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1231                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1266                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1266                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119874                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119874                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119874                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119874                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16413                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16413                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51483                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51483                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           23                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67896                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67896                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67896                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67896                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1006885446                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1006885446                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   4003622671                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4003622671                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     14520247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     14520247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       193502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       193502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5010508117                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5010508117                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5010508117                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5010508117                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187770                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187770                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187770                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187770                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.162986                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162986                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591296                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591296                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.148097                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.148097                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.017843                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.017843                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.361591                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.361591                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.361591                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.361591                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61346.825443                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61346.825443                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77765.916341                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77765.916341                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 67851.621495                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 67851.621495                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8413.130435                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8413.130435                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73796.808604                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73796.808604                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73796.808604                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73796.808604                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       293424                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          543                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5004                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.637890                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   135.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7622                       # number of writebacks
system.cpu3.dcache.writebacks::total             7622                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10922                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10922                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44705                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44705                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          107                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55627                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55627                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55627                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55627                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5491                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5491                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6778                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           23                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12269                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12269                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    384649266                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    384649266                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    617536363                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    617536363                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      7550251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7550251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       158998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       158998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1002185629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1002185629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1002185629                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1002185629                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077847                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077847                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.074048                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.074048                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.017843                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.017843                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065341                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065341                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065341                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065341                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70050.858860                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70050.858860                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 91108.935232                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91108.935232                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 70563.093458                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70563.093458                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6912.956522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6912.956522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81684.377618                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81684.377618                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81684.377618                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81684.377618                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5956                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.863575                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107354                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5956                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.024513                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   211.604397                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   300.259178                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.413290                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.586444                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999734                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           203769                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          203769                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91728                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91728                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91728                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91728                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91728                       # number of overall hits
system.cpu3.icache.overall_hits::total          91728                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7177                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7177                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7177                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7177                       # number of overall misses
system.cpu3.icache.overall_misses::total         7177                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    426284126                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    426284126                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    426284126                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    426284126                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    426284126                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    426284126                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        98905                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        98905                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        98905                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        98905                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        98905                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        98905                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.072565                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.072565                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.072565                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.072565                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.072565                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.072565                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59395.865403                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59395.865403                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59395.865403                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59395.865403                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59395.865403                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59395.865403                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1111                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.718750                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1218                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1218                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1218                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1218                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1218                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1218                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5959                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5959                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5959                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5959                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5959                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    349347102                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    349347102                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    349347102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    349347102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    349347102                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    349347102                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060250                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060250                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060250                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060250                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060250                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060250                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58625.122000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58625.122000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58625.122000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58625.122000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58625.122000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58625.122000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25593                       # number of replacements
system.l2.tags.tagsinuse                  2486.030520                       # Cycle average of tags in use
system.l2.tags.total_refs                        7909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25593                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.309030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      950.015758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        53.604787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       150.415006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.455422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        25.082050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        17.475811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.309800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        11.036896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   227.238191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   142.716594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   102.307494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   109.410021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     6.201519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     3.670527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   318.346547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   360.744096                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.013870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.022018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.130798                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    721221                       # Number of tag accesses
system.l2.tags.data_accesses                   721221                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          545                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1005                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          515                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           54                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           14                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2155                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1138                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6041                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11501                       # number of Writeback hits
system.l2.Writeback_hits::total                 11501                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   453                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          615                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1005                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          553                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1374                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6494                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          615                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          724                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1005                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          553                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           54                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2155                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1374                       # number of overall hits
system.l2.overall_hits::total                    6494                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2887                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2038                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1217                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           51                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3801                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4354                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15693                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6492                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9126                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3849                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2038                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           53                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10846                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24819                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2887                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3849                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1233                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2038                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          112                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           53                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3801                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10846                       # number of overall misses
system.l2.overall_misses::total                 24819                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    244973750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    193605500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    109258750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    116345750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      9742250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      5554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    320677750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    373423250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1373581500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       312491                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       156496                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    168910000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     77626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    607429747                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     854160247                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    244973750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    362515500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    109258750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    193972250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      9742250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5748500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    320677750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    980852997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2227741747                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    244973750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    362515500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    109258750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    193972250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      9742250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5748500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    320677750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    980852997                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2227741747                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2238                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21734                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11502                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11502                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9579                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2238                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2591                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5956                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12220                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31313                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2238                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2591                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5956                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12220                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31313                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.824386                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.789005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.550938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.702656                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.674699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.784615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.638180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.792790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.722048                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000087                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000087                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854167                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.910050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.955763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.964923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952709                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.824386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.841679                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.550938                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.786569                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.674699                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.791045                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.638180                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.887561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792610                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.824386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.841679                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.550938                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.786569                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.674699                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.791045                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.638180                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.887561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792610                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84854.087288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94997.791953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88612.124899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 95600.451931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86984.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 108911.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84366.679821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85765.560404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87528.292869                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6224.850000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6944.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data        17928                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7621.731707                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12038.153846                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93268.912203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 94551.157125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        97000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93565.888324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93596.345277                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84854.087288                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 94184.333593                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88612.124899                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95177.747792                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86984.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 108462.264151                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84366.679821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90434.537802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89759.528869                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84854.087288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 94184.333593                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88612.124899                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95177.747792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86984.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 108462.264151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84366.679821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90434.537802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89759.528869                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10323                       # number of writebacks
system.l2.writebacks::total                     10323                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           75                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           74                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                315                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 315                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                315                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2812                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1159                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1199                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           56                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3744                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4347                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15378                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6492                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9126                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24504                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    203762000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    166904750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     88926250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     99282000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4405500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3341500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    269172000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    318067500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1153861500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       358517                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        89504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       126506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       736535                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        72004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        55002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        58002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       238511                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    146445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     67437000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    527217753                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    741267753                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    203762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    313349750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     88926250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    166719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4405500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    269172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    845285253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1895129253                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    203762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    313349750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     88926250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    166719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4405500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    269172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    845285253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1895129253                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       848000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2959500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       848000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2959500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.802970                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.783972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.517873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.692263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.337349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.553846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.628610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.791515                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.707555                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000087                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000087                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.952381                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854167                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.910050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.955763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.964923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952709                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.802970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.838837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.517873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.779622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.337349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.567164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.628610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.886989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.802970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.838837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.517873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.779622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.337349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.567164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.628610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.886989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.782550                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72461.593172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82422.098765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76726.704055                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82804.003336                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 78669.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92819.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71894.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73169.427191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75033.261803                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17925.850000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17900.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18072.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17964.268293                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18334                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        19334                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18347                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80864.163446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 82140.073082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81210.374769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81225.920776                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72461.593172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81686.587591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76726.704055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 82534.158416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 78669.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92355.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71894.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77985.538611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77339.587537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72461.593172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81686.587591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76726.704055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 82534.158416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 78669.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92355.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71894.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77985.538611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77339.587537                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       212000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211392.857143                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       212000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211392.857143                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15378                       # Transaction distribution
system.membus.trans_dist::ReadResp              15377                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10324                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              153                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             77                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              58                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9126                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9122                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2228672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2228784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2228784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              176                       # Total snoops (count)
system.membus.snoop_fanout::samples             35072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35072                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82894500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130233701                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63374                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50824                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3916                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        48415                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17296                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.724466                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4134                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          194                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54043                       # DTB read hits
system.switch_cpus0.dtb.read_misses               447                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11557                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31455                       # DTB write hits
system.switch_cpus0.dtb.write_misses               52                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5537                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85498                       # DTB hits
system.switch_cpus0.dtb.data_misses               499                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17094                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13254                       # ITB hits
system.switch_cpus0.itb.fetch_misses              201                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  14                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13455                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  701228                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       125958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                312115                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63374                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21430                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               285951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9984                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4369                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41421                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       421535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.740425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.095093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          364326     86.43%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4883      1.16%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5926      1.41%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3957      0.94%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9778      2.32%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2889      0.69%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3344      0.79%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1568      0.37%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24864      5.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       421535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090376                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445098                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           93917                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       276923                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40268                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6067                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4359                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3855                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          645                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264134                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2090                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4359                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           97865                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          76117                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127643                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42093                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        73457                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        250121                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          736                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4121                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8961                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         56861                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       170057                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       313889                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       313628                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          239                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112907                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57150                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5790                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          973                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40848                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8065                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4135                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           217028                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          417                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       421535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.514852                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.250950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       334636     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33661      7.99%     87.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17416      4.13%     91.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13066      3.10%     94.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12020      2.85%     97.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5698      1.35%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3160      0.75%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1217      0.29%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          661      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       421535                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            409      5.27%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4978     64.11%     69.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2378     30.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124322     57.28%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          182      0.08%     57.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           44      0.02%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        56870     26.20%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32289     14.88%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        217028                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.309497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7765                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035779                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       863023                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       301343                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          750                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          488                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224392                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            401                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2283                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16013                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5711                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10988                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4359                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20132                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        45988                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       237746                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50519                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34435                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5558                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        45756                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4216                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       212848                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54642                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4180                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4453                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86213                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28951                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31571                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.303536                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                200988                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199575                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95155                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           123195                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.284608                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.772393                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69004                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3880                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       409139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.410543                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       350957     85.78%     85.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26655      6.51%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9739      2.38%     94.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4702      1.15%     95.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4198      1.03%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2064      0.50%     97.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2191      0.54%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1592      0.39%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7041      1.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       409139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       167969                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        167969                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63230                       # Number of memory references committed
system.switch_cpus0.commit.loads                34506                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22833                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           161963                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97096     57.81%     59.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35482     21.12%     80.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29006     17.27%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       167969                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7041                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              636365                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             486437                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              412487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165100                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.247293                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.247293                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235444                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235444                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          275738                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         139938                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              179                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12442                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2907                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          53935                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45390                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2471                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        37932                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16738                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    44.126331                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3073                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          166                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               46142                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1072                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   26                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3589                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17892                       # DTB write hits
system.switch_cpus1.dtb.write_misses              182                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1224                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               64034                       # DTB hits
system.switch_cpus1.dtb.data_misses              1254                       # DTB misses
system.switch_cpus1.dtb.data_acv                   47                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4813                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8043                       # ITB hits
system.switch_cpus1.itb.fetch_misses              372                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8415                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  451430                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                266056                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              53935                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19811                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               224024                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7958                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7066                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            33757                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       325489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.817404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.168295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          276425     84.93%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2333      0.72%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7739      2.38%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2662      0.82%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8330      2.56%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1771      0.54%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5260      1.62%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1228      0.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19741      6.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       325489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.119476                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.589363                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           66608                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       215644                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34770                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4820                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3646                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2210                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          341                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        215979                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1168                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3646                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           69984                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48246                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130588                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36190                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        36834                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        201415                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1068                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         25417                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       138361                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       240137                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       239893                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       101682                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36679                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10132                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          835                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38071                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        19834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         6000                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2438                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            180756                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           181647                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          561                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        45620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       325489                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.249473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       253145     77.77%     77.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24356      7.48%     85.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14899      4.58%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14352      4.41%     94.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13161      4.04%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2977      0.91%     99.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1661      0.51%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          562      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          376      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       325489                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            121      1.59%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5444     71.41%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2059     27.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       106414     58.58%     58.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          116      0.06%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        50029     27.54%     86.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        18550     10.21%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6503      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        181647                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.402381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               7624                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041972                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       696275                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       233050                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       162198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          693                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          352                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          302                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        188895                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            370                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          768                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11713                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3392                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3646                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9782                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        33998                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       191917                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39235                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        19834                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5468                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        33832                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3267                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       178610                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        47804                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3037                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4364                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               66089                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24839                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             18285                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.395654                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                164615                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               162500                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            73590                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            91177                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.359967                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.807111                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        45531                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2955                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       317010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.456632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.439249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       264373     83.40%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25228      7.96%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11555      3.64%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2820      0.89%     95.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2039      0.64%     96.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1574      0.50%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1272      0.40%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          891      0.28%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7258      2.29%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       317010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       144757                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        144757                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 43964                       # Number of memory references committed
system.switch_cpus1.commit.loads                27522                       # Number of loads committed
system.switch_cpus1.commit.membars               1079                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20928                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           138937                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1414                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2831      1.96%      1.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        90237     62.34%     64.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          102      0.07%     64.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        28601     19.76%     84.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        16455     11.37%     95.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6503      4.49%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       144757                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7258                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              493368                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             389177                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              663908                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             141932                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               141932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.180608                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.180608                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.314405                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.314405                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          221996                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         117625                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15347                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4441                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1997                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1473                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          213                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1605                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            305                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    19.003115                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            186                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1216                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                375                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1591                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                142                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            144                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19772                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8671                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1997                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          491                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            488                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1154                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples        10108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.857835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.257113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            8567     84.75%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              71      0.70%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             235      2.32%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             105      1.04%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             198      1.96%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              83      0.82%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              77      0.76%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              30      0.30%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             742      7.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total        10108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.101001                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438549                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3232                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         5488                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1067                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          112                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           208                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          108                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6568                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          102                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           208                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3319                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            482                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         4700                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1096                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          302                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6005                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           158                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4391                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6885                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6883                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1568                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2823                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          183                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              701                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          233                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           48                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4322                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           33                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples        10108                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.427582                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.106391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         8190     81.02%     81.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          858      8.49%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          421      4.17%     93.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          245      2.42%     96.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          210      2.08%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          104      1.03%     99.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           44      0.44%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           25      0.25%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8           11      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total        10108                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              7      5.30%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            93     70.45%     75.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     24.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2496     57.75%     57.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.16%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1330     30.77%     88.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          395      9.14%     97.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.17%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4322                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.218592                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                132                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030541                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18917                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8631                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4454                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           46                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          959                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          240                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           208                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            480                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5479                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           75                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1514                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          496                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          220                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4104                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1223                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          218                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   52                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1601                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               378                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.207566                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3930                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3864                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2311                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.195428                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.782345                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3231                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          198                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         9496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.236626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.939413                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         8532     89.85%     89.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          478      5.03%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          212      2.23%     97.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           95      1.00%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           49      0.52%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           36      0.38%     99.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           25      0.26%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           18      0.19%     99.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           51      0.54%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         9496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2247                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2247                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   811                       # Number of memory references committed
system.switch_cpus2.commit.loads                  555                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               388                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2145                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.58%      0.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1299     57.81%     58.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.22%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          580     25.81%     84.42% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.39%     95.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2247                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           51                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14895                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11568                       # The number of ROB writes
system.switch_cpus2.timesIdled                     98                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   9664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1093781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2234                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2234                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      8.850492                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                8.850492                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.112988                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.112988                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4864                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2935                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9974                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         135081                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110652                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7314                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        92151                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          52815                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.313540                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8483                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          239                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123023                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1810                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47326                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94122                       # DTB write hits
system.switch_cpus3.dtb.write_misses              983                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18953                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217145                       # DTB hits
system.switch_cpus3.dtb.data_misses              2793                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           66279                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38542                       # ITB hits
system.switch_cpus3.itb.fetch_misses              514                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39056                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1475443                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       251110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                775815                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             135081                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61298                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               823316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19166                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        20105                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            98907                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1104560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.009020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          957544     86.69%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9836      0.89%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17480      1.58%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11996      1.09%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30056      2.72%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6720      0.61%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10169      0.92%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5879      0.53%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54880      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1104560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091553                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.525818                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          179465                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       803069                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88107                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25136                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8782                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7488                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          825                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        672631                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2483                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8782                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          191619                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         359075                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       259752                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100246                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185085                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        641443                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          515                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21335                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          8926                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        136693                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       425800                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       847221                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       844237                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2655                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293964                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          131828                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15591                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1959                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157795                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23163                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13968                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            590606                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555145                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1167                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       159666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1104560                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.502594                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.231589                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       880185     79.69%     79.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        88102      7.98%     87.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        43952      3.98%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36834      3.33%     94.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27031      2.45%     97.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15992      1.45%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8198      0.74%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2763      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1503      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1104560                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            788      4.07%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10361     53.46%     57.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8233     42.48%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317035     57.11%     57.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          540      0.10%     57.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1194      0.22%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130420     23.49%     81.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96211     17.33%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555145                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.376256                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19382                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.034913                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2227371                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       759498                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       517020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8027                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4130                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3832                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        569894                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4179                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4974                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36819                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12778                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19547                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8782                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         134191                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       199512                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       615073                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2493                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120660                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101243                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9866                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       198031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8533                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547025                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125343                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8119                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11642                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220632                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73194                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95289                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.370753                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525701                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520852                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256730                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           352162                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353014                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.729011                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       155163                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4514                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7736                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1078371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.420100                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.335951                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       914338     84.79%     84.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74365      6.90%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28936      2.68%     94.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13864      1.29%     95.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16268      1.51%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5065      0.47%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5572      0.52%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4338      0.40%     98.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15625      1.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1078371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453024                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453024                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172306                       # Number of memory references committed
system.switch_cpus3.commit.loads                83841                       # Number of loads committed
system.switch_cpus3.commit.membars               2367                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58834                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435430                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257584     56.86%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86208     19.03%     78.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88532     19.54%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453024                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15625                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1662650                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1242827                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 370883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              899961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443760                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.324867                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.324867                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.300764                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.300764                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739402                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         351636                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2558                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17828                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22279                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22278                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11502                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             156                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9614                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9614                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       224128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       143232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       234720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       381184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1269928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2740208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             753                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            43645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  43645    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33331500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5827381                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7976245                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3594613                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4438732                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            276655                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            133477                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9683897                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20123743                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012224                       # Number of seconds simulated
sim_ticks                                 12224456000                       # Number of ticks simulated
final_tick                               2275835497000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17963909                       # Simulator instruction rate (inst/s)
host_op_rate                                 17963888                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1828601365                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747028                       # Number of bytes of host memory used
host_seconds                                     6.69                       # Real time elapsed on the host
sim_insts                                   120090981                       # Number of instructions simulated
sim_ops                                     120090981                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       189824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       252096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       965440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       788864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2328960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       189824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       965440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1232576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1861760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1861760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        15085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        12326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29090                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1549680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1256498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     15528217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     20622267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     78976111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     64531624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4774691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      3277365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190516453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1549680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     15528217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     78976111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4774691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100828699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       152297984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            152297984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       152297984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1549680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1256498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     15528217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     20622267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     78976111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     64531624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4774691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      3277365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            342814437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       36390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47714                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2319232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2239488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2328960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3053696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12729                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          302                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2184                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        53                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12224407500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    179                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.463622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.952493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.698956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8722     48.11%     48.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4347     23.98%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1389      7.66%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          723      3.99%     83.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          423      2.33%     86.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          253      1.40%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          201      1.11%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          117      0.65%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1954     10.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18129                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.729916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.491815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             646     49.43%     49.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             39      2.98%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            95      7.27%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            79      6.04%     65.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            60      4.59%     70.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            60      4.59%     74.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            54      4.13%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            59      4.51%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            55      4.21%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            37      2.83%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            21      1.61%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            28      2.14%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      1.07%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           16      1.22%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           15      1.15%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.69%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.23%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.38%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.31%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.08%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.772762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.947821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     56.811754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1242     95.03%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            18      1.38%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             1      0.08%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.08%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.08%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      0.38%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.54%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            6      0.46%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.31%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.15%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.08%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.08%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.15%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.15%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.08%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            3      0.23%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.08%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.08%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.08%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      0.15%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      0.31%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1307                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    697256750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1376719250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  181190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19241.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37991.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       189.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29136                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     145348.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                120755880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 65888625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               302913000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              170540640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            952532880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3449915595                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5724102000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            10786648620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            739.626849                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9439799750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     408200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2376412750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                156839760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 85577250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               357754800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              187498800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            952532880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3475352700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5701788750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10917344940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            748.588530                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   9417300750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     408200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2398911750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       607                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     215     37.07%     37.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      2      0.34%     37.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     13      2.24%     39.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.17%     39.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    349     60.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 580                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      215     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       2      0.45%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      13      2.91%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.22%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     215     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  446                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             12738921500     99.13%     99.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1919000      0.01%     99.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                5233500      0.04%     99.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1334500      0.01%     99.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              102845500      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         12850254000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.616046                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.768966                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  549     92.89%     92.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                     27      4.57%     97.46% # number of callpals executed
system.cpu0.kern.callpal::rti                      15      2.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   591                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               16                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              280                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          487.836562                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4080                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.571429                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   487.836562                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.952806                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.952806                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           100476                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          100476                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        16171                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          16171                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         7362                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7362                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          279                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          149                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          149                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        23533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           23533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        23533                       # number of overall hits
system.cpu0.dcache.overall_hits::total          23533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          752                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           64                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           48                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          940                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           940                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          940                       # number of overall misses
system.cpu0.dcache.overall_misses::total          940                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     45162966                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     45162966                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8295565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8295565                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2621245                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2621245                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       940517                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       940517                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     53458531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     53458531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     53458531                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     53458531                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        16923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        16923                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         7550                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         7550                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          197                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          197                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        24473                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        24473                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        24473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        24473                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.044437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044437                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.024901                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024901                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.186589                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.186589                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.243655                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.243655                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.038410                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.038410                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.038410                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038410                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60057.135638                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60057.135638                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44125.345745                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44125.345745                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 40956.953125                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40956.953125                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 19594.104167                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19594.104167                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56870.777660                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56870.777660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56870.777660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56870.777660                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          743                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          486                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.277778                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          115                       # number of writebacks
system.cpu0.dcache.writebacks::total              115                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           29                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          459                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          127                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           47                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          481                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          481                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data           96                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           96                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          332                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          332                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     23637022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     23637022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5194697                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5194697                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1520001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1520001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       869983                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       869983                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     28831719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28831719                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     28831719                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28831719                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     52895000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     52895000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     21479000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     21479000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     74374000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     74374000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.020918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.016821                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016821                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.102041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.102041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.238579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.238579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.019654                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019654                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.019654                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019654                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 66771.248588                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66771.248588                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 40903.125984                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40903.125984                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 43428.600000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43428.600000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 18510.276596                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18510.276596                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59941.203742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59941.203742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59941.203742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59941.203742                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224131.355932                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224131.355932                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223739.583333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223739.583333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224018.072289                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224018.072289                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              761                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.913840                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6095                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              761                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.009198                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.913840                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999832                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            41704                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           41704                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        19570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          19570                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        19570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           19570                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        19570                       # number of overall hits
system.cpu0.icache.overall_hits::total          19570                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          901                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          901                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          901                       # number of overall misses
system.cpu0.icache.overall_misses::total          901                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     45081130                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45081130                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     45081130                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45081130                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     45081130                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45081130                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        20471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        20471                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        20471                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        20471                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        20471                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        20471                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.044013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.044013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.044013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.044013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.044013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.044013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50034.550499                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50034.550499                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50034.550499                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50034.550499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50034.550499                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50034.550499                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          139                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          762                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          762                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          762                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          762                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          762                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          762                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     37560594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37560594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     37560594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37560594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     37560594                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37560594                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.037223                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.037223                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.037223                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.037223                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.037223                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.037223                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49292.118110                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49292.118110                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49292.118110                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49292.118110                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49292.118110                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49292.118110                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       963                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     250     39.62%     39.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     13      2.06%     41.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.16%     41.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    367     58.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 631                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      250     48.73%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      13      2.53%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.19%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     249     48.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  513                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             11698857500     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                5500000      0.05%     99.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1286000      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               78261000      0.66%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         11783904500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.678474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.812995                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      2.09%      2.24% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.30%      2.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  583     86.89%     89.42% # number of callpals executed
system.cpu1.kern.callpal::rdps                     26      3.87%     93.29% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.15%     93.44% # number of callpals executed
system.cpu1.kern.callpal::rti                      34      5.07%     98.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.34%     99.85% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   671                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 14                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.071429                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.608696                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         254192000     69.44%     69.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           111850000     30.56%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             4956                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.591850                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              67274                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4956                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.574253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.591850                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.971859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971859                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           378620                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          378620                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        47101                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          47101                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        22115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         22115                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          591                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          591                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          633                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          633                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        69216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           69216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        69216                       # number of overall hits
system.cpu1.dcache.overall_hits::total          69216                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8952                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8952                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13751                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           50                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22703                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22703                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22703                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22703                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    571150927                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    571150927                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    952970531                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    952970531                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     12862748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12862748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       706517                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       706517                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1524121458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1524121458                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1524121458                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1524121458                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        56053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        56053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        35866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        35866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          683                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        91919                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        91919                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        91919                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        91919                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.159706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159706                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.383399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.383399                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.245211                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.245211                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.073206                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.073206                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.246989                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246989                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.246989                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246989                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 63801.488718                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63801.488718                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69301.907570                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69301.907570                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 66993.479167                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 66993.479167                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 14130.340000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14130.340000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67133.042241                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67133.042241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67133.042241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67133.042241                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        88038                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          405                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1912                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.044979                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2784                       # number of writebacks
system.cpu1.dcache.writebacks::total             2784                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5923                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11724                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11724                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17647                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17647                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17647                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17647                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3029                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3029                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2027                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2027                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           50                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5056                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           15                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           15                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    213419554                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    213419554                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    156156276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    156156276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      7904500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7904500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       634483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       634483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    369575830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    369575830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    369575830                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    369575830                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3372500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3372500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3372500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3372500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054038                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.056516                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056516                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.162197                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.162197                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.073206                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.073206                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.055005                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055005                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.055005                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055005                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 70458.750083                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70458.750083                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77038.123335                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77038.123335                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 62240.157480                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62240.157480                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 12689.660000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 12689.660000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73096.485364                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73096.485364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73096.485364                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73096.485364                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224833.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224833.333333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224833.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224833.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3954                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998174                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              80164                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3954                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            20.274153                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998174                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           112140                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          112140                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        49343                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          49343                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        49343                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           49343                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        49343                       # number of overall hits
system.cpu1.icache.overall_hits::total          49343                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4748                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4748                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4748                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4748                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4748                       # number of overall misses
system.cpu1.icache.overall_misses::total         4748                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    322896138                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    322896138                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    322896138                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    322896138                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    322896138                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    322896138                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        54091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        54091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        54091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        54091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        54091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        54091                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.087778                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.087778                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.087778                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.087778                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.087778                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.087778                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68006.768745                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68006.768745                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68006.768745                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68006.768745                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68006.768745                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68006.768745                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          791                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          791                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3957                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3957                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3957                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3957                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3957                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3957                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    269467591                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    269467591                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    269467591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    269467591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    269467591                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    269467591                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.073154                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.073154                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.073154                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.073154                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.073154                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.073154                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68098.961587                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68098.961587                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68098.961587                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68098.961587                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68098.961587                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68098.961587                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      73                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4776                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1070     38.74%     38.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.62%     39.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     13      0.47%     39.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1661     60.14%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2762                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1069     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.78%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      13      0.60%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1068     49.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2168                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             12076423500     93.96%     93.96% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               17681500      0.14%     94.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                5910500      0.05%     94.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 449500      0.00%     94.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              751908000      5.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         12852373000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999065                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.642986                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.784938                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     12.00%     12.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      4.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     16.00%     32.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      4.00%     36.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      4.00%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      4.00%     44.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      4.00%     48.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       10     40.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      4.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  155      4.70%      4.82% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.15%      4.97% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2503     75.89%     80.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                    114      3.46%     84.32% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.35% # number of callpals executed
system.cpu2.kern.callpal::rti                     228      6.91%     91.27% # number of callpals executed
system.cpu2.kern.callpal::callsys                  42      1.27%     92.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     92.60% # number of callpals executed
system.cpu2.kern.callpal::rdunique                243      7.37%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3298                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              382                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                196                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                195                      
system.cpu2.kern.mode_good::user                  196                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.510471                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.676471                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       14627883000     98.45%     98.45% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           230271500      1.55%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     155                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            17708                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.413612                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             304815                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17708                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.213406                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    10.913028                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   497.500584                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.021315                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.971681                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992995                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1560396                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1560396                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       210420                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         210420                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        96159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         96159                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4458                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4458                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       306579                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          306579                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       306579                       # number of overall hits
system.cpu2.dcache.overall_hits::total         306579                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        21092                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21092                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        48269                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        48269                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          605                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          605                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           75                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69361                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69361                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69361                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69361                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1149283278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1149283278                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3469381658                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3469381658                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     30366500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     30366500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       845015                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       845015                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4618664936                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4618664936                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4618664936                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4618664936                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       231512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       231512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       144428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       144428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         5063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4586                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4586                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       375940                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       375940                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       375940                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       375940                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.091105                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.091105                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.334208                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.334208                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.119494                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.119494                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.016354                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.016354                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.184500                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.184500                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.184500                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.184500                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54489.061161                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54489.061161                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 71875.979573                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71875.979573                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 50192.561983                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50192.561983                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11266.866667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11266.866667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66588.788166                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66588.788166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66588.788166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66588.788166                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       250329                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          801                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             4632                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.043394                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    53.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9787                       # number of writebacks
system.cpu2.dcache.writebacks::total             9787                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10355                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10355                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        41247                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        41247                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          169                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51602                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51602                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51602                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51602                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10737                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         7022                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7022                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          436                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          436                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           75                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        17759                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        17759                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        17759                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        17759                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          171                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          171                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          301                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          301                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          472                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          472                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    622276298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    622276298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    566671075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    566671075                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     19397250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     19397250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       732485                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       732485                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1188947373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1188947373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1188947373                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1188947373                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     28018000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     28018000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     50466000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     50466000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     78484000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     78484000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.046378                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.046378                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.048619                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.048619                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.086115                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.086115                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.016354                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.016354                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.047239                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047239                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.047239                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047239                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57956.253888                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 57956.253888                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 80699.384079                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80699.384079                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 44489.105505                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44489.105505                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9766.466667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9766.466667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 66949.004617                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66949.004617                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 66949.004617                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66949.004617                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163847.953216                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163847.953216                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167661.129568                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 167661.129568                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 166279.661017                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 166279.661017                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            29648                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.866050                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             223155                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            29648                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.526815                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.759638                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   501.106412                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.017109                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.978723                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995832                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           499549                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          499549                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       202040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         202040                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       202040                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          202040                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       202040                       # number of overall hits
system.cpu2.icache.overall_hits::total         202040                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        32896                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32896                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        32896                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32896                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        32896                       # number of overall misses
system.cpu2.icache.overall_misses::total        32896                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1692399672                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1692399672                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1692399672                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1692399672                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1692399672                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1692399672                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       234936                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       234936                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       234936                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       234936                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       234936                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       234936                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.140021                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.140021                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.140021                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.140021                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.140021                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.140021                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51446.974465                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51446.974465                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51446.974465                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51446.974465                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51446.974465                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51446.974465                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2723                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3219                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3219                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3219                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3219                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3219                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3219                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        29677                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        29677                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        29677                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        29677                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        29677                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        29677                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1478818068                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1478818068                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1478818068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1478818068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1478818068                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1478818068                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.126320                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.126320                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.126320                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.126320                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.126320                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.126320                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49830.443374                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49830.443374                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49830.443374                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49830.443374                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49830.443374                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49830.443374                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       414                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     126     33.25%     33.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     13      3.43%     36.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.79%     37.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    237     62.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 379                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      126     47.19%     47.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      13      4.87%     52.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.12%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     125     46.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  267                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             12348298000     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4960500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2279000      0.02%     99.57% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               53824500      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         12409362000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.527426                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.704485                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.76%      0.76% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  349     88.13%     88.89% # number of callpals executed
system.cpu3.kern.callpal::rdps                     29      7.32%     96.21% # number of callpals executed
system.cpu3.kern.callpal::rti                      15      3.79%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   396                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              738                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          445.959852                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4918                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              738                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.663957                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   445.959852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.871015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.871015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            82299                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           82299                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        12546                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          12546                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         4910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4910                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          110                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           67                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        17456                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           17456                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        17456                       # number of overall hits
system.cpu3.dcache.overall_hits::total          17456                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1065                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1065                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1539                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1539                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           49                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           45                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2604                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2604                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2604                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2604                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     64514496                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     64514496                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     95826491                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     95826491                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1262500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1262500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       718515                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       718515                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    160340987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    160340987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    160340987                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    160340987                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        13611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        13611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6449                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6449                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        20060                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        20060                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        20060                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        20060                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.078246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.078246                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.238642                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.238642                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.308176                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.308176                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.401786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.401786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.129811                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.129811                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.129811                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.129811                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 60576.991549                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60576.991549                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62265.426251                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62265.426251                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 25765.306122                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25765.306122                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data        15967                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        15967                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 61574.879800                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61574.879800                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 61574.879800                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 61574.879800                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5747                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               99                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.050505                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    26.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          403                       # number of writebacks
system.cpu3.dcache.writebacks::total              403                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          366                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1224                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1224                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            7                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1590                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1590                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          699                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          315                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          315                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           42                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           45                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           45                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1014                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1014                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1014                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1014                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           28                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           28                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           32                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           32                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45198265                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45198265                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18013974                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18013974                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       990500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       652485                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       652485                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     63212239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     63212239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     63212239                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     63212239                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5392000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5392000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      6010500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6010500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.051356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.051356                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.048845                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.048845                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.264151                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.264151                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.401786                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.401786                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.050548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.050548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64661.323319                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64661.323319                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 57187.219048                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57187.219048                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 23583.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23583.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 14499.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14499.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 62339.486193                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62339.486193                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 62339.486193                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62339.486193                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 192571.428571                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 192571.428571                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 187828.125000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 187828.125000                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1599                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12562                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1599                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.856160                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            26607                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           26607                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        10614                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          10614                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        10614                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           10614                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        10614                       # number of overall hits
system.cpu3.icache.overall_hits::total          10614                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1890                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1890                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1890                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1890                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1890                       # number of overall misses
system.cpu3.icache.overall_misses::total         1890                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    112911107                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    112911107                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    112911107                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    112911107                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    112911107                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    112911107                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        12504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        12504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        12504                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        12504                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        12504                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        12504                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.151152                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.151152                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.151152                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.151152                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.151152                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.151152                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59741.326455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59741.326455                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59741.326455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59741.326455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59741.326455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59741.326455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          291                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          291                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          291                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          291                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          291                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1599                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1599                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1599                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1599                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1599                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1599                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     93931611                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     93931611                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     93931611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     93931611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     93931611                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     93931611                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.127879                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.127879                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.127879                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.127879                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.127879                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.127879                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58743.971857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58743.971857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58743.971857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58743.971857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58743.971857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58743.971857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  455                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 455                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19064                       # Transaction distribution
system.iobus.trans_dist::WriteResp                440                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1702                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           21                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1194079                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               211000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              390000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           108476552                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1262000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18712048                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                18668                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18668                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               168012                       # Number of tag accesses
system.iocache.tags.data_accesses              168012                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        18624                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        18624                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5435966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5435966                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4033113538                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4033113538                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5435966                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5435966                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5435966                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5435966                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        18624                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123544.681818                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123544.681818                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216554.635846                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216554.635846                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123544.681818                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123544.681818                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123544.681818                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123544.681818                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         35563                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5209                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.827222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           44                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        18624                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           44                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           44                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3114000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3114000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3064603600                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3064603600                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3114000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3114000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3114000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3114000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70772.727273                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70772.727273                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164551.310137                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164551.310137                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70772.727273                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70772.727273                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70772.727273                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70772.727273                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     38417                       # number of replacements
system.l2.tags.tagsinuse                  2841.886714                       # Cycle average of tags in use
system.l2.tags.total_refs                       23611                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.614598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      691.229785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    14.852973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    20.038583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   139.503276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   145.911155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1243.068655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   491.956331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    59.457133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    35.868821                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.042189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.008906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.075871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.030027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.129028                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1210707                       # Number of tag accesses
system.l2.tags.data_accesses                  1210707                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          387                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data           70                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        14524                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4525                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          607                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21725                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13089                       # number of Writeback hits
system.l2.Writeback_hits::total                 13089                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   778                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           75                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          918                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        14524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          156                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22503                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          387                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           75                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          918                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          725                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        14524                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5111                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          607                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          156                       # number of overall hits
system.l2.overall_hits::total                   22503                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          375                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3035                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2269                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        15120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          992                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          443                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28597                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                215                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         6244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8186                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          375                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          259                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3035                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3988                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        15120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12374                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          992                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          640                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36783                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          375                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          259                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3035                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3988                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        15120                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12374                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          992                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          640                       # number of overall misses
system.l2.overall_misses::total                 36783                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     32690000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     23492000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    255781500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    211084250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1296335750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    580673000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     85916750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43518750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2529492000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       160998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       251994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       414488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       124496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       951976                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        66999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       124996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        33000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       287993                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      2390249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    150376999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    550985491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16164500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     719917239                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     32690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     25882249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    255781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    361461249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1296335750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1131658491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     85916750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     59683250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3249409239                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     32690000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     25882249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    255781500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    361461249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1296335750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1131658491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     85916750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     59683250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3249409239                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        29644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50322                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13089                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13089                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             86                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         6830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8964                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          762                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4713                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        29644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        17485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59286                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          762                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4713                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        29644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        17485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59286                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.492126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.768977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.767771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.806039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.510053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.575317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.620388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.749577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.568280                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.934783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.914894                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.793103                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.809524                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.872093                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.838710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.905690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.914202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.960976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913208                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.492126                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.775449                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.767771                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.846170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.510053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.707692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.620388                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.804020                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620433                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.492126                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.775449                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.767771                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.846170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.510053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.707692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.620388                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.804020                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620433                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 87173.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 100824.034335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84277.265239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93029.638607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85736.491402                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94726.427406                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86609.627016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 98236.455982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88453.054516                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2012.475000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5860.325581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  8127.215686                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3036.487805                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4427.795349                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data         2913                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3705.764706                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7352.705882                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3839.906667                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 91932.653846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87479.347877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 88242.391256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82053.299492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87944.935133                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 87173.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 99931.463320                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84277.265239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90637.223922                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85736.491402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 91454.541054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86609.627016                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93255.078125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88339.973330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 87173.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 99931.463320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84277.265239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90637.223922                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85736.491402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 91454.541054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86609.627016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93255.078125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88339.973330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10466                       # number of writebacks
system.l2.writebacks::total                     10466                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           79                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           80                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                378                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 378                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                378                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          296                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          215                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         2966                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        15085                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6093                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          912                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28219                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           215                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         6244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8186                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         2966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        15085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         2966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        15085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36405                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          171                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          411                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data           96                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           15                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          301                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           28                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          440                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          332                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           15                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          472                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           32                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          851                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     22813750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    213035750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    179593250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   1104422500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    501534000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     67408250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     36588250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2144523750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1475552                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       799026                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       950042                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       753025                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3977645                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       431017                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       301517                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       308015                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       329514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1370063                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2061751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    129095501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    473692009                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    618578261                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     22813750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     21189751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    213035750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    308688751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1104422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    975226009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     67408250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     50317250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2763102011                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     22813750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     21189751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    213035750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    308688751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1104422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    975226009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     67408250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     50317250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2763102011                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49603500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     25624000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     75790000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     20229500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3167000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     46546000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5010000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     74952500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     69833000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      3167000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     72170000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5572500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    150742500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.388451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.709571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.750316                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.789343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.508872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.571844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.570356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.727580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.560769                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.793103                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.809524                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.872093                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.838710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.905690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.914202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.960976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.913208                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.388451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.721557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.750316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.836198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.508872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.705576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.570356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.787688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.614057                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.388451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.721557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.750316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.836198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.508872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.705576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.570356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.787688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.614057                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77073.479730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88967.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71825.944032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80825.045005                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73213.291349                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82313.146233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73912.554825                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85088.953488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75995.738687                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18444.400000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18582                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18628.274510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18366.463415                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18500.674419                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18739.869565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17736.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18118.529412                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18306.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18267.506667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79298.115385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75099.186155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 75863.550448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 69690.355330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75565.387369                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 77073.479730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 87924.278008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 71825.944032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78327.518650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 73213.291349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79048.878090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73912.554825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80250.797448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75898.970224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 77073.479730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 87924.278008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 71825.944032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78327.518650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 73213.291349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79048.878090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73912.554825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80250.797448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75898.970224                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210184.322034                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149847.953216                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 184403.892944                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210723.958333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211133.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 154637.873754                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 178928.571429                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 170346.590909                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210340.361446                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211133.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152902.542373                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 174140.625000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 177135.722679                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               28674                       # Transaction distribution
system.membus.trans_dist::ReadResp              28672                       # Transaction distribution
system.membus.trans_dist::WriteReq                440                       # Transaction distribution
system.membus.trans_dist::WriteResp               440                       # Transaction distribution
system.membus.trans_dist::Writeback             29090                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        18624                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        18624                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              428                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            203                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             302                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8182                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8174                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        84189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        85892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2383872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2998784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3000574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5384446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              383                       # Total snoops (count)
system.membus.snoop_fanout::samples             85694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   85694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               85694                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1496000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           285288081                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18891952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          196367278                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          48146                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        39470                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          828                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        41962                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          10157                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    24.205233                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3573                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               18668                       # DTB read hits
system.switch_cpus0.dtb.read_misses                63                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              63                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               8689                       # DTB write hits
system.switch_cpus0.dtb.write_misses               10                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             10                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               27357                       # DTB hits
system.switch_cpus0.dtb.data_misses                73                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              73                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3799                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3799                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  314357                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        40219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                144209                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              48146                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        13730                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               232378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           3198                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles          356                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            20471                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       274760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.524854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          246497     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2434      0.89%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            4424      1.61%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            2664      0.97%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            3650      1.33%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            1821      0.66%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            1988      0.72%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7             954      0.35%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           10328      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       274760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.153157                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.458743                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           29206                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       222869                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            18851                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2303                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1531                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        109932                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          196                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1531                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           30726                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          75050                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       141659                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            19652                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6142                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        101950                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2406                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           281                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            19                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        70723                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       117244                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       117229                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        56555                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           14108                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4135                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          264                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20744                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        20538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores         9647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7702                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3411                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded             92017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         6530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued            87667                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          214                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        22183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined         9733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4809                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       274760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.319068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.989228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       235473     85.70%     85.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        18732      6.82%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2         8269      3.01%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         4226      1.54%     97.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         4113      1.50%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         1810      0.66%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1180      0.43%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          519      0.19%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          438      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       274760                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            509     19.78%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     19.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1215     47.22%     67.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          849     33.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        56187     64.09%     64.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          133      0.15%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        19963     22.77%     87.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite         8921     10.18%     97.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         2463      2.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total         87667                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.278877                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2573                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029350                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       452881                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       120909                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses        84921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses         90240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          818                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         4924                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1780                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          237                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1531                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          73311                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          584                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts        99520                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        20538                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts         9647                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5313                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          182                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1512                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts        86111                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        18739                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1556                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  973                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               27452                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           14709                       # Number of branches executed
system.switch_cpus0.iew.exec_stores              8713                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.273927                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                 85434                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                84921                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            43621                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            58002                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.270142                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.752060                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        22743                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1367                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       270838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.283014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.106804                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       242312     89.47%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        13186      4.87%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         5170      1.91%     96.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         3073      1.13%     97.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         1788      0.66%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1377      0.51%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          537      0.20%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          513      0.19%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         2882      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       270838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        76651                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         76651                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 23453                       # Number of memory references committed
system.switch_cpus0.commit.loads                15595                       # Number of loads committed
system.switch_cpus0.commit.membars                861                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             12890                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            73599                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         3034                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          366      0.48%      0.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        49367     64.40%     64.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          115      0.15%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        16456     21.47%     86.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         7884     10.29%     96.79% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         2463      3.21%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        76651                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         2882                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              367126                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             202778                       # The number of ROB writes
system.switch_cpus0.timesIdled                    533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  39597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            25387140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              76285                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                76285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.120823                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.120823                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.242670                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.242670                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          103879                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          62920                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          31835                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1839                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          69655                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        53797                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4341                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        47524                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          28025                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    58.970205                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           5475                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          203                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               72503                       # DTB read hits
system.switch_cpus1.dtb.read_misses               598                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           23203                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              40209                       # DTB write hits
system.switch_cpus1.dtb.write_misses               75                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  31                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          11884                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              112712                       # DTB hits
system.switch_cpus1.dtb.data_misses               673                       # DTB misses
system.switch_cpus1.dtb.data_acv                   34                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           35087                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              21464                       # ITB hits
system.switch_cpus1.itb.fetch_misses              988                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          22452                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  809675                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       152301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                391807                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              69655                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        33500                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               286475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          11744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               207                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          313                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        61015                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          318                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            54091                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       506547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.773486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.095010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          430977     85.08%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            6765      1.34%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            9416      1.86%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            6189      1.22%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12704      2.51%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            4669      0.92%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5142      1.02%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            2850      0.56%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           27835      5.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       506547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086028                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.483907                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          121201                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       315771                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            57819                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6466                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5290                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         4759                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          597                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        350869                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1986                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5290                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          125701                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          84786                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       171528                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            59381                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        59861                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        335254                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          277                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1522                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          3982                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         45736                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       228854                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       420237                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       419915                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          282                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       164065                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           64791                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         8137                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1063                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            46745                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        67904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        43730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8994                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         6913                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            305364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         9916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           294924                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          435                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        80278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        40120                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         7078                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       506547                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582224                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.321800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       390535     77.10%     77.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        42473      8.38%     85.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        24008      4.74%     90.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        19100      3.77%     93.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        15833      3.13%     97.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         7431      1.47%     98.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         4425      0.87%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         1838      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          904      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       506547                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            614      6.99%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5529     62.97%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2637     30.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       172543     58.50%     58.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          271      0.09%     58.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           52      0.02%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        75741     25.68%     84.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        41194     13.97%     98.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5114      1.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        294924                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.364250                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8780                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.029770                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1104687                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       395390                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       274432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          924                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          535                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          411                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        303203                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            495                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         4312                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        17942                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          385                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         7129                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        12751                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5290                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          22489                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50725                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       321279                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1625                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        67904                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        43730                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8205                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        50511                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          385                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         5159                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       290508                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        73271                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4417                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 5999                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              113646                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           40640                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             40375                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.358796                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                276528                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               274843                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           134574                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           175196                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.339449                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.768134                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        81197                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2838                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         4722                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       492404                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.485284                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.483828                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       410535     83.37%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        37619      7.64%     91.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        12902      2.62%     93.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         6890      1.40%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         5917      1.20%     96.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3162      0.64%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         2799      0.57%     97.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2049      0.42%     97.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        10531      2.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       492404                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       238956                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        238956                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 86563                       # Number of memory references committed
system.switch_cpus1.commit.loads                49962                       # Number of loads committed
system.switch_cpus1.commit.membars               1118                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             33774                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               343                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           230500                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         3229                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         3956      1.66%      1.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       141631     59.27%     60.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          244      0.10%     61.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.02%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        51080     21.38%     82.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        36882     15.43%     97.86% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5114      2.14%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       238956                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        10531                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              798216                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             654510                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            22754192                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             235006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               235006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.445338                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.445338                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.290247                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.290247                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          376466                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         195015                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              237                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             158                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          33105                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3957                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         410659                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       337135                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        16450                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       266126                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         116626                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    43.823602                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          28262                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1135                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              263225                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2767                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   28                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           23842                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             158473                       # DTB write hits
system.switch_cpus2.dtb.write_misses              881                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  17                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          12691                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              421698                       # DTB hits
system.switch_cpus2.dtb.data_misses              3648                       # DTB misses
system.switch_cpus2.dtb.data_acv                   45                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           36533                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              48533                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1096                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  58                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          49629                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4041614                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       958191                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1812326                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             410659                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       144888                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1289676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          47592                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         1111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        30697                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         7626                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           234936                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11877                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2311160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.784163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.129220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1973013     85.37%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24709      1.07%     86.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           44050      1.91%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           23947      1.04%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           53921      2.33%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           18758      0.81%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           26250      1.14%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11394      0.49%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          135118      5.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2311160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.101608                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448416                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          768989                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1244737                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           247114                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29259                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         21061                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21327                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2780                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1514364                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9369                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         21061                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          788791                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         329047                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       743080                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           256269                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       172912                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1437348                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2179                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          5941                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         11775                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        109899                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       984713                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1778474                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1777169                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1042                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       771292                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          213414                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        46167                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         6137                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           223405                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       272139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       169279                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        50333                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        25378                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1309588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        52937                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1265576                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1863                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       273583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       128693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        35650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2311160                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.547593                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.286264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1799878     77.88%     77.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       201038      8.70%     86.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       107108      4.63%     91.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        76127      3.29%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        62708      2.71%     97.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        32400      1.40%     98.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        19327      0.84%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         7445      0.32%     99.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         5129      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2311160                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2706      7.71%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.01%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      7.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         19264     54.88%     62.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13132     37.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       792818     62.64%     62.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2379      0.19%     62.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          514      0.04%     62.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     62.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           13      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            2      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       281436     22.24%     85.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       161528     12.76%     97.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        26864      2.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1265576                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.313136                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              35104                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.027738                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4874157                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1634542                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1210839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         5122                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         2854                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2377                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1297947                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           2717                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9979                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        61442                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1320                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        19736                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          216                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        20882                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         21061                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         115530                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       193734                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1389739                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6021                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       272139                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       169279                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        42271                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       192243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1320                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        19827                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1247928                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       267757                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17648                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                27214                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              427640                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          186102                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            159883                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.308770                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1220717                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1213216                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           570349                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           733986                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.300181                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.777057                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       277005                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        17287                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18491                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2260837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.490349                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.457918                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1861611     82.34%     82.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       181835      8.04%     90.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        77690      3.44%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        35348      1.56%     95.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        25336      1.12%     96.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        13358      0.59%     97.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8905      0.39%     97.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10255      0.45%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        46499      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2260837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1108600                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1108600                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                360238                       # Number of memory references committed
system.switch_cpus2.commit.loads               210695                       # Number of loads committed
system.switch_cpus2.commit.membars               8402                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            164446                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2292                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1063916                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        17882                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        19682      1.78%      1.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       690254     62.26%     64.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2257      0.20%     64.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          461      0.04%     64.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     64.28% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           11      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            2      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       219097     19.76%     84.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       149966     13.53%     97.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        26864      2.42%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1108600                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        46499                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             3580698                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2821819                       # The number of ROB writes
system.switch_cpus2.timesIdled                  22144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1730454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            21663894                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1088933                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1088933                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.711536                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.711536                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.269430                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.269430                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1616938                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         869128                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1008                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1005                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          64853                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         23501                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          17519                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        12585                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1524                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        13513                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           7466                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    55.250500                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1746                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          119                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               14342                       # DTB read hits
system.switch_cpus3.dtb.read_misses                88                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             105                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7613                       # DTB write hits
system.switch_cpus3.dtb.write_misses               17                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             17                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               21955                       # DTB hits
system.switch_cpus3.dtb.data_misses               105                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             122                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                799                       # ITB hits
system.switch_cpus3.itb.fetch_misses              461                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1260                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  245943                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        48740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 89524                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              17519                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         9212                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                47399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4042                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          212                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        38003                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          438                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            12504                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       136825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.654296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.923105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          118792     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1669      1.22%     88.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            3033      2.22%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1272      0.93%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            2996      2.19%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1187      0.87%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6             991      0.72%     94.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7             972      0.71%     95.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            5913      4.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       136825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.071232                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.364003                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           41482                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        77641                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            14919                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1001                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1782                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1274                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         81440                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          960                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1782                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           42650                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          19325                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        53027                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            14733                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5308                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         77320                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           238                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           268                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2363                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        52994                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups        93184                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups        93098                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           69                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        34891                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           18103                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         2512                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            10599                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        16286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         8683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2493                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1495                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             69100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            63311                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          133                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        23233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        10815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2914                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       136825                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.462715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.144126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       109102     79.74%     79.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        11644      8.51%     88.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         6809      4.98%     93.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         3596      2.63%     95.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         2923      2.14%     97.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1583      1.16%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          706      0.52%     99.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          278      0.20%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          184      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       136825                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             63      4.48%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           812     57.75%     62.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          531     37.77%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        38405     60.66%     60.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          148      0.23%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           16      0.03%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        15179     23.98%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         7852     12.40%     97.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         1711      2.70%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         63311                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.257421                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1406                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022208                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       264671                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes        95980                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        60395                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          315                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          161                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         64548                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            169                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          546                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5498                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2079                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1782                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13536                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4987                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        73637                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          746                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        16286                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         8683                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3342                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            72                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4899                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          109                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1852                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        61781                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        14450                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1530                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  831                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               22107                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches            9802                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              7657                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.251200                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 60924                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                60541                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            27609                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            36297                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.246159                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.760641                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        23687                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1699                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       132673                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.376083                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.184324                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       112447     84.75%     84.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1         9298      7.01%     91.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         4348      3.28%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2265      1.71%     96.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1460      1.10%     97.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          707      0.53%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          526      0.40%     98.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          400      0.30%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1222      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       132673                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        49896                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         49896                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 17392                       # Number of memory references committed
system.switch_cpus3.commit.loads                10788                       # Number of loads committed
system.switch_cpus3.commit.membars                228                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              7925                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            48097                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls          983                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          323      0.65%      0.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        30101     60.33%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          125      0.25%     61.23% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.23% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        11016     22.08%     83.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         6609     13.25%     96.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         1711      3.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        49896                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1222                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              204785                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             151334                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 109118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            24572781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              49573                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                49573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.961229                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.961229                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.201563                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.201563                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           77683                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          43357                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          30754                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1152                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              51907                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             51862                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               440                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              440                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13089                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        18663                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             436                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           214                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            650                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9060                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9060                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        12824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        59321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        46571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                135563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        48768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        29193                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       253056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       479864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1897216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1746481                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       102336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4633790                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20265                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            93812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.199409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399559                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  75105     80.06%     80.06% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  18707     19.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           50863496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224406                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1035797                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6533909                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8313238                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          47465931                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          29310268                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2595889                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1637776                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.886868                       # Number of seconds simulated
sim_ticks                                1886867848000                       # Number of ticks simulated
final_tick                               4162703345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 308862                       # Simulator instruction rate (inst/s)
host_op_rate                                   308862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73676241                       # Simulator tick rate (ticks/s)
host_mem_usage                                 789012                       # Number of bytes of host memory used
host_seconds                                 25610.26                       # Real time elapsed on the host
sim_insts                                  7910028378                       # Number of instructions simulated
sim_ops                                    7910028378                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      8852800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    135516672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      5588032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    103050048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     15569472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    152505216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      5875136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    115189504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          542147136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      8852800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      5588032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     15569472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      5875136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35885440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    208956160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       208956160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       138325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2117448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        87313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1610157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       243273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2382894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        91799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      1799836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8471049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3264940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3264940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4691797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     71820966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2961539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     54614343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8251490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     80824535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      3113698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     61047998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             287326501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4691797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2961539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8251490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      3113698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19018523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       110742340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110742340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       110742340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4691797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     71820966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2961539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     54614343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8251490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     80824535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      3113698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     61047998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            398068840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8471050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3393580                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8471050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3393580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537575424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4571776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               211404864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               542147200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            217189120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  71434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90380                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        84449                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            506939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            665883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            491597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            586055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            512906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            561034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            510238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            541349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            426424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            452198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           481032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           481248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           466444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           561593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           554568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           600108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            221224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            190599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            196286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            199701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            219670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            202940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            166981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           184193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           197688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           240935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           280154                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       344                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1886867869000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8471050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3393580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5058762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2009243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  754059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  370006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   42237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  55207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 123563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 158123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 176885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 185744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 189458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 191056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 192916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 196020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 199557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 212131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 208664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 211168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 200875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 197634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 195328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5697301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.462153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.568404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.967839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3794393     66.60%     66.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1210917     21.25%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       325636      5.72%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       133105      2.34%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72761      1.28%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36687      0.64%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26580      0.47%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14483      0.25%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82739      1.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5697301                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       191597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.839997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.666037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          97949     51.12%     51.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         66055     34.48%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         14062      7.34%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4619      2.41%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2774      1.45%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2033      1.06%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1371      0.72%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          900      0.47%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          664      0.35%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          394      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          267      0.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          189      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          112      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           83      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           51      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           30      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        191597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       191597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.240359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.849053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      9.611987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        190773     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           124      0.06%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           104      0.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            85      0.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            75      0.04%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           56      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           58      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           59      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           43      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           32      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           29      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           25      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           17      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           16      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           16      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            8      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           14      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            7      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           15      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        191597                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 187910538880                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            345403338880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41998080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22371.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41121.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       284.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    287.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4331671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1673836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     159033.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22519735560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12287554125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             34435479000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            11039833440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124193403360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         750883733595                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         482199621750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1437559360830                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            756.033506                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 788095214000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63006580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1035763572000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              20828979360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11365018500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             31741608600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            10722741120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         124193403360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         759769232175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         474405297750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1433026280865                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.649511                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 775078296122                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   63006580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1048780445128                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1094                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  13530289                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 4348578     49.90%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.00%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1932      0.02%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     57      0.00%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                4364735     50.08%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             8715303                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  4348106     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1932      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      57      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 4348085     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              8698181                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1644868761000     87.17%     87.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                 583000      0.00%     87.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1177472000      0.06%     87.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               57274000      0.00%     87.24% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           240762971500     12.76%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1886867061500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999891                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996185                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1      5.26%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::17                        7     36.84%     42.11% # number of syscalls executed
system.cpu0.kern.syscall::71                        2     10.53%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::73                        9     47.37%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    19                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   73      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   89      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              4373765     50.17%     50.17% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3880      0.04%     50.22% # number of callpals executed
system.cpu0.kern.callpal::rti                 4339559     49.78%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                  75      0.00%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                565      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               8718006                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          4339646                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            4337715                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            4337714                      
system.cpu0.kern.mode_good::user              4337715                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999555                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999777                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1347994458500     70.95%     70.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        551845846000     29.05%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          2970264                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.494674                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          714166825                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2970264                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           240.438838                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   503.494674                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.983388                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983388                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2976727521                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2976727521                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    436734333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      436734333                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    259404355                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     259404355                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        24770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        24770                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        28019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    696138688                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       696138688                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    696138688                       # number of overall hits
system.cpu0.dcache.overall_hits::total      696138688                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     20260576                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20260576                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     24683400                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24683400                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        10017                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        10017                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4650                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4650                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     44943976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44943976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     44943976                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44943976                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 550574504755                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 550574504755                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 367999001872                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 367999001872                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    540032957                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    540032957                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     67728371                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     67728371                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        69001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        69001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 918573506627                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 918573506627                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 918573506627                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 918573506627                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    456994909                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    456994909                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    284087755                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    284087755                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        34787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        32669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    741082664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    741082664                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    741082664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    741082664                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.044334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044334                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.086887                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086887                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.287952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.287952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.142337                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.142337                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.060646                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060646                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.060646                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060646                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27174.671873                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27174.671873                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 14908.764671                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14908.764671                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 53911.645902                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53911.645902                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 14565.241075                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14565.241075                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 20438.189684                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20438.189684                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 20438.189684                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20438.189684                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12722563                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        55602                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           187052                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            491                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.016183                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   113.242363                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1149053                       # number of writebacks
system.cpu0.dcache.writebacks::total          1149053                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      9582967                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9582967                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     15612148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15612148                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         2111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     25195115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25195115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     25195115                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25195115                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     10677609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10677609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      9071252                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9071252                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         7906                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7906                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4639                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4639                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     19748861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19748861                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     19748861                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19748861                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          444                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         2408                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2408                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         2852                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2852                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 169719335897                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169719335897                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  79679078854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  79679078854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    374848285                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    374848285                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     60775129                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     60775129                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        59999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        59999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 249398414751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 249398414751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 249398414751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 249398414751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     99987500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     99987500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    539871000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    539871000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    639858500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    639858500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.023365                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023365                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.031931                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031931                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.227269                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.227269                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.142000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.142000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.026649                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026649                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.026649                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026649                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15894.882075                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15894.882075                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data  8783.691474                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8783.691474                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 47413.140020                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47413.140020                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 13100.911619                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13100.911619                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12628.496132                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12628.496132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12628.496132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12628.496132                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225197.072072                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225197.072072                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224198.920266                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224198.920266                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224354.312763                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224354.312763                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1097062                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.574035                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          362725086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1097062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           330.633169                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   509.574035                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.995262                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995262                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        767218819                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       767218819                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    381829495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      381829495                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    381829495                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       381829495                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    381829495                       # number of overall hits
system.cpu0.icache.overall_hits::total      381829495                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1231213                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1231213                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1231213                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1231213                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1231213                       # number of overall misses
system.cpu0.icache.overall_misses::total      1231213                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  29557817144                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  29557817144                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  29557817144                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  29557817144                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  29557817144                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  29557817144                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    383060708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    383060708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    383060708                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    383060708                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    383060708                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    383060708                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003214                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003214                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003214                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003214                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003214                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003214                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 24007.070380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24007.070380                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 24007.070380                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24007.070380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 24007.070380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24007.070380                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5511                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              143                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.538462                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       133809                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       133809                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       133809                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       133809                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       133809                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       133809                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      1097404                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1097404                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      1097404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1097404                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      1097404                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1097404                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  25175636819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  25175636819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  25175636819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  25175636819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  25175636819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  25175636819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002865                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002865                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002865                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002865                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002865                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002865                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 22941.083520                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22941.083520                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 22941.083520                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22941.083520                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 22941.083520                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22941.083520                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     854                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  13300236                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 4304525     49.92%     49.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1932      0.02%     49.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     58      0.00%     49.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                4316825     50.06%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             8623340                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  4304221     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1932      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      58      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 4304191     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              8610402                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1651196078000     87.49%     87.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1114242000      0.06%     87.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               56103500      0.00%     87.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           234941955500     12.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1887308379000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999929                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.997073                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998500                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::73                        7    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   32      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   88      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              4324306     50.13%     50.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                   3878      0.04%     50.18% # number of callpals executed
system.cpu1.kern.callpal::rti                 4297049     49.82%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  45      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                445      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               8625845                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          4296248                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            4295326                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                889                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            4295349                      
system.cpu1.kern.mode_good::user              4295326                      
system.cpu1.kern.mode_good::idle                   23                      
system.cpu1.kern.mode_switch_good::kernel     0.999791                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.025872                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999795                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      574497772500     30.26%     30.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        507713569500     26.74%     57.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        816514789000     43.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      88                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          2329605                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.103491                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          685013962                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2329605                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           294.047258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.103491                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.980671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2848293636                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2848293636                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    415890637                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      415890637                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    251042007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     251042007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        13199                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13199                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14927                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14927                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    666932644                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       666932644                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    666932644                       # number of overall hits
system.cpu1.dcache.overall_hits::total      666932644                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     18704263                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18704263                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     23525275                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23525275                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5642                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5642                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3079                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3079                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     42229538                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      42229538                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     42229538                       # number of overall misses
system.cpu1.dcache.overall_misses::total     42229538                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 446435833207                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 446435833207                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 280274712678                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 280274712678                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    244363468                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    244363468                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     20777681                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20777681                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        94500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        94500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 726710545885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 726710545885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 726710545885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 726710545885                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    434594900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    434594900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    274567282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    274567282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    709162182                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    709162182                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    709162182                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    709162182                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043038                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.085681                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.085681                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.299453                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.299453                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.170999                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.170999                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.059548                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.059548                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.059548                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.059548                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23868.132800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23868.132800                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 11913.769878                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11913.769878                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 43311.497341                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43311.497341                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6748.191296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6748.191296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 17208.583856                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17208.583856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 17208.583856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17208.583856                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7740712                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21544                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           112692                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            233                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.689099                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.463519                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       852579                       # number of writebacks
system.cpu1.dcache.writebacks::total           852579                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      8454181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8454181                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data     14636631                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     14636631                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          884                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          884                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     23090812                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     23090812                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     23090812                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     23090812                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data     10250082                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     10250082                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      8888644                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      8888644                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         4758                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4758                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3071                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3071                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data     19138726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     19138726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data     19138726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     19138726                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         2017                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2017                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         2017                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2017                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 138218331659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 138218331659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  63708561265                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  63708561265                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    170550278                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    170550278                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     16184319                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16184319                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        81000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 201926892924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 201926892924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 201926892924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 201926892924                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    453994501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    453994501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    453994501                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    453994501                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.023585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023585                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.032373                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032373                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.252534                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.252534                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.170554                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.170554                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.026988                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026988                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.026988                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026988                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13484.607407                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13484.607407                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  7167.410604                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  7167.410604                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 35844.951240                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35844.951240                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5270.048518                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5270.048518                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10550.696683                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10550.696683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10550.696683                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10550.696683                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225084.036192                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225084.036192                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225084.036192                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225084.036192                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           858109                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.057617                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          307013558                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           858109                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           357.779208                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.057617                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.992300                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.992300                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        685027551                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       685027551                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    341101365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      341101365                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    341101365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       341101365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    341101365                       # number of overall hits
system.cpu1.icache.overall_hits::total      341101365                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       983221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       983221                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       983221                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        983221                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       983221                       # number of overall misses
system.cpu1.icache.overall_misses::total       983221                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  22324883697                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  22324883697                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  22324883697                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  22324883697                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  22324883697                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  22324883697                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    342084586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    342084586                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    342084586                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    342084586                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    342084586                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    342084586                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002874                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002874                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002874                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002874                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002874                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002874                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 22705.865413                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22705.865413                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 22705.865413                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22705.865413                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 22705.865413                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22705.865413                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4736                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.824742                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       124842                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       124842                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       124842                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       124842                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       124842                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       124842                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       858379                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       858379                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       858379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       858379                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       858379                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       858379                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  18797327526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  18797327526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  18797327526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  18797327526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  18797327526                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18797327526                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002509                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002509                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002509                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002509                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002509                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002509                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21898.633967                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21898.633967                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21898.633967                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21898.633967                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21898.633967                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21898.633967                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     337                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  23240608                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                 4307359     49.90%     49.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     76      0.00%     49.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1932      0.02%     49.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     60      0.00%     49.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                4321948     50.07%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             8631375                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                  4306974     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      76      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1932      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      60      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                 4306947     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              8615989                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1643667173000     87.11%     87.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               95319500      0.01%     87.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1301463000      0.07%     87.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               52855000      0.00%     87.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           241747657500     12.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1886864468000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999911                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.996529                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.998217                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1970     97.62%     97.62% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.05%     97.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.15%     97.82% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.05%     97.87% # number of syscalls executed
system.cpu2.kern.syscall::71                       32      1.59%     99.45% # number of syscalls executed
system.cpu2.kern.syscall::73                        8      0.40%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2018                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   52      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  198      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl              4335400     23.47%     23.47% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4286      0.02%     23.50% # number of callpals executed
system.cpu2.kern.callpal::rti                 4293917     23.25%     46.74% # number of callpals executed
system.cpu2.kern.callpal::callsys                2061      0.01%     46.76% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     46.76% # number of callpals executed
system.cpu2.kern.callpal::rdunique            9834378     53.24%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total              18470294                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel          4294116                       # number of protection mode switches
system.cpu2.kern.mode_switch::user            4292777                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel            4292778                      
system.cpu2.kern.mode_good::user              4292777                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999688                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999844                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      669868243000     35.50%     35.50% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1216994662500     64.50%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     198                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          3713746                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.513539                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1054805058                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3713746                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           284.027248                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.003302                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.510237                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995137                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995144                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       4348887968                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      4348887968                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    660576824                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      660576824                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    336953824                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     336953824                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     19714794                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     19714794                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     19723567                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     19723567                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    997530648                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       997530648                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    997530648                       # number of overall hits
system.cpu2.dcache.overall_hits::total      997530648                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     21479215                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21479215                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     25519088                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     25519088                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        17763                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        17763                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3170                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3170                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     46998303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      46998303                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     46998303                       # number of overall misses
system.cpu2.dcache.overall_misses::total     46998303                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 610531457354                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 610531457354                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 405687929145                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 405687929145                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    857246461                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    857246461                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     18085145                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18085145                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       286001                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       286001                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1016219386499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1016219386499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1016219386499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1016219386499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    682056039                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    682056039                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    362472912                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    362472912                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     19732557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     19732557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     19726737                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     19726737                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   1044528951                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1044528951                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   1044528951                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1044528951                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.031492                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031492                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.070403                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.070403                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.000900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000161                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000161                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.044995                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.044995                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.044995                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.044995                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28424.290988                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28424.290988                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 15897.430549                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15897.430549                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 48260.229747                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 48260.229747                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5705.093060                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5705.093060                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21622.469784                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21622.469784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21622.469784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21622.469784                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     19087561                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        33326                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           356824                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            391                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.492929                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.232737                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1787030                       # number of writebacks
system.cpu2.dcache.writebacks::total          1787030                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     10193468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     10193468                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     16251152                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     16251152                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4444                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4444                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     26444620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     26444620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     26444620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     26444620                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data     11285747                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     11285747                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      9267936                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      9267936                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        13319                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        13319                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         3157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data     20553683                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     20553683                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data     20553683                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     20553683                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          770                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          770                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         3337                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         3337                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4107                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4107                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 189985509670                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 189985509670                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  86921499044                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  86921499044                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    564493780                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    564493780                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     13378355                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13378355                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       255999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       255999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 276907008714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 276907008714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 276907008714                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 276907008714                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    125319000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    125319000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    668216500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    668216500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    793535500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    793535500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.016547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.025569                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025569                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000675                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000675                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000160                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.019677                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019677                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.019677                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019677                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16834.110287                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16834.110287                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  9378.733198                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  9378.733198                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 42382.594789                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42382.594789                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4237.679759                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4237.679759                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13472.379073                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13472.379073                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13472.379073                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13472.379073                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 162751.948052                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162751.948052                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 200244.680851                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 200244.680851                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 193215.364013                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 193215.364013                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1230353                       # number of replacements
system.cpu2.icache.tags.tagsinuse          508.714734                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          598296202                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1230353                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           486.280118                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   508.714734                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.993583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1245218820                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1245218820                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    620621586                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      620621586                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    620621586                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       620621586                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    620621586                       # number of overall hits
system.cpu2.icache.overall_hits::total      620621586                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1372275                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1372275                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1372275                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1372275                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1372275                       # number of overall misses
system.cpu2.icache.overall_misses::total      1372275                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  39612391732                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  39612391732                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  39612391732                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  39612391732                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  39612391732                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  39612391732                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    621993861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    621993861                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    621993861                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    621993861                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    621993861                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    621993861                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002206                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002206                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002206                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002206                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002206                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002206                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 28866.219768                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28866.219768                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 28866.219768                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28866.219768                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 28866.219768                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28866.219768                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         8160                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              180                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    45.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       141176                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       141176                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       141176                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       141176                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       141176                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       141176                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1231099                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1231099                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1231099                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1231099                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1231099                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1231099                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  34419659528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  34419659528                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  34419659528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  34419659528                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  34419659528                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  34419659528                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001979                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001979                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001979                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001979                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001979                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001979                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 27958.482241                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27958.482241                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 27958.482241                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27958.482241                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 27958.482241                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27958.482241                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     803                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  13805458                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 4442896     49.92%     49.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1932      0.02%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     68      0.00%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                4455087     50.06%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             8899983                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  4442459     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1932      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      68      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                 4442442     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              8886901                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1643432156000     87.08%     87.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1128712500      0.06%     87.14% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               58753500      0.00%     87.14% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           242689676000     12.86%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1887309298000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999902                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.997162                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998530                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::73                        8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   45      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   86      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl              4463012     50.13%     50.13% # number of callpals executed
system.cpu3.kern.callpal::rdps                   3874      0.04%     50.18% # number of callpals executed
system.cpu3.kern.callpal::rti                 4434986     49.82%     99.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                  46      0.00%     99.99% # number of callpals executed
system.cpu3.kern.callpal::rdunique                451      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               8902500                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel          4435072                       # number of protection mode switches
system.cpu3.kern.mode_switch::user            4433132                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel            4433132                      
system.cpu3.kern.mode_good::user              4433132                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999563                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999781                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1363795054500     71.78%     71.78% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        536136900500     28.22%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      86                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          2585039                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.767149                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          713731710                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2585039                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           276.100945                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   489.767149                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.956576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          232                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2969055216                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2969055216                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    436376964                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      436376964                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    259227158                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     259227158                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15052                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15052                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17541                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17541                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    695604122                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       695604122                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    695604122                       # number of overall hits
system.cpu3.dcache.overall_hits::total      695604122                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     19329234                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     19329234                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     24304540                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     24304540                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         6768                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6768                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3313                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3313                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     43633774                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      43633774                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     43633774                       # number of overall misses
system.cpu3.dcache.overall_misses::total     43633774                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 471562941007                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 471562941007                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 312223687440                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 312223687440                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    305010704                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    305010704                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     22174184                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22174184                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        65000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        65000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 783786628447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 783786628447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 783786628447                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 783786628447                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    455706198                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    455706198                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    283531698                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    283531698                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        21820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20854                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20854                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    739237896                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    739237896                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    739237896                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    739237896                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.042416                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042416                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.085721                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.085721                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.310174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.310174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.158866                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.158866                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.059025                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.059025                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.059025                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.059025                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 24396.359473                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24396.359473                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 12846.311325                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 12846.311325                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 45066.593381                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 45066.593381                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6693.083006                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6693.083006                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 17962.842922                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17962.842922                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 17962.842922                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17962.842922                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9477306                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        23489                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           139993                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            234                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.698428                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   100.380342                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       979440                       # number of writebacks
system.cpu3.dcache.writebacks::total           979440                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      8761465                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8761465                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     15170415                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     15170415                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         1241                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1241                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     23931880                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23931880                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     23931880                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23931880                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data     10567769                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     10567769                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      9134125                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      9134125                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         5527                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5527                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3301                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3301                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data     19701894                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     19701894                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data     19701894                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     19701894                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2030                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2030                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         2030                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         2030                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 149692914367                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 149692914367                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  71596299339                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  71596299339                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    206062535                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    206062535                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     17228816                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     17228816                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        57500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        57500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 221289213706                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 221289213706                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 221289213706                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 221289213706                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    458377000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    458377000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    458377000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    458377000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.023190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023190                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.032216                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032216                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.253300                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.253300                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.158291                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.158291                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.026652                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026652                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.026652                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.026652                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14165.044142                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14165.044142                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  7838.331459                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7838.331459                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 37282.890356                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37282.890356                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5219.271736                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5219.271736                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11231.875154                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11231.875154                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11231.875154                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11231.875154                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 225801.477833                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225801.477833                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 225801.477833                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 225801.477833                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           851566                       # number of replacements
system.cpu3.icache.tags.tagsinuse          508.079662                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          327859951                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           851566                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           385.008268                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   508.079662                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.992343                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992343                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        729416767                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       729416767                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    363309686                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      363309686                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    363309686                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       363309686                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    363309686                       # number of overall hits
system.cpu3.icache.overall_hits::total      363309686                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       972743                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       972743                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       972743                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        972743                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       972743                       # number of overall misses
system.cpu3.icache.overall_misses::total       972743                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  22510426426                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  22510426426                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  22510426426                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  22510426426                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  22510426426                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  22510426426                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    364282429                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    364282429                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    364282429                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    364282429                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    364282429                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    364282429                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002670                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002670                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002670                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002670                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002670                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002670                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 23141.185725                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23141.185725                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 23141.185725                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23141.185725                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 23141.185725                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23141.185725                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3606                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              120                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.050000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       120834                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       120834                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       120834                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       120834                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       120834                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       120834                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       851909                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       851909                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       851909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       851909                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       851909                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       851909                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  18980491831                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  18980491831                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  18980491831                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  18980491831                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  18980491831                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  18980491831                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002339                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002339                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.002339                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002339                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.002339                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002339                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22279.952238                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22279.952238                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22279.952238                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22279.952238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22279.952238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22279.952238                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1476                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1476                       # Transaction distribution
system.iobus.trans_dist::WriteReq              138432                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9792                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        16722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        22012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  279816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        66888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          796                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        69908                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8304964                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             16645000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2964000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           751220054                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12220000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           129164781                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               128902                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128902                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160118                       # Number of tag accesses
system.iocache.tags.data_accesses             1160118                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          262                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              262                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       128640                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       128640                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          262                       # number of demand (read+write) misses
system.iocache.demand_misses::total               262                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          262                       # number of overall misses
system.iocache.overall_misses::total              262                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32914349                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32914349                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  27978567924                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  27978567924                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32914349                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32914349                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32914349                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32914349                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          262                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            262                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       128640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          262                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             262                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          262                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            262                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125627.286260                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125627.286260                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217495.086474                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217495.086474                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125627.286260                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125627.286260                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125627.286260                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125627.286260                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        255636                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                37771                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.768050                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          262                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       128640                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          262                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          262                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19139499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19139499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  21288876336                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  21288876336                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     19139499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     19139499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     19139499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     19139499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 73051.522901                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73051.522901                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165491.886940                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165491.886940                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73051.522901                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73051.522901                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73051.522901                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73051.522901                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9505926                       # number of replacements
system.l2.tags.tagsinuse                  2614.802095                       # Cycle average of tags in use
system.l2.tags.total_refs                     8257161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9505926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.868633                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      768.410017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    38.225331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   347.825164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    19.475604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   269.469819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   143.951777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   677.549447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    21.865917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   328.029020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.046900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.021230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.016447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.008786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.041354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.020021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.159595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.150635                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 339773248                       # Number of tag accesses
system.l2.tags.data_accesses                339773248                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       941355                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       756725                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       748957                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       650490                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       971447                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1141009                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       739281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       700859                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6650123                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4768099                       # number of Writeback hits
system.l2.Writeback_hits::total               4768099                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          210                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  978                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          447                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                606                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        83067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        57481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       177555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        72563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                390666                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       941355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       839792                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       748957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       707971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       971447                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1318564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       739281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       773422                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7040789                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       941355                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       839792                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       748957                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       707971                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       971447                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1318564                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       739281                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       773422                       # number of overall hits
system.l2.overall_hits::total                 7040789                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       155725                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      1551931                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst       109180                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      1212476                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       258907                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      1741247                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       112308                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      1327582                       # number of ReadReq misses
system.l2.ReadReq_misses::total               6469356                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              3                       # number of Writeback misses
system.l2.Writeback_misses::total                   3                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data        22667                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data        19492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data        18966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data        20977                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              82102                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1500                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          272                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          282                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2210                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       576712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       408964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       650627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       484056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2120359                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       155725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2128643                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       109180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1621440                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       258907                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2391874                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       112308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      1811638                       # number of demand (read+write) misses
system.l2.demand_misses::total                8589715                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       155725                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2128643                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       109180                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1621440                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       258907                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2391874                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       112308                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      1811638                       # number of overall misses
system.l2.overall_misses::total               8589715                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  14169528500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 138540226750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst  10053779250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 108371368500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  22963115104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 154242013760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  10344948250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 118791029000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    577476009114                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     31891657                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      7564788                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     12742879                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      7185785                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     59385109                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      8373253                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      1031469                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1665449                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1510457                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12580628                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  55690081686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  40247225189                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  61796426021                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  47418862184                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  205152595080                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  14169528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 194230308436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  10053779250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 148618593689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  22963115104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 216038439781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  10344948250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 166209891184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     782628604194                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  14169528500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 194230308436                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  10053779250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 148618593689                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  22963115104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 216038439781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  10344948250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 166209891184                       # number of overall miss cycles
system.l2.overall_miss_latency::total    782628604194                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      1097080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      2308656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       858137                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      1862966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      1230354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2882256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       851589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      2028441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            13119479                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4768102                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4768102                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        23262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data        19582                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        19176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        21060                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            83080                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1947                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          240                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          322                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2816                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       659779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       466445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       828182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       556619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2511025                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1097080                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2968435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       858137                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2329411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1230354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3710438                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       851589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2585060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15630504                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1097080                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2968435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       858137                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2329411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1230354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3710438                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       851589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2585060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15630504                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.141945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.672223                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.127229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.650831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.210433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.604126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.131881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.654484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.493111                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000001                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000001                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.974422                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.989049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.996059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.988228                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.770416                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.885993                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.875776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.784801                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.874099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.876768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.785609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.869636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.844420                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.141945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.717093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.127229                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.696073                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.210433                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.644634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.131881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.700811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.549548                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.141945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.717093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.127229                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.696073                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.210433                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.644634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.131881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.700811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.549548                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 90990.711190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 89269.578834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 92084.440832                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 89380.217423                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88692.523199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88581.352192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 92112.300548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 89479.240454                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89263.291294                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1406.964177                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data   388.097065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data   671.880154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data   342.555418                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   723.308921                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5582.168667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3792.165441                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10675.955128                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5356.230496                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5692.591855                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 96564.804766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 98412.635804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94979.805666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 97961.521361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96753.707783                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90990.711190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 91246.070119                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 92084.440832                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 91658.398516                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88692.523199                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90321.831242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 92112.300548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 91745.641891                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91112.290011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90990.711190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 91246.070119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 92084.440832                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 91658.398516                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88692.523199                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90321.831242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 92112.300548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 91745.641891                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91112.290011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3136297                       # number of writebacks
system.l2.writebacks::total                   3136297                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        17399                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data        11155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        21867                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data        11254                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        15634                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         8928                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        20509                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data        11781                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total             118527                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        17399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        11155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        21867                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data        11257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        15634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         8928                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        20509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data        11781                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              118530                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        17399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        11155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        21867                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data        11257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        15634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         8928                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        20509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data        11781                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             118530                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst       138326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      1540776                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        87313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      1201222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       243273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      1732319                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        91799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      1315801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          6350829                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            3                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              3                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data        22667                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data        19492                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data        18965                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data        20976                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         82100                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         1500                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          272                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          156                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          281                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2209                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       576712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       408961                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       650627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       484056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2120356                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       138326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      2117488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        87313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      1610183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       243273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2382946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        91799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      1799857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8471185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       138326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      2117488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        87313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      1610183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       243273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2382946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        91799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      1799857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8471185                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          444                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          770                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1214                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         2408                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         2017                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         3337                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2030                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         9792                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         2852                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         2017                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4107                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         2030                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11006                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst  11022899250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data 118143328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   7147289250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  92218017000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  18671326396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 131687731990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   7503597250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data 101145503000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 487539692636                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data    411974952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data    354795140                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data    344242514                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    381754219                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1492766825                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     27245370                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      4990179                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      2823645                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5190685                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     40249879                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  48486925260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  35127783489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  53678999365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  41358119226                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 178651827340                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  11022899250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 166630253760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   7147289250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 127345800489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  18671326396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 185366731355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   7503597250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 142503622226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 666191519976                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  11022899250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 166630253760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   7147289250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 127345800489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  18671326396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 185366731355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   7503597250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 142503622226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 666191519976                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     93757500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    114539000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    208296500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    508131000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    426489500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    624375500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    429981000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1988977000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    601888500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    426489500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    738914500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    429981000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2197273500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.126086                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.667391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.101747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.644790                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.197726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.601029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.107797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.648676                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.484076                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000001                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.974422                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995404                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.988997                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.996011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.988204                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.770416                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.885993                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.650000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.872671                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.784446                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.874099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.876761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.785609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.869636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.844419                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.126086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.713335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.101747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.691240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.197726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.642228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.107797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.696253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.126086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.713335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.101747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.691240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.197726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.642228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.107797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.696253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541965                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 79687.833451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76677.809428                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81858.248485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76770.169877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76750.508260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76018.176785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 81739.422543                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76869.908900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76767.882214                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18175.098249                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18202.090088                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18151.463960                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18199.571844                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18182.299939                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18163.580000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18346.246324                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18100.288462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18472.188612                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18220.859665                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 84074.763938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 85895.191691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82503.491809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85440.773848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84255.581299                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 79687.833451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78692.419395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 81858.248485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79087.781009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76750.508260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 77788.892973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 81739.422543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 79174.969026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78642.069554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 79687.833451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78692.419395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 81858.248485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79087.781009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76750.508260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 77788.892973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 81739.422543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 79174.969026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78642.069554                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211165.540541                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 148751.948052                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 171578.665568                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211017.857143                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211447.446703                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 187106.832484                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211813.300493                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 203122.651144                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211040.848527                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211447.446703                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 179915.875335                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211813.300493                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 199643.240051                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             6352301                       # Transaction distribution
system.membus.trans_dist::ReadResp            6352300                       # Transaction distribution
system.membus.trans_dist::WriteReq               9792                       # Transaction distribution
system.membus.trans_dist::WriteResp              9792                       # Transaction distribution
system.membus.trans_dist::Writeback           3264940                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       128640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       128640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         30681812                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          13521                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           84449                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2227740                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2120221                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        22013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50965691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50987704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51373890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16466176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16466176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        69909                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    742870016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    742939925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               759406101                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         30718661                       # Total snoops (count)
system.membus.snoop_fanout::samples          42679090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                42679090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            42679090                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22360970                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         28184209782                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130231219                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        45899180725                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      558262903                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    484514523                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7745629                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    275576603                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits      190998502                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    69.308679                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        8600496                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        10117                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           476916402                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2445485                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    9                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       225108503                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          315494600                       # DTB write hits
system.switch_cpus0.dtb.write_misses          1442164                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       80194292                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           792411002                       # DTB hits
system.switch_cpus0.dtb.data_misses           3887649                       # DTB misses
system.switch_cpus0.dtb.data_acv                   18                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       305302795                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          263553977                       # ITB hits
system.switch_cpus0.itb.fetch_misses            30564                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 188                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      263584541                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2284179034                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    423705894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            3358302826                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          558262903                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    199598998                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles           1818193634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       52431780                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               868                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        56164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       251318                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        41002                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          456                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        383060710                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      5470493                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples   2268465226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.480429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.850827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1694531135     74.70%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        42912981      1.89%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        58993709      2.60%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        22519026      0.99%     80.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        82255565      3.63%     83.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        12329599      0.54%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        45112271      1.99%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         9986052      0.44%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       299824888     13.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2268465226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.244404                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.470245                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       343600176                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles   1422197847                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        417078440                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     59479555                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles      26109208                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     36968801                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       106868                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    2735963525                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       583548                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles      26109208                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       375876872                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      206772536                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles   1017943942                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        444155799                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    197606869                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    2563181970                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1568180                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       9381216                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      26477314                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      33931786                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1681965514                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   3178981716                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   3174206357                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       399766                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1216439496                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       465526071                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts    136659267                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      4377419                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        474769452                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    522893989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    345113285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     22306314                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     20375301                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        2310528438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     52244685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       2174536815                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1463779                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    576566508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    285907822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved     34754155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples   2268465226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.958594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.659490                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1467022278     64.67%     64.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    278038433     12.26%     76.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    163764795      7.22%     84.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     98489803      4.34%     88.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    129671761      5.72%     94.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     65208564      2.87%     97.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     43361879      1.91%     98.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14663459      0.65%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8244254      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2268465226                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       15747661     14.99%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     14.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      48529379     46.20%     61.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     40773364     38.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        71973      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1247967902     57.39%     57.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1605017      0.07%     57.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       621226      0.03%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp          528      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt       107958      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            9      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv        35986      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    493536038     22.70%     80.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    325911530     14.99%     95.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess    104678648      4.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2174536815                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.951999                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          105050404                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.048309                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   6722044454                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   2938249433                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2108398474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2008585                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes      1249702                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       989638                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    2278510382                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses        1004864                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     19805888                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads    132170364                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses       118379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       200291                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     56650880                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         2011                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       232268                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles      26109208                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      144135510                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     24390952                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   2488173207                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      4018149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    522893989                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts    345113285                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     52175766                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        959784                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     23245587                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       200291                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      6297074                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect     18405480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts     24702554                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   2142053148                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    485598827                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     32483667                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop            125400084                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           809188317                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       269335869                       # Number of branches executed
system.switch_cpus0.iew.exec_stores         323589490                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.937778                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            2131796713                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           2109388112                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        891847059                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1218380345                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.923478                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.731994                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    475202517                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls     17490530                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts     21169236                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples   2194178603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.836844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.887952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1588383543     72.39%     72.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    253748929     11.56%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     99873381      4.55%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     73222195      3.34%     91.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     33861210      1.54%     93.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     32421279      1.48%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     10111180      0.46%     95.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     15649916      0.71%     96.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     86906970      3.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2194178603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1836185763                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1836185763                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             679186058                       # Number of memory references committed
system.switch_cpus0.commit.loads            390723644                       # Number of loads committed
system.switch_cpus0.commit.membars              53371                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         230988478                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            776254                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       1739278882                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      5874718                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     50051050      2.73%      2.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1001120787     54.52%     57.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       533264      0.03%     57.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     57.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       412163      0.02%     57.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp          525      0.00%     57.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt       107958      0.01%     57.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            8      0.00%     57.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv        35986      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    390777015     21.28%     78.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    288468361     15.71%     94.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess    104678646      5.70%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1836185763                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     86906970                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          4356096642                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         4697200367                       # The number of ROB writes
system.switch_cpus0.timesIdled                 354766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15713808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1489556662                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1786206685                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1786206685                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.278788                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.278788                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.781991                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.781991                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      2804830914                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1476067340                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           379695                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          363186                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      114512810                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      67187535                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      408267961                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    337735832                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      7244462                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    242900772                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      196736683                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.994672                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        8434717                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         8966                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           453036859                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1937645                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   22                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       203868128                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          303648051                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1131393                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       71520266                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           756684910                       # DTB hits
system.switch_cpus1.dtb.data_misses           3069038                       # DTB misses
system.switch_cpus1.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       275388394                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          224058855                       # ITB hits
system.switch_cpus1.itb.fetch_misses          4314024                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 100                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      228372879                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2167532550                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    377365158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            3027626262                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          408267961                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    205171400                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles           1529388813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       50663150                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              9260                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        44880                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles    224988149                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        19687                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          469                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        342084589                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      4850424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           1473                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples   2157147991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.403532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.769038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1629354262     75.53%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        41422183      1.92%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        55847795      2.59%     80.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        19630571      0.91%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        73521960      3.41%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        25840340      1.20%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        43217250      2.00%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        13485304      0.63%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       254828326     11.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2157147991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.188356                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.396808                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       336013539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles   1345499566                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        397723528                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     52672963                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      25238395                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     34397578                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        93428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    2569109127                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       651680                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      25238395                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       367136099                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      172214958                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    988657553                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        418555031                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    185345955                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    2421683939                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1357844                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       7240022                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      22200970                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      30699481                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1582324386                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   2994627847                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2989754132                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       528704                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1150853696                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       431470690                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts    130201839                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      4320719                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        444216526                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    508846326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    328455968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     18033026                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     17921355                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        2186431776                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     46769964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       2032675771                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      1306840                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    534494083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    294006591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved     29500321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples   2157147991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.942298                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.644858                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1406299547     65.19%     65.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    259201973     12.02%     77.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    152203474      7.06%     84.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     99247060      4.60%     88.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    119354118      5.53%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     59950141      2.78%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     39785990      1.84%     99.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     13402951      0.62%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7702737      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2157147991                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       14705884     14.30%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     14.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      48012327     46.69%     60.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     40107025     39.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        95828      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1148199525     56.49%     56.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1474455      0.07%     56.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     56.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       563781      0.03%     56.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt       143736      0.01%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv        47914      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    468502060     23.05%     79.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    310931940     15.30%     94.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess    102716532      5.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2032675771                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.937783                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          102825236                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.050586                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   6324484874                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   2766490001                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1977774702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      2146735                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes      1347078                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      1054340                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    2134330973                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses        1074206                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     18380302                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads    132777821                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses       129319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       178009                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     49571574                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1452                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       158907                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      25238395                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      125498791                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     17266884                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   2346760979                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      3947936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    508846326                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    328455968                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     46729696                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       1440780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     16285608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       178009                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      5560417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect     17666583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     23227000                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   2006402017                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    461231656                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     26273754                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop            113559239                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           769770510                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       251890125                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         308538854                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.925662                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1996804872                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1978829042                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        824797836                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1131222595                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.912941                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.729121                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    446167812                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls     17269643                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     20451518                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples   2090297913                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.833392                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.877320                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1510597580     72.27%     72.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    244515859     11.70%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     96056824      4.60%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     70579469      3.38%     91.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     32120518      1.54%     93.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     30689175      1.47%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9410378      0.45%     95.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     15345833      0.73%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     80982277      3.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2090297913                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1742037176                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1742037176                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             654952899                       # Number of memory references committed
system.switch_cpus1.commit.loads            376068505                       # Number of loads committed
system.switch_cpus1.commit.membars              29689                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         219869361                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            814506                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1652828955                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      5830968                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     43425343      2.49%      2.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    939820691     53.95%     56.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       567130      0.03%     56.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       332136      0.02%     56.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt       143736      0.01%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv        47912      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    376098194     21.59%     78.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    278885505     16.01%     94.10% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess    102716529      5.90%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1742037176                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     80982277                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          4136749650                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4443385056                       # The number of ROB writes
system.switch_cpus1.timesIdled                 224571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               10384559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1607084260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1698707657                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1698707657                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.275989                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.275989                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.783706                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.783706                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2614746829                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1375185703                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           503957                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          480827                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      113337067                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      66136926                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups     1558773158                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted   1420394135                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect     10045449                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups    812761342                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits      282163381                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    34.716634                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       28505060                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        15639                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           710859930                       # DTB read hits
system.switch_cpus2.dtb.read_misses           2455600                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   31                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       459310016                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          431529042                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1437933                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      197574923                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          1142388972                       # DTB hits
system.switch_cpus2.dtb.data_misses           3893533                       # DTB misses
system.switch_cpus2.dtb.data_acv                   38                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       656884939                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          500438728                       # ITB hits
system.switch_cpus2.itb.fetch_misses            35453                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 600                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      500474181                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              3635516442                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    681037900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            5555278657                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches         1558773158                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    310668441                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles           2878083776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       96076548                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               958                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        63031                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       340021                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        35557                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          525                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        621993862                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes     13381526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples   3607600042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.539882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.880483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      2646344237     73.35%     73.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        85857818      2.38%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        74844031      2.07%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        67805720      1.88%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       121447879      3.37%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        30318404      0.84%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        70897472      1.97%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        27128599      0.75%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       482955882     13.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   3607600042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.428763                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.528058                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       440127829                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles   2449904986                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        561814870                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles    107803979                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles      47948378                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     48093370                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        90216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    4086248133                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       597926                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles      47948378                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       510002095                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      219488609                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles   1979363719                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        599561254                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    251235987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    3669225376                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1654221                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8121084                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      21391948                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      35759905                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   2326483223                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   4304826485                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   4300103981                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       393621                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1739157107                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       587326118                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts    206566969                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts     33872496                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        865426220                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    775845748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    477341356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads    143214234                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     66758999                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        3167684200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded    223129825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       3046448310                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1488786                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    850588344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    333670984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved    156557992                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples   3607600042                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.844453                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.520785                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   2365748837     65.58%     65.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    507357417     14.06%     79.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    291534810      8.08%     87.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    102837259      2.85%     90.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    160418359      4.45%     95.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5    103120739      2.86%     97.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     53792332      1.49%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     14843939      0.41%     99.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7946350      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   3607600042                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       15774742     13.80%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            45      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      58047378     50.77%     64.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     40502966     35.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        69637      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1732182408     56.86%     56.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1880443      0.06%     56.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     56.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       463181      0.02%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt       104456      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv        34818      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    758009832     24.88%     81.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    440156941     14.45%     96.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess    113546594      3.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3046448310                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.837969                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          114325131                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037527                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   9814621392                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   4250333295                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2971227711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      1689187                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      1088285                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       829687                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    3159858052                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         845752                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     18500155                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads    186958124                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses       133010                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation     10052633                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     90844064                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2397                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       642507                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles      47948378                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      162166181                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     21868983                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   3553847931                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      4566829                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    775845748                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    477341356                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts    193486611                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        946172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     20693661                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents     10052633                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      8183921                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect     30309050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts     38492971                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   3009920364                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    729440750                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     36527946                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop            163033906                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs          1166835201                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       414449327                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         437394451                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.827921                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            2999924318                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           2972057398                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers       1373605963                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1841617779                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.817506                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.745869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    754758786                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     66571833                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts     33196161                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples   3488778813                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.752642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.737457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   2488505317     71.33%     71.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    509427513     14.60%     85.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    168355625      4.83%     90.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3    100803428      2.89%     93.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     35052521      1.00%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     38843822      1.11%     95.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      9982571      0.29%     96.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     19535543      0.56%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    118272473      3.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   3488778813                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts   2625802252                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    2625802252                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             975384915                       # Number of memory references committed
system.switch_cpus2.commit.loads            588887624                       # Number of loads committed
system.switch_cpus2.commit.membars           19781171                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         365136291                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            616021                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts       2454512961                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     15713747                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     85646205      3.26%      3.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1430514414     54.48%     57.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       526661      0.02%     57.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       258213      0.01%     57.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     57.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt       104454      0.00%     57.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     57.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv        34818      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    608668795     23.18%     80.96% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    386502135     14.72%     95.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess    113546557      4.32%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   2625802252                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events    118272473                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          6689049222                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6880077927                       # The number of ROB writes
system.switch_cpus2.timesIdled                 505516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               27916400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           138219103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts         2540225684                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           2540225684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.431179                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.431179                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.698725                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.698725                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      3857804195                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2088938706                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           372909                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          353254                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      172500094                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     115775511                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      399685514                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    325294423                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      7660102                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    254448375                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      193229472                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    75.940541                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        9201635                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         9162                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           476836315                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2233733                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   16                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       219699564                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          317772387                       # DTB write hits
system.switch_cpus3.dtb.write_misses          1536895                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       78279485                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           794608702                       # DTB hits
system.switch_cpus3.dtb.data_misses           3770628                       # DTB misses
system.switch_cpus3.dtb.data_acv                   27                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       297979049                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          242457028                       # ITB hits
system.switch_cpus3.itb.fetch_misses          4523796                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  77                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      246980824                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              2266613985                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    399823563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            3141053984                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          399685514                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    202431107                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles           1592101243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       52975658                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              5747                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        51050                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles    237443684                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        18458                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        364282430                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      5667959                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            155                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples   2255931789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.392353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.769645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0      1709582734     75.78%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        43173105      1.91%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        60726709      2.69%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        20255424      0.90%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        78823424      3.49%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        13229090      0.59%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        46427850      2.06%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        14052681      0.62%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       269660772     11.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   2255931789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.176336                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.385791                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       356843055                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles   1402155543                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        415904963                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     54632028                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      26396200                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     36433726                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        91913                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    2685306462                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       640479                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      26396200                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       389277415                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      177780122                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles   1029311588                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        438095641                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    195070823                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    2532774323                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1575807                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7419662                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      25329985                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      32204766                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1659123964                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   3136107952                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   3131126872                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       501021                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1197348938                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       461775026                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts    135272619                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      4460913                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        454970380                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    522927145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    346894954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     18847008                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     18301625                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        2287358519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     48860162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       2157740967                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1370867                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    571421310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    276497262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved     31031880                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples   2255931789                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.956474                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.653917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1459719137     64.71%     64.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    274469280     12.17%     76.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    160315137      7.11%     83.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    107169487      4.75%     88.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4    125894067      5.58%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     63475314      2.81%     97.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     42226666      1.87%     99.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14481490      0.64%     99.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8181211      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   2255931789                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       15323707     14.40%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      49598234     46.60%     61.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     41502199     39.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        90050      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1226299703     56.83%     56.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2049411      0.09%     56.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     56.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       548368      0.03%     56.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     56.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt       135075      0.01%     56.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     56.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv        45025      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    493983565     22.89%     79.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    327790641     15.19%     95.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess    106799129      4.95%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    2157740967                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.951967                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          106424140                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.049322                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   6677149659                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   2906488604                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   2095880452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      2059071                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes      1304245                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      1010454                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    2263044796                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses        1030261                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     21070067                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads    134243781                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses       132008                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       189653                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     58905348                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1422                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       183202                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      26396200                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles      123480226                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     19823823                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   2459744458                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      4188990                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    522927145                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    346894954                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     48816080                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        820311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     18873313                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       189653                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      5769396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect     18371448                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     24140844                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   2127914965                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    485565690                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     29826002                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop            123525777                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           810477026                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       265568697                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         324911336                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.938808                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            2117928413                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           2096890906                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        879225726                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1201090665                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.925120                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.732023                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    466127912                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls     17828282                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     21373931                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples   2185938798                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.828276                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.868425                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0   1582129235     72.38%     72.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    253124710     11.58%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    101352596      4.64%     88.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     75209378      3.44%     92.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     33220780      1.52%     93.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     31919368      1.46%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      9769972      0.45%     95.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     15699017      0.72%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     83513742      3.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   2185938798                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1810560883                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1810560883                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             676672970                       # Number of memory references committed
system.switch_cpus3.commit.loads            388683364                       # Number of loads committed
system.switch_cpus3.commit.membars              32630                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         228296998                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            770963                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1717480794                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      5972147                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     45853562      2.53%      2.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    980137617     54.13%     56.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       565804      0.03%     56.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     56.70% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       317593      0.02%     56.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt       135075      0.01%     56.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv        45025      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.73% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    388715994     21.47%     78.20% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    287991091     15.91%     94.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess    106799122      5.90%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1810560883                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     83513742                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          4315371452                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         4623503115                       # The number of ROB writes
system.switch_cpus3.timesIdled                 228046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               10682196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          1508004660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts         1764797371                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1764797371                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.284348                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.284348                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.778605                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.778605                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      2779083232                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     1463873997                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           475613                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          451917                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      116213361                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes      68580443                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           46852941                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          46844108                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         8569                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9792                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9792                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4768102                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       128891                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        30682652                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         14128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       30696780                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           40                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5679772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5679772                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2194483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23909914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1716516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22352577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2461452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     26095356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1703498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     23300773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103734569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     70213056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    263536456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     54920768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    203663496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     78742592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    351858197                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     54501696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    228144240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1305580501                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67640810                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         88136563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.001465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038252                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               88007410     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 129153      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88136563                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        48805661964                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1676087429                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22369017226                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1309896972                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21348701952                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1896739971                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       23599036369                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1300293669                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22093552634                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003551                       # Number of seconds simulated
sim_ticks                                  3550742000                       # Number of ticks simulated
final_tick                               4166254087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              614802790                       # Simulator instruction rate (inst/s)
host_op_rate                                614802403                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              275832217                       # Simulator tick rate (ticks/s)
host_mem_usage                                 790036                       # Number of bytes of host memory used
host_seconds                                    12.87                       # Real time elapsed on the host
sim_insts                                  7914244298                       # Number of instructions simulated
sim_ops                                    7914244298                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       209920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       605376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       245568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       369536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        87232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       124096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       255872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       694528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2592128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       209920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       245568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       255872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        798592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1095232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1095232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         5774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17113                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17113                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     59120037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    170492815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     69159629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    104072895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     24567259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     34949315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     72061558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    195600807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             730024316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     59120037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     69159629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     24567259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     72061558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        224908484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       308451586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308451586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       308451586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     59120037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    170492815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     69159629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    104072895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     24567259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     34949315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     72061558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    195600807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038475902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       40501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17113                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17113                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2578240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1094336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2592064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1095232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          430                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1091                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3550768000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17113                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.515521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.913756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.004079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9811     51.97%     51.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4902     25.97%     77.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1571      8.32%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          720      3.81%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          395      2.09%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          275      1.46%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          184      0.97%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          136      0.72%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          884      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18878                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.596743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.211586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.545123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             87      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           449     43.01%     51.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           235     22.51%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           142     13.60%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            56      5.36%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            29      2.78%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           24      2.30%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.77%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.57%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.48%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1044                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.389262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.362945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              878     84.18%     84.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.77%     84.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102      9.78%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      3.55%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      1.15%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.29%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1043                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    735876000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1491219750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  201425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18266.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37016.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       726.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    730.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    28152                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10351                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      61630.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22582430640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12321762750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             34582797600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            11089062000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124425306720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         752924631420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         482539654500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1440465645630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            756.150039                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    552799750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     118560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2879130000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              20909379960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11408887875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             31908762600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            10784385360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         124425306720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         761859589185                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         474701969250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1435998280950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.804968                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    480954000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     118560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2951216750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     11055                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4997     47.94%     47.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     45      0.43%     48.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      4      0.04%     48.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     48.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5376     51.58%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10423                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4997     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      45      0.45%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       4      0.04%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    4996     49.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                10043                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2217516500     66.85%     66.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               29405500      0.89%     67.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2837500      0.09%     67.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2050500      0.06%     67.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1065471000     32.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          3317281000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.929315                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.963542                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                        22     73.33%     73.33% # number of syscalls executed
system.cpu0.kern.syscall::73                        8     26.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    30                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   51      0.48%      0.48% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   17      0.16%      0.63% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10287     96.05%     96.69% # number of callpals executed
system.cpu0.kern.callpal::rdps                     68      0.63%     97.32% # number of callpals executed
system.cpu0.kern.callpal::rti                      86      0.80%     98.12% # number of callpals executed
system.cpu0.kern.callpal::callsys                  33      0.31%     98.43% # number of callpals executed
system.cpu0.kern.callpal::rdunique                168      1.57%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 10710                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              104                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 37                      
system.cpu0.kern.mode_good::user                   36                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.355769                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.521429                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1997462500     93.52%     93.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           138359000      6.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      17                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            15196                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.825678                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2080921                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15646                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           133.000192                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.825678                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.962550                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.962550                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3403883                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3403883                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       541687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         541687                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       252045                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        252045                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        11015                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11015                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        10994                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        10994                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       793732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          793732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       793732                       # number of overall hits
system.cpu0.dcache.overall_hits::total         793732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26981                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26981                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3676                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3676                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          564                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          564                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          111                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        30657                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30657                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        30657                       # number of overall misses
system.cpu0.dcache.overall_misses::total        30657                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1657868705                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1657868705                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    189443019                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    189443019                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     31037998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31037998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       942512                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       942512                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1847311724                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1847311724                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1847311724                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1847311724                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       568668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       568668                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       255721                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       255721                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        11579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        11579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        11105                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        11105                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       824389                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       824389                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       824389                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       824389                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.047446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047446                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014375                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014375                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.048709                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048709                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.009995                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.009995                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037188                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037188                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037188                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037188                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61445.784256                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61445.784256                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 51535.097661                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51535.097661                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 55031.911348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 55031.911348                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8491.099099                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8491.099099                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60257.419969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60257.419969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60257.419969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60257.419969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        37378                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          674                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1775                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.058028                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11581                       # number of writebacks
system.cpu0.dcache.writebacks::total            11581                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14727                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14727                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          742                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          742                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           38                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        15469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        15469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        15469                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        15469                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        12254                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        12254                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2934                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2934                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          526                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          526                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          111                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        15188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        15188                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15188                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         1008                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1008                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          571                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          571                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1579                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1579                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    703317533                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    703317533                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    148837652                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    148837652                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     27566502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     27566502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       780488                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       780488                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    852155185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    852155185                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    852155185                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    852155185                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    226668000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    226668000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    127730500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    127730500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    354398500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    354398500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.021549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.011473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.045427                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.045427                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.009995                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.009995                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.018423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018423                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.018423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018423                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 57394.934960                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57394.934960                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 50728.579414                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50728.579414                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 52407.798479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52407.798479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7031.423423                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7031.423423                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56107.136226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56107.136226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56107.136226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56107.136226                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224869.047619                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224869.047619                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223696.147110                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223696.147110                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224444.901837                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224444.901837                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             8387                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.044258                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19629646                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8899                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2205.826048                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.044258                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.996180                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.996180                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1038465                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1038465                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       505762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         505762                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       505762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          505762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       505762                       # number of overall hits
system.cpu0.icache.overall_hits::total         505762                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9272                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9272                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9272                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9272                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9272                       # number of overall misses
system.cpu0.icache.overall_misses::total         9272                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    405205630                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    405205630                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    405205630                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    405205630                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    405205630                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    405205630                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       515034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       515034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       515034                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       515034                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       515034                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       515034                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.018003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.018003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.018003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43702.073986                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43702.073986                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43702.073986                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43702.073986                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43702.073986                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43702.073986                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          876                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          876                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          876                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          876                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          876                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          876                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         8396                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8396                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         8396                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8396                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         8396                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8396                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    347645105                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    347645105                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    347645105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    347645105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    347645105                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    347645105                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.016302                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016302                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.016302                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016302                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.016302                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016302                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41406.039185                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41406.039185                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41406.039185                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41406.039185                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41406.039185                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41406.039185                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1405                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     431     47.00%     47.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      4      0.44%     47.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     18      1.96%     49.40% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    464     50.60%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 917                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      431     49.77%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       4      0.46%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      18      2.08%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     413     47.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  866                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              3192756000     96.12%     96.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2352000      0.07%     96.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               13348500      0.40%     96.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              113189500      3.41%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          3321646000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.890086                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.944384                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     16.67%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     16.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::54                        1     16.67%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     16.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     6                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   32      3.34%      3.45% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.21%      3.66% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  846     88.40%     92.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                      8      0.84%     92.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.10%     93.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      49      5.12%     98.12% # number of callpals executed
system.cpu1.kern.callpal::callsys                  13      1.36%     99.48% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   957                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               43                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 27                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 38                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 28                      
system.cpu1.kern.mode_good::user                   27                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.651163                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.026316                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.518519                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         388479500     14.35%     14.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           172448000      6.37%     20.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          2145388500     79.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      32                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             7095                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          472.246995                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1357144                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7526                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           180.327398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.246995                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.922357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           552485                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          552485                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        72369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          72369                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31288                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31288                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1201                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1280                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1280                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       103657                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          103657                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       103657                       # number of overall hits
system.cpu1.dcache.overall_hits::total         103657                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14558                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        15157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15157                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          333                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           89                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        29715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         29715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        29715                       # number of overall misses
system.cpu1.dcache.overall_misses::total        29715                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    960837696                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    960837696                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   1120228130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1120228130                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     21270000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21270000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       679510                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       679510                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2081065826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2081065826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2081065826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2081065826                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        86927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        86927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        46445                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        46445                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1369                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1369                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       133372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       133372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       133372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       133372                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.167474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167474                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.326343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.326343                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.217080                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.217080                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.065011                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065011                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.222798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.222798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 66000.666026                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66000.666026                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 73908.301775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73908.301775                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 63873.873874                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63873.873874                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7634.943820                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7634.943820                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 70034.185630                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70034.185630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 70034.185630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70034.185630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       114333                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1440                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2328                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.112113                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3848                       # number of writebacks
system.cpu1.dcache.writebacks::total             3848                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9759                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12719                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12719                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        22478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        22478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        22478                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        22478                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4799                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2438                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2438                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          221                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           89                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           89                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7237                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           24                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           24                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           24                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           24                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    338715529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    338715529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    198155929                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    198155929                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     11871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       545990                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       545990                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    536871458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    536871458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    536871458                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    536871458                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5382500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5382500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      5382500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5382500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055207                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055207                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.052492                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052492                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.144068                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.144068                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.065011                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065011                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.054262                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054262                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.054262                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054262                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 70580.439467                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70580.439467                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 81278.067678                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81278.067678                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 53714.932127                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53714.932127                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6134.719101                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6134.719101                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74184.255631                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74184.255631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74184.255631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74184.255631                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224270.833333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224270.833333                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224270.833333                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224270.833333                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5592                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.965691                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           34170928                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6104                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5598.120577                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.965691                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999933                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           164114                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          164114                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        72667                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          72667                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        72667                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           72667                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        72667                       # number of overall hits
system.cpu1.icache.overall_hits::total          72667                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         6592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6592                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         6592                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6592                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         6592                       # number of overall misses
system.cpu1.icache.overall_misses::total         6592                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    419986082                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    419986082                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    419986082                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    419986082                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    419986082                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    419986082                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        79259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        79259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        79259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        79259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        79259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        79259                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.083170                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.083170                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.083170                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.083170                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.083170                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.083170                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63711.480886                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63711.480886                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63711.480886                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63711.480886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63711.480886                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63711.480886                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1007                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.937500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          996                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          996                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          996                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          996                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          996                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          996                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         5596                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5596                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         5596                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5596                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         5596                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5596                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    355394897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    355394897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    355394897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    355394897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    355394897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    355394897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.070604                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.070604                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.070604                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.070604                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.070604                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.070604                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63508.737848                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63508.737848                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63508.737848                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63508.737848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63508.737848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63508.737848                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       943                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     140     42.17%     42.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      4      1.20%     43.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      6.02%     49.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    168     50.60%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 332                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      140     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       4      1.40%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      7.02%     57.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     121     42.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  285                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              3244168500     97.63%     97.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2418000      0.07%     97.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               14436000      0.43%     98.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               61993000      1.87%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          3323015500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.720238                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.858434                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   77     18.78%     19.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.98%     20.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  219     53.41%     73.41% # number of callpals executed
system.cpu2.kern.callpal::rdps                      9      2.20%     75.61% # number of callpals executed
system.cpu2.kern.callpal::rti                      90     21.95%     97.56% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.20%     99.76% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   410                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.401198                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.572650                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2740381000     98.20%     98.20% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            50289500      1.80%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      77                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements             2620                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          465.582113                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1491079                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3094                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           481.925986                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   465.582113                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.909340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.909340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           260095                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          260095                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        37620                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          37620                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        11546                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         11546                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          597                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          597                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          509                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        49166                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           49166                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        49166                       # number of overall hits
system.cpu2.dcache.overall_hits::total          49166                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7246                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7246                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         6536                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6536                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          138                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          102                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13782                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13782                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13782                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13782                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    393569946                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    393569946                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    412164821                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    412164821                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data      6042742                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6042742                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       935017                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       935017                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        81000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        81000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    805734767                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    805734767                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    805734767                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    805734767                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        44866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        44866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        18082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        18082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        62948                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        62948                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        62948                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        62948                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.161503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161503                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.361464                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.361464                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.187755                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.187755                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.166939                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.166939                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.218943                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.218943                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.218943                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.218943                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54315.476953                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54315.476953                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 63060.713127                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63060.713127                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 43787.985507                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43787.985507                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9166.833333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9166.833333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 58462.833188                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 58462.833188                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 58462.833188                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 58462.833188                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        51238                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          883                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1336                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    38.351796                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.071429                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1257                       # number of writebacks
system.cpu2.dcache.writebacks::total             1257                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5219                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5219                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5532                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5532                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data           49                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10751                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10751                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10751                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10751                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         2027                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2027                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         1004                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1004                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          101                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3031                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3031                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3031                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3031                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data           24                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           24                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data           24                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           24                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    126516528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    126516528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     69767633                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     69767633                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data      2480005                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2480005                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       789483                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       789483                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    196284161                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    196284161                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    196284161                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    196284161                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      5379000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      5379000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      5379000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      5379000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045179                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045179                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.055525                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055525                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.121088                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.121088                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.165303                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.165303                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.048151                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048151                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.048151                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048151                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 62415.652689                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 62415.652689                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69489.674303                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69489.674303                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 27865.224719                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27865.224719                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7816.663366                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7816.663366                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 64758.878588                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64758.878588                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 64758.878588                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64758.878588                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224125                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224125                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224125                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224125                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             3044                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22368926                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3556                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6290.474128                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            77162                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           77162                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst        33574                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          33574                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst        33574                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           33574                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst        33574                       # number of overall hits
system.cpu2.icache.overall_hits::total          33574                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         3485                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3485                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         3485                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3485                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         3485                       # number of overall misses
system.cpu2.icache.overall_misses::total         3485                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    184469259                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    184469259                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    184469259                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    184469259                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    184469259                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    184469259                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst        37059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        37059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst        37059                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        37059                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst        37059                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        37059                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.094039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.094039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.094039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.094039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.094039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.094039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52932.355524                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52932.355524                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52932.355524                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52932.355524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52932.355524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52932.355524                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          657                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst          442                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          442                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst          442                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          442                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst          442                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          442                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         3043                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3043                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         3043                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3043                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         3043                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3043                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    156110444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    156110444                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    156110444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    156110444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    156110444                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    156110444                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.082112                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.082112                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.082112                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.082112                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.082112                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.082112                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51301.493263                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51301.493263                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51301.493263                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51301.493263                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51301.493263                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51301.493263                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1379                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     287     44.70%     44.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      4      0.62%     45.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     34      5.30%     50.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    317     49.38%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 642                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      285     47.03%     47.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       4      0.66%     47.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      34      5.61%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     283     46.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  606                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              3464864000     97.61%     97.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2405000      0.07%     97.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               15829000      0.45%     98.12% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               66677000      1.88%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          3549775000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993031                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.892744                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.943925                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.41%      0.41% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   71      9.82%     10.24% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.14%     10.37% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  499     69.02%     79.39% # number of callpals executed
system.cpu3.kern.callpal::rdps                      9      1.24%     80.64% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.14%     80.77% # number of callpals executed
system.cpu3.kern.callpal::rti                     121     16.74%     97.51% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.07%     99.59% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   723                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              191                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.507853                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.674740                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        3346923500     94.23%     94.23% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           204980500      5.77%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      71                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12466                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          480.816548                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1670900                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12978                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           128.748652                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   480.816548                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.939095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.939095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           808433                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          808433                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88446                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88446                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        38646                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         38646                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1369                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1369                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1301                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1301                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       127092                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          127092                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       127092                       # number of overall hits
system.cpu3.dcache.overall_hits::total         127092                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17081                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17081                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51654                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51654                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          315                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          315                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          110                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68735                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68735                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68735                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68735                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1052237582                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1052237582                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3895780011                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3895780011                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     19207745                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     19207745                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1019019                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1019019                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4948017593                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4948017593                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4948017593                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4948017593                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       105527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       105527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        90300                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        90300                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1411                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1411                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       195827                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       195827                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       195827                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       195827                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.161864                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161864                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.572027                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.572027                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.187055                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.187055                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.077959                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.077959                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.350999                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.350999                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.350999                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.350999                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61602.809086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61602.809086                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 75420.683993                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75420.683993                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 60976.968254                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 60976.968254                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9263.809091                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9263.809091                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 71986.871216                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 71986.871216                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 71986.871216                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71986.871216                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       290205                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1790                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5211                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.690846                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    99.444444                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7835                       # number of writebacks
system.cpu3.dcache.writebacks::total             7835                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11346                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11346                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44653                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44653                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55999                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55999                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55999                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5735                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         7001                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         7001                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          173                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          108                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12736                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12736                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12736                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12736                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           25                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           25                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           25                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           25                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    395416808                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    395416808                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    607658268                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    607658268                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      8522255                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      8522255                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       862981                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       862981                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003075076                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003075076                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003075076                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003075076                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5596500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5596500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      5596500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      5596500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054346                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054346                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077530                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077530                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.102732                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.102732                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.076541                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.076541                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065037                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065037                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065037                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065037                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 68948.004882                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 68948.004882                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 86795.924582                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86795.924582                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 49261.589595                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49261.589595                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7990.564815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7990.564815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 78759.035490                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78759.035490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 78759.035490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78759.035490                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223860                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223860                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223860                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223860                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6576                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.930817                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           35550794                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             7086                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5017.046853                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.930817                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999865                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999865                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           210735                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          210735                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        94297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          94297                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        94297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           94297                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        94297                       # number of overall hits
system.cpu3.icache.overall_hits::total          94297                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7781                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7781                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7781                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7781                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7781                       # number of overall misses
system.cpu3.icache.overall_misses::total         7781                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    458130547                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    458130547                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    458130547                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    458130547                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    458130547                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    458130547                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       102078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       102078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       102078                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       102078                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       102078                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       102078                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.076226                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.076226                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.076226                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.076226                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.076226                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.076226                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58878.106542                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58878.106542                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58878.106542                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58878.106542                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58878.106542                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58878.106542                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          703                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    41.352941                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1202                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1202                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1202                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1202                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1202                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1202                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6579                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6579                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6579                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6579                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6579                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6579                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    380001423                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    380001423                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    380001423                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    380001423                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    380001423                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    380001423                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.064451                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.064451                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.064451                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.064451                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.064451                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.064451                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57759.754218                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57759.754218                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 57759.754218                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57759.754218                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 57759.754218                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57759.754218                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1008                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1008                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 644                       # Transaction distribution
system.iobus.trans_dist::WriteResp                644                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          495                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1299                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3178                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3178                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               301000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1680000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2660000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     44690                       # number of replacements
system.l2.tags.tagsinuse                  2799.174250                       # Cycle average of tags in use
system.l2.tags.total_refs                       30715                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.651211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      840.533570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   302.228873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   690.174651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   191.202181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   222.815927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    72.318117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   130.218397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   123.508867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   226.173668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.051302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.018447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.042125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.011670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.013600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.007948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.007538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.013805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.151123                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1433877                       # Number of tag accesses
system.l2.tags.data_accesses                  1433877                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5049                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4385                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1661                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         1514                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          604                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1231                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18003                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24521                       # number of Writeback hits
system.l2.Writeback_hits::total                 24521                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1951                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5707                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1661                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1514                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1582                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19954                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5049                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5707                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1661                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1340                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1514                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          659                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2442                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1582                       # number of overall hits
system.l2.overall_hits::total                   19954                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         3345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8001                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3934                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3692                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         1528                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1269                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         4132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4433                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30334                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                339                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               63                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1475                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10750                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         3345                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3934                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1992                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10886                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41084                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3345                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9476                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3934                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5791                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1528                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1992                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4132                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10886                       # number of overall misses
system.l2.overall_misses::total                 41084                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    286156750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    665625500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    332240000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    332772750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    136965750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    119497000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    347663000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    383563250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2604484000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1402956                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       697980                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1452459                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       311992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3865387                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       188994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       124496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       313490                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    129789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    191629500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     63268475                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    593027249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     977714224                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    286156750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    795414500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    332240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    524402250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    136965750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    182765475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    347663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    976590499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3582198224                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    286156750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    795414500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    332240000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    524402250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    136965750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    182765475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    347663000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    976590499                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3582198224                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         8394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        12386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         5595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         3042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         1873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               48337                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24521                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24521                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              385                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12701                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         8394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        15183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         3042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61038                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         8394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        15183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         3042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61038                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.398499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.645971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.703128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.767727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.502301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.677523                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.628537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.782662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.627552                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.885714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.844444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.846626                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.943925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880519                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.842105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.826087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.851351                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.527351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.903962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.929306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.948413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.846390                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.398499                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.624119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.703128                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.812088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.502301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.751415                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.628537                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.873115                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673089                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.398499                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.624119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.703128                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.812088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.502301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.751415                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.628537                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.873115                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673089                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85547.608371                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 83192.788401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84453.482461                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 90133.464247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 89637.270942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94166.272656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84139.157793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86524.531920                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85860.222852                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 22628.322581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 18367.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 10525.065217                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3089.029703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11402.321534                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 11812.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 12449.600000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4976.031746                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87992.542373                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 91295.616960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 87508.264177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 91899.465210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90950.160372                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85547.608371                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 83939.900802                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84453.482461                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90554.696944                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 89637.270942                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 91749.736446                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84139.157793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 89710.683355                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87192.051017                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85547.608371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 83939.900802                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84453.482461                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90554.696944                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 89637.270942                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 91749.736446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84139.157793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 89710.683355                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87192.051017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17113                       # number of writebacks
system.l2.writebacks::total                     17113                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           97                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          165                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          134                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                555                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          134                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 555                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          134                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                555                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         3279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7984                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3837                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3675                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         1363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3998                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4400                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29779                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           339                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           63                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10750                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         1363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         1363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40529                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         1008                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1008                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          571                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           24                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data           24                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           25                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          644                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1579                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           24                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data           24                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           25                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1652                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    239862000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    564542000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    276526000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    285427250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    106301250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    101235000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    285830500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    325782250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2185506250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1110057                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       695033                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2507120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1795097                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6107307                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       297512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       176510                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       322017                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       339019                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1135058                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    111309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    165606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     54252025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    513216251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    844383776                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    239862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    675851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    276526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    451033750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    106301250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    155487025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    285830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    838998501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3029890026                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    239862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    675851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    276526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    451033750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    106301250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    155487025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    285830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    838998501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3029890026                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    212556000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    212556000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    120304500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      5065500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      5065000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5270500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    135705500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    332860500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      5065500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      5065000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5270500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    348261500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.390636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.644599                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.685791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.764192                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.448060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.663641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.608153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.776836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.616071                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.885714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.844444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.846626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.943925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880519                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.842105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.826087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.851351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.527351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.903962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.929306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.948413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.846390                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.390636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.622999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.685791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.809704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.448060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.741607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.608153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.870468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.663996                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.390636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.622999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.685791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.809704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.448060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.741607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.608153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.870468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.663996                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73150.960659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70709.168337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72068.282512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77667.278912                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 77990.645635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81444.086887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71493.371686                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74041.420455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73390.854293                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17904.145161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18290.342105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18167.536232                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17773.237624                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18015.654867                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18594.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17651                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17889.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17843.105263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18016.793651                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 75463.728814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 78897.808480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 75037.378976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 79531.419650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78547.328000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 73150.960659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 71450.576171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 72068.282512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78114.608590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 77990.645635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79088.008647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71493.371686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77305.675942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74758.568581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 73150.960659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 71450.576171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 72068.282512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78114.608590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 77990.645635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79088.008647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71493.371686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77305.675942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74758.568581                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210869.047619                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210869.047619                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210690.893170                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211062.500000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211041.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210820                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210722.826087                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210804.623179                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211062.500000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211041.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210820                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210812.046005                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               30787                       # Transaction distribution
system.membus.trans_dist::ReadResp              30789                       # Transaction distribution
system.membus.trans_dist::WriteReq                644                       # Transaction distribution
system.membus.trans_dist::WriteResp               644                       # Transaction distribution
system.membus.trans_dist::Writeback             17113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              555                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            387                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             430                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10728                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        99495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       102799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3178                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3687424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3690602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3690602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              518                       # Total snoops (count)
system.membus.snoop_fanout::samples             60214                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   60214    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               60214                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2754500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           138258499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy          219354608                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         975961                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       842250                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        11267                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       484084                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         209105                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    43.196016                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          53840                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          425                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              604342                       # DTB read hits
system.switch_cpus0.dtb.read_misses               438                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           25455                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             296474                       # DTB write hits
system.switch_cpus0.dtb.write_misses               65                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10962                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              900816                       # DTB hits
system.switch_cpus0.dtb.data_misses               503                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           36417                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              78834                       # ITB hits
system.switch_cpus0.itb.fetch_misses              289                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 188                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          79123                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4390119                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       747105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               4588239                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             975961                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       262945                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3244463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          54156                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                11                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          720                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         9109                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          111                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines           515034                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         9497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      4028597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.563376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         3244908     80.55%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           46770      1.16%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           73059      1.81%     83.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           51638      1.28%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           97682      2.42%     87.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           51386      1.28%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           45374      1.13%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           21705      0.54%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          396075      9.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      4028597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.222309                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.045129                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          540947                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2811242                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           601099                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        48997                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         26312                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        45008                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          792                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       3995412                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2346                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         26312                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          574218                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         496119                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2147410                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           616195                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       168343                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       3868839                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4988                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17459                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         47842                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         21640                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      2990878                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      5145302                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      5144931                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          284                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      2523227                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          467658                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        81304                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        12333                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           388996                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       627975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       320146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       124852                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        46391                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           3645435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       126791                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          3511935                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         5584                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       597588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       299069                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        82047                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      4028597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.871751                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.737990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2867451     71.18%     71.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       357285      8.87%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       225984      5.61%     85.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       159867      3.97%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       148992      3.70%     93.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       107118      2.66%     95.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        81031      2.01%     97.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        41615      1.03%     99.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        39254      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      4028597                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          33518     44.45%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     44.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         25554     33.89%     78.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16341     21.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           20      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      2514995     71.61%     71.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        12064      0.34%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           50      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            5      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt           10      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            2      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       636939     18.14%     90.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       302679      8.62%     98.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        45171      1.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       3511935                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.799964                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              75413                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     11132754                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      4374164                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      3454699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          710                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          400                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          330                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       3586957                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            371                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        14256                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        83237                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4773                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        52660                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         2276                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         7234                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         26312                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         392615                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7769                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      3789803                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5686                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       627975                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       320146                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       101723                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         4951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4773                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         4810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        17729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        22539                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      3474162                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       605338                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        37773                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                17577                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              901987                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          429975                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            296649                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.791359                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               3459576                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              3455029                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          2173576                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2785213                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.787001                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.780398                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       608044                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        44745                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21556                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      3933494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.808536                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.984528                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2974363     75.62%     75.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       429016     10.91%     86.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       130405      3.32%     89.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        57665      1.47%     91.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        59309      1.51%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        38119      0.97%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        22069      0.56%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        23078      0.59%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       199470      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      3933494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      3180372                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       3180372                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                812224                       # Number of memory references committed
system.switch_cpus0.commit.loads               544738                       # Number of loads committed
system.switch_cpus0.commit.membars              22626                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            395357                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               308                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          3116527                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        46170                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         5745      0.18%      0.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      2282807     71.78%     71.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        11620      0.37%     72.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     72.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           44      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            3      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            6      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            2      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       567364     17.84%     90.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       267610      8.41%     98.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        45171      1.42%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      3180372                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       199470                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             7517905                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            7672238                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 361522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             2241881                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            3174647                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              3174647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.382868                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.382868                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.723135                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.723135                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         4718653                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        2749272                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              259                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes              92                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          88533                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         45644                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         110954                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        88656                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5692                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        74410                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          43969                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    59.090176                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           7861                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          209                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              104692                       # DTB read hits
system.switch_cpus1.dtb.read_misses               820                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           23814                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              53399                       # DTB write hits
system.switch_cpus1.dtb.write_misses               89                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          11132                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              158091                       # DTB hits
system.switch_cpus1.dtb.data_misses               909                       # DTB misses
system.switch_cpus1.dtb.data_acv                   30                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           34946                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              26191                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1189                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  17                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          27380                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1183859                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       215155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                631245                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             110954                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        51830                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               481354                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          16170                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                 2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          442                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        65900                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          468                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            79259                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         4009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       771497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.818208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.170583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          653109     84.65%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8614      1.12%     85.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16993      2.20%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8781      1.14%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17329      2.25%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            7105      0.92%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7309      0.95%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            4449      0.58%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           47808      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       771497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.093722                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.533210                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          173444                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       490568                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            89748                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        10259                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7478                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         7128                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          628                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        568023                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1879                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7478                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          180584                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         125816                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       280134                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            92404                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        85081                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        546344                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1816                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          5222                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          9456                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         58325                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       386581                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       694909                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       694249                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          591                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       285345                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          101236                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        12379                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            69570                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       101462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        58500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15470                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8302                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            502564                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        14740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           481736                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          957                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       124208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        63174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9736                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       771497                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.624417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.418558                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       590443     76.53%     76.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        65051      8.43%     84.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        37541      4.87%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        26689      3.46%     93.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        23667      3.07%     96.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        12280      1.59%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8219      1.07%     99.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         4702      0.61%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2905      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       771497                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2831     20.58%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     20.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7135     51.88%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3787     27.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           31      0.01%      0.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       308234     63.98%     63.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          768      0.16%     64.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     64.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd          116      0.02%     64.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     64.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     64.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     64.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv           15      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       110105     22.86%     87.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        54771     11.37%     98.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         7696      1.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        481736                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.406920                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              13753                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028549                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1747605                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       641029                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       455590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         2074                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1114                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          939                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        494350                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           1108                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3872                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25828                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10611                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        14010                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7478                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          37355                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56204                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       525111                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       101462                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        58500                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        11802                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        55756                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         7106                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       475090                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       105784                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         6646                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7807                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              159426                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           69714                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             53642                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.401306                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                458901                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               456529                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           249120                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           322376                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.385628                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.772762                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       124992                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6490                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       750588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.591182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       620104     82.62%     82.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        58506      7.79%     90.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        22773      3.03%     93.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         8728      1.16%     94.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         8335      1.11%     95.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         4104      0.55%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3408      0.45%     96.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3436      0.46%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        21194      2.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       750588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       398148                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        398148                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                123523                       # Number of memory references committed
system.switch_cpus1.commit.loads                75634                       # Number of loads committed
system.switch_cpus1.commit.membars               2272                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             59208                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               830                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           385915                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4891                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         5083      1.28%      1.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       258455     64.91%     66.19% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          711      0.18%     66.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd          108      0.03%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv           15      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        77906     19.57%     85.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        48174     12.10%     98.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         7696      1.93%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       398148                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        21194                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1246675                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1067271                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 412362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             5459381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             393096                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               393096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.011628                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.011628                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.332046                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.332046                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          620738                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         335003                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              559                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             423                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          22578                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          6611                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups          68612                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted        59006                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         2492                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups        46702                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits          30602                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    65.526102                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS           3077                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          156                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               57793                       # DTB read hits
system.switch_cpus2.dtb.read_misses               971                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            3361                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              20205                       # DTB write hits
system.switch_cpus2.dtb.write_misses              191                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  19                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           1255                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               77998                       # DTB hits
system.switch_cpus2.dtb.data_misses              1162                       # DTB misses
system.switch_cpus2.dtb.data_acv                   37                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            4616                       # DTB accesses
system.switch_cpus2.itb.fetch_hits               9091                       # ITB hits
system.switch_cpus2.itb.fetch_misses              369                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus2.itb.fetch_accesses           9460                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  535793                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       110662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                306031                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches              68612                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        33679                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               251763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles           8302                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          663                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles         7143                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          523                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines            37060                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         1768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples       374930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.816235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.091668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0          310479     82.81%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            3260      0.87%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           19056      5.08%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            3412      0.91%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4            8943      2.39%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5            2239      0.60%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5668      1.51%     94.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            1536      0.41%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           20337      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total       374930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.128057                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.571174                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles           84001                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       234537                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles            47248                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5257                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles          3887                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved         2550                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts        248968                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          803                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles          3887                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles           87562                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          45665                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       154200                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles            48987                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        34629                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts        233038                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           542                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents           676                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         22346                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       155319                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups       275273                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups       274863                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          310                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       123392                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps           31932                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        11529                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          965                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            41781                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads        50701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        22302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7039                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         2861                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded            212091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         7767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued           213950                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          659                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        41859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined        21603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5206                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples       374930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570640                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.219964                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0       285127     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1        29402      7.84%     83.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2        25990      6.93%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        15068      4.02%     94.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        13431      3.58%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5         3202      0.85%     99.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         1745      0.47%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          560      0.15%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          405      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total       374930                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            154      1.92%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          5520     68.95%     70.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         2332     29.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       123884     57.90%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult          148      0.07%     57.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           32      0.01%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            3      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead        61611     28.80%     86.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        20985      9.81%     96.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess         7281      3.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total        213950                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.399315                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               8006                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037420                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads       810283                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes       261353                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses       195064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         1212                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes          594                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses          541                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses        221300                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses            650                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          727                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        10034                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         3491                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        13068                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles          3887                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10772                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        29363                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts       224167                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts        50701                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        22302                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         6223                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        29157                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          236                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         1202                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         2250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts         3452                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts       211006                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts        59431                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         2944                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                 4309                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs               80103                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches           36085                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             20672                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.393820                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                197565                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count               195605                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers            89043                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           109118                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.365076                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.816025                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts        41431                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts         3171                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples       366929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.492921                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.423550                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0       297614     81.11%     81.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1        29074      7.92%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        22177      6.04%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3         3594      0.98%     96.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4         2428      0.66%     96.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         1850      0.50%     97.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         1416      0.39%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         1009      0.27%     97.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8         7767      2.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total       366929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       180867                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        180867                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                 59481                       # Number of memory references committed
system.switch_cpus2.commit.loads                40669                       # Number of loads committed
system.switch_cpus2.commit.membars               1318                       # Number of memory barriers committed
system.switch_cpus2.commit.branches             32664                       # Number of branches committed
system.switch_cpus2.commit.fp_insts               530                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           174305                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls         1754                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass         2868      1.59%      1.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       109744     60.68%     62.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult          128      0.07%     62.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     62.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd           31      0.02%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            3      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead        41987     23.21%     85.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite        18825     10.41%     95.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess         7281      4.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total       180867                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events         7767                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads              574456                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes             452644                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 160863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             6102874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts             178005                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               178005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.009988                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.009988                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.332227                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.332227                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads          258207                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         136677                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              285                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             269                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          21205                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          5197                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         127838                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       103094                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7110                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        88413                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          62986                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    71.240655                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8223                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          211                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              128149                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1608                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46223                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              97037                       # DTB write hits
system.switch_cpus3.dtb.write_misses              910                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18621                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              225186                       # DTB hits
system.switch_cpus3.dtb.data_misses              2518                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           64844                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38886                       # ITB hits
system.switch_cpus3.itb.fetch_misses              956                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39842                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1577087                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       274302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                777963                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             127838                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        71209                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               818046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19118                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               114                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        56016                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          447                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           102079                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1159027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.671221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.942012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1004924     86.70%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10838      0.94%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           23387      2.02%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           13077      1.13%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30900      2.67%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            7199      0.62%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10666      0.92%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            6759      0.58%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           51277      4.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1159027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081060                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.493291                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          200838                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       829542                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            94691                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25009                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8947                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7600                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          622                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        684622                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1793                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8947                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          213054                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         361769                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       284817                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           106685                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       183755                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        655287                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          449                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20987                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          7114                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        135668                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       432767                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       863279                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       860212                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2715                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       311747                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          121012                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16744                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2093                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158681                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       125154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       103653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        24241                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14585                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            604532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        13673                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           572624                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1214                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       148029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        91401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8486                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1159027                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.494056                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.214731                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       924169     79.74%     79.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        93487      8.07%     87.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        48006      4.14%     91.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        37530      3.24%     95.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27171      2.34%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15952      1.38%     98.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8412      0.73%     99.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2781      0.24%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1519      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1159027                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            880      4.39%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10815     53.96%     58.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8348     41.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          455      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       325475     56.84%     56.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          579      0.10%     57.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1186      0.21%     57.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       135648     23.69%     80.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        99108     17.31%     98.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9946      1.74%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        572624                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.363090                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              20043                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035002                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2317198                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       762537                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       535172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8333                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4236                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3979                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        587870                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4342                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4979                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        34497                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11792                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19958                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8947                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         137296                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       198558                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       629914                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       125154                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       103653                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        10441                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       196954                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         3331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         5240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8571                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       564947                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       130344                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         7676                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11709                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              228556                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           76845                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             98212                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.358222                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                543770                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               539151                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           264133                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           361738                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.341865                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730178                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       143652                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5187                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7877                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1134704                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.422649                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.335834                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       959789     84.58%     84.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        78930      6.96%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        32433      2.86%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        15006      1.32%     95.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16489      1.45%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5292      0.47%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5626      0.50%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4517      0.40%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        16622      1.46%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1134704                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       479581                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        479581                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                182518                       # Number of memory references committed
system.switch_cpus3.commit.loads                90657                       # Number of loads committed
system.switch_cpus3.commit.membars               2701                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             63808                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3786                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           460923                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4737                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9863      2.06%      2.06% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       272515     56.82%     58.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          549      0.11%     58.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1177      0.25%     59.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        93358     19.47%     78.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        91946     19.17%     97.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9946      2.07%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       479581                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        16622                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1732739                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1270997                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 418060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             5526493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             470172                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               470172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.354277                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.354277                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.298127                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.298127                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          761161                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         362885                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2643                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2428                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          23304                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          8336                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              50438                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             50441                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               644                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              644                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            24521                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             573                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           398                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            971                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        45836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        18632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         7360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        33500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                152549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       537280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1715497                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       358080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       702841                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       194752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       250368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       420736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1299592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5479146                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1727                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            89397                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  89397    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89397                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           69541999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13259395                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          26533034                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9175603                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          12050514                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4861556                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           4876122                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          10706077                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20910554                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
