m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/norestore
vrestore_cell
Z0 !s110 1505396421
!i10b 1
!s100 KnZ2:c^YjgAM[>b09EV6:1
I:bWig1nzDJW5jEY78a77K1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore
w1505396346
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_cell.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_cell.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1505396421.555000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_cell.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_cell.v|
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vrestore_cell_divider
R0
!i10b 1
!s100 3eVBMgWX50WF0;:RljWB?3
I[`fMlHnc38b69KF5[O=831
R1
R2
w1505396259
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_serial_divider.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_serial_divider.v
L0 1
R3
r1
!s85 0
31
!s108 1505396421.665000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_serial_divider.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/restore_serial_divider.v|
!i113 1
R4
vtb_divider
DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
R0
!i10b 1
!s100 Gmjk>]fKonzRZ0Kj88^RZ1
ITDhzL9IhS9aCU7bZG0a7l1
R1
!s105 tb_divider_sv_unit
S1
R2
w1505396415
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/tb_divider.sv
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/tb_divider.sv
L0 1
R3
r1
!s85 0
31
!s108 1505396421.848000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/tb_divider.sv|
!s90 -reportprogress|300|-work|work|-novopt|-sv|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/stand_cell/restore/tb_divider.sv|
!i113 1
o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
