Simulator report for IRS
Mon Dec 10 19:26:20 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 239 nodes    ;
; Simulation Coverage         ;      42.68 % ;
; Total Number of Transitions ; 2348         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      42.68 % ;
; Total nodes checked                                 ; 239          ;
; Total output ports checked                          ; 239          ;
; Total output ports with complete 1/0-value coverage ; 102          ;
; Total output ports with no 1/0-value coverage       ; 58           ;
; Total output ports with no 1-value coverage         ; 112          ;
; Total output ports with no 0-value coverage         ; 83           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                            ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |IRS|clk                                                                         ; |IRS|clk                                                                         ; out              ;
; |IRS|ra[0]                                                                       ; |IRS|ra[0]                                                                       ; out              ;
; |IRS|ra[1]                                                                       ; |IRS|ra[1]                                                                       ; out              ;
; |IRS|wa[0]                                                                       ; |IRS|wa[0]                                                                       ; out              ;
; |IRS|wa[1]                                                                       ; |IRS|wa[1]                                                                       ; out              ;
; |IRS|i[0]                                                                        ; |IRS|i[0]                                                                        ; out              ;
; |IRS|i[1]                                                                        ; |IRS|i[1]                                                                        ; out              ;
; |IRS|i[2]                                                                        ; |IRS|i[2]                                                                        ; out              ;
; |IRS|i[3]                                                                        ; |IRS|i[3]                                                                        ; out              ;
; |IRS|i[4]                                                                        ; |IRS|i[4]                                                                        ; out              ;
; |IRS|i[5]                                                                        ; |IRS|i[5]                                                                        ; out              ;
; |IRS|i[6]                                                                        ; |IRS|i[6]                                                                        ; out              ;
; |IRS|i[7]                                                                        ; |IRS|i[7]                                                                        ; out              ;
; |IRS|ao[0]                                                                       ; |IRS|ao[0]                                                                       ; pin_out          ;
; |IRS|ao[1]                                                                       ; |IRS|ao[1]                                                                       ; pin_out          ;
; |IRS|ao[2]                                                                       ; |IRS|ao[2]                                                                       ; pin_out          ;
; |IRS|ao[4]                                                                       ; |IRS|ao[4]                                                                       ; pin_out          ;
; |IRS|ao[5]                                                                       ; |IRS|ao[5]                                                                       ; pin_out          ;
; |IRS|bo[0]                                                                       ; |IRS|bo[0]                                                                       ; pin_out          ;
; |IRS|bo[1]                                                                       ; |IRS|bo[1]                                                                       ; pin_out          ;
; |IRS|bo[2]                                                                       ; |IRS|bo[2]                                                                       ; pin_out          ;
; |IRS|bo[4]                                                                       ; |IRS|bo[4]                                                                       ; pin_out          ;
; |IRS|bo[5]                                                                       ; |IRS|bo[5]                                                                       ; pin_out          ;
; |IRS|mux_3:mux1|y[0]                                                             ; |IRS|mux_3:mux1|y[0]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[1]                                                             ; |IRS|mux_3:mux1|y[1]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[2]                                                             ; |IRS|mux_3:mux1|y[2]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[4]                                                             ; |IRS|mux_3:mux1|y[4]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[5]                                                             ; |IRS|mux_3:mux1|y[5]                                                             ; regout           ;
; |IRS|mux_3:mux1|ty[5]                                                            ; |IRS|mux_3:mux1|ty[5]                                                            ; out0             ;
; |IRS|mux_3:mux1|ty[4]                                                            ; |IRS|mux_3:mux1|ty[4]                                                            ; out0             ;
; |IRS|mux_3:mux1|ty[2]                                                            ; |IRS|mux_3:mux1|ty[2]                                                            ; out0             ;
; |IRS|mux_3:mux1|ty[1]                                                            ; |IRS|mux_3:mux1|ty[1]                                                            ; out0             ;
; |IRS|mux_3:mux1|ty[0]                                                            ; |IRS|mux_3:mux1|ty[0]                                                            ; out0             ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0~8                                       ; |IRS|mux_3:mux1|three_state_gate:g2|out0~8                                       ; out0             ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0~8                                       ; |IRS|mux_3:mux1|three_state_gate:g1|out0~8                                       ; out0             ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0~8                                       ; |IRS|mux_3:mux1|three_state_gate:g0|out0~8                                       ; out0             ;
; |IRS|mux_3:mux0|y[0]                                                             ; |IRS|mux_3:mux0|y[0]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[1]                                                             ; |IRS|mux_3:mux0|y[1]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[2]                                                             ; |IRS|mux_3:mux0|y[2]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[4]                                                             ; |IRS|mux_3:mux0|y[4]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[5]                                                             ; |IRS|mux_3:mux0|y[5]                                                             ; regout           ;
; |IRS|mux_3:mux0|ty[5]                                                            ; |IRS|mux_3:mux0|ty[5]                                                            ; out0             ;
; |IRS|mux_3:mux0|ty[4]                                                            ; |IRS|mux_3:mux0|ty[4]                                                            ; out0             ;
; |IRS|mux_3:mux0|ty[2]                                                            ; |IRS|mux_3:mux0|ty[2]                                                            ; out0             ;
; |IRS|mux_3:mux0|ty[1]                                                            ; |IRS|mux_3:mux0|ty[1]                                                            ; out0             ;
; |IRS|mux_3:mux0|ty[0]                                                            ; |IRS|mux_3:mux0|ty[0]                                                            ; out0             ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0~8                                       ; |IRS|mux_3:mux0|three_state_gate:g2|out0~8                                       ; out0             ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0~8                                       ; |IRS|mux_3:mux0|three_state_gate:g1|out0~8                                       ; out0             ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0~8                                       ; |IRS|mux_3:mux0|three_state_gate:g0|out0~8                                       ; out0             ;
; |IRS|IR:reg2|process_0~0                                                         ; |IRS|IR:reg2|process_0~0                                                         ; out0             ;
; |IRS|IR:reg1|process_0~0                                                         ; |IRS|IR:reg1|process_0~0                                                         ; out0             ;
; |IRS|IR:reg1|x[1]                                                                ; |IRS|IR:reg1|x[1]                                                                ; out              ;
; |IRS|IR:reg1|x[2]                                                                ; |IRS|IR:reg1|x[2]                                                                ; out              ;
; |IRS|IR:reg1|x[4]                                                                ; |IRS|IR:reg1|x[4]                                                                ; out              ;
; |IRS|IR:reg1|x[5]                                                                ; |IRS|IR:reg1|x[5]                                                                ; out              ;
; |IRS|IR:reg1|x[0]                                                                ; |IRS|IR:reg1|x[0]                                                                ; out              ;
; |IRS|IR:reg0|process_0~0                                                         ; |IRS|IR:reg0|process_0~0                                                         ; out0             ;
; |IRS|IR:reg0|x[2]                                                                ; |IRS|IR:reg0|x[2]                                                                ; out              ;
; |IRS|IR:reg0|x[4]                                                                ; |IRS|IR:reg0|x[4]                                                                ; out              ;
; |IRS|IR:reg0|x[5]                                                                ; |IRS|IR:reg0|x[5]                                                                ; out              ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|_~0                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|_~0                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|_~1                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|_~1                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|_~2                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|_~2                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|_~0                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|_~0                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|_~1                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|_~1                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|_~2                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|_~2                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|_~0                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|_~0                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|_~1                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|_~1                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|_~2                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|_~2                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|_~0                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|_~0                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|_~1                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|_~1                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|_~2                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|_~2                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|_~0                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|_~1                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|_~2                    ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |IRS|ao[3]                                                                       ; |IRS|ao[3]                                                                       ; pin_out          ;
; |IRS|ao[6]                                                                       ; |IRS|ao[6]                                                                       ; pin_out          ;
; |IRS|ao[7]                                                                       ; |IRS|ao[7]                                                                       ; pin_out          ;
; |IRS|bo[3]                                                                       ; |IRS|bo[3]                                                                       ; pin_out          ;
; |IRS|bo[6]                                                                       ; |IRS|bo[6]                                                                       ; pin_out          ;
; |IRS|bo[7]                                                                       ; |IRS|bo[7]                                                                       ; pin_out          ;
; |IRS|mux_3:mux1|y[3]                                                             ; |IRS|mux_3:mux1|y[3]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[6]                                                             ; |IRS|mux_3:mux1|y[6]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[7]                                                             ; |IRS|mux_3:mux1|y[7]                                                             ; regout           ;
; |IRS|mux_3:mux1|ty[7]                                                            ; |IRS|mux_3:mux1|ty[7]                                                            ; out0             ;
; |IRS|mux_3:mux1|ty[6]                                                            ; |IRS|mux_3:mux1|ty[6]                                                            ; out0             ;
; |IRS|mux_3:mux1|ty[3]                                                            ; |IRS|mux_3:mux1|ty[3]                                                            ; out0             ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[0]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[0]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[1]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[1]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[2]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[2]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[3]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[3]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[4]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[4]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[5]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[5]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[6]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[6]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g2|out0[7]                                      ; |IRS|mux_3:mux1|three_state_gate:g2|out0[7]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[3]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[3]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[6]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[6]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[7]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[7]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[0]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[0]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[1]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[1]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[3]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[3]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[6]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[6]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[7]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[7]                                      ; out              ;
; |IRS|mux_3:mux0|y[3]                                                             ; |IRS|mux_3:mux0|y[3]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[6]                                                             ; |IRS|mux_3:mux0|y[6]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[7]                                                             ; |IRS|mux_3:mux0|y[7]                                                             ; regout           ;
; |IRS|mux_3:mux0|ty[7]                                                            ; |IRS|mux_3:mux0|ty[7]                                                            ; out0             ;
; |IRS|mux_3:mux0|ty[6]                                                            ; |IRS|mux_3:mux0|ty[6]                                                            ; out0             ;
; |IRS|mux_3:mux0|ty[3]                                                            ; |IRS|mux_3:mux0|ty[3]                                                            ; out0             ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[0]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[0]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[1]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[1]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[2]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[2]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[3]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[3]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[4]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[4]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[5]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[5]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[6]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[6]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g2|out0[7]                                      ; |IRS|mux_3:mux0|three_state_gate:g2|out0[7]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[3]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[3]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[6]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[6]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[7]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[7]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[0]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[0]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[1]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[1]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[3]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[3]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[6]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[6]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[7]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[7]                                      ; out              ;
; |IRS|IR:reg2|x[1]                                                                ; |IRS|IR:reg2|x[1]                                                                ; out              ;
; |IRS|IR:reg2|x[2]                                                                ; |IRS|IR:reg2|x[2]                                                                ; out              ;
; |IRS|IR:reg2|x[3]                                                                ; |IRS|IR:reg2|x[3]                                                                ; out              ;
; |IRS|IR:reg2|x[4]                                                                ; |IRS|IR:reg2|x[4]                                                                ; out              ;
; |IRS|IR:reg2|x[5]                                                                ; |IRS|IR:reg2|x[5]                                                                ; out              ;
; |IRS|IR:reg2|x[6]                                                                ; |IRS|IR:reg2|x[6]                                                                ; out              ;
; |IRS|IR:reg2|x[7]                                                                ; |IRS|IR:reg2|x[7]                                                                ; out              ;
; |IRS|IR:reg2|x[0]                                                                ; |IRS|IR:reg2|x[0]                                                                ; out              ;
; |IRS|IR:reg2|mydff:\ge:0:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:0:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:1:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:1:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:2:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:2:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:3:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:3:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:4:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:4:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:5:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:5:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:6:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:6:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:7:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:7:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|x[3]                                                                ; |IRS|IR:reg1|x[3]                                                                ; out              ;
; |IRS|IR:reg1|x[6]                                                                ; |IRS|IR:reg1|x[6]                                                                ; out              ;
; |IRS|IR:reg1|x[7]                                                                ; |IRS|IR:reg1|x[7]                                                                ; out              ;
; |IRS|IR:reg1|mydff:\ge:3:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:3:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:6:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:6:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:7:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:7:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|x[1]                                                                ; |IRS|IR:reg0|x[1]                                                                ; out              ;
; |IRS|IR:reg0|x[3]                                                                ; |IRS|IR:reg0|x[3]                                                                ; out              ;
; |IRS|IR:reg0|x[6]                                                                ; |IRS|IR:reg0|x[6]                                                                ; out              ;
; |IRS|IR:reg0|x[7]                                                                ; |IRS|IR:reg0|x[7]                                                                ; out              ;
; |IRS|IR:reg0|x[0]                                                                ; |IRS|IR:reg0|x[0]                                                                ; out              ;
; |IRS|IR:reg0|mydff:\ge:0:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:0:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:1:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:1:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:3:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:3:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:6:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:6:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:7:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:7:gi|q                                                    ; regout           ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |IRS|we                                                                          ; |IRS|we                                                                          ; out              ;
; |IRS|ao[3]                                                                       ; |IRS|ao[3]                                                                       ; pin_out          ;
; |IRS|ao[6]                                                                       ; |IRS|ao[6]                                                                       ; pin_out          ;
; |IRS|ao[7]                                                                       ; |IRS|ao[7]                                                                       ; pin_out          ;
; |IRS|bo[3]                                                                       ; |IRS|bo[3]                                                                       ; pin_out          ;
; |IRS|bo[6]                                                                       ; |IRS|bo[6]                                                                       ; pin_out          ;
; |IRS|bo[7]                                                                       ; |IRS|bo[7]                                                                       ; pin_out          ;
; |IRS|mux_3:mux1|y[3]                                                             ; |IRS|mux_3:mux1|y[3]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[6]                                                             ; |IRS|mux_3:mux1|y[6]                                                             ; regout           ;
; |IRS|mux_3:mux1|y[7]                                                             ; |IRS|mux_3:mux1|y[7]                                                             ; regout           ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[0]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[0]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[1]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[1]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[2]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[2]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[4]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[4]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g1|out0[5]                                      ; |IRS|mux_3:mux1|three_state_gate:g1|out0[5]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[2]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[2]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[4]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[4]                                      ; out              ;
; |IRS|mux_3:mux1|three_state_gate:g0|out0[5]                                      ; |IRS|mux_3:mux1|three_state_gate:g0|out0[5]                                      ; out              ;
; |IRS|mux_3:mux0|y[3]                                                             ; |IRS|mux_3:mux0|y[3]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[6]                                                             ; |IRS|mux_3:mux0|y[6]                                                             ; regout           ;
; |IRS|mux_3:mux0|y[7]                                                             ; |IRS|mux_3:mux0|y[7]                                                             ; regout           ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[0]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[0]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[1]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[1]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[2]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[2]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[4]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[4]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g1|out0[5]                                      ; |IRS|mux_3:mux0|three_state_gate:g1|out0[5]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[2]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[2]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[4]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[4]                                      ; out              ;
; |IRS|mux_3:mux0|three_state_gate:g0|out0[5]                                      ; |IRS|mux_3:mux0|three_state_gate:g0|out0[5]                                      ; out              ;
; |IRS|IR:reg2|mydff:\ge:0:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:0:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:1:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:1:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:2:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:2:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:3:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:3:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:4:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:4:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:5:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:5:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:6:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:6:gi|q                                                    ; regout           ;
; |IRS|IR:reg2|mydff:\ge:7:gi|q                                                    ; |IRS|IR:reg2|mydff:\ge:7:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:0:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:0:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:1:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:1:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:2:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:2:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:3:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:3:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:4:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:4:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:5:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:5:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:6:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:6:gi|q                                                    ; regout           ;
; |IRS|IR:reg1|mydff:\ge:7:gi|q                                                    ; |IRS|IR:reg1|mydff:\ge:7:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:0:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:0:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:1:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:1:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:2:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:2:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:3:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:3:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:4:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:4:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:5:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:5:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:6:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:6:gi|q                                                    ; regout           ;
; |IRS|IR:reg0|mydff:\ge:7:gi|q                                                    ; |IRS|IR:reg0|mydff:\ge:7:gi|q                                                    ; regout           ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec0|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux2|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux1|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |IRS|decoder_2_3:dec1|lpm_mux:Mux0|mux_0oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 10 19:26:20 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off IRS -c IRS
Info: Using vector source file "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|IRS|IR:reg0|mydff:\ge:0:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|IRS|IR:reg0|mydff:\ge:1:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|IRS|IR:reg0|mydff:\ge:2:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 60.0 ns on register "|IRS|IR:reg1|mydff:\ge:0:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 90.0 ns on register "|IRS|IR:reg2|mydff:\ge:2:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 90.0 ns on register "|IRS|IR:reg2|mydff:\ge:3:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 90.0 ns on register "|IRS|IR:reg2|mydff:\ge:5:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 90.0 ns on register "|IRS|IR:reg2|mydff:\ge:7:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|IRS|IR:reg0|mydff:\ge:5:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|IRS|IR:reg0|mydff:\ge:7:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register "|IRS|IR:reg1|mydff:\ge:4:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register "|IRS|IR:reg1|mydff:\ge:5:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register "|IRS|IR:reg1|mydff:\ge:7:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 180.0 ns on register "|IRS|IR:reg2|mydff:\ge:1:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 180.0 ns on register "|IRS|IR:reg2|mydff:\ge:6:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 210.0 ns on register "|IRS|IR:reg0|mydff:\ge:6:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 240.0 ns on register "|IRS|IR:reg1|mydff:\ge:2:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 240.0 ns on register "|IRS|IR:reg1|mydff:\ge:3:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 240.0 ns on register "|IRS|IR:reg1|mydff:\ge:6:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register "|IRS|IR:reg2|mydff:\ge:0:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 270.0 ns on register "|IRS|IR:reg2|mydff:\ge:4:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 300.0 ns on register "|IRS|IR:reg0|mydff:\ge:4:gi|q"
Warning: Found clock-sensitive change during active clock edge at time 330.0 ns on register "|IRS|IR:reg1|mydff:\ge:1:gi|q"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      42.68 %
Info: Number of transitions in simulation is 2348
Info: Quartus II Simulator was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Mon Dec 10 19:26:20 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


