vhdl work ../../../../../rtl/vhdl/pkg/riscv_defines.vhd

vhdl work ../../../../../rtl/vhdl/core/cache/riscv_dext.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_div.vhd
vhdl work ../../../../../rtl/vhdl/core/execute/riscv_mul.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_memmisaligned.vhd
vhdl work ../../../../../rtl/vhdl/core/memory/riscv_mmu.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_memory.vhd
vhdl work ../../../../../rtl/vhdl/core/riscv_wb.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1r1w.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd
vhdl work ../../../../../rtl/vhdl/memory/riscv_ram_1rw.vhd
