#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  5 21:55:47 2020
# Process ID: 28292
# Current directory: C:/Users/77060/Desktop/COD-exp/lab2_register_memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27376 C:\Users\77060\Desktop\COD-exp\lab2_register_memory\lab2_register_memory.xpr
# Log file: C:/Users/77060/Desktop/COD-exp/lab2_register_memory/vivado.log
# Journal file: C:/Users/77060/Desktop/COD-exp/lab2_register_memory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v w ]
add_files -fileset sim_1 C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_blk_mem.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_dist_mem.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_blk_mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_blk_mem.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_blk_mem.tcl
close_sim
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/signal_edge.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_read.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/pt_write.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/flag_FSM.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
launch_simulation
source tb_blk_mem.tcl
close_sim
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v w ]
add_files C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sources_1/new/MUX2to1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v w ]
add_files -fileset sim_1 C:/Users/77060/Desktop/COD-exp/lab2_register_memory/lab2_register_memory.srcs/sim_1/new/tb_fifo.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fifo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_fifo.tcl
close_sim
launch_simulation
source tb_fifo.tcl
restart
run 10 ns
run 10 ns
run 10 ns
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
run 10 ns
restart
run all
restart
run all
close_sim
launch_simulation
launch_simulation
source tb_fifo.tcl
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
launch_simulation
source tb_fifo.tcl
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
restart
run all
update_compile_order -fileset sim_1
restart
update_compile_order -fileset sim_1
close_sim
launch_simulation
source tb_fifo.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source tb_fifo.tcl
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source tb_fifo.tcl
restart
run all
save_wave_config {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
set_property xsim.view C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
run all
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
close_sim
launch_simulation
open_wave_config C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg
source tb_fifo.tcl
restart
run all
save_wave_config {C:/Users/77060/Desktop/COD-exp/lab2_register_memory/tb_fifo_behav.wcfg}
close_sim
synth_design -rtl -name rtl_1
close_design
