INFO-FLOW: Workspace /home/work1/Work/CNN_iCube_FPGA/hls_cnn_conv2d/myproject_prj/solution1 opened at Sat Oct 04 15:26:38 PDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
Execute       create_platform xcku5p-ffvb676-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/work1/Apps/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/work1/Apps/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
Command       create_platform done; 0.5 sec.
Execute       source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/work1/Apps/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku5p-ffvb676-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.61 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcku5p-ffvb676-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 5.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.37 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.06 seconds; current allocated memory: 0.195 MB.
Command   ap_source done; error code: 1; 5.76 sec.
Execute   cleanup_all 
