#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563ecad5d960 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
RS_0x7f4b9ccd0438 .resolv tri, L_0x563ecadc2d90, v0x563ecad9e690_0;
v0x563ecadaf990_0 .net8 "Datos", 15 0, RS_0x7f4b9ccd0438;  2 drivers
v0x563ecadafa70_0 .net "Direcciones", 17 0, v0x563ecad9e850_0;  1 drivers
v0x563ecadafb30_0 .var "buttons", 3 0;
v0x563ecadafbd0_0 .var "clk", 0 0;
v0x563ecadafc70_0 .net "g_led", 7 0, L_0x563ecadc3d40;  1 drivers
v0x563ecadafd60_0 .net "r_led", 9 0, L_0x563ecadc3ca0;  1 drivers
v0x563ecadafe70_0 .var/i "regid", 31 0;
v0x563ecadaff50 .array/s "registros", 0 15, 15 0;
v0x563ecadb0010_0 .var "reset", 0 0;
v0x563ecadb0140_0 .net "sram_control", 4 0, v0x563ecad9ebf0_0;  1 drivers
v0x563ecadb0200_0 .var "switches", 9 0;
S_0x563ecad6b3b0 .scope module, "micpu" "dataloger" 2 27, 3 1 0, S_0x563ecad5d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "buttons";
    .port_info 3 /INPUT 10 "switches";
    .port_info 4 /OUTPUT 5 "sram_control";
    .port_info 5 /OUTPUT 8 "g_led";
    .port_info 6 /OUTPUT 10 "r_led";
    .port_info 7 /OUTPUT 18 "direcciones";
    .port_info 8 /INOUT 16 "datos";
v0x563ecadaeef0_0 .net "buttons", 3 0, v0x563ecadafb30_0;  1 drivers
v0x563ecadaeff0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  1 drivers
v0x563ecadaf0b0_0 .net8 "datos", 15 0, RS_0x7f4b9ccd0438;  alias, 2 drivers
v0x563ecadaf1e0_0 .net "direcciones", 17 0, v0x563ecad9e850_0;  alias, 1 drivers
v0x563ecadaf280_0 .net "direcciones_cpu", 15 0, L_0x563ecadc3210;  1 drivers
v0x563ecadaf320_0 .net "g_led", 7 0, L_0x563ecadc3d40;  alias, 1 drivers
v0x563ecadaf3e0_0 .var "intr", 7 0;
v0x563ecadaf480_0 .net "oe", 0 0, L_0x563ecadc3890;  1 drivers
v0x563ecadaf520_0 .net "r_led", 9 0, L_0x563ecadc3ca0;  alias, 1 drivers
v0x563ecadaf670_0 .net "reset", 0 0, v0x563ecadb0010_0;  1 drivers
v0x563ecadaf710_0 .net "sram_control", 4 0, v0x563ecad9ebf0_0;  alias, 1 drivers
v0x563ecadaf7b0_0 .net "switches", 9 0, v0x563ecadb0200_0;  1 drivers
E_0x563ecacd2540 .event edge, v0x563ecadaeef0_0, v0x563ecadaad60_0;
S_0x563ecad5d730 .scope module, "entrada_salida" "io_manager" 3 19, 4 1 0, S_0x563ecad6b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dir_in";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 5 "sram_control";
    .port_info 5 /OUTPUT 10 "LED_R";
    .port_info 6 /OUTPUT 8 "LED_G";
    .port_info 7 /OUTPUT 18 "dir_out";
    .port_info 8 /INOUT 16 "data_inout";
L_0x563ecadc3ab0 .functor OR 10, L_0x563ecadc3900, v0x563ecad9dd60_0, C4<0000000000>, C4<0000000000>;
L_0x563ecadc3bc0 .functor OR 8, L_0x563ecadc3b20, v0x563ecad84df0_0, C4<00000000>, C4<00000000>;
L_0x563ecadc3ca0 .functor BUFZ 10, v0x563ecad9dd60_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x563ecadc3d40 .functor BUFZ 8, v0x563ecad84df0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563ecad9dfc0_0 .net "LED_G", 7 0, L_0x563ecadc3d40;  alias, 1 drivers
v0x563ecad9e0c0_0 .net "LED_R", 9 0, L_0x563ecadc3ca0;  alias, 1 drivers
v0x563ecad9e1a0_0 .net *"_ivl_1", 9 0, L_0x563ecadc3900;  1 drivers
v0x563ecad9e260_0 .net *"_ivl_5", 7 0, L_0x563ecadc3b20;  1 drivers
v0x563ecad9e340_0 .var "ce_g", 0 0;
v0x563ecad9e430_0 .var "ce_r", 0 0;
v0x563ecad9e500_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecad9e5f0_0 .net8 "data_inout", 15 0, RS_0x7f4b9ccd0438;  alias, 2 drivers
v0x563ecad9e690_0 .var "data_reg", 15 0;
v0x563ecad9e770_0 .net "dir_in", 15 0, L_0x563ecadc3210;  alias, 1 drivers
v0x563ecad9e850_0 .var "dir_out", 17 0;
v0x563ecad9e930_0 .net "gled_out", 7 0, v0x563ecad84df0_0;  1 drivers
v0x563ecad9e9f0_0 .net "oe", 0 0, L_0x563ecadc3890;  alias, 1 drivers
v0x563ecad9ea90_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
v0x563ecad9eb30_0 .net "rled_out", 9 0, v0x563ecad9dd60_0;  1 drivers
v0x563ecad9ebf0_0 .var "sram_control", 4 0;
E_0x563ecacd27b0 .event edge, v0x563ecad9e770_0;
L_0x563ecadc3900 .part RS_0x7f4b9ccd0438, 0, 10;
L_0x563ecadc3b20 .part RS_0x7f4b9ccd0438, 0, 8;
S_0x563ecad58230 .scope module, "g_reg" "registro_ce" 4 20, 5 50 0, S_0x563ecad5d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x563ecac9a8c0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v0x563ecad5e4d0_0 .net "ce", 0 0, v0x563ecad9e340_0;  1 drivers
v0x563ecad6a8b0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecad6a950_0 .net "d", 7 0, L_0x563ecadc3bc0;  1 drivers
v0x563ecad84df0_0 .var "q", 7 0;
v0x563ecad84ec0_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
E_0x563ecacd27f0 .event posedge, v0x563ecad84ec0_0, v0x563ecad6a8b0_0;
S_0x563ecad9d9b0 .scope module, "r_reg" "registro_ce" 4 19, 5 50 0, S_0x563ecad5d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x563ecad9dbb0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x563ecad6ad90_0 .net "ce", 0 0, v0x563ecad9e430_0;  1 drivers
v0x563ecac9c180_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecad9dc90_0 .net "d", 9 0, L_0x563ecadc3ab0;  1 drivers
v0x563ecad9dd60_0 .var "q", 9 0;
v0x563ecad9de20_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
S_0x563ecad9ee20 .scope module, "procesador" "cpu" 3 18, 6 1 0, S_0x563ecad6b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "intr_in";
    .port_info 3 /OUTPUT 1 "oe";
    .port_info 4 /OUTPUT 16 "Direcciones";
    .port_info 5 /INOUT 16 "Datos";
L_0x563ecadc3890 .functor BUFZ 1, v0x563ecadad430_0, C4<0>, C4<0>, C4<0>;
v0x563ecadadb20_0 .net8 "Datos", 15 0, RS_0x7f4b9ccd0438;  alias, 2 drivers
v0x563ecadadc00_0 .net "Direcciones", 15 0, L_0x563ecadc3210;  alias, 1 drivers
v0x563ecadadd10_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecadaddb0_0 .net "intr_in", 7 0, v0x563ecadaf3e0_0;  1 drivers
v0x563ecadadea0_0 .net "intr_out", 7 0, L_0x563ecadb0bf0;  1 drivers
v0x563ecadadfb0_0 .net "min_bit_a", 7 0, L_0x563ecadb0a60;  1 drivers
v0x563ecadae070_0 .net "min_bit_s", 7 0, L_0x563ecadb0600;  1 drivers
v0x563ecadae130_0 .net "oe", 0 0, L_0x563ecadc3890;  alias, 1 drivers
v0x563ecadae1d0_0 .net "op_alu", 2 0, v0x563ecadac9e0_0;  1 drivers
v0x563ecadae270_0 .net "opcode", 5 0, L_0x563ecadc36a0;  1 drivers
v0x563ecadae330_0 .net "pop", 0 0, v0x563ecadacb90_0;  1 drivers
v0x563ecadae3d0_0 .net "push", 0 0, v0x563ecadaccd0_0;  1 drivers
v0x563ecadae470_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
v0x563ecadae510_0 .net "s_call_intr", 7 0, v0x563ecadacdc0_0;  1 drivers
v0x563ecadae5d0_0 .net "s_inc", 1 0, v0x563ecadaceb0_0;  1 drivers
v0x563ecadae690_0 .net "s_inm", 0 0, v0x563ecadacfc0_0;  1 drivers
v0x563ecadae7c0_0 .net "s_intr", 0 0, v0x563ecadad0f0_0;  1 drivers
v0x563ecadae970_0 .net "s_mux_datos", 0 0, v0x563ecadad190_0;  1 drivers
v0x563ecadaea10_0 .net "s_return_intr", 7 0, v0x563ecadad280_0;  1 drivers
v0x563ecadaead0_0 .net "s_stack_mux", 0 0, v0x563ecadad340_0;  1 drivers
v0x563ecadaeb70_0 .net "transceiver_oe", 0 0, v0x563ecadad430_0;  1 drivers
v0x563ecadaec10_0 .net "we3", 0 0, v0x563ecadad520_0;  1 drivers
v0x563ecadaecb0_0 .net "wez", 0 0, v0x563ecadad610_0;  1 drivers
v0x563ecadaed50_0 .net "z", 0 0, v0x563ecada1d90_0;  1 drivers
S_0x563ecad9f070 .scope module, "cam_dat" "cd" 6 14, 7 1 0, S_0x563ecad9ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "transceiver_oe";
    .port_info 5 /INPUT 1 "s_stack_mux";
    .port_info 6 /INPUT 1 "s_mux_alu";
    .port_info 7 /INPUT 1 "s_mux_datos";
    .port_info 8 /INPUT 1 "we3";
    .port_info 9 /INPUT 1 "wez";
    .port_info 10 /INPUT 1 "s_intr";
    .port_info 11 /INPUT 2 "s_inc";
    .port_info 12 /INPUT 8 "intr";
    .port_info 13 /INPUT 3 "op_alu";
    .port_info 14 /OUTPUT 16 "Direcciones";
    .port_info 15 /OUTPUT 1 "z";
    .port_info 16 /OUTPUT 6 "opcode";
    .port_info 17 /INOUT 16 "Datos";
L_0x563ecadc3210 .functor BUFZ 16, v0x563ecad9fb20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x563ecada74d0_0 .net8 "Datos", 15 0, RS_0x7f4b9ccd0438;  alias, 2 drivers
v0x563ecada7600_0 .net "Direcciones", 15 0, L_0x563ecadc3210;  alias, 1 drivers
v0x563ecada76c0_0 .net "alu_mux", 15 0, v0x563ecad9fb20_0;  1 drivers
v0x563ecada77b0_0 .net "aluffz", 0 0, L_0x563ecadc2a20;  1 drivers
v0x563ecada78a0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada7990_0 .net "dir_intr", 9 0, v0x563ecada21f0_0;  1 drivers
v0x563ecada7a80_0 .net "instruccion", 31 0, L_0x563ecadb0ec0;  1 drivers
v0x563ecada7b40_0 .net "intr", 7 0, L_0x563ecadb0bf0;  alias, 1 drivers
v0x563ecada7be0_0 .net "mux2mux", 9 0, L_0x563ecadc16d0;  1 drivers
v0x563ecada7c80_0 .net "mux_alu", 15 0, L_0x563ecadc2bc0;  1 drivers
v0x563ecada7d90_0 .net "mux_pc", 9 0, L_0x563ecadc33c0;  1 drivers
v0x563ecada7ea0_0 .net "op_alu", 2 0, v0x563ecadac9e0_0;  alias, 1 drivers
v0x563ecada7f60_0 .net "opcode", 5 0, L_0x563ecadc36a0;  alias, 1 drivers
v0x563ecada8020_0 .net "pop", 0 0, v0x563ecadacb90_0;  alias, 1 drivers
v0x563ecada80c0_0 .net "push", 0 0, v0x563ecadaccd0_0;  alias, 1 drivers
v0x563ecada8160_0 .net "rd1", 15 0, L_0x563ecadc1e20;  1 drivers
v0x563ecada8250_0 .net "rd2", 15 0, L_0x563ecadc24a0;  1 drivers
v0x563ecada8400_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
v0x563ecada84a0_0 .net "s_inc", 1 0, v0x563ecadaceb0_0;  alias, 1 drivers
v0x563ecada8560_0 .net "s_intr", 0 0, v0x563ecadad0f0_0;  alias, 1 drivers
v0x563ecada8600_0 .net "s_mux_alu", 0 0, v0x563ecadacfc0_0;  alias, 1 drivers
v0x563ecada86f0_0 .net "s_mux_datos", 0 0, v0x563ecadad190_0;  alias, 1 drivers
v0x563ecada8790_0 .net "s_stack_mux", 0 0, v0x563ecadad340_0;  alias, 1 drivers
v0x563ecada8830_0 .net "salida_pc", 9 0, v0x563ecada5670_0;  1 drivers
v0x563ecada88d0_0 .net "stack_mux", 9 0, L_0x563ecadc3320;  1 drivers
v0x563ecada8970_0 .net "sum_mux", 9 0, L_0x563ecadb0f80;  1 drivers
v0x563ecada8a60_0 .net "trans_mux", 15 0, L_0x563ecadc2ec0;  1 drivers
v0x563ecada8b50_0 .net "transceiver_oe", 0 0, v0x563ecadad430_0;  alias, 1 drivers
v0x563ecada8bf0_0 .net "wd3", 15 0, L_0x563ecadc2a90;  1 drivers
v0x563ecada8ce0_0 .net "we3", 0 0, v0x563ecadad520_0;  alias, 1 drivers
v0x563ecada8d80_0 .net "wez", 0 0, v0x563ecadad610_0;  alias, 1 drivers
v0x563ecada8e20_0 .net "z", 0 0, v0x563ecada1d90_0;  alias, 1 drivers
L_0x563ecadc18e0 .part L_0x563ecadb0ec0, 0, 10;
L_0x563ecadc2680 .part L_0x563ecadb0ec0, 22, 4;
L_0x563ecadc27b0 .part L_0x563ecadb0ec0, 18, 4;
L_0x563ecadc2850 .part L_0x563ecadb0ec0, 14, 4;
L_0x563ecadc2cf0 .part L_0x563ecadb0ec0, 0, 16;
L_0x563ecadc36a0 .part L_0x563ecadb0ec0, 26, 6;
S_0x563ecad9f4b0 .scope module, "alu_cpu" "alu" 7 23, 8 1 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /OUTPUT 16 "y";
    .port_info 5 /OUTPUT 1 "zero";
L_0x563ecadc2a20 .functor NOT 1, L_0x563ecadc28f0, C4<0>, C4<0>, C4<0>;
v0x563ecad9f790_0 .net *"_ivl_3", 0 0, L_0x563ecadc28f0;  1 drivers
v0x563ecad9f870_0 .net "a", 15 0, L_0x563ecadc2bc0;  alias, 1 drivers
v0x563ecad9f950_0 .net "b", 15 0, L_0x563ecadc24a0;  alias, 1 drivers
v0x563ecad9fa40_0 .net "op_alu", 2 0, v0x563ecadac9e0_0;  alias, 1 drivers
v0x563ecad9fb20_0 .var "s", 15 0;
v0x563ecad9fc50_0 .net "s_inm", 0 0, v0x563ecadacfc0_0;  alias, 1 drivers
v0x563ecad9fd10_0 .net "y", 15 0, v0x563ecad9fb20_0;  alias, 1 drivers
v0x563ecad9fdf0_0 .net "zero", 0 0, L_0x563ecadc2a20;  alias, 1 drivers
E_0x563ecad8c7e0 .event edge, v0x563ecad9fa40_0, v0x563ecad9f950_0, v0x563ecad9f870_0;
L_0x563ecadc28f0 .reduce/or v0x563ecad9fb20_0;
S_0x563ecad9ffb0 .scope module, "banco_registros" "regfile" 7 22, 5 4 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x563ecada02f0_0 .net *"_ivl_0", 31 0, L_0x563ecadc1980;  1 drivers
v0x563ecada03f0_0 .net *"_ivl_10", 5 0, L_0x563ecadc1c90;  1 drivers
L_0x7f4b9cc872e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563ecada04d0_0 .net *"_ivl_13", 1 0, L_0x7f4b9cc872e8;  1 drivers
L_0x7f4b9cc87330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada0590_0 .net/2u *"_ivl_14", 15 0, L_0x7f4b9cc87330;  1 drivers
v0x563ecada0670_0 .net *"_ivl_18", 31 0, L_0x563ecadc1fb0;  1 drivers
L_0x7f4b9cc87378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada07a0_0 .net *"_ivl_21", 27 0, L_0x7f4b9cc87378;  1 drivers
L_0x7f4b9cc873c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada0880_0 .net/2u *"_ivl_22", 31 0, L_0x7f4b9cc873c0;  1 drivers
v0x563ecada0960_0 .net *"_ivl_24", 0 0, L_0x563ecadc20e0;  1 drivers
v0x563ecada0a20_0 .net *"_ivl_26", 15 0, L_0x563ecadc2220;  1 drivers
v0x563ecada0b00_0 .net *"_ivl_28", 5 0, L_0x563ecadc2310;  1 drivers
L_0x7f4b9cc87258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada0be0_0 .net *"_ivl_3", 27 0, L_0x7f4b9cc87258;  1 drivers
L_0x7f4b9cc87408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563ecada0cc0_0 .net *"_ivl_31", 1 0, L_0x7f4b9cc87408;  1 drivers
L_0x7f4b9cc87450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada0da0_0 .net/2u *"_ivl_32", 15 0, L_0x7f4b9cc87450;  1 drivers
L_0x7f4b9cc872a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada0e80_0 .net/2u *"_ivl_4", 31 0, L_0x7f4b9cc872a0;  1 drivers
v0x563ecada0f60_0 .net *"_ivl_6", 0 0, L_0x563ecadc1b00;  1 drivers
v0x563ecada1020_0 .net *"_ivl_8", 15 0, L_0x563ecadc1bf0;  1 drivers
v0x563ecada1100_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada11a0_0 .net "ra1", 3 0, L_0x563ecadc2850;  1 drivers
v0x563ecada1280_0 .net "ra2", 3 0, L_0x563ecadc27b0;  1 drivers
v0x563ecada1360_0 .net "rd1", 15 0, L_0x563ecadc1e20;  alias, 1 drivers
v0x563ecada1440_0 .net "rd2", 15 0, L_0x563ecadc24a0;  alias, 1 drivers
v0x563ecada1500 .array "regb", 15 0, 15 0;
v0x563ecada15a0_0 .net "wa3", 3 0, L_0x563ecadc2680;  1 drivers
v0x563ecada1680_0 .net "wd3", 15 0, L_0x563ecadc2a90;  alias, 1 drivers
v0x563ecada1760_0 .net "we3", 0 0, v0x563ecadad520_0;  alias, 1 drivers
E_0x563ecad8c820 .event posedge, v0x563ecad6a8b0_0;
L_0x563ecadc1980 .concat [ 4 28 0 0], L_0x563ecadc2850, L_0x7f4b9cc87258;
L_0x563ecadc1b00 .cmp/ne 32, L_0x563ecadc1980, L_0x7f4b9cc872a0;
L_0x563ecadc1bf0 .array/port v0x563ecada1500, L_0x563ecadc1c90;
L_0x563ecadc1c90 .concat [ 4 2 0 0], L_0x563ecadc2850, L_0x7f4b9cc872e8;
L_0x563ecadc1e20 .functor MUXZ 16, L_0x7f4b9cc87330, L_0x563ecadc1bf0, L_0x563ecadc1b00, C4<>;
L_0x563ecadc1fb0 .concat [ 4 28 0 0], L_0x563ecadc27b0, L_0x7f4b9cc87378;
L_0x563ecadc20e0 .cmp/ne 32, L_0x563ecadc1fb0, L_0x7f4b9cc873c0;
L_0x563ecadc2220 .array/port v0x563ecada1500, L_0x563ecadc2310;
L_0x563ecadc2310 .concat [ 4 2 0 0], L_0x563ecadc27b0, L_0x7f4b9cc87408;
L_0x563ecadc24a0 .functor MUXZ 16, L_0x7f4b9cc87450, L_0x563ecadc2220, L_0x563ecadc20e0, C4<>;
S_0x563ecada1920 .scope module, "ffz" "ffd" 7 26, 5 83 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x563ecada1b10_0 .net "carga", 0 0, v0x563ecadad610_0;  alias, 1 drivers
v0x563ecada1bd0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada1c90_0 .net "d", 0 0, L_0x563ecadc2a20;  alias, 1 drivers
v0x563ecada1d90_0 .var "q", 0 0;
v0x563ecada1e30_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
S_0x563ecada1f30 .scope module, "intr_deco" "reg_intr" 7 17, 9 1 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "intr_selec";
    .port_info 1 /OUTPUT 10 "intr_dir_out";
v0x563ecada21f0_0 .var "intr_dir_out", 9 0;
v0x563ecada22f0_0 .net "intr_selec", 7 0, L_0x563ecadb0bf0;  alias, 1 drivers
E_0x563ecada2170 .event edge, v0x563ecada22f0_0;
S_0x563ecada2430 .scope module, "memoria_prog" "memprog" 7 18, 10 3 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x563ecadb0ec0 .functor BUFZ 32, L_0x563ecadb0d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563ecada26b0_0 .net *"_ivl_0", 31 0, L_0x563ecadb0d80;  1 drivers
v0x563ecada27b0_0 .net *"_ivl_2", 11 0, L_0x563ecadb0e20;  1 drivers
L_0x7f4b9cc870a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563ecada2890_0 .net *"_ivl_5", 1 0, L_0x7f4b9cc870a8;  1 drivers
v0x563ecada2950_0 .net "a", 9 0, v0x563ecada5670_0;  alias, 1 drivers
v0x563ecada2a30_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada2b20 .array "mem", 1023 0, 31 0;
v0x563ecada2be0_0 .net "rd", 31 0, L_0x563ecadb0ec0;  alias, 1 drivers
L_0x563ecadb0d80 .array/port v0x563ecada2b20, L_0x563ecadb0e20;
L_0x563ecadb0e20 .concat [ 10 2 0 0], v0x563ecada5670_0, L_0x7f4b9cc870a8;
S_0x563ecada2d40 .scope module, "mux_a" "mux4" 7 21, 5 72 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 10 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 10 "y";
P_0x563ecada2f20 .param/l "WIDTH" 0 5 72, +C4<00000000000000000000000000001010>;
L_0x7f4b9cc87138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563ecada3050_0 .net/2u *"_ivl_0", 1 0, L_0x7f4b9cc87138;  1 drivers
v0x563ecada3130_0 .net *"_ivl_10", 0 0, L_0x563ecadc1360;  1 drivers
L_0x7f4b9cc87210 .functor BUFT 1, C4<00000000xx>, C4<0>, C4<0>, C4<0>;
v0x563ecada31f0_0 .net *"_ivl_12", 9 0, L_0x7f4b9cc87210;  1 drivers
v0x563ecada32e0_0 .net *"_ivl_14", 9 0, L_0x563ecadc1450;  1 drivers
v0x563ecada33c0_0 .net *"_ivl_16", 9 0, L_0x563ecadc1590;  1 drivers
v0x563ecada34f0_0 .net *"_ivl_2", 0 0, L_0x563ecadc1140;  1 drivers
L_0x7f4b9cc87180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563ecada35b0_0 .net/2u *"_ivl_4", 1 0, L_0x7f4b9cc87180;  1 drivers
v0x563ecada3690_0 .net *"_ivl_6", 0 0, L_0x563ecadc1270;  1 drivers
L_0x7f4b9cc871c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563ecada3750_0 .net/2u *"_ivl_8", 1 0, L_0x7f4b9cc871c8;  1 drivers
v0x563ecada3830_0 .net "d0", 9 0, L_0x563ecadc18e0;  1 drivers
v0x563ecada3910_0 .net "d1", 9 0, L_0x563ecadb0f80;  alias, 1 drivers
v0x563ecada39f0_0 .net "d2", 9 0, v0x563ecada21f0_0;  alias, 1 drivers
v0x563ecada3ab0_0 .net "s", 1 0, v0x563ecadaceb0_0;  alias, 1 drivers
v0x563ecada3b70_0 .net "y", 9 0, L_0x563ecadc16d0;  alias, 1 drivers
L_0x563ecadc1140 .cmp/eq 2, v0x563ecadaceb0_0, L_0x7f4b9cc87138;
L_0x563ecadc1270 .cmp/eq 2, v0x563ecadaceb0_0, L_0x7f4b9cc87180;
L_0x563ecadc1360 .cmp/eq 2, v0x563ecadaceb0_0, L_0x7f4b9cc871c8;
L_0x563ecadc1450 .functor MUXZ 10, L_0x7f4b9cc87210, v0x563ecada21f0_0, L_0x563ecadc1360, C4<>;
L_0x563ecadc1590 .functor MUXZ 10, L_0x563ecadc1450, L_0x563ecadc18e0, L_0x563ecadc1270, C4<>;
L_0x563ecadc16d0 .functor MUXZ 10, L_0x563ecadc1590, L_0x563ecadb0f80, L_0x563ecadc1140, C4<>;
S_0x563ecada3d20 .scope module, "mux_b" "mux2" 7 24, 5 62 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x563ecada3eb0 .param/l "WIDTH" 0 5 62, +C4<00000000000000000000000000010000>;
v0x563ecada4010_0 .net "d0", 15 0, v0x563ecad9fb20_0;  alias, 1 drivers
v0x563ecada4120_0 .net "d1", 15 0, L_0x563ecadc2ec0;  alias, 1 drivers
v0x563ecada41e0_0 .net "s", 0 0, v0x563ecadad190_0;  alias, 1 drivers
v0x563ecada42b0_0 .net "y", 15 0, L_0x563ecadc2a90;  alias, 1 drivers
L_0x563ecadc2a90 .functor MUXZ 16, v0x563ecad9fb20_0, L_0x563ecadc2ec0, v0x563ecadad190_0, C4<>;
S_0x563ecada4430 .scope module, "mux_inm" "mux2" 7 25, 5 62 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x563ecada4610 .param/l "WIDTH" 0 5 62, +C4<00000000000000000000000000010000>;
v0x563ecada46e0_0 .net "d0", 15 0, L_0x563ecadc1e20;  alias, 1 drivers
v0x563ecada47f0_0 .net "d1", 15 0, L_0x563ecadc2cf0;  1 drivers
v0x563ecada48b0_0 .net "s", 0 0, v0x563ecadacfc0_0;  alias, 1 drivers
v0x563ecada49b0_0 .net "y", 15 0, L_0x563ecadc2bc0;  alias, 1 drivers
L_0x563ecadc2bc0 .functor MUXZ 16, L_0x563ecadc1e20, L_0x563ecadc2cf0, v0x563ecadacfc0_0, C4<>;
S_0x563ecada4af0 .scope module, "mux_pila" "mux2" 7 29, 5 62 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x563ecada2610 .param/l "WIDTH" 0 5 62, +C4<00000000000000000000000000001010>;
v0x563ecada4de0_0 .net "d0", 9 0, L_0x563ecadc16d0;  alias, 1 drivers
v0x563ecada4ef0_0 .net "d1", 9 0, L_0x563ecadc3320;  alias, 1 drivers
v0x563ecada4fb0_0 .net "s", 0 0, v0x563ecadad340_0;  alias, 1 drivers
v0x563ecada5080_0 .net "y", 9 0, L_0x563ecadc33c0;  alias, 1 drivers
L_0x563ecadc33c0 .functor MUXZ 10, L_0x563ecadc16d0, L_0x563ecadc3320, v0x563ecadad340_0, C4<>;
S_0x563ecada5210 .scope module, "pc" "registro" 7 19, 5 38 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x563ecada53f0 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x563ecada54c0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada5580_0 .net "d", 9 0, L_0x563ecadc33c0;  alias, 1 drivers
v0x563ecada5670_0 .var "q", 9 0;
v0x563ecada5770_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
S_0x563ecada5880 .scope module, "stack" "pila" 7 28, 11 1 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "s_intr";
    .port_info 5 /INPUT 10 "dato";
    .port_info 6 /OUTPUT 10 "data_out";
v0x563ecada5a50_0 .net *"_ivl_0", 9 0, L_0x563ecadc2fc0;  1 drivers
L_0x7f4b9cc87498 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563ecada5b50_0 .net/2u *"_ivl_2", 9 0, L_0x7f4b9cc87498;  1 drivers
v0x563ecada5c30_0 .net *"_ivl_4", 9 0, L_0x563ecadc3170;  1 drivers
v0x563ecada5cf0_0 .net *"_ivl_6", 9 0, L_0x563ecadc3280;  1 drivers
v0x563ecada5dd0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada5ec0_0 .net "data_out", 9 0, L_0x563ecadc3320;  alias, 1 drivers
v0x563ecada5f80_0 .net "dato", 9 0, v0x563ecada5670_0;  alias, 1 drivers
v0x563ecada6070_0 .net "pop", 0 0, v0x563ecadacb90_0;  alias, 1 drivers
v0x563ecada6130_0 .net "push", 0 0, v0x563ecadaccd0_0;  alias, 1 drivers
v0x563ecada6280_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
v0x563ecada6320_0 .net "s_intr", 0 0, v0x563ecadad0f0_0;  alias, 1 drivers
v0x563ecada63e0_0 .var "sp", 15 0;
v0x563ecada64c0 .array "stackmem", 15 0, 9 0;
L_0x563ecadc2fc0 .array/port v0x563ecada64c0, v0x563ecada63e0_0;
L_0x563ecadc3170 .arith/sub 10, L_0x563ecadc2fc0, L_0x7f4b9cc87498;
L_0x563ecadc3280 .array/port v0x563ecada64c0, v0x563ecada63e0_0;
L_0x563ecadc3320 .functor MUXZ 10, L_0x563ecadc3280, L_0x563ecadc3170, v0x563ecadad0f0_0, C4<>;
S_0x563ecada66a0 .scope module, "sumador" "sum" 7 20, 5 30 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x563ecada68a0_0 .net "a", 9 0, v0x563ecada5670_0;  alias, 1 drivers
L_0x7f4b9cc870f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563ecada6980_0 .net "b", 9 0, L_0x7f4b9cc870f0;  1 drivers
v0x563ecada6a60_0 .net "y", 9 0, L_0x563ecadb0f80;  alias, 1 drivers
L_0x563ecadb0f80 .arith/sum 10, v0x563ecada5670_0, L_0x7f4b9cc870f0;
S_0x563ecada6b90 .scope module, "transc1" "transceiver" 7 27, 5 95 0, S_0x563ecad9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x563ecadc2ec0 .functor BUFZ 16, RS_0x7f4b9ccd0438, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f4b9ccd1de8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x563ecada6e10_0 name=_ivl_0
v0x563ecada6ef0_0 .net8 "bidir", 15 0, RS_0x7f4b9ccd0438;  alias, 2 drivers
v0x563ecada6fe0_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada70b0_0 .net "in", 15 0, L_0x563ecadc24a0;  alias, 1 drivers
v0x563ecada71a0_0 .net "oe", 0 0, v0x563ecadad430_0;  alias, 1 drivers
v0x563ecada7290_0 .net "out", 15 0, L_0x563ecadc2ec0;  alias, 1 drivers
v0x563ecada7350_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
L_0x563ecadc2d90 .functor MUXZ 16, o0x7f4b9ccd1de8, L_0x563ecadc24a0, v0x563ecadad430_0, C4<>;
S_0x563ecada9140 .scope module, "gestor_intr" "intr_manager" 6 13, 12 19 0, S_0x563ecad9ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "interrupt_in";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "min_bit_a";
    .port_info 6 /OUTPUT 8 "min_bit_s";
    .port_info 7 /OUTPUT 8 "interrupt_out";
L_0x563ecadb0bf0 .functor BUFZ 8, L_0x563ecadb0870, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563ecadab820_0 .net "call_intr", 7 0, v0x563ecadacdc0_0;  alias, 1 drivers
v0x563ecadab900_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecadab9a0_0 .net "data_a", 7 0, L_0x563ecadb0870;  1 drivers
v0x563ecadabac0_0 .net "data_s", 7 0, L_0x563ecadb0410;  1 drivers
v0x563ecadabbb0_0 .net "interrupt_in", 7 0, v0x563ecadaf3e0_0;  alias, 1 drivers
v0x563ecadabcc0_0 .net "interrupt_out", 7 0, L_0x563ecadb0bf0;  alias, 1 drivers
v0x563ecadabdb0_0 .net "intr_a", 7 0, v0x563ecada98d0_0;  1 drivers
v0x563ecadabec0_0 .net "intr_s", 7 0, v0x563ecadab610_0;  1 drivers
v0x563ecadabfd0_0 .net "min_bit_a", 7 0, L_0x563ecadb0a60;  alias, 1 drivers
v0x563ecadac090_0 .net "min_bit_s", 7 0, L_0x563ecadb0600;  alias, 1 drivers
v0x563ecadac130_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
v0x563ecadac1d0_0 .net "s_return_intr", 7 0, v0x563ecadad280_0;  alias, 1 drivers
S_0x563ecada9460 .scope module, "atencion" "registro" 12 28, 5 38 0, S_0x563ecada9140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x563ecada9640 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x563ecad9f250_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecada97f0_0 .net "d", 7 0, L_0x563ecadb0870;  alias, 1 drivers
v0x563ecada98d0_0 .var "q", 7 0;
v0x563ecada99c0_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
S_0x563ecada9c20 .scope module, "gestor_a" "manager_a" 12 26, 12 11 0, S_0x563ecada9140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "intr_a";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /OUTPUT 8 "min_bit_a";
    .port_info 4 /OUTPUT 8 "data_a";
L_0x563ecadb0790 .functor NOT 8, v0x563ecadad280_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563ecadb0800 .functor AND 8, L_0x563ecadb0790, v0x563ecada98d0_0, C4<11111111>, C4<11111111>;
L_0x563ecadb0870 .functor OR 8, L_0x563ecadb0800, v0x563ecadacdc0_0, C4<00000000>, C4<00000000>;
L_0x563ecadb0a60 .functor AND 8, L_0x563ecadb09c0, v0x563ecada98d0_0, C4<11111111>, C4<11111111>;
v0x563ecada9e20_0 .net *"_ivl_0", 7 0, L_0x563ecadb0790;  1 drivers
v0x563ecada9f00_0 .net *"_ivl_2", 7 0, L_0x563ecadb0800;  1 drivers
L_0x7f4b9cc87060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563ecada9fe0_0 .net *"_ivl_6", 7 0, L_0x7f4b9cc87060;  1 drivers
v0x563ecadaa0d0_0 .net *"_ivl_9", 7 0, L_0x563ecadb09c0;  1 drivers
v0x563ecadaa1b0_0 .net "call_intr", 7 0, v0x563ecadacdc0_0;  alias, 1 drivers
v0x563ecadaa2e0_0 .net "data_a", 7 0, L_0x563ecadb0870;  alias, 1 drivers
v0x563ecadaa3a0_0 .net "intr_a", 7 0, v0x563ecada98d0_0;  alias, 1 drivers
v0x563ecadaa470_0 .net "min_bit_a", 7 0, L_0x563ecadb0a60;  alias, 1 drivers
v0x563ecadaa530_0 .net "s_return_intr", 7 0, v0x563ecadad280_0;  alias, 1 drivers
L_0x563ecadb09c0 .arith/sub 8, L_0x7f4b9cc87060, v0x563ecada98d0_0;
S_0x563ecadaa6e0 .scope module, "gestor_s" "manager_s" 12 25, 12 2 0, S_0x563ecada9140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "intr_in";
    .port_info 1 /INPUT 8 "intr_s";
    .port_info 2 /INPUT 8 "s_return_intr";
    .port_info 3 /OUTPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "data_s";
L_0x563ecadb02c0 .functor NOT 8, v0x563ecadad280_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563ecadb0330 .functor AND 8, L_0x563ecadb02c0, v0x563ecadab610_0, C4<11111111>, C4<11111111>;
L_0x563ecadb0410 .functor OR 8, L_0x563ecadb0330, v0x563ecadaf3e0_0, C4<00000000>, C4<00000000>;
L_0x563ecadb0600 .functor AND 8, L_0x563ecadb0560, L_0x563ecadb0410, C4<11111111>, C4<11111111>;
v0x563ecadaa8a0_0 .net *"_ivl_0", 7 0, L_0x563ecadb02c0;  1 drivers
v0x563ecadaa980_0 .net *"_ivl_2", 7 0, L_0x563ecadb0330;  1 drivers
L_0x7f4b9cc87018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563ecadaaa60_0 .net *"_ivl_6", 7 0, L_0x7f4b9cc87018;  1 drivers
v0x563ecadaab50_0 .net *"_ivl_9", 7 0, L_0x563ecadb0560;  1 drivers
v0x563ecadaac30_0 .net "data_s", 7 0, L_0x563ecadb0410;  alias, 1 drivers
v0x563ecadaad60_0 .net "intr_in", 7 0, v0x563ecadaf3e0_0;  alias, 1 drivers
v0x563ecadaae40_0 .net "intr_s", 7 0, v0x563ecadab610_0;  alias, 1 drivers
v0x563ecadaaf20_0 .net "min_bit_s", 7 0, L_0x563ecadb0600;  alias, 1 drivers
v0x563ecadab000_0 .net "s_return_intr", 7 0, v0x563ecadad280_0;  alias, 1 drivers
L_0x563ecadb0560 .arith/sub 8, L_0x7f4b9cc87018, L_0x563ecadb0410;
S_0x563ecadab170 .scope module, "request" "registro" 12 27, 5 38 0, S_0x563ecada9140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x563ecadab300 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001000>;
v0x563ecadab460_0 .net "clk", 0 0, v0x563ecadafbd0_0;  alias, 1 drivers
v0x563ecadab520_0 .net "d", 7 0, L_0x563ecadb0410;  alias, 1 drivers
v0x563ecadab610_0 .var "q", 7 0;
v0x563ecadab710_0 .net "reset", 0 0, v0x563ecadb0010_0;  alias, 1 drivers
S_0x563ecadac3c0 .scope module, "uni_control" "uc" 6 15, 13 1 0, S_0x563ecad9ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /INPUT 8 "min_bit_a";
    .port_info 3 /INPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "s_return_intr";
    .port_info 5 /OUTPUT 8 "s_call_intr";
    .port_info 6 /OUTPUT 1 "s_mux_datos";
    .port_info 7 /OUTPUT 1 "s_inm";
    .port_info 8 /OUTPUT 1 "we3";
    .port_info 9 /OUTPUT 1 "wez";
    .port_info 10 /OUTPUT 1 "s_stack_mux";
    .port_info 11 /OUTPUT 1 "transceiver_oe";
    .port_info 12 /OUTPUT 1 "push";
    .port_info 13 /OUTPUT 1 "pop";
    .port_info 14 /OUTPUT 1 "s_intr";
    .port_info 15 /OUTPUT 2 "s_inc";
    .port_info 16 /OUTPUT 3 "op_alu";
v0x563ecadac7a0_0 .net "min_bit_a", 7 0, L_0x563ecadb0a60;  alias, 1 drivers
v0x563ecadac8d0_0 .net "min_bit_s", 7 0, L_0x563ecadb0600;  alias, 1 drivers
v0x563ecadac9e0_0 .var "op_alu", 2 0;
v0x563ecadacad0_0 .net "opcode", 5 0, L_0x563ecadc36a0;  alias, 1 drivers
v0x563ecadacb90_0 .var "pop", 0 0;
v0x563ecadaccd0_0 .var "push", 0 0;
v0x563ecadacdc0_0 .var "s_call_intr", 7 0;
v0x563ecadaceb0_0 .var "s_inc", 1 0;
v0x563ecadacfc0_0 .var "s_inm", 0 0;
v0x563ecadad0f0_0 .var "s_intr", 0 0;
v0x563ecadad190_0 .var "s_mux_datos", 0 0;
v0x563ecadad280_0 .var "s_return_intr", 7 0;
v0x563ecadad340_0 .var "s_stack_mux", 0 0;
v0x563ecadad430_0 .var "transceiver_oe", 0 0;
v0x563ecadad520_0 .var "we3", 0 0;
v0x563ecadad610_0 .var "wez", 0 0;
v0x563ecadad700_0 .net "z", 0 0, v0x563ecada1d90_0;  alias, 1 drivers
E_0x563ecada5a10 .event edge, v0x563ecadaa470_0, v0x563ecada7f60_0;
    .scope S_0x563ecadab170;
T_0 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecadab710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563ecadab610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563ecadab520_0;
    %assign/vec4 v0x563ecadab610_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563ecada9460;
T_1 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecada99c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563ecada98d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563ecada97f0_0;
    %assign/vec4 v0x563ecada98d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563ecada1f30;
T_2 ;
    %wait E_0x563ecada2170;
    %load/vec4 v0x563ecada22f0_0;
    %dup/vec4;
    %pushi/vec4 255, 254, 8;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 254, 252, 8;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 252, 248, 8;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 248, 240, 8;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %dup/vec4;
    %pushi/vec4 240, 224, 8;
    %cmp/x;
    %jmp/1 T_2.4, 4;
    %dup/vec4;
    %pushi/vec4 224, 192, 8;
    %cmp/x;
    %jmp/1 T_2.5, 4;
    %dup/vec4;
    %pushi/vec4 192, 128, 8;
    %cmp/x;
    %jmp/1 T_2.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 860, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 880, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 900, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 920, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 940, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 960, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 980, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1000, 0, 10;
    %store/vec4 v0x563ecada21f0_0, 0, 10;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563ecada2430;
T_3 ;
    %vpi_call 10 11 "$readmemb", "progfile.mem", v0x563ecada2b20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x563ecada5210;
T_4 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecada5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563ecada5670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563ecada5580_0;
    %assign/vec4 v0x563ecada5670_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563ecad9ffb0;
T_5 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x563ecada1500 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x563ecad9ffb0;
T_6 ;
    %wait E_0x563ecad8c820;
    %load/vec4 v0x563ecada1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x563ecada1680_0;
    %load/vec4 v0x563ecada15a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ecada1500, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563ecad9f4b0;
T_7 ;
    %wait E_0x563ecad8c7e0;
    %load/vec4 v0x563ecad9fa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x563ecad9f870_0;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x563ecad9f870_0;
    %inv;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x563ecad9f870_0;
    %load/vec4 v0x563ecad9f950_0;
    %add;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x563ecad9fc50_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x563ecad9f950_0;
    %load/vec4 v0x563ecad9f870_0;
    %sub;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %load/vec4 v0x563ecad9f870_0;
    %load/vec4 v0x563ecad9f950_0;
    %sub;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x563ecad9f870_0;
    %load/vec4 v0x563ecad9f950_0;
    %and;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x563ecad9f870_0;
    %load/vec4 v0x563ecad9f950_0;
    %or;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x563ecad9f870_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x563ecad9f950_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x563ecad9fb20_0, 0, 16;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563ecada1920;
T_8 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecada1e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ecada1d90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563ecada1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563ecada1c90_0;
    %assign/vec4 v0x563ecada1d90_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563ecada5880;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563ecada63e0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x563ecada5880;
T_10 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecada6280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563ecada63e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563ecada6130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x563ecada63e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x563ecada63e0_0, 0;
    %load/vec4 v0x563ecada5f80_0;
    %addi 1, 0, 10;
    %load/vec4 v0x563ecada63e0_0;
    %pad/u 17;
    %addi 1, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ecada64c0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x563ecada6070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x563ecada63e0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x563ecada63e0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563ecadac3c0;
T_11 ;
    %wait E_0x563ecada5a10;
    %load/vec4 v0x563ecadac8d0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563ecadac7a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x563ecadac8d0_0;
    %load/vec4 v0x563ecadac7a0_0;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %load/vec4 v0x563ecadac8d0_0;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563ecadacad0_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_11.8, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_11.9, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_11.10, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_11.11, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_11.12, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_11.13, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_11.14, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_11.15, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_11.16, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_11.17, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_11.18, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/x;
    %jmp/1 T_11.19, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/x;
    %jmp/1 T_11.20, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/x;
    %jmp/1 T_11.21, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/x;
    %jmp/1 T_11.22, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/x;
    %jmp/1 T_11.23, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.14 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.17 ;
    %load/vec4 v0x563ecadad700_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.18 ;
    %load/vec4 v0x563ecadad700_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.29, 8;
T_11.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.29, 8;
 ; End of false expr.
    %blend;
T_11.29;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %load/vec4 v0x563ecadac7a0_0;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.22 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.23 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563ecadaceb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563ecadac9e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadaccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadacb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadad430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadad280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadacdc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadad0f0_0, 0, 1;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563ecad9d9b0;
T_12 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecad9de20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563ecad9dd60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563ecad6ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x563ecad9dc90_0;
    %assign/vec4 v0x563ecad9dd60_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563ecad58230;
T_13 ;
    %wait E_0x563ecacd27f0;
    %load/vec4 v0x563ecad84ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563ecad84df0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x563ecad5e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x563ecad6a950_0;
    %assign/vec4 v0x563ecad84df0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563ecad5d730;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563ecad9e690_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x563ecad5d730;
T_15 ;
    %wait E_0x563ecacd27b0;
    %load/vec4 v0x563ecad9e770_0;
    %dup/vec4;
    %pushi/vec4 65535, 0, 16;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 65534, 0, 16;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %load/vec4 v0x563ecad9e770_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563ecad9e850_0, 4, 16;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563ecad9e850_0, 4, 2;
    %load/vec4 v0x563ecad9e9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 8, 8, 5;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %store/vec4 v0x563ecad9ebf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e430_0, 0, 1;
    %pushi/vec4 0, 32767, 16;
    %store/vec4 v0x563ecad9e690_0, 0, 16;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x563ecad9e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x563ecad9ebf0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecad9e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e340_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x563ecad9ebf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e340_0, 0, 1;
    %load/vec4 v0x563ecad9eb30_0;
    %pad/u 16;
    %store/vec4 v0x563ecad9e690_0, 0, 16;
T_15.7 ;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x563ecad9e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x563ecad9ebf0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecad9e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e430_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 31, 15, 5;
    %store/vec4 v0x563ecad9ebf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecad9e340_0, 0, 1;
    %load/vec4 v0x563ecad9e930_0;
    %pad/u 16;
    %store/vec4 v0x563ecad9e690_0, 0, 16;
T_15.9 ;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x563ecad6b3b0;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadaf3e0_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x563ecad6b3b0;
T_17 ;
    %wait E_0x563ecacd2540;
    %load/vec4 v0x563ecadaeef0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563ecadaf3e0_0, 0, 8;
    %jmp T_17.5;
T_17.0 ;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x563ecadaf3e0_0;
    %or;
    %store/vec4 v0x563ecadaf3e0_0, 0, 8;
    %jmp T_17.5;
T_17.1 ;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x563ecadaf3e0_0;
    %or;
    %store/vec4 v0x563ecadaf3e0_0, 0, 8;
    %jmp T_17.5;
T_17.2 ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x563ecadaf3e0_0;
    %or;
    %store/vec4 v0x563ecadaf3e0_0, 0, 8;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 8, 0, 8;
    %load/vec4 v0x563ecadaf3e0_0;
    %or;
    %store/vec4 v0x563ecadaf3e0_0, 0, 8;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x563ecad5d960;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadafbd0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadafbd0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563ecad5d960;
T_19 ;
    %vpi_call 2 33 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563ecadafe70_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x563ecadafe70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_19.1, 5;
    %vpi_call 2 37 "$dumpvars", 16'b0000000000000000, &A<v0x563ecada1500, v0x563ecadafe70_0 > {0 0 0};
    %vpi_call 2 38 "$dumpvars", 10'b0000000000, &A<v0x563ecada64c0, v0x563ecadafe70_0 > {0 0 0};
    %load/vec4 v0x563ecadafe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563ecadafe70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ecadb0010_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x563ecadafb30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ecadb0010_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x563ecadafb30_0, 0, 4;
    %delay 6000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x563ecadafb30_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x563ecadafb30_0, 0, 4;
    %delay 6000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x563ecadafb30_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_0x563ecad5d960;
T_20 ;
    %delay 5400000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563ecadafe70_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x563ecadafe70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v0x563ecadafe70_0;
    %load/vec4a v0x563ecada1500, 4;
    %ix/getv/s 4, v0x563ecadafe70_0;
    %store/vec4a v0x563ecadaff50, 4, 0;
    %load/vec4 v0x563ecadafe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563ecadafe70_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563ecadafe70_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x563ecadafe70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.3, 5;
    %vpi_call 2 67 "$write", "R%d = %d\012", v0x563ecadafe70_0, &A<v0x563ecadaff50, v0x563ecadafe70_0 > {0 0 0};
    %load/vec4 v0x563ecadafe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563ecadafe70_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "dataloger.v";
    "io_manager.v";
    "componentes.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "regfile_intr.v";
    "memprog.v";
    "pila.v";
    "intr_management.v";
    "uc.v";
