--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: main_timer_map.vhd
-- /___/   /\     Timestamp: Tue Nov 21 12:51:40 2023
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf main_timer.pcf -rpw 100 -tpw 0 -ar Structure -tm main_timer -w -dir netgen/map -ofmt vhdl -sim main_timer_map.ncd main_timer_map.vhd 
-- Device	: 3s500efg320-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: main_timer_map.ncd
-- Output file	: /home/ise/Documents/timer_catur/netgen/map/main_timer_map.vhd
-- # of Entities	: 1
-- Design Name	: main_timer
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity main_timer is
  port (
    clk : in STD_LOGIC := 'X'; 
    LCD_E : out STD_LOGIC; 
    Start : in STD_LOGIC := 'X'; 
    PushWhite : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    PushBlack : in STD_LOGIC := 'X'; 
    LCD_RS : out STD_LOGIC; 
    LCD_RW : out STD_LOGIC; 
    SF_CE0 : out STD_LOGIC; 
    SF_D : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    LED : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end main_timer;

architecture Structure of main_timer is
  signal NlwRenamedSig_IO_Start : STD_LOGIC; 
  signal NlwRenamedSig_IO_PushWhite : STD_LOGIC; 
  signal NlwRenamedSig_IO_reset : STD_LOGIC; 
  signal NlwRenamedSig_IO_PushBlack : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_Q : STD_LOGIC; 
  signal black2_sec_not0001 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal reset_IBUF_6019 : STD_LOGIC; 
  signal Mcount_timer_black_cy_1_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_3_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_5_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_7_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_9_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_11_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_13_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_15_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_17_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_19_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_21_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_23_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_25_Q : STD_LOGIC; 
  signal Mcount_timer_black_cy_27_Q : STD_LOGIC; 
  signal white1_min_cmp_le0000 : STD_LOGIC; 
  signal white1_min_cmp_le0001 : STD_LOGIC; 
  signal Mcount_white1_min_cy_1_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_3_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_5_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_7_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_9_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_11_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_13_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_15_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_17_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_19_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_21_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_23_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_25_Q : STD_LOGIC; 
  signal Mcount_white1_min_cy_27_Q : STD_LOGIC; 
  signal Result_0_9 : STD_LOGIC; 
  signal Result_1_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_1_Q : STD_LOGIC; 
  signal Result_2_9 : STD_LOGIC; 
  signal Result_3_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_3_Q : STD_LOGIC; 
  signal Result_4_9 : STD_LOGIC; 
  signal Result_5_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_5_Q : STD_LOGIC; 
  signal Result_6_9 : STD_LOGIC; 
  signal Result_7_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_7_Q : STD_LOGIC; 
  signal Result_8_9 : STD_LOGIC; 
  signal Result_9_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_9_Q : STD_LOGIC; 
  signal Result_10_9 : STD_LOGIC; 
  signal Result_11_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_11_Q : STD_LOGIC; 
  signal Result_12_9 : STD_LOGIC; 
  signal Result_13_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_13_Q : STD_LOGIC; 
  signal Result_14_9 : STD_LOGIC; 
  signal Result_15_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_15_Q : STD_LOGIC; 
  signal Result_16_9 : STD_LOGIC; 
  signal Result_17_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_17_Q : STD_LOGIC; 
  signal Result_18_9 : STD_LOGIC; 
  signal Result_19_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_19_Q : STD_LOGIC; 
  signal Result_20_9 : STD_LOGIC; 
  signal Result_21_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_21_Q : STD_LOGIC; 
  signal Result_22_9 : STD_LOGIC; 
  signal Result_23_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_23_Q : STD_LOGIC; 
  signal Result_24_9 : STD_LOGIC; 
  signal Result_25_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_25_Q : STD_LOGIC; 
  signal Result_26_9 : STD_LOGIC; 
  signal Result_27_9 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_27_Q : STD_LOGIC; 
  signal Result_28_9 : STD_LOGIC; 
  signal Result_29_9 : STD_LOGIC; 
  signal Result_30_9 : STD_LOGIC; 
  signal Result_31_9 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000 : STD_LOGIC; 
  signal Result_0_5 : STD_LOGIC; 
  signal Result_1_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_1_Q : STD_LOGIC; 
  signal Result_2_5 : STD_LOGIC; 
  signal Result_3_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_3_Q : STD_LOGIC; 
  signal Result_4_5 : STD_LOGIC; 
  signal Result_5_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_5_Q : STD_LOGIC; 
  signal Result_6_5 : STD_LOGIC; 
  signal Result_7_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_7_Q : STD_LOGIC; 
  signal Result_8_5 : STD_LOGIC; 
  signal Result_9_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_9_Q : STD_LOGIC; 
  signal Result_10_5 : STD_LOGIC; 
  signal Result_11_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_11_Q : STD_LOGIC; 
  signal Result_12_5 : STD_LOGIC; 
  signal Result_13_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_13_Q : STD_LOGIC; 
  signal Result_14_5 : STD_LOGIC; 
  signal Result_15_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_15_Q : STD_LOGIC; 
  signal Result_16_5 : STD_LOGIC; 
  signal Result_17_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_17_Q : STD_LOGIC; 
  signal Result_18_5 : STD_LOGIC; 
  signal Result_19_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_19_Q : STD_LOGIC; 
  signal Result_20_5 : STD_LOGIC; 
  signal Result_21_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_21_Q : STD_LOGIC; 
  signal Result_22_5 : STD_LOGIC; 
  signal Result_23_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_23_Q : STD_LOGIC; 
  signal Result_24_5 : STD_LOGIC; 
  signal Result_25_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_25_Q : STD_LOGIC; 
  signal Result_26_5 : STD_LOGIC; 
  signal Result_27_5 : STD_LOGIC; 
  signal Mcount_white2_min_cy_27_Q : STD_LOGIC; 
  signal Result_28_5 : STD_LOGIC; 
  signal Result_29_5 : STD_LOGIC; 
  signal Result_30_5 : STD_LOGIC; 
  signal Result_31_5 : STD_LOGIC; 
  signal white2_min_cmp_eq0000 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000 : STD_LOGIC; 
  signal Result_0_10 : STD_LOGIC; 
  signal Result_1_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_1_Q : STD_LOGIC; 
  signal Result_2_10 : STD_LOGIC; 
  signal Result_3_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_3_Q : STD_LOGIC; 
  signal Result_4_10 : STD_LOGIC; 
  signal Result_5_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_5_Q : STD_LOGIC; 
  signal Result_6_10 : STD_LOGIC; 
  signal Result_7_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_7_Q : STD_LOGIC; 
  signal Result_8_10 : STD_LOGIC; 
  signal Result_9_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_9_Q : STD_LOGIC; 
  signal Result_10_10 : STD_LOGIC; 
  signal Result_11_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_11_Q : STD_LOGIC; 
  signal Result_12_10 : STD_LOGIC; 
  signal Result_13_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_13_Q : STD_LOGIC; 
  signal Result_14_10 : STD_LOGIC; 
  signal Result_15_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_15_Q : STD_LOGIC; 
  signal Result_16_10 : STD_LOGIC; 
  signal Result_17_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_17_Q : STD_LOGIC; 
  signal Result_18_10 : STD_LOGIC; 
  signal Result_19_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_19_Q : STD_LOGIC; 
  signal Result_20_10 : STD_LOGIC; 
  signal Result_21_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_21_Q : STD_LOGIC; 
  signal Result_22_10 : STD_LOGIC; 
  signal Result_23_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_23_Q : STD_LOGIC; 
  signal Result_24_10 : STD_LOGIC; 
  signal Result_25_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_25_Q : STD_LOGIC; 
  signal Result_26_10 : STD_LOGIC; 
  signal Result_27_10 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_27_Q : STD_LOGIC; 
  signal Result_28_10 : STD_LOGIC; 
  signal Result_29_10 : STD_LOGIC; 
  signal Result_30_10 : STD_LOGIC; 
  signal Result_31_10 : STD_LOGIC; 
  signal i3_or0000 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal cur_state_cmp_eq0001 : STD_LOGIC; 
  signal timer_white_not0001 : STD_LOGIC; 
  signal Mcount_timer_white_cy_1_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_3_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_5_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_7_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_9_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_11_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_13_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_15_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_17_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_19_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_21_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_23_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_25_Q : STD_LOGIC; 
  signal Mcount_timer_white_cy_27_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_1_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_3_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_5_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_7_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_9_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_11_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_13_Q : STD_LOGIC; 
  signal Madd_i_share0000_cy_15_Q : STD_LOGIC; 
  signal Result_0_2 : STD_LOGIC; 
  signal Result_1_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_1_Q : STD_LOGIC; 
  signal Result_2_2 : STD_LOGIC; 
  signal Result_3_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_3_Q : STD_LOGIC; 
  signal Result_4_2 : STD_LOGIC; 
  signal Result_5_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_5_Q : STD_LOGIC; 
  signal Result_6_2 : STD_LOGIC; 
  signal Result_7_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_7_Q : STD_LOGIC; 
  signal Result_8_2 : STD_LOGIC; 
  signal Result_9_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_9_Q : STD_LOGIC; 
  signal Result_10_2 : STD_LOGIC; 
  signal Result_11_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_11_Q : STD_LOGIC; 
  signal Result_12_2 : STD_LOGIC; 
  signal Result_13_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_13_Q : STD_LOGIC; 
  signal Result_14_2 : STD_LOGIC; 
  signal Result_15_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_15_Q : STD_LOGIC; 
  signal Result_16_2 : STD_LOGIC; 
  signal Result_17_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_17_Q : STD_LOGIC; 
  signal Result_18_2 : STD_LOGIC; 
  signal Result_19_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_19_Q : STD_LOGIC; 
  signal Result_20_2 : STD_LOGIC; 
  signal Result_21_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_21_Q : STD_LOGIC; 
  signal Result_22_2 : STD_LOGIC; 
  signal Result_23_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_23_Q : STD_LOGIC; 
  signal Result_24_2 : STD_LOGIC; 
  signal Result_25_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_25_Q : STD_LOGIC; 
  signal Result_26_2 : STD_LOGIC; 
  signal Result_27_2 : STD_LOGIC; 
  signal Mcount_black1_min_cy_27_Q : STD_LOGIC; 
  signal Result_28_2 : STD_LOGIC; 
  signal Result_29_2 : STD_LOGIC; 
  signal Result_30_2 : STD_LOGIC; 
  signal Result_31_2 : STD_LOGIC; 
  signal Result_0_3 : STD_LOGIC; 
  signal Result_1_3 : STD_LOGIC; 
  signal Mcount_count_cy_1_Q : STD_LOGIC; 
  signal Result_2_3 : STD_LOGIC; 
  signal Result_3_3 : STD_LOGIC; 
  signal Mcount_count_cy_3_Q : STD_LOGIC; 
  signal Result_4_3 : STD_LOGIC; 
  signal Result_5_3 : STD_LOGIC; 
  signal Mcount_count_cy_5_Q : STD_LOGIC; 
  signal Result_6_3 : STD_LOGIC; 
  signal Result_7_3 : STD_LOGIC; 
  signal Mcount_count_cy_7_Q : STD_LOGIC; 
  signal Result_8_3 : STD_LOGIC; 
  signal Result_9_3 : STD_LOGIC; 
  signal Mcount_count_cy_9_Q : STD_LOGIC; 
  signal Result_10_3 : STD_LOGIC; 
  signal Result_11_3 : STD_LOGIC; 
  signal Mcount_count_cy_11_Q : STD_LOGIC; 
  signal Result_12_3 : STD_LOGIC; 
  signal Result_13_3 : STD_LOGIC; 
  signal Mcount_count_cy_13_Q : STD_LOGIC; 
  signal Result_14_3 : STD_LOGIC; 
  signal Result_15_3 : STD_LOGIC; 
  signal Mcount_count_cy_15_Q : STD_LOGIC; 
  signal Result_16_3 : STD_LOGIC; 
  signal Result_17_3 : STD_LOGIC; 
  signal Mcount_count_cy_17_Q : STD_LOGIC; 
  signal Result_18_3 : STD_LOGIC; 
  signal Result_19_3 : STD_LOGIC; 
  signal Mcount_count_cy_19_Q : STD_LOGIC; 
  signal Result_20_3 : STD_LOGIC; 
  signal Result_21_3 : STD_LOGIC; 
  signal Mcount_count_cy_21_Q : STD_LOGIC; 
  signal Result_22_3 : STD_LOGIC; 
  signal Result_23_3 : STD_LOGIC; 
  signal Mcount_count_cy_23_Q : STD_LOGIC; 
  signal Result_24_3 : STD_LOGIC; 
  signal Result_25_3 : STD_LOGIC; 
  signal Mcount_count_cy_25_Q : STD_LOGIC; 
  signal Result_26_3 : STD_LOGIC; 
  signal Result_27_3 : STD_LOGIC; 
  signal Mcount_count_cy_27_Q : STD_LOGIC; 
  signal Result_28_3 : STD_LOGIC; 
  signal Result_29_3 : STD_LOGIC; 
  signal Result_30_3 : STD_LOGIC; 
  signal Result_31_3 : STD_LOGIC; 
  signal cur_state_FSM_FFd11_6708 : STD_LOGIC; 
  signal cur_state_FSM_FFd14_6709 : STD_LOGIC; 
  signal cur_state_FSM_FFd13_6710 : STD_LOGIC; 
  signal cur_state_FSM_FFd12_6711 : STD_LOGIC; 
  signal cur_state_FSM_FFd10_6712 : STD_LOGIC; 
  signal cur_state_FSM_FFd15_6713 : STD_LOGIC; 
  signal cur_state_FSM_FFd9_6714 : STD_LOGIC; 
  signal cur_state_FSM_FFd6_6716 : STD_LOGIC; 
  signal cur_state_FSM_FFd8_6717 : STD_LOGIC; 
  signal cur_state_FSM_FFd19_6718 : STD_LOGIC; 
  signal cur_state_FSM_FFd7_6719 : STD_LOGIC; 
  signal cur_state_FSM_FFd5_6720 : STD_LOGIC; 
  signal cur_state_FSM_FFd4_6721 : STD_LOGIC; 
  signal cur_state_FSM_FFd20_6722 : STD_LOGIC; 
  signal cur_state_FSM_FFd3_6723 : STD_LOGIC; 
  signal cur_state_FSM_FFd1_6725 : STD_LOGIC; 
  signal cur_state_FSM_FFd22_6726 : STD_LOGIC; 
  signal cur_state_FSM_FFd16_6727 : STD_LOGIC; 
  signal cur_state_FSM_FFd21_6728 : STD_LOGIC; 
  signal cur_state_FSM_FFd2_6729 : STD_LOGIC; 
  signal cur_state_FSM_FFd17_6730 : STD_LOGIC; 
  signal tx_init_0 : STD_LOGIC; 
  signal Result_0_7 : STD_LOGIC; 
  signal Result_1_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_1_Q : STD_LOGIC; 
  signal Result_2_7 : STD_LOGIC; 
  signal Result_3_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_3_Q : STD_LOGIC; 
  signal Result_4_7 : STD_LOGIC; 
  signal Result_5_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_5_Q : STD_LOGIC; 
  signal Result_6_7 : STD_LOGIC; 
  signal Result_7_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_7_Q : STD_LOGIC; 
  signal Result_8_7 : STD_LOGIC; 
  signal Result_9_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_9_Q : STD_LOGIC; 
  signal Result_10_7 : STD_LOGIC; 
  signal Result_11_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_11_Q : STD_LOGIC; 
  signal Result_12_7 : STD_LOGIC; 
  signal Result_13_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_13_Q : STD_LOGIC; 
  signal Result_14_7 : STD_LOGIC; 
  signal Result_15_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_15_Q : STD_LOGIC; 
  signal Result_16_7 : STD_LOGIC; 
  signal Result_17_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_17_Q : STD_LOGIC; 
  signal Result_18_7 : STD_LOGIC; 
  signal Result_19_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_19_Q : STD_LOGIC; 
  signal Result_20_7 : STD_LOGIC; 
  signal Result_21_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_21_Q : STD_LOGIC; 
  signal Result_22_7 : STD_LOGIC; 
  signal Result_23_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_23_Q : STD_LOGIC; 
  signal Result_24_7 : STD_LOGIC; 
  signal Result_25_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_25_Q : STD_LOGIC; 
  signal Result_26_7 : STD_LOGIC; 
  signal Result_27_7 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_27_Q : STD_LOGIC; 
  signal Result_28_7 : STD_LOGIC; 
  signal Result_29_7 : STD_LOGIC; 
  signal Result_30_7 : STD_LOGIC; 
  signal Result_31_7 : STD_LOGIC; 
  signal Result_0_8 : STD_LOGIC; 
  signal Result_1_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_1_Q : STD_LOGIC; 
  signal Result_2_8 : STD_LOGIC; 
  signal Result_3_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_3_Q : STD_LOGIC; 
  signal Result_4_8 : STD_LOGIC; 
  signal Result_5_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_5_Q : STD_LOGIC; 
  signal Result_6_8 : STD_LOGIC; 
  signal Result_7_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_7_Q : STD_LOGIC; 
  signal Result_8_8 : STD_LOGIC; 
  signal Result_9_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_9_Q : STD_LOGIC; 
  signal Result_10_8 : STD_LOGIC; 
  signal Result_11_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_11_Q : STD_LOGIC; 
  signal Result_12_8 : STD_LOGIC; 
  signal Result_13_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_13_Q : STD_LOGIC; 
  signal Result_14_8 : STD_LOGIC; 
  signal Result_15_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_15_Q : STD_LOGIC; 
  signal Result_16_8 : STD_LOGIC; 
  signal Result_17_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_17_Q : STD_LOGIC; 
  signal Result_18_8 : STD_LOGIC; 
  signal Result_19_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_19_Q : STD_LOGIC; 
  signal Result_20_8 : STD_LOGIC; 
  signal Result_21_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_21_Q : STD_LOGIC; 
  signal Result_22_8 : STD_LOGIC; 
  signal Result_23_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_23_Q : STD_LOGIC; 
  signal Result_24_8 : STD_LOGIC; 
  signal Result_25_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_25_Q : STD_LOGIC; 
  signal Result_26_8 : STD_LOGIC; 
  signal Result_27_8 : STD_LOGIC; 
  signal Mcount_black2_min_cy_27_Q : STD_LOGIC; 
  signal Result_28_8 : STD_LOGIC; 
  signal Result_29_8 : STD_LOGIC; 
  signal Result_30_8 : STD_LOGIC; 
  signal Result_31_8 : STD_LOGIC; 
  signal black1_min_cmp_eq0000 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000 : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_1_Q : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_3_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_3_Q : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal Result_5_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_5_Q : STD_LOGIC; 
  signal Result_6_1 : STD_LOGIC; 
  signal Result_7_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_7_Q : STD_LOGIC; 
  signal Result_8_1 : STD_LOGIC; 
  signal Result_9_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_9_Q : STD_LOGIC; 
  signal Result_10_1 : STD_LOGIC; 
  signal Result_11_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_11_Q : STD_LOGIC; 
  signal Result_12_1 : STD_LOGIC; 
  signal Result_13_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_13_Q : STD_LOGIC; 
  signal Result_14_1 : STD_LOGIC; 
  signal Result_15_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_15_Q : STD_LOGIC; 
  signal Result_16_1 : STD_LOGIC; 
  signal Result_17_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_17_Q : STD_LOGIC; 
  signal Result_18_1 : STD_LOGIC; 
  signal Result_19_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_19_Q : STD_LOGIC; 
  signal Result_20_1 : STD_LOGIC; 
  signal Result_21_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_21_Q : STD_LOGIC; 
  signal Result_22_1 : STD_LOGIC; 
  signal Result_23_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_23_Q : STD_LOGIC; 
  signal Result_24_1 : STD_LOGIC; 
  signal Result_25_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_25_Q : STD_LOGIC; 
  signal Result_26_1 : STD_LOGIC; 
  signal Result_27_1 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_27_Q : STD_LOGIC; 
  signal Result_28_1 : STD_LOGIC; 
  signal Result_29_1 : STD_LOGIC; 
  signal Result_30_1 : STD_LOGIC; 
  signal Result_31_1 : STD_LOGIC; 
  signal white1_min_cmp_eq0000 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000 : STD_LOGIC; 
  signal black2_min_cmp_eq0000 : STD_LOGIC; 
  signal Start_IBUF_6990 : STD_LOGIC; 
  signal LED_0_OBUF_0 : STD_LOGIC; 
  signal LED_1_OBUF_0 : STD_LOGIC; 
  signal LED_2_OBUF_0 : STD_LOGIC; 
  signal LED_3_OBUF_0 : STD_LOGIC; 
  signal LED_4_OBUF_0 : STD_LOGIC; 
  signal LED_5_OBUF_0 : STD_LOGIC; 
  signal LED_6_OBUF_0 : STD_LOGIC; 
  signal LED_7_OBUF_0 : STD_LOGIC; 
  signal PushBlack_IBUF_7000 : STD_LOGIC; 
  signal PushWhite_IBUF_7001 : STD_LOGIC; 
  signal init_state_FSM_FFd8_7002 : STD_LOGIC; 
  signal init_state_FSM_FFd11_7003 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal LCD_E1_7005 : STD_LOGIC; 
  signal init_state_FSM_FFd10_7006 : STD_LOGIC; 
  signal init_state_FSM_FFd1_7007 : STD_LOGIC; 
  signal i_or0000 : STD_LOGIC; 
  signal init_state_FSM_FFd7_7009 : STD_LOGIC; 
  signal init_state_FSM_FFd9_7010 : STD_LOGIC; 
  signal init_state_FSM_FFd3_7011 : STD_LOGIC; 
  signal init_state_FSM_FFd5_7012 : STD_LOGIC; 
  signal tx_byte_3_32_O : STD_LOGIC; 
  signal tx_byte_3_37_0 : STD_LOGIC; 
  signal tx_byte_3_38_0 : STD_LOGIC; 
  signal tx_byte_3_4_0 : STD_LOGIC; 
  signal tx_byte_3_9_0 : STD_LOGIC; 
  signal tx_byte_3_25_O : STD_LOGIC; 
  signal N87_0 : STD_LOGIC; 
  signal tx_byte_4_37_0 : STD_LOGIC; 
  signal tx_byte_4_42_O : STD_LOGIC; 
  signal tx_byte_4_43_0 : STD_LOGIC; 
  signal tx_byte_4_9_O : STD_LOGIC; 
  signal tx_byte_4_14_0 : STD_LOGIC; 
  signal tx_byte_5_37_0 : STD_LOGIC; 
  signal tx_byte_5_42_O : STD_LOGIC; 
  signal tx_byte_5_43_0 : STD_LOGIC; 
  signal tx_byte_6_33_0 : STD_LOGIC; 
  signal tx_byte_6_38_O : STD_LOGIC; 
  signal tx_byte_6_39_0 : STD_LOGIC; 
  signal tx_byte_7_37_0 : STD_LOGIC; 
  signal tx_byte_7_42_O : STD_LOGIC; 
  signal tx_byte_7_43_0 : STD_LOGIC; 
  signal tx_state_FSM_FFd2_7034 : STD_LOGIC; 
  signal tx_state_FSM_FFd3_7035 : STD_LOGIC; 
  signal SF_D0_mux0000_4_SW0_O : STD_LOGIC; 
  signal N3_0 : STD_LOGIC; 
  signal N5_0 : STD_LOGIC; 
  signal i2_or0001_0 : STD_LOGIC; 
  signal tx_state_cmp_eq0001_7041 : STD_LOGIC; 
  signal tx_state_FSM_FFd1_7042 : STD_LOGIC; 
  signal cur_state_cmp_eq0000_0 : STD_LOGIC; 
  signal N46_0 : STD_LOGIC; 
  signal N74_0 : STD_LOGIC; 
  signal N44_0 : STD_LOGIC; 
  signal i2_mux0002_0_110_0 : STD_LOGIC; 
  signal tx_state_FSM_FFd4_7048 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N76_0 : STD_LOGIC; 
  signal i2_mux0002_0_146_0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal i2_mux0002_0_111_0 : STD_LOGIC; 
  signal i2_mux0002_0_116_0 : STD_LOGIC; 
  signal cur_state_cmp_eq000019_O : STD_LOGIC; 
  signal cur_state_cmp_eq000011_0 : STD_LOGIC; 
  signal cur_state_cmp_eq000024_0 : STD_LOGIC; 
  signal init_state_cmp_eq00007_0 : STD_LOGIC; 
  signal init_state_cmp_eq000015_0 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N64_0 : STD_LOGIC; 
  signal N27_0 : STD_LOGIC; 
  signal init_state_cmp_eq0000_0 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N48_0 : STD_LOGIC; 
  signal init_state_cmp_eq0001 : STD_LOGIC; 
  signal N81_0 : STD_LOGIC; 
  signal init_state_cmp_eq000117_0 : STD_LOGIC; 
  signal N6_0 : STD_LOGIC; 
  signal i_mux0001_0_110_0 : STD_LOGIC; 
  signal init_state_cmp_eq0002_SW1_O : STD_LOGIC; 
  signal i_mux0001_0_121_0 : STD_LOGIC; 
  signal init_state_FSM_FFd6_7074 : STD_LOGIC; 
  signal init_state_cmp_eq0003_0 : STD_LOGIC; 
  signal i_mux0001_0_136_0 : STD_LOGIC; 
  signal init_state_cmp_eq0004_7077 : STD_LOGIC; 
  signal N66_0 : STD_LOGIC; 
  signal N58_0 : STD_LOGIC; 
  signal i_mux0001_0_145_0 : STD_LOGIC; 
  signal init_state_cmp_eq0002_7081 : STD_LOGIC; 
  signal N62_0 : STD_LOGIC; 
  signal tx_state_cmp_eq0002 : STD_LOGIC; 
  signal tx_state_FSM_FFd6_7084 : STD_LOGIC; 
  signal tx_state_cmp_eq0000 : STD_LOGIC; 
  signal tx_state_FSM_FFd5_7086 : STD_LOGIC; 
  signal tx_state_FSM_FFd7_7087 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal whiteIsRunning_0_and0001 : STD_LOGIC; 
  signal whiteIsRunning_0_or0000 : STD_LOGIC; 
  signal whiteIsRunning_0_mux0000_0 : STD_LOGIC; 
  signal init_state_cmp_eq000311_SW1_O : STD_LOGIC; 
  signal N60_0 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal tx_byte_0_12_O : STD_LOGIC; 
  signal tx_byte_0_33_0 : STD_LOGIC; 
  signal tx_byte_0_38_0 : STD_LOGIC; 
  signal tx_byte_0_4_0 : STD_LOGIC; 
  signal N91_0 : STD_LOGIC; 
  signal tx_byte_1_17_O : STD_LOGIC; 
  signal tx_byte_1_3_0 : STD_LOGIC; 
  signal tx_byte_1_40_0 : STD_LOGIC; 
  signal tx_byte_1_45_0 : STD_LOGIC; 
  signal N85_0 : STD_LOGIC; 
  signal tx_byte_2_12_O : STD_LOGIC; 
  signal tx_byte_2_33_0 : STD_LOGIC; 
  signal tx_byte_2_38_0 : STD_LOGIC; 
  signal tx_byte_2_4_0 : STD_LOGIC; 
  signal N89_0 : STD_LOGIC; 
  signal N2_0 : STD_LOGIC; 
  signal white1_min_not0001_0 : STD_LOGIC; 
  signal white1_sec_not0001_0 : STD_LOGIC; 
  signal white2_min_not0001_0 : STD_LOGIC; 
  signal init_state_FSM_FFd2_7117 : STD_LOGIC; 
  signal init_state_FSM_FFd4_7118 : STD_LOGIC; 
  signal init_done_7120 : STD_LOGIC; 
  signal tx_byte_7_4_0 : STD_LOGIC; 
  signal cur_state_FSM_FFd18_7122 : STD_LOGIC; 
  signal count_not0003_0 : STD_LOGIC; 
  signal N72_0 : STD_LOGIC; 
  signal LCD_E0_7129 : STD_LOGIC; 
  signal black1_min_not0001_0 : STD_LOGIC; 
  signal black1_sec_not0001_0 : STD_LOGIC; 
  signal black2_min_not0001_0 : STD_LOGIC; 
  signal N70_0 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal tx_byte_6_4_0 : STD_LOGIC; 
  signal tx_byte_6_7_0 : STD_LOGIC; 
  signal tx_byte_5_4_0 : STD_LOGIC; 
  signal tx_byte_1_12_0 : STD_LOGIC; 
  signal tx_byte_5_9_0 : STD_LOGIC; 
  signal tx_byte_7_9_0 : STD_LOGIC; 
  signal tx_byte_5_14_0 : STD_LOGIC; 
  signal tx_byte_7_14_0 : STD_LOGIC; 
  signal tx_byte_6_12_0 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_1_CYINIT_7180 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_1_CYSELF_7174 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_1_BXINV_7172 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_1_CYMUXG_7171 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_0_Q : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7169 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_1_CYSELG_7163 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_CYSELF_7204 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_CYMUXFAST_7203 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_CYAND_7202 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_FASTCARRY_7201 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_CYMUXG2_7200 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_CYMUXF2_7199 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7198 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_3_CYSELG_7192 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_CYSELF_7234 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_CYMUXFAST_7233 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_CYAND_7232 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_FASTCARRY_7231 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_CYMUXG2_7230 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_CYMUXF2_7229 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7228 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_5_CYSELG_7222 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_CYSELF_7264 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_CYMUXFAST_7263 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_CYAND_7262 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_FASTCARRY_7261 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_CYMUXG2_7260 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_CYMUXF2_7259 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_LOGIC_ZERO_7258 : STD_LOGIC; 
  signal count_cmp_eq0000_wg_cy_7_CYSELG_7252 : STD_LOGIC; 
  signal timer_black_0_DXMUX_7321 : STD_LOGIC; 
  signal timer_black_0_XORF_7319 : STD_LOGIC; 
  signal timer_black_0_LOGIC_ZERO_7318 : STD_LOGIC; 
  signal timer_black_0_CYINIT_7317 : STD_LOGIC; 
  signal timer_black_0_CYSELF_7308 : STD_LOGIC; 
  signal timer_black_0_F : STD_LOGIC; 
  signal timer_black_0_BXINV_7306 : STD_LOGIC; 
  signal timer_black_0_DYMUX_7298 : STD_LOGIC; 
  signal timer_black_0_XORG_7296 : STD_LOGIC; 
  signal timer_black_0_CYMUXG_7295 : STD_LOGIC; 
  signal Mcount_timer_black_cy_0_Q : STD_LOGIC; 
  signal timer_black_0_LOGIC_ONE_7293 : STD_LOGIC; 
  signal timer_black_0_CYSELG_7284 : STD_LOGIC; 
  signal timer_black_0_SRINV_7282 : STD_LOGIC; 
  signal timer_black_0_CLKINV_7281 : STD_LOGIC; 
  signal timer_black_0_CEINV_7280 : STD_LOGIC; 
  signal timer_black_2_DXMUX_7380 : STD_LOGIC; 
  signal timer_black_2_XORF_7378 : STD_LOGIC; 
  signal timer_black_2_CYINIT_7377 : STD_LOGIC; 
  signal timer_black_2_DYMUX_7361 : STD_LOGIC; 
  signal timer_black_2_XORG_7359 : STD_LOGIC; 
  signal Mcount_timer_black_cy_2_Q : STD_LOGIC; 
  signal timer_black_2_CYSELF_7357 : STD_LOGIC; 
  signal timer_black_2_CYMUXFAST_7356 : STD_LOGIC; 
  signal timer_black_2_CYAND_7355 : STD_LOGIC; 
  signal timer_black_2_FASTCARRY_7354 : STD_LOGIC; 
  signal timer_black_2_CYMUXG2_7353 : STD_LOGIC; 
  signal timer_black_2_CYMUXF2_7352 : STD_LOGIC; 
  signal timer_black_2_LOGIC_ONE_7351 : STD_LOGIC; 
  signal timer_black_2_CYSELG_7342 : STD_LOGIC; 
  signal timer_black_2_SRINV_7340 : STD_LOGIC; 
  signal timer_black_2_CLKINV_7339 : STD_LOGIC; 
  signal timer_black_2_CEINV_7338 : STD_LOGIC; 
  signal timer_black_4_DXMUX_7440 : STD_LOGIC; 
  signal timer_black_4_XORF_7438 : STD_LOGIC; 
  signal timer_black_4_CYINIT_7437 : STD_LOGIC; 
  signal timer_black_4_DYMUX_7420 : STD_LOGIC; 
  signal timer_black_4_XORG_7418 : STD_LOGIC; 
  signal Mcount_timer_black_cy_4_Q : STD_LOGIC; 
  signal timer_black_4_CYSELF_7416 : STD_LOGIC; 
  signal timer_black_4_CYMUXFAST_7415 : STD_LOGIC; 
  signal timer_black_4_CYAND_7414 : STD_LOGIC; 
  signal timer_black_4_FASTCARRY_7413 : STD_LOGIC; 
  signal timer_black_4_CYMUXG2_7412 : STD_LOGIC; 
  signal timer_black_4_CYMUXF2_7411 : STD_LOGIC; 
  signal timer_black_4_LOGIC_ONE_7410 : STD_LOGIC; 
  signal timer_black_4_CYSELG_7401 : STD_LOGIC; 
  signal timer_black_4_SRINV_7399 : STD_LOGIC; 
  signal timer_black_4_CLKINV_7398 : STD_LOGIC; 
  signal timer_black_4_CEINV_7397 : STD_LOGIC; 
  signal timer_black_6_DXMUX_7499 : STD_LOGIC; 
  signal timer_black_6_XORF_7497 : STD_LOGIC; 
  signal timer_black_6_CYINIT_7496 : STD_LOGIC; 
  signal timer_black_6_DYMUX_7479 : STD_LOGIC; 
  signal timer_black_6_XORG_7477 : STD_LOGIC; 
  signal Mcount_timer_black_cy_6_Q : STD_LOGIC; 
  signal timer_black_6_CYSELF_7475 : STD_LOGIC; 
  signal timer_black_6_CYMUXFAST_7474 : STD_LOGIC; 
  signal timer_black_6_CYAND_7473 : STD_LOGIC; 
  signal timer_black_6_FASTCARRY_7472 : STD_LOGIC; 
  signal timer_black_6_CYMUXG2_7471 : STD_LOGIC; 
  signal timer_black_6_CYMUXF2_7470 : STD_LOGIC; 
  signal timer_black_6_LOGIC_ONE_7469 : STD_LOGIC; 
  signal timer_black_6_CYSELG_7460 : STD_LOGIC; 
  signal timer_black_6_SRINV_7458 : STD_LOGIC; 
  signal timer_black_6_CLKINV_7457 : STD_LOGIC; 
  signal timer_black_6_CEINV_7456 : STD_LOGIC; 
  signal timer_black_8_DXMUX_7557 : STD_LOGIC; 
  signal timer_black_8_XORF_7555 : STD_LOGIC; 
  signal timer_black_8_CYINIT_7554 : STD_LOGIC; 
  signal timer_black_8_DYMUX_7538 : STD_LOGIC; 
  signal timer_black_8_XORG_7536 : STD_LOGIC; 
  signal Mcount_timer_black_cy_8_Q : STD_LOGIC; 
  signal timer_black_8_CYSELF_7534 : STD_LOGIC; 
  signal timer_black_8_CYMUXFAST_7533 : STD_LOGIC; 
  signal timer_black_8_CYAND_7532 : STD_LOGIC; 
  signal timer_black_8_FASTCARRY_7531 : STD_LOGIC; 
  signal timer_black_8_CYMUXG2_7530 : STD_LOGIC; 
  signal timer_black_8_CYMUXF2_7529 : STD_LOGIC; 
  signal timer_black_8_LOGIC_ONE_7528 : STD_LOGIC; 
  signal timer_black_8_CYSELG_7519 : STD_LOGIC; 
  signal timer_black_8_SRINV_7517 : STD_LOGIC; 
  signal timer_black_8_CLKINV_7516 : STD_LOGIC; 
  signal timer_black_8_CEINV_7515 : STD_LOGIC; 
  signal timer_black_10_DXMUX_7617 : STD_LOGIC; 
  signal timer_black_10_XORF_7615 : STD_LOGIC; 
  signal timer_black_10_CYINIT_7614 : STD_LOGIC; 
  signal timer_black_10_DYMUX_7597 : STD_LOGIC; 
  signal timer_black_10_XORG_7595 : STD_LOGIC; 
  signal Mcount_timer_black_cy_10_Q : STD_LOGIC; 
  signal timer_black_10_CYSELF_7593 : STD_LOGIC; 
  signal timer_black_10_CYMUXFAST_7592 : STD_LOGIC; 
  signal timer_black_10_CYAND_7591 : STD_LOGIC; 
  signal timer_black_10_FASTCARRY_7590 : STD_LOGIC; 
  signal timer_black_10_CYMUXG2_7589 : STD_LOGIC; 
  signal timer_black_10_CYMUXF2_7588 : STD_LOGIC; 
  signal timer_black_10_LOGIC_ONE_7587 : STD_LOGIC; 
  signal timer_black_10_CYSELG_7578 : STD_LOGIC; 
  signal timer_black_10_SRINV_7576 : STD_LOGIC; 
  signal timer_black_10_CLKINV_7575 : STD_LOGIC; 
  signal timer_black_10_CEINV_7574 : STD_LOGIC; 
  signal timer_black_12_DXMUX_7677 : STD_LOGIC; 
  signal timer_black_12_XORF_7675 : STD_LOGIC; 
  signal timer_black_12_CYINIT_7674 : STD_LOGIC; 
  signal timer_black_12_DYMUX_7657 : STD_LOGIC; 
  signal timer_black_12_XORG_7655 : STD_LOGIC; 
  signal Mcount_timer_black_cy_12_Q : STD_LOGIC; 
  signal timer_black_12_CYSELF_7653 : STD_LOGIC; 
  signal timer_black_12_CYMUXFAST_7652 : STD_LOGIC; 
  signal timer_black_12_CYAND_7651 : STD_LOGIC; 
  signal timer_black_12_FASTCARRY_7650 : STD_LOGIC; 
  signal timer_black_12_CYMUXG2_7649 : STD_LOGIC; 
  signal timer_black_12_CYMUXF2_7648 : STD_LOGIC; 
  signal timer_black_12_LOGIC_ONE_7647 : STD_LOGIC; 
  signal timer_black_12_CYSELG_7638 : STD_LOGIC; 
  signal timer_black_12_SRINV_7636 : STD_LOGIC; 
  signal timer_black_12_CLKINV_7635 : STD_LOGIC; 
  signal timer_black_12_CEINV_7634 : STD_LOGIC; 
  signal timer_black_14_DXMUX_7737 : STD_LOGIC; 
  signal timer_black_14_XORF_7735 : STD_LOGIC; 
  signal timer_black_14_CYINIT_7734 : STD_LOGIC; 
  signal timer_black_14_DYMUX_7717 : STD_LOGIC; 
  signal timer_black_14_XORG_7715 : STD_LOGIC; 
  signal Mcount_timer_black_cy_14_Q : STD_LOGIC; 
  signal timer_black_14_CYSELF_7713 : STD_LOGIC; 
  signal timer_black_14_CYMUXFAST_7712 : STD_LOGIC; 
  signal timer_black_14_CYAND_7711 : STD_LOGIC; 
  signal timer_black_14_FASTCARRY_7710 : STD_LOGIC; 
  signal timer_black_14_CYMUXG2_7709 : STD_LOGIC; 
  signal timer_black_14_CYMUXF2_7708 : STD_LOGIC; 
  signal timer_black_14_LOGIC_ONE_7707 : STD_LOGIC; 
  signal timer_black_14_CYSELG_7698 : STD_LOGIC; 
  signal timer_black_14_SRINV_7696 : STD_LOGIC; 
  signal timer_black_14_CLKINV_7695 : STD_LOGIC; 
  signal timer_black_14_CEINV_7694 : STD_LOGIC; 
  signal timer_black_16_DXMUX_7797 : STD_LOGIC; 
  signal timer_black_16_XORF_7795 : STD_LOGIC; 
  signal timer_black_16_CYINIT_7794 : STD_LOGIC; 
  signal timer_black_16_DYMUX_7777 : STD_LOGIC; 
  signal timer_black_16_XORG_7775 : STD_LOGIC; 
  signal Mcount_timer_black_cy_16_Q : STD_LOGIC; 
  signal timer_black_16_CYSELF_7773 : STD_LOGIC; 
  signal timer_black_16_CYMUXFAST_7772 : STD_LOGIC; 
  signal timer_black_16_CYAND_7771 : STD_LOGIC; 
  signal timer_black_16_FASTCARRY_7770 : STD_LOGIC; 
  signal timer_black_16_CYMUXG2_7769 : STD_LOGIC; 
  signal timer_black_16_CYMUXF2_7768 : STD_LOGIC; 
  signal timer_black_16_LOGIC_ONE_7767 : STD_LOGIC; 
  signal timer_black_16_CYSELG_7758 : STD_LOGIC; 
  signal timer_black_16_SRINV_7756 : STD_LOGIC; 
  signal timer_black_16_CLKINV_7755 : STD_LOGIC; 
  signal timer_black_16_CEINV_7754 : STD_LOGIC; 
  signal timer_black_18_DXMUX_7857 : STD_LOGIC; 
  signal timer_black_18_XORF_7855 : STD_LOGIC; 
  signal timer_black_18_CYINIT_7854 : STD_LOGIC; 
  signal timer_black_18_DYMUX_7837 : STD_LOGIC; 
  signal timer_black_18_XORG_7835 : STD_LOGIC; 
  signal Mcount_timer_black_cy_18_Q : STD_LOGIC; 
  signal timer_black_18_CYSELF_7833 : STD_LOGIC; 
  signal timer_black_18_CYMUXFAST_7832 : STD_LOGIC; 
  signal timer_black_18_CYAND_7831 : STD_LOGIC; 
  signal timer_black_18_FASTCARRY_7830 : STD_LOGIC; 
  signal timer_black_18_CYMUXG2_7829 : STD_LOGIC; 
  signal timer_black_18_CYMUXF2_7828 : STD_LOGIC; 
  signal timer_black_18_LOGIC_ONE_7827 : STD_LOGIC; 
  signal timer_black_18_CYSELG_7818 : STD_LOGIC; 
  signal timer_black_18_SRINV_7816 : STD_LOGIC; 
  signal timer_black_18_CLKINV_7815 : STD_LOGIC; 
  signal timer_black_18_CEINV_7814 : STD_LOGIC; 
  signal timer_black_20_DXMUX_7917 : STD_LOGIC; 
  signal timer_black_20_XORF_7915 : STD_LOGIC; 
  signal timer_black_20_CYINIT_7914 : STD_LOGIC; 
  signal timer_black_20_DYMUX_7897 : STD_LOGIC; 
  signal timer_black_20_XORG_7895 : STD_LOGIC; 
  signal Mcount_timer_black_cy_20_Q : STD_LOGIC; 
  signal timer_black_20_CYSELF_7893 : STD_LOGIC; 
  signal timer_black_20_CYMUXFAST_7892 : STD_LOGIC; 
  signal timer_black_20_CYAND_7891 : STD_LOGIC; 
  signal timer_black_20_FASTCARRY_7890 : STD_LOGIC; 
  signal timer_black_20_CYMUXG2_7889 : STD_LOGIC; 
  signal timer_black_20_CYMUXF2_7888 : STD_LOGIC; 
  signal timer_black_20_LOGIC_ONE_7887 : STD_LOGIC; 
  signal timer_black_20_CYSELG_7878 : STD_LOGIC; 
  signal timer_black_20_SRINV_7876 : STD_LOGIC; 
  signal timer_black_20_CLKINV_7875 : STD_LOGIC; 
  signal timer_black_20_CEINV_7874 : STD_LOGIC; 
  signal timer_black_22_DXMUX_7977 : STD_LOGIC; 
  signal timer_black_22_XORF_7975 : STD_LOGIC; 
  signal timer_black_22_CYINIT_7974 : STD_LOGIC; 
  signal timer_black_22_DYMUX_7957 : STD_LOGIC; 
  signal timer_black_22_XORG_7955 : STD_LOGIC; 
  signal Mcount_timer_black_cy_22_Q : STD_LOGIC; 
  signal timer_black_22_CYSELF_7953 : STD_LOGIC; 
  signal timer_black_22_CYMUXFAST_7952 : STD_LOGIC; 
  signal timer_black_22_CYAND_7951 : STD_LOGIC; 
  signal timer_black_22_FASTCARRY_7950 : STD_LOGIC; 
  signal timer_black_22_CYMUXG2_7949 : STD_LOGIC; 
  signal timer_black_22_CYMUXF2_7948 : STD_LOGIC; 
  signal timer_black_22_LOGIC_ONE_7947 : STD_LOGIC; 
  signal timer_black_22_CYSELG_7938 : STD_LOGIC; 
  signal timer_black_22_SRINV_7936 : STD_LOGIC; 
  signal timer_black_22_CLKINV_7935 : STD_LOGIC; 
  signal timer_black_22_CEINV_7934 : STD_LOGIC; 
  signal timer_black_24_DXMUX_8037 : STD_LOGIC; 
  signal timer_black_24_XORF_8035 : STD_LOGIC; 
  signal timer_black_24_CYINIT_8034 : STD_LOGIC; 
  signal timer_black_24_DYMUX_8017 : STD_LOGIC; 
  signal timer_black_24_XORG_8015 : STD_LOGIC; 
  signal Mcount_timer_black_cy_24_Q : STD_LOGIC; 
  signal timer_black_24_CYSELF_8013 : STD_LOGIC; 
  signal timer_black_24_CYMUXFAST_8012 : STD_LOGIC; 
  signal timer_black_24_CYAND_8011 : STD_LOGIC; 
  signal timer_black_24_FASTCARRY_8010 : STD_LOGIC; 
  signal timer_black_24_CYMUXG2_8009 : STD_LOGIC; 
  signal timer_black_24_CYMUXF2_8008 : STD_LOGIC; 
  signal timer_black_24_LOGIC_ONE_8007 : STD_LOGIC; 
  signal timer_black_24_CYSELG_7998 : STD_LOGIC; 
  signal timer_black_24_SRINV_7996 : STD_LOGIC; 
  signal timer_black_24_CLKINV_7995 : STD_LOGIC; 
  signal timer_black_24_CEINV_7994 : STD_LOGIC; 
  signal timer_black_26_DXMUX_8097 : STD_LOGIC; 
  signal timer_black_26_XORF_8095 : STD_LOGIC; 
  signal timer_black_26_CYINIT_8094 : STD_LOGIC; 
  signal timer_black_26_DYMUX_8077 : STD_LOGIC; 
  signal timer_black_26_XORG_8075 : STD_LOGIC; 
  signal Mcount_timer_black_cy_26_Q : STD_LOGIC; 
  signal timer_black_26_CYSELF_8073 : STD_LOGIC; 
  signal timer_black_26_CYMUXFAST_8072 : STD_LOGIC; 
  signal timer_black_26_CYAND_8071 : STD_LOGIC; 
  signal timer_black_26_FASTCARRY_8070 : STD_LOGIC; 
  signal timer_black_26_CYMUXG2_8069 : STD_LOGIC; 
  signal timer_black_26_CYMUXF2_8068 : STD_LOGIC; 
  signal timer_black_26_LOGIC_ONE_8067 : STD_LOGIC; 
  signal timer_black_26_CYSELG_8058 : STD_LOGIC; 
  signal timer_black_26_SRINV_8056 : STD_LOGIC; 
  signal timer_black_26_CLKINV_8055 : STD_LOGIC; 
  signal timer_black_26_CEINV_8054 : STD_LOGIC; 
  signal timer_black_28_DXMUX_8157 : STD_LOGIC; 
  signal timer_black_28_XORF_8155 : STD_LOGIC; 
  signal timer_black_28_CYINIT_8154 : STD_LOGIC; 
  signal timer_black_28_DYMUX_8137 : STD_LOGIC; 
  signal timer_black_28_XORG_8135 : STD_LOGIC; 
  signal Mcount_timer_black_cy_28_Q : STD_LOGIC; 
  signal timer_black_28_CYSELF_8133 : STD_LOGIC; 
  signal timer_black_28_CYMUXFAST_8132 : STD_LOGIC; 
  signal timer_black_28_CYAND_8131 : STD_LOGIC; 
  signal timer_black_28_FASTCARRY_8130 : STD_LOGIC; 
  signal timer_black_28_CYMUXG2_8129 : STD_LOGIC; 
  signal timer_black_28_CYMUXF2_8128 : STD_LOGIC; 
  signal timer_black_28_LOGIC_ONE_8127 : STD_LOGIC; 
  signal timer_black_28_CYSELG_8118 : STD_LOGIC; 
  signal timer_black_28_SRINV_8116 : STD_LOGIC; 
  signal timer_black_28_CLKINV_8115 : STD_LOGIC; 
  signal timer_black_28_CEINV_8114 : STD_LOGIC; 
  signal timer_black_30_DXMUX_8210 : STD_LOGIC; 
  signal timer_black_30_XORF_8208 : STD_LOGIC; 
  signal timer_black_30_LOGIC_ONE_8207 : STD_LOGIC; 
  signal timer_black_30_CYINIT_8206 : STD_LOGIC; 
  signal timer_black_30_CYSELF_8197 : STD_LOGIC; 
  signal timer_black_30_DYMUX_8188 : STD_LOGIC; 
  signal timer_black_30_XORG_8186 : STD_LOGIC; 
  signal Mcount_timer_black_cy_30_Q : STD_LOGIC; 
  signal timer_black_30_SRINV_8175 : STD_LOGIC; 
  signal timer_black_30_CLKINV_8174 : STD_LOGIC; 
  signal timer_black_30_CEINV_8173 : STD_LOGIC; 
  signal i3_addsub0000_0_XORF_8252 : STD_LOGIC; 
  signal i3_addsub0000_0_LOGIC_ONE_8251 : STD_LOGIC; 
  signal i3_addsub0000_0_CYINIT_8250 : STD_LOGIC; 
  signal i3_addsub0000_0_CYSELF_8241 : STD_LOGIC; 
  signal i3_addsub0000_0_BXINV_8239 : STD_LOGIC; 
  signal i3_addsub0000_0_XORG_8237 : STD_LOGIC; 
  signal i3_addsub0000_0_CYMUXG_8236 : STD_LOGIC; 
  signal i3_addsub0000_0_LOGIC_ZERO_8234 : STD_LOGIC; 
  signal i3_addsub0000_0_CYSELG_8225 : STD_LOGIC; 
  signal i3_addsub0000_0_G : STD_LOGIC; 
  signal i3_addsub0000_2_XORF_8290 : STD_LOGIC; 
  signal i3_addsub0000_2_CYINIT_8289 : STD_LOGIC; 
  signal i3_addsub0000_2_F : STD_LOGIC; 
  signal i3_addsub0000_2_XORG_8278 : STD_LOGIC; 
  signal i3_addsub0000_2_CYSELF_8276 : STD_LOGIC; 
  signal i3_addsub0000_2_CYMUXFAST_8275 : STD_LOGIC; 
  signal i3_addsub0000_2_CYAND_8274 : STD_LOGIC; 
  signal i3_addsub0000_2_FASTCARRY_8273 : STD_LOGIC; 
  signal i3_addsub0000_2_CYMUXG2_8272 : STD_LOGIC; 
  signal i3_addsub0000_2_CYMUXF2_8271 : STD_LOGIC; 
  signal i3_addsub0000_2_LOGIC_ZERO_8270 : STD_LOGIC; 
  signal i3_addsub0000_2_CYSELG_8261 : STD_LOGIC; 
  signal i3_addsub0000_2_G : STD_LOGIC; 
  signal i3_addsub0000_4_XORF_8328 : STD_LOGIC; 
  signal i3_addsub0000_4_CYINIT_8327 : STD_LOGIC; 
  signal i3_addsub0000_4_F : STD_LOGIC; 
  signal i3_addsub0000_4_XORG_8316 : STD_LOGIC; 
  signal i3_addsub0000_4_CYSELF_8314 : STD_LOGIC; 
  signal i3_addsub0000_4_CYMUXFAST_8313 : STD_LOGIC; 
  signal i3_addsub0000_4_CYAND_8312 : STD_LOGIC; 
  signal i3_addsub0000_4_FASTCARRY_8311 : STD_LOGIC; 
  signal i3_addsub0000_4_CYMUXG2_8310 : STD_LOGIC; 
  signal i3_addsub0000_4_CYMUXF2_8309 : STD_LOGIC; 
  signal i3_addsub0000_4_LOGIC_ZERO_8308 : STD_LOGIC; 
  signal i3_addsub0000_4_CYSELG_8299 : STD_LOGIC; 
  signal i3_addsub0000_4_G : STD_LOGIC; 
  signal i3_addsub0000_6_XORF_8366 : STD_LOGIC; 
  signal i3_addsub0000_6_CYINIT_8365 : STD_LOGIC; 
  signal i3_addsub0000_6_F : STD_LOGIC; 
  signal i3_addsub0000_6_XORG_8354 : STD_LOGIC; 
  signal i3_addsub0000_6_CYSELF_8352 : STD_LOGIC; 
  signal i3_addsub0000_6_CYMUXFAST_8351 : STD_LOGIC; 
  signal i3_addsub0000_6_CYAND_8350 : STD_LOGIC; 
  signal i3_addsub0000_6_FASTCARRY_8349 : STD_LOGIC; 
  signal i3_addsub0000_6_CYMUXG2_8348 : STD_LOGIC; 
  signal i3_addsub0000_6_CYMUXF2_8347 : STD_LOGIC; 
  signal i3_addsub0000_6_LOGIC_ZERO_8346 : STD_LOGIC; 
  signal i3_addsub0000_6_CYSELG_8337 : STD_LOGIC; 
  signal i3_addsub0000_6_G : STD_LOGIC; 
  signal i3_addsub0000_8_XORF_8404 : STD_LOGIC; 
  signal i3_addsub0000_8_CYINIT_8403 : STD_LOGIC; 
  signal i3_addsub0000_8_F : STD_LOGIC; 
  signal i3_addsub0000_8_XORG_8392 : STD_LOGIC; 
  signal i3_addsub0000_8_CYSELF_8390 : STD_LOGIC; 
  signal i3_addsub0000_8_CYMUXFAST_8389 : STD_LOGIC; 
  signal i3_addsub0000_8_CYAND_8388 : STD_LOGIC; 
  signal i3_addsub0000_8_FASTCARRY_8387 : STD_LOGIC; 
  signal i3_addsub0000_8_CYMUXG2_8386 : STD_LOGIC; 
  signal i3_addsub0000_8_CYMUXF2_8385 : STD_LOGIC; 
  signal i3_addsub0000_8_LOGIC_ZERO_8384 : STD_LOGIC; 
  signal i3_addsub0000_8_CYSELG_8375 : STD_LOGIC; 
  signal i3_addsub0000_8_G : STD_LOGIC; 
  signal i3_addsub0000_10_XORF_8442 : STD_LOGIC; 
  signal i3_addsub0000_10_CYINIT_8441 : STD_LOGIC; 
  signal i3_addsub0000_10_F : STD_LOGIC; 
  signal i3_addsub0000_10_XORG_8430 : STD_LOGIC; 
  signal i3_addsub0000_10_CYSELF_8428 : STD_LOGIC; 
  signal i3_addsub0000_10_CYMUXFAST_8427 : STD_LOGIC; 
  signal i3_addsub0000_10_CYAND_8426 : STD_LOGIC; 
  signal i3_addsub0000_10_FASTCARRY_8425 : STD_LOGIC; 
  signal i3_addsub0000_10_CYMUXG2_8424 : STD_LOGIC; 
  signal i3_addsub0000_10_CYMUXF2_8423 : STD_LOGIC; 
  signal i3_addsub0000_10_LOGIC_ZERO_8422 : STD_LOGIC; 
  signal i3_addsub0000_10_CYSELG_8413 : STD_LOGIC; 
  signal i3_addsub0000_10_G : STD_LOGIC; 
  signal i3_addsub0000_12_XORF_8480 : STD_LOGIC; 
  signal i3_addsub0000_12_CYINIT_8479 : STD_LOGIC; 
  signal i3_addsub0000_12_F : STD_LOGIC; 
  signal i3_addsub0000_12_XORG_8468 : STD_LOGIC; 
  signal i3_addsub0000_12_CYSELF_8466 : STD_LOGIC; 
  signal i3_addsub0000_12_CYMUXFAST_8465 : STD_LOGIC; 
  signal i3_addsub0000_12_CYAND_8464 : STD_LOGIC; 
  signal i3_addsub0000_12_FASTCARRY_8463 : STD_LOGIC; 
  signal i3_addsub0000_12_CYMUXG2_8462 : STD_LOGIC; 
  signal i3_addsub0000_12_CYMUXF2_8461 : STD_LOGIC; 
  signal i3_addsub0000_12_LOGIC_ZERO_8460 : STD_LOGIC; 
  signal i3_addsub0000_12_CYSELG_8451 : STD_LOGIC; 
  signal i3_addsub0000_12_G : STD_LOGIC; 
  signal i3_addsub0000_14_XORF_8518 : STD_LOGIC; 
  signal i3_addsub0000_14_CYINIT_8517 : STD_LOGIC; 
  signal i3_addsub0000_14_F : STD_LOGIC; 
  signal i3_addsub0000_14_XORG_8506 : STD_LOGIC; 
  signal i3_addsub0000_14_CYSELF_8504 : STD_LOGIC; 
  signal i3_addsub0000_14_CYMUXFAST_8503 : STD_LOGIC; 
  signal i3_addsub0000_14_CYAND_8502 : STD_LOGIC; 
  signal i3_addsub0000_14_FASTCARRY_8501 : STD_LOGIC; 
  signal i3_addsub0000_14_CYMUXG2_8500 : STD_LOGIC; 
  signal i3_addsub0000_14_CYMUXF2_8499 : STD_LOGIC; 
  signal i3_addsub0000_14_LOGIC_ZERO_8498 : STD_LOGIC; 
  signal i3_addsub0000_14_CYSELG_8489 : STD_LOGIC; 
  signal i3_addsub0000_14_G : STD_LOGIC; 
  signal i3_addsub0000_16_XORF_8533 : STD_LOGIC; 
  signal i3_addsub0000_16_CYINIT_8532 : STD_LOGIC; 
  signal i3_16_rt_8530 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_1_CYINIT_8563 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_1_CYSELF_8557 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_1_BXINV_8555 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_1_CYMUXG_8554 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_1_LOGIC_ZERO_8552 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_1_CYSELG_8546 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_CYSELF_8587 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_CYMUXFAST_8586 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_CYAND_8585 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_FASTCARRY_8584 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_CYMUXG2_8583 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_CYMUXF2_8582 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_LOGIC_ZERO_8581 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_3_CYSELG_8575 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_CYSELF_8617 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_CYMUXFAST_8616 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_CYAND_8615 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_FASTCARRY_8614 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_CYMUXG2_8613 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_CYMUXF2_8612 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_LOGIC_ZERO_8611 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_5_CYSELG_8605 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_CYSELF_8647 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_CYMUXFAST_8646 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_CYAND_8645 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_FASTCARRY_8644 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_CYMUXG2_8643 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_CYMUXF2_8642 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_LOGIC_ZERO_8641 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0000_cy_7_CYSELG_8634 : STD_LOGIC; 
  signal white1_min_cmp_le0000_CYINIT_8668 : STD_LOGIC; 
  signal white1_min_cmp_le0000_CY0F_8667 : STD_LOGIC; 
  signal white1_min_cmp_le0000_CYSELF_8658 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_1_CYINIT_8697 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_1_CYSELF_8691 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_1_BXINV_8689 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_1_CYMUXG_8688 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_1_LOGIC_ZERO_8686 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_1_CYSELG_8680 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_CYSELF_8721 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_CYMUXFAST_8720 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_CYAND_8719 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_FASTCARRY_8718 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_CYMUXG2_8717 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_CYMUXF2_8716 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_LOGIC_ZERO_8715 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_3_CYSELG_8709 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_CYSELF_8751 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_CYMUXFAST_8750 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_CYAND_8749 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_FASTCARRY_8748 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_CYMUXG2_8747 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_CYMUXF2_8746 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_LOGIC_ZERO_8745 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_5_CYSELG_8739 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_CYSELF_8781 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_CYMUXFAST_8780 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_CYAND_8779 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_FASTCARRY_8778 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_CYMUXG2_8777 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_CYMUXF2_8776 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_LOGIC_ZERO_8775 : STD_LOGIC; 
  signal Mcompar_white1_min_cmp_le0001_cy_7_CYSELG_8768 : STD_LOGIC; 
  signal white1_min_cmp_le0001_CYINIT_8802 : STD_LOGIC; 
  signal white1_min_cmp_le0001_CY0F_8801 : STD_LOGIC; 
  signal white1_min_cmp_le0001_CYSELF_8792 : STD_LOGIC; 
  signal Result_0_XORF_8837 : STD_LOGIC; 
  signal Result_0_LOGIC_ZERO_8836 : STD_LOGIC; 
  signal Result_0_CYINIT_8835 : STD_LOGIC; 
  signal Result_0_CYSELF_8826 : STD_LOGIC; 
  signal Result_0_F : STD_LOGIC; 
  signal Result_0_BXINV_8824 : STD_LOGIC; 
  signal Result_0_XORG_8822 : STD_LOGIC; 
  signal Result_0_CYMUXG_8821 : STD_LOGIC; 
  signal Mcount_white1_min_cy_0_Q : STD_LOGIC; 
  signal Result_0_LOGIC_ONE_8819 : STD_LOGIC; 
  signal Result_0_CYSELG_8810 : STD_LOGIC; 
  signal Result_2_XORF_8875 : STD_LOGIC; 
  signal Result_2_CYINIT_8874 : STD_LOGIC; 
  signal Result_2_XORG_8863 : STD_LOGIC; 
  signal Mcount_white1_min_cy_2_Q : STD_LOGIC; 
  signal Result_2_CYSELF_8861 : STD_LOGIC; 
  signal Result_2_CYMUXFAST_8860 : STD_LOGIC; 
  signal Result_2_CYAND_8859 : STD_LOGIC; 
  signal Result_2_FASTCARRY_8858 : STD_LOGIC; 
  signal Result_2_CYMUXG2_8857 : STD_LOGIC; 
  signal Result_2_CYMUXF2_8856 : STD_LOGIC; 
  signal Result_2_LOGIC_ONE_8855 : STD_LOGIC; 
  signal Result_2_CYSELG_8846 : STD_LOGIC; 
  signal Result_4_XORF_8913 : STD_LOGIC; 
  signal Result_4_CYINIT_8912 : STD_LOGIC; 
  signal Result_4_XORG_8901 : STD_LOGIC; 
  signal Mcount_white1_min_cy_4_Q : STD_LOGIC; 
  signal Result_4_CYSELF_8899 : STD_LOGIC; 
  signal Result_4_CYMUXFAST_8898 : STD_LOGIC; 
  signal Result_4_CYAND_8897 : STD_LOGIC; 
  signal Result_4_FASTCARRY_8896 : STD_LOGIC; 
  signal Result_4_CYMUXG2_8895 : STD_LOGIC; 
  signal Result_4_CYMUXF2_8894 : STD_LOGIC; 
  signal Result_4_LOGIC_ONE_8893 : STD_LOGIC; 
  signal Result_4_CYSELG_8884 : STD_LOGIC; 
  signal Result_6_XORF_8951 : STD_LOGIC; 
  signal Result_6_CYINIT_8950 : STD_LOGIC; 
  signal Result_6_XORG_8939 : STD_LOGIC; 
  signal Mcount_white1_min_cy_6_Q : STD_LOGIC; 
  signal Result_6_CYSELF_8937 : STD_LOGIC; 
  signal Result_6_CYMUXFAST_8936 : STD_LOGIC; 
  signal Result_6_CYAND_8935 : STD_LOGIC; 
  signal Result_6_FASTCARRY_8934 : STD_LOGIC; 
  signal Result_6_CYMUXG2_8933 : STD_LOGIC; 
  signal Result_6_CYMUXF2_8932 : STD_LOGIC; 
  signal Result_6_LOGIC_ONE_8931 : STD_LOGIC; 
  signal Result_6_CYSELG_8922 : STD_LOGIC; 
  signal Result_8_XORF_8989 : STD_LOGIC; 
  signal Result_8_CYINIT_8988 : STD_LOGIC; 
  signal Result_8_XORG_8977 : STD_LOGIC; 
  signal Mcount_white1_min_cy_8_Q : STD_LOGIC; 
  signal Result_8_CYSELF_8975 : STD_LOGIC; 
  signal Result_8_CYMUXFAST_8974 : STD_LOGIC; 
  signal Result_8_CYAND_8973 : STD_LOGIC; 
  signal Result_8_FASTCARRY_8972 : STD_LOGIC; 
  signal Result_8_CYMUXG2_8971 : STD_LOGIC; 
  signal Result_8_CYMUXF2_8970 : STD_LOGIC; 
  signal Result_8_LOGIC_ONE_8969 : STD_LOGIC; 
  signal Result_8_CYSELG_8960 : STD_LOGIC; 
  signal Result_10_XORF_9027 : STD_LOGIC; 
  signal Result_10_CYINIT_9026 : STD_LOGIC; 
  signal Result_10_XORG_9015 : STD_LOGIC; 
  signal Mcount_white1_min_cy_10_Q : STD_LOGIC; 
  signal Result_10_CYSELF_9013 : STD_LOGIC; 
  signal Result_10_CYMUXFAST_9012 : STD_LOGIC; 
  signal Result_10_CYAND_9011 : STD_LOGIC; 
  signal Result_10_FASTCARRY_9010 : STD_LOGIC; 
  signal Result_10_CYMUXG2_9009 : STD_LOGIC; 
  signal Result_10_CYMUXF2_9008 : STD_LOGIC; 
  signal Result_10_LOGIC_ONE_9007 : STD_LOGIC; 
  signal Result_10_CYSELG_8998 : STD_LOGIC; 
  signal Result_12_XORF_9065 : STD_LOGIC; 
  signal Result_12_CYINIT_9064 : STD_LOGIC; 
  signal Result_12_XORG_9053 : STD_LOGIC; 
  signal Mcount_white1_min_cy_12_Q : STD_LOGIC; 
  signal Result_12_CYSELF_9051 : STD_LOGIC; 
  signal Result_12_CYMUXFAST_9050 : STD_LOGIC; 
  signal Result_12_CYAND_9049 : STD_LOGIC; 
  signal Result_12_FASTCARRY_9048 : STD_LOGIC; 
  signal Result_12_CYMUXG2_9047 : STD_LOGIC; 
  signal Result_12_CYMUXF2_9046 : STD_LOGIC; 
  signal Result_12_LOGIC_ONE_9045 : STD_LOGIC; 
  signal Result_12_CYSELG_9036 : STD_LOGIC; 
  signal Result_14_XORF_9103 : STD_LOGIC; 
  signal Result_14_CYINIT_9102 : STD_LOGIC; 
  signal Result_14_XORG_9091 : STD_LOGIC; 
  signal Mcount_white1_min_cy_14_Q : STD_LOGIC; 
  signal Result_14_CYSELF_9089 : STD_LOGIC; 
  signal Result_14_CYMUXFAST_9088 : STD_LOGIC; 
  signal Result_14_CYAND_9087 : STD_LOGIC; 
  signal Result_14_FASTCARRY_9086 : STD_LOGIC; 
  signal Result_14_CYMUXG2_9085 : STD_LOGIC; 
  signal Result_14_CYMUXF2_9084 : STD_LOGIC; 
  signal Result_14_LOGIC_ONE_9083 : STD_LOGIC; 
  signal Result_14_CYSELG_9074 : STD_LOGIC; 
  signal Result_16_XORF_9141 : STD_LOGIC; 
  signal Result_16_CYINIT_9140 : STD_LOGIC; 
  signal Result_16_XORG_9129 : STD_LOGIC; 
  signal Mcount_white1_min_cy_16_Q : STD_LOGIC; 
  signal Result_16_CYSELF_9127 : STD_LOGIC; 
  signal Result_16_CYMUXFAST_9126 : STD_LOGIC; 
  signal Result_16_CYAND_9125 : STD_LOGIC; 
  signal Result_16_FASTCARRY_9124 : STD_LOGIC; 
  signal Result_16_CYMUXG2_9123 : STD_LOGIC; 
  signal Result_16_CYMUXF2_9122 : STD_LOGIC; 
  signal Result_16_LOGIC_ONE_9121 : STD_LOGIC; 
  signal Result_16_CYSELG_9112 : STD_LOGIC; 
  signal Result_18_XORF_9179 : STD_LOGIC; 
  signal Result_18_CYINIT_9178 : STD_LOGIC; 
  signal Result_18_XORG_9167 : STD_LOGIC; 
  signal Mcount_white1_min_cy_18_Q : STD_LOGIC; 
  signal Result_18_CYSELF_9165 : STD_LOGIC; 
  signal Result_18_CYMUXFAST_9164 : STD_LOGIC; 
  signal Result_18_CYAND_9163 : STD_LOGIC; 
  signal Result_18_FASTCARRY_9162 : STD_LOGIC; 
  signal Result_18_CYMUXG2_9161 : STD_LOGIC; 
  signal Result_18_CYMUXF2_9160 : STD_LOGIC; 
  signal Result_18_LOGIC_ONE_9159 : STD_LOGIC; 
  signal Result_18_CYSELG_9150 : STD_LOGIC; 
  signal Result_20_XORF_9217 : STD_LOGIC; 
  signal Result_20_CYINIT_9216 : STD_LOGIC; 
  signal Result_20_XORG_9205 : STD_LOGIC; 
  signal Mcount_white1_min_cy_20_Q : STD_LOGIC; 
  signal Result_20_CYSELF_9203 : STD_LOGIC; 
  signal Result_20_CYMUXFAST_9202 : STD_LOGIC; 
  signal Result_20_CYAND_9201 : STD_LOGIC; 
  signal Result_20_FASTCARRY_9200 : STD_LOGIC; 
  signal Result_20_CYMUXG2_9199 : STD_LOGIC; 
  signal Result_20_CYMUXF2_9198 : STD_LOGIC; 
  signal Result_20_LOGIC_ONE_9197 : STD_LOGIC; 
  signal Result_20_CYSELG_9188 : STD_LOGIC; 
  signal Result_22_XORF_9255 : STD_LOGIC; 
  signal Result_22_CYINIT_9254 : STD_LOGIC; 
  signal Result_22_XORG_9243 : STD_LOGIC; 
  signal Mcount_white1_min_cy_22_Q : STD_LOGIC; 
  signal Result_22_CYSELF_9241 : STD_LOGIC; 
  signal Result_22_CYMUXFAST_9240 : STD_LOGIC; 
  signal Result_22_CYAND_9239 : STD_LOGIC; 
  signal Result_22_FASTCARRY_9238 : STD_LOGIC; 
  signal Result_22_CYMUXG2_9237 : STD_LOGIC; 
  signal Result_22_CYMUXF2_9236 : STD_LOGIC; 
  signal Result_22_LOGIC_ONE_9235 : STD_LOGIC; 
  signal Result_22_CYSELG_9226 : STD_LOGIC; 
  signal Result_24_XORF_9293 : STD_LOGIC; 
  signal Result_24_CYINIT_9292 : STD_LOGIC; 
  signal Result_24_XORG_9281 : STD_LOGIC; 
  signal Mcount_white1_min_cy_24_Q : STD_LOGIC; 
  signal Result_24_CYSELF_9279 : STD_LOGIC; 
  signal Result_24_CYMUXFAST_9278 : STD_LOGIC; 
  signal Result_24_CYAND_9277 : STD_LOGIC; 
  signal Result_24_FASTCARRY_9276 : STD_LOGIC; 
  signal Result_24_CYMUXG2_9275 : STD_LOGIC; 
  signal Result_24_CYMUXF2_9274 : STD_LOGIC; 
  signal Result_24_LOGIC_ONE_9273 : STD_LOGIC; 
  signal Result_24_CYSELG_9264 : STD_LOGIC; 
  signal Result_26_XORF_9331 : STD_LOGIC; 
  signal Result_26_CYINIT_9330 : STD_LOGIC; 
  signal Result_26_XORG_9319 : STD_LOGIC; 
  signal Mcount_white1_min_cy_26_Q : STD_LOGIC; 
  signal Result_26_CYSELF_9317 : STD_LOGIC; 
  signal Result_26_CYMUXFAST_9316 : STD_LOGIC; 
  signal Result_26_CYAND_9315 : STD_LOGIC; 
  signal Result_26_FASTCARRY_9314 : STD_LOGIC; 
  signal Result_26_CYMUXG2_9313 : STD_LOGIC; 
  signal Result_26_CYMUXF2_9312 : STD_LOGIC; 
  signal Result_26_LOGIC_ONE_9311 : STD_LOGIC; 
  signal Result_26_CYSELG_9302 : STD_LOGIC; 
  signal Result_28_XORF_9369 : STD_LOGIC; 
  signal Result_28_CYINIT_9368 : STD_LOGIC; 
  signal Result_28_XORG_9357 : STD_LOGIC; 
  signal Mcount_white1_min_cy_28_Q : STD_LOGIC; 
  signal Result_28_CYSELF_9355 : STD_LOGIC; 
  signal Result_28_CYMUXFAST_9354 : STD_LOGIC; 
  signal Result_28_CYAND_9353 : STD_LOGIC; 
  signal Result_28_FASTCARRY_9352 : STD_LOGIC; 
  signal Result_28_CYMUXG2_9351 : STD_LOGIC; 
  signal Result_28_CYMUXF2_9350 : STD_LOGIC; 
  signal Result_28_LOGIC_ONE_9349 : STD_LOGIC; 
  signal Result_28_CYSELG_9340 : STD_LOGIC; 
  signal Result_30_XORF_9400 : STD_LOGIC; 
  signal Result_30_LOGIC_ONE_9399 : STD_LOGIC; 
  signal Result_30_CYINIT_9398 : STD_LOGIC; 
  signal Result_30_CYSELF_9389 : STD_LOGIC; 
  signal Result_30_XORG_9386 : STD_LOGIC; 
  signal Mcount_white1_min_cy_30_Q : STD_LOGIC; 
  signal Result_0_9_XORF_9436 : STD_LOGIC; 
  signal Result_0_9_LOGIC_ZERO_9435 : STD_LOGIC; 
  signal Result_0_9_CYINIT_9434 : STD_LOGIC; 
  signal Result_0_9_CYSELF_9425 : STD_LOGIC; 
  signal Result_0_9_F : STD_LOGIC; 
  signal Result_0_9_BXINV_9423 : STD_LOGIC; 
  signal Result_0_9_XORG_9421 : STD_LOGIC; 
  signal Result_0_9_CYMUXG_9420 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_0_Q : STD_LOGIC; 
  signal Result_0_9_LOGIC_ONE_9418 : STD_LOGIC; 
  signal Result_0_9_CYSELG_9409 : STD_LOGIC; 
  signal Result_2_9_XORF_9474 : STD_LOGIC; 
  signal Result_2_9_CYINIT_9473 : STD_LOGIC; 
  signal Result_2_9_XORG_9462 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_2_Q : STD_LOGIC; 
  signal Result_2_9_CYSELF_9460 : STD_LOGIC; 
  signal Result_2_9_CYMUXFAST_9459 : STD_LOGIC; 
  signal Result_2_9_CYAND_9458 : STD_LOGIC; 
  signal Result_2_9_FASTCARRY_9457 : STD_LOGIC; 
  signal Result_2_9_CYMUXG2_9456 : STD_LOGIC; 
  signal Result_2_9_CYMUXF2_9455 : STD_LOGIC; 
  signal Result_2_9_LOGIC_ONE_9454 : STD_LOGIC; 
  signal Result_2_9_CYSELG_9445 : STD_LOGIC; 
  signal Result_4_9_XORF_9512 : STD_LOGIC; 
  signal Result_4_9_CYINIT_9511 : STD_LOGIC; 
  signal Result_4_9_XORG_9500 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_4_Q : STD_LOGIC; 
  signal Result_4_9_CYSELF_9498 : STD_LOGIC; 
  signal Result_4_9_CYMUXFAST_9497 : STD_LOGIC; 
  signal Result_4_9_CYAND_9496 : STD_LOGIC; 
  signal Result_4_9_FASTCARRY_9495 : STD_LOGIC; 
  signal Result_4_9_CYMUXG2_9494 : STD_LOGIC; 
  signal Result_4_9_CYMUXF2_9493 : STD_LOGIC; 
  signal Result_4_9_LOGIC_ONE_9492 : STD_LOGIC; 
  signal Result_4_9_CYSELG_9483 : STD_LOGIC; 
  signal Result_6_9_XORF_9550 : STD_LOGIC; 
  signal Result_6_9_CYINIT_9549 : STD_LOGIC; 
  signal Result_6_9_XORG_9538 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_6_Q : STD_LOGIC; 
  signal Result_6_9_CYSELF_9536 : STD_LOGIC; 
  signal Result_6_9_CYMUXFAST_9535 : STD_LOGIC; 
  signal Result_6_9_CYAND_9534 : STD_LOGIC; 
  signal Result_6_9_FASTCARRY_9533 : STD_LOGIC; 
  signal Result_6_9_CYMUXG2_9532 : STD_LOGIC; 
  signal Result_6_9_CYMUXF2_9531 : STD_LOGIC; 
  signal Result_6_9_LOGIC_ONE_9530 : STD_LOGIC; 
  signal Result_6_9_CYSELG_9521 : STD_LOGIC; 
  signal Result_8_9_XORF_9588 : STD_LOGIC; 
  signal Result_8_9_CYINIT_9587 : STD_LOGIC; 
  signal Result_8_9_XORG_9576 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_8_Q : STD_LOGIC; 
  signal Result_8_9_CYSELF_9574 : STD_LOGIC; 
  signal Result_8_9_CYMUXFAST_9573 : STD_LOGIC; 
  signal Result_8_9_CYAND_9572 : STD_LOGIC; 
  signal Result_8_9_FASTCARRY_9571 : STD_LOGIC; 
  signal Result_8_9_CYMUXG2_9570 : STD_LOGIC; 
  signal Result_8_9_CYMUXF2_9569 : STD_LOGIC; 
  signal Result_8_9_LOGIC_ONE_9568 : STD_LOGIC; 
  signal Result_8_9_CYSELG_9559 : STD_LOGIC; 
  signal Result_10_9_XORF_9626 : STD_LOGIC; 
  signal Result_10_9_CYINIT_9625 : STD_LOGIC; 
  signal Result_10_9_XORG_9614 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_10_Q : STD_LOGIC; 
  signal Result_10_9_CYSELF_9612 : STD_LOGIC; 
  signal Result_10_9_CYMUXFAST_9611 : STD_LOGIC; 
  signal Result_10_9_CYAND_9610 : STD_LOGIC; 
  signal Result_10_9_FASTCARRY_9609 : STD_LOGIC; 
  signal Result_10_9_CYMUXG2_9608 : STD_LOGIC; 
  signal Result_10_9_CYMUXF2_9607 : STD_LOGIC; 
  signal Result_10_9_LOGIC_ONE_9606 : STD_LOGIC; 
  signal Result_10_9_CYSELG_9597 : STD_LOGIC; 
  signal Result_12_9_XORF_9664 : STD_LOGIC; 
  signal Result_12_9_CYINIT_9663 : STD_LOGIC; 
  signal Result_12_9_XORG_9652 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_12_Q : STD_LOGIC; 
  signal Result_12_9_CYSELF_9650 : STD_LOGIC; 
  signal Result_12_9_CYMUXFAST_9649 : STD_LOGIC; 
  signal Result_12_9_CYAND_9648 : STD_LOGIC; 
  signal Result_12_9_FASTCARRY_9647 : STD_LOGIC; 
  signal Result_12_9_CYMUXG2_9646 : STD_LOGIC; 
  signal Result_12_9_CYMUXF2_9645 : STD_LOGIC; 
  signal Result_12_9_LOGIC_ONE_9644 : STD_LOGIC; 
  signal Result_12_9_CYSELG_9635 : STD_LOGIC; 
  signal Result_14_9_XORF_9702 : STD_LOGIC; 
  signal Result_14_9_CYINIT_9701 : STD_LOGIC; 
  signal Result_14_9_XORG_9690 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_14_Q : STD_LOGIC; 
  signal Result_14_9_CYSELF_9688 : STD_LOGIC; 
  signal Result_14_9_CYMUXFAST_9687 : STD_LOGIC; 
  signal Result_14_9_CYAND_9686 : STD_LOGIC; 
  signal Result_14_9_FASTCARRY_9685 : STD_LOGIC; 
  signal Result_14_9_CYMUXG2_9684 : STD_LOGIC; 
  signal Result_14_9_CYMUXF2_9683 : STD_LOGIC; 
  signal Result_14_9_LOGIC_ONE_9682 : STD_LOGIC; 
  signal Result_14_9_CYSELG_9673 : STD_LOGIC; 
  signal Result_16_9_XORF_9740 : STD_LOGIC; 
  signal Result_16_9_CYINIT_9739 : STD_LOGIC; 
  signal Result_16_9_XORG_9728 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_16_Q : STD_LOGIC; 
  signal Result_16_9_CYSELF_9726 : STD_LOGIC; 
  signal Result_16_9_CYMUXFAST_9725 : STD_LOGIC; 
  signal Result_16_9_CYAND_9724 : STD_LOGIC; 
  signal Result_16_9_FASTCARRY_9723 : STD_LOGIC; 
  signal Result_16_9_CYMUXG2_9722 : STD_LOGIC; 
  signal Result_16_9_CYMUXF2_9721 : STD_LOGIC; 
  signal Result_16_9_LOGIC_ONE_9720 : STD_LOGIC; 
  signal Result_16_9_CYSELG_9711 : STD_LOGIC; 
  signal Result_18_9_XORF_9778 : STD_LOGIC; 
  signal Result_18_9_CYINIT_9777 : STD_LOGIC; 
  signal Result_18_9_XORG_9766 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_18_Q : STD_LOGIC; 
  signal Result_18_9_CYSELF_9764 : STD_LOGIC; 
  signal Result_18_9_CYMUXFAST_9763 : STD_LOGIC; 
  signal Result_18_9_CYAND_9762 : STD_LOGIC; 
  signal Result_18_9_FASTCARRY_9761 : STD_LOGIC; 
  signal Result_18_9_CYMUXG2_9760 : STD_LOGIC; 
  signal Result_18_9_CYMUXF2_9759 : STD_LOGIC; 
  signal Result_18_9_LOGIC_ONE_9758 : STD_LOGIC; 
  signal Result_18_9_CYSELG_9749 : STD_LOGIC; 
  signal Result_20_9_XORF_9816 : STD_LOGIC; 
  signal Result_20_9_CYINIT_9815 : STD_LOGIC; 
  signal Result_20_9_XORG_9804 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_20_Q : STD_LOGIC; 
  signal Result_20_9_CYSELF_9802 : STD_LOGIC; 
  signal Result_20_9_CYMUXFAST_9801 : STD_LOGIC; 
  signal Result_20_9_CYAND_9800 : STD_LOGIC; 
  signal Result_20_9_FASTCARRY_9799 : STD_LOGIC; 
  signal Result_20_9_CYMUXG2_9798 : STD_LOGIC; 
  signal Result_20_9_CYMUXF2_9797 : STD_LOGIC; 
  signal Result_20_9_LOGIC_ONE_9796 : STD_LOGIC; 
  signal Result_20_9_CYSELG_9787 : STD_LOGIC; 
  signal Result_22_9_XORF_9854 : STD_LOGIC; 
  signal Result_22_9_CYINIT_9853 : STD_LOGIC; 
  signal Result_22_9_XORG_9842 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_22_Q : STD_LOGIC; 
  signal Result_22_9_CYSELF_9840 : STD_LOGIC; 
  signal Result_22_9_CYMUXFAST_9839 : STD_LOGIC; 
  signal Result_22_9_CYAND_9838 : STD_LOGIC; 
  signal Result_22_9_FASTCARRY_9837 : STD_LOGIC; 
  signal Result_22_9_CYMUXG2_9836 : STD_LOGIC; 
  signal Result_22_9_CYMUXF2_9835 : STD_LOGIC; 
  signal Result_22_9_LOGIC_ONE_9834 : STD_LOGIC; 
  signal Result_22_9_CYSELG_9825 : STD_LOGIC; 
  signal Result_24_9_XORF_9892 : STD_LOGIC; 
  signal Result_24_9_CYINIT_9891 : STD_LOGIC; 
  signal Result_24_9_XORG_9880 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_24_Q : STD_LOGIC; 
  signal Result_24_9_CYSELF_9878 : STD_LOGIC; 
  signal Result_24_9_CYMUXFAST_9877 : STD_LOGIC; 
  signal Result_24_9_CYAND_9876 : STD_LOGIC; 
  signal Result_24_9_FASTCARRY_9875 : STD_LOGIC; 
  signal Result_24_9_CYMUXG2_9874 : STD_LOGIC; 
  signal Result_24_9_CYMUXF2_9873 : STD_LOGIC; 
  signal Result_24_9_LOGIC_ONE_9872 : STD_LOGIC; 
  signal Result_24_9_CYSELG_9863 : STD_LOGIC; 
  signal Result_26_9_XORF_9930 : STD_LOGIC; 
  signal Result_26_9_CYINIT_9929 : STD_LOGIC; 
  signal Result_26_9_XORG_9918 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_26_Q : STD_LOGIC; 
  signal Result_26_9_CYSELF_9916 : STD_LOGIC; 
  signal Result_26_9_CYMUXFAST_9915 : STD_LOGIC; 
  signal Result_26_9_CYAND_9914 : STD_LOGIC; 
  signal Result_26_9_FASTCARRY_9913 : STD_LOGIC; 
  signal Result_26_9_CYMUXG2_9912 : STD_LOGIC; 
  signal Result_26_9_CYMUXF2_9911 : STD_LOGIC; 
  signal Result_26_9_LOGIC_ONE_9910 : STD_LOGIC; 
  signal Result_26_9_CYSELG_9901 : STD_LOGIC; 
  signal Result_28_9_XORF_9968 : STD_LOGIC; 
  signal Result_28_9_CYINIT_9967 : STD_LOGIC; 
  signal Result_28_9_XORG_9956 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_28_Q : STD_LOGIC; 
  signal Result_28_9_CYSELF_9954 : STD_LOGIC; 
  signal Result_28_9_CYMUXFAST_9953 : STD_LOGIC; 
  signal Result_28_9_CYAND_9952 : STD_LOGIC; 
  signal Result_28_9_FASTCARRY_9951 : STD_LOGIC; 
  signal Result_28_9_CYMUXG2_9950 : STD_LOGIC; 
  signal Result_28_9_CYMUXF2_9949 : STD_LOGIC; 
  signal Result_28_9_LOGIC_ONE_9948 : STD_LOGIC; 
  signal Result_28_9_CYSELG_9939 : STD_LOGIC; 
  signal Result_30_9_XORF_9999 : STD_LOGIC; 
  signal Result_30_9_LOGIC_ONE_9998 : STD_LOGIC; 
  signal Result_30_9_CYINIT_9997 : STD_LOGIC; 
  signal Result_30_9_CYSELF_9988 : STD_LOGIC; 
  signal Result_30_9_XORG_9985 : STD_LOGIC; 
  signal Mcount_white1_sec_cy_30_Q : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_1_CYINIT_10029 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_1_CYSELF_10023 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_1_BXINV_10021 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_1_CYMUXG_10020 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10018 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_1_CYSELG_10012 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_CYSELF_10053 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_10052 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_CYAND_10051 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_FASTCARRY_10050 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_CYMUXG2_10049 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_CYMUXF2_10048 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10047 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_3_CYSELG_10041 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_CYSELF_10083 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_10082 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_CYAND_10081 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_FASTCARRY_10080 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_CYMUXG2_10079 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_CYMUXF2_10078 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10077 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_wg_cy_5_CYSELG_10071 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_CYSELF_10113 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_CYMUXFAST_10112 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_CYAND_10111 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_FASTCARRY_10110 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_CYMUXG2_10109 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_CYMUXF2_10108 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_LOGIC_ZERO_10107 : STD_LOGIC; 
  signal white2_sec_cmp_eq0000_CYSELG_10101 : STD_LOGIC; 
  signal Result_0_5_XORF_10154 : STD_LOGIC; 
  signal Result_0_5_LOGIC_ZERO_10153 : STD_LOGIC; 
  signal Result_0_5_CYINIT_10152 : STD_LOGIC; 
  signal Result_0_5_CYSELF_10143 : STD_LOGIC; 
  signal Result_0_5_F : STD_LOGIC; 
  signal Result_0_5_BXINV_10141 : STD_LOGIC; 
  signal Result_0_5_XORG_10139 : STD_LOGIC; 
  signal Result_0_5_CYMUXG_10138 : STD_LOGIC; 
  signal Mcount_white2_min_cy_0_Q : STD_LOGIC; 
  signal Result_0_5_LOGIC_ONE_10136 : STD_LOGIC; 
  signal Result_0_5_CYSELG_10127 : STD_LOGIC; 
  signal Result_2_5_XORF_10192 : STD_LOGIC; 
  signal Result_2_5_CYINIT_10191 : STD_LOGIC; 
  signal Result_2_5_XORG_10180 : STD_LOGIC; 
  signal Mcount_white2_min_cy_2_Q : STD_LOGIC; 
  signal Result_2_5_CYSELF_10178 : STD_LOGIC; 
  signal Result_2_5_CYMUXFAST_10177 : STD_LOGIC; 
  signal Result_2_5_CYAND_10176 : STD_LOGIC; 
  signal Result_2_5_FASTCARRY_10175 : STD_LOGIC; 
  signal Result_2_5_CYMUXG2_10174 : STD_LOGIC; 
  signal Result_2_5_CYMUXF2_10173 : STD_LOGIC; 
  signal Result_2_5_LOGIC_ONE_10172 : STD_LOGIC; 
  signal Result_2_5_CYSELG_10163 : STD_LOGIC; 
  signal Result_4_5_XORF_10230 : STD_LOGIC; 
  signal Result_4_5_CYINIT_10229 : STD_LOGIC; 
  signal Result_4_5_XORG_10218 : STD_LOGIC; 
  signal Mcount_white2_min_cy_4_Q : STD_LOGIC; 
  signal Result_4_5_CYSELF_10216 : STD_LOGIC; 
  signal Result_4_5_CYMUXFAST_10215 : STD_LOGIC; 
  signal Result_4_5_CYAND_10214 : STD_LOGIC; 
  signal Result_4_5_FASTCARRY_10213 : STD_LOGIC; 
  signal Result_4_5_CYMUXG2_10212 : STD_LOGIC; 
  signal Result_4_5_CYMUXF2_10211 : STD_LOGIC; 
  signal Result_4_5_LOGIC_ONE_10210 : STD_LOGIC; 
  signal Result_4_5_CYSELG_10201 : STD_LOGIC; 
  signal Result_6_5_XORF_10268 : STD_LOGIC; 
  signal Result_6_5_CYINIT_10267 : STD_LOGIC; 
  signal Result_6_5_XORG_10256 : STD_LOGIC; 
  signal Mcount_white2_min_cy_6_Q : STD_LOGIC; 
  signal Result_6_5_CYSELF_10254 : STD_LOGIC; 
  signal Result_6_5_CYMUXFAST_10253 : STD_LOGIC; 
  signal Result_6_5_CYAND_10252 : STD_LOGIC; 
  signal Result_6_5_FASTCARRY_10251 : STD_LOGIC; 
  signal Result_6_5_CYMUXG2_10250 : STD_LOGIC; 
  signal Result_6_5_CYMUXF2_10249 : STD_LOGIC; 
  signal Result_6_5_LOGIC_ONE_10248 : STD_LOGIC; 
  signal Result_6_5_CYSELG_10239 : STD_LOGIC; 
  signal Result_8_5_XORF_10306 : STD_LOGIC; 
  signal Result_8_5_CYINIT_10305 : STD_LOGIC; 
  signal Result_8_5_XORG_10294 : STD_LOGIC; 
  signal Mcount_white2_min_cy_8_Q : STD_LOGIC; 
  signal Result_8_5_CYSELF_10292 : STD_LOGIC; 
  signal Result_8_5_CYMUXFAST_10291 : STD_LOGIC; 
  signal Result_8_5_CYAND_10290 : STD_LOGIC; 
  signal Result_8_5_FASTCARRY_10289 : STD_LOGIC; 
  signal Result_8_5_CYMUXG2_10288 : STD_LOGIC; 
  signal Result_8_5_CYMUXF2_10287 : STD_LOGIC; 
  signal Result_8_5_LOGIC_ONE_10286 : STD_LOGIC; 
  signal Result_8_5_CYSELG_10277 : STD_LOGIC; 
  signal Result_10_5_XORF_10344 : STD_LOGIC; 
  signal Result_10_5_CYINIT_10343 : STD_LOGIC; 
  signal Result_10_5_XORG_10332 : STD_LOGIC; 
  signal Mcount_white2_min_cy_10_Q : STD_LOGIC; 
  signal Result_10_5_CYSELF_10330 : STD_LOGIC; 
  signal Result_10_5_CYMUXFAST_10329 : STD_LOGIC; 
  signal Result_10_5_CYAND_10328 : STD_LOGIC; 
  signal Result_10_5_FASTCARRY_10327 : STD_LOGIC; 
  signal Result_10_5_CYMUXG2_10326 : STD_LOGIC; 
  signal Result_10_5_CYMUXF2_10325 : STD_LOGIC; 
  signal Result_10_5_LOGIC_ONE_10324 : STD_LOGIC; 
  signal Result_10_5_CYSELG_10315 : STD_LOGIC; 
  signal Result_12_5_XORF_10382 : STD_LOGIC; 
  signal Result_12_5_CYINIT_10381 : STD_LOGIC; 
  signal Result_12_5_XORG_10370 : STD_LOGIC; 
  signal Mcount_white2_min_cy_12_Q : STD_LOGIC; 
  signal Result_12_5_CYSELF_10368 : STD_LOGIC; 
  signal Result_12_5_CYMUXFAST_10367 : STD_LOGIC; 
  signal Result_12_5_CYAND_10366 : STD_LOGIC; 
  signal Result_12_5_FASTCARRY_10365 : STD_LOGIC; 
  signal Result_12_5_CYMUXG2_10364 : STD_LOGIC; 
  signal Result_12_5_CYMUXF2_10363 : STD_LOGIC; 
  signal Result_12_5_LOGIC_ONE_10362 : STD_LOGIC; 
  signal Result_12_5_CYSELG_10353 : STD_LOGIC; 
  signal Result_14_5_XORF_10420 : STD_LOGIC; 
  signal Result_14_5_CYINIT_10419 : STD_LOGIC; 
  signal Result_14_5_XORG_10408 : STD_LOGIC; 
  signal Mcount_white2_min_cy_14_Q : STD_LOGIC; 
  signal Result_14_5_CYSELF_10406 : STD_LOGIC; 
  signal Result_14_5_CYMUXFAST_10405 : STD_LOGIC; 
  signal Result_14_5_CYAND_10404 : STD_LOGIC; 
  signal Result_14_5_FASTCARRY_10403 : STD_LOGIC; 
  signal Result_14_5_CYMUXG2_10402 : STD_LOGIC; 
  signal Result_14_5_CYMUXF2_10401 : STD_LOGIC; 
  signal Result_14_5_LOGIC_ONE_10400 : STD_LOGIC; 
  signal Result_14_5_CYSELG_10391 : STD_LOGIC; 
  signal Result_16_5_XORF_10458 : STD_LOGIC; 
  signal Result_16_5_CYINIT_10457 : STD_LOGIC; 
  signal Result_16_5_XORG_10446 : STD_LOGIC; 
  signal Mcount_white2_min_cy_16_Q : STD_LOGIC; 
  signal Result_16_5_CYSELF_10444 : STD_LOGIC; 
  signal Result_16_5_CYMUXFAST_10443 : STD_LOGIC; 
  signal Result_16_5_CYAND_10442 : STD_LOGIC; 
  signal Result_16_5_FASTCARRY_10441 : STD_LOGIC; 
  signal Result_16_5_CYMUXG2_10440 : STD_LOGIC; 
  signal Result_16_5_CYMUXF2_10439 : STD_LOGIC; 
  signal Result_16_5_LOGIC_ONE_10438 : STD_LOGIC; 
  signal Result_16_5_CYSELG_10429 : STD_LOGIC; 
  signal Result_18_5_XORF_10496 : STD_LOGIC; 
  signal Result_18_5_CYINIT_10495 : STD_LOGIC; 
  signal Result_18_5_XORG_10484 : STD_LOGIC; 
  signal Mcount_white2_min_cy_18_Q : STD_LOGIC; 
  signal Result_18_5_CYSELF_10482 : STD_LOGIC; 
  signal Result_18_5_CYMUXFAST_10481 : STD_LOGIC; 
  signal Result_18_5_CYAND_10480 : STD_LOGIC; 
  signal Result_18_5_FASTCARRY_10479 : STD_LOGIC; 
  signal Result_18_5_CYMUXG2_10478 : STD_LOGIC; 
  signal Result_18_5_CYMUXF2_10477 : STD_LOGIC; 
  signal Result_18_5_LOGIC_ONE_10476 : STD_LOGIC; 
  signal Result_18_5_CYSELG_10467 : STD_LOGIC; 
  signal Result_20_5_XORF_10534 : STD_LOGIC; 
  signal Result_20_5_CYINIT_10533 : STD_LOGIC; 
  signal Result_20_5_XORG_10522 : STD_LOGIC; 
  signal Mcount_white2_min_cy_20_Q : STD_LOGIC; 
  signal Result_20_5_CYSELF_10520 : STD_LOGIC; 
  signal Result_20_5_CYMUXFAST_10519 : STD_LOGIC; 
  signal Result_20_5_CYAND_10518 : STD_LOGIC; 
  signal Result_20_5_FASTCARRY_10517 : STD_LOGIC; 
  signal Result_20_5_CYMUXG2_10516 : STD_LOGIC; 
  signal Result_20_5_CYMUXF2_10515 : STD_LOGIC; 
  signal Result_20_5_LOGIC_ONE_10514 : STD_LOGIC; 
  signal Result_20_5_CYSELG_10505 : STD_LOGIC; 
  signal Result_22_5_XORF_10572 : STD_LOGIC; 
  signal Result_22_5_CYINIT_10571 : STD_LOGIC; 
  signal Result_22_5_XORG_10560 : STD_LOGIC; 
  signal Mcount_white2_min_cy_22_Q : STD_LOGIC; 
  signal Result_22_5_CYSELF_10558 : STD_LOGIC; 
  signal Result_22_5_CYMUXFAST_10557 : STD_LOGIC; 
  signal Result_22_5_CYAND_10556 : STD_LOGIC; 
  signal Result_22_5_FASTCARRY_10555 : STD_LOGIC; 
  signal Result_22_5_CYMUXG2_10554 : STD_LOGIC; 
  signal Result_22_5_CYMUXF2_10553 : STD_LOGIC; 
  signal Result_22_5_LOGIC_ONE_10552 : STD_LOGIC; 
  signal Result_22_5_CYSELG_10543 : STD_LOGIC; 
  signal Result_24_5_XORF_10610 : STD_LOGIC; 
  signal Result_24_5_CYINIT_10609 : STD_LOGIC; 
  signal Result_24_5_XORG_10598 : STD_LOGIC; 
  signal Mcount_white2_min_cy_24_Q : STD_LOGIC; 
  signal Result_24_5_CYSELF_10596 : STD_LOGIC; 
  signal Result_24_5_CYMUXFAST_10595 : STD_LOGIC; 
  signal Result_24_5_CYAND_10594 : STD_LOGIC; 
  signal Result_24_5_FASTCARRY_10593 : STD_LOGIC; 
  signal Result_24_5_CYMUXG2_10592 : STD_LOGIC; 
  signal Result_24_5_CYMUXF2_10591 : STD_LOGIC; 
  signal Result_24_5_LOGIC_ONE_10590 : STD_LOGIC; 
  signal Result_24_5_CYSELG_10581 : STD_LOGIC; 
  signal Result_26_5_XORF_10648 : STD_LOGIC; 
  signal Result_26_5_CYINIT_10647 : STD_LOGIC; 
  signal Result_26_5_XORG_10636 : STD_LOGIC; 
  signal Mcount_white2_min_cy_26_Q : STD_LOGIC; 
  signal Result_26_5_CYSELF_10634 : STD_LOGIC; 
  signal Result_26_5_CYMUXFAST_10633 : STD_LOGIC; 
  signal Result_26_5_CYAND_10632 : STD_LOGIC; 
  signal Result_26_5_FASTCARRY_10631 : STD_LOGIC; 
  signal Result_26_5_CYMUXG2_10630 : STD_LOGIC; 
  signal Result_26_5_CYMUXF2_10629 : STD_LOGIC; 
  signal Result_26_5_LOGIC_ONE_10628 : STD_LOGIC; 
  signal Result_26_5_CYSELG_10619 : STD_LOGIC; 
  signal Result_28_5_XORF_10686 : STD_LOGIC; 
  signal Result_28_5_CYINIT_10685 : STD_LOGIC; 
  signal Result_28_5_XORG_10674 : STD_LOGIC; 
  signal Mcount_white2_min_cy_28_Q : STD_LOGIC; 
  signal Result_28_5_CYSELF_10672 : STD_LOGIC; 
  signal Result_28_5_CYMUXFAST_10671 : STD_LOGIC; 
  signal Result_28_5_CYAND_10670 : STD_LOGIC; 
  signal Result_28_5_FASTCARRY_10669 : STD_LOGIC; 
  signal Result_28_5_CYMUXG2_10668 : STD_LOGIC; 
  signal Result_28_5_CYMUXF2_10667 : STD_LOGIC; 
  signal Result_28_5_LOGIC_ONE_10666 : STD_LOGIC; 
  signal Result_28_5_CYSELG_10657 : STD_LOGIC; 
  signal Result_30_5_XORF_10717 : STD_LOGIC; 
  signal Result_30_5_LOGIC_ONE_10716 : STD_LOGIC; 
  signal Result_30_5_CYINIT_10715 : STD_LOGIC; 
  signal Result_30_5_CYSELF_10706 : STD_LOGIC; 
  signal Result_30_5_XORG_10703 : STD_LOGIC; 
  signal Mcount_white2_min_cy_30_Q : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_1_CYINIT_10747 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_1_CYSELF_10741 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_1_BXINV_10739 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_1_CYMUXG_10738 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10736 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_1_CYSELG_10730 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_CYSELF_10771 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_CYMUXFAST_10770 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_CYAND_10769 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_FASTCARRY_10768 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_CYMUXG2_10767 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_CYMUXF2_10766 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10765 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_3_CYSELG_10759 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_CYSELF_10801 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_CYMUXFAST_10800 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_CYAND_10799 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_FASTCARRY_10798 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_CYMUXG2_10797 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_CYMUXF2_10796 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10795 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_wg_cy_5_CYSELG_10789 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_CYSELF_10831 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_CYMUXFAST_10830 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_CYAND_10829 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_FASTCARRY_10828 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_CYMUXG2_10827 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_CYMUXF2_10826 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_LOGIC_ZERO_10825 : STD_LOGIC; 
  signal white2_min_cmp_eq0000_CYSELG_10819 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_1_CYINIT_10866 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_1_CYSELF_10860 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_1_BXINV_10858 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_1_CYMUXG_10857 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10855 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_1_CYSELG_10849 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_CYSELF_10890 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_10889 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_CYAND_10888 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_FASTCARRY_10887 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_CYMUXG2_10886 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_CYMUXF2_10885 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10884 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_3_CYSELG_10878 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_CYSELF_10920 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_10919 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_CYAND_10918 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_FASTCARRY_10917 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_CYMUXG2_10916 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_CYMUXF2_10915 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10914 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_wg_cy_5_CYSELG_10908 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_CYSELF_10950 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_CYMUXFAST_10949 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_CYAND_10948 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_FASTCARRY_10947 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_CYMUXG2_10946 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_CYMUXF2_10945 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_LOGIC_ZERO_10944 : STD_LOGIC; 
  signal black1_sec_cmp_eq0000_CYSELG_10938 : STD_LOGIC; 
  signal Result_0_10_XORF_10991 : STD_LOGIC; 
  signal Result_0_10_LOGIC_ZERO_10990 : STD_LOGIC; 
  signal Result_0_10_CYINIT_10989 : STD_LOGIC; 
  signal Result_0_10_CYSELF_10980 : STD_LOGIC; 
  signal Result_0_10_F : STD_LOGIC; 
  signal Result_0_10_BXINV_10978 : STD_LOGIC; 
  signal Result_0_10_XORG_10976 : STD_LOGIC; 
  signal Result_0_10_CYMUXG_10975 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_0_Q : STD_LOGIC; 
  signal Result_0_10_LOGIC_ONE_10973 : STD_LOGIC; 
  signal Result_0_10_CYSELG_10964 : STD_LOGIC; 
  signal Result_2_10_XORF_11029 : STD_LOGIC; 
  signal Result_2_10_CYINIT_11028 : STD_LOGIC; 
  signal Result_2_10_XORG_11017 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_2_Q : STD_LOGIC; 
  signal Result_2_10_CYSELF_11015 : STD_LOGIC; 
  signal Result_2_10_CYMUXFAST_11014 : STD_LOGIC; 
  signal Result_2_10_CYAND_11013 : STD_LOGIC; 
  signal Result_2_10_FASTCARRY_11012 : STD_LOGIC; 
  signal Result_2_10_CYMUXG2_11011 : STD_LOGIC; 
  signal Result_2_10_CYMUXF2_11010 : STD_LOGIC; 
  signal Result_2_10_LOGIC_ONE_11009 : STD_LOGIC; 
  signal Result_2_10_CYSELG_11000 : STD_LOGIC; 
  signal Result_4_10_XORF_11067 : STD_LOGIC; 
  signal Result_4_10_CYINIT_11066 : STD_LOGIC; 
  signal Result_4_10_XORG_11055 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_4_Q : STD_LOGIC; 
  signal Result_4_10_CYSELF_11053 : STD_LOGIC; 
  signal Result_4_10_CYMUXFAST_11052 : STD_LOGIC; 
  signal Result_4_10_CYAND_11051 : STD_LOGIC; 
  signal Result_4_10_FASTCARRY_11050 : STD_LOGIC; 
  signal Result_4_10_CYMUXG2_11049 : STD_LOGIC; 
  signal Result_4_10_CYMUXF2_11048 : STD_LOGIC; 
  signal Result_4_10_LOGIC_ONE_11047 : STD_LOGIC; 
  signal Result_4_10_CYSELG_11038 : STD_LOGIC; 
  signal Result_6_10_XORF_11105 : STD_LOGIC; 
  signal Result_6_10_CYINIT_11104 : STD_LOGIC; 
  signal Result_6_10_XORG_11093 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_6_Q : STD_LOGIC; 
  signal Result_6_10_CYSELF_11091 : STD_LOGIC; 
  signal Result_6_10_CYMUXFAST_11090 : STD_LOGIC; 
  signal Result_6_10_CYAND_11089 : STD_LOGIC; 
  signal Result_6_10_FASTCARRY_11088 : STD_LOGIC; 
  signal Result_6_10_CYMUXG2_11087 : STD_LOGIC; 
  signal Result_6_10_CYMUXF2_11086 : STD_LOGIC; 
  signal Result_6_10_LOGIC_ONE_11085 : STD_LOGIC; 
  signal Result_6_10_CYSELG_11076 : STD_LOGIC; 
  signal Result_8_10_XORF_11143 : STD_LOGIC; 
  signal Result_8_10_CYINIT_11142 : STD_LOGIC; 
  signal Result_8_10_XORG_11131 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_8_Q : STD_LOGIC; 
  signal Result_8_10_CYSELF_11129 : STD_LOGIC; 
  signal Result_8_10_CYMUXFAST_11128 : STD_LOGIC; 
  signal Result_8_10_CYAND_11127 : STD_LOGIC; 
  signal Result_8_10_FASTCARRY_11126 : STD_LOGIC; 
  signal Result_8_10_CYMUXG2_11125 : STD_LOGIC; 
  signal Result_8_10_CYMUXF2_11124 : STD_LOGIC; 
  signal Result_8_10_LOGIC_ONE_11123 : STD_LOGIC; 
  signal Result_8_10_CYSELG_11114 : STD_LOGIC; 
  signal Result_10_10_XORF_11181 : STD_LOGIC; 
  signal Result_10_10_CYINIT_11180 : STD_LOGIC; 
  signal Result_10_10_XORG_11169 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_10_Q : STD_LOGIC; 
  signal Result_10_10_CYSELF_11167 : STD_LOGIC; 
  signal Result_10_10_CYMUXFAST_11166 : STD_LOGIC; 
  signal Result_10_10_CYAND_11165 : STD_LOGIC; 
  signal Result_10_10_FASTCARRY_11164 : STD_LOGIC; 
  signal Result_10_10_CYMUXG2_11163 : STD_LOGIC; 
  signal Result_10_10_CYMUXF2_11162 : STD_LOGIC; 
  signal Result_10_10_LOGIC_ONE_11161 : STD_LOGIC; 
  signal Result_10_10_CYSELG_11152 : STD_LOGIC; 
  signal Result_12_10_XORF_11219 : STD_LOGIC; 
  signal Result_12_10_CYINIT_11218 : STD_LOGIC; 
  signal Result_12_10_XORG_11207 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_12_Q : STD_LOGIC; 
  signal Result_12_10_CYSELF_11205 : STD_LOGIC; 
  signal Result_12_10_CYMUXFAST_11204 : STD_LOGIC; 
  signal Result_12_10_CYAND_11203 : STD_LOGIC; 
  signal Result_12_10_FASTCARRY_11202 : STD_LOGIC; 
  signal Result_12_10_CYMUXG2_11201 : STD_LOGIC; 
  signal Result_12_10_CYMUXF2_11200 : STD_LOGIC; 
  signal Result_12_10_LOGIC_ONE_11199 : STD_LOGIC; 
  signal Result_12_10_CYSELG_11190 : STD_LOGIC; 
  signal Result_14_10_XORF_11257 : STD_LOGIC; 
  signal Result_14_10_CYINIT_11256 : STD_LOGIC; 
  signal Result_14_10_XORG_11245 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_14_Q : STD_LOGIC; 
  signal Result_14_10_CYSELF_11243 : STD_LOGIC; 
  signal Result_14_10_CYMUXFAST_11242 : STD_LOGIC; 
  signal Result_14_10_CYAND_11241 : STD_LOGIC; 
  signal Result_14_10_FASTCARRY_11240 : STD_LOGIC; 
  signal Result_14_10_CYMUXG2_11239 : STD_LOGIC; 
  signal Result_14_10_CYMUXF2_11238 : STD_LOGIC; 
  signal Result_14_10_LOGIC_ONE_11237 : STD_LOGIC; 
  signal Result_14_10_CYSELG_11228 : STD_LOGIC; 
  signal Result_16_10_XORF_11295 : STD_LOGIC; 
  signal Result_16_10_CYINIT_11294 : STD_LOGIC; 
  signal Result_16_10_XORG_11283 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_16_Q : STD_LOGIC; 
  signal Result_16_10_CYSELF_11281 : STD_LOGIC; 
  signal Result_16_10_CYMUXFAST_11280 : STD_LOGIC; 
  signal Result_16_10_CYAND_11279 : STD_LOGIC; 
  signal Result_16_10_FASTCARRY_11278 : STD_LOGIC; 
  signal Result_16_10_CYMUXG2_11277 : STD_LOGIC; 
  signal Result_16_10_CYMUXF2_11276 : STD_LOGIC; 
  signal Result_16_10_LOGIC_ONE_11275 : STD_LOGIC; 
  signal Result_16_10_CYSELG_11266 : STD_LOGIC; 
  signal Result_18_10_XORF_11333 : STD_LOGIC; 
  signal Result_18_10_CYINIT_11332 : STD_LOGIC; 
  signal Result_18_10_XORG_11321 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_18_Q : STD_LOGIC; 
  signal Result_18_10_CYSELF_11319 : STD_LOGIC; 
  signal Result_18_10_CYMUXFAST_11318 : STD_LOGIC; 
  signal Result_18_10_CYAND_11317 : STD_LOGIC; 
  signal Result_18_10_FASTCARRY_11316 : STD_LOGIC; 
  signal Result_18_10_CYMUXG2_11315 : STD_LOGIC; 
  signal Result_18_10_CYMUXF2_11314 : STD_LOGIC; 
  signal Result_18_10_LOGIC_ONE_11313 : STD_LOGIC; 
  signal Result_18_10_CYSELG_11304 : STD_LOGIC; 
  signal Result_20_10_XORF_11371 : STD_LOGIC; 
  signal Result_20_10_CYINIT_11370 : STD_LOGIC; 
  signal Result_20_10_XORG_11359 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_20_Q : STD_LOGIC; 
  signal Result_20_10_CYSELF_11357 : STD_LOGIC; 
  signal Result_20_10_CYMUXFAST_11356 : STD_LOGIC; 
  signal Result_20_10_CYAND_11355 : STD_LOGIC; 
  signal Result_20_10_FASTCARRY_11354 : STD_LOGIC; 
  signal Result_20_10_CYMUXG2_11353 : STD_LOGIC; 
  signal Result_20_10_CYMUXF2_11352 : STD_LOGIC; 
  signal Result_20_10_LOGIC_ONE_11351 : STD_LOGIC; 
  signal Result_20_10_CYSELG_11342 : STD_LOGIC; 
  signal Result_22_10_XORF_11409 : STD_LOGIC; 
  signal Result_22_10_CYINIT_11408 : STD_LOGIC; 
  signal Result_22_10_XORG_11397 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_22_Q : STD_LOGIC; 
  signal Result_22_10_CYSELF_11395 : STD_LOGIC; 
  signal Result_22_10_CYMUXFAST_11394 : STD_LOGIC; 
  signal Result_22_10_CYAND_11393 : STD_LOGIC; 
  signal Result_22_10_FASTCARRY_11392 : STD_LOGIC; 
  signal Result_22_10_CYMUXG2_11391 : STD_LOGIC; 
  signal Result_22_10_CYMUXF2_11390 : STD_LOGIC; 
  signal Result_22_10_LOGIC_ONE_11389 : STD_LOGIC; 
  signal Result_22_10_CYSELG_11380 : STD_LOGIC; 
  signal Result_24_10_XORF_11447 : STD_LOGIC; 
  signal Result_24_10_CYINIT_11446 : STD_LOGIC; 
  signal Result_24_10_XORG_11435 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_24_Q : STD_LOGIC; 
  signal Result_24_10_CYSELF_11433 : STD_LOGIC; 
  signal Result_24_10_CYMUXFAST_11432 : STD_LOGIC; 
  signal Result_24_10_CYAND_11431 : STD_LOGIC; 
  signal Result_24_10_FASTCARRY_11430 : STD_LOGIC; 
  signal Result_24_10_CYMUXG2_11429 : STD_LOGIC; 
  signal Result_24_10_CYMUXF2_11428 : STD_LOGIC; 
  signal Result_24_10_LOGIC_ONE_11427 : STD_LOGIC; 
  signal Result_24_10_CYSELG_11418 : STD_LOGIC; 
  signal Result_26_10_XORF_11485 : STD_LOGIC; 
  signal Result_26_10_CYINIT_11484 : STD_LOGIC; 
  signal Result_26_10_XORG_11473 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_26_Q : STD_LOGIC; 
  signal Result_26_10_CYSELF_11471 : STD_LOGIC; 
  signal Result_26_10_CYMUXFAST_11470 : STD_LOGIC; 
  signal Result_26_10_CYAND_11469 : STD_LOGIC; 
  signal Result_26_10_FASTCARRY_11468 : STD_LOGIC; 
  signal Result_26_10_CYMUXG2_11467 : STD_LOGIC; 
  signal Result_26_10_CYMUXF2_11466 : STD_LOGIC; 
  signal Result_26_10_LOGIC_ONE_11465 : STD_LOGIC; 
  signal Result_26_10_CYSELG_11456 : STD_LOGIC; 
  signal Result_28_10_XORF_11523 : STD_LOGIC; 
  signal Result_28_10_CYINIT_11522 : STD_LOGIC; 
  signal Result_28_10_XORG_11511 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_28_Q : STD_LOGIC; 
  signal Result_28_10_CYSELF_11509 : STD_LOGIC; 
  signal Result_28_10_CYMUXFAST_11508 : STD_LOGIC; 
  signal Result_28_10_CYAND_11507 : STD_LOGIC; 
  signal Result_28_10_FASTCARRY_11506 : STD_LOGIC; 
  signal Result_28_10_CYMUXG2_11505 : STD_LOGIC; 
  signal Result_28_10_CYMUXF2_11504 : STD_LOGIC; 
  signal Result_28_10_LOGIC_ONE_11503 : STD_LOGIC; 
  signal Result_28_10_CYSELG_11494 : STD_LOGIC; 
  signal Result_30_10_XORF_11554 : STD_LOGIC; 
  signal Result_30_10_LOGIC_ONE_11553 : STD_LOGIC; 
  signal Result_30_10_CYINIT_11552 : STD_LOGIC; 
  signal Result_30_10_CYSELF_11543 : STD_LOGIC; 
  signal Result_30_10_XORG_11540 : STD_LOGIC; 
  signal Mcount_white2_sec_cy_30_Q : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_1_CYINIT_11584 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_1_CYSELF_11575 : STD_LOGIC; 
  signal i3_4_rt : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_1_BXINV_11573 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_1_CYMUXG_11572 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_1_LOGIC_ZERO_11570 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_1_CYSELG_11564 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_CYSELF_11608 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_CYMUXFAST_11607 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_CYAND_11606 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_FASTCARRY_11605 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_CYMUXG2_11604 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_CYMUXF2_11603 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_LOGIC_ZERO_11602 : STD_LOGIC; 
  signal cur_state_cmp_eq0001_wg_cy_3_CYSELG_11596 : STD_LOGIC; 
  signal i3_16_LOGIC_ZERO_11650 : STD_LOGIC; 
  signal i3_16_CYINIT_11649 : STD_LOGIC; 
  signal i3_16_CYSELF_11643 : STD_LOGIC; 
  signal i3_16_DYMUX_11637 : STD_LOGIC; 
  signal i3_16_CLKINV_11629 : STD_LOGIC; 
  signal i3_16_CEINVNOT : STD_LOGIC; 
  signal timer_white_0_DXMUX_11701 : STD_LOGIC; 
  signal timer_white_0_XORF_11699 : STD_LOGIC; 
  signal timer_white_0_LOGIC_ZERO_11698 : STD_LOGIC; 
  signal timer_white_0_CYINIT_11697 : STD_LOGIC; 
  signal timer_white_0_CYSELF_11688 : STD_LOGIC; 
  signal timer_white_0_F : STD_LOGIC; 
  signal timer_white_0_BXINV_11686 : STD_LOGIC; 
  signal timer_white_0_DYMUX_11678 : STD_LOGIC; 
  signal timer_white_0_XORG_11676 : STD_LOGIC; 
  signal timer_white_0_CYMUXG_11675 : STD_LOGIC; 
  signal Mcount_timer_white_cy_0_Q : STD_LOGIC; 
  signal timer_white_0_LOGIC_ONE_11673 : STD_LOGIC; 
  signal timer_white_0_CYSELG_11664 : STD_LOGIC; 
  signal timer_white_0_SRINV_11662 : STD_LOGIC; 
  signal timer_white_0_CLKINV_11661 : STD_LOGIC; 
  signal timer_white_0_CEINV_11660 : STD_LOGIC; 
  signal timer_white_2_DXMUX_11760 : STD_LOGIC; 
  signal timer_white_2_XORF_11758 : STD_LOGIC; 
  signal timer_white_2_CYINIT_11757 : STD_LOGIC; 
  signal timer_white_2_DYMUX_11741 : STD_LOGIC; 
  signal timer_white_2_XORG_11739 : STD_LOGIC; 
  signal Mcount_timer_white_cy_2_Q : STD_LOGIC; 
  signal timer_white_2_CYSELF_11737 : STD_LOGIC; 
  signal timer_white_2_CYMUXFAST_11736 : STD_LOGIC; 
  signal timer_white_2_CYAND_11735 : STD_LOGIC; 
  signal timer_white_2_FASTCARRY_11734 : STD_LOGIC; 
  signal timer_white_2_CYMUXG2_11733 : STD_LOGIC; 
  signal timer_white_2_CYMUXF2_11732 : STD_LOGIC; 
  signal timer_white_2_LOGIC_ONE_11731 : STD_LOGIC; 
  signal timer_white_2_CYSELG_11722 : STD_LOGIC; 
  signal timer_white_2_SRINV_11720 : STD_LOGIC; 
  signal timer_white_2_CLKINV_11719 : STD_LOGIC; 
  signal timer_white_2_CEINV_11718 : STD_LOGIC; 
  signal timer_white_4_DXMUX_11820 : STD_LOGIC; 
  signal timer_white_4_XORF_11818 : STD_LOGIC; 
  signal timer_white_4_CYINIT_11817 : STD_LOGIC; 
  signal timer_white_4_DYMUX_11800 : STD_LOGIC; 
  signal timer_white_4_XORG_11798 : STD_LOGIC; 
  signal Mcount_timer_white_cy_4_Q : STD_LOGIC; 
  signal timer_white_4_CYSELF_11796 : STD_LOGIC; 
  signal timer_white_4_CYMUXFAST_11795 : STD_LOGIC; 
  signal timer_white_4_CYAND_11794 : STD_LOGIC; 
  signal timer_white_4_FASTCARRY_11793 : STD_LOGIC; 
  signal timer_white_4_CYMUXG2_11792 : STD_LOGIC; 
  signal timer_white_4_CYMUXF2_11791 : STD_LOGIC; 
  signal timer_white_4_LOGIC_ONE_11790 : STD_LOGIC; 
  signal timer_white_4_CYSELG_11781 : STD_LOGIC; 
  signal timer_white_4_SRINV_11779 : STD_LOGIC; 
  signal timer_white_4_CLKINV_11778 : STD_LOGIC; 
  signal timer_white_4_CEINV_11777 : STD_LOGIC; 
  signal timer_white_6_DXMUX_11879 : STD_LOGIC; 
  signal timer_white_6_XORF_11877 : STD_LOGIC; 
  signal timer_white_6_CYINIT_11876 : STD_LOGIC; 
  signal timer_white_6_DYMUX_11859 : STD_LOGIC; 
  signal timer_white_6_XORG_11857 : STD_LOGIC; 
  signal Mcount_timer_white_cy_6_Q : STD_LOGIC; 
  signal timer_white_6_CYSELF_11855 : STD_LOGIC; 
  signal timer_white_6_CYMUXFAST_11854 : STD_LOGIC; 
  signal timer_white_6_CYAND_11853 : STD_LOGIC; 
  signal timer_white_6_FASTCARRY_11852 : STD_LOGIC; 
  signal timer_white_6_CYMUXG2_11851 : STD_LOGIC; 
  signal timer_white_6_CYMUXF2_11850 : STD_LOGIC; 
  signal timer_white_6_LOGIC_ONE_11849 : STD_LOGIC; 
  signal timer_white_6_CYSELG_11840 : STD_LOGIC; 
  signal timer_white_6_SRINV_11838 : STD_LOGIC; 
  signal timer_white_6_CLKINV_11837 : STD_LOGIC; 
  signal timer_white_6_CEINV_11836 : STD_LOGIC; 
  signal timer_white_8_DXMUX_11937 : STD_LOGIC; 
  signal timer_white_8_XORF_11935 : STD_LOGIC; 
  signal timer_white_8_CYINIT_11934 : STD_LOGIC; 
  signal timer_white_8_DYMUX_11918 : STD_LOGIC; 
  signal timer_white_8_XORG_11916 : STD_LOGIC; 
  signal Mcount_timer_white_cy_8_Q : STD_LOGIC; 
  signal timer_white_8_CYSELF_11914 : STD_LOGIC; 
  signal timer_white_8_CYMUXFAST_11913 : STD_LOGIC; 
  signal timer_white_8_CYAND_11912 : STD_LOGIC; 
  signal timer_white_8_FASTCARRY_11911 : STD_LOGIC; 
  signal timer_white_8_CYMUXG2_11910 : STD_LOGIC; 
  signal timer_white_8_CYMUXF2_11909 : STD_LOGIC; 
  signal timer_white_8_LOGIC_ONE_11908 : STD_LOGIC; 
  signal timer_white_8_CYSELG_11899 : STD_LOGIC; 
  signal timer_white_8_SRINV_11897 : STD_LOGIC; 
  signal timer_white_8_CLKINV_11896 : STD_LOGIC; 
  signal timer_white_8_CEINV_11895 : STD_LOGIC; 
  signal timer_white_10_DXMUX_11997 : STD_LOGIC; 
  signal timer_white_10_XORF_11995 : STD_LOGIC; 
  signal timer_white_10_CYINIT_11994 : STD_LOGIC; 
  signal timer_white_10_DYMUX_11977 : STD_LOGIC; 
  signal timer_white_10_XORG_11975 : STD_LOGIC; 
  signal Mcount_timer_white_cy_10_Q : STD_LOGIC; 
  signal timer_white_10_CYSELF_11973 : STD_LOGIC; 
  signal timer_white_10_CYMUXFAST_11972 : STD_LOGIC; 
  signal timer_white_10_CYAND_11971 : STD_LOGIC; 
  signal timer_white_10_FASTCARRY_11970 : STD_LOGIC; 
  signal timer_white_10_CYMUXG2_11969 : STD_LOGIC; 
  signal timer_white_10_CYMUXF2_11968 : STD_LOGIC; 
  signal timer_white_10_LOGIC_ONE_11967 : STD_LOGIC; 
  signal timer_white_10_CYSELG_11958 : STD_LOGIC; 
  signal timer_white_10_SRINV_11956 : STD_LOGIC; 
  signal timer_white_10_CLKINV_11955 : STD_LOGIC; 
  signal timer_white_10_CEINV_11954 : STD_LOGIC; 
  signal timer_white_12_DXMUX_12057 : STD_LOGIC; 
  signal timer_white_12_XORF_12055 : STD_LOGIC; 
  signal timer_white_12_CYINIT_12054 : STD_LOGIC; 
  signal timer_white_12_DYMUX_12037 : STD_LOGIC; 
  signal timer_white_12_XORG_12035 : STD_LOGIC; 
  signal Mcount_timer_white_cy_12_Q : STD_LOGIC; 
  signal timer_white_12_CYSELF_12033 : STD_LOGIC; 
  signal timer_white_12_CYMUXFAST_12032 : STD_LOGIC; 
  signal timer_white_12_CYAND_12031 : STD_LOGIC; 
  signal timer_white_12_FASTCARRY_12030 : STD_LOGIC; 
  signal timer_white_12_CYMUXG2_12029 : STD_LOGIC; 
  signal timer_white_12_CYMUXF2_12028 : STD_LOGIC; 
  signal timer_white_12_LOGIC_ONE_12027 : STD_LOGIC; 
  signal timer_white_12_CYSELG_12018 : STD_LOGIC; 
  signal timer_white_12_SRINV_12016 : STD_LOGIC; 
  signal timer_white_12_CLKINV_12015 : STD_LOGIC; 
  signal timer_white_12_CEINV_12014 : STD_LOGIC; 
  signal timer_white_14_DXMUX_12117 : STD_LOGIC; 
  signal timer_white_14_XORF_12115 : STD_LOGIC; 
  signal timer_white_14_CYINIT_12114 : STD_LOGIC; 
  signal timer_white_14_DYMUX_12097 : STD_LOGIC; 
  signal timer_white_14_XORG_12095 : STD_LOGIC; 
  signal Mcount_timer_white_cy_14_Q : STD_LOGIC; 
  signal timer_white_14_CYSELF_12093 : STD_LOGIC; 
  signal timer_white_14_CYMUXFAST_12092 : STD_LOGIC; 
  signal timer_white_14_CYAND_12091 : STD_LOGIC; 
  signal timer_white_14_FASTCARRY_12090 : STD_LOGIC; 
  signal timer_white_14_CYMUXG2_12089 : STD_LOGIC; 
  signal timer_white_14_CYMUXF2_12088 : STD_LOGIC; 
  signal timer_white_14_LOGIC_ONE_12087 : STD_LOGIC; 
  signal timer_white_14_CYSELG_12078 : STD_LOGIC; 
  signal timer_white_14_SRINV_12076 : STD_LOGIC; 
  signal timer_white_14_CLKINV_12075 : STD_LOGIC; 
  signal timer_white_14_CEINV_12074 : STD_LOGIC; 
  signal timer_white_16_DXMUX_12177 : STD_LOGIC; 
  signal timer_white_16_XORF_12175 : STD_LOGIC; 
  signal timer_white_16_CYINIT_12174 : STD_LOGIC; 
  signal timer_white_16_DYMUX_12157 : STD_LOGIC; 
  signal timer_white_16_XORG_12155 : STD_LOGIC; 
  signal Mcount_timer_white_cy_16_Q : STD_LOGIC; 
  signal timer_white_16_CYSELF_12153 : STD_LOGIC; 
  signal timer_white_16_CYMUXFAST_12152 : STD_LOGIC; 
  signal timer_white_16_CYAND_12151 : STD_LOGIC; 
  signal timer_white_16_FASTCARRY_12150 : STD_LOGIC; 
  signal timer_white_16_CYMUXG2_12149 : STD_LOGIC; 
  signal timer_white_16_CYMUXF2_12148 : STD_LOGIC; 
  signal timer_white_16_LOGIC_ONE_12147 : STD_LOGIC; 
  signal timer_white_16_CYSELG_12138 : STD_LOGIC; 
  signal timer_white_16_SRINV_12136 : STD_LOGIC; 
  signal timer_white_16_CLKINV_12135 : STD_LOGIC; 
  signal timer_white_16_CEINV_12134 : STD_LOGIC; 
  signal timer_white_18_DXMUX_12237 : STD_LOGIC; 
  signal timer_white_18_XORF_12235 : STD_LOGIC; 
  signal timer_white_18_CYINIT_12234 : STD_LOGIC; 
  signal timer_white_18_DYMUX_12217 : STD_LOGIC; 
  signal timer_white_18_XORG_12215 : STD_LOGIC; 
  signal Mcount_timer_white_cy_18_Q : STD_LOGIC; 
  signal timer_white_18_CYSELF_12213 : STD_LOGIC; 
  signal timer_white_18_CYMUXFAST_12212 : STD_LOGIC; 
  signal timer_white_18_CYAND_12211 : STD_LOGIC; 
  signal timer_white_18_FASTCARRY_12210 : STD_LOGIC; 
  signal timer_white_18_CYMUXG2_12209 : STD_LOGIC; 
  signal timer_white_18_CYMUXF2_12208 : STD_LOGIC; 
  signal timer_white_18_LOGIC_ONE_12207 : STD_LOGIC; 
  signal timer_white_18_CYSELG_12198 : STD_LOGIC; 
  signal timer_white_18_SRINV_12196 : STD_LOGIC; 
  signal timer_white_18_CLKINV_12195 : STD_LOGIC; 
  signal timer_white_18_CEINV_12194 : STD_LOGIC; 
  signal timer_white_20_DXMUX_12297 : STD_LOGIC; 
  signal timer_white_20_XORF_12295 : STD_LOGIC; 
  signal timer_white_20_CYINIT_12294 : STD_LOGIC; 
  signal timer_white_20_DYMUX_12277 : STD_LOGIC; 
  signal timer_white_20_XORG_12275 : STD_LOGIC; 
  signal Mcount_timer_white_cy_20_Q : STD_LOGIC; 
  signal timer_white_20_CYSELF_12273 : STD_LOGIC; 
  signal timer_white_20_CYMUXFAST_12272 : STD_LOGIC; 
  signal timer_white_20_CYAND_12271 : STD_LOGIC; 
  signal timer_white_20_FASTCARRY_12270 : STD_LOGIC; 
  signal timer_white_20_CYMUXG2_12269 : STD_LOGIC; 
  signal timer_white_20_CYMUXF2_12268 : STD_LOGIC; 
  signal timer_white_20_LOGIC_ONE_12267 : STD_LOGIC; 
  signal timer_white_20_CYSELG_12258 : STD_LOGIC; 
  signal timer_white_20_SRINV_12256 : STD_LOGIC; 
  signal timer_white_20_CLKINV_12255 : STD_LOGIC; 
  signal timer_white_20_CEINV_12254 : STD_LOGIC; 
  signal timer_white_22_DXMUX_12357 : STD_LOGIC; 
  signal timer_white_22_XORF_12355 : STD_LOGIC; 
  signal timer_white_22_CYINIT_12354 : STD_LOGIC; 
  signal timer_white_22_DYMUX_12337 : STD_LOGIC; 
  signal timer_white_22_XORG_12335 : STD_LOGIC; 
  signal Mcount_timer_white_cy_22_Q : STD_LOGIC; 
  signal timer_white_22_CYSELF_12333 : STD_LOGIC; 
  signal timer_white_22_CYMUXFAST_12332 : STD_LOGIC; 
  signal timer_white_22_CYAND_12331 : STD_LOGIC; 
  signal timer_white_22_FASTCARRY_12330 : STD_LOGIC; 
  signal timer_white_22_CYMUXG2_12329 : STD_LOGIC; 
  signal timer_white_22_CYMUXF2_12328 : STD_LOGIC; 
  signal timer_white_22_LOGIC_ONE_12327 : STD_LOGIC; 
  signal timer_white_22_CYSELG_12318 : STD_LOGIC; 
  signal timer_white_22_SRINV_12316 : STD_LOGIC; 
  signal timer_white_22_CLKINV_12315 : STD_LOGIC; 
  signal timer_white_22_CEINV_12314 : STD_LOGIC; 
  signal timer_white_24_DXMUX_12417 : STD_LOGIC; 
  signal timer_white_24_XORF_12415 : STD_LOGIC; 
  signal timer_white_24_CYINIT_12414 : STD_LOGIC; 
  signal timer_white_24_DYMUX_12397 : STD_LOGIC; 
  signal timer_white_24_XORG_12395 : STD_LOGIC; 
  signal Mcount_timer_white_cy_24_Q : STD_LOGIC; 
  signal timer_white_24_CYSELF_12393 : STD_LOGIC; 
  signal timer_white_24_CYMUXFAST_12392 : STD_LOGIC; 
  signal timer_white_24_CYAND_12391 : STD_LOGIC; 
  signal timer_white_24_FASTCARRY_12390 : STD_LOGIC; 
  signal timer_white_24_CYMUXG2_12389 : STD_LOGIC; 
  signal timer_white_24_CYMUXF2_12388 : STD_LOGIC; 
  signal timer_white_24_LOGIC_ONE_12387 : STD_LOGIC; 
  signal timer_white_24_CYSELG_12378 : STD_LOGIC; 
  signal timer_white_24_SRINV_12376 : STD_LOGIC; 
  signal timer_white_24_CLKINV_12375 : STD_LOGIC; 
  signal timer_white_24_CEINV_12374 : STD_LOGIC; 
  signal timer_white_26_DXMUX_12477 : STD_LOGIC; 
  signal timer_white_26_XORF_12475 : STD_LOGIC; 
  signal timer_white_26_CYINIT_12474 : STD_LOGIC; 
  signal timer_white_26_DYMUX_12457 : STD_LOGIC; 
  signal timer_white_26_XORG_12455 : STD_LOGIC; 
  signal Mcount_timer_white_cy_26_Q : STD_LOGIC; 
  signal timer_white_26_CYSELF_12453 : STD_LOGIC; 
  signal timer_white_26_CYMUXFAST_12452 : STD_LOGIC; 
  signal timer_white_26_CYAND_12451 : STD_LOGIC; 
  signal timer_white_26_FASTCARRY_12450 : STD_LOGIC; 
  signal timer_white_26_CYMUXG2_12449 : STD_LOGIC; 
  signal timer_white_26_CYMUXF2_12448 : STD_LOGIC; 
  signal timer_white_26_LOGIC_ONE_12447 : STD_LOGIC; 
  signal timer_white_26_CYSELG_12438 : STD_LOGIC; 
  signal timer_white_26_SRINV_12436 : STD_LOGIC; 
  signal timer_white_26_CLKINV_12435 : STD_LOGIC; 
  signal timer_white_26_CEINV_12434 : STD_LOGIC; 
  signal timer_white_28_DXMUX_12537 : STD_LOGIC; 
  signal timer_white_28_XORF_12535 : STD_LOGIC; 
  signal timer_white_28_CYINIT_12534 : STD_LOGIC; 
  signal timer_white_28_DYMUX_12517 : STD_LOGIC; 
  signal timer_white_28_XORG_12515 : STD_LOGIC; 
  signal Mcount_timer_white_cy_28_Q : STD_LOGIC; 
  signal timer_white_28_CYSELF_12513 : STD_LOGIC; 
  signal timer_white_28_CYMUXFAST_12512 : STD_LOGIC; 
  signal timer_white_28_CYAND_12511 : STD_LOGIC; 
  signal timer_white_28_FASTCARRY_12510 : STD_LOGIC; 
  signal timer_white_28_CYMUXG2_12509 : STD_LOGIC; 
  signal timer_white_28_CYMUXF2_12508 : STD_LOGIC; 
  signal timer_white_28_LOGIC_ONE_12507 : STD_LOGIC; 
  signal timer_white_28_CYSELG_12498 : STD_LOGIC; 
  signal timer_white_28_SRINV_12496 : STD_LOGIC; 
  signal timer_white_28_CLKINV_12495 : STD_LOGIC; 
  signal timer_white_28_CEINV_12494 : STD_LOGIC; 
  signal timer_white_30_DXMUX_12590 : STD_LOGIC; 
  signal timer_white_30_XORF_12588 : STD_LOGIC; 
  signal timer_white_30_LOGIC_ONE_12587 : STD_LOGIC; 
  signal timer_white_30_CYINIT_12586 : STD_LOGIC; 
  signal timer_white_30_CYSELF_12577 : STD_LOGIC; 
  signal timer_white_30_DYMUX_12568 : STD_LOGIC; 
  signal timer_white_30_XORG_12566 : STD_LOGIC; 
  signal Mcount_timer_white_cy_30_Q : STD_LOGIC; 
  signal timer_white_30_SRINV_12555 : STD_LOGIC; 
  signal timer_white_30_CLKINV_12554 : STD_LOGIC; 
  signal timer_white_30_CEINV_12553 : STD_LOGIC; 
  signal i_share0000_0_XORF_12632 : STD_LOGIC; 
  signal i_share0000_0_LOGIC_ONE_12631 : STD_LOGIC; 
  signal i_share0000_0_CYINIT_12630 : STD_LOGIC; 
  signal i_share0000_0_CYSELF_12621 : STD_LOGIC; 
  signal i_share0000_0_BXINV_12619 : STD_LOGIC; 
  signal i_share0000_0_XORG_12617 : STD_LOGIC; 
  signal i_share0000_0_CYMUXG_12616 : STD_LOGIC; 
  signal Madd_i_share0000_cy_0_Q : STD_LOGIC; 
  signal i_share0000_0_LOGIC_ZERO_12614 : STD_LOGIC; 
  signal i_share0000_0_CYSELG_12605 : STD_LOGIC; 
  signal i_share0000_0_G : STD_LOGIC; 
  signal i_share0000_2_XORF_12670 : STD_LOGIC; 
  signal i_share0000_2_CYINIT_12669 : STD_LOGIC; 
  signal i_share0000_2_F : STD_LOGIC; 
  signal i_share0000_2_XORG_12658 : STD_LOGIC; 
  signal Madd_i_share0000_cy_2_Q : STD_LOGIC; 
  signal i_share0000_2_CYSELF_12656 : STD_LOGIC; 
  signal i_share0000_2_CYMUXFAST_12655 : STD_LOGIC; 
  signal i_share0000_2_CYAND_12654 : STD_LOGIC; 
  signal i_share0000_2_FASTCARRY_12653 : STD_LOGIC; 
  signal i_share0000_2_CYMUXG2_12652 : STD_LOGIC; 
  signal i_share0000_2_CYMUXF2_12651 : STD_LOGIC; 
  signal i_share0000_2_LOGIC_ZERO_12650 : STD_LOGIC; 
  signal i_share0000_2_CYSELG_12641 : STD_LOGIC; 
  signal i_share0000_2_G : STD_LOGIC; 
  signal i_share0000_4_XORF_12708 : STD_LOGIC; 
  signal i_share0000_4_CYINIT_12707 : STD_LOGIC; 
  signal i_share0000_4_F : STD_LOGIC; 
  signal i_share0000_4_XORG_12696 : STD_LOGIC; 
  signal Madd_i_share0000_cy_4_Q : STD_LOGIC; 
  signal i_share0000_4_CYSELF_12694 : STD_LOGIC; 
  signal i_share0000_4_CYMUXFAST_12693 : STD_LOGIC; 
  signal i_share0000_4_CYAND_12692 : STD_LOGIC; 
  signal i_share0000_4_FASTCARRY_12691 : STD_LOGIC; 
  signal i_share0000_4_CYMUXG2_12690 : STD_LOGIC; 
  signal i_share0000_4_CYMUXF2_12689 : STD_LOGIC; 
  signal i_share0000_4_LOGIC_ZERO_12688 : STD_LOGIC; 
  signal i_share0000_4_CYSELG_12679 : STD_LOGIC; 
  signal i_share0000_4_G : STD_LOGIC; 
  signal i_share0000_6_XORF_12746 : STD_LOGIC; 
  signal i_share0000_6_CYINIT_12745 : STD_LOGIC; 
  signal i_share0000_6_F : STD_LOGIC; 
  signal i_share0000_6_XORG_12734 : STD_LOGIC; 
  signal Madd_i_share0000_cy_6_Q : STD_LOGIC; 
  signal i_share0000_6_CYSELF_12732 : STD_LOGIC; 
  signal i_share0000_6_CYMUXFAST_12731 : STD_LOGIC; 
  signal i_share0000_6_CYAND_12730 : STD_LOGIC; 
  signal i_share0000_6_FASTCARRY_12729 : STD_LOGIC; 
  signal i_share0000_6_CYMUXG2_12728 : STD_LOGIC; 
  signal i_share0000_6_CYMUXF2_12727 : STD_LOGIC; 
  signal i_share0000_6_LOGIC_ZERO_12726 : STD_LOGIC; 
  signal i_share0000_6_CYSELG_12717 : STD_LOGIC; 
  signal i_share0000_6_G : STD_LOGIC; 
  signal i_share0000_8_XORF_12784 : STD_LOGIC; 
  signal i_share0000_8_CYINIT_12783 : STD_LOGIC; 
  signal i_share0000_8_F : STD_LOGIC; 
  signal i_share0000_8_XORG_12772 : STD_LOGIC; 
  signal Madd_i_share0000_cy_8_Q : STD_LOGIC; 
  signal i_share0000_8_CYSELF_12770 : STD_LOGIC; 
  signal i_share0000_8_CYMUXFAST_12769 : STD_LOGIC; 
  signal i_share0000_8_CYAND_12768 : STD_LOGIC; 
  signal i_share0000_8_FASTCARRY_12767 : STD_LOGIC; 
  signal i_share0000_8_CYMUXG2_12766 : STD_LOGIC; 
  signal i_share0000_8_CYMUXF2_12765 : STD_LOGIC; 
  signal i_share0000_8_LOGIC_ZERO_12764 : STD_LOGIC; 
  signal i_share0000_8_CYSELG_12755 : STD_LOGIC; 
  signal i_share0000_8_G : STD_LOGIC; 
  signal i_share0000_10_XORF_12822 : STD_LOGIC; 
  signal i_share0000_10_CYINIT_12821 : STD_LOGIC; 
  signal i_share0000_10_F : STD_LOGIC; 
  signal i_share0000_10_XORG_12810 : STD_LOGIC; 
  signal Madd_i_share0000_cy_10_Q : STD_LOGIC; 
  signal i_share0000_10_CYSELF_12808 : STD_LOGIC; 
  signal i_share0000_10_CYMUXFAST_12807 : STD_LOGIC; 
  signal i_share0000_10_CYAND_12806 : STD_LOGIC; 
  signal i_share0000_10_FASTCARRY_12805 : STD_LOGIC; 
  signal i_share0000_10_CYMUXG2_12804 : STD_LOGIC; 
  signal i_share0000_10_CYMUXF2_12803 : STD_LOGIC; 
  signal i_share0000_10_LOGIC_ZERO_12802 : STD_LOGIC; 
  signal i_share0000_10_CYSELG_12793 : STD_LOGIC; 
  signal i_share0000_10_G : STD_LOGIC; 
  signal i_share0000_12_XORF_12860 : STD_LOGIC; 
  signal i_share0000_12_CYINIT_12859 : STD_LOGIC; 
  signal i_share0000_12_F : STD_LOGIC; 
  signal i_share0000_12_XORG_12848 : STD_LOGIC; 
  signal Madd_i_share0000_cy_12_Q : STD_LOGIC; 
  signal i_share0000_12_CYSELF_12846 : STD_LOGIC; 
  signal i_share0000_12_CYMUXFAST_12845 : STD_LOGIC; 
  signal i_share0000_12_CYAND_12844 : STD_LOGIC; 
  signal i_share0000_12_FASTCARRY_12843 : STD_LOGIC; 
  signal i_share0000_12_CYMUXG2_12842 : STD_LOGIC; 
  signal i_share0000_12_CYMUXF2_12841 : STD_LOGIC; 
  signal i_share0000_12_LOGIC_ZERO_12840 : STD_LOGIC; 
  signal i_share0000_12_CYSELG_12831 : STD_LOGIC; 
  signal i_share0000_12_G : STD_LOGIC; 
  signal i_share0000_14_XORF_12898 : STD_LOGIC; 
  signal i_share0000_14_CYINIT_12897 : STD_LOGIC; 
  signal i_share0000_14_F : STD_LOGIC; 
  signal i_share0000_14_XORG_12886 : STD_LOGIC; 
  signal Madd_i_share0000_cy_14_Q : STD_LOGIC; 
  signal i_share0000_14_CYSELF_12884 : STD_LOGIC; 
  signal i_share0000_14_CYMUXFAST_12883 : STD_LOGIC; 
  signal i_share0000_14_CYAND_12882 : STD_LOGIC; 
  signal i_share0000_14_FASTCARRY_12881 : STD_LOGIC; 
  signal i_share0000_14_CYMUXG2_12880 : STD_LOGIC; 
  signal i_share0000_14_CYMUXF2_12879 : STD_LOGIC; 
  signal i_share0000_14_LOGIC_ZERO_12878 : STD_LOGIC; 
  signal i_share0000_14_CYSELG_12869 : STD_LOGIC; 
  signal i_share0000_14_G : STD_LOGIC; 
  signal i_share0000_16_XORF_12936 : STD_LOGIC; 
  signal i_share0000_16_CYINIT_12935 : STD_LOGIC; 
  signal i_share0000_16_F : STD_LOGIC; 
  signal i_share0000_16_XORG_12924 : STD_LOGIC; 
  signal Madd_i_share0000_cy_16_Q : STD_LOGIC; 
  signal i_share0000_16_CYSELF_12922 : STD_LOGIC; 
  signal i_share0000_16_CYMUXFAST_12921 : STD_LOGIC; 
  signal i_share0000_16_CYAND_12920 : STD_LOGIC; 
  signal i_share0000_16_FASTCARRY_12919 : STD_LOGIC; 
  signal i_share0000_16_CYMUXG2_12918 : STD_LOGIC; 
  signal i_share0000_16_CYMUXF2_12917 : STD_LOGIC; 
  signal i_share0000_16_LOGIC_ZERO_12916 : STD_LOGIC; 
  signal i_share0000_16_CYSELG_12907 : STD_LOGIC; 
  signal i_share0000_16_G : STD_LOGIC; 
  signal i_share0000_18_XORF_12967 : STD_LOGIC; 
  signal i_share0000_18_LOGIC_ZERO_12966 : STD_LOGIC; 
  signal i_share0000_18_CYINIT_12965 : STD_LOGIC; 
  signal i_share0000_18_CYSELF_12956 : STD_LOGIC; 
  signal i_share0000_18_F : STD_LOGIC; 
  signal i_share0000_18_XORG_12953 : STD_LOGIC; 
  signal Madd_i_share0000_cy_18_Q : STD_LOGIC; 
  signal i_19_rt_12950 : STD_LOGIC; 
  signal Result_0_2_XORF_13003 : STD_LOGIC; 
  signal Result_0_2_LOGIC_ZERO_13002 : STD_LOGIC; 
  signal Result_0_2_CYINIT_13001 : STD_LOGIC; 
  signal Result_0_2_CYSELF_12992 : STD_LOGIC; 
  signal Result_0_2_F : STD_LOGIC; 
  signal Result_0_2_BXINV_12990 : STD_LOGIC; 
  signal Result_0_2_XORG_12988 : STD_LOGIC; 
  signal Result_0_2_CYMUXG_12987 : STD_LOGIC; 
  signal Mcount_black1_min_cy_0_Q : STD_LOGIC; 
  signal Result_0_2_LOGIC_ONE_12985 : STD_LOGIC; 
  signal Result_0_2_CYSELG_12976 : STD_LOGIC; 
  signal Result_2_2_XORF_13041 : STD_LOGIC; 
  signal Result_2_2_CYINIT_13040 : STD_LOGIC; 
  signal Result_2_2_XORG_13029 : STD_LOGIC; 
  signal Mcount_black1_min_cy_2_Q : STD_LOGIC; 
  signal Result_2_2_CYSELF_13027 : STD_LOGIC; 
  signal Result_2_2_CYMUXFAST_13026 : STD_LOGIC; 
  signal Result_2_2_CYAND_13025 : STD_LOGIC; 
  signal Result_2_2_FASTCARRY_13024 : STD_LOGIC; 
  signal Result_2_2_CYMUXG2_13023 : STD_LOGIC; 
  signal Result_2_2_CYMUXF2_13022 : STD_LOGIC; 
  signal Result_2_2_LOGIC_ONE_13021 : STD_LOGIC; 
  signal Result_2_2_CYSELG_13012 : STD_LOGIC; 
  signal Result_4_2_XORF_13079 : STD_LOGIC; 
  signal Result_4_2_CYINIT_13078 : STD_LOGIC; 
  signal Result_4_2_XORG_13067 : STD_LOGIC; 
  signal Mcount_black1_min_cy_4_Q : STD_LOGIC; 
  signal Result_4_2_CYSELF_13065 : STD_LOGIC; 
  signal Result_4_2_CYMUXFAST_13064 : STD_LOGIC; 
  signal Result_4_2_CYAND_13063 : STD_LOGIC; 
  signal Result_4_2_FASTCARRY_13062 : STD_LOGIC; 
  signal Result_4_2_CYMUXG2_13061 : STD_LOGIC; 
  signal Result_4_2_CYMUXF2_13060 : STD_LOGIC; 
  signal Result_4_2_LOGIC_ONE_13059 : STD_LOGIC; 
  signal Result_4_2_CYSELG_13050 : STD_LOGIC; 
  signal Result_6_2_XORF_13117 : STD_LOGIC; 
  signal Result_6_2_CYINIT_13116 : STD_LOGIC; 
  signal Result_6_2_XORG_13105 : STD_LOGIC; 
  signal Mcount_black1_min_cy_6_Q : STD_LOGIC; 
  signal Result_6_2_CYSELF_13103 : STD_LOGIC; 
  signal Result_6_2_CYMUXFAST_13102 : STD_LOGIC; 
  signal Result_6_2_CYAND_13101 : STD_LOGIC; 
  signal Result_6_2_FASTCARRY_13100 : STD_LOGIC; 
  signal Result_6_2_CYMUXG2_13099 : STD_LOGIC; 
  signal Result_6_2_CYMUXF2_13098 : STD_LOGIC; 
  signal Result_6_2_LOGIC_ONE_13097 : STD_LOGIC; 
  signal Result_6_2_CYSELG_13088 : STD_LOGIC; 
  signal Result_8_2_XORF_13155 : STD_LOGIC; 
  signal Result_8_2_CYINIT_13154 : STD_LOGIC; 
  signal Result_8_2_XORG_13143 : STD_LOGIC; 
  signal Mcount_black1_min_cy_8_Q : STD_LOGIC; 
  signal Result_8_2_CYSELF_13141 : STD_LOGIC; 
  signal Result_8_2_CYMUXFAST_13140 : STD_LOGIC; 
  signal Result_8_2_CYAND_13139 : STD_LOGIC; 
  signal Result_8_2_FASTCARRY_13138 : STD_LOGIC; 
  signal Result_8_2_CYMUXG2_13137 : STD_LOGIC; 
  signal Result_8_2_CYMUXF2_13136 : STD_LOGIC; 
  signal Result_8_2_LOGIC_ONE_13135 : STD_LOGIC; 
  signal Result_8_2_CYSELG_13126 : STD_LOGIC; 
  signal Result_10_2_XORF_13193 : STD_LOGIC; 
  signal Result_10_2_CYINIT_13192 : STD_LOGIC; 
  signal Result_10_2_XORG_13181 : STD_LOGIC; 
  signal Mcount_black1_min_cy_10_Q : STD_LOGIC; 
  signal Result_10_2_CYSELF_13179 : STD_LOGIC; 
  signal Result_10_2_CYMUXFAST_13178 : STD_LOGIC; 
  signal Result_10_2_CYAND_13177 : STD_LOGIC; 
  signal Result_10_2_FASTCARRY_13176 : STD_LOGIC; 
  signal Result_10_2_CYMUXG2_13175 : STD_LOGIC; 
  signal Result_10_2_CYMUXF2_13174 : STD_LOGIC; 
  signal Result_10_2_LOGIC_ONE_13173 : STD_LOGIC; 
  signal Result_10_2_CYSELG_13164 : STD_LOGIC; 
  signal Result_12_2_XORF_13231 : STD_LOGIC; 
  signal Result_12_2_CYINIT_13230 : STD_LOGIC; 
  signal Result_12_2_XORG_13219 : STD_LOGIC; 
  signal Mcount_black1_min_cy_12_Q : STD_LOGIC; 
  signal Result_12_2_CYSELF_13217 : STD_LOGIC; 
  signal Result_12_2_CYMUXFAST_13216 : STD_LOGIC; 
  signal Result_12_2_CYAND_13215 : STD_LOGIC; 
  signal Result_12_2_FASTCARRY_13214 : STD_LOGIC; 
  signal Result_12_2_CYMUXG2_13213 : STD_LOGIC; 
  signal Result_12_2_CYMUXF2_13212 : STD_LOGIC; 
  signal Result_12_2_LOGIC_ONE_13211 : STD_LOGIC; 
  signal Result_12_2_CYSELG_13202 : STD_LOGIC; 
  signal Result_14_2_XORF_13269 : STD_LOGIC; 
  signal Result_14_2_CYINIT_13268 : STD_LOGIC; 
  signal Result_14_2_XORG_13257 : STD_LOGIC; 
  signal Mcount_black1_min_cy_14_Q : STD_LOGIC; 
  signal Result_14_2_CYSELF_13255 : STD_LOGIC; 
  signal Result_14_2_CYMUXFAST_13254 : STD_LOGIC; 
  signal Result_14_2_CYAND_13253 : STD_LOGIC; 
  signal Result_14_2_FASTCARRY_13252 : STD_LOGIC; 
  signal Result_14_2_CYMUXG2_13251 : STD_LOGIC; 
  signal Result_14_2_CYMUXF2_13250 : STD_LOGIC; 
  signal Result_14_2_LOGIC_ONE_13249 : STD_LOGIC; 
  signal Result_14_2_CYSELG_13240 : STD_LOGIC; 
  signal Result_16_2_XORF_13307 : STD_LOGIC; 
  signal Result_16_2_CYINIT_13306 : STD_LOGIC; 
  signal Result_16_2_XORG_13295 : STD_LOGIC; 
  signal Mcount_black1_min_cy_16_Q : STD_LOGIC; 
  signal Result_16_2_CYSELF_13293 : STD_LOGIC; 
  signal Result_16_2_CYMUXFAST_13292 : STD_LOGIC; 
  signal Result_16_2_CYAND_13291 : STD_LOGIC; 
  signal Result_16_2_FASTCARRY_13290 : STD_LOGIC; 
  signal Result_16_2_CYMUXG2_13289 : STD_LOGIC; 
  signal Result_16_2_CYMUXF2_13288 : STD_LOGIC; 
  signal Result_16_2_LOGIC_ONE_13287 : STD_LOGIC; 
  signal Result_16_2_CYSELG_13278 : STD_LOGIC; 
  signal Result_18_2_XORF_13345 : STD_LOGIC; 
  signal Result_18_2_CYINIT_13344 : STD_LOGIC; 
  signal Result_18_2_XORG_13333 : STD_LOGIC; 
  signal Mcount_black1_min_cy_18_Q : STD_LOGIC; 
  signal Result_18_2_CYSELF_13331 : STD_LOGIC; 
  signal Result_18_2_CYMUXFAST_13330 : STD_LOGIC; 
  signal Result_18_2_CYAND_13329 : STD_LOGIC; 
  signal Result_18_2_FASTCARRY_13328 : STD_LOGIC; 
  signal Result_18_2_CYMUXG2_13327 : STD_LOGIC; 
  signal Result_18_2_CYMUXF2_13326 : STD_LOGIC; 
  signal Result_18_2_LOGIC_ONE_13325 : STD_LOGIC; 
  signal Result_18_2_CYSELG_13316 : STD_LOGIC; 
  signal Result_20_2_XORF_13383 : STD_LOGIC; 
  signal Result_20_2_CYINIT_13382 : STD_LOGIC; 
  signal Result_20_2_XORG_13371 : STD_LOGIC; 
  signal Mcount_black1_min_cy_20_Q : STD_LOGIC; 
  signal Result_20_2_CYSELF_13369 : STD_LOGIC; 
  signal Result_20_2_CYMUXFAST_13368 : STD_LOGIC; 
  signal Result_20_2_CYAND_13367 : STD_LOGIC; 
  signal Result_20_2_FASTCARRY_13366 : STD_LOGIC; 
  signal Result_20_2_CYMUXG2_13365 : STD_LOGIC; 
  signal Result_20_2_CYMUXF2_13364 : STD_LOGIC; 
  signal Result_20_2_LOGIC_ONE_13363 : STD_LOGIC; 
  signal Result_20_2_CYSELG_13354 : STD_LOGIC; 
  signal Result_22_2_XORF_13421 : STD_LOGIC; 
  signal Result_22_2_CYINIT_13420 : STD_LOGIC; 
  signal Result_22_2_XORG_13409 : STD_LOGIC; 
  signal Mcount_black1_min_cy_22_Q : STD_LOGIC; 
  signal Result_22_2_CYSELF_13407 : STD_LOGIC; 
  signal Result_22_2_CYMUXFAST_13406 : STD_LOGIC; 
  signal Result_22_2_CYAND_13405 : STD_LOGIC; 
  signal Result_22_2_FASTCARRY_13404 : STD_LOGIC; 
  signal Result_22_2_CYMUXG2_13403 : STD_LOGIC; 
  signal Result_22_2_CYMUXF2_13402 : STD_LOGIC; 
  signal Result_22_2_LOGIC_ONE_13401 : STD_LOGIC; 
  signal Result_22_2_CYSELG_13392 : STD_LOGIC; 
  signal Result_24_2_XORF_13459 : STD_LOGIC; 
  signal Result_24_2_CYINIT_13458 : STD_LOGIC; 
  signal Result_24_2_XORG_13447 : STD_LOGIC; 
  signal Mcount_black1_min_cy_24_Q : STD_LOGIC; 
  signal Result_24_2_CYSELF_13445 : STD_LOGIC; 
  signal Result_24_2_CYMUXFAST_13444 : STD_LOGIC; 
  signal Result_24_2_CYAND_13443 : STD_LOGIC; 
  signal Result_24_2_FASTCARRY_13442 : STD_LOGIC; 
  signal Result_24_2_CYMUXG2_13441 : STD_LOGIC; 
  signal Result_24_2_CYMUXF2_13440 : STD_LOGIC; 
  signal Result_24_2_LOGIC_ONE_13439 : STD_LOGIC; 
  signal Result_24_2_CYSELG_13430 : STD_LOGIC; 
  signal Result_26_2_XORF_13497 : STD_LOGIC; 
  signal Result_26_2_CYINIT_13496 : STD_LOGIC; 
  signal Result_26_2_XORG_13485 : STD_LOGIC; 
  signal Mcount_black1_min_cy_26_Q : STD_LOGIC; 
  signal Result_26_2_CYSELF_13483 : STD_LOGIC; 
  signal Result_26_2_CYMUXFAST_13482 : STD_LOGIC; 
  signal Result_26_2_CYAND_13481 : STD_LOGIC; 
  signal Result_26_2_FASTCARRY_13480 : STD_LOGIC; 
  signal Result_26_2_CYMUXG2_13479 : STD_LOGIC; 
  signal Result_26_2_CYMUXF2_13478 : STD_LOGIC; 
  signal Result_26_2_LOGIC_ONE_13477 : STD_LOGIC; 
  signal Result_26_2_CYSELG_13468 : STD_LOGIC; 
  signal Result_28_2_XORF_13535 : STD_LOGIC; 
  signal Result_28_2_CYINIT_13534 : STD_LOGIC; 
  signal Result_28_2_XORG_13523 : STD_LOGIC; 
  signal Mcount_black1_min_cy_28_Q : STD_LOGIC; 
  signal Result_28_2_CYSELF_13521 : STD_LOGIC; 
  signal Result_28_2_CYMUXFAST_13520 : STD_LOGIC; 
  signal Result_28_2_CYAND_13519 : STD_LOGIC; 
  signal Result_28_2_FASTCARRY_13518 : STD_LOGIC; 
  signal Result_28_2_CYMUXG2_13517 : STD_LOGIC; 
  signal Result_28_2_CYMUXF2_13516 : STD_LOGIC; 
  signal Result_28_2_LOGIC_ONE_13515 : STD_LOGIC; 
  signal Result_28_2_CYSELG_13506 : STD_LOGIC; 
  signal Result_30_2_XORF_13566 : STD_LOGIC; 
  signal Result_30_2_LOGIC_ONE_13565 : STD_LOGIC; 
  signal Result_30_2_CYINIT_13564 : STD_LOGIC; 
  signal Result_30_2_CYSELF_13555 : STD_LOGIC; 
  signal Result_30_2_XORG_13552 : STD_LOGIC; 
  signal Mcount_black1_min_cy_30_Q : STD_LOGIC; 
  signal Result_0_3_XORF_13602 : STD_LOGIC; 
  signal Result_0_3_LOGIC_ONE_13601 : STD_LOGIC; 
  signal Result_0_3_CYINIT_13600 : STD_LOGIC; 
  signal Result_0_3_CYSELF_13591 : STD_LOGIC; 
  signal Result_0_3_BXINV_13589 : STD_LOGIC; 
  signal Result_0_3_XORG_13587 : STD_LOGIC; 
  signal Result_0_3_CYMUXG_13586 : STD_LOGIC; 
  signal Mcount_count_cy_0_Q : STD_LOGIC; 
  signal Result_0_3_LOGIC_ZERO_13584 : STD_LOGIC; 
  signal Result_0_3_CYSELG_13575 : STD_LOGIC; 
  signal Result_0_3_G : STD_LOGIC; 
  signal Result_2_3_XORF_13640 : STD_LOGIC; 
  signal Result_2_3_CYINIT_13639 : STD_LOGIC; 
  signal Result_2_3_F : STD_LOGIC; 
  signal Result_2_3_XORG_13628 : STD_LOGIC; 
  signal Mcount_count_cy_2_Q : STD_LOGIC; 
  signal Result_2_3_CYSELF_13626 : STD_LOGIC; 
  signal Result_2_3_CYMUXFAST_13625 : STD_LOGIC; 
  signal Result_2_3_CYAND_13624 : STD_LOGIC; 
  signal Result_2_3_FASTCARRY_13623 : STD_LOGIC; 
  signal Result_2_3_CYMUXG2_13622 : STD_LOGIC; 
  signal Result_2_3_CYMUXF2_13621 : STD_LOGIC; 
  signal Result_2_3_LOGIC_ZERO_13620 : STD_LOGIC; 
  signal Result_2_3_CYSELG_13611 : STD_LOGIC; 
  signal Result_2_3_G : STD_LOGIC; 
  signal Result_4_3_XORF_13678 : STD_LOGIC; 
  signal Result_4_3_CYINIT_13677 : STD_LOGIC; 
  signal Result_4_3_F : STD_LOGIC; 
  signal Result_4_3_XORG_13666 : STD_LOGIC; 
  signal Mcount_count_cy_4_Q : STD_LOGIC; 
  signal Result_4_3_CYSELF_13664 : STD_LOGIC; 
  signal Result_4_3_CYMUXFAST_13663 : STD_LOGIC; 
  signal Result_4_3_CYAND_13662 : STD_LOGIC; 
  signal Result_4_3_FASTCARRY_13661 : STD_LOGIC; 
  signal Result_4_3_CYMUXG2_13660 : STD_LOGIC; 
  signal Result_4_3_CYMUXF2_13659 : STD_LOGIC; 
  signal Result_4_3_LOGIC_ZERO_13658 : STD_LOGIC; 
  signal Result_4_3_CYSELG_13649 : STD_LOGIC; 
  signal Result_4_3_G : STD_LOGIC; 
  signal Result_6_3_XORF_13716 : STD_LOGIC; 
  signal Result_6_3_CYINIT_13715 : STD_LOGIC; 
  signal Result_6_3_F : STD_LOGIC; 
  signal Result_6_3_XORG_13704 : STD_LOGIC; 
  signal Mcount_count_cy_6_Q : STD_LOGIC; 
  signal Result_6_3_CYSELF_13702 : STD_LOGIC; 
  signal Result_6_3_CYMUXFAST_13701 : STD_LOGIC; 
  signal Result_6_3_CYAND_13700 : STD_LOGIC; 
  signal Result_6_3_FASTCARRY_13699 : STD_LOGIC; 
  signal Result_6_3_CYMUXG2_13698 : STD_LOGIC; 
  signal Result_6_3_CYMUXF2_13697 : STD_LOGIC; 
  signal Result_6_3_LOGIC_ZERO_13696 : STD_LOGIC; 
  signal Result_6_3_CYSELG_13687 : STD_LOGIC; 
  signal Result_6_3_G : STD_LOGIC; 
  signal Result_8_3_XORF_13754 : STD_LOGIC; 
  signal Result_8_3_CYINIT_13753 : STD_LOGIC; 
  signal Result_8_3_F : STD_LOGIC; 
  signal Result_8_3_XORG_13742 : STD_LOGIC; 
  signal Mcount_count_cy_8_Q : STD_LOGIC; 
  signal Result_8_3_CYSELF_13740 : STD_LOGIC; 
  signal Result_8_3_CYMUXFAST_13739 : STD_LOGIC; 
  signal Result_8_3_CYAND_13738 : STD_LOGIC; 
  signal Result_8_3_FASTCARRY_13737 : STD_LOGIC; 
  signal Result_8_3_CYMUXG2_13736 : STD_LOGIC; 
  signal Result_8_3_CYMUXF2_13735 : STD_LOGIC; 
  signal Result_8_3_LOGIC_ZERO_13734 : STD_LOGIC; 
  signal Result_8_3_CYSELG_13725 : STD_LOGIC; 
  signal Result_8_3_G : STD_LOGIC; 
  signal Result_10_3_XORF_13792 : STD_LOGIC; 
  signal Result_10_3_CYINIT_13791 : STD_LOGIC; 
  signal Result_10_3_F : STD_LOGIC; 
  signal Result_10_3_XORG_13780 : STD_LOGIC; 
  signal Mcount_count_cy_10_Q : STD_LOGIC; 
  signal Result_10_3_CYSELF_13778 : STD_LOGIC; 
  signal Result_10_3_CYMUXFAST_13777 : STD_LOGIC; 
  signal Result_10_3_CYAND_13776 : STD_LOGIC; 
  signal Result_10_3_FASTCARRY_13775 : STD_LOGIC; 
  signal Result_10_3_CYMUXG2_13774 : STD_LOGIC; 
  signal Result_10_3_CYMUXF2_13773 : STD_LOGIC; 
  signal Result_10_3_LOGIC_ZERO_13772 : STD_LOGIC; 
  signal Result_10_3_CYSELG_13763 : STD_LOGIC; 
  signal Result_10_3_G : STD_LOGIC; 
  signal Result_12_3_XORF_13830 : STD_LOGIC; 
  signal Result_12_3_CYINIT_13829 : STD_LOGIC; 
  signal Result_12_3_F : STD_LOGIC; 
  signal Result_12_3_XORG_13818 : STD_LOGIC; 
  signal Mcount_count_cy_12_Q : STD_LOGIC; 
  signal Result_12_3_CYSELF_13816 : STD_LOGIC; 
  signal Result_12_3_CYMUXFAST_13815 : STD_LOGIC; 
  signal Result_12_3_CYAND_13814 : STD_LOGIC; 
  signal Result_12_3_FASTCARRY_13813 : STD_LOGIC; 
  signal Result_12_3_CYMUXG2_13812 : STD_LOGIC; 
  signal Result_12_3_CYMUXF2_13811 : STD_LOGIC; 
  signal Result_12_3_LOGIC_ZERO_13810 : STD_LOGIC; 
  signal Result_12_3_CYSELG_13801 : STD_LOGIC; 
  signal Result_12_3_G : STD_LOGIC; 
  signal Result_14_3_XORF_13868 : STD_LOGIC; 
  signal Result_14_3_CYINIT_13867 : STD_LOGIC; 
  signal Result_14_3_F : STD_LOGIC; 
  signal Result_14_3_XORG_13856 : STD_LOGIC; 
  signal Mcount_count_cy_14_Q : STD_LOGIC; 
  signal Result_14_3_CYSELF_13854 : STD_LOGIC; 
  signal Result_14_3_CYMUXFAST_13853 : STD_LOGIC; 
  signal Result_14_3_CYAND_13852 : STD_LOGIC; 
  signal Result_14_3_FASTCARRY_13851 : STD_LOGIC; 
  signal Result_14_3_CYMUXG2_13850 : STD_LOGIC; 
  signal Result_14_3_CYMUXF2_13849 : STD_LOGIC; 
  signal Result_14_3_LOGIC_ZERO_13848 : STD_LOGIC; 
  signal Result_14_3_CYSELG_13839 : STD_LOGIC; 
  signal Result_14_3_G : STD_LOGIC; 
  signal Result_16_3_XORF_13906 : STD_LOGIC; 
  signal Result_16_3_CYINIT_13905 : STD_LOGIC; 
  signal Result_16_3_F : STD_LOGIC; 
  signal Result_16_3_XORG_13894 : STD_LOGIC; 
  signal Mcount_count_cy_16_Q : STD_LOGIC; 
  signal Result_16_3_CYSELF_13892 : STD_LOGIC; 
  signal Result_16_3_CYMUXFAST_13891 : STD_LOGIC; 
  signal Result_16_3_CYAND_13890 : STD_LOGIC; 
  signal Result_16_3_FASTCARRY_13889 : STD_LOGIC; 
  signal Result_16_3_CYMUXG2_13888 : STD_LOGIC; 
  signal Result_16_3_CYMUXF2_13887 : STD_LOGIC; 
  signal Result_16_3_LOGIC_ZERO_13886 : STD_LOGIC; 
  signal Result_16_3_CYSELG_13877 : STD_LOGIC; 
  signal Result_16_3_G : STD_LOGIC; 
  signal Result_18_3_XORF_13944 : STD_LOGIC; 
  signal Result_18_3_CYINIT_13943 : STD_LOGIC; 
  signal Result_18_3_F : STD_LOGIC; 
  signal Result_18_3_XORG_13932 : STD_LOGIC; 
  signal Mcount_count_cy_18_Q : STD_LOGIC; 
  signal Result_18_3_CYSELF_13930 : STD_LOGIC; 
  signal Result_18_3_CYMUXFAST_13929 : STD_LOGIC; 
  signal Result_18_3_CYAND_13928 : STD_LOGIC; 
  signal Result_18_3_FASTCARRY_13927 : STD_LOGIC; 
  signal Result_18_3_CYMUXG2_13926 : STD_LOGIC; 
  signal Result_18_3_CYMUXF2_13925 : STD_LOGIC; 
  signal Result_18_3_LOGIC_ZERO_13924 : STD_LOGIC; 
  signal Result_18_3_CYSELG_13915 : STD_LOGIC; 
  signal Result_18_3_G : STD_LOGIC; 
  signal Result_20_3_XORF_13982 : STD_LOGIC; 
  signal Result_20_3_CYINIT_13981 : STD_LOGIC; 
  signal Result_20_3_F : STD_LOGIC; 
  signal Result_20_3_XORG_13970 : STD_LOGIC; 
  signal Mcount_count_cy_20_Q : STD_LOGIC; 
  signal Result_20_3_CYSELF_13968 : STD_LOGIC; 
  signal Result_20_3_CYMUXFAST_13967 : STD_LOGIC; 
  signal Result_20_3_CYAND_13966 : STD_LOGIC; 
  signal Result_20_3_FASTCARRY_13965 : STD_LOGIC; 
  signal Result_20_3_CYMUXG2_13964 : STD_LOGIC; 
  signal Result_20_3_CYMUXF2_13963 : STD_LOGIC; 
  signal Result_20_3_LOGIC_ZERO_13962 : STD_LOGIC; 
  signal Result_20_3_CYSELG_13953 : STD_LOGIC; 
  signal Result_20_3_G : STD_LOGIC; 
  signal Result_22_3_XORF_14020 : STD_LOGIC; 
  signal Result_22_3_CYINIT_14019 : STD_LOGIC; 
  signal Result_22_3_F : STD_LOGIC; 
  signal Result_22_3_XORG_14008 : STD_LOGIC; 
  signal Mcount_count_cy_22_Q : STD_LOGIC; 
  signal Result_22_3_CYSELF_14006 : STD_LOGIC; 
  signal Result_22_3_CYMUXFAST_14005 : STD_LOGIC; 
  signal Result_22_3_CYAND_14004 : STD_LOGIC; 
  signal Result_22_3_FASTCARRY_14003 : STD_LOGIC; 
  signal Result_22_3_CYMUXG2_14002 : STD_LOGIC; 
  signal Result_22_3_CYMUXF2_14001 : STD_LOGIC; 
  signal Result_22_3_LOGIC_ZERO_14000 : STD_LOGIC; 
  signal Result_22_3_CYSELG_13991 : STD_LOGIC; 
  signal Result_22_3_G : STD_LOGIC; 
  signal Result_24_3_XORF_14058 : STD_LOGIC; 
  signal Result_24_3_CYINIT_14057 : STD_LOGIC; 
  signal Result_24_3_F : STD_LOGIC; 
  signal Result_24_3_XORG_14046 : STD_LOGIC; 
  signal Mcount_count_cy_24_Q : STD_LOGIC; 
  signal Result_24_3_CYSELF_14044 : STD_LOGIC; 
  signal Result_24_3_CYMUXFAST_14043 : STD_LOGIC; 
  signal Result_24_3_CYAND_14042 : STD_LOGIC; 
  signal Result_24_3_FASTCARRY_14041 : STD_LOGIC; 
  signal Result_24_3_CYMUXG2_14040 : STD_LOGIC; 
  signal Result_24_3_CYMUXF2_14039 : STD_LOGIC; 
  signal Result_24_3_LOGIC_ZERO_14038 : STD_LOGIC; 
  signal Result_24_3_CYSELG_14029 : STD_LOGIC; 
  signal Result_24_3_G : STD_LOGIC; 
  signal Result_26_3_XORF_14096 : STD_LOGIC; 
  signal Result_26_3_CYINIT_14095 : STD_LOGIC; 
  signal Result_26_3_F : STD_LOGIC; 
  signal Result_26_3_XORG_14084 : STD_LOGIC; 
  signal Mcount_count_cy_26_Q : STD_LOGIC; 
  signal Result_26_3_CYSELF_14082 : STD_LOGIC; 
  signal Result_26_3_CYMUXFAST_14081 : STD_LOGIC; 
  signal Result_26_3_CYAND_14080 : STD_LOGIC; 
  signal Result_26_3_FASTCARRY_14079 : STD_LOGIC; 
  signal Result_26_3_CYMUXG2_14078 : STD_LOGIC; 
  signal Result_26_3_CYMUXF2_14077 : STD_LOGIC; 
  signal Result_26_3_LOGIC_ZERO_14076 : STD_LOGIC; 
  signal Result_26_3_CYSELG_14067 : STD_LOGIC; 
  signal Result_26_3_G : STD_LOGIC; 
  signal Result_28_3_XORF_14134 : STD_LOGIC; 
  signal Result_28_3_CYINIT_14133 : STD_LOGIC; 
  signal Result_28_3_F : STD_LOGIC; 
  signal Result_28_3_XORG_14122 : STD_LOGIC; 
  signal Mcount_count_cy_28_Q : STD_LOGIC; 
  signal Result_28_3_CYSELF_14120 : STD_LOGIC; 
  signal Result_28_3_CYMUXFAST_14119 : STD_LOGIC; 
  signal Result_28_3_CYAND_14118 : STD_LOGIC; 
  signal Result_28_3_FASTCARRY_14117 : STD_LOGIC; 
  signal Result_28_3_CYMUXG2_14116 : STD_LOGIC; 
  signal Result_28_3_CYMUXF2_14115 : STD_LOGIC; 
  signal Result_28_3_LOGIC_ZERO_14114 : STD_LOGIC; 
  signal Result_28_3_CYSELG_14105 : STD_LOGIC; 
  signal Result_28_3_G : STD_LOGIC; 
  signal Result_30_3_XORF_14165 : STD_LOGIC; 
  signal Result_30_3_LOGIC_ZERO_14164 : STD_LOGIC; 
  signal Result_30_3_CYINIT_14163 : STD_LOGIC; 
  signal Result_30_3_CYSELF_14154 : STD_LOGIC; 
  signal Result_30_3_F : STD_LOGIC; 
  signal Result_30_3_XORG_14151 : STD_LOGIC; 
  signal Mcount_count_cy_30_Q : STD_LOGIC; 
  signal count_31_rt_14148 : STD_LOGIC; 
  signal i3_or0000_wg_cy_1_CYINIT_14195 : STD_LOGIC; 
  signal i3_or0000_wg_cy_1_CYSELF_14188 : STD_LOGIC; 
  signal i3_or0000_wg_cy_1_BXINV_14186 : STD_LOGIC; 
  signal i3_or0000_wg_cy_1_CYMUXG_14185 : STD_LOGIC; 
  signal i3_or0000_wg_cy_1_LOGIC_ONE_14183 : STD_LOGIC; 
  signal i3_or0000_wg_cy_1_CYSELG_14177 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_CYSELF_14219 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_CYMUXFAST_14218 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_CYAND_14217 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_FASTCARRY_14216 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_CYMUXG2_14215 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_CYMUXF2_14214 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_LOGIC_ONE_14213 : STD_LOGIC; 
  signal i3_or0000_wg_cy_3_CYSELG_14207 : STD_LOGIC; 
  signal tx_init_LOGIC_ONE_14252 : STD_LOGIC; 
  signal tx_init_CYINIT_14251 : STD_LOGIC; 
  signal tx_init_CYSELF_14245 : STD_LOGIC; 
  signal tx_init : STD_LOGIC; 
  signal Result_0_7_XORF_14287 : STD_LOGIC; 
  signal Result_0_7_LOGIC_ZERO_14286 : STD_LOGIC; 
  signal Result_0_7_CYINIT_14285 : STD_LOGIC; 
  signal Result_0_7_CYSELF_14276 : STD_LOGIC; 
  signal Result_0_7_F : STD_LOGIC; 
  signal Result_0_7_BXINV_14274 : STD_LOGIC; 
  signal Result_0_7_XORG_14272 : STD_LOGIC; 
  signal Result_0_7_CYMUXG_14271 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_0_Q : STD_LOGIC; 
  signal Result_0_7_LOGIC_ONE_14269 : STD_LOGIC; 
  signal Result_0_7_CYSELG_14260 : STD_LOGIC; 
  signal Result_2_7_XORF_14325 : STD_LOGIC; 
  signal Result_2_7_CYINIT_14324 : STD_LOGIC; 
  signal Result_2_7_XORG_14313 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_2_Q : STD_LOGIC; 
  signal Result_2_7_CYSELF_14311 : STD_LOGIC; 
  signal Result_2_7_CYMUXFAST_14310 : STD_LOGIC; 
  signal Result_2_7_CYAND_14309 : STD_LOGIC; 
  signal Result_2_7_FASTCARRY_14308 : STD_LOGIC; 
  signal Result_2_7_CYMUXG2_14307 : STD_LOGIC; 
  signal Result_2_7_CYMUXF2_14306 : STD_LOGIC; 
  signal Result_2_7_LOGIC_ONE_14305 : STD_LOGIC; 
  signal Result_2_7_CYSELG_14296 : STD_LOGIC; 
  signal Result_4_7_XORF_14363 : STD_LOGIC; 
  signal Result_4_7_CYINIT_14362 : STD_LOGIC; 
  signal Result_4_7_XORG_14351 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_4_Q : STD_LOGIC; 
  signal Result_4_7_CYSELF_14349 : STD_LOGIC; 
  signal Result_4_7_CYMUXFAST_14348 : STD_LOGIC; 
  signal Result_4_7_CYAND_14347 : STD_LOGIC; 
  signal Result_4_7_FASTCARRY_14346 : STD_LOGIC; 
  signal Result_4_7_CYMUXG2_14345 : STD_LOGIC; 
  signal Result_4_7_CYMUXF2_14344 : STD_LOGIC; 
  signal Result_4_7_LOGIC_ONE_14343 : STD_LOGIC; 
  signal Result_4_7_CYSELG_14334 : STD_LOGIC; 
  signal Result_6_7_XORF_14401 : STD_LOGIC; 
  signal Result_6_7_CYINIT_14400 : STD_LOGIC; 
  signal Result_6_7_XORG_14389 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_6_Q : STD_LOGIC; 
  signal Result_6_7_CYSELF_14387 : STD_LOGIC; 
  signal Result_6_7_CYMUXFAST_14386 : STD_LOGIC; 
  signal Result_6_7_CYAND_14385 : STD_LOGIC; 
  signal Result_6_7_FASTCARRY_14384 : STD_LOGIC; 
  signal Result_6_7_CYMUXG2_14383 : STD_LOGIC; 
  signal Result_6_7_CYMUXF2_14382 : STD_LOGIC; 
  signal Result_6_7_LOGIC_ONE_14381 : STD_LOGIC; 
  signal Result_6_7_CYSELG_14372 : STD_LOGIC; 
  signal Result_8_7_XORF_14439 : STD_LOGIC; 
  signal Result_8_7_CYINIT_14438 : STD_LOGIC; 
  signal Result_8_7_XORG_14427 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_8_Q : STD_LOGIC; 
  signal Result_8_7_CYSELF_14425 : STD_LOGIC; 
  signal Result_8_7_CYMUXFAST_14424 : STD_LOGIC; 
  signal Result_8_7_CYAND_14423 : STD_LOGIC; 
  signal Result_8_7_FASTCARRY_14422 : STD_LOGIC; 
  signal Result_8_7_CYMUXG2_14421 : STD_LOGIC; 
  signal Result_8_7_CYMUXF2_14420 : STD_LOGIC; 
  signal Result_8_7_LOGIC_ONE_14419 : STD_LOGIC; 
  signal Result_8_7_CYSELG_14410 : STD_LOGIC; 
  signal Result_10_7_XORF_14477 : STD_LOGIC; 
  signal Result_10_7_CYINIT_14476 : STD_LOGIC; 
  signal Result_10_7_XORG_14465 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_10_Q : STD_LOGIC; 
  signal Result_10_7_CYSELF_14463 : STD_LOGIC; 
  signal Result_10_7_CYMUXFAST_14462 : STD_LOGIC; 
  signal Result_10_7_CYAND_14461 : STD_LOGIC; 
  signal Result_10_7_FASTCARRY_14460 : STD_LOGIC; 
  signal Result_10_7_CYMUXG2_14459 : STD_LOGIC; 
  signal Result_10_7_CYMUXF2_14458 : STD_LOGIC; 
  signal Result_10_7_LOGIC_ONE_14457 : STD_LOGIC; 
  signal Result_10_7_CYSELG_14448 : STD_LOGIC; 
  signal Result_12_7_XORF_14515 : STD_LOGIC; 
  signal Result_12_7_CYINIT_14514 : STD_LOGIC; 
  signal Result_12_7_XORG_14503 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_12_Q : STD_LOGIC; 
  signal Result_12_7_CYSELF_14501 : STD_LOGIC; 
  signal Result_12_7_CYMUXFAST_14500 : STD_LOGIC; 
  signal Result_12_7_CYAND_14499 : STD_LOGIC; 
  signal Result_12_7_FASTCARRY_14498 : STD_LOGIC; 
  signal Result_12_7_CYMUXG2_14497 : STD_LOGIC; 
  signal Result_12_7_CYMUXF2_14496 : STD_LOGIC; 
  signal Result_12_7_LOGIC_ONE_14495 : STD_LOGIC; 
  signal Result_12_7_CYSELG_14486 : STD_LOGIC; 
  signal Result_14_7_XORF_14553 : STD_LOGIC; 
  signal Result_14_7_CYINIT_14552 : STD_LOGIC; 
  signal Result_14_7_XORG_14541 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_14_Q : STD_LOGIC; 
  signal Result_14_7_CYSELF_14539 : STD_LOGIC; 
  signal Result_14_7_CYMUXFAST_14538 : STD_LOGIC; 
  signal Result_14_7_CYAND_14537 : STD_LOGIC; 
  signal Result_14_7_FASTCARRY_14536 : STD_LOGIC; 
  signal Result_14_7_CYMUXG2_14535 : STD_LOGIC; 
  signal Result_14_7_CYMUXF2_14534 : STD_LOGIC; 
  signal Result_14_7_LOGIC_ONE_14533 : STD_LOGIC; 
  signal Result_14_7_CYSELG_14524 : STD_LOGIC; 
  signal Result_16_7_XORF_14591 : STD_LOGIC; 
  signal Result_16_7_CYINIT_14590 : STD_LOGIC; 
  signal Result_16_7_XORG_14579 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_16_Q : STD_LOGIC; 
  signal Result_16_7_CYSELF_14577 : STD_LOGIC; 
  signal Result_16_7_CYMUXFAST_14576 : STD_LOGIC; 
  signal Result_16_7_CYAND_14575 : STD_LOGIC; 
  signal Result_16_7_FASTCARRY_14574 : STD_LOGIC; 
  signal Result_16_7_CYMUXG2_14573 : STD_LOGIC; 
  signal Result_16_7_CYMUXF2_14572 : STD_LOGIC; 
  signal Result_16_7_LOGIC_ONE_14571 : STD_LOGIC; 
  signal Result_16_7_CYSELG_14562 : STD_LOGIC; 
  signal Result_18_7_XORF_14629 : STD_LOGIC; 
  signal Result_18_7_CYINIT_14628 : STD_LOGIC; 
  signal Result_18_7_XORG_14617 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_18_Q : STD_LOGIC; 
  signal Result_18_7_CYSELF_14615 : STD_LOGIC; 
  signal Result_18_7_CYMUXFAST_14614 : STD_LOGIC; 
  signal Result_18_7_CYAND_14613 : STD_LOGIC; 
  signal Result_18_7_FASTCARRY_14612 : STD_LOGIC; 
  signal Result_18_7_CYMUXG2_14611 : STD_LOGIC; 
  signal Result_18_7_CYMUXF2_14610 : STD_LOGIC; 
  signal Result_18_7_LOGIC_ONE_14609 : STD_LOGIC; 
  signal Result_18_7_CYSELG_14600 : STD_LOGIC; 
  signal Result_20_7_XORF_14667 : STD_LOGIC; 
  signal Result_20_7_CYINIT_14666 : STD_LOGIC; 
  signal Result_20_7_XORG_14655 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_20_Q : STD_LOGIC; 
  signal Result_20_7_CYSELF_14653 : STD_LOGIC; 
  signal Result_20_7_CYMUXFAST_14652 : STD_LOGIC; 
  signal Result_20_7_CYAND_14651 : STD_LOGIC; 
  signal Result_20_7_FASTCARRY_14650 : STD_LOGIC; 
  signal Result_20_7_CYMUXG2_14649 : STD_LOGIC; 
  signal Result_20_7_CYMUXF2_14648 : STD_LOGIC; 
  signal Result_20_7_LOGIC_ONE_14647 : STD_LOGIC; 
  signal Result_20_7_CYSELG_14638 : STD_LOGIC; 
  signal Result_22_7_XORF_14705 : STD_LOGIC; 
  signal Result_22_7_CYINIT_14704 : STD_LOGIC; 
  signal Result_22_7_XORG_14693 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_22_Q : STD_LOGIC; 
  signal Result_22_7_CYSELF_14691 : STD_LOGIC; 
  signal Result_22_7_CYMUXFAST_14690 : STD_LOGIC; 
  signal Result_22_7_CYAND_14689 : STD_LOGIC; 
  signal Result_22_7_FASTCARRY_14688 : STD_LOGIC; 
  signal Result_22_7_CYMUXG2_14687 : STD_LOGIC; 
  signal Result_22_7_CYMUXF2_14686 : STD_LOGIC; 
  signal Result_22_7_LOGIC_ONE_14685 : STD_LOGIC; 
  signal Result_22_7_CYSELG_14676 : STD_LOGIC; 
  signal Result_24_7_XORF_14743 : STD_LOGIC; 
  signal Result_24_7_CYINIT_14742 : STD_LOGIC; 
  signal Result_24_7_XORG_14731 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_24_Q : STD_LOGIC; 
  signal Result_24_7_CYSELF_14729 : STD_LOGIC; 
  signal Result_24_7_CYMUXFAST_14728 : STD_LOGIC; 
  signal Result_24_7_CYAND_14727 : STD_LOGIC; 
  signal Result_24_7_FASTCARRY_14726 : STD_LOGIC; 
  signal Result_24_7_CYMUXG2_14725 : STD_LOGIC; 
  signal Result_24_7_CYMUXF2_14724 : STD_LOGIC; 
  signal Result_24_7_LOGIC_ONE_14723 : STD_LOGIC; 
  signal Result_24_7_CYSELG_14714 : STD_LOGIC; 
  signal Result_26_7_XORF_14781 : STD_LOGIC; 
  signal Result_26_7_CYINIT_14780 : STD_LOGIC; 
  signal Result_26_7_XORG_14769 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_26_Q : STD_LOGIC; 
  signal Result_26_7_CYSELF_14767 : STD_LOGIC; 
  signal Result_26_7_CYMUXFAST_14766 : STD_LOGIC; 
  signal Result_26_7_CYAND_14765 : STD_LOGIC; 
  signal Result_26_7_FASTCARRY_14764 : STD_LOGIC; 
  signal Result_26_7_CYMUXG2_14763 : STD_LOGIC; 
  signal Result_26_7_CYMUXF2_14762 : STD_LOGIC; 
  signal Result_26_7_LOGIC_ONE_14761 : STD_LOGIC; 
  signal Result_26_7_CYSELG_14752 : STD_LOGIC; 
  signal Result_28_7_XORF_14819 : STD_LOGIC; 
  signal Result_28_7_CYINIT_14818 : STD_LOGIC; 
  signal Result_28_7_XORG_14807 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_28_Q : STD_LOGIC; 
  signal Result_28_7_CYSELF_14805 : STD_LOGIC; 
  signal Result_28_7_CYMUXFAST_14804 : STD_LOGIC; 
  signal Result_28_7_CYAND_14803 : STD_LOGIC; 
  signal Result_28_7_FASTCARRY_14802 : STD_LOGIC; 
  signal Result_28_7_CYMUXG2_14801 : STD_LOGIC; 
  signal Result_28_7_CYMUXF2_14800 : STD_LOGIC; 
  signal Result_28_7_LOGIC_ONE_14799 : STD_LOGIC; 
  signal Result_28_7_CYSELG_14790 : STD_LOGIC; 
  signal Result_30_7_XORF_14850 : STD_LOGIC; 
  signal Result_30_7_LOGIC_ONE_14849 : STD_LOGIC; 
  signal Result_30_7_CYINIT_14848 : STD_LOGIC; 
  signal Result_30_7_CYSELF_14839 : STD_LOGIC; 
  signal Result_30_7_XORG_14836 : STD_LOGIC; 
  signal Mcount_black1_sec_cy_30_Q : STD_LOGIC; 
  signal Result_0_8_XORF_14886 : STD_LOGIC; 
  signal Result_0_8_LOGIC_ZERO_14885 : STD_LOGIC; 
  signal Result_0_8_CYINIT_14884 : STD_LOGIC; 
  signal Result_0_8_CYSELF_14875 : STD_LOGIC; 
  signal Result_0_8_F : STD_LOGIC; 
  signal Result_0_8_BXINV_14873 : STD_LOGIC; 
  signal Result_0_8_XORG_14871 : STD_LOGIC; 
  signal Result_0_8_CYMUXG_14870 : STD_LOGIC; 
  signal Mcount_black2_min_cy_0_Q : STD_LOGIC; 
  signal Result_0_8_LOGIC_ONE_14868 : STD_LOGIC; 
  signal Result_0_8_CYSELG_14859 : STD_LOGIC; 
  signal Result_2_8_XORF_14924 : STD_LOGIC; 
  signal Result_2_8_CYINIT_14923 : STD_LOGIC; 
  signal Result_2_8_XORG_14912 : STD_LOGIC; 
  signal Mcount_black2_min_cy_2_Q : STD_LOGIC; 
  signal Result_2_8_CYSELF_14910 : STD_LOGIC; 
  signal Result_2_8_CYMUXFAST_14909 : STD_LOGIC; 
  signal Result_2_8_CYAND_14908 : STD_LOGIC; 
  signal Result_2_8_FASTCARRY_14907 : STD_LOGIC; 
  signal Result_2_8_CYMUXG2_14906 : STD_LOGIC; 
  signal Result_2_8_CYMUXF2_14905 : STD_LOGIC; 
  signal Result_2_8_LOGIC_ONE_14904 : STD_LOGIC; 
  signal Result_2_8_CYSELG_14895 : STD_LOGIC; 
  signal Result_4_8_XORF_14962 : STD_LOGIC; 
  signal Result_4_8_CYINIT_14961 : STD_LOGIC; 
  signal Result_4_8_XORG_14950 : STD_LOGIC; 
  signal Mcount_black2_min_cy_4_Q : STD_LOGIC; 
  signal Result_4_8_CYSELF_14948 : STD_LOGIC; 
  signal Result_4_8_CYMUXFAST_14947 : STD_LOGIC; 
  signal Result_4_8_CYAND_14946 : STD_LOGIC; 
  signal Result_4_8_FASTCARRY_14945 : STD_LOGIC; 
  signal Result_4_8_CYMUXG2_14944 : STD_LOGIC; 
  signal Result_4_8_CYMUXF2_14943 : STD_LOGIC; 
  signal Result_4_8_LOGIC_ONE_14942 : STD_LOGIC; 
  signal Result_4_8_CYSELG_14933 : STD_LOGIC; 
  signal Result_6_8_XORF_15000 : STD_LOGIC; 
  signal Result_6_8_CYINIT_14999 : STD_LOGIC; 
  signal Result_6_8_XORG_14988 : STD_LOGIC; 
  signal Mcount_black2_min_cy_6_Q : STD_LOGIC; 
  signal Result_6_8_CYSELF_14986 : STD_LOGIC; 
  signal Result_6_8_CYMUXFAST_14985 : STD_LOGIC; 
  signal Result_6_8_CYAND_14984 : STD_LOGIC; 
  signal Result_6_8_FASTCARRY_14983 : STD_LOGIC; 
  signal Result_6_8_CYMUXG2_14982 : STD_LOGIC; 
  signal Result_6_8_CYMUXF2_14981 : STD_LOGIC; 
  signal Result_6_8_LOGIC_ONE_14980 : STD_LOGIC; 
  signal Result_6_8_CYSELG_14971 : STD_LOGIC; 
  signal Result_8_8_XORF_15038 : STD_LOGIC; 
  signal Result_8_8_CYINIT_15037 : STD_LOGIC; 
  signal Result_8_8_XORG_15026 : STD_LOGIC; 
  signal Mcount_black2_min_cy_8_Q : STD_LOGIC; 
  signal Result_8_8_CYSELF_15024 : STD_LOGIC; 
  signal Result_8_8_CYMUXFAST_15023 : STD_LOGIC; 
  signal Result_8_8_CYAND_15022 : STD_LOGIC; 
  signal Result_8_8_FASTCARRY_15021 : STD_LOGIC; 
  signal Result_8_8_CYMUXG2_15020 : STD_LOGIC; 
  signal Result_8_8_CYMUXF2_15019 : STD_LOGIC; 
  signal Result_8_8_LOGIC_ONE_15018 : STD_LOGIC; 
  signal Result_8_8_CYSELG_15009 : STD_LOGIC; 
  signal Result_10_8_XORF_15076 : STD_LOGIC; 
  signal Result_10_8_CYINIT_15075 : STD_LOGIC; 
  signal Result_10_8_XORG_15064 : STD_LOGIC; 
  signal Mcount_black2_min_cy_10_Q : STD_LOGIC; 
  signal Result_10_8_CYSELF_15062 : STD_LOGIC; 
  signal Result_10_8_CYMUXFAST_15061 : STD_LOGIC; 
  signal Result_10_8_CYAND_15060 : STD_LOGIC; 
  signal Result_10_8_FASTCARRY_15059 : STD_LOGIC; 
  signal Result_10_8_CYMUXG2_15058 : STD_LOGIC; 
  signal Result_10_8_CYMUXF2_15057 : STD_LOGIC; 
  signal Result_10_8_LOGIC_ONE_15056 : STD_LOGIC; 
  signal Result_10_8_CYSELG_15047 : STD_LOGIC; 
  signal Result_12_8_XORF_15114 : STD_LOGIC; 
  signal Result_12_8_CYINIT_15113 : STD_LOGIC; 
  signal Result_12_8_XORG_15102 : STD_LOGIC; 
  signal Mcount_black2_min_cy_12_Q : STD_LOGIC; 
  signal Result_12_8_CYSELF_15100 : STD_LOGIC; 
  signal Result_12_8_CYMUXFAST_15099 : STD_LOGIC; 
  signal Result_12_8_CYAND_15098 : STD_LOGIC; 
  signal Result_12_8_FASTCARRY_15097 : STD_LOGIC; 
  signal Result_12_8_CYMUXG2_15096 : STD_LOGIC; 
  signal Result_12_8_CYMUXF2_15095 : STD_LOGIC; 
  signal Result_12_8_LOGIC_ONE_15094 : STD_LOGIC; 
  signal Result_12_8_CYSELG_15085 : STD_LOGIC; 
  signal Result_14_8_XORF_15152 : STD_LOGIC; 
  signal Result_14_8_CYINIT_15151 : STD_LOGIC; 
  signal Result_14_8_XORG_15140 : STD_LOGIC; 
  signal Mcount_black2_min_cy_14_Q : STD_LOGIC; 
  signal Result_14_8_CYSELF_15138 : STD_LOGIC; 
  signal Result_14_8_CYMUXFAST_15137 : STD_LOGIC; 
  signal Result_14_8_CYAND_15136 : STD_LOGIC; 
  signal Result_14_8_FASTCARRY_15135 : STD_LOGIC; 
  signal Result_14_8_CYMUXG2_15134 : STD_LOGIC; 
  signal Result_14_8_CYMUXF2_15133 : STD_LOGIC; 
  signal Result_14_8_LOGIC_ONE_15132 : STD_LOGIC; 
  signal Result_14_8_CYSELG_15123 : STD_LOGIC; 
  signal Result_16_8_XORF_15190 : STD_LOGIC; 
  signal Result_16_8_CYINIT_15189 : STD_LOGIC; 
  signal Result_16_8_XORG_15178 : STD_LOGIC; 
  signal Mcount_black2_min_cy_16_Q : STD_LOGIC; 
  signal Result_16_8_CYSELF_15176 : STD_LOGIC; 
  signal Result_16_8_CYMUXFAST_15175 : STD_LOGIC; 
  signal Result_16_8_CYAND_15174 : STD_LOGIC; 
  signal Result_16_8_FASTCARRY_15173 : STD_LOGIC; 
  signal Result_16_8_CYMUXG2_15172 : STD_LOGIC; 
  signal Result_16_8_CYMUXF2_15171 : STD_LOGIC; 
  signal Result_16_8_LOGIC_ONE_15170 : STD_LOGIC; 
  signal Result_16_8_CYSELG_15161 : STD_LOGIC; 
  signal Result_18_8_XORF_15228 : STD_LOGIC; 
  signal Result_18_8_CYINIT_15227 : STD_LOGIC; 
  signal Result_18_8_XORG_15216 : STD_LOGIC; 
  signal Mcount_black2_min_cy_18_Q : STD_LOGIC; 
  signal Result_18_8_CYSELF_15214 : STD_LOGIC; 
  signal Result_18_8_CYMUXFAST_15213 : STD_LOGIC; 
  signal Result_18_8_CYAND_15212 : STD_LOGIC; 
  signal Result_18_8_FASTCARRY_15211 : STD_LOGIC; 
  signal Result_18_8_CYMUXG2_15210 : STD_LOGIC; 
  signal Result_18_8_CYMUXF2_15209 : STD_LOGIC; 
  signal Result_18_8_LOGIC_ONE_15208 : STD_LOGIC; 
  signal Result_18_8_CYSELG_15199 : STD_LOGIC; 
  signal Result_20_8_XORF_15266 : STD_LOGIC; 
  signal Result_20_8_CYINIT_15265 : STD_LOGIC; 
  signal Result_20_8_XORG_15254 : STD_LOGIC; 
  signal Mcount_black2_min_cy_20_Q : STD_LOGIC; 
  signal Result_20_8_CYSELF_15252 : STD_LOGIC; 
  signal Result_20_8_CYMUXFAST_15251 : STD_LOGIC; 
  signal Result_20_8_CYAND_15250 : STD_LOGIC; 
  signal Result_20_8_FASTCARRY_15249 : STD_LOGIC; 
  signal Result_20_8_CYMUXG2_15248 : STD_LOGIC; 
  signal Result_20_8_CYMUXF2_15247 : STD_LOGIC; 
  signal Result_20_8_LOGIC_ONE_15246 : STD_LOGIC; 
  signal Result_20_8_CYSELG_15237 : STD_LOGIC; 
  signal Result_22_8_XORF_15304 : STD_LOGIC; 
  signal Result_22_8_CYINIT_15303 : STD_LOGIC; 
  signal Result_22_8_XORG_15292 : STD_LOGIC; 
  signal Mcount_black2_min_cy_22_Q : STD_LOGIC; 
  signal Result_22_8_CYSELF_15290 : STD_LOGIC; 
  signal Result_22_8_CYMUXFAST_15289 : STD_LOGIC; 
  signal Result_22_8_CYAND_15288 : STD_LOGIC; 
  signal Result_22_8_FASTCARRY_15287 : STD_LOGIC; 
  signal Result_22_8_CYMUXG2_15286 : STD_LOGIC; 
  signal Result_22_8_CYMUXF2_15285 : STD_LOGIC; 
  signal Result_22_8_LOGIC_ONE_15284 : STD_LOGIC; 
  signal Result_22_8_CYSELG_15275 : STD_LOGIC; 
  signal Result_24_8_XORF_15342 : STD_LOGIC; 
  signal Result_24_8_CYINIT_15341 : STD_LOGIC; 
  signal Result_24_8_XORG_15330 : STD_LOGIC; 
  signal Mcount_black2_min_cy_24_Q : STD_LOGIC; 
  signal Result_24_8_CYSELF_15328 : STD_LOGIC; 
  signal Result_24_8_CYMUXFAST_15327 : STD_LOGIC; 
  signal Result_24_8_CYAND_15326 : STD_LOGIC; 
  signal Result_24_8_FASTCARRY_15325 : STD_LOGIC; 
  signal Result_24_8_CYMUXG2_15324 : STD_LOGIC; 
  signal Result_24_8_CYMUXF2_15323 : STD_LOGIC; 
  signal Result_24_8_LOGIC_ONE_15322 : STD_LOGIC; 
  signal Result_24_8_CYSELG_15313 : STD_LOGIC; 
  signal Result_26_8_XORF_15380 : STD_LOGIC; 
  signal Result_26_8_CYINIT_15379 : STD_LOGIC; 
  signal Result_26_8_XORG_15368 : STD_LOGIC; 
  signal Mcount_black2_min_cy_26_Q : STD_LOGIC; 
  signal Result_26_8_CYSELF_15366 : STD_LOGIC; 
  signal Result_26_8_CYMUXFAST_15365 : STD_LOGIC; 
  signal Result_26_8_CYAND_15364 : STD_LOGIC; 
  signal Result_26_8_FASTCARRY_15363 : STD_LOGIC; 
  signal Result_26_8_CYMUXG2_15362 : STD_LOGIC; 
  signal Result_26_8_CYMUXF2_15361 : STD_LOGIC; 
  signal Result_26_8_LOGIC_ONE_15360 : STD_LOGIC; 
  signal Result_26_8_CYSELG_15351 : STD_LOGIC; 
  signal Result_28_8_XORF_15418 : STD_LOGIC; 
  signal Result_28_8_CYINIT_15417 : STD_LOGIC; 
  signal Result_28_8_XORG_15406 : STD_LOGIC; 
  signal Mcount_black2_min_cy_28_Q : STD_LOGIC; 
  signal Result_28_8_CYSELF_15404 : STD_LOGIC; 
  signal Result_28_8_CYMUXFAST_15403 : STD_LOGIC; 
  signal Result_28_8_CYAND_15402 : STD_LOGIC; 
  signal Result_28_8_FASTCARRY_15401 : STD_LOGIC; 
  signal Result_28_8_CYMUXG2_15400 : STD_LOGIC; 
  signal Result_28_8_CYMUXF2_15399 : STD_LOGIC; 
  signal Result_28_8_LOGIC_ONE_15398 : STD_LOGIC; 
  signal Result_28_8_CYSELG_15389 : STD_LOGIC; 
  signal Result_30_8_XORF_15449 : STD_LOGIC; 
  signal Result_30_8_LOGIC_ONE_15448 : STD_LOGIC; 
  signal Result_30_8_CYINIT_15447 : STD_LOGIC; 
  signal Result_30_8_CYSELF_15438 : STD_LOGIC; 
  signal Result_30_8_XORG_15435 : STD_LOGIC; 
  signal Mcount_black2_min_cy_30_Q : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_1_CYINIT_15479 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_1_CYSELF_15473 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_1_BXINV_15471 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_1_CYMUXG_15470 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15468 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_1_CYSELG_15462 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_CYSELF_15503 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_CYMUXFAST_15502 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_CYAND_15501 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_FASTCARRY_15500 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_CYMUXG2_15499 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_CYMUXF2_15498 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15497 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_3_CYSELG_15491 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_CYSELF_15533 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_CYMUXFAST_15532 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_CYAND_15531 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_FASTCARRY_15530 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_CYMUXG2_15529 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_CYMUXF2_15528 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15527 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_wg_cy_5_CYSELG_15521 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_CYSELF_15563 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_CYMUXFAST_15562 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_CYAND_15561 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_FASTCARRY_15560 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_CYMUXG2_15559 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_CYMUXF2_15558 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_LOGIC_ZERO_15557 : STD_LOGIC; 
  signal black1_min_cmp_eq0000_CYSELG_15551 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_1_CYINIT_15598 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_1_CYSELF_15592 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_1_BXINV_15590 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_1_CYMUXG_15589 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15587 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_1_CYSELG_15581 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_CYSELF_15622 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_15621 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_CYAND_15620 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_FASTCARRY_15619 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_CYMUXG2_15618 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_CYMUXF2_15617 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15616 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_3_CYSELG_15610 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_CYSELF_15652 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_15651 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_CYAND_15650 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_FASTCARRY_15649 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_CYMUXG2_15648 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_CYMUXF2_15647 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15646 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_wg_cy_5_CYSELG_15640 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_CYSELF_15682 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_CYMUXFAST_15681 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_CYAND_15680 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_FASTCARRY_15679 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_CYMUXG2_15678 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_CYMUXF2_15677 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_LOGIC_ZERO_15676 : STD_LOGIC; 
  signal white1_sec_cmp_eq0000_CYSELG_15670 : STD_LOGIC; 
  signal Result_0_1_XORF_15723 : STD_LOGIC; 
  signal Result_0_1_LOGIC_ZERO_15722 : STD_LOGIC; 
  signal Result_0_1_CYINIT_15721 : STD_LOGIC; 
  signal Result_0_1_CYSELF_15712 : STD_LOGIC; 
  signal Result_0_1_F : STD_LOGIC; 
  signal Result_0_1_BXINV_15710 : STD_LOGIC; 
  signal Result_0_1_XORG_15708 : STD_LOGIC; 
  signal Result_0_1_CYMUXG_15707 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_0_Q : STD_LOGIC; 
  signal Result_0_1_LOGIC_ONE_15705 : STD_LOGIC; 
  signal Result_0_1_CYSELG_15696 : STD_LOGIC; 
  signal Result_2_1_XORF_15761 : STD_LOGIC; 
  signal Result_2_1_CYINIT_15760 : STD_LOGIC; 
  signal Result_2_1_XORG_15749 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_2_Q : STD_LOGIC; 
  signal Result_2_1_CYSELF_15747 : STD_LOGIC; 
  signal Result_2_1_CYMUXFAST_15746 : STD_LOGIC; 
  signal Result_2_1_CYAND_15745 : STD_LOGIC; 
  signal Result_2_1_FASTCARRY_15744 : STD_LOGIC; 
  signal Result_2_1_CYMUXG2_15743 : STD_LOGIC; 
  signal Result_2_1_CYMUXF2_15742 : STD_LOGIC; 
  signal Result_2_1_LOGIC_ONE_15741 : STD_LOGIC; 
  signal Result_2_1_CYSELG_15732 : STD_LOGIC; 
  signal Result_4_1_XORF_15799 : STD_LOGIC; 
  signal Result_4_1_CYINIT_15798 : STD_LOGIC; 
  signal Result_4_1_XORG_15787 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_4_Q : STD_LOGIC; 
  signal Result_4_1_CYSELF_15785 : STD_LOGIC; 
  signal Result_4_1_CYMUXFAST_15784 : STD_LOGIC; 
  signal Result_4_1_CYAND_15783 : STD_LOGIC; 
  signal Result_4_1_FASTCARRY_15782 : STD_LOGIC; 
  signal Result_4_1_CYMUXG2_15781 : STD_LOGIC; 
  signal Result_4_1_CYMUXF2_15780 : STD_LOGIC; 
  signal Result_4_1_LOGIC_ONE_15779 : STD_LOGIC; 
  signal Result_4_1_CYSELG_15770 : STD_LOGIC; 
  signal Result_6_1_XORF_15837 : STD_LOGIC; 
  signal Result_6_1_CYINIT_15836 : STD_LOGIC; 
  signal Result_6_1_XORG_15825 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_6_Q : STD_LOGIC; 
  signal Result_6_1_CYSELF_15823 : STD_LOGIC; 
  signal Result_6_1_CYMUXFAST_15822 : STD_LOGIC; 
  signal Result_6_1_CYAND_15821 : STD_LOGIC; 
  signal Result_6_1_FASTCARRY_15820 : STD_LOGIC; 
  signal Result_6_1_CYMUXG2_15819 : STD_LOGIC; 
  signal Result_6_1_CYMUXF2_15818 : STD_LOGIC; 
  signal Result_6_1_LOGIC_ONE_15817 : STD_LOGIC; 
  signal Result_6_1_CYSELG_15808 : STD_LOGIC; 
  signal Result_8_1_XORF_15875 : STD_LOGIC; 
  signal Result_8_1_CYINIT_15874 : STD_LOGIC; 
  signal Result_8_1_XORG_15863 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_8_Q : STD_LOGIC; 
  signal Result_8_1_CYSELF_15861 : STD_LOGIC; 
  signal Result_8_1_CYMUXFAST_15860 : STD_LOGIC; 
  signal Result_8_1_CYAND_15859 : STD_LOGIC; 
  signal Result_8_1_FASTCARRY_15858 : STD_LOGIC; 
  signal Result_8_1_CYMUXG2_15857 : STD_LOGIC; 
  signal Result_8_1_CYMUXF2_15856 : STD_LOGIC; 
  signal Result_8_1_LOGIC_ONE_15855 : STD_LOGIC; 
  signal Result_8_1_CYSELG_15846 : STD_LOGIC; 
  signal Result_10_1_XORF_15913 : STD_LOGIC; 
  signal Result_10_1_CYINIT_15912 : STD_LOGIC; 
  signal Result_10_1_XORG_15901 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_10_Q : STD_LOGIC; 
  signal Result_10_1_CYSELF_15899 : STD_LOGIC; 
  signal Result_10_1_CYMUXFAST_15898 : STD_LOGIC; 
  signal Result_10_1_CYAND_15897 : STD_LOGIC; 
  signal Result_10_1_FASTCARRY_15896 : STD_LOGIC; 
  signal Result_10_1_CYMUXG2_15895 : STD_LOGIC; 
  signal Result_10_1_CYMUXF2_15894 : STD_LOGIC; 
  signal Result_10_1_LOGIC_ONE_15893 : STD_LOGIC; 
  signal Result_10_1_CYSELG_15884 : STD_LOGIC; 
  signal Result_12_1_XORF_15951 : STD_LOGIC; 
  signal Result_12_1_CYINIT_15950 : STD_LOGIC; 
  signal Result_12_1_XORG_15939 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_12_Q : STD_LOGIC; 
  signal Result_12_1_CYSELF_15937 : STD_LOGIC; 
  signal Result_12_1_CYMUXFAST_15936 : STD_LOGIC; 
  signal Result_12_1_CYAND_15935 : STD_LOGIC; 
  signal Result_12_1_FASTCARRY_15934 : STD_LOGIC; 
  signal Result_12_1_CYMUXG2_15933 : STD_LOGIC; 
  signal Result_12_1_CYMUXF2_15932 : STD_LOGIC; 
  signal Result_12_1_LOGIC_ONE_15931 : STD_LOGIC; 
  signal Result_12_1_CYSELG_15922 : STD_LOGIC; 
  signal Result_14_1_XORF_15989 : STD_LOGIC; 
  signal Result_14_1_CYINIT_15988 : STD_LOGIC; 
  signal Result_14_1_XORG_15977 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_14_Q : STD_LOGIC; 
  signal Result_14_1_CYSELF_15975 : STD_LOGIC; 
  signal Result_14_1_CYMUXFAST_15974 : STD_LOGIC; 
  signal Result_14_1_CYAND_15973 : STD_LOGIC; 
  signal Result_14_1_FASTCARRY_15972 : STD_LOGIC; 
  signal Result_14_1_CYMUXG2_15971 : STD_LOGIC; 
  signal Result_14_1_CYMUXF2_15970 : STD_LOGIC; 
  signal Result_14_1_LOGIC_ONE_15969 : STD_LOGIC; 
  signal Result_14_1_CYSELG_15960 : STD_LOGIC; 
  signal Result_16_1_XORF_16027 : STD_LOGIC; 
  signal Result_16_1_CYINIT_16026 : STD_LOGIC; 
  signal Result_16_1_XORG_16015 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_16_Q : STD_LOGIC; 
  signal Result_16_1_CYSELF_16013 : STD_LOGIC; 
  signal Result_16_1_CYMUXFAST_16012 : STD_LOGIC; 
  signal Result_16_1_CYAND_16011 : STD_LOGIC; 
  signal Result_16_1_FASTCARRY_16010 : STD_LOGIC; 
  signal Result_16_1_CYMUXG2_16009 : STD_LOGIC; 
  signal Result_16_1_CYMUXF2_16008 : STD_LOGIC; 
  signal Result_16_1_LOGIC_ONE_16007 : STD_LOGIC; 
  signal Result_16_1_CYSELG_15998 : STD_LOGIC; 
  signal Result_18_1_XORF_16065 : STD_LOGIC; 
  signal Result_18_1_CYINIT_16064 : STD_LOGIC; 
  signal Result_18_1_XORG_16053 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_18_Q : STD_LOGIC; 
  signal Result_18_1_CYSELF_16051 : STD_LOGIC; 
  signal Result_18_1_CYMUXFAST_16050 : STD_LOGIC; 
  signal Result_18_1_CYAND_16049 : STD_LOGIC; 
  signal Result_18_1_FASTCARRY_16048 : STD_LOGIC; 
  signal Result_18_1_CYMUXG2_16047 : STD_LOGIC; 
  signal Result_18_1_CYMUXF2_16046 : STD_LOGIC; 
  signal Result_18_1_LOGIC_ONE_16045 : STD_LOGIC; 
  signal Result_18_1_CYSELG_16036 : STD_LOGIC; 
  signal Result_20_1_XORF_16103 : STD_LOGIC; 
  signal Result_20_1_CYINIT_16102 : STD_LOGIC; 
  signal Result_20_1_XORG_16091 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_20_Q : STD_LOGIC; 
  signal Result_20_1_CYSELF_16089 : STD_LOGIC; 
  signal Result_20_1_CYMUXFAST_16088 : STD_LOGIC; 
  signal Result_20_1_CYAND_16087 : STD_LOGIC; 
  signal Result_20_1_FASTCARRY_16086 : STD_LOGIC; 
  signal Result_20_1_CYMUXG2_16085 : STD_LOGIC; 
  signal Result_20_1_CYMUXF2_16084 : STD_LOGIC; 
  signal Result_20_1_LOGIC_ONE_16083 : STD_LOGIC; 
  signal Result_20_1_CYSELG_16074 : STD_LOGIC; 
  signal Result_22_1_XORF_16141 : STD_LOGIC; 
  signal Result_22_1_CYINIT_16140 : STD_LOGIC; 
  signal Result_22_1_XORG_16129 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_22_Q : STD_LOGIC; 
  signal Result_22_1_CYSELF_16127 : STD_LOGIC; 
  signal Result_22_1_CYMUXFAST_16126 : STD_LOGIC; 
  signal Result_22_1_CYAND_16125 : STD_LOGIC; 
  signal Result_22_1_FASTCARRY_16124 : STD_LOGIC; 
  signal Result_22_1_CYMUXG2_16123 : STD_LOGIC; 
  signal Result_22_1_CYMUXF2_16122 : STD_LOGIC; 
  signal Result_22_1_LOGIC_ONE_16121 : STD_LOGIC; 
  signal Result_22_1_CYSELG_16112 : STD_LOGIC; 
  signal Result_24_1_XORF_16179 : STD_LOGIC; 
  signal Result_24_1_CYINIT_16178 : STD_LOGIC; 
  signal Result_24_1_XORG_16167 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_24_Q : STD_LOGIC; 
  signal Result_24_1_CYSELF_16165 : STD_LOGIC; 
  signal Result_24_1_CYMUXFAST_16164 : STD_LOGIC; 
  signal Result_24_1_CYAND_16163 : STD_LOGIC; 
  signal Result_24_1_FASTCARRY_16162 : STD_LOGIC; 
  signal Result_24_1_CYMUXG2_16161 : STD_LOGIC; 
  signal Result_24_1_CYMUXF2_16160 : STD_LOGIC; 
  signal Result_24_1_LOGIC_ONE_16159 : STD_LOGIC; 
  signal Result_24_1_CYSELG_16150 : STD_LOGIC; 
  signal Result_26_1_XORF_16217 : STD_LOGIC; 
  signal Result_26_1_CYINIT_16216 : STD_LOGIC; 
  signal Result_26_1_XORG_16205 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_26_Q : STD_LOGIC; 
  signal Result_26_1_CYSELF_16203 : STD_LOGIC; 
  signal Result_26_1_CYMUXFAST_16202 : STD_LOGIC; 
  signal Result_26_1_CYAND_16201 : STD_LOGIC; 
  signal Result_26_1_FASTCARRY_16200 : STD_LOGIC; 
  signal Result_26_1_CYMUXG2_16199 : STD_LOGIC; 
  signal Result_26_1_CYMUXF2_16198 : STD_LOGIC; 
  signal Result_26_1_LOGIC_ONE_16197 : STD_LOGIC; 
  signal Result_26_1_CYSELG_16188 : STD_LOGIC; 
  signal Result_28_1_XORF_16255 : STD_LOGIC; 
  signal Result_28_1_CYINIT_16254 : STD_LOGIC; 
  signal Result_28_1_XORG_16243 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_28_Q : STD_LOGIC; 
  signal Result_28_1_CYSELF_16241 : STD_LOGIC; 
  signal Result_28_1_CYMUXFAST_16240 : STD_LOGIC; 
  signal Result_28_1_CYAND_16239 : STD_LOGIC; 
  signal Result_28_1_FASTCARRY_16238 : STD_LOGIC; 
  signal Result_28_1_CYMUXG2_16237 : STD_LOGIC; 
  signal Result_28_1_CYMUXF2_16236 : STD_LOGIC; 
  signal Result_28_1_LOGIC_ONE_16235 : STD_LOGIC; 
  signal Result_28_1_CYSELG_16226 : STD_LOGIC; 
  signal Result_30_1_XORF_16286 : STD_LOGIC; 
  signal Result_30_1_LOGIC_ONE_16285 : STD_LOGIC; 
  signal Result_30_1_CYINIT_16284 : STD_LOGIC; 
  signal Result_30_1_CYSELF_16275 : STD_LOGIC; 
  signal Result_30_1_XORG_16272 : STD_LOGIC; 
  signal Mcount_black2_sec_cy_30_Q : STD_LOGIC; 
  signal i2_share0000_0_XORF_16322 : STD_LOGIC; 
  signal i2_share0000_0_LOGIC_ONE_16321 : STD_LOGIC; 
  signal i2_share0000_0_CYINIT_16320 : STD_LOGIC; 
  signal i2_share0000_0_CYSELF_16311 : STD_LOGIC; 
  signal i2_share0000_0_BXINV_16309 : STD_LOGIC; 
  signal i2_share0000_0_XORG_16307 : STD_LOGIC; 
  signal i2_share0000_0_CYMUXG_16306 : STD_LOGIC; 
  signal i2_share0000_0_LOGIC_ZERO_16304 : STD_LOGIC; 
  signal i2_share0000_0_CYSELG_16295 : STD_LOGIC; 
  signal i2_share0000_0_G : STD_LOGIC; 
  signal i2_share0000_2_XORF_16360 : STD_LOGIC; 
  signal i2_share0000_2_CYINIT_16359 : STD_LOGIC; 
  signal i2_share0000_2_F : STD_LOGIC; 
  signal i2_share0000_2_XORG_16348 : STD_LOGIC; 
  signal i2_share0000_2_CYSELF_16346 : STD_LOGIC; 
  signal i2_share0000_2_CYMUXFAST_16345 : STD_LOGIC; 
  signal i2_share0000_2_CYAND_16344 : STD_LOGIC; 
  signal i2_share0000_2_FASTCARRY_16343 : STD_LOGIC; 
  signal i2_share0000_2_CYMUXG2_16342 : STD_LOGIC; 
  signal i2_share0000_2_CYMUXF2_16341 : STD_LOGIC; 
  signal i2_share0000_2_LOGIC_ZERO_16340 : STD_LOGIC; 
  signal i2_share0000_2_CYSELG_16331 : STD_LOGIC; 
  signal i2_share0000_2_G : STD_LOGIC; 
  signal i2_share0000_4_XORF_16398 : STD_LOGIC; 
  signal i2_share0000_4_CYINIT_16397 : STD_LOGIC; 
  signal i2_share0000_4_F : STD_LOGIC; 
  signal i2_share0000_4_XORG_16386 : STD_LOGIC; 
  signal i2_share0000_4_CYSELF_16384 : STD_LOGIC; 
  signal i2_share0000_4_CYMUXFAST_16383 : STD_LOGIC; 
  signal i2_share0000_4_CYAND_16382 : STD_LOGIC; 
  signal i2_share0000_4_FASTCARRY_16381 : STD_LOGIC; 
  signal i2_share0000_4_CYMUXG2_16380 : STD_LOGIC; 
  signal i2_share0000_4_CYMUXF2_16379 : STD_LOGIC; 
  signal i2_share0000_4_LOGIC_ZERO_16378 : STD_LOGIC; 
  signal i2_share0000_4_CYSELG_16369 : STD_LOGIC; 
  signal i2_share0000_4_G : STD_LOGIC; 
  signal i2_share0000_6_XORF_16436 : STD_LOGIC; 
  signal i2_share0000_6_CYINIT_16435 : STD_LOGIC; 
  signal i2_share0000_6_F : STD_LOGIC; 
  signal i2_share0000_6_XORG_16424 : STD_LOGIC; 
  signal i2_share0000_6_CYSELF_16422 : STD_LOGIC; 
  signal i2_share0000_6_CYMUXFAST_16421 : STD_LOGIC; 
  signal i2_share0000_6_CYAND_16420 : STD_LOGIC; 
  signal i2_share0000_6_FASTCARRY_16419 : STD_LOGIC; 
  signal i2_share0000_6_CYMUXG2_16418 : STD_LOGIC; 
  signal i2_share0000_6_CYMUXF2_16417 : STD_LOGIC; 
  signal i2_share0000_6_LOGIC_ZERO_16416 : STD_LOGIC; 
  signal i2_share0000_6_CYSELG_16407 : STD_LOGIC; 
  signal i2_share0000_6_G : STD_LOGIC; 
  signal i2_share0000_8_XORF_16474 : STD_LOGIC; 
  signal i2_share0000_8_CYINIT_16473 : STD_LOGIC; 
  signal i2_share0000_8_F : STD_LOGIC; 
  signal i2_share0000_8_XORG_16462 : STD_LOGIC; 
  signal i2_share0000_8_CYSELF_16460 : STD_LOGIC; 
  signal i2_share0000_8_CYMUXFAST_16459 : STD_LOGIC; 
  signal i2_share0000_8_CYAND_16458 : STD_LOGIC; 
  signal i2_share0000_8_FASTCARRY_16457 : STD_LOGIC; 
  signal i2_share0000_8_CYMUXG2_16456 : STD_LOGIC; 
  signal i2_share0000_8_CYMUXF2_16455 : STD_LOGIC; 
  signal i2_share0000_8_LOGIC_ZERO_16454 : STD_LOGIC; 
  signal i2_share0000_8_CYSELG_16445 : STD_LOGIC; 
  signal i2_share0000_8_G : STD_LOGIC; 
  signal i2_share0000_10_XORF_16489 : STD_LOGIC; 
  signal i2_share0000_10_CYINIT_16488 : STD_LOGIC; 
  signal i2_10_rt_16486 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_1_CYINIT_16519 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_1_CYSELF_16513 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_1_BXINV_16511 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_1_CYMUXG_16510 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16508 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_1_CYSELG_16502 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_CYSELF_16543 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_CYMUXFAST_16542 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_CYAND_16541 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_FASTCARRY_16540 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_CYMUXG2_16539 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_CYMUXF2_16538 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16537 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_3_CYSELG_16531 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_CYSELF_16573 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_CYMUXFAST_16572 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_CYAND_16571 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_FASTCARRY_16570 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_CYMUXG2_16569 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_CYMUXF2_16568 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16567 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_wg_cy_5_CYSELG_16561 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_CYSELF_16603 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_CYMUXFAST_16602 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_CYAND_16601 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_FASTCARRY_16600 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_CYMUXG2_16599 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_CYMUXF2_16598 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_LOGIC_ZERO_16597 : STD_LOGIC; 
  signal white1_min_cmp_eq0000_CYSELG_16591 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_1_CYINIT_16638 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_1_CYSELF_16632 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_1_BXINV_16630 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_1_CYMUXG_16629 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16627 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_1_CYSELG_16621 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_CYSELF_16662 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_16661 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_CYAND_16660 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_FASTCARRY_16659 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_CYMUXG2_16658 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_CYMUXF2_16657 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16656 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_3_CYSELG_16650 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_CYSELF_16692 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_16691 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_CYAND_16690 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_FASTCARRY_16689 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_CYMUXG2_16688 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_CYMUXF2_16687 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16686 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_wg_cy_5_CYSELG_16680 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_CYSELF_16722 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_CYMUXFAST_16721 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_CYAND_16720 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_FASTCARRY_16719 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_CYMUXG2_16718 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_CYMUXF2_16717 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_LOGIC_ZERO_16716 : STD_LOGIC; 
  signal black2_sec_cmp_eq0000_CYSELG_16710 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_1_CYINIT_16757 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_1_CYSELF_16751 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_1_BXINV_16749 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_1_CYMUXG_16748 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16746 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_1_CYSELG_16740 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_CYSELF_16781 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_CYMUXFAST_16780 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_CYAND_16779 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_FASTCARRY_16778 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_CYMUXG2_16777 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_CYMUXF2_16776 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16775 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_3_CYSELG_16769 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_CYSELF_16811 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_CYMUXFAST_16810 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_CYAND_16809 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_FASTCARRY_16808 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_CYMUXG2_16807 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_CYMUXF2_16806 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16805 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_wg_cy_5_CYSELG_16799 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_CYSELF_16841 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_CYMUXFAST_16840 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_CYAND_16839 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_FASTCARRY_16838 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_CYMUXG2_16837 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_CYMUXF2_16836 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_LOGIC_ZERO_16835 : STD_LOGIC; 
  signal black2_min_cmp_eq0000_CYSELG_16829 : STD_LOGIC; 
  signal SF_D_0_O : STD_LOGIC; 
  signal SF_D_1_O : STD_LOGIC; 
  signal SF_D_2_O : STD_LOGIC; 
  signal SF_D_3_O : STD_LOGIC; 
  signal clk_INBUF : STD_LOGIC; 
  signal LCD_E_O : STD_LOGIC; 
  signal Start_INBUF : STD_LOGIC; 
  signal reset_INBUF : STD_LOGIC; 
  signal LED_0_O : STD_LOGIC; 
  signal LED_1_O : STD_LOGIC; 
  signal LED_2_O : STD_LOGIC; 
  signal LED_3_O : STD_LOGIC; 
  signal LED_4_O : STD_LOGIC; 
  signal LED_5_O : STD_LOGIC; 
  signal LED_6_O : STD_LOGIC; 
  signal LED_7_O : STD_LOGIC; 
  signal LCD_RS_O : STD_LOGIC; 
  signal LCD_RW_O : STD_LOGIC; 
  signal SF_CE0_O : STD_LOGIC; 
  signal PushBlack_INBUF : STD_LOGIC; 
  signal PushWhite_INBUF : STD_LOGIC; 
  signal clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal N79_F5MUX_17034 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N79_BXINV_17027 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal LCD_E1_DXMUX_17067 : STD_LOGIC; 
  signal LCD_E1_F5MUX_17065 : STD_LOGIC; 
  signal LCD_E1_mux00001_17063 : STD_LOGIC; 
  signal LCD_E1_BXINV_17058 : STD_LOGIC; 
  signal i_or0000_pack_2 : STD_LOGIC; 
  signal LCD_E1_CLKINV_17050 : STD_LOGIC; 
  signal LCD_E1_CEINVNOT : STD_LOGIC; 
  signal tx_byte_3_38_17093 : STD_LOGIC; 
  signal tx_byte_3_32_O_pack_1 : STD_LOGIC; 
  signal LED_3_OBUF_17117 : STD_LOGIC; 
  signal tx_byte_3_25_O_pack_1 : STD_LOGIC; 
  signal tx_byte_4_43_17141 : STD_LOGIC; 
  signal tx_byte_4_42_O_pack_1 : STD_LOGIC; 
  signal LED_4_OBUF_17165 : STD_LOGIC; 
  signal tx_byte_4_9_O_pack_1 : STD_LOGIC; 
  signal tx_byte_5_43_17189 : STD_LOGIC; 
  signal tx_byte_5_42_O_pack_1 : STD_LOGIC; 
  signal tx_byte_6_39_17213 : STD_LOGIC; 
  signal tx_byte_6_38_O_pack_1 : STD_LOGIC; 
  signal tx_byte_7_43_17237 : STD_LOGIC; 
  signal tx_byte_7_42_O_pack_1 : STD_LOGIC; 
  signal SF_D0_0_DXMUX_17268 : STD_LOGIC; 
  signal SF_D0_mux0000_4_SW0_O_pack_2 : STD_LOGIC; 
  signal SF_D0_0_CLKINV_17253 : STD_LOGIC; 
  signal SF_D0_0_CEINVNOT : STD_LOGIC; 
  signal i2_mux0002_0_110_17294 : STD_LOGIC; 
  signal tx_state_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal i2_mux0002_0_146_17318 : STD_LOGIC; 
  signal N21_pack_1 : STD_LOGIC; 
  signal i2_1_DXMUX_17349 : STD_LOGIC; 
  signal N1_pack_1 : STD_LOGIC; 
  signal i2_1_CLKINV_17332 : STD_LOGIC; 
  signal i2_1_CEINVNOT : STD_LOGIC; 
  signal cur_state_cmp_eq0000 : STD_LOGIC; 
  signal cur_state_cmp_eq000019_O_pack_1 : STD_LOGIC; 
  signal init_state_cmp_eq0000 : STD_LOGIC; 
  signal N8_pack_1 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N20_pack_1 : STD_LOGIC; 
  signal i_mux0001_0_110_17447 : STD_LOGIC; 
  signal init_state_cmp_eq0001_pack_1 : STD_LOGIC; 
  signal i_mux0001_0_121_17471 : STD_LOGIC; 
  signal init_state_cmp_eq0002_SW1_O_pack_1 : STD_LOGIC; 
  signal i_mux0001_0_145_17495 : STD_LOGIC; 
  signal init_state_cmp_eq0004_pack_1 : STD_LOGIC; 
  signal init_state_FSM_FFd8_DXMUX_17526 : STD_LOGIC; 
  signal init_state_FSM_FFd8_In : STD_LOGIC; 
  signal init_state_cmp_eq0002_pack_2 : STD_LOGIC; 
  signal init_state_FSM_FFd8_CLKINV_17510 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N22_pack_1 : STD_LOGIC; 
  signal i3_5_DXMUX_17585 : STD_LOGIC; 
  signal N11_pack_2 : STD_LOGIC; 
  signal i3_5_CLKINV_17569 : STD_LOGIC; 
  signal i3_5_CEINVNOT : STD_LOGIC; 
  signal tx_state_FSM_FFd4_DXMUX_17618 : STD_LOGIC; 
  signal tx_state_FSM_FFd4_In : STD_LOGIC; 
  signal tx_state_cmp_eq0002_pack_2 : STD_LOGIC; 
  signal tx_state_FSM_FFd4_CLKINV_17601 : STD_LOGIC; 
  signal tx_state_FSM_FFd5_DXMUX_17653 : STD_LOGIC; 
  signal tx_state_FSM_FFd5_In : STD_LOGIC; 
  signal tx_state_cmp_eq0000_pack_2 : STD_LOGIC; 
  signal tx_state_FSM_FFd5_CLKINV_17636 : STD_LOGIC; 
  signal blackIsRunning_0_not0001 : STD_LOGIC; 
  signal N25_pack_1 : STD_LOGIC; 
  signal init_state_cmp_eq0003_17705 : STD_LOGIC; 
  signal init_state_cmp_eq000311_SW1_O_pack_1 : STD_LOGIC; 
  signal i_10_DXMUX_17736 : STD_LOGIC; 
  signal N0_pack_2 : STD_LOGIC; 
  signal i_10_CLKINV_17720 : STD_LOGIC; 
  signal i_10_CEINVNOT : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal tx_byte_0_12_O_pack_1 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal tx_byte_1_17_O_pack_1 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal tx_byte_2_12_O_pack_1 : STD_LOGIC; 
  signal SF_D_1_OBUF_17843 : STD_LOGIC; 
  signal SF_D1_1_DYMUX_17833 : STD_LOGIC; 
  signal SF_D1_1_CLKINV_17824 : STD_LOGIC; 
  signal SF_D1_1_CEINVNOT : STD_LOGIC; 
  signal tx_state_FSM_FFd2_DXMUX_17881 : STD_LOGIC; 
  signal tx_state_FSM_FFd2_In : STD_LOGIC; 
  signal tx_state_FSM_FFd2_DYMUX_17867 : STD_LOGIC; 
  signal tx_state_FSM_FFd1_In : STD_LOGIC; 
  signal tx_state_FSM_FFd2_SRINV_17859 : STD_LOGIC; 
  signal tx_state_FSM_FFd2_CLKINV_17858 : STD_LOGIC; 
  signal i2_mux0002_0_111_17920 : STD_LOGIC; 
  signal tx_state_FSM_FFd3_DYMUX_17907 : STD_LOGIC; 
  signal tx_state_FSM_FFd3_In : STD_LOGIC; 
  signal tx_state_FSM_FFd3_CLKINV_17898 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal tx_state_FSM_FFd6_DYMUX_17942 : STD_LOGIC; 
  signal tx_state_FSM_FFd6_In : STD_LOGIC; 
  signal tx_state_FSM_FFd6_CLKINV_17933 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal tx_state_FSM_FFd7_DYMUX_17978 : STD_LOGIC; 
  signal tx_state_FSM_FFd7_In : STD_LOGIC; 
  signal tx_state_FSM_FFd7_CLKINV_17969 : STD_LOGIC; 
  signal i_1_DXMUX_18025 : STD_LOGIC; 
  signal i_1_DYMUX_18013 : STD_LOGIC; 
  signal i_1_CLKINV_18005 : STD_LOGIC; 
  signal i_1_CEINVNOT : STD_LOGIC; 
  signal i_3_DXMUX_18063 : STD_LOGIC; 
  signal i_3_DYMUX_18051 : STD_LOGIC; 
  signal i_3_CLKINV_18043 : STD_LOGIC; 
  signal i_3_CEINVNOT : STD_LOGIC; 
  signal i_5_DXMUX_18101 : STD_LOGIC; 
  signal i_5_DYMUX_18089 : STD_LOGIC; 
  signal i_5_CLKINV_18081 : STD_LOGIC; 
  signal i_5_CEINVNOT : STD_LOGIC; 
  signal i_7_DXMUX_18139 : STD_LOGIC; 
  signal i_7_DYMUX_18127 : STD_LOGIC; 
  signal i_7_CLKINV_18119 : STD_LOGIC; 
  signal i_7_CEINVNOT : STD_LOGIC; 
  signal i_9_DXMUX_18177 : STD_LOGIC; 
  signal i_9_DYMUX_18165 : STD_LOGIC; 
  signal i_9_CLKINV_18157 : STD_LOGIC; 
  signal i_9_CEINVNOT : STD_LOGIC; 
  signal i2_10_DXMUX_18215 : STD_LOGIC; 
  signal i2_10_DYMUX_18201 : STD_LOGIC; 
  signal i2_10_CLKINV_18191 : STD_LOGIC; 
  signal i2_10_CEINVNOT : STD_LOGIC; 
  signal i2_3_DXMUX_18253 : STD_LOGIC; 
  signal i2_3_DYMUX_18239 : STD_LOGIC; 
  signal i2_3_CLKINV_18229 : STD_LOGIC; 
  signal i2_3_CEINVNOT : STD_LOGIC; 
  signal i3_1_DXMUX_18291 : STD_LOGIC; 
  signal i3_1_DYMUX_18279 : STD_LOGIC; 
  signal i3_1_CLKINV_18271 : STD_LOGIC; 
  signal i3_1_CEINVNOT : STD_LOGIC; 
  signal i2_5_DXMUX_18329 : STD_LOGIC; 
  signal i2_5_DYMUX_18315 : STD_LOGIC; 
  signal i2_5_CLKINV_18305 : STD_LOGIC; 
  signal i2_5_CEINVNOT : STD_LOGIC; 
  signal i3_3_DXMUX_18367 : STD_LOGIC; 
  signal i3_3_DYMUX_18355 : STD_LOGIC; 
  signal i3_3_CLKINV_18347 : STD_LOGIC; 
  signal i3_3_CEINVNOT : STD_LOGIC; 
  signal i2_7_DXMUX_18405 : STD_LOGIC; 
  signal i2_7_DYMUX_18391 : STD_LOGIC; 
  signal i2_7_CLKINV_18381 : STD_LOGIC; 
  signal i2_7_CEINVNOT : STD_LOGIC; 
  signal i3_4_DYMUX_18426 : STD_LOGIC; 
  signal i3_4_CLKINV_18418 : STD_LOGIC; 
  signal i3_4_CEINVNOT : STD_LOGIC; 
  signal i2_9_DXMUX_18464 : STD_LOGIC; 
  signal i2_9_DYMUX_18450 : STD_LOGIC; 
  signal i2_9_CLKINV_18440 : STD_LOGIC; 
  signal i2_9_CEINVNOT : STD_LOGIC; 
  signal i3_7_DXMUX_18502 : STD_LOGIC; 
  signal i3_7_DYMUX_18490 : STD_LOGIC; 
  signal i3_7_CLKINV_18482 : STD_LOGIC; 
  signal i3_7_CEINVNOT : STD_LOGIC; 
  signal i3_9_DXMUX_18540 : STD_LOGIC; 
  signal i3_9_DYMUX_18528 : STD_LOGIC; 
  signal i3_9_CLKINV_18520 : STD_LOGIC; 
  signal i3_9_CEINVNOT : STD_LOGIC; 
  signal i_11_DYMUX_18561 : STD_LOGIC; 
  signal i_11_CLKINV_18553 : STD_LOGIC; 
  signal i_11_CEINVNOT : STD_LOGIC; 
  signal i_13_DXMUX_18599 : STD_LOGIC; 
  signal i_13_DYMUX_18587 : STD_LOGIC; 
  signal i_13_CLKINV_18579 : STD_LOGIC; 
  signal i_13_CEINVNOT : STD_LOGIC; 
  signal i_15_DXMUX_18637 : STD_LOGIC; 
  signal i_15_DYMUX_18625 : STD_LOGIC; 
  signal i_15_CLKINV_18617 : STD_LOGIC; 
  signal i_15_CEINVNOT : STD_LOGIC; 
  signal i_17_DXMUX_18675 : STD_LOGIC; 
  signal i_17_DYMUX_18663 : STD_LOGIC; 
  signal i_17_CLKINV_18655 : STD_LOGIC; 
  signal i_17_CEINVNOT : STD_LOGIC; 
  signal i_19_DXMUX_18713 : STD_LOGIC; 
  signal i_19_DYMUX_18701 : STD_LOGIC; 
  signal i_19_CLKINV_18693 : STD_LOGIC; 
  signal i_19_CEINVNOT : STD_LOGIC; 
  signal white1_min_11_DXMUX_18756 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_11 : STD_LOGIC; 
  signal white1_min_11_DYMUX_18739 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_10 : STD_LOGIC; 
  signal white1_min_11_SRINV_18729 : STD_LOGIC; 
  signal white1_min_11_CLKINV_18728 : STD_LOGIC; 
  signal white1_min_11_CEINV_18727 : STD_LOGIC; 
  signal white1_min_21_DXMUX_18802 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_21 : STD_LOGIC; 
  signal white1_min_21_DYMUX_18785 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_20 : STD_LOGIC; 
  signal white1_min_21_SRINV_18775 : STD_LOGIC; 
  signal white1_min_21_CLKINV_18774 : STD_LOGIC; 
  signal white1_min_21_CEINV_18773 : STD_LOGIC; 
  signal white1_min_13_DXMUX_18848 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_13 : STD_LOGIC; 
  signal white1_min_13_DYMUX_18831 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_12 : STD_LOGIC; 
  signal white1_min_13_SRINV_18821 : STD_LOGIC; 
  signal white1_min_13_CLKINV_18820 : STD_LOGIC; 
  signal white1_min_13_CEINV_18819 : STD_LOGIC; 
  signal white1_min_31_DXMUX_18894 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_31 : STD_LOGIC; 
  signal white1_min_31_DYMUX_18877 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_30 : STD_LOGIC; 
  signal white1_min_31_SRINV_18867 : STD_LOGIC; 
  signal white1_min_31_CLKINV_18866 : STD_LOGIC; 
  signal white1_min_31_CEINV_18865 : STD_LOGIC; 
  signal white1_min_23_DXMUX_18940 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_23 : STD_LOGIC; 
  signal white1_min_23_DYMUX_18923 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_22 : STD_LOGIC; 
  signal white1_min_23_SRINV_18913 : STD_LOGIC; 
  signal white1_min_23_CLKINV_18912 : STD_LOGIC; 
  signal white1_min_23_CEINV_18911 : STD_LOGIC; 
  signal white1_min_15_DXMUX_18986 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_15 : STD_LOGIC; 
  signal white1_min_15_DYMUX_18969 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_14 : STD_LOGIC; 
  signal white1_min_15_SRINV_18959 : STD_LOGIC; 
  signal white1_min_15_CLKINV_18958 : STD_LOGIC; 
  signal white1_min_15_CEINV_18957 : STD_LOGIC; 
  signal white1_min_25_DXMUX_19032 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_25 : STD_LOGIC; 
  signal white1_min_25_DYMUX_19015 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_24 : STD_LOGIC; 
  signal white1_min_25_SRINV_19005 : STD_LOGIC; 
  signal white1_min_25_CLKINV_19004 : STD_LOGIC; 
  signal white1_min_25_CEINV_19003 : STD_LOGIC; 
  signal white1_min_17_DXMUX_19078 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_17 : STD_LOGIC; 
  signal white1_min_17_DYMUX_19061 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_16 : STD_LOGIC; 
  signal white1_min_17_SRINV_19051 : STD_LOGIC; 
  signal white1_min_17_CLKINV_19050 : STD_LOGIC; 
  signal white1_min_17_CEINV_19049 : STD_LOGIC; 
  signal white1_min_27_DXMUX_19124 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_27 : STD_LOGIC; 
  signal white1_min_27_DYMUX_19107 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_26 : STD_LOGIC; 
  signal white1_min_27_SRINV_19097 : STD_LOGIC; 
  signal white1_min_27_CLKINV_19096 : STD_LOGIC; 
  signal white1_min_27_CEINV_19095 : STD_LOGIC; 
  signal white1_min_19_DXMUX_19170 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_19 : STD_LOGIC; 
  signal white1_min_19_DYMUX_19153 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_18 : STD_LOGIC; 
  signal white1_min_19_SRINV_19143 : STD_LOGIC; 
  signal white1_min_19_CLKINV_19142 : STD_LOGIC; 
  signal white1_min_19_CEINV_19141 : STD_LOGIC; 
  signal white1_min_29_DXMUX_19216 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_29 : STD_LOGIC; 
  signal white1_min_29_DYMUX_19199 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_28 : STD_LOGIC; 
  signal white1_min_29_SRINV_19189 : STD_LOGIC; 
  signal white1_min_29_CLKINV_19188 : STD_LOGIC; 
  signal white1_min_29_CEINV_19187 : STD_LOGIC; 
  signal white1_sec_11_DXMUX_19262 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_11 : STD_LOGIC; 
  signal white1_sec_11_DYMUX_19245 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_10 : STD_LOGIC; 
  signal white1_sec_11_SRINV_19235 : STD_LOGIC; 
  signal white1_sec_11_CLKINV_19234 : STD_LOGIC; 
  signal white1_sec_11_CEINV_19233 : STD_LOGIC; 
  signal white1_sec_21_DXMUX_19308 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_21 : STD_LOGIC; 
  signal white1_sec_21_DYMUX_19291 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_20 : STD_LOGIC; 
  signal white1_sec_21_SRINV_19281 : STD_LOGIC; 
  signal white1_sec_21_CLKINV_19280 : STD_LOGIC; 
  signal white1_sec_21_CEINV_19279 : STD_LOGIC; 
  signal white1_sec_13_DXMUX_19354 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_13 : STD_LOGIC; 
  signal white1_sec_13_DYMUX_19337 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_12 : STD_LOGIC; 
  signal white1_sec_13_SRINV_19327 : STD_LOGIC; 
  signal white1_sec_13_CLKINV_19326 : STD_LOGIC; 
  signal white1_sec_13_CEINV_19325 : STD_LOGIC; 
  signal white1_sec_31_DXMUX_19400 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_31 : STD_LOGIC; 
  signal white1_sec_31_DYMUX_19383 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_30 : STD_LOGIC; 
  signal white1_sec_31_SRINV_19373 : STD_LOGIC; 
  signal white1_sec_31_CLKINV_19372 : STD_LOGIC; 
  signal white1_sec_31_CEINV_19371 : STD_LOGIC; 
  signal white1_sec_23_DXMUX_19446 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_23 : STD_LOGIC; 
  signal white1_sec_23_DYMUX_19429 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_22 : STD_LOGIC; 
  signal white1_sec_23_SRINV_19419 : STD_LOGIC; 
  signal white1_sec_23_CLKINV_19418 : STD_LOGIC; 
  signal white1_sec_23_CEINV_19417 : STD_LOGIC; 
  signal white1_sec_15_DXMUX_19492 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_15 : STD_LOGIC; 
  signal white1_sec_15_DYMUX_19475 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_14 : STD_LOGIC; 
  signal white1_sec_15_SRINV_19465 : STD_LOGIC; 
  signal white1_sec_15_CLKINV_19464 : STD_LOGIC; 
  signal white1_sec_15_CEINV_19463 : STD_LOGIC; 
  signal white1_sec_25_DXMUX_19538 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_25 : STD_LOGIC; 
  signal white1_sec_25_DYMUX_19521 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_24 : STD_LOGIC; 
  signal white1_sec_25_SRINV_19511 : STD_LOGIC; 
  signal white1_sec_25_CLKINV_19510 : STD_LOGIC; 
  signal white1_sec_25_CEINV_19509 : STD_LOGIC; 
  signal white1_sec_17_DXMUX_19584 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_17 : STD_LOGIC; 
  signal white1_sec_17_DYMUX_19567 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_16 : STD_LOGIC; 
  signal white1_sec_17_SRINV_19557 : STD_LOGIC; 
  signal white1_sec_17_CLKINV_19556 : STD_LOGIC; 
  signal white1_sec_17_CEINV_19555 : STD_LOGIC; 
  signal white1_sec_27_DXMUX_19630 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_27 : STD_LOGIC; 
  signal white1_sec_27_DYMUX_19613 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_26 : STD_LOGIC; 
  signal white1_sec_27_SRINV_19603 : STD_LOGIC; 
  signal white1_sec_27_CLKINV_19602 : STD_LOGIC; 
  signal white1_sec_27_CEINV_19601 : STD_LOGIC; 
  signal white1_sec_19_DXMUX_19676 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_19 : STD_LOGIC; 
  signal white1_sec_19_DYMUX_19659 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_18 : STD_LOGIC; 
  signal white1_sec_19_SRINV_19649 : STD_LOGIC; 
  signal white1_sec_19_CLKINV_19648 : STD_LOGIC; 
  signal white1_sec_19_CEINV_19647 : STD_LOGIC; 
  signal white1_sec_29_DXMUX_19722 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_29 : STD_LOGIC; 
  signal white1_sec_29_DYMUX_19705 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_28 : STD_LOGIC; 
  signal white1_sec_29_SRINV_19695 : STD_LOGIC; 
  signal white1_sec_29_CLKINV_19694 : STD_LOGIC; 
  signal white1_sec_29_CEINV_19693 : STD_LOGIC; 
  signal white2_min_11_DXMUX_19768 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_11 : STD_LOGIC; 
  signal white2_min_11_DYMUX_19751 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_10 : STD_LOGIC; 
  signal white2_min_11_SRINV_19741 : STD_LOGIC; 
  signal white2_min_11_CLKINV_19740 : STD_LOGIC; 
  signal white2_min_11_CEINV_19739 : STD_LOGIC; 
  signal white2_min_21_DXMUX_19814 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_21 : STD_LOGIC; 
  signal white2_min_21_DYMUX_19797 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_20 : STD_LOGIC; 
  signal white2_min_21_SRINV_19787 : STD_LOGIC; 
  signal white2_min_21_CLKINV_19786 : STD_LOGIC; 
  signal white2_min_21_CEINV_19785 : STD_LOGIC; 
  signal white2_min_13_DXMUX_19860 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_13 : STD_LOGIC; 
  signal white2_min_13_DYMUX_19843 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_12 : STD_LOGIC; 
  signal white2_min_13_SRINV_19833 : STD_LOGIC; 
  signal white2_min_13_CLKINV_19832 : STD_LOGIC; 
  signal white2_min_13_CEINV_19831 : STD_LOGIC; 
  signal white2_min_31_DXMUX_19906 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_31 : STD_LOGIC; 
  signal white2_min_31_DYMUX_19889 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_30 : STD_LOGIC; 
  signal white2_min_31_SRINV_19879 : STD_LOGIC; 
  signal white2_min_31_CLKINV_19878 : STD_LOGIC; 
  signal white2_min_31_CEINV_19877 : STD_LOGIC; 
  signal white2_min_23_DXMUX_19952 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_23 : STD_LOGIC; 
  signal white2_min_23_DYMUX_19935 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_22 : STD_LOGIC; 
  signal white2_min_23_SRINV_19925 : STD_LOGIC; 
  signal white2_min_23_CLKINV_19924 : STD_LOGIC; 
  signal white2_min_23_CEINV_19923 : STD_LOGIC; 
  signal white2_min_15_DXMUX_19998 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_15 : STD_LOGIC; 
  signal white2_min_15_DYMUX_19981 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_14 : STD_LOGIC; 
  signal white2_min_15_SRINV_19971 : STD_LOGIC; 
  signal white2_min_15_CLKINV_19970 : STD_LOGIC; 
  signal white2_min_15_CEINV_19969 : STD_LOGIC; 
  signal white2_min_25_DXMUX_20044 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_25 : STD_LOGIC; 
  signal white2_min_25_DYMUX_20027 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_24 : STD_LOGIC; 
  signal white2_min_25_SRINV_20017 : STD_LOGIC; 
  signal white2_min_25_CLKINV_20016 : STD_LOGIC; 
  signal white2_min_25_CEINV_20015 : STD_LOGIC; 
  signal white2_min_17_DXMUX_20090 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_17 : STD_LOGIC; 
  signal white2_min_17_DYMUX_20073 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_16 : STD_LOGIC; 
  signal white2_min_17_SRINV_20063 : STD_LOGIC; 
  signal white2_min_17_CLKINV_20062 : STD_LOGIC; 
  signal white2_min_17_CEINV_20061 : STD_LOGIC; 
  signal white2_min_27_DXMUX_20136 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_27 : STD_LOGIC; 
  signal white2_min_27_DYMUX_20119 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_26 : STD_LOGIC; 
  signal white2_min_27_SRINV_20109 : STD_LOGIC; 
  signal white2_min_27_CLKINV_20108 : STD_LOGIC; 
  signal white2_min_27_CEINV_20107 : STD_LOGIC; 
  signal white2_min_19_DXMUX_20182 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_19 : STD_LOGIC; 
  signal white2_min_19_DYMUX_20165 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_18 : STD_LOGIC; 
  signal white2_min_19_SRINV_20155 : STD_LOGIC; 
  signal white2_min_19_CLKINV_20154 : STD_LOGIC; 
  signal white2_min_19_CEINV_20153 : STD_LOGIC; 
  signal white2_min_29_DXMUX_20228 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_29 : STD_LOGIC; 
  signal white2_min_29_DYMUX_20211 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_28 : STD_LOGIC; 
  signal white2_min_29_SRINV_20201 : STD_LOGIC; 
  signal white2_min_29_CLKINV_20200 : STD_LOGIC; 
  signal white2_min_29_CEINV_20199 : STD_LOGIC; 
  signal white2_sec_11_DXMUX_20274 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_11 : STD_LOGIC; 
  signal white2_sec_11_DYMUX_20257 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_10 : STD_LOGIC; 
  signal white2_sec_11_SRINV_20247 : STD_LOGIC; 
  signal white2_sec_11_CLKINV_20246 : STD_LOGIC; 
  signal white2_sec_11_CEINV_20245 : STD_LOGIC; 
  signal white2_sec_21_DXMUX_20320 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_21 : STD_LOGIC; 
  signal white2_sec_21_DYMUX_20303 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_20 : STD_LOGIC; 
  signal white2_sec_21_SRINV_20293 : STD_LOGIC; 
  signal white2_sec_21_CLKINV_20292 : STD_LOGIC; 
  signal white2_sec_21_CEINV_20291 : STD_LOGIC; 
  signal white2_sec_13_DXMUX_20366 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_13 : STD_LOGIC; 
  signal white2_sec_13_DYMUX_20349 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_12 : STD_LOGIC; 
  signal white2_sec_13_SRINV_20339 : STD_LOGIC; 
  signal white2_sec_13_CLKINV_20338 : STD_LOGIC; 
  signal white2_sec_13_CEINV_20337 : STD_LOGIC; 
  signal white2_sec_31_DXMUX_20412 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_31 : STD_LOGIC; 
  signal white2_sec_31_DYMUX_20395 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_30 : STD_LOGIC; 
  signal white2_sec_31_SRINV_20385 : STD_LOGIC; 
  signal white2_sec_31_CLKINV_20384 : STD_LOGIC; 
  signal white2_sec_31_CEINV_20383 : STD_LOGIC; 
  signal white2_sec_23_DXMUX_20458 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_23 : STD_LOGIC; 
  signal white2_sec_23_DYMUX_20441 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_22 : STD_LOGIC; 
  signal white2_sec_23_SRINV_20431 : STD_LOGIC; 
  signal white2_sec_23_CLKINV_20430 : STD_LOGIC; 
  signal white2_sec_23_CEINV_20429 : STD_LOGIC; 
  signal white2_sec_15_DXMUX_20504 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_15 : STD_LOGIC; 
  signal white2_sec_15_DYMUX_20487 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_14 : STD_LOGIC; 
  signal white2_sec_15_SRINV_20477 : STD_LOGIC; 
  signal white2_sec_15_CLKINV_20476 : STD_LOGIC; 
  signal white2_sec_15_CEINV_20475 : STD_LOGIC; 
  signal white2_sec_25_DXMUX_20550 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_25 : STD_LOGIC; 
  signal white2_sec_25_DYMUX_20533 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_24 : STD_LOGIC; 
  signal white2_sec_25_SRINV_20523 : STD_LOGIC; 
  signal white2_sec_25_CLKINV_20522 : STD_LOGIC; 
  signal white2_sec_25_CEINV_20521 : STD_LOGIC; 
  signal white2_sec_17_DXMUX_20596 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_17 : STD_LOGIC; 
  signal white2_sec_17_DYMUX_20579 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_16 : STD_LOGIC; 
  signal white2_sec_17_SRINV_20569 : STD_LOGIC; 
  signal white2_sec_17_CLKINV_20568 : STD_LOGIC; 
  signal white2_sec_17_CEINV_20567 : STD_LOGIC; 
  signal white2_sec_27_DXMUX_20642 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_27 : STD_LOGIC; 
  signal white2_sec_27_DYMUX_20625 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_26 : STD_LOGIC; 
  signal white2_sec_27_SRINV_20615 : STD_LOGIC; 
  signal white2_sec_27_CLKINV_20614 : STD_LOGIC; 
  signal white2_sec_27_CEINV_20613 : STD_LOGIC; 
  signal white2_sec_19_DXMUX_20688 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_19 : STD_LOGIC; 
  signal white2_sec_19_DYMUX_20671 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_18 : STD_LOGIC; 
  signal white2_sec_19_SRINV_20661 : STD_LOGIC; 
  signal white2_sec_19_CLKINV_20660 : STD_LOGIC; 
  signal white2_sec_19_CEINV_20659 : STD_LOGIC; 
  signal white2_sec_29_DXMUX_20734 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_29 : STD_LOGIC; 
  signal white2_sec_29_DYMUX_20717 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_28 : STD_LOGIC; 
  signal white2_sec_29_SRINV_20707 : STD_LOGIC; 
  signal white2_sec_29_CLKINV_20706 : STD_LOGIC; 
  signal white2_sec_29_CEINV_20705 : STD_LOGIC; 
  signal i3_11_DXMUX_20775 : STD_LOGIC; 
  signal i3_11_DYMUX_20763 : STD_LOGIC; 
  signal i3_11_CLKINV_20755 : STD_LOGIC; 
  signal i3_11_CEINVNOT : STD_LOGIC; 
  signal i3_13_DXMUX_20813 : STD_LOGIC; 
  signal i3_13_DYMUX_20801 : STD_LOGIC; 
  signal i3_13_CLKINV_20793 : STD_LOGIC; 
  signal i3_13_CEINVNOT : STD_LOGIC; 
  signal i3_15_DXMUX_20851 : STD_LOGIC; 
  signal i3_15_DYMUX_20839 : STD_LOGIC; 
  signal i3_15_CLKINV_20831 : STD_LOGIC; 
  signal i3_15_CEINVNOT : STD_LOGIC; 
  signal init_state_FSM_FFd2_DXMUX_20891 : STD_LOGIC; 
  signal init_state_FSM_FFd2_In : STD_LOGIC; 
  signal init_state_FSM_FFd2_DYMUX_20877 : STD_LOGIC; 
  signal init_state_FSM_FFd1_In : STD_LOGIC; 
  signal init_state_FSM_FFd2_SRINV_20868 : STD_LOGIC; 
  signal init_state_FSM_FFd2_CLKINV_20867 : STD_LOGIC; 
  signal init_state_FSM_FFd4_DXMUX_20933 : STD_LOGIC; 
  signal init_state_FSM_FFd4_In : STD_LOGIC; 
  signal init_state_FSM_FFd4_DYMUX_20919 : STD_LOGIC; 
  signal init_state_FSM_FFd3_In : STD_LOGIC; 
  signal init_state_FSM_FFd4_SRINV_20911 : STD_LOGIC; 
  signal init_state_FSM_FFd4_CLKINV_20910 : STD_LOGIC; 
  signal init_state_FSM_FFd6_DXMUX_20975 : STD_LOGIC; 
  signal init_state_FSM_FFd6_In : STD_LOGIC; 
  signal init_state_FSM_FFd6_DYMUX_20961 : STD_LOGIC; 
  signal init_state_FSM_FFd5_In : STD_LOGIC; 
  signal init_state_FSM_FFd6_SRINV_20953 : STD_LOGIC; 
  signal init_state_FSM_FFd6_CLKINV_20952 : STD_LOGIC; 
  signal init_state_FSM_FFd7_DYMUX_20998 : STD_LOGIC; 
  signal init_state_FSM_FFd7_In : STD_LOGIC; 
  signal init_state_FSM_FFd7_CLKINV_20989 : STD_LOGIC; 
  signal init_state_FSM_FFd10_DXMUX_21040 : STD_LOGIC; 
  signal init_state_FSM_FFd10_In : STD_LOGIC; 
  signal init_state_FSM_FFd10_DYMUX_21026 : STD_LOGIC; 
  signal init_state_FSM_FFd9_In : STD_LOGIC; 
  signal init_state_FSM_FFd10_SRINV_21018 : STD_LOGIC; 
  signal init_state_FSM_FFd10_CLKINV_21017 : STD_LOGIC; 
  signal SF_D_2_OBUF_21078 : STD_LOGIC; 
  signal cur_state_FSM_FFd21_DYMUX_21066 : STD_LOGIC; 
  signal cur_state_FSM_FFd21_In : STD_LOGIC; 
  signal cur_state_FSM_FFd21_CLKINV_21057 : STD_LOGIC; 
  signal tx_byte_7_4_21113 : STD_LOGIC; 
  signal cur_state_FSM_FFd16_DYMUX_21102 : STD_LOGIC; 
  signal cur_state_FSM_FFd16_In : STD_LOGIC; 
  signal cur_state_FSM_FFd16_CLKINV_21093 : STD_LOGIC; 
  signal cur_state_FSM_FFd18_DXMUX_21151 : STD_LOGIC; 
  signal cur_state_FSM_FFd18_In : STD_LOGIC; 
  signal cur_state_FSM_FFd18_DYMUX_21137 : STD_LOGIC; 
  signal cur_state_FSM_FFd17_In : STD_LOGIC; 
  signal cur_state_FSM_FFd18_SRINV_21129 : STD_LOGIC; 
  signal cur_state_FSM_FFd18_CLKINV_21128 : STD_LOGIC; 
  signal count_1_DXMUX_21196 : STD_LOGIC; 
  signal Mcount_count_eqn_1 : STD_LOGIC; 
  signal count_1_DYMUX_21179 : STD_LOGIC; 
  signal Mcount_count_eqn_0 : STD_LOGIC; 
  signal count_1_SRINV_21169 : STD_LOGIC; 
  signal count_1_CLKINV_21168 : STD_LOGIC; 
  signal count_1_CEINV_21167 : STD_LOGIC; 
  signal count_3_DXMUX_21242 : STD_LOGIC; 
  signal Mcount_count_eqn_3 : STD_LOGIC; 
  signal count_3_DYMUX_21225 : STD_LOGIC; 
  signal Mcount_count_eqn_2 : STD_LOGIC; 
  signal count_3_SRINV_21215 : STD_LOGIC; 
  signal count_3_CLKINV_21214 : STD_LOGIC; 
  signal count_3_CEINV_21213 : STD_LOGIC; 
  signal count_5_DXMUX_21288 : STD_LOGIC; 
  signal Mcount_count_eqn_5 : STD_LOGIC; 
  signal count_5_DYMUX_21271 : STD_LOGIC; 
  signal Mcount_count_eqn_4 : STD_LOGIC; 
  signal count_5_SRINV_21261 : STD_LOGIC; 
  signal count_5_CLKINV_21260 : STD_LOGIC; 
  signal count_5_CEINV_21259 : STD_LOGIC; 
  signal count_7_DXMUX_21334 : STD_LOGIC; 
  signal Mcount_count_eqn_7 : STD_LOGIC; 
  signal count_7_DYMUX_21317 : STD_LOGIC; 
  signal Mcount_count_eqn_6 : STD_LOGIC; 
  signal count_7_SRINV_21307 : STD_LOGIC; 
  signal count_7_CLKINV_21306 : STD_LOGIC; 
  signal count_7_CEINV_21305 : STD_LOGIC; 
  signal count_9_DXMUX_21380 : STD_LOGIC; 
  signal Mcount_count_eqn_9 : STD_LOGIC; 
  signal count_9_DYMUX_21363 : STD_LOGIC; 
  signal Mcount_count_eqn_8 : STD_LOGIC; 
  signal count_9_SRINV_21353 : STD_LOGIC; 
  signal count_9_CLKINV_21352 : STD_LOGIC; 
  signal count_9_CEINV_21351 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal whiteIsRunning_0_DYMUX_21410 : STD_LOGIC; 
  signal whiteIsRunning_0_GYMUX_21409 : STD_LOGIC; 
  signal whiteIsRunning_0_mux0000 : STD_LOGIC; 
  signal whiteIsRunning_0_CLKINV_21400 : STD_LOGIC; 
  signal whiteIsRunning_0_CEINV_21399 : STD_LOGIC; 
  signal LCD_E0_DXMUX_21444 : STD_LOGIC; 
  signal LCD_E0_FXMUX_21443 : STD_LOGIC; 
  signal i2_or0001 : STD_LOGIC; 
  signal LCD_E0_CLKINV_21434 : STD_LOGIC; 
  signal LCD_E0_CEINVNOT : STD_LOGIC; 
  signal white1_min_1_DXMUX_21486 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_1 : STD_LOGIC; 
  signal white1_min_1_DYMUX_21470 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_0 : STD_LOGIC; 
  signal white1_min_1_SRINV_21460 : STD_LOGIC; 
  signal white1_min_1_CLKINV_21459 : STD_LOGIC; 
  signal white1_min_1_CEINV_21458 : STD_LOGIC; 
  signal white1_min_3_DXMUX_21532 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_3 : STD_LOGIC; 
  signal white1_min_3_DYMUX_21515 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_2 : STD_LOGIC; 
  signal white1_min_3_SRINV_21505 : STD_LOGIC; 
  signal white1_min_3_CLKINV_21504 : STD_LOGIC; 
  signal white1_min_3_CEINV_21503 : STD_LOGIC; 
  signal white1_min_5_DXMUX_21577 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_5 : STD_LOGIC; 
  signal white1_min_5_DYMUX_21561 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_4 : STD_LOGIC; 
  signal white1_min_5_SRINV_21551 : STD_LOGIC; 
  signal white1_min_5_CLKINV_21550 : STD_LOGIC; 
  signal white1_min_5_CEINV_21549 : STD_LOGIC; 
  signal white1_min_7_DXMUX_21622 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_7 : STD_LOGIC; 
  signal white1_min_7_DYMUX_21605 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_6 : STD_LOGIC; 
  signal white1_min_7_SRINV_21595 : STD_LOGIC; 
  signal white1_min_7_CLKINV_21594 : STD_LOGIC; 
  signal white1_min_7_CEINV_21593 : STD_LOGIC; 
  signal white1_min_9_DXMUX_21668 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_9 : STD_LOGIC; 
  signal white1_min_9_DYMUX_21651 : STD_LOGIC; 
  signal Mcount_white1_min_eqn_8 : STD_LOGIC; 
  signal white1_min_9_SRINV_21641 : STD_LOGIC; 
  signal white1_min_9_CLKINV_21640 : STD_LOGIC; 
  signal white1_min_9_CEINV_21639 : STD_LOGIC; 
  signal white1_sec_1_DXMUX_21714 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_1 : STD_LOGIC; 
  signal white1_sec_1_DYMUX_21697 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_0 : STD_LOGIC; 
  signal white1_sec_1_SRINV_21687 : STD_LOGIC; 
  signal white1_sec_1_CLKINV_21686 : STD_LOGIC; 
  signal white1_sec_1_CEINV_21685 : STD_LOGIC; 
  signal white1_sec_3_DXMUX_21760 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_3 : STD_LOGIC; 
  signal white1_sec_3_DYMUX_21743 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_2 : STD_LOGIC; 
  signal white1_sec_3_SRINV_21733 : STD_LOGIC; 
  signal white1_sec_3_CLKINV_21732 : STD_LOGIC; 
  signal white1_sec_3_CEINV_21731 : STD_LOGIC; 
  signal white1_sec_5_DXMUX_21805 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_5 : STD_LOGIC; 
  signal white1_sec_5_DYMUX_21789 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_4 : STD_LOGIC; 
  signal white1_sec_5_SRINV_21779 : STD_LOGIC; 
  signal white1_sec_5_CLKINV_21778 : STD_LOGIC; 
  signal white1_sec_5_CEINV_21777 : STD_LOGIC; 
  signal white1_sec_7_DXMUX_21850 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_7 : STD_LOGIC; 
  signal white1_sec_7_DYMUX_21833 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_6 : STD_LOGIC; 
  signal white1_sec_7_SRINV_21823 : STD_LOGIC; 
  signal white1_sec_7_CLKINV_21822 : STD_LOGIC; 
  signal white1_sec_7_CEINV_21821 : STD_LOGIC; 
  signal white1_sec_9_DXMUX_21896 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_9 : STD_LOGIC; 
  signal white1_sec_9_DYMUX_21879 : STD_LOGIC; 
  signal Mcount_white1_sec_eqn_8 : STD_LOGIC; 
  signal white1_sec_9_SRINV_21869 : STD_LOGIC; 
  signal white1_sec_9_CLKINV_21868 : STD_LOGIC; 
  signal white1_sec_9_CEINV_21867 : STD_LOGIC; 
  signal white2_min_1_DXMUX_21942 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_1 : STD_LOGIC; 
  signal white2_min_1_DYMUX_21925 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_0 : STD_LOGIC; 
  signal white2_min_1_SRINV_21915 : STD_LOGIC; 
  signal white2_min_1_CLKINV_21914 : STD_LOGIC; 
  signal white2_min_1_CEINV_21913 : STD_LOGIC; 
  signal white2_min_3_DXMUX_21988 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_3 : STD_LOGIC; 
  signal white2_min_3_DYMUX_21971 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_2 : STD_LOGIC; 
  signal white2_min_3_SRINV_21961 : STD_LOGIC; 
  signal white2_min_3_CLKINV_21960 : STD_LOGIC; 
  signal white2_min_3_CEINV_21959 : STD_LOGIC; 
  signal white2_min_5_DXMUX_22033 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_5 : STD_LOGIC; 
  signal white2_min_5_DYMUX_22017 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_4 : STD_LOGIC; 
  signal white2_min_5_SRINV_22007 : STD_LOGIC; 
  signal white2_min_5_CLKINV_22006 : STD_LOGIC; 
  signal white2_min_5_CEINV_22005 : STD_LOGIC; 
  signal white2_min_7_DXMUX_22078 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_7 : STD_LOGIC; 
  signal white2_min_7_DYMUX_22061 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_6 : STD_LOGIC; 
  signal white2_min_7_SRINV_22051 : STD_LOGIC; 
  signal white2_min_7_CLKINV_22050 : STD_LOGIC; 
  signal white2_min_7_CEINV_22049 : STD_LOGIC; 
  signal white2_min_9_DXMUX_22124 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_9 : STD_LOGIC; 
  signal white2_min_9_DYMUX_22107 : STD_LOGIC; 
  signal Mcount_white2_min_eqn_8 : STD_LOGIC; 
  signal white2_min_9_SRINV_22097 : STD_LOGIC; 
  signal white2_min_9_CLKINV_22096 : STD_LOGIC; 
  signal white2_min_9_CEINV_22095 : STD_LOGIC; 
  signal white2_sec_1_DXMUX_22170 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_1 : STD_LOGIC; 
  signal white2_sec_1_DYMUX_22153 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_0 : STD_LOGIC; 
  signal white2_sec_1_SRINV_22143 : STD_LOGIC; 
  signal white2_sec_1_CLKINV_22142 : STD_LOGIC; 
  signal white2_sec_1_CEINV_22141 : STD_LOGIC; 
  signal white2_sec_3_DXMUX_22216 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_3 : STD_LOGIC; 
  signal white2_sec_3_DYMUX_22199 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_2 : STD_LOGIC; 
  signal white2_sec_3_SRINV_22189 : STD_LOGIC; 
  signal white2_sec_3_CLKINV_22188 : STD_LOGIC; 
  signal white2_sec_3_CEINV_22187 : STD_LOGIC; 
  signal white2_sec_5_DXMUX_22261 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_5 : STD_LOGIC; 
  signal white2_sec_5_DYMUX_22245 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_4 : STD_LOGIC; 
  signal white2_sec_5_SRINV_22235 : STD_LOGIC; 
  signal white2_sec_5_CLKINV_22234 : STD_LOGIC; 
  signal white2_sec_5_CEINV_22233 : STD_LOGIC; 
  signal white2_sec_7_DXMUX_22306 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_7 : STD_LOGIC; 
  signal white2_sec_7_DYMUX_22289 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_6 : STD_LOGIC; 
  signal white2_sec_7_SRINV_22279 : STD_LOGIC; 
  signal white2_sec_7_CLKINV_22278 : STD_LOGIC; 
  signal white2_sec_7_CEINV_22277 : STD_LOGIC; 
  signal white2_sec_9_DXMUX_22352 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_9 : STD_LOGIC; 
  signal white2_sec_9_DYMUX_22335 : STD_LOGIC; 
  signal Mcount_white2_sec_eqn_8 : STD_LOGIC; 
  signal white2_sec_9_SRINV_22325 : STD_LOGIC; 
  signal white2_sec_9_CLKINV_22324 : STD_LOGIC; 
  signal white2_sec_9_CEINV_22323 : STD_LOGIC; 
  signal cur_state_FSM_FFd2_DXMUX_22395 : STD_LOGIC; 
  signal cur_state_FSM_FFd2_In : STD_LOGIC; 
  signal cur_state_FSM_FFd2_DYMUX_22381 : STD_LOGIC; 
  signal cur_state_FSM_FFd1_In : STD_LOGIC; 
  signal cur_state_FSM_FFd2_SRINV_22371 : STD_LOGIC; 
  signal cur_state_FSM_FFd2_CLKINV_22370 : STD_LOGIC; 
  signal count_11_DXMUX_22440 : STD_LOGIC; 
  signal Mcount_count_eqn_11 : STD_LOGIC; 
  signal count_11_DYMUX_22423 : STD_LOGIC; 
  signal Mcount_count_eqn_10 : STD_LOGIC; 
  signal count_11_SRINV_22413 : STD_LOGIC; 
  signal count_11_CLKINV_22412 : STD_LOGIC; 
  signal count_11_CEINV_22411 : STD_LOGIC; 
  signal count_21_DXMUX_22486 : STD_LOGIC; 
  signal Mcount_count_eqn_21 : STD_LOGIC; 
  signal count_21_DYMUX_22469 : STD_LOGIC; 
  signal Mcount_count_eqn_20 : STD_LOGIC; 
  signal count_21_SRINV_22459 : STD_LOGIC; 
  signal count_21_CLKINV_22458 : STD_LOGIC; 
  signal count_21_CEINV_22457 : STD_LOGIC; 
  signal count_13_DXMUX_22532 : STD_LOGIC; 
  signal Mcount_count_eqn_13 : STD_LOGIC; 
  signal count_13_DYMUX_22515 : STD_LOGIC; 
  signal Mcount_count_eqn_12 : STD_LOGIC; 
  signal count_13_SRINV_22505 : STD_LOGIC; 
  signal count_13_CLKINV_22504 : STD_LOGIC; 
  signal count_13_CEINV_22503 : STD_LOGIC; 
  signal count_31_DXMUX_22578 : STD_LOGIC; 
  signal Mcount_count_eqn_31 : STD_LOGIC; 
  signal count_31_DYMUX_22561 : STD_LOGIC; 
  signal Mcount_count_eqn_30 : STD_LOGIC; 
  signal count_31_SRINV_22551 : STD_LOGIC; 
  signal count_31_CLKINV_22550 : STD_LOGIC; 
  signal count_31_CEINV_22549 : STD_LOGIC; 
  signal count_23_DXMUX_22624 : STD_LOGIC; 
  signal Mcount_count_eqn_23 : STD_LOGIC; 
  signal count_23_DYMUX_22607 : STD_LOGIC; 
  signal Mcount_count_eqn_22 : STD_LOGIC; 
  signal count_23_SRINV_22597 : STD_LOGIC; 
  signal count_23_CLKINV_22596 : STD_LOGIC; 
  signal count_23_CEINV_22595 : STD_LOGIC; 
  signal count_15_DXMUX_22670 : STD_LOGIC; 
  signal Mcount_count_eqn_15 : STD_LOGIC; 
  signal count_15_DYMUX_22653 : STD_LOGIC; 
  signal Mcount_count_eqn_14 : STD_LOGIC; 
  signal count_15_SRINV_22643 : STD_LOGIC; 
  signal count_15_CLKINV_22642 : STD_LOGIC; 
  signal count_15_CEINV_22641 : STD_LOGIC; 
  signal count_25_DXMUX_22716 : STD_LOGIC; 
  signal Mcount_count_eqn_25 : STD_LOGIC; 
  signal count_25_DYMUX_22699 : STD_LOGIC; 
  signal Mcount_count_eqn_24 : STD_LOGIC; 
  signal count_25_SRINV_22689 : STD_LOGIC; 
  signal count_25_CLKINV_22688 : STD_LOGIC; 
  signal count_25_CEINV_22687 : STD_LOGIC; 
  signal count_17_DXMUX_22762 : STD_LOGIC; 
  signal Mcount_count_eqn_17 : STD_LOGIC; 
  signal count_17_DYMUX_22745 : STD_LOGIC; 
  signal Mcount_count_eqn_16 : STD_LOGIC; 
  signal count_17_SRINV_22735 : STD_LOGIC; 
  signal count_17_CLKINV_22734 : STD_LOGIC; 
  signal count_17_CEINV_22733 : STD_LOGIC; 
  signal count_27_DXMUX_22808 : STD_LOGIC; 
  signal Mcount_count_eqn_27 : STD_LOGIC; 
  signal count_27_DYMUX_22791 : STD_LOGIC; 
  signal Mcount_count_eqn_26 : STD_LOGIC; 
  signal count_27_SRINV_22781 : STD_LOGIC; 
  signal count_27_CLKINV_22780 : STD_LOGIC; 
  signal count_27_CEINV_22779 : STD_LOGIC; 
  signal count_19_DXMUX_22854 : STD_LOGIC; 
  signal Mcount_count_eqn_19 : STD_LOGIC; 
  signal count_19_DYMUX_22837 : STD_LOGIC; 
  signal Mcount_count_eqn_18 : STD_LOGIC; 
  signal count_19_SRINV_22827 : STD_LOGIC; 
  signal count_19_CLKINV_22826 : STD_LOGIC; 
  signal count_19_CEINV_22825 : STD_LOGIC; 
  signal count_29_DXMUX_22900 : STD_LOGIC; 
  signal Mcount_count_eqn_29 : STD_LOGIC; 
  signal count_29_DYMUX_22883 : STD_LOGIC; 
  signal Mcount_count_eqn_28 : STD_LOGIC; 
  signal count_29_SRINV_22873 : STD_LOGIC; 
  signal count_29_CLKINV_22872 : STD_LOGIC; 
  signal count_29_CEINV_22871 : STD_LOGIC; 
  signal black1_min_11_DXMUX_22946 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_11 : STD_LOGIC; 
  signal black1_min_11_DYMUX_22929 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_10 : STD_LOGIC; 
  signal black1_min_11_SRINV_22919 : STD_LOGIC; 
  signal black1_min_11_CLKINV_22918 : STD_LOGIC; 
  signal black1_min_11_CEINV_22917 : STD_LOGIC; 
  signal black1_min_21_DXMUX_22992 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_21 : STD_LOGIC; 
  signal black1_min_21_DYMUX_22975 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_20 : STD_LOGIC; 
  signal black1_min_21_SRINV_22965 : STD_LOGIC; 
  signal black1_min_21_CLKINV_22964 : STD_LOGIC; 
  signal black1_min_21_CEINV_22963 : STD_LOGIC; 
  signal black1_min_13_DXMUX_23038 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_13 : STD_LOGIC; 
  signal black1_min_13_DYMUX_23021 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_12 : STD_LOGIC; 
  signal black1_min_13_SRINV_23011 : STD_LOGIC; 
  signal black1_min_13_CLKINV_23010 : STD_LOGIC; 
  signal black1_min_13_CEINV_23009 : STD_LOGIC; 
  signal black1_min_31_DXMUX_23084 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_31 : STD_LOGIC; 
  signal black1_min_31_DYMUX_23067 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_30 : STD_LOGIC; 
  signal black1_min_31_SRINV_23057 : STD_LOGIC; 
  signal black1_min_31_CLKINV_23056 : STD_LOGIC; 
  signal black1_min_31_CEINV_23055 : STD_LOGIC; 
  signal black1_min_23_DXMUX_23130 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_23 : STD_LOGIC; 
  signal black1_min_23_DYMUX_23113 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_22 : STD_LOGIC; 
  signal black1_min_23_SRINV_23103 : STD_LOGIC; 
  signal black1_min_23_CLKINV_23102 : STD_LOGIC; 
  signal black1_min_23_CEINV_23101 : STD_LOGIC; 
  signal black1_min_15_DXMUX_23176 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_15 : STD_LOGIC; 
  signal black1_min_15_DYMUX_23159 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_14 : STD_LOGIC; 
  signal black1_min_15_SRINV_23149 : STD_LOGIC; 
  signal black1_min_15_CLKINV_23148 : STD_LOGIC; 
  signal black1_min_15_CEINV_23147 : STD_LOGIC; 
  signal black1_min_25_DXMUX_23222 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_25 : STD_LOGIC; 
  signal black1_min_25_DYMUX_23205 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_24 : STD_LOGIC; 
  signal black1_min_25_SRINV_23195 : STD_LOGIC; 
  signal black1_min_25_CLKINV_23194 : STD_LOGIC; 
  signal black1_min_25_CEINV_23193 : STD_LOGIC; 
  signal black1_min_17_DXMUX_23268 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_17 : STD_LOGIC; 
  signal black1_min_17_DYMUX_23251 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_16 : STD_LOGIC; 
  signal black1_min_17_SRINV_23241 : STD_LOGIC; 
  signal black1_min_17_CLKINV_23240 : STD_LOGIC; 
  signal black1_min_17_CEINV_23239 : STD_LOGIC; 
  signal black1_min_27_DXMUX_23314 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_27 : STD_LOGIC; 
  signal black1_min_27_DYMUX_23297 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_26 : STD_LOGIC; 
  signal black1_min_27_SRINV_23287 : STD_LOGIC; 
  signal black1_min_27_CLKINV_23286 : STD_LOGIC; 
  signal black1_min_27_CEINV_23285 : STD_LOGIC; 
  signal black1_min_19_DXMUX_23360 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_19 : STD_LOGIC; 
  signal black1_min_19_DYMUX_23343 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_18 : STD_LOGIC; 
  signal black1_min_19_SRINV_23333 : STD_LOGIC; 
  signal black1_min_19_CLKINV_23332 : STD_LOGIC; 
  signal black1_min_19_CEINV_23331 : STD_LOGIC; 
  signal black1_min_29_DXMUX_23406 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_29 : STD_LOGIC; 
  signal black1_min_29_DYMUX_23389 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_28 : STD_LOGIC; 
  signal black1_min_29_SRINV_23379 : STD_LOGIC; 
  signal black1_min_29_CLKINV_23378 : STD_LOGIC; 
  signal black1_min_29_CEINV_23377 : STD_LOGIC; 
  signal black1_sec_11_DXMUX_23452 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_11 : STD_LOGIC; 
  signal black1_sec_11_DYMUX_23435 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_10 : STD_LOGIC; 
  signal black1_sec_11_SRINV_23425 : STD_LOGIC; 
  signal black1_sec_11_CLKINV_23424 : STD_LOGIC; 
  signal black1_sec_11_CEINV_23423 : STD_LOGIC; 
  signal black1_sec_21_DXMUX_23498 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_21 : STD_LOGIC; 
  signal black1_sec_21_DYMUX_23481 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_20 : STD_LOGIC; 
  signal black1_sec_21_SRINV_23471 : STD_LOGIC; 
  signal black1_sec_21_CLKINV_23470 : STD_LOGIC; 
  signal black1_sec_21_CEINV_23469 : STD_LOGIC; 
  signal black1_sec_13_DXMUX_23544 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_13 : STD_LOGIC; 
  signal black1_sec_13_DYMUX_23527 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_12 : STD_LOGIC; 
  signal black1_sec_13_SRINV_23517 : STD_LOGIC; 
  signal black1_sec_13_CLKINV_23516 : STD_LOGIC; 
  signal black1_sec_13_CEINV_23515 : STD_LOGIC; 
  signal black1_sec_31_DXMUX_23590 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_31 : STD_LOGIC; 
  signal black1_sec_31_DYMUX_23573 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_30 : STD_LOGIC; 
  signal black1_sec_31_SRINV_23563 : STD_LOGIC; 
  signal black1_sec_31_CLKINV_23562 : STD_LOGIC; 
  signal black1_sec_31_CEINV_23561 : STD_LOGIC; 
  signal black1_sec_23_DXMUX_23636 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_23 : STD_LOGIC; 
  signal black1_sec_23_DYMUX_23619 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_22 : STD_LOGIC; 
  signal black1_sec_23_SRINV_23609 : STD_LOGIC; 
  signal black1_sec_23_CLKINV_23608 : STD_LOGIC; 
  signal black1_sec_23_CEINV_23607 : STD_LOGIC; 
  signal black1_sec_15_DXMUX_23682 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_15 : STD_LOGIC; 
  signal black1_sec_15_DYMUX_23665 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_14 : STD_LOGIC; 
  signal black1_sec_15_SRINV_23655 : STD_LOGIC; 
  signal black1_sec_15_CLKINV_23654 : STD_LOGIC; 
  signal black1_sec_15_CEINV_23653 : STD_LOGIC; 
  signal black1_sec_25_DXMUX_23728 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_25 : STD_LOGIC; 
  signal black1_sec_25_DYMUX_23711 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_24 : STD_LOGIC; 
  signal black1_sec_25_SRINV_23701 : STD_LOGIC; 
  signal black1_sec_25_CLKINV_23700 : STD_LOGIC; 
  signal black1_sec_25_CEINV_23699 : STD_LOGIC; 
  signal black1_sec_17_DXMUX_23774 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_17 : STD_LOGIC; 
  signal black1_sec_17_DYMUX_23757 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_16 : STD_LOGIC; 
  signal black1_sec_17_SRINV_23747 : STD_LOGIC; 
  signal black1_sec_17_CLKINV_23746 : STD_LOGIC; 
  signal black1_sec_17_CEINV_23745 : STD_LOGIC; 
  signal black1_sec_27_DXMUX_23820 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_27 : STD_LOGIC; 
  signal black1_sec_27_DYMUX_23803 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_26 : STD_LOGIC; 
  signal black1_sec_27_SRINV_23793 : STD_LOGIC; 
  signal black1_sec_27_CLKINV_23792 : STD_LOGIC; 
  signal black1_sec_27_CEINV_23791 : STD_LOGIC; 
  signal black1_sec_19_DXMUX_23866 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_19 : STD_LOGIC; 
  signal black1_sec_19_DYMUX_23849 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_18 : STD_LOGIC; 
  signal black1_sec_19_SRINV_23839 : STD_LOGIC; 
  signal black1_sec_19_CLKINV_23838 : STD_LOGIC; 
  signal black1_sec_19_CEINV_23837 : STD_LOGIC; 
  signal black1_sec_29_DXMUX_23912 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_29 : STD_LOGIC; 
  signal black1_sec_29_DYMUX_23895 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_28 : STD_LOGIC; 
  signal black1_sec_29_SRINV_23885 : STD_LOGIC; 
  signal black1_sec_29_CLKINV_23884 : STD_LOGIC; 
  signal black1_sec_29_CEINV_23883 : STD_LOGIC; 
  signal black2_min_11_DXMUX_23958 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_11 : STD_LOGIC; 
  signal black2_min_11_DYMUX_23941 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_10 : STD_LOGIC; 
  signal black2_min_11_SRINV_23931 : STD_LOGIC; 
  signal black2_min_11_CLKINV_23930 : STD_LOGIC; 
  signal black2_min_11_CEINV_23929 : STD_LOGIC; 
  signal black2_min_21_DXMUX_24004 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_21 : STD_LOGIC; 
  signal black2_min_21_DYMUX_23987 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_20 : STD_LOGIC; 
  signal black2_min_21_SRINV_23977 : STD_LOGIC; 
  signal black2_min_21_CLKINV_23976 : STD_LOGIC; 
  signal black2_min_21_CEINV_23975 : STD_LOGIC; 
  signal black2_min_13_DXMUX_24050 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_13 : STD_LOGIC; 
  signal black2_min_13_DYMUX_24033 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_12 : STD_LOGIC; 
  signal black2_min_13_SRINV_24023 : STD_LOGIC; 
  signal black2_min_13_CLKINV_24022 : STD_LOGIC; 
  signal black2_min_13_CEINV_24021 : STD_LOGIC; 
  signal black2_min_31_DXMUX_24096 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_31 : STD_LOGIC; 
  signal black2_min_31_DYMUX_24079 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_30 : STD_LOGIC; 
  signal black2_min_31_SRINV_24069 : STD_LOGIC; 
  signal black2_min_31_CLKINV_24068 : STD_LOGIC; 
  signal black2_min_31_CEINV_24067 : STD_LOGIC; 
  signal black2_min_23_DXMUX_24142 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_23 : STD_LOGIC; 
  signal black2_min_23_DYMUX_24125 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_22 : STD_LOGIC; 
  signal black2_min_23_SRINV_24115 : STD_LOGIC; 
  signal black2_min_23_CLKINV_24114 : STD_LOGIC; 
  signal black2_min_23_CEINV_24113 : STD_LOGIC; 
  signal black2_min_15_DXMUX_24188 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_15 : STD_LOGIC; 
  signal black2_min_15_DYMUX_24171 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_14 : STD_LOGIC; 
  signal black2_min_15_SRINV_24161 : STD_LOGIC; 
  signal black2_min_15_CLKINV_24160 : STD_LOGIC; 
  signal black2_min_15_CEINV_24159 : STD_LOGIC; 
  signal black2_min_25_DXMUX_24234 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_25 : STD_LOGIC; 
  signal black2_min_25_DYMUX_24217 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_24 : STD_LOGIC; 
  signal black2_min_25_SRINV_24207 : STD_LOGIC; 
  signal black2_min_25_CLKINV_24206 : STD_LOGIC; 
  signal black2_min_25_CEINV_24205 : STD_LOGIC; 
  signal black2_min_17_DXMUX_24280 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_17 : STD_LOGIC; 
  signal black2_min_17_DYMUX_24263 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_16 : STD_LOGIC; 
  signal black2_min_17_SRINV_24253 : STD_LOGIC; 
  signal black2_min_17_CLKINV_24252 : STD_LOGIC; 
  signal black2_min_17_CEINV_24251 : STD_LOGIC; 
  signal black2_min_27_DXMUX_24326 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_27 : STD_LOGIC; 
  signal black2_min_27_DYMUX_24309 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_26 : STD_LOGIC; 
  signal black2_min_27_SRINV_24299 : STD_LOGIC; 
  signal black2_min_27_CLKINV_24298 : STD_LOGIC; 
  signal black2_min_27_CEINV_24297 : STD_LOGIC; 
  signal black2_min_19_DXMUX_24372 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_19 : STD_LOGIC; 
  signal black2_min_19_DYMUX_24355 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_18 : STD_LOGIC; 
  signal black2_min_19_SRINV_24345 : STD_LOGIC; 
  signal black2_min_19_CLKINV_24344 : STD_LOGIC; 
  signal black2_min_19_CEINV_24343 : STD_LOGIC; 
  signal black2_min_29_DXMUX_24418 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_29 : STD_LOGIC; 
  signal black2_min_29_DYMUX_24401 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_28 : STD_LOGIC; 
  signal black2_min_29_SRINV_24391 : STD_LOGIC; 
  signal black2_min_29_CLKINV_24390 : STD_LOGIC; 
  signal black2_min_29_CEINV_24389 : STD_LOGIC; 
  signal black2_sec_11_DXMUX_24464 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_11 : STD_LOGIC; 
  signal black2_sec_11_DYMUX_24447 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_10 : STD_LOGIC; 
  signal black2_sec_11_SRINV_24437 : STD_LOGIC; 
  signal black2_sec_11_CLKINV_24436 : STD_LOGIC; 
  signal black2_sec_11_CEINV_24435 : STD_LOGIC; 
  signal black2_sec_21_DXMUX_24510 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_21 : STD_LOGIC; 
  signal black2_sec_21_DYMUX_24493 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_20 : STD_LOGIC; 
  signal black2_sec_21_SRINV_24483 : STD_LOGIC; 
  signal black2_sec_21_CLKINV_24482 : STD_LOGIC; 
  signal black2_sec_21_CEINV_24481 : STD_LOGIC; 
  signal black2_sec_13_DXMUX_24556 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_13 : STD_LOGIC; 
  signal black2_sec_13_DYMUX_24539 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_12 : STD_LOGIC; 
  signal black2_sec_13_SRINV_24529 : STD_LOGIC; 
  signal black2_sec_13_CLKINV_24528 : STD_LOGIC; 
  signal black2_sec_13_CEINV_24527 : STD_LOGIC; 
  signal black2_sec_31_DXMUX_24602 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_31 : STD_LOGIC; 
  signal black2_sec_31_DYMUX_24585 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_30 : STD_LOGIC; 
  signal black2_sec_31_SRINV_24575 : STD_LOGIC; 
  signal black2_sec_31_CLKINV_24574 : STD_LOGIC; 
  signal black2_sec_31_CEINV_24573 : STD_LOGIC; 
  signal black2_sec_23_DXMUX_24648 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_23 : STD_LOGIC; 
  signal black2_sec_23_DYMUX_24631 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_22 : STD_LOGIC; 
  signal black2_sec_23_SRINV_24621 : STD_LOGIC; 
  signal black2_sec_23_CLKINV_24620 : STD_LOGIC; 
  signal black2_sec_23_CEINV_24619 : STD_LOGIC; 
  signal black2_sec_15_DXMUX_24694 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_15 : STD_LOGIC; 
  signal black2_sec_15_DYMUX_24677 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_14 : STD_LOGIC; 
  signal black2_sec_15_SRINV_24667 : STD_LOGIC; 
  signal black2_sec_15_CLKINV_24666 : STD_LOGIC; 
  signal black2_sec_15_CEINV_24665 : STD_LOGIC; 
  signal black2_sec_25_DXMUX_24740 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_25 : STD_LOGIC; 
  signal black2_sec_25_DYMUX_24723 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_24 : STD_LOGIC; 
  signal black2_sec_25_SRINV_24713 : STD_LOGIC; 
  signal black2_sec_25_CLKINV_24712 : STD_LOGIC; 
  signal black2_sec_25_CEINV_24711 : STD_LOGIC; 
  signal black2_sec_17_DXMUX_24786 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_17 : STD_LOGIC; 
  signal black2_sec_17_DYMUX_24769 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_16 : STD_LOGIC; 
  signal black2_sec_17_SRINV_24759 : STD_LOGIC; 
  signal black2_sec_17_CLKINV_24758 : STD_LOGIC; 
  signal black2_sec_17_CEINV_24757 : STD_LOGIC; 
  signal black2_sec_27_DXMUX_24832 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_27 : STD_LOGIC; 
  signal black2_sec_27_DYMUX_24815 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_26 : STD_LOGIC; 
  signal black2_sec_27_SRINV_24805 : STD_LOGIC; 
  signal black2_sec_27_CLKINV_24804 : STD_LOGIC; 
  signal black2_sec_27_CEINV_24803 : STD_LOGIC; 
  signal black2_sec_19_DXMUX_24878 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_19 : STD_LOGIC; 
  signal black2_sec_19_DYMUX_24861 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_18 : STD_LOGIC; 
  signal black2_sec_19_SRINV_24851 : STD_LOGIC; 
  signal black2_sec_19_CLKINV_24850 : STD_LOGIC; 
  signal black2_sec_19_CEINV_24849 : STD_LOGIC; 
  signal black2_sec_29_DXMUX_24924 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_29 : STD_LOGIC; 
  signal black2_sec_29_DYMUX_24907 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_28 : STD_LOGIC; 
  signal black2_sec_29_SRINV_24897 : STD_LOGIC; 
  signal black2_sec_29_CLKINV_24896 : STD_LOGIC; 
  signal black2_sec_29_CEINV_24895 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal blackIsRunning_0_DYMUX_24953 : STD_LOGIC; 
  signal whiteIsRunning_0_and0002 : STD_LOGIC; 
  signal blackIsRunning_0_CLKINV_24943 : STD_LOGIC; 
  signal blackIsRunning_0_CEINV_24942 : STD_LOGIC; 
  signal black1_min_1_DXMUX_25007 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_1 : STD_LOGIC; 
  signal black1_min_1_DYMUX_24991 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_0 : STD_LOGIC; 
  signal black1_min_1_SRINV_24981 : STD_LOGIC; 
  signal black1_min_1_CLKINV_24980 : STD_LOGIC; 
  signal black1_min_1_CEINV_24979 : STD_LOGIC; 
  signal black1_min_3_DXMUX_25053 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_3 : STD_LOGIC; 
  signal black1_min_3_DYMUX_25036 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_2 : STD_LOGIC; 
  signal black1_min_3_SRINV_25026 : STD_LOGIC; 
  signal black1_min_3_CLKINV_25025 : STD_LOGIC; 
  signal black1_min_3_CEINV_25024 : STD_LOGIC; 
  signal black1_min_5_DXMUX_25098 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_5 : STD_LOGIC; 
  signal black1_min_5_DYMUX_25082 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_4 : STD_LOGIC; 
  signal black1_min_5_SRINV_25072 : STD_LOGIC; 
  signal black1_min_5_CLKINV_25071 : STD_LOGIC; 
  signal black1_min_5_CEINV_25070 : STD_LOGIC; 
  signal black1_min_7_DXMUX_25143 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_7 : STD_LOGIC; 
  signal black1_min_7_DYMUX_25126 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_6 : STD_LOGIC; 
  signal black1_min_7_SRINV_25116 : STD_LOGIC; 
  signal black1_min_7_CLKINV_25115 : STD_LOGIC; 
  signal black1_min_7_CEINV_25114 : STD_LOGIC; 
  signal black1_min_9_DXMUX_25189 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_9 : STD_LOGIC; 
  signal black1_min_9_DYMUX_25172 : STD_LOGIC; 
  signal Mcount_black1_min_eqn_8 : STD_LOGIC; 
  signal black1_min_9_SRINV_25162 : STD_LOGIC; 
  signal black1_min_9_CLKINV_25161 : STD_LOGIC; 
  signal black1_min_9_CEINV_25160 : STD_LOGIC; 
  signal black1_sec_1_DXMUX_25235 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_1 : STD_LOGIC; 
  signal black1_sec_1_DYMUX_25218 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_0 : STD_LOGIC; 
  signal black1_sec_1_SRINV_25208 : STD_LOGIC; 
  signal black1_sec_1_CLKINV_25207 : STD_LOGIC; 
  signal black1_sec_1_CEINV_25206 : STD_LOGIC; 
  signal black1_sec_3_DXMUX_25281 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_3 : STD_LOGIC; 
  signal black1_sec_3_DYMUX_25264 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_2 : STD_LOGIC; 
  signal black1_sec_3_SRINV_25254 : STD_LOGIC; 
  signal black1_sec_3_CLKINV_25253 : STD_LOGIC; 
  signal black1_sec_3_CEINV_25252 : STD_LOGIC; 
  signal black1_sec_5_DXMUX_25326 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_5 : STD_LOGIC; 
  signal black1_sec_5_DYMUX_25310 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_4 : STD_LOGIC; 
  signal black1_sec_5_SRINV_25300 : STD_LOGIC; 
  signal black1_sec_5_CLKINV_25299 : STD_LOGIC; 
  signal black1_sec_5_CEINV_25298 : STD_LOGIC; 
  signal black1_sec_7_DXMUX_25371 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_7 : STD_LOGIC; 
  signal black1_sec_7_DYMUX_25354 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_6 : STD_LOGIC; 
  signal black1_sec_7_SRINV_25344 : STD_LOGIC; 
  signal black1_sec_7_CLKINV_25343 : STD_LOGIC; 
  signal black1_sec_7_CEINV_25342 : STD_LOGIC; 
  signal black1_sec_9_DXMUX_25417 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_9 : STD_LOGIC; 
  signal black1_sec_9_DYMUX_25400 : STD_LOGIC; 
  signal Mcount_black1_sec_eqn_8 : STD_LOGIC; 
  signal black1_sec_9_SRINV_25390 : STD_LOGIC; 
  signal black1_sec_9_CLKINV_25389 : STD_LOGIC; 
  signal black1_sec_9_CEINV_25388 : STD_LOGIC; 
  signal black2_min_1_DXMUX_25463 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_1 : STD_LOGIC; 
  signal black2_min_1_DYMUX_25446 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_0 : STD_LOGIC; 
  signal black2_min_1_SRINV_25436 : STD_LOGIC; 
  signal black2_min_1_CLKINV_25435 : STD_LOGIC; 
  signal black2_min_1_CEINV_25434 : STD_LOGIC; 
  signal black2_min_3_DXMUX_25509 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_3 : STD_LOGIC; 
  signal black2_min_3_DYMUX_25492 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_2 : STD_LOGIC; 
  signal black2_min_3_SRINV_25482 : STD_LOGIC; 
  signal black2_min_3_CLKINV_25481 : STD_LOGIC; 
  signal black2_min_3_CEINV_25480 : STD_LOGIC; 
  signal black2_min_5_DXMUX_25554 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_5 : STD_LOGIC; 
  signal black2_min_5_DYMUX_25538 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_4 : STD_LOGIC; 
  signal black2_min_5_SRINV_25528 : STD_LOGIC; 
  signal black2_min_5_CLKINV_25527 : STD_LOGIC; 
  signal black2_min_5_CEINV_25526 : STD_LOGIC; 
  signal black2_min_7_DXMUX_25599 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_7 : STD_LOGIC; 
  signal black2_min_7_DYMUX_25582 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_6 : STD_LOGIC; 
  signal black2_min_7_SRINV_25572 : STD_LOGIC; 
  signal black2_min_7_CLKINV_25571 : STD_LOGIC; 
  signal black2_min_7_CEINV_25570 : STD_LOGIC; 
  signal black2_min_9_DXMUX_25645 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_9 : STD_LOGIC; 
  signal black2_min_9_DYMUX_25628 : STD_LOGIC; 
  signal Mcount_black2_min_eqn_8 : STD_LOGIC; 
  signal black2_min_9_SRINV_25618 : STD_LOGIC; 
  signal black2_min_9_CLKINV_25617 : STD_LOGIC; 
  signal black2_min_9_CEINV_25616 : STD_LOGIC; 
  signal black2_sec_1_DXMUX_25691 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_1 : STD_LOGIC; 
  signal black2_sec_1_DYMUX_25674 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_0 : STD_LOGIC; 
  signal black2_sec_1_SRINV_25664 : STD_LOGIC; 
  signal black2_sec_1_CLKINV_25663 : STD_LOGIC; 
  signal black2_sec_1_CEINV_25662 : STD_LOGIC; 
  signal black2_sec_3_DXMUX_25737 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_3 : STD_LOGIC; 
  signal black2_sec_3_DYMUX_25720 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_2 : STD_LOGIC; 
  signal black2_sec_3_SRINV_25710 : STD_LOGIC; 
  signal black2_sec_3_CLKINV_25709 : STD_LOGIC; 
  signal black2_sec_3_CEINV_25708 : STD_LOGIC; 
  signal black2_sec_5_DXMUX_25782 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_5 : STD_LOGIC; 
  signal black2_sec_5_DYMUX_25766 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_4 : STD_LOGIC; 
  signal black2_sec_5_SRINV_25756 : STD_LOGIC; 
  signal black2_sec_5_CLKINV_25755 : STD_LOGIC; 
  signal black2_sec_5_CEINV_25754 : STD_LOGIC; 
  signal black2_sec_7_DXMUX_25827 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_7 : STD_LOGIC; 
  signal black2_sec_7_DYMUX_25810 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_6 : STD_LOGIC; 
  signal black2_sec_7_SRINV_25800 : STD_LOGIC; 
  signal black2_sec_7_CLKINV_25799 : STD_LOGIC; 
  signal black2_sec_7_CEINV_25798 : STD_LOGIC; 
  signal black2_sec_9_DXMUX_25873 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_9 : STD_LOGIC; 
  signal black2_sec_9_DYMUX_25856 : STD_LOGIC; 
  signal Mcount_black2_sec_eqn_8 : STD_LOGIC; 
  signal black2_sec_9_SRINV_25846 : STD_LOGIC; 
  signal black2_sec_9_CLKINV_25845 : STD_LOGIC; 
  signal black2_sec_9_CEINV_25844 : STD_LOGIC; 
  signal SF_D_3_OBUF_25902 : STD_LOGIC; 
  signal SF_D_0_OBUF_25893 : STD_LOGIC; 
  signal cur_state_cmp_eq000011_25926 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N34_pack_1 : STD_LOGIC; 
  signal tx_byte_6_4_25998 : STD_LOGIC; 
  signal tx_byte_0_4_25991 : STD_LOGIC; 
  signal tx_byte_6_7_26022 : STD_LOGIC; 
  signal tx_byte_1_3_26014 : STD_LOGIC; 
  signal tx_byte_1_40_26046 : STD_LOGIC; 
  signal tx_byte_2_4_26039 : STD_LOGIC; 
  signal tx_byte_5_4_26070 : STD_LOGIC; 
  signal tx_byte_3_4_26063 : STD_LOGIC; 
  signal tx_byte_7_37_26094 : STD_LOGIC; 
  signal tx_byte_3_9_26087 : STD_LOGIC; 
  signal tx_byte_1_12_26118 : STD_LOGIC; 
  signal tx_byte_5_9_26111 : STD_LOGIC; 
  signal tx_byte_3_37_26142 : STD_LOGIC; 
  signal tx_byte_7_9_26135 : STD_LOGIC; 
  signal white2_min_not0001 : STD_LOGIC; 
  signal white1_min_not0001 : STD_LOGIC; 
  signal black2_min_not0001 : STD_LOGIC; 
  signal black1_min_not0001 : STD_LOGIC; 
  signal tx_byte_6_33_26214 : STD_LOGIC; 
  signal tx_byte_0_33_26207 : STD_LOGIC; 
  signal tx_byte_2_38_26238 : STD_LOGIC; 
  signal tx_byte_0_38_26231 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal LED_0_OBUF_26254 : STD_LOGIC; 
  signal tx_byte_2_33_26286 : STD_LOGIC; 
  signal tx_byte_1_45_26279 : STD_LOGIC; 
  signal LED_1_OBUF_26298 : STD_LOGIC; 
  signal tx_byte_4_37_26322 : STD_LOGIC; 
  signal LED_2_OBUF_26315 : STD_LOGIC; 
  signal tx_byte_5_14_26346 : STD_LOGIC; 
  signal tx_byte_4_14_26339 : STD_LOGIC; 
  signal LED_5_OBUF_26358 : STD_LOGIC; 
  signal tx_byte_7_14_26382 : STD_LOGIC; 
  signal tx_byte_6_12_26375 : STD_LOGIC; 
  signal tx_byte_5_37_26394 : STD_LOGIC; 
  signal LED_6_OBUF_26406 : STD_LOGIC; 
  signal LED_7_OBUF_26418 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal i2_mux0002_0_116_26434 : STD_LOGIC; 
  signal cur_state_FSM_FFd12_DXMUX_26465 : STD_LOGIC; 
  signal cur_state_FSM_FFd12_DYMUX_26456 : STD_LOGIC; 
  signal cur_state_FSM_FFd12_SRINV_26454 : STD_LOGIC; 
  signal cur_state_FSM_FFd12_CLKINV_26453 : STD_LOGIC; 
  signal cur_state_FSM_FFd12_CEINV_26452 : STD_LOGIC; 
  signal cur_state_FSM_FFd14_DXMUX_26493 : STD_LOGIC; 
  signal cur_state_FSM_FFd14_DYMUX_26484 : STD_LOGIC; 
  signal cur_state_FSM_FFd14_SRINV_26482 : STD_LOGIC; 
  signal cur_state_FSM_FFd14_CLKINV_26481 : STD_LOGIC; 
  signal cur_state_FSM_FFd14_CEINV_26480 : STD_LOGIC; 
  signal cur_state_FSM_FFd22_DYMUX_26510 : STD_LOGIC; 
  signal cur_state_FSM_FFd22_BYINV_26509 : STD_LOGIC; 
  signal cur_state_FSM_FFd22_CLKINV_26507 : STD_LOGIC; 
  signal cur_state_FSM_FFd22_CEINV_26506 : STD_LOGIC; 
  signal cur_state_FSM_FFd15_DYMUX_26527 : STD_LOGIC; 
  signal cur_state_FSM_FFd15_CLKINV_26524 : STD_LOGIC; 
  signal cur_state_FSM_FFd15_CEINV_26523 : STD_LOGIC; 
  signal cur_state_FSM_FFd20_DXMUX_26555 : STD_LOGIC; 
  signal cur_state_FSM_FFd20_DYMUX_26546 : STD_LOGIC; 
  signal cur_state_FSM_FFd20_SRINV_26544 : STD_LOGIC; 
  signal cur_state_FSM_FFd20_CLKINV_26543 : STD_LOGIC; 
  signal cur_state_FSM_FFd20_CEINV_26542 : STD_LOGIC; 
  signal startCheck_0_not0001 : STD_LOGIC; 
  signal whiteIsRunning_0_and0001_pack_1 : STD_LOGIC; 
  signal SF_D0_1_DXMUX_26615 : STD_LOGIC; 
  signal N40_pack_2 : STD_LOGIC; 
  signal SF_D0_1_CLKINV_26600 : STD_LOGIC; 
  signal SF_D0_1_CEINVNOT : STD_LOGIC; 
  signal SF_D0_2_DXMUX_26648 : STD_LOGIC; 
  signal N38_pack_2 : STD_LOGIC; 
  signal SF_D0_2_CLKINV_26633 : STD_LOGIC; 
  signal SF_D0_2_CEINVNOT : STD_LOGIC; 
  signal SF_D0_3_DXMUX_26681 : STD_LOGIC; 
  signal N36_pack_2 : STD_LOGIC; 
  signal SF_D0_3_CLKINV_26666 : STD_LOGIC; 
  signal SF_D0_3_CEINVNOT : STD_LOGIC; 
  signal cur_state_cmp_eq000024_26695 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal init_state_cmp_eq000015_26736 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal init_state_cmp_eq000117_26759 : STD_LOGIC; 
  signal init_done_DYMUX_26777 : STD_LOGIC; 
  signal init_done_CLKINV_26774 : STD_LOGIC; 
  signal LCD_E_OBUF_26793 : STD_LOGIC; 
  signal i_mux0001_0_136_26805 : STD_LOGIC; 
  signal white1_sec_not0001 : STD_LOGIC; 
  signal timer_white_not0001_pack_1 : STD_LOGIC; 
  signal whiteIsRunning_0_not0001 : STD_LOGIC; 
  signal whiteIsRunning_0_or0000_pack_1 : STD_LOGIC; 
  signal init_state_FSM_FFd11_DYMUX_26865 : STD_LOGIC; 
  signal init_state_FSM_FFd11_BYINV_26864 : STD_LOGIC; 
  signal init_state_FSM_FFd11_CLKINV_26862 : STD_LOGIC; 
  signal init_state_FSM_FFd11_CEINV_26861 : STD_LOGIC; 
  signal SF_D1_0_DXMUX_26900 : STD_LOGIC; 
  signal N32_pack_2 : STD_LOGIC; 
  signal SF_D1_0_CLKINV_26883 : STD_LOGIC; 
  signal SF_D1_0_CEINVNOT : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal cur_state_FSM_FFd4_DXMUX_26949 : STD_LOGIC; 
  signal cur_state_FSM_FFd4_DYMUX_26940 : STD_LOGIC; 
  signal cur_state_FSM_FFd4_SRINV_26938 : STD_LOGIC; 
  signal cur_state_FSM_FFd4_CLKINV_26937 : STD_LOGIC; 
  signal cur_state_FSM_FFd4_CEINV_26936 : STD_LOGIC; 
  signal cur_state_FSM_FFd6_DXMUX_26977 : STD_LOGIC; 
  signal cur_state_FSM_FFd6_DYMUX_26968 : STD_LOGIC; 
  signal cur_state_FSM_FFd6_SRINV_26966 : STD_LOGIC; 
  signal cur_state_FSM_FFd6_CLKINV_26965 : STD_LOGIC; 
  signal cur_state_FSM_FFd6_CEINV_26964 : STD_LOGIC; 
  signal cur_state_FSM_FFd8_DXMUX_27005 : STD_LOGIC; 
  signal cur_state_FSM_FFd8_DYMUX_26996 : STD_LOGIC; 
  signal cur_state_FSM_FFd8_SRINV_26994 : STD_LOGIC; 
  signal cur_state_FSM_FFd8_CLKINV_26993 : STD_LOGIC; 
  signal cur_state_FSM_FFd8_CEINV_26992 : STD_LOGIC; 
  signal cur_state_FSM_FFd10_DXMUX_27033 : STD_LOGIC; 
  signal cur_state_FSM_FFd10_DYMUX_27024 : STD_LOGIC; 
  signal cur_state_FSM_FFd10_SRINV_27022 : STD_LOGIC; 
  signal cur_state_FSM_FFd10_CLKINV_27021 : STD_LOGIC; 
  signal cur_state_FSM_FFd10_CEINV_27020 : STD_LOGIC; 
  signal black1_sec_not0001 : STD_LOGIC; 
  signal black2_sec_not0001_pack_1 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal init_state_cmp_eq00007_27078 : STD_LOGIC; 
  signal count_not0003 : STD_LOGIC; 
  signal startCheck_0_DYMUX_27110 : STD_LOGIC; 
  signal startCheck_0_BYINV_27109 : STD_LOGIC; 
  signal startCheck_0_CLKINV_27107 : STD_LOGIC; 
  signal startCheck_0_CEINV_27106 : STD_LOGIC; 
  signal LCD_RS_OBUF_27139 : STD_LOGIC; 
  signal N28_pack_1 : STD_LOGIC; 
  signal tx_state_FSM_FFd5_FFX_RSTAND_17658 : STD_LOGIC; 
  signal init_state_FSM_FFd8_FFX_RSTAND_17531 : STD_LOGIC; 
  signal tx_state_FSM_FFd4_FFX_RSTAND_17623 : STD_LOGIC; 
  signal tx_state_FSM_FFd3_FFY_RSTAND_17912 : STD_LOGIC; 
  signal tx_state_FSM_FFd6_FFY_RSTAND_17947 : STD_LOGIC; 
  signal tx_state_FSM_FFd7_FFY_SET : STD_LOGIC; 
  signal init_state_FSM_FFd7_FFY_RSTAND_21003 : STD_LOGIC; 
  signal cur_state_FSM_FFd21_FFY_SET : STD_LOGIC; 
  signal cur_state_FSM_FFd16_FFY_RSTAND_21107 : STD_LOGIC; 
  signal whiteIsRunning_0_FFY_RSTAND_21416 : STD_LOGIC; 
  signal blackIsRunning_0_FFY_RSTAND_24959 : STD_LOGIC; 
  signal cur_state_FSM_FFd22_FFY_RSTAND_26516 : STD_LOGIC; 
  signal cur_state_FSM_FFd15_FFY_RSTAND_26533 : STD_LOGIC; 
  signal init_done_FFY_RSTAND_26782 : STD_LOGIC; 
  signal init_state_FSM_FFd11_FFY_SET : STD_LOGIC; 
  signal startCheck_0_FFY_RSTAND_27116 : STD_LOGIC; 
  signal LCD_RW_OUTPUT_OFF_O1INV_16985 : STD_LOGIC; 
  signal SF_CE0_OUTPUT_OFF_O1INV_16993 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal timer_black : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal i3 : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal i3_addsub0000 : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal Madd_i3_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal timer_white : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal white1_min : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal white1_sec : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal white2_sec : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal white2_min : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal black1_sec : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal i : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal i_share0000 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal black1_min : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal black2_min : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal black2_sec : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal i2 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal i2_share0000 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Madd_i2_share0000_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal SF_D0 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal SF_D1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal blackIsRunning : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal whiteIsRunning : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal startCheck : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal count_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcount_timer_black_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal Madd_i3_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_white1_min_cmp_le0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Mcompar_white1_min_cmp_le0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_white1_min_cmp_le0001_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Mcompar_white1_min_cmp_le0001_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_white1_min_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal Mcount_white1_sec_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal white2_sec_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal white2_sec_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_white2_min_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal white2_min_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal white2_min_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal black1_sec_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal black1_sec_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_white2_sec_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal cur_state_cmp_eq0001_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cur_state_cmp_eq0001_wg_lut : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal i3_mux0000 : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal Mcount_timer_white_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal Madd_i_share0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_black1_min_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal Mcount_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal i3_or0000_wg_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal i3_or0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_black1_sec_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal Mcount_black2_min_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal black1_min_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal black1_min_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal white1_sec_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal white1_sec_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_black2_sec_lut : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal Madd_i2_share0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal white1_min_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal white1_min_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal black2_sec_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal black2_sec_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal black2_min_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal black2_min_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal SF_D0_mux0000 : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal i2_mux0002 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal i_mux0001 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal SF_D1_mux0000 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  NlwRenamedSig_IO_Start <= Start;
  NlwRenamedSig_IO_PushWhite <= PushWhite;
  NlwRenamedSig_IO_reset <= reset;
  NlwRenamedSig_IO_PushBlack <= PushBlack;
  count_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7169
    );
  count_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7169,
      IB => count_cmp_eq0000_wg_cy_1_CYINIT_7180,
      SEL => count_cmp_eq0000_wg_cy_1_CYSELF_7174,
      O => count_cmp_eq0000_wg_cy_0_Q
    );
  count_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_cy_1_BXINV_7172,
      O => count_cmp_eq0000_wg_cy_1_CYINIT_7180
    );
  count_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(0),
      O => count_cmp_eq0000_wg_cy_1_CYSELF_7174
    );
  count_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => count_cmp_eq0000_wg_cy_1_BXINV_7172
    );
  count_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_1_LOGIC_ZERO_7169,
      IB => count_cmp_eq0000_wg_cy_0_Q,
      SEL => count_cmp_eq0000_wg_cy_1_CYSELG_7163,
      O => count_cmp_eq0000_wg_cy_1_CYMUXG_7171
    );
  count_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(1),
      O => count_cmp_eq0000_wg_cy_1_CYSELG_7163
    );
  count_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(11),
      ADR1 => count(12),
      ADR2 => count(6),
      ADR3 => count(13),
      O => count_cmp_eq0000_wg_lut(1)
    );
  count_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7198
    );
  count_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7198,
      IB => count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7198,
      SEL => count_cmp_eq0000_wg_cy_3_CYSELF_7204,
      O => count_cmp_eq0000_wg_cy_3_CYMUXF2_7199
    );
  count_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(2),
      O => count_cmp_eq0000_wg_cy_3_CYSELF_7204
    );
  count_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_cy_1_CYMUXG_7171,
      O => count_cmp_eq0000_wg_cy_3_FASTCARRY_7201
    );
  count_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => count_cmp_eq0000_wg_cy_3_CYSELG_7192,
      I1 => count_cmp_eq0000_wg_cy_3_CYSELF_7204,
      O => count_cmp_eq0000_wg_cy_3_CYAND_7202
    );
  count_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_3_CYMUXG2_7200,
      IB => count_cmp_eq0000_wg_cy_3_FASTCARRY_7201,
      SEL => count_cmp_eq0000_wg_cy_3_CYAND_7202,
      O => count_cmp_eq0000_wg_cy_3_CYMUXFAST_7203
    );
  count_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_3_LOGIC_ZERO_7198,
      IB => count_cmp_eq0000_wg_cy_3_CYMUXF2_7199,
      SEL => count_cmp_eq0000_wg_cy_3_CYSELG_7192,
      O => count_cmp_eq0000_wg_cy_3_CYMUXG2_7200
    );
  count_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(3),
      O => count_cmp_eq0000_wg_cy_3_CYSELG_7192
    );
  count_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(17),
      ADR1 => count(18),
      ADR2 => count(4),
      ADR3 => count(19),
      O => count_cmp_eq0000_wg_lut(3)
    );
  count_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => count_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7228
    );
  count_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7228,
      IB => count_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7228,
      SEL => count_cmp_eq0000_wg_cy_5_CYSELF_7234,
      O => count_cmp_eq0000_wg_cy_5_CYMUXF2_7229
    );
  count_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(4),
      O => count_cmp_eq0000_wg_cy_5_CYSELF_7234
    );
  count_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_cy_3_CYMUXFAST_7203,
      O => count_cmp_eq0000_wg_cy_5_FASTCARRY_7231
    );
  count_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => count_cmp_eq0000_wg_cy_5_CYSELG_7222,
      I1 => count_cmp_eq0000_wg_cy_5_CYSELF_7234,
      O => count_cmp_eq0000_wg_cy_5_CYAND_7232
    );
  count_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_5_CYMUXG2_7230,
      IB => count_cmp_eq0000_wg_cy_5_FASTCARRY_7231,
      SEL => count_cmp_eq0000_wg_cy_5_CYAND_7232,
      O => count_cmp_eq0000_wg_cy_5_CYMUXFAST_7233
    );
  count_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_5_LOGIC_ZERO_7228,
      IB => count_cmp_eq0000_wg_cy_5_CYMUXF2_7229,
      SEL => count_cmp_eq0000_wg_cy_5_CYSELG_7222,
      O => count_cmp_eq0000_wg_cy_5_CYMUXG2_7230
    );
  count_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(5),
      O => count_cmp_eq0000_wg_cy_5_CYSELG_7222
    );
  count_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(23),
      ADR1 => count(24),
      ADR2 => count(2),
      ADR3 => count(25),
      O => count_cmp_eq0000_wg_lut(5)
    );
  count_cmp_eq0000_wg_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => count_cmp_eq0000_wg_cy_7_LOGIC_ZERO_7258
    );
  count_cmp_eq0000_wg_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_7_LOGIC_ZERO_7258,
      IB => count_cmp_eq0000_wg_cy_7_LOGIC_ZERO_7258,
      SEL => count_cmp_eq0000_wg_cy_7_CYSELF_7264,
      O => count_cmp_eq0000_wg_cy_7_CYMUXF2_7259
    );
  count_cmp_eq0000_wg_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(6),
      O => count_cmp_eq0000_wg_cy_7_CYSELF_7264
    );
  count_cmp_eq0000_wg_cy_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_cy_7_CYMUXFAST_7263,
      O => count_cmp_eq0000_wg_cy_7_Q
    );
  count_cmp_eq0000_wg_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_cy_5_CYMUXFAST_7233,
      O => count_cmp_eq0000_wg_cy_7_FASTCARRY_7261
    );
  count_cmp_eq0000_wg_cy_7_CYAND : X_AND2
    port map (
      I0 => count_cmp_eq0000_wg_cy_7_CYSELG_7252,
      I1 => count_cmp_eq0000_wg_cy_7_CYSELF_7264,
      O => count_cmp_eq0000_wg_cy_7_CYAND_7262
    );
  count_cmp_eq0000_wg_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_7_CYMUXG2_7260,
      IB => count_cmp_eq0000_wg_cy_7_FASTCARRY_7261,
      SEL => count_cmp_eq0000_wg_cy_7_CYAND_7262,
      O => count_cmp_eq0000_wg_cy_7_CYMUXFAST_7263
    );
  count_cmp_eq0000_wg_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => count_cmp_eq0000_wg_cy_7_LOGIC_ZERO_7258,
      IB => count_cmp_eq0000_wg_cy_7_CYMUXF2_7259,
      SEL => count_cmp_eq0000_wg_cy_7_CYSELG_7252,
      O => count_cmp_eq0000_wg_cy_7_CYMUXG2_7260
    );
  count_cmp_eq0000_wg_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_cmp_eq0000_wg_lut(7),
      O => count_cmp_eq0000_wg_cy_7_CYSELG_7252
    );
  count_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(29),
      ADR1 => count(30),
      ADR2 => count(0),
      ADR3 => count(31),
      O => count_cmp_eq0000_wg_lut(7)
    );
  timer_black_0_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_0_LOGIC_ONE_7293
    );
  timer_black_0_LOGIC_ZERO : X_ZERO
    port map (
      O => timer_black_0_LOGIC_ZERO_7318
    );
  timer_black_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_0_XORF_7319,
      O => timer_black_0_DXMUX_7321
    );
  timer_black_0_XORF : X_XOR2
    port map (
      I0 => timer_black_0_CYINIT_7317,
      I1 => timer_black_0_F,
      O => timer_black_0_XORF_7319
    );
  timer_black_0_CYMUXF : X_MUX2
    port map (
      IA => timer_black_0_LOGIC_ZERO_7318,
      IB => timer_black_0_CYINIT_7317,
      SEL => timer_black_0_CYSELF_7308,
      O => Mcount_timer_black_cy_0_Q
    );
  timer_black_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_0_BXINV_7306,
      O => timer_black_0_CYINIT_7317
    );
  timer_black_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_0_F,
      O => timer_black_0_CYSELF_7308
    );
  timer_black_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => timer_black_0_BXINV_7306
    );
  timer_black_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_0_XORG_7296,
      O => timer_black_0_DYMUX_7298
    );
  timer_black_0_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_0_Q,
      I1 => Mcount_timer_black_lut(1),
      O => timer_black_0_XORG_7296
    );
  timer_black_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_0_CYMUXG_7295,
      O => Mcount_timer_black_cy_1_Q
    );
  timer_black_0_CYMUXG : X_MUX2
    port map (
      IA => timer_black_0_LOGIC_ONE_7293,
      IB => Mcount_timer_black_cy_0_Q,
      SEL => timer_black_0_CYSELG_7284,
      O => timer_black_0_CYMUXG_7295
    );
  timer_black_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(1),
      O => timer_black_0_CYSELG_7284
    );
  timer_black_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_0_SRINV_7282
    );
  timer_black_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_0_CLKINV_7281
    );
  timer_black_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_0_CEINV_7280
    );
  Mcount_timer_black_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(1)
    );
  timer_black_2_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_2_LOGIC_ONE_7351
    );
  timer_black_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_2_XORF_7378,
      O => timer_black_2_DXMUX_7380
    );
  timer_black_2_XORF : X_XOR2
    port map (
      I0 => timer_black_2_CYINIT_7377,
      I1 => Mcount_timer_black_lut(2),
      O => timer_black_2_XORF_7378
    );
  timer_black_2_CYMUXF : X_MUX2
    port map (
      IA => timer_black_2_LOGIC_ONE_7351,
      IB => timer_black_2_CYINIT_7377,
      SEL => timer_black_2_CYSELF_7357,
      O => Mcount_timer_black_cy_2_Q
    );
  timer_black_2_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_2_LOGIC_ONE_7351,
      IB => timer_black_2_LOGIC_ONE_7351,
      SEL => timer_black_2_CYSELF_7357,
      O => timer_black_2_CYMUXF2_7352
    );
  timer_black_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_1_Q,
      O => timer_black_2_CYINIT_7377
    );
  timer_black_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(2),
      O => timer_black_2_CYSELF_7357
    );
  timer_black_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_2_XORG_7359,
      O => timer_black_2_DYMUX_7361
    );
  timer_black_2_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_2_Q,
      I1 => Mcount_timer_black_lut(3),
      O => timer_black_2_XORG_7359
    );
  timer_black_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_2_CYMUXFAST_7356,
      O => Mcount_timer_black_cy_3_Q
    );
  timer_black_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_1_Q,
      O => timer_black_2_FASTCARRY_7354
    );
  timer_black_2_CYAND : X_AND2
    port map (
      I0 => timer_black_2_CYSELG_7342,
      I1 => timer_black_2_CYSELF_7357,
      O => timer_black_2_CYAND_7355
    );
  timer_black_2_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_2_CYMUXG2_7353,
      IB => timer_black_2_FASTCARRY_7354,
      SEL => timer_black_2_CYAND_7355,
      O => timer_black_2_CYMUXFAST_7356
    );
  timer_black_2_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_2_LOGIC_ONE_7351,
      IB => timer_black_2_CYMUXF2_7352,
      SEL => timer_black_2_CYSELG_7342,
      O => timer_black_2_CYMUXG2_7353
    );
  timer_black_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(3),
      O => timer_black_2_CYSELG_7342
    );
  timer_black_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_2_SRINV_7340
    );
  timer_black_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_2_CLKINV_7339
    );
  timer_black_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_2_CEINV_7338
    );
  Mcount_timer_black_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(3)
    );
  timer_black_4_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_4_LOGIC_ONE_7410
    );
  timer_black_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_4_XORF_7438,
      O => timer_black_4_DXMUX_7440
    );
  timer_black_4_XORF : X_XOR2
    port map (
      I0 => timer_black_4_CYINIT_7437,
      I1 => Mcount_timer_black_lut(4),
      O => timer_black_4_XORF_7438
    );
  timer_black_4_CYMUXF : X_MUX2
    port map (
      IA => timer_black_4_LOGIC_ONE_7410,
      IB => timer_black_4_CYINIT_7437,
      SEL => timer_black_4_CYSELF_7416,
      O => Mcount_timer_black_cy_4_Q
    );
  timer_black_4_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_4_LOGIC_ONE_7410,
      IB => timer_black_4_LOGIC_ONE_7410,
      SEL => timer_black_4_CYSELF_7416,
      O => timer_black_4_CYMUXF2_7411
    );
  timer_black_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_3_Q,
      O => timer_black_4_CYINIT_7437
    );
  timer_black_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(4),
      O => timer_black_4_CYSELF_7416
    );
  timer_black_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_4_XORG_7418,
      O => timer_black_4_DYMUX_7420
    );
  timer_black_4_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_4_Q,
      I1 => Mcount_timer_black_lut(5),
      O => timer_black_4_XORG_7418
    );
  timer_black_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_4_CYMUXFAST_7415,
      O => Mcount_timer_black_cy_5_Q
    );
  timer_black_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_3_Q,
      O => timer_black_4_FASTCARRY_7413
    );
  timer_black_4_CYAND : X_AND2
    port map (
      I0 => timer_black_4_CYSELG_7401,
      I1 => timer_black_4_CYSELF_7416,
      O => timer_black_4_CYAND_7414
    );
  timer_black_4_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_4_CYMUXG2_7412,
      IB => timer_black_4_FASTCARRY_7413,
      SEL => timer_black_4_CYAND_7414,
      O => timer_black_4_CYMUXFAST_7415
    );
  timer_black_4_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_4_LOGIC_ONE_7410,
      IB => timer_black_4_CYMUXF2_7411,
      SEL => timer_black_4_CYSELG_7401,
      O => timer_black_4_CYMUXG2_7412
    );
  timer_black_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(5),
      O => timer_black_4_CYSELG_7401
    );
  timer_black_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_4_SRINV_7399
    );
  timer_black_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_4_CLKINV_7398
    );
  timer_black_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_4_CEINV_7397
    );
  Mcount_timer_black_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(5)
    );
  timer_black_6_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_6_LOGIC_ONE_7469
    );
  timer_black_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_6_XORF_7497,
      O => timer_black_6_DXMUX_7499
    );
  timer_black_6_XORF : X_XOR2
    port map (
      I0 => timer_black_6_CYINIT_7496,
      I1 => Mcount_timer_black_lut(6),
      O => timer_black_6_XORF_7497
    );
  timer_black_6_CYMUXF : X_MUX2
    port map (
      IA => timer_black_6_LOGIC_ONE_7469,
      IB => timer_black_6_CYINIT_7496,
      SEL => timer_black_6_CYSELF_7475,
      O => Mcount_timer_black_cy_6_Q
    );
  timer_black_6_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_6_LOGIC_ONE_7469,
      IB => timer_black_6_LOGIC_ONE_7469,
      SEL => timer_black_6_CYSELF_7475,
      O => timer_black_6_CYMUXF2_7470
    );
  timer_black_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_5_Q,
      O => timer_black_6_CYINIT_7496
    );
  timer_black_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(6),
      O => timer_black_6_CYSELF_7475
    );
  timer_black_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_6_XORG_7477,
      O => timer_black_6_DYMUX_7479
    );
  timer_black_6_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_6_Q,
      I1 => Mcount_timer_black_lut(7),
      O => timer_black_6_XORG_7477
    );
  timer_black_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_6_CYMUXFAST_7474,
      O => Mcount_timer_black_cy_7_Q
    );
  timer_black_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_5_Q,
      O => timer_black_6_FASTCARRY_7472
    );
  timer_black_6_CYAND : X_AND2
    port map (
      I0 => timer_black_6_CYSELG_7460,
      I1 => timer_black_6_CYSELF_7475,
      O => timer_black_6_CYAND_7473
    );
  timer_black_6_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_6_CYMUXG2_7471,
      IB => timer_black_6_FASTCARRY_7472,
      SEL => timer_black_6_CYAND_7473,
      O => timer_black_6_CYMUXFAST_7474
    );
  timer_black_6_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_6_LOGIC_ONE_7469,
      IB => timer_black_6_CYMUXF2_7470,
      SEL => timer_black_6_CYSELG_7460,
      O => timer_black_6_CYMUXG2_7471
    );
  timer_black_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(7),
      O => timer_black_6_CYSELG_7460
    );
  timer_black_6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_6_SRINV_7458
    );
  timer_black_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_6_CLKINV_7457
    );
  timer_black_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_6_CEINV_7456
    );
  Mcount_timer_black_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(7)
    );
  timer_black_8_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_8_LOGIC_ONE_7528
    );
  timer_black_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_8_XORF_7555,
      O => timer_black_8_DXMUX_7557
    );
  timer_black_8_XORF : X_XOR2
    port map (
      I0 => timer_black_8_CYINIT_7554,
      I1 => Mcount_timer_black_lut(8),
      O => timer_black_8_XORF_7555
    );
  timer_black_8_CYMUXF : X_MUX2
    port map (
      IA => timer_black_8_LOGIC_ONE_7528,
      IB => timer_black_8_CYINIT_7554,
      SEL => timer_black_8_CYSELF_7534,
      O => Mcount_timer_black_cy_8_Q
    );
  timer_black_8_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_8_LOGIC_ONE_7528,
      IB => timer_black_8_LOGIC_ONE_7528,
      SEL => timer_black_8_CYSELF_7534,
      O => timer_black_8_CYMUXF2_7529
    );
  timer_black_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_7_Q,
      O => timer_black_8_CYINIT_7554
    );
  timer_black_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(8),
      O => timer_black_8_CYSELF_7534
    );
  timer_black_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_8_XORG_7536,
      O => timer_black_8_DYMUX_7538
    );
  timer_black_8_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_8_Q,
      I1 => Mcount_timer_black_lut(9),
      O => timer_black_8_XORG_7536
    );
  timer_black_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_8_CYMUXFAST_7533,
      O => Mcount_timer_black_cy_9_Q
    );
  timer_black_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_7_Q,
      O => timer_black_8_FASTCARRY_7531
    );
  timer_black_8_CYAND : X_AND2
    port map (
      I0 => timer_black_8_CYSELG_7519,
      I1 => timer_black_8_CYSELF_7534,
      O => timer_black_8_CYAND_7532
    );
  timer_black_8_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_8_CYMUXG2_7530,
      IB => timer_black_8_FASTCARRY_7531,
      SEL => timer_black_8_CYAND_7532,
      O => timer_black_8_CYMUXFAST_7533
    );
  timer_black_8_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_8_LOGIC_ONE_7528,
      IB => timer_black_8_CYMUXF2_7529,
      SEL => timer_black_8_CYSELG_7519,
      O => timer_black_8_CYMUXG2_7530
    );
  timer_black_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(9),
      O => timer_black_8_CYSELG_7519
    );
  timer_black_8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_8_SRINV_7517
    );
  timer_black_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_8_CLKINV_7516
    );
  timer_black_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_8_CEINV_7515
    );
  Mcount_timer_black_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(9)
    );
  timer_black_10_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_10_LOGIC_ONE_7587
    );
  timer_black_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_10_XORF_7615,
      O => timer_black_10_DXMUX_7617
    );
  timer_black_10_XORF : X_XOR2
    port map (
      I0 => timer_black_10_CYINIT_7614,
      I1 => Mcount_timer_black_lut(10),
      O => timer_black_10_XORF_7615
    );
  timer_black_10_CYMUXF : X_MUX2
    port map (
      IA => timer_black_10_LOGIC_ONE_7587,
      IB => timer_black_10_CYINIT_7614,
      SEL => timer_black_10_CYSELF_7593,
      O => Mcount_timer_black_cy_10_Q
    );
  timer_black_10_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_10_LOGIC_ONE_7587,
      IB => timer_black_10_LOGIC_ONE_7587,
      SEL => timer_black_10_CYSELF_7593,
      O => timer_black_10_CYMUXF2_7588
    );
  timer_black_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_9_Q,
      O => timer_black_10_CYINIT_7614
    );
  timer_black_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(10),
      O => timer_black_10_CYSELF_7593
    );
  timer_black_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_10_XORG_7595,
      O => timer_black_10_DYMUX_7597
    );
  timer_black_10_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_10_Q,
      I1 => Mcount_timer_black_lut(11),
      O => timer_black_10_XORG_7595
    );
  timer_black_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_10_CYMUXFAST_7592,
      O => Mcount_timer_black_cy_11_Q
    );
  timer_black_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_9_Q,
      O => timer_black_10_FASTCARRY_7590
    );
  timer_black_10_CYAND : X_AND2
    port map (
      I0 => timer_black_10_CYSELG_7578,
      I1 => timer_black_10_CYSELF_7593,
      O => timer_black_10_CYAND_7591
    );
  timer_black_10_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_10_CYMUXG2_7589,
      IB => timer_black_10_FASTCARRY_7590,
      SEL => timer_black_10_CYAND_7591,
      O => timer_black_10_CYMUXFAST_7592
    );
  timer_black_10_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_10_LOGIC_ONE_7587,
      IB => timer_black_10_CYMUXF2_7588,
      SEL => timer_black_10_CYSELG_7578,
      O => timer_black_10_CYMUXG2_7589
    );
  timer_black_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(11),
      O => timer_black_10_CYSELG_7578
    );
  timer_black_10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_10_SRINV_7576
    );
  timer_black_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_10_CLKINV_7575
    );
  timer_black_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_10_CEINV_7574
    );
  Mcount_timer_black_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(11)
    );
  timer_black_12_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_12_LOGIC_ONE_7647
    );
  timer_black_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_12_XORF_7675,
      O => timer_black_12_DXMUX_7677
    );
  timer_black_12_XORF : X_XOR2
    port map (
      I0 => timer_black_12_CYINIT_7674,
      I1 => Mcount_timer_black_lut(12),
      O => timer_black_12_XORF_7675
    );
  timer_black_12_CYMUXF : X_MUX2
    port map (
      IA => timer_black_12_LOGIC_ONE_7647,
      IB => timer_black_12_CYINIT_7674,
      SEL => timer_black_12_CYSELF_7653,
      O => Mcount_timer_black_cy_12_Q
    );
  timer_black_12_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_12_LOGIC_ONE_7647,
      IB => timer_black_12_LOGIC_ONE_7647,
      SEL => timer_black_12_CYSELF_7653,
      O => timer_black_12_CYMUXF2_7648
    );
  timer_black_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_11_Q,
      O => timer_black_12_CYINIT_7674
    );
  timer_black_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(12),
      O => timer_black_12_CYSELF_7653
    );
  timer_black_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_12_XORG_7655,
      O => timer_black_12_DYMUX_7657
    );
  timer_black_12_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_12_Q,
      I1 => Mcount_timer_black_lut(13),
      O => timer_black_12_XORG_7655
    );
  timer_black_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_12_CYMUXFAST_7652,
      O => Mcount_timer_black_cy_13_Q
    );
  timer_black_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_11_Q,
      O => timer_black_12_FASTCARRY_7650
    );
  timer_black_12_CYAND : X_AND2
    port map (
      I0 => timer_black_12_CYSELG_7638,
      I1 => timer_black_12_CYSELF_7653,
      O => timer_black_12_CYAND_7651
    );
  timer_black_12_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_12_CYMUXG2_7649,
      IB => timer_black_12_FASTCARRY_7650,
      SEL => timer_black_12_CYAND_7651,
      O => timer_black_12_CYMUXFAST_7652
    );
  timer_black_12_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_12_LOGIC_ONE_7647,
      IB => timer_black_12_CYMUXF2_7648,
      SEL => timer_black_12_CYSELG_7638,
      O => timer_black_12_CYMUXG2_7649
    );
  timer_black_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(13),
      O => timer_black_12_CYSELG_7638
    );
  timer_black_12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_12_SRINV_7636
    );
  timer_black_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_12_CLKINV_7635
    );
  timer_black_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_12_CEINV_7634
    );
  Mcount_timer_black_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(13)
    );
  timer_black_14_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_14_LOGIC_ONE_7707
    );
  timer_black_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_14_XORF_7735,
      O => timer_black_14_DXMUX_7737
    );
  timer_black_14_XORF : X_XOR2
    port map (
      I0 => timer_black_14_CYINIT_7734,
      I1 => Mcount_timer_black_lut(14),
      O => timer_black_14_XORF_7735
    );
  timer_black_14_CYMUXF : X_MUX2
    port map (
      IA => timer_black_14_LOGIC_ONE_7707,
      IB => timer_black_14_CYINIT_7734,
      SEL => timer_black_14_CYSELF_7713,
      O => Mcount_timer_black_cy_14_Q
    );
  timer_black_14_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_14_LOGIC_ONE_7707,
      IB => timer_black_14_LOGIC_ONE_7707,
      SEL => timer_black_14_CYSELF_7713,
      O => timer_black_14_CYMUXF2_7708
    );
  timer_black_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_13_Q,
      O => timer_black_14_CYINIT_7734
    );
  timer_black_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(14),
      O => timer_black_14_CYSELF_7713
    );
  timer_black_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_14_XORG_7715,
      O => timer_black_14_DYMUX_7717
    );
  timer_black_14_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_14_Q,
      I1 => Mcount_timer_black_lut(15),
      O => timer_black_14_XORG_7715
    );
  timer_black_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_14_CYMUXFAST_7712,
      O => Mcount_timer_black_cy_15_Q
    );
  timer_black_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_13_Q,
      O => timer_black_14_FASTCARRY_7710
    );
  timer_black_14_CYAND : X_AND2
    port map (
      I0 => timer_black_14_CYSELG_7698,
      I1 => timer_black_14_CYSELF_7713,
      O => timer_black_14_CYAND_7711
    );
  timer_black_14_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_14_CYMUXG2_7709,
      IB => timer_black_14_FASTCARRY_7710,
      SEL => timer_black_14_CYAND_7711,
      O => timer_black_14_CYMUXFAST_7712
    );
  timer_black_14_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_14_LOGIC_ONE_7707,
      IB => timer_black_14_CYMUXF2_7708,
      SEL => timer_black_14_CYSELG_7698,
      O => timer_black_14_CYMUXG2_7709
    );
  timer_black_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(15),
      O => timer_black_14_CYSELG_7698
    );
  timer_black_14_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_14_SRINV_7696
    );
  timer_black_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_14_CLKINV_7695
    );
  timer_black_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_14_CEINV_7694
    );
  Mcount_timer_black_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(15)
    );
  timer_black_16_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_16_LOGIC_ONE_7767
    );
  timer_black_16_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_16_XORF_7795,
      O => timer_black_16_DXMUX_7797
    );
  timer_black_16_XORF : X_XOR2
    port map (
      I0 => timer_black_16_CYINIT_7794,
      I1 => Mcount_timer_black_lut(16),
      O => timer_black_16_XORF_7795
    );
  timer_black_16_CYMUXF : X_MUX2
    port map (
      IA => timer_black_16_LOGIC_ONE_7767,
      IB => timer_black_16_CYINIT_7794,
      SEL => timer_black_16_CYSELF_7773,
      O => Mcount_timer_black_cy_16_Q
    );
  timer_black_16_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_16_LOGIC_ONE_7767,
      IB => timer_black_16_LOGIC_ONE_7767,
      SEL => timer_black_16_CYSELF_7773,
      O => timer_black_16_CYMUXF2_7768
    );
  timer_black_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_15_Q,
      O => timer_black_16_CYINIT_7794
    );
  timer_black_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(16),
      O => timer_black_16_CYSELF_7773
    );
  timer_black_16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_16_XORG_7775,
      O => timer_black_16_DYMUX_7777
    );
  timer_black_16_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_16_Q,
      I1 => Mcount_timer_black_lut(17),
      O => timer_black_16_XORG_7775
    );
  timer_black_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_16_CYMUXFAST_7772,
      O => Mcount_timer_black_cy_17_Q
    );
  timer_black_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_15_Q,
      O => timer_black_16_FASTCARRY_7770
    );
  timer_black_16_CYAND : X_AND2
    port map (
      I0 => timer_black_16_CYSELG_7758,
      I1 => timer_black_16_CYSELF_7773,
      O => timer_black_16_CYAND_7771
    );
  timer_black_16_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_16_CYMUXG2_7769,
      IB => timer_black_16_FASTCARRY_7770,
      SEL => timer_black_16_CYAND_7771,
      O => timer_black_16_CYMUXFAST_7772
    );
  timer_black_16_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_16_LOGIC_ONE_7767,
      IB => timer_black_16_CYMUXF2_7768,
      SEL => timer_black_16_CYSELG_7758,
      O => timer_black_16_CYMUXG2_7769
    );
  timer_black_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(17),
      O => timer_black_16_CYSELG_7758
    );
  timer_black_16_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_16_SRINV_7756
    );
  timer_black_16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_16_CLKINV_7755
    );
  timer_black_16_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_16_CEINV_7754
    );
  Mcount_timer_black_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(17)
    );
  timer_black_18_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_18_LOGIC_ONE_7827
    );
  timer_black_18_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_18_XORF_7855,
      O => timer_black_18_DXMUX_7857
    );
  timer_black_18_XORF : X_XOR2
    port map (
      I0 => timer_black_18_CYINIT_7854,
      I1 => Mcount_timer_black_lut(18),
      O => timer_black_18_XORF_7855
    );
  timer_black_18_CYMUXF : X_MUX2
    port map (
      IA => timer_black_18_LOGIC_ONE_7827,
      IB => timer_black_18_CYINIT_7854,
      SEL => timer_black_18_CYSELF_7833,
      O => Mcount_timer_black_cy_18_Q
    );
  timer_black_18_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_18_LOGIC_ONE_7827,
      IB => timer_black_18_LOGIC_ONE_7827,
      SEL => timer_black_18_CYSELF_7833,
      O => timer_black_18_CYMUXF2_7828
    );
  timer_black_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_17_Q,
      O => timer_black_18_CYINIT_7854
    );
  timer_black_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(18),
      O => timer_black_18_CYSELF_7833
    );
  timer_black_18_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_18_XORG_7835,
      O => timer_black_18_DYMUX_7837
    );
  timer_black_18_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_18_Q,
      I1 => Mcount_timer_black_lut(19),
      O => timer_black_18_XORG_7835
    );
  timer_black_18_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_18_CYMUXFAST_7832,
      O => Mcount_timer_black_cy_19_Q
    );
  timer_black_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_17_Q,
      O => timer_black_18_FASTCARRY_7830
    );
  timer_black_18_CYAND : X_AND2
    port map (
      I0 => timer_black_18_CYSELG_7818,
      I1 => timer_black_18_CYSELF_7833,
      O => timer_black_18_CYAND_7831
    );
  timer_black_18_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_18_CYMUXG2_7829,
      IB => timer_black_18_FASTCARRY_7830,
      SEL => timer_black_18_CYAND_7831,
      O => timer_black_18_CYMUXFAST_7832
    );
  timer_black_18_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_18_LOGIC_ONE_7827,
      IB => timer_black_18_CYMUXF2_7828,
      SEL => timer_black_18_CYSELG_7818,
      O => timer_black_18_CYMUXG2_7829
    );
  timer_black_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(19),
      O => timer_black_18_CYSELG_7818
    );
  timer_black_18_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_18_SRINV_7816
    );
  timer_black_18_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_18_CLKINV_7815
    );
  timer_black_18_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_18_CEINV_7814
    );
  Mcount_timer_black_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(19)
    );
  timer_black_20_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_20_LOGIC_ONE_7887
    );
  timer_black_20_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_20_XORF_7915,
      O => timer_black_20_DXMUX_7917
    );
  timer_black_20_XORF : X_XOR2
    port map (
      I0 => timer_black_20_CYINIT_7914,
      I1 => Mcount_timer_black_lut(20),
      O => timer_black_20_XORF_7915
    );
  timer_black_20_CYMUXF : X_MUX2
    port map (
      IA => timer_black_20_LOGIC_ONE_7887,
      IB => timer_black_20_CYINIT_7914,
      SEL => timer_black_20_CYSELF_7893,
      O => Mcount_timer_black_cy_20_Q
    );
  timer_black_20_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_20_LOGIC_ONE_7887,
      IB => timer_black_20_LOGIC_ONE_7887,
      SEL => timer_black_20_CYSELF_7893,
      O => timer_black_20_CYMUXF2_7888
    );
  timer_black_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_19_Q,
      O => timer_black_20_CYINIT_7914
    );
  timer_black_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(20),
      O => timer_black_20_CYSELF_7893
    );
  timer_black_20_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_20_XORG_7895,
      O => timer_black_20_DYMUX_7897
    );
  timer_black_20_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_20_Q,
      I1 => Mcount_timer_black_lut(21),
      O => timer_black_20_XORG_7895
    );
  timer_black_20_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_20_CYMUXFAST_7892,
      O => Mcount_timer_black_cy_21_Q
    );
  timer_black_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_19_Q,
      O => timer_black_20_FASTCARRY_7890
    );
  timer_black_20_CYAND : X_AND2
    port map (
      I0 => timer_black_20_CYSELG_7878,
      I1 => timer_black_20_CYSELF_7893,
      O => timer_black_20_CYAND_7891
    );
  timer_black_20_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_20_CYMUXG2_7889,
      IB => timer_black_20_FASTCARRY_7890,
      SEL => timer_black_20_CYAND_7891,
      O => timer_black_20_CYMUXFAST_7892
    );
  timer_black_20_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_20_LOGIC_ONE_7887,
      IB => timer_black_20_CYMUXF2_7888,
      SEL => timer_black_20_CYSELG_7878,
      O => timer_black_20_CYMUXG2_7889
    );
  timer_black_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(21),
      O => timer_black_20_CYSELG_7878
    );
  timer_black_20_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_20_SRINV_7876
    );
  timer_black_20_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_20_CLKINV_7875
    );
  timer_black_20_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_20_CEINV_7874
    );
  Mcount_timer_black_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(21)
    );
  timer_black_22_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_22_LOGIC_ONE_7947
    );
  timer_black_22_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_22_XORF_7975,
      O => timer_black_22_DXMUX_7977
    );
  timer_black_22_XORF : X_XOR2
    port map (
      I0 => timer_black_22_CYINIT_7974,
      I1 => Mcount_timer_black_lut(22),
      O => timer_black_22_XORF_7975
    );
  timer_black_22_CYMUXF : X_MUX2
    port map (
      IA => timer_black_22_LOGIC_ONE_7947,
      IB => timer_black_22_CYINIT_7974,
      SEL => timer_black_22_CYSELF_7953,
      O => Mcount_timer_black_cy_22_Q
    );
  timer_black_22_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_22_LOGIC_ONE_7947,
      IB => timer_black_22_LOGIC_ONE_7947,
      SEL => timer_black_22_CYSELF_7953,
      O => timer_black_22_CYMUXF2_7948
    );
  timer_black_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_21_Q,
      O => timer_black_22_CYINIT_7974
    );
  timer_black_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(22),
      O => timer_black_22_CYSELF_7953
    );
  timer_black_22_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_22_XORG_7955,
      O => timer_black_22_DYMUX_7957
    );
  timer_black_22_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_22_Q,
      I1 => Mcount_timer_black_lut(23),
      O => timer_black_22_XORG_7955
    );
  timer_black_22_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_22_CYMUXFAST_7952,
      O => Mcount_timer_black_cy_23_Q
    );
  timer_black_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_21_Q,
      O => timer_black_22_FASTCARRY_7950
    );
  timer_black_22_CYAND : X_AND2
    port map (
      I0 => timer_black_22_CYSELG_7938,
      I1 => timer_black_22_CYSELF_7953,
      O => timer_black_22_CYAND_7951
    );
  timer_black_22_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_22_CYMUXG2_7949,
      IB => timer_black_22_FASTCARRY_7950,
      SEL => timer_black_22_CYAND_7951,
      O => timer_black_22_CYMUXFAST_7952
    );
  timer_black_22_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_22_LOGIC_ONE_7947,
      IB => timer_black_22_CYMUXF2_7948,
      SEL => timer_black_22_CYSELG_7938,
      O => timer_black_22_CYMUXG2_7949
    );
  timer_black_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(23),
      O => timer_black_22_CYSELG_7938
    );
  timer_black_22_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_22_SRINV_7936
    );
  timer_black_22_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_22_CLKINV_7935
    );
  timer_black_22_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_22_CEINV_7934
    );
  Mcount_timer_black_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(23)
    );
  timer_black_24_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_24_LOGIC_ONE_8007
    );
  timer_black_24_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_24_XORF_8035,
      O => timer_black_24_DXMUX_8037
    );
  timer_black_24_XORF : X_XOR2
    port map (
      I0 => timer_black_24_CYINIT_8034,
      I1 => Mcount_timer_black_lut(24),
      O => timer_black_24_XORF_8035
    );
  timer_black_24_CYMUXF : X_MUX2
    port map (
      IA => timer_black_24_LOGIC_ONE_8007,
      IB => timer_black_24_CYINIT_8034,
      SEL => timer_black_24_CYSELF_8013,
      O => Mcount_timer_black_cy_24_Q
    );
  timer_black_24_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_24_LOGIC_ONE_8007,
      IB => timer_black_24_LOGIC_ONE_8007,
      SEL => timer_black_24_CYSELF_8013,
      O => timer_black_24_CYMUXF2_8008
    );
  timer_black_24_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_23_Q,
      O => timer_black_24_CYINIT_8034
    );
  timer_black_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(24),
      O => timer_black_24_CYSELF_8013
    );
  timer_black_24_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_24_XORG_8015,
      O => timer_black_24_DYMUX_8017
    );
  timer_black_24_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_24_Q,
      I1 => Mcount_timer_black_lut(25),
      O => timer_black_24_XORG_8015
    );
  timer_black_24_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_24_CYMUXFAST_8012,
      O => Mcount_timer_black_cy_25_Q
    );
  timer_black_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_23_Q,
      O => timer_black_24_FASTCARRY_8010
    );
  timer_black_24_CYAND : X_AND2
    port map (
      I0 => timer_black_24_CYSELG_7998,
      I1 => timer_black_24_CYSELF_8013,
      O => timer_black_24_CYAND_8011
    );
  timer_black_24_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_24_CYMUXG2_8009,
      IB => timer_black_24_FASTCARRY_8010,
      SEL => timer_black_24_CYAND_8011,
      O => timer_black_24_CYMUXFAST_8012
    );
  timer_black_24_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_24_LOGIC_ONE_8007,
      IB => timer_black_24_CYMUXF2_8008,
      SEL => timer_black_24_CYSELG_7998,
      O => timer_black_24_CYMUXG2_8009
    );
  timer_black_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(25),
      O => timer_black_24_CYSELG_7998
    );
  timer_black_24_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_24_SRINV_7996
    );
  timer_black_24_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_24_CLKINV_7995
    );
  timer_black_24_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_24_CEINV_7994
    );
  Mcount_timer_black_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(25)
    );
  timer_black_26_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_26_LOGIC_ONE_8067
    );
  timer_black_26_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_26_XORF_8095,
      O => timer_black_26_DXMUX_8097
    );
  timer_black_26_XORF : X_XOR2
    port map (
      I0 => timer_black_26_CYINIT_8094,
      I1 => Mcount_timer_black_lut(26),
      O => timer_black_26_XORF_8095
    );
  timer_black_26_CYMUXF : X_MUX2
    port map (
      IA => timer_black_26_LOGIC_ONE_8067,
      IB => timer_black_26_CYINIT_8094,
      SEL => timer_black_26_CYSELF_8073,
      O => Mcount_timer_black_cy_26_Q
    );
  timer_black_26_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_26_LOGIC_ONE_8067,
      IB => timer_black_26_LOGIC_ONE_8067,
      SEL => timer_black_26_CYSELF_8073,
      O => timer_black_26_CYMUXF2_8068
    );
  timer_black_26_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_25_Q,
      O => timer_black_26_CYINIT_8094
    );
  timer_black_26_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(26),
      O => timer_black_26_CYSELF_8073
    );
  timer_black_26_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_26_XORG_8075,
      O => timer_black_26_DYMUX_8077
    );
  timer_black_26_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_26_Q,
      I1 => Mcount_timer_black_lut(27),
      O => timer_black_26_XORG_8075
    );
  timer_black_26_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_26_CYMUXFAST_8072,
      O => Mcount_timer_black_cy_27_Q
    );
  timer_black_26_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_25_Q,
      O => timer_black_26_FASTCARRY_8070
    );
  timer_black_26_CYAND : X_AND2
    port map (
      I0 => timer_black_26_CYSELG_8058,
      I1 => timer_black_26_CYSELF_8073,
      O => timer_black_26_CYAND_8071
    );
  timer_black_26_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_26_CYMUXG2_8069,
      IB => timer_black_26_FASTCARRY_8070,
      SEL => timer_black_26_CYAND_8071,
      O => timer_black_26_CYMUXFAST_8072
    );
  timer_black_26_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_26_LOGIC_ONE_8067,
      IB => timer_black_26_CYMUXF2_8068,
      SEL => timer_black_26_CYSELG_8058,
      O => timer_black_26_CYMUXG2_8069
    );
  timer_black_26_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(27),
      O => timer_black_26_CYSELG_8058
    );
  timer_black_26_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_26_SRINV_8056
    );
  timer_black_26_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_26_CLKINV_8055
    );
  timer_black_26_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_26_CEINV_8054
    );
  Mcount_timer_black_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(27)
    );
  timer_black_28_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_28_LOGIC_ONE_8127
    );
  timer_black_28_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_28_XORF_8155,
      O => timer_black_28_DXMUX_8157
    );
  timer_black_28_XORF : X_XOR2
    port map (
      I0 => timer_black_28_CYINIT_8154,
      I1 => Mcount_timer_black_lut(28),
      O => timer_black_28_XORF_8155
    );
  timer_black_28_CYMUXF : X_MUX2
    port map (
      IA => timer_black_28_LOGIC_ONE_8127,
      IB => timer_black_28_CYINIT_8154,
      SEL => timer_black_28_CYSELF_8133,
      O => Mcount_timer_black_cy_28_Q
    );
  timer_black_28_CYMUXF2 : X_MUX2
    port map (
      IA => timer_black_28_LOGIC_ONE_8127,
      IB => timer_black_28_LOGIC_ONE_8127,
      SEL => timer_black_28_CYSELF_8133,
      O => timer_black_28_CYMUXF2_8128
    );
  timer_black_28_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_27_Q,
      O => timer_black_28_CYINIT_8154
    );
  timer_black_28_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(28),
      O => timer_black_28_CYSELF_8133
    );
  timer_black_28_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_28_XORG_8135,
      O => timer_black_28_DYMUX_8137
    );
  timer_black_28_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_28_Q,
      I1 => Mcount_timer_black_lut(29),
      O => timer_black_28_XORG_8135
    );
  timer_black_28_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_cy_27_Q,
      O => timer_black_28_FASTCARRY_8130
    );
  timer_black_28_CYAND : X_AND2
    port map (
      I0 => timer_black_28_CYSELG_8118,
      I1 => timer_black_28_CYSELF_8133,
      O => timer_black_28_CYAND_8131
    );
  timer_black_28_CYMUXFAST : X_MUX2
    port map (
      IA => timer_black_28_CYMUXG2_8129,
      IB => timer_black_28_FASTCARRY_8130,
      SEL => timer_black_28_CYAND_8131,
      O => timer_black_28_CYMUXFAST_8132
    );
  timer_black_28_CYMUXG2 : X_MUX2
    port map (
      IA => timer_black_28_LOGIC_ONE_8127,
      IB => timer_black_28_CYMUXF2_8128,
      SEL => timer_black_28_CYSELG_8118,
      O => timer_black_28_CYMUXG2_8129
    );
  timer_black_28_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(29),
      O => timer_black_28_CYSELG_8118
    );
  timer_black_28_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_28_SRINV_8116
    );
  timer_black_28_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_28_CLKINV_8115
    );
  timer_black_28_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_28_CEINV_8114
    );
  Mcount_timer_black_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(29)
    );
  timer_black_30_LOGIC_ONE : X_ONE
    port map (
      O => timer_black_30_LOGIC_ONE_8207
    );
  timer_black_30_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_30_XORF_8208,
      O => timer_black_30_DXMUX_8210
    );
  timer_black_30_XORF : X_XOR2
    port map (
      I0 => timer_black_30_CYINIT_8206,
      I1 => Mcount_timer_black_lut(30),
      O => timer_black_30_XORF_8208
    );
  timer_black_30_CYMUXF : X_MUX2
    port map (
      IA => timer_black_30_LOGIC_ONE_8207,
      IB => timer_black_30_CYINIT_8206,
      SEL => timer_black_30_CYSELF_8197,
      O => Mcount_timer_black_cy_30_Q
    );
  timer_black_30_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_28_CYMUXFAST_8132,
      O => timer_black_30_CYINIT_8206
    );
  timer_black_30_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_black_lut(30),
      O => timer_black_30_CYSELF_8197
    );
  timer_black_30_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black_30_XORG_8186,
      O => timer_black_30_DYMUX_8188
    );
  timer_black_30_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_black_cy_30_Q,
      I1 => Mcount_timer_black_lut(31),
      O => timer_black_30_XORG_8186
    );
  timer_black_30_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_black_30_SRINV_8175
    );
  timer_black_30_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_black_30_CLKINV_8174
    );
  timer_black_30_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => timer_black_30_CEINV_8173
    );
  Mcount_timer_black_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(31)
    );
  i3_addsub0000_0_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_0_LOGIC_ZERO_8234
    );
  i3_addsub0000_0_LOGIC_ONE : X_ONE
    port map (
      O => i3_addsub0000_0_LOGIC_ONE_8251
    );
  i3_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_0_XORF_8252,
      O => i3_addsub0000(0)
    );
  i3_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_0_CYINIT_8250,
      I1 => Madd_i3_addsub0000_lut(0),
      O => i3_addsub0000_0_XORF_8252
    );
  i3_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_0_LOGIC_ONE_8251,
      IB => i3_addsub0000_0_CYINIT_8250,
      SEL => i3_addsub0000_0_CYSELF_8241,
      O => Madd_i3_addsub0000_cy(0)
    );
  i3_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_0_BXINV_8239,
      O => i3_addsub0000_0_CYINIT_8250
    );
  i3_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_lut(0),
      O => i3_addsub0000_0_CYSELF_8241
    );
  i3_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => i3_addsub0000_0_BXINV_8239
    );
  i3_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_0_XORG_8237,
      O => i3_addsub0000(1)
    );
  i3_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(0),
      I1 => i3_addsub0000_0_G,
      O => i3_addsub0000_0_XORG_8237
    );
  i3_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_0_CYMUXG_8236,
      O => Madd_i3_addsub0000_cy(1)
    );
  i3_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => i3_addsub0000_0_LOGIC_ZERO_8234,
      IB => Madd_i3_addsub0000_cy(0),
      SEL => i3_addsub0000_0_CYSELG_8225,
      O => i3_addsub0000_0_CYMUXG_8236
    );
  i3_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_0_G,
      O => i3_addsub0000_0_CYSELG_8225
    );
  i3_addsub0000_2_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_2_LOGIC_ZERO_8270
    );
  i3_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_2_XORF_8290,
      O => i3_addsub0000(2)
    );
  i3_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_2_CYINIT_8289,
      I1 => i3_addsub0000_2_F,
      O => i3_addsub0000_2_XORF_8290
    );
  i3_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_2_LOGIC_ZERO_8270,
      IB => i3_addsub0000_2_CYINIT_8289,
      SEL => i3_addsub0000_2_CYSELF_8276,
      O => Madd_i3_addsub0000_cy(2)
    );
  i3_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_2_LOGIC_ZERO_8270,
      IB => i3_addsub0000_2_LOGIC_ZERO_8270,
      SEL => i3_addsub0000_2_CYSELF_8276,
      O => i3_addsub0000_2_CYMUXF2_8271
    );
  i3_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(1),
      O => i3_addsub0000_2_CYINIT_8289
    );
  i3_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_2_F,
      O => i3_addsub0000_2_CYSELF_8276
    );
  i3_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_2_XORG_8278,
      O => i3_addsub0000(3)
    );
  i3_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(2),
      I1 => i3_addsub0000_2_G,
      O => i3_addsub0000_2_XORG_8278
    );
  i3_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_2_CYMUXFAST_8275,
      O => Madd_i3_addsub0000_cy(3)
    );
  i3_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(1),
      O => i3_addsub0000_2_FASTCARRY_8273
    );
  i3_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_2_CYSELG_8261,
      I1 => i3_addsub0000_2_CYSELF_8276,
      O => i3_addsub0000_2_CYAND_8274
    );
  i3_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_2_CYMUXG2_8272,
      IB => i3_addsub0000_2_FASTCARRY_8273,
      SEL => i3_addsub0000_2_CYAND_8274,
      O => i3_addsub0000_2_CYMUXFAST_8275
    );
  i3_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_2_LOGIC_ZERO_8270,
      IB => i3_addsub0000_2_CYMUXF2_8271,
      SEL => i3_addsub0000_2_CYSELG_8261,
      O => i3_addsub0000_2_CYMUXG2_8272
    );
  i3_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_2_G,
      O => i3_addsub0000_2_CYSELG_8261
    );
  i3_addsub0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_4_LOGIC_ZERO_8308
    );
  i3_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_4_XORF_8328,
      O => i3_addsub0000(4)
    );
  i3_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_4_CYINIT_8327,
      I1 => i3_addsub0000_4_F,
      O => i3_addsub0000_4_XORF_8328
    );
  i3_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_4_LOGIC_ZERO_8308,
      IB => i3_addsub0000_4_CYINIT_8327,
      SEL => i3_addsub0000_4_CYSELF_8314,
      O => Madd_i3_addsub0000_cy(4)
    );
  i3_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_4_LOGIC_ZERO_8308,
      IB => i3_addsub0000_4_LOGIC_ZERO_8308,
      SEL => i3_addsub0000_4_CYSELF_8314,
      O => i3_addsub0000_4_CYMUXF2_8309
    );
  i3_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(3),
      O => i3_addsub0000_4_CYINIT_8327
    );
  i3_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_4_F,
      O => i3_addsub0000_4_CYSELF_8314
    );
  i3_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_4_XORG_8316,
      O => i3_addsub0000(5)
    );
  i3_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(4),
      I1 => i3_addsub0000_4_G,
      O => i3_addsub0000_4_XORG_8316
    );
  i3_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_4_CYMUXFAST_8313,
      O => Madd_i3_addsub0000_cy(5)
    );
  i3_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(3),
      O => i3_addsub0000_4_FASTCARRY_8311
    );
  i3_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_4_CYSELG_8299,
      I1 => i3_addsub0000_4_CYSELF_8314,
      O => i3_addsub0000_4_CYAND_8312
    );
  i3_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_4_CYMUXG2_8310,
      IB => i3_addsub0000_4_FASTCARRY_8311,
      SEL => i3_addsub0000_4_CYAND_8312,
      O => i3_addsub0000_4_CYMUXFAST_8313
    );
  i3_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_4_LOGIC_ZERO_8308,
      IB => i3_addsub0000_4_CYMUXF2_8309,
      SEL => i3_addsub0000_4_CYSELG_8299,
      O => i3_addsub0000_4_CYMUXG2_8310
    );
  i3_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_4_G,
      O => i3_addsub0000_4_CYSELG_8299
    );
  i3_addsub0000_6_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_6_LOGIC_ZERO_8346
    );
  i3_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_6_XORF_8366,
      O => i3_addsub0000(6)
    );
  i3_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_6_CYINIT_8365,
      I1 => i3_addsub0000_6_F,
      O => i3_addsub0000_6_XORF_8366
    );
  i3_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_6_LOGIC_ZERO_8346,
      IB => i3_addsub0000_6_CYINIT_8365,
      SEL => i3_addsub0000_6_CYSELF_8352,
      O => Madd_i3_addsub0000_cy(6)
    );
  i3_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_6_LOGIC_ZERO_8346,
      IB => i3_addsub0000_6_LOGIC_ZERO_8346,
      SEL => i3_addsub0000_6_CYSELF_8352,
      O => i3_addsub0000_6_CYMUXF2_8347
    );
  i3_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(5),
      O => i3_addsub0000_6_CYINIT_8365
    );
  i3_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_6_F,
      O => i3_addsub0000_6_CYSELF_8352
    );
  i3_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_6_XORG_8354,
      O => i3_addsub0000(7)
    );
  i3_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(6),
      I1 => i3_addsub0000_6_G,
      O => i3_addsub0000_6_XORG_8354
    );
  i3_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_6_CYMUXFAST_8351,
      O => Madd_i3_addsub0000_cy(7)
    );
  i3_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(5),
      O => i3_addsub0000_6_FASTCARRY_8349
    );
  i3_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_6_CYSELG_8337,
      I1 => i3_addsub0000_6_CYSELF_8352,
      O => i3_addsub0000_6_CYAND_8350
    );
  i3_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_6_CYMUXG2_8348,
      IB => i3_addsub0000_6_FASTCARRY_8349,
      SEL => i3_addsub0000_6_CYAND_8350,
      O => i3_addsub0000_6_CYMUXFAST_8351
    );
  i3_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_6_LOGIC_ZERO_8346,
      IB => i3_addsub0000_6_CYMUXF2_8347,
      SEL => i3_addsub0000_6_CYSELG_8337,
      O => i3_addsub0000_6_CYMUXG2_8348
    );
  i3_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_6_G,
      O => i3_addsub0000_6_CYSELG_8337
    );
  i3_addsub0000_8_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_8_LOGIC_ZERO_8384
    );
  i3_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_8_XORF_8404,
      O => i3_addsub0000(8)
    );
  i3_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_8_CYINIT_8403,
      I1 => i3_addsub0000_8_F,
      O => i3_addsub0000_8_XORF_8404
    );
  i3_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_8_LOGIC_ZERO_8384,
      IB => i3_addsub0000_8_CYINIT_8403,
      SEL => i3_addsub0000_8_CYSELF_8390,
      O => Madd_i3_addsub0000_cy(8)
    );
  i3_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_8_LOGIC_ZERO_8384,
      IB => i3_addsub0000_8_LOGIC_ZERO_8384,
      SEL => i3_addsub0000_8_CYSELF_8390,
      O => i3_addsub0000_8_CYMUXF2_8385
    );
  i3_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(7),
      O => i3_addsub0000_8_CYINIT_8403
    );
  i3_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_8_F,
      O => i3_addsub0000_8_CYSELF_8390
    );
  i3_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_8_XORG_8392,
      O => i3_addsub0000(9)
    );
  i3_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(8),
      I1 => i3_addsub0000_8_G,
      O => i3_addsub0000_8_XORG_8392
    );
  i3_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_8_CYMUXFAST_8389,
      O => Madd_i3_addsub0000_cy(9)
    );
  i3_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(7),
      O => i3_addsub0000_8_FASTCARRY_8387
    );
  i3_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_8_CYSELG_8375,
      I1 => i3_addsub0000_8_CYSELF_8390,
      O => i3_addsub0000_8_CYAND_8388
    );
  i3_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_8_CYMUXG2_8386,
      IB => i3_addsub0000_8_FASTCARRY_8387,
      SEL => i3_addsub0000_8_CYAND_8388,
      O => i3_addsub0000_8_CYMUXFAST_8389
    );
  i3_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_8_LOGIC_ZERO_8384,
      IB => i3_addsub0000_8_CYMUXF2_8385,
      SEL => i3_addsub0000_8_CYSELG_8375,
      O => i3_addsub0000_8_CYMUXG2_8386
    );
  i3_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_8_G,
      O => i3_addsub0000_8_CYSELG_8375
    );
  i3_addsub0000_10_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_10_LOGIC_ZERO_8422
    );
  i3_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_10_XORF_8442,
      O => i3_addsub0000(10)
    );
  i3_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_10_CYINIT_8441,
      I1 => i3_addsub0000_10_F,
      O => i3_addsub0000_10_XORF_8442
    );
  i3_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_10_LOGIC_ZERO_8422,
      IB => i3_addsub0000_10_CYINIT_8441,
      SEL => i3_addsub0000_10_CYSELF_8428,
      O => Madd_i3_addsub0000_cy(10)
    );
  i3_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_10_LOGIC_ZERO_8422,
      IB => i3_addsub0000_10_LOGIC_ZERO_8422,
      SEL => i3_addsub0000_10_CYSELF_8428,
      O => i3_addsub0000_10_CYMUXF2_8423
    );
  i3_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(9),
      O => i3_addsub0000_10_CYINIT_8441
    );
  i3_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_10_F,
      O => i3_addsub0000_10_CYSELF_8428
    );
  i3_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_10_XORG_8430,
      O => i3_addsub0000(11)
    );
  i3_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(10),
      I1 => i3_addsub0000_10_G,
      O => i3_addsub0000_10_XORG_8430
    );
  i3_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_10_CYMUXFAST_8427,
      O => Madd_i3_addsub0000_cy(11)
    );
  i3_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(9),
      O => i3_addsub0000_10_FASTCARRY_8425
    );
  i3_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_10_CYSELG_8413,
      I1 => i3_addsub0000_10_CYSELF_8428,
      O => i3_addsub0000_10_CYAND_8426
    );
  i3_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_10_CYMUXG2_8424,
      IB => i3_addsub0000_10_FASTCARRY_8425,
      SEL => i3_addsub0000_10_CYAND_8426,
      O => i3_addsub0000_10_CYMUXFAST_8427
    );
  i3_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_10_LOGIC_ZERO_8422,
      IB => i3_addsub0000_10_CYMUXF2_8423,
      SEL => i3_addsub0000_10_CYSELG_8413,
      O => i3_addsub0000_10_CYMUXG2_8424
    );
  i3_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_10_G,
      O => i3_addsub0000_10_CYSELG_8413
    );
  i3_addsub0000_12_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_12_LOGIC_ZERO_8460
    );
  i3_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_12_XORF_8480,
      O => i3_addsub0000(12)
    );
  i3_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_12_CYINIT_8479,
      I1 => i3_addsub0000_12_F,
      O => i3_addsub0000_12_XORF_8480
    );
  i3_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_12_LOGIC_ZERO_8460,
      IB => i3_addsub0000_12_CYINIT_8479,
      SEL => i3_addsub0000_12_CYSELF_8466,
      O => Madd_i3_addsub0000_cy(12)
    );
  i3_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_12_LOGIC_ZERO_8460,
      IB => i3_addsub0000_12_LOGIC_ZERO_8460,
      SEL => i3_addsub0000_12_CYSELF_8466,
      O => i3_addsub0000_12_CYMUXF2_8461
    );
  i3_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(11),
      O => i3_addsub0000_12_CYINIT_8479
    );
  i3_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_12_F,
      O => i3_addsub0000_12_CYSELF_8466
    );
  i3_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_12_XORG_8468,
      O => i3_addsub0000(13)
    );
  i3_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(12),
      I1 => i3_addsub0000_12_G,
      O => i3_addsub0000_12_XORG_8468
    );
  i3_addsub0000_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_12_CYMUXFAST_8465,
      O => Madd_i3_addsub0000_cy(13)
    );
  i3_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(11),
      O => i3_addsub0000_12_FASTCARRY_8463
    );
  i3_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_12_CYSELG_8451,
      I1 => i3_addsub0000_12_CYSELF_8466,
      O => i3_addsub0000_12_CYAND_8464
    );
  i3_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_12_CYMUXG2_8462,
      IB => i3_addsub0000_12_FASTCARRY_8463,
      SEL => i3_addsub0000_12_CYAND_8464,
      O => i3_addsub0000_12_CYMUXFAST_8465
    );
  i3_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_12_LOGIC_ZERO_8460,
      IB => i3_addsub0000_12_CYMUXF2_8461,
      SEL => i3_addsub0000_12_CYSELG_8451,
      O => i3_addsub0000_12_CYMUXG2_8462
    );
  i3_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_12_G,
      O => i3_addsub0000_12_CYSELG_8451
    );
  i3_addsub0000_14_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_addsub0000_14_LOGIC_ZERO_8498
    );
  i3_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_14_XORF_8518,
      O => i3_addsub0000(14)
    );
  i3_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_14_CYINIT_8517,
      I1 => i3_addsub0000_14_F,
      O => i3_addsub0000_14_XORF_8518
    );
  i3_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => i3_addsub0000_14_LOGIC_ZERO_8498,
      IB => i3_addsub0000_14_CYINIT_8517,
      SEL => i3_addsub0000_14_CYSELF_8504,
      O => Madd_i3_addsub0000_cy(14)
    );
  i3_addsub0000_14_CYMUXF2 : X_MUX2
    port map (
      IA => i3_addsub0000_14_LOGIC_ZERO_8498,
      IB => i3_addsub0000_14_LOGIC_ZERO_8498,
      SEL => i3_addsub0000_14_CYSELF_8504,
      O => i3_addsub0000_14_CYMUXF2_8499
    );
  i3_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(13),
      O => i3_addsub0000_14_CYINIT_8517
    );
  i3_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_14_F,
      O => i3_addsub0000_14_CYSELF_8504
    );
  i3_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_14_XORG_8506,
      O => i3_addsub0000(15)
    );
  i3_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => Madd_i3_addsub0000_cy(14),
      I1 => i3_addsub0000_14_G,
      O => i3_addsub0000_14_XORG_8506
    );
  i3_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i3_addsub0000_cy(13),
      O => i3_addsub0000_14_FASTCARRY_8501
    );
  i3_addsub0000_14_CYAND : X_AND2
    port map (
      I0 => i3_addsub0000_14_CYSELG_8489,
      I1 => i3_addsub0000_14_CYSELF_8504,
      O => i3_addsub0000_14_CYAND_8502
    );
  i3_addsub0000_14_CYMUXFAST : X_MUX2
    port map (
      IA => i3_addsub0000_14_CYMUXG2_8500,
      IB => i3_addsub0000_14_FASTCARRY_8501,
      SEL => i3_addsub0000_14_CYAND_8502,
      O => i3_addsub0000_14_CYMUXFAST_8503
    );
  i3_addsub0000_14_CYMUXG2 : X_MUX2
    port map (
      IA => i3_addsub0000_14_LOGIC_ZERO_8498,
      IB => i3_addsub0000_14_CYMUXF2_8499,
      SEL => i3_addsub0000_14_CYSELG_8489,
      O => i3_addsub0000_14_CYMUXG2_8500
    );
  i3_addsub0000_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_14_G,
      O => i3_addsub0000_14_CYSELG_8489
    );
  i3_addsub0000_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_16_XORF_8533,
      O => i3_addsub0000(16)
    );
  i3_addsub0000_16_XORF : X_XOR2
    port map (
      I0 => i3_addsub0000_16_CYINIT_8532,
      I1 => i3_16_rt_8530,
      O => i3_addsub0000_16_XORF_8533
    );
  i3_addsub0000_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_addsub0000_14_CYMUXFAST_8503,
      O => i3_addsub0000_16_CYINIT_8532
    );
  i3_16_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_16_rt_8530
    );
  Mcompar_white1_min_cmp_le0000_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0000_cy_1_LOGIC_ZERO_8552
    );
  Mcompar_white1_min_cmp_le0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_1_LOGIC_ZERO_8552,
      IB => Mcompar_white1_min_cmp_le0000_cy_1_CYINIT_8563,
      SEL => Mcompar_white1_min_cmp_le0000_cy_1_CYSELF_8557,
      O => Mcompar_white1_min_cmp_le0000_cy(0)
    );
  Mcompar_white1_min_cmp_le0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_cy_1_BXINV_8555,
      O => Mcompar_white1_min_cmp_le0000_cy_1_CYINIT_8563
    );
  Mcompar_white1_min_cmp_le0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(0),
      O => Mcompar_white1_min_cmp_le0000_cy_1_CYSELF_8557
    );
  Mcompar_white1_min_cmp_le0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Mcompar_white1_min_cmp_le0000_cy_1_BXINV_8555
    );
  Mcompar_white1_min_cmp_le0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_1_LOGIC_ZERO_8552,
      IB => Mcompar_white1_min_cmp_le0000_cy(0),
      SEL => Mcompar_white1_min_cmp_le0000_cy_1_CYSELG_8546,
      O => Mcompar_white1_min_cmp_le0000_cy_1_CYMUXG_8554
    );
  Mcompar_white1_min_cmp_le0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(1),
      O => Mcompar_white1_min_cmp_le0000_cy_1_CYSELG_8546
    );
  Mcompar_white1_min_cmp_le0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(4),
      ADR1 => timer_white(5),
      ADR2 => timer_white(6),
      ADR3 => timer_white(7),
      O => Mcompar_white1_min_cmp_le0000_lut(1)
    );
  Mcompar_white1_min_cmp_le0000_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0000_cy_3_LOGIC_ZERO_8581
    );
  Mcompar_white1_min_cmp_le0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_3_LOGIC_ZERO_8581,
      IB => Mcompar_white1_min_cmp_le0000_cy_3_LOGIC_ZERO_8581,
      SEL => Mcompar_white1_min_cmp_le0000_cy_3_CYSELF_8587,
      O => Mcompar_white1_min_cmp_le0000_cy_3_CYMUXF2_8582
    );
  Mcompar_white1_min_cmp_le0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(2),
      O => Mcompar_white1_min_cmp_le0000_cy_3_CYSELF_8587
    );
  Mcompar_white1_min_cmp_le0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_cy_1_CYMUXG_8554,
      O => Mcompar_white1_min_cmp_le0000_cy_3_FASTCARRY_8584
    );
  Mcompar_white1_min_cmp_le0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Mcompar_white1_min_cmp_le0000_cy_3_CYSELG_8575,
      I1 => Mcompar_white1_min_cmp_le0000_cy_3_CYSELF_8587,
      O => Mcompar_white1_min_cmp_le0000_cy_3_CYAND_8585
    );
  Mcompar_white1_min_cmp_le0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_3_CYMUXG2_8583,
      IB => Mcompar_white1_min_cmp_le0000_cy_3_FASTCARRY_8584,
      SEL => Mcompar_white1_min_cmp_le0000_cy_3_CYAND_8585,
      O => Mcompar_white1_min_cmp_le0000_cy_3_CYMUXFAST_8586
    );
  Mcompar_white1_min_cmp_le0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_3_LOGIC_ZERO_8581,
      IB => Mcompar_white1_min_cmp_le0000_cy_3_CYMUXF2_8582,
      SEL => Mcompar_white1_min_cmp_le0000_cy_3_CYSELG_8575,
      O => Mcompar_white1_min_cmp_le0000_cy_3_CYMUXG2_8583
    );
  Mcompar_white1_min_cmp_le0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(3),
      O => Mcompar_white1_min_cmp_le0000_cy_3_CYSELG_8575
    );
  Mcompar_white1_min_cmp_le0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(12),
      ADR1 => timer_white(13),
      ADR2 => timer_white(14),
      ADR3 => timer_white(15),
      O => Mcompar_white1_min_cmp_le0000_lut(3)
    );
  Mcompar_white1_min_cmp_le0000_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0000_cy_5_LOGIC_ZERO_8611
    );
  Mcompar_white1_min_cmp_le0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_5_LOGIC_ZERO_8611,
      IB => Mcompar_white1_min_cmp_le0000_cy_5_LOGIC_ZERO_8611,
      SEL => Mcompar_white1_min_cmp_le0000_cy_5_CYSELF_8617,
      O => Mcompar_white1_min_cmp_le0000_cy_5_CYMUXF2_8612
    );
  Mcompar_white1_min_cmp_le0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(4),
      O => Mcompar_white1_min_cmp_le0000_cy_5_CYSELF_8617
    );
  Mcompar_white1_min_cmp_le0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_cy_3_CYMUXFAST_8586,
      O => Mcompar_white1_min_cmp_le0000_cy_5_FASTCARRY_8614
    );
  Mcompar_white1_min_cmp_le0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Mcompar_white1_min_cmp_le0000_cy_5_CYSELG_8605,
      I1 => Mcompar_white1_min_cmp_le0000_cy_5_CYSELF_8617,
      O => Mcompar_white1_min_cmp_le0000_cy_5_CYAND_8615
    );
  Mcompar_white1_min_cmp_le0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_5_CYMUXG2_8613,
      IB => Mcompar_white1_min_cmp_le0000_cy_5_FASTCARRY_8614,
      SEL => Mcompar_white1_min_cmp_le0000_cy_5_CYAND_8615,
      O => Mcompar_white1_min_cmp_le0000_cy_5_CYMUXFAST_8616
    );
  Mcompar_white1_min_cmp_le0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_5_LOGIC_ZERO_8611,
      IB => Mcompar_white1_min_cmp_le0000_cy_5_CYMUXF2_8612,
      SEL => Mcompar_white1_min_cmp_le0000_cy_5_CYSELG_8605,
      O => Mcompar_white1_min_cmp_le0000_cy_5_CYMUXG2_8613
    );
  Mcompar_white1_min_cmp_le0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(5),
      O => Mcompar_white1_min_cmp_le0000_cy_5_CYSELG_8605
    );
  Mcompar_white1_min_cmp_le0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(20),
      ADR1 => timer_white(21),
      ADR2 => timer_white(22),
      ADR3 => timer_white(23),
      O => Mcompar_white1_min_cmp_le0000_lut(5)
    );
  Mcompar_white1_min_cmp_le0000_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0000_cy_7_LOGIC_ZERO_8641
    );
  Mcompar_white1_min_cmp_le0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_7_LOGIC_ZERO_8641,
      IB => Mcompar_white1_min_cmp_le0000_cy_7_LOGIC_ZERO_8641,
      SEL => Mcompar_white1_min_cmp_le0000_cy_7_CYSELF_8647,
      O => Mcompar_white1_min_cmp_le0000_cy_7_CYMUXF2_8642
    );
  Mcompar_white1_min_cmp_le0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(6),
      O => Mcompar_white1_min_cmp_le0000_cy_7_CYSELF_8647
    );
  Mcompar_white1_min_cmp_le0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_cy_5_CYMUXFAST_8616,
      O => Mcompar_white1_min_cmp_le0000_cy_7_FASTCARRY_8644
    );
  Mcompar_white1_min_cmp_le0000_cy_7_CYAND : X_AND2
    port map (
      I0 => Mcompar_white1_min_cmp_le0000_cy_7_CYSELG_8634,
      I1 => Mcompar_white1_min_cmp_le0000_cy_7_CYSELF_8647,
      O => Mcompar_white1_min_cmp_le0000_cy_7_CYAND_8645
    );
  Mcompar_white1_min_cmp_le0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_7_CYMUXG2_8643,
      IB => Mcompar_white1_min_cmp_le0000_cy_7_FASTCARRY_8644,
      SEL => Mcompar_white1_min_cmp_le0000_cy_7_CYAND_8645,
      O => Mcompar_white1_min_cmp_le0000_cy_7_CYMUXFAST_8646
    );
  Mcompar_white1_min_cmp_le0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0000_cy_7_LOGIC_ZERO_8641,
      IB => Mcompar_white1_min_cmp_le0000_cy_7_CYMUXF2_8642,
      SEL => Mcompar_white1_min_cmp_le0000_cy_7_CYSELG_8634,
      O => Mcompar_white1_min_cmp_le0000_cy_7_CYMUXG2_8643
    );
  Mcompar_white1_min_cmp_le0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(7),
      O => Mcompar_white1_min_cmp_le0000_cy_7_CYSELG_8634
    );
  Mcompar_white1_min_cmp_le0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => timer_white(28),
      ADR1 => timer_white(29),
      ADR2 => timer_white(30),
      ADR3 => VCC,
      O => Mcompar_white1_min_cmp_le0000_lut(7)
    );
  white1_min_cmp_le0000_CYMUXF : X_MUX2
    port map (
      IA => white1_min_cmp_le0000_CY0F_8667,
      IB => white1_min_cmp_le0000_CYINIT_8668,
      SEL => white1_min_cmp_le0000_CYSELF_8658,
      O => white1_min_cmp_le0000
    );
  white1_min_cmp_le0000_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_cy_7_CYMUXFAST_8646,
      O => white1_min_cmp_le0000_CYINIT_8668
    );
  white1_min_cmp_le0000_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white(31),
      O => white1_min_cmp_le0000_CY0F_8667
    );
  white1_min_cmp_le0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0000_lut(8),
      O => white1_min_cmp_le0000_CYSELF_8658
    );
  Mcompar_white1_min_cmp_le0000_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_white1_min_cmp_le0000_lut(8)
    );
  Mcompar_white1_min_cmp_le0001_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0001_cy_1_LOGIC_ZERO_8686
    );
  Mcompar_white1_min_cmp_le0001_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_1_LOGIC_ZERO_8686,
      IB => Mcompar_white1_min_cmp_le0001_cy_1_CYINIT_8697,
      SEL => Mcompar_white1_min_cmp_le0001_cy_1_CYSELF_8691,
      O => Mcompar_white1_min_cmp_le0001_cy(0)
    );
  Mcompar_white1_min_cmp_le0001_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_cy_1_BXINV_8689,
      O => Mcompar_white1_min_cmp_le0001_cy_1_CYINIT_8697
    );
  Mcompar_white1_min_cmp_le0001_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(0),
      O => Mcompar_white1_min_cmp_le0001_cy_1_CYSELF_8691
    );
  Mcompar_white1_min_cmp_le0001_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Mcompar_white1_min_cmp_le0001_cy_1_BXINV_8689
    );
  Mcompar_white1_min_cmp_le0001_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_1_LOGIC_ZERO_8686,
      IB => Mcompar_white1_min_cmp_le0001_cy(0),
      SEL => Mcompar_white1_min_cmp_le0001_cy_1_CYSELG_8680,
      O => Mcompar_white1_min_cmp_le0001_cy_1_CYMUXG_8688
    );
  Mcompar_white1_min_cmp_le0001_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(1),
      O => Mcompar_white1_min_cmp_le0001_cy_1_CYSELG_8680
    );
  Mcompar_white1_min_cmp_le0001_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(4),
      ADR1 => timer_black(5),
      ADR2 => timer_black(6),
      ADR3 => timer_black(7),
      O => Mcompar_white1_min_cmp_le0001_lut(1)
    );
  Mcompar_white1_min_cmp_le0001_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0001_cy_3_LOGIC_ZERO_8715
    );
  Mcompar_white1_min_cmp_le0001_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_3_LOGIC_ZERO_8715,
      IB => Mcompar_white1_min_cmp_le0001_cy_3_LOGIC_ZERO_8715,
      SEL => Mcompar_white1_min_cmp_le0001_cy_3_CYSELF_8721,
      O => Mcompar_white1_min_cmp_le0001_cy_3_CYMUXF2_8716
    );
  Mcompar_white1_min_cmp_le0001_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(2),
      O => Mcompar_white1_min_cmp_le0001_cy_3_CYSELF_8721
    );
  Mcompar_white1_min_cmp_le0001_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_cy_1_CYMUXG_8688,
      O => Mcompar_white1_min_cmp_le0001_cy_3_FASTCARRY_8718
    );
  Mcompar_white1_min_cmp_le0001_cy_3_CYAND : X_AND2
    port map (
      I0 => Mcompar_white1_min_cmp_le0001_cy_3_CYSELG_8709,
      I1 => Mcompar_white1_min_cmp_le0001_cy_3_CYSELF_8721,
      O => Mcompar_white1_min_cmp_le0001_cy_3_CYAND_8719
    );
  Mcompar_white1_min_cmp_le0001_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_3_CYMUXG2_8717,
      IB => Mcompar_white1_min_cmp_le0001_cy_3_FASTCARRY_8718,
      SEL => Mcompar_white1_min_cmp_le0001_cy_3_CYAND_8719,
      O => Mcompar_white1_min_cmp_le0001_cy_3_CYMUXFAST_8720
    );
  Mcompar_white1_min_cmp_le0001_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_3_LOGIC_ZERO_8715,
      IB => Mcompar_white1_min_cmp_le0001_cy_3_CYMUXF2_8716,
      SEL => Mcompar_white1_min_cmp_le0001_cy_3_CYSELG_8709,
      O => Mcompar_white1_min_cmp_le0001_cy_3_CYMUXG2_8717
    );
  Mcompar_white1_min_cmp_le0001_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(3),
      O => Mcompar_white1_min_cmp_le0001_cy_3_CYSELG_8709
    );
  Mcompar_white1_min_cmp_le0001_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(12),
      ADR1 => timer_black(13),
      ADR2 => timer_black(14),
      ADR3 => timer_black(15),
      O => Mcompar_white1_min_cmp_le0001_lut(3)
    );
  Mcompar_white1_min_cmp_le0001_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0001_cy_5_LOGIC_ZERO_8745
    );
  Mcompar_white1_min_cmp_le0001_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_5_LOGIC_ZERO_8745,
      IB => Mcompar_white1_min_cmp_le0001_cy_5_LOGIC_ZERO_8745,
      SEL => Mcompar_white1_min_cmp_le0001_cy_5_CYSELF_8751,
      O => Mcompar_white1_min_cmp_le0001_cy_5_CYMUXF2_8746
    );
  Mcompar_white1_min_cmp_le0001_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(4),
      O => Mcompar_white1_min_cmp_le0001_cy_5_CYSELF_8751
    );
  Mcompar_white1_min_cmp_le0001_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_cy_3_CYMUXFAST_8720,
      O => Mcompar_white1_min_cmp_le0001_cy_5_FASTCARRY_8748
    );
  Mcompar_white1_min_cmp_le0001_cy_5_CYAND : X_AND2
    port map (
      I0 => Mcompar_white1_min_cmp_le0001_cy_5_CYSELG_8739,
      I1 => Mcompar_white1_min_cmp_le0001_cy_5_CYSELF_8751,
      O => Mcompar_white1_min_cmp_le0001_cy_5_CYAND_8749
    );
  Mcompar_white1_min_cmp_le0001_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_5_CYMUXG2_8747,
      IB => Mcompar_white1_min_cmp_le0001_cy_5_FASTCARRY_8748,
      SEL => Mcompar_white1_min_cmp_le0001_cy_5_CYAND_8749,
      O => Mcompar_white1_min_cmp_le0001_cy_5_CYMUXFAST_8750
    );
  Mcompar_white1_min_cmp_le0001_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_5_LOGIC_ZERO_8745,
      IB => Mcompar_white1_min_cmp_le0001_cy_5_CYMUXF2_8746,
      SEL => Mcompar_white1_min_cmp_le0001_cy_5_CYSELG_8739,
      O => Mcompar_white1_min_cmp_le0001_cy_5_CYMUXG2_8747
    );
  Mcompar_white1_min_cmp_le0001_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(5),
      O => Mcompar_white1_min_cmp_le0001_cy_5_CYSELG_8739
    );
  Mcompar_white1_min_cmp_le0001_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(20),
      ADR1 => timer_black(21),
      ADR2 => timer_black(22),
      ADR3 => timer_black(23),
      O => Mcompar_white1_min_cmp_le0001_lut(5)
    );
  Mcompar_white1_min_cmp_le0001_cy_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Mcompar_white1_min_cmp_le0001_cy_7_LOGIC_ZERO_8775
    );
  Mcompar_white1_min_cmp_le0001_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_7_LOGIC_ZERO_8775,
      IB => Mcompar_white1_min_cmp_le0001_cy_7_LOGIC_ZERO_8775,
      SEL => Mcompar_white1_min_cmp_le0001_cy_7_CYSELF_8781,
      O => Mcompar_white1_min_cmp_le0001_cy_7_CYMUXF2_8776
    );
  Mcompar_white1_min_cmp_le0001_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(6),
      O => Mcompar_white1_min_cmp_le0001_cy_7_CYSELF_8781
    );
  Mcompar_white1_min_cmp_le0001_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_cy_5_CYMUXFAST_8750,
      O => Mcompar_white1_min_cmp_le0001_cy_7_FASTCARRY_8778
    );
  Mcompar_white1_min_cmp_le0001_cy_7_CYAND : X_AND2
    port map (
      I0 => Mcompar_white1_min_cmp_le0001_cy_7_CYSELG_8768,
      I1 => Mcompar_white1_min_cmp_le0001_cy_7_CYSELF_8781,
      O => Mcompar_white1_min_cmp_le0001_cy_7_CYAND_8779
    );
  Mcompar_white1_min_cmp_le0001_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_7_CYMUXG2_8777,
      IB => Mcompar_white1_min_cmp_le0001_cy_7_FASTCARRY_8778,
      SEL => Mcompar_white1_min_cmp_le0001_cy_7_CYAND_8779,
      O => Mcompar_white1_min_cmp_le0001_cy_7_CYMUXFAST_8780
    );
  Mcompar_white1_min_cmp_le0001_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_white1_min_cmp_le0001_cy_7_LOGIC_ZERO_8775,
      IB => Mcompar_white1_min_cmp_le0001_cy_7_CYMUXF2_8776,
      SEL => Mcompar_white1_min_cmp_le0001_cy_7_CYSELG_8768,
      O => Mcompar_white1_min_cmp_le0001_cy_7_CYMUXG2_8777
    );
  Mcompar_white1_min_cmp_le0001_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(7),
      O => Mcompar_white1_min_cmp_le0001_cy_7_CYSELG_8768
    );
  Mcompar_white1_min_cmp_le0001_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => timer_black(28),
      ADR1 => timer_black(29),
      ADR2 => timer_black(30),
      ADR3 => VCC,
      O => Mcompar_white1_min_cmp_le0001_lut(7)
    );
  white1_min_cmp_le0001_CYMUXF : X_MUX2
    port map (
      IA => white1_min_cmp_le0001_CY0F_8801,
      IB => white1_min_cmp_le0001_CYINIT_8802,
      SEL => white1_min_cmp_le0001_CYSELF_8792,
      O => white1_min_cmp_le0001
    );
  white1_min_cmp_le0001_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_cy_7_CYMUXFAST_8780,
      O => white1_min_cmp_le0001_CYINIT_8802
    );
  white1_min_cmp_le0001_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_black(31),
      O => white1_min_cmp_le0001_CY0F_8801
    );
  white1_min_cmp_le0001_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_white1_min_cmp_le0001_lut(8),
      O => white1_min_cmp_le0001_CYSELF_8792
    );
  Mcompar_white1_min_cmp_le0001_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_white1_min_cmp_le0001_lut(8)
    );
  Result_0_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_LOGIC_ONE_8819
    );
  Result_0_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_LOGIC_ZERO_8836
    );
  Result_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_XORF_8837,
      O => Result(0)
    );
  Result_0_XORF : X_XOR2
    port map (
      I0 => Result_0_CYINIT_8835,
      I1 => Result_0_F,
      O => Result_0_XORF_8837
    );
  Result_0_CYMUXF : X_MUX2
    port map (
      IA => Result_0_LOGIC_ZERO_8836,
      IB => Result_0_CYINIT_8835,
      SEL => Result_0_CYSELF_8826,
      O => Mcount_white1_min_cy_0_Q
    );
  Result_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_BXINV_8824,
      O => Result_0_CYINIT_8835
    );
  Result_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_F,
      O => Result_0_CYSELF_8826
    );
  Result_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_BXINV_8824
    );
  Result_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_XORG_8822,
      O => Result(1)
    );
  Result_0_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_0_Q,
      I1 => Mcount_white1_min_lut(1),
      O => Result_0_XORG_8822
    );
  Result_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_CYMUXG_8821,
      O => Mcount_white1_min_cy_1_Q
    );
  Result_0_CYMUXG : X_MUX2
    port map (
      IA => Result_0_LOGIC_ONE_8819,
      IB => Mcount_white1_min_cy_0_Q,
      SEL => Result_0_CYSELG_8810,
      O => Result_0_CYMUXG_8821
    );
  Result_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(1),
      O => Result_0_CYSELG_8810
    );
  Mcount_white1_min_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(1)
    );
  Result_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_LOGIC_ONE_8855
    );
  Result_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_XORF_8875,
      O => Result(2)
    );
  Result_2_XORF : X_XOR2
    port map (
      I0 => Result_2_CYINIT_8874,
      I1 => Mcount_white1_min_lut(2),
      O => Result_2_XORF_8875
    );
  Result_2_CYMUXF : X_MUX2
    port map (
      IA => Result_2_LOGIC_ONE_8855,
      IB => Result_2_CYINIT_8874,
      SEL => Result_2_CYSELF_8861,
      O => Mcount_white1_min_cy_2_Q
    );
  Result_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_LOGIC_ONE_8855,
      IB => Result_2_LOGIC_ONE_8855,
      SEL => Result_2_CYSELF_8861,
      O => Result_2_CYMUXF2_8856
    );
  Result_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_1_Q,
      O => Result_2_CYINIT_8874
    );
  Result_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(2),
      O => Result_2_CYSELF_8861
    );
  Result_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_XORG_8863,
      O => Result(3)
    );
  Result_2_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_2_Q,
      I1 => Mcount_white1_min_lut(3),
      O => Result_2_XORG_8863
    );
  Result_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_CYMUXFAST_8860,
      O => Mcount_white1_min_cy_3_Q
    );
  Result_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_1_Q,
      O => Result_2_FASTCARRY_8858
    );
  Result_2_CYAND : X_AND2
    port map (
      I0 => Result_2_CYSELG_8846,
      I1 => Result_2_CYSELF_8861,
      O => Result_2_CYAND_8859
    );
  Result_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_CYMUXG2_8857,
      IB => Result_2_FASTCARRY_8858,
      SEL => Result_2_CYAND_8859,
      O => Result_2_CYMUXFAST_8860
    );
  Result_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_LOGIC_ONE_8855,
      IB => Result_2_CYMUXF2_8856,
      SEL => Result_2_CYSELG_8846,
      O => Result_2_CYMUXG2_8857
    );
  Result_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(3),
      O => Result_2_CYSELG_8846
    );
  Mcount_white1_min_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(3)
    );
  Result_4_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_LOGIC_ONE_8893
    );
  Result_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_XORF_8913,
      O => Result(4)
    );
  Result_4_XORF : X_XOR2
    port map (
      I0 => Result_4_CYINIT_8912,
      I1 => Mcount_white1_min_lut(4),
      O => Result_4_XORF_8913
    );
  Result_4_CYMUXF : X_MUX2
    port map (
      IA => Result_4_LOGIC_ONE_8893,
      IB => Result_4_CYINIT_8912,
      SEL => Result_4_CYSELF_8899,
      O => Mcount_white1_min_cy_4_Q
    );
  Result_4_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_LOGIC_ONE_8893,
      IB => Result_4_LOGIC_ONE_8893,
      SEL => Result_4_CYSELF_8899,
      O => Result_4_CYMUXF2_8894
    );
  Result_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_3_Q,
      O => Result_4_CYINIT_8912
    );
  Result_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(4),
      O => Result_4_CYSELF_8899
    );
  Result_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_XORG_8901,
      O => Result(5)
    );
  Result_4_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_4_Q,
      I1 => Mcount_white1_min_lut(5),
      O => Result_4_XORG_8901
    );
  Result_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_CYMUXFAST_8898,
      O => Mcount_white1_min_cy_5_Q
    );
  Result_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_3_Q,
      O => Result_4_FASTCARRY_8896
    );
  Result_4_CYAND : X_AND2
    port map (
      I0 => Result_4_CYSELG_8884,
      I1 => Result_4_CYSELF_8899,
      O => Result_4_CYAND_8897
    );
  Result_4_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_CYMUXG2_8895,
      IB => Result_4_FASTCARRY_8896,
      SEL => Result_4_CYAND_8897,
      O => Result_4_CYMUXFAST_8898
    );
  Result_4_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_LOGIC_ONE_8893,
      IB => Result_4_CYMUXF2_8894,
      SEL => Result_4_CYSELG_8884,
      O => Result_4_CYMUXG2_8895
    );
  Result_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(5),
      O => Result_4_CYSELG_8884
    );
  Mcount_white1_min_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(5)
    );
  Result_6_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_LOGIC_ONE_8931
    );
  Result_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_XORF_8951,
      O => Result(6)
    );
  Result_6_XORF : X_XOR2
    port map (
      I0 => Result_6_CYINIT_8950,
      I1 => Mcount_white1_min_lut(6),
      O => Result_6_XORF_8951
    );
  Result_6_CYMUXF : X_MUX2
    port map (
      IA => Result_6_LOGIC_ONE_8931,
      IB => Result_6_CYINIT_8950,
      SEL => Result_6_CYSELF_8937,
      O => Mcount_white1_min_cy_6_Q
    );
  Result_6_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_LOGIC_ONE_8931,
      IB => Result_6_LOGIC_ONE_8931,
      SEL => Result_6_CYSELF_8937,
      O => Result_6_CYMUXF2_8932
    );
  Result_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_5_Q,
      O => Result_6_CYINIT_8950
    );
  Result_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(6),
      O => Result_6_CYSELF_8937
    );
  Result_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_XORG_8939,
      O => Result(7)
    );
  Result_6_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_6_Q,
      I1 => Mcount_white1_min_lut(7),
      O => Result_6_XORG_8939
    );
  Result_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_CYMUXFAST_8936,
      O => Mcount_white1_min_cy_7_Q
    );
  Result_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_5_Q,
      O => Result_6_FASTCARRY_8934
    );
  Result_6_CYAND : X_AND2
    port map (
      I0 => Result_6_CYSELG_8922,
      I1 => Result_6_CYSELF_8937,
      O => Result_6_CYAND_8935
    );
  Result_6_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_CYMUXG2_8933,
      IB => Result_6_FASTCARRY_8934,
      SEL => Result_6_CYAND_8935,
      O => Result_6_CYMUXFAST_8936
    );
  Result_6_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_LOGIC_ONE_8931,
      IB => Result_6_CYMUXF2_8932,
      SEL => Result_6_CYSELG_8922,
      O => Result_6_CYMUXG2_8933
    );
  Result_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(7),
      O => Result_6_CYSELG_8922
    );
  Mcount_white1_min_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(7)
    );
  Result_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_LOGIC_ONE_8969
    );
  Result_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_XORF_8989,
      O => Result(8)
    );
  Result_8_XORF : X_XOR2
    port map (
      I0 => Result_8_CYINIT_8988,
      I1 => Mcount_white1_min_lut(8),
      O => Result_8_XORF_8989
    );
  Result_8_CYMUXF : X_MUX2
    port map (
      IA => Result_8_LOGIC_ONE_8969,
      IB => Result_8_CYINIT_8988,
      SEL => Result_8_CYSELF_8975,
      O => Mcount_white1_min_cy_8_Q
    );
  Result_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_LOGIC_ONE_8969,
      IB => Result_8_LOGIC_ONE_8969,
      SEL => Result_8_CYSELF_8975,
      O => Result_8_CYMUXF2_8970
    );
  Result_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_7_Q,
      O => Result_8_CYINIT_8988
    );
  Result_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(8),
      O => Result_8_CYSELF_8975
    );
  Result_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_XORG_8977,
      O => Result(9)
    );
  Result_8_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_8_Q,
      I1 => Mcount_white1_min_lut(9),
      O => Result_8_XORG_8977
    );
  Result_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_CYMUXFAST_8974,
      O => Mcount_white1_min_cy_9_Q
    );
  Result_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_7_Q,
      O => Result_8_FASTCARRY_8972
    );
  Result_8_CYAND : X_AND2
    port map (
      I0 => Result_8_CYSELG_8960,
      I1 => Result_8_CYSELF_8975,
      O => Result_8_CYAND_8973
    );
  Result_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_CYMUXG2_8971,
      IB => Result_8_FASTCARRY_8972,
      SEL => Result_8_CYAND_8973,
      O => Result_8_CYMUXFAST_8974
    );
  Result_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_LOGIC_ONE_8969,
      IB => Result_8_CYMUXF2_8970,
      SEL => Result_8_CYSELG_8960,
      O => Result_8_CYMUXG2_8971
    );
  Result_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(9),
      O => Result_8_CYSELG_8960
    );
  Mcount_white1_min_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(9)
    );
  Result_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_LOGIC_ONE_9007
    );
  Result_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_XORF_9027,
      O => Result(10)
    );
  Result_10_XORF : X_XOR2
    port map (
      I0 => Result_10_CYINIT_9026,
      I1 => Mcount_white1_min_lut(10),
      O => Result_10_XORF_9027
    );
  Result_10_CYMUXF : X_MUX2
    port map (
      IA => Result_10_LOGIC_ONE_9007,
      IB => Result_10_CYINIT_9026,
      SEL => Result_10_CYSELF_9013,
      O => Mcount_white1_min_cy_10_Q
    );
  Result_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_LOGIC_ONE_9007,
      IB => Result_10_LOGIC_ONE_9007,
      SEL => Result_10_CYSELF_9013,
      O => Result_10_CYMUXF2_9008
    );
  Result_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_9_Q,
      O => Result_10_CYINIT_9026
    );
  Result_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(10),
      O => Result_10_CYSELF_9013
    );
  Result_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_XORG_9015,
      O => Result(11)
    );
  Result_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_10_Q,
      I1 => Mcount_white1_min_lut(11),
      O => Result_10_XORG_9015
    );
  Result_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_CYMUXFAST_9012,
      O => Mcount_white1_min_cy_11_Q
    );
  Result_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_9_Q,
      O => Result_10_FASTCARRY_9010
    );
  Result_10_CYAND : X_AND2
    port map (
      I0 => Result_10_CYSELG_8998,
      I1 => Result_10_CYSELF_9013,
      O => Result_10_CYAND_9011
    );
  Result_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_CYMUXG2_9009,
      IB => Result_10_FASTCARRY_9010,
      SEL => Result_10_CYAND_9011,
      O => Result_10_CYMUXFAST_9012
    );
  Result_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_LOGIC_ONE_9007,
      IB => Result_10_CYMUXF2_9008,
      SEL => Result_10_CYSELG_8998,
      O => Result_10_CYMUXG2_9009
    );
  Result_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(11),
      O => Result_10_CYSELG_8998
    );
  Mcount_white1_min_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(11)
    );
  Result_12_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_LOGIC_ONE_9045
    );
  Result_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_XORF_9065,
      O => Result(12)
    );
  Result_12_XORF : X_XOR2
    port map (
      I0 => Result_12_CYINIT_9064,
      I1 => Mcount_white1_min_lut(12),
      O => Result_12_XORF_9065
    );
  Result_12_CYMUXF : X_MUX2
    port map (
      IA => Result_12_LOGIC_ONE_9045,
      IB => Result_12_CYINIT_9064,
      SEL => Result_12_CYSELF_9051,
      O => Mcount_white1_min_cy_12_Q
    );
  Result_12_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_LOGIC_ONE_9045,
      IB => Result_12_LOGIC_ONE_9045,
      SEL => Result_12_CYSELF_9051,
      O => Result_12_CYMUXF2_9046
    );
  Result_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_11_Q,
      O => Result_12_CYINIT_9064
    );
  Result_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(12),
      O => Result_12_CYSELF_9051
    );
  Result_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_XORG_9053,
      O => Result(13)
    );
  Result_12_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_12_Q,
      I1 => Mcount_white1_min_lut(13),
      O => Result_12_XORG_9053
    );
  Result_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_CYMUXFAST_9050,
      O => Mcount_white1_min_cy_13_Q
    );
  Result_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_11_Q,
      O => Result_12_FASTCARRY_9048
    );
  Result_12_CYAND : X_AND2
    port map (
      I0 => Result_12_CYSELG_9036,
      I1 => Result_12_CYSELF_9051,
      O => Result_12_CYAND_9049
    );
  Result_12_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_CYMUXG2_9047,
      IB => Result_12_FASTCARRY_9048,
      SEL => Result_12_CYAND_9049,
      O => Result_12_CYMUXFAST_9050
    );
  Result_12_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_LOGIC_ONE_9045,
      IB => Result_12_CYMUXF2_9046,
      SEL => Result_12_CYSELG_9036,
      O => Result_12_CYMUXG2_9047
    );
  Result_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(13),
      O => Result_12_CYSELG_9036
    );
  Mcount_white1_min_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(13)
    );
  Result_14_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_LOGIC_ONE_9083
    );
  Result_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_XORF_9103,
      O => Result(14)
    );
  Result_14_XORF : X_XOR2
    port map (
      I0 => Result_14_CYINIT_9102,
      I1 => Mcount_white1_min_lut(14),
      O => Result_14_XORF_9103
    );
  Result_14_CYMUXF : X_MUX2
    port map (
      IA => Result_14_LOGIC_ONE_9083,
      IB => Result_14_CYINIT_9102,
      SEL => Result_14_CYSELF_9089,
      O => Mcount_white1_min_cy_14_Q
    );
  Result_14_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_LOGIC_ONE_9083,
      IB => Result_14_LOGIC_ONE_9083,
      SEL => Result_14_CYSELF_9089,
      O => Result_14_CYMUXF2_9084
    );
  Result_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_13_Q,
      O => Result_14_CYINIT_9102
    );
  Result_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(14),
      O => Result_14_CYSELF_9089
    );
  Result_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_XORG_9091,
      O => Result(15)
    );
  Result_14_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_14_Q,
      I1 => Mcount_white1_min_lut(15),
      O => Result_14_XORG_9091
    );
  Result_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_CYMUXFAST_9088,
      O => Mcount_white1_min_cy_15_Q
    );
  Result_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_13_Q,
      O => Result_14_FASTCARRY_9086
    );
  Result_14_CYAND : X_AND2
    port map (
      I0 => Result_14_CYSELG_9074,
      I1 => Result_14_CYSELF_9089,
      O => Result_14_CYAND_9087
    );
  Result_14_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_CYMUXG2_9085,
      IB => Result_14_FASTCARRY_9086,
      SEL => Result_14_CYAND_9087,
      O => Result_14_CYMUXFAST_9088
    );
  Result_14_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_LOGIC_ONE_9083,
      IB => Result_14_CYMUXF2_9084,
      SEL => Result_14_CYSELG_9074,
      O => Result_14_CYMUXG2_9085
    );
  Result_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(15),
      O => Result_14_CYSELG_9074
    );
  Mcount_white1_min_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(15)
    );
  Result_16_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_LOGIC_ONE_9121
    );
  Result_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_XORF_9141,
      O => Result(16)
    );
  Result_16_XORF : X_XOR2
    port map (
      I0 => Result_16_CYINIT_9140,
      I1 => Mcount_white1_min_lut(16),
      O => Result_16_XORF_9141
    );
  Result_16_CYMUXF : X_MUX2
    port map (
      IA => Result_16_LOGIC_ONE_9121,
      IB => Result_16_CYINIT_9140,
      SEL => Result_16_CYSELF_9127,
      O => Mcount_white1_min_cy_16_Q
    );
  Result_16_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_LOGIC_ONE_9121,
      IB => Result_16_LOGIC_ONE_9121,
      SEL => Result_16_CYSELF_9127,
      O => Result_16_CYMUXF2_9122
    );
  Result_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_15_Q,
      O => Result_16_CYINIT_9140
    );
  Result_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(16),
      O => Result_16_CYSELF_9127
    );
  Result_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_XORG_9129,
      O => Result(17)
    );
  Result_16_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_16_Q,
      I1 => Mcount_white1_min_lut(17),
      O => Result_16_XORG_9129
    );
  Result_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_CYMUXFAST_9126,
      O => Mcount_white1_min_cy_17_Q
    );
  Result_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_15_Q,
      O => Result_16_FASTCARRY_9124
    );
  Result_16_CYAND : X_AND2
    port map (
      I0 => Result_16_CYSELG_9112,
      I1 => Result_16_CYSELF_9127,
      O => Result_16_CYAND_9125
    );
  Result_16_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_CYMUXG2_9123,
      IB => Result_16_FASTCARRY_9124,
      SEL => Result_16_CYAND_9125,
      O => Result_16_CYMUXFAST_9126
    );
  Result_16_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_LOGIC_ONE_9121,
      IB => Result_16_CYMUXF2_9122,
      SEL => Result_16_CYSELG_9112,
      O => Result_16_CYMUXG2_9123
    );
  Result_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(17),
      O => Result_16_CYSELG_9112
    );
  Mcount_white1_min_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(17)
    );
  Result_18_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_LOGIC_ONE_9159
    );
  Result_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_XORF_9179,
      O => Result(18)
    );
  Result_18_XORF : X_XOR2
    port map (
      I0 => Result_18_CYINIT_9178,
      I1 => Mcount_white1_min_lut(18),
      O => Result_18_XORF_9179
    );
  Result_18_CYMUXF : X_MUX2
    port map (
      IA => Result_18_LOGIC_ONE_9159,
      IB => Result_18_CYINIT_9178,
      SEL => Result_18_CYSELF_9165,
      O => Mcount_white1_min_cy_18_Q
    );
  Result_18_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_LOGIC_ONE_9159,
      IB => Result_18_LOGIC_ONE_9159,
      SEL => Result_18_CYSELF_9165,
      O => Result_18_CYMUXF2_9160
    );
  Result_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_17_Q,
      O => Result_18_CYINIT_9178
    );
  Result_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(18),
      O => Result_18_CYSELF_9165
    );
  Result_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_XORG_9167,
      O => Result(19)
    );
  Result_18_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_18_Q,
      I1 => Mcount_white1_min_lut(19),
      O => Result_18_XORG_9167
    );
  Result_18_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_CYMUXFAST_9164,
      O => Mcount_white1_min_cy_19_Q
    );
  Result_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_17_Q,
      O => Result_18_FASTCARRY_9162
    );
  Result_18_CYAND : X_AND2
    port map (
      I0 => Result_18_CYSELG_9150,
      I1 => Result_18_CYSELF_9165,
      O => Result_18_CYAND_9163
    );
  Result_18_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_CYMUXG2_9161,
      IB => Result_18_FASTCARRY_9162,
      SEL => Result_18_CYAND_9163,
      O => Result_18_CYMUXFAST_9164
    );
  Result_18_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_LOGIC_ONE_9159,
      IB => Result_18_CYMUXF2_9160,
      SEL => Result_18_CYSELG_9150,
      O => Result_18_CYMUXG2_9161
    );
  Result_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(19),
      O => Result_18_CYSELG_9150
    );
  Mcount_white1_min_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(19)
    );
  Result_20_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_LOGIC_ONE_9197
    );
  Result_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_XORF_9217,
      O => Result(20)
    );
  Result_20_XORF : X_XOR2
    port map (
      I0 => Result_20_CYINIT_9216,
      I1 => Mcount_white1_min_lut(20),
      O => Result_20_XORF_9217
    );
  Result_20_CYMUXF : X_MUX2
    port map (
      IA => Result_20_LOGIC_ONE_9197,
      IB => Result_20_CYINIT_9216,
      SEL => Result_20_CYSELF_9203,
      O => Mcount_white1_min_cy_20_Q
    );
  Result_20_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_LOGIC_ONE_9197,
      IB => Result_20_LOGIC_ONE_9197,
      SEL => Result_20_CYSELF_9203,
      O => Result_20_CYMUXF2_9198
    );
  Result_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_19_Q,
      O => Result_20_CYINIT_9216
    );
  Result_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(20),
      O => Result_20_CYSELF_9203
    );
  Result_20_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_XORG_9205,
      O => Result(21)
    );
  Result_20_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_20_Q,
      I1 => Mcount_white1_min_lut(21),
      O => Result_20_XORG_9205
    );
  Result_20_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_CYMUXFAST_9202,
      O => Mcount_white1_min_cy_21_Q
    );
  Result_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_19_Q,
      O => Result_20_FASTCARRY_9200
    );
  Result_20_CYAND : X_AND2
    port map (
      I0 => Result_20_CYSELG_9188,
      I1 => Result_20_CYSELF_9203,
      O => Result_20_CYAND_9201
    );
  Result_20_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_CYMUXG2_9199,
      IB => Result_20_FASTCARRY_9200,
      SEL => Result_20_CYAND_9201,
      O => Result_20_CYMUXFAST_9202
    );
  Result_20_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_LOGIC_ONE_9197,
      IB => Result_20_CYMUXF2_9198,
      SEL => Result_20_CYSELG_9188,
      O => Result_20_CYMUXG2_9199
    );
  Result_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(21),
      O => Result_20_CYSELG_9188
    );
  Mcount_white1_min_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(21)
    );
  Result_22_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_LOGIC_ONE_9235
    );
  Result_22_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_XORF_9255,
      O => Result(22)
    );
  Result_22_XORF : X_XOR2
    port map (
      I0 => Result_22_CYINIT_9254,
      I1 => Mcount_white1_min_lut(22),
      O => Result_22_XORF_9255
    );
  Result_22_CYMUXF : X_MUX2
    port map (
      IA => Result_22_LOGIC_ONE_9235,
      IB => Result_22_CYINIT_9254,
      SEL => Result_22_CYSELF_9241,
      O => Mcount_white1_min_cy_22_Q
    );
  Result_22_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_LOGIC_ONE_9235,
      IB => Result_22_LOGIC_ONE_9235,
      SEL => Result_22_CYSELF_9241,
      O => Result_22_CYMUXF2_9236
    );
  Result_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_21_Q,
      O => Result_22_CYINIT_9254
    );
  Result_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(22),
      O => Result_22_CYSELF_9241
    );
  Result_22_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_XORG_9243,
      O => Result(23)
    );
  Result_22_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_22_Q,
      I1 => Mcount_white1_min_lut(23),
      O => Result_22_XORG_9243
    );
  Result_22_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_CYMUXFAST_9240,
      O => Mcount_white1_min_cy_23_Q
    );
  Result_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_21_Q,
      O => Result_22_FASTCARRY_9238
    );
  Result_22_CYAND : X_AND2
    port map (
      I0 => Result_22_CYSELG_9226,
      I1 => Result_22_CYSELF_9241,
      O => Result_22_CYAND_9239
    );
  Result_22_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_CYMUXG2_9237,
      IB => Result_22_FASTCARRY_9238,
      SEL => Result_22_CYAND_9239,
      O => Result_22_CYMUXFAST_9240
    );
  Result_22_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_LOGIC_ONE_9235,
      IB => Result_22_CYMUXF2_9236,
      SEL => Result_22_CYSELG_9226,
      O => Result_22_CYMUXG2_9237
    );
  Result_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(23),
      O => Result_22_CYSELG_9226
    );
  Mcount_white1_min_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(23)
    );
  Result_24_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_LOGIC_ONE_9273
    );
  Result_24_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_XORF_9293,
      O => Result(24)
    );
  Result_24_XORF : X_XOR2
    port map (
      I0 => Result_24_CYINIT_9292,
      I1 => Mcount_white1_min_lut(24),
      O => Result_24_XORF_9293
    );
  Result_24_CYMUXF : X_MUX2
    port map (
      IA => Result_24_LOGIC_ONE_9273,
      IB => Result_24_CYINIT_9292,
      SEL => Result_24_CYSELF_9279,
      O => Mcount_white1_min_cy_24_Q
    );
  Result_24_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_LOGIC_ONE_9273,
      IB => Result_24_LOGIC_ONE_9273,
      SEL => Result_24_CYSELF_9279,
      O => Result_24_CYMUXF2_9274
    );
  Result_24_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_23_Q,
      O => Result_24_CYINIT_9292
    );
  Result_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(24),
      O => Result_24_CYSELF_9279
    );
  Result_24_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_XORG_9281,
      O => Result(25)
    );
  Result_24_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_24_Q,
      I1 => Mcount_white1_min_lut(25),
      O => Result_24_XORG_9281
    );
  Result_24_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_CYMUXFAST_9278,
      O => Mcount_white1_min_cy_25_Q
    );
  Result_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_23_Q,
      O => Result_24_FASTCARRY_9276
    );
  Result_24_CYAND : X_AND2
    port map (
      I0 => Result_24_CYSELG_9264,
      I1 => Result_24_CYSELF_9279,
      O => Result_24_CYAND_9277
    );
  Result_24_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_CYMUXG2_9275,
      IB => Result_24_FASTCARRY_9276,
      SEL => Result_24_CYAND_9277,
      O => Result_24_CYMUXFAST_9278
    );
  Result_24_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_LOGIC_ONE_9273,
      IB => Result_24_CYMUXF2_9274,
      SEL => Result_24_CYSELG_9264,
      O => Result_24_CYMUXG2_9275
    );
  Result_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(25),
      O => Result_24_CYSELG_9264
    );
  Mcount_white1_min_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(25)
    );
  Result_26_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_LOGIC_ONE_9311
    );
  Result_26_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_XORF_9331,
      O => Result(26)
    );
  Result_26_XORF : X_XOR2
    port map (
      I0 => Result_26_CYINIT_9330,
      I1 => Mcount_white1_min_lut(26),
      O => Result_26_XORF_9331
    );
  Result_26_CYMUXF : X_MUX2
    port map (
      IA => Result_26_LOGIC_ONE_9311,
      IB => Result_26_CYINIT_9330,
      SEL => Result_26_CYSELF_9317,
      O => Mcount_white1_min_cy_26_Q
    );
  Result_26_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_LOGIC_ONE_9311,
      IB => Result_26_LOGIC_ONE_9311,
      SEL => Result_26_CYSELF_9317,
      O => Result_26_CYMUXF2_9312
    );
  Result_26_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_25_Q,
      O => Result_26_CYINIT_9330
    );
  Result_26_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(26),
      O => Result_26_CYSELF_9317
    );
  Result_26_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_XORG_9319,
      O => Result(27)
    );
  Result_26_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_26_Q,
      I1 => Mcount_white1_min_lut(27),
      O => Result_26_XORG_9319
    );
  Result_26_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_CYMUXFAST_9316,
      O => Mcount_white1_min_cy_27_Q
    );
  Result_26_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_25_Q,
      O => Result_26_FASTCARRY_9314
    );
  Result_26_CYAND : X_AND2
    port map (
      I0 => Result_26_CYSELG_9302,
      I1 => Result_26_CYSELF_9317,
      O => Result_26_CYAND_9315
    );
  Result_26_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_CYMUXG2_9313,
      IB => Result_26_FASTCARRY_9314,
      SEL => Result_26_CYAND_9315,
      O => Result_26_CYMUXFAST_9316
    );
  Result_26_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_LOGIC_ONE_9311,
      IB => Result_26_CYMUXF2_9312,
      SEL => Result_26_CYSELG_9302,
      O => Result_26_CYMUXG2_9313
    );
  Result_26_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(27),
      O => Result_26_CYSELG_9302
    );
  Mcount_white1_min_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(27)
    );
  Result_28_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_LOGIC_ONE_9349
    );
  Result_28_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_XORF_9369,
      O => Result(28)
    );
  Result_28_XORF : X_XOR2
    port map (
      I0 => Result_28_CYINIT_9368,
      I1 => Mcount_white1_min_lut(28),
      O => Result_28_XORF_9369
    );
  Result_28_CYMUXF : X_MUX2
    port map (
      IA => Result_28_LOGIC_ONE_9349,
      IB => Result_28_CYINIT_9368,
      SEL => Result_28_CYSELF_9355,
      O => Mcount_white1_min_cy_28_Q
    );
  Result_28_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_LOGIC_ONE_9349,
      IB => Result_28_LOGIC_ONE_9349,
      SEL => Result_28_CYSELF_9355,
      O => Result_28_CYMUXF2_9350
    );
  Result_28_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_27_Q,
      O => Result_28_CYINIT_9368
    );
  Result_28_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(28),
      O => Result_28_CYSELF_9355
    );
  Result_28_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_XORG_9357,
      O => Result(29)
    );
  Result_28_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_28_Q,
      I1 => Mcount_white1_min_lut(29),
      O => Result_28_XORG_9357
    );
  Result_28_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_cy_27_Q,
      O => Result_28_FASTCARRY_9352
    );
  Result_28_CYAND : X_AND2
    port map (
      I0 => Result_28_CYSELG_9340,
      I1 => Result_28_CYSELF_9355,
      O => Result_28_CYAND_9353
    );
  Result_28_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_CYMUXG2_9351,
      IB => Result_28_FASTCARRY_9352,
      SEL => Result_28_CYAND_9353,
      O => Result_28_CYMUXFAST_9354
    );
  Result_28_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_LOGIC_ONE_9349,
      IB => Result_28_CYMUXF2_9350,
      SEL => Result_28_CYSELG_9340,
      O => Result_28_CYMUXG2_9351
    );
  Result_28_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(29),
      O => Result_28_CYSELG_9340
    );
  Mcount_white1_min_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(29)
    );
  Result_30_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_LOGIC_ONE_9399
    );
  Result_30_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_XORF_9400,
      O => Result(30)
    );
  Result_30_XORF : X_XOR2
    port map (
      I0 => Result_30_CYINIT_9398,
      I1 => Mcount_white1_min_lut(30),
      O => Result_30_XORF_9400
    );
  Result_30_CYMUXF : X_MUX2
    port map (
      IA => Result_30_LOGIC_ONE_9399,
      IB => Result_30_CYINIT_9398,
      SEL => Result_30_CYSELF_9389,
      O => Mcount_white1_min_cy_30_Q
    );
  Result_30_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_CYMUXFAST_9354,
      O => Result_30_CYINIT_9398
    );
  Result_30_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_lut(30),
      O => Result_30_CYSELF_9389
    );
  Result_30_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_XORG_9386,
      O => Result(31)
    );
  Result_30_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_min_cy_30_Q,
      I1 => Mcount_white1_min_lut(31),
      O => Result_30_XORG_9386
    );
  Mcount_white1_min_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(31)
    );
  Result_0_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_9_LOGIC_ONE_9418
    );
  Result_0_9_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_9_LOGIC_ZERO_9435
    );
  Result_0_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_9_XORF_9436,
      O => Result_0_9
    );
  Result_0_9_XORF : X_XOR2
    port map (
      I0 => Result_0_9_CYINIT_9434,
      I1 => Result_0_9_F,
      O => Result_0_9_XORF_9436
    );
  Result_0_9_CYMUXF : X_MUX2
    port map (
      IA => Result_0_9_LOGIC_ZERO_9435,
      IB => Result_0_9_CYINIT_9434,
      SEL => Result_0_9_CYSELF_9425,
      O => Mcount_white1_sec_cy_0_Q
    );
  Result_0_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_9_BXINV_9423,
      O => Result_0_9_CYINIT_9434
    );
  Result_0_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_9_F,
      O => Result_0_9_CYSELF_9425
    );
  Result_0_9_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_9_BXINV_9423
    );
  Result_0_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_9_XORG_9421,
      O => Result_1_9
    );
  Result_0_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_0_Q,
      I1 => Mcount_white1_sec_lut(1),
      O => Result_0_9_XORG_9421
    );
  Result_0_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_9_CYMUXG_9420,
      O => Mcount_white1_sec_cy_1_Q
    );
  Result_0_9_CYMUXG : X_MUX2
    port map (
      IA => Result_0_9_LOGIC_ONE_9418,
      IB => Mcount_white1_sec_cy_0_Q,
      SEL => Result_0_9_CYSELG_9409,
      O => Result_0_9_CYMUXG_9420
    );
  Result_0_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(1),
      O => Result_0_9_CYSELG_9409
    );
  Mcount_white1_sec_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(1)
    );
  Result_2_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_9_LOGIC_ONE_9454
    );
  Result_2_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_9_XORF_9474,
      O => Result_2_9
    );
  Result_2_9_XORF : X_XOR2
    port map (
      I0 => Result_2_9_CYINIT_9473,
      I1 => Mcount_white1_sec_lut(2),
      O => Result_2_9_XORF_9474
    );
  Result_2_9_CYMUXF : X_MUX2
    port map (
      IA => Result_2_9_LOGIC_ONE_9454,
      IB => Result_2_9_CYINIT_9473,
      SEL => Result_2_9_CYSELF_9460,
      O => Mcount_white1_sec_cy_2_Q
    );
  Result_2_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_9_LOGIC_ONE_9454,
      IB => Result_2_9_LOGIC_ONE_9454,
      SEL => Result_2_9_CYSELF_9460,
      O => Result_2_9_CYMUXF2_9455
    );
  Result_2_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_1_Q,
      O => Result_2_9_CYINIT_9473
    );
  Result_2_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(2),
      O => Result_2_9_CYSELF_9460
    );
  Result_2_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_9_XORG_9462,
      O => Result_3_9
    );
  Result_2_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_2_Q,
      I1 => Mcount_white1_sec_lut(3),
      O => Result_2_9_XORG_9462
    );
  Result_2_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_9_CYMUXFAST_9459,
      O => Mcount_white1_sec_cy_3_Q
    );
  Result_2_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_1_Q,
      O => Result_2_9_FASTCARRY_9457
    );
  Result_2_9_CYAND : X_AND2
    port map (
      I0 => Result_2_9_CYSELG_9445,
      I1 => Result_2_9_CYSELF_9460,
      O => Result_2_9_CYAND_9458
    );
  Result_2_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_9_CYMUXG2_9456,
      IB => Result_2_9_FASTCARRY_9457,
      SEL => Result_2_9_CYAND_9458,
      O => Result_2_9_CYMUXFAST_9459
    );
  Result_2_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_9_LOGIC_ONE_9454,
      IB => Result_2_9_CYMUXF2_9455,
      SEL => Result_2_9_CYSELG_9445,
      O => Result_2_9_CYMUXG2_9456
    );
  Result_2_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(3),
      O => Result_2_9_CYSELG_9445
    );
  Mcount_white1_sec_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(3)
    );
  Result_4_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_9_LOGIC_ONE_9492
    );
  Result_4_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_9_XORF_9512,
      O => Result_4_9
    );
  Result_4_9_XORF : X_XOR2
    port map (
      I0 => Result_4_9_CYINIT_9511,
      I1 => Mcount_white1_sec_lut(4),
      O => Result_4_9_XORF_9512
    );
  Result_4_9_CYMUXF : X_MUX2
    port map (
      IA => Result_4_9_LOGIC_ONE_9492,
      IB => Result_4_9_CYINIT_9511,
      SEL => Result_4_9_CYSELF_9498,
      O => Mcount_white1_sec_cy_4_Q
    );
  Result_4_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_9_LOGIC_ONE_9492,
      IB => Result_4_9_LOGIC_ONE_9492,
      SEL => Result_4_9_CYSELF_9498,
      O => Result_4_9_CYMUXF2_9493
    );
  Result_4_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_3_Q,
      O => Result_4_9_CYINIT_9511
    );
  Result_4_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(4),
      O => Result_4_9_CYSELF_9498
    );
  Result_4_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_9_XORG_9500,
      O => Result_5_9
    );
  Result_4_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_4_Q,
      I1 => Mcount_white1_sec_lut(5),
      O => Result_4_9_XORG_9500
    );
  Result_4_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_9_CYMUXFAST_9497,
      O => Mcount_white1_sec_cy_5_Q
    );
  Result_4_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_3_Q,
      O => Result_4_9_FASTCARRY_9495
    );
  Result_4_9_CYAND : X_AND2
    port map (
      I0 => Result_4_9_CYSELG_9483,
      I1 => Result_4_9_CYSELF_9498,
      O => Result_4_9_CYAND_9496
    );
  Result_4_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_9_CYMUXG2_9494,
      IB => Result_4_9_FASTCARRY_9495,
      SEL => Result_4_9_CYAND_9496,
      O => Result_4_9_CYMUXFAST_9497
    );
  Result_4_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_9_LOGIC_ONE_9492,
      IB => Result_4_9_CYMUXF2_9493,
      SEL => Result_4_9_CYSELG_9483,
      O => Result_4_9_CYMUXG2_9494
    );
  Result_4_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(5),
      O => Result_4_9_CYSELG_9483
    );
  Mcount_white1_sec_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(5)
    );
  Result_6_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_9_LOGIC_ONE_9530
    );
  Result_6_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_9_XORF_9550,
      O => Result_6_9
    );
  Result_6_9_XORF : X_XOR2
    port map (
      I0 => Result_6_9_CYINIT_9549,
      I1 => Mcount_white1_sec_lut(6),
      O => Result_6_9_XORF_9550
    );
  Result_6_9_CYMUXF : X_MUX2
    port map (
      IA => Result_6_9_LOGIC_ONE_9530,
      IB => Result_6_9_CYINIT_9549,
      SEL => Result_6_9_CYSELF_9536,
      O => Mcount_white1_sec_cy_6_Q
    );
  Result_6_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_9_LOGIC_ONE_9530,
      IB => Result_6_9_LOGIC_ONE_9530,
      SEL => Result_6_9_CYSELF_9536,
      O => Result_6_9_CYMUXF2_9531
    );
  Result_6_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_5_Q,
      O => Result_6_9_CYINIT_9549
    );
  Result_6_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(6),
      O => Result_6_9_CYSELF_9536
    );
  Result_6_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_9_XORG_9538,
      O => Result_7_9
    );
  Result_6_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_6_Q,
      I1 => Mcount_white1_sec_lut(7),
      O => Result_6_9_XORG_9538
    );
  Result_6_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_9_CYMUXFAST_9535,
      O => Mcount_white1_sec_cy_7_Q
    );
  Result_6_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_5_Q,
      O => Result_6_9_FASTCARRY_9533
    );
  Result_6_9_CYAND : X_AND2
    port map (
      I0 => Result_6_9_CYSELG_9521,
      I1 => Result_6_9_CYSELF_9536,
      O => Result_6_9_CYAND_9534
    );
  Result_6_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_9_CYMUXG2_9532,
      IB => Result_6_9_FASTCARRY_9533,
      SEL => Result_6_9_CYAND_9534,
      O => Result_6_9_CYMUXFAST_9535
    );
  Result_6_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_9_LOGIC_ONE_9530,
      IB => Result_6_9_CYMUXF2_9531,
      SEL => Result_6_9_CYSELG_9521,
      O => Result_6_9_CYMUXG2_9532
    );
  Result_6_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(7),
      O => Result_6_9_CYSELG_9521
    );
  Mcount_white1_sec_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(7)
    );
  Result_8_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_9_LOGIC_ONE_9568
    );
  Result_8_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_9_XORF_9588,
      O => Result_8_9
    );
  Result_8_9_XORF : X_XOR2
    port map (
      I0 => Result_8_9_CYINIT_9587,
      I1 => Mcount_white1_sec_lut(8),
      O => Result_8_9_XORF_9588
    );
  Result_8_9_CYMUXF : X_MUX2
    port map (
      IA => Result_8_9_LOGIC_ONE_9568,
      IB => Result_8_9_CYINIT_9587,
      SEL => Result_8_9_CYSELF_9574,
      O => Mcount_white1_sec_cy_8_Q
    );
  Result_8_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_9_LOGIC_ONE_9568,
      IB => Result_8_9_LOGIC_ONE_9568,
      SEL => Result_8_9_CYSELF_9574,
      O => Result_8_9_CYMUXF2_9569
    );
  Result_8_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_7_Q,
      O => Result_8_9_CYINIT_9587
    );
  Result_8_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(8),
      O => Result_8_9_CYSELF_9574
    );
  Result_8_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_9_XORG_9576,
      O => Result_9_9
    );
  Result_8_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_8_Q,
      I1 => Mcount_white1_sec_lut(9),
      O => Result_8_9_XORG_9576
    );
  Result_8_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_9_CYMUXFAST_9573,
      O => Mcount_white1_sec_cy_9_Q
    );
  Result_8_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_7_Q,
      O => Result_8_9_FASTCARRY_9571
    );
  Result_8_9_CYAND : X_AND2
    port map (
      I0 => Result_8_9_CYSELG_9559,
      I1 => Result_8_9_CYSELF_9574,
      O => Result_8_9_CYAND_9572
    );
  Result_8_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_9_CYMUXG2_9570,
      IB => Result_8_9_FASTCARRY_9571,
      SEL => Result_8_9_CYAND_9572,
      O => Result_8_9_CYMUXFAST_9573
    );
  Result_8_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_9_LOGIC_ONE_9568,
      IB => Result_8_9_CYMUXF2_9569,
      SEL => Result_8_9_CYSELG_9559,
      O => Result_8_9_CYMUXG2_9570
    );
  Result_8_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(9),
      O => Result_8_9_CYSELG_9559
    );
  Mcount_white1_sec_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(9)
    );
  Result_10_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_9_LOGIC_ONE_9606
    );
  Result_10_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_9_XORF_9626,
      O => Result_10_9
    );
  Result_10_9_XORF : X_XOR2
    port map (
      I0 => Result_10_9_CYINIT_9625,
      I1 => Mcount_white1_sec_lut(10),
      O => Result_10_9_XORF_9626
    );
  Result_10_9_CYMUXF : X_MUX2
    port map (
      IA => Result_10_9_LOGIC_ONE_9606,
      IB => Result_10_9_CYINIT_9625,
      SEL => Result_10_9_CYSELF_9612,
      O => Mcount_white1_sec_cy_10_Q
    );
  Result_10_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_9_LOGIC_ONE_9606,
      IB => Result_10_9_LOGIC_ONE_9606,
      SEL => Result_10_9_CYSELF_9612,
      O => Result_10_9_CYMUXF2_9607
    );
  Result_10_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_9_Q,
      O => Result_10_9_CYINIT_9625
    );
  Result_10_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(10),
      O => Result_10_9_CYSELF_9612
    );
  Result_10_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_9_XORG_9614,
      O => Result_11_9
    );
  Result_10_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_10_Q,
      I1 => Mcount_white1_sec_lut(11),
      O => Result_10_9_XORG_9614
    );
  Result_10_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_9_CYMUXFAST_9611,
      O => Mcount_white1_sec_cy_11_Q
    );
  Result_10_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_9_Q,
      O => Result_10_9_FASTCARRY_9609
    );
  Result_10_9_CYAND : X_AND2
    port map (
      I0 => Result_10_9_CYSELG_9597,
      I1 => Result_10_9_CYSELF_9612,
      O => Result_10_9_CYAND_9610
    );
  Result_10_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_9_CYMUXG2_9608,
      IB => Result_10_9_FASTCARRY_9609,
      SEL => Result_10_9_CYAND_9610,
      O => Result_10_9_CYMUXFAST_9611
    );
  Result_10_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_9_LOGIC_ONE_9606,
      IB => Result_10_9_CYMUXF2_9607,
      SEL => Result_10_9_CYSELG_9597,
      O => Result_10_9_CYMUXG2_9608
    );
  Result_10_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(11),
      O => Result_10_9_CYSELG_9597
    );
  Mcount_white1_sec_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(11)
    );
  Result_12_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_9_LOGIC_ONE_9644
    );
  Result_12_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_9_XORF_9664,
      O => Result_12_9
    );
  Result_12_9_XORF : X_XOR2
    port map (
      I0 => Result_12_9_CYINIT_9663,
      I1 => Mcount_white1_sec_lut(12),
      O => Result_12_9_XORF_9664
    );
  Result_12_9_CYMUXF : X_MUX2
    port map (
      IA => Result_12_9_LOGIC_ONE_9644,
      IB => Result_12_9_CYINIT_9663,
      SEL => Result_12_9_CYSELF_9650,
      O => Mcount_white1_sec_cy_12_Q
    );
  Result_12_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_9_LOGIC_ONE_9644,
      IB => Result_12_9_LOGIC_ONE_9644,
      SEL => Result_12_9_CYSELF_9650,
      O => Result_12_9_CYMUXF2_9645
    );
  Result_12_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_11_Q,
      O => Result_12_9_CYINIT_9663
    );
  Result_12_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(12),
      O => Result_12_9_CYSELF_9650
    );
  Result_12_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_9_XORG_9652,
      O => Result_13_9
    );
  Result_12_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_12_Q,
      I1 => Mcount_white1_sec_lut(13),
      O => Result_12_9_XORG_9652
    );
  Result_12_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_9_CYMUXFAST_9649,
      O => Mcount_white1_sec_cy_13_Q
    );
  Result_12_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_11_Q,
      O => Result_12_9_FASTCARRY_9647
    );
  Result_12_9_CYAND : X_AND2
    port map (
      I0 => Result_12_9_CYSELG_9635,
      I1 => Result_12_9_CYSELF_9650,
      O => Result_12_9_CYAND_9648
    );
  Result_12_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_9_CYMUXG2_9646,
      IB => Result_12_9_FASTCARRY_9647,
      SEL => Result_12_9_CYAND_9648,
      O => Result_12_9_CYMUXFAST_9649
    );
  Result_12_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_9_LOGIC_ONE_9644,
      IB => Result_12_9_CYMUXF2_9645,
      SEL => Result_12_9_CYSELG_9635,
      O => Result_12_9_CYMUXG2_9646
    );
  Result_12_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(13),
      O => Result_12_9_CYSELG_9635
    );
  Mcount_white1_sec_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(13)
    );
  Result_14_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_9_LOGIC_ONE_9682
    );
  Result_14_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_9_XORF_9702,
      O => Result_14_9
    );
  Result_14_9_XORF : X_XOR2
    port map (
      I0 => Result_14_9_CYINIT_9701,
      I1 => Mcount_white1_sec_lut(14),
      O => Result_14_9_XORF_9702
    );
  Result_14_9_CYMUXF : X_MUX2
    port map (
      IA => Result_14_9_LOGIC_ONE_9682,
      IB => Result_14_9_CYINIT_9701,
      SEL => Result_14_9_CYSELF_9688,
      O => Mcount_white1_sec_cy_14_Q
    );
  Result_14_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_9_LOGIC_ONE_9682,
      IB => Result_14_9_LOGIC_ONE_9682,
      SEL => Result_14_9_CYSELF_9688,
      O => Result_14_9_CYMUXF2_9683
    );
  Result_14_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_13_Q,
      O => Result_14_9_CYINIT_9701
    );
  Result_14_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(14),
      O => Result_14_9_CYSELF_9688
    );
  Result_14_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_9_XORG_9690,
      O => Result_15_9
    );
  Result_14_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_14_Q,
      I1 => Mcount_white1_sec_lut(15),
      O => Result_14_9_XORG_9690
    );
  Result_14_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_9_CYMUXFAST_9687,
      O => Mcount_white1_sec_cy_15_Q
    );
  Result_14_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_13_Q,
      O => Result_14_9_FASTCARRY_9685
    );
  Result_14_9_CYAND : X_AND2
    port map (
      I0 => Result_14_9_CYSELG_9673,
      I1 => Result_14_9_CYSELF_9688,
      O => Result_14_9_CYAND_9686
    );
  Result_14_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_9_CYMUXG2_9684,
      IB => Result_14_9_FASTCARRY_9685,
      SEL => Result_14_9_CYAND_9686,
      O => Result_14_9_CYMUXFAST_9687
    );
  Result_14_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_9_LOGIC_ONE_9682,
      IB => Result_14_9_CYMUXF2_9683,
      SEL => Result_14_9_CYSELG_9673,
      O => Result_14_9_CYMUXG2_9684
    );
  Result_14_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(15),
      O => Result_14_9_CYSELG_9673
    );
  Mcount_white1_sec_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(15)
    );
  Result_16_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_9_LOGIC_ONE_9720
    );
  Result_16_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_9_XORF_9740,
      O => Result_16_9
    );
  Result_16_9_XORF : X_XOR2
    port map (
      I0 => Result_16_9_CYINIT_9739,
      I1 => Mcount_white1_sec_lut(16),
      O => Result_16_9_XORF_9740
    );
  Result_16_9_CYMUXF : X_MUX2
    port map (
      IA => Result_16_9_LOGIC_ONE_9720,
      IB => Result_16_9_CYINIT_9739,
      SEL => Result_16_9_CYSELF_9726,
      O => Mcount_white1_sec_cy_16_Q
    );
  Result_16_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_9_LOGIC_ONE_9720,
      IB => Result_16_9_LOGIC_ONE_9720,
      SEL => Result_16_9_CYSELF_9726,
      O => Result_16_9_CYMUXF2_9721
    );
  Result_16_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_15_Q,
      O => Result_16_9_CYINIT_9739
    );
  Result_16_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(16),
      O => Result_16_9_CYSELF_9726
    );
  Result_16_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_9_XORG_9728,
      O => Result_17_9
    );
  Result_16_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_16_Q,
      I1 => Mcount_white1_sec_lut(17),
      O => Result_16_9_XORG_9728
    );
  Result_16_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_9_CYMUXFAST_9725,
      O => Mcount_white1_sec_cy_17_Q
    );
  Result_16_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_15_Q,
      O => Result_16_9_FASTCARRY_9723
    );
  Result_16_9_CYAND : X_AND2
    port map (
      I0 => Result_16_9_CYSELG_9711,
      I1 => Result_16_9_CYSELF_9726,
      O => Result_16_9_CYAND_9724
    );
  Result_16_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_9_CYMUXG2_9722,
      IB => Result_16_9_FASTCARRY_9723,
      SEL => Result_16_9_CYAND_9724,
      O => Result_16_9_CYMUXFAST_9725
    );
  Result_16_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_9_LOGIC_ONE_9720,
      IB => Result_16_9_CYMUXF2_9721,
      SEL => Result_16_9_CYSELG_9711,
      O => Result_16_9_CYMUXG2_9722
    );
  Result_16_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(17),
      O => Result_16_9_CYSELG_9711
    );
  Mcount_white1_sec_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(17)
    );
  Result_18_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_9_LOGIC_ONE_9758
    );
  Result_18_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_9_XORF_9778,
      O => Result_18_9
    );
  Result_18_9_XORF : X_XOR2
    port map (
      I0 => Result_18_9_CYINIT_9777,
      I1 => Mcount_white1_sec_lut(18),
      O => Result_18_9_XORF_9778
    );
  Result_18_9_CYMUXF : X_MUX2
    port map (
      IA => Result_18_9_LOGIC_ONE_9758,
      IB => Result_18_9_CYINIT_9777,
      SEL => Result_18_9_CYSELF_9764,
      O => Mcount_white1_sec_cy_18_Q
    );
  Result_18_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_9_LOGIC_ONE_9758,
      IB => Result_18_9_LOGIC_ONE_9758,
      SEL => Result_18_9_CYSELF_9764,
      O => Result_18_9_CYMUXF2_9759
    );
  Result_18_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_17_Q,
      O => Result_18_9_CYINIT_9777
    );
  Result_18_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(18),
      O => Result_18_9_CYSELF_9764
    );
  Result_18_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_9_XORG_9766,
      O => Result_19_9
    );
  Result_18_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_18_Q,
      I1 => Mcount_white1_sec_lut(19),
      O => Result_18_9_XORG_9766
    );
  Result_18_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_9_CYMUXFAST_9763,
      O => Mcount_white1_sec_cy_19_Q
    );
  Result_18_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_17_Q,
      O => Result_18_9_FASTCARRY_9761
    );
  Result_18_9_CYAND : X_AND2
    port map (
      I0 => Result_18_9_CYSELG_9749,
      I1 => Result_18_9_CYSELF_9764,
      O => Result_18_9_CYAND_9762
    );
  Result_18_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_9_CYMUXG2_9760,
      IB => Result_18_9_FASTCARRY_9761,
      SEL => Result_18_9_CYAND_9762,
      O => Result_18_9_CYMUXFAST_9763
    );
  Result_18_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_9_LOGIC_ONE_9758,
      IB => Result_18_9_CYMUXF2_9759,
      SEL => Result_18_9_CYSELG_9749,
      O => Result_18_9_CYMUXG2_9760
    );
  Result_18_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(19),
      O => Result_18_9_CYSELG_9749
    );
  Mcount_white1_sec_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(19)
    );
  Result_20_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_9_LOGIC_ONE_9796
    );
  Result_20_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_9_XORF_9816,
      O => Result_20_9
    );
  Result_20_9_XORF : X_XOR2
    port map (
      I0 => Result_20_9_CYINIT_9815,
      I1 => Mcount_white1_sec_lut(20),
      O => Result_20_9_XORF_9816
    );
  Result_20_9_CYMUXF : X_MUX2
    port map (
      IA => Result_20_9_LOGIC_ONE_9796,
      IB => Result_20_9_CYINIT_9815,
      SEL => Result_20_9_CYSELF_9802,
      O => Mcount_white1_sec_cy_20_Q
    );
  Result_20_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_9_LOGIC_ONE_9796,
      IB => Result_20_9_LOGIC_ONE_9796,
      SEL => Result_20_9_CYSELF_9802,
      O => Result_20_9_CYMUXF2_9797
    );
  Result_20_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_19_Q,
      O => Result_20_9_CYINIT_9815
    );
  Result_20_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(20),
      O => Result_20_9_CYSELF_9802
    );
  Result_20_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_9_XORG_9804,
      O => Result_21_9
    );
  Result_20_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_20_Q,
      I1 => Mcount_white1_sec_lut(21),
      O => Result_20_9_XORG_9804
    );
  Result_20_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_9_CYMUXFAST_9801,
      O => Mcount_white1_sec_cy_21_Q
    );
  Result_20_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_19_Q,
      O => Result_20_9_FASTCARRY_9799
    );
  Result_20_9_CYAND : X_AND2
    port map (
      I0 => Result_20_9_CYSELG_9787,
      I1 => Result_20_9_CYSELF_9802,
      O => Result_20_9_CYAND_9800
    );
  Result_20_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_9_CYMUXG2_9798,
      IB => Result_20_9_FASTCARRY_9799,
      SEL => Result_20_9_CYAND_9800,
      O => Result_20_9_CYMUXFAST_9801
    );
  Result_20_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_9_LOGIC_ONE_9796,
      IB => Result_20_9_CYMUXF2_9797,
      SEL => Result_20_9_CYSELG_9787,
      O => Result_20_9_CYMUXG2_9798
    );
  Result_20_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(21),
      O => Result_20_9_CYSELG_9787
    );
  Mcount_white1_sec_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(21)
    );
  Result_22_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_9_LOGIC_ONE_9834
    );
  Result_22_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_9_XORF_9854,
      O => Result_22_9
    );
  Result_22_9_XORF : X_XOR2
    port map (
      I0 => Result_22_9_CYINIT_9853,
      I1 => Mcount_white1_sec_lut(22),
      O => Result_22_9_XORF_9854
    );
  Result_22_9_CYMUXF : X_MUX2
    port map (
      IA => Result_22_9_LOGIC_ONE_9834,
      IB => Result_22_9_CYINIT_9853,
      SEL => Result_22_9_CYSELF_9840,
      O => Mcount_white1_sec_cy_22_Q
    );
  Result_22_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_9_LOGIC_ONE_9834,
      IB => Result_22_9_LOGIC_ONE_9834,
      SEL => Result_22_9_CYSELF_9840,
      O => Result_22_9_CYMUXF2_9835
    );
  Result_22_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_21_Q,
      O => Result_22_9_CYINIT_9853
    );
  Result_22_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(22),
      O => Result_22_9_CYSELF_9840
    );
  Result_22_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_9_XORG_9842,
      O => Result_23_9
    );
  Result_22_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_22_Q,
      I1 => Mcount_white1_sec_lut(23),
      O => Result_22_9_XORG_9842
    );
  Result_22_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_9_CYMUXFAST_9839,
      O => Mcount_white1_sec_cy_23_Q
    );
  Result_22_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_21_Q,
      O => Result_22_9_FASTCARRY_9837
    );
  Result_22_9_CYAND : X_AND2
    port map (
      I0 => Result_22_9_CYSELG_9825,
      I1 => Result_22_9_CYSELF_9840,
      O => Result_22_9_CYAND_9838
    );
  Result_22_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_9_CYMUXG2_9836,
      IB => Result_22_9_FASTCARRY_9837,
      SEL => Result_22_9_CYAND_9838,
      O => Result_22_9_CYMUXFAST_9839
    );
  Result_22_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_9_LOGIC_ONE_9834,
      IB => Result_22_9_CYMUXF2_9835,
      SEL => Result_22_9_CYSELG_9825,
      O => Result_22_9_CYMUXG2_9836
    );
  Result_22_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(23),
      O => Result_22_9_CYSELG_9825
    );
  Mcount_white1_sec_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(23)
    );
  Result_24_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_9_LOGIC_ONE_9872
    );
  Result_24_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_9_XORF_9892,
      O => Result_24_9
    );
  Result_24_9_XORF : X_XOR2
    port map (
      I0 => Result_24_9_CYINIT_9891,
      I1 => Mcount_white1_sec_lut(24),
      O => Result_24_9_XORF_9892
    );
  Result_24_9_CYMUXF : X_MUX2
    port map (
      IA => Result_24_9_LOGIC_ONE_9872,
      IB => Result_24_9_CYINIT_9891,
      SEL => Result_24_9_CYSELF_9878,
      O => Mcount_white1_sec_cy_24_Q
    );
  Result_24_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_9_LOGIC_ONE_9872,
      IB => Result_24_9_LOGIC_ONE_9872,
      SEL => Result_24_9_CYSELF_9878,
      O => Result_24_9_CYMUXF2_9873
    );
  Result_24_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_23_Q,
      O => Result_24_9_CYINIT_9891
    );
  Result_24_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(24),
      O => Result_24_9_CYSELF_9878
    );
  Result_24_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_9_XORG_9880,
      O => Result_25_9
    );
  Result_24_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_24_Q,
      I1 => Mcount_white1_sec_lut(25),
      O => Result_24_9_XORG_9880
    );
  Result_24_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_9_CYMUXFAST_9877,
      O => Mcount_white1_sec_cy_25_Q
    );
  Result_24_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_23_Q,
      O => Result_24_9_FASTCARRY_9875
    );
  Result_24_9_CYAND : X_AND2
    port map (
      I0 => Result_24_9_CYSELG_9863,
      I1 => Result_24_9_CYSELF_9878,
      O => Result_24_9_CYAND_9876
    );
  Result_24_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_9_CYMUXG2_9874,
      IB => Result_24_9_FASTCARRY_9875,
      SEL => Result_24_9_CYAND_9876,
      O => Result_24_9_CYMUXFAST_9877
    );
  Result_24_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_9_LOGIC_ONE_9872,
      IB => Result_24_9_CYMUXF2_9873,
      SEL => Result_24_9_CYSELG_9863,
      O => Result_24_9_CYMUXG2_9874
    );
  Result_24_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(25),
      O => Result_24_9_CYSELG_9863
    );
  Mcount_white1_sec_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(25)
    );
  Result_26_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_9_LOGIC_ONE_9910
    );
  Result_26_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_9_XORF_9930,
      O => Result_26_9
    );
  Result_26_9_XORF : X_XOR2
    port map (
      I0 => Result_26_9_CYINIT_9929,
      I1 => Mcount_white1_sec_lut(26),
      O => Result_26_9_XORF_9930
    );
  Result_26_9_CYMUXF : X_MUX2
    port map (
      IA => Result_26_9_LOGIC_ONE_9910,
      IB => Result_26_9_CYINIT_9929,
      SEL => Result_26_9_CYSELF_9916,
      O => Mcount_white1_sec_cy_26_Q
    );
  Result_26_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_9_LOGIC_ONE_9910,
      IB => Result_26_9_LOGIC_ONE_9910,
      SEL => Result_26_9_CYSELF_9916,
      O => Result_26_9_CYMUXF2_9911
    );
  Result_26_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_25_Q,
      O => Result_26_9_CYINIT_9929
    );
  Result_26_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(26),
      O => Result_26_9_CYSELF_9916
    );
  Result_26_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_9_XORG_9918,
      O => Result_27_9
    );
  Result_26_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_26_Q,
      I1 => Mcount_white1_sec_lut(27),
      O => Result_26_9_XORG_9918
    );
  Result_26_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_9_CYMUXFAST_9915,
      O => Mcount_white1_sec_cy_27_Q
    );
  Result_26_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_25_Q,
      O => Result_26_9_FASTCARRY_9913
    );
  Result_26_9_CYAND : X_AND2
    port map (
      I0 => Result_26_9_CYSELG_9901,
      I1 => Result_26_9_CYSELF_9916,
      O => Result_26_9_CYAND_9914
    );
  Result_26_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_9_CYMUXG2_9912,
      IB => Result_26_9_FASTCARRY_9913,
      SEL => Result_26_9_CYAND_9914,
      O => Result_26_9_CYMUXFAST_9915
    );
  Result_26_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_9_LOGIC_ONE_9910,
      IB => Result_26_9_CYMUXF2_9911,
      SEL => Result_26_9_CYSELG_9901,
      O => Result_26_9_CYMUXG2_9912
    );
  Result_26_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(27),
      O => Result_26_9_CYSELG_9901
    );
  Mcount_white1_sec_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(27)
    );
  Result_28_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_9_LOGIC_ONE_9948
    );
  Result_28_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_9_XORF_9968,
      O => Result_28_9
    );
  Result_28_9_XORF : X_XOR2
    port map (
      I0 => Result_28_9_CYINIT_9967,
      I1 => Mcount_white1_sec_lut(28),
      O => Result_28_9_XORF_9968
    );
  Result_28_9_CYMUXF : X_MUX2
    port map (
      IA => Result_28_9_LOGIC_ONE_9948,
      IB => Result_28_9_CYINIT_9967,
      SEL => Result_28_9_CYSELF_9954,
      O => Mcount_white1_sec_cy_28_Q
    );
  Result_28_9_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_9_LOGIC_ONE_9948,
      IB => Result_28_9_LOGIC_ONE_9948,
      SEL => Result_28_9_CYSELF_9954,
      O => Result_28_9_CYMUXF2_9949
    );
  Result_28_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_27_Q,
      O => Result_28_9_CYINIT_9967
    );
  Result_28_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(28),
      O => Result_28_9_CYSELF_9954
    );
  Result_28_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_9_XORG_9956,
      O => Result_29_9
    );
  Result_28_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_28_Q,
      I1 => Mcount_white1_sec_lut(29),
      O => Result_28_9_XORG_9956
    );
  Result_28_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_cy_27_Q,
      O => Result_28_9_FASTCARRY_9951
    );
  Result_28_9_CYAND : X_AND2
    port map (
      I0 => Result_28_9_CYSELG_9939,
      I1 => Result_28_9_CYSELF_9954,
      O => Result_28_9_CYAND_9952
    );
  Result_28_9_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_9_CYMUXG2_9950,
      IB => Result_28_9_FASTCARRY_9951,
      SEL => Result_28_9_CYAND_9952,
      O => Result_28_9_CYMUXFAST_9953
    );
  Result_28_9_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_9_LOGIC_ONE_9948,
      IB => Result_28_9_CYMUXF2_9949,
      SEL => Result_28_9_CYSELG_9939,
      O => Result_28_9_CYMUXG2_9950
    );
  Result_28_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(29),
      O => Result_28_9_CYSELG_9939
    );
  Mcount_white1_sec_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(29)
    );
  Result_30_9_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_9_LOGIC_ONE_9998
    );
  Result_30_9_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_9_XORF_9999,
      O => Result_30_9
    );
  Result_30_9_XORF : X_XOR2
    port map (
      I0 => Result_30_9_CYINIT_9997,
      I1 => Mcount_white1_sec_lut(30),
      O => Result_30_9_XORF_9999
    );
  Result_30_9_CYMUXF : X_MUX2
    port map (
      IA => Result_30_9_LOGIC_ONE_9998,
      IB => Result_30_9_CYINIT_9997,
      SEL => Result_30_9_CYSELF_9988,
      O => Mcount_white1_sec_cy_30_Q
    );
  Result_30_9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_9_CYMUXFAST_9953,
      O => Result_30_9_CYINIT_9997
    );
  Result_30_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_lut(30),
      O => Result_30_9_CYSELF_9988
    );
  Result_30_9_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_9_XORG_9985,
      O => Result_31_9
    );
  Result_30_9_XORG : X_XOR2
    port map (
      I0 => Mcount_white1_sec_cy_30_Q,
      I1 => Mcount_white1_sec_lut(31),
      O => Result_30_9_XORG_9985
    );
  Mcount_white1_sec_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(31)
    );
  white2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10018
    );
  white2_sec_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10018,
      IB => white2_sec_cmp_eq0000_wg_cy_1_CYINIT_10029,
      SEL => white2_sec_cmp_eq0000_wg_cy_1_CYSELF_10023,
      O => white2_sec_cmp_eq0000_wg_cy(0)
    );
  white2_sec_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_cy_1_BXINV_10021,
      O => white2_sec_cmp_eq0000_wg_cy_1_CYINIT_10029
    );
  white2_sec_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(0),
      O => white2_sec_cmp_eq0000_wg_cy_1_CYSELF_10023
    );
  white2_sec_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => white2_sec_cmp_eq0000_wg_cy_1_BXINV_10021
    );
  white2_sec_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10018,
      IB => white2_sec_cmp_eq0000_wg_cy(0),
      SEL => white2_sec_cmp_eq0000_wg_cy_1_CYSELG_10012,
      O => white2_sec_cmp_eq0000_wg_cy_1_CYMUXG_10020
    );
  white2_sec_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(1),
      O => white2_sec_cmp_eq0000_wg_cy_1_CYSELG_10012
    );
  white2_sec_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_sec(11),
      ADR1 => white2_sec(12),
      ADR2 => white2_sec(6),
      ADR3 => white2_sec(13),
      O => white2_sec_cmp_eq0000_wg_lut(1)
    );
  white2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10047
    );
  white2_sec_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10047,
      IB => white2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10047,
      SEL => white2_sec_cmp_eq0000_wg_cy_3_CYSELF_10053,
      O => white2_sec_cmp_eq0000_wg_cy_3_CYMUXF2_10048
    );
  white2_sec_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(2),
      O => white2_sec_cmp_eq0000_wg_cy_3_CYSELF_10053
    );
  white2_sec_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_cy_1_CYMUXG_10020,
      O => white2_sec_cmp_eq0000_wg_cy_3_FASTCARRY_10050
    );
  white2_sec_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => white2_sec_cmp_eq0000_wg_cy_3_CYSELG_10041,
      I1 => white2_sec_cmp_eq0000_wg_cy_3_CYSELF_10053,
      O => white2_sec_cmp_eq0000_wg_cy_3_CYAND_10051
    );
  white2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_3_CYMUXG2_10049,
      IB => white2_sec_cmp_eq0000_wg_cy_3_FASTCARRY_10050,
      SEL => white2_sec_cmp_eq0000_wg_cy_3_CYAND_10051,
      O => white2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_10052
    );
  white2_sec_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10047,
      IB => white2_sec_cmp_eq0000_wg_cy_3_CYMUXF2_10048,
      SEL => white2_sec_cmp_eq0000_wg_cy_3_CYSELG_10041,
      O => white2_sec_cmp_eq0000_wg_cy_3_CYMUXG2_10049
    );
  white2_sec_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(3),
      O => white2_sec_cmp_eq0000_wg_cy_3_CYSELG_10041
    );
  white2_sec_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white2_sec(17),
      ADR1 => white2_sec(4),
      ADR2 => white2_sec(18),
      ADR3 => white2_sec(19),
      O => white2_sec_cmp_eq0000_wg_lut(3)
    );
  white2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10077
    );
  white2_sec_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10077,
      IB => white2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10077,
      SEL => white2_sec_cmp_eq0000_wg_cy_5_CYSELF_10083,
      O => white2_sec_cmp_eq0000_wg_cy_5_CYMUXF2_10078
    );
  white2_sec_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(4),
      O => white2_sec_cmp_eq0000_wg_cy_5_CYSELF_10083
    );
  white2_sec_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_10052,
      O => white2_sec_cmp_eq0000_wg_cy_5_FASTCARRY_10080
    );
  white2_sec_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => white2_sec_cmp_eq0000_wg_cy_5_CYSELG_10071,
      I1 => white2_sec_cmp_eq0000_wg_cy_5_CYSELF_10083,
      O => white2_sec_cmp_eq0000_wg_cy_5_CYAND_10081
    );
  white2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_5_CYMUXG2_10079,
      IB => white2_sec_cmp_eq0000_wg_cy_5_FASTCARRY_10080,
      SEL => white2_sec_cmp_eq0000_wg_cy_5_CYAND_10081,
      O => white2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_10082
    );
  white2_sec_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10077,
      IB => white2_sec_cmp_eq0000_wg_cy_5_CYMUXF2_10078,
      SEL => white2_sec_cmp_eq0000_wg_cy_5_CYSELG_10071,
      O => white2_sec_cmp_eq0000_wg_cy_5_CYMUXG2_10079
    );
  white2_sec_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(5),
      O => white2_sec_cmp_eq0000_wg_cy_5_CYSELG_10071
    );
  white2_sec_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_sec(23),
      ADR1 => white2_sec(24),
      ADR2 => white2_sec(2),
      ADR3 => white2_sec(25),
      O => white2_sec_cmp_eq0000_wg_lut(5)
    );
  white2_sec_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_sec_cmp_eq0000_LOGIC_ZERO_10107
    );
  white2_sec_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_LOGIC_ZERO_10107,
      IB => white2_sec_cmp_eq0000_LOGIC_ZERO_10107,
      SEL => white2_sec_cmp_eq0000_CYSELF_10113,
      O => white2_sec_cmp_eq0000_CYMUXF2_10108
    );
  white2_sec_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(6),
      O => white2_sec_cmp_eq0000_CYSELF_10113
    );
  white2_sec_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_CYMUXFAST_10112,
      O => white2_sec_cmp_eq0000
    );
  white2_sec_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_10082,
      O => white2_sec_cmp_eq0000_FASTCARRY_10110
    );
  white2_sec_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => white2_sec_cmp_eq0000_CYSELG_10101,
      I1 => white2_sec_cmp_eq0000_CYSELF_10113,
      O => white2_sec_cmp_eq0000_CYAND_10111
    );
  white2_sec_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_CYMUXG2_10109,
      IB => white2_sec_cmp_eq0000_FASTCARRY_10110,
      SEL => white2_sec_cmp_eq0000_CYAND_10111,
      O => white2_sec_cmp_eq0000_CYMUXFAST_10112
    );
  white2_sec_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => white2_sec_cmp_eq0000_LOGIC_ZERO_10107,
      IB => white2_sec_cmp_eq0000_CYMUXF2_10108,
      SEL => white2_sec_cmp_eq0000_CYSELG_10101,
      O => white2_sec_cmp_eq0000_CYMUXG2_10109
    );
  white2_sec_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_sec_cmp_eq0000_wg_lut(7),
      O => white2_sec_cmp_eq0000_CYSELG_10101
    );
  white2_sec_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_sec(29),
      ADR1 => white2_sec(30),
      ADR2 => white2_sec(0),
      ADR3 => white2_sec(31),
      O => white2_sec_cmp_eq0000_wg_lut(7)
    );
  Result_0_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_5_LOGIC_ONE_10136
    );
  Result_0_5_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_5_LOGIC_ZERO_10153
    );
  Result_0_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_5_XORF_10154,
      O => Result_0_5
    );
  Result_0_5_XORF : X_XOR2
    port map (
      I0 => Result_0_5_CYINIT_10152,
      I1 => Result_0_5_F,
      O => Result_0_5_XORF_10154
    );
  Result_0_5_CYMUXF : X_MUX2
    port map (
      IA => Result_0_5_LOGIC_ZERO_10153,
      IB => Result_0_5_CYINIT_10152,
      SEL => Result_0_5_CYSELF_10143,
      O => Mcount_white2_min_cy_0_Q
    );
  Result_0_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_5_BXINV_10141,
      O => Result_0_5_CYINIT_10152
    );
  Result_0_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_5_F,
      O => Result_0_5_CYSELF_10143
    );
  Result_0_5_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_5_BXINV_10141
    );
  Result_0_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_5_XORG_10139,
      O => Result_1_5
    );
  Result_0_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_0_Q,
      I1 => Mcount_white2_min_lut(1),
      O => Result_0_5_XORG_10139
    );
  Result_0_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_5_CYMUXG_10138,
      O => Mcount_white2_min_cy_1_Q
    );
  Result_0_5_CYMUXG : X_MUX2
    port map (
      IA => Result_0_5_LOGIC_ONE_10136,
      IB => Mcount_white2_min_cy_0_Q,
      SEL => Result_0_5_CYSELG_10127,
      O => Result_0_5_CYMUXG_10138
    );
  Result_0_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(1),
      O => Result_0_5_CYSELG_10127
    );
  Mcount_white2_min_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(1)
    );
  Result_2_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_5_LOGIC_ONE_10172
    );
  Result_2_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_5_XORF_10192,
      O => Result_2_5
    );
  Result_2_5_XORF : X_XOR2
    port map (
      I0 => Result_2_5_CYINIT_10191,
      I1 => Mcount_white2_min_lut(2),
      O => Result_2_5_XORF_10192
    );
  Result_2_5_CYMUXF : X_MUX2
    port map (
      IA => Result_2_5_LOGIC_ONE_10172,
      IB => Result_2_5_CYINIT_10191,
      SEL => Result_2_5_CYSELF_10178,
      O => Mcount_white2_min_cy_2_Q
    );
  Result_2_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_5_LOGIC_ONE_10172,
      IB => Result_2_5_LOGIC_ONE_10172,
      SEL => Result_2_5_CYSELF_10178,
      O => Result_2_5_CYMUXF2_10173
    );
  Result_2_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_1_Q,
      O => Result_2_5_CYINIT_10191
    );
  Result_2_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(2),
      O => Result_2_5_CYSELF_10178
    );
  Result_2_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_5_XORG_10180,
      O => Result_3_5
    );
  Result_2_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_2_Q,
      I1 => Mcount_white2_min_lut(3),
      O => Result_2_5_XORG_10180
    );
  Result_2_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_5_CYMUXFAST_10177,
      O => Mcount_white2_min_cy_3_Q
    );
  Result_2_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_1_Q,
      O => Result_2_5_FASTCARRY_10175
    );
  Result_2_5_CYAND : X_AND2
    port map (
      I0 => Result_2_5_CYSELG_10163,
      I1 => Result_2_5_CYSELF_10178,
      O => Result_2_5_CYAND_10176
    );
  Result_2_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_5_CYMUXG2_10174,
      IB => Result_2_5_FASTCARRY_10175,
      SEL => Result_2_5_CYAND_10176,
      O => Result_2_5_CYMUXFAST_10177
    );
  Result_2_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_5_LOGIC_ONE_10172,
      IB => Result_2_5_CYMUXF2_10173,
      SEL => Result_2_5_CYSELG_10163,
      O => Result_2_5_CYMUXG2_10174
    );
  Result_2_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(3),
      O => Result_2_5_CYSELG_10163
    );
  Mcount_white2_min_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(3)
    );
  Result_4_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_5_LOGIC_ONE_10210
    );
  Result_4_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_5_XORF_10230,
      O => Result_4_5
    );
  Result_4_5_XORF : X_XOR2
    port map (
      I0 => Result_4_5_CYINIT_10229,
      I1 => Mcount_white2_min_lut(4),
      O => Result_4_5_XORF_10230
    );
  Result_4_5_CYMUXF : X_MUX2
    port map (
      IA => Result_4_5_LOGIC_ONE_10210,
      IB => Result_4_5_CYINIT_10229,
      SEL => Result_4_5_CYSELF_10216,
      O => Mcount_white2_min_cy_4_Q
    );
  Result_4_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_5_LOGIC_ONE_10210,
      IB => Result_4_5_LOGIC_ONE_10210,
      SEL => Result_4_5_CYSELF_10216,
      O => Result_4_5_CYMUXF2_10211
    );
  Result_4_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_3_Q,
      O => Result_4_5_CYINIT_10229
    );
  Result_4_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(4),
      O => Result_4_5_CYSELF_10216
    );
  Result_4_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_5_XORG_10218,
      O => Result_5_5
    );
  Result_4_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_4_Q,
      I1 => Mcount_white2_min_lut(5),
      O => Result_4_5_XORG_10218
    );
  Result_4_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_5_CYMUXFAST_10215,
      O => Mcount_white2_min_cy_5_Q
    );
  Result_4_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_3_Q,
      O => Result_4_5_FASTCARRY_10213
    );
  Result_4_5_CYAND : X_AND2
    port map (
      I0 => Result_4_5_CYSELG_10201,
      I1 => Result_4_5_CYSELF_10216,
      O => Result_4_5_CYAND_10214
    );
  Result_4_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_5_CYMUXG2_10212,
      IB => Result_4_5_FASTCARRY_10213,
      SEL => Result_4_5_CYAND_10214,
      O => Result_4_5_CYMUXFAST_10215
    );
  Result_4_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_5_LOGIC_ONE_10210,
      IB => Result_4_5_CYMUXF2_10211,
      SEL => Result_4_5_CYSELG_10201,
      O => Result_4_5_CYMUXG2_10212
    );
  Result_4_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(5),
      O => Result_4_5_CYSELG_10201
    );
  Mcount_white2_min_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(5)
    );
  Result_6_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_5_LOGIC_ONE_10248
    );
  Result_6_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_5_XORF_10268,
      O => Result_6_5
    );
  Result_6_5_XORF : X_XOR2
    port map (
      I0 => Result_6_5_CYINIT_10267,
      I1 => Mcount_white2_min_lut(6),
      O => Result_6_5_XORF_10268
    );
  Result_6_5_CYMUXF : X_MUX2
    port map (
      IA => Result_6_5_LOGIC_ONE_10248,
      IB => Result_6_5_CYINIT_10267,
      SEL => Result_6_5_CYSELF_10254,
      O => Mcount_white2_min_cy_6_Q
    );
  Result_6_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_5_LOGIC_ONE_10248,
      IB => Result_6_5_LOGIC_ONE_10248,
      SEL => Result_6_5_CYSELF_10254,
      O => Result_6_5_CYMUXF2_10249
    );
  Result_6_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_5_Q,
      O => Result_6_5_CYINIT_10267
    );
  Result_6_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(6),
      O => Result_6_5_CYSELF_10254
    );
  Result_6_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_5_XORG_10256,
      O => Result_7_5
    );
  Result_6_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_6_Q,
      I1 => Mcount_white2_min_lut(7),
      O => Result_6_5_XORG_10256
    );
  Result_6_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_5_CYMUXFAST_10253,
      O => Mcount_white2_min_cy_7_Q
    );
  Result_6_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_5_Q,
      O => Result_6_5_FASTCARRY_10251
    );
  Result_6_5_CYAND : X_AND2
    port map (
      I0 => Result_6_5_CYSELG_10239,
      I1 => Result_6_5_CYSELF_10254,
      O => Result_6_5_CYAND_10252
    );
  Result_6_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_5_CYMUXG2_10250,
      IB => Result_6_5_FASTCARRY_10251,
      SEL => Result_6_5_CYAND_10252,
      O => Result_6_5_CYMUXFAST_10253
    );
  Result_6_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_5_LOGIC_ONE_10248,
      IB => Result_6_5_CYMUXF2_10249,
      SEL => Result_6_5_CYSELG_10239,
      O => Result_6_5_CYMUXG2_10250
    );
  Result_6_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(7),
      O => Result_6_5_CYSELG_10239
    );
  Mcount_white2_min_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(7)
    );
  Result_8_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_5_LOGIC_ONE_10286
    );
  Result_8_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_5_XORF_10306,
      O => Result_8_5
    );
  Result_8_5_XORF : X_XOR2
    port map (
      I0 => Result_8_5_CYINIT_10305,
      I1 => Mcount_white2_min_lut(8),
      O => Result_8_5_XORF_10306
    );
  Result_8_5_CYMUXF : X_MUX2
    port map (
      IA => Result_8_5_LOGIC_ONE_10286,
      IB => Result_8_5_CYINIT_10305,
      SEL => Result_8_5_CYSELF_10292,
      O => Mcount_white2_min_cy_8_Q
    );
  Result_8_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_5_LOGIC_ONE_10286,
      IB => Result_8_5_LOGIC_ONE_10286,
      SEL => Result_8_5_CYSELF_10292,
      O => Result_8_5_CYMUXF2_10287
    );
  Result_8_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_7_Q,
      O => Result_8_5_CYINIT_10305
    );
  Result_8_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(8),
      O => Result_8_5_CYSELF_10292
    );
  Result_8_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_5_XORG_10294,
      O => Result_9_5
    );
  Result_8_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_8_Q,
      I1 => Mcount_white2_min_lut(9),
      O => Result_8_5_XORG_10294
    );
  Result_8_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_5_CYMUXFAST_10291,
      O => Mcount_white2_min_cy_9_Q
    );
  Result_8_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_7_Q,
      O => Result_8_5_FASTCARRY_10289
    );
  Result_8_5_CYAND : X_AND2
    port map (
      I0 => Result_8_5_CYSELG_10277,
      I1 => Result_8_5_CYSELF_10292,
      O => Result_8_5_CYAND_10290
    );
  Result_8_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_5_CYMUXG2_10288,
      IB => Result_8_5_FASTCARRY_10289,
      SEL => Result_8_5_CYAND_10290,
      O => Result_8_5_CYMUXFAST_10291
    );
  Result_8_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_5_LOGIC_ONE_10286,
      IB => Result_8_5_CYMUXF2_10287,
      SEL => Result_8_5_CYSELG_10277,
      O => Result_8_5_CYMUXG2_10288
    );
  Result_8_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(9),
      O => Result_8_5_CYSELG_10277
    );
  Mcount_white2_min_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(9)
    );
  Result_10_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_5_LOGIC_ONE_10324
    );
  Result_10_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_5_XORF_10344,
      O => Result_10_5
    );
  Result_10_5_XORF : X_XOR2
    port map (
      I0 => Result_10_5_CYINIT_10343,
      I1 => Mcount_white2_min_lut(10),
      O => Result_10_5_XORF_10344
    );
  Result_10_5_CYMUXF : X_MUX2
    port map (
      IA => Result_10_5_LOGIC_ONE_10324,
      IB => Result_10_5_CYINIT_10343,
      SEL => Result_10_5_CYSELF_10330,
      O => Mcount_white2_min_cy_10_Q
    );
  Result_10_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_5_LOGIC_ONE_10324,
      IB => Result_10_5_LOGIC_ONE_10324,
      SEL => Result_10_5_CYSELF_10330,
      O => Result_10_5_CYMUXF2_10325
    );
  Result_10_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_9_Q,
      O => Result_10_5_CYINIT_10343
    );
  Result_10_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(10),
      O => Result_10_5_CYSELF_10330
    );
  Result_10_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_5_XORG_10332,
      O => Result_11_5
    );
  Result_10_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_10_Q,
      I1 => Mcount_white2_min_lut(11),
      O => Result_10_5_XORG_10332
    );
  Result_10_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_5_CYMUXFAST_10329,
      O => Mcount_white2_min_cy_11_Q
    );
  Result_10_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_9_Q,
      O => Result_10_5_FASTCARRY_10327
    );
  Result_10_5_CYAND : X_AND2
    port map (
      I0 => Result_10_5_CYSELG_10315,
      I1 => Result_10_5_CYSELF_10330,
      O => Result_10_5_CYAND_10328
    );
  Result_10_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_5_CYMUXG2_10326,
      IB => Result_10_5_FASTCARRY_10327,
      SEL => Result_10_5_CYAND_10328,
      O => Result_10_5_CYMUXFAST_10329
    );
  Result_10_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_5_LOGIC_ONE_10324,
      IB => Result_10_5_CYMUXF2_10325,
      SEL => Result_10_5_CYSELG_10315,
      O => Result_10_5_CYMUXG2_10326
    );
  Result_10_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(11),
      O => Result_10_5_CYSELG_10315
    );
  Mcount_white2_min_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(11)
    );
  Result_12_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_5_LOGIC_ONE_10362
    );
  Result_12_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_5_XORF_10382,
      O => Result_12_5
    );
  Result_12_5_XORF : X_XOR2
    port map (
      I0 => Result_12_5_CYINIT_10381,
      I1 => Mcount_white2_min_lut(12),
      O => Result_12_5_XORF_10382
    );
  Result_12_5_CYMUXF : X_MUX2
    port map (
      IA => Result_12_5_LOGIC_ONE_10362,
      IB => Result_12_5_CYINIT_10381,
      SEL => Result_12_5_CYSELF_10368,
      O => Mcount_white2_min_cy_12_Q
    );
  Result_12_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_5_LOGIC_ONE_10362,
      IB => Result_12_5_LOGIC_ONE_10362,
      SEL => Result_12_5_CYSELF_10368,
      O => Result_12_5_CYMUXF2_10363
    );
  Result_12_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_11_Q,
      O => Result_12_5_CYINIT_10381
    );
  Result_12_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(12),
      O => Result_12_5_CYSELF_10368
    );
  Result_12_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_5_XORG_10370,
      O => Result_13_5
    );
  Result_12_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_12_Q,
      I1 => Mcount_white2_min_lut(13),
      O => Result_12_5_XORG_10370
    );
  Result_12_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_5_CYMUXFAST_10367,
      O => Mcount_white2_min_cy_13_Q
    );
  Result_12_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_11_Q,
      O => Result_12_5_FASTCARRY_10365
    );
  Result_12_5_CYAND : X_AND2
    port map (
      I0 => Result_12_5_CYSELG_10353,
      I1 => Result_12_5_CYSELF_10368,
      O => Result_12_5_CYAND_10366
    );
  Result_12_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_5_CYMUXG2_10364,
      IB => Result_12_5_FASTCARRY_10365,
      SEL => Result_12_5_CYAND_10366,
      O => Result_12_5_CYMUXFAST_10367
    );
  Result_12_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_5_LOGIC_ONE_10362,
      IB => Result_12_5_CYMUXF2_10363,
      SEL => Result_12_5_CYSELG_10353,
      O => Result_12_5_CYMUXG2_10364
    );
  Result_12_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(13),
      O => Result_12_5_CYSELG_10353
    );
  Mcount_white2_min_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(13)
    );
  Result_14_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_5_LOGIC_ONE_10400
    );
  Result_14_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_5_XORF_10420,
      O => Result_14_5
    );
  Result_14_5_XORF : X_XOR2
    port map (
      I0 => Result_14_5_CYINIT_10419,
      I1 => Mcount_white2_min_lut(14),
      O => Result_14_5_XORF_10420
    );
  Result_14_5_CYMUXF : X_MUX2
    port map (
      IA => Result_14_5_LOGIC_ONE_10400,
      IB => Result_14_5_CYINIT_10419,
      SEL => Result_14_5_CYSELF_10406,
      O => Mcount_white2_min_cy_14_Q
    );
  Result_14_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_5_LOGIC_ONE_10400,
      IB => Result_14_5_LOGIC_ONE_10400,
      SEL => Result_14_5_CYSELF_10406,
      O => Result_14_5_CYMUXF2_10401
    );
  Result_14_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_13_Q,
      O => Result_14_5_CYINIT_10419
    );
  Result_14_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(14),
      O => Result_14_5_CYSELF_10406
    );
  Result_14_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_5_XORG_10408,
      O => Result_15_5
    );
  Result_14_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_14_Q,
      I1 => Mcount_white2_min_lut(15),
      O => Result_14_5_XORG_10408
    );
  Result_14_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_5_CYMUXFAST_10405,
      O => Mcount_white2_min_cy_15_Q
    );
  Result_14_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_13_Q,
      O => Result_14_5_FASTCARRY_10403
    );
  Result_14_5_CYAND : X_AND2
    port map (
      I0 => Result_14_5_CYSELG_10391,
      I1 => Result_14_5_CYSELF_10406,
      O => Result_14_5_CYAND_10404
    );
  Result_14_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_5_CYMUXG2_10402,
      IB => Result_14_5_FASTCARRY_10403,
      SEL => Result_14_5_CYAND_10404,
      O => Result_14_5_CYMUXFAST_10405
    );
  Result_14_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_5_LOGIC_ONE_10400,
      IB => Result_14_5_CYMUXF2_10401,
      SEL => Result_14_5_CYSELG_10391,
      O => Result_14_5_CYMUXG2_10402
    );
  Result_14_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(15),
      O => Result_14_5_CYSELG_10391
    );
  Mcount_white2_min_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(15)
    );
  Result_16_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_5_LOGIC_ONE_10438
    );
  Result_16_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_5_XORF_10458,
      O => Result_16_5
    );
  Result_16_5_XORF : X_XOR2
    port map (
      I0 => Result_16_5_CYINIT_10457,
      I1 => Mcount_white2_min_lut(16),
      O => Result_16_5_XORF_10458
    );
  Result_16_5_CYMUXF : X_MUX2
    port map (
      IA => Result_16_5_LOGIC_ONE_10438,
      IB => Result_16_5_CYINIT_10457,
      SEL => Result_16_5_CYSELF_10444,
      O => Mcount_white2_min_cy_16_Q
    );
  Result_16_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_5_LOGIC_ONE_10438,
      IB => Result_16_5_LOGIC_ONE_10438,
      SEL => Result_16_5_CYSELF_10444,
      O => Result_16_5_CYMUXF2_10439
    );
  Result_16_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_15_Q,
      O => Result_16_5_CYINIT_10457
    );
  Result_16_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(16),
      O => Result_16_5_CYSELF_10444
    );
  Result_16_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_5_XORG_10446,
      O => Result_17_5
    );
  Result_16_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_16_Q,
      I1 => Mcount_white2_min_lut(17),
      O => Result_16_5_XORG_10446
    );
  Result_16_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_5_CYMUXFAST_10443,
      O => Mcount_white2_min_cy_17_Q
    );
  Result_16_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_15_Q,
      O => Result_16_5_FASTCARRY_10441
    );
  Result_16_5_CYAND : X_AND2
    port map (
      I0 => Result_16_5_CYSELG_10429,
      I1 => Result_16_5_CYSELF_10444,
      O => Result_16_5_CYAND_10442
    );
  Result_16_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_5_CYMUXG2_10440,
      IB => Result_16_5_FASTCARRY_10441,
      SEL => Result_16_5_CYAND_10442,
      O => Result_16_5_CYMUXFAST_10443
    );
  Result_16_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_5_LOGIC_ONE_10438,
      IB => Result_16_5_CYMUXF2_10439,
      SEL => Result_16_5_CYSELG_10429,
      O => Result_16_5_CYMUXG2_10440
    );
  Result_16_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(17),
      O => Result_16_5_CYSELG_10429
    );
  Mcount_white2_min_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(17)
    );
  Result_18_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_5_LOGIC_ONE_10476
    );
  Result_18_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_5_XORF_10496,
      O => Result_18_5
    );
  Result_18_5_XORF : X_XOR2
    port map (
      I0 => Result_18_5_CYINIT_10495,
      I1 => Mcount_white2_min_lut(18),
      O => Result_18_5_XORF_10496
    );
  Result_18_5_CYMUXF : X_MUX2
    port map (
      IA => Result_18_5_LOGIC_ONE_10476,
      IB => Result_18_5_CYINIT_10495,
      SEL => Result_18_5_CYSELF_10482,
      O => Mcount_white2_min_cy_18_Q
    );
  Result_18_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_5_LOGIC_ONE_10476,
      IB => Result_18_5_LOGIC_ONE_10476,
      SEL => Result_18_5_CYSELF_10482,
      O => Result_18_5_CYMUXF2_10477
    );
  Result_18_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_17_Q,
      O => Result_18_5_CYINIT_10495
    );
  Result_18_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(18),
      O => Result_18_5_CYSELF_10482
    );
  Result_18_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_5_XORG_10484,
      O => Result_19_5
    );
  Result_18_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_18_Q,
      I1 => Mcount_white2_min_lut(19),
      O => Result_18_5_XORG_10484
    );
  Result_18_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_5_CYMUXFAST_10481,
      O => Mcount_white2_min_cy_19_Q
    );
  Result_18_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_17_Q,
      O => Result_18_5_FASTCARRY_10479
    );
  Result_18_5_CYAND : X_AND2
    port map (
      I0 => Result_18_5_CYSELG_10467,
      I1 => Result_18_5_CYSELF_10482,
      O => Result_18_5_CYAND_10480
    );
  Result_18_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_5_CYMUXG2_10478,
      IB => Result_18_5_FASTCARRY_10479,
      SEL => Result_18_5_CYAND_10480,
      O => Result_18_5_CYMUXFAST_10481
    );
  Result_18_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_5_LOGIC_ONE_10476,
      IB => Result_18_5_CYMUXF2_10477,
      SEL => Result_18_5_CYSELG_10467,
      O => Result_18_5_CYMUXG2_10478
    );
  Result_18_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(19),
      O => Result_18_5_CYSELG_10467
    );
  Mcount_white2_min_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(19)
    );
  Result_20_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_5_LOGIC_ONE_10514
    );
  Result_20_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_5_XORF_10534,
      O => Result_20_5
    );
  Result_20_5_XORF : X_XOR2
    port map (
      I0 => Result_20_5_CYINIT_10533,
      I1 => Mcount_white2_min_lut(20),
      O => Result_20_5_XORF_10534
    );
  Result_20_5_CYMUXF : X_MUX2
    port map (
      IA => Result_20_5_LOGIC_ONE_10514,
      IB => Result_20_5_CYINIT_10533,
      SEL => Result_20_5_CYSELF_10520,
      O => Mcount_white2_min_cy_20_Q
    );
  Result_20_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_5_LOGIC_ONE_10514,
      IB => Result_20_5_LOGIC_ONE_10514,
      SEL => Result_20_5_CYSELF_10520,
      O => Result_20_5_CYMUXF2_10515
    );
  Result_20_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_19_Q,
      O => Result_20_5_CYINIT_10533
    );
  Result_20_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(20),
      O => Result_20_5_CYSELF_10520
    );
  Result_20_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_5_XORG_10522,
      O => Result_21_5
    );
  Result_20_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_20_Q,
      I1 => Mcount_white2_min_lut(21),
      O => Result_20_5_XORG_10522
    );
  Result_20_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_5_CYMUXFAST_10519,
      O => Mcount_white2_min_cy_21_Q
    );
  Result_20_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_19_Q,
      O => Result_20_5_FASTCARRY_10517
    );
  Result_20_5_CYAND : X_AND2
    port map (
      I0 => Result_20_5_CYSELG_10505,
      I1 => Result_20_5_CYSELF_10520,
      O => Result_20_5_CYAND_10518
    );
  Result_20_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_5_CYMUXG2_10516,
      IB => Result_20_5_FASTCARRY_10517,
      SEL => Result_20_5_CYAND_10518,
      O => Result_20_5_CYMUXFAST_10519
    );
  Result_20_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_5_LOGIC_ONE_10514,
      IB => Result_20_5_CYMUXF2_10515,
      SEL => Result_20_5_CYSELG_10505,
      O => Result_20_5_CYMUXG2_10516
    );
  Result_20_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(21),
      O => Result_20_5_CYSELG_10505
    );
  Mcount_white2_min_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(21)
    );
  Result_22_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_5_LOGIC_ONE_10552
    );
  Result_22_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_5_XORF_10572,
      O => Result_22_5
    );
  Result_22_5_XORF : X_XOR2
    port map (
      I0 => Result_22_5_CYINIT_10571,
      I1 => Mcount_white2_min_lut(22),
      O => Result_22_5_XORF_10572
    );
  Result_22_5_CYMUXF : X_MUX2
    port map (
      IA => Result_22_5_LOGIC_ONE_10552,
      IB => Result_22_5_CYINIT_10571,
      SEL => Result_22_5_CYSELF_10558,
      O => Mcount_white2_min_cy_22_Q
    );
  Result_22_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_5_LOGIC_ONE_10552,
      IB => Result_22_5_LOGIC_ONE_10552,
      SEL => Result_22_5_CYSELF_10558,
      O => Result_22_5_CYMUXF2_10553
    );
  Result_22_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_21_Q,
      O => Result_22_5_CYINIT_10571
    );
  Result_22_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(22),
      O => Result_22_5_CYSELF_10558
    );
  Result_22_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_5_XORG_10560,
      O => Result_23_5
    );
  Result_22_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_22_Q,
      I1 => Mcount_white2_min_lut(23),
      O => Result_22_5_XORG_10560
    );
  Result_22_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_5_CYMUXFAST_10557,
      O => Mcount_white2_min_cy_23_Q
    );
  Result_22_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_21_Q,
      O => Result_22_5_FASTCARRY_10555
    );
  Result_22_5_CYAND : X_AND2
    port map (
      I0 => Result_22_5_CYSELG_10543,
      I1 => Result_22_5_CYSELF_10558,
      O => Result_22_5_CYAND_10556
    );
  Result_22_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_5_CYMUXG2_10554,
      IB => Result_22_5_FASTCARRY_10555,
      SEL => Result_22_5_CYAND_10556,
      O => Result_22_5_CYMUXFAST_10557
    );
  Result_22_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_5_LOGIC_ONE_10552,
      IB => Result_22_5_CYMUXF2_10553,
      SEL => Result_22_5_CYSELG_10543,
      O => Result_22_5_CYMUXG2_10554
    );
  Result_22_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(23),
      O => Result_22_5_CYSELG_10543
    );
  Mcount_white2_min_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(23)
    );
  Result_24_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_5_LOGIC_ONE_10590
    );
  Result_24_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_5_XORF_10610,
      O => Result_24_5
    );
  Result_24_5_XORF : X_XOR2
    port map (
      I0 => Result_24_5_CYINIT_10609,
      I1 => Mcount_white2_min_lut(24),
      O => Result_24_5_XORF_10610
    );
  Result_24_5_CYMUXF : X_MUX2
    port map (
      IA => Result_24_5_LOGIC_ONE_10590,
      IB => Result_24_5_CYINIT_10609,
      SEL => Result_24_5_CYSELF_10596,
      O => Mcount_white2_min_cy_24_Q
    );
  Result_24_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_5_LOGIC_ONE_10590,
      IB => Result_24_5_LOGIC_ONE_10590,
      SEL => Result_24_5_CYSELF_10596,
      O => Result_24_5_CYMUXF2_10591
    );
  Result_24_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_23_Q,
      O => Result_24_5_CYINIT_10609
    );
  Result_24_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(24),
      O => Result_24_5_CYSELF_10596
    );
  Result_24_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_5_XORG_10598,
      O => Result_25_5
    );
  Result_24_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_24_Q,
      I1 => Mcount_white2_min_lut(25),
      O => Result_24_5_XORG_10598
    );
  Result_24_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_5_CYMUXFAST_10595,
      O => Mcount_white2_min_cy_25_Q
    );
  Result_24_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_23_Q,
      O => Result_24_5_FASTCARRY_10593
    );
  Result_24_5_CYAND : X_AND2
    port map (
      I0 => Result_24_5_CYSELG_10581,
      I1 => Result_24_5_CYSELF_10596,
      O => Result_24_5_CYAND_10594
    );
  Result_24_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_5_CYMUXG2_10592,
      IB => Result_24_5_FASTCARRY_10593,
      SEL => Result_24_5_CYAND_10594,
      O => Result_24_5_CYMUXFAST_10595
    );
  Result_24_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_5_LOGIC_ONE_10590,
      IB => Result_24_5_CYMUXF2_10591,
      SEL => Result_24_5_CYSELG_10581,
      O => Result_24_5_CYMUXG2_10592
    );
  Result_24_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(25),
      O => Result_24_5_CYSELG_10581
    );
  Mcount_white2_min_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(25)
    );
  Result_26_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_5_LOGIC_ONE_10628
    );
  Result_26_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_5_XORF_10648,
      O => Result_26_5
    );
  Result_26_5_XORF : X_XOR2
    port map (
      I0 => Result_26_5_CYINIT_10647,
      I1 => Mcount_white2_min_lut(26),
      O => Result_26_5_XORF_10648
    );
  Result_26_5_CYMUXF : X_MUX2
    port map (
      IA => Result_26_5_LOGIC_ONE_10628,
      IB => Result_26_5_CYINIT_10647,
      SEL => Result_26_5_CYSELF_10634,
      O => Mcount_white2_min_cy_26_Q
    );
  Result_26_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_5_LOGIC_ONE_10628,
      IB => Result_26_5_LOGIC_ONE_10628,
      SEL => Result_26_5_CYSELF_10634,
      O => Result_26_5_CYMUXF2_10629
    );
  Result_26_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_25_Q,
      O => Result_26_5_CYINIT_10647
    );
  Result_26_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(26),
      O => Result_26_5_CYSELF_10634
    );
  Result_26_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_5_XORG_10636,
      O => Result_27_5
    );
  Result_26_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_26_Q,
      I1 => Mcount_white2_min_lut(27),
      O => Result_26_5_XORG_10636
    );
  Result_26_5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_5_CYMUXFAST_10633,
      O => Mcount_white2_min_cy_27_Q
    );
  Result_26_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_25_Q,
      O => Result_26_5_FASTCARRY_10631
    );
  Result_26_5_CYAND : X_AND2
    port map (
      I0 => Result_26_5_CYSELG_10619,
      I1 => Result_26_5_CYSELF_10634,
      O => Result_26_5_CYAND_10632
    );
  Result_26_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_5_CYMUXG2_10630,
      IB => Result_26_5_FASTCARRY_10631,
      SEL => Result_26_5_CYAND_10632,
      O => Result_26_5_CYMUXFAST_10633
    );
  Result_26_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_5_LOGIC_ONE_10628,
      IB => Result_26_5_CYMUXF2_10629,
      SEL => Result_26_5_CYSELG_10619,
      O => Result_26_5_CYMUXG2_10630
    );
  Result_26_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(27),
      O => Result_26_5_CYSELG_10619
    );
  Mcount_white2_min_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(27)
    );
  Result_28_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_5_LOGIC_ONE_10666
    );
  Result_28_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_5_XORF_10686,
      O => Result_28_5
    );
  Result_28_5_XORF : X_XOR2
    port map (
      I0 => Result_28_5_CYINIT_10685,
      I1 => Mcount_white2_min_lut(28),
      O => Result_28_5_XORF_10686
    );
  Result_28_5_CYMUXF : X_MUX2
    port map (
      IA => Result_28_5_LOGIC_ONE_10666,
      IB => Result_28_5_CYINIT_10685,
      SEL => Result_28_5_CYSELF_10672,
      O => Mcount_white2_min_cy_28_Q
    );
  Result_28_5_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_5_LOGIC_ONE_10666,
      IB => Result_28_5_LOGIC_ONE_10666,
      SEL => Result_28_5_CYSELF_10672,
      O => Result_28_5_CYMUXF2_10667
    );
  Result_28_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_27_Q,
      O => Result_28_5_CYINIT_10685
    );
  Result_28_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(28),
      O => Result_28_5_CYSELF_10672
    );
  Result_28_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_5_XORG_10674,
      O => Result_29_5
    );
  Result_28_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_28_Q,
      I1 => Mcount_white2_min_lut(29),
      O => Result_28_5_XORG_10674
    );
  Result_28_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_cy_27_Q,
      O => Result_28_5_FASTCARRY_10669
    );
  Result_28_5_CYAND : X_AND2
    port map (
      I0 => Result_28_5_CYSELG_10657,
      I1 => Result_28_5_CYSELF_10672,
      O => Result_28_5_CYAND_10670
    );
  Result_28_5_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_5_CYMUXG2_10668,
      IB => Result_28_5_FASTCARRY_10669,
      SEL => Result_28_5_CYAND_10670,
      O => Result_28_5_CYMUXFAST_10671
    );
  Result_28_5_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_5_LOGIC_ONE_10666,
      IB => Result_28_5_CYMUXF2_10667,
      SEL => Result_28_5_CYSELG_10657,
      O => Result_28_5_CYMUXG2_10668
    );
  Result_28_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(29),
      O => Result_28_5_CYSELG_10657
    );
  Mcount_white2_min_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(29)
    );
  Result_30_5_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_5_LOGIC_ONE_10716
    );
  Result_30_5_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_5_XORF_10717,
      O => Result_30_5
    );
  Result_30_5_XORF : X_XOR2
    port map (
      I0 => Result_30_5_CYINIT_10715,
      I1 => Mcount_white2_min_lut(30),
      O => Result_30_5_XORF_10717
    );
  Result_30_5_CYMUXF : X_MUX2
    port map (
      IA => Result_30_5_LOGIC_ONE_10716,
      IB => Result_30_5_CYINIT_10715,
      SEL => Result_30_5_CYSELF_10706,
      O => Mcount_white2_min_cy_30_Q
    );
  Result_30_5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_5_CYMUXFAST_10671,
      O => Result_30_5_CYINIT_10715
    );
  Result_30_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_lut(30),
      O => Result_30_5_CYSELF_10706
    );
  Result_30_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_5_XORG_10703,
      O => Result_31_5
    );
  Result_30_5_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_min_cy_30_Q,
      I1 => Mcount_white2_min_lut(31),
      O => Result_30_5_XORG_10703
    );
  Mcount_white2_min_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(31)
    );
  white2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10736
    );
  white2_min_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10736,
      IB => white2_min_cmp_eq0000_wg_cy_1_CYINIT_10747,
      SEL => white2_min_cmp_eq0000_wg_cy_1_CYSELF_10741,
      O => white2_min_cmp_eq0000_wg_cy(0)
    );
  white2_min_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_cy_1_BXINV_10739,
      O => white2_min_cmp_eq0000_wg_cy_1_CYINIT_10747
    );
  white2_min_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(0),
      O => white2_min_cmp_eq0000_wg_cy_1_CYSELF_10741
    );
  white2_min_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => white2_min_cmp_eq0000_wg_cy_1_BXINV_10739
    );
  white2_min_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10736,
      IB => white2_min_cmp_eq0000_wg_cy(0),
      SEL => white2_min_cmp_eq0000_wg_cy_1_CYSELG_10730,
      O => white2_min_cmp_eq0000_wg_cy_1_CYMUXG_10738
    );
  white2_min_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(1),
      O => white2_min_cmp_eq0000_wg_cy_1_CYSELG_10730
    );
  white2_min_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_min(11),
      ADR1 => white2_min(12),
      ADR2 => white2_min(6),
      ADR3 => white2_min(13),
      O => white2_min_cmp_eq0000_wg_lut(1)
    );
  white2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10765
    );
  white2_min_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10765,
      IB => white2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10765,
      SEL => white2_min_cmp_eq0000_wg_cy_3_CYSELF_10771,
      O => white2_min_cmp_eq0000_wg_cy_3_CYMUXF2_10766
    );
  white2_min_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(2),
      O => white2_min_cmp_eq0000_wg_cy_3_CYSELF_10771
    );
  white2_min_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_cy_1_CYMUXG_10738,
      O => white2_min_cmp_eq0000_wg_cy_3_FASTCARRY_10768
    );
  white2_min_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => white2_min_cmp_eq0000_wg_cy_3_CYSELG_10759,
      I1 => white2_min_cmp_eq0000_wg_cy_3_CYSELF_10771,
      O => white2_min_cmp_eq0000_wg_cy_3_CYAND_10769
    );
  white2_min_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_3_CYMUXG2_10767,
      IB => white2_min_cmp_eq0000_wg_cy_3_FASTCARRY_10768,
      SEL => white2_min_cmp_eq0000_wg_cy_3_CYAND_10769,
      O => white2_min_cmp_eq0000_wg_cy_3_CYMUXFAST_10770
    );
  white2_min_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10765,
      IB => white2_min_cmp_eq0000_wg_cy_3_CYMUXF2_10766,
      SEL => white2_min_cmp_eq0000_wg_cy_3_CYSELG_10759,
      O => white2_min_cmp_eq0000_wg_cy_3_CYMUXG2_10767
    );
  white2_min_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(3),
      O => white2_min_cmp_eq0000_wg_cy_3_CYSELG_10759
    );
  white2_min_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white2_min(17),
      ADR1 => white2_min(4),
      ADR2 => white2_min(18),
      ADR3 => white2_min(19),
      O => white2_min_cmp_eq0000_wg_lut(3)
    );
  white2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10795
    );
  white2_min_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10795,
      IB => white2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10795,
      SEL => white2_min_cmp_eq0000_wg_cy_5_CYSELF_10801,
      O => white2_min_cmp_eq0000_wg_cy_5_CYMUXF2_10796
    );
  white2_min_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(4),
      O => white2_min_cmp_eq0000_wg_cy_5_CYSELF_10801
    );
  white2_min_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_cy_3_CYMUXFAST_10770,
      O => white2_min_cmp_eq0000_wg_cy_5_FASTCARRY_10798
    );
  white2_min_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => white2_min_cmp_eq0000_wg_cy_5_CYSELG_10789,
      I1 => white2_min_cmp_eq0000_wg_cy_5_CYSELF_10801,
      O => white2_min_cmp_eq0000_wg_cy_5_CYAND_10799
    );
  white2_min_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_5_CYMUXG2_10797,
      IB => white2_min_cmp_eq0000_wg_cy_5_FASTCARRY_10798,
      SEL => white2_min_cmp_eq0000_wg_cy_5_CYAND_10799,
      O => white2_min_cmp_eq0000_wg_cy_5_CYMUXFAST_10800
    );
  white2_min_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10795,
      IB => white2_min_cmp_eq0000_wg_cy_5_CYMUXF2_10796,
      SEL => white2_min_cmp_eq0000_wg_cy_5_CYSELG_10789,
      O => white2_min_cmp_eq0000_wg_cy_5_CYMUXG2_10797
    );
  white2_min_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(5),
      O => white2_min_cmp_eq0000_wg_cy_5_CYSELG_10789
    );
  white2_min_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_min(23),
      ADR1 => white2_min(24),
      ADR2 => white2_min(2),
      ADR3 => white2_min(25),
      O => white2_min_cmp_eq0000_wg_lut(5)
    );
  white2_min_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => white2_min_cmp_eq0000_LOGIC_ZERO_10825
    );
  white2_min_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_LOGIC_ZERO_10825,
      IB => white2_min_cmp_eq0000_LOGIC_ZERO_10825,
      SEL => white2_min_cmp_eq0000_CYSELF_10831,
      O => white2_min_cmp_eq0000_CYMUXF2_10826
    );
  white2_min_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(6),
      O => white2_min_cmp_eq0000_CYSELF_10831
    );
  white2_min_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_CYMUXFAST_10830,
      O => white2_min_cmp_eq0000
    );
  white2_min_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_cy_5_CYMUXFAST_10800,
      O => white2_min_cmp_eq0000_FASTCARRY_10828
    );
  white2_min_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => white2_min_cmp_eq0000_CYSELG_10819,
      I1 => white2_min_cmp_eq0000_CYSELF_10831,
      O => white2_min_cmp_eq0000_CYAND_10829
    );
  white2_min_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_CYMUXG2_10827,
      IB => white2_min_cmp_eq0000_FASTCARRY_10828,
      SEL => white2_min_cmp_eq0000_CYAND_10829,
      O => white2_min_cmp_eq0000_CYMUXFAST_10830
    );
  white2_min_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => white2_min_cmp_eq0000_LOGIC_ZERO_10825,
      IB => white2_min_cmp_eq0000_CYMUXF2_10826,
      SEL => white2_min_cmp_eq0000_CYSELG_10819,
      O => white2_min_cmp_eq0000_CYMUXG2_10827
    );
  white2_min_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_cmp_eq0000_wg_lut(7),
      O => white2_min_cmp_eq0000_CYSELG_10819
    );
  white2_min_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_min(29),
      ADR1 => white2_min(30),
      ADR2 => white2_min(0),
      ADR3 => white2_min(31),
      O => white2_min_cmp_eq0000_wg_lut(7)
    );
  black1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10855
    );
  black1_sec_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10855,
      IB => black1_sec_cmp_eq0000_wg_cy_1_CYINIT_10866,
      SEL => black1_sec_cmp_eq0000_wg_cy_1_CYSELF_10860,
      O => black1_sec_cmp_eq0000_wg_cy(0)
    );
  black1_sec_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_cy_1_BXINV_10858,
      O => black1_sec_cmp_eq0000_wg_cy_1_CYINIT_10866
    );
  black1_sec_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(0),
      O => black1_sec_cmp_eq0000_wg_cy_1_CYSELF_10860
    );
  black1_sec_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => black1_sec_cmp_eq0000_wg_cy_1_BXINV_10858
    );
  black1_sec_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_10855,
      IB => black1_sec_cmp_eq0000_wg_cy(0),
      SEL => black1_sec_cmp_eq0000_wg_cy_1_CYSELG_10849,
      O => black1_sec_cmp_eq0000_wg_cy_1_CYMUXG_10857
    );
  black1_sec_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(1),
      O => black1_sec_cmp_eq0000_wg_cy_1_CYSELG_10849
    );
  black1_sec_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_sec(11),
      ADR1 => black1_sec(12),
      ADR2 => black1_sec(6),
      ADR3 => black1_sec(13),
      O => black1_sec_cmp_eq0000_wg_lut(1)
    );
  black1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10884
    );
  black1_sec_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10884,
      IB => black1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10884,
      SEL => black1_sec_cmp_eq0000_wg_cy_3_CYSELF_10890,
      O => black1_sec_cmp_eq0000_wg_cy_3_CYMUXF2_10885
    );
  black1_sec_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(2),
      O => black1_sec_cmp_eq0000_wg_cy_3_CYSELF_10890
    );
  black1_sec_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_cy_1_CYMUXG_10857,
      O => black1_sec_cmp_eq0000_wg_cy_3_FASTCARRY_10887
    );
  black1_sec_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => black1_sec_cmp_eq0000_wg_cy_3_CYSELG_10878,
      I1 => black1_sec_cmp_eq0000_wg_cy_3_CYSELF_10890,
      O => black1_sec_cmp_eq0000_wg_cy_3_CYAND_10888
    );
  black1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_3_CYMUXG2_10886,
      IB => black1_sec_cmp_eq0000_wg_cy_3_FASTCARRY_10887,
      SEL => black1_sec_cmp_eq0000_wg_cy_3_CYAND_10888,
      O => black1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_10889
    );
  black1_sec_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_10884,
      IB => black1_sec_cmp_eq0000_wg_cy_3_CYMUXF2_10885,
      SEL => black1_sec_cmp_eq0000_wg_cy_3_CYSELG_10878,
      O => black1_sec_cmp_eq0000_wg_cy_3_CYMUXG2_10886
    );
  black1_sec_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(3),
      O => black1_sec_cmp_eq0000_wg_cy_3_CYSELG_10878
    );
  black1_sec_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black1_sec(17),
      ADR1 => black1_sec(4),
      ADR2 => black1_sec(18),
      ADR3 => black1_sec(19),
      O => black1_sec_cmp_eq0000_wg_lut(3)
    );
  black1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10914
    );
  black1_sec_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10914,
      IB => black1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10914,
      SEL => black1_sec_cmp_eq0000_wg_cy_5_CYSELF_10920,
      O => black1_sec_cmp_eq0000_wg_cy_5_CYMUXF2_10915
    );
  black1_sec_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(4),
      O => black1_sec_cmp_eq0000_wg_cy_5_CYSELF_10920
    );
  black1_sec_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_10889,
      O => black1_sec_cmp_eq0000_wg_cy_5_FASTCARRY_10917
    );
  black1_sec_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => black1_sec_cmp_eq0000_wg_cy_5_CYSELG_10908,
      I1 => black1_sec_cmp_eq0000_wg_cy_5_CYSELF_10920,
      O => black1_sec_cmp_eq0000_wg_cy_5_CYAND_10918
    );
  black1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_5_CYMUXG2_10916,
      IB => black1_sec_cmp_eq0000_wg_cy_5_FASTCARRY_10917,
      SEL => black1_sec_cmp_eq0000_wg_cy_5_CYAND_10918,
      O => black1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_10919
    );
  black1_sec_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_10914,
      IB => black1_sec_cmp_eq0000_wg_cy_5_CYMUXF2_10915,
      SEL => black1_sec_cmp_eq0000_wg_cy_5_CYSELG_10908,
      O => black1_sec_cmp_eq0000_wg_cy_5_CYMUXG2_10916
    );
  black1_sec_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(5),
      O => black1_sec_cmp_eq0000_wg_cy_5_CYSELG_10908
    );
  black1_sec_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_sec(23),
      ADR1 => black1_sec(24),
      ADR2 => black1_sec(2),
      ADR3 => black1_sec(25),
      O => black1_sec_cmp_eq0000_wg_lut(5)
    );
  black1_sec_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_sec_cmp_eq0000_LOGIC_ZERO_10944
    );
  black1_sec_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_LOGIC_ZERO_10944,
      IB => black1_sec_cmp_eq0000_LOGIC_ZERO_10944,
      SEL => black1_sec_cmp_eq0000_CYSELF_10950,
      O => black1_sec_cmp_eq0000_CYMUXF2_10945
    );
  black1_sec_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(6),
      O => black1_sec_cmp_eq0000_CYSELF_10950
    );
  black1_sec_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_CYMUXFAST_10949,
      O => black1_sec_cmp_eq0000
    );
  black1_sec_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_10919,
      O => black1_sec_cmp_eq0000_FASTCARRY_10947
    );
  black1_sec_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => black1_sec_cmp_eq0000_CYSELG_10938,
      I1 => black1_sec_cmp_eq0000_CYSELF_10950,
      O => black1_sec_cmp_eq0000_CYAND_10948
    );
  black1_sec_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_CYMUXG2_10946,
      IB => black1_sec_cmp_eq0000_FASTCARRY_10947,
      SEL => black1_sec_cmp_eq0000_CYAND_10948,
      O => black1_sec_cmp_eq0000_CYMUXFAST_10949
    );
  black1_sec_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => black1_sec_cmp_eq0000_LOGIC_ZERO_10944,
      IB => black1_sec_cmp_eq0000_CYMUXF2_10945,
      SEL => black1_sec_cmp_eq0000_CYSELG_10938,
      O => black1_sec_cmp_eq0000_CYMUXG2_10946
    );
  black1_sec_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_cmp_eq0000_wg_lut(7),
      O => black1_sec_cmp_eq0000_CYSELG_10938
    );
  black1_sec_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_sec(29),
      ADR1 => black1_sec(30),
      ADR2 => black1_sec(0),
      ADR3 => black1_sec(31),
      O => black1_sec_cmp_eq0000_wg_lut(7)
    );
  Result_0_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_10_LOGIC_ONE_10973
    );
  Result_0_10_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_10_LOGIC_ZERO_10990
    );
  Result_0_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_10_XORF_10991,
      O => Result_0_10
    );
  Result_0_10_XORF : X_XOR2
    port map (
      I0 => Result_0_10_CYINIT_10989,
      I1 => Result_0_10_F,
      O => Result_0_10_XORF_10991
    );
  Result_0_10_CYMUXF : X_MUX2
    port map (
      IA => Result_0_10_LOGIC_ZERO_10990,
      IB => Result_0_10_CYINIT_10989,
      SEL => Result_0_10_CYSELF_10980,
      O => Mcount_white2_sec_cy_0_Q
    );
  Result_0_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_10_BXINV_10978,
      O => Result_0_10_CYINIT_10989
    );
  Result_0_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_10_F,
      O => Result_0_10_CYSELF_10980
    );
  Result_0_10_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_10_BXINV_10978
    );
  Result_0_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_10_XORG_10976,
      O => Result_1_10
    );
  Result_0_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_0_Q,
      I1 => Mcount_white2_sec_lut(1),
      O => Result_0_10_XORG_10976
    );
  Result_0_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_10_CYMUXG_10975,
      O => Mcount_white2_sec_cy_1_Q
    );
  Result_0_10_CYMUXG : X_MUX2
    port map (
      IA => Result_0_10_LOGIC_ONE_10973,
      IB => Mcount_white2_sec_cy_0_Q,
      SEL => Result_0_10_CYSELG_10964,
      O => Result_0_10_CYMUXG_10975
    );
  Result_0_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(1),
      O => Result_0_10_CYSELG_10964
    );
  Mcount_white2_sec_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(1)
    );
  Result_2_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_10_LOGIC_ONE_11009
    );
  Result_2_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_10_XORF_11029,
      O => Result_2_10
    );
  Result_2_10_XORF : X_XOR2
    port map (
      I0 => Result_2_10_CYINIT_11028,
      I1 => Mcount_white2_sec_lut(2),
      O => Result_2_10_XORF_11029
    );
  Result_2_10_CYMUXF : X_MUX2
    port map (
      IA => Result_2_10_LOGIC_ONE_11009,
      IB => Result_2_10_CYINIT_11028,
      SEL => Result_2_10_CYSELF_11015,
      O => Mcount_white2_sec_cy_2_Q
    );
  Result_2_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_10_LOGIC_ONE_11009,
      IB => Result_2_10_LOGIC_ONE_11009,
      SEL => Result_2_10_CYSELF_11015,
      O => Result_2_10_CYMUXF2_11010
    );
  Result_2_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_1_Q,
      O => Result_2_10_CYINIT_11028
    );
  Result_2_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(2),
      O => Result_2_10_CYSELF_11015
    );
  Result_2_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_10_XORG_11017,
      O => Result_3_10
    );
  Result_2_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_2_Q,
      I1 => Mcount_white2_sec_lut(3),
      O => Result_2_10_XORG_11017
    );
  Result_2_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_10_CYMUXFAST_11014,
      O => Mcount_white2_sec_cy_3_Q
    );
  Result_2_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_1_Q,
      O => Result_2_10_FASTCARRY_11012
    );
  Result_2_10_CYAND : X_AND2
    port map (
      I0 => Result_2_10_CYSELG_11000,
      I1 => Result_2_10_CYSELF_11015,
      O => Result_2_10_CYAND_11013
    );
  Result_2_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_10_CYMUXG2_11011,
      IB => Result_2_10_FASTCARRY_11012,
      SEL => Result_2_10_CYAND_11013,
      O => Result_2_10_CYMUXFAST_11014
    );
  Result_2_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_10_LOGIC_ONE_11009,
      IB => Result_2_10_CYMUXF2_11010,
      SEL => Result_2_10_CYSELG_11000,
      O => Result_2_10_CYMUXG2_11011
    );
  Result_2_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(3),
      O => Result_2_10_CYSELG_11000
    );
  Mcount_white2_sec_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(3)
    );
  Result_4_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_10_LOGIC_ONE_11047
    );
  Result_4_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_10_XORF_11067,
      O => Result_4_10
    );
  Result_4_10_XORF : X_XOR2
    port map (
      I0 => Result_4_10_CYINIT_11066,
      I1 => Mcount_white2_sec_lut(4),
      O => Result_4_10_XORF_11067
    );
  Result_4_10_CYMUXF : X_MUX2
    port map (
      IA => Result_4_10_LOGIC_ONE_11047,
      IB => Result_4_10_CYINIT_11066,
      SEL => Result_4_10_CYSELF_11053,
      O => Mcount_white2_sec_cy_4_Q
    );
  Result_4_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_10_LOGIC_ONE_11047,
      IB => Result_4_10_LOGIC_ONE_11047,
      SEL => Result_4_10_CYSELF_11053,
      O => Result_4_10_CYMUXF2_11048
    );
  Result_4_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_3_Q,
      O => Result_4_10_CYINIT_11066
    );
  Result_4_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(4),
      O => Result_4_10_CYSELF_11053
    );
  Result_4_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_10_XORG_11055,
      O => Result_5_10
    );
  Result_4_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_4_Q,
      I1 => Mcount_white2_sec_lut(5),
      O => Result_4_10_XORG_11055
    );
  Result_4_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_10_CYMUXFAST_11052,
      O => Mcount_white2_sec_cy_5_Q
    );
  Result_4_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_3_Q,
      O => Result_4_10_FASTCARRY_11050
    );
  Result_4_10_CYAND : X_AND2
    port map (
      I0 => Result_4_10_CYSELG_11038,
      I1 => Result_4_10_CYSELF_11053,
      O => Result_4_10_CYAND_11051
    );
  Result_4_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_10_CYMUXG2_11049,
      IB => Result_4_10_FASTCARRY_11050,
      SEL => Result_4_10_CYAND_11051,
      O => Result_4_10_CYMUXFAST_11052
    );
  Result_4_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_10_LOGIC_ONE_11047,
      IB => Result_4_10_CYMUXF2_11048,
      SEL => Result_4_10_CYSELG_11038,
      O => Result_4_10_CYMUXG2_11049
    );
  Result_4_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(5),
      O => Result_4_10_CYSELG_11038
    );
  Mcount_white2_sec_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(5)
    );
  Result_6_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_10_LOGIC_ONE_11085
    );
  Result_6_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_10_XORF_11105,
      O => Result_6_10
    );
  Result_6_10_XORF : X_XOR2
    port map (
      I0 => Result_6_10_CYINIT_11104,
      I1 => Mcount_white2_sec_lut(6),
      O => Result_6_10_XORF_11105
    );
  Result_6_10_CYMUXF : X_MUX2
    port map (
      IA => Result_6_10_LOGIC_ONE_11085,
      IB => Result_6_10_CYINIT_11104,
      SEL => Result_6_10_CYSELF_11091,
      O => Mcount_white2_sec_cy_6_Q
    );
  Result_6_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_10_LOGIC_ONE_11085,
      IB => Result_6_10_LOGIC_ONE_11085,
      SEL => Result_6_10_CYSELF_11091,
      O => Result_6_10_CYMUXF2_11086
    );
  Result_6_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_5_Q,
      O => Result_6_10_CYINIT_11104
    );
  Result_6_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(6),
      O => Result_6_10_CYSELF_11091
    );
  Result_6_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_10_XORG_11093,
      O => Result_7_10
    );
  Result_6_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_6_Q,
      I1 => Mcount_white2_sec_lut(7),
      O => Result_6_10_XORG_11093
    );
  Result_6_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_10_CYMUXFAST_11090,
      O => Mcount_white2_sec_cy_7_Q
    );
  Result_6_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_5_Q,
      O => Result_6_10_FASTCARRY_11088
    );
  Result_6_10_CYAND : X_AND2
    port map (
      I0 => Result_6_10_CYSELG_11076,
      I1 => Result_6_10_CYSELF_11091,
      O => Result_6_10_CYAND_11089
    );
  Result_6_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_10_CYMUXG2_11087,
      IB => Result_6_10_FASTCARRY_11088,
      SEL => Result_6_10_CYAND_11089,
      O => Result_6_10_CYMUXFAST_11090
    );
  Result_6_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_10_LOGIC_ONE_11085,
      IB => Result_6_10_CYMUXF2_11086,
      SEL => Result_6_10_CYSELG_11076,
      O => Result_6_10_CYMUXG2_11087
    );
  Result_6_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(7),
      O => Result_6_10_CYSELG_11076
    );
  Mcount_white2_sec_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(7)
    );
  Result_8_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_10_LOGIC_ONE_11123
    );
  Result_8_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_10_XORF_11143,
      O => Result_8_10
    );
  Result_8_10_XORF : X_XOR2
    port map (
      I0 => Result_8_10_CYINIT_11142,
      I1 => Mcount_white2_sec_lut(8),
      O => Result_8_10_XORF_11143
    );
  Result_8_10_CYMUXF : X_MUX2
    port map (
      IA => Result_8_10_LOGIC_ONE_11123,
      IB => Result_8_10_CYINIT_11142,
      SEL => Result_8_10_CYSELF_11129,
      O => Mcount_white2_sec_cy_8_Q
    );
  Result_8_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_10_LOGIC_ONE_11123,
      IB => Result_8_10_LOGIC_ONE_11123,
      SEL => Result_8_10_CYSELF_11129,
      O => Result_8_10_CYMUXF2_11124
    );
  Result_8_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_7_Q,
      O => Result_8_10_CYINIT_11142
    );
  Result_8_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(8),
      O => Result_8_10_CYSELF_11129
    );
  Result_8_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_10_XORG_11131,
      O => Result_9_10
    );
  Result_8_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_8_Q,
      I1 => Mcount_white2_sec_lut(9),
      O => Result_8_10_XORG_11131
    );
  Result_8_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_10_CYMUXFAST_11128,
      O => Mcount_white2_sec_cy_9_Q
    );
  Result_8_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_7_Q,
      O => Result_8_10_FASTCARRY_11126
    );
  Result_8_10_CYAND : X_AND2
    port map (
      I0 => Result_8_10_CYSELG_11114,
      I1 => Result_8_10_CYSELF_11129,
      O => Result_8_10_CYAND_11127
    );
  Result_8_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_10_CYMUXG2_11125,
      IB => Result_8_10_FASTCARRY_11126,
      SEL => Result_8_10_CYAND_11127,
      O => Result_8_10_CYMUXFAST_11128
    );
  Result_8_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_10_LOGIC_ONE_11123,
      IB => Result_8_10_CYMUXF2_11124,
      SEL => Result_8_10_CYSELG_11114,
      O => Result_8_10_CYMUXG2_11125
    );
  Result_8_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(9),
      O => Result_8_10_CYSELG_11114
    );
  Mcount_white2_sec_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(9)
    );
  Result_10_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_10_LOGIC_ONE_11161
    );
  Result_10_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_10_XORF_11181,
      O => Result_10_10
    );
  Result_10_10_XORF : X_XOR2
    port map (
      I0 => Result_10_10_CYINIT_11180,
      I1 => Mcount_white2_sec_lut(10),
      O => Result_10_10_XORF_11181
    );
  Result_10_10_CYMUXF : X_MUX2
    port map (
      IA => Result_10_10_LOGIC_ONE_11161,
      IB => Result_10_10_CYINIT_11180,
      SEL => Result_10_10_CYSELF_11167,
      O => Mcount_white2_sec_cy_10_Q
    );
  Result_10_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_10_LOGIC_ONE_11161,
      IB => Result_10_10_LOGIC_ONE_11161,
      SEL => Result_10_10_CYSELF_11167,
      O => Result_10_10_CYMUXF2_11162
    );
  Result_10_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_9_Q,
      O => Result_10_10_CYINIT_11180
    );
  Result_10_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(10),
      O => Result_10_10_CYSELF_11167
    );
  Result_10_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_10_XORG_11169,
      O => Result_11_10
    );
  Result_10_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_10_Q,
      I1 => Mcount_white2_sec_lut(11),
      O => Result_10_10_XORG_11169
    );
  Result_10_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_10_CYMUXFAST_11166,
      O => Mcount_white2_sec_cy_11_Q
    );
  Result_10_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_9_Q,
      O => Result_10_10_FASTCARRY_11164
    );
  Result_10_10_CYAND : X_AND2
    port map (
      I0 => Result_10_10_CYSELG_11152,
      I1 => Result_10_10_CYSELF_11167,
      O => Result_10_10_CYAND_11165
    );
  Result_10_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_10_CYMUXG2_11163,
      IB => Result_10_10_FASTCARRY_11164,
      SEL => Result_10_10_CYAND_11165,
      O => Result_10_10_CYMUXFAST_11166
    );
  Result_10_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_10_LOGIC_ONE_11161,
      IB => Result_10_10_CYMUXF2_11162,
      SEL => Result_10_10_CYSELG_11152,
      O => Result_10_10_CYMUXG2_11163
    );
  Result_10_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(11),
      O => Result_10_10_CYSELG_11152
    );
  Mcount_white2_sec_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(11)
    );
  Result_12_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_10_LOGIC_ONE_11199
    );
  Result_12_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_10_XORF_11219,
      O => Result_12_10
    );
  Result_12_10_XORF : X_XOR2
    port map (
      I0 => Result_12_10_CYINIT_11218,
      I1 => Mcount_white2_sec_lut(12),
      O => Result_12_10_XORF_11219
    );
  Result_12_10_CYMUXF : X_MUX2
    port map (
      IA => Result_12_10_LOGIC_ONE_11199,
      IB => Result_12_10_CYINIT_11218,
      SEL => Result_12_10_CYSELF_11205,
      O => Mcount_white2_sec_cy_12_Q
    );
  Result_12_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_10_LOGIC_ONE_11199,
      IB => Result_12_10_LOGIC_ONE_11199,
      SEL => Result_12_10_CYSELF_11205,
      O => Result_12_10_CYMUXF2_11200
    );
  Result_12_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_11_Q,
      O => Result_12_10_CYINIT_11218
    );
  Result_12_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(12),
      O => Result_12_10_CYSELF_11205
    );
  Result_12_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_10_XORG_11207,
      O => Result_13_10
    );
  Result_12_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_12_Q,
      I1 => Mcount_white2_sec_lut(13),
      O => Result_12_10_XORG_11207
    );
  Result_12_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_10_CYMUXFAST_11204,
      O => Mcount_white2_sec_cy_13_Q
    );
  Result_12_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_11_Q,
      O => Result_12_10_FASTCARRY_11202
    );
  Result_12_10_CYAND : X_AND2
    port map (
      I0 => Result_12_10_CYSELG_11190,
      I1 => Result_12_10_CYSELF_11205,
      O => Result_12_10_CYAND_11203
    );
  Result_12_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_10_CYMUXG2_11201,
      IB => Result_12_10_FASTCARRY_11202,
      SEL => Result_12_10_CYAND_11203,
      O => Result_12_10_CYMUXFAST_11204
    );
  Result_12_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_10_LOGIC_ONE_11199,
      IB => Result_12_10_CYMUXF2_11200,
      SEL => Result_12_10_CYSELG_11190,
      O => Result_12_10_CYMUXG2_11201
    );
  Result_12_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(13),
      O => Result_12_10_CYSELG_11190
    );
  Mcount_white2_sec_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(13)
    );
  Result_14_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_10_LOGIC_ONE_11237
    );
  Result_14_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_10_XORF_11257,
      O => Result_14_10
    );
  Result_14_10_XORF : X_XOR2
    port map (
      I0 => Result_14_10_CYINIT_11256,
      I1 => Mcount_white2_sec_lut(14),
      O => Result_14_10_XORF_11257
    );
  Result_14_10_CYMUXF : X_MUX2
    port map (
      IA => Result_14_10_LOGIC_ONE_11237,
      IB => Result_14_10_CYINIT_11256,
      SEL => Result_14_10_CYSELF_11243,
      O => Mcount_white2_sec_cy_14_Q
    );
  Result_14_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_10_LOGIC_ONE_11237,
      IB => Result_14_10_LOGIC_ONE_11237,
      SEL => Result_14_10_CYSELF_11243,
      O => Result_14_10_CYMUXF2_11238
    );
  Result_14_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_13_Q,
      O => Result_14_10_CYINIT_11256
    );
  Result_14_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(14),
      O => Result_14_10_CYSELF_11243
    );
  Result_14_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_10_XORG_11245,
      O => Result_15_10
    );
  Result_14_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_14_Q,
      I1 => Mcount_white2_sec_lut(15),
      O => Result_14_10_XORG_11245
    );
  Result_14_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_10_CYMUXFAST_11242,
      O => Mcount_white2_sec_cy_15_Q
    );
  Result_14_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_13_Q,
      O => Result_14_10_FASTCARRY_11240
    );
  Result_14_10_CYAND : X_AND2
    port map (
      I0 => Result_14_10_CYSELG_11228,
      I1 => Result_14_10_CYSELF_11243,
      O => Result_14_10_CYAND_11241
    );
  Result_14_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_10_CYMUXG2_11239,
      IB => Result_14_10_FASTCARRY_11240,
      SEL => Result_14_10_CYAND_11241,
      O => Result_14_10_CYMUXFAST_11242
    );
  Result_14_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_10_LOGIC_ONE_11237,
      IB => Result_14_10_CYMUXF2_11238,
      SEL => Result_14_10_CYSELG_11228,
      O => Result_14_10_CYMUXG2_11239
    );
  Result_14_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(15),
      O => Result_14_10_CYSELG_11228
    );
  Mcount_white2_sec_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(15)
    );
  Result_16_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_10_LOGIC_ONE_11275
    );
  Result_16_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_10_XORF_11295,
      O => Result_16_10
    );
  Result_16_10_XORF : X_XOR2
    port map (
      I0 => Result_16_10_CYINIT_11294,
      I1 => Mcount_white2_sec_lut(16),
      O => Result_16_10_XORF_11295
    );
  Result_16_10_CYMUXF : X_MUX2
    port map (
      IA => Result_16_10_LOGIC_ONE_11275,
      IB => Result_16_10_CYINIT_11294,
      SEL => Result_16_10_CYSELF_11281,
      O => Mcount_white2_sec_cy_16_Q
    );
  Result_16_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_10_LOGIC_ONE_11275,
      IB => Result_16_10_LOGIC_ONE_11275,
      SEL => Result_16_10_CYSELF_11281,
      O => Result_16_10_CYMUXF2_11276
    );
  Result_16_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_15_Q,
      O => Result_16_10_CYINIT_11294
    );
  Result_16_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(16),
      O => Result_16_10_CYSELF_11281
    );
  Result_16_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_10_XORG_11283,
      O => Result_17_10
    );
  Result_16_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_16_Q,
      I1 => Mcount_white2_sec_lut(17),
      O => Result_16_10_XORG_11283
    );
  Result_16_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_10_CYMUXFAST_11280,
      O => Mcount_white2_sec_cy_17_Q
    );
  Result_16_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_15_Q,
      O => Result_16_10_FASTCARRY_11278
    );
  Result_16_10_CYAND : X_AND2
    port map (
      I0 => Result_16_10_CYSELG_11266,
      I1 => Result_16_10_CYSELF_11281,
      O => Result_16_10_CYAND_11279
    );
  Result_16_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_10_CYMUXG2_11277,
      IB => Result_16_10_FASTCARRY_11278,
      SEL => Result_16_10_CYAND_11279,
      O => Result_16_10_CYMUXFAST_11280
    );
  Result_16_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_10_LOGIC_ONE_11275,
      IB => Result_16_10_CYMUXF2_11276,
      SEL => Result_16_10_CYSELG_11266,
      O => Result_16_10_CYMUXG2_11277
    );
  Result_16_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(17),
      O => Result_16_10_CYSELG_11266
    );
  Mcount_white2_sec_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(17)
    );
  Result_18_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_10_LOGIC_ONE_11313
    );
  Result_18_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_10_XORF_11333,
      O => Result_18_10
    );
  Result_18_10_XORF : X_XOR2
    port map (
      I0 => Result_18_10_CYINIT_11332,
      I1 => Mcount_white2_sec_lut(18),
      O => Result_18_10_XORF_11333
    );
  Result_18_10_CYMUXF : X_MUX2
    port map (
      IA => Result_18_10_LOGIC_ONE_11313,
      IB => Result_18_10_CYINIT_11332,
      SEL => Result_18_10_CYSELF_11319,
      O => Mcount_white2_sec_cy_18_Q
    );
  Result_18_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_10_LOGIC_ONE_11313,
      IB => Result_18_10_LOGIC_ONE_11313,
      SEL => Result_18_10_CYSELF_11319,
      O => Result_18_10_CYMUXF2_11314
    );
  Result_18_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_17_Q,
      O => Result_18_10_CYINIT_11332
    );
  Result_18_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(18),
      O => Result_18_10_CYSELF_11319
    );
  Result_18_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_10_XORG_11321,
      O => Result_19_10
    );
  Result_18_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_18_Q,
      I1 => Mcount_white2_sec_lut(19),
      O => Result_18_10_XORG_11321
    );
  Result_18_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_10_CYMUXFAST_11318,
      O => Mcount_white2_sec_cy_19_Q
    );
  Result_18_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_17_Q,
      O => Result_18_10_FASTCARRY_11316
    );
  Result_18_10_CYAND : X_AND2
    port map (
      I0 => Result_18_10_CYSELG_11304,
      I1 => Result_18_10_CYSELF_11319,
      O => Result_18_10_CYAND_11317
    );
  Result_18_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_10_CYMUXG2_11315,
      IB => Result_18_10_FASTCARRY_11316,
      SEL => Result_18_10_CYAND_11317,
      O => Result_18_10_CYMUXFAST_11318
    );
  Result_18_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_10_LOGIC_ONE_11313,
      IB => Result_18_10_CYMUXF2_11314,
      SEL => Result_18_10_CYSELG_11304,
      O => Result_18_10_CYMUXG2_11315
    );
  Result_18_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(19),
      O => Result_18_10_CYSELG_11304
    );
  Mcount_white2_sec_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(19)
    );
  Result_20_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_10_LOGIC_ONE_11351
    );
  Result_20_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_10_XORF_11371,
      O => Result_20_10
    );
  Result_20_10_XORF : X_XOR2
    port map (
      I0 => Result_20_10_CYINIT_11370,
      I1 => Mcount_white2_sec_lut(20),
      O => Result_20_10_XORF_11371
    );
  Result_20_10_CYMUXF : X_MUX2
    port map (
      IA => Result_20_10_LOGIC_ONE_11351,
      IB => Result_20_10_CYINIT_11370,
      SEL => Result_20_10_CYSELF_11357,
      O => Mcount_white2_sec_cy_20_Q
    );
  Result_20_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_10_LOGIC_ONE_11351,
      IB => Result_20_10_LOGIC_ONE_11351,
      SEL => Result_20_10_CYSELF_11357,
      O => Result_20_10_CYMUXF2_11352
    );
  Result_20_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_19_Q,
      O => Result_20_10_CYINIT_11370
    );
  Result_20_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(20),
      O => Result_20_10_CYSELF_11357
    );
  Result_20_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_10_XORG_11359,
      O => Result_21_10
    );
  Result_20_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_20_Q,
      I1 => Mcount_white2_sec_lut(21),
      O => Result_20_10_XORG_11359
    );
  Result_20_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_10_CYMUXFAST_11356,
      O => Mcount_white2_sec_cy_21_Q
    );
  Result_20_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_19_Q,
      O => Result_20_10_FASTCARRY_11354
    );
  Result_20_10_CYAND : X_AND2
    port map (
      I0 => Result_20_10_CYSELG_11342,
      I1 => Result_20_10_CYSELF_11357,
      O => Result_20_10_CYAND_11355
    );
  Result_20_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_10_CYMUXG2_11353,
      IB => Result_20_10_FASTCARRY_11354,
      SEL => Result_20_10_CYAND_11355,
      O => Result_20_10_CYMUXFAST_11356
    );
  Result_20_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_10_LOGIC_ONE_11351,
      IB => Result_20_10_CYMUXF2_11352,
      SEL => Result_20_10_CYSELG_11342,
      O => Result_20_10_CYMUXG2_11353
    );
  Result_20_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(21),
      O => Result_20_10_CYSELG_11342
    );
  Mcount_white2_sec_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(21)
    );
  Result_22_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_10_LOGIC_ONE_11389
    );
  Result_22_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_10_XORF_11409,
      O => Result_22_10
    );
  Result_22_10_XORF : X_XOR2
    port map (
      I0 => Result_22_10_CYINIT_11408,
      I1 => Mcount_white2_sec_lut(22),
      O => Result_22_10_XORF_11409
    );
  Result_22_10_CYMUXF : X_MUX2
    port map (
      IA => Result_22_10_LOGIC_ONE_11389,
      IB => Result_22_10_CYINIT_11408,
      SEL => Result_22_10_CYSELF_11395,
      O => Mcount_white2_sec_cy_22_Q
    );
  Result_22_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_10_LOGIC_ONE_11389,
      IB => Result_22_10_LOGIC_ONE_11389,
      SEL => Result_22_10_CYSELF_11395,
      O => Result_22_10_CYMUXF2_11390
    );
  Result_22_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_21_Q,
      O => Result_22_10_CYINIT_11408
    );
  Result_22_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(22),
      O => Result_22_10_CYSELF_11395
    );
  Result_22_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_10_XORG_11397,
      O => Result_23_10
    );
  Result_22_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_22_Q,
      I1 => Mcount_white2_sec_lut(23),
      O => Result_22_10_XORG_11397
    );
  Result_22_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_10_CYMUXFAST_11394,
      O => Mcount_white2_sec_cy_23_Q
    );
  Result_22_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_21_Q,
      O => Result_22_10_FASTCARRY_11392
    );
  Result_22_10_CYAND : X_AND2
    port map (
      I0 => Result_22_10_CYSELG_11380,
      I1 => Result_22_10_CYSELF_11395,
      O => Result_22_10_CYAND_11393
    );
  Result_22_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_10_CYMUXG2_11391,
      IB => Result_22_10_FASTCARRY_11392,
      SEL => Result_22_10_CYAND_11393,
      O => Result_22_10_CYMUXFAST_11394
    );
  Result_22_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_10_LOGIC_ONE_11389,
      IB => Result_22_10_CYMUXF2_11390,
      SEL => Result_22_10_CYSELG_11380,
      O => Result_22_10_CYMUXG2_11391
    );
  Result_22_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(23),
      O => Result_22_10_CYSELG_11380
    );
  Mcount_white2_sec_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(23)
    );
  Result_24_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_10_LOGIC_ONE_11427
    );
  Result_24_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_10_XORF_11447,
      O => Result_24_10
    );
  Result_24_10_XORF : X_XOR2
    port map (
      I0 => Result_24_10_CYINIT_11446,
      I1 => Mcount_white2_sec_lut(24),
      O => Result_24_10_XORF_11447
    );
  Result_24_10_CYMUXF : X_MUX2
    port map (
      IA => Result_24_10_LOGIC_ONE_11427,
      IB => Result_24_10_CYINIT_11446,
      SEL => Result_24_10_CYSELF_11433,
      O => Mcount_white2_sec_cy_24_Q
    );
  Result_24_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_10_LOGIC_ONE_11427,
      IB => Result_24_10_LOGIC_ONE_11427,
      SEL => Result_24_10_CYSELF_11433,
      O => Result_24_10_CYMUXF2_11428
    );
  Result_24_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_23_Q,
      O => Result_24_10_CYINIT_11446
    );
  Result_24_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(24),
      O => Result_24_10_CYSELF_11433
    );
  Result_24_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_10_XORG_11435,
      O => Result_25_10
    );
  Result_24_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_24_Q,
      I1 => Mcount_white2_sec_lut(25),
      O => Result_24_10_XORG_11435
    );
  Result_24_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_10_CYMUXFAST_11432,
      O => Mcount_white2_sec_cy_25_Q
    );
  Result_24_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_23_Q,
      O => Result_24_10_FASTCARRY_11430
    );
  Result_24_10_CYAND : X_AND2
    port map (
      I0 => Result_24_10_CYSELG_11418,
      I1 => Result_24_10_CYSELF_11433,
      O => Result_24_10_CYAND_11431
    );
  Result_24_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_10_CYMUXG2_11429,
      IB => Result_24_10_FASTCARRY_11430,
      SEL => Result_24_10_CYAND_11431,
      O => Result_24_10_CYMUXFAST_11432
    );
  Result_24_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_10_LOGIC_ONE_11427,
      IB => Result_24_10_CYMUXF2_11428,
      SEL => Result_24_10_CYSELG_11418,
      O => Result_24_10_CYMUXG2_11429
    );
  Result_24_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(25),
      O => Result_24_10_CYSELG_11418
    );
  Mcount_white2_sec_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(25)
    );
  Result_26_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_10_LOGIC_ONE_11465
    );
  Result_26_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_10_XORF_11485,
      O => Result_26_10
    );
  Result_26_10_XORF : X_XOR2
    port map (
      I0 => Result_26_10_CYINIT_11484,
      I1 => Mcount_white2_sec_lut(26),
      O => Result_26_10_XORF_11485
    );
  Result_26_10_CYMUXF : X_MUX2
    port map (
      IA => Result_26_10_LOGIC_ONE_11465,
      IB => Result_26_10_CYINIT_11484,
      SEL => Result_26_10_CYSELF_11471,
      O => Mcount_white2_sec_cy_26_Q
    );
  Result_26_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_10_LOGIC_ONE_11465,
      IB => Result_26_10_LOGIC_ONE_11465,
      SEL => Result_26_10_CYSELF_11471,
      O => Result_26_10_CYMUXF2_11466
    );
  Result_26_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_25_Q,
      O => Result_26_10_CYINIT_11484
    );
  Result_26_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(26),
      O => Result_26_10_CYSELF_11471
    );
  Result_26_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_10_XORG_11473,
      O => Result_27_10
    );
  Result_26_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_26_Q,
      I1 => Mcount_white2_sec_lut(27),
      O => Result_26_10_XORG_11473
    );
  Result_26_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_10_CYMUXFAST_11470,
      O => Mcount_white2_sec_cy_27_Q
    );
  Result_26_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_25_Q,
      O => Result_26_10_FASTCARRY_11468
    );
  Result_26_10_CYAND : X_AND2
    port map (
      I0 => Result_26_10_CYSELG_11456,
      I1 => Result_26_10_CYSELF_11471,
      O => Result_26_10_CYAND_11469
    );
  Result_26_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_10_CYMUXG2_11467,
      IB => Result_26_10_FASTCARRY_11468,
      SEL => Result_26_10_CYAND_11469,
      O => Result_26_10_CYMUXFAST_11470
    );
  Result_26_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_10_LOGIC_ONE_11465,
      IB => Result_26_10_CYMUXF2_11466,
      SEL => Result_26_10_CYSELG_11456,
      O => Result_26_10_CYMUXG2_11467
    );
  Result_26_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(27),
      O => Result_26_10_CYSELG_11456
    );
  Mcount_white2_sec_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(27)
    );
  Result_28_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_10_LOGIC_ONE_11503
    );
  Result_28_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_10_XORF_11523,
      O => Result_28_10
    );
  Result_28_10_XORF : X_XOR2
    port map (
      I0 => Result_28_10_CYINIT_11522,
      I1 => Mcount_white2_sec_lut(28),
      O => Result_28_10_XORF_11523
    );
  Result_28_10_CYMUXF : X_MUX2
    port map (
      IA => Result_28_10_LOGIC_ONE_11503,
      IB => Result_28_10_CYINIT_11522,
      SEL => Result_28_10_CYSELF_11509,
      O => Mcount_white2_sec_cy_28_Q
    );
  Result_28_10_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_10_LOGIC_ONE_11503,
      IB => Result_28_10_LOGIC_ONE_11503,
      SEL => Result_28_10_CYSELF_11509,
      O => Result_28_10_CYMUXF2_11504
    );
  Result_28_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_27_Q,
      O => Result_28_10_CYINIT_11522
    );
  Result_28_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(28),
      O => Result_28_10_CYSELF_11509
    );
  Result_28_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_10_XORG_11511,
      O => Result_29_10
    );
  Result_28_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_28_Q,
      I1 => Mcount_white2_sec_lut(29),
      O => Result_28_10_XORG_11511
    );
  Result_28_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_cy_27_Q,
      O => Result_28_10_FASTCARRY_11506
    );
  Result_28_10_CYAND : X_AND2
    port map (
      I0 => Result_28_10_CYSELG_11494,
      I1 => Result_28_10_CYSELF_11509,
      O => Result_28_10_CYAND_11507
    );
  Result_28_10_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_10_CYMUXG2_11505,
      IB => Result_28_10_FASTCARRY_11506,
      SEL => Result_28_10_CYAND_11507,
      O => Result_28_10_CYMUXFAST_11508
    );
  Result_28_10_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_10_LOGIC_ONE_11503,
      IB => Result_28_10_CYMUXF2_11504,
      SEL => Result_28_10_CYSELG_11494,
      O => Result_28_10_CYMUXG2_11505
    );
  Result_28_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(29),
      O => Result_28_10_CYSELG_11494
    );
  Mcount_white2_sec_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(29)
    );
  Result_30_10_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_10_LOGIC_ONE_11553
    );
  Result_30_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_10_XORF_11554,
      O => Result_30_10
    );
  Result_30_10_XORF : X_XOR2
    port map (
      I0 => Result_30_10_CYINIT_11552,
      I1 => Mcount_white2_sec_lut(30),
      O => Result_30_10_XORF_11554
    );
  Result_30_10_CYMUXF : X_MUX2
    port map (
      IA => Result_30_10_LOGIC_ONE_11553,
      IB => Result_30_10_CYINIT_11552,
      SEL => Result_30_10_CYSELF_11543,
      O => Mcount_white2_sec_cy_30_Q
    );
  Result_30_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_10_CYMUXFAST_11508,
      O => Result_30_10_CYINIT_11552
    );
  Result_30_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_lut(30),
      O => Result_30_10_CYSELF_11543
    );
  Result_30_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_10_XORG_11540,
      O => Result_31_10
    );
  Result_30_10_XORG : X_XOR2
    port map (
      I0 => Mcount_white2_sec_cy_30_Q,
      I1 => Mcount_white2_sec_lut(31),
      O => Result_30_10_XORG_11540
    );
  Mcount_white2_sec_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(31)
    );
  cur_state_cmp_eq0001_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => cur_state_cmp_eq0001_wg_cy_1_LOGIC_ZERO_11570
    );
  cur_state_cmp_eq0001_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => cur_state_cmp_eq0001_wg_cy_1_LOGIC_ZERO_11570,
      IB => cur_state_cmp_eq0001_wg_cy_1_CYINIT_11584,
      SEL => cur_state_cmp_eq0001_wg_cy_1_CYSELF_11575,
      O => cur_state_cmp_eq0001_wg_cy(0)
    );
  cur_state_cmp_eq0001_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_cy_1_BXINV_11573,
      O => cur_state_cmp_eq0001_wg_cy_1_CYINIT_11584
    );
  cur_state_cmp_eq0001_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_4_rt,
      O => cur_state_cmp_eq0001_wg_cy_1_CYSELF_11575
    );
  cur_state_cmp_eq0001_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => cur_state_cmp_eq0001_wg_cy_1_BXINV_11573
    );
  cur_state_cmp_eq0001_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => cur_state_cmp_eq0001_wg_cy_1_LOGIC_ZERO_11570,
      IB => cur_state_cmp_eq0001_wg_cy(0),
      SEL => cur_state_cmp_eq0001_wg_cy_1_CYSELG_11564,
      O => cur_state_cmp_eq0001_wg_cy_1_CYMUXG_11572
    );
  cur_state_cmp_eq0001_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_lut(1),
      O => cur_state_cmp_eq0001_wg_cy_1_CYSELG_11564
    );
  cur_state_cmp_eq0001_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => i3(5),
      ADR1 => i3(6),
      ADR2 => i3(3),
      ADR3 => i3(7),
      O => cur_state_cmp_eq0001_wg_lut(1)
    );
  cur_state_cmp_eq0001_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => cur_state_cmp_eq0001_wg_cy_3_LOGIC_ZERO_11602
    );
  cur_state_cmp_eq0001_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => cur_state_cmp_eq0001_wg_cy_3_LOGIC_ZERO_11602,
      IB => cur_state_cmp_eq0001_wg_cy_3_LOGIC_ZERO_11602,
      SEL => cur_state_cmp_eq0001_wg_cy_3_CYSELF_11608,
      O => cur_state_cmp_eq0001_wg_cy_3_CYMUXF2_11603
    );
  cur_state_cmp_eq0001_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_lut(2),
      O => cur_state_cmp_eq0001_wg_cy_3_CYSELF_11608
    );
  cur_state_cmp_eq0001_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_cy_1_CYMUXG_11572,
      O => cur_state_cmp_eq0001_wg_cy_3_FASTCARRY_11605
    );
  cur_state_cmp_eq0001_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => cur_state_cmp_eq0001_wg_cy_3_CYSELG_11596,
      I1 => cur_state_cmp_eq0001_wg_cy_3_CYSELF_11608,
      O => cur_state_cmp_eq0001_wg_cy_3_CYAND_11606
    );
  cur_state_cmp_eq0001_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => cur_state_cmp_eq0001_wg_cy_3_CYMUXG2_11604,
      IB => cur_state_cmp_eq0001_wg_cy_3_FASTCARRY_11605,
      SEL => cur_state_cmp_eq0001_wg_cy_3_CYAND_11606,
      O => cur_state_cmp_eq0001_wg_cy_3_CYMUXFAST_11607
    );
  cur_state_cmp_eq0001_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => cur_state_cmp_eq0001_wg_cy_3_LOGIC_ZERO_11602,
      IB => cur_state_cmp_eq0001_wg_cy_3_CYMUXF2_11603,
      SEL => cur_state_cmp_eq0001_wg_cy_3_CYSELG_11596,
      O => cur_state_cmp_eq0001_wg_cy_3_CYMUXG2_11604
    );
  cur_state_cmp_eq0001_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_lut(3),
      O => cur_state_cmp_eq0001_wg_cy_3_CYSELG_11596
    );
  cur_state_cmp_eq0001_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => i3(11),
      ADR1 => i3(12),
      ADR2 => i3(0),
      ADR3 => i3(13),
      O => cur_state_cmp_eq0001_wg_lut(3)
    );
  i3_16_LOGIC_ZERO : X_ZERO
    port map (
      O => i3_16_LOGIC_ZERO_11650
    );
  i3_16_CYMUXF : X_MUX2
    port map (
      IA => i3_16_LOGIC_ZERO_11650,
      IB => i3_16_CYINIT_11649,
      SEL => i3_16_CYSELF_11643,
      O => cur_state_cmp_eq0001
    );
  i3_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_cy_3_CYMUXFAST_11607,
      O => i3_16_CYINIT_11649
    );
  i3_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0001_wg_lut(4),
      O => i3_16_CYSELF_11643
    );
  i3_16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(16),
      O => i3_16_DYMUX_11637
    );
  i3_16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_16_CLKINV_11629
    );
  i3_16_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_16_CEINVNOT
    );
  i3_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(16),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(16),
      ADR3 => N11,
      O => i3_mux0000(16)
    );
  timer_white_0_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_0_LOGIC_ONE_11673
    );
  timer_white_0_LOGIC_ZERO : X_ZERO
    port map (
      O => timer_white_0_LOGIC_ZERO_11698
    );
  timer_white_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_0_XORF_11699,
      O => timer_white_0_DXMUX_11701
    );
  timer_white_0_XORF : X_XOR2
    port map (
      I0 => timer_white_0_CYINIT_11697,
      I1 => timer_white_0_F,
      O => timer_white_0_XORF_11699
    );
  timer_white_0_CYMUXF : X_MUX2
    port map (
      IA => timer_white_0_LOGIC_ZERO_11698,
      IB => timer_white_0_CYINIT_11697,
      SEL => timer_white_0_CYSELF_11688,
      O => Mcount_timer_white_cy_0_Q
    );
  timer_white_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_0_BXINV_11686,
      O => timer_white_0_CYINIT_11697
    );
  timer_white_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_0_F,
      O => timer_white_0_CYSELF_11688
    );
  timer_white_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => timer_white_0_BXINV_11686
    );
  timer_white_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_0_XORG_11676,
      O => timer_white_0_DYMUX_11678
    );
  timer_white_0_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_0_Q,
      I1 => Mcount_timer_white_lut(1),
      O => timer_white_0_XORG_11676
    );
  timer_white_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_0_CYMUXG_11675,
      O => Mcount_timer_white_cy_1_Q
    );
  timer_white_0_CYMUXG : X_MUX2
    port map (
      IA => timer_white_0_LOGIC_ONE_11673,
      IB => Mcount_timer_white_cy_0_Q,
      SEL => timer_white_0_CYSELG_11664,
      O => timer_white_0_CYMUXG_11675
    );
  timer_white_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(1),
      O => timer_white_0_CYSELG_11664
    );
  timer_white_0_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_0_SRINV_11662
    );
  timer_white_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_0_CLKINV_11661
    );
  timer_white_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_0_CEINV_11660
    );
  Mcount_timer_white_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(1)
    );
  timer_white_2_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_2_LOGIC_ONE_11731
    );
  timer_white_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_2_XORF_11758,
      O => timer_white_2_DXMUX_11760
    );
  timer_white_2_XORF : X_XOR2
    port map (
      I0 => timer_white_2_CYINIT_11757,
      I1 => Mcount_timer_white_lut(2),
      O => timer_white_2_XORF_11758
    );
  timer_white_2_CYMUXF : X_MUX2
    port map (
      IA => timer_white_2_LOGIC_ONE_11731,
      IB => timer_white_2_CYINIT_11757,
      SEL => timer_white_2_CYSELF_11737,
      O => Mcount_timer_white_cy_2_Q
    );
  timer_white_2_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_2_LOGIC_ONE_11731,
      IB => timer_white_2_LOGIC_ONE_11731,
      SEL => timer_white_2_CYSELF_11737,
      O => timer_white_2_CYMUXF2_11732
    );
  timer_white_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_1_Q,
      O => timer_white_2_CYINIT_11757
    );
  timer_white_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(2),
      O => timer_white_2_CYSELF_11737
    );
  timer_white_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_2_XORG_11739,
      O => timer_white_2_DYMUX_11741
    );
  timer_white_2_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_2_Q,
      I1 => Mcount_timer_white_lut(3),
      O => timer_white_2_XORG_11739
    );
  timer_white_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_2_CYMUXFAST_11736,
      O => Mcount_timer_white_cy_3_Q
    );
  timer_white_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_1_Q,
      O => timer_white_2_FASTCARRY_11734
    );
  timer_white_2_CYAND : X_AND2
    port map (
      I0 => timer_white_2_CYSELG_11722,
      I1 => timer_white_2_CYSELF_11737,
      O => timer_white_2_CYAND_11735
    );
  timer_white_2_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_2_CYMUXG2_11733,
      IB => timer_white_2_FASTCARRY_11734,
      SEL => timer_white_2_CYAND_11735,
      O => timer_white_2_CYMUXFAST_11736
    );
  timer_white_2_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_2_LOGIC_ONE_11731,
      IB => timer_white_2_CYMUXF2_11732,
      SEL => timer_white_2_CYSELG_11722,
      O => timer_white_2_CYMUXG2_11733
    );
  timer_white_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(3),
      O => timer_white_2_CYSELG_11722
    );
  timer_white_2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_2_SRINV_11720
    );
  timer_white_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_2_CLKINV_11719
    );
  timer_white_2_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_2_CEINV_11718
    );
  Mcount_timer_white_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(3)
    );
  timer_white_4_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_4_LOGIC_ONE_11790
    );
  timer_white_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_4_XORF_11818,
      O => timer_white_4_DXMUX_11820
    );
  timer_white_4_XORF : X_XOR2
    port map (
      I0 => timer_white_4_CYINIT_11817,
      I1 => Mcount_timer_white_lut(4),
      O => timer_white_4_XORF_11818
    );
  timer_white_4_CYMUXF : X_MUX2
    port map (
      IA => timer_white_4_LOGIC_ONE_11790,
      IB => timer_white_4_CYINIT_11817,
      SEL => timer_white_4_CYSELF_11796,
      O => Mcount_timer_white_cy_4_Q
    );
  timer_white_4_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_4_LOGIC_ONE_11790,
      IB => timer_white_4_LOGIC_ONE_11790,
      SEL => timer_white_4_CYSELF_11796,
      O => timer_white_4_CYMUXF2_11791
    );
  timer_white_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_3_Q,
      O => timer_white_4_CYINIT_11817
    );
  timer_white_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(4),
      O => timer_white_4_CYSELF_11796
    );
  timer_white_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_4_XORG_11798,
      O => timer_white_4_DYMUX_11800
    );
  timer_white_4_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_4_Q,
      I1 => Mcount_timer_white_lut(5),
      O => timer_white_4_XORG_11798
    );
  timer_white_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_4_CYMUXFAST_11795,
      O => Mcount_timer_white_cy_5_Q
    );
  timer_white_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_3_Q,
      O => timer_white_4_FASTCARRY_11793
    );
  timer_white_4_CYAND : X_AND2
    port map (
      I0 => timer_white_4_CYSELG_11781,
      I1 => timer_white_4_CYSELF_11796,
      O => timer_white_4_CYAND_11794
    );
  timer_white_4_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_4_CYMUXG2_11792,
      IB => timer_white_4_FASTCARRY_11793,
      SEL => timer_white_4_CYAND_11794,
      O => timer_white_4_CYMUXFAST_11795
    );
  timer_white_4_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_4_LOGIC_ONE_11790,
      IB => timer_white_4_CYMUXF2_11791,
      SEL => timer_white_4_CYSELG_11781,
      O => timer_white_4_CYMUXG2_11792
    );
  timer_white_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(5),
      O => timer_white_4_CYSELG_11781
    );
  timer_white_4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_4_SRINV_11779
    );
  timer_white_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_4_CLKINV_11778
    );
  timer_white_4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_4_CEINV_11777
    );
  Mcount_timer_white_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(5)
    );
  timer_white_6_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_6_LOGIC_ONE_11849
    );
  timer_white_6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_6_XORF_11877,
      O => timer_white_6_DXMUX_11879
    );
  timer_white_6_XORF : X_XOR2
    port map (
      I0 => timer_white_6_CYINIT_11876,
      I1 => Mcount_timer_white_lut(6),
      O => timer_white_6_XORF_11877
    );
  timer_white_6_CYMUXF : X_MUX2
    port map (
      IA => timer_white_6_LOGIC_ONE_11849,
      IB => timer_white_6_CYINIT_11876,
      SEL => timer_white_6_CYSELF_11855,
      O => Mcount_timer_white_cy_6_Q
    );
  timer_white_6_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_6_LOGIC_ONE_11849,
      IB => timer_white_6_LOGIC_ONE_11849,
      SEL => timer_white_6_CYSELF_11855,
      O => timer_white_6_CYMUXF2_11850
    );
  timer_white_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_5_Q,
      O => timer_white_6_CYINIT_11876
    );
  timer_white_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(6),
      O => timer_white_6_CYSELF_11855
    );
  timer_white_6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_6_XORG_11857,
      O => timer_white_6_DYMUX_11859
    );
  timer_white_6_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_6_Q,
      I1 => Mcount_timer_white_lut(7),
      O => timer_white_6_XORG_11857
    );
  timer_white_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_6_CYMUXFAST_11854,
      O => Mcount_timer_white_cy_7_Q
    );
  timer_white_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_5_Q,
      O => timer_white_6_FASTCARRY_11852
    );
  timer_white_6_CYAND : X_AND2
    port map (
      I0 => timer_white_6_CYSELG_11840,
      I1 => timer_white_6_CYSELF_11855,
      O => timer_white_6_CYAND_11853
    );
  timer_white_6_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_6_CYMUXG2_11851,
      IB => timer_white_6_FASTCARRY_11852,
      SEL => timer_white_6_CYAND_11853,
      O => timer_white_6_CYMUXFAST_11854
    );
  timer_white_6_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_6_LOGIC_ONE_11849,
      IB => timer_white_6_CYMUXF2_11850,
      SEL => timer_white_6_CYSELG_11840,
      O => timer_white_6_CYMUXG2_11851
    );
  timer_white_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(7),
      O => timer_white_6_CYSELG_11840
    );
  timer_white_6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_6_SRINV_11838
    );
  timer_white_6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_6_CLKINV_11837
    );
  timer_white_6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_6_CEINV_11836
    );
  Mcount_timer_white_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(7)
    );
  timer_white_8_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_8_LOGIC_ONE_11908
    );
  timer_white_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_8_XORF_11935,
      O => timer_white_8_DXMUX_11937
    );
  timer_white_8_XORF : X_XOR2
    port map (
      I0 => timer_white_8_CYINIT_11934,
      I1 => Mcount_timer_white_lut(8),
      O => timer_white_8_XORF_11935
    );
  timer_white_8_CYMUXF : X_MUX2
    port map (
      IA => timer_white_8_LOGIC_ONE_11908,
      IB => timer_white_8_CYINIT_11934,
      SEL => timer_white_8_CYSELF_11914,
      O => Mcount_timer_white_cy_8_Q
    );
  timer_white_8_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_8_LOGIC_ONE_11908,
      IB => timer_white_8_LOGIC_ONE_11908,
      SEL => timer_white_8_CYSELF_11914,
      O => timer_white_8_CYMUXF2_11909
    );
  timer_white_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_7_Q,
      O => timer_white_8_CYINIT_11934
    );
  timer_white_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(8),
      O => timer_white_8_CYSELF_11914
    );
  timer_white_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_8_XORG_11916,
      O => timer_white_8_DYMUX_11918
    );
  timer_white_8_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_8_Q,
      I1 => Mcount_timer_white_lut(9),
      O => timer_white_8_XORG_11916
    );
  timer_white_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_8_CYMUXFAST_11913,
      O => Mcount_timer_white_cy_9_Q
    );
  timer_white_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_7_Q,
      O => timer_white_8_FASTCARRY_11911
    );
  timer_white_8_CYAND : X_AND2
    port map (
      I0 => timer_white_8_CYSELG_11899,
      I1 => timer_white_8_CYSELF_11914,
      O => timer_white_8_CYAND_11912
    );
  timer_white_8_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_8_CYMUXG2_11910,
      IB => timer_white_8_FASTCARRY_11911,
      SEL => timer_white_8_CYAND_11912,
      O => timer_white_8_CYMUXFAST_11913
    );
  timer_white_8_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_8_LOGIC_ONE_11908,
      IB => timer_white_8_CYMUXF2_11909,
      SEL => timer_white_8_CYSELG_11899,
      O => timer_white_8_CYMUXG2_11910
    );
  timer_white_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(9),
      O => timer_white_8_CYSELG_11899
    );
  timer_white_8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_8_SRINV_11897
    );
  timer_white_8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_8_CLKINV_11896
    );
  timer_white_8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_8_CEINV_11895
    );
  Mcount_timer_white_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(9)
    );
  timer_white_10_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_10_LOGIC_ONE_11967
    );
  timer_white_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_10_XORF_11995,
      O => timer_white_10_DXMUX_11997
    );
  timer_white_10_XORF : X_XOR2
    port map (
      I0 => timer_white_10_CYINIT_11994,
      I1 => Mcount_timer_white_lut(10),
      O => timer_white_10_XORF_11995
    );
  timer_white_10_CYMUXF : X_MUX2
    port map (
      IA => timer_white_10_LOGIC_ONE_11967,
      IB => timer_white_10_CYINIT_11994,
      SEL => timer_white_10_CYSELF_11973,
      O => Mcount_timer_white_cy_10_Q
    );
  timer_white_10_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_10_LOGIC_ONE_11967,
      IB => timer_white_10_LOGIC_ONE_11967,
      SEL => timer_white_10_CYSELF_11973,
      O => timer_white_10_CYMUXF2_11968
    );
  timer_white_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_9_Q,
      O => timer_white_10_CYINIT_11994
    );
  timer_white_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(10),
      O => timer_white_10_CYSELF_11973
    );
  timer_white_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_10_XORG_11975,
      O => timer_white_10_DYMUX_11977
    );
  timer_white_10_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_10_Q,
      I1 => Mcount_timer_white_lut(11),
      O => timer_white_10_XORG_11975
    );
  timer_white_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_10_CYMUXFAST_11972,
      O => Mcount_timer_white_cy_11_Q
    );
  timer_white_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_9_Q,
      O => timer_white_10_FASTCARRY_11970
    );
  timer_white_10_CYAND : X_AND2
    port map (
      I0 => timer_white_10_CYSELG_11958,
      I1 => timer_white_10_CYSELF_11973,
      O => timer_white_10_CYAND_11971
    );
  timer_white_10_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_10_CYMUXG2_11969,
      IB => timer_white_10_FASTCARRY_11970,
      SEL => timer_white_10_CYAND_11971,
      O => timer_white_10_CYMUXFAST_11972
    );
  timer_white_10_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_10_LOGIC_ONE_11967,
      IB => timer_white_10_CYMUXF2_11968,
      SEL => timer_white_10_CYSELG_11958,
      O => timer_white_10_CYMUXG2_11969
    );
  timer_white_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(11),
      O => timer_white_10_CYSELG_11958
    );
  timer_white_10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_10_SRINV_11956
    );
  timer_white_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_10_CLKINV_11955
    );
  timer_white_10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_10_CEINV_11954
    );
  Mcount_timer_white_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(11)
    );
  timer_white_12_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_12_LOGIC_ONE_12027
    );
  timer_white_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_12_XORF_12055,
      O => timer_white_12_DXMUX_12057
    );
  timer_white_12_XORF : X_XOR2
    port map (
      I0 => timer_white_12_CYINIT_12054,
      I1 => Mcount_timer_white_lut(12),
      O => timer_white_12_XORF_12055
    );
  timer_white_12_CYMUXF : X_MUX2
    port map (
      IA => timer_white_12_LOGIC_ONE_12027,
      IB => timer_white_12_CYINIT_12054,
      SEL => timer_white_12_CYSELF_12033,
      O => Mcount_timer_white_cy_12_Q
    );
  timer_white_12_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_12_LOGIC_ONE_12027,
      IB => timer_white_12_LOGIC_ONE_12027,
      SEL => timer_white_12_CYSELF_12033,
      O => timer_white_12_CYMUXF2_12028
    );
  timer_white_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_11_Q,
      O => timer_white_12_CYINIT_12054
    );
  timer_white_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(12),
      O => timer_white_12_CYSELF_12033
    );
  timer_white_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_12_XORG_12035,
      O => timer_white_12_DYMUX_12037
    );
  timer_white_12_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_12_Q,
      I1 => Mcount_timer_white_lut(13),
      O => timer_white_12_XORG_12035
    );
  timer_white_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_12_CYMUXFAST_12032,
      O => Mcount_timer_white_cy_13_Q
    );
  timer_white_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_11_Q,
      O => timer_white_12_FASTCARRY_12030
    );
  timer_white_12_CYAND : X_AND2
    port map (
      I0 => timer_white_12_CYSELG_12018,
      I1 => timer_white_12_CYSELF_12033,
      O => timer_white_12_CYAND_12031
    );
  timer_white_12_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_12_CYMUXG2_12029,
      IB => timer_white_12_FASTCARRY_12030,
      SEL => timer_white_12_CYAND_12031,
      O => timer_white_12_CYMUXFAST_12032
    );
  timer_white_12_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_12_LOGIC_ONE_12027,
      IB => timer_white_12_CYMUXF2_12028,
      SEL => timer_white_12_CYSELG_12018,
      O => timer_white_12_CYMUXG2_12029
    );
  timer_white_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(13),
      O => timer_white_12_CYSELG_12018
    );
  timer_white_12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_12_SRINV_12016
    );
  timer_white_12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_12_CLKINV_12015
    );
  timer_white_12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_12_CEINV_12014
    );
  Mcount_timer_white_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(13)
    );
  timer_white_14_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_14_LOGIC_ONE_12087
    );
  timer_white_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_14_XORF_12115,
      O => timer_white_14_DXMUX_12117
    );
  timer_white_14_XORF : X_XOR2
    port map (
      I0 => timer_white_14_CYINIT_12114,
      I1 => Mcount_timer_white_lut(14),
      O => timer_white_14_XORF_12115
    );
  timer_white_14_CYMUXF : X_MUX2
    port map (
      IA => timer_white_14_LOGIC_ONE_12087,
      IB => timer_white_14_CYINIT_12114,
      SEL => timer_white_14_CYSELF_12093,
      O => Mcount_timer_white_cy_14_Q
    );
  timer_white_14_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_14_LOGIC_ONE_12087,
      IB => timer_white_14_LOGIC_ONE_12087,
      SEL => timer_white_14_CYSELF_12093,
      O => timer_white_14_CYMUXF2_12088
    );
  timer_white_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_13_Q,
      O => timer_white_14_CYINIT_12114
    );
  timer_white_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(14),
      O => timer_white_14_CYSELF_12093
    );
  timer_white_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_14_XORG_12095,
      O => timer_white_14_DYMUX_12097
    );
  timer_white_14_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_14_Q,
      I1 => Mcount_timer_white_lut(15),
      O => timer_white_14_XORG_12095
    );
  timer_white_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_14_CYMUXFAST_12092,
      O => Mcount_timer_white_cy_15_Q
    );
  timer_white_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_13_Q,
      O => timer_white_14_FASTCARRY_12090
    );
  timer_white_14_CYAND : X_AND2
    port map (
      I0 => timer_white_14_CYSELG_12078,
      I1 => timer_white_14_CYSELF_12093,
      O => timer_white_14_CYAND_12091
    );
  timer_white_14_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_14_CYMUXG2_12089,
      IB => timer_white_14_FASTCARRY_12090,
      SEL => timer_white_14_CYAND_12091,
      O => timer_white_14_CYMUXFAST_12092
    );
  timer_white_14_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_14_LOGIC_ONE_12087,
      IB => timer_white_14_CYMUXF2_12088,
      SEL => timer_white_14_CYSELG_12078,
      O => timer_white_14_CYMUXG2_12089
    );
  timer_white_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(15),
      O => timer_white_14_CYSELG_12078
    );
  timer_white_14_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_14_SRINV_12076
    );
  timer_white_14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_14_CLKINV_12075
    );
  timer_white_14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_14_CEINV_12074
    );
  Mcount_timer_white_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(15)
    );
  timer_white_16_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_16_LOGIC_ONE_12147
    );
  timer_white_16_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_16_XORF_12175,
      O => timer_white_16_DXMUX_12177
    );
  timer_white_16_XORF : X_XOR2
    port map (
      I0 => timer_white_16_CYINIT_12174,
      I1 => Mcount_timer_white_lut(16),
      O => timer_white_16_XORF_12175
    );
  timer_white_16_CYMUXF : X_MUX2
    port map (
      IA => timer_white_16_LOGIC_ONE_12147,
      IB => timer_white_16_CYINIT_12174,
      SEL => timer_white_16_CYSELF_12153,
      O => Mcount_timer_white_cy_16_Q
    );
  timer_white_16_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_16_LOGIC_ONE_12147,
      IB => timer_white_16_LOGIC_ONE_12147,
      SEL => timer_white_16_CYSELF_12153,
      O => timer_white_16_CYMUXF2_12148
    );
  timer_white_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_15_Q,
      O => timer_white_16_CYINIT_12174
    );
  timer_white_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(16),
      O => timer_white_16_CYSELF_12153
    );
  timer_white_16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_16_XORG_12155,
      O => timer_white_16_DYMUX_12157
    );
  timer_white_16_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_16_Q,
      I1 => Mcount_timer_white_lut(17),
      O => timer_white_16_XORG_12155
    );
  timer_white_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_16_CYMUXFAST_12152,
      O => Mcount_timer_white_cy_17_Q
    );
  timer_white_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_15_Q,
      O => timer_white_16_FASTCARRY_12150
    );
  timer_white_16_CYAND : X_AND2
    port map (
      I0 => timer_white_16_CYSELG_12138,
      I1 => timer_white_16_CYSELF_12153,
      O => timer_white_16_CYAND_12151
    );
  timer_white_16_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_16_CYMUXG2_12149,
      IB => timer_white_16_FASTCARRY_12150,
      SEL => timer_white_16_CYAND_12151,
      O => timer_white_16_CYMUXFAST_12152
    );
  timer_white_16_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_16_LOGIC_ONE_12147,
      IB => timer_white_16_CYMUXF2_12148,
      SEL => timer_white_16_CYSELG_12138,
      O => timer_white_16_CYMUXG2_12149
    );
  timer_white_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(17),
      O => timer_white_16_CYSELG_12138
    );
  timer_white_16_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_16_SRINV_12136
    );
  timer_white_16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_16_CLKINV_12135
    );
  timer_white_16_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_16_CEINV_12134
    );
  Mcount_timer_white_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(17)
    );
  timer_white_18_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_18_LOGIC_ONE_12207
    );
  timer_white_18_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_18_XORF_12235,
      O => timer_white_18_DXMUX_12237
    );
  timer_white_18_XORF : X_XOR2
    port map (
      I0 => timer_white_18_CYINIT_12234,
      I1 => Mcount_timer_white_lut(18),
      O => timer_white_18_XORF_12235
    );
  timer_white_18_CYMUXF : X_MUX2
    port map (
      IA => timer_white_18_LOGIC_ONE_12207,
      IB => timer_white_18_CYINIT_12234,
      SEL => timer_white_18_CYSELF_12213,
      O => Mcount_timer_white_cy_18_Q
    );
  timer_white_18_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_18_LOGIC_ONE_12207,
      IB => timer_white_18_LOGIC_ONE_12207,
      SEL => timer_white_18_CYSELF_12213,
      O => timer_white_18_CYMUXF2_12208
    );
  timer_white_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_17_Q,
      O => timer_white_18_CYINIT_12234
    );
  timer_white_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(18),
      O => timer_white_18_CYSELF_12213
    );
  timer_white_18_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_18_XORG_12215,
      O => timer_white_18_DYMUX_12217
    );
  timer_white_18_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_18_Q,
      I1 => Mcount_timer_white_lut(19),
      O => timer_white_18_XORG_12215
    );
  timer_white_18_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_18_CYMUXFAST_12212,
      O => Mcount_timer_white_cy_19_Q
    );
  timer_white_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_17_Q,
      O => timer_white_18_FASTCARRY_12210
    );
  timer_white_18_CYAND : X_AND2
    port map (
      I0 => timer_white_18_CYSELG_12198,
      I1 => timer_white_18_CYSELF_12213,
      O => timer_white_18_CYAND_12211
    );
  timer_white_18_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_18_CYMUXG2_12209,
      IB => timer_white_18_FASTCARRY_12210,
      SEL => timer_white_18_CYAND_12211,
      O => timer_white_18_CYMUXFAST_12212
    );
  timer_white_18_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_18_LOGIC_ONE_12207,
      IB => timer_white_18_CYMUXF2_12208,
      SEL => timer_white_18_CYSELG_12198,
      O => timer_white_18_CYMUXG2_12209
    );
  timer_white_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(19),
      O => timer_white_18_CYSELG_12198
    );
  timer_white_18_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_18_SRINV_12196
    );
  timer_white_18_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_18_CLKINV_12195
    );
  timer_white_18_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_18_CEINV_12194
    );
  Mcount_timer_white_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(19)
    );
  timer_white_20_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_20_LOGIC_ONE_12267
    );
  timer_white_20_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_20_XORF_12295,
      O => timer_white_20_DXMUX_12297
    );
  timer_white_20_XORF : X_XOR2
    port map (
      I0 => timer_white_20_CYINIT_12294,
      I1 => Mcount_timer_white_lut(20),
      O => timer_white_20_XORF_12295
    );
  timer_white_20_CYMUXF : X_MUX2
    port map (
      IA => timer_white_20_LOGIC_ONE_12267,
      IB => timer_white_20_CYINIT_12294,
      SEL => timer_white_20_CYSELF_12273,
      O => Mcount_timer_white_cy_20_Q
    );
  timer_white_20_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_20_LOGIC_ONE_12267,
      IB => timer_white_20_LOGIC_ONE_12267,
      SEL => timer_white_20_CYSELF_12273,
      O => timer_white_20_CYMUXF2_12268
    );
  timer_white_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_19_Q,
      O => timer_white_20_CYINIT_12294
    );
  timer_white_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(20),
      O => timer_white_20_CYSELF_12273
    );
  timer_white_20_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_20_XORG_12275,
      O => timer_white_20_DYMUX_12277
    );
  timer_white_20_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_20_Q,
      I1 => Mcount_timer_white_lut(21),
      O => timer_white_20_XORG_12275
    );
  timer_white_20_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_20_CYMUXFAST_12272,
      O => Mcount_timer_white_cy_21_Q
    );
  timer_white_20_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_19_Q,
      O => timer_white_20_FASTCARRY_12270
    );
  timer_white_20_CYAND : X_AND2
    port map (
      I0 => timer_white_20_CYSELG_12258,
      I1 => timer_white_20_CYSELF_12273,
      O => timer_white_20_CYAND_12271
    );
  timer_white_20_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_20_CYMUXG2_12269,
      IB => timer_white_20_FASTCARRY_12270,
      SEL => timer_white_20_CYAND_12271,
      O => timer_white_20_CYMUXFAST_12272
    );
  timer_white_20_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_20_LOGIC_ONE_12267,
      IB => timer_white_20_CYMUXF2_12268,
      SEL => timer_white_20_CYSELG_12258,
      O => timer_white_20_CYMUXG2_12269
    );
  timer_white_20_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(21),
      O => timer_white_20_CYSELG_12258
    );
  timer_white_20_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_20_SRINV_12256
    );
  timer_white_20_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_20_CLKINV_12255
    );
  timer_white_20_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_20_CEINV_12254
    );
  Mcount_timer_white_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(21)
    );
  timer_white_22_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_22_LOGIC_ONE_12327
    );
  timer_white_22_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_22_XORF_12355,
      O => timer_white_22_DXMUX_12357
    );
  timer_white_22_XORF : X_XOR2
    port map (
      I0 => timer_white_22_CYINIT_12354,
      I1 => Mcount_timer_white_lut(22),
      O => timer_white_22_XORF_12355
    );
  timer_white_22_CYMUXF : X_MUX2
    port map (
      IA => timer_white_22_LOGIC_ONE_12327,
      IB => timer_white_22_CYINIT_12354,
      SEL => timer_white_22_CYSELF_12333,
      O => Mcount_timer_white_cy_22_Q
    );
  timer_white_22_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_22_LOGIC_ONE_12327,
      IB => timer_white_22_LOGIC_ONE_12327,
      SEL => timer_white_22_CYSELF_12333,
      O => timer_white_22_CYMUXF2_12328
    );
  timer_white_22_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_21_Q,
      O => timer_white_22_CYINIT_12354
    );
  timer_white_22_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(22),
      O => timer_white_22_CYSELF_12333
    );
  timer_white_22_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_22_XORG_12335,
      O => timer_white_22_DYMUX_12337
    );
  timer_white_22_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_22_Q,
      I1 => Mcount_timer_white_lut(23),
      O => timer_white_22_XORG_12335
    );
  timer_white_22_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_22_CYMUXFAST_12332,
      O => Mcount_timer_white_cy_23_Q
    );
  timer_white_22_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_21_Q,
      O => timer_white_22_FASTCARRY_12330
    );
  timer_white_22_CYAND : X_AND2
    port map (
      I0 => timer_white_22_CYSELG_12318,
      I1 => timer_white_22_CYSELF_12333,
      O => timer_white_22_CYAND_12331
    );
  timer_white_22_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_22_CYMUXG2_12329,
      IB => timer_white_22_FASTCARRY_12330,
      SEL => timer_white_22_CYAND_12331,
      O => timer_white_22_CYMUXFAST_12332
    );
  timer_white_22_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_22_LOGIC_ONE_12327,
      IB => timer_white_22_CYMUXF2_12328,
      SEL => timer_white_22_CYSELG_12318,
      O => timer_white_22_CYMUXG2_12329
    );
  timer_white_22_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(23),
      O => timer_white_22_CYSELG_12318
    );
  timer_white_22_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_22_SRINV_12316
    );
  timer_white_22_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_22_CLKINV_12315
    );
  timer_white_22_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_22_CEINV_12314
    );
  Mcount_timer_white_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(23)
    );
  timer_white_24_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_24_LOGIC_ONE_12387
    );
  timer_white_24_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_24_XORF_12415,
      O => timer_white_24_DXMUX_12417
    );
  timer_white_24_XORF : X_XOR2
    port map (
      I0 => timer_white_24_CYINIT_12414,
      I1 => Mcount_timer_white_lut(24),
      O => timer_white_24_XORF_12415
    );
  timer_white_24_CYMUXF : X_MUX2
    port map (
      IA => timer_white_24_LOGIC_ONE_12387,
      IB => timer_white_24_CYINIT_12414,
      SEL => timer_white_24_CYSELF_12393,
      O => Mcount_timer_white_cy_24_Q
    );
  timer_white_24_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_24_LOGIC_ONE_12387,
      IB => timer_white_24_LOGIC_ONE_12387,
      SEL => timer_white_24_CYSELF_12393,
      O => timer_white_24_CYMUXF2_12388
    );
  timer_white_24_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_23_Q,
      O => timer_white_24_CYINIT_12414
    );
  timer_white_24_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(24),
      O => timer_white_24_CYSELF_12393
    );
  timer_white_24_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_24_XORG_12395,
      O => timer_white_24_DYMUX_12397
    );
  timer_white_24_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_24_Q,
      I1 => Mcount_timer_white_lut(25),
      O => timer_white_24_XORG_12395
    );
  timer_white_24_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_24_CYMUXFAST_12392,
      O => Mcount_timer_white_cy_25_Q
    );
  timer_white_24_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_23_Q,
      O => timer_white_24_FASTCARRY_12390
    );
  timer_white_24_CYAND : X_AND2
    port map (
      I0 => timer_white_24_CYSELG_12378,
      I1 => timer_white_24_CYSELF_12393,
      O => timer_white_24_CYAND_12391
    );
  timer_white_24_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_24_CYMUXG2_12389,
      IB => timer_white_24_FASTCARRY_12390,
      SEL => timer_white_24_CYAND_12391,
      O => timer_white_24_CYMUXFAST_12392
    );
  timer_white_24_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_24_LOGIC_ONE_12387,
      IB => timer_white_24_CYMUXF2_12388,
      SEL => timer_white_24_CYSELG_12378,
      O => timer_white_24_CYMUXG2_12389
    );
  timer_white_24_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(25),
      O => timer_white_24_CYSELG_12378
    );
  timer_white_24_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_24_SRINV_12376
    );
  timer_white_24_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_24_CLKINV_12375
    );
  timer_white_24_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_24_CEINV_12374
    );
  Mcount_timer_white_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(25)
    );
  timer_white_26_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_26_LOGIC_ONE_12447
    );
  timer_white_26_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_26_XORF_12475,
      O => timer_white_26_DXMUX_12477
    );
  timer_white_26_XORF : X_XOR2
    port map (
      I0 => timer_white_26_CYINIT_12474,
      I1 => Mcount_timer_white_lut(26),
      O => timer_white_26_XORF_12475
    );
  timer_white_26_CYMUXF : X_MUX2
    port map (
      IA => timer_white_26_LOGIC_ONE_12447,
      IB => timer_white_26_CYINIT_12474,
      SEL => timer_white_26_CYSELF_12453,
      O => Mcount_timer_white_cy_26_Q
    );
  timer_white_26_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_26_LOGIC_ONE_12447,
      IB => timer_white_26_LOGIC_ONE_12447,
      SEL => timer_white_26_CYSELF_12453,
      O => timer_white_26_CYMUXF2_12448
    );
  timer_white_26_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_25_Q,
      O => timer_white_26_CYINIT_12474
    );
  timer_white_26_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(26),
      O => timer_white_26_CYSELF_12453
    );
  timer_white_26_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_26_XORG_12455,
      O => timer_white_26_DYMUX_12457
    );
  timer_white_26_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_26_Q,
      I1 => Mcount_timer_white_lut(27),
      O => timer_white_26_XORG_12455
    );
  timer_white_26_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_26_CYMUXFAST_12452,
      O => Mcount_timer_white_cy_27_Q
    );
  timer_white_26_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_25_Q,
      O => timer_white_26_FASTCARRY_12450
    );
  timer_white_26_CYAND : X_AND2
    port map (
      I0 => timer_white_26_CYSELG_12438,
      I1 => timer_white_26_CYSELF_12453,
      O => timer_white_26_CYAND_12451
    );
  timer_white_26_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_26_CYMUXG2_12449,
      IB => timer_white_26_FASTCARRY_12450,
      SEL => timer_white_26_CYAND_12451,
      O => timer_white_26_CYMUXFAST_12452
    );
  timer_white_26_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_26_LOGIC_ONE_12447,
      IB => timer_white_26_CYMUXF2_12448,
      SEL => timer_white_26_CYSELG_12438,
      O => timer_white_26_CYMUXG2_12449
    );
  timer_white_26_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(27),
      O => timer_white_26_CYSELG_12438
    );
  timer_white_26_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_26_SRINV_12436
    );
  timer_white_26_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_26_CLKINV_12435
    );
  timer_white_26_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_26_CEINV_12434
    );
  Mcount_timer_white_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(27)
    );
  timer_white_28_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_28_LOGIC_ONE_12507
    );
  timer_white_28_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_28_XORF_12535,
      O => timer_white_28_DXMUX_12537
    );
  timer_white_28_XORF : X_XOR2
    port map (
      I0 => timer_white_28_CYINIT_12534,
      I1 => Mcount_timer_white_lut(28),
      O => timer_white_28_XORF_12535
    );
  timer_white_28_CYMUXF : X_MUX2
    port map (
      IA => timer_white_28_LOGIC_ONE_12507,
      IB => timer_white_28_CYINIT_12534,
      SEL => timer_white_28_CYSELF_12513,
      O => Mcount_timer_white_cy_28_Q
    );
  timer_white_28_CYMUXF2 : X_MUX2
    port map (
      IA => timer_white_28_LOGIC_ONE_12507,
      IB => timer_white_28_LOGIC_ONE_12507,
      SEL => timer_white_28_CYSELF_12513,
      O => timer_white_28_CYMUXF2_12508
    );
  timer_white_28_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_27_Q,
      O => timer_white_28_CYINIT_12534
    );
  timer_white_28_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(28),
      O => timer_white_28_CYSELF_12513
    );
  timer_white_28_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_28_XORG_12515,
      O => timer_white_28_DYMUX_12517
    );
  timer_white_28_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_28_Q,
      I1 => Mcount_timer_white_lut(29),
      O => timer_white_28_XORG_12515
    );
  timer_white_28_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_cy_27_Q,
      O => timer_white_28_FASTCARRY_12510
    );
  timer_white_28_CYAND : X_AND2
    port map (
      I0 => timer_white_28_CYSELG_12498,
      I1 => timer_white_28_CYSELF_12513,
      O => timer_white_28_CYAND_12511
    );
  timer_white_28_CYMUXFAST : X_MUX2
    port map (
      IA => timer_white_28_CYMUXG2_12509,
      IB => timer_white_28_FASTCARRY_12510,
      SEL => timer_white_28_CYAND_12511,
      O => timer_white_28_CYMUXFAST_12512
    );
  timer_white_28_CYMUXG2 : X_MUX2
    port map (
      IA => timer_white_28_LOGIC_ONE_12507,
      IB => timer_white_28_CYMUXF2_12508,
      SEL => timer_white_28_CYSELG_12498,
      O => timer_white_28_CYMUXG2_12509
    );
  timer_white_28_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(29),
      O => timer_white_28_CYSELG_12498
    );
  timer_white_28_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_28_SRINV_12496
    );
  timer_white_28_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_28_CLKINV_12495
    );
  timer_white_28_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_28_CEINV_12494
    );
  Mcount_timer_white_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(29)
    );
  timer_white_30_LOGIC_ONE : X_ONE
    port map (
      O => timer_white_30_LOGIC_ONE_12587
    );
  timer_white_30_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_30_XORF_12588,
      O => timer_white_30_DXMUX_12590
    );
  timer_white_30_XORF : X_XOR2
    port map (
      I0 => timer_white_30_CYINIT_12586,
      I1 => Mcount_timer_white_lut(30),
      O => timer_white_30_XORF_12588
    );
  timer_white_30_CYMUXF : X_MUX2
    port map (
      IA => timer_white_30_LOGIC_ONE_12587,
      IB => timer_white_30_CYINIT_12586,
      SEL => timer_white_30_CYSELF_12577,
      O => Mcount_timer_white_cy_30_Q
    );
  timer_white_30_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_28_CYMUXFAST_12512,
      O => timer_white_30_CYINIT_12586
    );
  timer_white_30_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_timer_white_lut(30),
      O => timer_white_30_CYSELF_12577
    );
  timer_white_30_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_30_XORG_12566,
      O => timer_white_30_DYMUX_12568
    );
  timer_white_30_XORG : X_XOR2
    port map (
      I0 => Mcount_timer_white_cy_30_Q,
      I1 => Mcount_timer_white_lut(31),
      O => timer_white_30_XORG_12566
    );
  timer_white_30_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => timer_white_30_SRINV_12555
    );
  timer_white_30_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => timer_white_30_CLKINV_12554
    );
  timer_white_30_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => timer_white_30_CEINV_12553
    );
  Mcount_timer_white_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(31)
    );
  i_share0000_0_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_0_LOGIC_ZERO_12614
    );
  i_share0000_0_LOGIC_ONE : X_ONE
    port map (
      O => i_share0000_0_LOGIC_ONE_12631
    );
  i_share0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_0_XORF_12632,
      O => i_share0000(0)
    );
  i_share0000_0_XORF : X_XOR2
    port map (
      I0 => i_share0000_0_CYINIT_12630,
      I1 => Madd_i_share0000_lut(0),
      O => i_share0000_0_XORF_12632
    );
  i_share0000_0_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_0_LOGIC_ONE_12631,
      IB => i_share0000_0_CYINIT_12630,
      SEL => i_share0000_0_CYSELF_12621,
      O => Madd_i_share0000_cy_0_Q
    );
  i_share0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_0_BXINV_12619,
      O => i_share0000_0_CYINIT_12630
    );
  i_share0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_lut(0),
      O => i_share0000_0_CYSELF_12621
    );
  i_share0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => i_share0000_0_BXINV_12619
    );
  i_share0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_0_XORG_12617,
      O => i_share0000(1)
    );
  i_share0000_0_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_0_Q,
      I1 => i_share0000_0_G,
      O => i_share0000_0_XORG_12617
    );
  i_share0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_0_CYMUXG_12616,
      O => Madd_i_share0000_cy_1_Q
    );
  i_share0000_0_CYMUXG : X_MUX2
    port map (
      IA => i_share0000_0_LOGIC_ZERO_12614,
      IB => Madd_i_share0000_cy_0_Q,
      SEL => i_share0000_0_CYSELG_12605,
      O => i_share0000_0_CYMUXG_12616
    );
  i_share0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_0_G,
      O => i_share0000_0_CYSELG_12605
    );
  i_share0000_2_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_2_LOGIC_ZERO_12650
    );
  i_share0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_2_XORF_12670,
      O => i_share0000(2)
    );
  i_share0000_2_XORF : X_XOR2
    port map (
      I0 => i_share0000_2_CYINIT_12669,
      I1 => i_share0000_2_F,
      O => i_share0000_2_XORF_12670
    );
  i_share0000_2_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_2_LOGIC_ZERO_12650,
      IB => i_share0000_2_CYINIT_12669,
      SEL => i_share0000_2_CYSELF_12656,
      O => Madd_i_share0000_cy_2_Q
    );
  i_share0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_2_LOGIC_ZERO_12650,
      IB => i_share0000_2_LOGIC_ZERO_12650,
      SEL => i_share0000_2_CYSELF_12656,
      O => i_share0000_2_CYMUXF2_12651
    );
  i_share0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_1_Q,
      O => i_share0000_2_CYINIT_12669
    );
  i_share0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_2_F,
      O => i_share0000_2_CYSELF_12656
    );
  i_share0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_2_XORG_12658,
      O => i_share0000(3)
    );
  i_share0000_2_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_2_Q,
      I1 => i_share0000_2_G,
      O => i_share0000_2_XORG_12658
    );
  i_share0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_2_CYMUXFAST_12655,
      O => Madd_i_share0000_cy_3_Q
    );
  i_share0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_1_Q,
      O => i_share0000_2_FASTCARRY_12653
    );
  i_share0000_2_CYAND : X_AND2
    port map (
      I0 => i_share0000_2_CYSELG_12641,
      I1 => i_share0000_2_CYSELF_12656,
      O => i_share0000_2_CYAND_12654
    );
  i_share0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_2_CYMUXG2_12652,
      IB => i_share0000_2_FASTCARRY_12653,
      SEL => i_share0000_2_CYAND_12654,
      O => i_share0000_2_CYMUXFAST_12655
    );
  i_share0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_2_LOGIC_ZERO_12650,
      IB => i_share0000_2_CYMUXF2_12651,
      SEL => i_share0000_2_CYSELG_12641,
      O => i_share0000_2_CYMUXG2_12652
    );
  i_share0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_2_G,
      O => i_share0000_2_CYSELG_12641
    );
  i_share0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_4_LOGIC_ZERO_12688
    );
  i_share0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_4_XORF_12708,
      O => i_share0000(4)
    );
  i_share0000_4_XORF : X_XOR2
    port map (
      I0 => i_share0000_4_CYINIT_12707,
      I1 => i_share0000_4_F,
      O => i_share0000_4_XORF_12708
    );
  i_share0000_4_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_4_LOGIC_ZERO_12688,
      IB => i_share0000_4_CYINIT_12707,
      SEL => i_share0000_4_CYSELF_12694,
      O => Madd_i_share0000_cy_4_Q
    );
  i_share0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_4_LOGIC_ZERO_12688,
      IB => i_share0000_4_LOGIC_ZERO_12688,
      SEL => i_share0000_4_CYSELF_12694,
      O => i_share0000_4_CYMUXF2_12689
    );
  i_share0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_3_Q,
      O => i_share0000_4_CYINIT_12707
    );
  i_share0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_4_F,
      O => i_share0000_4_CYSELF_12694
    );
  i_share0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_4_XORG_12696,
      O => i_share0000(5)
    );
  i_share0000_4_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_4_Q,
      I1 => i_share0000_4_G,
      O => i_share0000_4_XORG_12696
    );
  i_share0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_4_CYMUXFAST_12693,
      O => Madd_i_share0000_cy_5_Q
    );
  i_share0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_3_Q,
      O => i_share0000_4_FASTCARRY_12691
    );
  i_share0000_4_CYAND : X_AND2
    port map (
      I0 => i_share0000_4_CYSELG_12679,
      I1 => i_share0000_4_CYSELF_12694,
      O => i_share0000_4_CYAND_12692
    );
  i_share0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_4_CYMUXG2_12690,
      IB => i_share0000_4_FASTCARRY_12691,
      SEL => i_share0000_4_CYAND_12692,
      O => i_share0000_4_CYMUXFAST_12693
    );
  i_share0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_4_LOGIC_ZERO_12688,
      IB => i_share0000_4_CYMUXF2_12689,
      SEL => i_share0000_4_CYSELG_12679,
      O => i_share0000_4_CYMUXG2_12690
    );
  i_share0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_4_G,
      O => i_share0000_4_CYSELG_12679
    );
  i_share0000_6_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_6_LOGIC_ZERO_12726
    );
  i_share0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_6_XORF_12746,
      O => i_share0000(6)
    );
  i_share0000_6_XORF : X_XOR2
    port map (
      I0 => i_share0000_6_CYINIT_12745,
      I1 => i_share0000_6_F,
      O => i_share0000_6_XORF_12746
    );
  i_share0000_6_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_6_LOGIC_ZERO_12726,
      IB => i_share0000_6_CYINIT_12745,
      SEL => i_share0000_6_CYSELF_12732,
      O => Madd_i_share0000_cy_6_Q
    );
  i_share0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_6_LOGIC_ZERO_12726,
      IB => i_share0000_6_LOGIC_ZERO_12726,
      SEL => i_share0000_6_CYSELF_12732,
      O => i_share0000_6_CYMUXF2_12727
    );
  i_share0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_5_Q,
      O => i_share0000_6_CYINIT_12745
    );
  i_share0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_6_F,
      O => i_share0000_6_CYSELF_12732
    );
  i_share0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_6_XORG_12734,
      O => i_share0000(7)
    );
  i_share0000_6_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_6_Q,
      I1 => i_share0000_6_G,
      O => i_share0000_6_XORG_12734
    );
  i_share0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_6_CYMUXFAST_12731,
      O => Madd_i_share0000_cy_7_Q
    );
  i_share0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_5_Q,
      O => i_share0000_6_FASTCARRY_12729
    );
  i_share0000_6_CYAND : X_AND2
    port map (
      I0 => i_share0000_6_CYSELG_12717,
      I1 => i_share0000_6_CYSELF_12732,
      O => i_share0000_6_CYAND_12730
    );
  i_share0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_6_CYMUXG2_12728,
      IB => i_share0000_6_FASTCARRY_12729,
      SEL => i_share0000_6_CYAND_12730,
      O => i_share0000_6_CYMUXFAST_12731
    );
  i_share0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_6_LOGIC_ZERO_12726,
      IB => i_share0000_6_CYMUXF2_12727,
      SEL => i_share0000_6_CYSELG_12717,
      O => i_share0000_6_CYMUXG2_12728
    );
  i_share0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_6_G,
      O => i_share0000_6_CYSELG_12717
    );
  i_share0000_8_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_8_LOGIC_ZERO_12764
    );
  i_share0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_8_XORF_12784,
      O => i_share0000(8)
    );
  i_share0000_8_XORF : X_XOR2
    port map (
      I0 => i_share0000_8_CYINIT_12783,
      I1 => i_share0000_8_F,
      O => i_share0000_8_XORF_12784
    );
  i_share0000_8_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_8_LOGIC_ZERO_12764,
      IB => i_share0000_8_CYINIT_12783,
      SEL => i_share0000_8_CYSELF_12770,
      O => Madd_i_share0000_cy_8_Q
    );
  i_share0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_8_LOGIC_ZERO_12764,
      IB => i_share0000_8_LOGIC_ZERO_12764,
      SEL => i_share0000_8_CYSELF_12770,
      O => i_share0000_8_CYMUXF2_12765
    );
  i_share0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_7_Q,
      O => i_share0000_8_CYINIT_12783
    );
  i_share0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_8_F,
      O => i_share0000_8_CYSELF_12770
    );
  i_share0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_8_XORG_12772,
      O => i_share0000(9)
    );
  i_share0000_8_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_8_Q,
      I1 => i_share0000_8_G,
      O => i_share0000_8_XORG_12772
    );
  i_share0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_8_CYMUXFAST_12769,
      O => Madd_i_share0000_cy_9_Q
    );
  i_share0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_7_Q,
      O => i_share0000_8_FASTCARRY_12767
    );
  i_share0000_8_CYAND : X_AND2
    port map (
      I0 => i_share0000_8_CYSELG_12755,
      I1 => i_share0000_8_CYSELF_12770,
      O => i_share0000_8_CYAND_12768
    );
  i_share0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_8_CYMUXG2_12766,
      IB => i_share0000_8_FASTCARRY_12767,
      SEL => i_share0000_8_CYAND_12768,
      O => i_share0000_8_CYMUXFAST_12769
    );
  i_share0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_8_LOGIC_ZERO_12764,
      IB => i_share0000_8_CYMUXF2_12765,
      SEL => i_share0000_8_CYSELG_12755,
      O => i_share0000_8_CYMUXG2_12766
    );
  i_share0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_8_G,
      O => i_share0000_8_CYSELG_12755
    );
  i_share0000_10_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_10_LOGIC_ZERO_12802
    );
  i_share0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_10_XORF_12822,
      O => i_share0000(10)
    );
  i_share0000_10_XORF : X_XOR2
    port map (
      I0 => i_share0000_10_CYINIT_12821,
      I1 => i_share0000_10_F,
      O => i_share0000_10_XORF_12822
    );
  i_share0000_10_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_10_LOGIC_ZERO_12802,
      IB => i_share0000_10_CYINIT_12821,
      SEL => i_share0000_10_CYSELF_12808,
      O => Madd_i_share0000_cy_10_Q
    );
  i_share0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_10_LOGIC_ZERO_12802,
      IB => i_share0000_10_LOGIC_ZERO_12802,
      SEL => i_share0000_10_CYSELF_12808,
      O => i_share0000_10_CYMUXF2_12803
    );
  i_share0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_9_Q,
      O => i_share0000_10_CYINIT_12821
    );
  i_share0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_10_F,
      O => i_share0000_10_CYSELF_12808
    );
  i_share0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_10_XORG_12810,
      O => i_share0000(11)
    );
  i_share0000_10_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_10_Q,
      I1 => i_share0000_10_G,
      O => i_share0000_10_XORG_12810
    );
  i_share0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_10_CYMUXFAST_12807,
      O => Madd_i_share0000_cy_11_Q
    );
  i_share0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_9_Q,
      O => i_share0000_10_FASTCARRY_12805
    );
  i_share0000_10_CYAND : X_AND2
    port map (
      I0 => i_share0000_10_CYSELG_12793,
      I1 => i_share0000_10_CYSELF_12808,
      O => i_share0000_10_CYAND_12806
    );
  i_share0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_10_CYMUXG2_12804,
      IB => i_share0000_10_FASTCARRY_12805,
      SEL => i_share0000_10_CYAND_12806,
      O => i_share0000_10_CYMUXFAST_12807
    );
  i_share0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_10_LOGIC_ZERO_12802,
      IB => i_share0000_10_CYMUXF2_12803,
      SEL => i_share0000_10_CYSELG_12793,
      O => i_share0000_10_CYMUXG2_12804
    );
  i_share0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_10_G,
      O => i_share0000_10_CYSELG_12793
    );
  i_share0000_12_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_12_LOGIC_ZERO_12840
    );
  i_share0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_12_XORF_12860,
      O => i_share0000(12)
    );
  i_share0000_12_XORF : X_XOR2
    port map (
      I0 => i_share0000_12_CYINIT_12859,
      I1 => i_share0000_12_F,
      O => i_share0000_12_XORF_12860
    );
  i_share0000_12_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_12_LOGIC_ZERO_12840,
      IB => i_share0000_12_CYINIT_12859,
      SEL => i_share0000_12_CYSELF_12846,
      O => Madd_i_share0000_cy_12_Q
    );
  i_share0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_12_LOGIC_ZERO_12840,
      IB => i_share0000_12_LOGIC_ZERO_12840,
      SEL => i_share0000_12_CYSELF_12846,
      O => i_share0000_12_CYMUXF2_12841
    );
  i_share0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_11_Q,
      O => i_share0000_12_CYINIT_12859
    );
  i_share0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_12_F,
      O => i_share0000_12_CYSELF_12846
    );
  i_share0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_12_XORG_12848,
      O => i_share0000(13)
    );
  i_share0000_12_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_12_Q,
      I1 => i_share0000_12_G,
      O => i_share0000_12_XORG_12848
    );
  i_share0000_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_12_CYMUXFAST_12845,
      O => Madd_i_share0000_cy_13_Q
    );
  i_share0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_11_Q,
      O => i_share0000_12_FASTCARRY_12843
    );
  i_share0000_12_CYAND : X_AND2
    port map (
      I0 => i_share0000_12_CYSELG_12831,
      I1 => i_share0000_12_CYSELF_12846,
      O => i_share0000_12_CYAND_12844
    );
  i_share0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_12_CYMUXG2_12842,
      IB => i_share0000_12_FASTCARRY_12843,
      SEL => i_share0000_12_CYAND_12844,
      O => i_share0000_12_CYMUXFAST_12845
    );
  i_share0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_12_LOGIC_ZERO_12840,
      IB => i_share0000_12_CYMUXF2_12841,
      SEL => i_share0000_12_CYSELG_12831,
      O => i_share0000_12_CYMUXG2_12842
    );
  i_share0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_12_G,
      O => i_share0000_12_CYSELG_12831
    );
  i_share0000_14_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_14_LOGIC_ZERO_12878
    );
  i_share0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_14_XORF_12898,
      O => i_share0000(14)
    );
  i_share0000_14_XORF : X_XOR2
    port map (
      I0 => i_share0000_14_CYINIT_12897,
      I1 => i_share0000_14_F,
      O => i_share0000_14_XORF_12898
    );
  i_share0000_14_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_14_LOGIC_ZERO_12878,
      IB => i_share0000_14_CYINIT_12897,
      SEL => i_share0000_14_CYSELF_12884,
      O => Madd_i_share0000_cy_14_Q
    );
  i_share0000_14_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_14_LOGIC_ZERO_12878,
      IB => i_share0000_14_LOGIC_ZERO_12878,
      SEL => i_share0000_14_CYSELF_12884,
      O => i_share0000_14_CYMUXF2_12879
    );
  i_share0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_13_Q,
      O => i_share0000_14_CYINIT_12897
    );
  i_share0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_14_F,
      O => i_share0000_14_CYSELF_12884
    );
  i_share0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_14_XORG_12886,
      O => i_share0000(15)
    );
  i_share0000_14_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_14_Q,
      I1 => i_share0000_14_G,
      O => i_share0000_14_XORG_12886
    );
  i_share0000_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_14_CYMUXFAST_12883,
      O => Madd_i_share0000_cy_15_Q
    );
  i_share0000_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_13_Q,
      O => i_share0000_14_FASTCARRY_12881
    );
  i_share0000_14_CYAND : X_AND2
    port map (
      I0 => i_share0000_14_CYSELG_12869,
      I1 => i_share0000_14_CYSELF_12884,
      O => i_share0000_14_CYAND_12882
    );
  i_share0000_14_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_14_CYMUXG2_12880,
      IB => i_share0000_14_FASTCARRY_12881,
      SEL => i_share0000_14_CYAND_12882,
      O => i_share0000_14_CYMUXFAST_12883
    );
  i_share0000_14_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_14_LOGIC_ZERO_12878,
      IB => i_share0000_14_CYMUXF2_12879,
      SEL => i_share0000_14_CYSELG_12869,
      O => i_share0000_14_CYMUXG2_12880
    );
  i_share0000_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_14_G,
      O => i_share0000_14_CYSELG_12869
    );
  i_share0000_16_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_16_LOGIC_ZERO_12916
    );
  i_share0000_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_16_XORF_12936,
      O => i_share0000(16)
    );
  i_share0000_16_XORF : X_XOR2
    port map (
      I0 => i_share0000_16_CYINIT_12935,
      I1 => i_share0000_16_F,
      O => i_share0000_16_XORF_12936
    );
  i_share0000_16_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_16_LOGIC_ZERO_12916,
      IB => i_share0000_16_CYINIT_12935,
      SEL => i_share0000_16_CYSELF_12922,
      O => Madd_i_share0000_cy_16_Q
    );
  i_share0000_16_CYMUXF2 : X_MUX2
    port map (
      IA => i_share0000_16_LOGIC_ZERO_12916,
      IB => i_share0000_16_LOGIC_ZERO_12916,
      SEL => i_share0000_16_CYSELF_12922,
      O => i_share0000_16_CYMUXF2_12917
    );
  i_share0000_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_15_Q,
      O => i_share0000_16_CYINIT_12935
    );
  i_share0000_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_16_F,
      O => i_share0000_16_CYSELF_12922
    );
  i_share0000_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_16_XORG_12924,
      O => i_share0000(17)
    );
  i_share0000_16_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_16_Q,
      I1 => i_share0000_16_G,
      O => i_share0000_16_XORG_12924
    );
  i_share0000_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i_share0000_cy_15_Q,
      O => i_share0000_16_FASTCARRY_12919
    );
  i_share0000_16_CYAND : X_AND2
    port map (
      I0 => i_share0000_16_CYSELG_12907,
      I1 => i_share0000_16_CYSELF_12922,
      O => i_share0000_16_CYAND_12920
    );
  i_share0000_16_CYMUXFAST : X_MUX2
    port map (
      IA => i_share0000_16_CYMUXG2_12918,
      IB => i_share0000_16_FASTCARRY_12919,
      SEL => i_share0000_16_CYAND_12920,
      O => i_share0000_16_CYMUXFAST_12921
    );
  i_share0000_16_CYMUXG2 : X_MUX2
    port map (
      IA => i_share0000_16_LOGIC_ZERO_12916,
      IB => i_share0000_16_CYMUXF2_12917,
      SEL => i_share0000_16_CYSELG_12907,
      O => i_share0000_16_CYMUXG2_12918
    );
  i_share0000_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_16_G,
      O => i_share0000_16_CYSELG_12907
    );
  i_share0000_18_LOGIC_ZERO : X_ZERO
    port map (
      O => i_share0000_18_LOGIC_ZERO_12966
    );
  i_share0000_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_18_XORF_12967,
      O => i_share0000(18)
    );
  i_share0000_18_XORF : X_XOR2
    port map (
      I0 => i_share0000_18_CYINIT_12965,
      I1 => i_share0000_18_F,
      O => i_share0000_18_XORF_12967
    );
  i_share0000_18_CYMUXF : X_MUX2
    port map (
      IA => i_share0000_18_LOGIC_ZERO_12966,
      IB => i_share0000_18_CYINIT_12965,
      SEL => i_share0000_18_CYSELF_12956,
      O => Madd_i_share0000_cy_18_Q
    );
  i_share0000_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_16_CYMUXFAST_12921,
      O => i_share0000_18_CYINIT_12965
    );
  i_share0000_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_18_F,
      O => i_share0000_18_CYSELF_12956
    );
  i_share0000_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_share0000_18_XORG_12953,
      O => i_share0000(19)
    );
  i_share0000_18_XORG : X_XOR2
    port map (
      I0 => Madd_i_share0000_cy_18_Q,
      I1 => i_19_rt_12950,
      O => i_share0000_18_XORG_12953
    );
  i_19_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_19_rt_12950
    );
  Result_0_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_2_LOGIC_ONE_12985
    );
  Result_0_2_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_2_LOGIC_ZERO_13002
    );
  Result_0_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_2_XORF_13003,
      O => Result_0_2
    );
  Result_0_2_XORF : X_XOR2
    port map (
      I0 => Result_0_2_CYINIT_13001,
      I1 => Result_0_2_F,
      O => Result_0_2_XORF_13003
    );
  Result_0_2_CYMUXF : X_MUX2
    port map (
      IA => Result_0_2_LOGIC_ZERO_13002,
      IB => Result_0_2_CYINIT_13001,
      SEL => Result_0_2_CYSELF_12992,
      O => Mcount_black1_min_cy_0_Q
    );
  Result_0_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_2_BXINV_12990,
      O => Result_0_2_CYINIT_13001
    );
  Result_0_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_2_F,
      O => Result_0_2_CYSELF_12992
    );
  Result_0_2_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_2_BXINV_12990
    );
  Result_0_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_2_XORG_12988,
      O => Result_1_2
    );
  Result_0_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_0_Q,
      I1 => Mcount_black1_min_lut(1),
      O => Result_0_2_XORG_12988
    );
  Result_0_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_2_CYMUXG_12987,
      O => Mcount_black1_min_cy_1_Q
    );
  Result_0_2_CYMUXG : X_MUX2
    port map (
      IA => Result_0_2_LOGIC_ONE_12985,
      IB => Mcount_black1_min_cy_0_Q,
      SEL => Result_0_2_CYSELG_12976,
      O => Result_0_2_CYMUXG_12987
    );
  Result_0_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(1),
      O => Result_0_2_CYSELG_12976
    );
  Mcount_black1_min_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(1)
    );
  Result_2_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_2_LOGIC_ONE_13021
    );
  Result_2_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_2_XORF_13041,
      O => Result_2_2
    );
  Result_2_2_XORF : X_XOR2
    port map (
      I0 => Result_2_2_CYINIT_13040,
      I1 => Mcount_black1_min_lut(2),
      O => Result_2_2_XORF_13041
    );
  Result_2_2_CYMUXF : X_MUX2
    port map (
      IA => Result_2_2_LOGIC_ONE_13021,
      IB => Result_2_2_CYINIT_13040,
      SEL => Result_2_2_CYSELF_13027,
      O => Mcount_black1_min_cy_2_Q
    );
  Result_2_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_2_LOGIC_ONE_13021,
      IB => Result_2_2_LOGIC_ONE_13021,
      SEL => Result_2_2_CYSELF_13027,
      O => Result_2_2_CYMUXF2_13022
    );
  Result_2_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_1_Q,
      O => Result_2_2_CYINIT_13040
    );
  Result_2_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(2),
      O => Result_2_2_CYSELF_13027
    );
  Result_2_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_2_XORG_13029,
      O => Result_3_2
    );
  Result_2_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_2_Q,
      I1 => Mcount_black1_min_lut(3),
      O => Result_2_2_XORG_13029
    );
  Result_2_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_2_CYMUXFAST_13026,
      O => Mcount_black1_min_cy_3_Q
    );
  Result_2_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_1_Q,
      O => Result_2_2_FASTCARRY_13024
    );
  Result_2_2_CYAND : X_AND2
    port map (
      I0 => Result_2_2_CYSELG_13012,
      I1 => Result_2_2_CYSELF_13027,
      O => Result_2_2_CYAND_13025
    );
  Result_2_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_2_CYMUXG2_13023,
      IB => Result_2_2_FASTCARRY_13024,
      SEL => Result_2_2_CYAND_13025,
      O => Result_2_2_CYMUXFAST_13026
    );
  Result_2_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_2_LOGIC_ONE_13021,
      IB => Result_2_2_CYMUXF2_13022,
      SEL => Result_2_2_CYSELG_13012,
      O => Result_2_2_CYMUXG2_13023
    );
  Result_2_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(3),
      O => Result_2_2_CYSELG_13012
    );
  Mcount_black1_min_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(3)
    );
  Result_4_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_2_LOGIC_ONE_13059
    );
  Result_4_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_2_XORF_13079,
      O => Result_4_2
    );
  Result_4_2_XORF : X_XOR2
    port map (
      I0 => Result_4_2_CYINIT_13078,
      I1 => Mcount_black1_min_lut(4),
      O => Result_4_2_XORF_13079
    );
  Result_4_2_CYMUXF : X_MUX2
    port map (
      IA => Result_4_2_LOGIC_ONE_13059,
      IB => Result_4_2_CYINIT_13078,
      SEL => Result_4_2_CYSELF_13065,
      O => Mcount_black1_min_cy_4_Q
    );
  Result_4_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_2_LOGIC_ONE_13059,
      IB => Result_4_2_LOGIC_ONE_13059,
      SEL => Result_4_2_CYSELF_13065,
      O => Result_4_2_CYMUXF2_13060
    );
  Result_4_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_3_Q,
      O => Result_4_2_CYINIT_13078
    );
  Result_4_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(4),
      O => Result_4_2_CYSELF_13065
    );
  Result_4_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_2_XORG_13067,
      O => Result_5_2
    );
  Result_4_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_4_Q,
      I1 => Mcount_black1_min_lut(5),
      O => Result_4_2_XORG_13067
    );
  Result_4_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_2_CYMUXFAST_13064,
      O => Mcount_black1_min_cy_5_Q
    );
  Result_4_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_3_Q,
      O => Result_4_2_FASTCARRY_13062
    );
  Result_4_2_CYAND : X_AND2
    port map (
      I0 => Result_4_2_CYSELG_13050,
      I1 => Result_4_2_CYSELF_13065,
      O => Result_4_2_CYAND_13063
    );
  Result_4_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_2_CYMUXG2_13061,
      IB => Result_4_2_FASTCARRY_13062,
      SEL => Result_4_2_CYAND_13063,
      O => Result_4_2_CYMUXFAST_13064
    );
  Result_4_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_2_LOGIC_ONE_13059,
      IB => Result_4_2_CYMUXF2_13060,
      SEL => Result_4_2_CYSELG_13050,
      O => Result_4_2_CYMUXG2_13061
    );
  Result_4_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(5),
      O => Result_4_2_CYSELG_13050
    );
  Mcount_black1_min_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(5)
    );
  Result_6_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_2_LOGIC_ONE_13097
    );
  Result_6_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_2_XORF_13117,
      O => Result_6_2
    );
  Result_6_2_XORF : X_XOR2
    port map (
      I0 => Result_6_2_CYINIT_13116,
      I1 => Mcount_black1_min_lut(6),
      O => Result_6_2_XORF_13117
    );
  Result_6_2_CYMUXF : X_MUX2
    port map (
      IA => Result_6_2_LOGIC_ONE_13097,
      IB => Result_6_2_CYINIT_13116,
      SEL => Result_6_2_CYSELF_13103,
      O => Mcount_black1_min_cy_6_Q
    );
  Result_6_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_2_LOGIC_ONE_13097,
      IB => Result_6_2_LOGIC_ONE_13097,
      SEL => Result_6_2_CYSELF_13103,
      O => Result_6_2_CYMUXF2_13098
    );
  Result_6_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_5_Q,
      O => Result_6_2_CYINIT_13116
    );
  Result_6_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(6),
      O => Result_6_2_CYSELF_13103
    );
  Result_6_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_2_XORG_13105,
      O => Result_7_2
    );
  Result_6_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_6_Q,
      I1 => Mcount_black1_min_lut(7),
      O => Result_6_2_XORG_13105
    );
  Result_6_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_2_CYMUXFAST_13102,
      O => Mcount_black1_min_cy_7_Q
    );
  Result_6_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_5_Q,
      O => Result_6_2_FASTCARRY_13100
    );
  Result_6_2_CYAND : X_AND2
    port map (
      I0 => Result_6_2_CYSELG_13088,
      I1 => Result_6_2_CYSELF_13103,
      O => Result_6_2_CYAND_13101
    );
  Result_6_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_2_CYMUXG2_13099,
      IB => Result_6_2_FASTCARRY_13100,
      SEL => Result_6_2_CYAND_13101,
      O => Result_6_2_CYMUXFAST_13102
    );
  Result_6_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_2_LOGIC_ONE_13097,
      IB => Result_6_2_CYMUXF2_13098,
      SEL => Result_6_2_CYSELG_13088,
      O => Result_6_2_CYMUXG2_13099
    );
  Result_6_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(7),
      O => Result_6_2_CYSELG_13088
    );
  Mcount_black1_min_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(7)
    );
  Result_8_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_2_LOGIC_ONE_13135
    );
  Result_8_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_2_XORF_13155,
      O => Result_8_2
    );
  Result_8_2_XORF : X_XOR2
    port map (
      I0 => Result_8_2_CYINIT_13154,
      I1 => Mcount_black1_min_lut(8),
      O => Result_8_2_XORF_13155
    );
  Result_8_2_CYMUXF : X_MUX2
    port map (
      IA => Result_8_2_LOGIC_ONE_13135,
      IB => Result_8_2_CYINIT_13154,
      SEL => Result_8_2_CYSELF_13141,
      O => Mcount_black1_min_cy_8_Q
    );
  Result_8_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_2_LOGIC_ONE_13135,
      IB => Result_8_2_LOGIC_ONE_13135,
      SEL => Result_8_2_CYSELF_13141,
      O => Result_8_2_CYMUXF2_13136
    );
  Result_8_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_7_Q,
      O => Result_8_2_CYINIT_13154
    );
  Result_8_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(8),
      O => Result_8_2_CYSELF_13141
    );
  Result_8_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_2_XORG_13143,
      O => Result_9_2
    );
  Result_8_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_8_Q,
      I1 => Mcount_black1_min_lut(9),
      O => Result_8_2_XORG_13143
    );
  Result_8_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_2_CYMUXFAST_13140,
      O => Mcount_black1_min_cy_9_Q
    );
  Result_8_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_7_Q,
      O => Result_8_2_FASTCARRY_13138
    );
  Result_8_2_CYAND : X_AND2
    port map (
      I0 => Result_8_2_CYSELG_13126,
      I1 => Result_8_2_CYSELF_13141,
      O => Result_8_2_CYAND_13139
    );
  Result_8_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_2_CYMUXG2_13137,
      IB => Result_8_2_FASTCARRY_13138,
      SEL => Result_8_2_CYAND_13139,
      O => Result_8_2_CYMUXFAST_13140
    );
  Result_8_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_2_LOGIC_ONE_13135,
      IB => Result_8_2_CYMUXF2_13136,
      SEL => Result_8_2_CYSELG_13126,
      O => Result_8_2_CYMUXG2_13137
    );
  Result_8_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(9),
      O => Result_8_2_CYSELG_13126
    );
  Mcount_black1_min_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(9)
    );
  Result_10_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_2_LOGIC_ONE_13173
    );
  Result_10_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_2_XORF_13193,
      O => Result_10_2
    );
  Result_10_2_XORF : X_XOR2
    port map (
      I0 => Result_10_2_CYINIT_13192,
      I1 => Mcount_black1_min_lut(10),
      O => Result_10_2_XORF_13193
    );
  Result_10_2_CYMUXF : X_MUX2
    port map (
      IA => Result_10_2_LOGIC_ONE_13173,
      IB => Result_10_2_CYINIT_13192,
      SEL => Result_10_2_CYSELF_13179,
      O => Mcount_black1_min_cy_10_Q
    );
  Result_10_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_2_LOGIC_ONE_13173,
      IB => Result_10_2_LOGIC_ONE_13173,
      SEL => Result_10_2_CYSELF_13179,
      O => Result_10_2_CYMUXF2_13174
    );
  Result_10_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_9_Q,
      O => Result_10_2_CYINIT_13192
    );
  Result_10_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(10),
      O => Result_10_2_CYSELF_13179
    );
  Result_10_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_2_XORG_13181,
      O => Result_11_2
    );
  Result_10_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_10_Q,
      I1 => Mcount_black1_min_lut(11),
      O => Result_10_2_XORG_13181
    );
  Result_10_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_2_CYMUXFAST_13178,
      O => Mcount_black1_min_cy_11_Q
    );
  Result_10_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_9_Q,
      O => Result_10_2_FASTCARRY_13176
    );
  Result_10_2_CYAND : X_AND2
    port map (
      I0 => Result_10_2_CYSELG_13164,
      I1 => Result_10_2_CYSELF_13179,
      O => Result_10_2_CYAND_13177
    );
  Result_10_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_2_CYMUXG2_13175,
      IB => Result_10_2_FASTCARRY_13176,
      SEL => Result_10_2_CYAND_13177,
      O => Result_10_2_CYMUXFAST_13178
    );
  Result_10_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_2_LOGIC_ONE_13173,
      IB => Result_10_2_CYMUXF2_13174,
      SEL => Result_10_2_CYSELG_13164,
      O => Result_10_2_CYMUXG2_13175
    );
  Result_10_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(11),
      O => Result_10_2_CYSELG_13164
    );
  Mcount_black1_min_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(11)
    );
  Result_12_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_2_LOGIC_ONE_13211
    );
  Result_12_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_2_XORF_13231,
      O => Result_12_2
    );
  Result_12_2_XORF : X_XOR2
    port map (
      I0 => Result_12_2_CYINIT_13230,
      I1 => Mcount_black1_min_lut(12),
      O => Result_12_2_XORF_13231
    );
  Result_12_2_CYMUXF : X_MUX2
    port map (
      IA => Result_12_2_LOGIC_ONE_13211,
      IB => Result_12_2_CYINIT_13230,
      SEL => Result_12_2_CYSELF_13217,
      O => Mcount_black1_min_cy_12_Q
    );
  Result_12_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_2_LOGIC_ONE_13211,
      IB => Result_12_2_LOGIC_ONE_13211,
      SEL => Result_12_2_CYSELF_13217,
      O => Result_12_2_CYMUXF2_13212
    );
  Result_12_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_11_Q,
      O => Result_12_2_CYINIT_13230
    );
  Result_12_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(12),
      O => Result_12_2_CYSELF_13217
    );
  Result_12_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_2_XORG_13219,
      O => Result_13_2
    );
  Result_12_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_12_Q,
      I1 => Mcount_black1_min_lut(13),
      O => Result_12_2_XORG_13219
    );
  Result_12_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_2_CYMUXFAST_13216,
      O => Mcount_black1_min_cy_13_Q
    );
  Result_12_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_11_Q,
      O => Result_12_2_FASTCARRY_13214
    );
  Result_12_2_CYAND : X_AND2
    port map (
      I0 => Result_12_2_CYSELG_13202,
      I1 => Result_12_2_CYSELF_13217,
      O => Result_12_2_CYAND_13215
    );
  Result_12_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_2_CYMUXG2_13213,
      IB => Result_12_2_FASTCARRY_13214,
      SEL => Result_12_2_CYAND_13215,
      O => Result_12_2_CYMUXFAST_13216
    );
  Result_12_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_2_LOGIC_ONE_13211,
      IB => Result_12_2_CYMUXF2_13212,
      SEL => Result_12_2_CYSELG_13202,
      O => Result_12_2_CYMUXG2_13213
    );
  Result_12_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(13),
      O => Result_12_2_CYSELG_13202
    );
  Mcount_black1_min_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(13)
    );
  Result_14_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_2_LOGIC_ONE_13249
    );
  Result_14_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_2_XORF_13269,
      O => Result_14_2
    );
  Result_14_2_XORF : X_XOR2
    port map (
      I0 => Result_14_2_CYINIT_13268,
      I1 => Mcount_black1_min_lut(14),
      O => Result_14_2_XORF_13269
    );
  Result_14_2_CYMUXF : X_MUX2
    port map (
      IA => Result_14_2_LOGIC_ONE_13249,
      IB => Result_14_2_CYINIT_13268,
      SEL => Result_14_2_CYSELF_13255,
      O => Mcount_black1_min_cy_14_Q
    );
  Result_14_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_2_LOGIC_ONE_13249,
      IB => Result_14_2_LOGIC_ONE_13249,
      SEL => Result_14_2_CYSELF_13255,
      O => Result_14_2_CYMUXF2_13250
    );
  Result_14_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_13_Q,
      O => Result_14_2_CYINIT_13268
    );
  Result_14_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(14),
      O => Result_14_2_CYSELF_13255
    );
  Result_14_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_2_XORG_13257,
      O => Result_15_2
    );
  Result_14_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_14_Q,
      I1 => Mcount_black1_min_lut(15),
      O => Result_14_2_XORG_13257
    );
  Result_14_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_2_CYMUXFAST_13254,
      O => Mcount_black1_min_cy_15_Q
    );
  Result_14_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_13_Q,
      O => Result_14_2_FASTCARRY_13252
    );
  Result_14_2_CYAND : X_AND2
    port map (
      I0 => Result_14_2_CYSELG_13240,
      I1 => Result_14_2_CYSELF_13255,
      O => Result_14_2_CYAND_13253
    );
  Result_14_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_2_CYMUXG2_13251,
      IB => Result_14_2_FASTCARRY_13252,
      SEL => Result_14_2_CYAND_13253,
      O => Result_14_2_CYMUXFAST_13254
    );
  Result_14_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_2_LOGIC_ONE_13249,
      IB => Result_14_2_CYMUXF2_13250,
      SEL => Result_14_2_CYSELG_13240,
      O => Result_14_2_CYMUXG2_13251
    );
  Result_14_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(15),
      O => Result_14_2_CYSELG_13240
    );
  Mcount_black1_min_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(15)
    );
  Result_16_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_2_LOGIC_ONE_13287
    );
  Result_16_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_2_XORF_13307,
      O => Result_16_2
    );
  Result_16_2_XORF : X_XOR2
    port map (
      I0 => Result_16_2_CYINIT_13306,
      I1 => Mcount_black1_min_lut(16),
      O => Result_16_2_XORF_13307
    );
  Result_16_2_CYMUXF : X_MUX2
    port map (
      IA => Result_16_2_LOGIC_ONE_13287,
      IB => Result_16_2_CYINIT_13306,
      SEL => Result_16_2_CYSELF_13293,
      O => Mcount_black1_min_cy_16_Q
    );
  Result_16_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_2_LOGIC_ONE_13287,
      IB => Result_16_2_LOGIC_ONE_13287,
      SEL => Result_16_2_CYSELF_13293,
      O => Result_16_2_CYMUXF2_13288
    );
  Result_16_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_15_Q,
      O => Result_16_2_CYINIT_13306
    );
  Result_16_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(16),
      O => Result_16_2_CYSELF_13293
    );
  Result_16_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_2_XORG_13295,
      O => Result_17_2
    );
  Result_16_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_16_Q,
      I1 => Mcount_black1_min_lut(17),
      O => Result_16_2_XORG_13295
    );
  Result_16_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_2_CYMUXFAST_13292,
      O => Mcount_black1_min_cy_17_Q
    );
  Result_16_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_15_Q,
      O => Result_16_2_FASTCARRY_13290
    );
  Result_16_2_CYAND : X_AND2
    port map (
      I0 => Result_16_2_CYSELG_13278,
      I1 => Result_16_2_CYSELF_13293,
      O => Result_16_2_CYAND_13291
    );
  Result_16_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_2_CYMUXG2_13289,
      IB => Result_16_2_FASTCARRY_13290,
      SEL => Result_16_2_CYAND_13291,
      O => Result_16_2_CYMUXFAST_13292
    );
  Result_16_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_2_LOGIC_ONE_13287,
      IB => Result_16_2_CYMUXF2_13288,
      SEL => Result_16_2_CYSELG_13278,
      O => Result_16_2_CYMUXG2_13289
    );
  Result_16_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(17),
      O => Result_16_2_CYSELG_13278
    );
  Mcount_black1_min_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(17)
    );
  Result_18_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_2_LOGIC_ONE_13325
    );
  Result_18_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_2_XORF_13345,
      O => Result_18_2
    );
  Result_18_2_XORF : X_XOR2
    port map (
      I0 => Result_18_2_CYINIT_13344,
      I1 => Mcount_black1_min_lut(18),
      O => Result_18_2_XORF_13345
    );
  Result_18_2_CYMUXF : X_MUX2
    port map (
      IA => Result_18_2_LOGIC_ONE_13325,
      IB => Result_18_2_CYINIT_13344,
      SEL => Result_18_2_CYSELF_13331,
      O => Mcount_black1_min_cy_18_Q
    );
  Result_18_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_2_LOGIC_ONE_13325,
      IB => Result_18_2_LOGIC_ONE_13325,
      SEL => Result_18_2_CYSELF_13331,
      O => Result_18_2_CYMUXF2_13326
    );
  Result_18_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_17_Q,
      O => Result_18_2_CYINIT_13344
    );
  Result_18_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(18),
      O => Result_18_2_CYSELF_13331
    );
  Result_18_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_2_XORG_13333,
      O => Result_19_2
    );
  Result_18_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_18_Q,
      I1 => Mcount_black1_min_lut(19),
      O => Result_18_2_XORG_13333
    );
  Result_18_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_2_CYMUXFAST_13330,
      O => Mcount_black1_min_cy_19_Q
    );
  Result_18_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_17_Q,
      O => Result_18_2_FASTCARRY_13328
    );
  Result_18_2_CYAND : X_AND2
    port map (
      I0 => Result_18_2_CYSELG_13316,
      I1 => Result_18_2_CYSELF_13331,
      O => Result_18_2_CYAND_13329
    );
  Result_18_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_2_CYMUXG2_13327,
      IB => Result_18_2_FASTCARRY_13328,
      SEL => Result_18_2_CYAND_13329,
      O => Result_18_2_CYMUXFAST_13330
    );
  Result_18_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_2_LOGIC_ONE_13325,
      IB => Result_18_2_CYMUXF2_13326,
      SEL => Result_18_2_CYSELG_13316,
      O => Result_18_2_CYMUXG2_13327
    );
  Result_18_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(19),
      O => Result_18_2_CYSELG_13316
    );
  Mcount_black1_min_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(19)
    );
  Result_20_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_2_LOGIC_ONE_13363
    );
  Result_20_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_2_XORF_13383,
      O => Result_20_2
    );
  Result_20_2_XORF : X_XOR2
    port map (
      I0 => Result_20_2_CYINIT_13382,
      I1 => Mcount_black1_min_lut(20),
      O => Result_20_2_XORF_13383
    );
  Result_20_2_CYMUXF : X_MUX2
    port map (
      IA => Result_20_2_LOGIC_ONE_13363,
      IB => Result_20_2_CYINIT_13382,
      SEL => Result_20_2_CYSELF_13369,
      O => Mcount_black1_min_cy_20_Q
    );
  Result_20_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_2_LOGIC_ONE_13363,
      IB => Result_20_2_LOGIC_ONE_13363,
      SEL => Result_20_2_CYSELF_13369,
      O => Result_20_2_CYMUXF2_13364
    );
  Result_20_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_19_Q,
      O => Result_20_2_CYINIT_13382
    );
  Result_20_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(20),
      O => Result_20_2_CYSELF_13369
    );
  Result_20_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_2_XORG_13371,
      O => Result_21_2
    );
  Result_20_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_20_Q,
      I1 => Mcount_black1_min_lut(21),
      O => Result_20_2_XORG_13371
    );
  Result_20_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_2_CYMUXFAST_13368,
      O => Mcount_black1_min_cy_21_Q
    );
  Result_20_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_19_Q,
      O => Result_20_2_FASTCARRY_13366
    );
  Result_20_2_CYAND : X_AND2
    port map (
      I0 => Result_20_2_CYSELG_13354,
      I1 => Result_20_2_CYSELF_13369,
      O => Result_20_2_CYAND_13367
    );
  Result_20_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_2_CYMUXG2_13365,
      IB => Result_20_2_FASTCARRY_13366,
      SEL => Result_20_2_CYAND_13367,
      O => Result_20_2_CYMUXFAST_13368
    );
  Result_20_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_2_LOGIC_ONE_13363,
      IB => Result_20_2_CYMUXF2_13364,
      SEL => Result_20_2_CYSELG_13354,
      O => Result_20_2_CYMUXG2_13365
    );
  Result_20_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(21),
      O => Result_20_2_CYSELG_13354
    );
  Mcount_black1_min_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(21)
    );
  Result_22_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_2_LOGIC_ONE_13401
    );
  Result_22_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_2_XORF_13421,
      O => Result_22_2
    );
  Result_22_2_XORF : X_XOR2
    port map (
      I0 => Result_22_2_CYINIT_13420,
      I1 => Mcount_black1_min_lut(22),
      O => Result_22_2_XORF_13421
    );
  Result_22_2_CYMUXF : X_MUX2
    port map (
      IA => Result_22_2_LOGIC_ONE_13401,
      IB => Result_22_2_CYINIT_13420,
      SEL => Result_22_2_CYSELF_13407,
      O => Mcount_black1_min_cy_22_Q
    );
  Result_22_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_2_LOGIC_ONE_13401,
      IB => Result_22_2_LOGIC_ONE_13401,
      SEL => Result_22_2_CYSELF_13407,
      O => Result_22_2_CYMUXF2_13402
    );
  Result_22_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_21_Q,
      O => Result_22_2_CYINIT_13420
    );
  Result_22_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(22),
      O => Result_22_2_CYSELF_13407
    );
  Result_22_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_2_XORG_13409,
      O => Result_23_2
    );
  Result_22_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_22_Q,
      I1 => Mcount_black1_min_lut(23),
      O => Result_22_2_XORG_13409
    );
  Result_22_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_2_CYMUXFAST_13406,
      O => Mcount_black1_min_cy_23_Q
    );
  Result_22_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_21_Q,
      O => Result_22_2_FASTCARRY_13404
    );
  Result_22_2_CYAND : X_AND2
    port map (
      I0 => Result_22_2_CYSELG_13392,
      I1 => Result_22_2_CYSELF_13407,
      O => Result_22_2_CYAND_13405
    );
  Result_22_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_2_CYMUXG2_13403,
      IB => Result_22_2_FASTCARRY_13404,
      SEL => Result_22_2_CYAND_13405,
      O => Result_22_2_CYMUXFAST_13406
    );
  Result_22_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_2_LOGIC_ONE_13401,
      IB => Result_22_2_CYMUXF2_13402,
      SEL => Result_22_2_CYSELG_13392,
      O => Result_22_2_CYMUXG2_13403
    );
  Result_22_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(23),
      O => Result_22_2_CYSELG_13392
    );
  Mcount_black1_min_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(23)
    );
  Result_24_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_2_LOGIC_ONE_13439
    );
  Result_24_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_2_XORF_13459,
      O => Result_24_2
    );
  Result_24_2_XORF : X_XOR2
    port map (
      I0 => Result_24_2_CYINIT_13458,
      I1 => Mcount_black1_min_lut(24),
      O => Result_24_2_XORF_13459
    );
  Result_24_2_CYMUXF : X_MUX2
    port map (
      IA => Result_24_2_LOGIC_ONE_13439,
      IB => Result_24_2_CYINIT_13458,
      SEL => Result_24_2_CYSELF_13445,
      O => Mcount_black1_min_cy_24_Q
    );
  Result_24_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_2_LOGIC_ONE_13439,
      IB => Result_24_2_LOGIC_ONE_13439,
      SEL => Result_24_2_CYSELF_13445,
      O => Result_24_2_CYMUXF2_13440
    );
  Result_24_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_23_Q,
      O => Result_24_2_CYINIT_13458
    );
  Result_24_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(24),
      O => Result_24_2_CYSELF_13445
    );
  Result_24_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_2_XORG_13447,
      O => Result_25_2
    );
  Result_24_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_24_Q,
      I1 => Mcount_black1_min_lut(25),
      O => Result_24_2_XORG_13447
    );
  Result_24_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_2_CYMUXFAST_13444,
      O => Mcount_black1_min_cy_25_Q
    );
  Result_24_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_23_Q,
      O => Result_24_2_FASTCARRY_13442
    );
  Result_24_2_CYAND : X_AND2
    port map (
      I0 => Result_24_2_CYSELG_13430,
      I1 => Result_24_2_CYSELF_13445,
      O => Result_24_2_CYAND_13443
    );
  Result_24_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_2_CYMUXG2_13441,
      IB => Result_24_2_FASTCARRY_13442,
      SEL => Result_24_2_CYAND_13443,
      O => Result_24_2_CYMUXFAST_13444
    );
  Result_24_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_2_LOGIC_ONE_13439,
      IB => Result_24_2_CYMUXF2_13440,
      SEL => Result_24_2_CYSELG_13430,
      O => Result_24_2_CYMUXG2_13441
    );
  Result_24_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(25),
      O => Result_24_2_CYSELG_13430
    );
  Mcount_black1_min_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(25)
    );
  Result_26_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_2_LOGIC_ONE_13477
    );
  Result_26_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_2_XORF_13497,
      O => Result_26_2
    );
  Result_26_2_XORF : X_XOR2
    port map (
      I0 => Result_26_2_CYINIT_13496,
      I1 => Mcount_black1_min_lut(26),
      O => Result_26_2_XORF_13497
    );
  Result_26_2_CYMUXF : X_MUX2
    port map (
      IA => Result_26_2_LOGIC_ONE_13477,
      IB => Result_26_2_CYINIT_13496,
      SEL => Result_26_2_CYSELF_13483,
      O => Mcount_black1_min_cy_26_Q
    );
  Result_26_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_2_LOGIC_ONE_13477,
      IB => Result_26_2_LOGIC_ONE_13477,
      SEL => Result_26_2_CYSELF_13483,
      O => Result_26_2_CYMUXF2_13478
    );
  Result_26_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_25_Q,
      O => Result_26_2_CYINIT_13496
    );
  Result_26_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(26),
      O => Result_26_2_CYSELF_13483
    );
  Result_26_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_2_XORG_13485,
      O => Result_27_2
    );
  Result_26_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_26_Q,
      I1 => Mcount_black1_min_lut(27),
      O => Result_26_2_XORG_13485
    );
  Result_26_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_2_CYMUXFAST_13482,
      O => Mcount_black1_min_cy_27_Q
    );
  Result_26_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_25_Q,
      O => Result_26_2_FASTCARRY_13480
    );
  Result_26_2_CYAND : X_AND2
    port map (
      I0 => Result_26_2_CYSELG_13468,
      I1 => Result_26_2_CYSELF_13483,
      O => Result_26_2_CYAND_13481
    );
  Result_26_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_2_CYMUXG2_13479,
      IB => Result_26_2_FASTCARRY_13480,
      SEL => Result_26_2_CYAND_13481,
      O => Result_26_2_CYMUXFAST_13482
    );
  Result_26_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_2_LOGIC_ONE_13477,
      IB => Result_26_2_CYMUXF2_13478,
      SEL => Result_26_2_CYSELG_13468,
      O => Result_26_2_CYMUXG2_13479
    );
  Result_26_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(27),
      O => Result_26_2_CYSELG_13468
    );
  Mcount_black1_min_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(27)
    );
  Result_28_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_2_LOGIC_ONE_13515
    );
  Result_28_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_2_XORF_13535,
      O => Result_28_2
    );
  Result_28_2_XORF : X_XOR2
    port map (
      I0 => Result_28_2_CYINIT_13534,
      I1 => Mcount_black1_min_lut(28),
      O => Result_28_2_XORF_13535
    );
  Result_28_2_CYMUXF : X_MUX2
    port map (
      IA => Result_28_2_LOGIC_ONE_13515,
      IB => Result_28_2_CYINIT_13534,
      SEL => Result_28_2_CYSELF_13521,
      O => Mcount_black1_min_cy_28_Q
    );
  Result_28_2_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_2_LOGIC_ONE_13515,
      IB => Result_28_2_LOGIC_ONE_13515,
      SEL => Result_28_2_CYSELF_13521,
      O => Result_28_2_CYMUXF2_13516
    );
  Result_28_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_27_Q,
      O => Result_28_2_CYINIT_13534
    );
  Result_28_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(28),
      O => Result_28_2_CYSELF_13521
    );
  Result_28_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_2_XORG_13523,
      O => Result_29_2
    );
  Result_28_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_28_Q,
      I1 => Mcount_black1_min_lut(29),
      O => Result_28_2_XORG_13523
    );
  Result_28_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_cy_27_Q,
      O => Result_28_2_FASTCARRY_13518
    );
  Result_28_2_CYAND : X_AND2
    port map (
      I0 => Result_28_2_CYSELG_13506,
      I1 => Result_28_2_CYSELF_13521,
      O => Result_28_2_CYAND_13519
    );
  Result_28_2_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_2_CYMUXG2_13517,
      IB => Result_28_2_FASTCARRY_13518,
      SEL => Result_28_2_CYAND_13519,
      O => Result_28_2_CYMUXFAST_13520
    );
  Result_28_2_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_2_LOGIC_ONE_13515,
      IB => Result_28_2_CYMUXF2_13516,
      SEL => Result_28_2_CYSELG_13506,
      O => Result_28_2_CYMUXG2_13517
    );
  Result_28_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(29),
      O => Result_28_2_CYSELG_13506
    );
  Mcount_black1_min_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(29)
    );
  Result_30_2_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_2_LOGIC_ONE_13565
    );
  Result_30_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_2_XORF_13566,
      O => Result_30_2
    );
  Result_30_2_XORF : X_XOR2
    port map (
      I0 => Result_30_2_CYINIT_13564,
      I1 => Mcount_black1_min_lut(30),
      O => Result_30_2_XORF_13566
    );
  Result_30_2_CYMUXF : X_MUX2
    port map (
      IA => Result_30_2_LOGIC_ONE_13565,
      IB => Result_30_2_CYINIT_13564,
      SEL => Result_30_2_CYSELF_13555,
      O => Mcount_black1_min_cy_30_Q
    );
  Result_30_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_2_CYMUXFAST_13520,
      O => Result_30_2_CYINIT_13564
    );
  Result_30_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_lut(30),
      O => Result_30_2_CYSELF_13555
    );
  Result_30_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_2_XORG_13552,
      O => Result_31_2
    );
  Result_30_2_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_min_cy_30_Q,
      I1 => Mcount_black1_min_lut(31),
      O => Result_30_2_XORG_13552
    );
  Mcount_black1_min_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(31)
    );
  Result_0_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_3_LOGIC_ZERO_13584
    );
  Result_0_3_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_3_LOGIC_ONE_13601
    );
  Result_0_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_3_XORF_13602,
      O => Result_0_3
    );
  Result_0_3_XORF : X_XOR2
    port map (
      I0 => Result_0_3_CYINIT_13600,
      I1 => Mcount_count_lut(0),
      O => Result_0_3_XORF_13602
    );
  Result_0_3_CYMUXF : X_MUX2
    port map (
      IA => Result_0_3_LOGIC_ONE_13601,
      IB => Result_0_3_CYINIT_13600,
      SEL => Result_0_3_CYSELF_13591,
      O => Mcount_count_cy_0_Q
    );
  Result_0_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_3_BXINV_13589,
      O => Result_0_3_CYINIT_13600
    );
  Result_0_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_lut(0),
      O => Result_0_3_CYSELF_13591
    );
  Result_0_3_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Result_0_3_BXINV_13589
    );
  Result_0_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_3_XORG_13587,
      O => Result_1_3
    );
  Result_0_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_0_Q,
      I1 => Result_0_3_G,
      O => Result_0_3_XORG_13587
    );
  Result_0_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_3_CYMUXG_13586,
      O => Mcount_count_cy_1_Q
    );
  Result_0_3_CYMUXG : X_MUX2
    port map (
      IA => Result_0_3_LOGIC_ZERO_13584,
      IB => Mcount_count_cy_0_Q,
      SEL => Result_0_3_CYSELG_13575,
      O => Result_0_3_CYMUXG_13586
    );
  Result_0_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_3_G,
      O => Result_0_3_CYSELG_13575
    );
  Result_2_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_2_3_LOGIC_ZERO_13620
    );
  Result_2_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_3_XORF_13640,
      O => Result_2_3
    );
  Result_2_3_XORF : X_XOR2
    port map (
      I0 => Result_2_3_CYINIT_13639,
      I1 => Result_2_3_F,
      O => Result_2_3_XORF_13640
    );
  Result_2_3_CYMUXF : X_MUX2
    port map (
      IA => Result_2_3_LOGIC_ZERO_13620,
      IB => Result_2_3_CYINIT_13639,
      SEL => Result_2_3_CYSELF_13626,
      O => Mcount_count_cy_2_Q
    );
  Result_2_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_3_LOGIC_ZERO_13620,
      IB => Result_2_3_LOGIC_ZERO_13620,
      SEL => Result_2_3_CYSELF_13626,
      O => Result_2_3_CYMUXF2_13621
    );
  Result_2_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_1_Q,
      O => Result_2_3_CYINIT_13639
    );
  Result_2_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_3_F,
      O => Result_2_3_CYSELF_13626
    );
  Result_2_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_3_XORG_13628,
      O => Result_3_3
    );
  Result_2_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_2_Q,
      I1 => Result_2_3_G,
      O => Result_2_3_XORG_13628
    );
  Result_2_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_3_CYMUXFAST_13625,
      O => Mcount_count_cy_3_Q
    );
  Result_2_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_1_Q,
      O => Result_2_3_FASTCARRY_13623
    );
  Result_2_3_CYAND : X_AND2
    port map (
      I0 => Result_2_3_CYSELG_13611,
      I1 => Result_2_3_CYSELF_13626,
      O => Result_2_3_CYAND_13624
    );
  Result_2_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_3_CYMUXG2_13622,
      IB => Result_2_3_FASTCARRY_13623,
      SEL => Result_2_3_CYAND_13624,
      O => Result_2_3_CYMUXFAST_13625
    );
  Result_2_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_3_LOGIC_ZERO_13620,
      IB => Result_2_3_CYMUXF2_13621,
      SEL => Result_2_3_CYSELG_13611,
      O => Result_2_3_CYMUXG2_13622
    );
  Result_2_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_3_G,
      O => Result_2_3_CYSELG_13611
    );
  Result_4_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_4_3_LOGIC_ZERO_13658
    );
  Result_4_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_3_XORF_13678,
      O => Result_4_3
    );
  Result_4_3_XORF : X_XOR2
    port map (
      I0 => Result_4_3_CYINIT_13677,
      I1 => Result_4_3_F,
      O => Result_4_3_XORF_13678
    );
  Result_4_3_CYMUXF : X_MUX2
    port map (
      IA => Result_4_3_LOGIC_ZERO_13658,
      IB => Result_4_3_CYINIT_13677,
      SEL => Result_4_3_CYSELF_13664,
      O => Mcount_count_cy_4_Q
    );
  Result_4_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_3_LOGIC_ZERO_13658,
      IB => Result_4_3_LOGIC_ZERO_13658,
      SEL => Result_4_3_CYSELF_13664,
      O => Result_4_3_CYMUXF2_13659
    );
  Result_4_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_3_Q,
      O => Result_4_3_CYINIT_13677
    );
  Result_4_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_3_F,
      O => Result_4_3_CYSELF_13664
    );
  Result_4_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_3_XORG_13666,
      O => Result_5_3
    );
  Result_4_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_4_Q,
      I1 => Result_4_3_G,
      O => Result_4_3_XORG_13666
    );
  Result_4_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_3_CYMUXFAST_13663,
      O => Mcount_count_cy_5_Q
    );
  Result_4_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_3_Q,
      O => Result_4_3_FASTCARRY_13661
    );
  Result_4_3_CYAND : X_AND2
    port map (
      I0 => Result_4_3_CYSELG_13649,
      I1 => Result_4_3_CYSELF_13664,
      O => Result_4_3_CYAND_13662
    );
  Result_4_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_3_CYMUXG2_13660,
      IB => Result_4_3_FASTCARRY_13661,
      SEL => Result_4_3_CYAND_13662,
      O => Result_4_3_CYMUXFAST_13663
    );
  Result_4_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_3_LOGIC_ZERO_13658,
      IB => Result_4_3_CYMUXF2_13659,
      SEL => Result_4_3_CYSELG_13649,
      O => Result_4_3_CYMUXG2_13660
    );
  Result_4_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_3_G,
      O => Result_4_3_CYSELG_13649
    );
  Result_6_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_6_3_LOGIC_ZERO_13696
    );
  Result_6_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_3_XORF_13716,
      O => Result_6_3
    );
  Result_6_3_XORF : X_XOR2
    port map (
      I0 => Result_6_3_CYINIT_13715,
      I1 => Result_6_3_F,
      O => Result_6_3_XORF_13716
    );
  Result_6_3_CYMUXF : X_MUX2
    port map (
      IA => Result_6_3_LOGIC_ZERO_13696,
      IB => Result_6_3_CYINIT_13715,
      SEL => Result_6_3_CYSELF_13702,
      O => Mcount_count_cy_6_Q
    );
  Result_6_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_3_LOGIC_ZERO_13696,
      IB => Result_6_3_LOGIC_ZERO_13696,
      SEL => Result_6_3_CYSELF_13702,
      O => Result_6_3_CYMUXF2_13697
    );
  Result_6_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_5_Q,
      O => Result_6_3_CYINIT_13715
    );
  Result_6_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_3_F,
      O => Result_6_3_CYSELF_13702
    );
  Result_6_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_3_XORG_13704,
      O => Result_7_3
    );
  Result_6_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_6_Q,
      I1 => Result_6_3_G,
      O => Result_6_3_XORG_13704
    );
  Result_6_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_3_CYMUXFAST_13701,
      O => Mcount_count_cy_7_Q
    );
  Result_6_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_5_Q,
      O => Result_6_3_FASTCARRY_13699
    );
  Result_6_3_CYAND : X_AND2
    port map (
      I0 => Result_6_3_CYSELG_13687,
      I1 => Result_6_3_CYSELF_13702,
      O => Result_6_3_CYAND_13700
    );
  Result_6_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_3_CYMUXG2_13698,
      IB => Result_6_3_FASTCARRY_13699,
      SEL => Result_6_3_CYAND_13700,
      O => Result_6_3_CYMUXFAST_13701
    );
  Result_6_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_3_LOGIC_ZERO_13696,
      IB => Result_6_3_CYMUXF2_13697,
      SEL => Result_6_3_CYSELG_13687,
      O => Result_6_3_CYMUXG2_13698
    );
  Result_6_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_3_G,
      O => Result_6_3_CYSELG_13687
    );
  Result_8_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_8_3_LOGIC_ZERO_13734
    );
  Result_8_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_3_XORF_13754,
      O => Result_8_3
    );
  Result_8_3_XORF : X_XOR2
    port map (
      I0 => Result_8_3_CYINIT_13753,
      I1 => Result_8_3_F,
      O => Result_8_3_XORF_13754
    );
  Result_8_3_CYMUXF : X_MUX2
    port map (
      IA => Result_8_3_LOGIC_ZERO_13734,
      IB => Result_8_3_CYINIT_13753,
      SEL => Result_8_3_CYSELF_13740,
      O => Mcount_count_cy_8_Q
    );
  Result_8_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_3_LOGIC_ZERO_13734,
      IB => Result_8_3_LOGIC_ZERO_13734,
      SEL => Result_8_3_CYSELF_13740,
      O => Result_8_3_CYMUXF2_13735
    );
  Result_8_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_7_Q,
      O => Result_8_3_CYINIT_13753
    );
  Result_8_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_3_F,
      O => Result_8_3_CYSELF_13740
    );
  Result_8_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_3_XORG_13742,
      O => Result_9_3
    );
  Result_8_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_8_Q,
      I1 => Result_8_3_G,
      O => Result_8_3_XORG_13742
    );
  Result_8_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_3_CYMUXFAST_13739,
      O => Mcount_count_cy_9_Q
    );
  Result_8_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_7_Q,
      O => Result_8_3_FASTCARRY_13737
    );
  Result_8_3_CYAND : X_AND2
    port map (
      I0 => Result_8_3_CYSELG_13725,
      I1 => Result_8_3_CYSELF_13740,
      O => Result_8_3_CYAND_13738
    );
  Result_8_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_3_CYMUXG2_13736,
      IB => Result_8_3_FASTCARRY_13737,
      SEL => Result_8_3_CYAND_13738,
      O => Result_8_3_CYMUXFAST_13739
    );
  Result_8_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_3_LOGIC_ZERO_13734,
      IB => Result_8_3_CYMUXF2_13735,
      SEL => Result_8_3_CYSELG_13725,
      O => Result_8_3_CYMUXG2_13736
    );
  Result_8_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_3_G,
      O => Result_8_3_CYSELG_13725
    );
  Result_10_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_10_3_LOGIC_ZERO_13772
    );
  Result_10_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_3_XORF_13792,
      O => Result_10_3
    );
  Result_10_3_XORF : X_XOR2
    port map (
      I0 => Result_10_3_CYINIT_13791,
      I1 => Result_10_3_F,
      O => Result_10_3_XORF_13792
    );
  Result_10_3_CYMUXF : X_MUX2
    port map (
      IA => Result_10_3_LOGIC_ZERO_13772,
      IB => Result_10_3_CYINIT_13791,
      SEL => Result_10_3_CYSELF_13778,
      O => Mcount_count_cy_10_Q
    );
  Result_10_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_3_LOGIC_ZERO_13772,
      IB => Result_10_3_LOGIC_ZERO_13772,
      SEL => Result_10_3_CYSELF_13778,
      O => Result_10_3_CYMUXF2_13773
    );
  Result_10_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_9_Q,
      O => Result_10_3_CYINIT_13791
    );
  Result_10_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_3_F,
      O => Result_10_3_CYSELF_13778
    );
  Result_10_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_3_XORG_13780,
      O => Result_11_3
    );
  Result_10_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_10_Q,
      I1 => Result_10_3_G,
      O => Result_10_3_XORG_13780
    );
  Result_10_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_3_CYMUXFAST_13777,
      O => Mcount_count_cy_11_Q
    );
  Result_10_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_9_Q,
      O => Result_10_3_FASTCARRY_13775
    );
  Result_10_3_CYAND : X_AND2
    port map (
      I0 => Result_10_3_CYSELG_13763,
      I1 => Result_10_3_CYSELF_13778,
      O => Result_10_3_CYAND_13776
    );
  Result_10_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_3_CYMUXG2_13774,
      IB => Result_10_3_FASTCARRY_13775,
      SEL => Result_10_3_CYAND_13776,
      O => Result_10_3_CYMUXFAST_13777
    );
  Result_10_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_3_LOGIC_ZERO_13772,
      IB => Result_10_3_CYMUXF2_13773,
      SEL => Result_10_3_CYSELG_13763,
      O => Result_10_3_CYMUXG2_13774
    );
  Result_10_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_3_G,
      O => Result_10_3_CYSELG_13763
    );
  Result_12_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_12_3_LOGIC_ZERO_13810
    );
  Result_12_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_3_XORF_13830,
      O => Result_12_3
    );
  Result_12_3_XORF : X_XOR2
    port map (
      I0 => Result_12_3_CYINIT_13829,
      I1 => Result_12_3_F,
      O => Result_12_3_XORF_13830
    );
  Result_12_3_CYMUXF : X_MUX2
    port map (
      IA => Result_12_3_LOGIC_ZERO_13810,
      IB => Result_12_3_CYINIT_13829,
      SEL => Result_12_3_CYSELF_13816,
      O => Mcount_count_cy_12_Q
    );
  Result_12_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_3_LOGIC_ZERO_13810,
      IB => Result_12_3_LOGIC_ZERO_13810,
      SEL => Result_12_3_CYSELF_13816,
      O => Result_12_3_CYMUXF2_13811
    );
  Result_12_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_11_Q,
      O => Result_12_3_CYINIT_13829
    );
  Result_12_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_3_F,
      O => Result_12_3_CYSELF_13816
    );
  Result_12_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_3_XORG_13818,
      O => Result_13_3
    );
  Result_12_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_12_Q,
      I1 => Result_12_3_G,
      O => Result_12_3_XORG_13818
    );
  Result_12_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_3_CYMUXFAST_13815,
      O => Mcount_count_cy_13_Q
    );
  Result_12_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_11_Q,
      O => Result_12_3_FASTCARRY_13813
    );
  Result_12_3_CYAND : X_AND2
    port map (
      I0 => Result_12_3_CYSELG_13801,
      I1 => Result_12_3_CYSELF_13816,
      O => Result_12_3_CYAND_13814
    );
  Result_12_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_3_CYMUXG2_13812,
      IB => Result_12_3_FASTCARRY_13813,
      SEL => Result_12_3_CYAND_13814,
      O => Result_12_3_CYMUXFAST_13815
    );
  Result_12_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_3_LOGIC_ZERO_13810,
      IB => Result_12_3_CYMUXF2_13811,
      SEL => Result_12_3_CYSELG_13801,
      O => Result_12_3_CYMUXG2_13812
    );
  Result_12_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_3_G,
      O => Result_12_3_CYSELG_13801
    );
  Result_14_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_14_3_LOGIC_ZERO_13848
    );
  Result_14_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_3_XORF_13868,
      O => Result_14_3
    );
  Result_14_3_XORF : X_XOR2
    port map (
      I0 => Result_14_3_CYINIT_13867,
      I1 => Result_14_3_F,
      O => Result_14_3_XORF_13868
    );
  Result_14_3_CYMUXF : X_MUX2
    port map (
      IA => Result_14_3_LOGIC_ZERO_13848,
      IB => Result_14_3_CYINIT_13867,
      SEL => Result_14_3_CYSELF_13854,
      O => Mcount_count_cy_14_Q
    );
  Result_14_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_3_LOGIC_ZERO_13848,
      IB => Result_14_3_LOGIC_ZERO_13848,
      SEL => Result_14_3_CYSELF_13854,
      O => Result_14_3_CYMUXF2_13849
    );
  Result_14_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_13_Q,
      O => Result_14_3_CYINIT_13867
    );
  Result_14_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_3_F,
      O => Result_14_3_CYSELF_13854
    );
  Result_14_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_3_XORG_13856,
      O => Result_15_3
    );
  Result_14_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_14_Q,
      I1 => Result_14_3_G,
      O => Result_14_3_XORG_13856
    );
  Result_14_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_3_CYMUXFAST_13853,
      O => Mcount_count_cy_15_Q
    );
  Result_14_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_13_Q,
      O => Result_14_3_FASTCARRY_13851
    );
  Result_14_3_CYAND : X_AND2
    port map (
      I0 => Result_14_3_CYSELG_13839,
      I1 => Result_14_3_CYSELF_13854,
      O => Result_14_3_CYAND_13852
    );
  Result_14_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_3_CYMUXG2_13850,
      IB => Result_14_3_FASTCARRY_13851,
      SEL => Result_14_3_CYAND_13852,
      O => Result_14_3_CYMUXFAST_13853
    );
  Result_14_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_3_LOGIC_ZERO_13848,
      IB => Result_14_3_CYMUXF2_13849,
      SEL => Result_14_3_CYSELG_13839,
      O => Result_14_3_CYMUXG2_13850
    );
  Result_14_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_3_G,
      O => Result_14_3_CYSELG_13839
    );
  Result_16_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_16_3_LOGIC_ZERO_13886
    );
  Result_16_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_3_XORF_13906,
      O => Result_16_3
    );
  Result_16_3_XORF : X_XOR2
    port map (
      I0 => Result_16_3_CYINIT_13905,
      I1 => Result_16_3_F,
      O => Result_16_3_XORF_13906
    );
  Result_16_3_CYMUXF : X_MUX2
    port map (
      IA => Result_16_3_LOGIC_ZERO_13886,
      IB => Result_16_3_CYINIT_13905,
      SEL => Result_16_3_CYSELF_13892,
      O => Mcount_count_cy_16_Q
    );
  Result_16_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_3_LOGIC_ZERO_13886,
      IB => Result_16_3_LOGIC_ZERO_13886,
      SEL => Result_16_3_CYSELF_13892,
      O => Result_16_3_CYMUXF2_13887
    );
  Result_16_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_15_Q,
      O => Result_16_3_CYINIT_13905
    );
  Result_16_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_3_F,
      O => Result_16_3_CYSELF_13892
    );
  Result_16_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_3_XORG_13894,
      O => Result_17_3
    );
  Result_16_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_16_Q,
      I1 => Result_16_3_G,
      O => Result_16_3_XORG_13894
    );
  Result_16_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_3_CYMUXFAST_13891,
      O => Mcount_count_cy_17_Q
    );
  Result_16_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_15_Q,
      O => Result_16_3_FASTCARRY_13889
    );
  Result_16_3_CYAND : X_AND2
    port map (
      I0 => Result_16_3_CYSELG_13877,
      I1 => Result_16_3_CYSELF_13892,
      O => Result_16_3_CYAND_13890
    );
  Result_16_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_3_CYMUXG2_13888,
      IB => Result_16_3_FASTCARRY_13889,
      SEL => Result_16_3_CYAND_13890,
      O => Result_16_3_CYMUXFAST_13891
    );
  Result_16_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_3_LOGIC_ZERO_13886,
      IB => Result_16_3_CYMUXF2_13887,
      SEL => Result_16_3_CYSELG_13877,
      O => Result_16_3_CYMUXG2_13888
    );
  Result_16_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_3_G,
      O => Result_16_3_CYSELG_13877
    );
  Result_18_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_18_3_LOGIC_ZERO_13924
    );
  Result_18_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_3_XORF_13944,
      O => Result_18_3
    );
  Result_18_3_XORF : X_XOR2
    port map (
      I0 => Result_18_3_CYINIT_13943,
      I1 => Result_18_3_F,
      O => Result_18_3_XORF_13944
    );
  Result_18_3_CYMUXF : X_MUX2
    port map (
      IA => Result_18_3_LOGIC_ZERO_13924,
      IB => Result_18_3_CYINIT_13943,
      SEL => Result_18_3_CYSELF_13930,
      O => Mcount_count_cy_18_Q
    );
  Result_18_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_3_LOGIC_ZERO_13924,
      IB => Result_18_3_LOGIC_ZERO_13924,
      SEL => Result_18_3_CYSELF_13930,
      O => Result_18_3_CYMUXF2_13925
    );
  Result_18_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_17_Q,
      O => Result_18_3_CYINIT_13943
    );
  Result_18_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_3_F,
      O => Result_18_3_CYSELF_13930
    );
  Result_18_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_3_XORG_13932,
      O => Result_19_3
    );
  Result_18_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_18_Q,
      I1 => Result_18_3_G,
      O => Result_18_3_XORG_13932
    );
  Result_18_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_3_CYMUXFAST_13929,
      O => Mcount_count_cy_19_Q
    );
  Result_18_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_17_Q,
      O => Result_18_3_FASTCARRY_13927
    );
  Result_18_3_CYAND : X_AND2
    port map (
      I0 => Result_18_3_CYSELG_13915,
      I1 => Result_18_3_CYSELF_13930,
      O => Result_18_3_CYAND_13928
    );
  Result_18_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_3_CYMUXG2_13926,
      IB => Result_18_3_FASTCARRY_13927,
      SEL => Result_18_3_CYAND_13928,
      O => Result_18_3_CYMUXFAST_13929
    );
  Result_18_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_3_LOGIC_ZERO_13924,
      IB => Result_18_3_CYMUXF2_13925,
      SEL => Result_18_3_CYSELG_13915,
      O => Result_18_3_CYMUXG2_13926
    );
  Result_18_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_3_G,
      O => Result_18_3_CYSELG_13915
    );
  Result_20_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_20_3_LOGIC_ZERO_13962
    );
  Result_20_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_3_XORF_13982,
      O => Result_20_3
    );
  Result_20_3_XORF : X_XOR2
    port map (
      I0 => Result_20_3_CYINIT_13981,
      I1 => Result_20_3_F,
      O => Result_20_3_XORF_13982
    );
  Result_20_3_CYMUXF : X_MUX2
    port map (
      IA => Result_20_3_LOGIC_ZERO_13962,
      IB => Result_20_3_CYINIT_13981,
      SEL => Result_20_3_CYSELF_13968,
      O => Mcount_count_cy_20_Q
    );
  Result_20_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_3_LOGIC_ZERO_13962,
      IB => Result_20_3_LOGIC_ZERO_13962,
      SEL => Result_20_3_CYSELF_13968,
      O => Result_20_3_CYMUXF2_13963
    );
  Result_20_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_19_Q,
      O => Result_20_3_CYINIT_13981
    );
  Result_20_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_3_F,
      O => Result_20_3_CYSELF_13968
    );
  Result_20_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_3_XORG_13970,
      O => Result_21_3
    );
  Result_20_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_20_Q,
      I1 => Result_20_3_G,
      O => Result_20_3_XORG_13970
    );
  Result_20_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_3_CYMUXFAST_13967,
      O => Mcount_count_cy_21_Q
    );
  Result_20_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_19_Q,
      O => Result_20_3_FASTCARRY_13965
    );
  Result_20_3_CYAND : X_AND2
    port map (
      I0 => Result_20_3_CYSELG_13953,
      I1 => Result_20_3_CYSELF_13968,
      O => Result_20_3_CYAND_13966
    );
  Result_20_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_3_CYMUXG2_13964,
      IB => Result_20_3_FASTCARRY_13965,
      SEL => Result_20_3_CYAND_13966,
      O => Result_20_3_CYMUXFAST_13967
    );
  Result_20_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_3_LOGIC_ZERO_13962,
      IB => Result_20_3_CYMUXF2_13963,
      SEL => Result_20_3_CYSELG_13953,
      O => Result_20_3_CYMUXG2_13964
    );
  Result_20_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_3_G,
      O => Result_20_3_CYSELG_13953
    );
  Result_22_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_22_3_LOGIC_ZERO_14000
    );
  Result_22_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_3_XORF_14020,
      O => Result_22_3
    );
  Result_22_3_XORF : X_XOR2
    port map (
      I0 => Result_22_3_CYINIT_14019,
      I1 => Result_22_3_F,
      O => Result_22_3_XORF_14020
    );
  Result_22_3_CYMUXF : X_MUX2
    port map (
      IA => Result_22_3_LOGIC_ZERO_14000,
      IB => Result_22_3_CYINIT_14019,
      SEL => Result_22_3_CYSELF_14006,
      O => Mcount_count_cy_22_Q
    );
  Result_22_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_3_LOGIC_ZERO_14000,
      IB => Result_22_3_LOGIC_ZERO_14000,
      SEL => Result_22_3_CYSELF_14006,
      O => Result_22_3_CYMUXF2_14001
    );
  Result_22_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_21_Q,
      O => Result_22_3_CYINIT_14019
    );
  Result_22_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_3_F,
      O => Result_22_3_CYSELF_14006
    );
  Result_22_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_3_XORG_14008,
      O => Result_23_3
    );
  Result_22_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_22_Q,
      I1 => Result_22_3_G,
      O => Result_22_3_XORG_14008
    );
  Result_22_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_3_CYMUXFAST_14005,
      O => Mcount_count_cy_23_Q
    );
  Result_22_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_21_Q,
      O => Result_22_3_FASTCARRY_14003
    );
  Result_22_3_CYAND : X_AND2
    port map (
      I0 => Result_22_3_CYSELG_13991,
      I1 => Result_22_3_CYSELF_14006,
      O => Result_22_3_CYAND_14004
    );
  Result_22_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_3_CYMUXG2_14002,
      IB => Result_22_3_FASTCARRY_14003,
      SEL => Result_22_3_CYAND_14004,
      O => Result_22_3_CYMUXFAST_14005
    );
  Result_22_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_3_LOGIC_ZERO_14000,
      IB => Result_22_3_CYMUXF2_14001,
      SEL => Result_22_3_CYSELG_13991,
      O => Result_22_3_CYMUXG2_14002
    );
  Result_22_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_3_G,
      O => Result_22_3_CYSELG_13991
    );
  Result_24_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_24_3_LOGIC_ZERO_14038
    );
  Result_24_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_3_XORF_14058,
      O => Result_24_3
    );
  Result_24_3_XORF : X_XOR2
    port map (
      I0 => Result_24_3_CYINIT_14057,
      I1 => Result_24_3_F,
      O => Result_24_3_XORF_14058
    );
  Result_24_3_CYMUXF : X_MUX2
    port map (
      IA => Result_24_3_LOGIC_ZERO_14038,
      IB => Result_24_3_CYINIT_14057,
      SEL => Result_24_3_CYSELF_14044,
      O => Mcount_count_cy_24_Q
    );
  Result_24_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_3_LOGIC_ZERO_14038,
      IB => Result_24_3_LOGIC_ZERO_14038,
      SEL => Result_24_3_CYSELF_14044,
      O => Result_24_3_CYMUXF2_14039
    );
  Result_24_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_23_Q,
      O => Result_24_3_CYINIT_14057
    );
  Result_24_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_3_F,
      O => Result_24_3_CYSELF_14044
    );
  Result_24_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_3_XORG_14046,
      O => Result_25_3
    );
  Result_24_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_24_Q,
      I1 => Result_24_3_G,
      O => Result_24_3_XORG_14046
    );
  Result_24_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_3_CYMUXFAST_14043,
      O => Mcount_count_cy_25_Q
    );
  Result_24_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_23_Q,
      O => Result_24_3_FASTCARRY_14041
    );
  Result_24_3_CYAND : X_AND2
    port map (
      I0 => Result_24_3_CYSELG_14029,
      I1 => Result_24_3_CYSELF_14044,
      O => Result_24_3_CYAND_14042
    );
  Result_24_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_3_CYMUXG2_14040,
      IB => Result_24_3_FASTCARRY_14041,
      SEL => Result_24_3_CYAND_14042,
      O => Result_24_3_CYMUXFAST_14043
    );
  Result_24_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_3_LOGIC_ZERO_14038,
      IB => Result_24_3_CYMUXF2_14039,
      SEL => Result_24_3_CYSELG_14029,
      O => Result_24_3_CYMUXG2_14040
    );
  Result_24_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_3_G,
      O => Result_24_3_CYSELG_14029
    );
  Result_26_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_26_3_LOGIC_ZERO_14076
    );
  Result_26_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_3_XORF_14096,
      O => Result_26_3
    );
  Result_26_3_XORF : X_XOR2
    port map (
      I0 => Result_26_3_CYINIT_14095,
      I1 => Result_26_3_F,
      O => Result_26_3_XORF_14096
    );
  Result_26_3_CYMUXF : X_MUX2
    port map (
      IA => Result_26_3_LOGIC_ZERO_14076,
      IB => Result_26_3_CYINIT_14095,
      SEL => Result_26_3_CYSELF_14082,
      O => Mcount_count_cy_26_Q
    );
  Result_26_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_3_LOGIC_ZERO_14076,
      IB => Result_26_3_LOGIC_ZERO_14076,
      SEL => Result_26_3_CYSELF_14082,
      O => Result_26_3_CYMUXF2_14077
    );
  Result_26_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_25_Q,
      O => Result_26_3_CYINIT_14095
    );
  Result_26_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_3_F,
      O => Result_26_3_CYSELF_14082
    );
  Result_26_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_3_XORG_14084,
      O => Result_27_3
    );
  Result_26_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_26_Q,
      I1 => Result_26_3_G,
      O => Result_26_3_XORG_14084
    );
  Result_26_3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_3_CYMUXFAST_14081,
      O => Mcount_count_cy_27_Q
    );
  Result_26_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_25_Q,
      O => Result_26_3_FASTCARRY_14079
    );
  Result_26_3_CYAND : X_AND2
    port map (
      I0 => Result_26_3_CYSELG_14067,
      I1 => Result_26_3_CYSELF_14082,
      O => Result_26_3_CYAND_14080
    );
  Result_26_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_3_CYMUXG2_14078,
      IB => Result_26_3_FASTCARRY_14079,
      SEL => Result_26_3_CYAND_14080,
      O => Result_26_3_CYMUXFAST_14081
    );
  Result_26_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_3_LOGIC_ZERO_14076,
      IB => Result_26_3_CYMUXF2_14077,
      SEL => Result_26_3_CYSELG_14067,
      O => Result_26_3_CYMUXG2_14078
    );
  Result_26_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_3_G,
      O => Result_26_3_CYSELG_14067
    );
  Result_28_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_28_3_LOGIC_ZERO_14114
    );
  Result_28_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_3_XORF_14134,
      O => Result_28_3
    );
  Result_28_3_XORF : X_XOR2
    port map (
      I0 => Result_28_3_CYINIT_14133,
      I1 => Result_28_3_F,
      O => Result_28_3_XORF_14134
    );
  Result_28_3_CYMUXF : X_MUX2
    port map (
      IA => Result_28_3_LOGIC_ZERO_14114,
      IB => Result_28_3_CYINIT_14133,
      SEL => Result_28_3_CYSELF_14120,
      O => Mcount_count_cy_28_Q
    );
  Result_28_3_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_3_LOGIC_ZERO_14114,
      IB => Result_28_3_LOGIC_ZERO_14114,
      SEL => Result_28_3_CYSELF_14120,
      O => Result_28_3_CYMUXF2_14115
    );
  Result_28_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_27_Q,
      O => Result_28_3_CYINIT_14133
    );
  Result_28_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_3_F,
      O => Result_28_3_CYSELF_14120
    );
  Result_28_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_3_XORG_14122,
      O => Result_29_3
    );
  Result_28_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_28_Q,
      I1 => Result_28_3_G,
      O => Result_28_3_XORG_14122
    );
  Result_28_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_cy_27_Q,
      O => Result_28_3_FASTCARRY_14117
    );
  Result_28_3_CYAND : X_AND2
    port map (
      I0 => Result_28_3_CYSELG_14105,
      I1 => Result_28_3_CYSELF_14120,
      O => Result_28_3_CYAND_14118
    );
  Result_28_3_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_3_CYMUXG2_14116,
      IB => Result_28_3_FASTCARRY_14117,
      SEL => Result_28_3_CYAND_14118,
      O => Result_28_3_CYMUXFAST_14119
    );
  Result_28_3_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_3_LOGIC_ZERO_14114,
      IB => Result_28_3_CYMUXF2_14115,
      SEL => Result_28_3_CYSELG_14105,
      O => Result_28_3_CYMUXG2_14116
    );
  Result_28_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_3_G,
      O => Result_28_3_CYSELG_14105
    );
  Result_30_3_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_30_3_LOGIC_ZERO_14164
    );
  Result_30_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_3_XORF_14165,
      O => Result_30_3
    );
  Result_30_3_XORF : X_XOR2
    port map (
      I0 => Result_30_3_CYINIT_14163,
      I1 => Result_30_3_F,
      O => Result_30_3_XORF_14165
    );
  Result_30_3_CYMUXF : X_MUX2
    port map (
      IA => Result_30_3_LOGIC_ZERO_14164,
      IB => Result_30_3_CYINIT_14163,
      SEL => Result_30_3_CYSELF_14154,
      O => Mcount_count_cy_30_Q
    );
  Result_30_3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_3_CYMUXFAST_14119,
      O => Result_30_3_CYINIT_14163
    );
  Result_30_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_3_F,
      O => Result_30_3_CYSELF_14154
    );
  Result_30_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_3_XORG_14151,
      O => Result_31_3
    );
  Result_30_3_XORG : X_XOR2
    port map (
      I0 => Mcount_count_cy_30_Q,
      I1 => count_31_rt_14148,
      O => Result_30_3_XORG_14151
    );
  count_31_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => count_31_rt_14148
    );
  i3_or0000_wg_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => i3_or0000_wg_cy_1_LOGIC_ONE_14183
    );
  i3_or0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => i3_or0000_wg_cy_1_LOGIC_ONE_14183,
      IB => i3_or0000_wg_cy_1_CYINIT_14195,
      SEL => i3_or0000_wg_cy_1_CYSELF_14188,
      O => i3_or0000_wg_cy(0)
    );
  i3_or0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_cy_1_BXINV_14186,
      O => i3_or0000_wg_cy_1_CYINIT_14195
    );
  i3_or0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_lut(0),
      O => i3_or0000_wg_cy_1_CYSELF_14188
    );
  i3_or0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => i3_or0000_wg_cy_1_BXINV_14186
    );
  i3_or0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => i3_or0000_wg_cy_1_LOGIC_ONE_14183,
      IB => i3_or0000_wg_cy(0),
      SEL => i3_or0000_wg_cy_1_CYSELG_14177,
      O => i3_or0000_wg_cy_1_CYMUXG_14185
    );
  i3_or0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_lut(1),
      O => i3_or0000_wg_cy_1_CYSELG_14177
    );
  i3_or0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => cur_state_FSM_FFd12_6711,
      ADR1 => cur_state_FSM_FFd10_6712,
      ADR2 => cur_state_FSM_FFd15_6713,
      ADR3 => cur_state_FSM_FFd9_6714,
      O => i3_or0000_wg_lut(1)
    );
  i3_or0000_wg_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => i3_or0000_wg_cy_3_LOGIC_ONE_14213
    );
  i3_or0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => i3_or0000_wg_cy_3_LOGIC_ONE_14213,
      IB => i3_or0000_wg_cy_3_LOGIC_ONE_14213,
      SEL => i3_or0000_wg_cy_3_CYSELF_14219,
      O => i3_or0000_wg_cy_3_CYMUXF2_14214
    );
  i3_or0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_lut(2),
      O => i3_or0000_wg_cy_3_CYSELF_14219
    );
  i3_or0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_cy_1_CYMUXG_14185,
      O => i3_or0000_wg_cy_3_FASTCARRY_14216
    );
  i3_or0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => i3_or0000_wg_cy_3_CYSELG_14207,
      I1 => i3_or0000_wg_cy_3_CYSELF_14219,
      O => i3_or0000_wg_cy_3_CYAND_14217
    );
  i3_or0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => i3_or0000_wg_cy_3_CYMUXG2_14215,
      IB => i3_or0000_wg_cy_3_FASTCARRY_14216,
      SEL => i3_or0000_wg_cy_3_CYAND_14217,
      O => i3_or0000_wg_cy_3_CYMUXFAST_14218
    );
  i3_or0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => i3_or0000_wg_cy_3_LOGIC_ONE_14213,
      IB => i3_or0000_wg_cy_3_CYMUXF2_14214,
      SEL => i3_or0000_wg_cy_3_CYSELG_14207,
      O => i3_or0000_wg_cy_3_CYMUXG2_14215
    );
  i3_or0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_lut(3),
      O => i3_or0000_wg_cy_3_CYSELG_14207
    );
  i3_or0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => cur_state_FSM_FFd5_6720,
      ADR1 => cur_state_FSM_FFd4_6721,
      ADR2 => cur_state_FSM_FFd20_6722,
      ADR3 => cur_state_FSM_FFd3_6723,
      O => i3_or0000_wg_lut(3)
    );
  tx_init_LOGIC_ONE : X_ONE
    port map (
      O => tx_init_LOGIC_ONE_14252
    );
  tx_init_CYMUXF : X_MUX2
    port map (
      IA => tx_init_LOGIC_ONE_14252,
      IB => tx_init_CYINIT_14251,
      SEL => tx_init_CYSELF_14245,
      O => i3_or0000
    );
  tx_init_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_cy_3_CYMUXFAST_14218,
      O => tx_init_CYINIT_14251
    );
  tx_init_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_or0000_wg_lut(4),
      O => tx_init_CYSELF_14245
    );
  tx_init_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_init,
      O => tx_init_0
    );
  cur_state_FSM_Out221 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => cur_state_FSM_FFd1_6725,
      ADR2 => cur_state_FSM_FFd2_6729,
      ADR3 => cur_state_FSM_FFd17_6730,
      O => tx_init
    );
  Result_0_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_7_LOGIC_ONE_14269
    );
  Result_0_7_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_7_LOGIC_ZERO_14286
    );
  Result_0_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_7_XORF_14287,
      O => Result_0_7
    );
  Result_0_7_XORF : X_XOR2
    port map (
      I0 => Result_0_7_CYINIT_14285,
      I1 => Result_0_7_F,
      O => Result_0_7_XORF_14287
    );
  Result_0_7_CYMUXF : X_MUX2
    port map (
      IA => Result_0_7_LOGIC_ZERO_14286,
      IB => Result_0_7_CYINIT_14285,
      SEL => Result_0_7_CYSELF_14276,
      O => Mcount_black1_sec_cy_0_Q
    );
  Result_0_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_7_BXINV_14274,
      O => Result_0_7_CYINIT_14285
    );
  Result_0_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_7_F,
      O => Result_0_7_CYSELF_14276
    );
  Result_0_7_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_7_BXINV_14274
    );
  Result_0_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_7_XORG_14272,
      O => Result_1_7
    );
  Result_0_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_0_Q,
      I1 => Mcount_black1_sec_lut(1),
      O => Result_0_7_XORG_14272
    );
  Result_0_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_7_CYMUXG_14271,
      O => Mcount_black1_sec_cy_1_Q
    );
  Result_0_7_CYMUXG : X_MUX2
    port map (
      IA => Result_0_7_LOGIC_ONE_14269,
      IB => Mcount_black1_sec_cy_0_Q,
      SEL => Result_0_7_CYSELG_14260,
      O => Result_0_7_CYMUXG_14271
    );
  Result_0_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(1),
      O => Result_0_7_CYSELG_14260
    );
  Mcount_black1_sec_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(1)
    );
  Result_2_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_7_LOGIC_ONE_14305
    );
  Result_2_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_7_XORF_14325,
      O => Result_2_7
    );
  Result_2_7_XORF : X_XOR2
    port map (
      I0 => Result_2_7_CYINIT_14324,
      I1 => Mcount_black1_sec_lut(2),
      O => Result_2_7_XORF_14325
    );
  Result_2_7_CYMUXF : X_MUX2
    port map (
      IA => Result_2_7_LOGIC_ONE_14305,
      IB => Result_2_7_CYINIT_14324,
      SEL => Result_2_7_CYSELF_14311,
      O => Mcount_black1_sec_cy_2_Q
    );
  Result_2_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_7_LOGIC_ONE_14305,
      IB => Result_2_7_LOGIC_ONE_14305,
      SEL => Result_2_7_CYSELF_14311,
      O => Result_2_7_CYMUXF2_14306
    );
  Result_2_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_1_Q,
      O => Result_2_7_CYINIT_14324
    );
  Result_2_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(2),
      O => Result_2_7_CYSELF_14311
    );
  Result_2_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_7_XORG_14313,
      O => Result_3_7
    );
  Result_2_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_2_Q,
      I1 => Mcount_black1_sec_lut(3),
      O => Result_2_7_XORG_14313
    );
  Result_2_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_7_CYMUXFAST_14310,
      O => Mcount_black1_sec_cy_3_Q
    );
  Result_2_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_1_Q,
      O => Result_2_7_FASTCARRY_14308
    );
  Result_2_7_CYAND : X_AND2
    port map (
      I0 => Result_2_7_CYSELG_14296,
      I1 => Result_2_7_CYSELF_14311,
      O => Result_2_7_CYAND_14309
    );
  Result_2_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_7_CYMUXG2_14307,
      IB => Result_2_7_FASTCARRY_14308,
      SEL => Result_2_7_CYAND_14309,
      O => Result_2_7_CYMUXFAST_14310
    );
  Result_2_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_7_LOGIC_ONE_14305,
      IB => Result_2_7_CYMUXF2_14306,
      SEL => Result_2_7_CYSELG_14296,
      O => Result_2_7_CYMUXG2_14307
    );
  Result_2_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(3),
      O => Result_2_7_CYSELG_14296
    );
  Mcount_black1_sec_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(3)
    );
  Result_4_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_7_LOGIC_ONE_14343
    );
  Result_4_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_7_XORF_14363,
      O => Result_4_7
    );
  Result_4_7_XORF : X_XOR2
    port map (
      I0 => Result_4_7_CYINIT_14362,
      I1 => Mcount_black1_sec_lut(4),
      O => Result_4_7_XORF_14363
    );
  Result_4_7_CYMUXF : X_MUX2
    port map (
      IA => Result_4_7_LOGIC_ONE_14343,
      IB => Result_4_7_CYINIT_14362,
      SEL => Result_4_7_CYSELF_14349,
      O => Mcount_black1_sec_cy_4_Q
    );
  Result_4_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_7_LOGIC_ONE_14343,
      IB => Result_4_7_LOGIC_ONE_14343,
      SEL => Result_4_7_CYSELF_14349,
      O => Result_4_7_CYMUXF2_14344
    );
  Result_4_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_3_Q,
      O => Result_4_7_CYINIT_14362
    );
  Result_4_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(4),
      O => Result_4_7_CYSELF_14349
    );
  Result_4_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_7_XORG_14351,
      O => Result_5_7
    );
  Result_4_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_4_Q,
      I1 => Mcount_black1_sec_lut(5),
      O => Result_4_7_XORG_14351
    );
  Result_4_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_7_CYMUXFAST_14348,
      O => Mcount_black1_sec_cy_5_Q
    );
  Result_4_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_3_Q,
      O => Result_4_7_FASTCARRY_14346
    );
  Result_4_7_CYAND : X_AND2
    port map (
      I0 => Result_4_7_CYSELG_14334,
      I1 => Result_4_7_CYSELF_14349,
      O => Result_4_7_CYAND_14347
    );
  Result_4_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_7_CYMUXG2_14345,
      IB => Result_4_7_FASTCARRY_14346,
      SEL => Result_4_7_CYAND_14347,
      O => Result_4_7_CYMUXFAST_14348
    );
  Result_4_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_7_LOGIC_ONE_14343,
      IB => Result_4_7_CYMUXF2_14344,
      SEL => Result_4_7_CYSELG_14334,
      O => Result_4_7_CYMUXG2_14345
    );
  Result_4_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(5),
      O => Result_4_7_CYSELG_14334
    );
  Mcount_black1_sec_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(5)
    );
  Result_6_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_7_LOGIC_ONE_14381
    );
  Result_6_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_7_XORF_14401,
      O => Result_6_7
    );
  Result_6_7_XORF : X_XOR2
    port map (
      I0 => Result_6_7_CYINIT_14400,
      I1 => Mcount_black1_sec_lut(6),
      O => Result_6_7_XORF_14401
    );
  Result_6_7_CYMUXF : X_MUX2
    port map (
      IA => Result_6_7_LOGIC_ONE_14381,
      IB => Result_6_7_CYINIT_14400,
      SEL => Result_6_7_CYSELF_14387,
      O => Mcount_black1_sec_cy_6_Q
    );
  Result_6_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_7_LOGIC_ONE_14381,
      IB => Result_6_7_LOGIC_ONE_14381,
      SEL => Result_6_7_CYSELF_14387,
      O => Result_6_7_CYMUXF2_14382
    );
  Result_6_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_5_Q,
      O => Result_6_7_CYINIT_14400
    );
  Result_6_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(6),
      O => Result_6_7_CYSELF_14387
    );
  Result_6_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_7_XORG_14389,
      O => Result_7_7
    );
  Result_6_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_6_Q,
      I1 => Mcount_black1_sec_lut(7),
      O => Result_6_7_XORG_14389
    );
  Result_6_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_7_CYMUXFAST_14386,
      O => Mcount_black1_sec_cy_7_Q
    );
  Result_6_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_5_Q,
      O => Result_6_7_FASTCARRY_14384
    );
  Result_6_7_CYAND : X_AND2
    port map (
      I0 => Result_6_7_CYSELG_14372,
      I1 => Result_6_7_CYSELF_14387,
      O => Result_6_7_CYAND_14385
    );
  Result_6_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_7_CYMUXG2_14383,
      IB => Result_6_7_FASTCARRY_14384,
      SEL => Result_6_7_CYAND_14385,
      O => Result_6_7_CYMUXFAST_14386
    );
  Result_6_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_7_LOGIC_ONE_14381,
      IB => Result_6_7_CYMUXF2_14382,
      SEL => Result_6_7_CYSELG_14372,
      O => Result_6_7_CYMUXG2_14383
    );
  Result_6_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(7),
      O => Result_6_7_CYSELG_14372
    );
  Mcount_black1_sec_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(7)
    );
  Result_8_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_7_LOGIC_ONE_14419
    );
  Result_8_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_7_XORF_14439,
      O => Result_8_7
    );
  Result_8_7_XORF : X_XOR2
    port map (
      I0 => Result_8_7_CYINIT_14438,
      I1 => Mcount_black1_sec_lut(8),
      O => Result_8_7_XORF_14439
    );
  Result_8_7_CYMUXF : X_MUX2
    port map (
      IA => Result_8_7_LOGIC_ONE_14419,
      IB => Result_8_7_CYINIT_14438,
      SEL => Result_8_7_CYSELF_14425,
      O => Mcount_black1_sec_cy_8_Q
    );
  Result_8_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_7_LOGIC_ONE_14419,
      IB => Result_8_7_LOGIC_ONE_14419,
      SEL => Result_8_7_CYSELF_14425,
      O => Result_8_7_CYMUXF2_14420
    );
  Result_8_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_7_Q,
      O => Result_8_7_CYINIT_14438
    );
  Result_8_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(8),
      O => Result_8_7_CYSELF_14425
    );
  Result_8_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_7_XORG_14427,
      O => Result_9_7
    );
  Result_8_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_8_Q,
      I1 => Mcount_black1_sec_lut(9),
      O => Result_8_7_XORG_14427
    );
  Result_8_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_7_CYMUXFAST_14424,
      O => Mcount_black1_sec_cy_9_Q
    );
  Result_8_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_7_Q,
      O => Result_8_7_FASTCARRY_14422
    );
  Result_8_7_CYAND : X_AND2
    port map (
      I0 => Result_8_7_CYSELG_14410,
      I1 => Result_8_7_CYSELF_14425,
      O => Result_8_7_CYAND_14423
    );
  Result_8_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_7_CYMUXG2_14421,
      IB => Result_8_7_FASTCARRY_14422,
      SEL => Result_8_7_CYAND_14423,
      O => Result_8_7_CYMUXFAST_14424
    );
  Result_8_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_7_LOGIC_ONE_14419,
      IB => Result_8_7_CYMUXF2_14420,
      SEL => Result_8_7_CYSELG_14410,
      O => Result_8_7_CYMUXG2_14421
    );
  Result_8_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(9),
      O => Result_8_7_CYSELG_14410
    );
  Mcount_black1_sec_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(9)
    );
  Result_10_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_7_LOGIC_ONE_14457
    );
  Result_10_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_7_XORF_14477,
      O => Result_10_7
    );
  Result_10_7_XORF : X_XOR2
    port map (
      I0 => Result_10_7_CYINIT_14476,
      I1 => Mcount_black1_sec_lut(10),
      O => Result_10_7_XORF_14477
    );
  Result_10_7_CYMUXF : X_MUX2
    port map (
      IA => Result_10_7_LOGIC_ONE_14457,
      IB => Result_10_7_CYINIT_14476,
      SEL => Result_10_7_CYSELF_14463,
      O => Mcount_black1_sec_cy_10_Q
    );
  Result_10_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_7_LOGIC_ONE_14457,
      IB => Result_10_7_LOGIC_ONE_14457,
      SEL => Result_10_7_CYSELF_14463,
      O => Result_10_7_CYMUXF2_14458
    );
  Result_10_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_9_Q,
      O => Result_10_7_CYINIT_14476
    );
  Result_10_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(10),
      O => Result_10_7_CYSELF_14463
    );
  Result_10_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_7_XORG_14465,
      O => Result_11_7
    );
  Result_10_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_10_Q,
      I1 => Mcount_black1_sec_lut(11),
      O => Result_10_7_XORG_14465
    );
  Result_10_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_7_CYMUXFAST_14462,
      O => Mcount_black1_sec_cy_11_Q
    );
  Result_10_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_9_Q,
      O => Result_10_7_FASTCARRY_14460
    );
  Result_10_7_CYAND : X_AND2
    port map (
      I0 => Result_10_7_CYSELG_14448,
      I1 => Result_10_7_CYSELF_14463,
      O => Result_10_7_CYAND_14461
    );
  Result_10_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_7_CYMUXG2_14459,
      IB => Result_10_7_FASTCARRY_14460,
      SEL => Result_10_7_CYAND_14461,
      O => Result_10_7_CYMUXFAST_14462
    );
  Result_10_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_7_LOGIC_ONE_14457,
      IB => Result_10_7_CYMUXF2_14458,
      SEL => Result_10_7_CYSELG_14448,
      O => Result_10_7_CYMUXG2_14459
    );
  Result_10_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(11),
      O => Result_10_7_CYSELG_14448
    );
  Mcount_black1_sec_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(11)
    );
  Result_12_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_7_LOGIC_ONE_14495
    );
  Result_12_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_7_XORF_14515,
      O => Result_12_7
    );
  Result_12_7_XORF : X_XOR2
    port map (
      I0 => Result_12_7_CYINIT_14514,
      I1 => Mcount_black1_sec_lut(12),
      O => Result_12_7_XORF_14515
    );
  Result_12_7_CYMUXF : X_MUX2
    port map (
      IA => Result_12_7_LOGIC_ONE_14495,
      IB => Result_12_7_CYINIT_14514,
      SEL => Result_12_7_CYSELF_14501,
      O => Mcount_black1_sec_cy_12_Q
    );
  Result_12_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_7_LOGIC_ONE_14495,
      IB => Result_12_7_LOGIC_ONE_14495,
      SEL => Result_12_7_CYSELF_14501,
      O => Result_12_7_CYMUXF2_14496
    );
  Result_12_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_11_Q,
      O => Result_12_7_CYINIT_14514
    );
  Result_12_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(12),
      O => Result_12_7_CYSELF_14501
    );
  Result_12_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_7_XORG_14503,
      O => Result_13_7
    );
  Result_12_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_12_Q,
      I1 => Mcount_black1_sec_lut(13),
      O => Result_12_7_XORG_14503
    );
  Result_12_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_7_CYMUXFAST_14500,
      O => Mcount_black1_sec_cy_13_Q
    );
  Result_12_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_11_Q,
      O => Result_12_7_FASTCARRY_14498
    );
  Result_12_7_CYAND : X_AND2
    port map (
      I0 => Result_12_7_CYSELG_14486,
      I1 => Result_12_7_CYSELF_14501,
      O => Result_12_7_CYAND_14499
    );
  Result_12_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_7_CYMUXG2_14497,
      IB => Result_12_7_FASTCARRY_14498,
      SEL => Result_12_7_CYAND_14499,
      O => Result_12_7_CYMUXFAST_14500
    );
  Result_12_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_7_LOGIC_ONE_14495,
      IB => Result_12_7_CYMUXF2_14496,
      SEL => Result_12_7_CYSELG_14486,
      O => Result_12_7_CYMUXG2_14497
    );
  Result_12_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(13),
      O => Result_12_7_CYSELG_14486
    );
  Mcount_black1_sec_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(13)
    );
  Result_14_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_7_LOGIC_ONE_14533
    );
  Result_14_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_7_XORF_14553,
      O => Result_14_7
    );
  Result_14_7_XORF : X_XOR2
    port map (
      I0 => Result_14_7_CYINIT_14552,
      I1 => Mcount_black1_sec_lut(14),
      O => Result_14_7_XORF_14553
    );
  Result_14_7_CYMUXF : X_MUX2
    port map (
      IA => Result_14_7_LOGIC_ONE_14533,
      IB => Result_14_7_CYINIT_14552,
      SEL => Result_14_7_CYSELF_14539,
      O => Mcount_black1_sec_cy_14_Q
    );
  Result_14_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_7_LOGIC_ONE_14533,
      IB => Result_14_7_LOGIC_ONE_14533,
      SEL => Result_14_7_CYSELF_14539,
      O => Result_14_7_CYMUXF2_14534
    );
  Result_14_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_13_Q,
      O => Result_14_7_CYINIT_14552
    );
  Result_14_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(14),
      O => Result_14_7_CYSELF_14539
    );
  Result_14_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_7_XORG_14541,
      O => Result_15_7
    );
  Result_14_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_14_Q,
      I1 => Mcount_black1_sec_lut(15),
      O => Result_14_7_XORG_14541
    );
  Result_14_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_7_CYMUXFAST_14538,
      O => Mcount_black1_sec_cy_15_Q
    );
  Result_14_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_13_Q,
      O => Result_14_7_FASTCARRY_14536
    );
  Result_14_7_CYAND : X_AND2
    port map (
      I0 => Result_14_7_CYSELG_14524,
      I1 => Result_14_7_CYSELF_14539,
      O => Result_14_7_CYAND_14537
    );
  Result_14_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_7_CYMUXG2_14535,
      IB => Result_14_7_FASTCARRY_14536,
      SEL => Result_14_7_CYAND_14537,
      O => Result_14_7_CYMUXFAST_14538
    );
  Result_14_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_7_LOGIC_ONE_14533,
      IB => Result_14_7_CYMUXF2_14534,
      SEL => Result_14_7_CYSELG_14524,
      O => Result_14_7_CYMUXG2_14535
    );
  Result_14_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(15),
      O => Result_14_7_CYSELG_14524
    );
  Mcount_black1_sec_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(15)
    );
  Result_16_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_7_LOGIC_ONE_14571
    );
  Result_16_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_7_XORF_14591,
      O => Result_16_7
    );
  Result_16_7_XORF : X_XOR2
    port map (
      I0 => Result_16_7_CYINIT_14590,
      I1 => Mcount_black1_sec_lut(16),
      O => Result_16_7_XORF_14591
    );
  Result_16_7_CYMUXF : X_MUX2
    port map (
      IA => Result_16_7_LOGIC_ONE_14571,
      IB => Result_16_7_CYINIT_14590,
      SEL => Result_16_7_CYSELF_14577,
      O => Mcount_black1_sec_cy_16_Q
    );
  Result_16_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_7_LOGIC_ONE_14571,
      IB => Result_16_7_LOGIC_ONE_14571,
      SEL => Result_16_7_CYSELF_14577,
      O => Result_16_7_CYMUXF2_14572
    );
  Result_16_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_15_Q,
      O => Result_16_7_CYINIT_14590
    );
  Result_16_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(16),
      O => Result_16_7_CYSELF_14577
    );
  Result_16_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_7_XORG_14579,
      O => Result_17_7
    );
  Result_16_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_16_Q,
      I1 => Mcount_black1_sec_lut(17),
      O => Result_16_7_XORG_14579
    );
  Result_16_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_7_CYMUXFAST_14576,
      O => Mcount_black1_sec_cy_17_Q
    );
  Result_16_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_15_Q,
      O => Result_16_7_FASTCARRY_14574
    );
  Result_16_7_CYAND : X_AND2
    port map (
      I0 => Result_16_7_CYSELG_14562,
      I1 => Result_16_7_CYSELF_14577,
      O => Result_16_7_CYAND_14575
    );
  Result_16_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_7_CYMUXG2_14573,
      IB => Result_16_7_FASTCARRY_14574,
      SEL => Result_16_7_CYAND_14575,
      O => Result_16_7_CYMUXFAST_14576
    );
  Result_16_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_7_LOGIC_ONE_14571,
      IB => Result_16_7_CYMUXF2_14572,
      SEL => Result_16_7_CYSELG_14562,
      O => Result_16_7_CYMUXG2_14573
    );
  Result_16_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(17),
      O => Result_16_7_CYSELG_14562
    );
  Mcount_black1_sec_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(17)
    );
  Result_18_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_7_LOGIC_ONE_14609
    );
  Result_18_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_7_XORF_14629,
      O => Result_18_7
    );
  Result_18_7_XORF : X_XOR2
    port map (
      I0 => Result_18_7_CYINIT_14628,
      I1 => Mcount_black1_sec_lut(18),
      O => Result_18_7_XORF_14629
    );
  Result_18_7_CYMUXF : X_MUX2
    port map (
      IA => Result_18_7_LOGIC_ONE_14609,
      IB => Result_18_7_CYINIT_14628,
      SEL => Result_18_7_CYSELF_14615,
      O => Mcount_black1_sec_cy_18_Q
    );
  Result_18_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_7_LOGIC_ONE_14609,
      IB => Result_18_7_LOGIC_ONE_14609,
      SEL => Result_18_7_CYSELF_14615,
      O => Result_18_7_CYMUXF2_14610
    );
  Result_18_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_17_Q,
      O => Result_18_7_CYINIT_14628
    );
  Result_18_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(18),
      O => Result_18_7_CYSELF_14615
    );
  Result_18_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_7_XORG_14617,
      O => Result_19_7
    );
  Result_18_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_18_Q,
      I1 => Mcount_black1_sec_lut(19),
      O => Result_18_7_XORG_14617
    );
  Result_18_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_7_CYMUXFAST_14614,
      O => Mcount_black1_sec_cy_19_Q
    );
  Result_18_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_17_Q,
      O => Result_18_7_FASTCARRY_14612
    );
  Result_18_7_CYAND : X_AND2
    port map (
      I0 => Result_18_7_CYSELG_14600,
      I1 => Result_18_7_CYSELF_14615,
      O => Result_18_7_CYAND_14613
    );
  Result_18_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_7_CYMUXG2_14611,
      IB => Result_18_7_FASTCARRY_14612,
      SEL => Result_18_7_CYAND_14613,
      O => Result_18_7_CYMUXFAST_14614
    );
  Result_18_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_7_LOGIC_ONE_14609,
      IB => Result_18_7_CYMUXF2_14610,
      SEL => Result_18_7_CYSELG_14600,
      O => Result_18_7_CYMUXG2_14611
    );
  Result_18_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(19),
      O => Result_18_7_CYSELG_14600
    );
  Mcount_black1_sec_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(19)
    );
  Result_20_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_7_LOGIC_ONE_14647
    );
  Result_20_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_7_XORF_14667,
      O => Result_20_7
    );
  Result_20_7_XORF : X_XOR2
    port map (
      I0 => Result_20_7_CYINIT_14666,
      I1 => Mcount_black1_sec_lut(20),
      O => Result_20_7_XORF_14667
    );
  Result_20_7_CYMUXF : X_MUX2
    port map (
      IA => Result_20_7_LOGIC_ONE_14647,
      IB => Result_20_7_CYINIT_14666,
      SEL => Result_20_7_CYSELF_14653,
      O => Mcount_black1_sec_cy_20_Q
    );
  Result_20_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_7_LOGIC_ONE_14647,
      IB => Result_20_7_LOGIC_ONE_14647,
      SEL => Result_20_7_CYSELF_14653,
      O => Result_20_7_CYMUXF2_14648
    );
  Result_20_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_19_Q,
      O => Result_20_7_CYINIT_14666
    );
  Result_20_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(20),
      O => Result_20_7_CYSELF_14653
    );
  Result_20_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_7_XORG_14655,
      O => Result_21_7
    );
  Result_20_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_20_Q,
      I1 => Mcount_black1_sec_lut(21),
      O => Result_20_7_XORG_14655
    );
  Result_20_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_7_CYMUXFAST_14652,
      O => Mcount_black1_sec_cy_21_Q
    );
  Result_20_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_19_Q,
      O => Result_20_7_FASTCARRY_14650
    );
  Result_20_7_CYAND : X_AND2
    port map (
      I0 => Result_20_7_CYSELG_14638,
      I1 => Result_20_7_CYSELF_14653,
      O => Result_20_7_CYAND_14651
    );
  Result_20_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_7_CYMUXG2_14649,
      IB => Result_20_7_FASTCARRY_14650,
      SEL => Result_20_7_CYAND_14651,
      O => Result_20_7_CYMUXFAST_14652
    );
  Result_20_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_7_LOGIC_ONE_14647,
      IB => Result_20_7_CYMUXF2_14648,
      SEL => Result_20_7_CYSELG_14638,
      O => Result_20_7_CYMUXG2_14649
    );
  Result_20_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(21),
      O => Result_20_7_CYSELG_14638
    );
  Mcount_black1_sec_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(21)
    );
  Result_22_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_7_LOGIC_ONE_14685
    );
  Result_22_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_7_XORF_14705,
      O => Result_22_7
    );
  Result_22_7_XORF : X_XOR2
    port map (
      I0 => Result_22_7_CYINIT_14704,
      I1 => Mcount_black1_sec_lut(22),
      O => Result_22_7_XORF_14705
    );
  Result_22_7_CYMUXF : X_MUX2
    port map (
      IA => Result_22_7_LOGIC_ONE_14685,
      IB => Result_22_7_CYINIT_14704,
      SEL => Result_22_7_CYSELF_14691,
      O => Mcount_black1_sec_cy_22_Q
    );
  Result_22_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_7_LOGIC_ONE_14685,
      IB => Result_22_7_LOGIC_ONE_14685,
      SEL => Result_22_7_CYSELF_14691,
      O => Result_22_7_CYMUXF2_14686
    );
  Result_22_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_21_Q,
      O => Result_22_7_CYINIT_14704
    );
  Result_22_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(22),
      O => Result_22_7_CYSELF_14691
    );
  Result_22_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_7_XORG_14693,
      O => Result_23_7
    );
  Result_22_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_22_Q,
      I1 => Mcount_black1_sec_lut(23),
      O => Result_22_7_XORG_14693
    );
  Result_22_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_7_CYMUXFAST_14690,
      O => Mcount_black1_sec_cy_23_Q
    );
  Result_22_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_21_Q,
      O => Result_22_7_FASTCARRY_14688
    );
  Result_22_7_CYAND : X_AND2
    port map (
      I0 => Result_22_7_CYSELG_14676,
      I1 => Result_22_7_CYSELF_14691,
      O => Result_22_7_CYAND_14689
    );
  Result_22_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_7_CYMUXG2_14687,
      IB => Result_22_7_FASTCARRY_14688,
      SEL => Result_22_7_CYAND_14689,
      O => Result_22_7_CYMUXFAST_14690
    );
  Result_22_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_7_LOGIC_ONE_14685,
      IB => Result_22_7_CYMUXF2_14686,
      SEL => Result_22_7_CYSELG_14676,
      O => Result_22_7_CYMUXG2_14687
    );
  Result_22_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(23),
      O => Result_22_7_CYSELG_14676
    );
  Mcount_black1_sec_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(23)
    );
  Result_24_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_7_LOGIC_ONE_14723
    );
  Result_24_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_7_XORF_14743,
      O => Result_24_7
    );
  Result_24_7_XORF : X_XOR2
    port map (
      I0 => Result_24_7_CYINIT_14742,
      I1 => Mcount_black1_sec_lut(24),
      O => Result_24_7_XORF_14743
    );
  Result_24_7_CYMUXF : X_MUX2
    port map (
      IA => Result_24_7_LOGIC_ONE_14723,
      IB => Result_24_7_CYINIT_14742,
      SEL => Result_24_7_CYSELF_14729,
      O => Mcount_black1_sec_cy_24_Q
    );
  Result_24_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_7_LOGIC_ONE_14723,
      IB => Result_24_7_LOGIC_ONE_14723,
      SEL => Result_24_7_CYSELF_14729,
      O => Result_24_7_CYMUXF2_14724
    );
  Result_24_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_23_Q,
      O => Result_24_7_CYINIT_14742
    );
  Result_24_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(24),
      O => Result_24_7_CYSELF_14729
    );
  Result_24_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_7_XORG_14731,
      O => Result_25_7
    );
  Result_24_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_24_Q,
      I1 => Mcount_black1_sec_lut(25),
      O => Result_24_7_XORG_14731
    );
  Result_24_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_7_CYMUXFAST_14728,
      O => Mcount_black1_sec_cy_25_Q
    );
  Result_24_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_23_Q,
      O => Result_24_7_FASTCARRY_14726
    );
  Result_24_7_CYAND : X_AND2
    port map (
      I0 => Result_24_7_CYSELG_14714,
      I1 => Result_24_7_CYSELF_14729,
      O => Result_24_7_CYAND_14727
    );
  Result_24_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_7_CYMUXG2_14725,
      IB => Result_24_7_FASTCARRY_14726,
      SEL => Result_24_7_CYAND_14727,
      O => Result_24_7_CYMUXFAST_14728
    );
  Result_24_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_7_LOGIC_ONE_14723,
      IB => Result_24_7_CYMUXF2_14724,
      SEL => Result_24_7_CYSELG_14714,
      O => Result_24_7_CYMUXG2_14725
    );
  Result_24_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(25),
      O => Result_24_7_CYSELG_14714
    );
  Mcount_black1_sec_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(25)
    );
  Result_26_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_7_LOGIC_ONE_14761
    );
  Result_26_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_7_XORF_14781,
      O => Result_26_7
    );
  Result_26_7_XORF : X_XOR2
    port map (
      I0 => Result_26_7_CYINIT_14780,
      I1 => Mcount_black1_sec_lut(26),
      O => Result_26_7_XORF_14781
    );
  Result_26_7_CYMUXF : X_MUX2
    port map (
      IA => Result_26_7_LOGIC_ONE_14761,
      IB => Result_26_7_CYINIT_14780,
      SEL => Result_26_7_CYSELF_14767,
      O => Mcount_black1_sec_cy_26_Q
    );
  Result_26_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_7_LOGIC_ONE_14761,
      IB => Result_26_7_LOGIC_ONE_14761,
      SEL => Result_26_7_CYSELF_14767,
      O => Result_26_7_CYMUXF2_14762
    );
  Result_26_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_25_Q,
      O => Result_26_7_CYINIT_14780
    );
  Result_26_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(26),
      O => Result_26_7_CYSELF_14767
    );
  Result_26_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_7_XORG_14769,
      O => Result_27_7
    );
  Result_26_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_26_Q,
      I1 => Mcount_black1_sec_lut(27),
      O => Result_26_7_XORG_14769
    );
  Result_26_7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_7_CYMUXFAST_14766,
      O => Mcount_black1_sec_cy_27_Q
    );
  Result_26_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_25_Q,
      O => Result_26_7_FASTCARRY_14764
    );
  Result_26_7_CYAND : X_AND2
    port map (
      I0 => Result_26_7_CYSELG_14752,
      I1 => Result_26_7_CYSELF_14767,
      O => Result_26_7_CYAND_14765
    );
  Result_26_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_7_CYMUXG2_14763,
      IB => Result_26_7_FASTCARRY_14764,
      SEL => Result_26_7_CYAND_14765,
      O => Result_26_7_CYMUXFAST_14766
    );
  Result_26_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_7_LOGIC_ONE_14761,
      IB => Result_26_7_CYMUXF2_14762,
      SEL => Result_26_7_CYSELG_14752,
      O => Result_26_7_CYMUXG2_14763
    );
  Result_26_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(27),
      O => Result_26_7_CYSELG_14752
    );
  Mcount_black1_sec_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(27)
    );
  Result_28_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_7_LOGIC_ONE_14799
    );
  Result_28_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_7_XORF_14819,
      O => Result_28_7
    );
  Result_28_7_XORF : X_XOR2
    port map (
      I0 => Result_28_7_CYINIT_14818,
      I1 => Mcount_black1_sec_lut(28),
      O => Result_28_7_XORF_14819
    );
  Result_28_7_CYMUXF : X_MUX2
    port map (
      IA => Result_28_7_LOGIC_ONE_14799,
      IB => Result_28_7_CYINIT_14818,
      SEL => Result_28_7_CYSELF_14805,
      O => Mcount_black1_sec_cy_28_Q
    );
  Result_28_7_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_7_LOGIC_ONE_14799,
      IB => Result_28_7_LOGIC_ONE_14799,
      SEL => Result_28_7_CYSELF_14805,
      O => Result_28_7_CYMUXF2_14800
    );
  Result_28_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_27_Q,
      O => Result_28_7_CYINIT_14818
    );
  Result_28_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(28),
      O => Result_28_7_CYSELF_14805
    );
  Result_28_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_7_XORG_14807,
      O => Result_29_7
    );
  Result_28_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_28_Q,
      I1 => Mcount_black1_sec_lut(29),
      O => Result_28_7_XORG_14807
    );
  Result_28_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_cy_27_Q,
      O => Result_28_7_FASTCARRY_14802
    );
  Result_28_7_CYAND : X_AND2
    port map (
      I0 => Result_28_7_CYSELG_14790,
      I1 => Result_28_7_CYSELF_14805,
      O => Result_28_7_CYAND_14803
    );
  Result_28_7_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_7_CYMUXG2_14801,
      IB => Result_28_7_FASTCARRY_14802,
      SEL => Result_28_7_CYAND_14803,
      O => Result_28_7_CYMUXFAST_14804
    );
  Result_28_7_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_7_LOGIC_ONE_14799,
      IB => Result_28_7_CYMUXF2_14800,
      SEL => Result_28_7_CYSELG_14790,
      O => Result_28_7_CYMUXG2_14801
    );
  Result_28_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(29),
      O => Result_28_7_CYSELG_14790
    );
  Mcount_black1_sec_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(29)
    );
  Result_30_7_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_7_LOGIC_ONE_14849
    );
  Result_30_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_7_XORF_14850,
      O => Result_30_7
    );
  Result_30_7_XORF : X_XOR2
    port map (
      I0 => Result_30_7_CYINIT_14848,
      I1 => Mcount_black1_sec_lut(30),
      O => Result_30_7_XORF_14850
    );
  Result_30_7_CYMUXF : X_MUX2
    port map (
      IA => Result_30_7_LOGIC_ONE_14849,
      IB => Result_30_7_CYINIT_14848,
      SEL => Result_30_7_CYSELF_14839,
      O => Mcount_black1_sec_cy_30_Q
    );
  Result_30_7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_7_CYMUXFAST_14804,
      O => Result_30_7_CYINIT_14848
    );
  Result_30_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_lut(30),
      O => Result_30_7_CYSELF_14839
    );
  Result_30_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_7_XORG_14836,
      O => Result_31_7
    );
  Result_30_7_XORG : X_XOR2
    port map (
      I0 => Mcount_black1_sec_cy_30_Q,
      I1 => Mcount_black1_sec_lut(31),
      O => Result_30_7_XORG_14836
    );
  Mcount_black1_sec_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(31)
    );
  Result_0_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_8_LOGIC_ONE_14868
    );
  Result_0_8_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_8_LOGIC_ZERO_14885
    );
  Result_0_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_8_XORF_14886,
      O => Result_0_8
    );
  Result_0_8_XORF : X_XOR2
    port map (
      I0 => Result_0_8_CYINIT_14884,
      I1 => Result_0_8_F,
      O => Result_0_8_XORF_14886
    );
  Result_0_8_CYMUXF : X_MUX2
    port map (
      IA => Result_0_8_LOGIC_ZERO_14885,
      IB => Result_0_8_CYINIT_14884,
      SEL => Result_0_8_CYSELF_14875,
      O => Mcount_black2_min_cy_0_Q
    );
  Result_0_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_8_BXINV_14873,
      O => Result_0_8_CYINIT_14884
    );
  Result_0_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_8_F,
      O => Result_0_8_CYSELF_14875
    );
  Result_0_8_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_8_BXINV_14873
    );
  Result_0_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_8_XORG_14871,
      O => Result_1_8
    );
  Result_0_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_0_Q,
      I1 => Mcount_black2_min_lut(1),
      O => Result_0_8_XORG_14871
    );
  Result_0_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_8_CYMUXG_14870,
      O => Mcount_black2_min_cy_1_Q
    );
  Result_0_8_CYMUXG : X_MUX2
    port map (
      IA => Result_0_8_LOGIC_ONE_14868,
      IB => Mcount_black2_min_cy_0_Q,
      SEL => Result_0_8_CYSELG_14859,
      O => Result_0_8_CYMUXG_14870
    );
  Result_0_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(1),
      O => Result_0_8_CYSELG_14859
    );
  Mcount_black2_min_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(1)
    );
  Result_2_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_8_LOGIC_ONE_14904
    );
  Result_2_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_8_XORF_14924,
      O => Result_2_8
    );
  Result_2_8_XORF : X_XOR2
    port map (
      I0 => Result_2_8_CYINIT_14923,
      I1 => Mcount_black2_min_lut(2),
      O => Result_2_8_XORF_14924
    );
  Result_2_8_CYMUXF : X_MUX2
    port map (
      IA => Result_2_8_LOGIC_ONE_14904,
      IB => Result_2_8_CYINIT_14923,
      SEL => Result_2_8_CYSELF_14910,
      O => Mcount_black2_min_cy_2_Q
    );
  Result_2_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_8_LOGIC_ONE_14904,
      IB => Result_2_8_LOGIC_ONE_14904,
      SEL => Result_2_8_CYSELF_14910,
      O => Result_2_8_CYMUXF2_14905
    );
  Result_2_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_1_Q,
      O => Result_2_8_CYINIT_14923
    );
  Result_2_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(2),
      O => Result_2_8_CYSELF_14910
    );
  Result_2_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_8_XORG_14912,
      O => Result_3_8
    );
  Result_2_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_2_Q,
      I1 => Mcount_black2_min_lut(3),
      O => Result_2_8_XORG_14912
    );
  Result_2_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_8_CYMUXFAST_14909,
      O => Mcount_black2_min_cy_3_Q
    );
  Result_2_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_1_Q,
      O => Result_2_8_FASTCARRY_14907
    );
  Result_2_8_CYAND : X_AND2
    port map (
      I0 => Result_2_8_CYSELG_14895,
      I1 => Result_2_8_CYSELF_14910,
      O => Result_2_8_CYAND_14908
    );
  Result_2_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_8_CYMUXG2_14906,
      IB => Result_2_8_FASTCARRY_14907,
      SEL => Result_2_8_CYAND_14908,
      O => Result_2_8_CYMUXFAST_14909
    );
  Result_2_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_8_LOGIC_ONE_14904,
      IB => Result_2_8_CYMUXF2_14905,
      SEL => Result_2_8_CYSELG_14895,
      O => Result_2_8_CYMUXG2_14906
    );
  Result_2_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(3),
      O => Result_2_8_CYSELG_14895
    );
  Mcount_black2_min_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(3)
    );
  Result_4_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_8_LOGIC_ONE_14942
    );
  Result_4_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_8_XORF_14962,
      O => Result_4_8
    );
  Result_4_8_XORF : X_XOR2
    port map (
      I0 => Result_4_8_CYINIT_14961,
      I1 => Mcount_black2_min_lut(4),
      O => Result_4_8_XORF_14962
    );
  Result_4_8_CYMUXF : X_MUX2
    port map (
      IA => Result_4_8_LOGIC_ONE_14942,
      IB => Result_4_8_CYINIT_14961,
      SEL => Result_4_8_CYSELF_14948,
      O => Mcount_black2_min_cy_4_Q
    );
  Result_4_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_8_LOGIC_ONE_14942,
      IB => Result_4_8_LOGIC_ONE_14942,
      SEL => Result_4_8_CYSELF_14948,
      O => Result_4_8_CYMUXF2_14943
    );
  Result_4_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_3_Q,
      O => Result_4_8_CYINIT_14961
    );
  Result_4_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(4),
      O => Result_4_8_CYSELF_14948
    );
  Result_4_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_8_XORG_14950,
      O => Result_5_8
    );
  Result_4_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_4_Q,
      I1 => Mcount_black2_min_lut(5),
      O => Result_4_8_XORG_14950
    );
  Result_4_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_8_CYMUXFAST_14947,
      O => Mcount_black2_min_cy_5_Q
    );
  Result_4_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_3_Q,
      O => Result_4_8_FASTCARRY_14945
    );
  Result_4_8_CYAND : X_AND2
    port map (
      I0 => Result_4_8_CYSELG_14933,
      I1 => Result_4_8_CYSELF_14948,
      O => Result_4_8_CYAND_14946
    );
  Result_4_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_8_CYMUXG2_14944,
      IB => Result_4_8_FASTCARRY_14945,
      SEL => Result_4_8_CYAND_14946,
      O => Result_4_8_CYMUXFAST_14947
    );
  Result_4_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_8_LOGIC_ONE_14942,
      IB => Result_4_8_CYMUXF2_14943,
      SEL => Result_4_8_CYSELG_14933,
      O => Result_4_8_CYMUXG2_14944
    );
  Result_4_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(5),
      O => Result_4_8_CYSELG_14933
    );
  Mcount_black2_min_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(5)
    );
  Result_6_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_8_LOGIC_ONE_14980
    );
  Result_6_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_8_XORF_15000,
      O => Result_6_8
    );
  Result_6_8_XORF : X_XOR2
    port map (
      I0 => Result_6_8_CYINIT_14999,
      I1 => Mcount_black2_min_lut(6),
      O => Result_6_8_XORF_15000
    );
  Result_6_8_CYMUXF : X_MUX2
    port map (
      IA => Result_6_8_LOGIC_ONE_14980,
      IB => Result_6_8_CYINIT_14999,
      SEL => Result_6_8_CYSELF_14986,
      O => Mcount_black2_min_cy_6_Q
    );
  Result_6_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_8_LOGIC_ONE_14980,
      IB => Result_6_8_LOGIC_ONE_14980,
      SEL => Result_6_8_CYSELF_14986,
      O => Result_6_8_CYMUXF2_14981
    );
  Result_6_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_5_Q,
      O => Result_6_8_CYINIT_14999
    );
  Result_6_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(6),
      O => Result_6_8_CYSELF_14986
    );
  Result_6_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_8_XORG_14988,
      O => Result_7_8
    );
  Result_6_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_6_Q,
      I1 => Mcount_black2_min_lut(7),
      O => Result_6_8_XORG_14988
    );
  Result_6_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_8_CYMUXFAST_14985,
      O => Mcount_black2_min_cy_7_Q
    );
  Result_6_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_5_Q,
      O => Result_6_8_FASTCARRY_14983
    );
  Result_6_8_CYAND : X_AND2
    port map (
      I0 => Result_6_8_CYSELG_14971,
      I1 => Result_6_8_CYSELF_14986,
      O => Result_6_8_CYAND_14984
    );
  Result_6_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_8_CYMUXG2_14982,
      IB => Result_6_8_FASTCARRY_14983,
      SEL => Result_6_8_CYAND_14984,
      O => Result_6_8_CYMUXFAST_14985
    );
  Result_6_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_8_LOGIC_ONE_14980,
      IB => Result_6_8_CYMUXF2_14981,
      SEL => Result_6_8_CYSELG_14971,
      O => Result_6_8_CYMUXG2_14982
    );
  Result_6_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(7),
      O => Result_6_8_CYSELG_14971
    );
  Mcount_black2_min_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(7)
    );
  Result_8_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_8_LOGIC_ONE_15018
    );
  Result_8_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_8_XORF_15038,
      O => Result_8_8
    );
  Result_8_8_XORF : X_XOR2
    port map (
      I0 => Result_8_8_CYINIT_15037,
      I1 => Mcount_black2_min_lut(8),
      O => Result_8_8_XORF_15038
    );
  Result_8_8_CYMUXF : X_MUX2
    port map (
      IA => Result_8_8_LOGIC_ONE_15018,
      IB => Result_8_8_CYINIT_15037,
      SEL => Result_8_8_CYSELF_15024,
      O => Mcount_black2_min_cy_8_Q
    );
  Result_8_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_8_LOGIC_ONE_15018,
      IB => Result_8_8_LOGIC_ONE_15018,
      SEL => Result_8_8_CYSELF_15024,
      O => Result_8_8_CYMUXF2_15019
    );
  Result_8_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_7_Q,
      O => Result_8_8_CYINIT_15037
    );
  Result_8_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(8),
      O => Result_8_8_CYSELF_15024
    );
  Result_8_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_8_XORG_15026,
      O => Result_9_8
    );
  Result_8_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_8_Q,
      I1 => Mcount_black2_min_lut(9),
      O => Result_8_8_XORG_15026
    );
  Result_8_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_8_CYMUXFAST_15023,
      O => Mcount_black2_min_cy_9_Q
    );
  Result_8_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_7_Q,
      O => Result_8_8_FASTCARRY_15021
    );
  Result_8_8_CYAND : X_AND2
    port map (
      I0 => Result_8_8_CYSELG_15009,
      I1 => Result_8_8_CYSELF_15024,
      O => Result_8_8_CYAND_15022
    );
  Result_8_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_8_CYMUXG2_15020,
      IB => Result_8_8_FASTCARRY_15021,
      SEL => Result_8_8_CYAND_15022,
      O => Result_8_8_CYMUXFAST_15023
    );
  Result_8_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_8_LOGIC_ONE_15018,
      IB => Result_8_8_CYMUXF2_15019,
      SEL => Result_8_8_CYSELG_15009,
      O => Result_8_8_CYMUXG2_15020
    );
  Result_8_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(9),
      O => Result_8_8_CYSELG_15009
    );
  Mcount_black2_min_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(9)
    );
  Result_10_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_8_LOGIC_ONE_15056
    );
  Result_10_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_8_XORF_15076,
      O => Result_10_8
    );
  Result_10_8_XORF : X_XOR2
    port map (
      I0 => Result_10_8_CYINIT_15075,
      I1 => Mcount_black2_min_lut(10),
      O => Result_10_8_XORF_15076
    );
  Result_10_8_CYMUXF : X_MUX2
    port map (
      IA => Result_10_8_LOGIC_ONE_15056,
      IB => Result_10_8_CYINIT_15075,
      SEL => Result_10_8_CYSELF_15062,
      O => Mcount_black2_min_cy_10_Q
    );
  Result_10_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_8_LOGIC_ONE_15056,
      IB => Result_10_8_LOGIC_ONE_15056,
      SEL => Result_10_8_CYSELF_15062,
      O => Result_10_8_CYMUXF2_15057
    );
  Result_10_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_9_Q,
      O => Result_10_8_CYINIT_15075
    );
  Result_10_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(10),
      O => Result_10_8_CYSELF_15062
    );
  Result_10_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_8_XORG_15064,
      O => Result_11_8
    );
  Result_10_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_10_Q,
      I1 => Mcount_black2_min_lut(11),
      O => Result_10_8_XORG_15064
    );
  Result_10_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_8_CYMUXFAST_15061,
      O => Mcount_black2_min_cy_11_Q
    );
  Result_10_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_9_Q,
      O => Result_10_8_FASTCARRY_15059
    );
  Result_10_8_CYAND : X_AND2
    port map (
      I0 => Result_10_8_CYSELG_15047,
      I1 => Result_10_8_CYSELF_15062,
      O => Result_10_8_CYAND_15060
    );
  Result_10_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_8_CYMUXG2_15058,
      IB => Result_10_8_FASTCARRY_15059,
      SEL => Result_10_8_CYAND_15060,
      O => Result_10_8_CYMUXFAST_15061
    );
  Result_10_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_8_LOGIC_ONE_15056,
      IB => Result_10_8_CYMUXF2_15057,
      SEL => Result_10_8_CYSELG_15047,
      O => Result_10_8_CYMUXG2_15058
    );
  Result_10_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(11),
      O => Result_10_8_CYSELG_15047
    );
  Mcount_black2_min_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(11)
    );
  Result_12_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_8_LOGIC_ONE_15094
    );
  Result_12_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_8_XORF_15114,
      O => Result_12_8
    );
  Result_12_8_XORF : X_XOR2
    port map (
      I0 => Result_12_8_CYINIT_15113,
      I1 => Mcount_black2_min_lut(12),
      O => Result_12_8_XORF_15114
    );
  Result_12_8_CYMUXF : X_MUX2
    port map (
      IA => Result_12_8_LOGIC_ONE_15094,
      IB => Result_12_8_CYINIT_15113,
      SEL => Result_12_8_CYSELF_15100,
      O => Mcount_black2_min_cy_12_Q
    );
  Result_12_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_8_LOGIC_ONE_15094,
      IB => Result_12_8_LOGIC_ONE_15094,
      SEL => Result_12_8_CYSELF_15100,
      O => Result_12_8_CYMUXF2_15095
    );
  Result_12_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_11_Q,
      O => Result_12_8_CYINIT_15113
    );
  Result_12_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(12),
      O => Result_12_8_CYSELF_15100
    );
  Result_12_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_8_XORG_15102,
      O => Result_13_8
    );
  Result_12_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_12_Q,
      I1 => Mcount_black2_min_lut(13),
      O => Result_12_8_XORG_15102
    );
  Result_12_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_8_CYMUXFAST_15099,
      O => Mcount_black2_min_cy_13_Q
    );
  Result_12_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_11_Q,
      O => Result_12_8_FASTCARRY_15097
    );
  Result_12_8_CYAND : X_AND2
    port map (
      I0 => Result_12_8_CYSELG_15085,
      I1 => Result_12_8_CYSELF_15100,
      O => Result_12_8_CYAND_15098
    );
  Result_12_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_8_CYMUXG2_15096,
      IB => Result_12_8_FASTCARRY_15097,
      SEL => Result_12_8_CYAND_15098,
      O => Result_12_8_CYMUXFAST_15099
    );
  Result_12_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_8_LOGIC_ONE_15094,
      IB => Result_12_8_CYMUXF2_15095,
      SEL => Result_12_8_CYSELG_15085,
      O => Result_12_8_CYMUXG2_15096
    );
  Result_12_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(13),
      O => Result_12_8_CYSELG_15085
    );
  Mcount_black2_min_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(13)
    );
  Result_14_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_8_LOGIC_ONE_15132
    );
  Result_14_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_8_XORF_15152,
      O => Result_14_8
    );
  Result_14_8_XORF : X_XOR2
    port map (
      I0 => Result_14_8_CYINIT_15151,
      I1 => Mcount_black2_min_lut(14),
      O => Result_14_8_XORF_15152
    );
  Result_14_8_CYMUXF : X_MUX2
    port map (
      IA => Result_14_8_LOGIC_ONE_15132,
      IB => Result_14_8_CYINIT_15151,
      SEL => Result_14_8_CYSELF_15138,
      O => Mcount_black2_min_cy_14_Q
    );
  Result_14_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_8_LOGIC_ONE_15132,
      IB => Result_14_8_LOGIC_ONE_15132,
      SEL => Result_14_8_CYSELF_15138,
      O => Result_14_8_CYMUXF2_15133
    );
  Result_14_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_13_Q,
      O => Result_14_8_CYINIT_15151
    );
  Result_14_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(14),
      O => Result_14_8_CYSELF_15138
    );
  Result_14_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_8_XORG_15140,
      O => Result_15_8
    );
  Result_14_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_14_Q,
      I1 => Mcount_black2_min_lut(15),
      O => Result_14_8_XORG_15140
    );
  Result_14_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_8_CYMUXFAST_15137,
      O => Mcount_black2_min_cy_15_Q
    );
  Result_14_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_13_Q,
      O => Result_14_8_FASTCARRY_15135
    );
  Result_14_8_CYAND : X_AND2
    port map (
      I0 => Result_14_8_CYSELG_15123,
      I1 => Result_14_8_CYSELF_15138,
      O => Result_14_8_CYAND_15136
    );
  Result_14_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_8_CYMUXG2_15134,
      IB => Result_14_8_FASTCARRY_15135,
      SEL => Result_14_8_CYAND_15136,
      O => Result_14_8_CYMUXFAST_15137
    );
  Result_14_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_8_LOGIC_ONE_15132,
      IB => Result_14_8_CYMUXF2_15133,
      SEL => Result_14_8_CYSELG_15123,
      O => Result_14_8_CYMUXG2_15134
    );
  Result_14_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(15),
      O => Result_14_8_CYSELG_15123
    );
  Mcount_black2_min_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(15)
    );
  Result_16_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_8_LOGIC_ONE_15170
    );
  Result_16_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_8_XORF_15190,
      O => Result_16_8
    );
  Result_16_8_XORF : X_XOR2
    port map (
      I0 => Result_16_8_CYINIT_15189,
      I1 => Mcount_black2_min_lut(16),
      O => Result_16_8_XORF_15190
    );
  Result_16_8_CYMUXF : X_MUX2
    port map (
      IA => Result_16_8_LOGIC_ONE_15170,
      IB => Result_16_8_CYINIT_15189,
      SEL => Result_16_8_CYSELF_15176,
      O => Mcount_black2_min_cy_16_Q
    );
  Result_16_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_8_LOGIC_ONE_15170,
      IB => Result_16_8_LOGIC_ONE_15170,
      SEL => Result_16_8_CYSELF_15176,
      O => Result_16_8_CYMUXF2_15171
    );
  Result_16_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_15_Q,
      O => Result_16_8_CYINIT_15189
    );
  Result_16_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(16),
      O => Result_16_8_CYSELF_15176
    );
  Result_16_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_8_XORG_15178,
      O => Result_17_8
    );
  Result_16_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_16_Q,
      I1 => Mcount_black2_min_lut(17),
      O => Result_16_8_XORG_15178
    );
  Result_16_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_8_CYMUXFAST_15175,
      O => Mcount_black2_min_cy_17_Q
    );
  Result_16_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_15_Q,
      O => Result_16_8_FASTCARRY_15173
    );
  Result_16_8_CYAND : X_AND2
    port map (
      I0 => Result_16_8_CYSELG_15161,
      I1 => Result_16_8_CYSELF_15176,
      O => Result_16_8_CYAND_15174
    );
  Result_16_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_8_CYMUXG2_15172,
      IB => Result_16_8_FASTCARRY_15173,
      SEL => Result_16_8_CYAND_15174,
      O => Result_16_8_CYMUXFAST_15175
    );
  Result_16_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_8_LOGIC_ONE_15170,
      IB => Result_16_8_CYMUXF2_15171,
      SEL => Result_16_8_CYSELG_15161,
      O => Result_16_8_CYMUXG2_15172
    );
  Result_16_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(17),
      O => Result_16_8_CYSELG_15161
    );
  Mcount_black2_min_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(17)
    );
  Result_18_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_8_LOGIC_ONE_15208
    );
  Result_18_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_8_XORF_15228,
      O => Result_18_8
    );
  Result_18_8_XORF : X_XOR2
    port map (
      I0 => Result_18_8_CYINIT_15227,
      I1 => Mcount_black2_min_lut(18),
      O => Result_18_8_XORF_15228
    );
  Result_18_8_CYMUXF : X_MUX2
    port map (
      IA => Result_18_8_LOGIC_ONE_15208,
      IB => Result_18_8_CYINIT_15227,
      SEL => Result_18_8_CYSELF_15214,
      O => Mcount_black2_min_cy_18_Q
    );
  Result_18_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_8_LOGIC_ONE_15208,
      IB => Result_18_8_LOGIC_ONE_15208,
      SEL => Result_18_8_CYSELF_15214,
      O => Result_18_8_CYMUXF2_15209
    );
  Result_18_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_17_Q,
      O => Result_18_8_CYINIT_15227
    );
  Result_18_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(18),
      O => Result_18_8_CYSELF_15214
    );
  Result_18_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_8_XORG_15216,
      O => Result_19_8
    );
  Result_18_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_18_Q,
      I1 => Mcount_black2_min_lut(19),
      O => Result_18_8_XORG_15216
    );
  Result_18_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_8_CYMUXFAST_15213,
      O => Mcount_black2_min_cy_19_Q
    );
  Result_18_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_17_Q,
      O => Result_18_8_FASTCARRY_15211
    );
  Result_18_8_CYAND : X_AND2
    port map (
      I0 => Result_18_8_CYSELG_15199,
      I1 => Result_18_8_CYSELF_15214,
      O => Result_18_8_CYAND_15212
    );
  Result_18_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_8_CYMUXG2_15210,
      IB => Result_18_8_FASTCARRY_15211,
      SEL => Result_18_8_CYAND_15212,
      O => Result_18_8_CYMUXFAST_15213
    );
  Result_18_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_8_LOGIC_ONE_15208,
      IB => Result_18_8_CYMUXF2_15209,
      SEL => Result_18_8_CYSELG_15199,
      O => Result_18_8_CYMUXG2_15210
    );
  Result_18_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(19),
      O => Result_18_8_CYSELG_15199
    );
  Mcount_black2_min_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(19)
    );
  Result_20_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_8_LOGIC_ONE_15246
    );
  Result_20_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_8_XORF_15266,
      O => Result_20_8
    );
  Result_20_8_XORF : X_XOR2
    port map (
      I0 => Result_20_8_CYINIT_15265,
      I1 => Mcount_black2_min_lut(20),
      O => Result_20_8_XORF_15266
    );
  Result_20_8_CYMUXF : X_MUX2
    port map (
      IA => Result_20_8_LOGIC_ONE_15246,
      IB => Result_20_8_CYINIT_15265,
      SEL => Result_20_8_CYSELF_15252,
      O => Mcount_black2_min_cy_20_Q
    );
  Result_20_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_8_LOGIC_ONE_15246,
      IB => Result_20_8_LOGIC_ONE_15246,
      SEL => Result_20_8_CYSELF_15252,
      O => Result_20_8_CYMUXF2_15247
    );
  Result_20_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_19_Q,
      O => Result_20_8_CYINIT_15265
    );
  Result_20_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(20),
      O => Result_20_8_CYSELF_15252
    );
  Result_20_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_8_XORG_15254,
      O => Result_21_8
    );
  Result_20_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_20_Q,
      I1 => Mcount_black2_min_lut(21),
      O => Result_20_8_XORG_15254
    );
  Result_20_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_8_CYMUXFAST_15251,
      O => Mcount_black2_min_cy_21_Q
    );
  Result_20_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_19_Q,
      O => Result_20_8_FASTCARRY_15249
    );
  Result_20_8_CYAND : X_AND2
    port map (
      I0 => Result_20_8_CYSELG_15237,
      I1 => Result_20_8_CYSELF_15252,
      O => Result_20_8_CYAND_15250
    );
  Result_20_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_8_CYMUXG2_15248,
      IB => Result_20_8_FASTCARRY_15249,
      SEL => Result_20_8_CYAND_15250,
      O => Result_20_8_CYMUXFAST_15251
    );
  Result_20_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_8_LOGIC_ONE_15246,
      IB => Result_20_8_CYMUXF2_15247,
      SEL => Result_20_8_CYSELG_15237,
      O => Result_20_8_CYMUXG2_15248
    );
  Result_20_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(21),
      O => Result_20_8_CYSELG_15237
    );
  Mcount_black2_min_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(21)
    );
  Result_22_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_8_LOGIC_ONE_15284
    );
  Result_22_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_8_XORF_15304,
      O => Result_22_8
    );
  Result_22_8_XORF : X_XOR2
    port map (
      I0 => Result_22_8_CYINIT_15303,
      I1 => Mcount_black2_min_lut(22),
      O => Result_22_8_XORF_15304
    );
  Result_22_8_CYMUXF : X_MUX2
    port map (
      IA => Result_22_8_LOGIC_ONE_15284,
      IB => Result_22_8_CYINIT_15303,
      SEL => Result_22_8_CYSELF_15290,
      O => Mcount_black2_min_cy_22_Q
    );
  Result_22_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_8_LOGIC_ONE_15284,
      IB => Result_22_8_LOGIC_ONE_15284,
      SEL => Result_22_8_CYSELF_15290,
      O => Result_22_8_CYMUXF2_15285
    );
  Result_22_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_21_Q,
      O => Result_22_8_CYINIT_15303
    );
  Result_22_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(22),
      O => Result_22_8_CYSELF_15290
    );
  Result_22_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_8_XORG_15292,
      O => Result_23_8
    );
  Result_22_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_22_Q,
      I1 => Mcount_black2_min_lut(23),
      O => Result_22_8_XORG_15292
    );
  Result_22_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_8_CYMUXFAST_15289,
      O => Mcount_black2_min_cy_23_Q
    );
  Result_22_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_21_Q,
      O => Result_22_8_FASTCARRY_15287
    );
  Result_22_8_CYAND : X_AND2
    port map (
      I0 => Result_22_8_CYSELG_15275,
      I1 => Result_22_8_CYSELF_15290,
      O => Result_22_8_CYAND_15288
    );
  Result_22_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_8_CYMUXG2_15286,
      IB => Result_22_8_FASTCARRY_15287,
      SEL => Result_22_8_CYAND_15288,
      O => Result_22_8_CYMUXFAST_15289
    );
  Result_22_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_8_LOGIC_ONE_15284,
      IB => Result_22_8_CYMUXF2_15285,
      SEL => Result_22_8_CYSELG_15275,
      O => Result_22_8_CYMUXG2_15286
    );
  Result_22_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(23),
      O => Result_22_8_CYSELG_15275
    );
  Mcount_black2_min_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(23)
    );
  Result_24_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_8_LOGIC_ONE_15322
    );
  Result_24_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_8_XORF_15342,
      O => Result_24_8
    );
  Result_24_8_XORF : X_XOR2
    port map (
      I0 => Result_24_8_CYINIT_15341,
      I1 => Mcount_black2_min_lut(24),
      O => Result_24_8_XORF_15342
    );
  Result_24_8_CYMUXF : X_MUX2
    port map (
      IA => Result_24_8_LOGIC_ONE_15322,
      IB => Result_24_8_CYINIT_15341,
      SEL => Result_24_8_CYSELF_15328,
      O => Mcount_black2_min_cy_24_Q
    );
  Result_24_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_8_LOGIC_ONE_15322,
      IB => Result_24_8_LOGIC_ONE_15322,
      SEL => Result_24_8_CYSELF_15328,
      O => Result_24_8_CYMUXF2_15323
    );
  Result_24_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_23_Q,
      O => Result_24_8_CYINIT_15341
    );
  Result_24_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(24),
      O => Result_24_8_CYSELF_15328
    );
  Result_24_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_8_XORG_15330,
      O => Result_25_8
    );
  Result_24_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_24_Q,
      I1 => Mcount_black2_min_lut(25),
      O => Result_24_8_XORG_15330
    );
  Result_24_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_8_CYMUXFAST_15327,
      O => Mcount_black2_min_cy_25_Q
    );
  Result_24_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_23_Q,
      O => Result_24_8_FASTCARRY_15325
    );
  Result_24_8_CYAND : X_AND2
    port map (
      I0 => Result_24_8_CYSELG_15313,
      I1 => Result_24_8_CYSELF_15328,
      O => Result_24_8_CYAND_15326
    );
  Result_24_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_8_CYMUXG2_15324,
      IB => Result_24_8_FASTCARRY_15325,
      SEL => Result_24_8_CYAND_15326,
      O => Result_24_8_CYMUXFAST_15327
    );
  Result_24_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_8_LOGIC_ONE_15322,
      IB => Result_24_8_CYMUXF2_15323,
      SEL => Result_24_8_CYSELG_15313,
      O => Result_24_8_CYMUXG2_15324
    );
  Result_24_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(25),
      O => Result_24_8_CYSELG_15313
    );
  Mcount_black2_min_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(25)
    );
  Result_26_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_8_LOGIC_ONE_15360
    );
  Result_26_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_8_XORF_15380,
      O => Result_26_8
    );
  Result_26_8_XORF : X_XOR2
    port map (
      I0 => Result_26_8_CYINIT_15379,
      I1 => Mcount_black2_min_lut(26),
      O => Result_26_8_XORF_15380
    );
  Result_26_8_CYMUXF : X_MUX2
    port map (
      IA => Result_26_8_LOGIC_ONE_15360,
      IB => Result_26_8_CYINIT_15379,
      SEL => Result_26_8_CYSELF_15366,
      O => Mcount_black2_min_cy_26_Q
    );
  Result_26_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_8_LOGIC_ONE_15360,
      IB => Result_26_8_LOGIC_ONE_15360,
      SEL => Result_26_8_CYSELF_15366,
      O => Result_26_8_CYMUXF2_15361
    );
  Result_26_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_25_Q,
      O => Result_26_8_CYINIT_15379
    );
  Result_26_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(26),
      O => Result_26_8_CYSELF_15366
    );
  Result_26_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_8_XORG_15368,
      O => Result_27_8
    );
  Result_26_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_26_Q,
      I1 => Mcount_black2_min_lut(27),
      O => Result_26_8_XORG_15368
    );
  Result_26_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_8_CYMUXFAST_15365,
      O => Mcount_black2_min_cy_27_Q
    );
  Result_26_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_25_Q,
      O => Result_26_8_FASTCARRY_15363
    );
  Result_26_8_CYAND : X_AND2
    port map (
      I0 => Result_26_8_CYSELG_15351,
      I1 => Result_26_8_CYSELF_15366,
      O => Result_26_8_CYAND_15364
    );
  Result_26_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_8_CYMUXG2_15362,
      IB => Result_26_8_FASTCARRY_15363,
      SEL => Result_26_8_CYAND_15364,
      O => Result_26_8_CYMUXFAST_15365
    );
  Result_26_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_8_LOGIC_ONE_15360,
      IB => Result_26_8_CYMUXF2_15361,
      SEL => Result_26_8_CYSELG_15351,
      O => Result_26_8_CYMUXG2_15362
    );
  Result_26_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(27),
      O => Result_26_8_CYSELG_15351
    );
  Mcount_black2_min_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(27)
    );
  Result_28_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_8_LOGIC_ONE_15398
    );
  Result_28_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_8_XORF_15418,
      O => Result_28_8
    );
  Result_28_8_XORF : X_XOR2
    port map (
      I0 => Result_28_8_CYINIT_15417,
      I1 => Mcount_black2_min_lut(28),
      O => Result_28_8_XORF_15418
    );
  Result_28_8_CYMUXF : X_MUX2
    port map (
      IA => Result_28_8_LOGIC_ONE_15398,
      IB => Result_28_8_CYINIT_15417,
      SEL => Result_28_8_CYSELF_15404,
      O => Mcount_black2_min_cy_28_Q
    );
  Result_28_8_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_8_LOGIC_ONE_15398,
      IB => Result_28_8_LOGIC_ONE_15398,
      SEL => Result_28_8_CYSELF_15404,
      O => Result_28_8_CYMUXF2_15399
    );
  Result_28_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_27_Q,
      O => Result_28_8_CYINIT_15417
    );
  Result_28_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(28),
      O => Result_28_8_CYSELF_15404
    );
  Result_28_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_8_XORG_15406,
      O => Result_29_8
    );
  Result_28_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_28_Q,
      I1 => Mcount_black2_min_lut(29),
      O => Result_28_8_XORG_15406
    );
  Result_28_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_cy_27_Q,
      O => Result_28_8_FASTCARRY_15401
    );
  Result_28_8_CYAND : X_AND2
    port map (
      I0 => Result_28_8_CYSELG_15389,
      I1 => Result_28_8_CYSELF_15404,
      O => Result_28_8_CYAND_15402
    );
  Result_28_8_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_8_CYMUXG2_15400,
      IB => Result_28_8_FASTCARRY_15401,
      SEL => Result_28_8_CYAND_15402,
      O => Result_28_8_CYMUXFAST_15403
    );
  Result_28_8_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_8_LOGIC_ONE_15398,
      IB => Result_28_8_CYMUXF2_15399,
      SEL => Result_28_8_CYSELG_15389,
      O => Result_28_8_CYMUXG2_15400
    );
  Result_28_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(29),
      O => Result_28_8_CYSELG_15389
    );
  Mcount_black2_min_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(29)
    );
  Result_30_8_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_8_LOGIC_ONE_15448
    );
  Result_30_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_8_XORF_15449,
      O => Result_30_8
    );
  Result_30_8_XORF : X_XOR2
    port map (
      I0 => Result_30_8_CYINIT_15447,
      I1 => Mcount_black2_min_lut(30),
      O => Result_30_8_XORF_15449
    );
  Result_30_8_CYMUXF : X_MUX2
    port map (
      IA => Result_30_8_LOGIC_ONE_15448,
      IB => Result_30_8_CYINIT_15447,
      SEL => Result_30_8_CYSELF_15438,
      O => Mcount_black2_min_cy_30_Q
    );
  Result_30_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_8_CYMUXFAST_15403,
      O => Result_30_8_CYINIT_15447
    );
  Result_30_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_lut(30),
      O => Result_30_8_CYSELF_15438
    );
  Result_30_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_8_XORG_15435,
      O => Result_31_8
    );
  Result_30_8_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_min_cy_30_Q,
      I1 => Mcount_black2_min_lut(31),
      O => Result_30_8_XORG_15435
    );
  Mcount_black2_min_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(31)
    );
  black1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15468
    );
  black1_min_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15468,
      IB => black1_min_cmp_eq0000_wg_cy_1_CYINIT_15479,
      SEL => black1_min_cmp_eq0000_wg_cy_1_CYSELF_15473,
      O => black1_min_cmp_eq0000_wg_cy(0)
    );
  black1_min_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_cy_1_BXINV_15471,
      O => black1_min_cmp_eq0000_wg_cy_1_CYINIT_15479
    );
  black1_min_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(0),
      O => black1_min_cmp_eq0000_wg_cy_1_CYSELF_15473
    );
  black1_min_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => black1_min_cmp_eq0000_wg_cy_1_BXINV_15471
    );
  black1_min_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15468,
      IB => black1_min_cmp_eq0000_wg_cy(0),
      SEL => black1_min_cmp_eq0000_wg_cy_1_CYSELG_15462,
      O => black1_min_cmp_eq0000_wg_cy_1_CYMUXG_15470
    );
  black1_min_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(1),
      O => black1_min_cmp_eq0000_wg_cy_1_CYSELG_15462
    );
  black1_min_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_min(11),
      ADR1 => black1_min(12),
      ADR2 => black1_min(6),
      ADR3 => black1_min(13),
      O => black1_min_cmp_eq0000_wg_lut(1)
    );
  black1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15497
    );
  black1_min_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15497,
      IB => black1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15497,
      SEL => black1_min_cmp_eq0000_wg_cy_3_CYSELF_15503,
      O => black1_min_cmp_eq0000_wg_cy_3_CYMUXF2_15498
    );
  black1_min_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(2),
      O => black1_min_cmp_eq0000_wg_cy_3_CYSELF_15503
    );
  black1_min_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_cy_1_CYMUXG_15470,
      O => black1_min_cmp_eq0000_wg_cy_3_FASTCARRY_15500
    );
  black1_min_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => black1_min_cmp_eq0000_wg_cy_3_CYSELG_15491,
      I1 => black1_min_cmp_eq0000_wg_cy_3_CYSELF_15503,
      O => black1_min_cmp_eq0000_wg_cy_3_CYAND_15501
    );
  black1_min_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_3_CYMUXG2_15499,
      IB => black1_min_cmp_eq0000_wg_cy_3_FASTCARRY_15500,
      SEL => black1_min_cmp_eq0000_wg_cy_3_CYAND_15501,
      O => black1_min_cmp_eq0000_wg_cy_3_CYMUXFAST_15502
    );
  black1_min_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15497,
      IB => black1_min_cmp_eq0000_wg_cy_3_CYMUXF2_15498,
      SEL => black1_min_cmp_eq0000_wg_cy_3_CYSELG_15491,
      O => black1_min_cmp_eq0000_wg_cy_3_CYMUXG2_15499
    );
  black1_min_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(3),
      O => black1_min_cmp_eq0000_wg_cy_3_CYSELG_15491
    );
  black1_min_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black1_min(17),
      ADR1 => black1_min(4),
      ADR2 => black1_min(18),
      ADR3 => black1_min(19),
      O => black1_min_cmp_eq0000_wg_lut(3)
    );
  black1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15527
    );
  black1_min_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15527,
      IB => black1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15527,
      SEL => black1_min_cmp_eq0000_wg_cy_5_CYSELF_15533,
      O => black1_min_cmp_eq0000_wg_cy_5_CYMUXF2_15528
    );
  black1_min_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(4),
      O => black1_min_cmp_eq0000_wg_cy_5_CYSELF_15533
    );
  black1_min_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_cy_3_CYMUXFAST_15502,
      O => black1_min_cmp_eq0000_wg_cy_5_FASTCARRY_15530
    );
  black1_min_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => black1_min_cmp_eq0000_wg_cy_5_CYSELG_15521,
      I1 => black1_min_cmp_eq0000_wg_cy_5_CYSELF_15533,
      O => black1_min_cmp_eq0000_wg_cy_5_CYAND_15531
    );
  black1_min_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_5_CYMUXG2_15529,
      IB => black1_min_cmp_eq0000_wg_cy_5_FASTCARRY_15530,
      SEL => black1_min_cmp_eq0000_wg_cy_5_CYAND_15531,
      O => black1_min_cmp_eq0000_wg_cy_5_CYMUXFAST_15532
    );
  black1_min_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15527,
      IB => black1_min_cmp_eq0000_wg_cy_5_CYMUXF2_15528,
      SEL => black1_min_cmp_eq0000_wg_cy_5_CYSELG_15521,
      O => black1_min_cmp_eq0000_wg_cy_5_CYMUXG2_15529
    );
  black1_min_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(5),
      O => black1_min_cmp_eq0000_wg_cy_5_CYSELG_15521
    );
  black1_min_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_min(23),
      ADR1 => black1_min(24),
      ADR2 => black1_min(2),
      ADR3 => black1_min(25),
      O => black1_min_cmp_eq0000_wg_lut(5)
    );
  black1_min_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => black1_min_cmp_eq0000_LOGIC_ZERO_15557
    );
  black1_min_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_LOGIC_ZERO_15557,
      IB => black1_min_cmp_eq0000_LOGIC_ZERO_15557,
      SEL => black1_min_cmp_eq0000_CYSELF_15563,
      O => black1_min_cmp_eq0000_CYMUXF2_15558
    );
  black1_min_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(6),
      O => black1_min_cmp_eq0000_CYSELF_15563
    );
  black1_min_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_CYMUXFAST_15562,
      O => black1_min_cmp_eq0000
    );
  black1_min_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_cy_5_CYMUXFAST_15532,
      O => black1_min_cmp_eq0000_FASTCARRY_15560
    );
  black1_min_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => black1_min_cmp_eq0000_CYSELG_15551,
      I1 => black1_min_cmp_eq0000_CYSELF_15563,
      O => black1_min_cmp_eq0000_CYAND_15561
    );
  black1_min_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_CYMUXG2_15559,
      IB => black1_min_cmp_eq0000_FASTCARRY_15560,
      SEL => black1_min_cmp_eq0000_CYAND_15561,
      O => black1_min_cmp_eq0000_CYMUXFAST_15562
    );
  black1_min_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => black1_min_cmp_eq0000_LOGIC_ZERO_15557,
      IB => black1_min_cmp_eq0000_CYMUXF2_15558,
      SEL => black1_min_cmp_eq0000_CYSELG_15551,
      O => black1_min_cmp_eq0000_CYMUXG2_15559
    );
  black1_min_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_cmp_eq0000_wg_lut(7),
      O => black1_min_cmp_eq0000_CYSELG_15551
    );
  black1_min_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_min(29),
      ADR1 => black1_min(30),
      ADR2 => black1_min(0),
      ADR3 => black1_min(31),
      O => black1_min_cmp_eq0000_wg_lut(7)
    );
  white1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15587
    );
  white1_sec_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15587,
      IB => white1_sec_cmp_eq0000_wg_cy_1_CYINIT_15598,
      SEL => white1_sec_cmp_eq0000_wg_cy_1_CYSELF_15592,
      O => white1_sec_cmp_eq0000_wg_cy(0)
    );
  white1_sec_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_cy_1_BXINV_15590,
      O => white1_sec_cmp_eq0000_wg_cy_1_CYINIT_15598
    );
  white1_sec_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(0),
      O => white1_sec_cmp_eq0000_wg_cy_1_CYSELF_15592
    );
  white1_sec_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => white1_sec_cmp_eq0000_wg_cy_1_BXINV_15590
    );
  white1_sec_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_15587,
      IB => white1_sec_cmp_eq0000_wg_cy(0),
      SEL => white1_sec_cmp_eq0000_wg_cy_1_CYSELG_15581,
      O => white1_sec_cmp_eq0000_wg_cy_1_CYMUXG_15589
    );
  white1_sec_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(1),
      O => white1_sec_cmp_eq0000_wg_cy_1_CYSELG_15581
    );
  white1_sec_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_sec(11),
      ADR1 => white1_sec(12),
      ADR2 => white1_sec(6),
      ADR3 => white1_sec(13),
      O => white1_sec_cmp_eq0000_wg_lut(1)
    );
  white1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15616
    );
  white1_sec_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15616,
      IB => white1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15616,
      SEL => white1_sec_cmp_eq0000_wg_cy_3_CYSELF_15622,
      O => white1_sec_cmp_eq0000_wg_cy_3_CYMUXF2_15617
    );
  white1_sec_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(2),
      O => white1_sec_cmp_eq0000_wg_cy_3_CYSELF_15622
    );
  white1_sec_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_cy_1_CYMUXG_15589,
      O => white1_sec_cmp_eq0000_wg_cy_3_FASTCARRY_15619
    );
  white1_sec_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => white1_sec_cmp_eq0000_wg_cy_3_CYSELG_15610,
      I1 => white1_sec_cmp_eq0000_wg_cy_3_CYSELF_15622,
      O => white1_sec_cmp_eq0000_wg_cy_3_CYAND_15620
    );
  white1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_3_CYMUXG2_15618,
      IB => white1_sec_cmp_eq0000_wg_cy_3_FASTCARRY_15619,
      SEL => white1_sec_cmp_eq0000_wg_cy_3_CYAND_15620,
      O => white1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_15621
    );
  white1_sec_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_15616,
      IB => white1_sec_cmp_eq0000_wg_cy_3_CYMUXF2_15617,
      SEL => white1_sec_cmp_eq0000_wg_cy_3_CYSELG_15610,
      O => white1_sec_cmp_eq0000_wg_cy_3_CYMUXG2_15618
    );
  white1_sec_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(3),
      O => white1_sec_cmp_eq0000_wg_cy_3_CYSELG_15610
    );
  white1_sec_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white1_sec(17),
      ADR1 => white1_sec(4),
      ADR2 => white1_sec(18),
      ADR3 => white1_sec(19),
      O => white1_sec_cmp_eq0000_wg_lut(3)
    );
  white1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15646
    );
  white1_sec_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15646,
      IB => white1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15646,
      SEL => white1_sec_cmp_eq0000_wg_cy_5_CYSELF_15652,
      O => white1_sec_cmp_eq0000_wg_cy_5_CYMUXF2_15647
    );
  white1_sec_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(4),
      O => white1_sec_cmp_eq0000_wg_cy_5_CYSELF_15652
    );
  white1_sec_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_15621,
      O => white1_sec_cmp_eq0000_wg_cy_5_FASTCARRY_15649
    );
  white1_sec_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => white1_sec_cmp_eq0000_wg_cy_5_CYSELG_15640,
      I1 => white1_sec_cmp_eq0000_wg_cy_5_CYSELF_15652,
      O => white1_sec_cmp_eq0000_wg_cy_5_CYAND_15650
    );
  white1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_5_CYMUXG2_15648,
      IB => white1_sec_cmp_eq0000_wg_cy_5_FASTCARRY_15649,
      SEL => white1_sec_cmp_eq0000_wg_cy_5_CYAND_15650,
      O => white1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_15651
    );
  white1_sec_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_15646,
      IB => white1_sec_cmp_eq0000_wg_cy_5_CYMUXF2_15647,
      SEL => white1_sec_cmp_eq0000_wg_cy_5_CYSELG_15640,
      O => white1_sec_cmp_eq0000_wg_cy_5_CYMUXG2_15648
    );
  white1_sec_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(5),
      O => white1_sec_cmp_eq0000_wg_cy_5_CYSELG_15640
    );
  white1_sec_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_sec(23),
      ADR1 => white1_sec(24),
      ADR2 => white1_sec(2),
      ADR3 => white1_sec(25),
      O => white1_sec_cmp_eq0000_wg_lut(5)
    );
  white1_sec_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_sec_cmp_eq0000_LOGIC_ZERO_15676
    );
  white1_sec_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_LOGIC_ZERO_15676,
      IB => white1_sec_cmp_eq0000_LOGIC_ZERO_15676,
      SEL => white1_sec_cmp_eq0000_CYSELF_15682,
      O => white1_sec_cmp_eq0000_CYMUXF2_15677
    );
  white1_sec_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(6),
      O => white1_sec_cmp_eq0000_CYSELF_15682
    );
  white1_sec_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_CYMUXFAST_15681,
      O => white1_sec_cmp_eq0000
    );
  white1_sec_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_15651,
      O => white1_sec_cmp_eq0000_FASTCARRY_15679
    );
  white1_sec_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => white1_sec_cmp_eq0000_CYSELG_15670,
      I1 => white1_sec_cmp_eq0000_CYSELF_15682,
      O => white1_sec_cmp_eq0000_CYAND_15680
    );
  white1_sec_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_CYMUXG2_15678,
      IB => white1_sec_cmp_eq0000_FASTCARRY_15679,
      SEL => white1_sec_cmp_eq0000_CYAND_15680,
      O => white1_sec_cmp_eq0000_CYMUXFAST_15681
    );
  white1_sec_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => white1_sec_cmp_eq0000_LOGIC_ZERO_15676,
      IB => white1_sec_cmp_eq0000_CYMUXF2_15677,
      SEL => white1_sec_cmp_eq0000_CYSELG_15670,
      O => white1_sec_cmp_eq0000_CYMUXG2_15678
    );
  white1_sec_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_cmp_eq0000_wg_lut(7),
      O => white1_sec_cmp_eq0000_CYSELG_15670
    );
  white1_sec_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_sec(29),
      ADR1 => white1_sec(30),
      ADR2 => white1_sec(0),
      ADR3 => white1_sec(31),
      O => white1_sec_cmp_eq0000_wg_lut(7)
    );
  Result_0_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_0_1_LOGIC_ONE_15705
    );
  Result_0_1_LOGIC_ZERO : X_ZERO
    port map (
      O => Result_0_1_LOGIC_ZERO_15722
    );
  Result_0_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_1_XORF_15723,
      O => Result_0_1
    );
  Result_0_1_XORF : X_XOR2
    port map (
      I0 => Result_0_1_CYINIT_15721,
      I1 => Result_0_1_F,
      O => Result_0_1_XORF_15723
    );
  Result_0_1_CYMUXF : X_MUX2
    port map (
      IA => Result_0_1_LOGIC_ZERO_15722,
      IB => Result_0_1_CYINIT_15721,
      SEL => Result_0_1_CYSELF_15712,
      O => Mcount_black2_sec_cy_0_Q
    );
  Result_0_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_1_BXINV_15710,
      O => Result_0_1_CYINIT_15721
    );
  Result_0_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_1_F,
      O => Result_0_1_CYSELF_15712
    );
  Result_0_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Result_0_1_BXINV_15710
    );
  Result_0_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_1_XORG_15708,
      O => Result_1_1
    );
  Result_0_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_0_Q,
      I1 => Mcount_black2_sec_lut(1),
      O => Result_0_1_XORG_15708
    );
  Result_0_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_0_1_CYMUXG_15707,
      O => Mcount_black2_sec_cy_1_Q
    );
  Result_0_1_CYMUXG : X_MUX2
    port map (
      IA => Result_0_1_LOGIC_ONE_15705,
      IB => Mcount_black2_sec_cy_0_Q,
      SEL => Result_0_1_CYSELG_15696,
      O => Result_0_1_CYMUXG_15707
    );
  Result_0_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(1),
      O => Result_0_1_CYSELG_15696
    );
  Mcount_black2_sec_lut_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(1)
    );
  Result_2_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_2_1_LOGIC_ONE_15741
    );
  Result_2_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_1_XORF_15761,
      O => Result_2_1
    );
  Result_2_1_XORF : X_XOR2
    port map (
      I0 => Result_2_1_CYINIT_15760,
      I1 => Mcount_black2_sec_lut(2),
      O => Result_2_1_XORF_15761
    );
  Result_2_1_CYMUXF : X_MUX2
    port map (
      IA => Result_2_1_LOGIC_ONE_15741,
      IB => Result_2_1_CYINIT_15760,
      SEL => Result_2_1_CYSELF_15747,
      O => Mcount_black2_sec_cy_2_Q
    );
  Result_2_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_2_1_LOGIC_ONE_15741,
      IB => Result_2_1_LOGIC_ONE_15741,
      SEL => Result_2_1_CYSELF_15747,
      O => Result_2_1_CYMUXF2_15742
    );
  Result_2_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_1_Q,
      O => Result_2_1_CYINIT_15760
    );
  Result_2_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(2),
      O => Result_2_1_CYSELF_15747
    );
  Result_2_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_1_XORG_15749,
      O => Result_3_1
    );
  Result_2_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_2_Q,
      I1 => Mcount_black2_sec_lut(3),
      O => Result_2_1_XORG_15749
    );
  Result_2_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_2_1_CYMUXFAST_15746,
      O => Mcount_black2_sec_cy_3_Q
    );
  Result_2_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_1_Q,
      O => Result_2_1_FASTCARRY_15744
    );
  Result_2_1_CYAND : X_AND2
    port map (
      I0 => Result_2_1_CYSELG_15732,
      I1 => Result_2_1_CYSELF_15747,
      O => Result_2_1_CYAND_15745
    );
  Result_2_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_2_1_CYMUXG2_15743,
      IB => Result_2_1_FASTCARRY_15744,
      SEL => Result_2_1_CYAND_15745,
      O => Result_2_1_CYMUXFAST_15746
    );
  Result_2_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_2_1_LOGIC_ONE_15741,
      IB => Result_2_1_CYMUXF2_15742,
      SEL => Result_2_1_CYSELG_15732,
      O => Result_2_1_CYMUXG2_15743
    );
  Result_2_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(3),
      O => Result_2_1_CYSELG_15732
    );
  Mcount_black2_sec_lut_3_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(3)
    );
  Result_4_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_4_1_LOGIC_ONE_15779
    );
  Result_4_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_1_XORF_15799,
      O => Result_4_1
    );
  Result_4_1_XORF : X_XOR2
    port map (
      I0 => Result_4_1_CYINIT_15798,
      I1 => Mcount_black2_sec_lut(4),
      O => Result_4_1_XORF_15799
    );
  Result_4_1_CYMUXF : X_MUX2
    port map (
      IA => Result_4_1_LOGIC_ONE_15779,
      IB => Result_4_1_CYINIT_15798,
      SEL => Result_4_1_CYSELF_15785,
      O => Mcount_black2_sec_cy_4_Q
    );
  Result_4_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_4_1_LOGIC_ONE_15779,
      IB => Result_4_1_LOGIC_ONE_15779,
      SEL => Result_4_1_CYSELF_15785,
      O => Result_4_1_CYMUXF2_15780
    );
  Result_4_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_3_Q,
      O => Result_4_1_CYINIT_15798
    );
  Result_4_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(4),
      O => Result_4_1_CYSELF_15785
    );
  Result_4_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_1_XORG_15787,
      O => Result_5_1
    );
  Result_4_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_4_Q,
      I1 => Mcount_black2_sec_lut(5),
      O => Result_4_1_XORG_15787
    );
  Result_4_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_4_1_CYMUXFAST_15784,
      O => Mcount_black2_sec_cy_5_Q
    );
  Result_4_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_3_Q,
      O => Result_4_1_FASTCARRY_15782
    );
  Result_4_1_CYAND : X_AND2
    port map (
      I0 => Result_4_1_CYSELG_15770,
      I1 => Result_4_1_CYSELF_15785,
      O => Result_4_1_CYAND_15783
    );
  Result_4_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_4_1_CYMUXG2_15781,
      IB => Result_4_1_FASTCARRY_15782,
      SEL => Result_4_1_CYAND_15783,
      O => Result_4_1_CYMUXFAST_15784
    );
  Result_4_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_4_1_LOGIC_ONE_15779,
      IB => Result_4_1_CYMUXF2_15780,
      SEL => Result_4_1_CYSELG_15770,
      O => Result_4_1_CYMUXG2_15781
    );
  Result_4_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(5),
      O => Result_4_1_CYSELG_15770
    );
  Mcount_black2_sec_lut_5_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(5)
    );
  Result_6_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_6_1_LOGIC_ONE_15817
    );
  Result_6_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_1_XORF_15837,
      O => Result_6_1
    );
  Result_6_1_XORF : X_XOR2
    port map (
      I0 => Result_6_1_CYINIT_15836,
      I1 => Mcount_black2_sec_lut(6),
      O => Result_6_1_XORF_15837
    );
  Result_6_1_CYMUXF : X_MUX2
    port map (
      IA => Result_6_1_LOGIC_ONE_15817,
      IB => Result_6_1_CYINIT_15836,
      SEL => Result_6_1_CYSELF_15823,
      O => Mcount_black2_sec_cy_6_Q
    );
  Result_6_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_6_1_LOGIC_ONE_15817,
      IB => Result_6_1_LOGIC_ONE_15817,
      SEL => Result_6_1_CYSELF_15823,
      O => Result_6_1_CYMUXF2_15818
    );
  Result_6_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_5_Q,
      O => Result_6_1_CYINIT_15836
    );
  Result_6_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(6),
      O => Result_6_1_CYSELF_15823
    );
  Result_6_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_1_XORG_15825,
      O => Result_7_1
    );
  Result_6_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_6_Q,
      I1 => Mcount_black2_sec_lut(7),
      O => Result_6_1_XORG_15825
    );
  Result_6_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_6_1_CYMUXFAST_15822,
      O => Mcount_black2_sec_cy_7_Q
    );
  Result_6_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_5_Q,
      O => Result_6_1_FASTCARRY_15820
    );
  Result_6_1_CYAND : X_AND2
    port map (
      I0 => Result_6_1_CYSELG_15808,
      I1 => Result_6_1_CYSELF_15823,
      O => Result_6_1_CYAND_15821
    );
  Result_6_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_6_1_CYMUXG2_15819,
      IB => Result_6_1_FASTCARRY_15820,
      SEL => Result_6_1_CYAND_15821,
      O => Result_6_1_CYMUXFAST_15822
    );
  Result_6_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_6_1_LOGIC_ONE_15817,
      IB => Result_6_1_CYMUXF2_15818,
      SEL => Result_6_1_CYSELG_15808,
      O => Result_6_1_CYMUXG2_15819
    );
  Result_6_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(7),
      O => Result_6_1_CYSELG_15808
    );
  Mcount_black2_sec_lut_7_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(7)
    );
  Result_8_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_8_1_LOGIC_ONE_15855
    );
  Result_8_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_1_XORF_15875,
      O => Result_8_1
    );
  Result_8_1_XORF : X_XOR2
    port map (
      I0 => Result_8_1_CYINIT_15874,
      I1 => Mcount_black2_sec_lut(8),
      O => Result_8_1_XORF_15875
    );
  Result_8_1_CYMUXF : X_MUX2
    port map (
      IA => Result_8_1_LOGIC_ONE_15855,
      IB => Result_8_1_CYINIT_15874,
      SEL => Result_8_1_CYSELF_15861,
      O => Mcount_black2_sec_cy_8_Q
    );
  Result_8_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_8_1_LOGIC_ONE_15855,
      IB => Result_8_1_LOGIC_ONE_15855,
      SEL => Result_8_1_CYSELF_15861,
      O => Result_8_1_CYMUXF2_15856
    );
  Result_8_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_7_Q,
      O => Result_8_1_CYINIT_15874
    );
  Result_8_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(8),
      O => Result_8_1_CYSELF_15861
    );
  Result_8_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_1_XORG_15863,
      O => Result_9_1
    );
  Result_8_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_8_Q,
      I1 => Mcount_black2_sec_lut(9),
      O => Result_8_1_XORG_15863
    );
  Result_8_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_8_1_CYMUXFAST_15860,
      O => Mcount_black2_sec_cy_9_Q
    );
  Result_8_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_7_Q,
      O => Result_8_1_FASTCARRY_15858
    );
  Result_8_1_CYAND : X_AND2
    port map (
      I0 => Result_8_1_CYSELG_15846,
      I1 => Result_8_1_CYSELF_15861,
      O => Result_8_1_CYAND_15859
    );
  Result_8_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_8_1_CYMUXG2_15857,
      IB => Result_8_1_FASTCARRY_15858,
      SEL => Result_8_1_CYAND_15859,
      O => Result_8_1_CYMUXFAST_15860
    );
  Result_8_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_8_1_LOGIC_ONE_15855,
      IB => Result_8_1_CYMUXF2_15856,
      SEL => Result_8_1_CYSELG_15846,
      O => Result_8_1_CYMUXG2_15857
    );
  Result_8_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(9),
      O => Result_8_1_CYSELG_15846
    );
  Mcount_black2_sec_lut_9_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(9)
    );
  Result_10_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_10_1_LOGIC_ONE_15893
    );
  Result_10_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_1_XORF_15913,
      O => Result_10_1
    );
  Result_10_1_XORF : X_XOR2
    port map (
      I0 => Result_10_1_CYINIT_15912,
      I1 => Mcount_black2_sec_lut(10),
      O => Result_10_1_XORF_15913
    );
  Result_10_1_CYMUXF : X_MUX2
    port map (
      IA => Result_10_1_LOGIC_ONE_15893,
      IB => Result_10_1_CYINIT_15912,
      SEL => Result_10_1_CYSELF_15899,
      O => Mcount_black2_sec_cy_10_Q
    );
  Result_10_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_10_1_LOGIC_ONE_15893,
      IB => Result_10_1_LOGIC_ONE_15893,
      SEL => Result_10_1_CYSELF_15899,
      O => Result_10_1_CYMUXF2_15894
    );
  Result_10_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_9_Q,
      O => Result_10_1_CYINIT_15912
    );
  Result_10_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(10),
      O => Result_10_1_CYSELF_15899
    );
  Result_10_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_1_XORG_15901,
      O => Result_11_1
    );
  Result_10_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_10_Q,
      I1 => Mcount_black2_sec_lut(11),
      O => Result_10_1_XORG_15901
    );
  Result_10_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_10_1_CYMUXFAST_15898,
      O => Mcount_black2_sec_cy_11_Q
    );
  Result_10_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_9_Q,
      O => Result_10_1_FASTCARRY_15896
    );
  Result_10_1_CYAND : X_AND2
    port map (
      I0 => Result_10_1_CYSELG_15884,
      I1 => Result_10_1_CYSELF_15899,
      O => Result_10_1_CYAND_15897
    );
  Result_10_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_10_1_CYMUXG2_15895,
      IB => Result_10_1_FASTCARRY_15896,
      SEL => Result_10_1_CYAND_15897,
      O => Result_10_1_CYMUXFAST_15898
    );
  Result_10_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_10_1_LOGIC_ONE_15893,
      IB => Result_10_1_CYMUXF2_15894,
      SEL => Result_10_1_CYSELG_15884,
      O => Result_10_1_CYMUXG2_15895
    );
  Result_10_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(11),
      O => Result_10_1_CYSELG_15884
    );
  Mcount_black2_sec_lut_11_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(11)
    );
  Result_12_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_12_1_LOGIC_ONE_15931
    );
  Result_12_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_1_XORF_15951,
      O => Result_12_1
    );
  Result_12_1_XORF : X_XOR2
    port map (
      I0 => Result_12_1_CYINIT_15950,
      I1 => Mcount_black2_sec_lut(12),
      O => Result_12_1_XORF_15951
    );
  Result_12_1_CYMUXF : X_MUX2
    port map (
      IA => Result_12_1_LOGIC_ONE_15931,
      IB => Result_12_1_CYINIT_15950,
      SEL => Result_12_1_CYSELF_15937,
      O => Mcount_black2_sec_cy_12_Q
    );
  Result_12_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_12_1_LOGIC_ONE_15931,
      IB => Result_12_1_LOGIC_ONE_15931,
      SEL => Result_12_1_CYSELF_15937,
      O => Result_12_1_CYMUXF2_15932
    );
  Result_12_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_11_Q,
      O => Result_12_1_CYINIT_15950
    );
  Result_12_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(12),
      O => Result_12_1_CYSELF_15937
    );
  Result_12_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_1_XORG_15939,
      O => Result_13_1
    );
  Result_12_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_12_Q,
      I1 => Mcount_black2_sec_lut(13),
      O => Result_12_1_XORG_15939
    );
  Result_12_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_12_1_CYMUXFAST_15936,
      O => Mcount_black2_sec_cy_13_Q
    );
  Result_12_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_11_Q,
      O => Result_12_1_FASTCARRY_15934
    );
  Result_12_1_CYAND : X_AND2
    port map (
      I0 => Result_12_1_CYSELG_15922,
      I1 => Result_12_1_CYSELF_15937,
      O => Result_12_1_CYAND_15935
    );
  Result_12_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_12_1_CYMUXG2_15933,
      IB => Result_12_1_FASTCARRY_15934,
      SEL => Result_12_1_CYAND_15935,
      O => Result_12_1_CYMUXFAST_15936
    );
  Result_12_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_12_1_LOGIC_ONE_15931,
      IB => Result_12_1_CYMUXF2_15932,
      SEL => Result_12_1_CYSELG_15922,
      O => Result_12_1_CYMUXG2_15933
    );
  Result_12_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(13),
      O => Result_12_1_CYSELG_15922
    );
  Mcount_black2_sec_lut_13_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(13)
    );
  Result_14_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_14_1_LOGIC_ONE_15969
    );
  Result_14_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_1_XORF_15989,
      O => Result_14_1
    );
  Result_14_1_XORF : X_XOR2
    port map (
      I0 => Result_14_1_CYINIT_15988,
      I1 => Mcount_black2_sec_lut(14),
      O => Result_14_1_XORF_15989
    );
  Result_14_1_CYMUXF : X_MUX2
    port map (
      IA => Result_14_1_LOGIC_ONE_15969,
      IB => Result_14_1_CYINIT_15988,
      SEL => Result_14_1_CYSELF_15975,
      O => Mcount_black2_sec_cy_14_Q
    );
  Result_14_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_14_1_LOGIC_ONE_15969,
      IB => Result_14_1_LOGIC_ONE_15969,
      SEL => Result_14_1_CYSELF_15975,
      O => Result_14_1_CYMUXF2_15970
    );
  Result_14_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_13_Q,
      O => Result_14_1_CYINIT_15988
    );
  Result_14_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(14),
      O => Result_14_1_CYSELF_15975
    );
  Result_14_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_1_XORG_15977,
      O => Result_15_1
    );
  Result_14_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_14_Q,
      I1 => Mcount_black2_sec_lut(15),
      O => Result_14_1_XORG_15977
    );
  Result_14_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_14_1_CYMUXFAST_15974,
      O => Mcount_black2_sec_cy_15_Q
    );
  Result_14_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_13_Q,
      O => Result_14_1_FASTCARRY_15972
    );
  Result_14_1_CYAND : X_AND2
    port map (
      I0 => Result_14_1_CYSELG_15960,
      I1 => Result_14_1_CYSELF_15975,
      O => Result_14_1_CYAND_15973
    );
  Result_14_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_14_1_CYMUXG2_15971,
      IB => Result_14_1_FASTCARRY_15972,
      SEL => Result_14_1_CYAND_15973,
      O => Result_14_1_CYMUXFAST_15974
    );
  Result_14_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_14_1_LOGIC_ONE_15969,
      IB => Result_14_1_CYMUXF2_15970,
      SEL => Result_14_1_CYSELG_15960,
      O => Result_14_1_CYMUXG2_15971
    );
  Result_14_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(15),
      O => Result_14_1_CYSELG_15960
    );
  Mcount_black2_sec_lut_15_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(15)
    );
  Result_16_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_16_1_LOGIC_ONE_16007
    );
  Result_16_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_1_XORF_16027,
      O => Result_16_1
    );
  Result_16_1_XORF : X_XOR2
    port map (
      I0 => Result_16_1_CYINIT_16026,
      I1 => Mcount_black2_sec_lut(16),
      O => Result_16_1_XORF_16027
    );
  Result_16_1_CYMUXF : X_MUX2
    port map (
      IA => Result_16_1_LOGIC_ONE_16007,
      IB => Result_16_1_CYINIT_16026,
      SEL => Result_16_1_CYSELF_16013,
      O => Mcount_black2_sec_cy_16_Q
    );
  Result_16_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_16_1_LOGIC_ONE_16007,
      IB => Result_16_1_LOGIC_ONE_16007,
      SEL => Result_16_1_CYSELF_16013,
      O => Result_16_1_CYMUXF2_16008
    );
  Result_16_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_15_Q,
      O => Result_16_1_CYINIT_16026
    );
  Result_16_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(16),
      O => Result_16_1_CYSELF_16013
    );
  Result_16_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_1_XORG_16015,
      O => Result_17_1
    );
  Result_16_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_16_Q,
      I1 => Mcount_black2_sec_lut(17),
      O => Result_16_1_XORG_16015
    );
  Result_16_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_16_1_CYMUXFAST_16012,
      O => Mcount_black2_sec_cy_17_Q
    );
  Result_16_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_15_Q,
      O => Result_16_1_FASTCARRY_16010
    );
  Result_16_1_CYAND : X_AND2
    port map (
      I0 => Result_16_1_CYSELG_15998,
      I1 => Result_16_1_CYSELF_16013,
      O => Result_16_1_CYAND_16011
    );
  Result_16_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_16_1_CYMUXG2_16009,
      IB => Result_16_1_FASTCARRY_16010,
      SEL => Result_16_1_CYAND_16011,
      O => Result_16_1_CYMUXFAST_16012
    );
  Result_16_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_16_1_LOGIC_ONE_16007,
      IB => Result_16_1_CYMUXF2_16008,
      SEL => Result_16_1_CYSELG_15998,
      O => Result_16_1_CYMUXG2_16009
    );
  Result_16_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(17),
      O => Result_16_1_CYSELG_15998
    );
  Mcount_black2_sec_lut_17_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(17)
    );
  Result_18_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_18_1_LOGIC_ONE_16045
    );
  Result_18_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_1_XORF_16065,
      O => Result_18_1
    );
  Result_18_1_XORF : X_XOR2
    port map (
      I0 => Result_18_1_CYINIT_16064,
      I1 => Mcount_black2_sec_lut(18),
      O => Result_18_1_XORF_16065
    );
  Result_18_1_CYMUXF : X_MUX2
    port map (
      IA => Result_18_1_LOGIC_ONE_16045,
      IB => Result_18_1_CYINIT_16064,
      SEL => Result_18_1_CYSELF_16051,
      O => Mcount_black2_sec_cy_18_Q
    );
  Result_18_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_18_1_LOGIC_ONE_16045,
      IB => Result_18_1_LOGIC_ONE_16045,
      SEL => Result_18_1_CYSELF_16051,
      O => Result_18_1_CYMUXF2_16046
    );
  Result_18_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_17_Q,
      O => Result_18_1_CYINIT_16064
    );
  Result_18_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(18),
      O => Result_18_1_CYSELF_16051
    );
  Result_18_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_1_XORG_16053,
      O => Result_19_1
    );
  Result_18_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_18_Q,
      I1 => Mcount_black2_sec_lut(19),
      O => Result_18_1_XORG_16053
    );
  Result_18_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_18_1_CYMUXFAST_16050,
      O => Mcount_black2_sec_cy_19_Q
    );
  Result_18_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_17_Q,
      O => Result_18_1_FASTCARRY_16048
    );
  Result_18_1_CYAND : X_AND2
    port map (
      I0 => Result_18_1_CYSELG_16036,
      I1 => Result_18_1_CYSELF_16051,
      O => Result_18_1_CYAND_16049
    );
  Result_18_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_18_1_CYMUXG2_16047,
      IB => Result_18_1_FASTCARRY_16048,
      SEL => Result_18_1_CYAND_16049,
      O => Result_18_1_CYMUXFAST_16050
    );
  Result_18_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_18_1_LOGIC_ONE_16045,
      IB => Result_18_1_CYMUXF2_16046,
      SEL => Result_18_1_CYSELG_16036,
      O => Result_18_1_CYMUXG2_16047
    );
  Result_18_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(19),
      O => Result_18_1_CYSELG_16036
    );
  Mcount_black2_sec_lut_19_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(19)
    );
  Result_20_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_20_1_LOGIC_ONE_16083
    );
  Result_20_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_1_XORF_16103,
      O => Result_20_1
    );
  Result_20_1_XORF : X_XOR2
    port map (
      I0 => Result_20_1_CYINIT_16102,
      I1 => Mcount_black2_sec_lut(20),
      O => Result_20_1_XORF_16103
    );
  Result_20_1_CYMUXF : X_MUX2
    port map (
      IA => Result_20_1_LOGIC_ONE_16083,
      IB => Result_20_1_CYINIT_16102,
      SEL => Result_20_1_CYSELF_16089,
      O => Mcount_black2_sec_cy_20_Q
    );
  Result_20_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_20_1_LOGIC_ONE_16083,
      IB => Result_20_1_LOGIC_ONE_16083,
      SEL => Result_20_1_CYSELF_16089,
      O => Result_20_1_CYMUXF2_16084
    );
  Result_20_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_19_Q,
      O => Result_20_1_CYINIT_16102
    );
  Result_20_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(20),
      O => Result_20_1_CYSELF_16089
    );
  Result_20_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_1_XORG_16091,
      O => Result_21_1
    );
  Result_20_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_20_Q,
      I1 => Mcount_black2_sec_lut(21),
      O => Result_20_1_XORG_16091
    );
  Result_20_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_20_1_CYMUXFAST_16088,
      O => Mcount_black2_sec_cy_21_Q
    );
  Result_20_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_19_Q,
      O => Result_20_1_FASTCARRY_16086
    );
  Result_20_1_CYAND : X_AND2
    port map (
      I0 => Result_20_1_CYSELG_16074,
      I1 => Result_20_1_CYSELF_16089,
      O => Result_20_1_CYAND_16087
    );
  Result_20_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_20_1_CYMUXG2_16085,
      IB => Result_20_1_FASTCARRY_16086,
      SEL => Result_20_1_CYAND_16087,
      O => Result_20_1_CYMUXFAST_16088
    );
  Result_20_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_20_1_LOGIC_ONE_16083,
      IB => Result_20_1_CYMUXF2_16084,
      SEL => Result_20_1_CYSELG_16074,
      O => Result_20_1_CYMUXG2_16085
    );
  Result_20_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(21),
      O => Result_20_1_CYSELG_16074
    );
  Mcount_black2_sec_lut_21_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(21)
    );
  Result_22_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_22_1_LOGIC_ONE_16121
    );
  Result_22_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_1_XORF_16141,
      O => Result_22_1
    );
  Result_22_1_XORF : X_XOR2
    port map (
      I0 => Result_22_1_CYINIT_16140,
      I1 => Mcount_black2_sec_lut(22),
      O => Result_22_1_XORF_16141
    );
  Result_22_1_CYMUXF : X_MUX2
    port map (
      IA => Result_22_1_LOGIC_ONE_16121,
      IB => Result_22_1_CYINIT_16140,
      SEL => Result_22_1_CYSELF_16127,
      O => Mcount_black2_sec_cy_22_Q
    );
  Result_22_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_22_1_LOGIC_ONE_16121,
      IB => Result_22_1_LOGIC_ONE_16121,
      SEL => Result_22_1_CYSELF_16127,
      O => Result_22_1_CYMUXF2_16122
    );
  Result_22_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_21_Q,
      O => Result_22_1_CYINIT_16140
    );
  Result_22_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(22),
      O => Result_22_1_CYSELF_16127
    );
  Result_22_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_1_XORG_16129,
      O => Result_23_1
    );
  Result_22_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_22_Q,
      I1 => Mcount_black2_sec_lut(23),
      O => Result_22_1_XORG_16129
    );
  Result_22_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_22_1_CYMUXFAST_16126,
      O => Mcount_black2_sec_cy_23_Q
    );
  Result_22_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_21_Q,
      O => Result_22_1_FASTCARRY_16124
    );
  Result_22_1_CYAND : X_AND2
    port map (
      I0 => Result_22_1_CYSELG_16112,
      I1 => Result_22_1_CYSELF_16127,
      O => Result_22_1_CYAND_16125
    );
  Result_22_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_22_1_CYMUXG2_16123,
      IB => Result_22_1_FASTCARRY_16124,
      SEL => Result_22_1_CYAND_16125,
      O => Result_22_1_CYMUXFAST_16126
    );
  Result_22_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_22_1_LOGIC_ONE_16121,
      IB => Result_22_1_CYMUXF2_16122,
      SEL => Result_22_1_CYSELG_16112,
      O => Result_22_1_CYMUXG2_16123
    );
  Result_22_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(23),
      O => Result_22_1_CYSELG_16112
    );
  Mcount_black2_sec_lut_23_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(23)
    );
  Result_24_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_24_1_LOGIC_ONE_16159
    );
  Result_24_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_1_XORF_16179,
      O => Result_24_1
    );
  Result_24_1_XORF : X_XOR2
    port map (
      I0 => Result_24_1_CYINIT_16178,
      I1 => Mcount_black2_sec_lut(24),
      O => Result_24_1_XORF_16179
    );
  Result_24_1_CYMUXF : X_MUX2
    port map (
      IA => Result_24_1_LOGIC_ONE_16159,
      IB => Result_24_1_CYINIT_16178,
      SEL => Result_24_1_CYSELF_16165,
      O => Mcount_black2_sec_cy_24_Q
    );
  Result_24_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_24_1_LOGIC_ONE_16159,
      IB => Result_24_1_LOGIC_ONE_16159,
      SEL => Result_24_1_CYSELF_16165,
      O => Result_24_1_CYMUXF2_16160
    );
  Result_24_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_23_Q,
      O => Result_24_1_CYINIT_16178
    );
  Result_24_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(24),
      O => Result_24_1_CYSELF_16165
    );
  Result_24_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_1_XORG_16167,
      O => Result_25_1
    );
  Result_24_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_24_Q,
      I1 => Mcount_black2_sec_lut(25),
      O => Result_24_1_XORG_16167
    );
  Result_24_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_24_1_CYMUXFAST_16164,
      O => Mcount_black2_sec_cy_25_Q
    );
  Result_24_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_23_Q,
      O => Result_24_1_FASTCARRY_16162
    );
  Result_24_1_CYAND : X_AND2
    port map (
      I0 => Result_24_1_CYSELG_16150,
      I1 => Result_24_1_CYSELF_16165,
      O => Result_24_1_CYAND_16163
    );
  Result_24_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_24_1_CYMUXG2_16161,
      IB => Result_24_1_FASTCARRY_16162,
      SEL => Result_24_1_CYAND_16163,
      O => Result_24_1_CYMUXFAST_16164
    );
  Result_24_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_24_1_LOGIC_ONE_16159,
      IB => Result_24_1_CYMUXF2_16160,
      SEL => Result_24_1_CYSELG_16150,
      O => Result_24_1_CYMUXG2_16161
    );
  Result_24_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(25),
      O => Result_24_1_CYSELG_16150
    );
  Mcount_black2_sec_lut_25_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(25)
    );
  Result_26_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_26_1_LOGIC_ONE_16197
    );
  Result_26_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_1_XORF_16217,
      O => Result_26_1
    );
  Result_26_1_XORF : X_XOR2
    port map (
      I0 => Result_26_1_CYINIT_16216,
      I1 => Mcount_black2_sec_lut(26),
      O => Result_26_1_XORF_16217
    );
  Result_26_1_CYMUXF : X_MUX2
    port map (
      IA => Result_26_1_LOGIC_ONE_16197,
      IB => Result_26_1_CYINIT_16216,
      SEL => Result_26_1_CYSELF_16203,
      O => Mcount_black2_sec_cy_26_Q
    );
  Result_26_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_26_1_LOGIC_ONE_16197,
      IB => Result_26_1_LOGIC_ONE_16197,
      SEL => Result_26_1_CYSELF_16203,
      O => Result_26_1_CYMUXF2_16198
    );
  Result_26_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_25_Q,
      O => Result_26_1_CYINIT_16216
    );
  Result_26_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(26),
      O => Result_26_1_CYSELF_16203
    );
  Result_26_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_1_XORG_16205,
      O => Result_27_1
    );
  Result_26_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_26_Q,
      I1 => Mcount_black2_sec_lut(27),
      O => Result_26_1_XORG_16205
    );
  Result_26_1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_26_1_CYMUXFAST_16202,
      O => Mcount_black2_sec_cy_27_Q
    );
  Result_26_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_25_Q,
      O => Result_26_1_FASTCARRY_16200
    );
  Result_26_1_CYAND : X_AND2
    port map (
      I0 => Result_26_1_CYSELG_16188,
      I1 => Result_26_1_CYSELF_16203,
      O => Result_26_1_CYAND_16201
    );
  Result_26_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_26_1_CYMUXG2_16199,
      IB => Result_26_1_FASTCARRY_16200,
      SEL => Result_26_1_CYAND_16201,
      O => Result_26_1_CYMUXFAST_16202
    );
  Result_26_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_26_1_LOGIC_ONE_16197,
      IB => Result_26_1_CYMUXF2_16198,
      SEL => Result_26_1_CYSELG_16188,
      O => Result_26_1_CYMUXG2_16199
    );
  Result_26_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(27),
      O => Result_26_1_CYSELG_16188
    );
  Mcount_black2_sec_lut_27_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(27)
    );
  Result_28_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_28_1_LOGIC_ONE_16235
    );
  Result_28_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_1_XORF_16255,
      O => Result_28_1
    );
  Result_28_1_XORF : X_XOR2
    port map (
      I0 => Result_28_1_CYINIT_16254,
      I1 => Mcount_black2_sec_lut(28),
      O => Result_28_1_XORF_16255
    );
  Result_28_1_CYMUXF : X_MUX2
    port map (
      IA => Result_28_1_LOGIC_ONE_16235,
      IB => Result_28_1_CYINIT_16254,
      SEL => Result_28_1_CYSELF_16241,
      O => Mcount_black2_sec_cy_28_Q
    );
  Result_28_1_CYMUXF2 : X_MUX2
    port map (
      IA => Result_28_1_LOGIC_ONE_16235,
      IB => Result_28_1_LOGIC_ONE_16235,
      SEL => Result_28_1_CYSELF_16241,
      O => Result_28_1_CYMUXF2_16236
    );
  Result_28_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_27_Q,
      O => Result_28_1_CYINIT_16254
    );
  Result_28_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(28),
      O => Result_28_1_CYSELF_16241
    );
  Result_28_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_1_XORG_16243,
      O => Result_29_1
    );
  Result_28_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_28_Q,
      I1 => Mcount_black2_sec_lut(29),
      O => Result_28_1_XORG_16243
    );
  Result_28_1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_cy_27_Q,
      O => Result_28_1_FASTCARRY_16238
    );
  Result_28_1_CYAND : X_AND2
    port map (
      I0 => Result_28_1_CYSELG_16226,
      I1 => Result_28_1_CYSELF_16241,
      O => Result_28_1_CYAND_16239
    );
  Result_28_1_CYMUXFAST : X_MUX2
    port map (
      IA => Result_28_1_CYMUXG2_16237,
      IB => Result_28_1_FASTCARRY_16238,
      SEL => Result_28_1_CYAND_16239,
      O => Result_28_1_CYMUXFAST_16240
    );
  Result_28_1_CYMUXG2 : X_MUX2
    port map (
      IA => Result_28_1_LOGIC_ONE_16235,
      IB => Result_28_1_CYMUXF2_16236,
      SEL => Result_28_1_CYSELG_16226,
      O => Result_28_1_CYMUXG2_16237
    );
  Result_28_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(29),
      O => Result_28_1_CYSELG_16226
    );
  Mcount_black2_sec_lut_29_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(29)
    );
  Result_30_1_LOGIC_ONE : X_ONE
    port map (
      O => Result_30_1_LOGIC_ONE_16285
    );
  Result_30_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_1_XORF_16286,
      O => Result_30_1
    );
  Result_30_1_XORF : X_XOR2
    port map (
      I0 => Result_30_1_CYINIT_16284,
      I1 => Mcount_black2_sec_lut(30),
      O => Result_30_1_XORF_16286
    );
  Result_30_1_CYMUXF : X_MUX2
    port map (
      IA => Result_30_1_LOGIC_ONE_16285,
      IB => Result_30_1_CYINIT_16284,
      SEL => Result_30_1_CYSELF_16275,
      O => Mcount_black2_sec_cy_30_Q
    );
  Result_30_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_28_1_CYMUXFAST_16240,
      O => Result_30_1_CYINIT_16284
    );
  Result_30_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_lut(30),
      O => Result_30_1_CYSELF_16275
    );
  Result_30_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Result_30_1_XORG_16272,
      O => Result_31_1
    );
  Result_30_1_XORG : X_XOR2
    port map (
      I0 => Mcount_black2_sec_cy_30_Q,
      I1 => Mcount_black2_sec_lut(31),
      O => Result_30_1_XORG_16272
    );
  Mcount_black2_sec_lut_31_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(31)
    );
  i2_share0000_0_LOGIC_ZERO : X_ZERO
    port map (
      O => i2_share0000_0_LOGIC_ZERO_16304
    );
  i2_share0000_0_LOGIC_ONE : X_ONE
    port map (
      O => i2_share0000_0_LOGIC_ONE_16321
    );
  i2_share0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_0_XORF_16322,
      O => i2_share0000(0)
    );
  i2_share0000_0_XORF : X_XOR2
    port map (
      I0 => i2_share0000_0_CYINIT_16320,
      I1 => Madd_i2_share0000_lut(0),
      O => i2_share0000_0_XORF_16322
    );
  i2_share0000_0_CYMUXF : X_MUX2
    port map (
      IA => i2_share0000_0_LOGIC_ONE_16321,
      IB => i2_share0000_0_CYINIT_16320,
      SEL => i2_share0000_0_CYSELF_16311,
      O => Madd_i2_share0000_cy(0)
    );
  i2_share0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_0_BXINV_16309,
      O => i2_share0000_0_CYINIT_16320
    );
  i2_share0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_lut(0),
      O => i2_share0000_0_CYSELF_16311
    );
  i2_share0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => i2_share0000_0_BXINV_16309
    );
  i2_share0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_0_XORG_16307,
      O => i2_share0000(1)
    );
  i2_share0000_0_XORG : X_XOR2
    port map (
      I0 => Madd_i2_share0000_cy(0),
      I1 => i2_share0000_0_G,
      O => i2_share0000_0_XORG_16307
    );
  i2_share0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_0_CYMUXG_16306,
      O => Madd_i2_share0000_cy(1)
    );
  i2_share0000_0_CYMUXG : X_MUX2
    port map (
      IA => i2_share0000_0_LOGIC_ZERO_16304,
      IB => Madd_i2_share0000_cy(0),
      SEL => i2_share0000_0_CYSELG_16295,
      O => i2_share0000_0_CYMUXG_16306
    );
  i2_share0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_0_G,
      O => i2_share0000_0_CYSELG_16295
    );
  i2_share0000_2_LOGIC_ZERO : X_ZERO
    port map (
      O => i2_share0000_2_LOGIC_ZERO_16340
    );
  i2_share0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_2_XORF_16360,
      O => i2_share0000(2)
    );
  i2_share0000_2_XORF : X_XOR2
    port map (
      I0 => i2_share0000_2_CYINIT_16359,
      I1 => i2_share0000_2_F,
      O => i2_share0000_2_XORF_16360
    );
  i2_share0000_2_CYMUXF : X_MUX2
    port map (
      IA => i2_share0000_2_LOGIC_ZERO_16340,
      IB => i2_share0000_2_CYINIT_16359,
      SEL => i2_share0000_2_CYSELF_16346,
      O => Madd_i2_share0000_cy(2)
    );
  i2_share0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => i2_share0000_2_LOGIC_ZERO_16340,
      IB => i2_share0000_2_LOGIC_ZERO_16340,
      SEL => i2_share0000_2_CYSELF_16346,
      O => i2_share0000_2_CYMUXF2_16341
    );
  i2_share0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(1),
      O => i2_share0000_2_CYINIT_16359
    );
  i2_share0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_2_F,
      O => i2_share0000_2_CYSELF_16346
    );
  i2_share0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_2_XORG_16348,
      O => i2_share0000(3)
    );
  i2_share0000_2_XORG : X_XOR2
    port map (
      I0 => Madd_i2_share0000_cy(2),
      I1 => i2_share0000_2_G,
      O => i2_share0000_2_XORG_16348
    );
  i2_share0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_2_CYMUXFAST_16345,
      O => Madd_i2_share0000_cy(3)
    );
  i2_share0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(1),
      O => i2_share0000_2_FASTCARRY_16343
    );
  i2_share0000_2_CYAND : X_AND2
    port map (
      I0 => i2_share0000_2_CYSELG_16331,
      I1 => i2_share0000_2_CYSELF_16346,
      O => i2_share0000_2_CYAND_16344
    );
  i2_share0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => i2_share0000_2_CYMUXG2_16342,
      IB => i2_share0000_2_FASTCARRY_16343,
      SEL => i2_share0000_2_CYAND_16344,
      O => i2_share0000_2_CYMUXFAST_16345
    );
  i2_share0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => i2_share0000_2_LOGIC_ZERO_16340,
      IB => i2_share0000_2_CYMUXF2_16341,
      SEL => i2_share0000_2_CYSELG_16331,
      O => i2_share0000_2_CYMUXG2_16342
    );
  i2_share0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_2_G,
      O => i2_share0000_2_CYSELG_16331
    );
  i2_share0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => i2_share0000_4_LOGIC_ZERO_16378
    );
  i2_share0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_4_XORF_16398,
      O => i2_share0000(4)
    );
  i2_share0000_4_XORF : X_XOR2
    port map (
      I0 => i2_share0000_4_CYINIT_16397,
      I1 => i2_share0000_4_F,
      O => i2_share0000_4_XORF_16398
    );
  i2_share0000_4_CYMUXF : X_MUX2
    port map (
      IA => i2_share0000_4_LOGIC_ZERO_16378,
      IB => i2_share0000_4_CYINIT_16397,
      SEL => i2_share0000_4_CYSELF_16384,
      O => Madd_i2_share0000_cy(4)
    );
  i2_share0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => i2_share0000_4_LOGIC_ZERO_16378,
      IB => i2_share0000_4_LOGIC_ZERO_16378,
      SEL => i2_share0000_4_CYSELF_16384,
      O => i2_share0000_4_CYMUXF2_16379
    );
  i2_share0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(3),
      O => i2_share0000_4_CYINIT_16397
    );
  i2_share0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_4_F,
      O => i2_share0000_4_CYSELF_16384
    );
  i2_share0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_4_XORG_16386,
      O => i2_share0000(5)
    );
  i2_share0000_4_XORG : X_XOR2
    port map (
      I0 => Madd_i2_share0000_cy(4),
      I1 => i2_share0000_4_G,
      O => i2_share0000_4_XORG_16386
    );
  i2_share0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_4_CYMUXFAST_16383,
      O => Madd_i2_share0000_cy(5)
    );
  i2_share0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(3),
      O => i2_share0000_4_FASTCARRY_16381
    );
  i2_share0000_4_CYAND : X_AND2
    port map (
      I0 => i2_share0000_4_CYSELG_16369,
      I1 => i2_share0000_4_CYSELF_16384,
      O => i2_share0000_4_CYAND_16382
    );
  i2_share0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => i2_share0000_4_CYMUXG2_16380,
      IB => i2_share0000_4_FASTCARRY_16381,
      SEL => i2_share0000_4_CYAND_16382,
      O => i2_share0000_4_CYMUXFAST_16383
    );
  i2_share0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => i2_share0000_4_LOGIC_ZERO_16378,
      IB => i2_share0000_4_CYMUXF2_16379,
      SEL => i2_share0000_4_CYSELG_16369,
      O => i2_share0000_4_CYMUXG2_16380
    );
  i2_share0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_4_G,
      O => i2_share0000_4_CYSELG_16369
    );
  i2_share0000_6_LOGIC_ZERO : X_ZERO
    port map (
      O => i2_share0000_6_LOGIC_ZERO_16416
    );
  i2_share0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_6_XORF_16436,
      O => i2_share0000(6)
    );
  i2_share0000_6_XORF : X_XOR2
    port map (
      I0 => i2_share0000_6_CYINIT_16435,
      I1 => i2_share0000_6_F,
      O => i2_share0000_6_XORF_16436
    );
  i2_share0000_6_CYMUXF : X_MUX2
    port map (
      IA => i2_share0000_6_LOGIC_ZERO_16416,
      IB => i2_share0000_6_CYINIT_16435,
      SEL => i2_share0000_6_CYSELF_16422,
      O => Madd_i2_share0000_cy(6)
    );
  i2_share0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => i2_share0000_6_LOGIC_ZERO_16416,
      IB => i2_share0000_6_LOGIC_ZERO_16416,
      SEL => i2_share0000_6_CYSELF_16422,
      O => i2_share0000_6_CYMUXF2_16417
    );
  i2_share0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(5),
      O => i2_share0000_6_CYINIT_16435
    );
  i2_share0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_6_F,
      O => i2_share0000_6_CYSELF_16422
    );
  i2_share0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_6_XORG_16424,
      O => i2_share0000(7)
    );
  i2_share0000_6_XORG : X_XOR2
    port map (
      I0 => Madd_i2_share0000_cy(6),
      I1 => i2_share0000_6_G,
      O => i2_share0000_6_XORG_16424
    );
  i2_share0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_6_CYMUXFAST_16421,
      O => Madd_i2_share0000_cy(7)
    );
  i2_share0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(5),
      O => i2_share0000_6_FASTCARRY_16419
    );
  i2_share0000_6_CYAND : X_AND2
    port map (
      I0 => i2_share0000_6_CYSELG_16407,
      I1 => i2_share0000_6_CYSELF_16422,
      O => i2_share0000_6_CYAND_16420
    );
  i2_share0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => i2_share0000_6_CYMUXG2_16418,
      IB => i2_share0000_6_FASTCARRY_16419,
      SEL => i2_share0000_6_CYAND_16420,
      O => i2_share0000_6_CYMUXFAST_16421
    );
  i2_share0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => i2_share0000_6_LOGIC_ZERO_16416,
      IB => i2_share0000_6_CYMUXF2_16417,
      SEL => i2_share0000_6_CYSELG_16407,
      O => i2_share0000_6_CYMUXG2_16418
    );
  i2_share0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_6_G,
      O => i2_share0000_6_CYSELG_16407
    );
  i2_share0000_8_LOGIC_ZERO : X_ZERO
    port map (
      O => i2_share0000_8_LOGIC_ZERO_16454
    );
  i2_share0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_8_XORF_16474,
      O => i2_share0000(8)
    );
  i2_share0000_8_XORF : X_XOR2
    port map (
      I0 => i2_share0000_8_CYINIT_16473,
      I1 => i2_share0000_8_F,
      O => i2_share0000_8_XORF_16474
    );
  i2_share0000_8_CYMUXF : X_MUX2
    port map (
      IA => i2_share0000_8_LOGIC_ZERO_16454,
      IB => i2_share0000_8_CYINIT_16473,
      SEL => i2_share0000_8_CYSELF_16460,
      O => Madd_i2_share0000_cy(8)
    );
  i2_share0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => i2_share0000_8_LOGIC_ZERO_16454,
      IB => i2_share0000_8_LOGIC_ZERO_16454,
      SEL => i2_share0000_8_CYSELF_16460,
      O => i2_share0000_8_CYMUXF2_16455
    );
  i2_share0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(7),
      O => i2_share0000_8_CYINIT_16473
    );
  i2_share0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_8_F,
      O => i2_share0000_8_CYSELF_16460
    );
  i2_share0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_8_XORG_16462,
      O => i2_share0000(9)
    );
  i2_share0000_8_XORG : X_XOR2
    port map (
      I0 => Madd_i2_share0000_cy(8),
      I1 => i2_share0000_8_G,
      O => i2_share0000_8_XORG_16462
    );
  i2_share0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_i2_share0000_cy(7),
      O => i2_share0000_8_FASTCARRY_16457
    );
  i2_share0000_8_CYAND : X_AND2
    port map (
      I0 => i2_share0000_8_CYSELG_16445,
      I1 => i2_share0000_8_CYSELF_16460,
      O => i2_share0000_8_CYAND_16458
    );
  i2_share0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => i2_share0000_8_CYMUXG2_16456,
      IB => i2_share0000_8_FASTCARRY_16457,
      SEL => i2_share0000_8_CYAND_16458,
      O => i2_share0000_8_CYMUXFAST_16459
    );
  i2_share0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => i2_share0000_8_LOGIC_ZERO_16454,
      IB => i2_share0000_8_CYMUXF2_16455,
      SEL => i2_share0000_8_CYSELG_16445,
      O => i2_share0000_8_CYMUXG2_16456
    );
  i2_share0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_8_G,
      O => i2_share0000_8_CYSELG_16445
    );
  i2_share0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_10_XORF_16489,
      O => i2_share0000(10)
    );
  i2_share0000_10_XORF : X_XOR2
    port map (
      I0 => i2_share0000_10_CYINIT_16488,
      I1 => i2_10_rt_16486,
      O => i2_share0000_10_XORF_16489
    );
  i2_share0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_share0000_8_CYMUXFAST_16459,
      O => i2_share0000_10_CYINIT_16488
    );
  i2_10_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_10_rt_16486
    );
  white1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16508
    );
  white1_min_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16508,
      IB => white1_min_cmp_eq0000_wg_cy_1_CYINIT_16519,
      SEL => white1_min_cmp_eq0000_wg_cy_1_CYSELF_16513,
      O => white1_min_cmp_eq0000_wg_cy(0)
    );
  white1_min_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_cy_1_BXINV_16511,
      O => white1_min_cmp_eq0000_wg_cy_1_CYINIT_16519
    );
  white1_min_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(0),
      O => white1_min_cmp_eq0000_wg_cy_1_CYSELF_16513
    );
  white1_min_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => white1_min_cmp_eq0000_wg_cy_1_BXINV_16511
    );
  white1_min_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16508,
      IB => white1_min_cmp_eq0000_wg_cy(0),
      SEL => white1_min_cmp_eq0000_wg_cy_1_CYSELG_16502,
      O => white1_min_cmp_eq0000_wg_cy_1_CYMUXG_16510
    );
  white1_min_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(1),
      O => white1_min_cmp_eq0000_wg_cy_1_CYSELG_16502
    );
  white1_min_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_min(11),
      ADR1 => white1_min(12),
      ADR2 => white1_min(6),
      ADR3 => white1_min(13),
      O => white1_min_cmp_eq0000_wg_lut(1)
    );
  white1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16537
    );
  white1_min_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16537,
      IB => white1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16537,
      SEL => white1_min_cmp_eq0000_wg_cy_3_CYSELF_16543,
      O => white1_min_cmp_eq0000_wg_cy_3_CYMUXF2_16538
    );
  white1_min_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(2),
      O => white1_min_cmp_eq0000_wg_cy_3_CYSELF_16543
    );
  white1_min_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_cy_1_CYMUXG_16510,
      O => white1_min_cmp_eq0000_wg_cy_3_FASTCARRY_16540
    );
  white1_min_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => white1_min_cmp_eq0000_wg_cy_3_CYSELG_16531,
      I1 => white1_min_cmp_eq0000_wg_cy_3_CYSELF_16543,
      O => white1_min_cmp_eq0000_wg_cy_3_CYAND_16541
    );
  white1_min_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_3_CYMUXG2_16539,
      IB => white1_min_cmp_eq0000_wg_cy_3_FASTCARRY_16540,
      SEL => white1_min_cmp_eq0000_wg_cy_3_CYAND_16541,
      O => white1_min_cmp_eq0000_wg_cy_3_CYMUXFAST_16542
    );
  white1_min_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16537,
      IB => white1_min_cmp_eq0000_wg_cy_3_CYMUXF2_16538,
      SEL => white1_min_cmp_eq0000_wg_cy_3_CYSELG_16531,
      O => white1_min_cmp_eq0000_wg_cy_3_CYMUXG2_16539
    );
  white1_min_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(3),
      O => white1_min_cmp_eq0000_wg_cy_3_CYSELG_16531
    );
  white1_min_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white1_min(17),
      ADR1 => white1_min(4),
      ADR2 => white1_min(18),
      ADR3 => white1_min(19),
      O => white1_min_cmp_eq0000_wg_lut(3)
    );
  white1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16567
    );
  white1_min_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16567,
      IB => white1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16567,
      SEL => white1_min_cmp_eq0000_wg_cy_5_CYSELF_16573,
      O => white1_min_cmp_eq0000_wg_cy_5_CYMUXF2_16568
    );
  white1_min_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(4),
      O => white1_min_cmp_eq0000_wg_cy_5_CYSELF_16573
    );
  white1_min_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_cy_3_CYMUXFAST_16542,
      O => white1_min_cmp_eq0000_wg_cy_5_FASTCARRY_16570
    );
  white1_min_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => white1_min_cmp_eq0000_wg_cy_5_CYSELG_16561,
      I1 => white1_min_cmp_eq0000_wg_cy_5_CYSELF_16573,
      O => white1_min_cmp_eq0000_wg_cy_5_CYAND_16571
    );
  white1_min_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_5_CYMUXG2_16569,
      IB => white1_min_cmp_eq0000_wg_cy_5_FASTCARRY_16570,
      SEL => white1_min_cmp_eq0000_wg_cy_5_CYAND_16571,
      O => white1_min_cmp_eq0000_wg_cy_5_CYMUXFAST_16572
    );
  white1_min_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16567,
      IB => white1_min_cmp_eq0000_wg_cy_5_CYMUXF2_16568,
      SEL => white1_min_cmp_eq0000_wg_cy_5_CYSELG_16561,
      O => white1_min_cmp_eq0000_wg_cy_5_CYMUXG2_16569
    );
  white1_min_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(5),
      O => white1_min_cmp_eq0000_wg_cy_5_CYSELG_16561
    );
  white1_min_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_min(23),
      ADR1 => white1_min(24),
      ADR2 => white1_min(2),
      ADR3 => white1_min(25),
      O => white1_min_cmp_eq0000_wg_lut(5)
    );
  white1_min_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => white1_min_cmp_eq0000_LOGIC_ZERO_16597
    );
  white1_min_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_LOGIC_ZERO_16597,
      IB => white1_min_cmp_eq0000_LOGIC_ZERO_16597,
      SEL => white1_min_cmp_eq0000_CYSELF_16603,
      O => white1_min_cmp_eq0000_CYMUXF2_16598
    );
  white1_min_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(6),
      O => white1_min_cmp_eq0000_CYSELF_16603
    );
  white1_min_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_CYMUXFAST_16602,
      O => white1_min_cmp_eq0000
    );
  white1_min_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_cy_5_CYMUXFAST_16572,
      O => white1_min_cmp_eq0000_FASTCARRY_16600
    );
  white1_min_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => white1_min_cmp_eq0000_CYSELG_16591,
      I1 => white1_min_cmp_eq0000_CYSELF_16603,
      O => white1_min_cmp_eq0000_CYAND_16601
    );
  white1_min_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_CYMUXG2_16599,
      IB => white1_min_cmp_eq0000_FASTCARRY_16600,
      SEL => white1_min_cmp_eq0000_CYAND_16601,
      O => white1_min_cmp_eq0000_CYMUXFAST_16602
    );
  white1_min_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => white1_min_cmp_eq0000_LOGIC_ZERO_16597,
      IB => white1_min_cmp_eq0000_CYMUXF2_16598,
      SEL => white1_min_cmp_eq0000_CYSELG_16591,
      O => white1_min_cmp_eq0000_CYMUXG2_16599
    );
  white1_min_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_cmp_eq0000_wg_lut(7),
      O => white1_min_cmp_eq0000_CYSELG_16591
    );
  white1_min_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_min(29),
      ADR1 => white1_min(30),
      ADR2 => white1_min(0),
      ADR3 => white1_min(31),
      O => white1_min_cmp_eq0000_wg_lut(7)
    );
  black2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16627
    );
  black2_sec_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16627,
      IB => black2_sec_cmp_eq0000_wg_cy_1_CYINIT_16638,
      SEL => black2_sec_cmp_eq0000_wg_cy_1_CYSELF_16632,
      O => black2_sec_cmp_eq0000_wg_cy(0)
    );
  black2_sec_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_cy_1_BXINV_16630,
      O => black2_sec_cmp_eq0000_wg_cy_1_CYINIT_16638
    );
  black2_sec_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(0),
      O => black2_sec_cmp_eq0000_wg_cy_1_CYSELF_16632
    );
  black2_sec_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => black2_sec_cmp_eq0000_wg_cy_1_BXINV_16630
    );
  black2_sec_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16627,
      IB => black2_sec_cmp_eq0000_wg_cy(0),
      SEL => black2_sec_cmp_eq0000_wg_cy_1_CYSELG_16621,
      O => black2_sec_cmp_eq0000_wg_cy_1_CYMUXG_16629
    );
  black2_sec_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(1),
      O => black2_sec_cmp_eq0000_wg_cy_1_CYSELG_16621
    );
  black2_sec_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_sec(11),
      ADR1 => black2_sec(12),
      ADR2 => black2_sec(6),
      ADR3 => black2_sec(13),
      O => black2_sec_cmp_eq0000_wg_lut(1)
    );
  black2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16656
    );
  black2_sec_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16656,
      IB => black2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16656,
      SEL => black2_sec_cmp_eq0000_wg_cy_3_CYSELF_16662,
      O => black2_sec_cmp_eq0000_wg_cy_3_CYMUXF2_16657
    );
  black2_sec_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(2),
      O => black2_sec_cmp_eq0000_wg_cy_3_CYSELF_16662
    );
  black2_sec_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_cy_1_CYMUXG_16629,
      O => black2_sec_cmp_eq0000_wg_cy_3_FASTCARRY_16659
    );
  black2_sec_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => black2_sec_cmp_eq0000_wg_cy_3_CYSELG_16650,
      I1 => black2_sec_cmp_eq0000_wg_cy_3_CYSELF_16662,
      O => black2_sec_cmp_eq0000_wg_cy_3_CYAND_16660
    );
  black2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_3_CYMUXG2_16658,
      IB => black2_sec_cmp_eq0000_wg_cy_3_FASTCARRY_16659,
      SEL => black2_sec_cmp_eq0000_wg_cy_3_CYAND_16660,
      O => black2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_16661
    );
  black2_sec_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16656,
      IB => black2_sec_cmp_eq0000_wg_cy_3_CYMUXF2_16657,
      SEL => black2_sec_cmp_eq0000_wg_cy_3_CYSELG_16650,
      O => black2_sec_cmp_eq0000_wg_cy_3_CYMUXG2_16658
    );
  black2_sec_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(3),
      O => black2_sec_cmp_eq0000_wg_cy_3_CYSELG_16650
    );
  black2_sec_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black2_sec(17),
      ADR1 => black2_sec(4),
      ADR2 => black2_sec(18),
      ADR3 => black2_sec(19),
      O => black2_sec_cmp_eq0000_wg_lut(3)
    );
  black2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16686
    );
  black2_sec_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16686,
      IB => black2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16686,
      SEL => black2_sec_cmp_eq0000_wg_cy_5_CYSELF_16692,
      O => black2_sec_cmp_eq0000_wg_cy_5_CYMUXF2_16687
    );
  black2_sec_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(4),
      O => black2_sec_cmp_eq0000_wg_cy_5_CYSELF_16692
    );
  black2_sec_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_cy_3_CYMUXFAST_16661,
      O => black2_sec_cmp_eq0000_wg_cy_5_FASTCARRY_16689
    );
  black2_sec_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => black2_sec_cmp_eq0000_wg_cy_5_CYSELG_16680,
      I1 => black2_sec_cmp_eq0000_wg_cy_5_CYSELF_16692,
      O => black2_sec_cmp_eq0000_wg_cy_5_CYAND_16690
    );
  black2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_5_CYMUXG2_16688,
      IB => black2_sec_cmp_eq0000_wg_cy_5_FASTCARRY_16689,
      SEL => black2_sec_cmp_eq0000_wg_cy_5_CYAND_16690,
      O => black2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_16691
    );
  black2_sec_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16686,
      IB => black2_sec_cmp_eq0000_wg_cy_5_CYMUXF2_16687,
      SEL => black2_sec_cmp_eq0000_wg_cy_5_CYSELG_16680,
      O => black2_sec_cmp_eq0000_wg_cy_5_CYMUXG2_16688
    );
  black2_sec_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(5),
      O => black2_sec_cmp_eq0000_wg_cy_5_CYSELG_16680
    );
  black2_sec_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_sec(23),
      ADR1 => black2_sec(24),
      ADR2 => black2_sec(2),
      ADR3 => black2_sec(25),
      O => black2_sec_cmp_eq0000_wg_lut(5)
    );
  black2_sec_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_sec_cmp_eq0000_LOGIC_ZERO_16716
    );
  black2_sec_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_LOGIC_ZERO_16716,
      IB => black2_sec_cmp_eq0000_LOGIC_ZERO_16716,
      SEL => black2_sec_cmp_eq0000_CYSELF_16722,
      O => black2_sec_cmp_eq0000_CYMUXF2_16717
    );
  black2_sec_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(6),
      O => black2_sec_cmp_eq0000_CYSELF_16722
    );
  black2_sec_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_CYMUXFAST_16721,
      O => black2_sec_cmp_eq0000
    );
  black2_sec_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_cy_5_CYMUXFAST_16691,
      O => black2_sec_cmp_eq0000_FASTCARRY_16719
    );
  black2_sec_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => black2_sec_cmp_eq0000_CYSELG_16710,
      I1 => black2_sec_cmp_eq0000_CYSELF_16722,
      O => black2_sec_cmp_eq0000_CYAND_16720
    );
  black2_sec_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_CYMUXG2_16718,
      IB => black2_sec_cmp_eq0000_FASTCARRY_16719,
      SEL => black2_sec_cmp_eq0000_CYAND_16720,
      O => black2_sec_cmp_eq0000_CYMUXFAST_16721
    );
  black2_sec_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => black2_sec_cmp_eq0000_LOGIC_ZERO_16716,
      IB => black2_sec_cmp_eq0000_CYMUXF2_16717,
      SEL => black2_sec_cmp_eq0000_CYSELG_16710,
      O => black2_sec_cmp_eq0000_CYMUXG2_16718
    );
  black2_sec_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_cmp_eq0000_wg_lut(7),
      O => black2_sec_cmp_eq0000_CYSELG_16710
    );
  black2_sec_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_sec(29),
      ADR1 => black2_sec(30),
      ADR2 => black2_sec(0),
      ADR3 => black2_sec(31),
      O => black2_sec_cmp_eq0000_wg_lut(7)
    );
  black2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16746
    );
  black2_min_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16746,
      IB => black2_min_cmp_eq0000_wg_cy_1_CYINIT_16757,
      SEL => black2_min_cmp_eq0000_wg_cy_1_CYSELF_16751,
      O => black2_min_cmp_eq0000_wg_cy(0)
    );
  black2_min_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_cy_1_BXINV_16749,
      O => black2_min_cmp_eq0000_wg_cy_1_CYINIT_16757
    );
  black2_min_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(0),
      O => black2_min_cmp_eq0000_wg_cy_1_CYSELF_16751
    );
  black2_min_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => black2_min_cmp_eq0000_wg_cy_1_BXINV_16749
    );
  black2_min_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_1_LOGIC_ZERO_16746,
      IB => black2_min_cmp_eq0000_wg_cy(0),
      SEL => black2_min_cmp_eq0000_wg_cy_1_CYSELG_16740,
      O => black2_min_cmp_eq0000_wg_cy_1_CYMUXG_16748
    );
  black2_min_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(1),
      O => black2_min_cmp_eq0000_wg_cy_1_CYSELG_16740
    );
  black2_min_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_min(11),
      ADR1 => black2_min(12),
      ADR2 => black2_min(6),
      ADR3 => black2_min(13),
      O => black2_min_cmp_eq0000_wg_lut(1)
    );
  black2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16775
    );
  black2_min_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16775,
      IB => black2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16775,
      SEL => black2_min_cmp_eq0000_wg_cy_3_CYSELF_16781,
      O => black2_min_cmp_eq0000_wg_cy_3_CYMUXF2_16776
    );
  black2_min_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(2),
      O => black2_min_cmp_eq0000_wg_cy_3_CYSELF_16781
    );
  black2_min_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_cy_1_CYMUXG_16748,
      O => black2_min_cmp_eq0000_wg_cy_3_FASTCARRY_16778
    );
  black2_min_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => black2_min_cmp_eq0000_wg_cy_3_CYSELG_16769,
      I1 => black2_min_cmp_eq0000_wg_cy_3_CYSELF_16781,
      O => black2_min_cmp_eq0000_wg_cy_3_CYAND_16779
    );
  black2_min_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_3_CYMUXG2_16777,
      IB => black2_min_cmp_eq0000_wg_cy_3_FASTCARRY_16778,
      SEL => black2_min_cmp_eq0000_wg_cy_3_CYAND_16779,
      O => black2_min_cmp_eq0000_wg_cy_3_CYMUXFAST_16780
    );
  black2_min_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_3_LOGIC_ZERO_16775,
      IB => black2_min_cmp_eq0000_wg_cy_3_CYMUXF2_16776,
      SEL => black2_min_cmp_eq0000_wg_cy_3_CYSELG_16769,
      O => black2_min_cmp_eq0000_wg_cy_3_CYMUXG2_16777
    );
  black2_min_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(3),
      O => black2_min_cmp_eq0000_wg_cy_3_CYSELG_16769
    );
  black2_min_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black2_min(17),
      ADR1 => black2_min(4),
      ADR2 => black2_min(18),
      ADR3 => black2_min(19),
      O => black2_min_cmp_eq0000_wg_lut(3)
    );
  black2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16805
    );
  black2_min_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16805,
      IB => black2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16805,
      SEL => black2_min_cmp_eq0000_wg_cy_5_CYSELF_16811,
      O => black2_min_cmp_eq0000_wg_cy_5_CYMUXF2_16806
    );
  black2_min_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(4),
      O => black2_min_cmp_eq0000_wg_cy_5_CYSELF_16811
    );
  black2_min_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_cy_3_CYMUXFAST_16780,
      O => black2_min_cmp_eq0000_wg_cy_5_FASTCARRY_16808
    );
  black2_min_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    port map (
      I0 => black2_min_cmp_eq0000_wg_cy_5_CYSELG_16799,
      I1 => black2_min_cmp_eq0000_wg_cy_5_CYSELF_16811,
      O => black2_min_cmp_eq0000_wg_cy_5_CYAND_16809
    );
  black2_min_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_5_CYMUXG2_16807,
      IB => black2_min_cmp_eq0000_wg_cy_5_FASTCARRY_16808,
      SEL => black2_min_cmp_eq0000_wg_cy_5_CYAND_16809,
      O => black2_min_cmp_eq0000_wg_cy_5_CYMUXFAST_16810
    );
  black2_min_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_wg_cy_5_LOGIC_ZERO_16805,
      IB => black2_min_cmp_eq0000_wg_cy_5_CYMUXF2_16806,
      SEL => black2_min_cmp_eq0000_wg_cy_5_CYSELG_16799,
      O => black2_min_cmp_eq0000_wg_cy_5_CYMUXG2_16807
    );
  black2_min_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(5),
      O => black2_min_cmp_eq0000_wg_cy_5_CYSELG_16799
    );
  black2_min_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_min(23),
      ADR1 => black2_min(24),
      ADR2 => black2_min(2),
      ADR3 => black2_min(25),
      O => black2_min_cmp_eq0000_wg_lut(5)
    );
  black2_min_cmp_eq0000_LOGIC_ZERO : X_ZERO
    port map (
      O => black2_min_cmp_eq0000_LOGIC_ZERO_16835
    );
  black2_min_cmp_eq0000_CYMUXF2 : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_LOGIC_ZERO_16835,
      IB => black2_min_cmp_eq0000_LOGIC_ZERO_16835,
      SEL => black2_min_cmp_eq0000_CYSELF_16841,
      O => black2_min_cmp_eq0000_CYMUXF2_16836
    );
  black2_min_cmp_eq0000_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(6),
      O => black2_min_cmp_eq0000_CYSELF_16841
    );
  black2_min_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_CYMUXFAST_16840,
      O => black2_min_cmp_eq0000
    );
  black2_min_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_cy_5_CYMUXFAST_16810,
      O => black2_min_cmp_eq0000_FASTCARRY_16838
    );
  black2_min_cmp_eq0000_CYAND : X_AND2
    port map (
      I0 => black2_min_cmp_eq0000_CYSELG_16829,
      I1 => black2_min_cmp_eq0000_CYSELF_16841,
      O => black2_min_cmp_eq0000_CYAND_16839
    );
  black2_min_cmp_eq0000_CYMUXFAST : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_CYMUXG2_16837,
      IB => black2_min_cmp_eq0000_FASTCARRY_16838,
      SEL => black2_min_cmp_eq0000_CYAND_16839,
      O => black2_min_cmp_eq0000_CYMUXFAST_16840
    );
  black2_min_cmp_eq0000_CYMUXG2 : X_MUX2
    port map (
      IA => black2_min_cmp_eq0000_LOGIC_ZERO_16835,
      IB => black2_min_cmp_eq0000_CYMUXF2_16836,
      SEL => black2_min_cmp_eq0000_CYSELG_16829,
      O => black2_min_cmp_eq0000_CYMUXG2_16837
    );
  black2_min_cmp_eq0000_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_cmp_eq0000_wg_lut(7),
      O => black2_min_cmp_eq0000_CYSELG_16829
    );
  black2_min_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_min(29),
      ADR1 => black2_min(30),
      ADR2 => black2_min(0),
      ADR3 => black2_min(31),
      O => black2_min_cmp_eq0000_wg_lut(7)
    );
  SF_D_0_OBUF : X_OBUF
    port map (
      I => SF_D_0_O,
      O => SF_D(0)
    );
  SF_D_1_OBUF : X_OBUF
    port map (
      I => SF_D_1_O,
      O => SF_D(1)
    );
  SF_D_2_OBUF : X_OBUF
    port map (
      I => SF_D_2_O,
      O => SF_D(2)
    );
  SF_D_3_OBUF : X_OBUF
    port map (
      I => SF_D_3_O,
      O => SF_D(3)
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => clk_INBUF
    );
  LCD_E_OBUF : X_OBUF
    port map (
      I => LCD_E_O,
      O => LCD_E
    );
  Start_PULLDOWN : X_PD
    port map (
      O => NlwRenamedSig_IO_Start
    );
  Start_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_Start,
      O => Start_INBUF
    );
  Start_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Start_INBUF,
      O => Start_IBUF_6990
    );
  reset_PULLDOWN : X_PD
    port map (
      O => NlwRenamedSig_IO_reset
    );
  reset_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_reset,
      O => reset_INBUF
    );
  reset_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_INBUF,
      O => reset_IBUF_6019
    );
  LED_0_OBUF : X_OBUF
    port map (
      I => LED_0_O,
      O => LED(0)
    );
  LED_1_OBUF : X_OBUF
    port map (
      I => LED_1_O,
      O => LED(1)
    );
  LED_2_OBUF : X_OBUF
    port map (
      I => LED_2_O,
      O => LED(2)
    );
  LED_3_OBUF : X_OBUF
    port map (
      I => LED_3_O,
      O => LED(3)
    );
  LED_4_OBUF : X_OBUF
    port map (
      I => LED_4_O,
      O => LED(4)
    );
  LED_5_OBUF : X_OBUF
    port map (
      I => LED_5_O,
      O => LED(5)
    );
  LED_6_OBUF : X_OBUF
    port map (
      I => LED_6_O,
      O => LED(6)
    );
  LED_7_OBUF : X_OBUF
    port map (
      I => LED_7_O,
      O => LED(7)
    );
  LCD_RS_OBUF : X_OBUF
    port map (
      I => LCD_RS_O,
      O => LCD_RS
    );
  LCD_RW_OBUF : X_OBUF
    port map (
      I => LCD_RW_O,
      O => LCD_RW
    );
  SF_CE0_OBUF : X_OBUF
    port map (
      I => SF_CE0_O,
      O => SF_CE0
    );
  PushBlack_PULLDOWN : X_PD
    port map (
      O => NlwRenamedSig_IO_PushBlack
    );
  PushBlack_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_PushBlack,
      O => PushBlack_INBUF
    );
  PushBlack_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => PushBlack_INBUF,
      O => PushBlack_IBUF_7000
    );
  PushWhite_PULLDOWN : X_PD
    port map (
      O => NlwRenamedSig_IO_PushWhite
    );
  PushWhite_IBUF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_PushWhite,
      O => PushWhite_INBUF
    );
  PushWhite_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => PushWhite_INBUF,
      O => PushWhite_IBUF_7001
    );
  clk_BUFGP_BUFG : X_BUFGMUX
    port map (
      I0 => clk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => clk_BUFGP_BUFG_S_INVNOT,
      O => clk_BUFGP
    );
  clk_BUFGP_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_BUFGP_BUFG_S_INVNOT
    );
  clk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_INBUF,
      O => clk_BUFGP_BUFG_I0_INV
    );
  N79_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N79_F5MUX_17034,
      O => N79
    );
  N79_F5MUX : X_MUX2
    port map (
      IA => N83,
      IB => N84,
      SEL => N79_BXINV_17027,
      O => N79_F5MUX_17034
    );
  N79_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd8_7002,
      O => N79_BXINV_17027
    );
  init_state_cmp_eq0002_SW2_F : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => init_state_FSM_FFd11_7003,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N83
    );
  LCD_E1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_E1_F5MUX_17065,
      O => LCD_E1_DXMUX_17067
    );
  LCD_E1_F5MUX : X_MUX2
    port map (
      IA => i_or0000_pack_2,
      IB => LCD_E1_mux00001_17063,
      SEL => LCD_E1_BXINV_17058,
      O => LCD_E1_F5MUX_17065
    );
  LCD_E1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_E1_7005,
      O => LCD_E1_BXINV_17058
    );
  LCD_E1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_or0000_pack_2,
      O => i_or0000
    );
  LCD_E1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => LCD_E1_CLKINV_17050
    );
  LCD_E1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => LCD_E1_CEINVNOT
    );
  i_or00001 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => init_state_FSM_FFd7_7009,
      ADR1 => init_state_FSM_FFd9_7010,
      ADR2 => init_state_FSM_FFd3_7011,
      ADR3 => init_state_FSM_FFd5_7012,
      O => i_or0000_pack_2
    );
  tx_byte_3_38_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_3_38_17093,
      O => tx_byte_3_38_0
    );
  tx_byte_3_38_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_3_32_O_pack_1,
      O => tx_byte_3_32_O
    );
  tx_byte_3_32 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd6_6716,
      ADR1 => black2_min(3),
      ADR2 => cur_state_FSM_FFd7_6719,
      ADR3 => black1_min(3),
      O => tx_byte_3_32_O_pack_1
    );
  LED_3_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_3_OBUF_17117,
      O => LED_3_OBUF_0
    );
  LED_3_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_3_25_O_pack_1,
      O => tx_byte_3_25_O
    );
  tx_byte_3_25 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd13_6710,
      ADR1 => white2_min(3),
      ADR2 => cur_state_FSM_FFd19_6718,
      ADR3 => N87_0,
      O => tx_byte_3_25_O_pack_1
    );
  tx_byte_4_43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_4_43_17141,
      O => tx_byte_4_43_0
    );
  tx_byte_4_43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_4_42_O_pack_1,
      O => tx_byte_4_42_O
    );
  tx_byte_4_42 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd4_6721,
      ADR1 => black1_sec(4),
      ADR2 => cur_state_FSM_FFd6_6716,
      ADR3 => black2_min(4),
      O => tx_byte_4_42_O_pack_1
    );
  LED_4_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_4_OBUF_17165,
      O => LED_4_OBUF_0
    );
  LED_4_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_4_9_O_pack_1,
      O => tx_byte_4_9_O
    );
  tx_byte_4_9 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd7_6719,
      ADR1 => black1_min(4),
      ADR2 => cur_state_FSM_FFd10_6712,
      ADR3 => white2_sec(4),
      O => tx_byte_4_9_O_pack_1
    );
  tx_byte_5_43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_5_43_17189,
      O => tx_byte_5_43_0
    );
  tx_byte_5_43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_5_42_O_pack_1,
      O => tx_byte_5_42_O
    );
  tx_byte_5_42 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd4_6721,
      ADR1 => black1_sec(5),
      ADR2 => cur_state_FSM_FFd6_6716,
      ADR3 => black2_min(5),
      O => tx_byte_5_42_O_pack_1
    );
  tx_byte_6_39_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_6_39_17213,
      O => tx_byte_6_39_0
    );
  tx_byte_6_39_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_6_38_O_pack_1,
      O => tx_byte_6_38_O
    );
  tx_byte_6_38 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd7_6719,
      ADR1 => black1_min(6),
      ADR2 => cur_state_FSM_FFd10_6712,
      ADR3 => white2_sec(6),
      O => tx_byte_6_38_O_pack_1
    );
  tx_byte_7_43_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_7_43_17237,
      O => tx_byte_7_43_0
    );
  tx_byte_7_43_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_7_42_O_pack_1,
      O => tx_byte_7_42_O
    );
  tx_byte_7_42 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd6_6716,
      ADR1 => black2_min(7),
      ADR2 => cur_state_FSM_FFd7_6719,
      ADR3 => black1_min(7),
      O => tx_byte_7_42_O_pack_1
    );
  SF_D0_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D0_mux0000(4),
      O => SF_D0_0_DXMUX_17268
    );
  SF_D0_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D0_mux0000_4_SW0_O_pack_2,
      O => SF_D0_mux0000_4_SW0_O
    );
  SF_D0_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => SF_D0_0_CLKINV_17253
    );
  SF_D0_0_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => SF_D0_0_CEINVNOT
    );
  SF_D0_mux0000_4_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => SF_D0(0),
      ADR1 => N3_0,
      ADR2 => N5_0,
      ADR3 => LED_4_OBUF_0,
      O => SF_D0_mux0000_4_SW0_O_pack_2
    );
  i2_mux0002_0_110_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002_0_110_17294,
      O => i2_mux0002_0_110_0
    );
  i2_mux0002_0_110_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_cmp_eq0001_pack_1,
      O => tx_state_cmp_eq0001_7041
    );
  tx_state_cmp_eq0001 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => i2(9),
      ADR1 => N46_0,
      ADR2 => N74_0,
      ADR3 => N44_0,
      O => tx_state_cmp_eq0001_pack_1
    );
  i2_mux0002_0_146_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002_0_146_17318,
      O => i2_mux0002_0_146_0
    );
  i2_mux0002_0_146_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N21_pack_1,
      O => N21
    );
  tx_state_cmp_eq000021 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => i2(8),
      ADR1 => i2(9),
      ADR2 => N46_0,
      ADR3 => N76_0,
      O => N21_pack_1
    );
  i2_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(9),
      O => i2_1_DXMUX_17349
    );
  i2_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N1_pack_1,
      O => N1
    );
  i2_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i2_1_CLKINV_17332
    );
  i2_1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i2_1_CEINVNOT
    );
  i2_mux0002_0_149 : X_LUT4
    generic map(
      INIT => X"FFEC"
    )
    port map (
      ADR0 => i2_mux0002_0_111_0,
      ADR1 => i2_mux0002_0_146_0,
      ADR2 => i2_mux0002_0_116_0,
      ADR3 => i2_mux0002_0_110_0,
      O => N1_pack_1
    );
  cur_state_cmp_eq0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000,
      O => cur_state_cmp_eq0000_0
    );
  cur_state_cmp_eq0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq000019_O_pack_1,
      O => cur_state_cmp_eq000019_O
    );
  cur_state_cmp_eq000019 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => i2(6),
      ADR1 => i2(10),
      ADR2 => i2(1),
      ADR3 => i2(7),
      O => cur_state_cmp_eq000019_O_pack_1
    );
  init_state_cmp_eq0000_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq0000,
      O => init_state_cmp_eq0000_0
    );
  init_state_cmp_eq0000_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N8_pack_1,
      O => N8
    );
  init_state_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      ADR0 => i(16),
      ADR1 => N22,
      ADR2 => N64_0,
      ADR3 => N27_0,
      O => N8_pack_1
    );
  N48_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N48,
      O => N48_0
    );
  N48_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N20_pack_1,
      O => N20
    );
  init_state_cmp_eq000121 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => i(12),
      ADR1 => i(3),
      ADR2 => i(8),
      ADR3 => i(4),
      O => N20_pack_1
    );
  i_mux0001_0_110_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001_0_110_17447,
      O => i_mux0001_0_110_0
    );
  i_mux0001_0_110_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq0001_pack_1,
      O => init_state_cmp_eq0001
    );
  init_state_cmp_eq000128 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => N20,
      ADR1 => N81_0,
      ADR2 => init_state_cmp_eq000117_0,
      ADR3 => N6_0,
      O => init_state_cmp_eq0001_pack_1
    );
  i_mux0001_0_121_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001_0_121_17471,
      O => i_mux0001_0_121_0
    );
  i_mux0001_0_121_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq0002_SW1_O_pack_1,
      O => init_state_cmp_eq0002_SW1_O
    );
  init_state_cmp_eq0002_SW1 : X_LUT4
    generic map(
      INIT => X"AEAE"
    )
    port map (
      ADR0 => init_state_FSM_FFd8_7002,
      ADR1 => init_state_FSM_FFd11_7003,
      ADR2 => cur_state_FSM_FFd22_6726,
      ADR3 => VCC,
      O => init_state_cmp_eq0002_SW1_O_pack_1
    );
  i_mux0001_0_145_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001_0_145_17495,
      O => i_mux0001_0_145_0
    );
  i_mux0001_0_145_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq0004_pack_1,
      O => init_state_cmp_eq0004_7077
    );
  init_state_cmp_eq0004 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => N66_0,
      ADR1 => N58_0,
      ADR2 => N27_0,
      ADR3 => N6_0,
      O => init_state_cmp_eq0004_pack_1
    );
  init_state_FSM_FFd8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd8_In,
      O => init_state_FSM_FFd8_DXMUX_17526
    );
  init_state_FSM_FFd8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq0002_pack_2,
      O => init_state_cmp_eq0002_7081
    );
  init_state_FSM_FFd8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd8_CLKINV_17510
    );
  init_state_cmp_eq0002 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => i(5),
      ADR1 => N8,
      ADR2 => i(19),
      ADR3 => N48_0,
      O => init_state_cmp_eq0002_pack_2
    );
  N6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N6,
      O => N6_0
    );
  N6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N22_pack_1,
      O => N22
    );
  init_state_cmp_eq0000112 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => i(18),
      ADR1 => i(15),
      ADR2 => i(11),
      ADR3 => i(2),
      O => N22_pack_1
    );
  i3_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(5),
      O => i3_5_DXMUX_17585
    );
  i3_5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N11_pack_2,
      O => N11
    );
  i3_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_5_CLKINV_17569
    );
  i3_5_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_5_CEINVNOT
    );
  i3_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => cur_state_cmp_eq0001,
      ADR1 => cur_state_FSM_FFd17_6730,
      ADR2 => cur_state_FSM_FFd2_6729,
      ADR3 => VCC,
      O => N11_pack_2
    );
  tx_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd4_In,
      O => tx_state_FSM_FFd4_DXMUX_17618
    );
  tx_state_FSM_FFd4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_cmp_eq0002_pack_2,
      O => tx_state_cmp_eq0002
    );
  tx_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => tx_state_FSM_FFd4_CLKINV_17601
    );
  tx_state_cmp_eq00021 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => i2(4),
      ADR1 => i2(5),
      ADR2 => N21,
      ADR3 => VCC,
      O => tx_state_cmp_eq0002_pack_2
    );
  tx_state_FSM_FFd5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd5_In,
      O => tx_state_FSM_FFd5_DXMUX_17653
    );
  tx_state_FSM_FFd5_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_cmp_eq0000_pack_2,
      O => tx_state_cmp_eq0000
    );
  tx_state_FSM_FFd5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => tx_state_FSM_FFd5_CLKINV_17636
    );
  tx_state_cmp_eq00003 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => i2(4),
      ADR1 => i2(5),
      ADR2 => N21,
      ADR3 => VCC,
      O => tx_state_cmp_eq0000_pack_2
    );
  blackIsRunning_0_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N25_pack_1,
      O => N25
    );
  blackIsRunning_0_not000121 : X_LUT4
    generic map(
      INIT => X"1111"
    )
    port map (
      ADR0 => white1_min_cmp_le0000,
      ADR1 => white1_min_cmp_le0001,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N25_pack_1
    );
  init_state_cmp_eq0003_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq0003_17705,
      O => init_state_cmp_eq0003_0
    );
  init_state_cmp_eq0003_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq000311_SW1_O_pack_1,
      O => init_state_cmp_eq000311_SW1_O
    );
  init_state_cmp_eq000311_SW1 : X_LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      ADR0 => i(9),
      ADR1 => i(8),
      ADR2 => i(4),
      ADR3 => i(3),
      O => init_state_cmp_eq000311_SW1_O_pack_1
    );
  i_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(9),
      O => i_10_DXMUX_17736
    );
  i_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N0_pack_2,
      O => N0
    );
  i_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_10_CLKINV_17720
    );
  i_10_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_10_CEINVNOT
    );
  i_mux0001_0_147 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => i_mux0001_0_121_0,
      ADR1 => i_mux0001_0_145_0,
      ADR2 => i_mux0001_0_110_0,
      ADR3 => VCC,
      O => N0_pack_2
    );
  N91_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N91,
      O => N91_0
    );
  N91_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_0_12_O_pack_1,
      O => tx_byte_0_12_O
    );
  tx_byte_0_12 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => white1_sec(0),
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => white2_min(0),
      O => tx_byte_0_12_O_pack_1
    );
  N85_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N85,
      O => N85_0
    );
  N85_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_1_17_O_pack_1,
      O => tx_byte_1_17_O
    );
  tx_byte_1_17 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => white1_sec(1),
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => white2_min(1),
      O => tx_byte_1_17_O_pack_1
    );
  N89_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N89,
      O => N89_0
    );
  N89_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_2_12_O_pack_1,
      O => tx_byte_2_12_O
    );
  tx_byte_2_12 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => white1_sec(2),
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => white2_min(2),
      O => tx_byte_2_12_O_pack_1
    );
  SF_D1_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D1_mux0000(1),
      O => SF_D1_1_DYMUX_17833
    );
  SF_D1_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => SF_D1_1_CLKINV_17824
    );
  SF_D1_1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => SF_D1_1_CEINVNOT
    );
  SF_D1_mux0000_1_2 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => N2_0,
      ADR1 => SF_D1(1),
      ADR2 => i_or0000,
      ADR3 => VCC,
      O => SF_D1_mux0000(1)
    );
  tx_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd2_In,
      O => tx_state_FSM_FFd2_DXMUX_17881
    );
  tx_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd1_In,
      O => tx_state_FSM_FFd2_DYMUX_17867
    );
  tx_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => tx_state_FSM_FFd2_SRINV_17859
    );
  tx_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => tx_state_FSM_FFd2_CLKINV_17858
    );
  tx_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => cur_state_cmp_eq0000_0,
      ADR1 => tx_state_FSM_FFd1_7042,
      ADR2 => tx_state_cmp_eq0001_7041,
      ADR3 => tx_state_FSM_FFd2_7034,
      O => tx_state_FSM_FFd1_In
    );
  tx_state_FSM_FFd3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002_0_111_17920,
      O => i2_mux0002_0_111_0
    );
  tx_state_FSM_FFd3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd3_In,
      O => tx_state_FSM_FFd3_DYMUX_17907
    );
  tx_state_FSM_FFd3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => tx_state_FSM_FFd3_CLKINV_17898
    );
  tx_state_FSM_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => tx_state_cmp_eq0000,
      ADR1 => tx_state_FSM_FFd3_7035,
      ADR2 => tx_state_cmp_eq0002,
      ADR3 => tx_state_FSM_FFd4_7048,
      O => tx_state_FSM_FFd3_In
    );
  tx_state_FSM_FFd6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N5,
      O => N5_0
    );
  tx_state_FSM_FFd6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd6_In,
      O => tx_state_FSM_FFd6_DYMUX_17942
    );
  tx_state_FSM_FFd6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => tx_state_FSM_FFd6_CLKINV_17933
    );
  tx_state_FSM_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => tx_state_cmp_eq0001_7041,
      ADR1 => tx_state_FSM_FFd6_7084,
      ADR2 => tx_state_cmp_eq0000,
      ADR3 => tx_state_FSM_FFd5_7086,
      O => tx_state_FSM_FFd6_In
    );
  tx_state_FSM_FFd7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N3,
      O => N3_0
    );
  tx_state_FSM_FFd7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_state_FSM_FFd7_In,
      O => tx_state_FSM_FFd7_DYMUX_17978
    );
  tx_state_FSM_FFd7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => tx_state_FSM_FFd7_CLKINV_17969
    );
  tx_state_FSM_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => tx_init_0,
      ADR1 => tx_state_FSM_FFd7_7087,
      ADR2 => cur_state_cmp_eq0000_0,
      ADR3 => tx_state_FSM_FFd1_7042,
      O => tx_state_FSM_FFd7_In
    );
  i_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(18),
      O => i_1_DXMUX_18025
    );
  i_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(19),
      O => i_1_DYMUX_18013
    );
  i_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_1_CLKINV_18005
    );
  i_1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_1_CEINVNOT
    );
  count_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(26),
      ADR1 => count(27),
      ADR2 => count(1),
      ADR3 => count(28),
      O => count_cmp_eq0000_wg_lut(6)
    );
  i_mux0001_19_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(0),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(0),
      ADR3 => N0,
      O => i_mux0001(19)
    );
  i_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(16),
      O => i_3_DXMUX_18063
    );
  i_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(17),
      O => i_3_DYMUX_18051
    );
  i_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_3_CLKINV_18043
    );
  i_3_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_3_CEINVNOT
    );
  i_mux0001_17_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(2),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(2),
      ADR3 => N0,
      O => i_mux0001(17)
    );
  i_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(14),
      O => i_5_DXMUX_18101
    );
  i_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(15),
      O => i_5_DYMUX_18089
    );
  i_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_5_CLKINV_18081
    );
  i_5_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_5_CEINVNOT
    );
  i_mux0001_15_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(4),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(4),
      ADR3 => N0,
      O => i_mux0001(15)
    );
  i_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(12),
      O => i_7_DXMUX_18139
    );
  i_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(13),
      O => i_7_DYMUX_18127
    );
  i_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_7_CLKINV_18119
    );
  i_7_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_7_CEINVNOT
    );
  i_mux0001_13_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(6),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(6),
      ADR3 => N0,
      O => i_mux0001(13)
    );
  i_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(10),
      O => i_9_DXMUX_18177
    );
  i_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(11),
      O => i_9_DYMUX_18165
    );
  i_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_9_CLKINV_18157
    );
  i_9_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_9_CEINVNOT
    );
  i_mux0001_11_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(8),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(8),
      ADR3 => N0,
      O => i_mux0001(11)
    );
  i2_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(0),
      O => i2_10_DXMUX_18215
    );
  i2_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(10),
      O => i2_10_DYMUX_18201
    );
  i2_10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i2_10_CLKINV_18191
    );
  i2_10_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i2_10_CEINVNOT
    );
  i2_mux0002_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(0),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(10)
    );
  i2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(7),
      O => i2_3_DXMUX_18253
    );
  i2_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(8),
      O => i2_3_DYMUX_18239
    );
  i2_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i2_3_CLKINV_18229
    );
  i2_3_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i2_3_CEINVNOT
    );
  i2_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(2),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(8)
    );
  i3_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(1),
      O => i3_1_DXMUX_18291
    );
  i3_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(0),
      O => i3_1_DYMUX_18279
    );
  i3_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_1_CLKINV_18271
    );
  i3_1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_1_CEINVNOT
    );
  i3_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(0),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(0),
      ADR3 => N11,
      O => i3_mux0000(0)
    );
  i2_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(5),
      O => i2_5_DXMUX_18329
    );
  i2_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(6),
      O => i2_5_DYMUX_18315
    );
  i2_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i2_5_CLKINV_18305
    );
  i2_5_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i2_5_CEINVNOT
    );
  i2_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(4),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(6)
    );
  i3_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(3),
      O => i3_3_DXMUX_18367
    );
  i3_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(2),
      O => i3_3_DYMUX_18355
    );
  i3_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_3_CLKINV_18347
    );
  i3_3_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_3_CEINVNOT
    );
  i3_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(2),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(2),
      ADR3 => N11,
      O => i3_mux0000(2)
    );
  i2_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(3),
      O => i2_7_DXMUX_18405
    );
  i2_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(4),
      O => i2_7_DYMUX_18391
    );
  i2_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i2_7_CLKINV_18381
    );
  i2_7_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i2_7_CEINVNOT
    );
  i2_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(6),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(4)
    );
  i3_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(4),
      O => i3_4_DYMUX_18426
    );
  i3_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_4_CLKINV_18418
    );
  i3_4_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_4_CEINVNOT
    );
  i2_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(1),
      O => i2_9_DXMUX_18464
    );
  i2_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002(2),
      O => i2_9_DYMUX_18450
    );
  i2_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i2_9_CLKINV_18440
    );
  i2_9_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i2_9_CEINVNOT
    );
  i2_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(8),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(2)
    );
  i3_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(7),
      O => i3_7_DXMUX_18502
    );
  i3_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(6),
      O => i3_7_DYMUX_18490
    );
  i3_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_7_CLKINV_18482
    );
  i3_7_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_7_CEINVNOT
    );
  count_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(20),
      ADR1 => count(21),
      ADR2 => count(3),
      ADR3 => count(22),
      O => count_cmp_eq0000_wg_lut(4)
    );
  i3_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(6),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(6),
      ADR3 => N11,
      O => i3_mux0000(6)
    );
  i3_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(9),
      O => i3_9_DXMUX_18540
    );
  i3_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(8),
      O => i3_9_DYMUX_18528
    );
  i3_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_9_CLKINV_18520
    );
  i3_9_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_9_CEINVNOT
    );
  i3_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(8),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(8),
      ADR3 => N11,
      O => i3_mux0000(8)
    );
  i_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(8),
      O => i_11_DYMUX_18561
    );
  i_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_11_CLKINV_18553
    );
  i_11_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_11_CEINVNOT
    );
  i_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(6),
      O => i_13_DXMUX_18599
    );
  i_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(7),
      O => i_13_DYMUX_18587
    );
  i_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_13_CLKINV_18579
    );
  i_13_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_13_CEINVNOT
    );
  i_mux0001_7_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(12),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(12),
      ADR3 => N0,
      O => i_mux0001(7)
    );
  i_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(4),
      O => i_15_DXMUX_18637
    );
  i_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(5),
      O => i_15_DYMUX_18625
    );
  i_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_15_CLKINV_18617
    );
  i_15_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_15_CEINVNOT
    );
  i_mux0001_5_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(14),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(14),
      ADR3 => N0,
      O => i_mux0001(5)
    );
  i_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(2),
      O => i_17_DXMUX_18675
    );
  i_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(3),
      O => i_17_DYMUX_18663
    );
  i_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_17_CLKINV_18655
    );
  i_17_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_17_CEINVNOT
    );
  i_mux0001_3_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(16),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(16),
      ADR3 => N0,
      O => i_mux0001(3)
    );
  i_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(0),
      O => i_19_DXMUX_18713
    );
  i_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001(1),
      O => i_19_DYMUX_18701
    );
  i_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i_19_CLKINV_18693
    );
  i_19_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i_19_CEINVNOT
    );
  i_mux0001_1_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(18),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(18),
      ADR3 => N0,
      O => i_mux0001(1)
    );
  white1_min_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_11,
      O => white1_min_11_DXMUX_18756
    );
  white1_min_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_10,
      O => white1_min_11_DYMUX_18739
    );
  white1_min_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_11_SRINV_18729
    );
  white1_min_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_11_CLKINV_18728
    );
  white1_min_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_11_CEINV_18727
    );
  Mcount_white1_min_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_10
    );
  white1_min_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_21,
      O => white1_min_21_DXMUX_18802
    );
  white1_min_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_20,
      O => white1_min_21_DYMUX_18785
    );
  white1_min_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_21_SRINV_18775
    );
  white1_min_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_21_CLKINV_18774
    );
  white1_min_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_21_CEINV_18773
    );
  Mcount_white1_min_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_20
    );
  white1_min_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_13,
      O => white1_min_13_DXMUX_18848
    );
  white1_min_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_12,
      O => white1_min_13_DYMUX_18831
    );
  white1_min_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_13_SRINV_18821
    );
  white1_min_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_13_CLKINV_18820
    );
  white1_min_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_13_CEINV_18819
    );
  Mcount_white1_min_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_12
    );
  white1_min_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_31,
      O => white1_min_31_DXMUX_18894
    );
  white1_min_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_30,
      O => white1_min_31_DYMUX_18877
    );
  white1_min_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_31_SRINV_18867
    );
  white1_min_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_31_CLKINV_18866
    );
  white1_min_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_31_CEINV_18865
    );
  Mcount_white1_min_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_30
    );
  white1_min_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_23,
      O => white1_min_23_DXMUX_18940
    );
  white1_min_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_22,
      O => white1_min_23_DYMUX_18923
    );
  white1_min_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_23_SRINV_18913
    );
  white1_min_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_23_CLKINV_18912
    );
  white1_min_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_23_CEINV_18911
    );
  Mcount_white1_min_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_22
    );
  white1_min_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_15,
      O => white1_min_15_DXMUX_18986
    );
  white1_min_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_14,
      O => white1_min_15_DYMUX_18969
    );
  white1_min_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_15_SRINV_18959
    );
  white1_min_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_15_CLKINV_18958
    );
  white1_min_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_15_CEINV_18957
    );
  Mcount_white1_min_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_14
    );
  white1_min_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_25,
      O => white1_min_25_DXMUX_19032
    );
  white1_min_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_24,
      O => white1_min_25_DYMUX_19015
    );
  white1_min_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_25_SRINV_19005
    );
  white1_min_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_25_CLKINV_19004
    );
  white1_min_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_25_CEINV_19003
    );
  Mcount_white1_min_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_24
    );
  white1_min_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_17,
      O => white1_min_17_DXMUX_19078
    );
  white1_min_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_16,
      O => white1_min_17_DYMUX_19061
    );
  white1_min_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_17_SRINV_19051
    );
  white1_min_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_17_CLKINV_19050
    );
  white1_min_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_17_CEINV_19049
    );
  Mcount_white1_min_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_16
    );
  white1_min_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_27,
      O => white1_min_27_DXMUX_19124
    );
  white1_min_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_26,
      O => white1_min_27_DYMUX_19107
    );
  white1_min_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_27_SRINV_19097
    );
  white1_min_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_27_CLKINV_19096
    );
  white1_min_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_27_CEINV_19095
    );
  Mcount_white1_min_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_26
    );
  white1_min_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_19,
      O => white1_min_19_DXMUX_19170
    );
  white1_min_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_18,
      O => white1_min_19_DYMUX_19153
    );
  white1_min_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_19_SRINV_19143
    );
  white1_min_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_19_CLKINV_19142
    );
  white1_min_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_19_CEINV_19141
    );
  Mcount_white1_min_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_18
    );
  white1_min_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_29,
      O => white1_min_29_DXMUX_19216
    );
  white1_min_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_28,
      O => white1_min_29_DYMUX_19199
    );
  white1_min_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_29_SRINV_19189
    );
  white1_min_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_29_CLKINV_19188
    );
  white1_min_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_29_CEINV_19187
    );
  Mcount_white1_min_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_28
    );
  white1_sec_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_11,
      O => white1_sec_11_DXMUX_19262
    );
  white1_sec_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_10,
      O => white1_sec_11_DYMUX_19245
    );
  white1_sec_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_11_SRINV_19235
    );
  white1_sec_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_11_CLKINV_19234
    );
  white1_sec_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_11_CEINV_19233
    );
  Mcount_white1_sec_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_10_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_10
    );
  white1_sec_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_21,
      O => white1_sec_21_DXMUX_19308
    );
  white1_sec_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_20,
      O => white1_sec_21_DYMUX_19291
    );
  white1_sec_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_21_SRINV_19281
    );
  white1_sec_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_21_CLKINV_19280
    );
  white1_sec_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_21_CEINV_19279
    );
  Mcount_white1_sec_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_20_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_20
    );
  white1_sec_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_13,
      O => white1_sec_13_DXMUX_19354
    );
  white1_sec_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_12,
      O => white1_sec_13_DYMUX_19337
    );
  white1_sec_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_13_SRINV_19327
    );
  white1_sec_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_13_CLKINV_19326
    );
  white1_sec_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_13_CEINV_19325
    );
  Mcount_white1_sec_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_12_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_12
    );
  white1_sec_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_31,
      O => white1_sec_31_DXMUX_19400
    );
  white1_sec_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_30,
      O => white1_sec_31_DYMUX_19383
    );
  white1_sec_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_31_SRINV_19373
    );
  white1_sec_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_31_CLKINV_19372
    );
  white1_sec_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_31_CEINV_19371
    );
  Mcount_white1_sec_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_30_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_30
    );
  white1_sec_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_23,
      O => white1_sec_23_DXMUX_19446
    );
  white1_sec_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_22,
      O => white1_sec_23_DYMUX_19429
    );
  white1_sec_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_23_SRINV_19419
    );
  white1_sec_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_23_CLKINV_19418
    );
  white1_sec_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_23_CEINV_19417
    );
  Mcount_white1_sec_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_22_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_22
    );
  white1_sec_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_15,
      O => white1_sec_15_DXMUX_19492
    );
  white1_sec_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_14,
      O => white1_sec_15_DYMUX_19475
    );
  white1_sec_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_15_SRINV_19465
    );
  white1_sec_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_15_CLKINV_19464
    );
  white1_sec_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_15_CEINV_19463
    );
  Mcount_white1_sec_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_14_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_14
    );
  white1_sec_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_25,
      O => white1_sec_25_DXMUX_19538
    );
  white1_sec_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_24,
      O => white1_sec_25_DYMUX_19521
    );
  white1_sec_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_25_SRINV_19511
    );
  white1_sec_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_25_CLKINV_19510
    );
  white1_sec_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_25_CEINV_19509
    );
  Mcount_white1_sec_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_24_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_24
    );
  white1_sec_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_17,
      O => white1_sec_17_DXMUX_19584
    );
  white1_sec_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_16,
      O => white1_sec_17_DYMUX_19567
    );
  white1_sec_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_17_SRINV_19557
    );
  white1_sec_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_17_CLKINV_19556
    );
  white1_sec_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_17_CEINV_19555
    );
  Mcount_white1_sec_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_16_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_16
    );
  white1_sec_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_27,
      O => white1_sec_27_DXMUX_19630
    );
  white1_sec_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_26,
      O => white1_sec_27_DYMUX_19613
    );
  white1_sec_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_27_SRINV_19603
    );
  white1_sec_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_27_CLKINV_19602
    );
  white1_sec_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_27_CEINV_19601
    );
  Mcount_white1_sec_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_26_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_26
    );
  white1_sec_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_19,
      O => white1_sec_19_DXMUX_19676
    );
  white1_sec_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_18,
      O => white1_sec_19_DYMUX_19659
    );
  white1_sec_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_19_SRINV_19649
    );
  white1_sec_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_19_CLKINV_19648
    );
  white1_sec_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_19_CEINV_19647
    );
  Mcount_white1_sec_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_18_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_18
    );
  white1_sec_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_29,
      O => white1_sec_29_DXMUX_19722
    );
  white1_sec_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_28,
      O => white1_sec_29_DYMUX_19705
    );
  white1_sec_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_29_SRINV_19695
    );
  white1_sec_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_29_CLKINV_19694
    );
  white1_sec_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_29_CEINV_19693
    );
  Mcount_white1_sec_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_28_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_28
    );
  white2_min_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_11,
      O => white2_min_11_DXMUX_19768
    );
  white2_min_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_10,
      O => white2_min_11_DYMUX_19751
    );
  white2_min_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_11_SRINV_19741
    );
  white2_min_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_11_CLKINV_19740
    );
  white2_min_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_11_CEINV_19739
    );
  Mcount_white2_min_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_10_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_10
    );
  white2_min_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_21,
      O => white2_min_21_DXMUX_19814
    );
  white2_min_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_20,
      O => white2_min_21_DYMUX_19797
    );
  white2_min_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_21_SRINV_19787
    );
  white2_min_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_21_CLKINV_19786
    );
  white2_min_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_21_CEINV_19785
    );
  Mcount_white2_min_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_20_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_20
    );
  white2_min_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_13,
      O => white2_min_13_DXMUX_19860
    );
  white2_min_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_12,
      O => white2_min_13_DYMUX_19843
    );
  white2_min_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_13_SRINV_19833
    );
  white2_min_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_13_CLKINV_19832
    );
  white2_min_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_13_CEINV_19831
    );
  Mcount_white2_min_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_12_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_12
    );
  white2_min_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_31,
      O => white2_min_31_DXMUX_19906
    );
  white2_min_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_30,
      O => white2_min_31_DYMUX_19889
    );
  white2_min_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_31_SRINV_19879
    );
  white2_min_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_31_CLKINV_19878
    );
  white2_min_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_31_CEINV_19877
    );
  Mcount_white2_min_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_30_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_30
    );
  white2_min_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_23,
      O => white2_min_23_DXMUX_19952
    );
  white2_min_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_22,
      O => white2_min_23_DYMUX_19935
    );
  white2_min_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_23_SRINV_19925
    );
  white2_min_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_23_CLKINV_19924
    );
  white2_min_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_23_CEINV_19923
    );
  Mcount_white2_min_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_22_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_22
    );
  white2_min_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_15,
      O => white2_min_15_DXMUX_19998
    );
  white2_min_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_14,
      O => white2_min_15_DYMUX_19981
    );
  white2_min_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_15_SRINV_19971
    );
  white2_min_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_15_CLKINV_19970
    );
  white2_min_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_15_CEINV_19969
    );
  Mcount_white2_min_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_14_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_14
    );
  white2_min_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_25,
      O => white2_min_25_DXMUX_20044
    );
  white2_min_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_24,
      O => white2_min_25_DYMUX_20027
    );
  white2_min_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_25_SRINV_20017
    );
  white2_min_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_25_CLKINV_20016
    );
  white2_min_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_25_CEINV_20015
    );
  Mcount_white2_min_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_24_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_24
    );
  white2_min_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_17,
      O => white2_min_17_DXMUX_20090
    );
  white2_min_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_16,
      O => white2_min_17_DYMUX_20073
    );
  white2_min_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_17_SRINV_20063
    );
  white2_min_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_17_CLKINV_20062
    );
  white2_min_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_17_CEINV_20061
    );
  Mcount_white2_min_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_16_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_16
    );
  white2_min_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_27,
      O => white2_min_27_DXMUX_20136
    );
  white2_min_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_26,
      O => white2_min_27_DYMUX_20119
    );
  white2_min_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_27_SRINV_20109
    );
  white2_min_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_27_CLKINV_20108
    );
  white2_min_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_27_CEINV_20107
    );
  Mcount_white2_min_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_26_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_26
    );
  white2_min_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_19,
      O => white2_min_19_DXMUX_20182
    );
  white2_min_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_18,
      O => white2_min_19_DYMUX_20165
    );
  white2_min_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_19_SRINV_20155
    );
  white2_min_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_19_CLKINV_20154
    );
  white2_min_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_19_CEINV_20153
    );
  Mcount_white2_min_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_18_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_18
    );
  white2_min_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_29,
      O => white2_min_29_DXMUX_20228
    );
  white2_min_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_28,
      O => white2_min_29_DYMUX_20211
    );
  white2_min_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_29_SRINV_20201
    );
  white2_min_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_29_CLKINV_20200
    );
  white2_min_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_29_CEINV_20199
    );
  Mcount_white2_min_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_28_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_28
    );
  white2_sec_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_11,
      O => white2_sec_11_DXMUX_20274
    );
  white2_sec_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_10,
      O => white2_sec_11_DYMUX_20257
    );
  white2_sec_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_11_SRINV_20247
    );
  white2_sec_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_11_CLKINV_20246
    );
  white2_sec_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_11_CEINV_20245
    );
  Mcount_white2_sec_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_10_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_10
    );
  white2_sec_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_21,
      O => white2_sec_21_DXMUX_20320
    );
  white2_sec_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_20,
      O => white2_sec_21_DYMUX_20303
    );
  white2_sec_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_21_SRINV_20293
    );
  white2_sec_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_21_CLKINV_20292
    );
  white2_sec_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_21_CEINV_20291
    );
  Mcount_white2_sec_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_20_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_20
    );
  white2_sec_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_13,
      O => white2_sec_13_DXMUX_20366
    );
  white2_sec_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_12,
      O => white2_sec_13_DYMUX_20349
    );
  white2_sec_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_13_SRINV_20339
    );
  white2_sec_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_13_CLKINV_20338
    );
  white2_sec_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_13_CEINV_20337
    );
  Mcount_white2_sec_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_12_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_12
    );
  white2_sec_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_31,
      O => white2_sec_31_DXMUX_20412
    );
  white2_sec_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_30,
      O => white2_sec_31_DYMUX_20395
    );
  white2_sec_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_31_SRINV_20385
    );
  white2_sec_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_31_CLKINV_20384
    );
  white2_sec_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_31_CEINV_20383
    );
  Mcount_white2_sec_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_30_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_30
    );
  white2_sec_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_23,
      O => white2_sec_23_DXMUX_20458
    );
  white2_sec_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_22,
      O => white2_sec_23_DYMUX_20441
    );
  white2_sec_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_23_SRINV_20431
    );
  white2_sec_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_23_CLKINV_20430
    );
  white2_sec_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_23_CEINV_20429
    );
  Mcount_white2_sec_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_22_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_22
    );
  white2_sec_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_15,
      O => white2_sec_15_DXMUX_20504
    );
  white2_sec_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_14,
      O => white2_sec_15_DYMUX_20487
    );
  white2_sec_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_15_SRINV_20477
    );
  white2_sec_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_15_CLKINV_20476
    );
  white2_sec_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_15_CEINV_20475
    );
  Mcount_white2_sec_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_14_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_14
    );
  white2_sec_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_25,
      O => white2_sec_25_DXMUX_20550
    );
  white2_sec_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_24,
      O => white2_sec_25_DYMUX_20533
    );
  white2_sec_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_25_SRINV_20523
    );
  white2_sec_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_25_CLKINV_20522
    );
  white2_sec_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_25_CEINV_20521
    );
  Mcount_white2_sec_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_24_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_24
    );
  white2_sec_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_17,
      O => white2_sec_17_DXMUX_20596
    );
  white2_sec_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_16,
      O => white2_sec_17_DYMUX_20579
    );
  white2_sec_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_17_SRINV_20569
    );
  white2_sec_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_17_CLKINV_20568
    );
  white2_sec_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_17_CEINV_20567
    );
  Mcount_white2_sec_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_16_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_16
    );
  white2_sec_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_27,
      O => white2_sec_27_DXMUX_20642
    );
  white2_sec_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_26,
      O => white2_sec_27_DYMUX_20625
    );
  white2_sec_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_27_SRINV_20615
    );
  white2_sec_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_27_CLKINV_20614
    );
  white2_sec_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_27_CEINV_20613
    );
  Mcount_white2_sec_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_26_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_26
    );
  white2_sec_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_19,
      O => white2_sec_19_DXMUX_20688
    );
  white2_sec_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_18,
      O => white2_sec_19_DYMUX_20671
    );
  white2_sec_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_19_SRINV_20661
    );
  white2_sec_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_19_CLKINV_20660
    );
  white2_sec_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_19_CEINV_20659
    );
  Mcount_white2_sec_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_18_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_18
    );
  white2_sec_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_29,
      O => white2_sec_29_DXMUX_20734
    );
  white2_sec_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_28,
      O => white2_sec_29_DYMUX_20717
    );
  white2_sec_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_29_SRINV_20707
    );
  white2_sec_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_29_CLKINV_20706
    );
  white2_sec_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_29_CEINV_20705
    );
  Mcount_white2_sec_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_28_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_28
    );
  i3_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(11),
      O => i3_11_DXMUX_20775
    );
  i3_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(10),
      O => i3_11_DYMUX_20763
    );
  i3_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_11_CLKINV_20755
    );
  i3_11_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_11_CEINVNOT
    );
  i3_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(10),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(10),
      ADR3 => N11,
      O => i3_mux0000(10)
    );
  i3_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(13),
      O => i3_13_DXMUX_20813
    );
  i3_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(12),
      O => i3_13_DYMUX_20801
    );
  i3_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_13_CLKINV_20793
    );
  i3_13_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_13_CEINVNOT
    );
  count_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(14),
      ADR1 => count(15),
      ADR2 => count(5),
      ADR3 => count(16),
      O => count_cmp_eq0000_wg_lut(2)
    );
  i3_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(12),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(12),
      ADR3 => N11,
      O => i3_mux0000(12)
    );
  i3_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(15),
      O => i3_15_DXMUX_20851
    );
  i3_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i3_mux0000(14),
      O => i3_15_DYMUX_20839
    );
  i3_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => i3_15_CLKINV_20831
    );
  i3_15_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => i3_15_CEINVNOT
    );
  i3_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(14),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(14),
      ADR3 => N11,
      O => i3_mux0000(14)
    );
  init_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd2_In,
      O => init_state_FSM_FFd2_DXMUX_20891
    );
  init_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd1_In,
      O => init_state_FSM_FFd2_DYMUX_20877
    );
  init_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd2_SRINV_20868
    );
  init_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd2_CLKINV_20867
    );
  init_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => init_state_cmp_eq0004_7077,
      ADR1 => init_state_FSM_FFd2_7117,
      ADR2 => init_state_FSM_FFd1_7007,
      ADR3 => VCC,
      O => init_state_FSM_FFd1_In
    );
  init_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd4_In,
      O => init_state_FSM_FFd4_DXMUX_20933
    );
  init_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd3_In,
      O => init_state_FSM_FFd4_DYMUX_20919
    );
  init_state_FSM_FFd4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd4_SRINV_20911
    );
  init_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd4_CLKINV_20910
    );
  init_state_FSM_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0001,
      ADR1 => init_state_FSM_FFd3_7011,
      ADR2 => init_state_cmp_eq0004_7077,
      ADR3 => init_state_FSM_FFd4_7118,
      O => init_state_FSM_FFd3_In
    );
  init_state_FSM_FFd6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd6_In,
      O => init_state_FSM_FFd6_DXMUX_20975
    );
  init_state_FSM_FFd6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd5_In,
      O => init_state_FSM_FFd6_DYMUX_20961
    );
  init_state_FSM_FFd6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd6_SRINV_20953
    );
  init_state_FSM_FFd6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd6_CLKINV_20952
    );
  init_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0001,
      ADR1 => init_state_FSM_FFd5_7012,
      ADR2 => init_state_cmp_eq0003_0,
      ADR3 => init_state_FSM_FFd6_7074,
      O => init_state_FSM_FFd5_In
    );
  init_state_FSM_FFd7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd7_In,
      O => init_state_FSM_FFd7_DYMUX_20998
    );
  init_state_FSM_FFd7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd7_CLKINV_20989
    );
  init_state_FSM_FFd10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd10_In,
      O => init_state_FSM_FFd10_DXMUX_21040
    );
  init_state_FSM_FFd10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd9_In,
      O => init_state_FSM_FFd10_DYMUX_21026
    );
  init_state_FSM_FFd10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd10_SRINV_21018
    );
  init_state_FSM_FFd10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd10_CLKINV_21017
    );
  init_state_FSM_FFd9_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0001,
      ADR1 => init_state_FSM_FFd9_7010,
      ADR2 => init_state_cmp_eq0000_0,
      ADR3 => init_state_FSM_FFd10_7006,
      O => init_state_FSM_FFd9_In
    );
  cur_state_FSM_FFd21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd21_In,
      O => cur_state_FSM_FFd21_DYMUX_21066
    );
  cur_state_FSM_FFd21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd21_CLKINV_21057
    );
  cur_state_FSM_FFd21_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => cur_state_cmp_eq0000_0,
      ADR1 => cur_state_FSM_FFd21_6728,
      ADR2 => init_done_7120,
      ADR3 => cur_state_FSM_FFd22_6726,
      O => cur_state_FSM_FFd21_In
    );
  cur_state_FSM_FFd16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_7_4_21113,
      O => tx_byte_7_4_0
    );
  cur_state_FSM_FFd16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd16_In,
      O => cur_state_FSM_FFd16_DYMUX_21102
    );
  cur_state_FSM_FFd16_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd16_CLKINV_21093
    );
  cur_state_FSM_FFd16_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => cur_state_cmp_eq0000_0,
      ADR1 => cur_state_FSM_FFd16_6727,
      ADR2 => cur_state_cmp_eq0001,
      ADR3 => cur_state_FSM_FFd17_6730,
      O => cur_state_FSM_FFd16_In
    );
  cur_state_FSM_FFd18_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd18_In,
      O => cur_state_FSM_FFd18_DXMUX_21151
    );
  cur_state_FSM_FFd18_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd17_In,
      O => cur_state_FSM_FFd18_DYMUX_21137
    );
  cur_state_FSM_FFd18_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd18_SRINV_21129
    );
  cur_state_FSM_FFd18_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd18_CLKINV_21128
    );
  cur_state_FSM_FFd17_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => cur_state_cmp_eq0001,
      ADR1 => cur_state_FSM_FFd17_6730,
      ADR2 => cur_state_cmp_eq0000_0,
      ADR3 => cur_state_FSM_FFd18_7122,
      O => cur_state_FSM_FFd17_In
    );
  count_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_1,
      O => count_1_DXMUX_21196
    );
  count_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_0,
      O => count_1_DYMUX_21179
    );
  count_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_1_SRINV_21169
    );
  count_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_1_CLKINV_21168
    );
  count_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_1_CEINV_21167
    );
  Mcount_count_eqn_01 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_0_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_0
    );
  count_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_3,
      O => count_3_DXMUX_21242
    );
  count_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_2,
      O => count_3_DYMUX_21225
    );
  count_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_3_SRINV_21215
    );
  count_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_3_CLKINV_21214
    );
  count_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_3_CEINV_21213
    );
  Mcount_count_eqn_210 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_2_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_2
    );
  count_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_5,
      O => count_5_DXMUX_21288
    );
  count_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_4,
      O => count_5_DYMUX_21271
    );
  count_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_5_SRINV_21261
    );
  count_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_5_CLKINV_21260
    );
  count_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_5_CEINV_21259
    );
  Mcount_count_eqn_41 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_4_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_4
    );
  count_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_7,
      O => count_7_DXMUX_21334
    );
  count_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_6,
      O => count_7_DYMUX_21317
    );
  count_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_7_SRINV_21307
    );
  count_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_7_CLKINV_21306
    );
  count_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_7_CEINV_21305
    );
  Mcount_count_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_6_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_6
    );
  count_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_9,
      O => count_9_DXMUX_21380
    );
  count_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_8,
      O => count_9_DYMUX_21363
    );
  count_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_9_SRINV_21353
    );
  count_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_9_CLKINV_21352
    );
  count_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_9_CEINV_21351
    );
  Mcount_count_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_8_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_8
    );
  whiteIsRunning_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N72,
      O => N72_0
    );
  whiteIsRunning_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_GYMUX_21409,
      O => whiteIsRunning_0_DYMUX_21410
    );
  whiteIsRunning_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_GYMUX_21409,
      O => whiteIsRunning_0_mux0000_0
    );
  whiteIsRunning_0_GYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_mux0000,
      O => whiteIsRunning_0_GYMUX_21409
    );
  whiteIsRunning_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => whiteIsRunning_0_CLKINV_21400
    );
  whiteIsRunning_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_not0001,
      O => whiteIsRunning_0_CEINV_21399
    );
  LCD_E0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_E0_FXMUX_21443,
      O => LCD_E0_DXMUX_21444
    );
  LCD_E0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_E0_FXMUX_21443,
      O => i2_or0001_0
    );
  LCD_E0_FXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_or0001,
      O => LCD_E0_FXMUX_21443
    );
  LCD_E0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => LCD_E0_CLKINV_21434
    );
  LCD_E0_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => LCD_E0_CEINVNOT
    );
  white1_min_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_1,
      O => white1_min_1_DXMUX_21486
    );
  white1_min_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_0,
      O => white1_min_1_DYMUX_21470
    );
  white1_min_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_1_SRINV_21460
    );
  white1_min_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_1_CLKINV_21459
    );
  white1_min_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_1_CEINV_21458
    );
  Mcount_white1_min_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result(0),
      ADR1 => white1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_0
    );
  white1_min_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_3,
      O => white1_min_3_DXMUX_21532
    );
  white1_min_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_2,
      O => white1_min_3_DYMUX_21515
    );
  white1_min_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_3_SRINV_21505
    );
  white1_min_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_3_CLKINV_21504
    );
  white1_min_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_3_CEINV_21503
    );
  Mcount_white1_min_eqn_210 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result(2),
      ADR1 => white1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_2
    );
  white1_min_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_5,
      O => white1_min_5_DXMUX_21577
    );
  white1_min_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_4,
      O => white1_min_5_DYMUX_21561
    );
  white1_min_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_5_SRINV_21551
    );
  white1_min_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_5_CLKINV_21550
    );
  white1_min_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_5_CEINV_21549
    );
  Mcount_white1_min_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result(4),
      ADR1 => white1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_4
    );
  white1_min_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_7,
      O => white1_min_7_DXMUX_21622
    );
  white1_min_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_6,
      O => white1_min_7_DYMUX_21605
    );
  white1_min_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_7_SRINV_21595
    );
  white1_min_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_7_CLKINV_21594
    );
  white1_min_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_7_CEINV_21593
    );
  Mcount_white1_min_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_6
    );
  white1_min_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_9,
      O => white1_min_9_DXMUX_21668
    );
  white1_min_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_min_eqn_8,
      O => white1_min_9_DYMUX_21651
    );
  white1_min_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_min_9_SRINV_21641
    );
  white1_min_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_min_9_CLKINV_21640
    );
  white1_min_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001_0,
      O => white1_min_9_CEINV_21639
    );
  Mcount_white1_min_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_8
    );
  white1_sec_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_1,
      O => white1_sec_1_DXMUX_21714
    );
  white1_sec_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_0,
      O => white1_sec_1_DYMUX_21697
    );
  white1_sec_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_1_SRINV_21687
    );
  white1_sec_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_1_CLKINV_21686
    );
  white1_sec_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_1_CEINV_21685
    );
  Mcount_white1_sec_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_9,
      ADR1 => white1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_0
    );
  white1_sec_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_3,
      O => white1_sec_3_DXMUX_21760
    );
  white1_sec_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_2,
      O => white1_sec_3_DYMUX_21743
    );
  white1_sec_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_3_SRINV_21733
    );
  white1_sec_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_3_CLKINV_21732
    );
  white1_sec_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_3_CEINV_21731
    );
  Mcount_white1_sec_eqn_210 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_2_9,
      ADR1 => white1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_2
    );
  white1_sec_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_5,
      O => white1_sec_5_DXMUX_21805
    );
  white1_sec_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_4,
      O => white1_sec_5_DYMUX_21789
    );
  white1_sec_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_5_SRINV_21779
    );
  white1_sec_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_5_CLKINV_21778
    );
  white1_sec_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_5_CEINV_21777
    );
  Mcount_white1_sec_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_9,
      ADR1 => white1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_4
    );
  white1_sec_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_7,
      O => white1_sec_7_DXMUX_21850
    );
  white1_sec_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_6,
      O => white1_sec_7_DYMUX_21833
    );
  white1_sec_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_7_SRINV_21823
    );
  white1_sec_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_7_CLKINV_21822
    );
  white1_sec_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_7_CEINV_21821
    );
  Mcount_white1_sec_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_6_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_6
    );
  white1_sec_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_9,
      O => white1_sec_9_DXMUX_21896
    );
  white1_sec_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white1_sec_eqn_8,
      O => white1_sec_9_DYMUX_21879
    );
  white1_sec_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white1_sec_9_SRINV_21869
    );
  white1_sec_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white1_sec_9_CLKINV_21868
    );
  white1_sec_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001_0,
      O => white1_sec_9_CEINV_21867
    );
  Mcount_white1_sec_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_8_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_8
    );
  white2_min_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_1,
      O => white2_min_1_DXMUX_21942
    );
  white2_min_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_0,
      O => white2_min_1_DYMUX_21925
    );
  white2_min_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_1_SRINV_21915
    );
  white2_min_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_1_CLKINV_21914
    );
  white2_min_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_1_CEINV_21913
    );
  Mcount_white2_min_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_5,
      ADR1 => white2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_0
    );
  white2_min_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_3,
      O => white2_min_3_DXMUX_21988
    );
  white2_min_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_2,
      O => white2_min_3_DYMUX_21971
    );
  white2_min_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_3_SRINV_21961
    );
  white2_min_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_3_CLKINV_21960
    );
  white2_min_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_3_CEINV_21959
    );
  Mcount_white2_min_eqn_210 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_2_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_2
    );
  white2_min_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_5,
      O => white2_min_5_DXMUX_22033
    );
  white2_min_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_4,
      O => white2_min_5_DYMUX_22017
    );
  white2_min_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_5_SRINV_22007
    );
  white2_min_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_5_CLKINV_22006
    );
  white2_min_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_5_CEINV_22005
    );
  Mcount_white2_min_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_5,
      ADR1 => white2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_4
    );
  white2_min_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_7,
      O => white2_min_7_DXMUX_22078
    );
  white2_min_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_6,
      O => white2_min_7_DYMUX_22061
    );
  white2_min_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_7_SRINV_22051
    );
  white2_min_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_7_CLKINV_22050
    );
  white2_min_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_7_CEINV_22049
    );
  Mcount_white2_min_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_6_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_6
    );
  white2_min_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_9,
      O => white2_min_9_DXMUX_22124
    );
  white2_min_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_min_eqn_8,
      O => white2_min_9_DYMUX_22107
    );
  white2_min_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_min_9_SRINV_22097
    );
  white2_min_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_min_9_CLKINV_22096
    );
  white2_min_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001_0,
      O => white2_min_9_CEINV_22095
    );
  Mcount_white2_min_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_8_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_8
    );
  white2_sec_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_1,
      O => white2_sec_1_DXMUX_22170
    );
  white2_sec_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_0,
      O => white2_sec_1_DYMUX_22153
    );
  white2_sec_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_1_SRINV_22143
    );
  white2_sec_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_1_CLKINV_22142
    );
  white2_sec_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_1_CEINV_22141
    );
  Mcount_white2_sec_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_10,
      ADR1 => white2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_0
    );
  white2_sec_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_3,
      O => white2_sec_3_DXMUX_22216
    );
  white2_sec_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_2,
      O => white2_sec_3_DYMUX_22199
    );
  white2_sec_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_3_SRINV_22189
    );
  white2_sec_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_3_CLKINV_22188
    );
  white2_sec_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_3_CEINV_22187
    );
  Mcount_white2_sec_eqn_210 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_2_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_2
    );
  white2_sec_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_5,
      O => white2_sec_5_DXMUX_22261
    );
  white2_sec_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_4,
      O => white2_sec_5_DYMUX_22245
    );
  white2_sec_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_5_SRINV_22235
    );
  white2_sec_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_5_CLKINV_22234
    );
  white2_sec_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_5_CEINV_22233
    );
  Mcount_white2_sec_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_10,
      ADR1 => white2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_4
    );
  white2_sec_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_7,
      O => white2_sec_7_DXMUX_22306
    );
  white2_sec_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_6,
      O => white2_sec_7_DYMUX_22289
    );
  white2_sec_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_7_SRINV_22279
    );
  white2_sec_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_7_CLKINV_22278
    );
  white2_sec_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_7_CEINV_22277
    );
  Mcount_white2_sec_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_6_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_6
    );
  white2_sec_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_9,
      O => white2_sec_9_DXMUX_22352
    );
  white2_sec_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_white2_sec_eqn_8,
      O => white2_sec_9_DYMUX_22335
    );
  white2_sec_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => white2_sec_9_SRINV_22325
    );
  white2_sec_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => white2_sec_9_CLKINV_22324
    );
  white2_sec_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001,
      O => white2_sec_9_CEINV_22323
    );
  Mcount_white2_sec_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_8_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_8
    );
  cur_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd2_In,
      O => cur_state_FSM_FFd2_DXMUX_22395
    );
  cur_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd1_In,
      O => cur_state_FSM_FFd2_DYMUX_22381
    );
  cur_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd2_SRINV_22371
    );
  cur_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd2_CLKINV_22370
    );
  cur_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => cur_state_cmp_eq0001,
      ADR1 => cur_state_FSM_FFd2_6729,
      ADR2 => VCC,
      ADR3 => VCC,
      O => cur_state_FSM_FFd1_In
    );
  count_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_11,
      O => count_11_DXMUX_22440
    );
  count_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_10,
      O => count_11_DYMUX_22423
    );
  count_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_11_SRINV_22413
    );
  count_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_11_CLKINV_22412
    );
  count_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_11_CEINV_22411
    );
  Mcount_count_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_10_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_10
    );
  count_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_21,
      O => count_21_DXMUX_22486
    );
  count_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_20,
      O => count_21_DYMUX_22469
    );
  count_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_21_SRINV_22459
    );
  count_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_21_CLKINV_22458
    );
  count_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_21_CEINV_22457
    );
  Mcount_count_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_20_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_20
    );
  count_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_13,
      O => count_13_DXMUX_22532
    );
  count_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_12,
      O => count_13_DYMUX_22515
    );
  count_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_13_SRINV_22505
    );
  count_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_13_CLKINV_22504
    );
  count_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_13_CEINV_22503
    );
  Mcount_count_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_12_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_12
    );
  count_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_31,
      O => count_31_DXMUX_22578
    );
  count_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_30,
      O => count_31_DYMUX_22561
    );
  count_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_31_SRINV_22551
    );
  count_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_31_CLKINV_22550
    );
  count_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_31_CEINV_22549
    );
  Mcount_count_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_30_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_30
    );
  count_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_23,
      O => count_23_DXMUX_22624
    );
  count_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_22,
      O => count_23_DYMUX_22607
    );
  count_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_23_SRINV_22597
    );
  count_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_23_CLKINV_22596
    );
  count_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_23_CEINV_22595
    );
  Mcount_count_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_22_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_22
    );
  count_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_15,
      O => count_15_DXMUX_22670
    );
  count_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_14,
      O => count_15_DYMUX_22653
    );
  count_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_15_SRINV_22643
    );
  count_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_15_CLKINV_22642
    );
  count_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_15_CEINV_22641
    );
  Mcount_count_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_14_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_14
    );
  count_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_25,
      O => count_25_DXMUX_22716
    );
  count_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_24,
      O => count_25_DYMUX_22699
    );
  count_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_25_SRINV_22689
    );
  count_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_25_CLKINV_22688
    );
  count_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_25_CEINV_22687
    );
  Mcount_count_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_24_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_24
    );
  count_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_17,
      O => count_17_DXMUX_22762
    );
  count_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_16,
      O => count_17_DYMUX_22745
    );
  count_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_17_SRINV_22735
    );
  count_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_17_CLKINV_22734
    );
  count_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_17_CEINV_22733
    );
  Mcount_count_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_16_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_16
    );
  count_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_27,
      O => count_27_DXMUX_22808
    );
  count_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_26,
      O => count_27_DYMUX_22791
    );
  count_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_27_SRINV_22781
    );
  count_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_27_CLKINV_22780
    );
  count_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_27_CEINV_22779
    );
  Mcount_count_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_26_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_26
    );
  count_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_19,
      O => count_19_DXMUX_22854
    );
  count_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_18,
      O => count_19_DYMUX_22837
    );
  count_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_19_SRINV_22827
    );
  count_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_19_CLKINV_22826
    );
  count_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_19_CEINV_22825
    );
  Mcount_count_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_18_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_18
    );
  count_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_29,
      O => count_29_DXMUX_22900
    );
  count_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_count_eqn_28,
      O => count_29_DYMUX_22883
    );
  count_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => count_29_SRINV_22873
    );
  count_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => count_29_CLKINV_22872
    );
  count_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003_0,
      O => count_29_CEINV_22871
    );
  Mcount_count_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_28_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_28
    );
  black1_min_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_11,
      O => black1_min_11_DXMUX_22946
    );
  black1_min_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_10,
      O => black1_min_11_DYMUX_22929
    );
  black1_min_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_11_SRINV_22919
    );
  black1_min_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_11_CLKINV_22918
    );
  black1_min_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_11_CEINV_22917
    );
  Mcount_black1_min_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_10_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_10
    );
  black1_min_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_21,
      O => black1_min_21_DXMUX_22992
    );
  black1_min_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_20,
      O => black1_min_21_DYMUX_22975
    );
  black1_min_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_21_SRINV_22965
    );
  black1_min_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_21_CLKINV_22964
    );
  black1_min_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_21_CEINV_22963
    );
  Mcount_black1_min_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_20_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_20
    );
  black1_min_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_13,
      O => black1_min_13_DXMUX_23038
    );
  black1_min_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_12,
      O => black1_min_13_DYMUX_23021
    );
  black1_min_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_13_SRINV_23011
    );
  black1_min_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_13_CLKINV_23010
    );
  black1_min_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_13_CEINV_23009
    );
  Mcount_black1_min_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_12_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_12
    );
  black1_min_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_31,
      O => black1_min_31_DXMUX_23084
    );
  black1_min_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_30,
      O => black1_min_31_DYMUX_23067
    );
  black1_min_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_31_SRINV_23057
    );
  black1_min_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_31_CLKINV_23056
    );
  black1_min_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_31_CEINV_23055
    );
  Mcount_black1_min_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_30_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_30
    );
  black1_min_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_23,
      O => black1_min_23_DXMUX_23130
    );
  black1_min_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_22,
      O => black1_min_23_DYMUX_23113
    );
  black1_min_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_23_SRINV_23103
    );
  black1_min_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_23_CLKINV_23102
    );
  black1_min_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_23_CEINV_23101
    );
  Mcount_black1_min_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_22_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_22
    );
  black1_min_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_15,
      O => black1_min_15_DXMUX_23176
    );
  black1_min_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_14,
      O => black1_min_15_DYMUX_23159
    );
  black1_min_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_15_SRINV_23149
    );
  black1_min_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_15_CLKINV_23148
    );
  black1_min_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_15_CEINV_23147
    );
  Mcount_black1_min_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_14_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_14
    );
  black1_min_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_25,
      O => black1_min_25_DXMUX_23222
    );
  black1_min_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_24,
      O => black1_min_25_DYMUX_23205
    );
  black1_min_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_25_SRINV_23195
    );
  black1_min_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_25_CLKINV_23194
    );
  black1_min_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_25_CEINV_23193
    );
  Mcount_black1_min_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_24_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_24
    );
  black1_min_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_17,
      O => black1_min_17_DXMUX_23268
    );
  black1_min_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_16,
      O => black1_min_17_DYMUX_23251
    );
  black1_min_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_17_SRINV_23241
    );
  black1_min_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_17_CLKINV_23240
    );
  black1_min_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_17_CEINV_23239
    );
  Mcount_black1_min_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_16_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_16
    );
  black1_min_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_27,
      O => black1_min_27_DXMUX_23314
    );
  black1_min_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_26,
      O => black1_min_27_DYMUX_23297
    );
  black1_min_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_27_SRINV_23287
    );
  black1_min_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_27_CLKINV_23286
    );
  black1_min_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_27_CEINV_23285
    );
  Mcount_black1_min_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_26_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_26
    );
  black1_min_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_19,
      O => black1_min_19_DXMUX_23360
    );
  black1_min_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_18,
      O => black1_min_19_DYMUX_23343
    );
  black1_min_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_19_SRINV_23333
    );
  black1_min_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_19_CLKINV_23332
    );
  black1_min_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_19_CEINV_23331
    );
  Mcount_black1_min_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_18_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_18
    );
  black1_min_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_29,
      O => black1_min_29_DXMUX_23406
    );
  black1_min_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_28,
      O => black1_min_29_DYMUX_23389
    );
  black1_min_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_29_SRINV_23379
    );
  black1_min_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_29_CLKINV_23378
    );
  black1_min_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_29_CEINV_23377
    );
  Mcount_black1_min_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_28_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_28
    );
  black1_sec_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_11,
      O => black1_sec_11_DXMUX_23452
    );
  black1_sec_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_10,
      O => black1_sec_11_DYMUX_23435
    );
  black1_sec_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_11_SRINV_23425
    );
  black1_sec_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_11_CLKINV_23424
    );
  black1_sec_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_11_CEINV_23423
    );
  Mcount_black1_sec_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_10_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_10
    );
  black1_sec_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_21,
      O => black1_sec_21_DXMUX_23498
    );
  black1_sec_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_20,
      O => black1_sec_21_DYMUX_23481
    );
  black1_sec_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_21_SRINV_23471
    );
  black1_sec_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_21_CLKINV_23470
    );
  black1_sec_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_21_CEINV_23469
    );
  Mcount_black1_sec_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_20_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_20
    );
  black1_sec_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_13,
      O => black1_sec_13_DXMUX_23544
    );
  black1_sec_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_12,
      O => black1_sec_13_DYMUX_23527
    );
  black1_sec_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_13_SRINV_23517
    );
  black1_sec_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_13_CLKINV_23516
    );
  black1_sec_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_13_CEINV_23515
    );
  Mcount_black1_sec_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_12_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_12
    );
  black1_sec_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_31,
      O => black1_sec_31_DXMUX_23590
    );
  black1_sec_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_30,
      O => black1_sec_31_DYMUX_23573
    );
  black1_sec_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_31_SRINV_23563
    );
  black1_sec_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_31_CLKINV_23562
    );
  black1_sec_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_31_CEINV_23561
    );
  Mcount_black1_sec_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_30_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_30
    );
  black1_sec_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_23,
      O => black1_sec_23_DXMUX_23636
    );
  black1_sec_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_22,
      O => black1_sec_23_DYMUX_23619
    );
  black1_sec_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_23_SRINV_23609
    );
  black1_sec_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_23_CLKINV_23608
    );
  black1_sec_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_23_CEINV_23607
    );
  Mcount_black1_sec_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_22_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_22
    );
  black1_sec_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_15,
      O => black1_sec_15_DXMUX_23682
    );
  black1_sec_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_14,
      O => black1_sec_15_DYMUX_23665
    );
  black1_sec_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_15_SRINV_23655
    );
  black1_sec_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_15_CLKINV_23654
    );
  black1_sec_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_15_CEINV_23653
    );
  Mcount_black1_sec_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_14_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_14
    );
  black1_sec_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_25,
      O => black1_sec_25_DXMUX_23728
    );
  black1_sec_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_24,
      O => black1_sec_25_DYMUX_23711
    );
  black1_sec_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_25_SRINV_23701
    );
  black1_sec_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_25_CLKINV_23700
    );
  black1_sec_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_25_CEINV_23699
    );
  Mcount_black1_sec_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_24_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_24
    );
  black1_sec_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_17,
      O => black1_sec_17_DXMUX_23774
    );
  black1_sec_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_16,
      O => black1_sec_17_DYMUX_23757
    );
  black1_sec_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_17_SRINV_23747
    );
  black1_sec_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_17_CLKINV_23746
    );
  black1_sec_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_17_CEINV_23745
    );
  Mcount_black1_sec_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_16_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_16
    );
  black1_sec_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_27,
      O => black1_sec_27_DXMUX_23820
    );
  black1_sec_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_26,
      O => black1_sec_27_DYMUX_23803
    );
  black1_sec_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_27_SRINV_23793
    );
  black1_sec_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_27_CLKINV_23792
    );
  black1_sec_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_27_CEINV_23791
    );
  Mcount_black1_sec_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_26_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_26
    );
  black1_sec_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_19,
      O => black1_sec_19_DXMUX_23866
    );
  black1_sec_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_18,
      O => black1_sec_19_DYMUX_23849
    );
  black1_sec_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_19_SRINV_23839
    );
  black1_sec_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_19_CLKINV_23838
    );
  black1_sec_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_19_CEINV_23837
    );
  Mcount_black1_sec_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_18_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_18
    );
  black1_sec_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_29,
      O => black1_sec_29_DXMUX_23912
    );
  black1_sec_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_28,
      O => black1_sec_29_DYMUX_23895
    );
  black1_sec_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_29_SRINV_23885
    );
  black1_sec_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_29_CLKINV_23884
    );
  black1_sec_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_29_CEINV_23883
    );
  Mcount_black1_sec_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_28_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_28
    );
  black2_min_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_11,
      O => black2_min_11_DXMUX_23958
    );
  black2_min_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_10,
      O => black2_min_11_DYMUX_23941
    );
  black2_min_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_11_SRINV_23931
    );
  black2_min_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_11_CLKINV_23930
    );
  black2_min_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_11_CEINV_23929
    );
  Mcount_black2_min_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_10_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_10
    );
  black2_min_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_21,
      O => black2_min_21_DXMUX_24004
    );
  black2_min_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_20,
      O => black2_min_21_DYMUX_23987
    );
  black2_min_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_21_SRINV_23977
    );
  black2_min_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_21_CLKINV_23976
    );
  black2_min_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_21_CEINV_23975
    );
  Mcount_black2_min_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_20_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_20
    );
  black2_min_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_13,
      O => black2_min_13_DXMUX_24050
    );
  black2_min_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_12,
      O => black2_min_13_DYMUX_24033
    );
  black2_min_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_13_SRINV_24023
    );
  black2_min_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_13_CLKINV_24022
    );
  black2_min_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_13_CEINV_24021
    );
  Mcount_black2_min_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_12_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_12
    );
  black2_min_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_31,
      O => black2_min_31_DXMUX_24096
    );
  black2_min_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_30,
      O => black2_min_31_DYMUX_24079
    );
  black2_min_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_31_SRINV_24069
    );
  black2_min_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_31_CLKINV_24068
    );
  black2_min_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_31_CEINV_24067
    );
  Mcount_black2_min_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_30_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_30
    );
  black2_min_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_23,
      O => black2_min_23_DXMUX_24142
    );
  black2_min_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_22,
      O => black2_min_23_DYMUX_24125
    );
  black2_min_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_23_SRINV_24115
    );
  black2_min_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_23_CLKINV_24114
    );
  black2_min_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_23_CEINV_24113
    );
  Mcount_black2_min_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_22_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_22
    );
  black2_min_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_15,
      O => black2_min_15_DXMUX_24188
    );
  black2_min_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_14,
      O => black2_min_15_DYMUX_24171
    );
  black2_min_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_15_SRINV_24161
    );
  black2_min_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_15_CLKINV_24160
    );
  black2_min_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_15_CEINV_24159
    );
  Mcount_black2_min_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_14_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_14
    );
  black2_min_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_25,
      O => black2_min_25_DXMUX_24234
    );
  black2_min_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_24,
      O => black2_min_25_DYMUX_24217
    );
  black2_min_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_25_SRINV_24207
    );
  black2_min_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_25_CLKINV_24206
    );
  black2_min_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_25_CEINV_24205
    );
  Mcount_black2_min_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_24_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_24
    );
  black2_min_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_17,
      O => black2_min_17_DXMUX_24280
    );
  black2_min_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_16,
      O => black2_min_17_DYMUX_24263
    );
  black2_min_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_17_SRINV_24253
    );
  black2_min_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_17_CLKINV_24252
    );
  black2_min_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_17_CEINV_24251
    );
  Mcount_black2_min_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_16_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_16
    );
  black2_min_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_27,
      O => black2_min_27_DXMUX_24326
    );
  black2_min_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_26,
      O => black2_min_27_DYMUX_24309
    );
  black2_min_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_27_SRINV_24299
    );
  black2_min_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_27_CLKINV_24298
    );
  black2_min_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_27_CEINV_24297
    );
  Mcount_black2_min_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_26_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_26
    );
  black2_min_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_19,
      O => black2_min_19_DXMUX_24372
    );
  black2_min_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_18,
      O => black2_min_19_DYMUX_24355
    );
  black2_min_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_19_SRINV_24345
    );
  black2_min_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_19_CLKINV_24344
    );
  black2_min_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_19_CEINV_24343
    );
  Mcount_black2_min_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_18_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_18
    );
  black2_min_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_29,
      O => black2_min_29_DXMUX_24418
    );
  black2_min_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_28,
      O => black2_min_29_DYMUX_24401
    );
  black2_min_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_29_SRINV_24391
    );
  black2_min_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_29_CLKINV_24390
    );
  black2_min_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_29_CEINV_24389
    );
  Mcount_black2_min_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_28_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_28
    );
  black2_sec_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_11,
      O => black2_sec_11_DXMUX_24464
    );
  black2_sec_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_10,
      O => black2_sec_11_DYMUX_24447
    );
  black2_sec_11_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_11_SRINV_24437
    );
  black2_sec_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_11_CLKINV_24436
    );
  black2_sec_11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_11_CEINV_24435
    );
  Mcount_black2_sec_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_10_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_10
    );
  black2_sec_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_21,
      O => black2_sec_21_DXMUX_24510
    );
  black2_sec_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_20,
      O => black2_sec_21_DYMUX_24493
    );
  black2_sec_21_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_21_SRINV_24483
    );
  black2_sec_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_21_CLKINV_24482
    );
  black2_sec_21_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_21_CEINV_24481
    );
  Mcount_black2_sec_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_20_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_20
    );
  black2_sec_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_13,
      O => black2_sec_13_DXMUX_24556
    );
  black2_sec_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_12,
      O => black2_sec_13_DYMUX_24539
    );
  black2_sec_13_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_13_SRINV_24529
    );
  black2_sec_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_13_CLKINV_24528
    );
  black2_sec_13_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_13_CEINV_24527
    );
  Mcount_black2_sec_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_12_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_12
    );
  black2_sec_31_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_31,
      O => black2_sec_31_DXMUX_24602
    );
  black2_sec_31_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_30,
      O => black2_sec_31_DYMUX_24585
    );
  black2_sec_31_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_31_SRINV_24575
    );
  black2_sec_31_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_31_CLKINV_24574
    );
  black2_sec_31_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_31_CEINV_24573
    );
  Mcount_black2_sec_eqn_301 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_30_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_30
    );
  black2_sec_23_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_23,
      O => black2_sec_23_DXMUX_24648
    );
  black2_sec_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_22,
      O => black2_sec_23_DYMUX_24631
    );
  black2_sec_23_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_23_SRINV_24621
    );
  black2_sec_23_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_23_CLKINV_24620
    );
  black2_sec_23_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_23_CEINV_24619
    );
  Mcount_black2_sec_eqn_221 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_22_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_22
    );
  black2_sec_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_15,
      O => black2_sec_15_DXMUX_24694
    );
  black2_sec_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_14,
      O => black2_sec_15_DYMUX_24677
    );
  black2_sec_15_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_15_SRINV_24667
    );
  black2_sec_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_15_CLKINV_24666
    );
  black2_sec_15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_15_CEINV_24665
    );
  Mcount_black2_sec_eqn_141 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_14_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_14
    );
  black2_sec_25_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_25,
      O => black2_sec_25_DXMUX_24740
    );
  black2_sec_25_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_24,
      O => black2_sec_25_DYMUX_24723
    );
  black2_sec_25_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_25_SRINV_24713
    );
  black2_sec_25_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_25_CLKINV_24712
    );
  black2_sec_25_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_25_CEINV_24711
    );
  Mcount_black2_sec_eqn_241 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_24_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_24
    );
  black2_sec_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_17,
      O => black2_sec_17_DXMUX_24786
    );
  black2_sec_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_16,
      O => black2_sec_17_DYMUX_24769
    );
  black2_sec_17_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_17_SRINV_24759
    );
  black2_sec_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_17_CLKINV_24758
    );
  black2_sec_17_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_17_CEINV_24757
    );
  Mcount_black2_sec_eqn_161 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_16_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_16
    );
  black2_sec_27_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_27,
      O => black2_sec_27_DXMUX_24832
    );
  black2_sec_27_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_26,
      O => black2_sec_27_DYMUX_24815
    );
  black2_sec_27_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_27_SRINV_24805
    );
  black2_sec_27_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_27_CLKINV_24804
    );
  black2_sec_27_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_27_CEINV_24803
    );
  Mcount_black2_sec_eqn_261 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_26_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_26
    );
  black2_sec_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_19,
      O => black2_sec_19_DXMUX_24878
    );
  black2_sec_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_18,
      O => black2_sec_19_DYMUX_24861
    );
  black2_sec_19_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_19_SRINV_24851
    );
  black2_sec_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_19_CLKINV_24850
    );
  black2_sec_19_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_19_CEINV_24849
    );
  Mcount_black2_sec_eqn_181 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_18_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_18
    );
  black2_sec_29_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_29,
      O => black2_sec_29_DXMUX_24924
    );
  black2_sec_29_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_28,
      O => black2_sec_29_DYMUX_24907
    );
  black2_sec_29_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_29_SRINV_24897
    );
  black2_sec_29_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_29_CLKINV_24896
    );
  black2_sec_29_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_29_CEINV_24895
    );
  Mcount_black2_sec_eqn_281 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_28_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_28
    );
  blackIsRunning_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N70,
      O => N70_0
    );
  blackIsRunning_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_and0002,
      O => blackIsRunning_0_DYMUX_24953
    );
  blackIsRunning_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => blackIsRunning_0_CLKINV_24943
    );
  blackIsRunning_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => blackIsRunning_0_not0001,
      O => blackIsRunning_0_CEINV_24942
    );
  black1_min_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_1,
      O => black1_min_1_DXMUX_25007
    );
  black1_min_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_0,
      O => black1_min_1_DYMUX_24991
    );
  black1_min_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_1_SRINV_24981
    );
  black1_min_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_1_CLKINV_24980
    );
  black1_min_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_1_CEINV_24979
    );
  Mcount_black1_min_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_2,
      ADR1 => black1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_0
    );
  black1_min_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_3,
      O => black1_min_3_DXMUX_25053
    );
  black1_min_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_2,
      O => black1_min_3_DYMUX_25036
    );
  black1_min_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_3_SRINV_25026
    );
  black1_min_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_3_CLKINV_25025
    );
  black1_min_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_3_CEINV_25024
    );
  Mcount_black1_min_eqn_210 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_2_2,
      ADR1 => black1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_2
    );
  black1_min_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_5,
      O => black1_min_5_DXMUX_25098
    );
  black1_min_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_4,
      O => black1_min_5_DYMUX_25082
    );
  black1_min_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_5_SRINV_25072
    );
  black1_min_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_5_CLKINV_25071
    );
  black1_min_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_5_CEINV_25070
    );
  Mcount_black1_min_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_2,
      ADR1 => black1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_4
    );
  black1_min_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_7,
      O => black1_min_7_DXMUX_25143
    );
  black1_min_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_6,
      O => black1_min_7_DYMUX_25126
    );
  black1_min_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_7_SRINV_25116
    );
  black1_min_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_7_CLKINV_25115
    );
  black1_min_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_7_CEINV_25114
    );
  Mcount_black1_min_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_6_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_6
    );
  black1_min_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_9,
      O => black1_min_9_DXMUX_25189
    );
  black1_min_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_min_eqn_8,
      O => black1_min_9_DYMUX_25172
    );
  black1_min_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_min_9_SRINV_25162
    );
  black1_min_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_min_9_CLKINV_25161
    );
  black1_min_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001_0,
      O => black1_min_9_CEINV_25160
    );
  Mcount_black1_min_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_8_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_8
    );
  black1_sec_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_1,
      O => black1_sec_1_DXMUX_25235
    );
  black1_sec_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_0,
      O => black1_sec_1_DYMUX_25218
    );
  black1_sec_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_1_SRINV_25208
    );
  black1_sec_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_1_CLKINV_25207
    );
  black1_sec_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_1_CEINV_25206
    );
  Mcount_black1_sec_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_7,
      ADR1 => black1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_0
    );
  black1_sec_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_3,
      O => black1_sec_3_DXMUX_25281
    );
  black1_sec_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_2,
      O => black1_sec_3_DYMUX_25264
    );
  black1_sec_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_3_SRINV_25254
    );
  black1_sec_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_3_CLKINV_25253
    );
  black1_sec_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_3_CEINV_25252
    );
  Mcount_black1_sec_eqn_210 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_2_7,
      ADR1 => black1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_2
    );
  black1_sec_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_5,
      O => black1_sec_5_DXMUX_25326
    );
  black1_sec_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_4,
      O => black1_sec_5_DYMUX_25310
    );
  black1_sec_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_5_SRINV_25300
    );
  black1_sec_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_5_CLKINV_25299
    );
  black1_sec_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_5_CEINV_25298
    );
  Mcount_black1_sec_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_7,
      ADR1 => black1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_4
    );
  black1_sec_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_7,
      O => black1_sec_7_DXMUX_25371
    );
  black1_sec_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_6,
      O => black1_sec_7_DYMUX_25354
    );
  black1_sec_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_7_SRINV_25344
    );
  black1_sec_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_7_CLKINV_25343
    );
  black1_sec_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_7_CEINV_25342
    );
  Mcount_black1_sec_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_6_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_6
    );
  black1_sec_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_9,
      O => black1_sec_9_DXMUX_25417
    );
  black1_sec_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black1_sec_eqn_8,
      O => black1_sec_9_DYMUX_25400
    );
  black1_sec_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black1_sec_9_SRINV_25390
    );
  black1_sec_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black1_sec_9_CLKINV_25389
    );
  black1_sec_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001_0,
      O => black1_sec_9_CEINV_25388
    );
  Mcount_black1_sec_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_8_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_8
    );
  black2_min_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_1,
      O => black2_min_1_DXMUX_25463
    );
  black2_min_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_0,
      O => black2_min_1_DYMUX_25446
    );
  black2_min_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_1_SRINV_25436
    );
  black2_min_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_1_CLKINV_25435
    );
  black2_min_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_1_CEINV_25434
    );
  Mcount_black2_min_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_8,
      ADR1 => black2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_0
    );
  black2_min_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_3,
      O => black2_min_3_DXMUX_25509
    );
  black2_min_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_2,
      O => black2_min_3_DYMUX_25492
    );
  black2_min_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_3_SRINV_25482
    );
  black2_min_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_3_CLKINV_25481
    );
  black2_min_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_3_CEINV_25480
    );
  Mcount_black2_min_eqn_210 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_2_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_2
    );
  black2_min_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_5,
      O => black2_min_5_DXMUX_25554
    );
  black2_min_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_4,
      O => black2_min_5_DYMUX_25538
    );
  black2_min_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_5_SRINV_25528
    );
  black2_min_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_5_CLKINV_25527
    );
  black2_min_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_5_CEINV_25526
    );
  Mcount_black2_min_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_8,
      ADR1 => black2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_4
    );
  black2_min_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_7,
      O => black2_min_7_DXMUX_25599
    );
  black2_min_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_6,
      O => black2_min_7_DYMUX_25582
    );
  black2_min_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_7_SRINV_25572
    );
  black2_min_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_7_CLKINV_25571
    );
  black2_min_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_7_CEINV_25570
    );
  Mcount_black2_min_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_6_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_6
    );
  black2_min_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_9,
      O => black2_min_9_DXMUX_25645
    );
  black2_min_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_min_eqn_8,
      O => black2_min_9_DYMUX_25628
    );
  black2_min_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_min_9_SRINV_25618
    );
  black2_min_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_min_9_CLKINV_25617
    );
  black2_min_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001_0,
      O => black2_min_9_CEINV_25616
    );
  Mcount_black2_min_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_8_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_8
    );
  black2_sec_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_1,
      O => black2_sec_1_DXMUX_25691
    );
  black2_sec_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_0,
      O => black2_sec_1_DYMUX_25674
    );
  black2_sec_1_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_1_SRINV_25664
    );
  black2_sec_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_1_CLKINV_25663
    );
  black2_sec_1_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_1_CEINV_25662
    );
  Mcount_black2_sec_eqn_01 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_0_1,
      ADR1 => black2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_0
    );
  black2_sec_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_3,
      O => black2_sec_3_DXMUX_25737
    );
  black2_sec_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_2,
      O => black2_sec_3_DYMUX_25720
    );
  black2_sec_3_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_3_SRINV_25710
    );
  black2_sec_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_3_CLKINV_25709
    );
  black2_sec_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_3_CEINV_25708
    );
  Mcount_black2_sec_eqn_210 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_2_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_2
    );
  black2_sec_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_5,
      O => black2_sec_5_DXMUX_25782
    );
  black2_sec_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_4,
      O => black2_sec_5_DYMUX_25766
    );
  black2_sec_5_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_5_SRINV_25756
    );
  black2_sec_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_5_CLKINV_25755
    );
  black2_sec_5_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_5_CEINV_25754
    );
  Mcount_black2_sec_eqn_41 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_4_1,
      ADR1 => black2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_4
    );
  black2_sec_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_7,
      O => black2_sec_7_DXMUX_25827
    );
  black2_sec_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_6,
      O => black2_sec_7_DYMUX_25810
    );
  black2_sec_7_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_7_SRINV_25800
    );
  black2_sec_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_7_CLKINV_25799
    );
  black2_sec_7_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_7_CEINV_25798
    );
  Mcount_black2_sec_eqn_61 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_6_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_6
    );
  black2_sec_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_9,
      O => black2_sec_9_DXMUX_25873
    );
  black2_sec_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_black2_sec_eqn_8,
      O => black2_sec_9_DYMUX_25856
    );
  black2_sec_9_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => black2_sec_9_SRINV_25846
    );
  black2_sec_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => black2_sec_9_CLKINV_25845
    );
  black2_sec_9_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001,
      O => black2_sec_9_CEINV_25844
    );
  Mcount_black2_sec_eqn_81 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_8_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_8
    );
  SF_D_0_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => SF_D1(0),
      ADR2 => SF_D0(0),
      ADR3 => VCC,
      O => SF_D_0_OBUF_25893
    );
  cur_state_cmp_eq000011_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq000011_25926,
      O => cur_state_cmp_eq000011_0
    );
  cur_state_cmp_eq000011_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N46,
      O => N46_0
    );
  tx_state_cmp_eq00001_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => i2(6),
      ADR1 => i2(10),
      ADR2 => i2(0),
      ADR3 => VCC,
      O => N46
    );
  N76_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N76,
      O => N76_0
    );
  N76_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N74,
      O => N74_0
    );
  tx_state_cmp_eq00001_SW1 : X_LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      ADR0 => i2(8),
      ADR1 => i2(3),
      ADR2 => i2(7),
      ADR3 => i2(4),
      O => N74
    );
  N2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N2,
      O => N2_0
    );
  N2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N34_pack_1,
      O => N34
    );
  SF_D1_mux0000_1_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => init_state_FSM_FFd10_7006,
      ADR1 => init_state_FSM_FFd11_7003,
      ADR2 => init_state_FSM_FFd1_7007,
      ADR3 => init_state_FSM_FFd6_7074,
      O => N34_pack_1
    );
  tx_byte_6_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_6_4_25998,
      O => tx_byte_6_4_0
    );
  tx_byte_6_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_0_4_25991,
      O => tx_byte_0_4_0
    );
  tx_byte_0_4 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd3_6723,
      ADR1 => black2_sec(0),
      ADR2 => cur_state_FSM_FFd18_7122,
      ADR3 => cur_state_FSM_FFd8_6717,
      O => tx_byte_0_4_25991
    );
  tx_byte_6_7_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_6_7_26022,
      O => tx_byte_6_7_0
    );
  tx_byte_6_7_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_1_3_26014,
      O => tx_byte_1_3_0
    );
  tx_byte_1_3 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd14_6709,
      ADR1 => white1_min(1),
      ADR2 => cur_state_FSM_FFd15_6713,
      ADR3 => VCC,
      O => tx_byte_1_3_26014
    );
  tx_byte_1_40_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_1_40_26046,
      O => tx_byte_1_40_0
    );
  tx_byte_1_40_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_2_4_26039,
      O => tx_byte_2_4_0
    );
  tx_byte_2_4 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd3_6723,
      ADR1 => black2_sec(2),
      ADR2 => cur_state_FSM_FFd20_6722,
      ADR3 => cur_state_FSM_FFd8_6717,
      O => tx_byte_2_4_26039
    );
  tx_byte_5_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_5_4_26070,
      O => tx_byte_5_4_0
    );
  tx_byte_5_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_3_4_26063,
      O => tx_byte_3_4_0
    );
  tx_byte_3_4 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => cur_state_FSM_FFd5_6720,
      ADR1 => cur_state_FSM_FFd8_6717,
      ADR2 => cur_state_FSM_FFd12_6711,
      ADR3 => cur_state_FSM_FFd15_6713,
      O => tx_byte_3_4_26063
    );
  tx_byte_7_37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_7_37_26094,
      O => tx_byte_7_37_0
    );
  tx_byte_7_37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_3_9_26087,
      O => tx_byte_3_9_0
    );
  tx_byte_3_9 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd3_6723,
      ADR1 => black2_sec(3),
      ADR2 => cur_state_FSM_FFd4_6721,
      ADR3 => black1_sec(3),
      O => tx_byte_3_9_26087
    );
  tx_byte_1_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_1_12_26118,
      O => tx_byte_1_12_0
    );
  tx_byte_1_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_5_9_26111,
      O => tx_byte_5_9_0
    );
  tx_byte_5_9 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd7_6719,
      ADR1 => black1_min(5),
      ADR2 => cur_state_FSM_FFd10_6712,
      ADR3 => white2_sec(5),
      O => tx_byte_5_9_26111
    );
  tx_byte_3_37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_3_37_26142,
      O => tx_byte_3_37_0
    );
  tx_byte_3_37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_7_9_26135,
      O => tx_byte_7_9_0
    );
  tx_byte_7_9 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd10_6712,
      ADR1 => white2_sec(7),
      ADR2 => cur_state_FSM_FFd11_6708,
      ADR3 => white1_sec(7),
      O => tx_byte_7_9_26135
    );
  white2_min_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white2_min_not0001,
      O => white2_min_not0001_0
    );
  white2_min_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_min_not0001,
      O => white1_min_not0001_0
    );
  white1_min_not00011 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => white2_min_cmp_eq0000,
      ADR2 => white2_sec_cmp_eq0000,
      ADR3 => timer_white_not0001,
      O => white1_min_not0001
    );
  black2_min_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_min_not0001,
      O => black2_min_not0001_0
    );
  black2_min_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_min_not0001,
      O => black1_min_not0001_0
    );
  black1_min_not00011 : X_LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => black2_min_cmp_eq0000,
      ADR2 => black2_sec_cmp_eq0000,
      ADR3 => black2_sec_not0001,
      O => black1_min_not0001
    );
  tx_byte_6_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_6_33_26214,
      O => tx_byte_6_33_0
    );
  tx_byte_6_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_0_33_26207,
      O => tx_byte_0_33_0
    );
  tx_byte_0_33 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd4_6721,
      ADR1 => black1_sec(0),
      ADR2 => cur_state_FSM_FFd6_6716,
      ADR3 => black2_min(0),
      O => tx_byte_0_33_26207
    );
  tx_byte_2_38_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_2_38_26238,
      O => tx_byte_2_38_0
    );
  tx_byte_2_38_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_0_38_26231,
      O => tx_byte_0_38_0
    );
  tx_byte_0_38 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd7_6719,
      ADR1 => black1_min(0),
      ADR2 => cur_state_FSM_FFd10_6712,
      ADR3 => white2_sec(0),
      O => tx_byte_0_38_26231
    );
  N87_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N87,
      O => N87_0
    );
  N87_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_0_OBUF_26254,
      O => LED_0_OBUF_0
    );
  tx_byte_0_48 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd14_6709,
      ADR1 => white1_min(0),
      ADR2 => cur_state_FSM_FFd15_6713,
      ADR3 => N91_0,
      O => LED_0_OBUF_26254
    );
  tx_byte_2_33_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_2_33_26286,
      O => tx_byte_2_33_0
    );
  tx_byte_2_33_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_1_45_26279,
      O => tx_byte_1_45_0
    );
  tx_byte_1_45 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd4_6721,
      ADR1 => black1_sec(1),
      ADR2 => cur_state_FSM_FFd6_6716,
      ADR3 => black2_min(1),
      O => tx_byte_1_45_26279
    );
  LED_1_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_1_OBUF_26298,
      O => LED_1_OBUF_0
    );
  tx_byte_1_55 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => cur_state_FSM_FFd20_6722,
      ADR1 => cur_state_FSM_FFd5_6720,
      ADR2 => tx_byte_1_12_0,
      ADR3 => N85_0,
      O => LED_1_OBUF_26298
    );
  tx_byte_4_37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_4_37_26322,
      O => tx_byte_4_37_0
    );
  tx_byte_4_37_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_2_OBUF_26315,
      O => LED_2_OBUF_0
    );
  tx_byte_2_48 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd14_6709,
      ADR1 => white1_min(2),
      ADR2 => cur_state_FSM_FFd19_6718,
      ADR3 => N89_0,
      O => LED_2_OBUF_26315
    );
  tx_byte_5_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_5_14_26346,
      O => tx_byte_5_14_0
    );
  tx_byte_5_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_4_14_26339,
      O => tx_byte_4_14_0
    );
  tx_byte_4_14 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => white1_sec(4),
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => white2_min(4),
      O => tx_byte_4_14_26339
    );
  LED_5_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_5_OBUF_26358,
      O => LED_5_OBUF_0
    );
  tx_byte_5_52 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_5_4_0,
      ADR1 => tx_byte_5_9_0,
      ADR2 => tx_byte_5_14_0,
      ADR3 => tx_byte_5_43_0,
      O => LED_5_OBUF_26358
    );
  tx_byte_7_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_7_14_26382,
      O => tx_byte_7_14_0
    );
  tx_byte_7_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_6_12_26375,
      O => tx_byte_6_12_0
    );
  tx_byte_6_12 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => white1_sec(6),
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => white2_min(6),
      O => tx_byte_6_12_26375
    );
  tx_byte_5_37_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => tx_byte_5_37_26394,
      O => tx_byte_5_37_0
    );
  tx_byte_5_37 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => black2_sec(5),
      ADR1 => white1_min(5),
      ADR2 => cur_state_FSM_FFd3_6723,
      ADR3 => cur_state_FSM_FFd14_6709,
      O => tx_byte_5_37_26394
    );
  LED_6_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_6_OBUF_26406,
      O => LED_6_OBUF_0
    );
  tx_byte_6_48 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_6_4_0,
      ADR1 => tx_byte_6_7_0,
      ADR2 => tx_byte_6_12_0,
      ADR3 => tx_byte_6_39_0,
      O => LED_6_OBUF_26406
    );
  LED_7_OBUF_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_7_OBUF_26418,
      O => LED_7_OBUF_0
    );
  tx_byte_7_52 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_7_4_0,
      ADR1 => tx_byte_7_9_0,
      ADR2 => tx_byte_7_14_0,
      ADR3 => tx_byte_7_43_0,
      O => LED_7_OBUF_26418
    );
  N44_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N44,
      O => N44_0
    );
  N44_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i2_mux0002_0_116_26434,
      O => i2_mux0002_0_116_0
    );
  i2_mux0002_0_116 : X_LUT4
    generic map(
      INIT => X"EFEF"
    )
    port map (
      ADR0 => i2(4),
      ADR1 => i2(5),
      ADR2 => N21,
      ADR3 => VCC,
      O => i2_mux0002_0_116_26434
    );
  cur_state_FSM_FFd12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd13_6710,
      O => cur_state_FSM_FFd12_DXMUX_26465
    );
  cur_state_FSM_FFd12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd12_6711,
      O => cur_state_FSM_FFd12_DYMUX_26456
    );
  cur_state_FSM_FFd12_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd12_SRINV_26454
    );
  cur_state_FSM_FFd12_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd12_CLKINV_26453
    );
  cur_state_FSM_FFd12_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd12_CEINV_26452
    );
  cur_state_FSM_FFd14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd15_6713,
      O => cur_state_FSM_FFd14_DXMUX_26493
    );
  cur_state_FSM_FFd14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd14_6709,
      O => cur_state_FSM_FFd14_DYMUX_26484
    );
  cur_state_FSM_FFd14_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd14_SRINV_26482
    );
  cur_state_FSM_FFd14_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd14_CLKINV_26481
    );
  cur_state_FSM_FFd14_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd14_CEINV_26480
    );
  cur_state_FSM_FFd22_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd22_BYINV_26509,
      O => cur_state_FSM_FFd22_DYMUX_26510
    );
  cur_state_FSM_FFd22_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => cur_state_FSM_FFd22_BYINV_26509
    );
  cur_state_FSM_FFd22_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd22_CLKINV_26507
    );
  cur_state_FSM_FFd22_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_done_7120,
      O => cur_state_FSM_FFd22_CEINV_26506
    );
  cur_state_FSM_FFd15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd16_6727,
      O => cur_state_FSM_FFd15_DYMUX_26527
    );
  cur_state_FSM_FFd15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd15_CLKINV_26524
    );
  cur_state_FSM_FFd15_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd15_CEINV_26523
    );
  cur_state_FSM_FFd20_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd21_6728,
      O => cur_state_FSM_FFd20_DXMUX_26555
    );
  cur_state_FSM_FFd20_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd20_6722,
      O => cur_state_FSM_FFd20_DYMUX_26546
    );
  cur_state_FSM_FFd20_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd20_SRINV_26544
    );
  cur_state_FSM_FFd20_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd20_CLKINV_26543
    );
  cur_state_FSM_FFd20_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd20_CEINV_26542
    );
  startCheck_0_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_and0001_pack_1,
      O => whiteIsRunning_0_and0001
    );
  whiteIsRunning_0_not000111 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => whiteIsRunning(0),
      ADR1 => Start_IBUF_6990,
      ADR2 => blackIsRunning(0),
      ADR3 => startCheck(0),
      O => whiteIsRunning_0_and0001_pack_1
    );
  SF_D0_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D0_mux0000(5),
      O => SF_D0_1_DXMUX_26615
    );
  SF_D0_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N40_pack_2,
      O => N40
    );
  SF_D0_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => SF_D0_1_CLKINV_26600
    );
  SF_D0_1_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => SF_D0_1_CEINVNOT
    );
  SF_D0_mux0000_5_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => SF_D0(1),
      ADR1 => N3_0,
      ADR2 => N5_0,
      ADR3 => LED_5_OBUF_0,
      O => N40_pack_2
    );
  SF_D0_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D0_mux0000(6),
      O => SF_D0_2_DXMUX_26648
    );
  SF_D0_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N38_pack_2,
      O => N38
    );
  SF_D0_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => SF_D0_2_CLKINV_26633
    );
  SF_D0_2_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => SF_D0_2_CEINVNOT
    );
  count_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => count(8),
      ADR1 => count(9),
      ADR2 => count(7),
      ADR3 => count(10),
      O => count_cmp_eq0000_wg_lut(0)
    );
  SF_D0_mux0000_6_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => SF_D0(2),
      ADR1 => N3_0,
      ADR2 => N5_0,
      ADR3 => LED_6_OBUF_0,
      O => N38_pack_2
    );
  SF_D0_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D0_mux0000(7),
      O => SF_D0_3_DXMUX_26681
    );
  SF_D0_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N36_pack_2,
      O => N36
    );
  SF_D0_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => SF_D0_3_CLKINV_26666
    );
  SF_D0_3_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => SF_D0_3_CEINVNOT
    );
  SF_D0_mux0000_7_SW0 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => SF_D0(3),
      ADR1 => N3_0,
      ADR2 => N5_0,
      ADR3 => LED_7_OBUF_0,
      O => N36_pack_2
    );
  cur_state_cmp_eq000024_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq000024_26695,
      O => cur_state_cmp_eq000024_0
    );
  cur_state_cmp_eq000024 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => i2(2),
      ADR1 => i2(9),
      ADR2 => i2(8),
      ADR3 => VCC,
      O => cur_state_cmp_eq000024_26695
    );
  N62_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N62,
      O => N62_0
    );
  N62_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N64,
      O => N64_0
    );
  init_state_cmp_eq00001_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      ADR0 => i(17),
      ADR1 => i(13),
      ADR2 => i(10),
      ADR3 => i(9),
      O => N64
    );
  N66_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N66,
      O => N66_0
    );
  N66_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq000015_26736,
      O => init_state_cmp_eq000015_0
    );
  init_state_cmp_eq000015 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => i(5),
      ADR1 => i(6),
      ADR2 => i(8),
      ADR3 => i(4),
      O => init_state_cmp_eq000015_26736
    );
  N27_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N27,
      O => N27_0
    );
  N27_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq000117_26759,
      O => init_state_cmp_eq000117_0
    );
  init_state_cmp_eq000117 : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => i(7),
      ADR1 => i(1),
      ADR2 => i(9),
      ADR3 => i(6),
      O => init_state_cmp_eq000117_26759
    );
  init_done_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd1_7007,
      O => init_done_DYMUX_26777
    );
  init_done_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_done_CLKINV_26774
    );
  LCD_E2 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => LCD_E1_7005,
      ADR2 => LCD_E0_7129,
      ADR3 => VCC,
      O => LCD_E_OBUF_26793
    );
  i_mux0001_0_136_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => i_mux0001_0_136_26805,
      O => i_mux0001_0_136_0
    );
  i_mux0001_0_136 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => init_state_FSM_FFd4_7118,
      ADR1 => init_state_FSM_FFd2_7117,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_mux0001_0_136_26805
    );
  white1_sec_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => white1_sec_not0001,
      O => white1_sec_not0001_0
    );
  white1_sec_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => timer_white_not0001_pack_1,
      O => timer_white_not0001
    );
  white1_min_not0001111 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => N70_0,
      ADR1 => white1_min_cmp_le0000,
      ADR2 => white1_min_cmp_le0001,
      ADR3 => count_cmp_eq0000_wg_cy_7_Q,
      O => timer_white_not0001_pack_1
    );
  whiteIsRunning_0_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => whiteIsRunning_0_or0000_pack_1,
      O => whiteIsRunning_0_or0000
    );
  whiteIsRunning_0_or00001 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => startCheck(0),
      ADR1 => whiteIsRunning(0),
      ADR2 => PushBlack_IBUF_7000,
      ADR3 => VCC,
      O => whiteIsRunning_0_or0000_pack_1
    );
  init_state_FSM_FFd11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_FSM_FFd11_BYINV_26864,
      O => init_state_FSM_FFd11_DYMUX_26865
    );
  init_state_FSM_FFd11_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => init_state_FSM_FFd11_BYINV_26864
    );
  init_state_FSM_FFd11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => init_state_FSM_FFd11_CLKINV_26862
    );
  init_state_FSM_FFd11_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd22_6726,
      O => init_state_FSM_FFd11_CEINV_26861
    );
  SF_D1_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D1_mux0000(0),
      O => SF_D1_0_DXMUX_26900
    );
  SF_D1_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N32_pack_2,
      O => N32
    );
  SF_D1_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => SF_D1_0_CLKINV_26883
    );
  SF_D1_0_CEINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => SF_D1_0_CEINVNOT
    );
  SF_D1_mux0000_0_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => init_state_FSM_FFd7_7009,
      ADR1 => init_state_FSM_FFd9_7010,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N32_pack_2
    );
  N60_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N60,
      O => N60_0
    );
  N60_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N81,
      O => N81_0
    );
  init_state_cmp_eq00015_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => i(0),
      ADR1 => i(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N81
    );
  cur_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd5_6720,
      O => cur_state_FSM_FFd4_DXMUX_26949
    );
  cur_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd4_6721,
      O => cur_state_FSM_FFd4_DYMUX_26940
    );
  cur_state_FSM_FFd4_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd4_SRINV_26938
    );
  cur_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd4_CLKINV_26937
    );
  cur_state_FSM_FFd4_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd4_CEINV_26936
    );
  cur_state_FSM_FFd6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd7_6719,
      O => cur_state_FSM_FFd6_DXMUX_26977
    );
  cur_state_FSM_FFd6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd6_6716,
      O => cur_state_FSM_FFd6_DYMUX_26968
    );
  cur_state_FSM_FFd6_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd6_SRINV_26966
    );
  cur_state_FSM_FFd6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd6_CLKINV_26965
    );
  cur_state_FSM_FFd6_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd6_CEINV_26964
    );
  cur_state_FSM_FFd8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd9_6714,
      O => cur_state_FSM_FFd8_DXMUX_27005
    );
  cur_state_FSM_FFd8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd8_6717,
      O => cur_state_FSM_FFd8_DYMUX_26996
    );
  cur_state_FSM_FFd8_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd8_SRINV_26994
    );
  cur_state_FSM_FFd8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd8_CLKINV_26993
    );
  cur_state_FSM_FFd8_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd8_CEINV_26992
    );
  cur_state_FSM_FFd10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd11_6708,
      O => cur_state_FSM_FFd10_DXMUX_27033
    );
  cur_state_FSM_FFd10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_FSM_FFd10_6712,
      O => cur_state_FSM_FFd10_DYMUX_27024
    );
  cur_state_FSM_FFd10_SRINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd10_SRINV_27022
    );
  cur_state_FSM_FFd10_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => cur_state_FSM_FFd10_CLKINV_27021
    );
  cur_state_FSM_FFd10_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => cur_state_cmp_eq0000_0,
      O => cur_state_FSM_FFd10_CEINV_27020
    );
  black1_sec_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black1_sec_not0001,
      O => black1_sec_not0001_0
    );
  black1_sec_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => black2_sec_not0001_pack_1,
      O => black2_sec_not0001
    );
  black1_min_not0001211 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => N72_0,
      ADR1 => white1_min_cmp_le0000,
      ADR2 => white1_min_cmp_le0001,
      ADR3 => count_cmp_eq0000_wg_cy_7_Q,
      O => black2_sec_not0001_pack_1
    );
  N58_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N58,
      O => N58_0
    );
  N58_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => init_state_cmp_eq00007_27078,
      O => init_state_cmp_eq00007_0
    );
  init_state_cmp_eq00007 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => i(14),
      ADR1 => i(3),
      ADR2 => i(19),
      ADR3 => i(12),
      O => init_state_cmp_eq00007_27078
    );
  count_not0003_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => count_not0003,
      O => count_not0003_0
    );
  count_not00031 : X_LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      ADR0 => white1_min_cmp_le0000,
      ADR1 => white1_min_cmp_le0001,
      ADR2 => blackIsRunning(0),
      ADR3 => whiteIsRunning(0),
      O => count_not0003
    );
  startCheck_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => startCheck_0_BYINV_27109,
      O => startCheck_0_DYMUX_27110
    );
  startCheck_0_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => startCheck_0_BYINV_27109
    );
  startCheck_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => startCheck_0_CLKINV_27107
    );
  startCheck_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => startCheck_0_not0001,
      O => startCheck_0_CEINV_27106
    );
  LCD_RS_OBUF_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N28_pack_1,
      O => N28
    );
  cur_state_FSM_Out23_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => cur_state_FSM_FFd21_6728,
      ADR1 => cur_state_FSM_FFd20_6722,
      ADR2 => cur_state_FSM_FFd18_7122,
      ADR3 => VCC,
      O => N28_pack_1
    );
  timer_black_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_0_DYMUX_7298,
      CE => timer_black_0_CEINV_7280,
      CLK => timer_black_0_CLKINV_7281,
      SET => GND,
      RST => timer_black_0_SRINV_7282,
      O => timer_black(1)
    );
  timer_black_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_0_DXMUX_7321,
      CE => timer_black_0_CEINV_7280,
      CLK => timer_black_0_CLKINV_7281,
      SET => GND,
      RST => timer_black_0_SRINV_7282,
      O => timer_black(0)
    );
  timer_black_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_black_2_DYMUX_7361,
      CE => timer_black_2_CEINV_7338,
      CLK => timer_black_2_CLKINV_7339,
      SET => timer_black_2_SRINV_7340,
      RST => GND,
      O => timer_black(3)
    );
  Mcount_timer_black_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(2)
    );
  timer_black_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_2_DXMUX_7380,
      CE => timer_black_2_CEINV_7338,
      CLK => timer_black_2_CLKINV_7339,
      SET => GND,
      RST => timer_black_2_SRINV_7340,
      O => timer_black(2)
    );
  timer_black_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_4_DYMUX_7420,
      CE => timer_black_4_CEINV_7397,
      CLK => timer_black_4_CLKINV_7398,
      SET => GND,
      RST => timer_black_4_SRINV_7399,
      O => timer_black(5)
    );
  Mcount_timer_black_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(4)
    );
  timer_black_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_black_4_DXMUX_7440,
      CE => timer_black_4_CEINV_7397,
      CLK => timer_black_4_CLKINV_7398,
      SET => timer_black_4_SRINV_7399,
      RST => GND,
      O => timer_black(4)
    );
  timer_black_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_6_DYMUX_7479,
      CE => timer_black_6_CEINV_7456,
      CLK => timer_black_6_CLKINV_7457,
      SET => GND,
      RST => timer_black_6_SRINV_7458,
      O => timer_black(7)
    );
  Mcount_timer_black_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(6)
    );
  timer_black_6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_black_6_DXMUX_7499,
      CE => timer_black_6_CEINV_7456,
      CLK => timer_black_6_CLKINV_7457,
      SET => timer_black_6_SRINV_7458,
      RST => GND,
      O => timer_black(6)
    );
  timer_black_9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_black_8_DYMUX_7538,
      CE => timer_black_8_CEINV_7515,
      CLK => timer_black_8_CLKINV_7516,
      SET => timer_black_8_SRINV_7517,
      RST => GND,
      O => timer_black(9)
    );
  Mcount_timer_black_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(8)
    );
  timer_black_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_8_DXMUX_7557,
      CE => timer_black_8_CEINV_7515,
      CLK => timer_black_8_CLKINV_7516,
      SET => GND,
      RST => timer_black_8_SRINV_7517,
      O => timer_black(8)
    );
  timer_black_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_10_DYMUX_7597,
      CE => timer_black_10_CEINV_7574,
      CLK => timer_black_10_CLKINV_7575,
      SET => GND,
      RST => timer_black_10_SRINV_7576,
      O => timer_black(11)
    );
  Mcount_timer_black_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(10)
    );
  timer_black_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_10_DXMUX_7617,
      CE => timer_black_10_CEINV_7574,
      CLK => timer_black_10_CLKINV_7575,
      SET => GND,
      RST => timer_black_10_SRINV_7576,
      O => timer_black(10)
    );
  timer_black_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_12_DYMUX_7657,
      CE => timer_black_12_CEINV_7634,
      CLK => timer_black_12_CLKINV_7635,
      SET => GND,
      RST => timer_black_12_SRINV_7636,
      O => timer_black(13)
    );
  Mcount_timer_black_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(12)
    );
  timer_black_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_12_DXMUX_7677,
      CE => timer_black_12_CEINV_7634,
      CLK => timer_black_12_CLKINV_7635,
      SET => GND,
      RST => timer_black_12_SRINV_7636,
      O => timer_black(12)
    );
  timer_black_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_14_DYMUX_7717,
      CE => timer_black_14_CEINV_7694,
      CLK => timer_black_14_CLKINV_7695,
      SET => GND,
      RST => timer_black_14_SRINV_7696,
      O => timer_black(15)
    );
  Mcount_timer_black_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(14)
    );
  timer_black_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_14_DXMUX_7737,
      CE => timer_black_14_CEINV_7694,
      CLK => timer_black_14_CLKINV_7695,
      SET => GND,
      RST => timer_black_14_SRINV_7696,
      O => timer_black(14)
    );
  timer_black_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_16_DYMUX_7777,
      CE => timer_black_16_CEINV_7754,
      CLK => timer_black_16_CLKINV_7755,
      SET => GND,
      RST => timer_black_16_SRINV_7756,
      O => timer_black(17)
    );
  Mcount_timer_black_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(16)
    );
  timer_black_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_28_DYMUX_8137,
      CE => timer_black_28_CEINV_8114,
      CLK => timer_black_28_CLKINV_8115,
      SET => GND,
      RST => timer_black_28_SRINV_8116,
      O => timer_black(29)
    );
  Mcount_timer_black_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(28)
    );
  timer_black_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_28_DXMUX_8157,
      CE => timer_black_28_CEINV_8114,
      CLK => timer_black_28_CLKINV_8115,
      SET => GND,
      RST => timer_black_28_SRINV_8116,
      O => timer_black(28)
    );
  timer_black_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_30_DYMUX_8188,
      CE => timer_black_30_CEINV_8173,
      CLK => timer_black_30_CLKINV_8174,
      SET => GND,
      RST => timer_black_30_SRINV_8175,
      O => timer_black(31)
    );
  Mcount_timer_black_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(30)
    );
  timer_black_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_30_DXMUX_8210,
      CE => timer_black_30_CEINV_8173,
      CLK => timer_black_30_CLKINV_8174,
      SET => GND,
      RST => timer_black_30_SRINV_8175,
      O => timer_black(30)
    );
  Madd_i3_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => i3(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_i3_addsub0000_lut(0)
    );
  timer_black_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_16_DXMUX_7797,
      CE => timer_black_16_CEINV_7754,
      CLK => timer_black_16_CLKINV_7755,
      SET => GND,
      RST => timer_black_16_SRINV_7756,
      O => timer_black(16)
    );
  timer_black_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_18_DYMUX_7837,
      CE => timer_black_18_CEINV_7814,
      CLK => timer_black_18_CLKINV_7815,
      SET => GND,
      RST => timer_black_18_SRINV_7816,
      O => timer_black(19)
    );
  Mcount_timer_black_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(18)
    );
  timer_black_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_18_DXMUX_7857,
      CE => timer_black_18_CEINV_7814,
      CLK => timer_black_18_CLKINV_7815,
      SET => GND,
      RST => timer_black_18_SRINV_7816,
      O => timer_black(18)
    );
  timer_black_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_20_DYMUX_7897,
      CE => timer_black_20_CEINV_7874,
      CLK => timer_black_20_CLKINV_7875,
      SET => GND,
      RST => timer_black_20_SRINV_7876,
      O => timer_black(21)
    );
  Mcount_timer_black_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(20)
    );
  timer_black_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_20_DXMUX_7917,
      CE => timer_black_20_CEINV_7874,
      CLK => timer_black_20_CLKINV_7875,
      SET => GND,
      RST => timer_black_20_SRINV_7876,
      O => timer_black(20)
    );
  timer_black_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_22_DYMUX_7957,
      CE => timer_black_22_CEINV_7934,
      CLK => timer_black_22_CLKINV_7935,
      SET => GND,
      RST => timer_black_22_SRINV_7936,
      O => timer_black(23)
    );
  Mcount_timer_black_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(22)
    );
  timer_black_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_22_DXMUX_7977,
      CE => timer_black_22_CEINV_7934,
      CLK => timer_black_22_CLKINV_7935,
      SET => GND,
      RST => timer_black_22_SRINV_7936,
      O => timer_black(22)
    );
  timer_black_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_24_DYMUX_8017,
      CE => timer_black_24_CEINV_7994,
      CLK => timer_black_24_CLKINV_7995,
      SET => GND,
      RST => timer_black_24_SRINV_7996,
      O => timer_black(25)
    );
  Mcount_timer_black_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(24)
    );
  timer_black_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_24_DXMUX_8037,
      CE => timer_black_24_CEINV_7994,
      CLK => timer_black_24_CLKINV_7995,
      SET => GND,
      RST => timer_black_24_SRINV_7996,
      O => timer_black(24)
    );
  timer_black_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_26_DYMUX_8077,
      CE => timer_black_26_CEINV_8054,
      CLK => timer_black_26_CLKINV_8055,
      SET => GND,
      RST => timer_black_26_SRINV_8056,
      O => timer_black(27)
    );
  Mcount_timer_black_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_black(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_black_lut(26)
    );
  timer_black_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_black_26_DXMUX_8097,
      CE => timer_black_26_CEINV_8054,
      CLK => timer_black_26_CLKINV_8055,
      SET => GND,
      RST => timer_black_26_SRINV_8056,
      O => timer_black(26)
    );
  Mcompar_white1_min_cmp_le0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(0),
      ADR1 => timer_white(1),
      ADR2 => timer_white(2),
      ADR3 => timer_white(3),
      O => Mcompar_white1_min_cmp_le0000_lut(0)
    );
  Mcompar_white1_min_cmp_le0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(8),
      ADR1 => timer_white(9),
      ADR2 => timer_white(10),
      ADR3 => timer_white(11),
      O => Mcompar_white1_min_cmp_le0000_lut(2)
    );
  Mcompar_white1_min_cmp_le0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(16),
      ADR1 => timer_white(17),
      ADR2 => timer_white(18),
      ADR3 => timer_white(19),
      O => Mcompar_white1_min_cmp_le0000_lut(4)
    );
  Mcount_white1_min_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(24)
    );
  Mcount_white1_min_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(26)
    );
  Mcount_white1_min_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(28)
    );
  Mcount_white1_min_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(30)
    );
  Mcompar_white1_min_cmp_le0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_white(24),
      ADR1 => timer_white(25),
      ADR2 => timer_white(26),
      ADR3 => timer_white(27),
      O => Mcompar_white1_min_cmp_le0000_lut(6)
    );
  Mcompar_white1_min_cmp_le0001_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(0),
      ADR1 => timer_black(1),
      ADR2 => timer_black(2),
      ADR3 => timer_black(3),
      O => Mcompar_white1_min_cmp_le0001_lut(0)
    );
  Mcompar_white1_min_cmp_le0001_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(8),
      ADR1 => timer_black(9),
      ADR2 => timer_black(10),
      ADR3 => timer_black(11),
      O => Mcompar_white1_min_cmp_le0001_lut(2)
    );
  Mcompar_white1_min_cmp_le0001_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(16),
      ADR1 => timer_black(17),
      ADR2 => timer_black(18),
      ADR3 => timer_black(19),
      O => Mcompar_white1_min_cmp_le0001_lut(4)
    );
  Mcompar_white1_min_cmp_le0001_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => timer_black(24),
      ADR1 => timer_black(25),
      ADR2 => timer_black(26),
      ADR3 => timer_black(27),
      O => Mcompar_white1_min_cmp_le0001_lut(6)
    );
  Mcount_white1_min_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(2)
    );
  Mcount_white1_min_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(4)
    );
  timer_white_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_white_4_DXMUX_11820,
      CE => timer_white_4_CEINV_11777,
      CLK => timer_white_4_CLKINV_11778,
      SET => timer_white_4_SRINV_11779,
      RST => GND,
      O => timer_white(4)
    );
  timer_white_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_6_DYMUX_11859,
      CE => timer_white_6_CEINV_11836,
      CLK => timer_white_6_CLKINV_11837,
      SET => GND,
      RST => timer_white_6_SRINV_11838,
      O => timer_white(7)
    );
  Mcount_timer_white_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(6)
    );
  timer_white_6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_white_6_DXMUX_11879,
      CE => timer_white_6_CEINV_11836,
      CLK => timer_white_6_CLKINV_11837,
      SET => timer_white_6_SRINV_11838,
      RST => GND,
      O => timer_white(6)
    );
  timer_white_9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_white_8_DYMUX_11918,
      CE => timer_white_8_CEINV_11895,
      CLK => timer_white_8_CLKINV_11896,
      SET => timer_white_8_SRINV_11897,
      RST => GND,
      O => timer_white(9)
    );
  Mcount_white1_sec_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(2)
    );
  Mcount_white1_sec_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(4)
    );
  Mcount_white1_min_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(18)
    );
  Mcount_white1_min_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(20)
    );
  Mcount_white1_min_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(22)
    );
  Mcount_white1_min_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(6)
    );
  Mcount_white1_min_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(8)
    );
  Mcount_white1_min_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(10)
    );
  Mcount_white1_min_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(12)
    );
  Mcount_white1_min_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(14)
    );
  Mcount_white1_min_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_min(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_lut(16)
    );
  Mcount_white2_min_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(2)
    );
  Mcount_white2_min_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(4)
    );
  Mcount_white2_min_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(6)
    );
  Mcount_white1_sec_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(18)
    );
  Mcount_white1_sec_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(20)
    );
  Mcount_white1_sec_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(22)
    );
  Mcount_white1_sec_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(6)
    );
  Mcount_white1_sec_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(8)
    );
  Mcount_white1_sec_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(10)
    );
  Mcount_white1_sec_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(12)
    );
  Mcount_white1_sec_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(14)
    );
  Mcount_white1_sec_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(16)
    );
  Mcount_white1_sec_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(24)
    );
  Mcount_white1_sec_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(26)
    );
  Mcount_white1_sec_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(28)
    );
  Mcount_white1_sec_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white1_sec(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_lut(30)
    );
  white2_sec_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_sec(8),
      ADR1 => white2_sec(9),
      ADR2 => white2_sec(7),
      ADR3 => white2_sec(10),
      O => white2_sec_cmp_eq0000_wg_lut(0)
    );
  white2_sec_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white2_sec(14),
      ADR1 => white2_sec(5),
      ADR2 => white2_sec(15),
      ADR3 => white2_sec(16),
      O => white2_sec_cmp_eq0000_wg_lut(2)
    );
  white2_sec_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_sec(20),
      ADR1 => white2_sec(21),
      ADR2 => white2_sec(3),
      ADR3 => white2_sec(22),
      O => white2_sec_cmp_eq0000_wg_lut(4)
    );
  white2_sec_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_sec(26),
      ADR1 => white2_sec(27),
      ADR2 => white2_sec(1),
      ADR3 => white2_sec(28),
      O => white2_sec_cmp_eq0000_wg_lut(6)
    );
  Mcount_white2_min_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(14)
    );
  Mcount_white2_min_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(16)
    );
  Mcount_white2_min_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(18)
    );
  Mcount_white2_min_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(20)
    );
  Mcount_white2_min_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(22)
    );
  Mcount_white2_min_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(24)
    );
  Mcount_white2_sec_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(6)
    );
  Mcount_white2_sec_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(8)
    );
  Mcount_white2_sec_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(10)
    );
  Mcount_white2_min_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(8)
    );
  Mcount_white2_min_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(10)
    );
  Mcount_white2_min_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(12)
    );
  Mcount_white2_min_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(26)
    );
  Mcount_white2_min_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(28)
    );
  Mcount_white2_min_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_min(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_lut(30)
    );
  white2_min_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_min(8),
      ADR1 => white2_min(9),
      ADR2 => white2_min(7),
      ADR3 => white2_min(10),
      O => white2_min_cmp_eq0000_wg_lut(0)
    );
  white2_min_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white2_min(14),
      ADR1 => white2_min(5),
      ADR2 => white2_min(15),
      ADR3 => white2_min(16),
      O => white2_min_cmp_eq0000_wg_lut(2)
    );
  white2_min_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_min(20),
      ADR1 => white2_min(21),
      ADR2 => white2_min(3),
      ADR3 => white2_min(22),
      O => white2_min_cmp_eq0000_wg_lut(4)
    );
  white2_min_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white2_min(26),
      ADR1 => white2_min(27),
      ADR2 => white2_min(1),
      ADR3 => white2_min(28),
      O => white2_min_cmp_eq0000_wg_lut(6)
    );
  black1_sec_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_sec(8),
      ADR1 => black1_sec(9),
      ADR2 => black1_sec(7),
      ADR3 => black1_sec(10),
      O => black1_sec_cmp_eq0000_wg_lut(0)
    );
  black1_sec_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black1_sec(14),
      ADR1 => black1_sec(5),
      ADR2 => black1_sec(15),
      ADR3 => black1_sec(16),
      O => black1_sec_cmp_eq0000_wg_lut(2)
    );
  black1_sec_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_sec(20),
      ADR1 => black1_sec(21),
      ADR2 => black1_sec(3),
      ADR3 => black1_sec(22),
      O => black1_sec_cmp_eq0000_wg_lut(4)
    );
  timer_white_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_0_DXMUX_11701,
      CE => timer_white_0_CEINV_11660,
      CLK => timer_white_0_CLKINV_11661,
      SET => GND,
      RST => timer_white_0_SRINV_11662,
      O => timer_white(0)
    );
  timer_white_3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => timer_white_2_DYMUX_11741,
      CE => timer_white_2_CEINV_11718,
      CLK => timer_white_2_CLKINV_11719,
      SET => timer_white_2_SRINV_11720,
      RST => GND,
      O => timer_white(3)
    );
  Mcount_timer_white_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(2)
    );
  timer_white_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_2_DXMUX_11760,
      CE => timer_white_2_CEINV_11718,
      CLK => timer_white_2_CLKINV_11719,
      SET => GND,
      RST => timer_white_2_SRINV_11720,
      O => timer_white(2)
    );
  timer_white_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_4_DYMUX_11800,
      CE => timer_white_4_CEINV_11777,
      CLK => timer_white_4_CLKINV_11778,
      SET => GND,
      RST => timer_white_4_SRINV_11779,
      O => timer_white(5)
    );
  Mcount_timer_white_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(4)
    );
  Mcount_white2_sec_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(12)
    );
  Mcount_white2_sec_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(14)
    );
  Mcount_white2_sec_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(16)
    );
  Mcount_black1_sec_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(20)
    );
  Mcount_black1_sec_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(22)
    );
  Mcount_black1_sec_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(24)
    );
  black1_sec_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_sec(26),
      ADR1 => black1_sec(27),
      ADR2 => black1_sec(1),
      ADR3 => black1_sec(28),
      O => black1_sec_cmp_eq0000_wg_lut(6)
    );
  Mcount_white2_sec_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(2)
    );
  Mcount_white2_sec_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(4)
    );
  Mcount_black2_min_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(14)
    );
  Mcount_black2_min_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(16)
    );
  Mcount_black2_min_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(18)
    );
  black1_min_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black1_min(14),
      ADR1 => black1_min(5),
      ADR2 => black1_min(15),
      ADR3 => black1_min(16),
      O => black1_min_cmp_eq0000_wg_lut(2)
    );
  black1_min_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_min(20),
      ADR1 => black1_min(21),
      ADR2 => black1_min(3),
      ADR3 => black1_min(22),
      O => black1_min_cmp_eq0000_wg_lut(4)
    );
  black1_min_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_min(26),
      ADR1 => black1_min(27),
      ADR2 => black1_min(1),
      ADR3 => black1_min(28),
      O => black1_min_cmp_eq0000_wg_lut(6)
    );
  white1_sec_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_sec(8),
      ADR1 => white1_sec(9),
      ADR2 => white1_sec(7),
      ADR3 => white1_sec(10),
      O => white1_sec_cmp_eq0000_wg_lut(0)
    );
  white1_sec_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white1_sec(14),
      ADR1 => white1_sec(5),
      ADR2 => white1_sec(15),
      ADR3 => white1_sec(16),
      O => white1_sec_cmp_eq0000_wg_lut(2)
    );
  white1_sec_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_sec(20),
      ADR1 => white1_sec(21),
      ADR2 => white1_sec(3),
      ADR3 => white1_sec(22),
      O => white1_sec_cmp_eq0000_wg_lut(4)
    );
  Mcount_black2_sec_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(18)
    );
  Mcount_black2_sec_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(20)
    );
  Mcount_black2_sec_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(22)
    );
  Mcount_white2_sec_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(24)
    );
  Mcount_white2_sec_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(26)
    );
  Mcount_white2_sec_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(28)
    );
  Mcount_white2_sec_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(18)
    );
  Mcount_white2_sec_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(20)
    );
  Mcount_white2_sec_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(22)
    );
  Mcount_white2_sec_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => white2_sec(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_lut(30)
    );
  i3_4_rt_1 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_4_rt
    );
  cur_state_cmp_eq0001_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => i3(8),
      ADR1 => i3(9),
      ADR2 => i3(1),
      ADR3 => i3(10),
      O => cur_state_cmp_eq0001_wg_lut(2)
    );
  i3_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_16_DYMUX_11637,
      CE => i3_16_CEINVNOT,
      CLK => i3_16_CLKINV_11629,
      SET => GND,
      RST => GND,
      O => i3(16)
    );
  cur_state_cmp_eq0001_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      ADR0 => i3(14),
      ADR1 => i3(15),
      ADR2 => i3(2),
      ADR3 => i3(16),
      O => cur_state_cmp_eq0001_wg_lut(4)
    );
  timer_white_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_0_DYMUX_11678,
      CE => timer_white_0_CEINV_11660,
      CLK => timer_white_0_CLKINV_11661,
      SET => GND,
      RST => timer_white_0_SRINV_11662,
      O => timer_white(1)
    );
  Mcount_timer_white_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(8)
    );
  timer_white_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_8_DXMUX_11937,
      CE => timer_white_8_CEINV_11895,
      CLK => timer_white_8_CLKINV_11896,
      SET => GND,
      RST => timer_white_8_SRINV_11897,
      O => timer_white(8)
    );
  timer_white_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_10_DYMUX_11977,
      CE => timer_white_10_CEINV_11954,
      CLK => timer_white_10_CLKINV_11955,
      SET => GND,
      RST => timer_white_10_SRINV_11956,
      O => timer_white(11)
    );
  Mcount_timer_white_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(10)
    );
  timer_white_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_10_DXMUX_11997,
      CE => timer_white_10_CEINV_11954,
      CLK => timer_white_10_CLKINV_11955,
      SET => GND,
      RST => timer_white_10_SRINV_11956,
      O => timer_white(10)
    );
  timer_white_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_12_DYMUX_12037,
      CE => timer_white_12_CEINV_12014,
      CLK => timer_white_12_CLKINV_12015,
      SET => GND,
      RST => timer_white_12_SRINV_12016,
      O => timer_white(13)
    );
  timer_white_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_20_DYMUX_12277,
      CE => timer_white_20_CEINV_12254,
      CLK => timer_white_20_CLKINV_12255,
      SET => GND,
      RST => timer_white_20_SRINV_12256,
      O => timer_white(21)
    );
  Mcount_timer_white_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(20)
    );
  timer_white_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_20_DXMUX_12297,
      CE => timer_white_20_CEINV_12254,
      CLK => timer_white_20_CLKINV_12255,
      SET => GND,
      RST => timer_white_20_SRINV_12256,
      O => timer_white(20)
    );
  timer_white_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_22_DYMUX_12337,
      CE => timer_white_22_CEINV_12314,
      CLK => timer_white_22_CLKINV_12315,
      SET => GND,
      RST => timer_white_22_SRINV_12316,
      O => timer_white(23)
    );
  Mcount_timer_white_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(22)
    );
  timer_white_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_16_DYMUX_12157,
      CE => timer_white_16_CEINV_12134,
      CLK => timer_white_16_CLKINV_12135,
      SET => GND,
      RST => timer_white_16_SRINV_12136,
      O => timer_white(17)
    );
  Mcount_timer_white_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(16)
    );
  timer_white_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_16_DXMUX_12177,
      CE => timer_white_16_CEINV_12134,
      CLK => timer_white_16_CLKINV_12135,
      SET => GND,
      RST => timer_white_16_SRINV_12136,
      O => timer_white(16)
    );
  timer_white_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_18_DYMUX_12217,
      CE => timer_white_18_CEINV_12194,
      CLK => timer_white_18_CLKINV_12195,
      SET => GND,
      RST => timer_white_18_SRINV_12196,
      O => timer_white(19)
    );
  Mcount_timer_white_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(18)
    );
  timer_white_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_18_DXMUX_12237,
      CE => timer_white_18_CEINV_12194,
      CLK => timer_white_18_CLKINV_12195,
      SET => GND,
      RST => timer_white_18_SRINV_12196,
      O => timer_white(18)
    );
  Mcount_timer_white_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(12)
    );
  timer_white_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_12_DXMUX_12057,
      CE => timer_white_12_CEINV_12014,
      CLK => timer_white_12_CLKINV_12015,
      SET => GND,
      RST => timer_white_12_SRINV_12016,
      O => timer_white(12)
    );
  timer_white_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_14_DYMUX_12097,
      CE => timer_white_14_CEINV_12074,
      CLK => timer_white_14_CLKINV_12075,
      SET => GND,
      RST => timer_white_14_SRINV_12076,
      O => timer_white(15)
    );
  Mcount_timer_white_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(14)
    );
  timer_white_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_14_DXMUX_12117,
      CE => timer_white_14_CEINV_12074,
      CLK => timer_white_14_CLKINV_12075,
      SET => GND,
      RST => timer_white_14_SRINV_12076,
      O => timer_white(14)
    );
  timer_white_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_22_DXMUX_12357,
      CE => timer_white_22_CEINV_12314,
      CLK => timer_white_22_CLKINV_12315,
      SET => GND,
      RST => timer_white_22_SRINV_12316,
      O => timer_white(22)
    );
  timer_white_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_24_DYMUX_12397,
      CE => timer_white_24_CEINV_12374,
      CLK => timer_white_24_CLKINV_12375,
      SET => GND,
      RST => timer_white_24_SRINV_12376,
      O => timer_white(25)
    );
  Mcount_timer_white_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(24)
    );
  timer_white_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_24_DXMUX_12417,
      CE => timer_white_24_CEINV_12374,
      CLK => timer_white_24_CLKINV_12375,
      SET => GND,
      RST => timer_white_24_SRINV_12376,
      O => timer_white(24)
    );
  timer_white_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_26_DYMUX_12457,
      CE => timer_white_26_CEINV_12434,
      CLK => timer_white_26_CLKINV_12435,
      SET => GND,
      RST => timer_white_26_SRINV_12436,
      O => timer_white(27)
    );
  Mcount_timer_white_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(26)
    );
  timer_white_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_26_DXMUX_12477,
      CE => timer_white_26_CEINV_12434,
      CLK => timer_white_26_CLKINV_12435,
      SET => GND,
      RST => timer_white_26_SRINV_12436,
      O => timer_white(26)
    );
  timer_white_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_28_DYMUX_12517,
      CE => timer_white_28_CEINV_12494,
      CLK => timer_white_28_CLKINV_12495,
      SET => GND,
      RST => timer_white_28_SRINV_12496,
      O => timer_white(29)
    );
  Mcount_timer_white_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(28)
    );
  timer_white_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_28_DXMUX_12537,
      CE => timer_white_28_CEINV_12494,
      CLK => timer_white_28_CLKINV_12495,
      SET => GND,
      RST => timer_white_28_SRINV_12496,
      O => timer_white(28)
    );
  timer_white_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_30_DYMUX_12568,
      CE => timer_white_30_CEINV_12553,
      CLK => timer_white_30_CLKINV_12554,
      SET => GND,
      RST => timer_white_30_SRINV_12555,
      O => timer_white(31)
    );
  Mcount_timer_white_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => timer_white(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_timer_white_lut(30)
    );
  timer_white_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => timer_white_30_DXMUX_12590,
      CE => timer_white_30_CEINV_12553,
      CLK => timer_white_30_CLKINV_12554,
      SET => GND,
      RST => timer_white_30_SRINV_12555,
      O => timer_white(30)
    );
  Madd_i_share0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => i(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_i_share0000_lut(0)
    );
  Mcount_black1_min_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(2)
    );
  Mcount_black1_min_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(4)
    );
  Mcount_black1_min_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(6)
    );
  Mcount_black1_min_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(8)
    );
  Mcount_black1_sec_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(14)
    );
  Mcount_black1_sec_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(16)
    );
  Mcount_black1_sec_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(18)
    );
  Mcount_black1_min_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(10)
    );
  Mcount_black1_min_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(12)
    );
  Mcount_black1_min_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(14)
    );
  Mcount_black1_min_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(16)
    );
  Mcount_black1_min_lut_18_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(18)
    );
  Mcount_black1_min_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(20)
    );
  Mcount_black1_min_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(22)
    );
  Mcount_black1_min_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(30)
    );
  Mcount_count_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_lut(0)
    );
  Mcount_black1_min_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(24)
    );
  Mcount_black1_min_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(26)
    );
  Mcount_black1_min_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_min(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_lut(28)
    );
  Mcount_black2_sec_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(6)
    );
  Mcount_black2_sec_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(8)
    );
  Mcount_black2_sec_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(10)
    );
  Mcount_black1_sec_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(26)
    );
  Mcount_black1_sec_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(28)
    );
  Mcount_black1_sec_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(30)
    );
  i3_or0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => cur_state_FSM_FFd14_6709,
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => VCC,
      O => i3_or0000_wg_lut(0)
    );
  i3_or0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => cur_state_FSM_FFd6_6716,
      ADR1 => cur_state_FSM_FFd8_6717,
      ADR2 => cur_state_FSM_FFd19_6718,
      ADR3 => cur_state_FSM_FFd7_6719,
      O => i3_or0000_wg_lut(2)
    );
  i3_or0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => cur_state_FSM_FFd1_6725,
      ADR1 => cur_state_FSM_FFd22_6726,
      ADR2 => cur_state_FSM_FFd16_6727,
      ADR3 => cur_state_FSM_FFd21_6728,
      O => i3_or0000_wg_lut(4)
    );
  Mcount_black1_sec_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(2)
    );
  Mcount_black1_sec_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(4)
    );
  Mcount_black1_sec_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(6)
    );
  Mcount_black1_sec_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(8)
    );
  Mcount_black1_sec_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(10)
    );
  Mcount_black1_sec_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black1_sec(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_lut(12)
    );
  white1_sec_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_9_DXMUX_21896,
      CE => white1_sec_9_CEINV_21867,
      CLK => white1_sec_9_CLKINV_21868,
      SET => GND,
      RST => white1_sec_9_SRINV_21869,
      O => white1_sec(9)
    );
  white2_min_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_1_DYMUX_21925,
      CE => white2_min_1_CEINV_21913,
      CLK => white2_min_1_CLKINV_21914,
      SET => GND,
      RST => white2_min_1_SRINV_21915,
      O => white2_min(0)
    );
  Mcount_white2_min_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_1_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_1
    );
  white2_min_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_1_DXMUX_21942,
      CE => white2_min_1_CEINV_21913,
      CLK => white2_min_1_CLKINV_21914,
      SET => GND,
      RST => white2_min_1_SRINV_21915,
      O => white2_min(1)
    );
  white2_min_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_3_DYMUX_21971,
      CE => white2_min_3_CEINV_21959,
      CLK => white2_min_3_CLKINV_21960,
      SET => GND,
      RST => white2_min_3_SRINV_21961,
      O => white2_min(2)
    );
  Mcount_white2_min_eqn_32 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_3_5,
      ADR1 => white2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_3
    );
  white2_min_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_3_DXMUX_21988,
      CE => white2_min_3_CEINV_21959,
      CLK => white2_min_3_CLKINV_21960,
      SET => GND,
      RST => white2_min_3_SRINV_21961,
      O => white2_min(3)
    );
  white2_min_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white2_min_5_DYMUX_22017,
      CE => white2_min_5_CEINV_22005,
      CLK => white2_min_5_CLKINV_22006,
      SET => white2_min_5_SRINV_22007,
      RST => GND,
      O => white2_min(4)
    );
  count_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_15_DYMUX_22653,
      CE => count_15_CEINV_22641,
      CLK => count_15_CLKINV_22642,
      SET => GND,
      RST => count_15_SRINV_22643,
      O => count(14)
    );
  Mcount_count_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_15_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_15
    );
  count_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_15_DXMUX_22670,
      CE => count_15_CEINV_22641,
      CLK => count_15_CLKINV_22642,
      SET => GND,
      RST => count_15_SRINV_22643,
      O => count(15)
    );
  count_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_25_DYMUX_22699,
      CE => count_25_CEINV_22687,
      CLK => count_25_CLKINV_22688,
      SET => GND,
      RST => count_25_SRINV_22689,
      O => count(24)
    );
  Mcount_count_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_25_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_25
    );
  count_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_25_DXMUX_22716,
      CE => count_25_CEINV_22687,
      CLK => count_25_CLKINV_22688,
      SET => GND,
      RST => count_25_SRINV_22689,
      O => count(25)
    );
  count_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_17_DYMUX_22745,
      CE => count_17_CEINV_22733,
      CLK => count_17_CLKINV_22734,
      SET => GND,
      RST => count_17_SRINV_22735,
      O => count(16)
    );
  Mcount_count_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_17_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_17
    );
  count_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_17_DXMUX_22762,
      CE => count_17_CEINV_22733,
      CLK => count_17_CLKINV_22734,
      SET => GND,
      RST => count_17_SRINV_22735,
      O => count(17)
    );
  Mcount_white2_min_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_5,
      ADR1 => white2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_5
    );
  white2_min_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white2_min_5_DXMUX_22033,
      CE => white2_min_5_CEINV_22005,
      CLK => white2_min_5_CLKINV_22006,
      SET => white2_min_5_SRINV_22007,
      RST => GND,
      O => white2_min(5)
    );
  white2_min_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_7_DYMUX_22061,
      CE => white2_min_7_CEINV_22049,
      CLK => white2_min_7_CLKINV_22050,
      SET => GND,
      RST => white2_min_7_SRINV_22051,
      O => white2_min(6)
    );
  Mcount_white2_min_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_7_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_7
    );
  white2_min_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_7_DXMUX_22078,
      CE => white2_min_7_CEINV_22049,
      CLK => white2_min_7_CLKINV_22050,
      SET => GND,
      RST => white2_min_7_SRINV_22051,
      O => white2_min(7)
    );
  white2_min_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_9_DYMUX_22107,
      CE => white2_min_9_CEINV_22095,
      CLK => white2_min_9_CLKINV_22096,
      SET => GND,
      RST => white2_min_9_SRINV_22097,
      O => white2_min(8)
    );
  Mcount_white2_min_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_9_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_9
    );
  white2_min_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_9_DXMUX_22124,
      CE => white2_min_9_CEINV_22095,
      CLK => white2_min_9_CLKINV_22096,
      SET => GND,
      RST => white2_min_9_SRINV_22097,
      O => white2_min(9)
    );
  white2_sec_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_7_DYMUX_22289,
      CE => white2_sec_7_CEINV_22277,
      CLK => white2_sec_7_CLKINV_22278,
      SET => GND,
      RST => white2_sec_7_SRINV_22279,
      O => white2_sec(6)
    );
  Mcount_white2_sec_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_7_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_7
    );
  white2_sec_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_7_DXMUX_22306,
      CE => white2_sec_7_CEINV_22277,
      CLK => white2_sec_7_CLKINV_22278,
      SET => GND,
      RST => white2_sec_7_SRINV_22279,
      O => white2_sec(7)
    );
  white2_sec_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_9_DYMUX_22335,
      CE => white2_sec_9_CEINV_22323,
      CLK => white2_sec_9_CLKINV_22324,
      SET => GND,
      RST => white2_sec_9_SRINV_22325,
      O => white2_sec(8)
    );
  Mcount_white2_sec_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_9_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_9
    );
  white2_sec_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_9_DXMUX_22352,
      CE => white2_sec_9_CEINV_22323,
      CLK => white2_sec_9_CLKINV_22324,
      SET => GND,
      RST => white2_sec_9_SRINV_22325,
      O => white2_sec(9)
    );
  cur_state_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd2_DYMUX_22381,
      CE => VCC,
      CLK => cur_state_FSM_FFd2_CLKINV_22370,
      SET => GND,
      RST => cur_state_FSM_FFd2_SRINV_22371,
      O => cur_state_FSM_FFd1_6725
    );
  cur_state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => cur_state_cmp_eq0001,
      ADR1 => cur_state_FSM_FFd2_6729,
      ADR2 => cur_state_cmp_eq0000_0,
      ADR3 => cur_state_FSM_FFd3_6723,
      O => cur_state_FSM_FFd2_In
    );
  cur_state_FSM_FFd2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd2_DXMUX_22395,
      CE => VCC,
      CLK => cur_state_FSM_FFd2_CLKINV_22370,
      SET => GND,
      RST => cur_state_FSM_FFd2_SRINV_22371,
      O => cur_state_FSM_FFd2_6729
    );
  Mcount_black1_min_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_17_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_17
    );
  black1_min_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_17_DXMUX_23268,
      CE => black1_min_17_CEINV_23239,
      CLK => black1_min_17_CLKINV_23240,
      SET => GND,
      RST => black1_min_17_SRINV_23241,
      O => black1_min(17)
    );
  black1_min_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_27_DYMUX_23297,
      CE => black1_min_27_CEINV_23285,
      CLK => black1_min_27_CLKINV_23286,
      SET => GND,
      RST => black1_min_27_SRINV_23287,
      O => black1_min(26)
    );
  Mcount_black1_min_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_27_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_27
    );
  black1_min_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_27_DXMUX_23314,
      CE => black1_min_27_CEINV_23285,
      CLK => black1_min_27_CLKINV_23286,
      SET => GND,
      RST => black1_min_27_SRINV_23287,
      O => black1_min(27)
    );
  black1_min_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_19_DYMUX_23343,
      CE => black1_min_19_CEINV_23331,
      CLK => black1_min_19_CLKINV_23332,
      SET => GND,
      RST => black1_min_19_SRINV_23333,
      O => black1_min(18)
    );
  Mcount_black1_min_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_19_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_19
    );
  black1_min_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_19_DXMUX_23360,
      CE => black1_min_19_CEINV_23331,
      CLK => black1_min_19_CLKINV_23332,
      SET => GND,
      RST => black1_min_19_SRINV_23333,
      O => black1_min(19)
    );
  black2_min_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_23_DYMUX_24125,
      CE => black2_min_23_CEINV_24113,
      CLK => black2_min_23_CLKINV_24114,
      SET => GND,
      RST => black2_min_23_SRINV_24115,
      O => black2_min(22)
    );
  Mcount_black2_min_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_23_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_23
    );
  black2_min_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_23_DXMUX_24142,
      CE => black2_min_23_CEINV_24113,
      CLK => black2_min_23_CLKINV_24114,
      SET => GND,
      RST => black2_min_23_SRINV_24115,
      O => black2_min(23)
    );
  black2_min_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_15_DYMUX_24171,
      CE => black2_min_15_CEINV_24159,
      CLK => black2_min_15_CLKINV_24160,
      SET => GND,
      RST => black2_min_15_SRINV_24161,
      O => black2_min(14)
    );
  Mcount_black2_min_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_15_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_15
    );
  black2_min_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_15_DXMUX_24188,
      CE => black2_min_15_CEINV_24159,
      CLK => black2_min_15_CLKINV_24160,
      SET => GND,
      RST => black2_min_15_SRINV_24161,
      O => black2_min(15)
    );
  black2_min_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_25_DYMUX_24217,
      CE => black2_min_25_CEINV_24205,
      CLK => black2_min_25_CLKINV_24206,
      SET => GND,
      RST => black2_min_25_SRINV_24207,
      O => black2_min(24)
    );
  Mcount_black2_min_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_25_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_25
    );
  black2_min_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_25_DXMUX_24234,
      CE => black2_min_25_CEINV_24205,
      CLK => black2_min_25_CLKINV_24206,
      SET => GND,
      RST => black2_min_25_SRINV_24207,
      O => black2_min(25)
    );
  Mcount_black2_min_lut_8_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(8)
    );
  Mcount_black2_min_lut_10_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(10)
    );
  Mcount_black2_min_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(12)
    );
  Mcount_black2_min_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(2)
    );
  Mcount_black2_min_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(4)
    );
  Mcount_black2_min_lut_6_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(6)
    );
  Mcount_black2_min_lut_20_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(20)
    );
  Mcount_black2_min_lut_22_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(22)
    );
  Mcount_black2_min_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(24)
    );
  Mcount_black2_min_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(26)
    );
  Mcount_black2_min_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(28)
    );
  Mcount_black2_min_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_min(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_lut(30)
    );
  black1_min_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black1_min(8),
      ADR1 => black1_min(9),
      ADR2 => black1_min(7),
      ADR3 => black1_min(10),
      O => black1_min_cmp_eq0000_wg_lut(0)
    );
  white1_sec_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_sec(26),
      ADR1 => white1_sec(27),
      ADR2 => white1_sec(1),
      ADR3 => white1_sec(28),
      O => white1_sec_cmp_eq0000_wg_lut(6)
    );
  Mcount_black2_sec_lut_2_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(2)
    );
  Mcount_black2_sec_lut_4_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(4)
    );
  Mcount_black1_sec_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_23_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_23
    );
  black1_sec_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_23_DXMUX_23636,
      CE => black1_sec_23_CEINV_23607,
      CLK => black1_sec_23_CLKINV_23608,
      SET => GND,
      RST => black1_sec_23_SRINV_23609,
      O => black1_sec(23)
    );
  black1_sec_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_15_DYMUX_23665,
      CE => black1_sec_15_CEINV_23653,
      CLK => black1_sec_15_CLKINV_23654,
      SET => GND,
      RST => black1_sec_15_SRINV_23655,
      O => black1_sec(14)
    );
  Mcount_black1_sec_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_15_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_15
    );
  black1_sec_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_15_DXMUX_23682,
      CE => black1_sec_15_CEINV_23653,
      CLK => black1_sec_15_CLKINV_23654,
      SET => GND,
      RST => black1_sec_15_SRINV_23655,
      O => black1_sec(15)
    );
  black1_sec_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_25_DYMUX_23711,
      CE => black1_sec_25_CEINV_23699,
      CLK => black1_sec_25_CLKINV_23700,
      SET => GND,
      RST => black1_sec_25_SRINV_23701,
      O => black1_sec(24)
    );
  Mcount_black1_sec_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_25_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_25
    );
  black1_sec_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_25_DXMUX_23728,
      CE => black1_sec_25_CEINV_23699,
      CLK => black1_sec_25_CLKINV_23700,
      SET => GND,
      RST => black1_sec_25_SRINV_23701,
      O => black1_sec(25)
    );
  Mcount_black2_min_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_21_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_21
    );
  black2_min_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_21_DXMUX_24004,
      CE => black2_min_21_CEINV_23975,
      CLK => black2_min_21_CLKINV_23976,
      SET => GND,
      RST => black2_min_21_SRINV_23977,
      O => black2_min(21)
    );
  black2_min_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_13_DYMUX_24033,
      CE => black2_min_13_CEINV_24021,
      CLK => black2_min_13_CLKINV_24022,
      SET => GND,
      RST => black2_min_13_SRINV_24023,
      O => black2_min(12)
    );
  Mcount_black2_min_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_13_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_13
    );
  black2_min_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_13_DXMUX_24050,
      CE => black2_min_13_CEINV_24021,
      CLK => black2_min_13_CLKINV_24022,
      SET => GND,
      RST => black2_min_13_SRINV_24023,
      O => black2_min(13)
    );
  black2_min_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_31_DYMUX_24079,
      CE => black2_min_31_CEINV_24067,
      CLK => black2_min_31_CLKINV_24068,
      SET => GND,
      RST => black2_min_31_SRINV_24069,
      O => black2_min(30)
    );
  Mcount_black2_min_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_31_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_31
    );
  black2_min_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_31_DXMUX_24096,
      CE => black2_min_31_CEINV_24067,
      CLK => black2_min_31_CLKINV_24068,
      SET => GND,
      RST => black2_min_31_SRINV_24069,
      O => black2_min(31)
    );
  black1_sec_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_29_DYMUX_23895,
      CE => black1_sec_29_CEINV_23883,
      CLK => black1_sec_29_CLKINV_23884,
      SET => GND,
      RST => black1_sec_29_SRINV_23885,
      O => black1_sec(28)
    );
  Mcount_black1_sec_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_29_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_29
    );
  black1_sec_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_29_DXMUX_23912,
      CE => black1_sec_29_CEINV_23883,
      CLK => black1_sec_29_CLKINV_23884,
      SET => GND,
      RST => black1_sec_29_SRINV_23885,
      O => black1_sec(29)
    );
  black2_min_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_11_DYMUX_23941,
      CE => black2_min_11_CEINV_23929,
      CLK => black2_min_11_CLKINV_23930,
      SET => GND,
      RST => black2_min_11_SRINV_23931,
      O => black2_min(10)
    );
  Mcount_black2_min_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_11_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_11
    );
  black2_min_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_11_DXMUX_23958,
      CE => black2_min_11_CEINV_23929,
      CLK => black2_min_11_CLKINV_23930,
      SET => GND,
      RST => black2_min_11_SRINV_23931,
      O => black2_min(11)
    );
  black2_min_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_21_DYMUX_23987,
      CE => black2_min_21_CEINV_23975,
      CLK => black2_min_21_CLKINV_23976,
      SET => GND,
      RST => black2_min_21_SRINV_23977,
      O => black2_min(20)
    );
  black2_sec_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_21_DYMUX_24493,
      CE => black2_sec_21_CEINV_24481,
      CLK => black2_sec_21_CLKINV_24482,
      SET => GND,
      RST => black2_sec_21_SRINV_24483,
      O => black2_sec(20)
    );
  Mcount_black2_sec_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_21_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_21
    );
  black2_sec_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_21_DXMUX_24510,
      CE => black2_sec_21_CEINV_24481,
      CLK => black2_sec_21_CLKINV_24482,
      SET => GND,
      RST => black2_sec_21_SRINV_24483,
      O => black2_sec(21)
    );
  black2_sec_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_13_DYMUX_24539,
      CE => black2_sec_13_CEINV_24527,
      CLK => black2_sec_13_CLKINV_24528,
      SET => GND,
      RST => black2_sec_13_SRINV_24529,
      O => black2_sec(12)
    );
  Mcount_black2_sec_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_13_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_13
    );
  black2_sec_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_13_DXMUX_24556,
      CE => black2_sec_13_CEINV_24527,
      CLK => black2_sec_13_CLKINV_24528,
      SET => GND,
      RST => black2_sec_13_SRINV_24529,
      O => black2_sec(13)
    );
  black2_sec_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_31_DYMUX_24585,
      CE => black2_sec_31_CEINV_24573,
      CLK => black2_sec_31_CLKINV_24574,
      SET => GND,
      RST => black2_sec_31_SRINV_24575,
      O => black2_sec(30)
    );
  Mcount_black2_sec_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_31_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_31
    );
  black2_sec_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_31_DXMUX_24602,
      CE => black2_sec_31_CEINV_24573,
      CLK => black2_sec_31_CLKINV_24574,
      SET => GND,
      RST => black2_sec_31_SRINV_24575,
      O => black2_sec(31)
    );
  Mcount_black2_sec_lut_12_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(12)
    );
  Mcount_black2_sec_lut_14_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(14)
    );
  Mcount_black2_sec_lut_16_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(16)
    );
  Mcount_black2_sec_lut_24_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(24)
    );
  Mcount_black2_sec_lut_26_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(26)
    );
  Mcount_black2_sec_lut_28_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(28)
    );
  Mcount_black2_sec_lut_30_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => black2_sec(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_lut(30)
    );
  Madd_i2_share0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => i2(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_i2_share0000_lut(0)
    );
  white1_min_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_min(8),
      ADR1 => white1_min(9),
      ADR2 => white1_min(7),
      ADR3 => white1_min(10),
      O => white1_min_cmp_eq0000_wg_lut(0)
    );
  white1_min_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => white1_min(14),
      ADR1 => white1_min(5),
      ADR2 => white1_min(15),
      ADR3 => white1_min(16),
      O => white1_min_cmp_eq0000_wg_lut(2)
    );
  white1_min_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_min(20),
      ADR1 => white1_min(21),
      ADR2 => white1_min(3),
      ADR3 => white1_min(22),
      O => white1_min_cmp_eq0000_wg_lut(4)
    );
  white1_min_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => white1_min(26),
      ADR1 => white1_min(27),
      ADR2 => white1_min(1),
      ADR3 => white1_min(28),
      O => white1_min_cmp_eq0000_wg_lut(6)
    );
  black2_sec_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_sec(8),
      ADR1 => black2_sec(9),
      ADR2 => black2_sec(7),
      ADR3 => black2_sec(10),
      O => black2_sec_cmp_eq0000_wg_lut(0)
    );
  black2_sec_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black2_sec(14),
      ADR1 => black2_sec(5),
      ADR2 => black2_sec(15),
      ADR3 => black2_sec(16),
      O => black2_sec_cmp_eq0000_wg_lut(2)
    );
  black2_sec_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_sec(20),
      ADR1 => black2_sec(21),
      ADR2 => black2_sec(3),
      ADR3 => black2_sec(22),
      O => black2_sec_cmp_eq0000_wg_lut(4)
    );
  black2_sec_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_sec(26),
      ADR1 => black2_sec(27),
      ADR2 => black2_sec(1),
      ADR3 => black2_sec(28),
      O => black2_sec_cmp_eq0000_wg_lut(6)
    );
  black2_min_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_min(8),
      ADR1 => black2_min(9),
      ADR2 => black2_min(7),
      ADR3 => black2_min(10),
      O => black2_min_cmp_eq0000_wg_lut(0)
    );
  black2_min_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      ADR0 => black2_min(14),
      ADR1 => black2_min(5),
      ADR2 => black2_min(15),
      ADR3 => black2_min(16),
      O => black2_min_cmp_eq0000_wg_lut(2)
    );
  black2_min_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_min(20),
      ADR1 => black2_min(21),
      ADR2 => black2_min(3),
      ADR3 => black2_min(22),
      O => black2_min_cmp_eq0000_wg_lut(4)
    );
  black2_min_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => black2_min(26),
      ADR1 => black2_min(27),
      ADR2 => black2_min(1),
      ADR3 => black2_min(28),
      O => black2_min_cmp_eq0000_wg_lut(6)
    );
  tx_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => tx_state_cmp_eq0000,
      ADR1 => tx_state_FSM_FFd5_7086,
      ADR2 => tx_init_0,
      ADR3 => tx_state_FSM_FFd7_7087,
      O => tx_state_FSM_FFd5_In
    );
  tx_state_FSM_FFd5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => tx_state_FSM_FFd5_DXMUX_17653,
      CE => VCC,
      CLK => tx_state_FSM_FFd5_CLKINV_17636,
      SET => GND,
      RST => tx_state_FSM_FFd5_FFX_RSTAND_17658,
      O => tx_state_FSM_FFd5_7086
    );
  tx_state_FSM_FFd5_FFX_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => tx_state_FSM_FFd5_FFX_RSTAND_17658
    );
  blackIsRunning_0_not00011 : X_LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      ADR0 => N25,
      ADR1 => whiteIsRunning_0_and0001,
      ADR2 => whiteIsRunning_0_or0000,
      ADR3 => whiteIsRunning_0_mux0000_0,
      O => blackIsRunning_0_not0001
    );
  init_state_cmp_eq0003 : X_LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      ADR0 => init_state_cmp_eq000311_SW1_O,
      ADR1 => N60_0,
      ADR2 => N27_0,
      ADR3 => N6_0,
      O => init_state_cmp_eq0003_17705
    );
  i_mux0001_9_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(10),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(10),
      ADR3 => N0,
      O => i_mux0001(9)
    );
  i_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_10_DXMUX_17736,
      CE => i_10_CEINVNOT,
      CLK => i_10_CLKINV_17720,
      SET => GND,
      RST => GND,
      O => i(10)
    );
  tx_byte_0_48_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_0_12_O,
      ADR1 => tx_byte_0_33_0,
      ADR2 => tx_byte_0_38_0,
      ADR3 => tx_byte_0_4_0,
      O => N91
    );
  tx_byte_1_55_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_1_17_O,
      ADR1 => tx_byte_1_3_0,
      ADR2 => tx_byte_1_40_0,
      ADR3 => tx_byte_1_45_0,
      O => N85
    );
  i_mux0001_0_145 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => init_state_FSM_FFd6_7074,
      ADR1 => init_state_cmp_eq0003_0,
      ADR2 => i_mux0001_0_136_0,
      ADR3 => init_state_cmp_eq0004_7077,
      O => i_mux0001_0_145_17495
    );
  init_state_FSM_FFd8_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0002_7081,
      ADR1 => init_state_FSM_FFd8_7002,
      ADR2 => init_state_cmp_eq0001,
      ADR3 => init_state_FSM_FFd9_7010,
      O => init_state_FSM_FFd8_In
    );
  init_state_FSM_FFd8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd8_DXMUX_17526,
      CE => VCC,
      CLK => init_state_FSM_FFd8_CLKINV_17510,
      SET => GND,
      RST => init_state_FSM_FFd8_FFX_RSTAND_17531,
      O => init_state_FSM_FFd8_7002
    );
  init_state_FSM_FFd8_FFX_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd8_FFX_RSTAND_17531
    );
  init_state_cmp_eq00011 : X_LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      ADR0 => i(16),
      ADR1 => i(14),
      ADR2 => N22,
      ADR3 => N62_0,
      O => N6
    );
  i3_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(5),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(5),
      ADR3 => N11,
      O => i3_mux0000(5)
    );
  i3_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_5_DXMUX_17585,
      CE => i3_5_CEINVNOT,
      CLK => i3_5_CLKINV_17569,
      SET => GND,
      RST => GND,
      O => i3(5)
    );
  tx_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => tx_state_cmp_eq0002,
      ADR1 => tx_state_FSM_FFd4_7048,
      ADR2 => tx_state_cmp_eq0001_7041,
      ADR3 => tx_state_FSM_FFd6_7084,
      O => tx_state_FSM_FFd4_In
    );
  tx_state_FSM_FFd4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => tx_state_FSM_FFd4_DXMUX_17618,
      CE => VCC,
      CLK => tx_state_FSM_FFd4_CLKINV_17601,
      SET => GND,
      RST => tx_state_FSM_FFd4_FFX_RSTAND_17623,
      O => tx_state_FSM_FFd4_7048
    );
  tx_state_FSM_FFd4_FFX_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => tx_state_FSM_FFd4_FFX_RSTAND_17623
    );
  init_state_cmp_eq0002_SW2_G : X_LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      ADR0 => i(19),
      ADR1 => cur_state_FSM_FFd22_6726,
      ADR2 => init_state_FSM_FFd11_7003,
      ADR3 => i(5),
      O => N84
    );
  LCD_E1_mux00001 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => init_state_FSM_FFd10_7006,
      ADR1 => init_state_FSM_FFd11_7003,
      ADR2 => init_state_FSM_FFd1_7007,
      ADR3 => i_or0000,
      O => LCD_E1_mux00001_17063
    );
  LCD_E1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => LCD_E1_DXMUX_17067,
      CE => LCD_E1_CEINVNOT,
      CLK => LCD_E1_CLKINV_17050,
      SET => GND,
      RST => GND,
      O => LCD_E1_7005
    );
  tx_byte_3_38 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_byte_3_32_O,
      ADR1 => tx_byte_3_37_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => tx_byte_3_38_17093
    );
  tx_byte_3_58 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_3_4_0,
      ADR1 => tx_byte_3_9_0,
      ADR2 => tx_byte_3_25_O,
      ADR3 => tx_byte_3_38_0,
      O => LED_3_OBUF_17117
    );
  tx_byte_4_43 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_byte_4_37_0,
      ADR1 => tx_byte_4_42_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => tx_byte_4_43_17141
    );
  tx_byte_4_52 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_3_4_0,
      ADR1 => tx_byte_4_9_O,
      ADR2 => tx_byte_4_14_0,
      ADR3 => tx_byte_4_43_0,
      O => LED_4_OBUF_17165
    );
  tx_byte_5_43 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_byte_5_37_0,
      ADR1 => tx_byte_5_42_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => tx_byte_5_43_17189
    );
  tx_byte_6_39 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_byte_6_33_0,
      ADR1 => tx_byte_6_38_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => tx_byte_6_39_17213
    );
  tx_byte_7_43 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_byte_7_37_0,
      ADR1 => tx_byte_7_42_O,
      ADR2 => VCC,
      ADR3 => VCC,
      O => tx_byte_7_43_17237
    );
  SF_D0_mux0000_4_Q : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => tx_state_FSM_FFd2_7034,
      ADR1 => LED_0_OBUF_0,
      ADR2 => tx_state_FSM_FFd3_7035,
      ADR3 => SF_D0_mux0000_4_SW0_O,
      O => SF_D0_mux0000(4)
    );
  SF_D0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => SF_D0_0_DXMUX_17268,
      CE => SF_D0_0_CEINVNOT,
      CLK => SF_D0_0_CLKINV_17253,
      SET => GND,
      RST => GND,
      O => SF_D0(0)
    );
  i2_mux0002_0_110 : X_LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      ADR0 => i2_or0001_0,
      ADR1 => tx_state_cmp_eq0001_7041,
      ADR2 => tx_state_FSM_FFd1_7042,
      ADR3 => cur_state_cmp_eq0000_0,
      O => i2_mux0002_0_110_17294
    );
  i2_mux0002_0_146 : X_LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      ADR0 => tx_state_FSM_FFd4_7048,
      ADR1 => i2(4),
      ADR2 => i2(5),
      ADR3 => N21,
      O => i2_mux0002_0_146_17318
    );
  i2_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(1),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(9)
    );
  i2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_1_DXMUX_17349,
      CE => i2_1_CEINVNOT,
      CLK => i2_1_CLKINV_17332,
      SET => GND,
      RST => GND,
      O => i2(1)
    );
  cur_state_cmp_eq000034 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => cur_state_cmp_eq000019_O,
      ADR1 => cur_state_cmp_eq000011_0,
      ADR2 => cur_state_cmp_eq000024_0,
      ADR3 => VCC,
      O => cur_state_cmp_eq0000
    );
  init_state_cmp_eq000026 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => init_state_cmp_eq00007_0,
      ADR1 => init_state_cmp_eq000015_0,
      ADR2 => N8,
      ADR3 => VCC,
      O => init_state_cmp_eq0000
    );
  init_state_cmp_eq0002_SW0 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => i(6),
      ADR1 => i(14),
      ADR2 => N20,
      ADR3 => VCC,
      O => N48
    );
  i_mux0001_0_110 : X_LUT4
    generic map(
      INIT => X"0ACE"
    )
    port map (
      ADR0 => init_state_FSM_FFd10_7006,
      ADR1 => i_or0000,
      ADR2 => init_state_cmp_eq0000_0,
      ADR3 => init_state_cmp_eq0001,
      O => i_mux0001_0_110_17447
    );
  i_mux0001_0_121 : X_LUT4
    generic map(
      INIT => X"ACAA"
    )
    port map (
      ADR0 => init_state_cmp_eq0002_SW1_O,
      ADR1 => N79,
      ADR2 => N48_0,
      ADR3 => N8,
      O => i_mux0001_0_121_17471
    );
  tx_byte_2_48_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => tx_byte_2_12_O,
      ADR1 => tx_byte_2_33_0,
      ADR2 => tx_byte_2_38_0,
      ADR3 => tx_byte_2_4_0,
      O => N89
    );
  SF_D1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => SF_D1_1_DYMUX_17833,
      CE => SF_D1_1_CEINVNOT,
      CLK => SF_D1_1_CLKINV_17824,
      SET => GND,
      RST => GND,
      O => SF_D1(1)
    );
  SF_D_1_1 : X_LUT4
    generic map(
      INIT => X"D8D8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => SF_D1(1),
      ADR2 => SF_D0(1),
      ADR3 => VCC,
      O => SF_D_1_OBUF_17843
    );
  tx_state_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => tx_state_FSM_FFd2_DYMUX_17867,
      CE => VCC,
      CLK => tx_state_FSM_FFd2_CLKINV_17858,
      SET => GND,
      RST => tx_state_FSM_FFd2_SRINV_17859,
      O => tx_state_FSM_FFd1_7042
    );
  tx_state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => tx_state_cmp_eq0001_7041,
      ADR1 => tx_state_FSM_FFd2_7034,
      ADR2 => tx_state_cmp_eq0000,
      ADR3 => tx_state_FSM_FFd3_7035,
      O => tx_state_FSM_FFd2_In
    );
  tx_state_FSM_FFd2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => tx_state_FSM_FFd2_DXMUX_17881,
      CE => VCC,
      CLK => tx_state_FSM_FFd2_CLKINV_17858,
      SET => GND,
      RST => tx_state_FSM_FFd2_SRINV_17859,
      O => tx_state_FSM_FFd2_7034
    );
  tx_state_FSM_FFd3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => tx_state_FSM_FFd3_DYMUX_17907,
      CE => VCC,
      CLK => tx_state_FSM_FFd3_CLKINV_17898,
      SET => GND,
      RST => tx_state_FSM_FFd3_FFY_RSTAND_17912,
      O => tx_state_FSM_FFd3_7035
    );
  tx_state_FSM_FFd3_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => tx_state_FSM_FFd3_FFY_RSTAND_17912
    );
  i2_mux0002_0_111 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_state_FSM_FFd5_7086,
      ADR1 => tx_state_FSM_FFd3_7035,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002_0_111_17920
    );
  i2_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_10_DXMUX_18215,
      CE => i2_10_CEINVNOT,
      CLK => i2_10_CLKINV_18191,
      SET => GND,
      RST => GND,
      O => i2(10)
    );
  i2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_3_DYMUX_18239,
      CE => i2_3_CEINVNOT,
      CLK => i2_3_CLKINV_18229,
      SET => GND,
      RST => GND,
      O => i2(2)
    );
  i2_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(3),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(7)
    );
  i2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_3_DXMUX_18253,
      CE => i2_3_CEINVNOT,
      CLK => i2_3_CLKINV_18229,
      SET => GND,
      RST => GND,
      O => i2(3)
    );
  i3_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_1_DYMUX_18279,
      CE => i3_1_CEINVNOT,
      CLK => i3_1_CLKINV_18271,
      SET => GND,
      RST => GND,
      O => i3(0)
    );
  i3_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(1),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(1),
      ADR3 => N11,
      O => i3_mux0000(1)
    );
  i3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_1_DXMUX_18291,
      CE => i3_1_CEINVNOT,
      CLK => i3_1_CLKINV_18271,
      SET => GND,
      RST => GND,
      O => i3(1)
    );
  i2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_5_DYMUX_18315,
      CE => i2_5_CEINVNOT,
      CLK => i2_5_CLKINV_18305,
      SET => GND,
      RST => GND,
      O => i2(4)
    );
  i2_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(5),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(5)
    );
  i2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_5_DXMUX_18329,
      CE => i2_5_CEINVNOT,
      CLK => i2_5_CLKINV_18305,
      SET => GND,
      RST => GND,
      O => i2(5)
    );
  i3_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_3_DYMUX_18355,
      CE => i3_3_CEINVNOT,
      CLK => i3_3_CLKINV_18347,
      SET => GND,
      RST => GND,
      O => i3(2)
    );
  i3_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(3),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(3),
      ADR3 => N11,
      O => i3_mux0000(3)
    );
  tx_state_FSM_FFd6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => tx_state_FSM_FFd6_DYMUX_17942,
      CE => VCC,
      CLK => tx_state_FSM_FFd6_CLKINV_17933,
      SET => GND,
      RST => tx_state_FSM_FFd6_FFY_RSTAND_17947,
      O => tx_state_FSM_FFd6_7084
    );
  tx_state_FSM_FFd6_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => tx_state_FSM_FFd6_FFY_RSTAND_17947
    );
  SF_D0_mux0000_4_31 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_state_FSM_FFd5_7086,
      ADR1 => tx_state_FSM_FFd6_7084,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N5
    );
  tx_state_FSM_FFd7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => tx_state_FSM_FFd7_DYMUX_17978,
      CE => VCC,
      CLK => tx_state_FSM_FFd7_CLKINV_17969,
      SET => tx_state_FSM_FFd7_FFY_SET,
      RST => GND,
      O => tx_state_FSM_FFd7_7087
    );
  tx_state_FSM_FFd7_FFY_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => tx_state_FSM_FFd7_FFY_SET
    );
  SF_D0_mux0000_4_11 : X_LUT4
    generic map(
      INIT => X"FEFE"
    )
    port map (
      ADR0 => tx_state_FSM_FFd7_7087,
      ADR1 => tx_state_FSM_FFd1_7042,
      ADR2 => tx_state_FSM_FFd4_7048,
      ADR3 => VCC,
      O => N3
    );
  i_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_1_DYMUX_18013,
      CE => i_1_CEINVNOT,
      CLK => i_1_CLKINV_18005,
      SET => GND,
      RST => GND,
      O => i(0)
    );
  i_mux0001_18_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(1),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(1),
      ADR3 => N0,
      O => i_mux0001(18)
    );
  i_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_1_DXMUX_18025,
      CE => i_1_CEINVNOT,
      CLK => i_1_CLKINV_18005,
      SET => GND,
      RST => GND,
      O => i(1)
    );
  i_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_3_DYMUX_18051,
      CE => i_3_CEINVNOT,
      CLK => i_3_CLKINV_18043,
      SET => GND,
      RST => GND,
      O => i(2)
    );
  i_mux0001_16_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(3),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(3),
      ADR3 => N0,
      O => i_mux0001(16)
    );
  i_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_3_DXMUX_18063,
      CE => i_3_CEINVNOT,
      CLK => i_3_CLKINV_18043,
      SET => GND,
      RST => GND,
      O => i(3)
    );
  i_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_5_DYMUX_18089,
      CE => i_5_CEINVNOT,
      CLK => i_5_CLKINV_18081,
      SET => GND,
      RST => GND,
      O => i(4)
    );
  i_mux0001_14_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(5),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(5),
      ADR3 => N0,
      O => i_mux0001(14)
    );
  i_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_5_DXMUX_18101,
      CE => i_5_CEINVNOT,
      CLK => i_5_CLKINV_18081,
      SET => GND,
      RST => GND,
      O => i(5)
    );
  i_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_7_DYMUX_18127,
      CE => i_7_CEINVNOT,
      CLK => i_7_CLKINV_18119,
      SET => GND,
      RST => GND,
      O => i(6)
    );
  i_mux0001_12_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(7),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(7),
      ADR3 => N0,
      O => i_mux0001(12)
    );
  i_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_7_DXMUX_18139,
      CE => i_7_CEINVNOT,
      CLK => i_7_CLKINV_18119,
      SET => GND,
      RST => GND,
      O => i(7)
    );
  i_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_9_DYMUX_18165,
      CE => i_9_CEINVNOT,
      CLK => i_9_CLKINV_18157,
      SET => GND,
      RST => GND,
      O => i(8)
    );
  i_mux0001_10_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(9),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(9),
      ADR3 => N0,
      O => i_mux0001(10)
    );
  i_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_9_DXMUX_18177,
      CE => i_9_CEINVNOT,
      CLK => i_9_CLKINV_18157,
      SET => GND,
      RST => GND,
      O => i(9)
    );
  i2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_10_DYMUX_18201,
      CE => i2_10_CEINVNOT,
      CLK => i2_10_CLKINV_18191,
      SET => GND,
      RST => GND,
      O => i2(0)
    );
  i2_mux0002_0_2 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(10),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(0)
    );
  i3_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_3_DXMUX_18367,
      CE => i3_3_CEINVNOT,
      CLK => i3_3_CLKINV_18347,
      SET => GND,
      RST => GND,
      O => i3(3)
    );
  i2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_7_DYMUX_18391,
      CE => i2_7_CEINVNOT,
      CLK => i2_7_CLKINV_18381,
      SET => GND,
      RST => GND,
      O => i2(6)
    );
  i2_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(7),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(3)
    );
  i2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_7_DXMUX_18405,
      CE => i2_7_CEINVNOT,
      CLK => i2_7_CLKINV_18381,
      SET => GND,
      RST => GND,
      O => i2(7)
    );
  i3_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(4),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(4),
      ADR3 => N11,
      O => i3_mux0000(4)
    );
  i3_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_4_DYMUX_18426,
      CE => i3_4_CEINVNOT,
      CLK => i3_4_CLKINV_18418,
      SET => GND,
      RST => GND,
      O => i3(4)
    );
  i2_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_9_DYMUX_18450,
      CE => i2_9_CEINVNOT,
      CLK => i2_9_CLKINV_18440,
      SET => GND,
      RST => GND,
      O => i2(8)
    );
  i2_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => i2_share0000(9),
      ADR1 => N1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_mux0002(1)
    );
  i2_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i2_9_DXMUX_18464,
      CE => i2_9_CEINVNOT,
      CLK => i2_9_CLKINV_18440,
      SET => GND,
      RST => GND,
      O => i2(9)
    );
  i3_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_7_DYMUX_18490,
      CE => i3_7_CEINVNOT,
      CLK => i3_7_CLKINV_18482,
      SET => GND,
      RST => GND,
      O => i3(6)
    );
  i3_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(7),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(7),
      ADR3 => N11,
      O => i3_mux0000(7)
    );
  i3_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_7_DXMUX_18502,
      CE => i3_7_CEINVNOT,
      CLK => i3_7_CLKINV_18482,
      SET => GND,
      RST => GND,
      O => i3(7)
    );
  i3_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_9_DYMUX_18528,
      CE => i3_9_CEINVNOT,
      CLK => i3_9_CLKINV_18520,
      SET => GND,
      RST => GND,
      O => i3(8)
    );
  i3_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(9),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(9),
      ADR3 => N11,
      O => i3_mux0000(9)
    );
  i3_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_9_DXMUX_18540,
      CE => i3_9_CEINVNOT,
      CLK => i3_9_CLKINV_18520,
      SET => GND,
      RST => GND,
      O => i3(9)
    );
  i_mux0001_8_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(11),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(11),
      ADR3 => N0,
      O => i_mux0001(8)
    );
  i_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_11_DYMUX_18561,
      CE => i_11_CEINVNOT,
      CLK => i_11_CLKINV_18553,
      SET => GND,
      RST => GND,
      O => i(11)
    );
  i_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_13_DYMUX_18587,
      CE => i_13_CEINVNOT,
      CLK => i_13_CLKINV_18579,
      SET => GND,
      RST => GND,
      O => i(12)
    );
  i_mux0001_6_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(13),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(13),
      ADR3 => N0,
      O => i_mux0001(6)
    );
  i_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_13_DXMUX_18599,
      CE => i_13_CEINVNOT,
      CLK => i_13_CLKINV_18579,
      SET => GND,
      RST => GND,
      O => i(13)
    );
  i_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_15_DYMUX_18625,
      CE => i_15_CEINVNOT,
      CLK => i_15_CLKINV_18617,
      SET => GND,
      RST => GND,
      O => i(14)
    );
  i_mux0001_4_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(15),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(15),
      ADR3 => N0,
      O => i_mux0001(4)
    );
  i_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_15_DXMUX_18637,
      CE => i_15_CEINVNOT,
      CLK => i_15_CLKINV_18617,
      SET => GND,
      RST => GND,
      O => i(15)
    );
  i_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_17_DYMUX_18663,
      CE => i_17_CEINVNOT,
      CLK => i_17_CLKINV_18655,
      SET => GND,
      RST => GND,
      O => i(16)
    );
  i_mux0001_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(17),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(17),
      ADR3 => N0,
      O => i_mux0001(2)
    );
  i_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_17_DXMUX_18675,
      CE => i_17_CEINVNOT,
      CLK => i_17_CLKINV_18655,
      SET => GND,
      RST => GND,
      O => i(17)
    );
  i_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_19_DYMUX_18701,
      CE => i_19_CEINVNOT,
      CLK => i_19_CLKINV_18693,
      SET => GND,
      RST => GND,
      O => i(18)
    );
  i_mux0001_0_2 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i(19),
      ADR1 => init_state_FSM_FFd1_7007,
      ADR2 => i_share0000(19),
      ADR3 => N0,
      O => i_mux0001(0)
    );
  i_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i_19_DXMUX_18713,
      CE => i_19_CEINVNOT,
      CLK => i_19_CLKINV_18693,
      SET => GND,
      RST => GND,
      O => i(19)
    );
  white1_min_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_11_DYMUX_18739,
      CE => white1_min_11_CEINV_18727,
      CLK => white1_min_11_CLKINV_18728,
      SET => GND,
      RST => white1_min_11_SRINV_18729,
      O => white1_min(10)
    );
  Mcount_white1_min_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_11
    );
  white1_min_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_11_DXMUX_18756,
      CE => white1_min_11_CEINV_18727,
      CLK => white1_min_11_CLKINV_18728,
      SET => GND,
      RST => white1_min_11_SRINV_18729,
      O => white1_min(11)
    );
  white1_min_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_21_DYMUX_18785,
      CE => white1_min_21_CEINV_18773,
      CLK => white1_min_21_CLKINV_18774,
      SET => GND,
      RST => white1_min_21_SRINV_18775,
      O => white1_min(20)
    );
  Mcount_white1_min_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_21
    );
  white1_min_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_21_DXMUX_18802,
      CE => white1_min_21_CEINV_18773,
      CLK => white1_min_21_CLKINV_18774,
      SET => GND,
      RST => white1_min_21_SRINV_18775,
      O => white1_min(21)
    );
  white1_min_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_13_DYMUX_18831,
      CE => white1_min_13_CEINV_18819,
      CLK => white1_min_13_CLKINV_18820,
      SET => GND,
      RST => white1_min_13_SRINV_18821,
      O => white1_min(12)
    );
  Mcount_white1_min_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_13
    );
  white1_min_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_13_DXMUX_18848,
      CE => white1_min_13_CEINV_18819,
      CLK => white1_min_13_CLKINV_18820,
      SET => GND,
      RST => white1_min_13_SRINV_18821,
      O => white1_min(13)
    );
  white1_min_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_31_DYMUX_18877,
      CE => white1_min_31_CEINV_18865,
      CLK => white1_min_31_CLKINV_18866,
      SET => GND,
      RST => white1_min_31_SRINV_18867,
      O => white1_min(30)
    );
  Mcount_white1_min_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_31
    );
  white1_min_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_31_DXMUX_18894,
      CE => white1_min_31_CEINV_18865,
      CLK => white1_min_31_CLKINV_18866,
      SET => GND,
      RST => white1_min_31_SRINV_18867,
      O => white1_min(31)
    );
  white1_min_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_23_DYMUX_18923,
      CE => white1_min_23_CEINV_18911,
      CLK => white1_min_23_CLKINV_18912,
      SET => GND,
      RST => white1_min_23_SRINV_18913,
      O => white1_min(22)
    );
  Mcount_white1_sec_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_21_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_21
    );
  white1_sec_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_21_DXMUX_19308,
      CE => white1_sec_21_CEINV_19279,
      CLK => white1_sec_21_CLKINV_19280,
      SET => GND,
      RST => white1_sec_21_SRINV_19281,
      O => white1_sec(21)
    );
  white1_sec_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_13_DYMUX_19337,
      CE => white1_sec_13_CEINV_19325,
      CLK => white1_sec_13_CLKINV_19326,
      SET => GND,
      RST => white1_sec_13_SRINV_19327,
      O => white1_sec(12)
    );
  Mcount_white1_sec_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_13_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_13
    );
  white1_sec_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_13_DXMUX_19354,
      CE => white1_sec_13_CEINV_19325,
      CLK => white1_sec_13_CLKINV_19326,
      SET => GND,
      RST => white1_sec_13_SRINV_19327,
      O => white1_sec(13)
    );
  white1_sec_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_31_DYMUX_19383,
      CE => white1_sec_31_CEINV_19371,
      CLK => white1_sec_31_CLKINV_19372,
      SET => GND,
      RST => white1_sec_31_SRINV_19373,
      O => white1_sec(30)
    );
  Mcount_white1_sec_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_31_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_31
    );
  white1_sec_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_31_DXMUX_19400,
      CE => white1_sec_31_CEINV_19371,
      CLK => white1_sec_31_CLKINV_19372,
      SET => GND,
      RST => white1_sec_31_SRINV_19373,
      O => white1_sec(31)
    );
  Mcount_white1_min_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_23
    );
  white1_min_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_23_DXMUX_18940,
      CE => white1_min_23_CEINV_18911,
      CLK => white1_min_23_CLKINV_18912,
      SET => GND,
      RST => white1_min_23_SRINV_18913,
      O => white1_min(23)
    );
  white1_min_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_15_DYMUX_18969,
      CE => white1_min_15_CEINV_18957,
      CLK => white1_min_15_CLKINV_18958,
      SET => GND,
      RST => white1_min_15_SRINV_18959,
      O => white1_min(14)
    );
  Mcount_white1_min_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_15
    );
  white1_min_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_15_DXMUX_18986,
      CE => white1_min_15_CEINV_18957,
      CLK => white1_min_15_CLKINV_18958,
      SET => GND,
      RST => white1_min_15_SRINV_18959,
      O => white1_min(15)
    );
  white1_min_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_25_DYMUX_19015,
      CE => white1_min_25_CEINV_19003,
      CLK => white1_min_25_CLKINV_19004,
      SET => GND,
      RST => white1_min_25_SRINV_19005,
      O => white1_min(24)
    );
  Mcount_white1_min_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_25
    );
  white1_min_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_25_DXMUX_19032,
      CE => white1_min_25_CEINV_19003,
      CLK => white1_min_25_CLKINV_19004,
      SET => GND,
      RST => white1_min_25_SRINV_19005,
      O => white1_min(25)
    );
  white1_sec_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_23_DYMUX_19429,
      CE => white1_sec_23_CEINV_19417,
      CLK => white1_sec_23_CLKINV_19418,
      SET => GND,
      RST => white1_sec_23_SRINV_19419,
      O => white1_sec(22)
    );
  Mcount_white1_sec_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_23_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_23
    );
  white1_sec_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_23_DXMUX_19446,
      CE => white1_sec_23_CEINV_19417,
      CLK => white1_sec_23_CLKINV_19418,
      SET => GND,
      RST => white1_sec_23_SRINV_19419,
      O => white1_sec(23)
    );
  white1_sec_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_15_DYMUX_19475,
      CE => white1_sec_15_CEINV_19463,
      CLK => white1_sec_15_CLKINV_19464,
      SET => GND,
      RST => white1_sec_15_SRINV_19465,
      O => white1_sec(14)
    );
  Mcount_white1_sec_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_15_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_15
    );
  white1_sec_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_15_DXMUX_19492,
      CE => white1_sec_15_CEINV_19463,
      CLK => white1_sec_15_CLKINV_19464,
      SET => GND,
      RST => white1_sec_15_SRINV_19465,
      O => white1_sec(15)
    );
  white1_sec_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_25_DYMUX_19521,
      CE => white1_sec_25_CEINV_19509,
      CLK => white1_sec_25_CLKINV_19510,
      SET => GND,
      RST => white1_sec_25_SRINV_19511,
      O => white1_sec(24)
    );
  Mcount_white1_sec_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_25_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_25
    );
  white1_min_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_19_DXMUX_19170,
      CE => white1_min_19_CEINV_19141,
      CLK => white1_min_19_CLKINV_19142,
      SET => GND,
      RST => white1_min_19_SRINV_19143,
      O => white1_min(19)
    );
  white1_min_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_29_DYMUX_19199,
      CE => white1_min_29_CEINV_19187,
      CLK => white1_min_29_CLKINV_19188,
      SET => GND,
      RST => white1_min_29_SRINV_19189,
      O => white1_min(28)
    );
  Mcount_white1_min_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_29
    );
  white1_min_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_29_DXMUX_19216,
      CE => white1_min_29_CEINV_19187,
      CLK => white1_min_29_CLKINV_19188,
      SET => GND,
      RST => white1_min_29_SRINV_19189,
      O => white1_min(29)
    );
  white1_sec_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_11_DYMUX_19245,
      CE => white1_sec_11_CEINV_19233,
      CLK => white1_sec_11_CLKINV_19234,
      SET => GND,
      RST => white1_sec_11_SRINV_19235,
      O => white1_sec(10)
    );
  Mcount_white1_sec_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_11_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_11
    );
  white1_sec_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_11_DXMUX_19262,
      CE => white1_sec_11_CEINV_19233,
      CLK => white1_sec_11_CLKINV_19234,
      SET => GND,
      RST => white1_sec_11_SRINV_19235,
      O => white1_sec(11)
    );
  white1_sec_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_21_DYMUX_19291,
      CE => white1_sec_21_CEINV_19279,
      CLK => white1_sec_21_CLKINV_19280,
      SET => GND,
      RST => white1_sec_21_SRINV_19281,
      O => white1_sec(20)
    );
  white1_min_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_17_DYMUX_19061,
      CE => white1_min_17_CEINV_19049,
      CLK => white1_min_17_CLKINV_19050,
      SET => GND,
      RST => white1_min_17_SRINV_19051,
      O => white1_min(16)
    );
  Mcount_white1_min_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_17
    );
  white1_min_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_17_DXMUX_19078,
      CE => white1_min_17_CEINV_19049,
      CLK => white1_min_17_CLKINV_19050,
      SET => GND,
      RST => white1_min_17_SRINV_19051,
      O => white1_min(17)
    );
  white1_min_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_27_DYMUX_19107,
      CE => white1_min_27_CEINV_19095,
      CLK => white1_min_27_CLKINV_19096,
      SET => GND,
      RST => white1_min_27_SRINV_19097,
      O => white1_min(26)
    );
  Mcount_white1_min_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_27
    );
  white1_min_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_27_DXMUX_19124,
      CE => white1_min_27_CEINV_19095,
      CLK => white1_min_27_CLKINV_19096,
      SET => GND,
      RST => white1_min_27_SRINV_19097,
      O => white1_min(27)
    );
  white1_min_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_19_DYMUX_19153,
      CE => white1_min_19_CEINV_19141,
      CLK => white1_min_19_CLKINV_19142,
      SET => GND,
      RST => white1_min_19_SRINV_19143,
      O => white1_min(18)
    );
  Mcount_white1_min_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_19
    );
  white1_sec_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_25_DXMUX_19538,
      CE => white1_sec_25_CEINV_19509,
      CLK => white1_sec_25_CLKINV_19510,
      SET => GND,
      RST => white1_sec_25_SRINV_19511,
      O => white1_sec(25)
    );
  white1_sec_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_17_DYMUX_19567,
      CE => white1_sec_17_CEINV_19555,
      CLK => white1_sec_17_CLKINV_19556,
      SET => GND,
      RST => white1_sec_17_SRINV_19557,
      O => white1_sec(16)
    );
  Mcount_white1_sec_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_17_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_17
    );
  white1_sec_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_17_DXMUX_19584,
      CE => white1_sec_17_CEINV_19555,
      CLK => white1_sec_17_CLKINV_19556,
      SET => GND,
      RST => white1_sec_17_SRINV_19557,
      O => white1_sec(17)
    );
  white1_sec_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_27_DYMUX_19613,
      CE => white1_sec_27_CEINV_19601,
      CLK => white1_sec_27_CLKINV_19602,
      SET => GND,
      RST => white1_sec_27_SRINV_19603,
      O => white1_sec(26)
    );
  Mcount_white1_sec_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_27_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_27
    );
  white1_sec_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_27_DXMUX_19630,
      CE => white1_sec_27_CEINV_19601,
      CLK => white1_sec_27_CLKINV_19602,
      SET => GND,
      RST => white1_sec_27_SRINV_19603,
      O => white1_sec(27)
    );
  white1_sec_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_19_DYMUX_19659,
      CE => white1_sec_19_CEINV_19647,
      CLK => white1_sec_19_CLKINV_19648,
      SET => GND,
      RST => white1_sec_19_SRINV_19649,
      O => white1_sec(18)
    );
  Mcount_white1_sec_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_19_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_19
    );
  white1_sec_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_19_DXMUX_19676,
      CE => white1_sec_19_CEINV_19647,
      CLK => white1_sec_19_CLKINV_19648,
      SET => GND,
      RST => white1_sec_19_SRINV_19649,
      O => white1_sec(19)
    );
  white1_sec_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_29_DYMUX_19705,
      CE => white1_sec_29_CEINV_19693,
      CLK => white1_sec_29_CLKINV_19694,
      SET => GND,
      RST => white1_sec_29_SRINV_19695,
      O => white1_sec(28)
    );
  Mcount_white1_sec_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_29_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_29
    );
  white1_sec_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_29_DXMUX_19722,
      CE => white1_sec_29_CEINV_19693,
      CLK => white1_sec_29_CLKINV_19694,
      SET => GND,
      RST => white1_sec_29_SRINV_19695,
      O => white1_sec(29)
    );
  white2_min_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_11_DYMUX_19751,
      CE => white2_min_11_CEINV_19739,
      CLK => white2_min_11_CLKINV_19740,
      SET => GND,
      RST => white2_min_11_SRINV_19741,
      O => white2_min(10)
    );
  Mcount_white2_min_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_11_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_11
    );
  white2_min_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_11_DXMUX_19768,
      CE => white2_min_11_CEINV_19739,
      CLK => white2_min_11_CLKINV_19740,
      SET => GND,
      RST => white2_min_11_SRINV_19741,
      O => white2_min(11)
    );
  white2_min_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_21_DYMUX_19797,
      CE => white2_min_21_CEINV_19785,
      CLK => white2_min_21_CLKINV_19786,
      SET => GND,
      RST => white2_min_21_SRINV_19787,
      O => white2_min(20)
    );
  Mcount_white2_min_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_21_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_21
    );
  white2_min_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_21_DXMUX_19814,
      CE => white2_min_21_CEINV_19785,
      CLK => white2_min_21_CLKINV_19786,
      SET => GND,
      RST => white2_min_21_SRINV_19787,
      O => white2_min(21)
    );
  white2_min_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_13_DYMUX_19843,
      CE => white2_min_13_CEINV_19831,
      CLK => white2_min_13_CLKINV_19832,
      SET => GND,
      RST => white2_min_13_SRINV_19833,
      O => white2_min(12)
    );
  Mcount_white2_min_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_13_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_13
    );
  white2_min_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_13_DXMUX_19860,
      CE => white2_min_13_CEINV_19831,
      CLK => white2_min_13_CLKINV_19832,
      SET => GND,
      RST => white2_min_13_SRINV_19833,
      O => white2_min(13)
    );
  white2_min_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_31_DYMUX_19889,
      CE => white2_min_31_CEINV_19877,
      CLK => white2_min_31_CLKINV_19878,
      SET => GND,
      RST => white2_min_31_SRINV_19879,
      O => white2_min(30)
    );
  Mcount_white2_min_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_31_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_31
    );
  white2_min_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_19_DYMUX_20165,
      CE => white2_min_19_CEINV_20153,
      CLK => white2_min_19_CLKINV_20154,
      SET => GND,
      RST => white2_min_19_SRINV_20155,
      O => white2_min(18)
    );
  Mcount_white2_min_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_19_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_19
    );
  white2_min_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_19_DXMUX_20182,
      CE => white2_min_19_CEINV_20153,
      CLK => white2_min_19_CLKINV_20154,
      SET => GND,
      RST => white2_min_19_SRINV_20155,
      O => white2_min(19)
    );
  white2_min_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_29_DYMUX_20211,
      CE => white2_min_29_CEINV_20199,
      CLK => white2_min_29_CLKINV_20200,
      SET => GND,
      RST => white2_min_29_SRINV_20201,
      O => white2_min(28)
    );
  Mcount_white2_min_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_29_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_29
    );
  white2_min_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_29_DXMUX_20228,
      CE => white2_min_29_CEINV_20199,
      CLK => white2_min_29_CLKINV_20200,
      SET => GND,
      RST => white2_min_29_SRINV_20201,
      O => white2_min(29)
    );
  white2_sec_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_11_DYMUX_20257,
      CE => white2_sec_11_CEINV_20245,
      CLK => white2_sec_11_CLKINV_20246,
      SET => GND,
      RST => white2_sec_11_SRINV_20247,
      O => white2_sec(10)
    );
  Mcount_white2_sec_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_11_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_11
    );
  init_state_FSM_FFd3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd4_DYMUX_20919,
      CE => VCC,
      CLK => init_state_FSM_FFd4_CLKINV_20910,
      SET => GND,
      RST => init_state_FSM_FFd4_SRINV_20911,
      O => init_state_FSM_FFd3_7011
    );
  init_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0004_7077,
      ADR1 => init_state_FSM_FFd4_7118,
      ADR2 => init_state_cmp_eq0001,
      ADR3 => init_state_FSM_FFd5_7012,
      O => init_state_FSM_FFd4_In
    );
  init_state_FSM_FFd4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd4_DXMUX_20933,
      CE => VCC,
      CLK => init_state_FSM_FFd4_CLKINV_20910,
      SET => GND,
      RST => init_state_FSM_FFd4_SRINV_20911,
      O => init_state_FSM_FFd4_7118
    );
  init_state_FSM_FFd5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd6_DYMUX_20961,
      CE => VCC,
      CLK => init_state_FSM_FFd6_CLKINV_20952,
      SET => GND,
      RST => init_state_FSM_FFd6_SRINV_20953,
      O => init_state_FSM_FFd5_7012
    );
  init_state_FSM_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0003_0,
      ADR1 => init_state_FSM_FFd6_7074,
      ADR2 => init_state_cmp_eq0001,
      ADR3 => init_state_FSM_FFd7_7009,
      O => init_state_FSM_FFd6_In
    );
  init_state_FSM_FFd6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd6_DXMUX_20975,
      CE => VCC,
      CLK => init_state_FSM_FFd6_CLKINV_20952,
      SET => GND,
      RST => init_state_FSM_FFd6_SRINV_20953,
      O => init_state_FSM_FFd6_7074
    );
  init_state_FSM_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0001,
      ADR1 => init_state_FSM_FFd7_7009,
      ADR2 => init_state_cmp_eq0002_7081,
      ADR3 => init_state_FSM_FFd8_7002,
      O => init_state_FSM_FFd7_In
    );
  init_state_FSM_FFd7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd7_DYMUX_20998,
      CE => VCC,
      CLK => init_state_FSM_FFd7_CLKINV_20989,
      SET => GND,
      RST => init_state_FSM_FFd7_FFY_RSTAND_21003,
      O => init_state_FSM_FFd7_7009
    );
  init_state_FSM_FFd7_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd7_FFY_RSTAND_21003
    );
  init_state_FSM_FFd9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd10_DYMUX_21026,
      CE => VCC,
      CLK => init_state_FSM_FFd10_CLKINV_21017,
      SET => GND,
      RST => init_state_FSM_FFd10_SRINV_21018,
      O => init_state_FSM_FFd9_7010
    );
  white2_min_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_31_DXMUX_19906,
      CE => white2_min_31_CEINV_19877,
      CLK => white2_min_31_CLKINV_19878,
      SET => GND,
      RST => white2_min_31_SRINV_19879,
      O => white2_min(31)
    );
  white2_min_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_23_DYMUX_19935,
      CE => white2_min_23_CEINV_19923,
      CLK => white2_min_23_CLKINV_19924,
      SET => GND,
      RST => white2_min_23_SRINV_19925,
      O => white2_min(22)
    );
  Mcount_white2_min_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_23_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_23
    );
  white2_min_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_23_DXMUX_19952,
      CE => white2_min_23_CEINV_19923,
      CLK => white2_min_23_CLKINV_19924,
      SET => GND,
      RST => white2_min_23_SRINV_19925,
      O => white2_min(23)
    );
  white2_min_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_15_DYMUX_19981,
      CE => white2_min_15_CEINV_19969,
      CLK => white2_min_15_CLKINV_19970,
      SET => GND,
      RST => white2_min_15_SRINV_19971,
      O => white2_min(14)
    );
  Mcount_white2_min_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_15_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_15
    );
  white2_min_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_15_DXMUX_19998,
      CE => white2_min_15_CEINV_19969,
      CLK => white2_min_15_CLKINV_19970,
      SET => GND,
      RST => white2_min_15_SRINV_19971,
      O => white2_min(15)
    );
  white2_min_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_25_DYMUX_20027,
      CE => white2_min_25_CEINV_20015,
      CLK => white2_min_25_CLKINV_20016,
      SET => GND,
      RST => white2_min_25_SRINV_20017,
      O => white2_min(24)
    );
  Mcount_white2_min_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_25_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_25
    );
  white2_min_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_25_DXMUX_20044,
      CE => white2_min_25_CEINV_20015,
      CLK => white2_min_25_CLKINV_20016,
      SET => GND,
      RST => white2_min_25_SRINV_20017,
      O => white2_min(25)
    );
  white2_min_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_17_DYMUX_20073,
      CE => white2_min_17_CEINV_20061,
      CLK => white2_min_17_CLKINV_20062,
      SET => GND,
      RST => white2_min_17_SRINV_20063,
      O => white2_min(16)
    );
  Mcount_white2_min_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_17_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_17
    );
  white2_min_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_17_DXMUX_20090,
      CE => white2_min_17_CEINV_20061,
      CLK => white2_min_17_CLKINV_20062,
      SET => GND,
      RST => white2_min_17_SRINV_20063,
      O => white2_min(17)
    );
  white2_min_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_27_DYMUX_20119,
      CE => white2_min_27_CEINV_20107,
      CLK => white2_min_27_CLKINV_20108,
      SET => GND,
      RST => white2_min_27_SRINV_20109,
      O => white2_min(26)
    );
  Mcount_white2_min_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_min_cmp_eq0000,
      ADR1 => Result_27_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_min_eqn_27
    );
  white2_min_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_min_27_DXMUX_20136,
      CE => white2_min_27_CEINV_20107,
      CLK => white2_min_27_CLKINV_20108,
      SET => GND,
      RST => white2_min_27_SRINV_20109,
      O => white2_min(27)
    );
  white2_sec_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_11_DXMUX_20274,
      CE => white2_sec_11_CEINV_20245,
      CLK => white2_sec_11_CLKINV_20246,
      SET => GND,
      RST => white2_sec_11_SRINV_20247,
      O => white2_sec(11)
    );
  white2_sec_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_21_DYMUX_20303,
      CE => white2_sec_21_CEINV_20291,
      CLK => white2_sec_21_CLKINV_20292,
      SET => GND,
      RST => white2_sec_21_SRINV_20293,
      O => white2_sec(20)
    );
  Mcount_white2_sec_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_21_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_21
    );
  white2_sec_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_21_DXMUX_20320,
      CE => white2_sec_21_CEINV_20291,
      CLK => white2_sec_21_CLKINV_20292,
      SET => GND,
      RST => white2_sec_21_SRINV_20293,
      O => white2_sec(21)
    );
  white2_sec_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_13_DYMUX_20349,
      CE => white2_sec_13_CEINV_20337,
      CLK => white2_sec_13_CLKINV_20338,
      SET => GND,
      RST => white2_sec_13_SRINV_20339,
      O => white2_sec(12)
    );
  Mcount_white2_sec_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_13_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_13
    );
  white2_sec_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_13_DXMUX_20366,
      CE => white2_sec_13_CEINV_20337,
      CLK => white2_sec_13_CLKINV_20338,
      SET => GND,
      RST => white2_sec_13_SRINV_20339,
      O => white2_sec(13)
    );
  white2_sec_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_31_DYMUX_20395,
      CE => white2_sec_31_CEINV_20383,
      CLK => white2_sec_31_CLKINV_20384,
      SET => GND,
      RST => white2_sec_31_SRINV_20385,
      O => white2_sec(30)
    );
  Mcount_white2_sec_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_31_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_31
    );
  white2_sec_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_31_DXMUX_20412,
      CE => white2_sec_31_CEINV_20383,
      CLK => white2_sec_31_CLKINV_20384,
      SET => GND,
      RST => white2_sec_31_SRINV_20385,
      O => white2_sec(31)
    );
  white2_sec_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_23_DYMUX_20441,
      CE => white2_sec_23_CEINV_20429,
      CLK => white2_sec_23_CLKINV_20430,
      SET => GND,
      RST => white2_sec_23_SRINV_20431,
      O => white2_sec(22)
    );
  Mcount_white2_sec_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_23_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_23
    );
  white2_sec_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_23_DXMUX_20458,
      CE => white2_sec_23_CEINV_20429,
      CLK => white2_sec_23_CLKINV_20430,
      SET => GND,
      RST => white2_sec_23_SRINV_20431,
      O => white2_sec(23)
    );
  white2_sec_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_15_DYMUX_20487,
      CE => white2_sec_15_CEINV_20475,
      CLK => white2_sec_15_CLKINV_20476,
      SET => GND,
      RST => white2_sec_15_SRINV_20477,
      O => white2_sec(14)
    );
  Mcount_white2_sec_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_15_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_15
    );
  white2_sec_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_15_DXMUX_20504,
      CE => white2_sec_15_CEINV_20475,
      CLK => white2_sec_15_CLKINV_20476,
      SET => GND,
      RST => white2_sec_15_SRINV_20477,
      O => white2_sec(15)
    );
  white2_sec_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_25_DYMUX_20533,
      CE => white2_sec_25_CEINV_20521,
      CLK => white2_sec_25_CLKINV_20522,
      SET => GND,
      RST => white2_sec_25_SRINV_20523,
      O => white2_sec(24)
    );
  Mcount_white2_sec_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_25_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_25
    );
  white2_sec_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_25_DXMUX_20550,
      CE => white2_sec_25_CEINV_20521,
      CLK => white2_sec_25_CLKINV_20522,
      SET => GND,
      RST => white2_sec_25_SRINV_20523,
      O => white2_sec(25)
    );
  white2_sec_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_17_DYMUX_20579,
      CE => white2_sec_17_CEINV_20567,
      CLK => white2_sec_17_CLKINV_20568,
      SET => GND,
      RST => white2_sec_17_SRINV_20569,
      O => white2_sec(16)
    );
  Mcount_white2_sec_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_17_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_17
    );
  white2_sec_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_17_DXMUX_20596,
      CE => white2_sec_17_CEINV_20567,
      CLK => white2_sec_17_CLKINV_20568,
      SET => GND,
      RST => white2_sec_17_SRINV_20569,
      O => white2_sec(17)
    );
  white2_sec_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_27_DYMUX_20625,
      CE => white2_sec_27_CEINV_20613,
      CLK => white2_sec_27_CLKINV_20614,
      SET => GND,
      RST => white2_sec_27_SRINV_20615,
      O => white2_sec(26)
    );
  Mcount_white2_sec_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_27_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_27
    );
  white2_sec_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_27_DXMUX_20642,
      CE => white2_sec_27_CEINV_20613,
      CLK => white2_sec_27_CLKINV_20614,
      SET => GND,
      RST => white2_sec_27_SRINV_20615,
      O => white2_sec(27)
    );
  white2_sec_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_19_DYMUX_20671,
      CE => white2_sec_19_CEINV_20659,
      CLK => white2_sec_19_CLKINV_20660,
      SET => GND,
      RST => white2_sec_19_SRINV_20661,
      O => white2_sec(18)
    );
  Mcount_white2_sec_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_19_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_19
    );
  white2_sec_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_19_DXMUX_20688,
      CE => white2_sec_19_CEINV_20659,
      CLK => white2_sec_19_CLKINV_20660,
      SET => GND,
      RST => white2_sec_19_SRINV_20661,
      O => white2_sec(19)
    );
  white2_sec_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_29_DYMUX_20717,
      CE => white2_sec_29_CEINV_20705,
      CLK => white2_sec_29_CLKINV_20706,
      SET => GND,
      RST => white2_sec_29_SRINV_20707,
      O => white2_sec(28)
    );
  Mcount_white2_sec_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_29_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_29
    );
  white2_sec_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_29_DXMUX_20734,
      CE => white2_sec_29_CEINV_20705,
      CLK => white2_sec_29_CLKINV_20706,
      SET => GND,
      RST => white2_sec_29_SRINV_20707,
      O => white2_sec(29)
    );
  i3_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_11_DYMUX_20763,
      CE => i3_11_CEINVNOT,
      CLK => i3_11_CLKINV_20755,
      SET => GND,
      RST => GND,
      O => i3(10)
    );
  i3_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(11),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(11),
      ADR3 => N11,
      O => i3_mux0000(11)
    );
  i3_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_11_DXMUX_20775,
      CE => i3_11_CEINVNOT,
      CLK => i3_11_CLKINV_20755,
      SET => GND,
      RST => GND,
      O => i3(11)
    );
  i3_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_13_DYMUX_20801,
      CE => i3_13_CEINVNOT,
      CLK => i3_13_CLKINV_20793,
      SET => GND,
      RST => GND,
      O => i3(12)
    );
  i3_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(13),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(13),
      ADR3 => N11,
      O => i3_mux0000(13)
    );
  i3_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_13_DXMUX_20813,
      CE => i3_13_CEINVNOT,
      CLK => i3_13_CLKINV_20793,
      SET => GND,
      RST => GND,
      O => i3(13)
    );
  i3_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_15_DYMUX_20839,
      CE => i3_15_CEINVNOT,
      CLK => i3_15_CLKINV_20831,
      SET => GND,
      RST => GND,
      O => i3(14)
    );
  i3_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => i3(15),
      ADR1 => i3_or0000,
      ADR2 => i3_addsub0000(15),
      ADR3 => N11,
      O => i3_mux0000(15)
    );
  i3_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => i3_15_DXMUX_20851,
      CE => i3_15_CEINVNOT,
      CLK => i3_15_CLKINV_20831,
      SET => GND,
      RST => GND,
      O => i3(15)
    );
  init_state_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd2_DYMUX_20877,
      CE => VCC,
      CLK => init_state_FSM_FFd2_CLKINV_20867,
      SET => GND,
      RST => init_state_FSM_FFd2_SRINV_20868,
      O => init_state_FSM_FFd1_7007
    );
  init_state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0004_7077,
      ADR1 => init_state_FSM_FFd2_7117,
      ADR2 => init_state_cmp_eq0001,
      ADR3 => init_state_FSM_FFd3_7011,
      O => init_state_FSM_FFd2_In
    );
  init_state_FSM_FFd2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd2_DXMUX_20891,
      CE => VCC,
      CLK => init_state_FSM_FFd2_CLKINV_20867,
      SET => GND,
      RST => init_state_FSM_FFd2_SRINV_20868,
      O => init_state_FSM_FFd2_7117
    );
  Mcount_count_eqn_51 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_5_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_5
    );
  count_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_5_DXMUX_21288,
      CE => count_5_CEINV_21259,
      CLK => count_5_CLKINV_21260,
      SET => GND,
      RST => count_5_SRINV_21261,
      O => count(5)
    );
  count_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_7_DYMUX_21317,
      CE => count_7_CEINV_21305,
      CLK => count_7_CLKINV_21306,
      SET => GND,
      RST => count_7_SRINV_21307,
      O => count(6)
    );
  Mcount_count_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_7_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_7
    );
  count_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_7_DXMUX_21334,
      CE => count_7_CEINV_21305,
      CLK => count_7_CLKINV_21306,
      SET => GND,
      RST => count_7_SRINV_21307,
      O => count(7)
    );
  count_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_9_DYMUX_21363,
      CE => count_9_CEINV_21351,
      CLK => count_9_CLKINV_21352,
      SET => GND,
      RST => count_9_SRINV_21353,
      O => count(8)
    );
  Mcount_count_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_9_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_9
    );
  count_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_9_DXMUX_21380,
      CE => count_9_CEINV_21351,
      CLK => count_9_CLKINV_21352,
      SET => GND,
      RST => count_9_SRINV_21353,
      O => count(9)
    );
  whiteIsRunning_0_or00011 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => startCheck(0),
      ADR1 => blackIsRunning(0),
      ADR2 => PushWhite_IBUF_7001,
      ADR3 => VCC,
      O => whiteIsRunning_0_mux0000
    );
  init_state_FSM_FFd10_In1 : X_LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      ADR0 => init_state_cmp_eq0000_0,
      ADR1 => init_state_FSM_FFd10_7006,
      ADR2 => cur_state_FSM_FFd22_6726,
      ADR3 => init_state_FSM_FFd11_7003,
      O => init_state_FSM_FFd10_In
    );
  init_state_FSM_FFd10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_state_FSM_FFd10_DXMUX_21040,
      CE => VCC,
      CLK => init_state_FSM_FFd10_CLKINV_21017,
      SET => GND,
      RST => init_state_FSM_FFd10_SRINV_21018,
      O => init_state_FSM_FFd10_7006
    );
  cur_state_FSM_FFd21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd21_DYMUX_21066,
      CE => VCC,
      CLK => cur_state_FSM_FFd21_CLKINV_21057,
      SET => cur_state_FSM_FFd21_FFY_SET,
      RST => GND,
      O => cur_state_FSM_FFd21_6728
    );
  cur_state_FSM_FFd21_FFY_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd21_FFY_SET
    );
  SF_D_2_1 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => SF_D0(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => SF_D_2_OBUF_21078
    );
  cur_state_FSM_FFd16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd16_DYMUX_21102,
      CE => VCC,
      CLK => cur_state_FSM_FFd16_CLKINV_21093,
      SET => GND,
      RST => cur_state_FSM_FFd16_FFY_RSTAND_21107,
      O => cur_state_FSM_FFd16_6727
    );
  cur_state_FSM_FFd16_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd16_FFY_RSTAND_21107
    );
  tx_byte_7_4 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => cur_state_FSM_FFd9_6714,
      ADR1 => cur_state_FSM_FFd16_6727,
      ADR2 => cur_state_FSM_FFd8_6717,
      ADR3 => cur_state_FSM_FFd15_6713,
      O => tx_byte_7_4_21113
    );
  cur_state_FSM_FFd17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd18_DYMUX_21137,
      CE => VCC,
      CLK => cur_state_FSM_FFd18_CLKINV_21128,
      SET => GND,
      RST => cur_state_FSM_FFd18_SRINV_21129,
      O => cur_state_FSM_FFd17_6730
    );
  cur_state_FSM_FFd18_In1 : X_LUT4
    generic map(
      INIT => X"FDF8"
    )
    port map (
      ADR0 => cur_state_cmp_eq0000_0,
      ADR1 => cur_state_FSM_FFd19_6718,
      ADR2 => cur_state_FSM_FFd1_6725,
      ADR3 => cur_state_FSM_FFd18_7122,
      O => cur_state_FSM_FFd18_In
    );
  cur_state_FSM_FFd18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd18_DXMUX_21151,
      CE => VCC,
      CLK => cur_state_FSM_FFd18_CLKINV_21128,
      SET => GND,
      RST => cur_state_FSM_FFd18_SRINV_21129,
      O => cur_state_FSM_FFd18_7122
    );
  count_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_1_DYMUX_21179,
      CE => count_1_CEINV_21167,
      CLK => count_1_CLKINV_21168,
      SET => GND,
      RST => count_1_SRINV_21169,
      O => count(0)
    );
  Mcount_count_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_1_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_1
    );
  count_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_1_DXMUX_21196,
      CE => count_1_CEINV_21167,
      CLK => count_1_CLKINV_21168,
      SET => GND,
      RST => count_1_SRINV_21169,
      O => count(1)
    );
  count_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_3_DYMUX_21225,
      CE => count_3_CEINV_21213,
      CLK => count_3_CLKINV_21214,
      SET => GND,
      RST => count_3_SRINV_21215,
      O => count(2)
    );
  Mcount_count_eqn_32 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_3_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_3
    );
  count_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_3_DXMUX_21242,
      CE => count_3_CEINV_21213,
      CLK => count_3_CLKINV_21214,
      SET => GND,
      RST => count_3_SRINV_21215,
      O => count(3)
    );
  count_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_5_DYMUX_21271,
      CE => count_5_CEINV_21259,
      CLK => count_5_CLKINV_21260,
      SET => GND,
      RST => count_5_SRINV_21261,
      O => count(4)
    );
  white1_sec_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white1_sec_5_DYMUX_21789,
      CE => white1_sec_5_CEINV_21777,
      CLK => white1_sec_5_CLKINV_21778,
      SET => white1_sec_5_SRINV_21779,
      RST => GND,
      O => white1_sec(4)
    );
  Mcount_white1_sec_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_9,
      ADR1 => white1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_5
    );
  white1_sec_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white1_sec_5_DXMUX_21805,
      CE => white1_sec_5_CEINV_21777,
      CLK => white1_sec_5_CLKINV_21778,
      SET => white1_sec_5_SRINV_21779,
      RST => GND,
      O => white1_sec(5)
    );
  white1_sec_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_7_DYMUX_21833,
      CE => white1_sec_7_CEINV_21821,
      CLK => white1_sec_7_CLKINV_21822,
      SET => GND,
      RST => white1_sec_7_SRINV_21823,
      O => white1_sec(6)
    );
  Mcount_white1_sec_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_7_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_7
    );
  white1_sec_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_7_DXMUX_21850,
      CE => white1_sec_7_CEINV_21821,
      CLK => white1_sec_7_CLKINV_21822,
      SET => GND,
      RST => white1_sec_7_SRINV_21823,
      O => white1_sec(7)
    );
  white1_sec_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_9_DYMUX_21879,
      CE => white1_sec_9_CEINV_21867,
      CLK => white1_sec_9_CLKINV_21868,
      SET => GND,
      RST => white1_sec_9_SRINV_21869,
      O => white1_sec(8)
    );
  Mcount_white1_sec_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_9_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_9
    );
  whiteIsRunning_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => whiteIsRunning_0_DYMUX_21410,
      CE => whiteIsRunning_0_CEINV_21399,
      CLK => whiteIsRunning_0_CLKINV_21400,
      SET => GND,
      RST => whiteIsRunning_0_FFY_RSTAND_21416,
      O => whiteIsRunning(0)
    );
  whiteIsRunning_0_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => whiteIsRunning_0_FFY_RSTAND_21416
    );
  blackIsRunning_0_not000121_SW1 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => blackIsRunning(0),
      ADR1 => whiteIsRunning(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N72
    );
  i2_or00011 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => tx_state_FSM_FFd6_7084,
      ADR1 => tx_state_FSM_FFd2_7034,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_or0001
    );
  LCD_E0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => LCD_E0_DXMUX_21444,
      CE => LCD_E0_CEINVNOT,
      CLK => LCD_E0_CLKINV_21434,
      SET => GND,
      RST => GND,
      O => LCD_E0_7129
    );
  white1_min_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_1_DYMUX_21470,
      CE => white1_min_1_CEINV_21458,
      CLK => white1_min_1_CLKINV_21459,
      SET => white1_min_1_SRINV_21460,
      RST => GND,
      O => white1_min(0)
    );
  Mcount_white1_min_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_1
    );
  white1_min_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_1_DXMUX_21486,
      CE => white1_min_1_CEINV_21458,
      CLK => white1_min_1_CLKINV_21459,
      SET => GND,
      RST => white1_min_1_SRINV_21460,
      O => white1_min(1)
    );
  white1_min_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_3_DYMUX_21515,
      CE => white1_min_3_CEINV_21503,
      CLK => white1_min_3_CLKINV_21504,
      SET => GND,
      RST => white1_min_3_SRINV_21505,
      O => white1_min(2)
    );
  Mcount_white1_min_eqn_32 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_3
    );
  white1_min_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_3_DXMUX_21532,
      CE => white1_min_3_CEINV_21503,
      CLK => white1_min_3_CLKINV_21504,
      SET => GND,
      RST => white1_min_3_SRINV_21505,
      O => white1_min(3)
    );
  white1_min_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white1_min_5_DYMUX_21561,
      CE => white1_min_5_CEINV_21549,
      CLK => white1_min_5_CLKINV_21550,
      SET => white1_min_5_SRINV_21551,
      RST => GND,
      O => white1_min(4)
    );
  Mcount_white1_min_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result(5),
      ADR1 => white1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_5
    );
  white1_min_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white1_min_5_DXMUX_21577,
      CE => white1_min_5_CEINV_21549,
      CLK => white1_min_5_CLKINV_21550,
      SET => white1_min_5_SRINV_21551,
      RST => GND,
      O => white1_min(5)
    );
  white1_min_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_7_DYMUX_21605,
      CE => white1_min_7_CEINV_21593,
      CLK => white1_min_7_CLKINV_21594,
      SET => GND,
      RST => white1_min_7_SRINV_21595,
      O => white1_min(6)
    );
  Mcount_white1_min_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_7
    );
  white1_min_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_7_DXMUX_21622,
      CE => white1_min_7_CEINV_21593,
      CLK => white1_min_7_CLKINV_21594,
      SET => GND,
      RST => white1_min_7_SRINV_21595,
      O => white1_min(7)
    );
  white1_min_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_9_DYMUX_21651,
      CE => white1_min_9_CEINV_21639,
      CLK => white1_min_9_CLKINV_21640,
      SET => GND,
      RST => white1_min_9_SRINV_21641,
      O => white1_min(8)
    );
  Mcount_white1_min_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_min_cmp_eq0000,
      ADR1 => Result(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_min_eqn_9
    );
  white1_min_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_min_9_DXMUX_21668,
      CE => white1_min_9_CEINV_21639,
      CLK => white1_min_9_CLKINV_21640,
      SET => GND,
      RST => white1_min_9_SRINV_21641,
      O => white1_min(9)
    );
  white1_sec_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white1_sec_1_DYMUX_21697,
      CE => white1_sec_1_CEINV_21685,
      CLK => white1_sec_1_CLKINV_21686,
      SET => GND,
      RST => white1_sec_1_SRINV_21687,
      O => white1_sec(0)
    );
  Mcount_white1_sec_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_1_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_1
    );
  white1_sec_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_1_DXMUX_21714,
      CE => white1_sec_1_CEINV_21685,
      CLK => white1_sec_1_CLKINV_21686,
      SET => GND,
      RST => white1_sec_1_SRINV_21687,
      O => white1_sec(1)
    );
  white1_sec_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_3_DYMUX_21743,
      CE => white1_sec_3_CEINV_21731,
      CLK => white1_sec_3_CLKINV_21732,
      SET => GND,
      RST => white1_sec_3_SRINV_21733,
      O => white1_sec(2)
    );
  Mcount_white1_sec_eqn_32 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => Result_3_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white1_sec_eqn_3
    );
  white1_sec_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white1_sec_3_DXMUX_21760,
      CE => white1_sec_3_CEINV_21731,
      CLK => white1_sec_3_CLKINV_21732,
      SET => GND,
      RST => white1_sec_3_SRINV_21733,
      O => white1_sec(3)
    );
  white2_sec_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_1_DYMUX_22153,
      CE => white2_sec_1_CEINV_22141,
      CLK => white2_sec_1_CLKINV_22142,
      SET => GND,
      RST => white2_sec_1_SRINV_22143,
      O => white2_sec(0)
    );
  Mcount_white2_sec_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => Result_1_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_1
    );
  white2_sec_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_1_DXMUX_22170,
      CE => white2_sec_1_CEINV_22141,
      CLK => white2_sec_1_CLKINV_22142,
      SET => GND,
      RST => white2_sec_1_SRINV_22143,
      O => white2_sec(1)
    );
  white2_sec_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_3_DYMUX_22199,
      CE => white2_sec_3_CEINV_22187,
      CLK => white2_sec_3_CLKINV_22188,
      SET => GND,
      RST => white2_sec_3_SRINV_22189,
      O => white2_sec(2)
    );
  Mcount_white2_sec_eqn_32 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_3_10,
      ADR1 => white2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_3
    );
  white2_sec_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => white2_sec_3_DXMUX_22216,
      CE => white2_sec_3_CEINV_22187,
      CLK => white2_sec_3_CLKINV_22188,
      SET => GND,
      RST => white2_sec_3_SRINV_22189,
      O => white2_sec(3)
    );
  white2_sec_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white2_sec_5_DYMUX_22245,
      CE => white2_sec_5_CEINV_22233,
      CLK => white2_sec_5_CLKINV_22234,
      SET => white2_sec_5_SRINV_22235,
      RST => GND,
      O => white2_sec(4)
    );
  Mcount_white2_sec_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_10,
      ADR1 => white2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_white2_sec_eqn_5
    );
  white2_sec_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => white2_sec_5_DXMUX_22261,
      CE => white2_sec_5_CEINV_22233,
      CLK => white2_sec_5_CLKINV_22234,
      SET => white2_sec_5_SRINV_22235,
      RST => GND,
      O => white2_sec(5)
    );
  count_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_11_DYMUX_22423,
      CE => count_11_CEINV_22411,
      CLK => count_11_CLKINV_22412,
      SET => GND,
      RST => count_11_SRINV_22413,
      O => count(10)
    );
  Mcount_count_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_11_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_11
    );
  count_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_11_DXMUX_22440,
      CE => count_11_CEINV_22411,
      CLK => count_11_CLKINV_22412,
      SET => GND,
      RST => count_11_SRINV_22413,
      O => count(11)
    );
  count_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_21_DYMUX_22469,
      CE => count_21_CEINV_22457,
      CLK => count_21_CLKINV_22458,
      SET => GND,
      RST => count_21_SRINV_22459,
      O => count(20)
    );
  Mcount_count_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_21_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_21
    );
  count_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_21_DXMUX_22486,
      CE => count_21_CEINV_22457,
      CLK => count_21_CLKINV_22458,
      SET => GND,
      RST => count_21_SRINV_22459,
      O => count(21)
    );
  count_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_13_DYMUX_22515,
      CE => count_13_CEINV_22503,
      CLK => count_13_CLKINV_22504,
      SET => GND,
      RST => count_13_SRINV_22505,
      O => count(12)
    );
  Mcount_count_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_13_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_13
    );
  count_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_13_DXMUX_22532,
      CE => count_13_CEINV_22503,
      CLK => count_13_CLKINV_22504,
      SET => GND,
      RST => count_13_SRINV_22505,
      O => count(13)
    );
  count_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_31_DYMUX_22561,
      CE => count_31_CEINV_22549,
      CLK => count_31_CLKINV_22550,
      SET => GND,
      RST => count_31_SRINV_22551,
      O => count(30)
    );
  Mcount_count_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_31_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_31
    );
  count_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_31_DXMUX_22578,
      CE => count_31_CEINV_22549,
      CLK => count_31_CLKINV_22550,
      SET => GND,
      RST => count_31_SRINV_22551,
      O => count(31)
    );
  count_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_23_DYMUX_22607,
      CE => count_23_CEINV_22595,
      CLK => count_23_CLKINV_22596,
      SET => GND,
      RST => count_23_SRINV_22597,
      O => count(22)
    );
  Mcount_count_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_23_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_23
    );
  count_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_23_DXMUX_22624,
      CE => count_23_CEINV_22595,
      CLK => count_23_CLKINV_22596,
      SET => GND,
      RST => count_23_SRINV_22597,
      O => count(23)
    );
  count_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_27_DYMUX_22791,
      CE => count_27_CEINV_22779,
      CLK => count_27_CLKINV_22780,
      SET => GND,
      RST => count_27_SRINV_22781,
      O => count(26)
    );
  Mcount_count_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_27_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_27
    );
  count_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_27_DXMUX_22808,
      CE => count_27_CEINV_22779,
      CLK => count_27_CLKINV_22780,
      SET => GND,
      RST => count_27_SRINV_22781,
      O => count(27)
    );
  count_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_19_DYMUX_22837,
      CE => count_19_CEINV_22825,
      CLK => count_19_CLKINV_22826,
      SET => GND,
      RST => count_19_SRINV_22827,
      O => count(18)
    );
  Mcount_count_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_19_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_19
    );
  count_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_19_DXMUX_22854,
      CE => count_19_CEINV_22825,
      CLK => count_19_CLKINV_22826,
      SET => GND,
      RST => count_19_SRINV_22827,
      O => count(19)
    );
  count_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_29_DYMUX_22883,
      CE => count_29_CEINV_22871,
      CLK => count_29_CLKINV_22872,
      SET => GND,
      RST => count_29_SRINV_22873,
      O => count(28)
    );
  black1_min_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_15_DYMUX_23159,
      CE => black1_min_15_CEINV_23147,
      CLK => black1_min_15_CLKINV_23148,
      SET => GND,
      RST => black1_min_15_SRINV_23149,
      O => black1_min(14)
    );
  Mcount_black1_min_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_15_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_15
    );
  black1_min_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_15_DXMUX_23176,
      CE => black1_min_15_CEINV_23147,
      CLK => black1_min_15_CLKINV_23148,
      SET => GND,
      RST => black1_min_15_SRINV_23149,
      O => black1_min(15)
    );
  black1_min_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_25_DYMUX_23205,
      CE => black1_min_25_CEINV_23193,
      CLK => black1_min_25_CLKINV_23194,
      SET => GND,
      RST => black1_min_25_SRINV_23195,
      O => black1_min(24)
    );
  Mcount_black1_min_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_25_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_25
    );
  black1_min_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_25_DXMUX_23222,
      CE => black1_min_25_CEINV_23193,
      CLK => black1_min_25_CLKINV_23194,
      SET => GND,
      RST => black1_min_25_SRINV_23195,
      O => black1_min(25)
    );
  black1_min_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_17_DYMUX_23251,
      CE => black1_min_17_CEINV_23239,
      CLK => black1_min_17_CLKINV_23240,
      SET => GND,
      RST => black1_min_17_SRINV_23241,
      O => black1_min(16)
    );
  Mcount_count_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => count_cmp_eq0000_wg_cy_7_Q,
      ADR1 => Result_29_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_count_eqn_29
    );
  count_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => count_29_DXMUX_22900,
      CE => count_29_CEINV_22871,
      CLK => count_29_CLKINV_22872,
      SET => GND,
      RST => count_29_SRINV_22873,
      O => count(29)
    );
  black1_min_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_11_DYMUX_22929,
      CE => black1_min_11_CEINV_22917,
      CLK => black1_min_11_CLKINV_22918,
      SET => GND,
      RST => black1_min_11_SRINV_22919,
      O => black1_min(10)
    );
  Mcount_black1_min_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_11_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_11
    );
  black1_min_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_11_DXMUX_22946,
      CE => black1_min_11_CEINV_22917,
      CLK => black1_min_11_CLKINV_22918,
      SET => GND,
      RST => black1_min_11_SRINV_22919,
      O => black1_min(11)
    );
  black1_min_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_21_DYMUX_22975,
      CE => black1_min_21_CEINV_22963,
      CLK => black1_min_21_CLKINV_22964,
      SET => GND,
      RST => black1_min_21_SRINV_22965,
      O => black1_min(20)
    );
  Mcount_black1_min_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_21_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_21
    );
  black1_min_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_21_DXMUX_22992,
      CE => black1_min_21_CEINV_22963,
      CLK => black1_min_21_CLKINV_22964,
      SET => GND,
      RST => black1_min_21_SRINV_22965,
      O => black1_min(21)
    );
  black1_min_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_13_DYMUX_23021,
      CE => black1_min_13_CEINV_23009,
      CLK => black1_min_13_CLKINV_23010,
      SET => GND,
      RST => black1_min_13_SRINV_23011,
      O => black1_min(12)
    );
  Mcount_black1_min_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_13_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_13
    );
  black1_min_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_13_DXMUX_23038,
      CE => black1_min_13_CEINV_23009,
      CLK => black1_min_13_CLKINV_23010,
      SET => GND,
      RST => black1_min_13_SRINV_23011,
      O => black1_min(13)
    );
  black1_min_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_31_DYMUX_23067,
      CE => black1_min_31_CEINV_23055,
      CLK => black1_min_31_CLKINV_23056,
      SET => GND,
      RST => black1_min_31_SRINV_23057,
      O => black1_min(30)
    );
  Mcount_black1_min_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_31_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_31
    );
  black1_min_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_31_DXMUX_23084,
      CE => black1_min_31_CEINV_23055,
      CLK => black1_min_31_CLKINV_23056,
      SET => GND,
      RST => black1_min_31_SRINV_23057,
      O => black1_min(31)
    );
  black1_min_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_23_DYMUX_23113,
      CE => black1_min_23_CEINV_23101,
      CLK => black1_min_23_CLKINV_23102,
      SET => GND,
      RST => black1_min_23_SRINV_23103,
      O => black1_min(22)
    );
  Mcount_black1_min_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_23_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_23
    );
  black1_min_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_23_DXMUX_23130,
      CE => black1_min_23_CEINV_23101,
      CLK => black1_min_23_CLKINV_23102,
      SET => GND,
      RST => black1_min_23_SRINV_23103,
      O => black1_min(23)
    );
  black1_min_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_29_DYMUX_23389,
      CE => black1_min_29_CEINV_23377,
      CLK => black1_min_29_CLKINV_23378,
      SET => GND,
      RST => black1_min_29_SRINV_23379,
      O => black1_min(28)
    );
  Mcount_black1_min_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_29_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_29
    );
  black1_min_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_29_DXMUX_23406,
      CE => black1_min_29_CEINV_23377,
      CLK => black1_min_29_CLKINV_23378,
      SET => GND,
      RST => black1_min_29_SRINV_23379,
      O => black1_min(29)
    );
  black1_sec_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_11_DYMUX_23435,
      CE => black1_sec_11_CEINV_23423,
      CLK => black1_sec_11_CLKINV_23424,
      SET => GND,
      RST => black1_sec_11_SRINV_23425,
      O => black1_sec(10)
    );
  Mcount_black1_sec_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_11_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_11
    );
  black1_sec_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_11_DXMUX_23452,
      CE => black1_sec_11_CEINV_23423,
      CLK => black1_sec_11_CLKINV_23424,
      SET => GND,
      RST => black1_sec_11_SRINV_23425,
      O => black1_sec(11)
    );
  black1_sec_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_21_DYMUX_23481,
      CE => black1_sec_21_CEINV_23469,
      CLK => black1_sec_21_CLKINV_23470,
      SET => GND,
      RST => black1_sec_21_SRINV_23471,
      O => black1_sec(20)
    );
  Mcount_black1_sec_eqn_211 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_21_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_21
    );
  black1_sec_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_21_DXMUX_23498,
      CE => black1_sec_21_CEINV_23469,
      CLK => black1_sec_21_CLKINV_23470,
      SET => GND,
      RST => black1_sec_21_SRINV_23471,
      O => black1_sec(21)
    );
  black1_sec_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_17_DYMUX_23757,
      CE => black1_sec_17_CEINV_23745,
      CLK => black1_sec_17_CLKINV_23746,
      SET => GND,
      RST => black1_sec_17_SRINV_23747,
      O => black1_sec(16)
    );
  Mcount_black1_sec_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_17_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_17
    );
  black1_sec_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_17_DXMUX_23774,
      CE => black1_sec_17_CEINV_23745,
      CLK => black1_sec_17_CLKINV_23746,
      SET => GND,
      RST => black1_sec_17_SRINV_23747,
      O => black1_sec(17)
    );
  black1_sec_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_27_DYMUX_23803,
      CE => black1_sec_27_CEINV_23791,
      CLK => black1_sec_27_CLKINV_23792,
      SET => GND,
      RST => black1_sec_27_SRINV_23793,
      O => black1_sec(26)
    );
  Mcount_black1_sec_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_27_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_27
    );
  black1_sec_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_27_DXMUX_23820,
      CE => black1_sec_27_CEINV_23791,
      CLK => black1_sec_27_CLKINV_23792,
      SET => GND,
      RST => black1_sec_27_SRINV_23793,
      O => black1_sec(27)
    );
  black1_sec_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_19_DYMUX_23849,
      CE => black1_sec_19_CEINV_23837,
      CLK => black1_sec_19_CLKINV_23838,
      SET => GND,
      RST => black1_sec_19_SRINV_23839,
      O => black1_sec(18)
    );
  Mcount_black1_sec_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_19_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_19
    );
  black1_sec_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_19_DXMUX_23866,
      CE => black1_sec_19_CEINV_23837,
      CLK => black1_sec_19_CLKINV_23838,
      SET => GND,
      RST => black1_sec_19_SRINV_23839,
      O => black1_sec(19)
    );
  black1_sec_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_13_DYMUX_23527,
      CE => black1_sec_13_CEINV_23515,
      CLK => black1_sec_13_CLKINV_23516,
      SET => GND,
      RST => black1_sec_13_SRINV_23517,
      O => black1_sec(12)
    );
  Mcount_black1_sec_eqn_131 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_13_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_13
    );
  black1_sec_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_13_DXMUX_23544,
      CE => black1_sec_13_CEINV_23515,
      CLK => black1_sec_13_CLKINV_23516,
      SET => GND,
      RST => black1_sec_13_SRINV_23517,
      O => black1_sec(13)
    );
  black1_sec_30 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_31_DYMUX_23573,
      CE => black1_sec_31_CEINV_23561,
      CLK => black1_sec_31_CLKINV_23562,
      SET => GND,
      RST => black1_sec_31_SRINV_23563,
      O => black1_sec(30)
    );
  Mcount_black1_sec_eqn_311 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_31_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_31
    );
  black1_sec_31 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_31_DXMUX_23590,
      CE => black1_sec_31_CEINV_23561,
      CLK => black1_sec_31_CLKINV_23562,
      SET => GND,
      RST => black1_sec_31_SRINV_23563,
      O => black1_sec(31)
    );
  black1_sec_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_23_DYMUX_23619,
      CE => black1_sec_23_CEINV_23607,
      CLK => black1_sec_23_CLKINV_23608,
      SET => GND,
      RST => black1_sec_23_SRINV_23609,
      O => black1_sec(22)
    );
  black2_min_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_17_DYMUX_24263,
      CE => black2_min_17_CEINV_24251,
      CLK => black2_min_17_CLKINV_24252,
      SET => GND,
      RST => black2_min_17_SRINV_24253,
      O => black2_min(16)
    );
  Mcount_black2_min_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_17_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_17
    );
  black2_min_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_17_DXMUX_24280,
      CE => black2_min_17_CEINV_24251,
      CLK => black2_min_17_CLKINV_24252,
      SET => GND,
      RST => black2_min_17_SRINV_24253,
      O => black2_min(17)
    );
  black2_min_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_27_DYMUX_24309,
      CE => black2_min_27_CEINV_24297,
      CLK => black2_min_27_CLKINV_24298,
      SET => GND,
      RST => black2_min_27_SRINV_24299,
      O => black2_min(26)
    );
  Mcount_black2_min_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_27_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_27
    );
  black2_min_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_27_DXMUX_24326,
      CE => black2_min_27_CEINV_24297,
      CLK => black2_min_27_CLKINV_24298,
      SET => GND,
      RST => black2_min_27_SRINV_24299,
      O => black2_min(27)
    );
  black2_min_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_19_DYMUX_24355,
      CE => black2_min_19_CEINV_24343,
      CLK => black2_min_19_CLKINV_24344,
      SET => GND,
      RST => black2_min_19_SRINV_24345,
      O => black2_min(18)
    );
  Mcount_black2_min_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_19_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_19
    );
  black2_min_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_19_DXMUX_24372,
      CE => black2_min_19_CEINV_24343,
      CLK => black2_min_19_CLKINV_24344,
      SET => GND,
      RST => black2_min_19_SRINV_24345,
      O => black2_min(19)
    );
  black2_min_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_29_DYMUX_24401,
      CE => black2_min_29_CEINV_24389,
      CLK => black2_min_29_CLKINV_24390,
      SET => GND,
      RST => black2_min_29_SRINV_24391,
      O => black2_min(28)
    );
  Mcount_black2_min_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_29_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_29
    );
  black2_min_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_29_DXMUX_24418,
      CE => black2_min_29_CEINV_24389,
      CLK => black2_min_29_CLKINV_24390,
      SET => GND,
      RST => black2_min_29_SRINV_24391,
      O => black2_min(29)
    );
  black2_sec_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_11_DYMUX_24447,
      CE => black2_sec_11_CEINV_24435,
      CLK => black2_sec_11_CLKINV_24436,
      SET => GND,
      RST => black2_sec_11_SRINV_24437,
      O => black2_sec(10)
    );
  Mcount_black2_sec_eqn_111 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_11_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_11
    );
  black2_sec_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_11_DXMUX_24464,
      CE => black2_sec_11_CEINV_24435,
      CLK => black2_sec_11_CLKINV_24436,
      SET => GND,
      RST => black2_sec_11_SRINV_24437,
      O => black2_sec(11)
    );
  black2_sec_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_23_DYMUX_24631,
      CE => black2_sec_23_CEINV_24619,
      CLK => black2_sec_23_CLKINV_24620,
      SET => GND,
      RST => black2_sec_23_SRINV_24621,
      O => black2_sec(22)
    );
  Mcount_black2_sec_eqn_231 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_23_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_23
    );
  black2_sec_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_23_DXMUX_24648,
      CE => black2_sec_23_CEINV_24619,
      CLK => black2_sec_23_CLKINV_24620,
      SET => GND,
      RST => black2_sec_23_SRINV_24621,
      O => black2_sec(23)
    );
  black2_sec_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_15_DYMUX_24677,
      CE => black2_sec_15_CEINV_24665,
      CLK => black2_sec_15_CLKINV_24666,
      SET => GND,
      RST => black2_sec_15_SRINV_24667,
      O => black2_sec(14)
    );
  Mcount_black2_sec_eqn_151 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_15_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_15
    );
  black2_sec_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_15_DXMUX_24694,
      CE => black2_sec_15_CEINV_24665,
      CLK => black2_sec_15_CLKINV_24666,
      SET => GND,
      RST => black2_sec_15_SRINV_24667,
      O => black2_sec(15)
    );
  black2_sec_24 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_25_DYMUX_24723,
      CE => black2_sec_25_CEINV_24711,
      CLK => black2_sec_25_CLKINV_24712,
      SET => GND,
      RST => black2_sec_25_SRINV_24713,
      O => black2_sec(24)
    );
  Mcount_black2_sec_eqn_251 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_25_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_25
    );
  black2_sec_25 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_25_DXMUX_24740,
      CE => black2_sec_25_CEINV_24711,
      CLK => black2_sec_25_CLKINV_24712,
      SET => GND,
      RST => black2_sec_25_SRINV_24713,
      O => black2_sec(25)
    );
  black2_sec_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_17_DYMUX_24769,
      CE => black2_sec_17_CEINV_24757,
      CLK => black2_sec_17_CLKINV_24758,
      SET => GND,
      RST => black2_sec_17_SRINV_24759,
      O => black2_sec(16)
    );
  Mcount_black2_sec_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_17_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_17
    );
  black2_sec_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_17_DXMUX_24786,
      CE => black2_sec_17_CEINV_24757,
      CLK => black2_sec_17_CLKINV_24758,
      SET => GND,
      RST => black2_sec_17_SRINV_24759,
      O => black2_sec(17)
    );
  black2_sec_26 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_27_DYMUX_24815,
      CE => black2_sec_27_CEINV_24803,
      CLK => black2_sec_27_CLKINV_24804,
      SET => GND,
      RST => black2_sec_27_SRINV_24805,
      O => black2_sec(26)
    );
  Mcount_black2_sec_eqn_271 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_27_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_27
    );
  black2_sec_27 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_27_DXMUX_24832,
      CE => black2_sec_27_CEINV_24803,
      CLK => black2_sec_27_CLKINV_24804,
      SET => GND,
      RST => black2_sec_27_SRINV_24805,
      O => black2_sec(27)
    );
  black2_sec_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_19_DYMUX_24861,
      CE => black2_sec_19_CEINV_24849,
      CLK => black2_sec_19_CLKINV_24850,
      SET => GND,
      RST => black2_sec_19_SRINV_24851,
      O => black2_sec(18)
    );
  Mcount_black2_sec_eqn_191 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_19_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_19
    );
  black2_sec_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_19_DXMUX_24878,
      CE => black2_sec_19_CEINV_24849,
      CLK => black2_sec_19_CLKINV_24850,
      SET => GND,
      RST => black2_sec_19_SRINV_24851,
      O => black2_sec(19)
    );
  black2_sec_28 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_29_DYMUX_24907,
      CE => black2_sec_29_CEINV_24895,
      CLK => black2_sec_29_CLKINV_24896,
      SET => GND,
      RST => black2_sec_29_SRINV_24897,
      O => black2_sec(28)
    );
  Mcount_black2_sec_eqn_291 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_29_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_29
    );
  black2_sec_29 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_29_DXMUX_24924,
      CE => black2_sec_29_CEINV_24895,
      CLK => black2_sec_29_CLKINV_24896,
      SET => GND,
      RST => black2_sec_29_SRINV_24897,
      O => black2_sec(29)
    );
  whiteIsRunning_0_and00021 : X_LUT4
    generic map(
      INIT => X"4040"
    )
    port map (
      ADR0 => blackIsRunning(0),
      ADR1 => startCheck(0),
      ADR2 => PushWhite_IBUF_7001,
      ADR3 => VCC,
      O => whiteIsRunning_0_and0002
    );
  blackIsRunning_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => blackIsRunning_0_DYMUX_24953,
      CE => blackIsRunning_0_CEINV_24942,
      CLK => blackIsRunning_0_CLKINV_24943,
      SET => GND,
      RST => blackIsRunning_0_FFY_RSTAND_24959,
      O => blackIsRunning(0)
    );
  blackIsRunning_0_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => blackIsRunning_0_FFY_RSTAND_24959
    );
  blackIsRunning_0_not000121_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => whiteIsRunning(0),
      ADR1 => blackIsRunning(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N70
    );
  black2_min_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_9_DYMUX_25628,
      CE => black2_min_9_CEINV_25616,
      CLK => black2_min_9_CLKINV_25617,
      SET => GND,
      RST => black2_min_9_SRINV_25618,
      O => black2_min(8)
    );
  Mcount_black2_min_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_9_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_9
    );
  black2_min_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_9_DXMUX_25645,
      CE => black2_min_9_CEINV_25616,
      CLK => black2_min_9_CLKINV_25617,
      SET => GND,
      RST => black2_min_9_SRINV_25618,
      O => black2_min(9)
    );
  black2_sec_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_1_DYMUX_25674,
      CE => black2_sec_1_CEINV_25662,
      CLK => black2_sec_1_CLKINV_25663,
      SET => GND,
      RST => black2_sec_1_SRINV_25664,
      O => black2_sec(0)
    );
  Mcount_black2_sec_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_1_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_1
    );
  black2_sec_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_1_DXMUX_25691,
      CE => black2_sec_1_CEINV_25662,
      CLK => black2_sec_1_CLKINV_25663,
      SET => GND,
      RST => black2_sec_1_SRINV_25664,
      O => black2_sec(1)
    );
  black2_sec_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_3_DYMUX_25720,
      CE => black2_sec_3_CEINV_25708,
      CLK => black2_sec_3_CLKINV_25709,
      SET => GND,
      RST => black2_sec_3_SRINV_25710,
      O => black2_sec(2)
    );
  black1_min_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_7_DYMUX_25126,
      CE => black1_min_7_CEINV_25114,
      CLK => black1_min_7_CLKINV_25115,
      SET => GND,
      RST => black1_min_7_SRINV_25116,
      O => black1_min(6)
    );
  Mcount_black1_min_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_7_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_7
    );
  black1_min_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_7_DXMUX_25143,
      CE => black1_min_7_CEINV_25114,
      CLK => black1_min_7_CLKINV_25115,
      SET => GND,
      RST => black1_min_7_SRINV_25116,
      O => black1_min(7)
    );
  black1_min_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_9_DYMUX_25172,
      CE => black1_min_9_CEINV_25160,
      CLK => black1_min_9_CLKINV_25161,
      SET => GND,
      RST => black1_min_9_SRINV_25162,
      O => black1_min(8)
    );
  Mcount_black1_min_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_9_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_9
    );
  black1_min_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_9_DXMUX_25189,
      CE => black1_min_9_CEINV_25160,
      CLK => black1_min_9_CLKINV_25161,
      SET => GND,
      RST => black1_min_9_SRINV_25162,
      O => black1_min(9)
    );
  black1_sec_0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black1_sec_1_DYMUX_25218,
      CE => black1_sec_1_CEINV_25206,
      CLK => black1_sec_1_CLKINV_25207,
      SET => GND,
      RST => black1_sec_1_SRINV_25208,
      O => black1_sec(0)
    );
  Mcount_black1_sec_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_1_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_1
    );
  black1_min_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_1_DYMUX_24991,
      CE => black1_min_1_CEINV_24979,
      CLK => black1_min_1_CLKINV_24980,
      SET => black1_min_1_SRINV_24981,
      RST => GND,
      O => black1_min(0)
    );
  Mcount_black1_min_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_1_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_1
    );
  black1_min_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_1_DXMUX_25007,
      CE => black1_min_1_CEINV_24979,
      CLK => black1_min_1_CLKINV_24980,
      SET => GND,
      RST => black1_min_1_SRINV_24981,
      O => black1_min(1)
    );
  black1_min_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_3_DYMUX_25036,
      CE => black1_min_3_CEINV_25024,
      CLK => black1_min_3_CLKINV_25025,
      SET => GND,
      RST => black1_min_3_SRINV_25026,
      O => black1_min(2)
    );
  Mcount_black1_min_eqn_32 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_min_cmp_eq0000,
      ADR1 => Result_3_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_3
    );
  black1_min_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_min_3_DXMUX_25053,
      CE => black1_min_3_CEINV_25024,
      CLK => black1_min_3_CLKINV_25025,
      SET => GND,
      RST => black1_min_3_SRINV_25026,
      O => black1_min(3)
    );
  black1_min_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black1_min_5_DYMUX_25082,
      CE => black1_min_5_CEINV_25070,
      CLK => black1_min_5_CLKINV_25071,
      SET => black1_min_5_SRINV_25072,
      RST => GND,
      O => black1_min(4)
    );
  Mcount_black1_min_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_2,
      ADR1 => black1_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_min_eqn_5
    );
  black1_min_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black1_min_5_DXMUX_25098,
      CE => black1_min_5_CEINV_25070,
      CLK => black1_min_5_CLKINV_25071,
      SET => black1_min_5_SRINV_25072,
      RST => GND,
      O => black1_min(5)
    );
  black2_min_not00011 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => black2_sec_cmp_eq0000,
      ADR2 => black2_sec_not0001,
      ADR3 => VCC,
      O => black2_min_not0001
    );
  tx_byte_6_33 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => black2_min(6),
      ADR1 => black1_sec(6),
      ADR2 => cur_state_FSM_FFd6_6716,
      ADR3 => cur_state_FSM_FFd4_6721,
      O => tx_byte_6_33_26214
    );
  tx_byte_2_38 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd7_6719,
      ADR1 => black1_min(2),
      ADR2 => cur_state_FSM_FFd10_6712,
      ADR3 => white2_sec(2),
      O => tx_byte_2_38_26238
    );
  tx_byte_3_25_SW0 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd14_6709,
      ADR1 => white1_min(3),
      ADR2 => cur_state_FSM_FFd21_6728,
      ADR3 => VCC,
      O => N87
    );
  tx_byte_2_33 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd4_6721,
      ADR1 => black1_sec(2),
      ADR2 => cur_state_FSM_FFd6_6716,
      ADR3 => black2_min(2),
      O => tx_byte_2_33_26286
    );
  tx_byte_4_37 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => black2_sec(4),
      ADR1 => white1_min(4),
      ADR2 => cur_state_FSM_FFd3_6723,
      ADR3 => cur_state_FSM_FFd14_6709,
      O => tx_byte_4_37_26322
    );
  black2_min_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_3_DYMUX_25492,
      CE => black2_min_3_CEINV_25480,
      CLK => black2_min_3_CLKINV_25481,
      SET => GND,
      RST => black2_min_3_SRINV_25482,
      O => black2_min(2)
    );
  Mcount_black2_min_eqn_32 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_3_8,
      ADR1 => black2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_3
    );
  black2_min_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_3_DXMUX_25509,
      CE => black2_min_3_CEINV_25480,
      CLK => black2_min_3_CLKINV_25481,
      SET => GND,
      RST => black2_min_3_SRINV_25482,
      O => black2_min(3)
    );
  black2_min_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black2_min_5_DYMUX_25538,
      CE => black2_min_5_CEINV_25526,
      CLK => black2_min_5_CLKINV_25527,
      SET => black2_min_5_SRINV_25528,
      RST => GND,
      O => black2_min(4)
    );
  Mcount_black2_min_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_8,
      ADR1 => black2_min_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_5
    );
  black2_min_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black2_min_5_DXMUX_25554,
      CE => black2_min_5_CEINV_25526,
      CLK => black2_min_5_CLKINV_25527,
      SET => black2_min_5_SRINV_25528,
      RST => GND,
      O => black2_min(5)
    );
  black2_min_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_7_DYMUX_25582,
      CE => black2_min_7_CEINV_25570,
      CLK => black2_min_7_CLKINV_25571,
      SET => GND,
      RST => black2_min_7_SRINV_25572,
      O => black2_min(6)
    );
  Mcount_black2_min_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_7_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_7
    );
  black2_min_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_7_DXMUX_25599,
      CE => black2_min_7_CEINV_25570,
      CLK => black2_min_7_CLKINV_25571,
      SET => GND,
      RST => black2_min_7_SRINV_25572,
      O => black2_min(7)
    );
  Mcount_black1_sec_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_7_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_7
    );
  black1_sec_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_7_DXMUX_25371,
      CE => black1_sec_7_CEINV_25342,
      CLK => black1_sec_7_CLKINV_25343,
      SET => GND,
      RST => black1_sec_7_SRINV_25344,
      O => black1_sec(7)
    );
  black1_sec_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_9_DYMUX_25400,
      CE => black1_sec_9_CEINV_25388,
      CLK => black1_sec_9_CLKINV_25389,
      SET => GND,
      RST => black1_sec_9_SRINV_25390,
      O => black1_sec(8)
    );
  Mcount_black1_sec_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_9_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_9
    );
  black1_sec_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_9_DXMUX_25417,
      CE => black1_sec_9_CEINV_25388,
      CLK => black1_sec_9_CLKINV_25389,
      SET => GND,
      RST => black1_sec_9_SRINV_25390,
      O => black1_sec(9)
    );
  black2_min_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_1_DYMUX_25446,
      CE => black2_min_1_CEINV_25434,
      CLK => black2_min_1_CLKINV_25435,
      SET => GND,
      RST => black2_min_1_SRINV_25436,
      O => black2_min(0)
    );
  Mcount_black2_min_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_min_cmp_eq0000,
      ADR1 => Result_1_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_min_eqn_1
    );
  black2_min_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_min_1_DXMUX_25463,
      CE => black2_min_1_CEINV_25434,
      CLK => black2_min_1_CLKINV_25435,
      SET => GND,
      RST => black2_min_1_SRINV_25436,
      O => black2_min(1)
    );
  black1_sec_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_1_DXMUX_25235,
      CE => black1_sec_1_CEINV_25206,
      CLK => black1_sec_1_CLKINV_25207,
      SET => GND,
      RST => black1_sec_1_SRINV_25208,
      O => black1_sec(1)
    );
  black1_sec_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_3_DYMUX_25264,
      CE => black1_sec_3_CEINV_25252,
      CLK => black1_sec_3_CLKINV_25253,
      SET => GND,
      RST => black1_sec_3_SRINV_25254,
      O => black1_sec(2)
    );
  Mcount_black1_sec_eqn_32 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black1_sec_cmp_eq0000,
      ADR1 => Result_3_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_3
    );
  black1_sec_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_3_DXMUX_25281,
      CE => black1_sec_3_CEINV_25252,
      CLK => black1_sec_3_CLKINV_25253,
      SET => GND,
      RST => black1_sec_3_SRINV_25254,
      O => black1_sec(3)
    );
  black1_sec_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black1_sec_5_DYMUX_25310,
      CE => black1_sec_5_CEINV_25298,
      CLK => black1_sec_5_CLKINV_25299,
      SET => black1_sec_5_SRINV_25300,
      RST => GND,
      O => black1_sec(4)
    );
  Mcount_black1_sec_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_7,
      ADR1 => black1_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black1_sec_eqn_5
    );
  black1_sec_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black1_sec_5_DXMUX_25326,
      CE => black1_sec_5_CEINV_25298,
      CLK => black1_sec_5_CLKINV_25299,
      SET => black1_sec_5_SRINV_25300,
      RST => GND,
      O => black1_sec(5)
    );
  black1_sec_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black1_sec_7_DYMUX_25354,
      CE => black1_sec_7_CEINV_25342,
      CLK => black1_sec_7_CLKINV_25343,
      SET => GND,
      RST => black1_sec_7_SRINV_25344,
      O => black1_sec(6)
    );
  Mcount_black2_sec_eqn_91 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_9_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_9
    );
  black2_sec_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_9_DXMUX_25873,
      CE => black2_sec_9_CEINV_25844,
      CLK => black2_sec_9_CLKINV_25845,
      SET => GND,
      RST => black2_sec_9_SRINV_25846,
      O => black2_sec(9)
    );
  SF_D_3_1 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => cur_state_FSM_FFd22_6726,
      ADR1 => SF_D0(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => SF_D_3_OBUF_25902
    );
  cur_state_cmp_eq000011 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => i2(0),
      ADR1 => i2(3),
      ADR2 => i2(5),
      ADR3 => i2(4),
      O => cur_state_cmp_eq000011_25926
    );
  tx_state_cmp_eq00001_SW2 : X_LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      ADR0 => i2(2),
      ADR1 => i2(3),
      ADR2 => i2(1),
      ADR3 => i2(7),
      O => N76
    );
  SF_D1_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => init_state_FSM_FFd2_7117,
      ADR1 => init_state_FSM_FFd4_7118,
      ADR2 => init_state_FSM_FFd8_7002,
      ADR3 => N34,
      O => N2
    );
  tx_byte_6_4 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd3_6723,
      ADR1 => black2_sec(6),
      ADR2 => cur_state_FSM_FFd9_6714,
      ADR3 => cur_state_FSM_FFd8_6717,
      O => tx_byte_6_4_25998
    );
  Mcount_black2_sec_eqn_32 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_3_1,
      ADR1 => black2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_3
    );
  black2_sec_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_3_DXMUX_25737,
      CE => black2_sec_3_CEINV_25708,
      CLK => black2_sec_3_CLKINV_25709,
      SET => GND,
      RST => black2_sec_3_SRINV_25710,
      O => black2_sec(3)
    );
  black2_sec_4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black2_sec_5_DYMUX_25766,
      CE => black2_sec_5_CEINV_25754,
      CLK => black2_sec_5_CLKINV_25755,
      SET => black2_sec_5_SRINV_25756,
      RST => GND,
      O => black2_sec(4)
    );
  Mcount_black2_sec_eqn_51 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => Result_5_1,
      ADR1 => black2_sec_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_5
    );
  black2_sec_5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => black2_sec_5_DXMUX_25782,
      CE => black2_sec_5_CEINV_25754,
      CLK => black2_sec_5_CLKINV_25755,
      SET => black2_sec_5_SRINV_25756,
      RST => GND,
      O => black2_sec(5)
    );
  black2_sec_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_7_DYMUX_25810,
      CE => black2_sec_7_CEINV_25798,
      CLK => black2_sec_7_CLKINV_25799,
      SET => GND,
      RST => black2_sec_7_SRINV_25800,
      O => black2_sec(6)
    );
  Mcount_black2_sec_eqn_71 : X_LUT4
    generic map(
      INIT => X"4444"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => Result_7_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_black2_sec_eqn_7
    );
  black2_sec_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_7_DXMUX_25827,
      CE => black2_sec_7_CEINV_25798,
      CLK => black2_sec_7_CLKINV_25799,
      SET => GND,
      RST => black2_sec_7_SRINV_25800,
      O => black2_sec(7)
    );
  black2_sec_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => black2_sec_9_DYMUX_25856,
      CE => black2_sec_9_CEINV_25844,
      CLK => black2_sec_9_CLKINV_25845,
      SET => GND,
      RST => black2_sec_9_SRINV_25846,
      O => black2_sec(8)
    );
  cur_state_FSM_FFd12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd12_DXMUX_26465,
      CE => cur_state_FSM_FFd12_CEINV_26452,
      CLK => cur_state_FSM_FFd12_CLKINV_26453,
      SET => GND,
      RST => cur_state_FSM_FFd12_SRINV_26454,
      O => cur_state_FSM_FFd12_6711
    );
  cur_state_FSM_FFd13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd14_DYMUX_26484,
      CE => cur_state_FSM_FFd14_CEINV_26480,
      CLK => cur_state_FSM_FFd14_CLKINV_26481,
      SET => GND,
      RST => cur_state_FSM_FFd14_SRINV_26482,
      O => cur_state_FSM_FFd13_6710
    );
  cur_state_FSM_FFd14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd14_DXMUX_26493,
      CE => cur_state_FSM_FFd14_CEINV_26480,
      CLK => cur_state_FSM_FFd14_CLKINV_26481,
      SET => GND,
      RST => cur_state_FSM_FFd14_SRINV_26482,
      O => cur_state_FSM_FFd14_6709
    );
  cur_state_FSM_FFd22 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => cur_state_FSM_FFd22_DYMUX_26510,
      CE => cur_state_FSM_FFd22_CEINV_26506,
      CLK => cur_state_FSM_FFd22_CLKINV_26507,
      SET => GND,
      RST => cur_state_FSM_FFd22_FFY_RSTAND_26516,
      O => cur_state_FSM_FFd22_6726
    );
  cur_state_FSM_FFd22_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd22_FFY_RSTAND_26516
    );
  cur_state_FSM_FFd15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd15_DYMUX_26527,
      CE => cur_state_FSM_FFd15_CEINV_26523,
      CLK => cur_state_FSM_FFd15_CLKINV_26524,
      SET => GND,
      RST => cur_state_FSM_FFd15_FFY_RSTAND_26533,
      O => cur_state_FSM_FFd15_6713
    );
  cur_state_FSM_FFd15_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => cur_state_FSM_FFd15_FFY_RSTAND_26533
    );
  cur_state_FSM_FFd19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd20_DYMUX_26546,
      CE => cur_state_FSM_FFd20_CEINV_26542,
      CLK => cur_state_FSM_FFd20_CLKINV_26543,
      SET => GND,
      RST => cur_state_FSM_FFd20_SRINV_26544,
      O => cur_state_FSM_FFd19_6718
    );
  tx_byte_6_7 : X_LUT4
    generic map(
      INIT => X"F8F8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd14_6709,
      ADR1 => white1_min(6),
      ADR2 => cur_state_FSM_FFd15_6713,
      ADR3 => VCC,
      O => tx_byte_6_7_26022
    );
  tx_byte_1_40 : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => cur_state_FSM_FFd3_6723,
      ADR1 => black2_sec(1),
      ADR2 => cur_state_FSM_FFd8_6717,
      ADR3 => cur_state_FSM_FFd12_6711,
      O => tx_byte_1_40_26046
    );
  tx_byte_5_4 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => cur_state_FSM_FFd21_6728,
      ADR1 => cur_state_FSM_FFd5_6720,
      ADR2 => cur_state_FSM_FFd8_6717,
      ADR3 => cur_state_FSM_FFd12_6711,
      O => tx_byte_5_4_26070
    );
  tx_byte_7_37 : X_LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      ADR0 => black1_sec(7),
      ADR1 => black2_sec(7),
      ADR2 => cur_state_FSM_FFd4_6721,
      ADR3 => cur_state_FSM_FFd3_6723,
      O => tx_byte_7_37_26094
    );
  tx_byte_1_12 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd7_6719,
      ADR1 => black1_min(1),
      ADR2 => cur_state_FSM_FFd10_6712,
      ADR3 => white2_sec(1),
      O => tx_byte_1_12_26118
    );
  tx_byte_3_37 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd10_6712,
      ADR1 => white2_sec(3),
      ADR2 => cur_state_FSM_FFd11_6708,
      ADR3 => white1_sec(3),
      O => tx_byte_3_37_26142
    );
  white2_min_not00011 : X_LUT4
    generic map(
      INIT => X"8080"
    )
    port map (
      ADR0 => white1_sec_cmp_eq0000,
      ADR1 => white2_sec_cmp_eq0000,
      ADR2 => timer_white_not0001,
      ADR3 => VCC,
      O => white2_min_not0001
    );
  init_state_cmp_eq00011_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => i(13),
      ADR1 => i(5),
      ADR2 => i(19),
      ADR3 => i(17),
      O => N62
    );
  init_state_cmp_eq000311_SW0 : X_LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      ADR0 => i(9),
      ADR1 => i(8),
      ADR2 => i(3),
      ADR3 => i(4),
      O => N66
    );
  init_state_cmp_eq0000121 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => i(1),
      ADR1 => i(0),
      ADR2 => i(7),
      ADR3 => VCC,
      O => N27
    );
  init_done : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => init_done_DYMUX_26777,
      CE => VCC,
      CLK => init_done_CLKINV_26774,
      SET => GND,
      RST => init_done_FFY_RSTAND_26782,
      O => init_done_7120
    );
  init_done_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_done_FFY_RSTAND_26782
    );
  white1_min_not000112 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => white2_sec_cmp_eq0000,
      ADR1 => timer_white_not0001,
      ADR2 => VCC,
      ADR3 => VCC,
      O => white1_sec_not0001
    );
  cur_state_FSM_FFd20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd20_DXMUX_26555,
      CE => cur_state_FSM_FFd20_CEINV_26542,
      CLK => cur_state_FSM_FFd20_CLKINV_26543,
      SET => GND,
      RST => cur_state_FSM_FFd20_SRINV_26544,
      O => cur_state_FSM_FFd20_6722
    );
  startCheck_0_not00011 : X_LUT4
    generic map(
      INIT => X"1010"
    )
    port map (
      ADR0 => white1_min_cmp_le0000,
      ADR1 => white1_min_cmp_le0001,
      ADR2 => whiteIsRunning_0_and0001,
      ADR3 => VCC,
      O => startCheck_0_not0001
    );
  SF_D0_mux0000_5_Q : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => tx_state_FSM_FFd2_7034,
      ADR1 => LED_1_OBUF_0,
      ADR2 => tx_state_FSM_FFd3_7035,
      ADR3 => N40,
      O => SF_D0_mux0000(5)
    );
  SF_D0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => SF_D0_1_DXMUX_26615,
      CE => SF_D0_1_CEINVNOT,
      CLK => SF_D0_1_CLKINV_26600,
      SET => GND,
      RST => GND,
      O => SF_D0(1)
    );
  SF_D0_mux0000_6_Q : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => tx_state_FSM_FFd2_7034,
      ADR1 => LED_2_OBUF_0,
      ADR2 => tx_state_FSM_FFd3_7035,
      ADR3 => N38,
      O => SF_D0_mux0000(6)
    );
  SF_D0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => SF_D0_2_DXMUX_26648,
      CE => SF_D0_2_CEINVNOT,
      CLK => SF_D0_2_CLKINV_26633,
      SET => GND,
      RST => GND,
      O => SF_D0(2)
    );
  SF_D0_mux0000_7_Q : X_LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      ADR0 => tx_state_FSM_FFd2_7034,
      ADR1 => LED_3_OBUF_0,
      ADR2 => tx_state_FSM_FFd3_7035,
      ADR3 => N36,
      O => SF_D0_mux0000(7)
    );
  SF_D0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => SF_D0_3_DXMUX_26681,
      CE => SF_D0_3_CEINVNOT,
      CLK => SF_D0_3_CLKINV_26666,
      SET => GND,
      RST => GND,
      O => SF_D0(3)
    );
  tx_byte_5_14 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd11_6708,
      ADR1 => white1_sec(5),
      ADR2 => cur_state_FSM_FFd13_6710,
      ADR3 => white2_min(5),
      O => tx_byte_5_14_26346
    );
  tx_byte_7_14 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => cur_state_FSM_FFd13_6710,
      ADR1 => white2_min(7),
      ADR2 => cur_state_FSM_FFd14_6709,
      ADR3 => white1_min(7),
      O => tx_byte_7_14_26382
    );
  tx_state_cmp_eq0001_SW0 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => i2(1),
      ADR1 => i2(2),
      ADR2 => i2(5),
      ADR3 => VCC,
      O => N44
    );
  cur_state_FSM_FFd11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd12_DYMUX_26456,
      CE => cur_state_FSM_FFd12_CEINV_26452,
      CLK => cur_state_FSM_FFd12_CLKINV_26453,
      SET => GND,
      RST => cur_state_FSM_FFd12_SRINV_26454,
      O => cur_state_FSM_FFd11_6708
    );
  whiteIsRunning_0_not00011 : X_LUT4
    generic map(
      INIT => X"C4CC"
    )
    port map (
      ADR0 => whiteIsRunning_0_mux0000_0,
      ADR1 => N25,
      ADR2 => whiteIsRunning_0_and0001,
      ADR3 => whiteIsRunning_0_or0000,
      O => whiteIsRunning_0_not0001
    );
  init_state_FSM_FFd11 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => init_state_FSM_FFd11_DYMUX_26865,
      CE => init_state_FSM_FFd11_CEINV_26861,
      CLK => init_state_FSM_FFd11_CLKINV_26862,
      SET => init_state_FSM_FFd11_FFY_SET,
      RST => GND,
      O => init_state_FSM_FFd11_7003
    );
  init_state_FSM_FFd11_FFY_SETOR : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => init_state_FSM_FFd11_FFY_SET
    );
  SF_D1_mux0000_0_Q : X_LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      ADR0 => N2_0,
      ADR1 => SF_D1(0),
      ADR2 => init_state_FSM_FFd5_7012,
      ADR3 => N32,
      O => SF_D1_mux0000(0)
    );
  SF_D1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => SF_D1_0_DXMUX_26900,
      CE => SF_D1_0_CEINVNOT,
      CLK => SF_D1_0_CLKINV_26883,
      SET => GND,
      RST => GND,
      O => SF_D1(0)
    );
  init_state_cmp_eq0003_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FBFB"
    )
    port map (
      ADR0 => i(10),
      ADR1 => i(12),
      ADR2 => i(6),
      ADR3 => VCC,
      O => N60
    );
  cur_state_FSM_FFd3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd4_DYMUX_26940,
      CE => cur_state_FSM_FFd4_CEINV_26936,
      CLK => cur_state_FSM_FFd4_CLKINV_26937,
      SET => GND,
      RST => cur_state_FSM_FFd4_SRINV_26938,
      O => cur_state_FSM_FFd3_6723
    );
  cur_state_FSM_FFd4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd4_DXMUX_26949,
      CE => cur_state_FSM_FFd4_CEINV_26936,
      CLK => cur_state_FSM_FFd4_CLKINV_26937,
      SET => GND,
      RST => cur_state_FSM_FFd4_SRINV_26938,
      O => cur_state_FSM_FFd4_6721
    );
  cur_state_FSM_FFd5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd6_DYMUX_26968,
      CE => cur_state_FSM_FFd6_CEINV_26964,
      CLK => cur_state_FSM_FFd6_CLKINV_26965,
      SET => GND,
      RST => cur_state_FSM_FFd6_SRINV_26966,
      O => cur_state_FSM_FFd5_6720
    );
  cur_state_FSM_FFd6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd6_DXMUX_26977,
      CE => cur_state_FSM_FFd6_CEINV_26964,
      CLK => cur_state_FSM_FFd6_CLKINV_26965,
      SET => GND,
      RST => cur_state_FSM_FFd6_SRINV_26966,
      O => cur_state_FSM_FFd6_6716
    );
  cur_state_FSM_FFd7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd8_DYMUX_26996,
      CE => cur_state_FSM_FFd8_CEINV_26992,
      CLK => cur_state_FSM_FFd8_CLKINV_26993,
      SET => GND,
      RST => cur_state_FSM_FFd8_SRINV_26994,
      O => cur_state_FSM_FFd7_6719
    );
  cur_state_FSM_FFd8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd8_DXMUX_27005,
      CE => cur_state_FSM_FFd8_CEINV_26992,
      CLK => cur_state_FSM_FFd8_CLKINV_26993,
      SET => GND,
      RST => cur_state_FSM_FFd8_SRINV_26994,
      O => cur_state_FSM_FFd8_6717
    );
  cur_state_FSM_FFd9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd10_DYMUX_27024,
      CE => cur_state_FSM_FFd10_CEINV_27020,
      CLK => cur_state_FSM_FFd10_CLKINV_27021,
      SET => GND,
      RST => cur_state_FSM_FFd10_SRINV_27022,
      O => cur_state_FSM_FFd9_6714
    );
  cur_state_FSM_FFd10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => cur_state_FSM_FFd10_DXMUX_27033,
      CE => cur_state_FSM_FFd10_CEINV_27020,
      CLK => cur_state_FSM_FFd10_CLKINV_27021,
      SET => GND,
      RST => cur_state_FSM_FFd10_SRINV_27022,
      O => cur_state_FSM_FFd10_6712
    );
  black1_min_not000122 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => black2_sec_cmp_eq0000,
      ADR1 => black2_sec_not0001,
      ADR2 => VCC,
      ADR3 => VCC,
      O => black1_sec_not0001
    );
  init_state_cmp_eq0004_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"DFDF"
    )
    port map (
      ADR0 => i(10),
      ADR1 => i(12),
      ADR2 => i(6),
      ADR3 => VCC,
      O => N58
    );
  startCheck_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => startCheck_0_DYMUX_27110,
      CE => startCheck_0_CEINV_27106,
      CLK => startCheck_0_CLKINV_27107,
      SET => GND,
      RST => startCheck_0_FFY_RSTAND_27116,
      O => startCheck(0)
    );
  startCheck_0_FFY_RSTAND : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => reset_IBUF_6019,
      O => startCheck_0_FFY_RSTAND_27116
    );
  cur_state_FSM_Out23 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => cur_state_FSM_FFd9_6714,
      ADR1 => cur_state_FSM_FFd19_6718,
      ADR2 => cur_state_FSM_FFd16_6727,
      ADR3 => N28,
      O => LCD_RS_OBUF_27139
    );
  timer_black_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => timer_black(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => timer_black_0_F
    );
  i3_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_0_G
    );
  i3_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_2_F
    );
  i3_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_2_G
    );
  i3_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_4_F
    );
  i3_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_4_G
    );
  i3_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_6_F
    );
  i3_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_6_G
    );
  i3_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_8_F
    );
  i3_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_8_G
    );
  i3_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_10_F
    );
  i3_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_10_G
    );
  i3_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_12_F
    );
  i3_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_12_G
    );
  i3_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_14_F
    );
  i3_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i3(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i3_addsub0000_14_G
    );
  Result_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => white1_min(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_F
    );
  Result_0_9_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => white1_sec(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_9_F
    );
  Result_0_5_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => white2_min(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_5_F
    );
  Result_0_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => white2_sec(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_10_F
    );
  timer_white_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => timer_white(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => timer_white_0_F
    );
  i_share0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_0_G
    );
  i_share0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_2_F
    );
  i_share0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_2_G
    );
  i_share0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_4_F
    );
  i_share0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_4_G
    );
  i_share0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_6_F
    );
  i_share0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_6_G
    );
  i_share0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_8_F
    );
  i_share0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_8_G
    );
  i_share0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_10_F
    );
  i_share0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_10_G
    );
  i_share0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_12_F
    );
  i_share0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_12_G
    );
  i_share0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_14_F
    );
  i_share0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_14_G
    );
  i_share0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_16_F
    );
  i_share0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_16_G
    );
  i_share0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i_share0000_18_F
    );
  Result_0_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => black1_min(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_2_F
    );
  Result_0_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_3_G
    );
  Result_2_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_2_3_F
    );
  Result_2_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_2_3_G
    );
  Result_4_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_4_3_F
    );
  Result_4_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_4_3_G
    );
  Result_6_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_6_3_F
    );
  Result_6_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_6_3_G
    );
  Result_8_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_8_3_F
    );
  Result_8_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_8_3_G
    );
  Result_10_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_10_3_F
    );
  Result_10_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_10_3_G
    );
  Result_12_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_12_3_F
    );
  Result_12_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_12_3_G
    );
  Result_14_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_14_3_F
    );
  Result_14_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_14_3_G
    );
  Result_16_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_16_3_F
    );
  Result_16_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_16_3_G
    );
  Result_18_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_18_3_F
    );
  Result_18_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_18_3_G
    );
  Result_20_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_20_3_F
    );
  Result_20_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_20_3_G
    );
  Result_22_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_22_3_F
    );
  Result_22_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_22_3_G
    );
  Result_24_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_24_3_F
    );
  Result_24_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_24_3_G
    );
  Result_26_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(26),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_26_3_F
    );
  Result_26_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_26_3_G
    );
  Result_28_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_28_3_F
    );
  Result_28_3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_28_3_G
    );
  Result_30_3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => count(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_30_3_F
    );
  Result_0_7_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => black1_sec(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_7_F
    );
  Result_0_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => black2_min(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_8_F
    );
  Result_0_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => black2_sec(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Result_0_1_F
    );
  i2_share0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_0_G
    );
  i2_share0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_2_F
    );
  i2_share0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_2_G
    );
  i2_share0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_4_F
    );
  i2_share0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_4_G
    );
  i2_share0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_6_F
    );
  i2_share0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_6_G
    );
  i2_share0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_8_F
    );
  i2_share0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => i2(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => i2_share0000_8_G
    );
  SF_D_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D_0_OBUF_25893,
      O => SF_D_0_O
    );
  SF_D_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D_1_OBUF_17843,
      O => SF_D_1_O
    );
  SF_D_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D_2_OBUF_21078,
      O => SF_D_2_O
    );
  SF_D_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_D_3_OBUF_25902,
      O => SF_D_3_O
    );
  LCD_E_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_E_OBUF_26793,
      O => LCD_E_O
    );
  LED_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_0_OBUF_0,
      O => LED_0_O
    );
  LED_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_1_OBUF_0,
      O => LED_1_O
    );
  LED_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_2_OBUF_0,
      O => LED_2_O
    );
  LED_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_3_OBUF_0,
      O => LED_3_O
    );
  LED_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_4_OBUF_0,
      O => LED_4_O
    );
  LED_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_5_OBUF_0,
      O => LED_5_O
    );
  LED_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_6_OBUF_0,
      O => LED_6_O
    );
  LED_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_7_OBUF_0,
      O => LED_7_O
    );
  LCD_RS_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_RS_OBUF_27139,
      O => LCD_RS_O
    );
  LCD_RW_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => LCD_RW_OUTPUT_OFF_O1INV_16985,
      O => LCD_RW_O
    );
  LCD_RW_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => LCD_RW_OUTPUT_OFF_O1INV_16985
    );
  SF_CE0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => SF_CE0_OUTPUT_OFF_O1INV_16993,
      O => SF_CE0_O
    );
  SF_CE0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => SF_CE0_OUTPUT_OFF_O1INV_16993
    );
  NlwBlock_main_timer_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_main_timer_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

