INFO-FLOW: Workspace /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1 opened at Fri Jun 03 16:11:31 CDT 2022
Command     open_solution done; 0.24 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.15 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.77 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1d_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:155:48: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                if((ii*CONFIG_T::stride_width) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                   ~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/myproject.cpp:74:2: note: in instantiation of function template specialization 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config13>' requested here
 nnet::pointwise_conv_1d_cl<layer3_t, layer13_t, config13>(layer3_out, layer13_out, w13, b13);
 ^
2 warnings generated.
Command         clang done; 2.05 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.11 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.93 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_sepconv1d_stream.h:104:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:37:2
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.99 sec.
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.93 sec.
Command         tidy_31 done; 3.04 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.57 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.24 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 48231 ; free virtual = 83717
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 48231 ; free virtual = 83717
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.12 sec.
Execute           llvm-ld /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.96 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:98) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:77).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:98).
Command           transform done; 0.79 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 48201 ; free virtual = 83691
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_resource_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d.h:64) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
Command           transform done; 0.72 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 48190 ; free virtual = 83681
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_dense_resource.h:65) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_conv1d_latency.h:130:63).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ColLoop' (firmware/nnet_utils/nnet_conv1d_resource.h:188) in function 'nnet::conv_1d_resource_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:51:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::im2col_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_resource.h:146:59).
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 200.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:148) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:149) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:150) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:167) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:168) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'AccumOut' (firmware/nnet_utils/nnet_conv1d_latency.h:175) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:176) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv1d_latency.h:178) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:187) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:188) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 200.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv1d_resource.h:192) in function 'nnet::conv_1d_resource_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 260.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:98) in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelLoop' (firmware/nnet_utils/nnet_conv1d_resource.h:146) in function 'nnet::im2col_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'ChannelLoop' (firmware/nnet_utils/nnet_conv1d_resource.h:150) in function 'nnet::im2col_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1.
INFO: [XFORM 203-131] Reshaping array 'conv1d_input.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 2.
INFO: [XFORM 203-131] Reshaping array 'w9.V'  in dimension 1 with a block factor of 40.
INFO: [XFORM 203-131] Reshaping array 'w7.V'  in dimension 1 with a block factor of 200.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_col.V' (firmware/nnet_utils/nnet_conv1d_resource.h:181) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_col'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_conv1d_latency.h:130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:131) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer2_out.V' (firmware/myproject.cpp:64) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv1d_resource.h:193:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer5_out.V' (firmware/myproject.cpp:76) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:77:15), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:276) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>'(firmware/nnet_utils/nnet_conv1d_latency.h:140:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0' at call site (firmware/myproject.cpp:74) by setting 'weights.V' to 'w13.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0'(firmware/nnet_utils/nnet_conv1d_latency.h:140:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[0].V' to 'b13.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:140:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[1].V' to 'b13.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:140:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[2].V' to 'b13.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:140:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[3].V' to 'b13.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:140:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[4].V' to 'b13.V.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 12 process function(s): 
	 'myproject.entry996'
	 'Block__proc'
	 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>'
	 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0'
	 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>'
	 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'
	 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>'
	 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'
	 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>'
	 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config12>'.
Command           transform done; 55 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv1d_resource.h:143:26) to (firmware/nnet_utils/nnet_conv1d_resource.h:161:1) in function 'nnet::im2col_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:140:40)...1000 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:64:15)...200 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_mult.h:65:9)...256 expression(s) balanced.
Command           transform done; 35.13 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1848.691 ; gain = 1060.152 ; free physical = 47682 ; free virtual = 83177
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config12>' to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config12>' (firmware/nnet_utils/nnet_activation.h:155:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>' (firmware/nnet_utils/nnet_activation.h:71:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0' to 'pointwise_conv_1d_cl.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:140:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::im2col_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_resource.h:143)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' to 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>' (firmware/nnet_utils/nnet_dense_resource.h:64:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' to 'dense_resource<ap_fixed,ap_fixed,config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:65:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_resource_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_1d_resource_cl<ap_fixed,ap_fixed,config2>' (firmware/nnet_utils/nnet_conv1d_resource.h:188:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2>' (firmware/myproject.cpp:25:13)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>'.
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'dense_resource<ap_fixed,ap_fixed,config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:65:15) as the option is not applicable to function pipelining.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>'.
Command           transform done; 59.76 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:02:52 . Memory (MB): peak = 1848.691 ; gain = 1060.152 ; free physical = 47641 ; free virtual = 83138
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 152.56 sec.
Command       elaborate done; 169.99 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry3' to 'myproject_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry996' to 'myproject_entry996'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>' to 'im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed,config2_mult>' to 'dense_resource_ap_fixed_ap_fixed_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_resource_cl<ap_fixed,ap_fixed,config2>' to 'conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2>' to 'conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl.0.0.0.0.0.0' to 'pointwise_conv_1d_cl_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>' to 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>' to 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>' to 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed,sigmoid_config12>' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         preproc_iomode -model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         preproc_iomode -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         preproc_iomode -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         preproc_iomode -model dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         preproc_iomode -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         preproc_iomode -model Block__proc 
Execute         preproc_iomode -model myproject.entry996 
Execute         preproc_iomode -model myproject.entry3 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO-FLOW: Configuring Module : myproject.entry3 ...
Execute         set_default_model myproject.entry3 
Execute         apply_spec_resource_limit myproject.entry3 
INFO-FLOW: Configuring Module : myproject.entry996 ...
Execute         set_default_model myproject.entry996 
Execute         apply_spec_resource_limit myproject.entry996 
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> ...
Execute         set_default_model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed,config2_mult> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed,config2_mult> 
INFO-FLOW: Configuring Module : conv_1d_resource_cl<ap_fixed,ap_fixed,config2> ...
Execute         set_default_model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         apply_spec_resource_limit conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
INFO-FLOW: Configuring Module : conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> ...
Execute         set_default_model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         apply_spec_resource_limit conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO-FLOW: Configuring Module : pointwise_conv_1d_cl.0.0.0.0.0.0 ...
Execute         set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         apply_spec_resource_limit pointwise_conv_1d_cl.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed,ap_fixed,sigmoid_config12> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO-FLOW: Preprocessing Module: myproject.entry3 ...
Execute         set_default_model myproject.entry3 
Execute         cdfg_preprocess -model myproject.entry3 
Execute         rtl_gen_preprocess myproject.entry3 
INFO-FLOW: Preprocessing Module: myproject.entry996 ...
Execute         set_default_model myproject.entry996 
Execute         cdfg_preprocess -model myproject.entry996 
Execute         rtl_gen_preprocess myproject.entry996 
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> ...
Execute         set_default_model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed,config2_mult> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed,config2_mult> 
INFO-FLOW: Preprocessing Module: conv_1d_resource_cl<ap_fixed,ap_fixed,config2> ...
Execute         set_default_model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         cdfg_preprocess -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         rtl_gen_preprocess conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
INFO-FLOW: Preprocessing Module: conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> ...
Execute         set_default_model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         cdfg_preprocess -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         rtl_gen_preprocess conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Command         cdfg_preprocess done; 0.15 sec.
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO-FLOW: Preprocessing Module: pointwise_conv_1d_cl.0.0.0.0.0.0 ...
Execute         set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         cdfg_preprocess -model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         rtl_gen_preprocess pointwise_conv_1d_cl.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> ...
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed,ap_fixed,sigmoid_config12> ...
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject.entry3 
Execute         schedule -model myproject.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172 seconds; current allocated memory: 604.880 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry3.
Execute         set_default_model myproject.entry3 
Execute         bind -model myproject.entry3 
BIND OPTION: model=myproject.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 604.938 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry996' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject.entry996 
Execute         schedule -model myproject.entry996 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 604.971 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry996.
Execute         set_default_model myproject.entry996 
Execute         bind -model myproject.entry996 
BIND OPTION: model=myproject.entry996
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 605.032 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry996.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 605.048 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 605.086 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         schedule -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 606.029 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>.
Execute         set_default_model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         bind -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
BIND OPTION: model=im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 607.110 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed,config2_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_resource<ap_fixed,ap_fixed,config2_mult>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.78 sec.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 610.877 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.verbose.sched.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.sched.adb -f 
Command         db_write done; 0.84 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed,config2_mult>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed,config2_mult> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed,config2_mult>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 614.863 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.verbose.bind.rpt 
Command         syn_report done; 1.37 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.bind.adb -f 
Command         db_write done; 0.83 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed,config2_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         schedule -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ColLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 50.23 sec.
INFO: [HLS 200-111]  Elapsed time: 52.44 seconds; current allocated memory: 622.483 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.verbose.sched.rpt 
Command         syn_report done; 1.22 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.sched.adb -f 
Command         db_write done; 1.23 sec.
INFO-FLOW: Finish scheduling conv_1d_resource_cl<ap_fixed,ap_fixed,config2>.
Execute         set_default_model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         bind -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
BIND OPTION: model=conv_1d_resource_cl<ap_fixed,ap_fixed,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.27 sec.
INFO: [HLS 200-111]  Elapsed time: 3.72 seconds; current allocated memory: 712.408 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.verbose.bind.rpt 
Command         syn_report done; 2.29 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.bind.adb -f 
Command         db_write done; 1.22 sec.
INFO-FLOW: Finish binding conv_1d_resource_cl<ap_fixed,ap_fixed,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         schedule -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.22 sec.
INFO: [HLS 200-111]  Elapsed time: 6.74 seconds; current allocated memory: 713.844 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish scheduling conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2>.
Execute         set_default_model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         bind -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
BIND OPTION: model=conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 716.538 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.verbose.bind.rpt 
Command         syn_report done; 1.69 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.73 sec.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 720.198 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.sched.rpt 
Command         syn_report done; 1.02 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.sched.adb -f 
Command         db_write done; 0.9 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 725.628 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.bind.rpt 
Command         syn_report done; 1.47 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.bind.adb -f 
Command         db_write done; 0.9 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         schedule -model pointwise_conv_1d_cl.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pointwise_conv_1d_cl.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln708_23', firmware/nnet_utils/nnet_conv1d_latency.h:159) due to limited resources (II = 2).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_330', firmware/nnet_utils/nnet_conv1d_latency.h:159) due to limited resources (II = 3).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_498', firmware/nnet_utils/nnet_conv1d_latency.h:159) due to limited resources (II = 4).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.39 sec.
INFO: [HLS 200-111]  Elapsed time: 9.77 seconds; current allocated memory: 742.102 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 4.75 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 4.26 sec.
INFO-FLOW: Finish scheduling pointwise_conv_1d_cl.0.0.0.0.0.0.
Execute         set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         bind -model pointwise_conv_1d_cl.0.0.0.0.0.0 
BIND OPTION: model=pointwise_conv_1d_cl.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.36 sec.
INFO: [HLS 200-111]  Elapsed time: 16.37 seconds; current allocated memory: 766.976 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 6.56 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 4.17 sec.
INFO-FLOW: Finish binding pointwise_conv_1d_cl.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.82 seconds; current allocated memory: 768.844 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 769.927 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.64 sec.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 775.009 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.verbose.sched.rpt 
Command         syn_report done; 1.49 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.sched.adb -f 
Command         db_write done; 1.23 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 782.676 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.verbose.bind.rpt 
Command         syn_report done; 1.89 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.bind.adb -f 
Command         db_write done; 1.25 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 783.061 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 783.536 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 784.755 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 786.601 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 786.784 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 787.060 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         schedule -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 787.268 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>.
Execute         set_default_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         bind -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
BIND OPTION: model=dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 787.624 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         schedule -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed,sigmoid_config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 787.739 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.verbose.sched.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed,ap_fixed,sigmoid_config12>.
Execute         set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         bind -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
BIND OPTION: model=sigmoid<ap_fixed,ap_fixed,sigmoid_config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 787.901 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.verbose.bind.rpt 
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed,ap_fixed,sigmoid_config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 789.781 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.87 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.73 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.16 sec.
INFO: [HLS 200-111]  Elapsed time: 12.76 seconds; current allocated memory: 801.162 MB.
Execute         syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 5.1 sec.
Execute         db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.73 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess myproject.entry3 
Execute         rtl_gen_preprocess myproject.entry996 
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed,config2_mult> 
Execute         rtl_gen_preprocess conv_1d_resource_cl<ap_fixed,ap_fixed,config2> 
Execute         rtl_gen_preprocess conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute         rtl_gen_preprocess pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject.entry3 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry3'.
INFO: [HLS 200-111]  Elapsed time: 5.85 seconds; current allocated memory: 803.350 MB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/myproject_entry3 -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl myproject.entry3 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/myproject_entry3 
Execute         gen_rtl myproject.entry3 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/myproject_entry3 
Execute         syn_report -csynth -model myproject.entry3 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model myproject.entry3 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_entry3_csynth.xml 
Execute         syn_report -verbosereport -model myproject.entry3 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.verbose.rpt 
Execute         db_write -model myproject.entry3 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.adb 
Execute         gen_tb_info myproject.entry3 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry996' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject.entry996 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry996'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 803.685 MB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject.entry996 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/myproject_entry996 -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl myproject.entry996 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/myproject_entry996 
Execute         gen_rtl myproject.entry996 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/myproject_entry996 
Execute         syn_report -csynth -model myproject.entry996 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_entry996_csynth.rpt 
Execute         syn_report -rtlxml -model myproject.entry996 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_entry996_csynth.xml 
Execute         syn_report -verbosereport -model myproject.entry996 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.verbose.rpt 
Execute         db_write -model myproject.entry996 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.adb 
Execute         gen_tb_info myproject.entry996 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 803.909 MB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/Block_proc -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s'.
Command         create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 806.192 MB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s 
Execute         gen_rtl im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s 
Execute         syn_report -csynth -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -model im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.adb 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed,config2_mult> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_ap_fixed_config2_mult_s' is 5821 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_24_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_24_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11ns_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_11s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_12s_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_6ns_22_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_6s_22_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7ns_23_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_7s_23_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8ns_24_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_8s_24_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9ns_24_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_9s_24_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_config2_mult_s'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 819.734 MB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed,config2_mult> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_config2_mult_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed,config2_mult> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_config2_mult_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed,config2_mult> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_config2_mult_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed,config2_mult> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_config2_mult_s_csynth.rpt 
Command         syn_report done; 0.35 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed,config2_mult> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_config2_mult_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed,config2_mult> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.verbose.rpt 
Command         syn_report done; 1.61 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed,config2_mult> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.adb 
Command         db_write done; 1.3 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed,config2_mult> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_16_1_1': 190 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_2568_1_1_1': 190 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s'.
Command         create_rtl_model done; 10.42 sec.
INFO: [HLS 200-111]  Elapsed time: 14.06 seconds; current allocated memory: 1.237 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s 
Execute         gen_rtl conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s 
Execute         syn_report -csynth -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s_csynth.rpt 
Command         syn_report done; 0.47 sec.
Execute         syn_report -rtlxml -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.verbose.rpt 
Command         syn_report done; 2.46 sec.
Execute         db_write -model conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.adb 
Command         db_write done; 1.83 sec.
Execute         gen_tb_info conv_1d_resource_cl<ap_fixed,ap_fixed,config2> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s'.
Command         create_rtl_model done; 0.93 sec.
INFO: [HLS 200-111]  Elapsed time: 7.21 seconds; current allocated memory: 1.418 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s 
Execute         gen_rtl conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s 
Execute         syn_report -csynth -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.verbose.rpt 
Command         syn_report done; 1.74 sec.
Execute         db_write -model conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' is 6403 from HDL expression: (~((data_18_V_empty_n == 1'b0) | (data_17_V_empty_n == 1'b0) | (data_16_V_empty_n == 1'b0) | (data_15_V_empty_n == 1'b0) | (data_199_V_empty_n == 1'b0) | (data_198_V_empty_n == 1'b0) | (data_197_V_empty_n == 1'b0) | (data_14_V_empty_n == 1'b0) | (data_196_V_empty_n == 1'b0) | (data_195_V_empty_n == 1'b0) | (data_194_V_empty_n == 1'b0) | (data_193_V_empty_n == 1'b0) | (data_192_V_empty_n == 1'b0) | (data_191_V_empty_n == 1'b0) | (data_190_V_empty_n == 1'b0) | (data_189_V_empty_n == 1'b0) | (data_188_V_empty_n == 1'b0) | (data_187_V_empty_n == 1'b0) | (data_13_V_empty_n == 1'b0) | (data_186_V_empty_n == 1'b0) | (data_185_V_empty_n == 1'b0) | (data_184_V_empty_n == 1'b0) | (data_183_V_empty_n == 1'b0) | (data_182_V_empty_n == 1'b0) | (data_181_V_empty_n == 1'b0) | (data_180_V_empty_n == 1'b0) | (data_179_V_empty_n == 1'b0) | (data_178_V_empty_n == 1'b0) | (data_177_V_empty_n == 1'b0) | (data_12_V_empty_n == 1'b0) | (data_176_V_empty_n == 1'b0) | (data_175_V_empty_n == 1'b0) | (data_174_V_empty_n == 1'b0) | (data_173_V_empty_n == 1'b0) | (data_172_V_empty_n == 1'b0) | (data_171_V_empty_n == 1'b0) | (data_170_V_empty_n == 1'b0) | (data_169_V_empty_n == 1'b0) | (data_168_V_empty_n == 1'b0) | (data_167_V_empty_n == 1'b0) | (data_11_V_empty_n == 1'b0) | (data_166_V_empty_n == 1'b0) | (data_165_V_empty_n == 1'b0) | (data_164_V_empty_n == 1'b0) | (data_163_V_empty_n == 1'b0) | (data_162_V_empty_n == 1'b0) | (data_161_V_empty_n == 1'b0) | (data_160_V_empty_n == 1'b0) | (data_159_V_empty_n == 1'b0) | (data_158_V_empty_n == 1'b0) | (data_157_V_empty_n == 1'b0) | (data_10_V_empty_n == 1'b0) | (data_156_V_empty_n == 1'b0) | (data_155_V_empty_n == 1'b0) | (data_154_V_empty_n == 1'b0) | (data_153_V_empty_n == 1'b0) | (data_152_V_empty_n == 1'b0) | (data_151_V_empty_n == 1'b0) | (data_150_V_empty_n == 1'b0) | (data_149_V_empty_n == 1'b0) | (data_148_V_empty_n == 1'b0) | (data_147_V_empty_n == 1'b0) | (data_9_V_empty_n == 1'b0) | (data_146_V_empty_n == 1'b0) | (data_145_V_empty_n == 1'b0) | (data_144_V_empty_n == 1'b0) | (ap_start == 1'b0) | (data_143_V_empty_n == 1'b0) | (data_142_V_empty_n == 1'b0) | (data_141_V_empty_n == 1'b0) | (data_140_V_empty_n == 1'b0) | (data_139_V_empty_n == 1'b0) | (data_138_V_empty_n == 1'b0) | (data_137_V_empty_n == 1'b0) | (data_8_V_empty_n == 1'b0) | (data_136_V_empty_n == 1'b0) | (data_135_V_empty_n == 1'b0) | (data_134_V_empty_n == 1'b0) | (data_133_V_empty_n == 1'b0) | (data_132_V_empty_n == 1'b0) | (data_131_V_empty_n == 1'b0) | (data_130_V_empty_n == 1'b0) | (data_129_V_empty_n == 1'b0) | (data_128_V_empty_n == 1'b0) | (data_127_V_empty_n == 1'b0) | (data_7_V_empty_n == 1'b0) | (data_126_V_empty_n == 1'b0) | (data_125_V_empty_n == 1'b0) | (data_124_V_empty_n == 1'b0) | (data_123_V_empty_n == 1'b0) | (data_122_V_empty_n == 1'b0) | (data_121_V_empty_n == 1'b0) | (data_120_V_empty_n == 1'b0) | (data_119_V_empty_n == 1'b0) | (data_118_V_empty_n == 1'b0) | (data_117_V_empty_n == 1'b0) | (data_6_V_empty_n == 1'b0) | (data_116_V_empty_n == 1'b0) | (data_115_V_empty_n == 1'b0) | (data_114_V_empty_n == 1'b0) | (data_113_V_empty_n == 1'b0) | (data_112_V_empty_n == 1'b0) | (data_111_V_empty_n == 1'b0) | (data_110_V_empty_n == 1'b0) | (data_109_V_empty_n == 1'b0) | (data_108_V_empty_n == 1'b0) | (data_107_V_empty_n == 1'b0) | (data_5_V_empty_n == 1'b0) | (data_106_V_empty_n == 1'b0) | (data_105_V_empty_n == 1'b0) | (data_104_V_empty_n == 1'b0) | (data_103_V_empty_n == 1'b0) | (data_102_V_empty_n == 1'b0) | (data_101_V_empty_n == 1'b0) | (data_100_V_empty_n == 1'b0) | (data_99_V_empty_n == 1'b0) | (data_98_V_empty_n == 1'b0) | (data_97_V_empty_n == 1'b0) | (data_4_V_empty_n == 1'b0) | (data_96_V_empty_n == 1'b0) | (data_95_V_empty_n == 1'b0) | (data_94_V_empty_n == 1'b0) | (data_93_V_empty_n == 1'b0) | (data_92_V_empty_n == 1'b0) | (data_91_V_empty_n == 1'b0) | (data_90_V_empty_n == 1'b0) | (data_89_V_empty_n == 1'b0) | (data_88_V_empty_n == 1'b0) | (data_87_V_empty_n == 1'b0) | (data_3_V_empty_n == 1'b0) | (data_86_V_empty_n == 1'b0) | (data_85_V_empty_n == 1'b0) | (data_84_V_empty_n == 1'b0) | (data_83_V_empty_n == 1'b0) | (data_82_V_empty_n == 1'b0) | (data_81_V_empty_n == 1'b0) | (data_80_V_empty_n == 1'b0) | (data_79_V_empty_n == 1'b0) | (data_78_V_empty_n == 1'b0) | (data_77_V_empty_n == 1'b0) | (data_2_V_empty_n == 1'b0) | (data_76_V_empty_n == 1'b0) | (data_75_V_empty_n == 1'b0) | (data_74_V_empty_n == 1'b0) | (data_73_V_empty_n == 1'b0) | (data_72_V_empty_n == 1'b0) | (data_71_V_empty_n == 1'b0) | (data_70_V_empty_n == 1'b0) | (data_69_V_empty_n == 1'b0) | (data_68_V_empty_n == 1'b0) | (data_67_V_empty_n == 1'b0) | (data_1_V_empty_n == 1'b0) | (data_66_V_empty_n == 1'b0) | (data_65_V_empty_n == 1'b0) | (data_64_V_empty_n == 1'b0) | (data_63_V_empty_n == 1'b0) | (data_62_V_empty_n == 1'b0) | (data_61_V_empty_n == 1'b0) | (data_60_V_empty_n == 1'b0) | (data_59_V_empty_n == 1'b0) | (data_58_V_empty_n == 1'b0) | (data_57_V_empty_n == 1'b0) | (data_0_V_empty_n == 1'b0) | (data_56_V_empty_n == 1'b0) | (data_55_V_empty_n == 1'b0) | (data_54_V_empty_n == 1'b0) | (data_53_V_empty_n == 1'b0) | (data_52_V_empty_n == 1'b0) | (data_51_V_empty_n == 1'b0) | (data_50_V_empty_n == 1'b0) | (data_49_V_empty_n == 1'b0) | (data_48_V_empty_n == 1'b0) | (data_47_V_empty_n == 1'b0) | (data_46_V_empty_n == 1'b0) | (data_45_V_empty_n == 1'b0) | (data_44_V_empty_n == 1'b0) | (data_43_V_empty_n == 1'b0) | (data_42_V_empty_n == 1'b0) | (data_41_V_empty_n == 1'b0) | (data_40_V_empty_n == 1'b0) | (data_39_V_empty_n == 1'b0) | (data_38_V_empty_n == 1'b0) | (data_37_V_empty_n == 1'b0) | (data_36_V_empty_n == 1'b0) | (data_35_V_empty_n == 1'b0) | (data_34_V_empty_n == 1'b0) | (data_33_V_empty_n == 1'b0) | (data_32_V_empty_n == 1'b0) | (data_31_V_empty_n == 1'b0) | (data_30_V_empty_n == 1'b0) | (data_29_V_empty_n == 1'b0) | (data_28_V_empty_n == 1'b0) | (data_27_V_empty_n == 1'b0) | (data_26_V_empty_n == 1'b0) | (data_25_V_empty_n == 1'b0) | (data_24_V_empty_n == 1'b0) | (data_23_V_empty_n == 1'b0) | (data_22_V_empty_n == 1'b0) | (data_21_V_empty_n == 1'b0) | (data_20_V_empty_n == 1'b0) | (data_19_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s'.
Command         create_rtl_model done; 2.67 sec.
INFO: [HLS 200-111]  Elapsed time: 5.61 seconds; current allocated memory: 1.517 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Command         gen_rtl done; 0.32 sec.
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
Command         gen_rtl done; 0.15 sec.
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_csynth.rpt 
Command         syn_report done; 0.52 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_csynth.xml 
Command         syn_report done; 0.25 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.rpt 
Command         syn_report done; 1.87 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.adb 
Command         db_write done; 1.77 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pointwise_conv_1d_cl.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111]  Elapsed time: 5.97 seconds; current allocated memory: 1.561 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_1d_cl.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/pointwise_conv_1d_cl_0_0_0_0_0_0 -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl pointwise_conv_1d_cl.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/pointwise_conv_1d_cl_0_0_0_0_0_0 
Execute         gen_rtl pointwise_conv_1d_cl.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/pointwise_conv_1d_cl_0_0_0_0_0_0 
Execute         syn_report -csynth -model pointwise_conv_1d_cl.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/pointwise_conv_1d_cl_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 1.31 sec.
Execute         syn_report -rtlxml -model pointwise_conv_1d_cl.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/pointwise_conv_1d_cl_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.65 sec.
Execute         syn_report -verbosereport -model pointwise_conv_1d_cl.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 6.93 sec.
Execute         db_write -model pointwise_conv_1d_cl.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.adb 
Command         db_write done; 7.65 sec.
Execute         gen_tb_info pointwise_conv_1d_cl.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 17.69 seconds; current allocated memory: 1.639 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.adb 
Command         db_write done; 1.69 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_16s_24_1_1': 199 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9s_15ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_15_1_1': 200 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s'.
Command         create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.662 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_csynth.rpt 
Command         syn_report done; 0.38 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.verbose.rpt 
Command         syn_report done; 2.14 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.adb 
Command         db_write done; 3.31 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 6.45 seconds; current allocated memory: 1.690 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.adb 
Command         db_write done; 1.83 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_16s_24_1_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9s_15ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_15_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1.696 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.adb 
Command         db_write done; 2.29 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 1.703 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.adb 
Command         db_write done; 1.85 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w11_V' to 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w1bkb' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_9s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_15ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_83_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 1.704 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s 
Execute         gen_rtl dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.verbose.rpt 
Execute         db_write -model dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.adb 
Command         db_write done; 1.88 sec.
Execute         gen_tb_info dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1.706 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s 
Execute         gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.verbose.rpt 
Execute         db_write -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.adb 
Command         db_write done; 1.85 sec.
Execute         gen_tb_info sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1d_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_U0' to 'start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 7.73 sec.
INFO: [HLS 200-111]  Elapsed time: 9.67 seconds; current allocated memory: 1.731 GB.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/myproject -synmodules myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 2.04 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 1.03 sec.
Execute         syn_report -csynth -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 1.03 sec.
Execute         syn_report -rtlxml -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 1.02 sec.
Execute         syn_report -verbosereport -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 6.12 sec.
Execute         db_write -model myproject -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 3.71 sec.
Execute         gen_tb_info myproject -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 5.42 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: myproject.entry3 myproject.entry996 Block__proc {im2col_1d_cl<ap_fixed<16, 8, 5, 3, 0>, config2>} dense_resource<ap_fixed,ap_fixed,config2_mult> conv_1d_resource_cl<ap_fixed,ap_fixed,config2> conv_1d_cl<ap_fixed,ap_fixed<16,8,5,3,0>,config2> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config7> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config9> relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_resource<ap_fixed,ap_fixed<16,8,5,3,0>,config11> sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO-FLOW: Handling components in module [myproject_entry3] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [myproject_entry996] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.compgen.tcl 
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_config2_mult_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_9s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_9s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_8ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_10ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_10s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_10s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_7ns_23_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_9ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_9ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_6ns_22_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_6s_22_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_6s_22_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_11ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_11ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_8s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_8s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_7s_23_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_7s_23_1_1
INFO-FLOW: Found component myproject_mul_mul_16s_12ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_12ns_24_1_1
INFO-FLOW: Handling components in module [conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_1_1_1.
INFO-FLOW: Append model myproject_mux_2568_1_1_1
INFO-FLOW: Found component myproject_mux_2568_16_1_1.
INFO-FLOW: Append model myproject_mux_2568_16_1_1
INFO-FLOW: Handling components in module [conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pointwise_conv_1d_cl_0_0_0_0_0_0] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_83_15_1_1.
INFO-FLOW: Append model myproject_mux_83_15_1_1
INFO-FLOW: Found component myproject_mul_mul_15ns_16s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_15ns_16s_24_1_1
INFO-FLOW: Found component myproject_mul_mul_9s_15ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_9s_15ns_24_1_1
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_w7_V.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_w7_V
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_15ns_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_16s_15ns_24_1_1
INFO-FLOW: Found component myproject_mul_mul_15ns_9s_24_1_1.
INFO-FLOW: Append model myproject_mul_mul_15ns_9s_24_1_1
INFO-FLOW: Found component dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w1bkb.
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w1bkb
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1.
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w2080_d2_A.
INFO-FLOW: Append model fifo_w2080_d2_A
INFO-FLOW: Found component fifo_w2080_d2_A.
INFO-FLOW: Append model fifo_w2080_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w15_d2_A.
INFO-FLOW: Append model fifo_w15_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_entry996_U0.
INFO-FLOW: Append model start_for_myproject_entry996_U0
INFO-FLOW: Found component start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud.
INFO-FLOW: Append model start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud
INFO-FLOW: Found component start_for_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_U0
INFO-FLOW: Append model myproject_entry3
INFO-FLOW: Append model myproject_entry996
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_config2_mult_s
INFO-FLOW: Append model conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s
INFO-FLOW: Append model conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO-FLOW: Append model pointwise_conv_1d_cl_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_16s_9s_24_1_1 myproject_mul_mul_16s_8ns_24_1_1 myproject_mul_mul_16s_10ns_24_1_1 myproject_mul_mul_16s_10s_24_1_1 myproject_mul_mul_16s_7ns_23_1_1 myproject_mul_mul_16s_9ns_24_1_1 myproject_mul_mul_16s_6ns_22_1_1 myproject_mul_mul_16s_11s_24_1_1 myproject_mul_mul_16s_6s_22_1_1 myproject_mul_mul_16s_11ns_24_1_1 myproject_mul_mul_16s_8s_24_1_1 myproject_mul_mul_16s_12s_24_1_1 myproject_mul_mul_16s_7s_23_1_1 myproject_mul_mul_16s_12ns_24_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_1_1_1 myproject_mux_2568_16_1_1 myproject_mux_83_15_1_1 myproject_mul_mul_15ns_16s_24_1_1 myproject_mul_mul_9s_15ns_24_1_1 dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_w7_V dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V myproject_mul_mul_16s_15ns_24_1_1 myproject_mul_mul_15ns_9s_24_1_1 dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w1bkb sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1 fifo_w2080_d2_A fifo_w2080_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w15_d2_A fifo_w16_d2_A start_for_myproject_entry996_U0 start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud start_for_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_U0 myproject_entry3 myproject_entry996 Block_proc im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s dense_resource_ap_fixed_ap_fixed_config2_mult_s conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s pointwise_conv_1d_cl_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_16s_9s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_10s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_9ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_11ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model myproject_mul_mul_16s_12ns_24_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_1_1_1
INFO-FLOW: To file: write model myproject_mux_2568_16_1_1
INFO-FLOW: To file: write model myproject_mux_83_15_1_1
INFO-FLOW: To file: write model myproject_mul_mul_15ns_16s_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_9s_15ns_24_1_1
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_w7_V
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V
INFO-FLOW: To file: write model myproject_mul_mul_16s_15ns_24_1_1
INFO-FLOW: To file: write model myproject_mul_mul_15ns_9s_24_1_1
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w1bkb
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1
INFO-FLOW: To file: write model fifo_w2080_d2_A
INFO-FLOW: To file: write model fifo_w2080_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w15_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_entry996_U0
INFO-FLOW: To file: write model start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud
INFO-FLOW: To file: write model start_for_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_U0
INFO-FLOW: To file: write model myproject_entry3
INFO-FLOW: To file: write model myproject_entry996
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_config2_mult_s
INFO-FLOW: To file: write model conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s
INFO-FLOW: To file: write model conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO-FLOW: To file: write model pointwise_conv_1d_cl_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Command         ap_source done; 0.81 sec.
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s_w7_V_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s_w1bkb_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv1d_input_V_c1_U(fifo_w2080_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv1d_input_V_c_U(fifo_w2080_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_36_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_37_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_38_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_39_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_40_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_41_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_42_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_43_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_44_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_45_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_46_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_47_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_48_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_49_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_50_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_51_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_52_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_53_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_54_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_55_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_58_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_59_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_60_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_61_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_62_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_63_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_64_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_65_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_66_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_67_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_68_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_69_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_70_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_71_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_72_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_73_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_74_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_75_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_76_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_77_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_78_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_79_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_80_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_81_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_82_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_83_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_84_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_85_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_86_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_87_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_88_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_89_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_90_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_91_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_92_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_93_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_94_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_95_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_96_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_97_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_98_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_99_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_100_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_101_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_102_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_103_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_104_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_105_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_106_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_107_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_108_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_109_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_110_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_111_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_112_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_113_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_114_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_115_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_116_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_117_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_118_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_119_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_120_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_121_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_122_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_123_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_124_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_125_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_126_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_127_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_128_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_129_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_130_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_131_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_132_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_133_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_134_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_135_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_136_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_137_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_138_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_139_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_140_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_141_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_142_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_143_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_144_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_145_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_146_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_147_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_148_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_149_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_150_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_151_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_152_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_153_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_154_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_155_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_156_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_157_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_158_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_159_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_160_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_161_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_162_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_163_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_164_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_165_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_166_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_167_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_168_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_169_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_170_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_171_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_172_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_173_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_174_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_175_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_176_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_177_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_178_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_179_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_180_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_181_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_182_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_183_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_184_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_185_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_186_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_187_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_188_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_189_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_190_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_191_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_192_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_193_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_194_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_195_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_196_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_197_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_198_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_199_V_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_0_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_1_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_2_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_3_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_4_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_5_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_6_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_7_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_8_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_9_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_10_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_11_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_12_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_13_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_14_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_15_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_16_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_17_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_18_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_19_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_20_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_21_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_22_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_23_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_24_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_25_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_26_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_27_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_28_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_29_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_30_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_31_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_32_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_33_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_34_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_35_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_36_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_37_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_38_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_39_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_40_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_41_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_42_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_43_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_44_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_45_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_46_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_47_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_48_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_49_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_50_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_51_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_52_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_53_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_54_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_55_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_56_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_57_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_58_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_59_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_60_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_61_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_62_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_63_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_64_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_65_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_66_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_67_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_68_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_69_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_70_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_71_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_72_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_73_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_74_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_75_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_76_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_77_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_78_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_79_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_80_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_81_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_82_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_83_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_84_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_85_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_86_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_87_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_88_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_89_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_90_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_91_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_92_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_93_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_94_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_95_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_96_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_97_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_98_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_99_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_100_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_101_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_102_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_103_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_104_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_105_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_106_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_107_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_108_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_109_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_110_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_111_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_112_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_113_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_114_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_115_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_116_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_117_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_118_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_119_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_120_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_121_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_122_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_123_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_124_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_125_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_126_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_127_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_128_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_129_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_130_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_131_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_132_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_133_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_134_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_135_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_136_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_137_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_138_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_139_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_140_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_141_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_142_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_143_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_144_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_145_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_146_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_147_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_148_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_149_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_150_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_151_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_152_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_153_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_154_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_155_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_156_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_157_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_158_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_159_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_160_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_161_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_162_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_163_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_164_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_165_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_166_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_167_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_168_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_169_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_170_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_171_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_172_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_173_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_174_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_175_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_176_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_177_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_178_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_179_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_180_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_181_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_182_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_183_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_184_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_185_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_186_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_187_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_188_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_189_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_190_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_191_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_192_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_193_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_194_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_195_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_196_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_197_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_198_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_199_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_5_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_6_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_7_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_8_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_9_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_10_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_11_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_12_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_13_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_14_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_15_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_16_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_17_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_18_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_19_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_20_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_21_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_22_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_23_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_24_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_25_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_26_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_27_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_28_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_29_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_30_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_31_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_32_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_33_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_34_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_35_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_36_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_37_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_38_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_39_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_40_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_41_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_42_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_43_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_44_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_45_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_46_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_47_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_48_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_49_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_10_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_11_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_12_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_13_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_14_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_15_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_16_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_17_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_18_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_19_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_0_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_1_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_2_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_3_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_4_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_5_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_6_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_7_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_8_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_9_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_10_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_11_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_12_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_13_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_14_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_15_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_16_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_17_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_18_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_19_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_0_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_1_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_2_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_3_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_4_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_5_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_6_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_7_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_8_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_9_V_U(fifo_w15_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_entry996_U0_U(start_for_myproject_entry996_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud_U(start_for_conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2cud)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_U0_U(start_for_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_U0)' using Shift Registers.
Command         ap_source done; 14.08 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=647 #gSsdmPorts=10
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry3.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_entry996.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/im2col_1d_cl_ap_fixed_16_8_5_3_0_config2_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_config2_mult_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_resource_cl_ap_fixed_ap_fixed_config2_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_ap_fixed_16_8_5_3_0_config2_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config11_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.tbgen.tcl 
Execute         source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:14 ; elapsed = 00:07:15 . Memory (MB): peak = 2797.316 ; gain = 2008.777 ; free physical = 45910 ; free virtual = 81837
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 263.84 sec.
Command     csynth_design done; 433.83 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.85 sec.
