// Seed: 567480109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = id_2;
  always @(posedge 1) id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3
    , id_6,
    input tri1 id_4
);
  wire id_7;
  assign id_6 = id_4;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8, id_7
  );
  wor id_11 = 1;
endmodule
