
*** Running vivado
    with args -log wwm_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wwm_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wwm_top.tcl -notrace
Command: synth_design -top wwm_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wwm_top' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/display_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'wwm_sm' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_sm.v:17]
	Parameter I bound to: 4'b0001 
	Parameter P1SHOOT bound to: 4'b0010 
	Parameter ANIMATE bound to: 4'b0100 
	Parameter DONE bound to: 4'b1000 
	Parameter UNK bound to: 4'bxxxx 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_sm.v:50]
INFO: [Synth 8-6155] done synthesizing module 'wwm_sm' (2#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_sm.v:17]
INFO: [Synth 8-6157] synthesizing module 'vga_bitchange' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:24]
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter RED bound to: 12'b111100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter TOP bound to: 10'b0000110010 
	Parameter BTM bound to: 10'b0111011011 
	Parameter LFT bound to: 10'b0010100000 
	Parameter RGT bound to: 10'b1100000111 
	Parameter MDY bound to: 262 - type: integer 
	Parameter MDX bound to: 467 - type: integer 
	Parameter TITLEY bound to: 262 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:73]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:74]
INFO: [Synth 8-6157] synthesizing module 'W' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:1]
INFO: [Synth 8-6155] done synthesizing module 'W' (3#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:1]
INFO: [Synth 8-6157] synthesizing module 'O' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:40]
INFO: [Synth 8-6155] done synthesizing module 'O' (4#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:40]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:79]
INFO: [Synth 8-6155] done synthesizing module 'R' (5#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:79]
INFO: [Synth 8-6157] synthesizing module 'L' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:118]
INFO: [Synth 8-6155] done synthesizing module 'L' (6#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:118]
INFO: [Synth 8-6157] synthesizing module 'D' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:157]
INFO: [Synth 8-6155] done synthesizing module 'D' (7#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:157]
INFO: [Synth 8-6157] synthesizing module 'A' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:196]
INFO: [Synth 8-6155] done synthesizing module 'A' (8#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:196]
INFO: [Synth 8-6157] synthesizing module 'M' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:235]
INFO: [Synth 8-6155] done synthesizing module 'M' (9#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:235]
INFO: [Synth 8-6157] synthesizing module 'T' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:274]
INFO: [Synth 8-6155] done synthesizing module 'T' (10#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:274]
INFO: [Synth 8-6157] synthesizing module 'H' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:313]
INFO: [Synth 8-6155] done synthesizing module 'H' (11#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:313]
INFO: [Synth 8-6157] synthesizing module '_' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:352]
INFO: [Synth 8-6155] done synthesizing module '_' (12#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:352]
INFO: [Synth 8-6155] done synthesizing module 'vga_bitchange' (13#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:148]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:157]
INFO: [Synth 8-6155] done synthesizing module 'wwm_top' (14#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1018.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/nexys4.xdc]
Finished Parsing XDC File [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wwm_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wwm_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1071.254 ; gain = 0.000

*** Running vivado
    with args -log wwm_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wwm_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wwm_top.tcl -notrace
Command: synth_design -top wwm_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wwm_top' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/display_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'wwm_sm' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_sm.v:17]
	Parameter I bound to: 4'b0001 
	Parameter P1SHOOT bound to: 4'b0010 
	Parameter ANIMATE bound to: 4'b0100 
	Parameter DONE bound to: 4'b1000 
	Parameter UNK bound to: 4'bxxxx 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_sm.v:50]
INFO: [Synth 8-6155] done synthesizing module 'wwm_sm' (2#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_sm.v:17]
INFO: [Synth 8-6157] synthesizing module 'vga_bitchange' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:24]
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter RED bound to: 12'b111100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter TOP bound to: 10'b0000110010 
	Parameter BTM bound to: 10'b0111011011 
	Parameter LFT bound to: 10'b0010100000 
	Parameter RGT bound to: 10'b1100000111 
	Parameter MDY bound to: 262 - type: integer 
	Parameter MDX bound to: 467 - type: integer 
	Parameter TITLEY bound to: 262 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:73]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:74]
INFO: [Synth 8-6157] synthesizing module 'W' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:1]
INFO: [Synth 8-6155] done synthesizing module 'W' (3#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:1]
INFO: [Synth 8-6157] synthesizing module 'O' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:40]
INFO: [Synth 8-6155] done synthesizing module 'O' (4#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:40]
INFO: [Synth 8-6157] synthesizing module 'R' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:79]
INFO: [Synth 8-6155] done synthesizing module 'R' (5#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:79]
INFO: [Synth 8-6157] synthesizing module 'L' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:118]
INFO: [Synth 8-6155] done synthesizing module 'L' (6#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:118]
INFO: [Synth 8-6157] synthesizing module 'D' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:157]
INFO: [Synth 8-6155] done synthesizing module 'D' (7#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:157]
INFO: [Synth 8-6157] synthesizing module 'A' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:196]
INFO: [Synth 8-6155] done synthesizing module 'A' (8#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:196]
INFO: [Synth 8-6157] synthesizing module 'M' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:235]
INFO: [Synth 8-6155] done synthesizing module 'M' (9#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:235]
INFO: [Synth 8-6157] synthesizing module 'T' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:274]
INFO: [Synth 8-6155] done synthesizing module 'T' (10#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:274]
INFO: [Synth 8-6157] synthesizing module 'H' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:313]
INFO: [Synth 8-6155] done synthesizing module 'H' (11#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:313]
INFO: [Synth 8-6157] synthesizing module '_' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:352]
INFO: [Synth 8-6155] done synthesizing module '_' (12#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/bitmaps.v:352]
INFO: [Synth 8-6155] done synthesizing module 'vga_bitchange' (13#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/vga_bitchange.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:148]
INFO: [Synth 8-226] default block is never used [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:157]
INFO: [Synth 8-6155] done synthesizing module 'wwm_top' (14#1) [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.242 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1017.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/nexys4.xdc]
Finished Parsing XDC File [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wwm_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wwm_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1071.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.797 ; gain = 54.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.797 ; gain = 54.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.797 ; gain = 54.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wwm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                       I |                             0001 |                             0001
                 P1SHOOT |                             0010 |                             0010
                 ANIMATE |                             0100 |                             0100
                    DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'wwm_sm'
WARNING: [Synth 8-327] inferring latch for variable 'SSD_reg' [C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/wwm_top.v:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1071.797 ; gain = 54.555
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'vb/W1' (W) to 'vb/W2'
INFO: [Synth 8-223] decloning instance 'vb/R1' (R) to 'vb/R2'
INFO: [Synth 8-223] decloning instance 'vb/A1' (A) to 'vb/A2'
INFO: [Synth 8-223] decloning instance 'vb/_' (_) to 'vb/__'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   50 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 9     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	              50x50  Multipliers := 1     
+---Muxes : 
	  31 Input   30 Bit        Muxes := 7     
	   8 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP projectileCenterY2, operation Mode is: A2*B2.
DSP Report: register t_air_reg is absorbed into DSP projectileCenterY2.
DSP Report: register t_air_reg is absorbed into DSP projectileCenterY2.
DSP Report: operator projectileCenterY2 is absorbed into DSP projectileCenterY2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1071.797 ; gain = 54.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|W             | p_0_out    | 32x12         | LUT            | 
|O             | p_0_out    | 32x10         | LUT            | 
|A             | p_0_out    | 32x12         | LUT            | 
|vga_bitchange | p_0_out    | 32x10         | LUT            | 
|vga_bitchange | p_0_out    | 32x12         | LUT            | 
|vga_bitchange | p_0_out    | 32x12         | LUT            | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_bitchange | A2*B2       | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1087.637 ; gain = 70.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1148.691 ; gain = 131.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    52|
|3     |DSP48E1 |     1|
|4     |LUT1    |    10|
|5     |LUT2    |    42|
|6     |LUT3    |    30|
|7     |LUT4    |    77|
|8     |LUT5    |   101|
|9     |LUT6    |   203|
|10    |MUXF7   |     9|
|11    |MUXF8   |     2|
|12    |FDCE    |    23|
|13    |FDPE    |     1|
|14    |FDRE    |   131|
|15    |IBUF    |    12|
|16    |OBUF    |    38|
|17    |OBUFT   |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1149.734 ; gain = 132.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 1149.734 ; gain = 77.938
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1149.734 ; gain = 132.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1161.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:39 . Memory (MB): peak = 1161.602 ; gain = 144.359
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/OneDrive/Desktop/Academic/EE 354/Labs/Final Project/ee354_final_project/src_final/synth_1/wwm_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wwm_top_utilization_synth.rpt -pb wwm_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 17:15:31 2021...
