Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Ethan/Desktop/test_code/P5/test_mips_isim_beh.exe -prj C:/Users/Ethan/Desktop/test_code/P5/test_mips_beh.prj work.test_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/pipeline_register.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/pc.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/npc.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/mux_3.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/mux.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/im.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/hazard.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/gpr.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/ext.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/dm.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/controller.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/cmp_beq.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/alu.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/mips.v" into library work
Analyzing Verilog file "C:/Users/Ethan/Desktop/test_code/P5/test_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 79: Port alusrc is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 198: Port memwrite is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 286: Port regdst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 350: Port regdst is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 270: Size mismatch in connection of port <pipe_in>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 271: Size mismatch in connection of port <pipe_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 334: Size mismatch in connection of port <pipe_in>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 335: Size mismatch in connection of port <pipe_out>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Ethan/Desktop/test_code/P5/pathway.v" Line 393: Size mismatch in connection of port <forward_MtoD_jal>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module pc
Compiling module im
Compiling module mux_2
Compiling module pipeline_register
Compiling module controller
Compiling module npc
Compiling module ext
Compiling module grf
Compiling module mux_3
Compiling module cmp_beq
Compiling module alu
Compiling module dm
Compiling module hazard
Compiling module pathway
Compiling module mips
Compiling module test_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_mips_isim_beh.exe.sim\libPortability.dll".
Compiled 17 Verilog Units
Built simulation executable C:/Users/Ethan/Desktop/test_code/P5/test_mips_isim_beh.exe
Fuse Memory Usage: 30152 KB
Fuse CPU Usage: 484 ms
