Microsemi Corporation - Microsemi Libero Software Release v12.2 (Version 12.700.0.19)

Date      :  Wed Sep 11 14:32:54 2019
Project   :  /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project
Component :  DDR3_0_DDRPHY_BLK
Family    :  PolarFire


HDL source files for all Synthesis and Simulation tools:
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/APB_IF.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/APB_IOG_CTRL_SM.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/CoreDDR_TIP_INT.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/DELAY_CTRL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/DLL_MON.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/FIFO_BLK.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/IOG_IF.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/LANE_ALIGNMENT.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/LANE_CTRL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/LEVELLING.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/PHY_SIG_MOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/RDLVL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/RDLVL_SMS.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/RDLVL_TRAIN.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/TIP_CTRL_BLK.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/TRN_CLK.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/TRN_COMPLETE.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/VREF_TR.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/WRLVL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/WRLVL_BOT.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ddr4_vref.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ddr_init_iterator.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/dq_align_dqs_optimization.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/flag_generator.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/gate_training.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ram_simple_dp.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/register_bank.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/trn_bclksclk.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/trn_cmdaddr.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/trn_dqsw.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/write_callibrator.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/DDR3_0_DDRPHY_BLK.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_A_11_0/DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_A_12/DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_A_13/DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_A_14/DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_A_15/DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_BA/DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_BCLK_TRAINING/DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_CAS_N/DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_CKE/DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_CS_N/DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_ODT/DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_RAS_N/DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_REF_CLK_TRAINING/DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_RESET_N/DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/IOD_WE_N/DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_CTRL/DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DM/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQ/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQS/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_CTRL/DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DM/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQ/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQS/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/work/DDR3_0_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/CoreDDR_TIP_SYN.v

Stimulus files for all Simulation tools:
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/CoreDDR_TIP_SIM.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/OE_GLUE_LOGIC.v
    /home/APPS_Regression/Designs_Standard/TU0775_Miv/Libero_Project/component/Actel/DirectCore/COREDDR_TIP/2.0.100/rtl/vlog/core/ddr_no_training.v

