// Seed: 584457693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  input wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_32[-1 : 1 'b0];
endmodule
module module_1 #(
    parameter id_4 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout reg id_5;
  output wire _id_4;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15,
      id_2,
      id_16,
      id_2,
      id_2,
      id_15,
      id_6,
      id_17,
      id_2,
      id_16,
      id_16,
      id_19,
      id_11,
      id_16,
      id_2,
      id_18,
      id_2,
      id_3,
      id_9,
      id_8,
      id_1,
      id_13,
      id_12,
      id_15,
      id_16,
      id_13,
      id_2,
      id_15,
      id_13
  );
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : 1] id_20;
  logic id_21;
  ;
  always @(posedge -1'h0) begin : LABEL_0
    $clog2(31);
    ;
    id_5 <= 1;
  end
  logic [id_4 : -1] id_22;
  assign id_14[-1'd0] = id_18;
endmodule
