# SW7203 Register List

# 1. History

V1.0: initial version for IC version 1

# 2. Register

Note: reserved bits should not be modified

# 2.1. REG 0x01: Version info

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-3</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>2-0</td><td rowspan=1 colspan=1>IC Version                                               </td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x1</td></tr></table>

# 2.2. REG 0x02: IRQ EN 1

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>vsys_ovp_irq_dis0: enable vsys ovp irq1: disable vsys ovp irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>charger_overtime_irq_dis0: enable charger overtime irq1: disable charger overtime irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>charger_full_irq_dis0: enable charger full irq1: disable charger full irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>indtb_plug_in_irq_dis0: enable indtb plug in irq1: disable indtb plug in irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>indtb_plug_out_irq_dis0: enable indtb plug out irq1: disable indtb plug out irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>indta2_plug_in_irq_dis0: enable indta2 plug in irq1: disable indta2 plug in irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>indtal_plug_in_irq_dis0: enable indtal plug in irq1: disable indtal plug in irq</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.3. REG 0x03: IRQ EN 2

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>Thermal_shutdown_irq_dis0: enable Thermal shutdown irq1: disable Thermal shutdown irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>ntc_otp_irq_dis0: enable ntc otp irq1: disable ntc otp irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>vbus_ovp_irq_dis0: enable vbus ovp irq1: disable vbus ovp irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>vbat_ovp_irq_dis0: enable vbat ovp irq1: disable vbat ovp irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>vbat_uvlo_irq_dis0: enable vbat uvlo irq1: disable vbat uvlo irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>vbus_scp_irq_dis0: enable vbus scp irq1: disable vbus scp irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>vbus_olp_irq_dis0: enable vbus olp irq1: disable vbus olp irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>vsys_uvp_irq_dis0: enable vsys_uvp irq1: disable vsys_uvp irq</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.4. REG 0x04: IRQ Trigger Event 1

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">/</td><td colspan="1" rowspan="1">I</td><td colspan="1" rowspan="1">/</td></tr><tr><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">vsys_ovp_pending_bitCharger can restart if write 1 to clear this bit from host when adapterin.0: nothing1: vsys ovp</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">charger_overtime_pending_bitWrite 1 to clear this bit from host.0: nothing</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">1: charger overtime</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">charger_full_pending_bitWrite 1 to clear this bit from host.0: nothing1: charger full</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">3</td><td colspan="1" rowspan="1">indtb_plug_in_pending_bitWrite 1 to clear this bit from host.0: nothing1: indtb plug in</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">indtb_plug_out_pending_bitWrite 1 to clear this bit from host.0: nothing1: indtb plug out</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">indta2_plug_in_pending_bitWrite 1 to clear this bit from host.0: nothing1: indta2 plug in</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">indtal_plug_in_pending_bitWrite 1 to clear this bit from host.0: nothing1: indtal plug in</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr></table>

# 2.5. REG 0x05: IRQ Trigger Event 2

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">Thermal_shutdown_pending_bitWrite 1 toclear this bit from host.0: nothing1: Thermal shutdown</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">ntc_otp_pending_bitWrite 1 to clear this bit from host.0: nothing1: Ntc otp</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">vbus_ovp_pending_bitWrite 1 to clear this bit from host.0: nothing1: vbus ovp</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">vbat_ovp_pending_bitWrite 1 to clear this bit from host.0: nothing1: vbat ovp</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">3</td><td colspan="1" rowspan="1">vbat_uvlo_pending_bit</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">Write 1 to clear this bit from host.0: nothing1: uvlo</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">vbus_scp_pending_bitWrite 1 to clear this bit from host.0: nothing1: vbus scp</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">vbus_olp_pending_bitWrite 1 to clear this bit from host.0: nothing1: vbus olp</td><td colspan="1" rowspan="1">R/W0</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">vsys_uvp_pending_bitWrite 1 to clear this bit from host.0: nothing1: vsys_uvp</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr></table>

# 2.6. REG 0x06: System Status

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>charger_on0: charger off1: charger on-line</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>discharge_on0: discharge off1: discharge on-line</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5-3</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>20</td><td rowspan=1 colspan=1>62368 limit_startupThe function of 62368 reduce current and voltage is active.0: nothing1:reduce charge current and charge voltage according to 62368settings</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>chg_mode_ibat_dischgBattery discharge to VSYS in charger mode.0: bat discharge in charger mode1: bat charger in charger mode</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>vbusb_existing0: adapter disconnect1: adapter on-line</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.7. REG 0x0C: Fast discharge Control

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-4</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>vbus fast dischg_enVbus discharge for 500mS. It will close discharge automaticallyafter 500mS .write 0 to close Vbus discharge earlier from hosteven discharge within 500mS.0: disable vbus fast discharge1: enable vbus fast discharge</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>indtb_fast_dischg_enIndtb discharge for 500mS. It will close discharge automaticallyafter 500mS .write 0 to close Indtb discharge earlier from hosteven discharge within 500mS.0: disable indtb fast discharge1: enable indtb fast discharge</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>indtal_fast_dischg_enIndta1 discharge for 500mS. It will close discharge automaticallyafter 500mS .write 0 to close Indta1 discharge earlier from hosteven discharge within 500mS.0: disable indtal fast discharge1: enable indtal fast discharge</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>indta2 fast_dischg_enIndta2 discharge for 500mS. It will close discharge automaticallyafter 500mS .write 0 to close Indta2 discharge earlier from hosteven dischargewithin 500mS.0: disable indta2 fast discharge1: enable indta2 fast discharge</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.8. REG 0x0D: Work Mode Control

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-5</td><td></td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>chg_enBefore opening the charging, Indtb need to link to Vbus.0: disable charger1: enable charger</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3-1</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>dischg_en0: disable discharge1: enable discharge</td><td rowspan=1 colspan=1>W/R</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.9. REG 0x0F: IC Reset Check

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-1</td><td rowspan=1 colspan=1>I</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>IC_reset_checkThis bit register can assist the MCU to determine whether resetoccurs; after the chip is powered up, the bit is set to 1, and theMCU will query the bit regularly. If the bit is 0, the reset occurs onthe chip.</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.10. REG 0x10: ADC Data Type

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-6</td><td rowspan=1 colspan=1>adc filter_time0: 10mS1:20mS2: 40mS3: 80mS</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5-4</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>|</td></tr><tr><td rowspan=1 colspan=1>3-00</td><td rowspan=1 colspan=1>adc_data_typeADC data type selection0: Vbat voltage ( Vbat = Adc_data[11:0]*7.5mV )1: Vbus voltage ( Vbus = Adc_data[11:0]*7.5mV )2~3: Reserved4: Vbat charger current (Ibat_CHG= Adc_data[11:0]*5mA)5: Vbus charger current (Ibus_CHG= Adc_data[11:0]*5mA)6: Vbat discharge current(Ibat_DISCHG= Adc_data[11:0]*5mA)7:Vbus discharge curr(Ibus_DISCHG=Adc_data[11:0]*5mA)8:Tdie ( TDIE=( Adc_data[11:0]-1839)/6.82C )9:Rntc=N*1.1 /40 KÎ©10:Vsys voltage (VSYS= Adc_data[11:0]*7.5mV )11-15: Reserved</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.11. REG 0x11: ADC Data High 8Bit

<table><tr><td>Bit</td><td>Description</td><td>R/W</td><td>Default</td></tr><tr><td>7-0</td><td>adc_data[11:4]</td><td>R</td><td>0x0</td></tr><tr><td></td><td>ADC Data High 8Bit</td><td></td><td></td></tr></table>

# 2.12. REG 0x12: ADC Data Low 4Bit

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-4</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>3-0</td><td rowspan=1 colspan=1>adc_data[3:0]ADC Data Low 4Bit</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.13. REG 0x18: Indt Control/Standby

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-5</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>standby_disShutdown in low-power mode enable0: enable standby mode1: disable standby mode</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3-2</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>indtal_enIndtal plug in detection enable0: disable1: enable</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>indta2_enIndta2 plug in detection enable0: disable1: enable</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.14. REG 0x19: Powerpath Control

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-3</td><td></td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>gateb_enNMOS drive gateb enable0:disable1: enable</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>gatealenNMOS drive gateal enable0: disable1: enable</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>gatea2_enNMOS drive gatea2 enable0: disable1: enable</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.15. REG 0x1A: I2C Address

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-2</td><td rowspan=1 colspan=1>I</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>1-0</td><td rowspan=1 colspan=1>i2c_addrI2c address choose,7bit0:0x3C(read 0x79, write 0x78)1:0x38(read 0x71,write 0x70)2:0x1C(read 0x39,write 0x38)3:0x18(read 0x31,write 0x30)</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.16. REG 0x20: Discharge Setting 1

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-6</td><td rowspan=1 colspan=1>pwm_freqSwitch frequency setting in charger mode and discharge mode.0: 300KHz1: 200KHz2: 400KHz3: 800KHz</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>force_pwm0: pfm mode in light load1: force pwm mode in light load</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>4-3</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>20</td><td rowspan=1 colspan=1>ntc_disNtc over temp protection enable.0: enable ntc over temp protection1: disable ntc over temp protection</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>mintonSet minton for power mos.0:Low side mos minimal passthrough time is 112nS, high sidemos minimal passthrough time is 133nS.1: Low side mos minimal passthrough time is 58nS, high sidemos minimal passthrough time is 81nS.</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>fb_ext_setVbus output voltage mode selection0: I2c set1: Fb set</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

2.17. REG 0x21: Discharge Setting 2   

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-6</td><td rowspan=1 colspan=1>deadtime_HS10:60nS1:20nS2:40nS3:80nS</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x2</td></tr><tr><td rowspan=1 colspan=1>5-4</td><td rowspan=1 colspan=1>deadtime_LS10:60nS1:20nS2:40nS3:60nS</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x2</td></tr><tr><td rowspan=1 colspan=1>3-2</td><td rowspan=1 colspan=1>deadtimeHS2                          wa0:60nS1:20nS2:40nS3:80nS</td><td rowspan=1 colspan=1>R/Wwa</td><td rowspan=1 colspan=1>0x2</td></tr><tr><td rowspan=1 colspan=1>1-0</td><td rowspan=1 colspan=1>deadtimeLS20:60nS1:20nS2:40nS3:60nS</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x2</td></tr></table>

# 2.18. REG 0x22: Discharge Setting 3

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-60</td><td rowspan=1 colspan=1>M2_rdson_set2.5mR1: 5mR2:7.5mR3: 10mR</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x3</td></tr><tr><td rowspan=1 colspan=1>5-4</td><td rowspan=1 colspan=1>LsetSet by LSET pin resistance for first power on.0: 1uH1:2.2uH2: 3.3uH3:4.7uH</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3-0</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr></table>

2.19. REG 0x23: Discharge Vbus Vol High 8 Bits   

<table><tr><td>Bit</td><td>Description</td><td>R/W</td><td>Default</td></tr><tr><td rowspan="3">7-0</td><td>dischg_vbus[10:3] To set the discharge output voltage limit, write to REG0x23() and</td><td>R/W</td><td rowspan="3">0x00</td></tr><tr><td>REG0x24() using the data with 10mV/step. There is fixed offset voltage 3V for all codes. The range is clamped in digital core at minimal 3V and maximum</td><td></td></tr><tr><td>22V during normal discharge operation. Any write above 22 V is ignored. Write dischg_vbus[10:3] first and write dischg_vbus[2:0] next.</td><td></td></tr></table>

# 2.20. REG 0x24: Discharge Vbus Vol Low 3 Bits

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-3</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>2-0</td><td rowspan=1 colspan=1>dischg_vbus[2:0]Reference for REG0x23.</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.21. REG 0x25: Discharge Ibus Limit

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>6-00</td><td rowspan=1 colspan=1>dischg_ibus_limit[6:0]To set the discharge output current limit, write to REG0x25() usingthe data with 50mA/step. There is fixed offset current 0.5A for allcodes.The range is clamped in digital core at minimal 0.5A andmaximum 6.85A during normal discharge operation.</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x60</td></tr></table>

# 2.22. REG 0x26: Discharge Ibat Limit

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>6-0</td><td rowspan=1 colspan=1>dischg_ibat_limit[6:0]To set the discharge input current limit, write to REG0x26() usingthe data with 100mA/step. There is fixed offset current 0.1A for allcodes.The range is clamped in digital core at minimal 0.1A andmaximum 12A during normal discharge operation. Any write</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x77</td></tr></table>

<table><tr><td>above 12A is ignored</td><td></td><td></td></tr><tr><td></td><td></td><td></td></tr></table>

# 2.23. REG 0x27: Bat Uvlo

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>6-0</td><td></td><td rowspan=1 colspan=1>R/WR</td><td rowspan=1 colspan=1>0x03</td></tr></table>

# 2.24. REG 0x28: Bat Uvlo Hys

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-5</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>4-0</td><td></td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x00</td></tr></table>

# 2.25. REG 0x30: Charger Setting 1

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description             </td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">vbus_uvlo_disable_chargerClear charger enable when adpter out.0:clean charger enable flag when Vbus uvlo1: nothing</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">charger_done_disStop charger enable when vbat reach charge voltage setting.0: enable charger done1: disable charger done</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">5-4</td><td colspan="1" rowspan="1">|</td><td colspan="1" rowspan="1">/</td><td colspan="1" rowspan="1">/</td></tr><tr><td colspan="1" rowspan="1">3-2</td><td colspan="1" rowspan="1">chg_end_curCharger current set when charger full.0: 100mA</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">1:200mA2: 300mA3: 400mA</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">1-0</td><td colspan="1" rowspan="1">cell_numbCell_numb is set by BSET pin resistance for first power on.0: 1 cell1: 2 cells2: 3 cells3: 4 cells</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr></table>

# 2.26. REG 0x31: Charger Setting 2

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-4</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>3-2</td><td rowspan=1 colspan=1>Thermal_shutdown_setting.0:1201:1302:1403:150</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x3</td></tr><tr><td rowspan=1 colspan=1>1-0</td><td rowspan=1 colspan=1>ocp_curTrigger RCS OCP or M2 OCP when inductor peak current clampto this value in charger mode or discharge mode.0:12A                1:14A2:16A3:18A</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x3</td></tr></table>

# 2.27. REG 0x32: Charger Setting 3

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">62368_disenable 62368 mode1:disable 62368 mode</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">62368_reduce_ibat_onlyReduce ibus enable when it is in 62368 status.0: reduce ibus and ibat1: reduce ibat only</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">/</td><td colspan="1" rowspan="1">/</td><td colspan="1" rowspan="1">|</td></tr><tr><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">chg_overtime_dis0: enable charger overtime1: disable charger overtime</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td colspan="1" rowspan="1">3-2</td><td colspan="1" rowspan="1">chg_trk_overtime_setTrickle charger overtime setting.0: 30min1: 1h2: 2h3: 4h</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x3</td></tr><tr><td colspan="1" rowspan="1">1-0</td><td colspan="1" rowspan="1">chg_cc_overtime_setConstant charger overtime setting0: 12h1:24h2:48h3:72h</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x3</td></tr></table>

# 2.28. REG 0x33: Charger Setting 4

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-6</td><td rowspan=1 colspan=1>62368_cold_chg_cur_reduce62368 reduce charger current when in cold.0: ibus and ibat reduce to 1/21: ibus and ibat reduce to 1/42: nothing3: no use</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5-4</td><td rowspan=1 colspan=1>62368_hot_chg_cur_reduce62368 reduce charger current when in hot.0: ibus and ibat reduce to 1/21: ibus and ibat reduce to 1/42: nothing3: no use</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>62368_cold_chg_vol_reduce62368 reduce chargevoltage when in cold.0: charger voltage reduce cell number * 0.1V1: nothing</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>62368_hot_chg_vol_reduce62368 reduce chargevoltage when in hot.0: charger voltage reduce cell number * 0.1V1: nothing</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>62368_cold_temp_hys0: 51: 10</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>62368_hot_temp_hys0: 51: 10</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

2.29. REG 0x34: Charger Vbat Vol High 8 Bits   

<table><tr><td>Bit 7-0</td><td>Description</td><td>R/W</td><td>Default</td></tr><tr><td></td><td>chg_vol[10:3] To set the output charge voltage, write a 11-bit ChargeVoltage register command (REG0x34() and REG0x35() using the data with 10mV/step. There is fixed offset voltage 3V for all codes. The charger provides charge voltage range from 3 V to 19.2 V, Any write above19.2 V is ignored. Upon POR, REG0x34() and REG0x35() is by default set as 4.2V for 1 cell, 8.4V for 2 cells, 12.6V for 3 cells or 16.8V for 4 cells. Write chg_vol [10:3] first and write chg_vol [2:0] next.</td><td>R/W</td><td>0x00</td></tr></table>

# 2.30. REG 0x35: Charger Vbat Vol Low 3 Bits

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-3</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>2-0</td><td rowspan=1 colspan=1>chg_vol[2:0]Reference for REG Ox34.</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x00</td></tr></table>

# 2.31. REG 0x36: Trickle Vol

<table><tr><td>Bit</td><td>Description</td><td>R/W</td><td>Default</td></tr><tr><td>7</td><td>/</td><td>/</td><td>/</td></tr><tr><td>6-0 0</td><td>trickle_vol_threshold[6:0] To set the trickle_vol threshold, write a 7-bit trickle_vol threshold register command (REG0x36() using the data with 100mV/step. There is fixed offset voltage 2.5V for all codes. The charger provides trickle_vol threshold range from 2.5 V to 13.2 V, Any write above 13.2 V is ignored. Upon POR, REG0x36() is by default set as 2.9V for 1 cell, 5.8V for 2 cells, 8.7V for 3 cells or 11.6V for 4 cells.</td><td>R/W</td><td>0x00</td></tr></table>

# 2.32. REG 0x37: Trickle Vol Hys/Trickle Cur

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">3-2</td><td colspan="1" rowspan="1">trickle_cur0: 100mA1: 200mA</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td></td><td>2: 300mA 3: 400mA</td><td></td><td></td></tr><tr><td>1-0</td><td>trickle_vol_hys Upon POR, REG0x37() is by default set as 0.1V for 1 cell, 0.2V for 2 cells, 0.3V for 3 cells or 0.4V for 4 cells. 0:0.1V 1:0.2V 2: 0.3V</td><td>R/W</td><td>0x0</td></tr></table>

# 2.33. REG 0x38: Charger Hold Vol

<table><tr><td>Bit</td><td>Description</td><td>R/W</td><td>Default</td></tr><tr><td>7-0</td><td>chg_hold threshold[7:0] To set the input voltage limit, write a 8-bit InputVoltage register command (REG0x38() using the data with 100mV/step. There is fixed offset voltage 4V for all codes. The charger provides input voltage range from 4 V to 20 V, Any write above 20V is ignored. If the input voltage drops more than the InputVoltage register allows, the device enters VINDPM and reduces the charge current.</td><td>R/W</td><td>0x04</td></tr></table>

# 2.34. REG 0x39: Charger Ibus Limit

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>6-00</td><td rowspan=1 colspan=1>chg_ibus_limit[6:0]To set the charge input current limit, write to REG0x39() using thedata with 50mA/step. There is fixed offset current 0.5A for allcodes.The range is clamped in digital core at minimal 0.5A andmaximum 6.85A during normal discharge operation.</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x40</td></tr></table>

# 2.35. REG 0x3A: Charger Ibat Limit

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">|</td><td colspan="1" rowspan="1">|</td><td colspan="1" rowspan="1">/</td></tr><tr><td colspan="1" rowspan="1">6-0</td><td colspan="1" rowspan="1">chg_ibat_limit[6:0]To set the charge output current limit, write to REG0x3A() usingthe data with 100mA/step. There is fixed offset current 0.1A for allcodes.</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x00</td></tr><tr><td></td><td>The range is clamped in digital core at minimal 0.1A and maximum 12A during normal charge operation. Any write above 12 A is ignored.</td><td></td><td></td></tr></table>

# 2.36. REG 0x40: Nvdc Setting 1

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>learn_enLearn mode allows the battery to discharge and converter to shutoff while the adapter is present . It calibrates the battery gas gaugeover a complete discharge/charge cycle.0: disable learn mode1: enable learn mode</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5-2</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>1-0</td><td rowspan=1 colspan=1>vsys_vthVsys over load threshold for battery cell num.0: 6V (2-4S) or3.1V (1S)1:5.75V (2-4S) or 2.85V (1S)2:6.25V2-4Sor 3.35V(1S)3:6.5V (2-4S) or 3.6V (1S)</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.37. REG 0x41: Nvdc Setting 2

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-1</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>4-00</td><td></td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.38. REG 0x42: Vsys Min Vol

<table><tr><td colspan="1" rowspan="1">Bit</td><td colspan="1" rowspan="1">Description</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">Default</td></tr><tr><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">|</td><td colspan="1" rowspan="1">/</td><td colspan="1" rowspan="1">/</td></tr><tr><td colspan="1" rowspan="1">6-0</td><td colspan="1" rowspan="1">vsys_min[6:0]To set the vsys_min voltage, write a 7-bit vsys_min voltageregister command (REG0x42() using the data with 200mV/step.</td><td colspan="1" rowspan="1">R/W</td><td colspan="1" rowspan="1">0x0</td></tr><tr><td></td><td>There is fixed offset voltage 3V for all codes. The charger provides vsys_min voltage range from 3 V to 16.6 V, Any write above 16.6 V is ignored. Upon POR, REG0x42() is by default set as 3.6V for 1 cell, 6.2V for 2 cells, 9.2V for 3 cells or 12.2V for 4 cells.</td><td></td><td></td></tr></table>

# 2.39. REG 0x43: Ntc Setting 1

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-6</td><td rowspan=1 colspan=1>dischg_ntc_hDischarge ntc hot threshold.0: 501: 552: 603: 65</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>5-4</td><td rowspan=1 colspan=1>dischg_ntc_1Discharge ntc cold threshold.0: -101: -52: 03: -20</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>3-2</td><td rowspan=1 colspan=1>chg_ntc_hCharger ntc hot threshold.0: 451:402:503: 55</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr><tr><td rowspan=1 colspan=1>1-00</td><td rowspan=1 colspan=1>chg_ntc_1Charger ntc cold threshold.0: 1:102:53: -5</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>0x0</td></tr></table>

# 2.40. REG 0x44: Ntc Setting 2

<table><tr><td rowspan=1 colspan=1>Bit</td><td rowspan=1 colspan=1>Description</td><td rowspan=1 colspan=1>R/W</td><td rowspan=1 colspan=1>Default</td></tr><tr><td rowspan=1 colspan=1>7-2</td><td rowspan=1 colspan=1>|</td><td rowspan=1 colspan=1>/</td><td rowspan=1 colspan=1>/</td></tr><tr><td rowspan=1 colspan=1>1-0</td><td rowspan=1 colspan=1>ntc_i_flagCurrent flow from ntc pin.0: 20uA</td><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>0x0</td></tr></table>

<table><tr><td>1: 40uA 2: 80uA 3: Reserved</td></tr><tr><td></td></tr><tr><td></td></tr></table>

# Disclaimer

Zhuhai iSmartWare Technology Co., Ltd. (hereinafter referred to as "iSmartWare") may modify or update the products, services and this document provided at any time without prior notice. Customers should obtain the latest relevant information before placing an order and confirm that such information is complete and up-to-date.

The information contained in this document is for your convenience only, and iSmartWare makes no representations or warranties, express or implied, written or oral, statutory or otherwise, for such information, including but not limited to the purpose, characteristics, conditions of use, merchantability of the product. etc. iSmartWare does not assume any responsibility for this information and the consequences caused by the unreasonable use of this information.

iSmartWare assumes no obligation for application assistance or customer product design. Customers are solely responsible for their products and applications using iSmartWare. Customers should provide sufficient design and operation security verification, and guarantee that when integrating iSmartWare products into any application, they will not infringe third-party intellectual property rights, and iSmartWare will not be responsible for any infringements.

When resale of iSmartWare products, if there are differences or false components compared with the product parameters and their statements, all express or implied authorizations of iSmartWare related products will be automatically lost, and this is unfair and fraudulent. For business behavior, iSmartWare reserves the right to protect its rights in all legal ways. iSmartWare assumes no responsibility or liability for any such misrepresentation.

This document is only allowed to be reproduced without any tampering with the content and with relevant authorizations, conditions, restrictions and statements, otherwise iSmartWare has the right to pursue its legal responsibility. iSmartWare assumes no responsibility or liability for such tampered documents. Reproduction of information involving third parties is subject to additional restrictions.