Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 29 20:11:59 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 189 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.156        0.000                      0                  464        0.047        0.000                      0                  464        3.000        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.156        0.000                      0                  464        0.211        0.000                      0                  464       19.363        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.172        0.000                      0                  464        0.211        0.000                      0                  464       19.363        0.000                       0                   191  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.156        0.000                      0                  464        0.047        0.000                      0                  464  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.156        0.000                      0                  464        0.047        0.000                      0                  464  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.156ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.058ns (17.132%)  route 5.117ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.761     5.199    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X7Y132         FDRE (Setup_fdre_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 33.156    

Slack (MET) :             33.297ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.058ns (17.530%)  route 4.978ns (82.470%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.621     5.059    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X7Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.297    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.182ns (18.940%)  route 5.059ns (81.060%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 f  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 f  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           1.059     4.753    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  Pong/datapath/rightPaddle[3]_i_2/O
                         net (fo=1, routed)           0.263     5.140    Pong/datapath/rightPaddle[3]_i_2_n_0
    SLICE_X5Y133         LUT3 (Prop_lut3_I0_O)        0.124     5.264 r  Pong/datapath/rightPaddle[3]_i_1/O
                         net (fo=1, routed)           0.000     5.264    Pong/datapath/rightPaddle[3]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDSE (Setup_fdse_C_D)        0.031    38.594    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.391ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.058ns (17.846%)  route 4.871ns (82.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.514     4.952    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.554    38.711    
                         clock uncertainty           -0.164    38.548    
    SLICE_X3Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.343    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.449ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.058ns (17.986%)  route 4.824ns (82.014%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.468     4.906    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X5Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 33.449    

Slack (MET) :             33.452ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.736ns (28.844%)  route 4.283ns (71.156%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=20, routed)          1.656     1.136    Pong/datapath/rightPaddle_reg_n_0_[4]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.439     1.699    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I1_O)        0.124     1.823 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.544     2.367    Pong/datapath/ballFunction_n_104
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.917 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.034 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.034    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.151 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.174     4.325    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y130        LUT6 (Prop_lut6_I1_O)        0.124     4.449 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.918    Pong/datapath/ballFunction_n_143
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.124     5.042 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.042    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.628    
                         clock uncertainty           -0.164    38.465    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)        0.029    38.494    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.452    

Slack (MET) :             33.503ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X4Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.503    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.179%)  route 0.158ns (52.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.158    -0.358    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.076    -0.569    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.653    -0.647    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.345    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.927    -0.887    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.253    -0.634    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121    -0.513    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.619    -0.681    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.419    Pong/datapath/state_ballMovement[0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.374 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.889    -0.925    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.681    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.092    -0.589    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.683%)  route 0.167ns (47.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.650    -0.650    Pong/datapath/clk_out1
    SLICE_X4Y134         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  Pong/datapath/NES_activity_Right_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.342    Pong/datapath/p_4_in
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  Pong/datapath/rightPaddle[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/rightPaddle1_in[9]
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.922    -0.892    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.280    -0.612    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091    -0.521    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.648    -0.652    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.137    -0.350    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X2Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.920    -0.894    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.652    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.531    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.155%)  route 0.127ns (37.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=31, routed)          0.127    -0.365    Pong/datapath/vga/Row_Counter/Q[1]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  Pong/datapath/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    Pong/datapath/vga/Row_Counter/p_0_in[5]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.092    -0.550    Pong/datapath/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.579%)  route 0.130ns (38.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.130    -0.361    Pong/datapath/vga/Row_Counter/Q[6]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.316 r  Pong/datapath/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/vga/Row_Counter/p_0_in[9]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.551    Pong/datapath/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.155%)  route 0.154ns (44.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  Pong/datapath/NES_wire_Right_reg[4]/Q
                         net (fo=3, routed)           0.154    -0.353    Pong/datapath/NES_wire_Right[4]
    SLICE_X3Y135         LUT1 (Prop_lut1_I0_O)        0.049    -0.304 r  Pong/datapath/old_NES_Right[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_activity_Right2[4]
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107    -0.542    Pong/datapath/old_NES_Right_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.901%)  route 0.187ns (50.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.614    -0.686    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=26, routed)          0.187    -0.358    Pong/datapath/vga/Column_Counter/Q[4]
    SLICE_X12Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.313    Pong/datapath/vga/Column_Counter/p_0_in__0[9]
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.883    -0.931    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.258    -0.673    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.121    -0.552    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.356    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.053    -0.596    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X2Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/datapath/NES_counter_left/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/datapath/NES_counter_left/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/datapath/NES_counter_left/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/datapath/NES_delay_counter_right/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/NES_wire_Right_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/NES_wire_Right_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/old_NES_Right_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/old_NES_Right_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y132     Pong/datapath/NES_delay_counter_right/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y132     Pong/datapath/NES_delay_counter_right/processQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.172ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.058ns (17.132%)  route 5.117ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.761     5.199    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.148    38.575    
    SLICE_X7Y132         FDRE (Setup_fdre_C_CE)      -0.205    38.370    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 33.172    

Slack (MET) :             33.313ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.058ns (17.530%)  route 4.978ns (82.470%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.621     5.059    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.148    38.576    
    SLICE_X7Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.371    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.371    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.313    

Slack (MET) :             33.345ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.182ns (18.940%)  route 5.059ns (81.060%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 f  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 f  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           1.059     4.753    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  Pong/datapath/rightPaddle[3]_i_2/O
                         net (fo=1, routed)           0.263     5.140    Pong/datapath/rightPaddle[3]_i_2_n_0
    SLICE_X5Y133         LUT3 (Prop_lut3_I0_O)        0.124     5.264 r  Pong/datapath/rightPaddle[3]_i_1/O
                         net (fo=1, routed)           0.000     5.264    Pong/datapath/rightPaddle[3]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X5Y133         FDSE (Setup_fdse_C_D)        0.031    38.609    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.609    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 33.345    

Slack (MET) :             33.407ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.058ns (17.846%)  route 4.871ns (82.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.514     4.952    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.554    38.711    
                         clock uncertainty           -0.148    38.563    
    SLICE_X3Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.407    

Slack (MET) :             33.465ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.058ns (17.986%)  route 4.824ns (82.014%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.468     4.906    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.148    38.575    
    SLICE_X5Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.370    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 33.465    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.736ns (28.844%)  route 4.283ns (71.156%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=20, routed)          1.656     1.136    Pong/datapath/rightPaddle_reg_n_0_[4]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.439     1.699    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I1_O)        0.124     1.823 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.544     2.367    Pong/datapath/ballFunction_n_104
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.917 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.034 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.034    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.151 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.174     4.325    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y130        LUT6 (Prop_lut6_I1_O)        0.124     4.449 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.918    Pong/datapath/ballFunction_n_143
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.124     5.042 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.042    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.628    
                         clock uncertainty           -0.148    38.480    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)        0.029    38.509    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.468    

Slack (MET) :             33.519ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.148    38.575    
    SLICE_X4Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.370    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.370    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.519    

Slack (MET) :             33.522ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.373    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.522    

Slack (MET) :             33.522ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.373    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.522    

Slack (MET) :             33.522ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.148    38.578    
    SLICE_X5Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.373    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.179%)  route 0.158ns (52.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.158    -0.358    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.076    -0.569    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.653    -0.647    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.345    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.927    -0.887    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.253    -0.634    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121    -0.513    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.619    -0.681    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.419    Pong/datapath/state_ballMovement[0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.374 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.889    -0.925    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.681    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.092    -0.589    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.683%)  route 0.167ns (47.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.650    -0.650    Pong/datapath/clk_out1
    SLICE_X4Y134         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  Pong/datapath/NES_activity_Right_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.342    Pong/datapath/p_4_in
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  Pong/datapath/rightPaddle[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/rightPaddle1_in[9]
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.922    -0.892    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.280    -0.612    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091    -0.521    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.648    -0.652    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.137    -0.350    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X2Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.920    -0.894    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.652    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.531    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.155%)  route 0.127ns (37.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=31, routed)          0.127    -0.365    Pong/datapath/vga/Row_Counter/Q[1]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  Pong/datapath/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    Pong/datapath/vga/Row_Counter/p_0_in[5]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.092    -0.550    Pong/datapath/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.579%)  route 0.130ns (38.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.130    -0.361    Pong/datapath/vga/Row_Counter/Q[6]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.316 r  Pong/datapath/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/vga/Row_Counter/p_0_in[9]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.551    Pong/datapath/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.155%)  route 0.154ns (44.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  Pong/datapath/NES_wire_Right_reg[4]/Q
                         net (fo=3, routed)           0.154    -0.353    Pong/datapath/NES_wire_Right[4]
    SLICE_X3Y135         LUT1 (Prop_lut1_I0_O)        0.049    -0.304 r  Pong/datapath/old_NES_Right[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_activity_Right2[4]
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107    -0.542    Pong/datapath/old_NES_Right_reg[4]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.901%)  route 0.187ns (50.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.614    -0.686    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=26, routed)          0.187    -0.358    Pong/datapath/vga/Column_Counter/Q[4]
    SLICE_X12Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.313    Pong/datapath/vga/Column_Counter/p_0_in__0[9]
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.883    -0.931    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.258    -0.673    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.121    -0.552    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.356    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.053    -0.596    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X2Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/datapath/NES_counter_left/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/datapath/NES_counter_left/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y117     Pong/datapath/NES_counter_left/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/datapath/NES_delay_counter_right/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/NES_wire_Right_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/NES_wire_Right_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/old_NES_Right_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y135     Pong/datapath/old_NES_Right_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y132     Pong/datapath/NES_delay_counter_right/processQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y132     Pong/datapath/NES_delay_counter_right/processQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y130     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X2Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y125     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.156ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.058ns (17.132%)  route 5.117ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.761     5.199    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X7Y132         FDRE (Setup_fdre_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 33.156    

Slack (MET) :             33.297ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.058ns (17.530%)  route 4.978ns (82.470%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.621     5.059    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X7Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.297    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.182ns (18.940%)  route 5.059ns (81.060%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 f  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 f  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           1.059     4.753    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  Pong/datapath/rightPaddle[3]_i_2/O
                         net (fo=1, routed)           0.263     5.140    Pong/datapath/rightPaddle[3]_i_2_n_0
    SLICE_X5Y133         LUT3 (Prop_lut3_I0_O)        0.124     5.264 r  Pong/datapath/rightPaddle[3]_i_1/O
                         net (fo=1, routed)           0.000     5.264    Pong/datapath/rightPaddle[3]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDSE (Setup_fdse_C_D)        0.031    38.594    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.391ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.058ns (17.846%)  route 4.871ns (82.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.514     4.952    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.554    38.711    
                         clock uncertainty           -0.164    38.548    
    SLICE_X3Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.343    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.449ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.058ns (17.986%)  route 4.824ns (82.014%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.468     4.906    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X5Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 33.449    

Slack (MET) :             33.452ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.736ns (28.844%)  route 4.283ns (71.156%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=20, routed)          1.656     1.136    Pong/datapath/rightPaddle_reg_n_0_[4]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.439     1.699    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I1_O)        0.124     1.823 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.544     2.367    Pong/datapath/ballFunction_n_104
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.917 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.034 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.034    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.151 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.174     4.325    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y130        LUT6 (Prop_lut6_I1_O)        0.124     4.449 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.918    Pong/datapath/ballFunction_n_143
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.124     5.042 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.042    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.628    
                         clock uncertainty           -0.164    38.465    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)        0.029    38.494    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.452    

Slack (MET) :             33.503ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X4Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.503    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.179%)  route 0.158ns (52.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.158    -0.358    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.076    -0.405    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.653    -0.647    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.345    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.927    -0.887    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.253    -0.634    
                         clock uncertainty            0.164    -0.470    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121    -0.349    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.619    -0.681    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.419    Pong/datapath/state_ballMovement[0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.374 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.889    -0.925    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.681    
                         clock uncertainty            0.164    -0.517    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.092    -0.425    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.683%)  route 0.167ns (47.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.650    -0.650    Pong/datapath/clk_out1
    SLICE_X4Y134         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  Pong/datapath/NES_activity_Right_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.342    Pong/datapath/p_4_in
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  Pong/datapath/rightPaddle[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/rightPaddle1_in[9]
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.922    -0.892    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.280    -0.612    
                         clock uncertainty            0.164    -0.448    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091    -0.357    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.648    -0.652    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.137    -0.350    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X2Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.920    -0.894    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.652    
                         clock uncertainty            0.164    -0.488    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.367    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.155%)  route 0.127ns (37.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=31, routed)          0.127    -0.365    Pong/datapath/vga/Row_Counter/Q[1]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  Pong/datapath/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    Pong/datapath/vga/Row_Counter/p_0_in[5]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.092    -0.386    Pong/datapath/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.579%)  route 0.130ns (38.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.130    -0.361    Pong/datapath/vga/Row_Counter/Q[6]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.316 r  Pong/datapath/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/vga/Row_Counter/p_0_in[9]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.387    Pong/datapath/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.155%)  route 0.154ns (44.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  Pong/datapath/NES_wire_Right_reg[4]/Q
                         net (fo=3, routed)           0.154    -0.353    Pong/datapath/NES_wire_Right[4]
    SLICE_X3Y135         LUT1 (Prop_lut1_I0_O)        0.049    -0.304 r  Pong/datapath/old_NES_Right[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_activity_Right2[4]
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.164    -0.485    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107    -0.378    Pong/datapath/old_NES_Right_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.901%)  route 0.187ns (50.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.614    -0.686    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=26, routed)          0.187    -0.358    Pong/datapath/vga/Column_Counter/Q[4]
    SLICE_X12Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.313    Pong/datapath/vga/Column_Counter/p_0_in__0[9]
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.883    -0.931    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.258    -0.673    
                         clock uncertainty            0.164    -0.509    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.121    -0.388    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.356    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.164    -0.485    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.053    -0.432    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.156ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.058ns (17.132%)  route 5.117ns (82.868%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.761     5.199    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X7Y132         FDRE                                         r  Pong/datapath/rightPaddle_reg[5]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X7Y132         FDRE (Setup_fdre_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 33.156    

Slack (MET) :             33.297ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.058ns (17.530%)  route 4.978ns (82.470%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.621     5.059    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
                         clock pessimism              0.568    38.724    
                         clock uncertainty           -0.164    38.561    
    SLICE_X7Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.356    Pong/datapath/rightPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.356    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.297    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.182ns (18.940%)  route 5.059ns (81.060%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 f  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 f  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           1.059     4.753    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X5Y133         LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  Pong/datapath/rightPaddle[3]_i_2/O
                         net (fo=1, routed)           0.263     5.140    Pong/datapath/rightPaddle[3]_i_2_n_0
    SLICE_X5Y133         LUT3 (Prop_lut3_I0_O)        0.124     5.264 r  Pong/datapath/rightPaddle[3]_i_1/O
                         net (fo=1, routed)           0.000     5.264    Pong/datapath/rightPaddle[3]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDSE (Setup_fdse_C_D)        0.031    38.594    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.391ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.058ns (17.846%)  route 4.871ns (82.154%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.158 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.514     4.952    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.725    38.158    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.554    38.711    
                         clock uncertainty           -0.164    38.548    
    SLICE_X3Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.343    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.449ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 1.058ns (17.986%)  route 4.824ns (82.014%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.468     4.906    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X5Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X5Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 33.449    

Slack (MET) :             33.452ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.736ns (28.844%)  route 4.283ns (71.156%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X7Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 r  Pong/datapath/rightPaddle_reg[4]/Q
                         net (fo=20, routed)          1.656     1.136    Pong/datapath/rightPaddle_reg_n_0_[4]
    SLICE_X7Y131         LUT6 (Prop_lut6_I1_O)        0.124     1.260 r  Pong/datapath/i__carry__0_i_6/O
                         net (fo=13, routed)          0.439     1.699    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0_0
    SLICE_X7Y132         LUT6 (Prop_lut6_I1_O)        0.124     1.823 r  Pong/datapath/ballFunction/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.544     2.367    Pong/datapath/ballFunction_n_104
    SLICE_X6Y132         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.917 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.034 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.034    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.151 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.174     4.325    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X11Y130        LUT6 (Prop_lut6_I1_O)        0.124     4.449 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.918    Pong/datapath/ballFunction_n_143
    SLICE_X11Y130        LUT5 (Prop_lut5_I1_O)        0.124     5.042 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.042    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X11Y130        FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.628    
                         clock uncertainty           -0.164    38.465    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)        0.029    38.494    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                 33.452    

Slack (MET) :             33.503ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.156 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.723    38.156    Pong/datapath/clk_out1
    SLICE_X4Y132         FDSE                                         r  Pong/datapath/rightPaddle_reg[6]/C
                         clock pessimism              0.568    38.723    
                         clock uncertainty           -0.164    38.560    
    SLICE_X4Y132         FDSE (Setup_fdse_C_CE)      -0.205    38.355    Pong/datapath/rightPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.503    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[0]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[1]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDRE (Setup_fdre_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.058ns (18.152%)  route 4.771ns (81.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 38.157 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.842    -0.977    Pong/datapath/clk_out1
    SLICE_X4Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDSE (Prop_fdse_C_Q)         0.456    -0.521 f  Pong/datapath/rightPaddle_reg[2]/Q
                         net (fo=26, routed)          2.290     1.769    Pong/datapath/vga/display/rightPaddle_en1_carry__0_2[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.152     1.921 r  Pong/datapath/vga/display/rightPaddle_en1_carry_i_9/O
                         net (fo=6, routed)           1.448     3.368    Pong/datapath/vga_n_44
    SLICE_X7Y132         LUT6 (Prop_lut6_I2_O)        0.326     3.694 r  Pong/datapath/rightPaddle[9]_i_3/O
                         net (fo=9, routed)           0.620     4.314    Pong/datapath/rightPaddle[9]_i_3_n_0
    SLICE_X4Y132         LUT5 (Prop_lut5_I3_O)        0.124     4.438 r  Pong/datapath/rightPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414     4.852    Pong/datapath/rightPaddle[9]_i_1_n_0
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.724    38.157    Pong/datapath/clk_out1
    SLICE_X5Y133         FDSE                                         r  Pong/datapath/rightPaddle_reg[3]/C
                         clock pessimism              0.570    38.726    
                         clock uncertainty           -0.164    38.563    
    SLICE_X5Y133         FDSE (Setup_fdse_C_CE)      -0.205    38.358    Pong/datapath/rightPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 33.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.179%)  route 0.158ns (52.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[8]/Q
                         net (fo=2, routed)           0.158    -0.358    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[8]
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.913    -0.901    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X0Y125         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                         clock pessimism              0.256    -0.645    
                         clock uncertainty            0.164    -0.481    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.076    -0.405    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_right/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_right/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.653    -0.647    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X3Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  Pong/datapath/NES_counter_right/processQ_reg[3]/Q
                         net (fo=7, routed)           0.161    -0.345    Pong/datapath/NES_counter_right/processQ_reg_n_0_[3]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  Pong/datapath/NES_counter_right/processQ[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.300    Pong/datapath/NES_counter_right/p_0_in__2[7]
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.927    -0.887    Pong/datapath/NES_counter_right/clk_out1
    SLICE_X2Y138         FDRE                                         r  Pong/datapath/NES_counter_right/processQ_reg[7]/C
                         clock pessimism              0.253    -0.634    
                         clock uncertainty            0.164    -0.470    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121    -0.349    Pong/datapath/NES_counter_right/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.619    -0.681    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.419    Pong/datapath/state_ballMovement[0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.374 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.889    -0.925    Pong/control_unit/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.681    
                         clock uncertainty            0.164    -0.517    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.092    -0.425    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/rightPaddle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.683%)  route 0.167ns (47.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.650    -0.650    Pong/datapath/clk_out1
    SLICE_X4Y134         FDRE                                         r  Pong/datapath/NES_activity_Right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  Pong/datapath/NES_activity_Right_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.342    Pong/datapath/p_4_in
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  Pong/datapath/rightPaddle[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    Pong/datapath/rightPaddle1_in[9]
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.922    -0.892    Pong/datapath/clk_out1
    SLICE_X3Y133         FDRE                                         r  Pong/datapath/rightPaddle_reg[9]/C
                         clock pessimism              0.280    -0.612    
                         clock uncertainty            0.164    -0.448    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091    -0.357    Pong/datapath/rightPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.648    -0.652    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  Pong/datapath/NES_counter_left/processQ_reg[7]/Q
                         net (fo=3, routed)           0.137    -0.350    Pong/datapath/NES_counter_left/processQ_reg_n_0_[7]
    SLICE_X2Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.920    -0.894    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X2Y118         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.242    -0.652    
                         clock uncertainty            0.164    -0.488    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.367    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.155%)  route 0.127ns (37.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=31, routed)          0.127    -0.365    Pong/datapath/vga/Row_Counter/Q[1]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.320 r  Pong/datapath/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    Pong/datapath/vga/Row_Counter/p_0_in[5]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.092    -0.386    Pong/datapath/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.579%)  route 0.130ns (38.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.644    -0.656    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X6Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.130    -0.361    Pong/datapath/vga/Row_Counter/Q[6]
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.045    -0.316 r  Pong/datapath/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.316    Pong/datapath/vga/Row_Counter/p_0_in[9]
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.916    -0.898    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X5Y121         FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.091    -0.387    Pong/datapath/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.155%)  route 0.154ns (44.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  Pong/datapath/NES_wire_Right_reg[4]/Q
                         net (fo=3, routed)           0.154    -0.353    Pong/datapath/NES_wire_Right[4]
    SLICE_X3Y135         LUT1 (Prop_lut1_I0_O)        0.049    -0.304 r  Pong/datapath/old_NES_Right[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    Pong/datapath/NES_activity_Right2[4]
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/datapath/clk_out1
    SLICE_X3Y135         FDRE                                         r  Pong/datapath/old_NES_Right_reg[4]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.164    -0.485    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107    -0.378    Pong/datapath/old_NES_Right_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.901%)  route 0.187ns (50.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.614    -0.686    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X13Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.545 r  Pong/datapath/vga/Column_Counter/processQ_reg[7]/Q
                         net (fo=26, routed)          0.187    -0.358    Pong/datapath/vga/Column_Counter/Q[4]
    SLICE_X12Y124        LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  Pong/datapath/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.313    Pong/datapath/vga/Column_Counter/p_0_in__0[9]
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.883    -0.931    Pong/datapath/vga/Column_Counter/clk_out1
    SLICE_X12Y124        FDRE                                         r  Pong/datapath/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism              0.258    -0.673    
                         clock uncertainty            0.164    -0.509    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.121    -0.388    Pong/datapath/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.651    -0.649    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.356    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.924    -0.890    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X2Y135         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.164    -0.485    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.053    -0.432    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.076    





