Warning: Design 'CIC_ADPCM_Wrapper' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Fri May  2 01:22:17 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CIC_ADPCM_Wrapper  ForQA                 saed14rvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)           0.00       0.00 r
  counter_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_0P5)            0.03       0.03 r
  r62/U1_1_1/CO (SAEDRVT14_ADDH_1)                        0.03       0.06 r
  r62/U1_1_2/CO (SAEDRVT14_ADDH_1)                        0.03       0.09 r
  r62/U1_1_3/CO (SAEDRVT14_ADDH_1)                        0.03       0.11 r
  r62/U1_1_4/CO (SAEDRVT14_ADDH_1)                        0.03       0.14 r
  r62/U1_1_5/CO (SAEDRVT14_ADDH_1)                        0.03       0.17 r
  U67/X (SAEDRVT14_OAI21_0P5)                             0.02       0.19 f
  U68/X (SAEDRVT14_AOI21_0P75)                            0.02       0.21 r
  counter_reg[6]/D (SAEDRVT14_FDPRBQ_V2LP_0P5)            0.01       0.22 r
  data arrival time                                                  0.22

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  counter_reg[6]/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)           0.00      10.00 r
  library setup time                                     -0.01       9.99
  data required time                                                 9.99
  --------------------------------------------------------------------------
  data required time                                                 9.99
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        9.77


1
