#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 19 07:19:16 2025
# Process ID: 30369
# Current directory: /home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1
# Command line: vivado -log red_pitaya_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace
# Log file: /home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top.vdi
# Journal file: /home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/atomichan/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top red_pitaya_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'ps/system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.dcp' for cell 'ps/system_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_2_0/system_axi_dma_2_0.dcp' for cell 'ps/system_i/axi_dma_2'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_3_0/system_axi_dma_3_0.dcp' for cell 'ps/system_i/axi_dma_3'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axis_clock_converter_2_0/system_axis_clock_converter_2_0.dcp' for cell 'ps/system_i/axis_clock_converter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axis_clock_converter_6_0/system_axis_clock_converter_6_0.dcp' for cell 'ps/system_i/axis_clock_converter_6'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axis_data_fifo_2_0/system_axis_data_fifo_2_0.dcp' for cell 'ps/system_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axis_data_fifo_6_0/system_axis_data_fifo_6_0.dcp' for cell 'ps/system_i/axis_data_fifo_6'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'ps/system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'ps/system_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'ps/system_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xbar_2/system_xbar_2.dcp' for cell 'ps/system_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xbar_3/system_xbar_3.dcp' for cell 'ps/system_i/axi_interconnect_3/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'ps/system_i/axi_interconnect_3/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xbar_4/system_xbar_4.dcp' for cell 'ps/system_i/axi_interconnect_4/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4.dcp' for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'ps/system_i/axi_interconnect_4/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_s00_mmu_0/system_s00_mmu_0.dcp' for cell 'ps/system_i/axi_interconnect_5/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_s01_mmu_0/system_s01_mmu_0.dcp' for cell 'ps/system_i/axi_interconnect_5/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_s02_mmu_0/system_s02_mmu_0.dcp' for cell 'ps/system_i/axi_interconnect_5/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_s03_mmu_0/system_s03_mmu_0.dcp' for cell 'ps/system_i/axi_interconnect_5/s03_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'ps/system_i/axi_interconnect_5/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5.dcp' for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2084.824 ; gain = 0.000 ; free physical = 3145 ; free virtual = 6694
INFO: [Netlist 29-17] Analyzing 693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'ps/system_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'ps/system_i/axi_dma_0/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'ps/system_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0.xdc] for cell 'ps/system_i/axi_dma_1/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_2_0/system_axi_dma_2_0.xdc] for cell 'ps/system_i/axi_dma_2/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_2_0/system_axi_dma_2_0.xdc:61]
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_2_0/system_axi_dma_2_0.xdc] for cell 'ps/system_i/axi_dma_2/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_3_0/system_axi_dma_3_0.xdc] for cell 'ps/system_i/axi_dma_3/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_3_0/system_axi_dma_3_0.xdc:61]
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_3_0/system_axi_dma_3_0.xdc] for cell 'ps/system_i/axi_dma_3/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:143]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'exp_p_io[8]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_io[8]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_io[9]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_io[9]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_io[10]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_io[10]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:212]
INFO: [Timing 38-2] Deriving generated clocks [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:212]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2577.820 ; gain = 437.031 ; free physical = 2545 ; free virtual = 6094
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:214]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:214]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:223]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:223]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:223]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:224]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:224]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:224]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:224]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:224]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:225]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:225]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:225]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:225]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc:225]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/sdc/red_pitaya.xdc]
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/prj/logic/sdc/red_pitaya.xdc]
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/constrs_1/imports/RedPitaya-FPGA/prj/logic/sdc/red_pitaya.xdc]
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'ps/system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'ps/system_i/axi_dma_0/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'ps/system_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_1_0/system_axi_dma_1_0_clocks.xdc] for cell 'ps/system_i/axi_dma_1/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_2_0/system_axi_dma_2_0_clocks.xdc] for cell 'ps/system_i/axi_dma_2/U0'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_2_0/system_axi_dma_2_0_clocks.xdc] for cell 'ps/system_i/axi_dma_2/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_3_0/system_axi_dma_3_0_clocks.xdc] for cell 'ps/system_i/axi_dma_3/U0'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_axi_dma_3_0/system_axi_dma_3_0_clocks.xdc] for cell 'ps/system_i/axi_dma_3/U0'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst'
Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'ps/system_i/axi_interconnect_4/s01_couplers/auto_us/inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axis_clock_converter_2/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axis_clock_converter_6/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'ps/system_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'ps/system_i/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/atomichan/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2588 ; free virtual = 6137
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

53 Infos, 38 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2937.996 ; gain = 853.234 ; free physical = 2588 ; free virtual = 6137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2567 ; free virtual = 6117

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 212e136e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2535 ; free virtual = 6085

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 59 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fbd0b93b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2392 ; free virtual = 5942
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 304 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 17 load pin(s).
Phase 2 Constant propagation | Checksum: 1c67d0f4e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2390 ; free virtual = 5940
INFO: [Opt 31-389] Phase Constant propagation created 513 cells and removed 1859 cells
INFO: [Opt 31-1021] In phase Constant propagation, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14775dbc5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2381 ; free virtual = 5931
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1321 cells
INFO: [Opt 31-1021] In phase Sweep, 480 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14775dbc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5932
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14775dbc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5932
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14775dbc5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5932
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 165 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             304  |                                            122  |
|  Constant propagation         |             513  |            1859  |                                            120  |
|  Sweep                        |               0  |            1321  |                                            480  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            165  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5932
Ending Logic Optimization Task | Checksum: 143573417

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2937.996 ; gain = 0.000 ; free physical = 2382 ; free virtual = 5932

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for dna_port
INFO: [Power 33-23] Power model is not available for efuse_usr
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 6 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 1834ef2c7

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2324 ; free virtual = 5874
Ending Power Optimization Task | Checksum: 1834ef2c7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.883 ; gain = 196.887 ; free physical = 2344 ; free virtual = 5894

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1834ef2c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2344 ; free virtual = 5894

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2344 ; free virtual = 5894
Ending Netlist Obfuscation Task | Checksum: 2111a6f42

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2344 ; free virtual = 5894
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 38 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3134.883 ; gain = 196.887 ; free physical = 2344 ; free virtual = 5894
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2325 ; free virtual = 5878
INFO: [Common 17-1381] The checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2321 ; free virtual = 5882
INFO: [runtcl-4] Executing : report_drc -file red_pitaya_top_drc_opted.rpt -pb red_pitaya_top_drc_opted.pb -rpx red_pitaya_top_drc_opted.rpx
Command: report_drc -file red_pitaya_top_drc_opted.rpt -pb red_pitaya_top_drc_opted.pb -rpx red_pitaya_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_3/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: ps/system_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (ps/system_i/axi_interconnect_4/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2292 ; free virtual = 5853
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16525f455

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2292 ; free virtual = 5853
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2292 ; free virtual = 5853

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e29bb02c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2279 ; free virtual = 5840

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22874b0c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2262 ; free virtual = 5823

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22874b0c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2262 ; free virtual = 5823
Phase 1 Placer Initialization | Checksum: 22874b0c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5821

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28118bc17

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2228 ; free virtual = 5789

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 64 LUTNM shape to break, 968 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 43, two critical 21, total 64, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 446 nets or cells. Created 64 new cells, deleted 382 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2205 ; free virtual = 5766

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           64  |            382  |                   446  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |            382  |                   446  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 183583c3f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2208 ; free virtual = 5769
Phase 2.2 Global Placement Core | Checksum: 1308fc62d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2208 ; free virtual = 5770
Phase 2 Global Placement | Checksum: 1308fc62d

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2214 ; free virtual = 5775

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10786d707

Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2214 ; free virtual = 5775

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 214625c23

Time (s): cpu = 00:01:54 ; elapsed = 00:00:44 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2209 ; free virtual = 5770

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17052f2dc

Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2209 ; free virtual = 5770

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a205dccc

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2209 ; free virtual = 5770

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1959d1d10

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2212 ; free virtual = 5773

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1629cdc43

Time (s): cpu = 00:02:23 ; elapsed = 00:01:06 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2189 ; free virtual = 5750

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1767085f0

Time (s): cpu = 00:02:24 ; elapsed = 00:01:07 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2189 ; free virtual = 5751

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 255b6cbce

Time (s): cpu = 00:02:25 ; elapsed = 00:01:08 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2189 ; free virtual = 5751

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 175f9f0d4

Time (s): cpu = 00:02:48 ; elapsed = 00:01:17 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2188 ; free virtual = 5749
Phase 3 Detail Placement | Checksum: 175f9f0d4

Time (s): cpu = 00:02:48 ; elapsed = 00:01:17 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2188 ; free virtual = 5749

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b43e7bd5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.978 | TNS=-796.122 |
Phase 1 Physical Synthesis Initialization | Checksum: 2118476be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2169 ; free virtual = 5730
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19637e865

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2168 ; free virtual = 5729
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b43e7bd5

Time (s): cpu = 00:03:15 ; elapsed = 00:01:24 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2168 ; free virtual = 5729
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.929. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 26f99ed8e

Time (s): cpu = 00:04:29 ; elapsed = 00:02:20 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725
Phase 4.1 Post Commit Optimization | Checksum: 26f99ed8e

Time (s): cpu = 00:04:29 ; elapsed = 00:02:21 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26f99ed8e

Time (s): cpu = 00:04:29 ; elapsed = 00:02:21 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26f99ed8e

Time (s): cpu = 00:04:30 ; elapsed = 00:02:21 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725
Phase 4.4 Final Placement Cleanup | Checksum: 238aed1a7

Time (s): cpu = 00:04:30 ; elapsed = 00:02:21 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 238aed1a7

Time (s): cpu = 00:04:30 ; elapsed = 00:02:22 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725
Ending Placer Task | Checksum: 13ad5b4e2

Time (s): cpu = 00:04:30 ; elapsed = 00:02:22 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5725
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 62 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:36 ; elapsed = 00:02:24 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2186 ; free virtual = 5747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2135 ; free virtual = 5737
INFO: [Common 17-1381] The checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2175 ; free virtual = 5749
INFO: [runtcl-4] Executing : report_io -file red_pitaya_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2165 ; free virtual = 5739
INFO: [runtcl-4] Executing : report_utilization -file red_pitaya_top_utilization_placed.rpt -pb red_pitaya_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file red_pitaya_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2169 ; free virtual = 5744
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2149 ; free virtual = 5724

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.929 | TNS=-594.092 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a1ce2c3b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2134 ; free virtual = 5709
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.929 | TNS=-594.092 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a1ce2c3b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2132 ; free virtual = 5707

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.929 | TNS=-594.092 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.817 | TNS=-592.352 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc__0.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.501 | TNS=-590.600 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.501 | TNS=-590.428 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.494 | TNS=-590.256 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.445 | TNS=-588.187 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.392 | TNS=-586.515 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.379 | TNS=-586.330 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__1
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.335 | TNS=-579.321 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.307 | TNS=-578.129 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.272 | TNS=-578.094 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.255 | TNS=-579.187 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1__0_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-578.412 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/Q[0].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.227 | TNS=-578.133 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.227 | TNS=-577.900 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full.  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.227 | TNS=-577.667 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.227 | TNS=-577.434 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg.  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.215 | TNS=-577.201 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[5].  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[5]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.207 | TNS=-576.901 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.167 | TNS=-575.106 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.136 | TNS=-572.643 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.136 | TNS=-572.571 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.136 | TNS=-572.973 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.136 | TNS=-573.619 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.131 | TNS=-573.459 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[5].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[5]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.097 | TNS=-573.410 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.094 | TNS=-566.556 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.086 | TNS=-563.018 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[0].  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.082 | TNS=-558.948 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.073 | TNS=-557.757 |
INFO: [Physopt 32-702] Processed net pdm/dac_pwm_o_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/pll_pdm_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/for_chn[0].pdm[0]_i_2_n_0.  Did not re-place instance pdm/for_chn[0].pdm[0]_i_2
INFO: [Physopt 32-710] Processed net pdm/p_7_out. Critical path length was reduced through logic transformation on cell pdm/for_chn[0].pdm[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net pdm/for_chn[0].pdm[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.052 | TNS=-557.668 |
INFO: [Physopt 32-702] Processed net pdm/dac_pwm_o_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/for_chn[3].pdm[3]_i_2_n_0.  Did not re-place instance pdm/for_chn[3].pdm[3]_i_2
INFO: [Physopt 32-702] Processed net pdm/for_chn[3].pdm[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[3].acu_reg[7]_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/p_1_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[3].acu_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[3].acu[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/p_1_out.  Did not re-place instance pdm/for_chn[3].pdm[3]_i_1
INFO: [Physopt 32-735] Processed net pdm/p_1_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.037 | TNS=-557.609 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.006 | TNS=-555.921 |
INFO: [Physopt 32-702] Processed net pdm/dac_pwm_o_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pdm/for_chn[2].pdm[2]_i_2_n_0.  Re-placed instance pdm/for_chn[2].pdm[2]_i_2
INFO: [Physopt 32-735] Processed net pdm/for_chn[2].pdm[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-555.787 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-554.034 |
INFO: [Physopt 32-662] Processed net pdm/p_1_out.  Did not re-place instance pdm/for_chn[3].pdm[3]_i_1
INFO: [Physopt 32-702] Processed net pdm/p_1_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/for_chn[3].acu_reg_n_0_[1].  Did not re-place instance pdm/for_chn[3].acu_reg[1]
INFO: [Physopt 32-572] Net pdm/for_chn[3].acu_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pdm/for_chn[3].acu_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-554.085 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_comp_3.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-550.609 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-548.785 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/Q[0].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-545.334 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-543.186 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[0].  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-538.772 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-538.273 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-533.248 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Re-placed instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-532.438 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-530.160 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-528.648 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-526.149 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-524.941 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-523.739 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_cs[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-521.005 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-516.305 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-515.247 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_comp_4.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-513.063 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_hot[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_hot[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready__0.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_2
INFO: [Physopt 32-710] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-511.718 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-508.231 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp_2.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-506.713 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-506.132 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_comp_4.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-504.704 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-503.317 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__1_comp_2.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-489.752 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_cs[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg.  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-489.700 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_cs[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg.  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_4
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-489.610 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-489.249 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-487.586 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_ns[1]. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/FSM_sequential_pntr_cs[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-487.342 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6
INFO: [Physopt 32-572] Net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-486.052 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-485.508 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_4
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_ns[1]. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/FSM_sequential_pntr_cs[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-485.415 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-485.034 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-483.539 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-481.363 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/gen_write.w_cnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/gen_write.w_cnt[5]_i_6_n_0.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/gen_write.w_cnt[5]_i_6
INFO: [Physopt 32-572] Net ps/system_i/axi_interconnect_5/s01_mmu/inst/gen_write.w_cnt[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/gen_write.w_cnt[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-479.643 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-479.108 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_ns[1]. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/FSM_sequential_pntr_cs[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-478.957 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-476.839 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-476.315 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_comp_5.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-474.207 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-474.584 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/gen_write.w_cnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/gen_write.w_cnt[5]_i_6_n_0.  Did not re-place instance ps/system_i/axi_interconnect_5/s03_mmu/inst/gen_write.w_cnt[5]_i_6
INFO: [Physopt 32-572] Net ps/system_i/axi_interconnect_5/s03_mmu/inst/gen_write.w_cnt[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/gen_write.w_cnt[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-473.409 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-470.075 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-470.011 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_out__0[1].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2__0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_out__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-470.628 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-468.813 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-467.963 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_4
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_ns[1]. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/FSM_sequential_pntr_cs[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-467.795 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_comp.
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-466.601 |
INFO: [Physopt 32-702] Processed net pll/pll_pdm_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pdm/for_chn[3].pdm[3]_i_2_n_0.  Re-placed instance pdm/for_chn[3].pdm[3]_i_2
INFO: [Physopt 32-735] Processed net pdm/for_chn[3].pdm[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.987 | TNS=-466.595 |
INFO: [Physopt 32-662] Processed net pdm/for_chn[3].pdm[3]_i_2_n_0.  Did not re-place instance pdm/for_chn[3].pdm[3]_i_2
INFO: [Physopt 32-735] Processed net pdm/for_chn[3].pdm[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-466.519 |
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu_reg[7]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/p_1_in2_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/p_7_out.  Did not re-place instance pdm/for_chn[0].pdm[0]_i_1_comp
INFO: [Physopt 32-702] Processed net pdm/p_7_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/for_chn[0].acu[1].  Did not re-place instance pdm/for_chn[0].acu_reg[1]
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-450.831 |
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0_n_0.  Re-placed instance ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-450.152 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-414.793 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[3].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[3]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-417.686 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[4].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[4]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-417.261 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[5].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[5]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-416.834 |
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[6]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-416.408 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[0].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2].  Re-placed instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2]_INST_0
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-367.368 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg.  Did not re-place instance ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg[0]_i_3_n_0.  Re-placed instance ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg[0]_i_3
INFO: [Physopt 32-735] Processed net ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-365.282 |
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0_i_2
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.984 | TNS=-349.695 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[18].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[19].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[19]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[20].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]
INFO: [Physopt 32-735] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[20]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[21].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[52].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[53].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[54].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[55].  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0_i_2
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/m_axi_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/m_axi_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/m_axi_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2]_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_rvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[3]_INST_0_i_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_rvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Re-placed instance ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[59].  Did not re-place instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2.  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg[0]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg[0]_i_3
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0].  Did not re-place instance ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid.  Re-placed instance ps/system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Did not re-place instance ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0].  Re-placed instance ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/m_axi_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s03_mmu/inst/m_axi_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/m_axi_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_hot[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_hot[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_out__0[1]_repN_1.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2__0_comp_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_out__0[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready__0_repN.  Re-placed instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_2_comp
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/m_axi_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s01_mmu/inst/m_axi_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s01_mmu/inst/m_axi_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg.  Re-placed instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[16].  Did not re-place instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_71_out__2.  Re-placed instance ps/system_i/axi_interconnect_3/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready__0_repN.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_2_comp
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_aready__0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/s_ready_i0__2[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_4
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0__1.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_3
INFO: [Physopt 32-663] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid.  Re-placed instance ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0__1.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1a1ce2c3b

Time (s): cpu = 00:01:55 ; elapsed = 00:00:41 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2149 ; free virtual = 5724

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net pdm/dac_pwm_o_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/pll_pdm_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu_reg[7]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/p_1_in2_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/p_7_out.  Did not re-place instance pdm/for_chn[0].pdm[0]_i_1_comp
INFO: [Physopt 32-702] Processed net pdm/p_7_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/for_chn[0].acu[1].  Did not re-place instance pdm/for_chn[0].acu_reg[1]
INFO: [Physopt 32-572] Net pdm/for_chn[0].acu[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_comp.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[0].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg[0]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-81] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid. Replicated 1 times.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[20].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[20]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[23].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[23]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[12].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[12]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[15].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[15]
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid_INST_0
INFO: [Physopt 32-572] Net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[2]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid. Critical path length was reduced through logic transformation on cell ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid_INST_0_comp.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready was not replicated.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_comp_2.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Did not re-place instance ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0].  Did not re-place instance ps/system_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[24].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[24]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[25].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[25]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[29].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[29]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[6].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[6]
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_0_[7].  Re-placed instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[7]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1_n_0.  Did not re-place instance ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1
INFO: [Physopt 32-601] Processed net ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1_n_0. Net driver ps/system_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1 was replaced.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_cs[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready.  Did not re-place instance ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s03_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/s_axis_s2mm_tready. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_3/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/FSM_sequential_pntr_cs[1]_i_3_comp_3.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_rvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[3]_INST_0_i_1
INFO: [Physopt 32-710] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid. Critical path length was reduced through logic transformation on cell ps/system_i/axi_interconnect_5/s02_mmu/inst/decerr_slave_inst/s_axi_rvalid_INST_0_comp_1.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6
INFO: [Physopt 32-572] Net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_interconnect_5/s00_mmu/inst/gen_write.w_cnt[5]_i_6_comp.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0.  Did not re-place instance ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_comp_4
INFO: [Physopt 32-572] Net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0
INFO: [Physopt 32-710] Processed net ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell ps/system_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3_comp_5.
INFO: [Physopt 32-702] Processed net pll/pll_pdm_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu_reg[7]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/p_1_in2_out[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/p_7_out.  Did not re-place instance pdm/for_chn[0].pdm[0]_i_1_comp
INFO: [Physopt 32-702] Processed net pdm/p_7_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pdm/for_chn[0].acu[1].  Re-placed instance pdm/for_chn[0].acu_reg[1]
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].acu[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pdm/for_chn[0].dat[0].  Did not re-place instance pdm/for_chn[0].dat_reg[0]
INFO: [Physopt 32-702] Processed net pdm/for_chn[0].dat[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/pntr_cs[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s00_mmu/inst/decerr_slave_inst/s_axi_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[3]_INST_0_i_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready.  Did not re-place instance ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0].  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return.  Did not re-place instance ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0_i_2
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/m_axi_wvalid.  Did not re-place instance ps/system_i/axi_interconnect_5/s02_mmu/inst/m_axi_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_interconnect_5/s02_mmu/inst/m_axi_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0__1.  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_2
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_eq_0__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-663] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Re-placed instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0.  Did not re-place instance ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2_comp
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-702] Processed net ps/system_i/axi_dma_2/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1a1ce2c3b

Time (s): cpu = 00:02:17 ; elapsed = 00:00:50 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2132 ; free virtual = 5708
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2132 ; free virtual = 5708
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.969 | TNS=-230.857 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.960  |        363.234  |            1  |              0  |                   147  |           0  |           2  |  00:00:46  |
|  Total          |          0.960  |        363.234  |            1  |              0  |                   147  |           0  |           3  |  00:00:46  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2132 ; free virtual = 5708
Ending Physical Synthesis Task | Checksum: 28e3c28a8

Time (s): cpu = 00:02:18 ; elapsed = 00:00:50 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2132 ; free virtual = 5708
INFO: [Common 17-83] Releasing license: Implementation
783 Infos, 62 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:42 ; elapsed = 00:00:56 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2150 ; free virtual = 5726
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2100 ; free virtual = 5716
INFO: [Common 17-1381] The checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2142 ; free virtual = 5732
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ce5a9da3 ConstDB: 0 ShapeSum: caac416b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8ac11277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2076 ; free virtual = 5665
Post Restoration Checksum: NetGraph: 80758d6f NumContArr: a4b8508 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8ac11277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2082 ; free virtual = 5671

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8ac11277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2048 ; free virtual = 5637

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8ac11277

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2048 ; free virtual = 5637
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 232f4b5c6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2031 ; free virtual = 5620
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.462 | TNS=-154.380| WHS=-0.317 | THS=-384.200|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b9b9eefc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2030 ; free virtual = 5620
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.462 | TNS=-115.068| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17cd3741c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2030 ; free virtual = 5620
Phase 2 Router Initialization | Checksum: 1826a44e4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2030 ; free virtual = 5620

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.017455 %
  Global Horizontal Routing Utilization  = 0.000919118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27732
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27732
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 886a3cd0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2026 ; free virtual = 5615

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3494
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.494 | TNS=-224.512| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 88b013bd

Time (s): cpu = 00:02:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2026 ; free virtual = 5615

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.765 | TNS=-227.720| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 222f92d82

Time (s): cpu = 00:02:21 ; elapsed = 00:00:56 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2025 ; free virtual = 5615
Phase 4 Rip-up And Reroute | Checksum: 222f92d82

Time (s): cpu = 00:02:21 ; elapsed = 00:00:56 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2025 ; free virtual = 5615

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15b7e199d

Time (s): cpu = 00:02:26 ; elapsed = 00:00:57 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2023 ; free virtual = 5613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.379 | TNS=-178.498| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 258e8dc6c

Time (s): cpu = 00:02:29 ; elapsed = 00:00:58 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2014 ; free virtual = 5603

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 258e8dc6c

Time (s): cpu = 00:02:29 ; elapsed = 00:00:58 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2014 ; free virtual = 5603
Phase 5 Delay and Skew Optimization | Checksum: 258e8dc6c

Time (s): cpu = 00:02:29 ; elapsed = 00:00:58 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2014 ; free virtual = 5603

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2098135ae

Time (s): cpu = 00:02:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2014 ; free virtual = 5603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.379 | TNS=-170.555| WHS=-0.043 | THS=-0.043 |

Phase 6.1 Hold Fix Iter | Checksum: f047224e

Time (s): cpu = 00:02:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2011 ; free virtual = 5601
Phase 6 Post Hold Fix | Checksum: 195c32b01

Time (s): cpu = 00:02:35 ; elapsed = 00:01:00 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2011 ; free virtual = 5601

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.6729 %
  Global Horizontal Routing Utilization  = 23.395 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 109d4ba54

Time (s): cpu = 00:02:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2011 ; free virtual = 5601

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109d4ba54

Time (s): cpu = 00:02:36 ; elapsed = 00:01:01 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2011 ; free virtual = 5601

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14253ec4e

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2012 ; free virtual = 5601

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 18365ded5

Time (s): cpu = 00:02:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2019 ; free virtual = 5609
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.379 | TNS=-170.555| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18365ded5

Time (s): cpu = 00:02:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2019 ; free virtual = 5609
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5667

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
802 Infos, 63 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:51 ; elapsed = 00:01:08 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5667
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2008 ; free virtual = 5647
INFO: [Common 17-1381] The checkpoint '/home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.883 ; gain = 0.000 ; free physical = 2060 ; free virtual = 5665
INFO: [runtcl-4] Executing : report_drc -file red_pitaya_top_drc_routed.rpt -pb red_pitaya_top_drc_routed.pb -rpx red_pitaya_top_drc_routed.rpx
Command: report_drc -file red_pitaya_top_drc_routed.rpt -pb red_pitaya_top_drc_routed.pb -rpx red_pitaya_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
Command: report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/atomichan/workspaces/RedPitaya-FPGA/prj/logic/project/redpitaya.runs/impl_1/red_pitaya_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 3251.781 ; gain = 26.441 ; free physical = 1998 ; free virtual = 5604
INFO: [runtcl-4] Executing : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
Command: report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for dna_port
INFO: [Power 33-23] Power model is not available for efuse_usr
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
816 Infos, 64 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.816 ; gain = 48.035 ; free physical = 1990 ; free virtual = 5607
INFO: [runtcl-4] Executing : report_route_status -file red_pitaya_top_route_status.rpt -pb red_pitaya_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file red_pitaya_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file red_pitaya_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file red_pitaya_top_bus_skew_routed.rpt -pb red_pitaya_top_bus_skew_routed.pb -rpx red_pitaya_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 07:25:54 2025...
