fpga_rev_rom.v,verilog,xil_defaultlib,../../../../altsyncram2blk_mem.srcs/sources_1/ip/fpga_rev_rom/sim/fpga_rev_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
