

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Oct 22 11:30:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_p_f
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.022|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1299325|  1299325|  1299325|  1299325|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  1299324|  1299324|     49974|          -|          -|    26|    no    |
        | + Col_Loop        |    49972|    49972|      1922|          -|          -|    26|    no    |
        |  ++ Filter1_Loop  |     1920|     1920|        60|          -|          -|    32|    no    |
        |   +++ W_Row_Loop  |       55|       55|        20|         18|          1|     3|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    461|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    404|    -|
|Register         |        -|      -|     624|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     995|   1809|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln26_10_fu_624_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln26_11_fu_689_p2  |     +    |      0|  0|  17|           1|          13|
    |add_ln26_12_fu_699_p2  |     +    |      0|  0|  17|           2|          13|
    |add_ln26_2_fu_430_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_502_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_4_fu_554_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_5_fu_586_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_6_fu_651_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_7_fu_597_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_8_fu_665_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_9_fu_675_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_fu_514_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_464_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_408_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_370_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_394_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_446_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_382_p2            |     +    |      0|  0|  15|           5|           1|
    |wr_fu_480_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_575_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_2_fu_618_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_645_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_544_p2     |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_745_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_388_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_440_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_474_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_733_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_727_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_376_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_739_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 461|         220|         270|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_phi_mux_wr_0_phi_fu_297_p4  |    9|          2|    2|          4|
    |c_0_reg_271                    |    9|          2|    5|         10|
    |conv_input_address0            |   33|          6|   12|         72|
    |conv_input_address1            |   27|          5|   12|         60|
    |f_0_reg_282                    |    9|          2|    6|         12|
    |grp_fu_316_p0                  |   21|          4|   32|        128|
    |grp_fu_316_p1                  |   41|          8|   32|        256|
    |grp_fu_322_p0                  |   44|          9|   32|        288|
    |grp_fu_322_p1                  |   27|          5|   32|        160|
    |phi_mul_reg_259                |    9|          2|   10|         20|
    |r_0_reg_247                    |    9|          2|    5|         10|
    |reg_342                        |    9|          2|   32|         64|
    |reg_353                        |    9|          2|   32|         64|
    |w_sum_0_reg_304                |    9|          2|   32|         64|
    |wr_0_reg_293                   |    9|          2|    2|          4|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  404|         83|  280|       1244|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln8_reg_760                  |  10|   0|   10|          0|
    |ap_CS_fsm                        |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_271                      |   5|   0|    5|          0|
    |c_reg_776                        |   5|   0|    5|          0|
    |conv_1_weights_1_0_l_reg_893     |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_898     |  32|   0|   32|          0|
    |conv_input_load_5_reg_923        |  32|   0|   32|          0|
    |conv_input_load_7_reg_933        |  32|   0|   32|          0|
    |conv_out_addr_reg_820            |  15|   0|   15|          0|
    |f_0_reg_282                      |   6|   0|    6|          0|
    |f_reg_805                        |   6|   0|    6|          0|
    |icmp_ln18_reg_825                |   1|   0|    1|          0|
    |icmp_ln18_reg_825_pp0_iter1_reg  |   1|   0|    1|          0|
    |phi_mul_reg_259                  |  10|   0|   10|          0|
    |r_0_reg_247                      |   5|   0|    5|          0|
    |r_reg_768                        |   5|   0|    5|          0|
    |reg_336                          |  32|   0|   32|          0|
    |reg_342                          |  32|   0|   32|          0|
    |reg_348                          |  32|   0|   32|          0|
    |reg_353                          |  32|   0|   32|          0|
    |reg_360                          |  32|   0|   32|          0|
    |reg_365                          |  32|   0|   32|          0|
    |sub_ln26_1_reg_849               |  13|   0|   13|          0|
    |sub_ln26_2_reg_864               |  13|   0|   13|          0|
    |sub_ln26_3_reg_871               |  13|   0|   13|          0|
    |tmp_1_1_1_reg_938                |  32|   0|   32|          0|
    |tmp_1_2_2_reg_948                |  32|   0|   32|          0|
    |tmp_1_2_reg_943                  |  32|   0|   32|          0|
    |w_sum_0_reg_304                  |  32|   0|   32|          0|
    |wr_0_reg_293                     |   2|   0|    2|          0|
    |wr_reg_829                       |   2|   0|    2|          0|
    |zext_ln14_reg_796                |   5|   0|   12|          7|
    |zext_ln26_1_reg_786              |  10|   0|   16|          6|
    |zext_ln26_2_reg_791              |   5|   0|   12|          7|
    |zext_ln26_reg_810                |   6|   0|   64|         58|
    |zext_ln35_2_reg_815              |   6|   0|    8|          2|
    |zext_ln35_reg_781                |   5|   0|   12|          7|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 624|   0|  711|         87|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

