INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/cu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol control_BNE, assumed default net type wire [C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/datapath.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/mem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/mem_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Geovanni Bisono/Desktop/16bitRISCProcessor/16bitRISCProcessor.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
