--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.769 - 0.951)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X53Y21.G2      net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X53Y21.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (1.197ns logic, 0.385ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X53Y21.BX      net (fanout=2)        0.376   ftop/clkN210/unlock2
    SLICE_X53Y21.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.695ns logic, 0.376ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X53Y21.BX      net (fanout=2)        0.301   ftop/clkN210/unlock2
    SLICE_X53Y21.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.481ns logic, 0.301ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.200ns (0.961 - 0.761)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X53Y21.G2      net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X53Y21.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.883ns logic, 0.308ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X53Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X53Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X53Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X53Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X53Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X53Y21.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252926 paths analyzed, 5016 endpoints analyzed, 1546 failing endpoints
 1546 timing errors detected. (1536 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.789ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.628ns (Levels of Logic = 17)
  Clock Path Skew:      -0.161ns (0.511 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X83Y168.F1     net (fanout=69)       1.828   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X83Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N104
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X80Y169.SR     net (fanout=1)        0.945   ftop/gbe0/dcp_dcp_dcpReqF/N104
    SLICE_X80Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.628ns (6.779ns logic, 6.849ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.497ns (Levels of Logic = 17)
  Clock Path Skew:      -0.154ns (0.518 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X84Y186.F4     net (fanout=7)        0.085   ftop/gbe0/dcpRespF_DEQ
    SLICE_X84Y186.X      Tilo                  0.601   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF/d0h1
    SLICE_X80Y184.F1     net (fanout=43)       1.464   ftop/gbe0/dcpRespF/d0h
    SLICE_X80Y184.X      Tilo                  0.601   ftop/gbe0/dcpRespF/N70
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<17>_SW0
    SLICE_X79Y186.SR     net (fanout=1)        1.009   ftop/gbe0/dcpRespF/N70
    SLICE_X79Y186.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<17>
                                                       ftop/gbe0/dcpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.497ns (6.912ns logic, 6.585ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.469ns (Levels of Logic = 17)
  Clock Path Skew:      -0.167ns (0.505 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X81Y182.F2     net (fanout=43)       1.179   ftop/gbe0/dcpRespF/d0d1
    SLICE_X81Y182.X      Tilo                  0.562   ftop/gbe0/dcpRespF/N32
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<35>_SW0
    SLICE_X79Y184.SR     net (fanout=1)        0.960   ftop/gbe0/dcpRespF/N32
    SLICE_X79Y184.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<35>
                                                       ftop/gbe0/dcpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (6.833ns logic, 6.636ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.330ns (Levels of Logic = 17)
  Clock Path Skew:      -0.194ns (0.478 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X84Y182.F3     net (fanout=43)       0.920   ftop/gbe0/dcpRespF/d0d1
    SLICE_X84Y182.X      Tilo                  0.601   ftop/gbe0/dcpRespF/N30
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<36>_SW0
    SLICE_X84Y180.SR     net (fanout=1)        1.041   ftop/gbe0/dcpRespF/N30
    SLICE_X84Y180.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<36>
                                                       ftop/gbe0/dcpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     13.330ns (6.872ns logic, 6.458ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.434ns (Levels of Logic = 10)
  Clock Path Skew:      -0.044ns (0.223 - 0.267)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y168.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X82Y169.G1     net (fanout=4)        0.729   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X82Y169.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N34
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046826
    SLICE_X83Y162.G3     net (fanout=1)        0.735   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046826
    SLICE_X83Y162.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10468136
    SLICE_X83Y162.F3     net (fanout=3)        0.031   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046
    SLICE_X83Y162.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.G1     net (fanout=1)        0.628   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X79Y164.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X79Y164.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.F3     net (fanout=1)        0.292   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X75Y173.G2     net (fanout=16)       0.654   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X75Y173.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.F4     net (fanout=58)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X75Y189.G3     net (fanout=7)        0.556   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X75Y189.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y183.G4     net (fanout=43)       1.562   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y183.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X78Y183.SR     net (fanout=1)        0.959   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X78Y183.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.434ns (6.753ns logic, 6.681ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.288ns (Levels of Logic = 17)
  Clock Path Skew:      -0.189ns (0.483 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X82Y154.F3     net (fanout=69)       0.960   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X82Y154.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N72
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<48>_SW0
    SLICE_X83Y154.SR     net (fanout=1)        1.434   ftop/gbe0/dcp_dcp_dcpReqF/N72
    SLICE_X83Y154.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<48>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_48
    -------------------------------------------------  ---------------------------
    Total                                     13.288ns (6.818ns logic, 6.470ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.351ns (Levels of Logic = 18)
  Clock Path Skew:      -0.110ns (0.511 - 0.621)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y134.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X93Y128.F1     net (fanout=3)        0.912   ftop/gbe0/rxHdr_sV<64>
    SLICE_X93Y128.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X83Y168.F1     net (fanout=69)       1.828   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X83Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N104
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X80Y169.SR     net (fanout=1)        0.945   ftop/gbe0/dcp_dcp_dcpReqF/N104
    SLICE_X80Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.351ns (6.909ns logic, 6.442ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.449ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.263 - 0.267)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y168.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X82Y169.G1     net (fanout=4)        0.729   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X82Y169.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N34
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046826
    SLICE_X83Y162.G3     net (fanout=1)        0.735   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046826
    SLICE_X83Y162.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10468136
    SLICE_X83Y162.F3     net (fanout=3)        0.031   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046
    SLICE_X83Y162.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.G1     net (fanout=1)        0.628   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X79Y164.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X79Y164.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.F3     net (fanout=1)        0.292   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X75Y173.G2     net (fanout=16)       0.654   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X75Y173.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.F4     net (fanout=58)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X75Y189.G3     net (fanout=7)        0.556   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X75Y189.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y183.F3     net (fanout=43)       1.267   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y183.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<37>_SW0
    SLICE_X72Y185.SR     net (fanout=1)        1.284   ftop/gbe0/dcp_dcp_dcpRespF/N28
    SLICE_X72Y185.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     13.449ns (6.738ns logic, 6.711ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.287ns (Levels of Logic = 10)
  Clock Path Skew:      -0.143ns (0.495 - 0.638)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y161.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X81Y163.F2     net (fanout=4)        1.004   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X81Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046853
    SLICE_X83Y162.G1     net (fanout=1)        0.367   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046853
    SLICE_X83Y162.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10468136
    SLICE_X83Y162.F3     net (fanout=3)        0.031   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046
    SLICE_X83Y162.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.G1     net (fanout=1)        0.628   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X79Y164.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X79Y164.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.F3     net (fanout=1)        0.292   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X75Y173.G2     net (fanout=16)       0.654   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X75Y173.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.F4     net (fanout=58)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X75Y189.G3     net (fanout=7)        0.556   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X75Y189.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y183.G4     net (fanout=43)       1.562   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y183.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X78Y183.SR     net (fanout=1)        0.959   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X78Y183.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.287ns (6.699ns logic, 6.588ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.232ns (Levels of Logic = 17)
  Clock Path Skew:      -0.174ns (0.498 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X83Y192.F1     net (fanout=43)       1.307   ftop/gbe0/dcpRespF/d0d1
    SLICE_X83Y192.X      Tilo                  0.562   ftop/gbe0/dcpRespF/N66
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X82Y188.SR     net (fanout=1)        0.595   ftop/gbe0/dcpRespF/N66
    SLICE_X82Y188.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     13.232ns (6.833ns logic, 6.399ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.302ns (Levels of Logic = 10)
  Clock Path Skew:      -0.103ns (0.535 - 0.638)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y161.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X81Y163.F2     net (fanout=4)        1.004   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X81Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046853
    SLICE_X83Y162.G1     net (fanout=1)        0.367   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046853
    SLICE_X83Y162.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10468136
    SLICE_X83Y162.F3     net (fanout=3)        0.031   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1046
    SLICE_X83Y162.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.G1     net (fanout=1)        0.628   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X79Y164.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0
    SLICE_X79Y164.F1     net (fanout=1)        0.383   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33_SW0/O
    SLICE_X79Y164.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.F3     net (fanout=1)        0.292   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request33
    SLICE_X79Y166.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X75Y173.G2     net (fanout=16)       0.654   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X75Y173.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.F4     net (fanout=58)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X75Y173.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X75Y189.G3     net (fanout=7)        0.556   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X75Y189.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X80Y183.F3     net (fanout=43)       1.267   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X80Y183.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<37>_SW0
    SLICE_X72Y185.SR     net (fanout=1)        1.284   ftop/gbe0/dcp_dcp_dcpRespF/N28
    SLICE_X72Y185.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     13.302ns (6.684ns logic, 6.618ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.192ns (Levels of Logic = 17)
  Clock Path Skew:      -0.185ns (0.487 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X85Y183.G4     net (fanout=43)       0.914   ftop/gbe0/dcpRespF/d0d1
    SLICE_X85Y183.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N28
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<44>_SW0
    SLICE_X87Y183.SR     net (fanout=1)        0.949   ftop/gbe0/dcpRespF/N12
    SLICE_X87Y183.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<44>
                                                       ftop/gbe0/dcpRespF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.192ns (6.832ns logic, 6.360ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.192ns (Levels of Logic = 17)
  Clock Path Skew:      -0.160ns (0.512 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X78Y190.G4     net (fanout=43)       1.241   ftop/gbe0/dcpRespF/d0d1
    SLICE_X78Y190.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/N54
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<32>_SW0
    SLICE_X78Y193.SR     net (fanout=1)        0.567   ftop/gbe0/dcpRespF/N38
    SLICE_X78Y193.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<32>
                                                       ftop/gbe0/dcpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     13.192ns (6.887ns logic, 6.305ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.147ns (Levels of Logic = 12)
  Clock Path Skew:      -0.195ns (0.511 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_71 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y139.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_71
    SLICE_X91Y134.G2     net (fanout=3)        1.018   ftop/gbe0/rxHdr_sV<71>
    SLICE_X91Y134.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<1>
    SLICE_X91Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<1>
    SLICE_X91Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<3>
    SLICE_X91Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<3>
    SLICE_X91Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<5>
    SLICE_X91Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<5>
    SLICE_X91Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<7>
    SLICE_X91Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<7>
    SLICE_X91Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<9>
    SLICE_X91Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<9>
    SLICE_X91Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<11>
    SLICE_X91Y150.G1     net (fanout=3)        1.532   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<11>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X83Y168.F1     net (fanout=69)       1.828   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X83Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N104
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X80Y169.SR     net (fanout=1)        0.945   ftop/gbe0/dcp_dcp_dcpReqF/N104
    SLICE_X80Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.147ns (6.037ns logic, 7.110ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.170ns (Levels of Logic = 17)
  Clock Path Skew:      -0.154ns (0.518 - 0.672)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y138.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X93Y129.F1     net (fanout=3)        1.319   ftop/gbe0/rxHdr_sV<68>
    SLICE_X93Y129.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X80Y184.F4     net (fanout=43)       0.792   ftop/gbe0/dcpRespF/d0d1
    SLICE_X80Y184.X      Tilo                  0.601   ftop/gbe0/dcpRespF/N70
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<17>_SW0
    SLICE_X79Y186.SR     net (fanout=1)        1.009   ftop/gbe0/dcpRespF/N70
    SLICE_X79Y186.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<17>
                                                       ftop/gbe0/dcpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.170ns (6.872ns logic, 6.298ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.220ns (Levels of Logic = 18)
  Clock Path Skew:      -0.103ns (0.518 - 0.621)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y134.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X93Y128.F1     net (fanout=3)        0.912   ftop/gbe0/rxHdr_sV<64>
    SLICE_X93Y128.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X84Y186.F4     net (fanout=7)        0.085   ftop/gbe0/dcpRespF_DEQ
    SLICE_X84Y186.X      Tilo                  0.601   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF/d0h1
    SLICE_X80Y184.F1     net (fanout=43)       1.464   ftop/gbe0/dcpRespF/d0h
    SLICE_X80Y184.X      Tilo                  0.601   ftop/gbe0/dcpRespF/N70
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<17>_SW0
    SLICE_X79Y186.SR     net (fanout=1)        1.009   ftop/gbe0/dcpRespF/N70
    SLICE_X79Y186.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<17>
                                                       ftop/gbe0/dcpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.220ns (7.042ns logic, 6.178ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.205ns (Levels of Logic = 18)
  Clock Path Skew:      -0.110ns (0.511 - 0.621)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y134.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X93Y128.F3     net (fanout=3)        0.841   ftop/gbe0/rxHdr_sV<65>
    SLICE_X93Y128.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X83Y168.F1     net (fanout=69)       1.828   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X83Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N104
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X80Y169.SR     net (fanout=1)        0.945   ftop/gbe0/dcp_dcp_dcpReqF/N104
    SLICE_X80Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.205ns (6.834ns logic, 6.371ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.114ns (Levels of Logic = 17)
  Clock Path Skew:      -0.195ns (0.511 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y139.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X93Y129.G2     net (fanout=3)        0.822   ftop/gbe0/rxHdr_sV<70>
    SLICE_X93Y129.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X83Y168.F1     net (fanout=69)       1.828   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X83Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N104
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X80Y169.SR     net (fanout=1)        0.945   ftop/gbe0/dcp_dcp_dcpReqF/N104
    SLICE_X80Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.114ns (6.762ns logic, 6.352ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.192ns (Levels of Logic = 18)
  Clock Path Skew:      -0.116ns (0.505 - 0.621)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y134.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X93Y128.F1     net (fanout=3)        0.912   ftop/gbe0/rxHdr_sV<64>
    SLICE_X93Y128.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<1>
    SLICE_X93Y129.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<3>
    SLICE_X93Y130.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<5>
    SLICE_X93Y131.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<7>
    SLICE_X93Y132.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<9>
    SLICE_X93Y133.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<11>
    SLICE_X93Y134.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<13>
    SLICE_X93Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<15>
    SLICE_X93Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<17>
    SLICE_X93Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<19>
    SLICE_X93Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<21>
    SLICE_X93Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.G2     net (fanout=3)        0.970   ftop/gbe0/Mcompar_rxHdr_sV_83_BITS_111_TO_64_88_EQ_macAddress_91___d492_cy<23>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X90Y166.G3     net (fanout=9)        0.577   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X90Y166.Y      Tilo                  0.616   ftop/gbe0/merge_fi0_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp50
    SLICE_X84Y186.G3     net (fanout=7)        1.120   ftop/gbe0/WILL_FIRE_RL_tx_dcp
    SLICE_X84Y186.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/d0h
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.G1     net (fanout=7)        0.470   ftop/gbe0/dcpRespF_DEQ
    SLICE_X83Y188.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0d11
    SLICE_X81Y182.F2     net (fanout=43)       1.179   ftop/gbe0/dcpRespF/d0d1
    SLICE_X81Y182.X      Tilo                  0.562   ftop/gbe0/dcpRespF/N32
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<35>_SW0
    SLICE_X79Y184.SR     net (fanout=1)        0.960   ftop/gbe0/dcpRespF/N32
    SLICE_X79Y184.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<35>
                                                       ftop/gbe0/dcpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     13.192ns (6.963ns logic, 6.229ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.081ns (Levels of Logic = 12)
  Clock Path Skew:      -0.195ns (0.511 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_70 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y139.YQ     Tcko                  0.596   ftop/gbe0/rxHdr_sV<71>
                                                       ftop/gbe0/rxHdr_sV_70
    SLICE_X91Y134.G1     net (fanout=3)        0.877   ftop/gbe0/rxHdr_sV<70>
    SLICE_X91Y134.COUT   Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<1>
    SLICE_X91Y135.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<1>
    SLICE_X91Y135.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<3>
    SLICE_X91Y136.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<3>
    SLICE_X91Y136.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<5>
    SLICE_X91Y137.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<5>
    SLICE_X91Y137.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<7>
    SLICE_X91Y138.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<7>
    SLICE_X91Y138.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<9>
    SLICE_X91Y139.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<9>
    SLICE_X91Y139.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<11>
    SLICE_X91Y150.G1     net (fanout=3)        1.532   ftop/gbe0/Mcompar_rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496_cmp_ne0000_cy<11>
    SLICE_X91Y150.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d4961
    SLICE_X91Y150.F3     net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_83_BIT_112_84_OR_NOT_rxHdr_sV_83_BITS_ETC___d496
    SLICE_X91Y150.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X91Y155.G2     net (fanout=9)        0.684   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X91Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X91Y155.F1     net (fanout=2)        0.423   ftop/gbe0/N78
    SLICE_X91Y155.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X84Y158.G4     net (fanout=7)        0.639   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X84Y158.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X83Y168.F1     net (fanout=69)       1.828   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X83Y168.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N104
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<33>_SW0
    SLICE_X80Y169.SR     net (fanout=1)        0.945   ftop/gbe0/dcp_dcp_dcpReqF/N104
    SLICE_X80Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<33>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     13.081ns (6.112ns logic, 6.969ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 0)
  Clock Path Skew:      6.250ns (6.981 - 0.731)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y181.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y182.BX    net (fanout=1)        0.289   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (1.252ns logic, 0.289ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 0)
  Clock Path Skew:      6.243ns (6.963 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X99Y182.BY     net (fanout=1)        0.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X99Y182.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.272ns logic, 0.270ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 0)
  Clock Path Skew:      6.252ns (6.963 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y182.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X98Y183.BY     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X98Y183.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (1.287ns logic, 0.287ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 0)
  Clock Path Skew:      6.250ns (6.981 - 0.731)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y182.BY    net (fanout=1)        0.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y182.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (1.287ns logic, 0.292ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 0)
  Clock Path Skew:      6.242ns (6.981 - 0.739)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y183.BY    net (fanout=1)        0.433   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y183.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (1.272ns logic, 0.433ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 0)
  Clock Path Skew:      6.242ns (6.981 - 0.739)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y183.BX    net (fanout=1)        0.768   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (1.212ns logic, 0.768ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.958ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 0)
  Clock Path Skew:      6.234ns (6.963 - 0.729)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y179.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X98Y183.BX     net (fanout=1)        4.024   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X98Y183.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (1.252ns logic, 4.024ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 0)
  Clock Path Skew:      6.234ns (6.963 - 0.729)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y178.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X99Y182.BX     net (fanout=1)        4.097   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X99Y182.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.212ns logic, 4.097ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (6.930 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X95Y188.BX     net (fanout=1)        4.108   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X95Y188.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.212ns logic, 4.108ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.322ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (6.930 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X95Y188.BY     net (fanout=1)        4.050   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X95Y188.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.272ns logic, 4.050ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.365 - 0.311)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y143.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    SLICE_X76Y142.BY     net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
    SLICE_X76Y142.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<57>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.365 - 0.311)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y143.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_57
    SLICE_X76Y142.BY     net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
    SLICE_X76Y142.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<57>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.060 - 0.048)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y143.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34
    SLICE_X84Y141.BY     net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
    SLICE_X84Y141.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<34>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.260 - 0.233)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y146.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53
    SLICE_X86Y146.BY     net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
    SLICE_X86Y146.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<53>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.060 - 0.048)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y143.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34
    SLICE_X84Y141.BY     net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
    SLICE_X84Y141.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<34>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.260 - 0.233)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y146.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53
    SLICE_X86Y146.BY     net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
    SLICE_X86Y146.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<53>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.094 - 0.073)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y143.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X82Y140.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X82Y140.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.094 - 0.073)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y143.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X82Y140.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X82Y140.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.374 - 0.318)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y161.YQ     Tcko                  0.477   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X88Y161.BY     net (fanout=3)        0.311   ftop/gbe0/rxDCPMesg<24>
    SLICE_X88Y161.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.325 - 0.254)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y154.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    SLICE_X74Y157.BY     net (fanout=2)        0.360   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
    SLICE_X74Y157.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<22>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.347ns logic, 0.360ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X90Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X90Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X72Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X72Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X72Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X72Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_21/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_21/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_20/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_20/SR
  Location pin: SLICE_X56Y73.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_13/SR
  Location pin: SLICE_X54Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_13/SR
  Location pin: SLICE_X54Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_12/SR
  Location pin: SLICE_X54Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_12/SR
  Location pin: SLICE_X54Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_31/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_31/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_30/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_30/SR
  Location pin: SLICE_X58Y63.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.327ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.610 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y154.CE    net (fanout=18)       1.782   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (3.019ns logic, 4.113ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.610 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.F1    net (fanout=3)        0.629   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y154.CE    net (fanout=18)       1.782   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (3.004ns logic, 4.094ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.610 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y173.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X106Y172.G2    net (fanout=4)        0.499   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y154.CE    net (fanout=18)       1.782   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.059ns (3.016ns logic, 4.043ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.610 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y173.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X106Y172.G4    net (fanout=3)        0.419   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y154.CE    net (fanout=18)       1.782   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (3.091ns logic, 3.963ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.920ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (0.610 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y175.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X106Y174.F4    net (fanout=3)        0.379   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y154.CE    net (fanout=18)       1.782   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (3.076ns logic, 3.844ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.645 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y161.CE    net (fanout=18)       1.590   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (3.019ns logic, 3.921ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.645 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y161.CE    net (fanout=18)       1.590   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (3.019ns logic, 3.921ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.610 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y154.CE    net (fanout=18)       1.551   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (3.019ns logic, 3.882ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.610 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y155.CE    net (fanout=18)       1.551   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y155.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (3.019ns logic, 3.882ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.610 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y154.CE    net (fanout=18)       1.551   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (3.019ns logic, 3.882ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.610 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y155.CE    net (fanout=18)       1.551   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y155.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (3.019ns logic, 3.882ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.649 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y161.CE    net (fanout=18)       1.585   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.019ns logic, 3.916ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.649 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y160.CE    net (fanout=18)       1.585   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y160.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.019ns logic, 3.916ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.649 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y161.CE    net (fanout=18)       1.585   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.019ns logic, 3.916ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.935ns (Levels of Logic = 4)
  Clock Path Skew:      -0.156ns (0.649 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y172.G1    net (fanout=20)       0.569   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X106Y172.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y160.CE    net (fanout=18)       1.585   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y160.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.935ns (3.019ns logic, 3.916ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (0.610 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y175.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X106Y174.F2    net (fanout=3)        0.426   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y154.CE    net (fanout=18)       1.782   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (3.001ns logic, 3.891ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.645 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.F1    net (fanout=3)        0.629   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y161.CE    net (fanout=18)       1.590   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (3.004ns logic, 3.902ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.645 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.F1    net (fanout=3)        0.629   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y161.CE    net (fanout=18)       1.590   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (3.004ns logic, 3.902ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.610 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.F1    net (fanout=3)        0.629   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y154.CE    net (fanout=18)       1.551   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.867ns (3.004ns logic, 3.863ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.610 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.F1    net (fanout=3)        0.629   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.F2    net (fanout=1)        0.294   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X107Y164.G4    net (fanout=4)        0.475   ftop/gbe0/gmac/N31
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X107Y173.F1    net (fanout=34)       0.914   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y154.CE    net (fanout=18)       1.551   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.867ns (3.004ns logic, 3.863ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.484 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y170.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y170.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.470 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y166.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X105Y166.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X105Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.075 - 0.055)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y163.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X105Y164.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X105Y164.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.436 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y157.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X109Y155.BX    net (fanout=2)        0.329   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X109Y155.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.436 - 0.385)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X108Y155.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X108Y155.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.081 - 0.069)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y160.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X111Y160.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X111Y160.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.077 - 0.065)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y164.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X107Y165.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X107Y165.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/rxRS_rxPipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y161.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    SLICE_X115Y160.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxData<5>
    SLICE_X115Y160.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y182.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X106Y183.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X106Y183.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.081 - 0.069)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y161.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X110Y160.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X110Y160.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.065 - 0.069)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y161.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X110Y158.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X110Y158.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.498ns logic, 0.313ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.097 - 0.083)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y165.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    SLICE_X110Y164.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/rxRS_rxData<7>
    SLICE_X110Y164.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.402 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y178.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X105Y179.BX    net (fanout=7)        0.360   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X105Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.481ns logic, 0.360ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.470 - 0.412)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X105Y166.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X105Y166.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.541ns logic, 0.344ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.075 - 0.055)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y163.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X105Y164.BY    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X105Y164.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.541ns logic, 0.312ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X107Y178.BX    net (fanout=6)        0.363   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X107Y178.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.478ns logic, 0.363ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.044 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y156.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X110Y157.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X110Y157.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.519ns logic, 0.346ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.065 - 0.069)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y161.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X110Y158.BY    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X110Y158.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.436 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y157.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X109Y155.BY    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X109Y155.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.599ns logic, 0.325ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.075 - 0.067)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X107Y172.CE    net (fanout=20)       0.496   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X107Y172.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.419ns logic, 0.496ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X106Y177.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X106Y177.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y183.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X106Y183.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y183.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X106Y183.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y182.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y182.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y182.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y182.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X104Y176.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X104Y176.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X104Y176.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X104Y176.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X106Y178.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120826638 paths analyzed, 46407 endpoints analyzed, 7132 failing endpoints
 7132 timing errors detected. (7132 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.659ns.
--------------------------------------------------------------------------------
Slack (setup path):     -14.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.558ns (Levels of Logic = 13)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y47.G4      net (fanout=14)       0.666   ftop/edp0/N125
    SLICE_X98Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X98Y46.G1      net (fanout=2)        0.418   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X98Y46.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X100Y43.G4     net (fanout=97)       0.962   ftop/edp0/N163
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.558ns (9.573ns logic, 16.985ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.499ns (Levels of Logic = 13)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y47.G4      net (fanout=14)       0.666   ftop/edp0/N125
    SLICE_X98Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X98Y46.G1      net (fanout=2)        0.418   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X98Y46.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X100Y43.G4     net (fanout=97)       0.962   ftop/edp0/N163
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.499ns (9.573ns logic, 16.926ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.468ns (Levels of Logic = 14)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X99Y39.G2      net (fanout=11)       0.844   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X99Y39.F2      net (fanout=2)        0.324   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.468ns (10.025ns logic, 16.443ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.460ns (Levels of Logic = 14)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X97Y44.F4      net (fanout=11)       0.319   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X97Y44.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X99Y39.F1      net (fanout=2)        0.840   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.460ns (10.026ns logic, 16.434ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.409ns (Levels of Logic = 14)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X99Y39.G2      net (fanout=11)       0.844   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X99Y39.F2      net (fanout=2)        0.324   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.409ns (10.025ns logic, 16.384ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.401ns (Levels of Logic = 14)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X97Y44.F4      net (fanout=11)       0.319   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X97Y44.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X99Y39.F1      net (fanout=2)        0.840   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.401ns (10.026ns logic, 16.375ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.338ns (Levels of Logic = 13)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X98Y42.G1      net (fanout=11)       0.666   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X98Y42.Y       Tilo                  0.616   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X100Y43.G3     net (fanout=21)       0.504   ftop/edp0/N2080
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.338ns (9.518ns logic, 16.820ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.279ns (Levels of Logic = 13)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X98Y42.G1      net (fanout=11)       0.666   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X98Y42.Y       Tilo                  0.616   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X100Y43.G3     net (fanout=21)       0.504   ftop/edp0/N2080
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X113Y8.F2      net (fanout=5)        0.353   ftop/edp0/Sh4157
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_G
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.279ns (9.518ns logic, 16.761ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.196ns (Levels of Logic = 14)
  Clock Path Skew:      -0.073ns (0.273 - 0.346)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y47.G4      net (fanout=14)       0.666   ftop/edp0/N125
    SLICE_X98Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X98Y46.G1      net (fanout=2)        0.418   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X98Y46.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X100Y43.G4     net (fanout=97)       0.962   ftop/edp0/N163
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X112Y2.G2      net (fanout=5)        0.956   ftop/edp0/Sh4157
    SLICE_X112Y2.X       Tif5x                 0.853   ftop/edp0/Sh4957
                                                       ftop/edp0/Sh495728_F
                                                       ftop/edp0/Sh495728
    SLICE_X96Y15.G1      net (fanout=4)        2.416   ftop/edp0/Sh4957
    SLICE_X96Y15.X       Tif5x                 0.853   ftop/edp0/Sh5773
                                                       ftop/edp0/Sh57732
                                                       ftop/edp0/Sh5773_f5
    SLICE_X88Y19.F4      net (fanout=13)       1.280   ftop/edp0/Sh5773
    SLICE_X88Y19.X       Tilo                  0.601   ftop/edp0/N2818
                                                       ftop/edp0/Sh6573_SW0_SW0
    SLICE_X72Y27.G3      net (fanout=1)        1.320   ftop/edp0/N2818
    SLICE_X72Y27.Y       Tilo                  0.616   ftop/edp0/N13711
                                                       ftop/edp0/Sh6573
    SLICE_X72Y27.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573/O
    SLICE_X72Y27.X       Tilo                  0.601   ftop/edp0/N13711
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7787<9>_SW0
    SLICE_X72Y28.F3      net (fanout=1)        0.265   ftop/edp0/N13711
    SLICE_X72Y28.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     26.196ns (9.794ns logic, 16.402ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.157ns (Levels of Logic = 13)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y47.G4      net (fanout=14)       0.666   ftop/edp0/N125
    SLICE_X98Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X98Y46.G1      net (fanout=2)        0.418   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X98Y46.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X100Y43.G4     net (fanout=97)       0.962   ftop/edp0/N163
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X110Y11.G2     net (fanout=36)       2.370   ftop/edp0/N197
    SLICE_X110Y11.Y      Tilo                  0.616   ftop/edp0/N2054
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X109Y0.G4      net (fanout=4)        0.830   ftop/edp0/x__h55201<152>
    SLICE_X109Y0.X       Tif5x                 0.791   ftop/edp0/Sh4153
                                                       ftop/edp0/Sh4153_F
                                                       ftop/edp0/Sh4153
    SLICE_X113Y8.G1      net (fanout=6)        1.202   ftop/edp0/Sh4153
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_F
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.157ns (9.573ns logic, 16.584ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.137ns (Levels of Logic = 14)
  Clock Path Skew:      -0.077ns (0.273 - 0.350)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y47.G4      net (fanout=14)       0.666   ftop/edp0/N125
    SLICE_X98Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X98Y46.G1      net (fanout=2)        0.418   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X98Y46.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X100Y43.G4     net (fanout=97)       0.962   ftop/edp0/N163
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X112Y2.G2      net (fanout=5)        0.956   ftop/edp0/Sh4157
    SLICE_X112Y2.X       Tif5x                 0.853   ftop/edp0/Sh4957
                                                       ftop/edp0/Sh495728_F
                                                       ftop/edp0/Sh495728
    SLICE_X96Y15.G1      net (fanout=4)        2.416   ftop/edp0/Sh4957
    SLICE_X96Y15.X       Tif5x                 0.853   ftop/edp0/Sh5773
                                                       ftop/edp0/Sh57732
                                                       ftop/edp0/Sh5773_f5
    SLICE_X88Y19.F4      net (fanout=13)       1.280   ftop/edp0/Sh5773
    SLICE_X88Y19.X       Tilo                  0.601   ftop/edp0/N2818
                                                       ftop/edp0/Sh6573_SW0_SW0
    SLICE_X72Y27.G3      net (fanout=1)        1.320   ftop/edp0/N2818
    SLICE_X72Y27.Y       Tilo                  0.616   ftop/edp0/N13711
                                                       ftop/edp0/Sh6573
    SLICE_X72Y27.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573/O
    SLICE_X72Y27.X       Tilo                  0.601   ftop/edp0/N13711
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7787<9>_SW0
    SLICE_X72Y28.F3      net (fanout=1)        0.265   ftop/edp0/N13711
    SLICE_X72Y28.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     26.137ns (9.794ns logic, 16.343ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.098ns (Levels of Logic = 13)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y47.G4      net (fanout=14)       0.666   ftop/edp0/N125
    SLICE_X98Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_2
    SLICE_X98Y46.G1      net (fanout=2)        0.418   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta291
    SLICE_X98Y46.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X100Y43.G4     net (fanout=97)       0.962   ftop/edp0/N163
    SLICE_X100Y43.Y      Tilo                  0.616   ftop/edp0/N2990
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody2
    SLICE_X103Y31.G1     net (fanout=28)       2.090   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X110Y11.G2     net (fanout=36)       2.370   ftop/edp0/N197
    SLICE_X110Y11.Y      Tilo                  0.616   ftop/edp0/N2054
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X109Y0.G4      net (fanout=4)        0.830   ftop/edp0/x__h55201<152>
    SLICE_X109Y0.X       Tif5x                 0.791   ftop/edp0/Sh4153
                                                       ftop/edp0/Sh4153_F
                                                       ftop/edp0/Sh4153
    SLICE_X113Y8.G1      net (fanout=6)        1.202   ftop/edp0/Sh4153
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_F
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.098ns (9.573ns logic, 16.525ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.106ns (Levels of Logic = 15)
  Clock Path Skew:      -0.073ns (0.273 - 0.346)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X99Y39.G2      net (fanout=11)       0.844   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X99Y39.F2      net (fanout=2)        0.324   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X112Y2.G2      net (fanout=5)        0.956   ftop/edp0/Sh4157
    SLICE_X112Y2.X       Tif5x                 0.853   ftop/edp0/Sh4957
                                                       ftop/edp0/Sh495728_F
                                                       ftop/edp0/Sh495728
    SLICE_X96Y15.G1      net (fanout=4)        2.416   ftop/edp0/Sh4957
    SLICE_X96Y15.X       Tif5x                 0.853   ftop/edp0/Sh5773
                                                       ftop/edp0/Sh57732
                                                       ftop/edp0/Sh5773_f5
    SLICE_X88Y19.F4      net (fanout=13)       1.280   ftop/edp0/Sh5773
    SLICE_X88Y19.X       Tilo                  0.601   ftop/edp0/N2818
                                                       ftop/edp0/Sh6573_SW0_SW0
    SLICE_X72Y27.G3      net (fanout=1)        1.320   ftop/edp0/N2818
    SLICE_X72Y27.Y       Tilo                  0.616   ftop/edp0/N13711
                                                       ftop/edp0/Sh6573
    SLICE_X72Y27.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573/O
    SLICE_X72Y27.X       Tilo                  0.601   ftop/edp0/N13711
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7787<9>_SW0
    SLICE_X72Y28.F3      net (fanout=1)        0.265   ftop/edp0/N13711
    SLICE_X72Y28.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     26.106ns (10.246ns logic, 15.860ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.098ns (Levels of Logic = 15)
  Clock Path Skew:      -0.073ns (0.273 - 0.346)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X97Y44.F4      net (fanout=11)       0.319   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X97Y44.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X99Y39.F1      net (fanout=2)        0.840   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X112Y2.G2      net (fanout=5)        0.956   ftop/edp0/Sh4157
    SLICE_X112Y2.X       Tif5x                 0.853   ftop/edp0/Sh4957
                                                       ftop/edp0/Sh495728_F
                                                       ftop/edp0/Sh495728
    SLICE_X96Y15.G1      net (fanout=4)        2.416   ftop/edp0/Sh4957
    SLICE_X96Y15.X       Tif5x                 0.853   ftop/edp0/Sh5773
                                                       ftop/edp0/Sh57732
                                                       ftop/edp0/Sh5773_f5
    SLICE_X88Y19.F4      net (fanout=13)       1.280   ftop/edp0/Sh5773
    SLICE_X88Y19.X       Tilo                  0.601   ftop/edp0/N2818
                                                       ftop/edp0/Sh6573_SW0_SW0
    SLICE_X72Y27.G3      net (fanout=1)        1.320   ftop/edp0/N2818
    SLICE_X72Y27.Y       Tilo                  0.616   ftop/edp0/N13711
                                                       ftop/edp0/Sh6573
    SLICE_X72Y27.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573/O
    SLICE_X72Y27.X       Tilo                  0.601   ftop/edp0/N13711
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7787<9>_SW0
    SLICE_X72Y28.F3      net (fanout=1)        0.265   ftop/edp0/N13711
    SLICE_X72Y28.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     26.098ns (10.247ns logic, 15.851ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.067ns (Levels of Logic = 14)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X99Y39.G2      net (fanout=11)       0.844   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X99Y39.F2      net (fanout=2)        0.324   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X110Y11.G2     net (fanout=36)       2.370   ftop/edp0/N197
    SLICE_X110Y11.Y      Tilo                  0.616   ftop/edp0/N2054
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X109Y0.G4      net (fanout=4)        0.830   ftop/edp0/x__h55201<152>
    SLICE_X109Y0.X       Tif5x                 0.791   ftop/edp0/Sh4153
                                                       ftop/edp0/Sh4153_F
                                                       ftop/edp0/Sh4153
    SLICE_X113Y8.G1      net (fanout=6)        1.202   ftop/edp0/Sh4153
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_F
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.067ns (10.025ns logic, 16.042ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_1_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.059ns (Levels of Logic = 14)
  Clock Path Skew:      -0.101ns (0.566 - 0.667)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_1_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y37.YQ      Tcko                  0.596   ftop/edp0/dpControl_1_1
                                                       ftop/edp0/dpControl_1_1
    SLICE_X82Y38.F1      net (fanout=2)        0.414   ftop/edp0/dpControl_1_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X97Y44.F4      net (fanout=11)       0.319   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X97Y44.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X99Y39.F1      net (fanout=2)        0.840   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X110Y11.G2     net (fanout=36)       2.370   ftop/edp0/N197
    SLICE_X110Y11.Y      Tilo                  0.616   ftop/edp0/N2054
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X109Y0.G4      net (fanout=4)        0.830   ftop/edp0/x__h55201<152>
    SLICE_X109Y0.X       Tif5x                 0.791   ftop/edp0/Sh4153
                                                       ftop/edp0/Sh4153_F
                                                       ftop/edp0/Sh4153
    SLICE_X113Y8.G1      net (fanout=6)        1.202   ftop/edp0/Sh4153
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_F
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.059ns (10.026ns logic, 16.033ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.047ns (Levels of Logic = 15)
  Clock Path Skew:      -0.077ns (0.273 - 0.350)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X99Y39.G2      net (fanout=11)       0.844   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X99Y39.F2      net (fanout=2)        0.324   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X112Y2.G2      net (fanout=5)        0.956   ftop/edp0/Sh4157
    SLICE_X112Y2.X       Tif5x                 0.853   ftop/edp0/Sh4957
                                                       ftop/edp0/Sh495728_F
                                                       ftop/edp0/Sh495728
    SLICE_X96Y15.G1      net (fanout=4)        2.416   ftop/edp0/Sh4957
    SLICE_X96Y15.X       Tif5x                 0.853   ftop/edp0/Sh5773
                                                       ftop/edp0/Sh57732
                                                       ftop/edp0/Sh5773_f5
    SLICE_X88Y19.F4      net (fanout=13)       1.280   ftop/edp0/Sh5773
    SLICE_X88Y19.X       Tilo                  0.601   ftop/edp0/N2818
                                                       ftop/edp0/Sh6573_SW0_SW0
    SLICE_X72Y27.G3      net (fanout=1)        1.320   ftop/edp0/N2818
    SLICE_X72Y27.Y       Tilo                  0.616   ftop/edp0/N13711
                                                       ftop/edp0/Sh6573
    SLICE_X72Y27.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573/O
    SLICE_X72Y27.X       Tilo                  0.601   ftop/edp0/N13711
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7787<9>_SW0
    SLICE_X72Y28.F3      net (fanout=1)        0.265   ftop/edp0/N13711
    SLICE_X72Y28.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     26.047ns (10.246ns logic, 15.801ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_429 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.039ns (Levels of Logic = 15)
  Clock Path Skew:      -0.077ns (0.273 - 0.350)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_429
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X97Y44.F4      net (fanout=11)       0.319   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X97Y44.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X99Y39.F1      net (fanout=2)        0.840   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X106Y1.G1      net (fanout=36)       2.696   ftop/edp0/N197
    SLICE_X106Y1.Y       Tilo                  0.616   ftop/edp0/x__h55201<144>
                                                       ftop/edp0/x__h55201_and0000<4>1
    SLICE_X113Y6.F4      net (fanout=4)        1.754   ftop/edp0/x__h55201<154>
    SLICE_X113Y6.X       Tif5x                 0.791   ftop/edp0/Sh4157
                                                       ftop/edp0/Sh4157_G
                                                       ftop/edp0/Sh4157
    SLICE_X112Y2.G2      net (fanout=5)        0.956   ftop/edp0/Sh4157
    SLICE_X112Y2.X       Tif5x                 0.853   ftop/edp0/Sh4957
                                                       ftop/edp0/Sh495728_F
                                                       ftop/edp0/Sh495728
    SLICE_X96Y15.G1      net (fanout=4)        2.416   ftop/edp0/Sh4957
    SLICE_X96Y15.X       Tif5x                 0.853   ftop/edp0/Sh5773
                                                       ftop/edp0/Sh57732
                                                       ftop/edp0/Sh5773_f5
    SLICE_X88Y19.F4      net (fanout=13)       1.280   ftop/edp0/Sh5773
    SLICE_X88Y19.X       Tilo                  0.601   ftop/edp0/N2818
                                                       ftop/edp0/Sh6573_SW0_SW0
    SLICE_X72Y27.G3      net (fanout=1)        1.320   ftop/edp0/N2818
    SLICE_X72Y27.Y       Tilo                  0.616   ftop/edp0/N13711
                                                       ftop/edp0/Sh6573
    SLICE_X72Y27.F1      net (fanout=1)        0.373   ftop/edp0/Sh6573/O
    SLICE_X72Y27.X       Tilo                  0.601   ftop/edp0/N13711
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7787<9>_SW0
    SLICE_X72Y28.F3      net (fanout=1)        0.265   ftop/edp0/N13711
    SLICE_X72Y28.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<429>
                                                       ftop/edp0/edp_dgdpTx_vec_429_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_429
    -------------------------------------------------  ---------------------------
    Total                                     26.039ns (10.247ns logic, 15.792ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.008ns (Levels of Logic = 14)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X99Y39.G2      net (fanout=11)       0.844   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X99Y39.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0_1
    SLICE_X99Y39.F2      net (fanout=2)        0.324   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW0_SW0
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X110Y11.G2     net (fanout=36)       2.370   ftop/edp0/N197
    SLICE_X110Y11.Y      Tilo                  0.616   ftop/edp0/N2054
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X109Y0.G4      net (fanout=4)        0.830   ftop/edp0/x__h55201<152>
    SLICE_X109Y0.X       Tif5x                 0.791   ftop/edp0/Sh4153
                                                       ftop/edp0/Sh4153_F
                                                       ftop/edp0/Sh4153
    SLICE_X113Y8.G1      net (fanout=6)        1.202   ftop/edp0/Sh4153
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_F
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.008ns (10.025ns logic, 15.983ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.000ns (Levels of Logic = 14)
  Clock Path Skew:      -0.105ns (0.566 - 0.671)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y39.YQ      Tcko                  0.596   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X82Y38.F3      net (fanout=2)        0.355   ftop/edp0/dpControl_0_1
    SLICE_X82Y38.X       Tilo                  0.601   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
                                                       ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111_1
    SLICE_X84Y47.F1      net (fanout=1)        0.792   ftop/edp0/MUX_bml_lclBufsCF_write_1__SEL_1111
    SLICE_X84Y47.X       Tilo                  0.601   ftop/edp0/N125
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X97Y44.G1      net (fanout=14)       0.711   ftop/edp0/N125
    SLICE_X97Y44.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29_1
    SLICE_X97Y44.F4      net (fanout=11)       0.319   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X97Y44.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X99Y39.F1      net (fanout=2)        0.840   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X99Y39.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.G2      net (fanout=61)       0.731   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X98Y30.Y       Tilo                  0.616   ftop/edp0/N158
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X103Y31.G2     net (fanout=616)      0.984   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X103Y31.Y      Tilo                  0.561   ftop/edp0/x__h55201<122>
                                                       ftop/edp0/x__h55201_and0000<1>21
    SLICE_X110Y11.G2     net (fanout=36)       2.370   ftop/edp0/N197
    SLICE_X110Y11.Y      Tilo                  0.616   ftop/edp0/N2054
                                                       ftop/edp0/x__h55201_and0000<2>1
    SLICE_X109Y0.G4      net (fanout=4)        0.830   ftop/edp0/x__h55201<152>
    SLICE_X109Y0.X       Tif5x                 0.791   ftop/edp0/Sh4153
                                                       ftop/edp0/Sh4153_F
                                                       ftop/edp0/Sh4153
    SLICE_X113Y8.G1      net (fanout=6)        1.202   ftop/edp0/Sh4153
    SLICE_X113Y8.X       Tif5x                 0.791   ftop/edp0/Sh4961
                                                       ftop/edp0/Sh496131_F
                                                       ftop/edp0/Sh496131
    SLICE_X92Y17.G2      net (fanout=6)        2.304   ftop/edp0/Sh4961
    SLICE_X92Y17.X       Tif5x                 0.853   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X91Y16.G2      net (fanout=12)       0.374   ftop/edp0/Sh5761
    SLICE_X91Y16.X       Tif5x                 0.791   ftop/edp0/N721
                                                       ftop/edp0/Sh6561_SW0_F_INV_0
                                                       ftop/edp0/Sh6561_SW0
    SLICE_X74Y21.G4      net (fanout=3)        1.587   ftop/edp0/N721
    SLICE_X74Y21.X       Tif5x                 0.853   ftop/edp0/N1165
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<3>_SW0
    SLICE_X96Y60.G2      net (fanout=1)        2.575   ftop/edp0/N1165
    SLICE_X96Y60.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     26.000ns (10.026ns logic, 15.974ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.127ns (0.667 - 0.540)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X28Y15.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_5_MData<1>
    SLICE_X28Y15.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_1 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.127ns (0.667 - 0.540)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_1 to ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<1>
                                                       ftop/cp/wci_reqF_q_0_1
    SLICE_X28Y15.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_5_MData<1>
    SLICE_X28Y15.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.510 - 0.413)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_23
    SLICE_X66Y65.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X66Y65.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.510 - 0.413)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y65.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_3_q_0_23
    SLICE_X66Y65.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X66Y65.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.500 - 0.431)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y90.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X84Y90.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X84Y90.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.500 - 0.431)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y90.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X84Y90.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X84Y90.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y22.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X62Y23.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X62Y23.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.434 - 0.374)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y22.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X62Y23.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X62Y23.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.340 - 0.273)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y118.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_5
    SLICE_X12Y118.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X12Y118.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.340 - 0.273)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y118.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_5
    SLICE_X12Y118.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X12Y118.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.484 - 0.435)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X66Y47.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X66Y47.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_7 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.484 - 0.435)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_7 to ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_3_q_0_7
    SLICE_X66Y47.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<7>
    SLICE_X66Y47.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.133 - 0.099)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y110.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X38Y109.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<14>
    SLICE_X38Y109.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.133 - 0.099)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y110.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X38Y109.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<14>
    SLICE_X38Y109.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.474 - 0.404)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X44Y24.BY      net (fanout=2)        0.357   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X44Y24.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.266ns logic, 0.357ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.474 - 0.404)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y25.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X44Y24.BY      net (fanout=2)        0.357   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X44Y24.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.267ns logic, 0.357ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.048 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y123.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X38Y125.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X38Y125.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.048 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y123.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X38Y125.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X38Y125.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_5 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.131 - 0.107)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_5 to ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<5>
                                                       ftop/cp/wci_reqF_q_0_5
    SLICE_X36Y39.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<5>
    SLICE_X36Y39.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_22 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.035 - 0.011)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_22 to ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y119.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_22
    SLICE_X38Y116.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<22>
    SLICE_X38Y116.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sSyncReg1<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sSyncReg1_1/SR
  Location pin: SLICE_X60Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sSyncReg1<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sSyncReg1_1/SR
  Location pin: SLICE_X60Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sSyncReg1<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sSyncReg1_0/SR
  Location pin: SLICE_X60Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sSyncReg1<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sSyncReg1_0/SR
  Location pin: SLICE_X60Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_11/SR
  Location pin: SLICE_X0Y131.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_11/SR
  Location pin: SLICE_X0Y131.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_10/SR
  Location pin: SLICE_X0Y131.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_10/SR
  Location pin: SLICE_X0Y131.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_13/SR
  Location pin: SLICE_X0Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_13/SR
  Location pin: SLICE_X0Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_12/SR
  Location pin: SLICE_X0Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_12/SR
  Location pin: SLICE_X0Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_15/SR
  Location pin: SLICE_X2Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_15/SR
  Location pin: SLICE_X2Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_14/SR
  Location pin: SLICE_X2Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_14/SR
  Location pin: SLICE_X2Y140.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_17/SR
  Location pin: SLICE_X0Y139.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_17/SR
  Location pin: SLICE_X0Y139.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_16/SR
  Location pin: SLICE_X0Y139.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<17>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_16/SR
  Location pin: SLICE_X0Y139.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     26.659ns|            0|         7132|            2|    120826638|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     26.659ns|          N/A|         7132|            0|    120826638|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.327|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.789|         |    3.432|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.659|         |         |         |
sys0_clkp      |   26.659|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.659|         |         |         |
sys0_clkp      |   26.659|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8678  Score: 28029293  (Setup/Max: 27998046, Hold: 31247)

Constraints cover 121082088 paths, 0 nets, and 100518 connections

Design statistics:
   Minimum period:  26.659ns{1}   (Maximum frequency:  37.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 27 15:21:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 827 MB



