# FPGA-AES-encryptor
AES processor impelmented by Verilog. This processor can run at the frequency of 50MHz and take 10 cycles to encrypt an 128-bit plain text.The processor uses several simple commands and state bits to input, encrypt and output the data.
