#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  8 12:56:20 2024
# Process ID: 22308
# Current directory: C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1
# Command line: vivado.exe -log RISCV_RB_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source RISCV_RB_bd_wrapper.tcl -notrace
# Log file: C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper.vdi
# Journal file: C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1\vivado.jou
# Running On: DESKTOP-FC0OD32, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12689 MB
#-----------------------------------------------------------
source RISCV_RB_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 452.598 ; gain = 182.625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top RISCV_RB_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_RISCV_RB_0_0/RISCV_RB_bd_RISCV_RB_0_0.dcp' for cell 'RISCV_RB_bd_i/RISCV_RB_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_RWr_0/RISCV_RB_bd_RWr_0.dcp' for cell 'RISCV_RB_bd_i/RWr'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_WBDat_0/RISCV_RB_bd_WBDat_0.dcp' for cell 'RISCV_RB_bd_i/WBDat'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_ce_0/RISCV_RB_bd_ce_0.dcp' for cell 'RISCV_RB_bd_i/ce'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_clk_0/RISCV_RB_bd_clk_0.dcp' for cell 'RISCV_RB_bd_i/clk'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_proc_sys_reset_0_0/RISCV_RB_bd_proc_sys_reset_0_0.dcp' for cell 'RISCV_RB_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_processing_system7_0_0/RISCV_RB_bd_processing_system7_0_0.dcp' for cell 'RISCV_RB_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rd_0/RISCV_RB_bd_rd_0.dcp' for cell 'RISCV_RB_bd_i/rd'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1_0/RISCV_RB_bd_rs1_0.dcp' for cell 'RISCV_RB_bd_i/rs1'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1D_0/RISCV_RB_bd_rs1D_0.dcp' for cell 'RISCV_RB_bd_i/rs1D'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2_0/RISCV_RB_bd_rs2_0.dcp' for cell 'RISCV_RB_bd_i/rs2'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2D_0/RISCV_RB_bd_rs2D_0.dcp' for cell 'RISCV_RB_bd_i/rs2D'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rst_0/RISCV_RB_bd_rst_0.dcp' for cell 'RISCV_RB_bd_i/rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_xbar_0/RISCV_RB_bd_xbar_0.dcp' for cell 'RISCV_RB_bd_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_auto_pc_0/RISCV_RB_bd_auto_pc_0.dcp' for cell 'RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 931.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_processing_system7_0_0/RISCV_RB_bd_processing_system7_0_0.xdc] for cell 'RISCV_RB_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_processing_system7_0_0/RISCV_RB_bd_processing_system7_0_0.xdc] for cell 'RISCV_RB_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_RWr_0/RISCV_RB_bd_RWr_0_board.xdc] for cell 'RISCV_RB_bd_i/RWr/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_RWr_0/RISCV_RB_bd_RWr_0_board.xdc] for cell 'RISCV_RB_bd_i/RWr/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_RWr_0/RISCV_RB_bd_RWr_0.xdc] for cell 'RISCV_RB_bd_i/RWr/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_RWr_0/RISCV_RB_bd_RWr_0.xdc] for cell 'RISCV_RB_bd_i/RWr/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rd_0/RISCV_RB_bd_rd_0_board.xdc] for cell 'RISCV_RB_bd_i/rd/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rd_0/RISCV_RB_bd_rd_0_board.xdc] for cell 'RISCV_RB_bd_i/rd/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rd_0/RISCV_RB_bd_rd_0.xdc] for cell 'RISCV_RB_bd_i/rd/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rd_0/RISCV_RB_bd_rd_0.xdc] for cell 'RISCV_RB_bd_i/rd/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1_0/RISCV_RB_bd_rs1_0_board.xdc] for cell 'RISCV_RB_bd_i/rs1/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1_0/RISCV_RB_bd_rs1_0_board.xdc] for cell 'RISCV_RB_bd_i/rs1/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1_0/RISCV_RB_bd_rs1_0.xdc] for cell 'RISCV_RB_bd_i/rs1/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1_0/RISCV_RB_bd_rs1_0.xdc] for cell 'RISCV_RB_bd_i/rs1/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2_0/RISCV_RB_bd_rs2_0_board.xdc] for cell 'RISCV_RB_bd_i/rs2/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2_0/RISCV_RB_bd_rs2_0_board.xdc] for cell 'RISCV_RB_bd_i/rs2/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2_0/RISCV_RB_bd_rs2_0.xdc] for cell 'RISCV_RB_bd_i/rs2/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2_0/RISCV_RB_bd_rs2_0.xdc] for cell 'RISCV_RB_bd_i/rs2/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1D_0/RISCV_RB_bd_rs1D_0_board.xdc] for cell 'RISCV_RB_bd_i/rs1D/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1D_0/RISCV_RB_bd_rs1D_0_board.xdc] for cell 'RISCV_RB_bd_i/rs1D/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1D_0/RISCV_RB_bd_rs1D_0.xdc] for cell 'RISCV_RB_bd_i/rs1D/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs1D_0/RISCV_RB_bd_rs1D_0.xdc] for cell 'RISCV_RB_bd_i/rs1D/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2D_0/RISCV_RB_bd_rs2D_0_board.xdc] for cell 'RISCV_RB_bd_i/rs2D/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2D_0/RISCV_RB_bd_rs2D_0_board.xdc] for cell 'RISCV_RB_bd_i/rs2D/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2D_0/RISCV_RB_bd_rs2D_0.xdc] for cell 'RISCV_RB_bd_i/rs2D/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rs2D_0/RISCV_RB_bd_rs2D_0.xdc] for cell 'RISCV_RB_bd_i/rs2D/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_WBDat_0/RISCV_RB_bd_WBDat_0_board.xdc] for cell 'RISCV_RB_bd_i/WBDat/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_WBDat_0/RISCV_RB_bd_WBDat_0_board.xdc] for cell 'RISCV_RB_bd_i/WBDat/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_WBDat_0/RISCV_RB_bd_WBDat_0.xdc] for cell 'RISCV_RB_bd_i/WBDat/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_WBDat_0/RISCV_RB_bd_WBDat_0.xdc] for cell 'RISCV_RB_bd_i/WBDat/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_ce_0/RISCV_RB_bd_ce_0_board.xdc] for cell 'RISCV_RB_bd_i/ce/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_ce_0/RISCV_RB_bd_ce_0_board.xdc] for cell 'RISCV_RB_bd_i/ce/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_ce_0/RISCV_RB_bd_ce_0.xdc] for cell 'RISCV_RB_bd_i/ce/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_ce_0/RISCV_RB_bd_ce_0.xdc] for cell 'RISCV_RB_bd_i/ce/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_clk_0/RISCV_RB_bd_clk_0_board.xdc] for cell 'RISCV_RB_bd_i/clk/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_clk_0/RISCV_RB_bd_clk_0_board.xdc] for cell 'RISCV_RB_bd_i/clk/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_clk_0/RISCV_RB_bd_clk_0.xdc] for cell 'RISCV_RB_bd_i/clk/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_clk_0/RISCV_RB_bd_clk_0.xdc] for cell 'RISCV_RB_bd_i/clk/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rst_0/RISCV_RB_bd_rst_0_board.xdc] for cell 'RISCV_RB_bd_i/rst/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rst_0/RISCV_RB_bd_rst_0_board.xdc] for cell 'RISCV_RB_bd_i/rst/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rst_0/RISCV_RB_bd_rst_0.xdc] for cell 'RISCV_RB_bd_i/rst/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_rst_0/RISCV_RB_bd_rst_0.xdc] for cell 'RISCV_RB_bd_i/rst/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_proc_sys_reset_0_0/RISCV_RB_bd_proc_sys_reset_0_0_board.xdc] for cell 'RISCV_RB_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_proc_sys_reset_0_0/RISCV_RB_bd_proc_sys_reset_0_0_board.xdc] for cell 'RISCV_RB_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_proc_sys_reset_0_0/RISCV_RB_bd_proc_sys_reset_0_0.xdc] for cell 'RISCV_RB_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/sources_1/bd/RISCV_RB_bd/ip/RISCV_RB_bd_proc_sys_reset_0_0/RISCV_RB_bd_proc_sys_reset_0_0.xdc] for cell 'RISCV_RB_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/constrs_1/imports/generated/physical_constr.xdc]
Finished Parsing XDC File [C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.srcs/constrs_1/imports/generated/physical_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1100.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1100.574 ; gain = 616.770
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.699 ; gain = 26.125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 145a92907

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1674.352 ; gain = 547.652

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 145a92907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 145a92907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 1 Initialization | Checksum: 145a92907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 145a92907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 145a92907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 145a92907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15acf47b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2043.031 ; gain = 0.000
Retarget | Checksum: 15acf47b1
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 73 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16bb07b8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 2043.031 ; gain = 0.000
Constant propagation | Checksum: 16bb07b8d
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 20 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a43d2369

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.736 . Memory (MB): peak = 2043.031 ; gain = 0.000
Sweep | Checksum: 1a43d2369
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 103 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst to drive 995 load(s) on clock net RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 10c7c12d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 2043.031 ; gain = 0.000
BUFG optimization | Checksum: 10c7c12d4
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10c7c12d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 2043.031 ; gain = 0.000
Shift Register Optimization | Checksum: 10c7c12d4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b2e708e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 2043.031 ; gain = 0.000
Post Processing Netlist | Checksum: 1b2e708e3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22ceb8351

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22ceb8351

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 9 Finalization | Checksum: 22ceb8351

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.031 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              73  |                                              0  |
|  Constant propagation         |               2  |              20  |                                              0  |
|  Sweep                        |               0  |             103  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22ceb8351

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2043.031 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22ceb8351

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2043.031 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22ceb8351

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2043.031 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2043.031 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22ceb8351

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2043.031 ; gain = 942.457
INFO: [runtcl-4] Executing : report_drc -file RISCV_RB_bd_wrapper_drc_opted.rpt -pb RISCV_RB_bd_wrapper_drc_opted.pb -rpx RISCV_RB_bd_wrapper_drc_opted.rpx
Command: report_drc -file RISCV_RB_bd_wrapper_drc_opted.rpt -pb RISCV_RB_bd_wrapper_drc_opted.pb -rpx RISCV_RB_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2043.031 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2043.031 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.031 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2043.031 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2043.031 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2043.031 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 140e60a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2043.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 107eb5f20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d24017b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d24017b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d24017b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 188758d74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 162af4c24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 162af4c24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c3815aa4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 55 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 25 nets or LUTs. Breaked 0 LUT, combined 25 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2043.031 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             25  |                    25  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             25  |                    25  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11de17d98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10d34cefb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10d34cefb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164e6a50d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152d9eadc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12168e9f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f7992c9c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17bdf04ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1421a36b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1764df40e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1764df40e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 154bab4dd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.986 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b08f31c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b08f31c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 154bab4dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.986. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1100f88d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1100f88d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1100f88d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1100f88d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1100f88d2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2043.031 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 155e67c02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000
Ending Placer Task | Checksum: 10a60ac38

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2043.031 ; gain = 0.000
80 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file RISCV_RB_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file RISCV_RB_bd_wrapper_utilization_placed.rpt -pb RISCV_RB_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RISCV_RB_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2043.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2044.504 ; gain = 0.938
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 2044.504 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.504 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2044.504 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2044.504 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2044.504 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 2044.504 ; gain = 0.938
INFO: [Common 17-1381] The checkpoint 'C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8b0374d6 ConstDB: 0 ShapeSum: 7f5d3762 RouteDB: 0
Post Restoration Checksum: NetGraph: 7edc3f35 | NumContArr: 437344dc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 247a1794b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2194.621 ; gain = 137.977

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 247a1794b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2194.621 ; gain = 137.977

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 247a1794b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2194.621 ; gain = 137.977
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27a9b476e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2263.430 ; gain = 206.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.053  | TNS=0.000  | WHS=-0.189 | THS=-47.797|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00445273 %
  Global Horizontal Routing Utilization  = 0.000676133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4114
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4114
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30dee50a9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 30dee50a9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22780a793

Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2278.219 ; gain = 221.574
Phase 3 Initial Routing | Checksum: 22780a793

Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 291afdab5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22cb7a28e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574
Phase 4 Rip-up And Reroute | Checksum: 22cb7a28e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22cb7a28e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22cb7a28e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574
Phase 5 Delay and Skew Optimization | Checksum: 22cb7a28e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24614f001

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.419  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 255294ebe

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574
Phase 6 Post Hold Fix | Checksum: 255294ebe

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.667133 %
  Global Horizontal Routing Utilization  = 0.878803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 255294ebe

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 255294ebe

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27ffdd079

Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2278.219 ; gain = 221.574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.419  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27ffdd079

Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2278.219 ; gain = 221.574
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 172efaea1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2278.219 ; gain = 221.574
Ending Routing Task | Checksum: 172efaea1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2278.219 ; gain = 221.574

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 2278.219 ; gain = 233.715
INFO: [runtcl-4] Executing : report_drc -file RISCV_RB_bd_wrapper_drc_routed.rpt -pb RISCV_RB_bd_wrapper_drc_routed.pb -rpx RISCV_RB_bd_wrapper_drc_routed.rpx
Command: report_drc -file RISCV_RB_bd_wrapper_drc_routed.rpt -pb RISCV_RB_bd_wrapper_drc_routed.pb -rpx RISCV_RB_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file RISCV_RB_bd_wrapper_methodology_drc_routed.rpt -pb RISCV_RB_bd_wrapper_methodology_drc_routed.pb -rpx RISCV_RB_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file RISCV_RB_bd_wrapper_methodology_drc_routed.rpt -pb RISCV_RB_bd_wrapper_methodology_drc_routed.pb -rpx RISCV_RB_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file RISCV_RB_bd_wrapper_power_routed.rpt -pb RISCV_RB_bd_wrapper_power_summary_routed.pb -rpx RISCV_RB_bd_wrapper_power_routed.rpx
Command: report_power -file RISCV_RB_bd_wrapper_power_routed.rpt -pb RISCV_RB_bd_wrapper_power_summary_routed.pb -rpx RISCV_RB_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file RISCV_RB_bd_wrapper_route_status.rpt -pb RISCV_RB_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file RISCV_RB_bd_wrapper_timing_summary_routed.rpt -pb RISCV_RB_bd_wrapper_timing_summary_routed.pb -rpx RISCV_RB_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file RISCV_RB_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file RISCV_RB_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RISCV_RB_bd_wrapper_bus_skew_routed.rpt -pb RISCV_RB_bd_wrapper_bus_skew_routed.pb -rpx RISCV_RB_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2278.219 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2278.219 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.219 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2278.219 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2278.219 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2278.219 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.756 . Memory (MB): peak = 2278.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/videodemo/HDLGen-ChatGPT/User_Projects/RISCV_RB/RISCV_RB/VHDL/AMDprj/RISCV_RB.runs/impl_1/RISCV_RB_bd_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force RISCV_RB_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./RISCV_RB_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2697.266 ; gain = 419.047
INFO: [Common 17-206] Exiting Vivado at Wed May  8 12:59:17 2024...
