// Seed: 649626094
`define pp_6 0
`resetall `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5
);
  tri0  id_6;
  logic id_7;
  type_13 id_8 (
      .id_0(1),
      .id_1(id_1),
      .id_2(id_4)
  );
  assign id_6[1] = 1;
endmodule
