[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F15344 ]
[d frameptr 6 ]
"59 /home/mohit/MPLABXProjects/rc5_decoder.X/rc5_decoder.h
[e E6759 RC5_STATE `uc
START_S 0
CALIBRATE_S 1
DATA_S 2
]
"59 /home/mohit/MPLABXProjects/rc5_decoder.X/rc5_decoder.h
[e E7099 RC5_STATE `uc
START_S 0
CALIBRATE_S 1
DATA_S 2
]
[e E6749 RC5_STATE `uc
START_S 0
CALIBRATE_S 1
DATA_S 2
]
"5 /opt/microchip/xc8/v2.35/pic/sources/c99/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"10 /opt/microchip/xc8/v2.35/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"4 /opt/microchip/xc8/v2.35/pic/sources/c99/common/Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"7 /home/mohit/MPLABXProjects/rc5_decoder.X/main.c
[v _main main `(v  1 e 1 0 ]
"35 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/ext_int.c
[v _INT_ISR INT_ISR `(v  1 e 1 0 ]
"119
[v _INT_SetInterruptHandler INT_SetInterruptHandler `(v  1 e 1 0 ]
"123
[v _INT_DefaultInterruptHandler INT_DefaultInterruptHandler `(v  1 e 1 0 ]
"128
[v _EXT_INT_Initialize EXT_INT_Initialize `(v  1 e 1 0 ]
"52 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
"50 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"59
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"75
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"64 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
"127
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
"164
[v _TMR1_ISR TMR1_ISR `(v  1 e 1 0 ]
"178
[v _TMR1_SetInterruptHandler TMR1_SetInterruptHandler `(v  1 e 1 0 ]
"182
[v _TMR1_DefaultInterruptHandler TMR1_DefaultInterruptHandler `(v  1 e 1 0 ]
"129 /home/mohit/MPLABXProjects/rc5_decoder.X/rc5_decoder.c
[v _get_pulse_length get_pulse_length `(uc  1 e 1 0 ]
"158
[v _one_type_pulse one_type_pulse `(v  1 e 1 0 ]
"170
[v _two_type_pulse two_type_pulse `(v  1 e 1 0 ]
"185
[v _three_type_pulse three_type_pulse `(v  1 e 1 0 ]
"194
[v _save_data save_data `(v  1 e 1 0 ]
[s S108 . 4 `uc 1 toggle 1 0 `uc 1 address 1 1 `uc 1 command 1 2 `uc 1 valid 1 3 ]
"41 /home/mohit/MPLABXProjects/rc5_decoder.X/rc5_decoder.h
[v _RC5_Code RC5_Code `VES108  1 e 4 0 ]
[s S117 . 10 `E6759 1 State 1 0 `uc 1 bit_time 1 1 `uc 1 pulse_t1 1 2 `uc 1 pulse_t2 1 3 `uc 1 pulse_t3 1 4 `uc 1 tolerance 1 5 `uc 1 last_bit 1 6 `uc 1 bit_counter 1 7 `ui 1 rc_data 2 8 ]
"59
[v _Decoder Decoder `VES117  1 e 10 0 ]
[s S52 . 1 `uc 1 INTEDG 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"427 /home/mohit/.mchp_packs/Microchip/PIC16F1xxxx_DFP/1.10.174/xc8/pic/include/proc/pic16f15344.h
[u S57 . 1 `S52 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES57  1 e 1 @11 ]
"598
[v _TRISA TRISA `VEuc  1 e 1 @18 ]
"643
[v _TRISB TRISB `VEuc  1 e 1 @19 ]
"682
[v _TRISC TRISC `VEuc  1 e 1 @20 ]
"744
[v _LATA LATA `VEuc  1 e 1 @24 ]
"789
[v _LATB LATB `VEuc  1 e 1 @25 ]
"828
[v _LATC LATC `VEuc  1 e 1 @26 ]
"3021
[v _TMR1L TMR1L `VEuc  1 e 1 @524 ]
"3191
[v _TMR1H TMR1H `VEuc  1 e 1 @525 ]
"3311
[v _T1CON T1CON `VEuc  1 e 1 @526 ]
[s S255 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nSYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CKPS 1 0 :2:4 
]
"3342
[s S261 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 T1RD16 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S268 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
]
[s S272 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
]
[u S275 . 1 `S255 1 . 1 0 `S261 1 . 1 0 `S268 1 . 1 0 `S272 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES275  1 e 1 @526 ]
"3407
[v _T1GCON T1GCON `VEuc  1 e 1 @527 ]
[s S301 . 1 `uc 1 . 1 0 :2:0 
`uc 1 GVAL 1 0 :1:2 
`uc 1 GGO_nDONE 1 0 :1:3 
`uc 1 GSPM 1 0 :1:4 
`uc 1 GTM 1 0 :1:5 
`uc 1 GPOL 1 0 :1:6 
`uc 1 GE 1 0 :1:7 
]
"3441
[s S309 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 T1GE 1 0 :1:7 
]
[s S317 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S320 . 1 `S301 1 . 1 0 `S309 1 . 1 0 `S317 1 . 1 0 ]
[v _T1GCONbits T1GCONbits `VES320  1 e 1 @527 ]
"3603
[v _T1GATE T1GATE `VEuc  1 e 1 @528 ]
"3769
[v _T1CLK T1CLK `VEuc  1 e 1 @529 ]
"6622
[v _TMR0 TMR0 `VEuc  1 e 1 @1436 ]
[s S35 . 1 `uc 1 INTF 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIF 1 0 :1:4 
`uc 1 TMR0IF 1 0 :1:5 
]
"7935
[u S40 . 1 `S35 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES40  1 e 1 @1804 ]
[s S74 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
]
"8089
[u S77 . 1 `S74 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES77  1 e 1 @1808 ]
[s S22 . 1 `uc 1 INTE 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 IOCIE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
"8230
[u S27 . 1 `S22 1 . 1 0 ]
[v _PIE0bits PIE0bits `VES27  1 e 1 @1814 ]
[s S65 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
]
"8378
[u S68 . 1 `S65 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES68  1 e 1 @1818 ]
"8506
[v _PMD0 PMD0 `VEuc  1 e 1 @1942 ]
"8551
[v _PMD1 PMD1 `VEuc  1 e 1 @1943 ]
"8599
[v _PMD2 PMD2 `VEuc  1 e 1 @1944 ]
"8644
[v _PMD3 PMD3 `VEuc  1 e 1 @1945 ]
"8694
[v _PMD4 PMD4 `VEuc  1 e 1 @1946 ]
"8734
[v _PMD5 PMD5 `VEuc  1 e 1 @1947 ]
"9796
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @2189 ]
"9936
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @2191 ]
"9970
[v _OSCSTAT OSCSTAT `VEuc  1 e 1 @2192 ]
"10022
[v _OSCEN OSCEN `VEuc  1 e 1 @2193 ]
"10068
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @2194 ]
"10126
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @2195 ]
"15961
[v _INTPPS INTPPS `VEuc  1 e 1 @7824 ]
"17951
[v _ANSELA ANSELA `VEuc  1 e 1 @7992 ]
"17996
[v _WPUA WPUA `VEuc  1 e 1 @7993 ]
"18046
[v _ODCONA ODCONA `VEuc  1 e 1 @7994 ]
"18091
[v _SLRCONA SLRCONA `VEuc  1 e 1 @7995 ]
"18136
[v _INLVLA INLVLA `VEuc  1 e 1 @7996 ]
"18336
[v _ANSELB ANSELB `VEuc  1 e 1 @8003 ]
"18375
[v _WPUB WPUB `VEuc  1 e 1 @8004 ]
"18414
[v _ODCONB ODCONB `VEuc  1 e 1 @8005 ]
"18453
[v _SLRCONB SLRCONB `VEuc  1 e 1 @8006 ]
"18492
[v _INLVLB INLVLB `VEuc  1 e 1 @8007 ]
"18648
[v _ANSELC ANSELC `VEuc  1 e 1 @8014 ]
"18710
[v _WPUC WPUC `VEuc  1 e 1 @8015 ]
"18772
[v _ODCONC ODCONC `VEuc  1 e 1 @8016 ]
"18834
[v _SLRCONC SLRCONC `VEuc  1 e 1 @8017 ]
"18896
[v _INLVLC INLVLC `VEuc  1 e 1 @8018 ]
"33 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/ext_int.c
[v _INT_InterruptHandler INT_InterruptHandler `*.37(v  1 e 2 0 ]
"57 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/tmr1.c
[v _timer1ReloadVal timer1ReloadVal `VEus  1 e 2 0 ]
"58
[v _TMR1_InterruptHandler TMR1_InterruptHandler `*.37(v  1 e 2 0 ]
"7 /home/mohit/MPLABXProjects/rc5_decoder.X/main.c
[v _main main `(v  1 e 1 0 ]
{
"21
} 0
"50 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"57
} 0
"64 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
{
"97
} 0
"178
[v _TMR1_SetInterruptHandler TMR1_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR1_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"180
} 0
"75 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"89
} 0
"55 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"114
} 0
"59 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"73
} 0
"128 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/ext_int.c
[v _EXT_INT_Initialize EXT_INT_Initialize `(v  1 e 1 0 ]
{
"139
} 0
"119
[v _INT_SetInterruptHandler INT_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"121
} 0
"52 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `II(v  1 e 1 0 ]
{
"74
} 0
"164 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/tmr1.c
[v _TMR1_ISR TMR1_ISR `(v  1 e 1 0 ]
{
"175
} 0
"127
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
{
[v TMR1_WriteTimer@timerVal timerVal `us  1 p 2 0 ]
"147
} 0
"182
[v _TMR1_DefaultInterruptHandler TMR1_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"185
} 0
"35 /home/mohit/MPLABXProjects/rc5_decoder.X/mcc_generated_files/ext_int.c
[v _INT_ISR INT_ISR `(v  1 e 1 0 ]
{
"107
} 0
"129 /home/mohit/MPLABXProjects/rc5_decoder.X/rc5_decoder.c
[v _get_pulse_length get_pulse_length `(uc  1 e 1 0 ]
{
"131
[v get_pulse_length@min min `uc  1 a 1 5 ]
[v get_pulse_length@max max `uc  1 a 1 4 ]
"154
} 0
"170
[v _two_type_pulse two_type_pulse `(v  1 e 1 0 ]
{
"181
} 0
"185
[v _three_type_pulse three_type_pulse `(v  1 e 1 0 ]
{
"190
} 0
"158
[v _one_type_pulse one_type_pulse `(v  1 e 1 0 ]
{
"166
} 0
"194
[v _save_data save_data `(v  1 e 1 0 ]
{
[v save_data@data data `uc  1 a 1 wreg ]
[v save_data@data data `uc  1 a 1 wreg ]
"196
[v save_data@data data `uc  1 a 1 1 ]
"206
} 0
"5 /opt/microchip/xc8/v2.35/pic/sources/c99/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"10
[v ___awdiv@quotient quotient `i  1 a 2 7 ]
"11
[v ___awdiv@sign sign `uc  1 a 1 6 ]
[v ___awdiv@counter counter `uc  1 a 1 5 ]
"5
[v ___awdiv@divisor divisor `i  1 p 2 0 ]
[v ___awdiv@dividend dividend `i  1 p 2 2 ]
"41
} 0
