// Seed: 3327376311
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
);
  module_0 modCall_1 ();
  wire id_3;
  generate
    logic [7:0] id_4;
    assign id_4[-1] = -1;
  endgenerate
endmodule
module module_2 #(
    parameter id_1  = 32'd56,
    parameter id_11 = 32'd81,
    parameter id_17 = 32'd75
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17
);
  input wire _id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output logic [7:0] id_12;
  input wire _id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  wire [id_17 : id_11] id_18;
endmodule
