,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/AgamemnonasKyriazis/PYGMY-V32I.git,2024-03-24 10:26:55+00:00,Pygmy is a tiny RISC-V programmable microcontroller for embedded/FPGA applications designed entirely in Verilog HDL,0,AgamemnonasKyriazis/PYGMY-V32I,776730059,Verilog,PYGMY-V32I,1820,8,2024-04-11 09:18:29+00:00,[],None
1,https://github.com/tsalvo/openfpga-varvara.git,2024-04-06 06:00:23+00:00,Varvara / Uxn core for Analogue Pocket,0,tsalvo/openfpga-varvara,782820356,Verilog,openfpga-varvara,179,8,2024-04-12 23:31:26+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/obsidian-dot-dev/openFPGA-Gaplus.git,2024-04-03 21:58:13+00:00,Gaplus-compatible core for Analogue Pocket,0,obsidian-dot-dev/openFPGA-Gaplus,781702365,Verilog,openFPGA-Gaplus,1805,6,2024-04-13 00:56:42+00:00,[],None
3,https://github.com/ICscholar/Video-Stream-Scaler.git,2024-03-28 11:45:36+00:00,video stream scaler based on FPGA and verilog,0,ICscholar/Video-Stream-Scaler,778780685,Verilog,Video-Stream-Scaler,78241,4,2024-03-29 03:08:47+00:00,[],None
4,https://github.com/robin1001/verilog_learning.git,2024-03-27 09:59:35+00:00,,0,robin1001/verilog_learning,778218061,Verilog,verilog_learning,44,3,2024-04-02 10:20:55+00:00,[],None
5,https://github.com/adam-maj/tiny-gpu.git,2024-04-09 20:33:50+00:00,A minimal GPU design in Verilog for learning about how GPUs work,0,adam-maj/tiny-gpu,784425174,Verilog,tiny-gpu,2,3,2024-04-13 10:43:40+00:00,[],None
6,https://github.com/fayizferosh/advanced-pd-using-openlane-sky130.git,2024-03-27 15:32:44+00:00,2 Week Advanced Physical Design using OpenLANE/Sky130 workshop with complete RTL2GDSII flow organised by VSD as part of Level-3 of Chip Design for High School Program in collaboration with Intel India,0,fayizferosh/advanced-pd-using-openlane-sky130,778366155,Verilog,advanced-pd-using-openlane-sky130,172191,3,2024-04-01 13:30:31+00:00,[],None
7,https://github.com/Xinyang-ZHANG/window_slide.git,2024-04-02 13:04:39+00:00,FPGA NxN window slide,0,Xinyang-ZHANG/window_slide,780942695,Verilog,window_slide,569,2,2024-04-03 06:56:56+00:00,[],None
8,https://github.com/sparkletron/mini_colecovision.git,2024-03-24 16:16:30+00:00,"A small (3.5"" x 4.5"") Colecovision that uses composite output and +5v power supply.",0,sparkletron/mini_colecovision,776851901,Verilog,mini_colecovision,728858,2,2024-04-01 02:33:50+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/p-ariza/tfg-2324.git,2024-04-08 15:24:57+00:00,A Verilog based MAC frame generator for my final project for UGR's Computer Engineering Degree,0,p-ariza/tfg-2324,783793279,Verilog,tfg-2324,18,2,2024-04-11 20:13:31+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/yushuodev/VLSI-Signal-Processing-NPU.git,2024-03-24 19:57:46+00:00,This is a repository that stores the projects I made in VLSI Signal Processing in 2021.,0,yushuodev/VLSI-Signal-Processing-NPU,776919481,Verilog,VLSI-Signal-Processing-NPU,1288,2,2024-03-26 13:48:50+00:00,[],None
11,https://github.com/antoniovini47/projetoCompletoVerilog4Bits.git,2024-03-24 21:38:18+00:00,"Projeto de sistemas digitais em 4 bits completo em verilog usando divisor de frequência, contador e decodificador de binários para BCD.",0,antoniovini47/projetoCompletoVerilog4Bits,776945393,Verilog,projetoCompletoVerilog4Bits,1079,2,2024-04-01 12:46:55+00:00,[],None
12,https://github.com/CPT-Dawn/DD-Alarm-Clock-Project.git,2024-04-09 10:10:21+00:00,This is an alarm clock made using Icarus Verilog as part of my Digital Design(DD) project.,0,CPT-Dawn/DD-Alarm-Clock-Project,784165686,Verilog,DD-Alarm-Clock-Project,7,2,2024-04-12 22:59:13+00:00,[],None
13,https://github.com/SeanWang0027/CPU-54.git,2024-03-27 10:15:10+00:00,This repo stores my code for CPU54 implement.,0,SeanWang0027/CPU-54,778224632,Verilog,CPU-54,20,1,2024-03-27 17:57:12+00:00,[],None
14,https://github.com/Abhirecket/Square-Shape-Detector.git,2024-03-29 10:31:49+00:00,"x and y are input signals representing the x and y coordinates, respectively, each being 1-bit wide. ",0,Abhirecket/Square-Shape-Detector,779227195,Verilog,Square-Shape-Detector,205,1,2024-03-29 16:05:06+00:00,"['design', 'digital', 'verilog', 'verilog-hdl', 'verilog-project']",None
15,https://github.com/Svanidze1/Full-adder-code-in-verilog.git,2024-04-01 14:45:43+00:00,This is full adder code(with test bench) in verilog,0,Svanidze1/Full-adder-code-in-verilog,780467119,Verilog,Full-adder-code-in-verilog,1,1,2024-04-06 07:41:26+00:00,[],None
16,https://github.com/pavan-deretard/Rissy.git,2024-04-04 17:11:42+00:00,,0,pavan-deretard/Rissy,782118652,Verilog,Rissy,14,1,2024-04-06 11:53:29+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/FPGAmaster-wyc/ov5640_HLR12-6SS.git,2024-04-02 05:48:08+00:00,ov5640摄像头，HLR12-6SS 雷达模块,0,FPGAmaster-wyc/ov5640_HLR12-6SS,780765325,Verilog,ov5640_HLR12-6SS,33860,1,2024-04-07 06:26:15+00:00,[],None
18,https://github.com/rejunity/tiny-asic-4bit-matrix-mul.git,2024-03-30 23:09:31+00:00,Tiny matrix multiplication ASIC with 4-bit math,0,rejunity/tiny-asic-4bit-matrix-mul,779836623,Verilog,tiny-asic-4bit-matrix-mul,9636,1,2024-04-05 17:47:09+00:00,[],https://api.github.com/licenses/apache-2.0
19,https://github.com/JHAO-YU-WEI/K-means_Clustering_Algorithm_Low-Power_optimization.git,2024-04-10 17:09:24+00:00,K-means Clustering Algorithm with Lower Power Synthesis.,0,JHAO-YU-WEI/K-means_Clustering_Algorithm_Low-Power_optimization,784845829,Verilog,K-means_Clustering_Algorithm_Low-Power_optimization,5,1,2024-04-13 08:44:10+00:00,[],None
20,https://github.com/jenin144/a-Four-Way-Traffic-Light-in-Verilog.git,2024-03-31 17:31:47+00:00,,0,jenin144/a-Four-Way-Traffic-Light-in-Verilog,780099597,Verilog,a-Four-Way-Traffic-Light-in-Verilog,1482,1,2024-04-01 17:35:18+00:00,[],None
21,https://github.com/Junkotron/Flurp_Zx81.git,2024-03-27 18:08:00+00:00,,0,Junkotron/Flurp_Zx81,778435743,Verilog,Flurp_Zx81,464,1,2024-04-01 08:37:16+00:00,[],None
22,https://github.com/Abhirecket/Single_Cycle_Arbiter.git,2024-04-01 10:04:40+00:00,"The module is designed to operate in a single-cycle fashion, providing fast and efficient arbitration for multiple request sources.",0,Abhirecket/Single_Cycle_Arbiter,780360359,Verilog,Single_Cycle_Arbiter,147,1,2024-04-01 10:06:52+00:00,[],None
23,https://github.com/Nedal-haltam/2-stage-pipeline-Risc-V-Processor.git,2024-04-03 17:15:04+00:00,"In this repository, I introduced an implementation of a 2-stage pipelined Risc-V Processor using Verilog and built an Assembler along with it to make it easier to write programs so you can write them on the instruction memory and execute it.",0,Nedal-haltam/2-stage-pipeline-Risc-V-Processor,781592692,Verilog,2-stage-pipeline-Risc-V-Processor,1544,1,2024-04-03 20:29:01+00:00,[],None
24,https://github.com/fayizferosh/KWS-ha.git,2024-04-09 09:21:59+00:00,My design of a simple KWS (Key Word Spotting) hardware accelerator designed by generative AI for efabless 4th GenAI design contest.,0,fayizferosh/KWS-ha,784146077,Verilog,KWS-ha,23583,1,2024-04-13 03:46:13+00:00,['ai-design-contest'],https://api.github.com/licenses/apache-2.0
25,https://github.com/NargesHaeri/Computer-Architecture-Course-Projects.git,2024-03-30 13:49:42+00:00,This repository comprises projects completed during Computer Architecture Course at the University of Tehran in the spring semester of 2023.,0,NargesHaeri/Computer-Architecture-Course-Projects,779677202,Verilog,Computer-Architecture-Course-Projects,806,1,2024-04-12 20:03:45+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/Abhirecket/Restoring-Division.git,2024-03-28 10:09:58+00:00,Restoring division for unsigned integer.,0,Abhirecket/Restoring-Division,778743174,Verilog,Restoring-Division,186,1,2024-04-04 16:04:07+00:00,"['digital', 'verilog', 'verilog-hdl', 'verilog-project']",None
27,https://github.com/Svanidze1/Mux-code-in-verilog.git,2024-04-06 07:25:55+00:00,"This is the code of 8:1 multiplexer(MUX) ,(with test bench) in verilog",0,Svanidze1/Mux-code-in-verilog,782841388,Verilog,Mux-code-in-verilog,1,1,2024-04-06 07:41:10+00:00,[],None
28,https://github.com/Svanidze1/Counter-code-in-verilog.git,2024-04-06 07:27:39+00:00,This is a design of 4-bit counter(with test bench) in verilog.,0,Svanidze1/Counter-code-in-verilog,782841797,Verilog,Counter-code-in-verilog,1,1,2024-04-06 07:41:08+00:00,[],None
29,https://github.com/jtmcx/verilog-monitor.git,2024-04-07 22:22:32+00:00,Stream farbfeld images to a monitor using an FPGA,0,jtmcx/verilog-monitor,783444858,Verilog,verilog-monitor,667,1,2024-04-08 00:47:51+00:00,[],https://api.github.com/licenses/isc
30,https://github.com/EPTansuo/vcs_verdi_template.git,2024-04-08 13:26:26+00:00,VCS+Verdi 的Makefile工程模板,0,EPTansuo/vcs_verdi_template,783737735,Verilog,vcs_verdi_template,23,1,2024-04-09 04:02:22+00:00,[],None
31,https://github.com/ABHIMR1502/Digital-SoC-Design.git,2024-03-27 15:13:27+00:00,,0,ABHIMR1502/Digital-SoC-Design,778356680,Verilog,Digital-SoC-Design,668,1,2024-03-28 14:19:20+00:00,[],None
32,https://github.com/udayaKavinda/Single-Cycle-CPU-Implementation.git,2024-04-07 09:56:32+00:00,"Design a CPU integrated with memory management, including cache, to accommodate both instruction and data memory, tailored to support a custom Instruction Set Architecture. The design is primarily implemented using Verilog HDL.",0,udayaKavinda/Single-Cycle-CPU-Implementation,783230618,Verilog,Single-Cycle-CPU-Implementation,4809,1,2024-04-07 18:40:30+00:00,[],None
33,https://github.com/sanchuanhehe/MIPSproject_nexys.git,2024-04-08 07:44:43+00:00,,0,sanchuanhehe/MIPSproject_nexys,783593994,Verilog,MIPSproject_nexys,5746,1,2024-04-08 08:08:47+00:00,[],None
34,https://github.com/glacc/untitled_verilog_microcontroller.git,2024-04-12 06:03:21+00:00,An 8-bit microcontroller with custom instruction set written in Verilog HDL,0,glacc/untitled_verilog_microcontroller,785557477,Verilog,untitled_verilog_microcontroller,22,1,2024-04-13 06:50:49+00:00,[],https://api.github.com/licenses/cern-ohl-s-2.0
35,https://github.com/Lin-Yu-Ming/Image-Demosaicing.git,2024-03-26 16:23:50+00:00,,0,Lin-Yu-Ming/Image-Demosaicing,777857587,Verilog,Image-Demosaicing,14,1,2024-03-31 12:47:35+00:00,[],None
36,https://github.com/Svanidze1/Model-of-ROM-code-in-verilog.git,2024-04-06 07:32:25+00:00,This ist he model of ROM which has 3-bit inputs and 8-bit outputs(with test bench) in verilog,0,Svanidze1/Model-of-ROM-code-in-verilog,782842894,Verilog,Model-of-ROM-code-in-verilog,1,1,2024-04-06 07:41:02+00:00,[],None
37,https://github.com/gustavo95/DOC_PP1_FPGA.git,2024-03-28 14:20:57+00:00,,0,gustavo95/DOC_PP1_FPGA,778845670,Verilog,DOC_PP1_FPGA,16296,1,2024-04-12 12:35:45+00:00,[],None
38,https://github.com/Lin-Yu-Ming/Median-filter.git,2024-03-31 12:21:36+00:00,,0,Lin-Yu-Ming/Median-filter,780002908,Verilog,Median-filter,19,1,2024-03-31 12:55:07+00:00,[],None
39,https://github.com/Svanidze1/3-bit-counter-code-in-verilog.git,2024-04-06 07:30:50+00:00,This is 3-bit counter(with test bench) in verilog,0,Svanidze1/3-bit-counter-code-in-verilog,782842555,Verilog,3-bit-counter-code-in-verilog,1,1,2024-04-06 07:41:04+00:00,[],None
40,https://github.com/Svanidze1/Decoder-code-in-verilog.git,2024-04-01 14:50:23+00:00,This is decoder code(with test bench) in verilog,0,Svanidze1/Decoder-code-in-verilog,780469094,Verilog,Decoder-code-in-verilog,1,1,2024-04-06 07:41:23+00:00,[],None
41,https://github.com/MahdiMch/Pipelined-RISC-V-Core.git,2024-03-25 21:34:48+00:00,,0,MahdiMch/Pipelined-RISC-V-Core,777445193,Verilog,Pipelined-RISC-V-Core,5196,1,2024-03-25 22:06:05+00:00,[],None
42,https://github.com/Lin-Yu-Ming/Atrous-Convolution.git,2024-03-26 16:00:15+00:00,,0,Lin-Yu-Ming/Atrous-Convolution,777846787,Verilog,Atrous-Convolution,16,1,2024-03-31 12:45:45+00:00,[],None
43,https://github.com/Svanidze1/Encoder-code-in-verilog.git,2024-04-01 14:52:04+00:00,This is encoder code(with test bench) in verilog,0,Svanidze1/Encoder-code-in-verilog,780469850,Verilog,Encoder-code-in-verilog,1,1,2024-04-06 07:41:16+00:00,[],None
44,https://github.com/JHAO-YU-WEI/All-Digital-Phase-Locked-Loop.git,2024-03-31 18:29:14+00:00,Design ADPLL to keep tracking the phase and frequency of referance clock.,0,JHAO-YU-WEI/All-Digital-Phase-Locked-Loop,780116222,Verilog,All-Digital-Phase-Locked-Loop,20,1,2024-04-13 08:44:05+00:00,[],None
45,https://github.com/tuandat2206/NoC_Project2.git,2024-03-25 11:47:39+00:00,,0,tuandat2206/NoC_Project2,777194315,Verilog,NoC_Project2,139,1,2024-03-27 15:08:09+00:00,[],None
46,https://github.com/sdyzjx/fpga-stm32-spi.git,2024-03-27 18:02:33+00:00,A simple implement of 1024 bit data transmission via SPI on FPGA,0,sdyzjx/fpga-stm32-spi,778433356,Verilog,fpga-stm32-spi,10947,1,2024-03-29 17:38:32+00:00,[],None
47,https://github.com/marceldobehere/goofy-cpu-verilog.git,2024-04-01 23:00:12+00:00,,0,marceldobehere/goofy-cpu-verilog,780654202,Verilog,goofy-cpu-verilog,196,1,2024-04-11 19:12:02+00:00,"['cpu', 'cpu-simulator', 'goofy', 'sim', 'verilog', 'goofy-cpu']",None
48,https://github.com/vardhan3003/LCD_Interface.git,2024-03-26 07:37:28+00:00,,0,vardhan3003/LCD_Interface,777618265,Verilog,LCD_Interface,2417,1,2024-03-28 04:49:13+00:00,[],None
49,https://github.com/AzlierSCP/RISC-processor-Verilog.git,2024-03-30 23:14:23+00:00,RISC (Reduced Instruction Set Computer) processor in Verilog,0,AzlierSCP/RISC-processor-Verilog,779837468,Verilog,RISC-processor-Verilog,40,1,2024-03-30 23:15:53+00:00,[],None
50,https://github.com/Lin-Yu-Ming/AES-128-Encryption.git,2024-03-26 15:12:32+00:00,AES (Advanced Encryption Standard) is a widely used symmetric encryption algorithm. It was established as the encryption standard by the U.S. National Institute of Standards and Technology (NIST) in 2001 to replace the older DES (Data Encryption Standard).,0,Lin-Yu-Ming/AES-128-Encryption,777823867,Verilog,AES-128-Encryption,22,1,2024-03-31 12:48:27+00:00,[],None
51,https://github.com/ICscholar/H264_decoder-verilog-Cpp.git,2024-04-01 01:29:06+00:00,Decoder implementation using verilog (hardware) and Cpp (software),0,ICscholar/H264_decoder-verilog-Cpp,780208492,Verilog,H264_decoder-verilog-Cpp,27390,1,2024-04-01 02:15:10+00:00,[],None
52,https://github.com/paychorn/Bitmap-Pattern.git,2024-03-25 10:37:32+00:00,,0,paychorn/Bitmap-Pattern,777167508,Verilog,Bitmap-Pattern,34358,1,2024-04-03 16:48:39+00:00,[],None
53,https://github.com/Svanidze1/-Clock-divider-code-in-verilog.git,2024-04-06 07:35:03+00:00,"This is Clock divider, where the input clock is divided by an odd integer code(with test bench) in verilog",0,Svanidze1/-Clock-divider-code-in-verilog,782843474,Verilog,-Clock-divider-code-in-verilog,1,1,2024-04-06 07:40:58+00:00,[],None
54,https://github.com/Svanidze1/Full-subtractor-code-in-verilog.git,2024-04-01 14:56:46+00:00,This is full subtractor code(with test bench) in verilog,0,Svanidze1/Full-subtractor-code-in-verilog,780471892,Verilog,Full-subtractor-code-in-verilog,1,1,2024-04-06 07:41:14+00:00,[],None
55,https://github.com/vossi1/v8502.git,2024-04-12 07:24:49+00:00,V8502 - Replacement for a 8502 with a 6502,0,vossi1/v8502,785584668,Verilog,v8502,178,1,2024-04-12 14:45:32+00:00,[],None
56,https://github.com/ShahdAli88/Pipelined-RISC-Processor-Using-Verilog.git,2024-04-02 22:05:01+00:00,"The project aims to design and verify a pipelined RISC processor using Verilog The  program contains Control signal generator, Datapath design, RTL implementation and  verification through test bench that insure us that the projects runs correctly",0,ShahdAli88/Pipelined-RISC-Processor-Using-Verilog,781173788,Verilog,Pipelined-RISC-Processor-Using-Verilog,693,1,2024-04-13 05:37:49+00:00,[],None
57,https://github.com/khalilbrikTN/RISC-V-CPU.git,2024-03-28 18:23:10+00:00,,0,khalilbrikTN/RISC-V-CPU,778950731,Verilog,RISC-V-CPU,355,1,2024-03-28 21:55:09+00:00,[],None
58,https://github.com/Abhirecket/Clock_gating_cell.git,2024-03-25 15:49:17+00:00,Clock gating is a technique used in synchronous circuits to reduce dynamic power dissipation and power wasted by digital circuits. It involves turning off the clock to certain parts of the digital design when not needed.,0,Abhirecket/Clock_gating_cell,777306384,Verilog,Clock_gating_cell,43,1,2024-03-25 15:49:51+00:00,[],None
59,https://github.com/ramdasjagtap/CPU.git,2024-03-25 17:17:13+00:00,,1,ramdasjagtap/CPU,777345888,Verilog,CPU,39,1,2024-04-06 16:39:10+00:00,[],None
60,https://github.com/Logic-Bai/fpga_i2c_slave.git,2024-03-25 10:44:26+00:00,This is a slave i2c fpga module which is written by verilog,0,Logic-Bai/fpga_i2c_slave,777170161,Verilog,fpga_i2c_slave,10,1,2024-04-12 03:01:49+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/Abhirecket/Performance_Counter.git,2024-04-04 09:40:49+00:00,"This Verilog module named ""counter"" implements a configurable counter with a width parameter (WIDTH).",0,Abhirecket/Performance_Counter,781917941,Verilog,Performance_Counter,112,1,2024-04-04 09:41:13+00:00,[],None
62,https://github.com/rejunity/asic-keyword-spotting-sky130.git,2024-04-12 21:04:33+00:00,Forging the Future of Keyword Spotting with Generative AI on the Caravel SoC,0,rejunity/asic-keyword-spotting-sky130,785890299,Verilog,asic-keyword-spotting-sky130,12238,1,2024-04-13 03:46:25+00:00,[],https://api.github.com/licenses/apache-2.0
63,https://github.com/MohammadJarrar1201726/ComputerArchetictureProject.git,2024-03-25 11:47:19+00:00,"This is a computer architecture project, which we implemented a Multi-Process CPU that can develop each instruction with its needed stages",0,MohammadJarrar1201726/ComputerArchetictureProject,777194162,Verilog,ComputerArchetictureProject,14,1,2024-03-25 11:57:48+00:00,[],None
64,https://github.com/Svanidze1/Half-subtractor-code-in-verilog.git,2024-04-01 14:55:02+00:00,This is half subtractor code(with test bench) in verilog,0,Svanidze1/Half-subtractor-code-in-verilog,780471139,Verilog,Half-subtractor-code-in-verilog,1,1,2024-04-06 07:41:20+00:00,[],None
65,https://github.com/Svanidze1/Half-adder-code-in-verilog.git,2024-04-01 14:48:35+00:00,This is half adder code(with test bench) in verilog,0,Svanidze1/Half-adder-code-in-verilog,780468319,Verilog,Half-adder-code-in-verilog,1,1,2024-04-06 07:41:30+00:00,[],None
66,https://github.com/Abhirecket/Perfect_Square.git,2024-03-30 16:37:58+00:00,This module is useful for generating perfect square values.,0,Abhirecket/Perfect_Square,779738226,Verilog,Perfect_Square,158,1,2024-03-30 16:38:35+00:00,[],None
67,https://github.com/Saisurya11/BCD_TO_7SEGMENT.git,2024-03-25 14:44:18+00:00,,0,Saisurya11/BCD_TO_7SEGMENT,777275505,Verilog,BCD_TO_7SEGMENT,51,1,2024-04-02 13:17:01+00:00,[],None
68,https://github.com/ISMY-NOT/FPGA-based-Image-Processing.git,2024-03-31 10:21:17+00:00,"Three functions implemented based on FPGA: 1. image greyscaling, 2. image Gaussian filtering, and 3. image edge detection. And Matlab is used to write the corresponding programme to implement the image processing functions. Write the program for face detection using python-opencv library to implement the function of face detection.",0,ISMY-NOT/FPGA-based-Image-Processing,779971855,Verilog,FPGA-based-Image-Processing,5154,1,2024-04-01 12:40:06+00:00,[],None
69,https://github.com/EricLiu1602/ECE350-midisynth.git,2024-03-26 19:17:13+00:00,Final project for ECE350,0,EricLiu1602/ECE350-midisynth,777932782,Verilog,ECE350-midisynth,21222,1,2024-04-03 04:24:00+00:00,[],None
70,https://github.com/cxcx9491/HDLbits_Solutions.git,2024-03-28 22:33:08+00:00,,0,cxcx9491/HDLbits_Solutions,779029685,Verilog,HDLbits_Solutions,54,1,2024-03-28 22:36:51+00:00,[],None
71,https://github.com/FPGASystemsLab/dev_sd.git,2024-03-24 15:26:57+00:00,Contains a collection of Verilog files used for the design of an SD (Secure Digital) card interface.,0,FPGASystemsLab/dev_sd,776835550,Verilog,dev_sd,59,0,2024-03-24 16:52:19+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/kamalesh-alien/VLSI-Exp1_Fulladder.v.git,2024-03-25 05:28:03+00:00,,0,kamalesh-alien/VLSI-Exp1_Fulladder.v,777056933,Verilog,VLSI-Exp1_Fulladder.v,7,0,2024-03-25 05:29:12+00:00,[],None
73,https://github.com/nilzilla03/CS_F342.git,2024-03-26 06:37:38+00:00,Implementation of a 4 stage multicycle MIPS processor in Verilog,0,nilzilla03/CS_F342,777596691,Verilog,CS_F342,14,0,2024-03-26 07:05:32+00:00,[],None
74,https://github.com/DenisaxF/verilog.git,2024-03-28 07:04:45+00:00,,0,DenisaxF/verilog,778672011,Verilog,verilog,2,0,2024-03-28 07:07:24+00:00,[],None
75,https://github.com/stupidbikini/4_road_responder.git,2024-03-29 08:48:44+00:00,,0,stupidbikini/4_road_responder,779191463,Verilog,4_road_responder,5,0,2024-03-29 08:50:09+00:00,[],None
76,https://github.com/EnderturtleOrz/5-Stage-Pipelined-CPU-MIPS32.git,2024-03-27 08:08:43+00:00,"Project 3 of CSC3050, 2023 Spring, CUHK(SZ)",0,EnderturtleOrz/5-Stage-Pipelined-CPU-MIPS32,778171811,Verilog,5-Stage-Pipelined-CPU-MIPS32,314,0,2024-03-27 08:23:11+00:00,[],None
77,https://github.com/ArminChiu/2023-fall-DC.git,2024-03-27 07:35:01+00:00,UCAS 2023秋季学期 数字电路 verilog大作业,0,ArminChiu/2023-fall-DC,778159167,Verilog,2023-fall-DC,1084,0,2024-03-27 08:33:58+00:00,[],None
78,https://github.com/maryaam23/-COMPUTER-ARCHITECTURE-Project-2.git,2024-03-26 21:02:50+00:00,Design and verify a simple pipelined RISC processor in Verilog in Active HDL program.,0,maryaam23/-COMPUTER-ARCHITECTURE-Project-2,777973744,Verilog,-COMPUTER-ARCHITECTURE-Project-2,2001,0,2024-03-26 21:07:48+00:00,[],None
79,https://github.com/ComputerarchitectureCPU/CPU_NPL_40Insts.git,2024-03-26 19:55:38+00:00,,0,ComputerarchitectureCPU/CPU_NPL_40Insts,777949055,Verilog,CPU_NPL_40Insts,3,0,2024-03-28 00:10:12+00:00,[],None
80,https://github.com/yasinxyz/odbem.git,2024-03-30 08:59:22+00:00,,0,yasinxyz/odbem,779596863,Verilog,odbem,11927,0,2024-03-30 09:00:02+00:00,[],https://api.github.com/licenses/apache-2.0
81,https://github.com/Dukeelian/Dual-Port-RAM.git,2024-03-30 15:54:06+00:00,,0,Dukeelian/Dual-Port-RAM,779725190,Verilog,Dual-Port-RAM,1,0,2024-03-30 15:54:12+00:00,[],None
82,https://github.com/00xu/da_drive.git,2024-03-31 07:34:42+00:00,dac,0,00xu/da_drive,779932357,Verilog,da_drive,2,0,2024-03-31 07:49:33+00:00,[],None
83,https://github.com/danielgomes29/ENGG52.git,2024-04-01 22:56:06+00:00,,0,danielgomes29/ENGG52,780652957,Verilog,ENGG52,45,0,2024-04-01 23:04:55+00:00,[],None
84,https://github.com/shun6-6/AURORA8B10B.git,2024-04-02 09:09:35+00:00,,0,shun6-6/AURORA8B10B,780843625,Verilog,AURORA8B10B,32,0,2024-04-02 09:21:51+00:00,[],None
85,https://github.com/Chiragumretiya24/Half-adder.git,2024-04-02 09:07:21+00:00,Half Adder is used to add two bit binary no.,0,Chiragumretiya24/Half-adder,780842604,Verilog,Half-adder,2,0,2024-04-02 09:08:16+00:00,[],None
86,https://github.com/Saisurya11/Saisurya11-hamming_code_genrator_7bit_.git,2024-04-02 13:20:12+00:00,,0,Saisurya11/Saisurya11-hamming_code_genrator_7bit_,780949773,Verilog,Saisurya11-hamming_code_genrator_7bit_,25,0,2024-04-02 13:22:30+00:00,[],None
87,https://github.com/MCR748/circular-fifo.git,2024-04-04 09:32:17+00:00,A parameterized circular first in- first out buffer.,0,MCR748/circular-fifo,781914484,Verilog,circular-fifo,171,0,2024-04-04 09:32:35+00:00,[],None
88,https://github.com/YiminGao0113/SIMD_Multipliers.git,2024-04-02 20:03:15+00:00,,0,YiminGao0113/SIMD_Multipliers,781130846,Verilog,SIMD_Multipliers,17,0,2024-04-02 20:06:02+00:00,[],None
89,https://github.com/enginewares/test_efabless_caravel_user_project.git,2024-04-03 09:45:48+00:00,test caravel_user_project,0,enginewares/test_efabless_caravel_user_project,781392664,Verilog,test_efabless_caravel_user_project,11926,0,2024-04-03 09:46:29+00:00,[],https://api.github.com/licenses/apache-2.0
90,https://github.com/Samrat-03/TAP-Controller.git,2024-04-03 05:51:49+00:00,"Implemented JTAG (Joint Test Action Group) architecture according to IEEE standard 1149.1 in Verilog using Xilinx Vivado. Performed different JTAG instructions like BYPASS, SAMPLE/PRELOAD, EXTEST and INTEST.",0,Samrat-03/TAP-Controller,781298855,Verilog,TAP-Controller,8,0,2024-04-03 12:14:06+00:00,[],None
91,https://github.com/amomic/asm_verilog_networking.git,2024-04-04 12:50:39+00:00,,0,amomic/asm_verilog_networking,781998196,Verilog,asm_verilog_networking,1687,0,2024-04-04 13:45:40+00:00,[],None
92,https://github.com/Lucaz97/RNG3_tt.git,2024-03-29 15:02:14+00:00,,0,Lucaz97/RNG3_tt,779320407,Verilog,RNG3_tt,336,0,2024-03-29 15:57:21+00:00,[],https://api.github.com/licenses/apache-2.0
93,https://github.com/bolbotinaflavia/Proiect-CISL.git,2024-04-04 20:56:53+00:00,Circuit pentru masurarea timpului; Afisarea valorii numaratoarelor pe 7 seg display; Adaugarea de opcode-uri; Adaugarea unor module de memorie,0,bolbotinaflavia/Proiect-CISL,782206506,Verilog,Proiect-CISL,3,0,2024-04-04 20:59:34+00:00,[],None
94,https://github.com/pragati21code/PWM-Generator.git,2024-04-06 16:41:23+00:00,PWM Generator,0,pragati21code/PWM-Generator,782996945,Verilog,PWM-Generator,7,0,2024-04-06 16:44:34+00:00,[],None
95,https://github.com/kucukfatih/FIFO.git,2024-04-05 15:19:55+00:00,,0,kucukfatih/FIFO,782575908,Verilog,FIFO,6,0,2024-04-05 15:23:53+00:00,[],None
96,https://github.com/HaiNhatTran/ALU_32BIT.git,2024-04-05 15:43:04+00:00,,0,HaiNhatTran/ALU_32BIT,782585506,Verilog,ALU_32BIT,1,0,2024-04-05 15:53:56+00:00,[],None
97,https://github.com/j30393/nthu_hardware_security_pa1.git,2024-03-29 16:31:28+00:00,,0,j30393/nthu_hardware_security_pa1,779353348,Verilog,nthu_hardware_security_pa1,132,0,2024-03-29 16:33:46+00:00,[],None
98,https://github.com/lynn140428/test0409.git,2024-04-09 08:32:14+00:00,,0,lynn140428/test0409,784125459,Verilog,test0409,2,0,2024-04-09 08:55:44+00:00,[],None
99,https://github.com/Kareem-Yahia/CRC-RTL-testbench.git,2024-04-09 11:51:23+00:00,,0,Kareem-Yahia/CRC-RTL-testbench,784204366,Verilog,CRC-RTL-testbench,725,0,2024-04-09 11:54:40+00:00,[],None
100,https://github.com/VeriMaverick/Digital_IC_Verification_Lab1.git,2024-04-10 00:46:19+00:00,,0,VeriMaverick/Digital_IC_Verification_Lab1,784495885,Verilog,Digital_IC_Verification_Lab1,4,0,2024-04-10 00:50:35+00:00,[],None
101,https://github.com/mboola/EC_p2.git,2024-03-25 22:57:01+00:00,Implementation of a MIPS using digital circuits.,0,mboola/EC_p2,777470422,Verilog,EC_p2,84,0,2024-03-25 23:36:40+00:00,[],None
102,https://github.com/borito1907/csm152a.git,2024-04-10 19:45:03+00:00,,0,borito1907/csm152a,784904617,Verilog,csm152a,15,0,2024-04-10 19:45:35+00:00,[],None
103,https://github.com/ce-itcr/AudioSIMD-FIR.git,2024-03-26 21:46:47+00:00,,0,ce-itcr/AudioSIMD-FIR,777987139,Verilog,AudioSIMD-FIR,107363,0,2024-04-10 20:55:56+00:00,[],None
104,https://github.com/AsadiAhmad/ALU-8Bit.git,2024-04-10 19:37:43+00:00,"ALU Verilog Project calculate add, subtract, increment, decrement, multiply",0,AsadiAhmad/ALU-8Bit,784902197,Verilog,ALU-8Bit,242,0,2024-04-10 20:00:23+00:00,"['alu', 'hardware', 'verilog']",https://api.github.com/licenses/mit
105,https://github.com/swasthikm/RTL-Design-for-Parallel-MAC.git,2024-04-11 00:00:33+00:00,"Developed a parametrized 8-bit RTL design for the Multiply-Accumulate (MAC), a fundamental digital block in machine learning accelerators. Design verification was conducted through a testbench in ModelSim, and the RTL design was synthesized to gate level using the freepdk45nm library",0,swasthikm/RTL-Design-for-Parallel-MAC,784976333,Verilog,RTL-Design-for-Parallel-MAC,28,0,2024-04-11 00:05:20+00:00,[],None
106,https://github.com/swasthikm/RTL-Design-for-Digit-Recognition-Hardware-Accelerator.git,2024-04-11 00:11:27+00:00,"Multi-layer perceptron. This is  parameterized RTL (Register-Transfer Level) design , specifically focusing on designing Finite State Machine (FSM) and Multiply-Accumulate (MAC) logic. To ensure functionality, I meticulously developed a testbench and subsequently verified the design in ModelSim. ",0,swasthikm/RTL-Design-for-Digit-Recognition-Hardware-Accelerator,784978924,Verilog,RTL-Design-for-Digit-Recognition-Hardware-Accelerator,8,0,2024-04-11 00:14:33+00:00,[],None
107,https://github.com/JamesTimothyMeech/tt06-programmable-thing.git,2024-04-10 11:09:59+00:00,,0,JamesTimothyMeech/tt06-programmable-thing,784691393,Verilog,tt06-programmable-thing,14,0,2024-04-10 11:10:05+00:00,[],https://api.github.com/licenses/apache-2.0
108,https://github.com/bwyrwol/JOS.git,2024-04-11 09:38:56+00:00,,0,bwyrwol/JOS,785146381,Verilog,JOS,4,0,2024-04-11 09:59:03+00:00,[],None
109,https://github.com/BatuCem/tt06-mnslab-bldc-0.git,2024-04-09 08:15:19+00:00,,0,BatuCem/tt06-mnslab-bldc-0,784118955,Verilog,tt06-mnslab-bldc-0,79,0,2024-04-09 08:43:56+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/hsmukesh/vlsi-lab-experiment-4.git,2024-04-12 06:03:44+00:00,,0,hsmukesh/vlsi-lab-experiment-4,785557613,Verilog,vlsi-lab-experiment-4,10,0,2024-04-12 06:53:59+00:00,[],None
111,https://github.com/kdp1965/tt06-um-lisa.git,2024-04-06 18:34:59+00:00,LISA (Little ISA) 8-Bit Microcontroller SOC,1,kdp1965/tt06-um-lisa,783029269,Verilog,tt06-um-lisa,3211,0,2024-04-13 05:59:23+00:00,[],https://api.github.com/licenses/apache-2.0
112,https://github.com/shun6-6/Ten_gig_eth_design.git,2024-04-12 03:27:13+00:00,,0,shun6-6/Ten_gig_eth_design,785517994,Verilog,Ten_gig_eth_design,18,0,2024-04-12 03:27:40+00:00,[],None
113,https://github.com/S-Gallardo/Memory_System.git,2024-04-12 23:45:13+00:00,,0,S-Gallardo/Memory_System,785928344,Verilog,Memory_System,22,0,2024-04-12 23:54:54+00:00,[],None
114,https://github.com/mobahanhan/ETHz-CPU.git,2024-04-13 07:23:57+00:00,A ETHz MIPS CPU ,0,mobahanhan/ETHz-CPU,786021352,Verilog,ETHz-CPU,1460,0,2024-04-13 08:29:13+00:00,[],None
115,https://github.com/splinedrive/KianV-RV32IMA-RISC-V-uLinux-SoC.git,2024-04-06 08:20:27+00:00,,0,splinedrive/KianV-RV32IMA-RISC-V-uLinux-SoC,782854615,Verilog,KianV-RV32IMA-RISC-V-uLinux-SoC,106,0,2024-04-07 09:02:16+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/BHa2R00/lsrt.git,2024-04-13 08:34:41+00:00,local synchronous transfer and receive ,0,BHa2R00/lsrt,786038314,Verilog,lsrt,55,0,2024-04-13 08:35:38+00:00,[],https://api.github.com/licenses/bsd-2-clause
117,https://github.com/PhillipRambo/verilog-models-adc.git,2024-03-25 12:30:41+00:00,,0,PhillipRambo/verilog-models-adc,777212796,Verilog,verilog-models-adc,16,0,2024-04-12 07:44:15+00:00,[],None
118,https://github.com/nguyendaithien/Dong_ho-the_ky.git,2024-03-24 08:24:56+00:00,,0,nguyendaithien/Dong_ho-the_ky,776698862,Verilog,Dong_ho-the_ky,6,0,2024-03-24 08:46:05+00:00,[],None
119,https://github.com/harshit-121/ramvcode.git,2024-03-24 20:27:02+00:00,,0,harshit-121/ramvcode,776927683,Verilog,ramvcode,5,0,2024-03-24 21:13:00+00:00,[],None
120,https://github.com/shaos/tt06-analog-shaos.git,2024-03-25 08:12:57+00:00,,0,shaos/tt06-analog-shaos,777110253,Verilog,tt06-analog-shaos,6,0,2024-03-25 08:13:02+00:00,[],https://api.github.com/licenses/apache-2.0
121,https://github.com/DatNguyen97-VN/apb_timer.git,2024-03-24 00:50:27+00:00,,0,DatNguyen97-VN/apb_timer,776606417,Verilog,apb_timer,1639,0,2024-03-24 04:09:43+00:00,[],None
122,https://github.com/iljabek/general-cores.git,2024-03-25 11:48:27+00:00,,0,iljabek/general-cores,777194633,Verilog,general-cores,10316,0,2024-03-25 11:49:35+00:00,[],None
123,https://github.com/Edilton-Damasceno/Robo_Segue_Muro.git,2024-03-25 16:51:48+00:00,Código em Verilog de um robô que segue a parede a sua esquerda.,0,Edilton-Damasceno/Robo_Segue_Muro,777334692,Verilog,Robo_Segue_Muro,334,0,2024-03-25 17:12:57+00:00,[],None
124,https://github.com/alexandrubostan/verilog-image-process.git,2024-03-25 21:20:32+00:00,,0,alexandrubostan/verilog-image-process,777440829,Verilog,verilog-image-process,3,0,2024-03-25 21:20:59+00:00,[],None
125,https://github.com/Digital-Blocks-design/adi-hdl-2022_R2_prebuilt.git,2024-03-25 16:50:51+00:00,adi-hdl 的 R2022_2 的预编译库文件 。 基于adi-hdl 2022_R2分支进行开发 。,0,Digital-Blocks-design/adi-hdl-2022_R2_prebuilt,777334241,Verilog,adi-hdl-2022_R2_prebuilt,18293,0,2024-03-25 16:52:31+00:00,[],
126,https://github.com/liangyiqiu/uart2rffe.git,2024-03-27 08:15:26+00:00,a verilog version of uart to mipi rffe transiton,0,liangyiqiu/uart2rffe,778174544,Verilog,uart2rffe,11,0,2024-03-27 08:17:24+00:00,[],None
127,https://github.com/RajkumarBantu/Synopsys-boundary-scan-compiler-BSD-greatest-common-divisor.git,2024-03-28 04:06:00+00:00,,0,RajkumarBantu/Synopsys-boundary-scan-compiler-BSD-greatest-common-divisor,778619097,Verilog,Synopsys-boundary-scan-compiler-BSD-greatest-common-divisor,178,0,2024-03-28 04:09:58+00:00,[],None
128,https://github.com/Adityav2003/4Bit_LFSR_circuit.git,2024-03-28 17:23:19+00:00,It is an lfsr circuit that generated pseudo random numbers between 0x00 and 0x0F.,0,Adityav2003/4Bit_LFSR_circuit,778927268,Verilog,4Bit_LFSR_circuit,1,0,2024-03-28 17:30:16+00:00,[],None
129,https://github.com/alfiero88/tt06-inverter.git,2024-03-28 14:10:35+00:00,,0,alfiero88/tt06-inverter,778840912,Verilog,tt06-inverter,13,0,2024-03-28 14:10:41+00:00,[],https://api.github.com/licenses/apache-2.0
130,https://github.com/poge-st/verilog-sandbox-tang-nano-9k.git,2024-03-26 12:35:18+00:00,,0,poge-st/verilog-sandbox-tang-nano-9k,777744125,Verilog,verilog-sandbox-tang-nano-9k,19,0,2024-03-26 20:10:26+00:00,[],None
131,https://github.com/MiddleJo/4-Digit-Counter.git,2024-03-29 01:36:37+00:00,4-Digit Counter with Verilog. ,0,MiddleJo/4-Digit-Counter,779074719,Verilog,4-Digit-Counter,12,0,2024-03-29 01:52:51+00:00,"['fpga', 'verilog-hdl']",None
132,https://github.com/thabrantcatie/caravel_test.git,2024-03-29 13:14:40+00:00,,0,thabrantcatie/caravel_test,779281306,Verilog,caravel_test,11927,0,2024-03-29 13:15:20+00:00,[],https://api.github.com/licenses/apache-2.0
133,https://github.com/GarvitGarg7878/64-Bit_Adder.git,2024-03-29 18:21:15+00:00,,0,GarvitGarg7878/64-Bit_Adder,779391999,Verilog,64-Bit_Adder,158,0,2024-03-29 18:23:35+00:00,[],None
134,https://github.com/youssef869/SPI_SLAVE.git,2024-03-29 17:29:20+00:00,,0,youssef869/SPI_SLAVE,779373557,Verilog,SPI_SLAVE,6,0,2024-03-29 17:33:28+00:00,[],None
135,https://github.com/anurag-agrwal/HDLBits.git,2024-03-28 03:44:27+00:00,,0,anurag-agrwal/HDLBits,778613274,Verilog,HDLBits,31,0,2024-03-28 03:47:48+00:00,[],None
136,https://github.com/JithendraHS/Traffic-controller.git,2024-03-31 00:44:26+00:00,A simple implementation of traffic controller using Finite state machine,0,JithendraHS/Traffic-controller,779853061,Verilog,Traffic-controller,6,0,2024-03-31 00:54:43+00:00,[],None
137,https://github.com/haphucc/Verilog_FPGA.git,2024-03-30 19:29:28+00:00,I'm using Verilog language for description Hardware,0,haphucc/Verilog_FPGA,779785054,Verilog,Verilog_FPGA,576,0,2024-03-30 19:43:17+00:00,[],None
138,https://github.com/PaolaGsb/Generador.git,2024-04-01 02:25:53+00:00,,0,PaolaGsb/Generador,780222529,Verilog,Generador,6,0,2024-04-01 02:25:58+00:00,[],https://api.github.com/licenses/apache-2.0
139,https://github.com/duanjiulon/NAX_file.git,2024-04-02 01:06:46+00:00,,0,duanjiulon/NAX_file,780687287,Verilog,NAX_file,603,0,2024-04-02 01:45:42+00:00,[],None
140,https://github.com/Olegshipu95/Functional-circuit-design.git,2024-03-30 11:02:46+00:00,,0,Olegshipu95/Functional-circuit-design,779630038,Verilog,Functional-circuit-design,127,0,2024-04-01 14:39:21+00:00,[],None
141,https://github.com/wmk7fe/tt06-i2c-serv-interface.git,2024-04-01 03:17:09+00:00,"ASIC Project - Alex Schaefer, Aimee Kang, Xianshun Song",0,wmk7fe/tt06-i2c-serv-interface,780235826,Verilog,tt06-i2c-serv-interface,60,0,2024-04-01 20:40:43+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/8307820421/UART-Universal-Asynchronous-Receiver-Transmitter-.git,2024-04-01 18:03:23+00:00,,0,8307820421/UART-Universal-Asynchronous-Receiver-Transmitter-,780552995,Verilog,UART-Universal-Asynchronous-Receiver-Transmitter-,26,0,2024-04-01 18:48:16+00:00,[],None
143,https://github.com/Suman-b/practice-.git,2024-04-01 16:18:24+00:00,,0,Suman-b/practice-,780507121,Verilog,practice-,7,0,2024-04-01 16:22:34+00:00,[],None
144,https://github.com/enginewares/test_efabless.git,2024-04-02 12:21:28+00:00,Efabless Project for CHIPLAB Project,0,enginewares/test_efabless,780923334,Verilog,test_efabless,11927,0,2024-04-02 12:22:11+00:00,[],https://api.github.com/licenses/apache-2.0
145,https://github.com/Anthonyy232/Connect4.git,2024-04-01 04:45:01+00:00,Connect4 in Verilog with Basys3 VGA,0,Anthonyy232/Connect4,780257045,Verilog,Connect4,15,0,2024-04-01 04:46:17+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/Chipdesignerpraful/RTL-coding.git,2024-04-03 21:21:21+00:00,,0,Chipdesignerpraful/RTL-coding,781691234,Verilog,RTL-coding,12,0,2024-04-03 21:29:11+00:00,[],None
147,https://github.com/cememirsenyurt/VerilogCoreDesignsSeries1.git,2024-04-03 23:15:16+00:00,Verilog Foundations: Design and Simulation of Digital Logic Components,0,cememirsenyurt/VerilogCoreDesignsSeries1,781724541,Verilog,VerilogCoreDesignsSeries1,2562,0,2024-04-03 23:17:17+00:00,[],None
148,https://github.com/zacyangs/i2c.git,2024-04-04 07:49:40+00:00,,0,zacyangs/i2c,781872951,Verilog,i2c,108,0,2024-04-04 08:14:37+00:00,[],None
149,https://github.com/gyurco/SMS-Nuked.git,2024-03-30 19:30:53+00:00,Sega Master System core based on Nuked-SMS-FPGA,0,gyurco/SMS-Nuked,779785362,Verilog,SMS-Nuked,32,0,2024-03-31 12:44:58+00:00,[],https://api.github.com/licenses/gpl-2.0
150,https://github.com/ThisAster/schema-lab-2-main.git,2024-04-04 23:52:52+00:00,,0,ThisAster/schema-lab-2-main,782255113,Verilog,schema-lab-2-main,213,0,2024-04-04 23:53:00+00:00,[],None
151,https://github.com/ZHAODONG-LYU/SomeOpenDesigns.git,2024-04-04 15:48:07+00:00,There are some open source designs,0,ZHAODONG-LYU/SomeOpenDesigns,782081448,Verilog,SomeOpenDesigns,3,0,2024-04-04 15:49:10+00:00,[],None
152,https://github.com/atatrkz/blg222e-corg-2024-spring.git,2024-04-04 12:46:36+00:00,,0,atatrkz/blg222e-corg-2024-spring,781996425,Verilog,blg222e-corg-2024-spring,86,0,2024-04-04 12:47:49+00:00,[],None
153,https://github.com/mihir-gonsalves/Single-Cycle-Datapath-Processor.git,2024-04-05 03:49:49+00:00,,0,mihir-gonsalves/Single-Cycle-Datapath-Processor,782313662,Verilog,Single-Cycle-Datapath-Processor,39,0,2024-04-05 03:51:25+00:00,[],https://api.github.com/licenses/gpl-3.0
154,https://github.com/McanKul/verilog.git,2024-04-06 17:06:36+00:00,,0,McanKul/verilog,783004374,Verilog,verilog,2867,0,2024-04-06 17:11:25+00:00,[],None
155,https://github.com/itu-itis22-dalci22/ITU-Comporg.git,2024-04-06 12:22:04+00:00,,0,itu-itis22-dalci22/ITU-Comporg,782919511,Verilog,ITU-Comporg,5219,0,2024-04-06 12:28:47+00:00,[],None
156,https://github.com/ziahmedshah/UART.git,2024-04-05 17:25:43+00:00,,0,ziahmedshah/UART,782627887,Verilog,UART,4,0,2024-04-05 17:27:53+00:00,[],None
157,https://github.com/LS-zdw/FPGA_file.git,2024-04-02 02:25:19+00:00,FPGA learning and work code management,0,LS-zdw/FPGA_file,780708382,Verilog,FPGA_file,66,0,2024-04-07 09:50:36+00:00,[],https://api.github.com/licenses/gpl-3.0
158,https://github.com/charkty/EE2026-Digital-Design.git,2024-04-07 04:42:09+00:00,,0,charkty/EE2026-Digital-Design,783153313,Verilog,EE2026-Digital-Design,17274,0,2024-04-07 04:47:04+00:00,[],None
159,https://github.com/SteveYaoLin/David.git,2024-04-07 15:41:00+00:00,,0,SteveYaoLin/David,783331186,Verilog,David,1,0,2024-04-07 15:41:08+00:00,[],None
160,https://github.com/fengren123/fzx_wujian100.git,2024-04-08 04:46:49+00:00,,0,fengren123/fzx_wujian100,783533378,Verilog,fzx_wujian100,6453,0,2024-04-08 04:48:56+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/josveji/Automatic-Parking-Access-Control.git,2024-04-07 21:30:37+00:00,"This project is a fully automated parking control system implemented using an HDL (Hardware Description Language), more specificaly Verilog. The system is designed  to efficiently manage access of vehicles, requesting password and controlling the parking gate arm with the help of sensors. ",0,josveji/Automatic-Parking-Access-Control,783433044,Verilog,Automatic-Parking-Access-Control,22,0,2024-04-07 21:39:34+00:00,"['hardware', 'hdl', 'verilog']",None
162,https://github.com/kir486680/tt6_neurocore.git,2024-04-03 22:10:50+00:00,,2,kir486680/tt6_neurocore,781706306,Verilog,tt6_neurocore,80,0,2024-04-06 14:50:43+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/Bismark-bugger/Design-and-implementation-of-SNN-based-hardware-acceleration-for-handwritten-digit-recognition.git,2024-04-08 14:29:40+00:00,毕设/graduation design,0,Bismark-bugger/Design-and-implementation-of-SNN-based-hardware-acceleration-for-handwritten-digit-recognition,783767521,Verilog,Design-and-implementation-of-SNN-based-hardware-acceleration-for-handwritten-digit-recognition,3186,0,2024-04-08 14:44:06+00:00,[],None
164,https://github.com/clique2015/efabless.git,2024-04-08 09:23:23+00:00,,0,clique2015/efabless,783635988,Verilog,efabless,11926,0,2024-04-08 09:24:05+00:00,[],https://api.github.com/licenses/apache-2.0
165,https://github.com/GDBNPIO/vending_machine.git,2024-04-09 11:50:51+00:00,A vending machine sales 3 kinds of drinks.,0,GDBNPIO/vending_machine,784204102,Verilog,vending_machine,15,0,2024-04-09 11:51:34+00:00,[],None
166,https://github.com/OmarNourEldinMohamed/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow.git,2024-04-09 17:04:39+00:00,,0,OmarNourEldinMohamed/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow,784345515,Verilog,Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow,6665,0,2024-04-09 18:14:52+00:00,[],None
167,https://github.com/PhamTuann/a.git,2024-04-09 06:34:37+00:00,,0,PhamTuann/a,784080306,Verilog,a,24,0,2024-04-09 06:37:29+00:00,[],None
168,https://github.com/kaiji123/fpga-testbench.git,2024-04-09 23:42:24+00:00,,0,kaiji123/fpga-testbench,784478897,Verilog,fpga-testbench,1242,0,2024-04-09 23:43:29+00:00,[],None
169,https://github.com/AIUVD/AES-sproofing.git,2024-04-10 07:36:19+00:00,,0,AIUVD/AES-sproofing,784610649,Verilog,AES-sproofing,0,0,2024-04-10 08:23:50+00:00,[],None
170,https://github.com/rong1002/IC-Contest.git,2024-04-08 11:40:34+00:00,,0,rong1002/IC-Contest,783690611,Verilog,IC-Contest,2081,0,2024-04-08 11:45:17+00:00,[],None
171,https://github.com/nonononoka/cpu-exercise.git,2024-03-29 14:48:22+00:00,,0,nonononoka/cpu-exercise,779315160,Verilog,cpu-exercise,893,0,2024-04-03 12:25:24+00:00,[],None
172,https://github.com/SaulLSSG/prueba.git,2024-04-10 21:53:36+00:00,,0,SaulLSSG/prueba,784944144,Verilog,prueba,11926,0,2024-04-10 21:54:19+00:00,[],https://api.github.com/licenses/apache-2.0
173,https://github.com/Madeshwar01/MIPS32.git,2024-03-30 05:39:02+00:00,,0,Madeshwar01/MIPS32,779548047,Verilog,MIPS32,9,0,2024-04-11 12:03:38+00:00,[],None
174,https://github.com/eslamwageh/AES-encryption-and-decryption-with-SPI-interface.git,2024-04-11 12:26:27+00:00,,0,eslamwageh/AES-encryption-and-decryption-with-SPI-interface,785209347,Verilog,AES-encryption-and-decryption-with-SPI-interface,620,0,2024-04-11 12:28:17+00:00,[],None
175,https://github.com/ArminChiu/2024-spring-CCS.git,2024-04-11 10:03:46+00:00,2024 春季学期 计算机组成与结构 Logisim及Verilog,0,ArminChiu/2024-spring-CCS,785156069,Verilog,2024-spring-CCS,1299,0,2024-04-11 10:08:41+00:00,[],None
176,https://github.com/Qyt0109/Verilog-8-Band-Audio-Equalizer.git,2024-03-30 07:59:05+00:00,Verilog project for a 8 Band Audio Equalizer implement on FPGAs,1,Qyt0109/Verilog-8-Band-Audio-Equalizer,779581347,Verilog,Verilog-8-Band-Audio-Equalizer,110080,0,2024-04-05 07:11:50+00:00,[],None
177,https://github.com/gchebanov/carry_propagation_adder.git,2024-04-08 04:05:20+00:00,,0,gchebanov/carry_propagation_adder,783522524,Verilog,carry_propagation_adder,14511,0,2024-04-08 04:05:30+00:00,[],None
178,https://github.com/nguyendaithien/HAWEI_CONTEST.git,2024-04-01 15:39:21+00:00,,0,nguyendaithien/HAWEI_CONTEST,780490924,Verilog,HAWEI_CONTEST,2972,0,2024-04-07 17:53:07+00:00,[],None
179,https://github.com/silicon-efabless/tt06-silicon-tinytapeout-lm07.git,2024-03-29 11:45:16+00:00,This projects reads a SPI-based temperature sensor LM07 and displays the temperature on a 7-segment display,1,silicon-efabless/tt06-silicon-tinytapeout-lm07,779250864,Verilog,tt06-silicon-tinytapeout-lm07,239,0,2024-04-01 11:54:33+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/matthewdelorenzo/creativeval_files.git,2024-04-12 17:31:49+00:00,"Scripts, datasets (prompts, testbenches, solutions), and result data utilized within the CreativEval project.",0,matthewdelorenzo/creativeval_files,785818907,Verilog,creativeval_files,7172,0,2024-04-12 18:30:53+00:00,[],None
181,https://github.com/Gadiel99/RISCV_Architecture-.git,2024-04-06 03:39:56+00:00,,1,Gadiel99/RISCV_Architecture-,782791121,Verilog,RISCV_Architecture-,389,0,2024-04-06 04:09:42+00:00,[],None
182,https://github.com/wongmatthew73/tt06-mw-pmic.git,2024-04-04 16:23:12+00:00,,1,wongmatthew73/tt06-mw-pmic,782097462,Verilog,tt06-mw-pmic,22,0,2024-04-11 04:06:06+00:00,[],https://api.github.com/licenses/apache-2.0
183,https://github.com/Shaan106/Boids_FPGA.git,2024-03-26 21:52:58+00:00,,0,Shaan106/Boids_FPGA,777988950,Verilog,Boids_FPGA,1998,0,2024-03-26 21:54:26+00:00,[],None
184,https://github.com/vicmcantes/decodificador-binario-a-7-segmentos-hexadecimal.git,2024-03-29 22:53:01+00:00,"Based on a 4-bit binary input value, the hexadecimal value of the input is shown as output on a 7-segment display (common anode).",0,vicmcantes/decodificador-binario-a-7-segmentos-hexadecimal,779467662,Verilog,decodificador-binario-a-7-segmentos-hexadecimal,63,0,2024-04-13 06:27:06+00:00,[],https://api.github.com/licenses/apache-2.0
185,https://github.com/tkgong/ece260b_project_step2.git,2024-03-24 02:49:18+00:00,,0,tkgong/ece260b_project_step2,776627521,Verilog,ece260b_project_step2,1098,0,2024-03-24 02:51:17+00:00,[],None
186,https://github.com/NewPaulWalker/iFlow.git,2024-03-24 06:53:57+00:00,,0,NewPaulWalker/iFlow,776677555,Verilog,iFlow,220440,0,2024-03-24 07:49:12+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
187,https://github.com/ssn5/5-stage-Pipelined-RISC-V-Processor.git,2024-03-24 08:20:20+00:00,5-stage Pipelined RISC-V Processor,0,ssn5/5-stage-Pipelined-RISC-V-Processor,776697772,Verilog,5-stage-Pipelined-RISC-V-Processor,69,0,2024-03-24 08:28:36+00:00,[],None
188,https://github.com/tola515/8-bit-cpu.git,2024-03-26 00:35:57+00:00,my project,0,tola515/8-bit-cpu,777496252,Verilog,8-bit-cpu,11927,0,2024-03-26 00:36:39+00:00,[],https://api.github.com/licenses/apache-2.0
189,https://github.com/TWlucifer/verilog_design.git,2024-03-27 01:53:05+00:00,,0,TWlucifer/verilog_design,778057718,Verilog,verilog_design,2,0,2024-03-27 01:53:36+00:00,[],None
190,https://github.com/krish-shahh/ec311lab2.git,2024-03-27 16:10:36+00:00,,0,krish-shahh/ec311lab2,778384750,Verilog,ec311lab2,9,0,2024-03-27 16:11:04+00:00,[],None
191,https://github.com/qinhant/Jasper_demo.git,2024-03-27 14:26:08+00:00,A demo for cadence jaspergold,0,qinhant/Jasper_demo,778333632,Verilog,Jasper_demo,1,0,2024-03-27 14:27:44+00:00,[],None
192,https://github.com/KatyaKobari/Simple-microprocessor--Verilog.git,2024-03-29 00:03:24+00:00,build a simple part of a microprocessor.,0,KatyaKobari/Simple-microprocessor--Verilog,779053106,Verilog,Simple-microprocessor--Verilog,1384,0,2024-03-29 00:17:31+00:00,[],None
193,https://github.com/tvcuong98/verilog.git,2024-03-29 02:49:47+00:00,,0,tvcuong98/verilog,779092462,Verilog,verilog,7,0,2024-03-29 02:50:59+00:00,[],None
194,https://github.com/BassantAhmedElbakry/UART.git,2024-03-28 23:04:53+00:00,,0,BassantAhmedElbakry/UART,779038958,Verilog,UART,9,0,2024-03-28 23:07:10+00:00,[],None
195,https://github.com/samatahkiran/axi_fifo_ff.git,2024-03-29 10:31:49+00:00,axi_fifo,0,samatahkiran/axi_fifo_ff,779227194,Verilog,axi_fifo_ff,1,0,2024-03-29 10:32:43+00:00,[],None
196,https://github.com/Shawn531/Digital-IC-Design.git,2024-03-29 11:29:23+00:00,2022 NCKU DIC,0,Shawn531/Digital-IC-Design,779245722,Verilog,Digital-IC-Design,62503,0,2024-03-29 11:37:04+00:00,[],None
197,https://github.com/datbui091023/digital_clk_verilog.git,2024-03-29 18:51:25+00:00,,0,datbui091023/digital_clk_verilog,779401486,Verilog,digital_clk_verilog,7,0,2024-03-29 18:55:56+00:00,[],None
198,https://github.com/vincentzhang6130/Packet-Router-Verification.git,2024-03-28 09:07:06+00:00,,0,vincentzhang6130/Packet-Router-Verification,778717597,Verilog,Packet-Router-Verification,209,0,2024-03-28 09:09:05+00:00,"['systemverilog-simulation', 'verification']",None
199,https://github.com/cgrimberg/mips-ooo-vhdl.git,2024-03-31 02:01:36+00:00,,0,cgrimberg/mips-ooo-vhdl,779866031,Verilog,mips-ooo-vhdl,19600,0,2024-04-01 01:06:41+00:00,[],https://api.github.com/licenses/gpl-3.0
200,https://github.com/AhmedHossam23/MyProjects.git,2024-03-31 17:05:15+00:00,This repo contains my contribution parts in projects,0,AhmedHossam23/MyProjects,780086838,Verilog,MyProjects,138,0,2024-03-31 17:09:40+00:00,[],None
201,https://github.com/Shreyanshpriye/vending-machine.git,2024-04-01 19:18:21+00:00,,0,Shreyanshpriye/vending-machine,780582102,Verilog,vending-machine,2,0,2024-04-01 19:19:39+00:00,[],None
202,https://github.com/NitheshKumar-B/EXP-1.git,2024-04-01 13:27:03+00:00,,0,NitheshKumar-B/EXP-1,780433795,Verilog,EXP-1,16,0,2024-04-01 13:28:07+00:00,[],None
203,https://github.com/nilgunuzun/MultiCycleComputer.git,2024-04-02 11:55:05+00:00,,0,nilgunuzun/MultiCycleComputer,780911864,Verilog,MultiCycleComputer,12,0,2024-04-02 11:57:38+00:00,[],None
204,https://github.com/ZaputriaevaES/DIV_3_ROM.git,2024-03-31 19:59:37+00:00,Two simple projects for the implementation of divisibility testing at 3 and memory module,0,ZaputriaevaES/DIV_3_ROM,780139489,Verilog,DIV_3_ROM,212,0,2024-04-02 09:52:46+00:00,[],None
205,https://github.com/nidanurefe/Corg-Project1.git,2024-04-02 23:29:14+00:00,,0,nidanurefe/Corg-Project1,781196281,Verilog,Corg-Project1,3,0,2024-04-02 23:32:50+00:00,[],None
206,https://github.com/couchand/tt06-chacha-qr.git,2024-04-04 17:08:08+00:00,,0,couchand/tt06-chacha-qr,782117237,Verilog,tt06-chacha-qr,31,0,2024-04-04 17:42:22+00:00,[],https://api.github.com/licenses/apache-2.0
207,https://github.com/adab44/ComputerOrganization.git,2024-04-05 12:16:15+00:00,Computer Organization prjoects,0,adab44/ComputerOrganization,782498478,Verilog,ComputerOrganization,322,0,2024-04-05 12:18:18+00:00,[],None
208,https://github.com/nguyendaithien/CNN_3x3.git,2024-04-06 09:22:01+00:00,,0,nguyendaithien/CNN_3x3,782870675,Verilog,CNN_3x3,26313,0,2024-04-06 09:25:36+00:00,[],None
209,https://github.com/sungsungwu/ASoC_Lab2-2.git,2024-04-07 02:43:53+00:00,,0,sungsungwu/ASoC_Lab2-2,783129666,Verilog,ASoC_Lab2-2,903,0,2024-04-07 02:48:38+00:00,[],None
210,https://github.com/beaprog/tt06-test01.git,2024-04-07 18:03:16+00:00,,0,beaprog/tt06-test01,783374134,Verilog,tt06-test01,10,0,2024-04-07 18:03:21+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/arudzki/dac_mcp4725.git,2024-04-03 04:53:05+00:00,,0,arudzki/dac_mcp4725,781281222,Verilog,dac_mcp4725,5,0,2024-04-03 04:54:32+00:00,[],None
212,https://github.com/YusufHosny/FastArithmetic.git,2024-04-09 03:09:31+00:00,,0,YusufHosny/FastArithmetic,784023667,Verilog,FastArithmetic,13,0,2024-04-09 03:16:40+00:00,[],None
213,https://github.com/Jonathan684/caravan.git,2024-04-01 19:24:53+00:00,Proyecto Final,0,Jonathan684/caravan,780584488,Verilog,caravan,351268,0,2024-04-01 19:25:00+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/ali-zeinolabedin/W_ICONS_FPGA.git,2024-03-29 15:19:43+00:00,,0,ali-zeinolabedin/W_ICONS_FPGA,779327282,Verilog,W_ICONS_FPGA,120310,0,2024-04-09 14:23:14+00:00,[],None
215,https://github.com/egger-meow/computerOrg.git,2024-04-11 18:47:42+00:00,,0,egger-meow/computerOrg,785368941,Verilog,computerOrg,8307,0,2024-04-11 18:47:57+00:00,[],None
216,https://github.com/joses-bot/vsdiat_workshop.git,2024-03-24 08:31:45+00:00,,0,joses-bot/vsdiat_workshop,776700490,Verilog,vsdiat_workshop,5850,0,2024-04-07 07:03:53+00:00,[],None
217,https://github.com/JJMMTT/Digital-Logic-Circuit.git,2024-03-30 10:30:49+00:00,,0,JJMMTT/Digital-Logic-Circuit,779621396,Verilog,Digital-Logic-Circuit,19,0,2024-03-30 18:16:24+00:00,[],None
218,https://github.com/KatieNBurrows/MastersProject.git,2024-03-30 16:31:12+00:00,,0,KatieNBurrows/MastersProject,779736289,Verilog,MastersProject,121,0,2024-03-30 16:31:17+00:00,[],https://api.github.com/licenses/apache-2.0
219,https://github.com/HarshBakadia/ECE460MLab6.git,2024-04-12 05:55:55+00:00,,0,HarshBakadia/ECE460MLab6,785555153,Verilog,ECE460MLab6,5,0,2024-04-12 05:58:57+00:00,[],None
220,https://github.com/cwj1024/DDR_AXI.git,2024-04-12 09:29:21+00:00,,0,cwj1024/DDR_AXI,785629921,Verilog,DDR_AXI,24,0,2024-04-12 11:01:46+00:00,[],None
221,https://github.com/ManasiMasali/dsd.git,2024-03-27 04:30:08+00:00,,0,ManasiMasali/dsd,778100412,Verilog,dsd,21,0,2024-03-27 04:34:57+00:00,[],None
222,https://github.com/lakshmi-ummidi/UART_Protocol_Design.git,2024-04-09 14:49:54+00:00,,0,lakshmi-ummidi/UART_Protocol_Design,784284948,Verilog,UART_Protocol_Design,18,0,2024-04-12 16:31:02+00:00,[],None
223,https://github.com/Karthickkannansp/vlsi-lab-experiment-3.git,2024-04-12 12:19:19+00:00,,0,Karthickkannansp/vlsi-lab-experiment-3,785691057,Verilog,vlsi-lab-experiment-3,4,0,2024-04-12 12:34:37+00:00,[],None
224,https://github.com/MdOmarFaruque/memristor_v2.git,2024-04-12 21:27:54+00:00,,0,MdOmarFaruque/memristor_v2,785897019,Verilog,memristor_v2,11926,0,2024-04-12 21:28:32+00:00,[],https://api.github.com/licenses/apache-2.0
225,https://github.com/anh210802/tkvm_g3.git,2024-04-12 19:48:14+00:00,,0,anh210802/tkvm_g3,785866868,Verilog,tkvm_g3,16,0,2024-04-12 19:48:51+00:00,[],None
226,https://github.com/YJMSTR/ysyxsoc.git,2024-04-13 11:06:47+00:00,ysyx6 soc for 64bit,0,YJMSTR/ysyxsoc,786077969,Verilog,ysyxsoc,0,0,2024-04-13 11:07:17+00:00,[],None
227,https://github.com/srknkrdnz/chip_desing.git,2024-03-24 14:53:04+00:00,,0,srknkrdnz/chip_desing,776824212,Verilog,chip_desing,53036,0,2024-03-24 15:30:16+00:00,[],https://api.github.com/licenses/apache-2.0
228,https://github.com/patryklatka/FPGA-verilog.git,2024-03-24 17:33:36+00:00,,0,patryklatka/FPGA-verilog,776877000,Verilog,FPGA-verilog,9,0,2024-03-24 17:48:03+00:00,[],None
229,https://github.com/VladutLLT/Problema-test1-CID.git,2024-03-25 09:37:03+00:00,Problema materie CID - (Circuite integrate digitale) (Facultate ETTI licenta anul 2 semestrul 2) ,0,VladutLLT/Problema-test1-CID,777143528,Verilog,Problema-test1-CID,1031,0,2024-03-25 09:40:27+00:00,[],None
230,https://github.com/VladutLLT/Problema-test2-CID.git,2024-03-25 09:45:01+00:00,Problema materie CID - (Circuite integrate digitale) (Facultate ETTI licenta anul 2 semestrul 2) ,0,VladutLLT/Problema-test2-CID,777146652,Verilog,Problema-test2-CID,231,0,2024-03-25 09:45:45+00:00,[],None
231,https://github.com/harshit-121/counter.git,2024-03-24 21:26:04+00:00,,0,harshit-121/counter,776942491,Verilog,counter,5,0,2024-03-25 12:05:47+00:00,[],None
232,https://github.com/310581003/FPGA.git,2024-03-26 14:55:23+00:00,,0,310581003/FPGA,777815411,Verilog,FPGA,4698,0,2024-03-26 14:57:17+00:00,[],None
233,https://github.com/drhdt-raipur/cmos-vlsi-design-JNTUH.git,2024-03-28 08:52:05+00:00,"Lab Manual with codes for EC605PC: CMOS VLSI DESIGN LABORATORY, JNTU HYDERABAD, B.Tech. III Year II Semester",0,drhdt-raipur/cmos-vlsi-design-JNTUH,778711536,Verilog,cmos-vlsi-design-JNTUH,160,0,2024-03-28 09:32:01+00:00,[],None
234,https://github.com/weixiang1118/2023VLSI-Tesiting.git,2024-03-27 01:27:34+00:00,,0,weixiang1118/2023VLSI-Tesiting,778050531,Verilog,2023VLSI-Tesiting,15504,0,2024-03-27 01:30:15+00:00,[],None
235,https://github.com/DouglasWWolf/indy_ethernet_v1.git,2024-03-26 23:56:57+00:00,Full 100G Ethernet instantiation for Indy,0,DouglasWWolf/indy_ethernet_v1,778025334,Verilog,indy_ethernet_v1,23,0,2024-03-26 23:57:28+00:00,[],None
236,https://github.com/hotbagcom/ALTERA.git,2024-03-27 11:07:44+00:00,Fpga Altera Marun0,0,hotbagcom/ALTERA,778246323,Verilog,ALTERA,3383,0,2024-03-27 11:09:56+00:00,[],None
237,https://github.com/ultegrabrt/module7.git,2024-03-27 12:11:53+00:00,,0,ultegrabrt/module7,778272223,Verilog,module7,11929,0,2024-03-27 12:12:36+00:00,[],https://api.github.com/licenses/apache-2.0
238,https://github.com/liuxiaodi2238/file.git,2024-03-28 11:03:30+00:00,,0,liuxiaodi2238/file,778764531,Verilog,file,4,0,2024-03-28 11:23:39+00:00,[],None
239,https://github.com/Meraj-Kaida/andgate.git,2024-03-29 09:57:55+00:00,,0,Meraj-Kaida/andgate,779215675,Verilog,andgate,3,0,2024-03-29 10:05:31+00:00,[],None
240,https://github.com/W3iii/MIPS-PIPELINE-CPU.git,2024-03-29 09:21:49+00:00,,0,W3iii/MIPS-PIPELINE-CPU,779203080,Verilog,MIPS-PIPELINE-CPU,178,0,2024-03-29 09:46:43+00:00,[],None
241,https://github.com/Meraj-Kaida/xorgate.git,2024-03-29 10:14:43+00:00,,0,Meraj-Kaida/xorgate,779221481,Verilog,xorgate,2,0,2024-03-29 10:18:57+00:00,[],None
242,https://github.com/DavidRLindley/dl_user_project.git,2024-04-01 18:08:39+00:00,,0,DavidRLindley/dl_user_project,780555057,Verilog,dl_user_project,11927,0,2024-04-01 18:09:21+00:00,[],https://api.github.com/licenses/apache-2.0
243,https://github.com/GarvitGarg7878/Traffic-Light-Controller-.git,2024-03-29 18:12:39+00:00,,0,GarvitGarg7878/Traffic-Light-Controller-,779389104,Verilog,Traffic-Light-Controller-,775,0,2024-03-29 18:19:26+00:00,[],None
244,https://github.com/sujianleo/AXI_code.git,2024-03-31 08:16:36+00:00,,0,sujianleo/AXI_code,779941974,Verilog,AXI_code,27,0,2024-03-31 08:16:49+00:00,[],None
245,https://github.com/ericjessee/core_experiments.git,2024-03-29 19:23:45+00:00,,0,ericjessee/core_experiments,779411283,Verilog,core_experiments,69,0,2024-03-29 19:25:17+00:00,[],None
246,https://github.com/mboinapally17/Fixed-Point_Adder.git,2024-03-31 21:23:35+00:00,,0,mboinapally17/Fixed-Point_Adder,780158549,Verilog,Fixed-Point_Adder,1,0,2024-03-31 21:24:09+00:00,[],None
247,https://github.com/tonybear27/Computer-Organizations.git,2024-04-02 06:54:24+00:00,,0,tonybear27/Computer-Organizations,780788725,Verilog,Computer-Organizations,2401,0,2024-04-02 06:59:30+00:00,[],None
248,https://github.com/anhanh10x/Fifo_UART.git,2024-04-02 16:33:38+00:00,,0,anhanh10x/Fifo_UART,781041436,Verilog,Fifo_UART,7,0,2024-04-02 16:38:48+00:00,[],None
249,https://github.com/Chiragumretiya24/4-Bit-Ripple-Carry-Adder.git,2024-04-02 09:19:02+00:00,4-Bit Ripple Carry addition using Full Adder it is used for the 4 bit addition.,0,Chiragumretiya24/4-Bit-Ripple-Carry-Adder,780847711,Verilog,4-Bit-Ripple-Carry-Adder,2,0,2024-04-02 09:19:47+00:00,[],None
250,https://github.com/TheSonders/MBF_FPU.git,2024-03-28 19:00:03+00:00,Simple Floating Point Unit in MBF40bits (9-digits Basic) for a Z80 processor in Verilog,0,TheSonders/MBF_FPU,778964480,Verilog,MBF_FPU,20,0,2024-03-31 17:27:54+00:00,"['fpu', 'mbf', 'z80', '9-digits', 'mbf40']",None
251,https://github.com/VladDinescu1/PSEUDORANDOM_NUMBER_GENERATOR.git,2024-04-03 17:21:15+00:00,,0,VladDinescu1/PSEUDORANDOM_NUMBER_GENERATOR,781595521,Verilog,PSEUDORANDOM_NUMBER_GENERATOR,23,0,2024-04-03 17:58:31+00:00,[],None
252,https://github.com/diferential/tt06-rf-playground.git,2024-04-04 01:28:45+00:00,,0,diferential/tt06-rf-playground,781760017,Verilog,tt06-rf-playground,9,0,2024-04-04 01:28:50+00:00,[],https://api.github.com/licenses/apache-2.0
253,https://github.com/LuisMarioRC/PBL-Coffee-Machine.git,2024-04-02 20:59:53+00:00,Projeto da disciplina de MI- Circuito Digitais.,0,LuisMarioRC/PBL-Coffee-Machine,781152136,Verilog,PBL-Coffee-Machine,510,0,2024-04-02 21:10:08+00:00,[],None
254,https://github.com/code-help-tutor/Computer-Organization-Final-Project-Simple-Processor.git,2024-04-04 11:30:52+00:00,"Computer 代写代做 编程辅导, code help, CS tutor, WeChat: cstutorcs Email: tutorcs@163.com",0,code-help-tutor/Computer-Organization-Final-Project-Simple-Processor,781964142,Verilog,Computer-Organization-Final-Project-Simple-Processor,453,0,2024-04-04 11:31:02+00:00,['computer'],None
255,https://github.com/Baek-Hyun-Woo/superscalar.git,2024-04-04 08:37:17+00:00,,0,Baek-Hyun-Woo/superscalar,781891585,Verilog,superscalar,12,0,2024-04-04 09:03:36+00:00,[],None
256,https://github.com/amopdz/hwAcceleratedCNNConvLayer.git,2024-04-06 14:32:13+00:00,,0,amopdz/hwAcceleratedCNNConvLayer,782958060,Verilog,hwAcceleratedCNNConvLayer,1027,0,2024-04-06 14:34:57+00:00,[],None
257,https://github.com/andreibelov/Altera_MAX10_Capstone.git,2024-04-04 16:21:57+00:00,Coursera  MAX10 Capstone project,0,andreibelov/Altera_MAX10_Capstone,782096952,Verilog,Altera_MAX10_Capstone,204,0,2024-04-04 16:23:04+00:00,[],None
258,https://github.com/srihari2103/ahb2apb-bridge.git,2024-04-03 14:42:55+00:00,"An AHB to APB bridge facilitates seamless communication between high-performance bus (AHB) and peripheral bus (APB) architectures in embedded systems. It efficiently translates transaction requests between the two buses, enabling peripherals connected to the APB to access resources on the AHB, enhancing system interconnectivity and functionality.",0,srihari2103/ahb2apb-bridge,781522643,Verilog,ahb2apb-bridge,1331,0,2024-04-07 05:26:53+00:00,[],None
259,https://github.com/leanneallen/audio-synthesizer.git,2024-04-08 06:03:23+00:00,Audio Synthesizer built for COMPE 475 project at San Diego State University,0,leanneallen/audio-synthesizer,783556213,Verilog,audio-synthesizer,6,0,2024-04-08 06:06:23+00:00,[],None
260,https://github.com/jasmineflower16/tt_analog_DAC_vjezba.git,2024-04-08 19:12:32+00:00,,0,jasmineflower16/tt_analog_DAC_vjezba,783886417,Verilog,tt_analog_DAC_vjezba,7,0,2024-04-08 19:12:38+00:00,[],https://api.github.com/licenses/apache-2.0
261,https://github.com/nqtan1810/Router-16x16-Crosspoint-Switch.git,2024-04-09 10:06:46+00:00,,0,nqtan1810/Router-16x16-Crosspoint-Switch,784164145,Verilog,Router-16x16-Crosspoint-Switch,4,0,2024-04-09 10:07:36+00:00,[],None
262,https://github.com/J-HanRyang/Digital_Logic.git,2024-04-01 09:23:43+00:00,,0,J-HanRyang/Digital_Logic,780346027,Verilog,Digital_Logic,11,0,2024-04-03 01:49:26+00:00,[],None
263,https://github.com/hazarmichael/DigitalSystems.git,2024-04-09 10:54:18+00:00,Designing combinational circuits and a digital system using Verilog HDL in Quartus II documented through code and simulation results.,0,hazarmichael/DigitalSystems,784182455,Verilog,DigitalSystems,439,0,2024-04-09 10:54:25+00:00,[],None
264,https://github.com/Aditi-SK/DSD-Verilog.git,2024-03-27 04:29:36+00:00,,0,Aditi-SK/DSD-Verilog,778100282,Verilog,DSD-Verilog,16,0,2024-03-27 04:41:44+00:00,[],None
265,https://github.com/Igorbunow/fpga_sim_test.git,2024-04-09 20:28:38+00:00,Sample for verilator,0,Igorbunow/fpga_sim_test,784423633,Verilog,fpga_sim_test,16,0,2024-04-09 21:12:17+00:00,[],https://api.github.com/licenses/apache-2.0
266,https://github.com/cesky76/Digital-Logic-Circuit.git,2024-04-03 05:23:11+00:00,,0,cesky76/Digital-Logic-Circuit,781289932,Verilog,Digital-Logic-Circuit,9,0,2024-04-03 06:45:19+00:00,[],None
267,https://github.com/cchnwei/ced.git,2024-04-10 15:16:25+00:00,,0,cchnwei/ced,784795430,Verilog,ced,7619,0,2024-04-10 15:33:12+00:00,[],None
268,https://github.com/yizhixiaohuihui/OpenMIPS.git,2024-04-09 15:26:19+00:00,,0,yizhixiaohuihui/OpenMIPS,784301919,Verilog,OpenMIPS,2229,0,2024-04-09 16:07:22+00:00,[],None
269,https://github.com/CKPope/TT06.git,2024-04-08 19:42:54+00:00,Design for TT06,0,CKPope/TT06,783897149,Verilog,TT06,16,0,2024-04-10 18:19:33+00:00,[],None
270,https://github.com/HaiHai-17/SoC.git,2024-03-28 05:40:20+00:00,,0,HaiHai-17/SoC,778644636,Verilog,SoC,235844,0,2024-03-28 06:03:21+00:00,[],None
271,https://github.com/sakshi542/convolution_verilog.git,2024-04-12 07:19:37+00:00,,0,sakshi542/convolution_verilog,785582916,Verilog,convolution_verilog,2,0,2024-04-12 07:24:07+00:00,[],None
272,https://github.com/hsmukesh/vsli-lab-experiment-2.git,2024-04-12 06:03:23+00:00,,0,hsmukesh/vsli-lab-experiment-2,785557496,Verilog,vsli-lab-experiment-2,10,0,2024-04-12 06:38:50+00:00,[],None
273,https://github.com/DouglasWWolf/sidewinder_bc_emu.git,2024-04-02 21:39:32+00:00,"Bright Cycle Emulator, implemented on Sidewinder",0,DouglasWWolf/sidewinder_bc_emu,781165943,Verilog,sidewinder_bc_emu,1434,0,2024-04-02 21:41:43+00:00,[],None
274,https://github.com/Bharathsampat/VLSI-LAB-EXP-4.git,2024-04-12 06:09:07+00:00,,0,Bharathsampat/VLSI-LAB-EXP-4,785559463,Verilog,VLSI-LAB-EXP-4,10,0,2024-04-12 06:09:37+00:00,[],None
275,https://github.com/archit-shukla/8-bit-processor-using-Verilog.git,2024-04-12 02:30:35+00:00,,0,archit-shukla/8-bit-processor-using-Verilog,785503989,Verilog,8-bit-processor-using-Verilog,373,0,2024-04-12 02:40:51+00:00,[],None
276,https://github.com/muvilk/Hexle.git,2024-03-28 15:20:15+00:00,Hexle game,0,muvilk/Hexle,778872536,Verilog,Hexle,6789,0,2024-03-29 06:24:28+00:00,[],None
277,https://github.com/ckugel/Reaction-Time-Game.git,2024-04-08 18:35:02+00:00,Final project for computer engineering 281. This project works on the Cyclone IV development boards.,0,ckugel/Reaction-Time-Game,783872936,Verilog,Reaction-Time-Game,2886,0,2024-04-10 21:02:29+00:00,[],https://api.github.com/licenses/mit
278,https://github.com/bboydt/pynq-hdmi-conv.git,2024-04-12 18:10:02+00:00,A project that performs convolutions on images from an HDMI input and emits them on an HDMI output.,0,bboydt/pynq-hdmi-conv,785833599,Verilog,pynq-hdmi-conv,21024,0,2024-04-12 22:34:07+00:00,[],None
279,https://github.com/cynthialin1228/2024Spring_ICD.git,2024-03-30 16:19:26+00:00,,0,cynthialin1228/2024Spring_ICD,779732679,Verilog,2024Spring_ICD,10,0,2024-04-13 07:42:32+00:00,[],None
280,https://github.com/firatkizilboga/RISC-V.git,2024-04-03 18:53:13+00:00,,0,firatkizilboga/RISC-V,781635156,Verilog,RISC-V,58,0,2024-04-03 20:17:34+00:00,[],None
281,https://github.com/dhruv221/Turing-Crayon.git,2024-04-06 13:20:20+00:00,Verilog RTL for RV32I - ISA based architecture with separate instruction and data memory and a 640x480 res. VGA driver,0,dhruv221/Turing-Crayon,782936014,Verilog,Turing-Crayon,29,0,2024-04-10 09:28:06+00:00,[],None
282,https://github.com/gosyseng/efabless-prj1.git,2024-03-25 02:30:57+00:00,simple counter with clock input - caravel user project 1 (suggested),0,gosyseng/efabless-prj1,777011379,Verilog,efabless-prj1,11927,0,2024-03-25 02:31:37+00:00,[],https://api.github.com/licenses/apache-2.0
283,https://github.com/Ranga-Kulathunga/Password-Authenticator-FPGA.git,2024-03-24 22:20:45+00:00,Implementing password authentication mechanism using FSM and testing with FPGA.,0,Ranga-Kulathunga/Password-Authenticator-FPGA,776955239,Verilog,Password-Authenticator-FPGA,6,0,2024-03-24 22:52:07+00:00,[],None
284,https://github.com/harsh3002/Handshake-Synchronizer.git,2024-03-26 05:45:40+00:00,Verilog code for Handshake pulse Synchronizer,0,harsh3002/Handshake-Synchronizer,777579552,Verilog,Handshake-Synchronizer,27,0,2024-03-26 05:47:39+00:00,[],None
285,https://github.com/SohamVaishnav/IITH-Verilog-Hackathon.git,2024-03-27 21:06:11+00:00,Codes written during the IITH Verilog Hackathon - Elan & nVision,0,SohamVaishnav/IITH-Verilog-Hackathon,778508019,Verilog,IITH-Verilog-Hackathon,209,0,2024-03-27 21:08:01+00:00,[],None
286,https://github.com/hesscharlie/FPGA-Compressor.git,2024-03-28 16:33:07+00:00,,0,hesscharlie/FPGA-Compressor,778905117,Verilog,FPGA-Compressor,9,0,2024-03-28 16:35:03+00:00,[],None
287,https://github.com/Nikhilthecodr/risc_v_processor.git,2024-03-29 06:37:05+00:00,,0,Nikhilthecodr/risc_v_processor,779150066,Verilog,risc_v_processor,24,0,2024-03-29 06:39:08+00:00,[],None
288,https://github.com/mchen26/EE538_SPR24.git,2024-03-28 23:15:15+00:00,,0,mchen26/EE538_SPR24,779041468,Verilog,EE538_SPR24,11927,0,2024-03-28 23:16:02+00:00,[],https://api.github.com/licenses/apache-2.0
289,https://github.com/apt5366/5-Staged-Pipelined-CPU-using-Verilog.git,2024-03-29 03:20:45+00:00,,0,apt5366/5-Staged-Pipelined-CPU-using-Verilog,779099868,Verilog,5-Staged-Pipelined-CPU-using-Verilog,1076,0,2024-03-29 07:41:00+00:00,[],None
290,https://github.com/somanshurath/csf241-mup.git,2024-03-29 14:09:25+00:00,,0,somanshurath/csf241-mup,779300785,Verilog,csf241-mup,4,0,2024-03-29 14:10:42+00:00,[],None
291,https://github.com/zipingpingping/axi_stream_insert_header.git,2024-03-29 14:02:20+00:00,,0,zipingpingping/axi_stream_insert_header,779298103,Verilog,axi_stream_insert_header,68,0,2024-03-29 14:03:28+00:00,[],None
292,https://github.com/royreshef279/banyan_switch.git,2024-03-31 02:11:17+00:00,Implementation of 4x4 Banyan switch,0,royreshef279/banyan_switch,779867770,Verilog,banyan_switch,4,0,2024-03-31 02:12:26+00:00,[],None
293,https://github.com/royreshef279/accumulator.git,2024-03-31 02:02:59+00:00,Verilog design of an n-input accumulator,0,royreshef279/accumulator,779866311,Verilog,accumulator,8,0,2024-03-31 02:05:15+00:00,[],None
294,https://github.com/maygo22/Verilog_24_hr_clock.git,2024-04-01 05:14:56+00:00,Verilog code for a 24 hr clock to be displayed in a 7 segment display developed on Vivado 2022,0,maygo22/Verilog_24_hr_clock,780264683,Verilog,Verilog_24_hr_clock,21,0,2024-04-01 05:15:43+00:00,[],None
295,https://github.com/SabihaKhanum/NOC.git,2024-04-02 00:45:53+00:00,,0,SabihaKhanum/NOC,780682019,Verilog,NOC,11,0,2024-04-02 00:46:56+00:00,[],None
296,https://github.com/mboinapally17/Wallace-Tree-Multiplier_Ripple-Carry-Adder.git,2024-04-02 00:37:04+00:00,,0,mboinapally17/Wallace-Tree-Multiplier_Ripple-Carry-Adder,780679586,Verilog,Wallace-Tree-Multiplier_Ripple-Carry-Adder,6,0,2024-04-02 00:37:27+00:00,[],None
297,https://github.com/Chiragumretiya24/Full-Adder.git,2024-04-02 09:14:38+00:00,Full Adder is used to add 3 bit binary no. ,0,Chiragumretiya24/Full-Adder,780845884,Verilog,Full-Adder,2,0,2024-04-02 09:15:13+00:00,[],None
298,https://github.com/ThatOneGuyX1/vivado_integrator.git,2024-03-25 19:12:56+00:00,,0,ThatOneGuyX1/vivado_integrator,777394142,Verilog,vivado_integrator,49911,0,2024-04-01 21:42:22+00:00,[],None
299,https://github.com/harshita-k-soni/Single-Cycle-CPU.git,2024-04-02 16:30:33+00:00,"This is a 16 bit single cycle MIPS processor implemented in verilog HDL and tested on NEXYS 4 DDR ,fpga board. It is made for learning porpose and curiosity in VLSI , not intended for production.",0,harshita-k-soni/Single-Cycle-CPU,781040084,Verilog,Single-Cycle-CPU,16,0,2024-04-02 16:57:17+00:00,[],None
300,https://github.com/JinFuuMugen/sberday.git,2024-03-30 10:40:48+00:00,,1,JinFuuMugen/sberday,779624115,Verilog,sberday,5359,0,2024-03-30 10:41:17+00:00,[],None
301,https://github.com/laduc11/Bound-Flasher.git,2024-04-04 06:17:21+00:00,Use verilog to describe a bound flasher program,0,laduc11/Bound-Flasher,781838670,Verilog,Bound-Flasher,102,0,2024-04-04 06:58:04+00:00,[],None
302,https://github.com/aadarsh-chouragade/GCD-Computation.git,2024-04-04 12:45:43+00:00,Verilog HDL,0,aadarsh-chouragade/GCD-Computation,781996056,Verilog,GCD-Computation,1,0,2024-04-04 12:50:25+00:00,[],None
303,https://github.com/khanhkhanh1210/neural_network_rtl.git,2024-03-29 13:47:50+00:00,,0,khanhkhanh1210/neural_network_rtl,779293012,Verilog,neural_network_rtl,50363,0,2024-03-29 13:55:32+00:00,[],None
304,https://github.com/dr-skyler/tt_um_dr_skyler_clock.git,2024-04-04 19:54:18+00:00,Clock ASIC Design for Tapeout,0,dr-skyler/tt_um_dr_skyler_clock,782184140,Verilog,tt_um_dr_skyler_clock,23,0,2024-04-04 20:18:25+00:00,[],https://api.github.com/licenses/apache-2.0
305,https://github.com/blinderRhino/Lab_01_ClocksAndTestBenches.git,2024-04-04 22:05:30+00:00,,0,blinderRhino/Lab_01_ClocksAndTestBenches,782227002,Verilog,Lab_01_ClocksAndTestBenches,135,0,2024-04-04 22:05:36+00:00,[],None
306,https://github.com/xzagordo/ALU_Testbench.git,2024-04-05 18:39:57+00:00,Sample Testbench for an ALU,0,xzagordo/ALU_Testbench,782657811,Verilog,ALU_Testbench,1,0,2024-04-05 18:40:02+00:00,[],None
307,https://github.com/ElisDiep/CPU.git,2024-04-06 18:46:44+00:00,Implementing a simple computer processing unit. ,0,ElisDiep/CPU,783032490,Verilog,CPU,6,0,2024-04-08 08:29:39+00:00,[],None
308,https://github.com/Pacuraru-Alex-Marius/Arithmetic-Logic-Unit-Example.git,2024-04-07 08:38:37+00:00,Example of ALU Module in Verilog,0,Pacuraru-Alex-Marius/Arithmetic-Logic-Unit-Example,783209621,Verilog,Arithmetic-Logic-Unit-Example,1,0,2024-04-07 08:40:32+00:00,[],None
309,https://github.com/JannahSoliman9/RISCV_Pipelined_Processor.git,2024-04-07 14:37:45+00:00,"Developed a RISC-VI 40 instruction set processor supporting all instructions, including the 8 RISCV32M multiplication and division instructions. Featuring a single memory architecture and executing a pipeline stage every half cycle, our processor offers optimized performance for diverse computational tasks.",0,JannahSoliman9/RISCV_Pipelined_Processor,783309979,Verilog,RISCV_Pipelined_Processor,18,0,2024-04-07 14:46:13+00:00,[],None
310,https://github.com/rntvilela/rtl.git,2024-03-30 13:11:51+00:00,RTL design,0,rntvilela/rtl,779666304,Verilog,rtl,2139,0,2024-04-08 20:05:09+00:00,[],None
311,https://github.com/nqtan1810/MIPS-Pipeline-Processor.git,2024-04-09 09:18:23+00:00,,0,nqtan1810/MIPS-Pipeline-Processor,784144570,Verilog,MIPS-Pipeline-Processor,9,0,2024-04-09 09:21:10+00:00,[],None
312,https://github.com/lakshmi-ummidi/Verilog.git,2024-04-09 15:04:38+00:00,,0,lakshmi-ummidi/Verilog,784291705,Verilog,Verilog,21,0,2024-04-09 15:06:22+00:00,[],None
313,https://github.com/Matthew-Bowlby/CS420-Proj.git,2024-04-09 22:43:26+00:00,,0,Matthew-Bowlby/CS420-Proj,784463118,Verilog,CS420-Proj,1,0,2024-04-09 22:45:24+00:00,[],None
314,https://github.com/davidparent/QIF-8-bit.git,2024-04-08 21:04:04+00:00,,0,davidparent/QIF-8-bit,783924733,Verilog,QIF-8-bit,33,0,2024-04-08 21:25:58+00:00,[],https://api.github.com/licenses/apache-2.0
315,https://github.com/Malek-2002/VLSI-Generating-Chip.git,2024-04-09 22:00:20+00:00,,0,Malek-2002/VLSI-Generating-Chip,784450193,Verilog,VLSI-Generating-Chip,5355,0,2024-04-09 22:08:21+00:00,[],None
316,https://github.com/ahnafshahrear/Signal-Processing-EEG.git,2024-04-07 13:09:53+00:00,Academic Lab Course of the 27th batch of Computer Science & Engineering | University of Rajshahi - 🇧🇩,0,ahnafshahrear/Signal-Processing-EEG,783282767,Verilog,Signal-Processing-EEG,25,0,2024-04-09 22:53:28+00:00,"['verilog', 'digital-system-design']",None
317,https://github.com/smunaut/tt06-analog-factory-test.git,2024-04-09 22:02:51+00:00,,0,smunaut/tt06-analog-factory-test,784451019,Verilog,tt06-analog-factory-test,7,0,2024-04-09 22:02:56+00:00,[],https://api.github.com/licenses/apache-2.0
318,https://github.com/17719543022/06_i2c_eeprom_test.git,2024-04-09 06:39:12+00:00,,0,17719543022/06_i2c_eeprom_test,784082065,Verilog,06_i2c_eeprom_test,5,0,2024-04-09 06:49:23+00:00,[],None
319,https://github.com/potatogyu99/mux-decoder.git,2024-04-07 14:55:08+00:00,,0,potatogyu99/mux-decoder,783315793,Verilog,mux-decoder,3,0,2024-04-07 14:56:18+00:00,[],None
320,https://github.com/trishna7/test.git,2024-04-10 08:40:14+00:00,,0,trishna7/test,784634598,Verilog,test,11926,0,2024-04-10 08:41:00+00:00,[],https://api.github.com/licenses/apache-2.0
321,https://github.com/couchand/tt06-chacha-small.git,2024-04-12 04:41:16+00:00,,0,couchand/tt06-chacha-small,785535375,Verilog,tt06-chacha-small,13,0,2024-04-12 04:45:37+00:00,[],https://api.github.com/licenses/apache-2.0
322,https://github.com/hsmukesh/vlsi-lab-experiment-3.git,2024-04-12 06:02:59+00:00,,0,hsmukesh/vlsi-lab-experiment-3,785557346,Verilog,vlsi-lab-experiment-3,4,0,2024-04-12 06:47:50+00:00,[],None
323,https://github.com/lrg11/boom_add_ec.git,2024-04-12 06:53:42+00:00,,0,lrg11/boom_add_ec,785574225,Verilog,boom_add_ec,69443,0,2024-04-12 07:12:53+00:00,[],https://api.github.com/licenses/bsd-3-clause
324,https://github.com/PradhyumnaVA/riscv32_proc.git,2024-03-24 18:30:57+00:00,,0,PradhyumnaVA/riscv32_proc,776894767,Verilog,riscv32_proc,41,0,2024-04-12 08:47:36+00:00,[],None
325,https://github.com/GaryLiu2021/Booth.git,2024-04-08 12:39:59+00:00,,0,GaryLiu2021/Booth,783716562,Verilog,Booth,664,0,2024-04-08 12:41:15+00:00,[],None
326,https://github.com/jgpeiro/game_of_life_verilog.git,2024-04-11 16:21:16+00:00,Game of Life in verilog for Tang Nano 20k FPGA board,0,jgpeiro/game_of_life_verilog,785311411,Verilog,game_of_life_verilog,511,0,2024-04-11 17:04:17+00:00,[],None
327,https://github.com/marpermon/T1C2.git,2024-04-07 21:19:39+00:00,Tarea 1 Circuitos 2,0,marpermon/T1C2,783430343,Verilog,T1C2,16,0,2024-04-07 22:21:23+00:00,[],None
328,https://github.com/nabicold03/HDLLogicDesignProject.git,2024-04-12 23:39:02+00:00,This repository is used to upload the project in HDL Logic Design Course 2 years ago,0,nabicold03/HDLLogicDesignProject,785927048,Verilog,HDLLogicDesignProject,712,0,2024-04-12 23:43:13+00:00,[],None
329,https://github.com/pvrajeshkumar/IISC_DVLSI_ML_Project.git,2024-03-31 18:56:47+00:00,,0,pvrajeshkumar/IISC_DVLSI_ML_Project,780123598,Verilog,IISC_DVLSI_ML_Project,4904,0,2024-04-12 21:55:26+00:00,[],None
330,https://github.com/JonathanQ-Maker/Conv2D3x3_IP.git,2024-03-30 08:54:18+00:00,This repository contains the FPGA softcore for 2-dimentional convolution optimized for deep learning inference.,0,JonathanQ-Maker/Conv2D3x3_IP,779595585,Verilog,Conv2D3x3_IP,30,0,2024-04-13 02:01:23+00:00,[],None
331,https://github.com/Helazhary/Milestone2ArchProject.git,2024-03-28 21:30:19+00:00,,0,Helazhary/Milestone2ArchProject,779013149,Verilog,Milestone2ArchProject,1392,0,2024-03-28 23:23:39+00:00,[],None
332,https://github.com/robin1001/nano-riscv.git,2024-04-10 11:27:53+00:00,Nano RISC-V implementation,0,robin1001/nano-riscv,784697916,Verilog,nano-riscv,8,0,2024-04-10 11:29:42+00:00,[],None
333,https://github.com/lukaschen1010/ASoC.git,2024-03-24 13:17:54+00:00,,0,lukaschen1010/ASoC,776777744,Verilog,ASoC,29,0,2024-03-24 13:18:32+00:00,[],None
334,https://github.com/eunse12/semi_dev.git,2024-03-24 05:00:00+00:00,harmansemicon_dev,0,eunse12/semi_dev,776652807,Verilog,semi_dev,81,0,2024-03-24 05:25:54+00:00,[],None
335,https://github.com/coo122567/2024_Spring_NTHU_Advance-SOC-Design.git,2024-03-24 15:51:58+00:00,,0,coo122567/2024_Spring_NTHU_Advance-SOC-Design,776843896,Verilog,2024_Spring_NTHU_Advance-SOC-Design,51,0,2024-03-24 15:54:05+00:00,[],None
336,https://github.com/stanleyjacob/fpga_projects.git,2024-03-24 23:26:14+00:00,,0,stanleyjacob/fpga_projects,776969340,Verilog,fpga_projects,4,0,2024-03-24 23:28:33+00:00,[],None
337,https://github.com/ComputerarchitectureCPU/CPU_Nonpipelined_7inst.git,2024-03-25 21:33:22+00:00,,0,ComputerarchitectureCPU/CPU_Nonpipelined_7inst,777444757,Verilog,CPU_Nonpipelined_7inst,9,0,2024-03-26 19:44:49+00:00,[],None
338,https://github.com/ic35hao/111.git,2024-03-26 13:32:00+00:00,,0,ic35hao/111,777770791,Verilog,111,34135,0,2024-03-28 01:56:20+00:00,[],None
339,https://github.com/micuami/ImageProcessingVerilog.git,2024-03-28 07:40:18+00:00,"Algorithmic state machine verilog code for processing an image by applying mirror, gray-scale and sharpen effect",0,micuami/ImageProcessingVerilog,778684390,Verilog,ImageProcessingVerilog,191,0,2024-03-28 07:58:12+00:00,[],None
340,https://github.com/ARUNEMB3101/VLSI_Projects.git,2024-03-29 05:59:22+00:00,,0,ARUNEMB3101/VLSI_Projects,779138835,Verilog,VLSI_Projects,9,0,2024-03-29 06:02:17+00:00,[],None
341,https://github.com/vinitkesh/2x2MatrixALU.git,2024-03-25 18:11:56+00:00,,0,vinitkesh/2x2MatrixALU,777369175,Verilog,2x2MatrixALU,12,0,2024-03-28 15:36:47+00:00,[],None
342,https://github.com/kugaichen/verilog_training_proj.git,2024-03-27 03:25:09+00:00,The mini projects for verilog training and vivado using,0,kugaichen/verilog_training_proj,778083240,Verilog,verilog_training_proj,6,0,2024-03-27 10:34:31+00:00,[],https://api.github.com/licenses/mit
343,https://github.com/maygo22/Verilog_4x4_multiplier.git,2024-03-28 09:14:32+00:00,,0,maygo22/Verilog_4x4_multiplier,778720591,Verilog,Verilog_4x4_multiplier,180,0,2024-03-31 16:34:04+00:00,[],None
344,https://github.com/Siddharthjha8/ALU.git,2024-03-31 17:11:47+00:00,,0,Siddharthjha8/ALU,780088759,Verilog,ALU,2,0,2024-03-31 17:12:45+00:00,[],None
345,https://github.com/efabless/EF_SPI.git,2024-04-02 11:11:46+00:00,,0,efabless/EF_SPI,780894608,Verilog,EF_SPI,6,0,2024-04-02 12:18:24+00:00,[],None
346,https://github.com/gev20022/verilog_struct_sample.git,2024-04-02 07:00:19+00:00,,0,gev20022/verilog_struct_sample,780791019,Verilog,verilog_struct_sample,2,0,2024-04-02 07:02:28+00:00,[],None
347,https://github.com/nilgunuzun/SingleCycleComputer.git,2024-04-02 11:59:36+00:00,,0,nilgunuzun/SingleCycleComputer,780913691,Verilog,SingleCycleComputer,13,0,2024-04-02 12:00:52+00:00,[],None
348,https://github.com/salzhang/PID_controller.git,2024-04-02 23:06:18+00:00,,0,salzhang/PID_controller,781190262,Verilog,PID_controller,37,0,2024-04-02 23:11:44+00:00,[],None
349,https://github.com/divyasaim971/Verilog_Practice_Codes.git,2024-04-03 04:13:22+00:00,,0,divyasaim971/Verilog_Practice_Codes,781270173,Verilog,Verilog_Practice_Codes,8,0,2024-04-03 04:18:27+00:00,[],None
350,https://github.com/massongeno/Verilog-ALU.git,2024-04-03 05:22:23+00:00,An in-progress collection of bookwork and Verilog code for the purpose of understanding and designing a fully functioning ALU.,0,massongeno/Verilog-ALU,781289703,Verilog,Verilog-ALU,995,0,2024-04-03 05:22:40+00:00,[],None
351,https://github.com/VladDinescu1/PASSWORD_CHECKER.git,2024-04-03 17:17:06+00:00,,0,VladDinescu1/PASSWORD_CHECKER,781593697,Verilog,PASSWORD_CHECKER,26,0,2024-04-03 17:55:26+00:00,[],None
352,https://github.com/sahil-tgs/washing_machine_vlsi.git,2024-04-04 14:10:46+00:00,,0,sahil-tgs/washing_machine_vlsi,782035310,Verilog,washing_machine_vlsi,812,0,2024-04-04 14:59:26+00:00,[],None
353,https://github.com/RezusDarsus/Verilog.git,2024-04-02 12:02:16+00:00,Intermediate tasks in Verilog(HDL),0,RezusDarsus/Verilog,780914768,Verilog,Verilog,394,0,2024-04-02 12:04:03+00:00,[],None
354,https://github.com/nguyentruongthan/viMach.git,2024-03-29 09:39:32+00:00,,0,nguyentruongthan/viMach,779209341,Verilog,viMach,4,0,2024-03-29 09:41:56+00:00,[],None
355,https://github.com/kvolkel/ECE564-Hardware-Accelerator.git,2024-04-06 21:11:06+00:00,,0,kvolkel/ECE564-Hardware-Accelerator,783067290,Verilog,ECE564-Hardware-Accelerator,1465,0,2024-04-06 21:17:40+00:00,[],None
356,https://github.com/jitendra-bhandari/LLM-Aided-Testbench-Generation-for-FSM.git,2024-04-07 15:33:27+00:00,,0,jitendra-bhandari/LLM-Aided-Testbench-Generation-for-FSM,783328778,Verilog,LLM-Aided-Testbench-Generation-for-FSM,66,0,2024-04-07 16:38:32+00:00,[],https://api.github.com/licenses/apache-2.0
357,https://github.com/PeihuanNi/Row-Stationary-Convolution-Acceletor.git,2024-03-24 01:37:58+00:00,Graduation design at JLU.CHINA,0,PeihuanNi/Row-Stationary-Convolution-Acceletor,776614472,Verilog,Row-Stationary-Convolution-Acceletor,221,0,2024-03-25 02:10:24+00:00,[],None
358,https://github.com/Candu34/DE10-Lite_Verilog_Projects.git,2024-04-07 07:57:27+00:00,,0,Candu34/DE10-Lite_Verilog_Projects,783198580,Verilog,DE10-Lite_Verilog_Projects,10,0,2024-04-07 08:23:30+00:00,[],None
359,https://github.com/WorldofKerry/quartus-hls.git,2024-04-07 02:35:27+00:00,,0,WorldofKerry/quartus-hls,783127949,Verilog,quartus-hls,11,0,2024-04-08 04:00:24+00:00,[],None
360,https://github.com/HaiNhatTran/Thang_May.git,2024-04-05 16:19:18+00:00,,0,HaiNhatTran/Thang_May,782600153,Verilog,Thang_May,1,0,2024-04-05 16:23:30+00:00,[],None
361,https://github.com/ricardorocha1202/fsm_sar_bs.git,2024-03-29 18:26:39+00:00,This is the binary logic finite state machine used in SAR digital analog converters.,0,ricardorocha1202/fsm_sar_bs,779393693,Verilog,fsm_sar_bs,66,0,2024-03-29 21:59:55+00:00,[],https://api.github.com/licenses/apache-2.0
362,https://github.com/shun6-6/GT64B66B_PHY_design.git,2024-04-06 08:52:22+00:00,,0,shun6-6/GT64B66B_PHY_design,782862669,Verilog,GT64B66B_PHY_design,44,0,2024-04-06 09:00:48+00:00,[],None
363,https://github.com/JasonF0410/IC_Contest.git,2024-04-06 09:15:35+00:00,The ic_contest problem I had praticed,0,JasonF0410/IC_Contest,782868893,Verilog,IC_Contest,3367,0,2024-04-06 09:15:42+00:00,[],None
364,https://github.com/rickyrorton/FP16-MAC-unit.git,2024-04-08 10:30:06+00:00,,0,rickyrorton/FP16-MAC-unit,783663170,Verilog,FP16-MAC-unit,1,0,2024-04-08 10:31:32+00:00,[],None
365,https://github.com/shaazmik/fpga-cpu.git,2024-04-08 13:00:38+00:00,"RISC-V architecture processor model with arithmetic instruction support, ROM and MMIO utilization",0,shaazmik/fpga-cpu,783725669,Verilog,fpga-cpu,0,0,2024-04-08 16:22:40+00:00,[],None
366,https://github.com/ankita16aru/3DVectors.git,2024-04-07 04:09:09+00:00,,0,ankita16aru/3DVectors,783147039,,3DVectors,6,0,2024-04-07 04:09:09+00:00,[],None
367,https://github.com/nedsels/tetris_verilog.git,2024-04-08 14:44:44+00:00,"Tetris, written in Verilog.",0,nedsels/tetris_verilog,783774542,Verilog,tetris_verilog,64,0,2024-04-08 14:47:01+00:00,[],None
368,https://github.com/d1story/Verilog-CPU.git,2024-04-09 00:15:39+00:00,,0,d1story/Verilog-CPU,783977418,Verilog,Verilog-CPU,346,0,2024-04-09 00:16:41+00:00,[],None
369,https://github.com/AliMaher15/NTI-Digital-IC-Design-Track.git,2024-04-09 10:40:28+00:00,,0,AliMaher15/NTI-Digital-IC-Design-Track,784177360,Verilog,NTI-Digital-IC-Design-Track,51714,0,2024-04-09 11:09:32+00:00,[],None
370,https://github.com/imransgitt/JK_flipflop.git,2024-04-10 05:12:23+00:00,A synchrounous active high reset JK Flip flop designed and simulated in iverilog and gtkwave.,0,imransgitt/JK_flipflop,784563665,Verilog,JK_flipflop,2,0,2024-04-10 05:16:15+00:00,[],None
371,https://github.com/odinx123/2015-IC-Design-Contest-Preliminary-.git,2024-04-10 03:45:28+00:00,,0,odinx123/2015-IC-Design-Contest-Preliminary-,784541362,Verilog,2015-IC-Design-Contest-Preliminary-,12338,0,2024-04-10 04:34:55+00:00,[],None
372,https://github.com/ENGR-850/Main.git,2024-04-09 20:07:08+00:00,,0,ENGR-850/Main,784416548,Verilog,Main,13,0,2024-04-09 20:07:46+00:00,[],None
373,https://github.com/YCHM0304/Verilog_SimpleCPU.git,2024-04-10 14:45:16+00:00,,0,YCHM0304/Verilog_SimpleCPU,784781560,Verilog,Verilog_SimpleCPU,2664,0,2024-04-10 14:45:53+00:00,[],None
374,https://github.com/Nok1on1/Verilog-Projects.git,2024-03-30 08:05:23+00:00,,0,Nok1on1/Verilog-Projects,779582993,Verilog,Verilog-Projects,13067,0,2024-04-04 10:51:00+00:00,[],None
375,https://github.com/min4604/Verilog.git,2024-03-27 01:36:19+00:00,some example of verilog,0,min4604/Verilog,778052966,Verilog,Verilog,14,0,2024-03-27 01:45:48+00:00,[],None
376,https://github.com/KishorKumar0/32-Bit-MAC-Unit-Design.git,2024-03-30 07:27:15+00:00,,0,KishorKumar0/32-Bit-MAC-Unit-Design,779573940,Verilog,32-Bit-MAC-Unit-Design,131,0,2024-03-30 07:28:53+00:00,[],None
377,https://github.com/Cassie70/Arqui2.git,2024-03-30 19:46:25+00:00,ALU with Fetch Cycle-VHDL,1,Cassie70/Arqui2,779789123,Verilog,Arqui2,4474,0,2024-04-10 17:42:27+00:00,[],None
378,https://github.com/Nipun-9420/all_home_automation.git,2024-04-11 06:05:25+00:00,small_bocks of all_home_automation_like_conter_adder_etc,0,Nipun-9420/all_home_automation,785067424,Verilog,all_home_automation,8,0,2024-04-12 03:41:10+00:00,[],None
379,https://github.com/Bharathsampat/VLSI-LAB-EXP-2.git,2024-04-12 05:55:26+00:00,,0,Bharathsampat/VLSI-LAB-EXP-2,785555009,Verilog,VLSI-LAB-EXP-2,15,0,2024-04-12 06:00:50+00:00,[],None
380,https://github.com/Bharathsampat/VLSI-LAB-EXP-3.git,2024-04-12 05:56:14+00:00,,0,Bharathsampat/VLSI-LAB-EXP-3,785555249,Verilog,VLSI-LAB-EXP-3,4,0,2024-04-12 06:03:54+00:00,[],None
381,https://github.com/KevinMathewEC/RV32I_with_BP.git,2024-03-29 19:27:47+00:00,,0,KevinMathewEC/RV32I_with_BP,779412458,Verilog,RV32I_with_BP,277,0,2024-03-29 19:28:29+00:00,[],None
382,https://github.com/schwarz-em/tilelink-tester.git,2024-03-29 22:04:20+00:00,,0,schwarz-em/tilelink-tester,779455874,Verilog,tilelink-tester,13,0,2024-04-05 23:36:50+00:00,[],None
383,https://github.com/existential-ai/izhekevich_neuron.git,2024-04-09 19:58:28+00:00,,0,existential-ai/izhekevich_neuron,784413547,Verilog,izhekevich_neuron,64,0,2024-04-12 22:54:50+00:00,[],https://api.github.com/licenses/apache-2.0
384,https://github.com/alfiero88/tt06-VCII.git,2024-04-04 13:35:01+00:00,,0,alfiero88/tt06-VCII,782018257,Verilog,tt06-VCII,18,0,2024-04-04 13:35:07+00:00,[],https://api.github.com/licenses/apache-2.0
385,https://github.com/harsh3002/4-bit-Sequential-multiplier.git,2024-04-13 05:58:45+00:00,,0,harsh3002/4-bit-Sequential-multiplier,786001002,Verilog,4-bit-Sequential-multiplier,65,0,2024-04-13 06:00:42+00:00,[],None
386,https://github.com/PatriChou/lab2-2-Edge-Map.git,2024-04-13 07:45:26+00:00,,0,PatriChou/lab2-2-Edge-Map,786026636,Verilog,lab2-2-Edge-Map,1217,0,2024-04-13 07:47:03+00:00,[],None
387,https://github.com/MomenSalem8/Architecture-Project2.git,2024-03-24 11:17:17+00:00,,0,MomenSalem8/Architecture-Project2,776743383,Verilog,Architecture-Project2,2967,0,2024-03-24 11:18:43+00:00,[],None
388,https://github.com/AmanMurad/Caravel_Project.git,2024-03-25 00:51:22+00:00,repository for MEDS,0,AmanMurad/Caravel_Project,776986988,Verilog,Caravel_Project,11927,0,2024-03-25 00:52:01+00:00,[],https://api.github.com/licenses/apache-2.0
389,https://github.com/noortaytoy1/Lab.git,2024-03-25 21:35:12+00:00,,0,noortaytoy1/Lab,777445300,Verilog,Lab,2,0,2024-03-25 21:38:47+00:00,[],None
390,https://github.com/llTurtle22ll/tt06-darkriscv-angelo.git,2024-03-27 02:11:06+00:00,,0,llTurtle22ll/tt06-darkriscv-angelo,778062907,Verilog,tt06-darkriscv-angelo,49,0,2024-03-27 02:45:15+00:00,[],https://api.github.com/licenses/apache-2.0
391,https://github.com/cy336998/-.git,2024-03-25 12:54:17+00:00,FPGA代码,0,cy336998/-,777223385,Verilog,-,16,0,2024-03-26 09:05:00+00:00,[],None
392,https://github.com/mj1069/RISC-V.git,2024-03-26 05:10:31+00:00,,0,mj1069/RISC-V,777569474,Verilog,RISC-V,6856,0,2024-03-26 05:10:56+00:00,[],https://api.github.com/licenses/mit
393,https://github.com/DouglasWWolf/indy_simple_cmac.git,2024-03-26 02:56:48+00:00,"Simplest possible CMAC design, implemented on Indy",0,DouglasWWolf/indy_simple_cmac,777534210,Verilog,indy_simple_cmac,570,0,2024-03-26 05:55:36+00:00,[],None
394,https://github.com/swarnimajain/-CORDIC-Algorithm-Implementation-for-the-Calculation-of-Trigonometric-Functions.git,2024-03-27 08:17:31+00:00,"* 7-stage pipelined implementation for 8-bit processor, * Sine and cosine calculation for the angles between -90° and 90°",0,swarnimajain/-CORDIC-Algorithm-Implementation-for-the-Calculation-of-Trigonometric-Functions,778175395,Verilog,-CORDIC-Algorithm-Implementation-for-the-Calculation-of-Trigonometric-Functions,2,0,2024-03-27 08:38:23+00:00,[],None
395,https://github.com/VladyFrunzus/Infineon-Summer-School-Circuit-Design.git,2024-03-27 20:53:13+00:00,This repository contains a circuit design which I did as part of Infineon's Summer School 2023.,0,VladyFrunzus/Infineon-Summer-School-Circuit-Design,778503600,Verilog,Infineon-Summer-School-Circuit-Design,7,0,2024-03-27 20:59:36+00:00,[],None
396,https://github.com/lshrea69/hex_keypad.asic.git,2024-03-27 13:31:37+00:00,,0,lshrea69/hex_keypad.asic,778307062,Verilog,hex_keypad.asic,11927,0,2024-03-27 13:32:19+00:00,[],https://api.github.com/licenses/apache-2.0
397,https://github.com/z123k5/ultrasonic-modem-300k.git,2024-03-26 10:23:05+00:00,,0,z123k5/ultrasonic-modem-300k,777685762,Verilog,ultrasonic-modem-300k,13112,0,2024-03-26 11:09:47+00:00,[],https://api.github.com/licenses/gpl-2.0
398,https://github.com/x123y123/Verilog_Learning.git,2024-03-24 09:00:43+00:00,,0,x123y123/Verilog_Learning,776707353,Verilog,Verilog_Learning,5,0,2024-03-24 09:01:39+00:00,[],None
399,https://github.com/devaprasanth-b/tapeout.git,2024-03-28 06:40:14+00:00,,0,devaprasanth-b/tapeout,778663652,Verilog,tapeout,53036,0,2024-03-28 07:47:45+00:00,[],https://api.github.com/licenses/apache-2.0
400,https://github.com/PierreBB2002/BCD-Adder-Subtractor-Design.git,2024-03-28 10:49:59+00:00,,0,PierreBB2002/BCD-Adder-Subtractor-Design,778759276,Verilog,BCD-Adder-Subtractor-Design,334,0,2024-03-28 22:34:34+00:00,[],None
401,https://github.com/Meraj-Kaida/half-adder.git,2024-03-29 05:51:26+00:00,,0,Meraj-Kaida/half-adder,779136665,Verilog,half-adder,0,0,2024-03-29 05:56:24+00:00,[],None
402,https://github.com/leena-Affouri/Architecture-SecondProject.git,2024-03-29 10:53:47+00:00,,0,leena-Affouri/Architecture-SecondProject,779234521,Verilog,Architecture-SecondProject,1407,0,2024-03-29 11:01:41+00:00,[],None
403,https://github.com/Lovekumar2/Design-a-Single-Port-RAM-256x32-with-synchronous-Read-Write-By-using-AHB-lite-Bus-Interface.git,2024-03-29 06:44:10+00:00,,0,Lovekumar2/Design-a-Single-Port-RAM-256x32-with-synchronous-Read-Write-By-using-AHB-lite-Bus-Interface,779152219,Verilog,Design-a-Single-Port-RAM-256x32-with-synchronous-Read-Write-By-using-AHB-lite-Bus-Interface,237,0,2024-03-29 06:58:39+00:00,[],None
404,https://github.com/DokiDiana/MyCPU.git,2024-03-29 11:10:50+00:00,,0,DokiDiana/MyCPU,779239933,Verilog,MyCPU,8,0,2024-03-29 11:18:33+00:00,[],None
405,https://github.com/yk3066/UART-Verilog.git,2024-03-29 19:18:11+00:00,,0,yk3066/UART-Verilog,779409654,Verilog,UART-Verilog,6,0,2024-03-29 19:26:10+00:00,[],None
406,https://github.com/joshuag120/thunderbird-tail-light-controller.git,2024-03-29 20:43:35+00:00,1965 Ford Thunderbird tail light controller implemented in Verilog,0,joshuag120/thunderbird-tail-light-controller,779434782,Verilog,thunderbird-tail-light-controller,1566,0,2024-03-29 21:07:16+00:00,[],None
407,https://github.com/Dukeelian/Single-Port-RAM.git,2024-03-30 17:10:36+00:00,,0,Dukeelian/Single-Port-RAM,779747805,Verilog,Single-Port-RAM,0,0,2024-03-30 17:11:57+00:00,[],None
408,https://github.com/JoaoCerq/Controlling-a-wall-guided-robot-using-VERILOG.git,2024-03-31 17:44:25+00:00,College project about a wall-guided robot.,0,JoaoCerq/Controlling-a-wall-guided-robot-using-VERILOG,780103260,Verilog,Controlling-a-wall-guided-robot-using-VERILOG,4,0,2024-03-31 17:46:59+00:00,[],None
409,https://github.com/maygo22/Verilog_0to9-0to99_counter.git,2024-03-31 17:52:21+00:00,Verilog 0 to 9 and 0 to 99 counters using seven segment code developed on Vivado 2022,0,maygo22/Verilog_0to9-0to99_counter,780105586,Verilog,Verilog_0to9-0to99_counter,8,0,2024-04-01 05:03:57+00:00,[],None
410,https://github.com/Shreyanshpriye/car-parking-system.git,2024-04-01 19:26:46+00:00,,0,Shreyanshpriye/car-parking-system,780585194,Verilog,car-parking-system,2858,0,2024-04-01 19:29:02+00:00,[],None
411,https://github.com/Vijay27Aravind/Experiment-1.git,2024-04-01 16:39:54+00:00,,0,Vijay27Aravind/Experiment-1,780516510,Verilog,Experiment-1,5,0,2024-04-02 04:13:29+00:00,[],None
412,https://github.com/aspirbyed/Security-System-using-Verilog.git,2024-04-02 12:50:37+00:00,,0,aspirbyed/Security-System-using-Verilog,780936217,Verilog,Security-System-using-Verilog,18,0,2024-04-02 12:59:24+00:00,[],None
413,https://github.com/davwamai/zrnn.git,2024-04-03 23:11:27+00:00,rnn experimentation on a Zynq7 FPGA,0,davwamai/zrnn,781723599,Verilog,zrnn,2,0,2024-04-03 23:15:10+00:00,[],None
414,https://github.com/rapidstream-org/rapidstream-cookbook.git,2024-03-27 23:47:00+00:00,Tutorials and useful scripts for using RapidStream.,0,rapidstream-org/rapidstream-cookbook,778552417,Verilog,rapidstream-cookbook,10423,0,2024-04-02 21:06:22+00:00,[],https://api.github.com/licenses/mit
415,https://github.com/Muhammadussain/I2C.git,2024-03-27 18:37:32+00:00,,0,Muhammadussain/I2C,778447521,Verilog,I2C,18,0,2024-03-27 18:42:18+00:00,[],None
416,https://github.com/Eshaan2001/64-bit-floating-point-multiplier.git,2024-04-03 16:19:50+00:00,64 bit floating point multiplier,0,Eshaan2001/64-bit-floating-point-multiplier,781568168,Verilog,64-bit-floating-point-multiplier,8,0,2024-04-03 16:22:53+00:00,[],None
417,https://github.com/cy2016-1/CaotaiSystem.git,2024-04-03 15:19:35+00:00,,0,cy2016-1/CaotaiSystem,781540665,Verilog,CaotaiSystem,52095,0,2024-04-03 15:20:29+00:00,[],https://api.github.com/licenses/gpl-2.0
418,https://github.com/RazvanN25/Pseudorandom_number_generator.git,2024-04-03 17:14:20+00:00,,0,RazvanN25/Pseudorandom_number_generator,781592327,Verilog,Pseudorandom_number_generator,86,0,2024-04-03 17:46:12+00:00,[],None
419,https://github.com/ktiwaz/RISCV-Pipeline-Processor-EEC180-.git,2024-04-04 23:42:12+00:00,"A single-issue, 5-stage pipelined processor implementing select RV32-I and -M instructions. ",0,ktiwaz/RISCV-Pipeline-Processor-EEC180-,782252363,Verilog,RISCV-Pipeline-Processor-EEC180-,10721,0,2024-04-04 23:43:22+00:00,[],None
420,https://github.com/mvstru23/chessToy.git,2024-03-28 18:00:17+00:00,ENGR 100 Final Lab,0,mvstru23/chessToy,778942148,Verilog,chessToy,46246,0,2024-03-28 18:07:29+00:00,[],None
421,https://github.com/Lori-Kaito/Euler-s-Totient-Function-Counter.git,2024-04-02 16:35:10+00:00, Design Problem: Euler’s Totient Function Counter,0,Lori-Kaito/Euler-s-Totient-Function-Counter,781042117,Verilog,Euler-s-Totient-Function-Counter,19,0,2024-04-04 15:46:02+00:00,[],None
422,https://github.com/samatahkiran/axis_fifo.git,2024-04-05 06:23:24+00:00,,0,samatahkiran/axis_fifo,782357261,Verilog,axis_fifo,1,0,2024-04-05 06:24:30+00:00,[],None
423,https://github.com/asifaftab-172/4-Way-Traffic-Light-Control-Using-FSM.git,2024-03-26 21:29:12+00:00,,0,asifaftab-172/4-Way-Traffic-Light-Control-Using-FSM,777981927,Verilog,4-Way-Traffic-Light-Control-Using-FSM,1607,0,2024-04-07 20:47:06+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/sul-s/Pipelined-Datapath.git,2024-04-08 02:01:28+00:00,"A four stage, 32-bit pipelined Datapath.",0,sul-s/Pipelined-Datapath,783490777,Verilog,Pipelined-Datapath,5,0,2024-04-08 03:03:40+00:00,[],None
425,https://github.com/Chiragumretiya24/Multiplexer_2_1-Using-Ternory-Operator.git,2024-04-06 06:38:00+00:00,,0,Chiragumretiya24/Multiplexer_2_1-Using-Ternory-Operator,782829522,Verilog,Multiplexer_2_1-Using-Ternory-Operator,2,0,2024-04-06 06:38:26+00:00,[],None
426,https://github.com/lenko-d/magic-beat-metronome.git,2024-04-07 06:22:35+00:00,,0,lenko-d/magic-beat-metronome,783175135,Verilog,magic-beat-metronome,6,0,2024-04-07 06:40:55+00:00,[],None
427,https://github.com/lumusen0305/02_edgedetect_fsic.git,2024-04-06 10:56:15+00:00,,0,lumusen0305/02_edgedetect_fsic,782896335,Verilog,02_edgedetect_fsic,676,0,2024-04-06 13:38:29+00:00,[],None
428,https://github.com/Sachinatgithubb/PWM.git,2024-04-05 12:28:58+00:00,,0,Sachinatgithubb/PWM,782504408,Verilog,PWM,24,0,2024-04-05 12:34:04+00:00,[],https://api.github.com/licenses/apache-2.0
429,https://github.com/roeeee0628/project.git,2024-04-09 09:17:59+00:00,,0,roeeee0628/project,784144405,Verilog,project,2671,0,2024-04-09 09:31:50+00:00,[],None
430,https://github.com/bharath-lnm/Design-and-Modelling-of-Vending-machine-using-Verilog.git,2024-04-09 16:15:31+00:00,,0,bharath-lnm/Design-and-Modelling-of-Vending-machine-using-Verilog,784323727,Verilog,Design-and-Modelling-of-Vending-machine-using-Verilog,4,0,2024-04-09 16:27:48+00:00,[],None
431,https://github.com/shashisahu1038/vsd_lab.git,2024-03-29 16:10:45+00:00,Workshop on RTL to GDS Flow using openlane,0,shashisahu1038/vsd_lab,779346059,Verilog,vsd_lab,1220,0,2024-04-07 19:01:20+00:00,[],None
432,https://github.com/jae8259/Digital-System-Design.git,2024-04-08 09:46:44+00:00,,0,jae8259/Digital-System-Design,783645661,Verilog,Digital-System-Design,27713,0,2024-04-10 01:46:25+00:00,[],None
433,https://github.com/davidparent/tt_um_tt6_verilog_davidparent.git,2024-04-09 21:40:38+00:00,,0,davidparent/tt_um_tt6_verilog_davidparent,784444780,Verilog,tt_um_tt6_verilog_davidparent,35,0,2024-04-09 22:22:04+00:00,[],https://api.github.com/licenses/apache-2.0
434,https://github.com/ARX-0/Hamming_code.git,2024-04-10 15:37:50+00:00,a simple implementation of error detection using Hamming code  {a simple hamming code encoder},0,ARX-0/Hamming_code,784805346,Verilog,Hamming_code,116,0,2024-04-10 16:19:26+00:00,[],None
435,https://github.com/couchand/tt06-chacha-state.git,2024-04-09 14:16:52+00:00,,0,couchand/tt06-chacha-state,784269194,Verilog,tt06-chacha-state,19,0,2024-04-09 14:52:06+00:00,[],https://api.github.com/licenses/apache-2.0
436,https://github.com/amorless612/HDB3_Encoder.git,2024-04-10 15:09:31+00:00,,0,amorless612/HDB3_Encoder,784792367,Verilog,HDB3_Encoder,4,0,2024-04-11 07:00:58+00:00,[],None
437,https://github.com/Yes1Yes1/simple-pipelined-MIPS-processor.git,2024-04-11 08:50:35+00:00,,0,Yes1Yes1/simple-pipelined-MIPS-processor,785126976,Verilog,simple-pipelined-MIPS-processor,13,0,2024-04-11 08:51:46+00:00,[],None
438,https://github.com/gowgos5/innible.git,2024-04-09 14:29:42+00:00,,0,gowgos5/innible,784275246,Verilog,innible,97,0,2024-04-09 14:55:22+00:00,[],None
439,https://github.com/manhtrannnnnn/Bound_flasher.git,2024-04-11 14:13:56+00:00,,0,manhtrannnnnn/Bound_flasher,785255613,Verilog,Bound_flasher,1188,0,2024-04-11 14:21:17+00:00,[],None
440,https://github.com/Thesdin/YonCU.git,2024-04-08 14:24:42+00:00,,0,Thesdin/YonCU,783765050,Verilog,YonCU,25,0,2024-04-11 17:48:21+00:00,[],https://api.github.com/licenses/gpl-3.0
441,https://github.com/Erfangholiz/My-VHDL.git,2024-04-08 14:55:20+00:00,"A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.",0,Erfangholiz/My-VHDL,783779417,Verilog,My-VHDL,295,0,2024-04-11 19:22:58+00:00,"['logic-circuit', 'logic-gates', 'logical-circuits', 'logical-gates', 'modelsim', 'quartus', 'quartus2', 'verilog', 'verilog-code', 'verilog-hdl', 'verilog-project', 'vhdl', 'vhdl-code', 'vhdl-examples']",None
442,https://github.com/iraduyves/verilog_Project.git,2024-04-11 21:40:07+00:00,Learning Class project,0,iraduyves/verilog_Project,785431403,Verilog,verilog_Project,31,0,2024-04-11 21:57:15+00:00,[],None
443,https://github.com/maissaelafani/ascon_encryption.git,2024-04-12 09:04:31+00:00,,0,maissaelafani/ascon_encryption,785620714,Verilog,ascon_encryption,130,0,2024-04-12 09:10:27+00:00,[],None
444,https://github.com/NiteshVLSI/Image_Dehazer.git,2024-03-31 19:32:39+00:00,,0,NiteshVLSI/Image_Dehazer,780132803,Verilog,Image_Dehazer,437,0,2024-03-31 19:35:53+00:00,[],None
445,https://github.com/rachito3/Parallel-Fault-Simulation-using-C-.git,2024-04-12 12:52:10+00:00,"This is a VLSI project i had to do in my Course VLSI testing ,this code performs parallel fault simulation on a given circuit.",0,rachito3/Parallel-Fault-Simulation-using-C-,785703542,Verilog,Parallel-Fault-Simulation-using-C-,163,0,2024-04-12 12:52:56+00:00,[],None
446,https://github.com/OuDret/Verilog2Cir.git,2024-04-12 15:45:17+00:00,Verilog netlist to .cir,0,OuDret/Verilog2Cir,785776201,Verilog,Verilog2Cir,80,0,2024-04-12 15:46:00+00:00,[],None
447,https://github.com/zhiyangjing/HdlbitsSolutions.git,2024-04-12 16:45:36+00:00,Stores my solutions to the hdlbits site,0,zhiyangjing/HdlbitsSolutions,785800099,Verilog,HdlbitsSolutions,62,0,2024-04-12 16:46:21+00:00,[],
448,https://github.com/khai1712/FIR_Test.git,2024-04-10 10:43:48+00:00,,0,khai1712/FIR_Test,784682028,Verilog,FIR_Test,1031,0,2024-04-10 11:33:28+00:00,[],None
449,https://github.com/L-add7/mips.git,2024-04-11 09:39:06+00:00,,0,L-add7/mips,785146445,Verilog,mips,22,0,2024-04-13 05:04:48+00:00,[],None
450,https://github.com/L-add7/mips.git,2024-04-11 09:39:06+00:00,,0,L-add7/mips,785146445,Verilog,mips,22,0,2024-04-13 05:04:48+00:00,[],None
451,https://github.com/xiangzi-yuan/FPGA.git,2024-04-13 09:26:02+00:00,HFUT数电课设,0,xiangzi-yuan/FPGA,786051975,Verilog,FPGA,2970,0,2024-04-13 09:37:54+00:00,[],None
452,https://github.com/TarikHamedovic/SDR-HLS.git,2024-03-26 14:23:18+00:00,,0,TarikHamedovic/SDR-HLS,777799473,Verilog,SDR-HLS,8969,0,2024-03-26 14:33:50+00:00,[],None
453,https://github.com/blue67chillout/jawa.git,2024-03-25 13:40:46+00:00,,0,blue67chillout/jawa,777244568,Verilog,jawa,11927,0,2024-03-25 13:41:28+00:00,[],https://api.github.com/licenses/apache-2.0
454,https://github.com/DouglasWWolf/sidewinder_abm_gen.git,2024-03-24 05:30:57+00:00,"Simulated ABM generator, implemented on Sidewinder",0,DouglasWWolf/sidewinder_abm_gen,776659015,Verilog,sidewinder_abm_gen,755,0,2024-03-24 05:31:47+00:00,[],None
455,https://github.com/Rohan7Gupta/neilit_course.git,2024-03-24 14:05:27+00:00,,0,Rohan7Gupta/neilit_course,776804516,Verilog,neilit_course,157,0,2024-03-24 14:09:03+00:00,[],None
456,https://github.com/MSRRaju07/IOP.git,2024-03-27 16:06:33+00:00,,0,MSRRaju07/IOP,778382798,Verilog,IOP,223,0,2024-03-27 16:07:02+00:00,[],https://api.github.com/licenses/mit
457,https://github.com/TWlucifer/verilog_0313.git,2024-03-27 01:29:59+00:00,,0,TWlucifer/verilog_0313,778051146,Verilog,verilog_0313,0,0,2024-03-27 01:46:30+00:00,[],None
458,https://github.com/Kevinni2001/18743_nvdla_hw.git,2024-03-26 22:45:39+00:00,,0,Kevinni2001/18743_nvdla_hw,778005392,Verilog,18743_nvdla_hw,2933,0,2024-03-26 23:09:37+00:00,[],None
459,https://github.com/datduong130/demo1.git,2024-03-29 02:53:11+00:00,,0,datduong130/demo1,779093319,Verilog,demo1,44,0,2024-03-29 03:01:00+00:00,[],None
460,https://github.com/BassantAhmedElbakry/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2024-03-28 23:10:33+00:00,,0,BassantAhmedElbakry/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,779040349,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,22,0,2024-03-28 23:11:50+00:00,[],None
461,https://github.com/yk3066/Universal-Shift-Register-Verilog.git,2024-03-29 19:19:49+00:00,,0,yk3066/Universal-Shift-Register-Verilog,779410122,Verilog,Universal-Shift-Register-Verilog,101,0,2024-03-29 19:25:42+00:00,[],https://api.github.com/licenses/gpl-2.0
462,https://github.com/pznikola/ethernet-wrapper.git,2024-04-01 06:49:35+00:00,Chisel wrapper for Alex Forencich ethernet.,0,pznikola/ethernet-wrapper,780293661,Verilog,ethernet-wrapper,44,0,2024-04-01 18:50:58+00:00,[],None
463,https://github.com/vinitkesh/Comparator16bit.git,2024-03-26 03:33:00+00:00,,0,vinitkesh/Comparator16bit,777544043,Verilog,Comparator16bit,35,0,2024-03-26 06:30:13+00:00,[],None
464,https://github.com/DEVARSH-97/Image-processing-on-verilog.git,2024-03-30 20:20:54+00:00,,0,DEVARSH-97/Image-processing-on-verilog,779797435,Verilog,Image-processing-on-verilog,13,0,2024-03-30 20:23:44+00:00,[],None
465,https://github.com/wensontang/cis5710.git,2024-03-31 01:20:15+00:00,,0,wensontang/cis5710,779858925,Verilog,cis5710,3803,0,2024-03-31 01:41:45+00:00,[],https://api.github.com/licenses/mit
466,https://github.com/aarushigupta27/RISC-V-Pipelined-Architecture-using-Verilog.git,2024-03-29 14:25:44+00:00,It implements RISC-V ISA with 5-stage pipelining using Verilog HDL,0,aarushigupta27/RISC-V-Pipelined-Architecture-using-Verilog,779306851,Verilog,RISC-V-Pipelined-Architecture-using-Verilog,16,0,2024-03-29 14:33:50+00:00,[],None
467,https://github.com/Laboratorio-Integrado-1/Atividade-1.git,2024-03-26 18:33:28+00:00,,0,Laboratorio-Integrado-1/Atividade-1,777914825,Verilog,Atividade-1,127,0,2024-03-26 18:35:35+00:00,[],None
468,https://github.com/Sungha0106/Side-project.git,2024-04-01 09:11:03+00:00,,0,Sungha0106/Side-project,780341461,Verilog,Side-project,14912,0,2024-04-01 10:28:09+00:00,[],None
469,https://github.com/NhanNg52/Snake-Game-on-Basys-3.git,2024-04-01 17:01:32+00:00,,0,NhanNg52/Snake-Game-on-Basys-3,780525896,Verilog,Snake-Game-on-Basys-3,1500,0,2024-04-01 17:03:05+00:00,[],None
470,https://github.com/24-Balasuriya/Verilog.git,2024-03-25 17:26:53+00:00,,0,24-Balasuriya/Verilog,777350334,Verilog,Verilog,202,0,2024-03-27 09:53:04+00:00,[],None
471,https://github.com/johnathan-convertino-afrl/fmcomms5.git,2024-04-01 19:18:57+00:00,fmcomms5 base build for fusesoc,0,johnathan-convertino-afrl/fmcomms5,780582332,Verilog,fmcomms5,3379,0,2024-04-01 19:19:22+00:00,[],None
472,https://github.com/Priteesh-Ranjan/Embedded-Projects.git,2024-04-03 17:46:09+00:00,,0,Priteesh-Ranjan/Embedded-Projects,781606071,Verilog,Embedded-Projects,181,0,2024-04-03 17:47:58+00:00,[],None
473,https://github.com/VladDinescu1/UART-_TX.git,2024-04-03 17:21:43+00:00,,0,VladDinescu1/UART-_TX,781595716,Verilog,UART-_TX,21,0,2024-04-03 18:05:16+00:00,[],None
474,https://github.com/parsaM110/Led_RGB_Blink-Tang-Nano.git,2024-04-04 10:49:15+00:00,led RGB BLINK implemented on Tang Nano (GW1N-LV1QN48C6/I5),0,parsaM110/Led_RGB_Blink-Tang-Nano,781947202,Verilog,Led_RGB_Blink-Tang-Nano,2,0,2024-04-04 12:31:58+00:00,[],None
475,https://github.com/Abhinav-863/APB-Memory.git,2024-04-04 11:48:17+00:00,,0,Abhinav-863/APB-Memory,781971164,Verilog,APB-Memory,50,0,2024-04-04 12:06:20+00:00,[],None
476,https://github.com/Pragnesh-Papaniya/FPGA_communication_protocols.git,2024-03-25 15:34:46+00:00,,0,Pragnesh-Papaniya/FPGA_communication_protocols,777299713,Verilog,FPGA_communication_protocols,1,0,2024-04-04 12:07:39+00:00,[],None
477,https://github.com/annoyatron255/yosys4gal.git,2024-04-06 05:23:03+00:00,,0,annoyatron255/yosys4gal,782812215,Verilog,yosys4gal,27,0,2024-04-06 05:23:53+00:00,[],None
478,https://github.com/SebasBclef/Red-Iterativa-Verilog.git,2024-04-07 00:01:37+00:00,,0,SebasBclef/Red-Iterativa-Verilog,783099775,Verilog,Red-Iterativa-Verilog,1934,0,2024-04-07 00:10:31+00:00,[],None
479,https://github.com/cjohnson/hdlbits.git,2024-04-05 22:36:50+00:00,A collection of Collin Johnson's HDLBits solutions.,0,cjohnson/hdlbits,782729207,Verilog,hdlbits,5,0,2024-04-05 22:37:25+00:00,[],None
480,https://github.com/ringlikeabomb/FPGA-hit-mouse-game.git,2024-04-07 09:01:25+00:00,course project.gopher game.keys input.HDMI display.,0,ringlikeabomb/FPGA-hit-mouse-game,783215501,Verilog,FPGA-hit-mouse-game,18,0,2024-04-07 09:29:40+00:00,[],None
481,https://github.com/kaijie0102/EE2026_PixelDance.git,2024-04-06 02:54:20+00:00,,0,kaijie0102/EE2026_PixelDance,782782280,Verilog,EE2026_PixelDance,253,0,2024-04-06 02:56:46+00:00,[],None
482,https://github.com/shun6-6/AURORA64B66B_Pro.git,2024-04-07 03:12:30+00:00,,0,shun6-6/AURORA64B66B_Pro,783135622,Verilog,AURORA64B66B_Pro,34,0,2024-04-07 03:20:04+00:00,[],None
483,https://github.com/pinarbasieylulz/Computer-Organization.git,2024-04-07 22:33:39+00:00,,0,pinarbasieylulz/Computer-Organization,783447161,Verilog,Computer-Organization,334,0,2024-04-07 22:34:30+00:00,[],None
484,https://github.com/liyueqiang/fpga_study.git,2024-03-31 08:54:15+00:00,Personal learning of FPGA,0,liyueqiang/fpga_study,779950780,Verilog,fpga_study,2912,0,2024-04-07 13:55:08+00:00,[],None
485,https://github.com/turri21/VGA_Test-neptuno.git,2024-04-02 19:48:50+00:00,,1,turri21/VGA_Test-neptuno,781125553,Verilog,VGA_Test-neptuno,290,0,2024-04-02 23:07:28+00:00,[],None
486,https://github.com/flexibleOlayhemi/pocker-game.git,2024-04-08 14:23:10+00:00,pocker-game,0,flexibleOlayhemi/pocker-game,783764308,Verilog,pocker-game,11926,0,2024-04-08 14:23:53+00:00,[],https://api.github.com/licenses/apache-2.0
487,https://github.com/ZZZZqqq27/cpuY.git,2024-04-11 09:55:48+00:00,,0,ZZZZqqq27/cpuY,785153017,Verilog,cpuY,9,0,2024-04-11 09:58:26+00:00,[],None
488,https://github.com/Starryskyz/PS2KeyboardHardwareDemo.git,2024-04-11 03:57:44+00:00,FDE lab 2024: a hardware demo of keyboard driver and decoder,0,Starryskyz/PS2KeyboardHardwareDemo,785034998,Verilog,PS2KeyboardHardwareDemo,748,0,2024-04-11 04:31:15+00:00,[],None
489,https://github.com/ynng1/RNG-2D.git,2024-04-04 04:33:23+00:00,,0,ynng1/RNG-2D,781807044,Verilog,RNG-2D,15,0,2024-04-10 21:18:01+00:00,[],None
490,https://github.com/Diksha-09/100_days_of_RTL.git,2024-04-07 16:45:12+00:00,,0,Diksha-09/100_days_of_RTL,783350492,Verilog,100_days_of_RTL,389,0,2024-04-09 05:55:33+00:00,[],None
491,https://github.com/xGArenasx/caravel.git,2024-04-10 21:50:47+00:00,,0,xGArenasx/caravel,784943436,Verilog,caravel,11927,0,2024-04-10 21:55:08+00:00,[],https://api.github.com/licenses/apache-2.0
492,https://github.com/ryan1604/EE2026.git,2024-04-10 14:26:44+00:00,,0,ryan1604/EE2026,784773402,Verilog,EE2026,7119,0,2024-04-10 16:30:16+00:00,[],https://api.github.com/licenses/mit
493,https://github.com/cchnwei/vlsi_final_code.git,2024-04-10 14:29:31+00:00,,0,cchnwei/vlsi_final_code,784774646,Verilog,vlsi_final_code,382,0,2024-04-10 14:55:54+00:00,[],None
494,https://github.com/anaymody/2048-verilog.git,2024-04-09 21:50:09+00:00,,0,anaymody/2048-verilog,784447560,Verilog,2048-verilog,14,0,2024-04-11 00:26:35+00:00,[],None
495,https://github.com/couchand/tt06-chacha-block.git,2024-04-09 15:48:37+00:00,,0,couchand/tt06-chacha-block,784312120,Verilog,tt06-chacha-block,51,0,2024-04-09 17:14:37+00:00,[],https://api.github.com/licenses/apache-2.0
496,https://github.com/madsamtoft/vending.git,2024-04-11 12:45:10+00:00,02139-VendingMachine,0,madsamtoft/vending,785217023,Verilog,vending,13,0,2024-04-11 14:05:52+00:00,[],None
497,https://github.com/AIFERNANDOE20100/Computer-Architecture.git,2024-04-10 04:58:36+00:00,,0,AIFERNANDOE20100/Computer-Architecture,784559990,Verilog,Computer-Architecture,8,0,2024-04-10 05:12:32+00:00,[],None
498,https://github.com/lynn140428/test0410.git,2024-04-10 05:09:29+00:00,,0,lynn140428/test0410,784562790,Verilog,test0410,2,0,2024-04-10 05:10:25+00:00,[],None
499,https://github.com/xiaoxixi369/test.git,2024-04-10 09:59:10+00:00,,0,xiaoxixi369/test,784665416,Verilog,test,16407,0,2024-04-10 10:03:13+00:00,[],None
500,https://github.com/OkuhiraShunri/MIPS.git,2024-03-26 10:08:02+00:00,,0,OkuhiraShunri/MIPS,777679217,Verilog,MIPS,478,0,2024-03-26 10:19:25+00:00,[],None
501,https://github.com/arutiunianan/VerilogCourse.git,2024-04-08 09:43:25+00:00,,0,arutiunianan/VerilogCourse,783644201,Verilog,VerilogCourse,7,0,2024-04-08 12:04:38+00:00,[],None
502,https://github.com/THoangVN/VGA_v2.git,2024-04-09 03:31:13+00:00,,0,THoangVN/VGA_v2,784029078,Verilog,VGA_v2,112,0,2024-04-09 03:35:21+00:00,[],None
503,https://github.com/odinx123/FPGA_game.git,2024-04-09 00:52:03+00:00,,0,odinx123/FPGA_game,783986635,Verilog,FPGA_game,23831,0,2024-04-09 00:53:24+00:00,[],None
504,https://github.com/Xiang511/Digital-Systems-Laboratory.git,2024-04-09 04:39:46+00:00,數位系統實驗,0,Xiang511/Digital-Systems-Laboratory,784046126,Verilog,Digital-Systems-Laboratory,6725,0,2024-04-10 13:38:00+00:00,[],https://api.github.com/licenses/mit
505,https://github.com/aryan-kannaujiya/CSA.git,2024-04-12 17:31:24+00:00,CarrySelectorAdder,0,aryan-kannaujiya/CSA,785818752,Verilog,CSA,55,0,2024-04-12 21:17:27+00:00,[],https://api.github.com/licenses/apache-2.0
506,https://github.com/meyanik/KWS-ASIC.git,2024-04-12 21:24:41+00:00,Keyword Spotting Accelerator chip design for Efabless AI-design-contest,0,meyanik/KWS-ASIC,785896089,Verilog,KWS-ASIC,11931,0,2024-04-12 21:25:23+00:00,[],https://api.github.com/licenses/apache-2.0
507,https://github.com/nabicold03/BoundFlasher.git,2024-04-13 07:57:03+00:00,,0,nabicold03/BoundFlasher,786029277,Verilog,BoundFlasher,2651,0,2024-04-13 08:10:16+00:00,[],None
508,https://github.com/mani7942/CS220-Labs.git,2024-03-26 16:38:25+00:00,,0,mani7942/CS220-Labs,777864335,Verilog,CS220-Labs,8035,0,2024-03-26 16:43:46+00:00,[],None
509,https://github.com/JakeHamacher/hamacher-csci330-lab12.git,2024-03-27 00:18:15+00:00,,0,JakeHamacher/hamacher-csci330-lab12,778030571,Verilog,hamacher-csci330-lab12,3,0,2024-03-27 00:22:23+00:00,[],None
510,https://github.com/DanaSobhi/Street-Traffic-lights.git,2024-03-27 19:19:36+00:00,Traffic lights in verilog,0,DanaSobhi/Street-Traffic-lights,778463265,Verilog,Street-Traffic-lights,7,0,2024-03-27 19:21:49+00:00,[],None
511,https://github.com/kmm2ej/tiny_tapeout06_serv.git,2024-03-28 16:01:50+00:00,,0,kmm2ej/tiny_tapeout06_serv,778891945,Verilog,tiny_tapeout06_serv,16,0,2024-03-28 16:02:44+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/AashishChilwal/RAM-design-for-a-microprocessor.git,2024-03-29 22:58:47+00:00,Designed the RAM component required for the working and functioning of a microprocessor.,0,AashishChilwal/RAM-design-for-a-microprocessor,779468956,Verilog,RAM-design-for-a-microprocessor,18,0,2024-03-29 22:59:19+00:00,[],https://api.github.com/licenses/gpl-3.0
513,https://github.com/yousefzaki9993/ATM-Verilog.git,2024-03-28 22:22:37+00:00,,0,yousefzaki9993/ATM-Verilog,779027059,Verilog,ATM-Verilog,1456,0,2024-03-28 22:27:40+00:00,[],None
514,https://github.com/heesang-chae/MAC.git,2024-03-29 14:19:51+00:00,Matrix Multiplier(aka. Multiply accumulator[MAC]) using Systolic array,0,heesang-chae/MAC,779304537,Verilog,MAC,2,0,2024-03-29 14:22:50+00:00,[],None
515,https://github.com/AMIRTHAVARSHINI13/VLSI.git,2024-03-29 10:18:55+00:00,,0,AMIRTHAVARSHINI13/VLSI,779222901,Verilog,VLSI,5,0,2024-03-29 10:19:44+00:00,[],None
516,https://github.com/dikshajn/AHB2APB-BRIDGE-DESIGN.git,2024-03-30 19:03:06+00:00,,0,dikshajn/AHB2APB-BRIDGE-DESIGN,779778562,Verilog,AHB2APB-BRIDGE-DESIGN,1150,0,2024-03-30 19:05:55+00:00,[],None
517,https://github.com/DEVARSH-97/Snake-Game.git,2024-03-30 19:15:07+00:00,,0,DEVARSH-97/Snake-Game,779781606,Verilog,Snake-Game,8,0,2024-03-30 19:34:31+00:00,[],None
518,https://github.com/maygo22/Verilog_7_segment-.git,2024-03-31 17:19:25+00:00,Verilog 7 segment project developed in Vivado 2022 ,0,maygo22/Verilog_7_segment-,780095231,Verilog,Verilog_7_segment-,4,0,2024-03-31 17:29:45+00:00,[],None
519,https://github.com/ulvge/CPLD_I2C.git,2024-03-29 06:02:05+00:00,CPLD support I2C,0,ulvge/CPLD_I2C,779139550,Verilog,CPLD_I2C,383,0,2024-04-01 01:04:31+00:00,[],https://api.github.com/licenses/gpl-3.0
520,https://github.com/mani14301617/switch-debouncer.git,2024-03-31 11:21:51+00:00,,0,mani14301617/switch-debouncer,779986959,Verilog,switch-debouncer,23,0,2024-04-01 07:51:48+00:00,[],None
521,https://github.com/Charlee0207/Advanced-SOC-Design.git,2024-04-01 15:35:18+00:00,,0,Charlee0207/Advanced-SOC-Design,780489227,Verilog,Advanced-SOC-Design,3632,0,2024-04-01 15:40:47+00:00,[],None
522,https://github.com/hackpascal/bus-blaster-v4-buffer-logics.git,2024-04-01 15:49:54+00:00,Store buffer logic source code and svf files for Bus Blaster v4,0,hackpascal/bus-blaster-v4-buffer-logics,780495476,Verilog,bus-blaster-v4-buffer-logics,5,0,2024-04-01 15:52:27+00:00,[],https://api.github.com/licenses/bsd-2-clause
523,https://github.com/ricardorocha1202/Serie_Parallel.git,2024-03-28 01:16:34+00:00,"A serial_parallel register is an essential communication protocol in circuits with SAR ADCs where the binary search register is based on this principle, a register captures the data that enters in serial form and subsequently transforms it into a multiple output on each clock pulse.",0,ricardorocha1202/Serie_Parallel,778574232,Verilog,Serie_Parallel,49,0,2024-03-28 01:22:57+00:00,[],https://api.github.com/licenses/apache-2.0
524,https://github.com/Siddharthjha8/Digital-Clock.git,2024-04-01 19:17:22+00:00,,0,Siddharthjha8/Digital-Clock,780581733,Verilog,Digital-Clock,3,0,2024-04-01 19:26:45+00:00,[],None
525,https://github.com/anik-m/hdlbits_for_verilog.git,2024-04-01 16:39:29+00:00,interesting stuff from hdlbits for reference,0,anik-m/hdlbits_for_verilog,780516319,Verilog,hdlbits_for_verilog,17,0,2024-04-01 16:46:38+00:00,[],https://api.github.com/licenses/gpl-3.0
526,https://github.com/riy-1/hexa_key-asic.git,2024-04-02 09:20:34+00:00,,0,riy-1/hexa_key-asic,780848450,Verilog,hexa_key-asic,11927,0,2024-04-02 09:21:17+00:00,[],https://api.github.com/licenses/apache-2.0
527,https://github.com/Lena-2023/02-04-24.git,2024-04-02 07:42:48+00:00,,0,Lena-2023/02-04-24,780807998,Verilog,02-04-24,10,0,2024-04-02 07:45:43+00:00,[],https://api.github.com/licenses/mit
528,https://github.com/Xiang-Penn/5710.git,2024-04-02 21:23:38+00:00,,0,Xiang-Penn/5710,781160459,Verilog,5710,3814,0,2024-04-02 21:34:34+00:00,[],https://api.github.com/licenses/mit
529,https://github.com/pianoholic0120/RTL_Bi-function-circuit_EE3020.git,2024-04-02 15:13:40+00:00,,0,pianoholic0120/RTL_Bi-function-circuit_EE3020,781004189,Verilog,RTL_Bi-function-circuit_EE3020,1,0,2024-04-02 15:19:42+00:00,[],None
530,https://github.com/couchand/tt06-chacha.git,2024-04-04 16:09:04+00:00,,0,couchand/tt06-chacha,782091266,Verilog,tt06-chacha,21,0,2024-04-04 20:01:52+00:00,[],https://api.github.com/licenses/apache-2.0
531,https://github.com/PhamTuann/TESTAPB.git,2024-04-05 07:46:23+00:00,,0,PhamTuann/TESTAPB,782387203,Verilog,TESTAPB,21,0,2024-04-05 07:50:46+00:00,[],None
532,https://github.com/jv-arc/VGA-controler.git,2024-04-05 14:52:10+00:00,,0,jv-arc/VGA-controler,782564352,Verilog,VGA-controler,874,0,2024-04-05 14:53:31+00:00,[],None
533,https://github.com/Eshaan2001/5-staged-MIPS-processor.git,2024-04-03 16:50:28+00:00,,0,Eshaan2001/5-staged-MIPS-processor,781582085,Verilog,5-staged-MIPS-processor,102,0,2024-04-03 16:53:28+00:00,[],None
534,https://github.com/VladDinescu1/NUMBER_GENRATOR.git,2024-04-03 17:20:19+00:00,,0,VladDinescu1/NUMBER_GENRATOR,781595108,Verilog,NUMBER_GENRATOR,23,0,2024-04-03 18:02:01+00:00,[],None
535,https://github.com/SteffenReith/TT06_ASG.git,2024-04-03 14:41:06+00:00,An Alternating Step Generator for TinyTapeout 6,0,SteffenReith/TT06_ASG,781521624,Verilog,TT06_ASG,30,0,2024-04-03 14:49:53+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/javo9205/4693-RISCV.git,2024-04-01 23:42:05+00:00,,0,javo9205/4693-RISCV,780665127,Verilog,4693-RISCV,178,0,2024-04-02 01:15:36+00:00,[],None
537,https://github.com/DhanajiRP/Verilog.git,2024-04-02 02:15:33+00:00,,0,DhanajiRP/Verilog,780705635,Verilog,Verilog,5,0,2024-04-02 04:48:06+00:00,[],None
538,https://github.com/JimmyWu0/Hardware-Engineering.git,2024-04-01 16:06:14+00:00,,0,JimmyWu0/Hardware-Engineering,780502139,Verilog,Hardware-Engineering,54141,0,2024-04-01 16:27:53+00:00,[],None
539,https://github.com/zhwa/zeroasic.git,2024-04-07 22:44:08+00:00,,0,zhwa/zeroasic,783449324,Verilog,zeroasic,19,0,2024-04-08 02:06:43+00:00,[],https://api.github.com/licenses/apache-2.0
540,https://github.com/shun6-6/SRIO_IP_design.git,2024-04-08 11:52:47+00:00,,0,shun6-6/SRIO_IP_design,783695524,Verilog,SRIO_IP_design,41,0,2024-04-08 11:57:52+00:00,[],None
541,https://github.com/remauxl/ALU-Design.git,2024-04-08 12:07:40+00:00,,0,remauxl/ALU-Design,783702047,Verilog,ALU-Design,2558,0,2024-04-08 12:17:13+00:00,[],None
542,https://github.com/Pacuraru-Alex-Marius/Semafor-FPGA.git,2024-04-07 08:03:20+00:00,"Implementare semafor prin comportamentul led-urilor pe FPGA, Lattice LCMXO3LF-6900C-6BG256I",0,Pacuraru-Alex-Marius/Semafor-FPGA,783200012,Verilog,Semafor-FPGA,1,0,2024-04-07 08:08:10+00:00,[],None
543,https://github.com/poojaudupa25/BCH_encoder.git,2024-04-08 17:21:29+00:00,,0,poojaudupa25/BCH_encoder,783843410,Verilog,BCH_encoder,3,0,2024-04-08 17:22:24+00:00,[],None
544,https://github.com/AManOutOfTime/Edge_Detection_181.git,2024-04-08 23:40:16+00:00,,0,AManOutOfTime/Edge_Detection_181,783968059,Verilog,Edge_Detection_181,26577,0,2024-04-09 00:13:16+00:00,[],None
545,https://github.com/suraj-2306/1D-Vector-Processor-ECE260B.git,2024-04-05 20:48:44+00:00,,0,suraj-2306/1D-Vector-Processor-ECE260B,782700468,Verilog,1D-Vector-Processor-ECE260B,8133,0,2024-04-09 02:10:06+00:00,[],None
546,https://github.com/wifixcort/darkrisc_tropical_cr.git,2024-04-09 02:44:40+00:00,,0,wifixcort/darkrisc_tropical_cr,784017264,Verilog,darkrisc_tropical_cr,2283,0,2024-04-09 02:50:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
547,https://github.com/DongH-e-e/Digital-logic-circuit.git,2024-04-03 08:04:32+00:00,,0,DongH-e-e/Digital-logic-circuit,781349304,Verilog,Digital-logic-circuit,23,0,2024-04-10 03:54:35+00:00,[],None
548,https://github.com/takeshiho0531/log.git,2024-04-09 02:18:30+00:00,log,0,takeshiho0531/log,784009911,Verilog,log,5,0,2024-04-10 01:16:36+00:00,[],None
549,https://github.com/miguelmota2301/Projeto-Robo.git,2024-04-01 14:40:22+00:00,Utilização do Verilog para resolver um problema de máquina de estados finitos.,0,miguelmota2301/Projeto-Robo,780464805,Verilog,Projeto-Robo,50,0,2024-04-02 01:03:44+00:00,[],None
550,https://github.com/Chaitanyaa369/Digital-Systems-Design.git,2024-04-11 18:08:56+00:00,Digital Systems Design Lab,0,Chaitanyaa369/Digital-Systems-Design,785354016,Verilog,Digital-Systems-Design,9,0,2024-04-11 19:39:31+00:00,[],None
551,https://github.com/pm100/simfail.git,2024-04-11 21:20:04+00:00,,0,pm100/simfail,785420575,Verilog,simfail,3,0,2024-04-11 21:22:59+00:00,[],None
552,https://github.com/Erincutku007/VLSI-II-RISV-Core.git,2024-03-29 07:42:22+00:00,RISCV-I core implementation for the VLSI II class,0,Erincutku007/VLSI-II-RISV-Core,779170128,Verilog,VLSI-II-RISV-Core,27,0,2024-04-01 19:32:06+00:00,[],None
553,https://github.com/obriensp/tt06-spo-be8-nomacro.git,2024-04-10 23:41:02+00:00,,0,obriensp/tt06-spo-be8-nomacro,784971793,Verilog,tt06-spo-be8-nomacro,2356,0,2024-04-10 23:43:24+00:00,[],https://api.github.com/licenses/apache-2.0
554,https://github.com/LuisVazpez12/PWM_configurable.git,2024-03-30 07:07:42+00:00,Este es un circuito integrado cuya función es modular el ancho de pulso de una señal por medio de combinaciones de estados lógicos,0,LuisVazpez12/PWM_configurable,779568937,Verilog,PWM_configurable,78,0,2024-03-31 01:01:19+00:00,[],https://api.github.com/licenses/apache-2.0
555,https://github.com/jakub150/aes-low-area.git,2024-03-25 19:24:28+00:00,,0,jakub150/aes-low-area,777398300,Verilog,aes-low-area,1292,0,2024-04-12 05:48:54+00:00,[],None
556,https://github.com/kornelu123/verilog_playground.git,2024-04-09 16:36:02+00:00,,0,kornelu123/verilog_playground,784332885,Verilog,verilog_playground,9,0,2024-04-09 16:39:48+00:00,[],None
557,https://github.com/zlguo3937/adc_capture.git,2024-04-11 10:57:17+00:00,,0,zlguo3937/adc_capture,785175856,Verilog,adc_capture,6,0,2024-04-11 11:04:16+00:00,[],None
558,https://github.com/dlmbaccay/totient-function-counter.git,2024-03-31 08:10:01+00:00,,0,dlmbaccay/totient-function-counter,779940351,Verilog,totient-function-counter,8,0,2024-04-12 08:33:25+00:00,[],None
559,https://github.com/cern143/thietkeso.git,2024-04-12 09:00:53+00:00,,0,cern143/thietkeso,785619341,Verilog,thietkeso,9558,0,2024-04-12 09:04:11+00:00,[],None
560,https://github.com/LindaYeyeye/axi_stream_insert_header.git,2024-04-12 12:37:34+00:00,"axi_stream_insert_header code,sim and readme",0,LindaYeyeye/axi_stream_insert_header,785697844,Verilog,axi_stream_insert_header,331,0,2024-04-12 12:42:25+00:00,[],None
561,https://github.com/Karthickkannansp/vlsi-lab-experiment-2.git,2024-04-12 12:19:00+00:00,,0,Karthickkannansp/vlsi-lab-experiment-2,785690924,Verilog,vlsi-lab-experiment-2,10,0,2024-04-12 12:27:48+00:00,[],None
562,https://github.com/Karthickkannansp/vlis-lab-experiment-4.git,2024-04-12 12:19:46+00:00,,0,Karthickkannansp/vlis-lab-experiment-4,785691240,Verilog,vlis-lab-experiment-4,10,0,2024-04-12 12:38:25+00:00,[],None
563,https://github.com/NikaT1/FS_4.git,2024-04-12 10:38:02+00:00,,0,NikaT1/FS_4,785654303,Verilog,FS_4,13,0,2024-04-12 10:40:59+00:00,[],None
564,https://github.com/ishi-kai/Chipathon2023_ADC.git,2024-03-31 11:46:31+00:00,,0,ishi-kai/Chipathon2023_ADC,779993189,Verilog,Chipathon2023_ADC,11380,0,2024-04-05 13:36:43+00:00,[],https://api.github.com/licenses/apache-2.0
565,https://github.com/clowdur/HPAM_mul8.git,2024-04-12 01:20:23+00:00,open source implementation of ideas proposed in the HPAM approximate multiplier research paper. EE 478 Capstone Project.,0,clowdur/HPAM_mul8,785486222,Verilog,HPAM_mul8,19,0,2024-04-12 01:24:44+00:00,[],https://api.github.com/licenses/mit
566,https://github.com/mgkomitsky/HDL-Modules.git,2024-03-25 00:55:23+00:00,,0,mgkomitsky/HDL-Modules,776987887,Verilog,HDL-Modules,1,0,2024-03-25 01:00:22+00:00,[],None
567,https://github.com/lujji/machxo-glitcher.git,2024-03-25 22:30:42+00:00,Voltage glitcher implemented on Lattice MachXO3L FPGA,0,lujji/machxo-glitcher,777462309,Verilog,machxo-glitcher,10,0,2024-03-25 22:44:44+00:00,[],None
568,https://github.com/ananyajain17/AHB2APBdesign.git,2024-03-26 16:03:09+00:00,,0,ananyajain17/AHB2APBdesign,777848015,Verilog,AHB2APBdesign,645,0,2024-03-26 16:22:05+00:00,[],None
569,https://github.com/OguzKahramn/Jpeg-Compressor.git,2024-03-27 12:06:46+00:00,,0,OguzKahramn/Jpeg-Compressor,778270012,Verilog,Jpeg-Compressor,687,0,2024-03-27 12:24:35+00:00,[],https://api.github.com/licenses/mit
570,https://github.com/cornell-c2s2/tape_in_mar_24.git,2024-03-26 21:47:43+00:00,,0,cornell-c2s2/tape_in_mar_24,777987424,Verilog,tape_in_mar_24,37863,0,2024-03-27 17:45:40+00:00,[],https://api.github.com/licenses/apache-2.0
571,https://github.com/PhatVuHuynh/TKVM.git,2024-03-30 11:19:39+00:00,,0,PhatVuHuynh/TKVM,779634691,Verilog,TKVM,26,0,2024-03-30 11:31:42+00:00,[],None
572,https://github.com/Siddharthjha8/Sequence-Detector.git,2024-03-29 18:04:15+00:00,,0,Siddharthjha8/Sequence-Detector,779386142,Verilog,Sequence-Detector,2,0,2024-03-29 18:09:46+00:00,[],None
573,https://github.com/qwurd231/piano-in-ego1.git,2024-03-31 17:44:36+00:00,,0,qwurd231/piano-in-ego1,780103310,Verilog,piano-in-ego1,679,0,2024-03-31 17:45:05+00:00,[],https://api.github.com/licenses/mit
574,https://github.com/Rodrigofb404/FSM_Robo.git,2024-04-01 19:39:52+00:00,A Verilog project that outlines the behavior of a robot on a map using a Finite State Machine (FSM).,0,Rodrigofb404/FSM_Robo,780589790,Verilog,FSM_Robo,2767,0,2024-04-01 20:02:23+00:00,[],None
575,https://github.com/abhay1verma5/Interrupt_Controller.git,2024-04-01 17:02:31+00:00,,0,abhay1verma5/Interrupt_Controller,780526273,Verilog,Interrupt_Controller,16,0,2024-04-01 17:03:53+00:00,[],None
576,https://github.com/Anuagra24/Electronic-Voting-Machine.git,2024-04-02 09:03:32+00:00,,0,Anuagra24/Electronic-Voting-Machine,780841031,Verilog,Electronic-Voting-Machine,12,0,2024-04-02 09:04:45+00:00,[],None
577,https://github.com/kevinDuan1/digital_lab.git,2024-03-28 13:08:12+00:00,,0,kevinDuan1/digital_lab,778813646,Verilog,digital_lab,27771,0,2024-04-02 11:13:35+00:00,[],None
578,https://github.com/samatahkiran/8_bit_reg_axis.git,2024-04-05 07:10:36+00:00,,0,samatahkiran/8_bit_reg_axis,782374010,Verilog,8_bit_reg_axis,1,0,2024-04-05 07:11:35+00:00,[],None
579,https://github.com/VeresDenisa/Licenta.git,2024-04-05 05:55:33+00:00,,0,VeresDenisa/Licenta,782347967,Verilog,Licenta,7608,0,2024-04-05 06:04:05+00:00,[],None
580,https://github.com/charliehong0713/hello.git,2024-04-04 09:21:46+00:00,,0,charliehong0713/hello,781910126,Verilog,hello,0,0,2024-04-04 09:38:10+00:00,[],None
581,https://github.com/tuandat2206/NoC_Apr02.git,2024-04-04 15:39:37+00:00,,0,tuandat2206/NoC_Apr02,782077725,Verilog,NoC_Apr02,131,0,2024-04-04 15:43:34+00:00,[],None
582,https://github.com/Matthew-Andrews03/RISC-Processor.git,2024-04-05 22:40:14+00:00,,0,Matthew-Andrews03/RISC-Processor,782730073,Verilog,RISC-Processor,599,0,2024-04-05 22:45:07+00:00,[],None
583,https://github.com/Rudra-Joshi-002/Verilog_Codes.git,2024-03-25 11:43:22+00:00,This Repository shows the implementation and results of various codes that I write in Verilog HDL,0,Rudra-Joshi-002/Verilog_Codes,777192489,Verilog,Verilog_Codes,18441,0,2024-04-06 18:25:37+00:00,"['verilog', 'verilog-code', 'verilog-hdl', 'verilog-programs', 'verilog-project', 'verilog-simulator']",None
584,https://github.com/Lefteris-B/Isolation-tree-for-anomaly-detection-on-sensor-data.git,2024-04-08 09:59:51+00:00,,0,Lefteris-B/Isolation-tree-for-anomaly-detection-on-sensor-data,783650951,Verilog,Isolation-tree-for-anomaly-detection-on-sensor-data,12,0,2024-04-08 09:59:58+00:00,[],None
585,https://github.com/SymonSaroar/hpi-vivado-project-dev.git,2024-04-04 15:39:02+00:00,,0,SymonSaroar/hpi-vivado-project-dev,782077471,Verilog,hpi-vivado-project-dev,272742,0,2024-04-04 16:57:24+00:00,[],None
586,https://github.com/divyeshpanchasara/MajorProjectMiscellaneous-8BitALU.git,2024-03-26 19:31:30+00:00,,0,divyeshpanchasara/MajorProjectMiscellaneous-8BitALU,777938974,Verilog,MajorProjectMiscellaneous-8BitALU,2,0,2024-04-07 12:52:46+00:00,[],None
587,https://github.com/ScottGTH/Quantum-Computing-Emulator.git,2024-04-06 08:11:22+00:00,"Designed a nearly fully functional quantum emulator, and implement it with complex values.",0,ScottGTH/Quantum-Computing-Emulator,782852258,Verilog,Quantum-Computing-Emulator,7412,0,2024-04-07 14:29:33+00:00,[],None
588,https://github.com/Khushiiks/-MINOR-PROJECT.git,2024-04-08 21:45:25+00:00,,0,Khushiiks/-MINOR-PROJECT,783937096,Verilog,-MINOR-PROJECT,1194,0,2024-04-08 21:51:56+00:00,[],None
589,https://github.com/hrb-twek/dvb-s2-ldpc-encoder.git,2024-04-02 14:21:42+00:00,verilog,0,hrb-twek/dvb-s2-ldpc-encoder,780979279,Verilog,dvb-s2-ldpc-encoder,62,0,2024-04-07 11:04:01+00:00,"['dvb-s2', 'ldpc', 'ldpc-codes', 'verilog']",None
590,https://github.com/alexding1226/ASOC_edge_detect.git,2024-03-30 11:37:11+00:00,,0,alexding1226/ASOC_edge_detect,779639521,Verilog,ASOC_edge_detect,6945,0,2024-04-07 16:20:51+00:00,[],None
591,https://github.com/lull21/XilinxRFsoc_Sivers-mmWave.git,2024-03-24 04:45:15+00:00,Project for beam_ctrl,0,lull21/XilinxRFsoc_Sivers-mmWave,776649900,Verilog,XilinxRFsoc_Sivers-mmWave,731,0,2024-03-26 10:01:45+00:00,[],None
592,https://github.com/P-Dhandar15/HDL_Bits.git,2024-04-10 05:26:18+00:00,"This is a repository containing solutions to the problem statements given on HDL Bits website. It has 182 problems covering various aspects of Digital designing and Verilog such as Basics of Verilog, Combinational Circuits, Sequential Circuits, FSMs etc.",0,P-Dhandar15/HDL_Bits,784567449,Verilog,HDL_Bits,63,0,2024-04-10 05:35:05+00:00,[],None
593,https://github.com/irislin2026/Verilog-Designed-FPGA-game.git,2024-04-10 07:26:23+00:00,,0,irislin2026/Verilog-Designed-FPGA-game,784607223,Verilog,Verilog-Designed-FPGA-game,40,0,2024-04-10 07:27:05+00:00,[],None
594,https://github.com/AtaYalcin/ceng-232---Logic-Design.git,2024-04-10 17:50:15+00:00,,0,AtaYalcin/ceng-232---Logic-Design,784861774,Verilog,ceng-232---Logic-Design,2388,0,2024-04-10 17:50:59+00:00,[],None
595,https://github.com/RJaimeMora/caravel_proj1.git,2024-04-10 21:50:02+00:00,,0,RJaimeMora/caravel_proj1,784943223,Verilog,caravel_proj1,11926,0,2024-04-10 21:50:43+00:00,[],https://api.github.com/licenses/apache-2.0
596,https://github.com/brandonaccessmemory/ES3F1.git,2024-04-03 15:10:41+00:00,Higher Performance Embedded Systems Design,0,brandonaccessmemory/ES3F1,781536444,Verilog,ES3F1,11,0,2024-04-03 15:16:47+00:00,[],None
597,https://github.com/ZhuSijia0711/ee2026final.git,2024-04-12 06:16:40+00:00,,0,ZhuSijia0711/ee2026final,785562057,Verilog,ee2026final,39721,0,2024-04-12 06:29:58+00:00,[],None
598,https://github.com/Bharathsampat/VLSI-LAB-EXP-1.git,2024-04-11 15:54:50+00:00,,0,Bharathsampat/VLSI-LAB-EXP-1,785300413,Verilog,VLSI-LAB-EXP-1,638,0,2024-04-12 05:51:10+00:00,[],None
599,https://github.com/doodoofarrd/HDLfinalProject.git,2024-04-08 16:12:39+00:00,,0,doodoofarrd/HDLfinalProject,783813824,Verilog,HDLfinalProject,5,0,2024-04-08 16:16:53+00:00,[],None
600,https://github.com/0Giovane/LABIA-2024.git,2024-04-01 10:39:08+00:00,,0,0Giovane/LABIA-2024,780372866,Verilog,LABIA-2024,4,0,2024-04-01 11:04:04+00:00,[],None
601,https://github.com/EduHolg/FDC_chip.git,2024-04-11 20:25:48+00:00,,0,EduHolg/FDC_chip,785402726,Verilog,FDC_chip,45,0,2024-04-11 20:41:47+00:00,[],https://api.github.com/licenses/apache-2.0
602,https://github.com/analogsentimentalism/ICE_ToyProject.git,2024-04-08 08:52:04+00:00,MNIST CNN,0,analogsentimentalism/ICE_ToyProject,783622380,Verilog,ICE_ToyProject,88791,0,2024-04-12 03:37:52+00:00,[],None
603,https://github.com/nithinraj04/LD_Project.git,2024-03-26 07:01:59+00:00,My submission for S2 Logic Design course project (Centralized Smart Home Control System),0,nithinraj04/LD_Project,777605280,Verilog,LD_Project,38,0,2024-04-08 10:12:21+00:00,[],None
604,https://github.com/afkisch/BAMBI_FPGA.git,2024-03-24 01:04:19+00:00,,0,afkisch/BAMBI_FPGA,776608758,Verilog,BAMBI_FPGA,1,0,2024-03-24 01:08:35+00:00,[],None
605,https://github.com/Snhlysv/Digital-Safe-System-Using-FPGA.git,2024-03-24 02:01:39+00:00,,0,Snhlysv/Digital-Safe-System-Using-FPGA,776618586,Verilog,Digital-Safe-System-Using-FPGA,8,0,2024-03-24 02:12:52+00:00,[],None
606,https://github.com/NullHeart12/pipeline-RISC-V-CPU.git,2024-03-24 07:26:26+00:00,,0,NullHeart12/pipeline-RISC-V-CPU,776684932,Verilog,pipeline-RISC-V-CPU,44964,0,2024-03-24 07:46:24+00:00,[],None
607,https://github.com/pbing/CORDIC_BSV2.git,2024-03-24 10:19:38+00:00,Synthesizeable CORDIC processor in Bluespec SystemVerilog (BSV),0,pbing/CORDIC_BSV2,776728061,Verilog,CORDIC_BSV2,24,0,2024-03-24 10:19:43+00:00,[],None
608,https://github.com/zyx7k/Y86-64-Processor.git,2024-03-24 09:55:13+00:00,Sequential & Pipelined implementation of Y86-64 ISA in Verilog,0,zyx7k/Y86-64-Processor,776721481,Verilog,Y86-64-Processor,3447,0,2024-03-24 16:54:37+00:00,"['pipline', 'processor-architecture', 'sequential', 'verilog', 'y86-64', 'testing']",https://api.github.com/licenses/mit
609,https://github.com/Tarakaprabu/sequential.git,2024-03-24 16:44:33+00:00,this repository consists of sequential circuits verilog code,0,Tarakaprabu/sequential,776861318,Verilog,sequential,354,0,2024-03-24 16:45:21+00:00,[],None
610,https://github.com/hwanzar/simple-cache-memory-simulation.git,2024-03-25 14:25:48+00:00,,0,hwanzar/simple-cache-memory-simulation,777266524,Verilog,simple-cache-memory-simulation,2,0,2024-03-25 14:31:26+00:00,[],None
611,https://github.com/Harmonymulwa/pulse.git,2024-03-26 11:16:11+00:00,,0,Harmonymulwa/pulse,777707671,Verilog,pulse,30977,0,2024-03-26 11:20:31+00:00,[],https://api.github.com/licenses/unlicense
612,https://github.com/MarcinZ20/Reconfigurable-Systems.git,2024-03-25 15:08:29+00:00,,0,MarcinZ20/Reconfigurable-Systems,777287043,Verilog,Reconfigurable-Systems,6768,0,2024-03-26 10:21:41+00:00,[],None
613,https://github.com/theharshithh/addc-lic.git,2024-03-26 20:06:42+00:00,Heart beat detector using QRS complex. Verilog HDL simulation using AMD Vivido software,0,theharshithh/addc-lic,777953543,Verilog,addc-lic,4,0,2024-03-26 20:17:43+00:00,[],None
614,https://github.com/gjiang2004/cpu.git,2024-03-27 01:27:40+00:00,pipelined cpu ,0,gjiang2004/cpu,778050553,Verilog,cpu,9,0,2024-03-27 01:32:41+00:00,[],None
615,https://github.com/ragelmalti/basic_verilog_cpu.git,2024-03-27 05:06:23+00:00,This is a basic CPU I made in verilog for a university project.,0,ragelmalti/basic_verilog_cpu,778110141,Verilog,basic_verilog_cpu,699,0,2024-03-27 05:18:48+00:00,[],https://api.github.com/licenses/unlicense
616,https://github.com/Ohgram/own_cpu.git,2024-03-27 01:09:28+00:00,,0,Ohgram/own_cpu,778045388,Verilog,own_cpu,61,0,2024-03-27 04:06:43+00:00,[],None
617,https://github.com/EvEdSchob/Branch_Predictor.git,2024-03-25 22:26:42+00:00,,0,EvEdSchob/Branch_Predictor,777461197,Verilog,Branch_Predictor,14,0,2024-03-25 22:26:47+00:00,[],None
618,https://github.com/Iacob45/Traffic-Light.git,2024-03-27 17:28:57+00:00,"Verilog project for a traffic light, changing on the positive edge of the clock.",0,Iacob45/Traffic-Light,778419548,Verilog,Traffic-Light,5,0,2024-03-27 17:29:06+00:00,[],None
619,https://github.com/averyra35/SPI_interface.git,2024-03-27 21:25:02+00:00,,0,averyra35/SPI_interface,778513865,Verilog,SPI_interface,7,0,2024-03-27 21:25:48+00:00,[],None
620,https://github.com/smadhumedha/SystolicArrayMultiplierVHDL.git,2024-03-28 12:14:26+00:00,,0,smadhumedha/SystolicArrayMultiplierVHDL,778791816,Verilog,SystolicArrayMultiplierVHDL,14,0,2024-03-28 12:15:51+00:00,[],None
621,https://github.com/diazAngelFR/ALU.git,2024-03-29 06:45:33+00:00,"En este trabajo se desarrolló la descripción de una ALU de 4 bits que se incluirán las banderas de carry,  sobreflujo, cero y signo para proporcionar informacion adicional  sobre el resultado de las operaciones",0,diazAngelFR/ALU,779152672,Verilog,ALU,27,0,2024-03-29 06:53:49+00:00,[],https://api.github.com/licenses/apache-2.0
622,https://github.com/psychogenic/tt06-analog-test.git,2024-03-28 15:35:58+00:00,"Testing analog design, first try, ignore",0,psychogenic/tt06-analog-test,778880017,Verilog,tt06-analog-test,8,0,2024-03-28 15:36:04+00:00,[],https://api.github.com/licenses/apache-2.0
623,https://github.com/JakeHamacher/hamacher-csci330-lab13.git,2024-03-28 21:52:00+00:00,,0,JakeHamacher/hamacher-csci330-lab13,779018879,Verilog,hamacher-csci330-lab13,1,0,2024-03-28 21:52:37+00:00,[],None
624,https://github.com/emilutz137/my-cpu.git,2024-03-28 16:26:07+00:00,,0,emilutz137/my-cpu,778902080,Verilog,my-cpu,73,0,2024-03-28 17:53:19+00:00,[],None
625,https://github.com/kmm2ej/tinytapeout06_serv.git,2024-03-28 16:03:40+00:00,,0,kmm2ej/tinytapeout06_serv,778892686,Verilog,tinytapeout06_serv,29,0,2024-03-28 16:04:55+00:00,[],https://api.github.com/licenses/apache-2.0
626,https://github.com/lamaNase/ENCS4370-Computer-Architecture-Project-2.git,2024-03-29 12:50:01+00:00,,0,lamaNase/ENCS4370-Computer-Architecture-Project-2,779272473,Verilog,ENCS4370-Computer-Architecture-Project-2,2256,0,2024-03-29 13:02:30+00:00,[],None
627,https://github.com/RohitDahara/32-bit-signed-multiplier.git,2024-03-29 15:05:44+00:00,,0,RohitDahara/32-bit-signed-multiplier,779321734,Verilog,32-bit-signed-multiplier,6,0,2024-03-29 15:07:01+00:00,[],None
628,https://github.com/harsh3002/Synchronous-FIFO.git,2024-03-29 16:22:42+00:00,Verilog code for 4 Bytes Synchronous FIFO with status flags generation.,0,harsh3002/Synchronous-FIFO,779350234,Verilog,Synchronous-FIFO,71,0,2024-03-29 16:25:47+00:00,[],None
629,https://github.com/dikshajn/16-Bit-Risc-Processor.git,2024-03-30 18:54:44+00:00,,0,dikshajn/16-Bit-Risc-Processor,779776541,Verilog,16-Bit-Risc-Processor,13,0,2024-03-30 21:09:57+00:00,[],None
630,https://github.com/dikshajn/16-x-8-Asynchronous-FIFO-.git,2024-03-31 07:22:25+00:00,,0,dikshajn/16-x-8-Asynchronous-FIFO-,779929485,Verilog,16-x-8-Asynchronous-FIFO-,57,0,2024-03-31 07:22:48+00:00,[],None
631,https://github.com/doris92313/fsic-sim.git,2024-03-24 01:46:41+00:00,,0,doris92313/fsic-sim,776616100,Verilog,fsic-sim,30,0,2024-03-24 01:55:57+00:00,[],None
632,https://github.com/aadarsh-chouragade/FIFO-and-LIFO.git,2024-04-01 17:21:11+00:00,,0,aadarsh-chouragade/FIFO-and-LIFO,780534835,Verilog,FIFO-and-LIFO,3,0,2024-04-01 17:27:01+00:00,[],None
633,https://github.com/BBO-cmd/Computer_Organization_LABs.git,2024-04-02 05:04:43+00:00,,0,BBO-cmd/Computer_Organization_LABs,780751779,Verilog,Computer_Organization_LABs,4,0,2024-04-02 05:15:50+00:00,[],None
634,https://github.com/2lambda123/-RaspberryPiAtomicNixieClock.git,2024-03-30 19:36:35+00:00,,0,2lambda123/-RaspberryPiAtomicNixieClock,779786678,Verilog,-RaspberryPiAtomicNixieClock,1779,0,2024-03-30 19:36:51+00:00,[],None
635,https://github.com/Anuagra24/Car-Parking-System.git,2024-03-28 06:08:42+00:00,,0,Anuagra24/Car-Parking-System,778653284,Verilog,Car-Parking-System,5,0,2024-03-28 07:22:20+00:00,[],None
636,https://github.com/HaoyangZhang446/tt06_servtest.git,2024-03-26 18:03:57+00:00,,0,HaoyangZhang446/tt06_servtest,777902389,Verilog,tt06_servtest,50,0,2024-04-02 00:27:43+00:00,[],https://api.github.com/licenses/apache-2.0
637,https://github.com/MariaERO/moore-machine.git,2024-04-02 19:54:40+00:00,Moore State Machine developed using Verilog (hardware description language),0,MariaERO/moore-machine,781127889,Verilog,moore-machine,2570,0,2024-04-02 20:02:19+00:00,[],None
638,https://github.com/kelvinjdel/Chromebook.git,2024-03-31 18:10:23+00:00,Personal repository from my Chromebook,0,kelvinjdel/Chromebook,780110803,Verilog,Chromebook,5,0,2024-03-31 18:22:33+00:00,[],None
639,https://github.com/emirhanerguun/UartGPIO.git,2024-04-03 12:45:33+00:00,UartGPIO,0,emirhanerguun/UartGPIO,781467204,Verilog,UartGPIO,4,0,2024-04-03 12:48:45+00:00,[],None
640,https://github.com/FragileN4/Fabry-Perot-Filter-Demodulator.git,2024-04-02 12:18:09+00:00,,0,FragileN4/Fabry-Perot-Filter-Demodulator,780921883,Verilog,Fabry-Perot-Filter-Demodulator,4,0,2024-04-04 08:29:06+00:00,[],None
641,https://github.com/shimomura1004/4bitcpu.git,2024-04-02 15:06:45+00:00,,0,shimomura1004/4bitcpu,781000994,Verilog,4bitcpu,3,0,2024-04-02 15:20:22+00:00,[],None
642,https://github.com/anandkvinu/RISCV_pipelined_cpu.git,2024-04-06 12:12:48+00:00,,0,anandkvinu/RISCV_pipelined_cpu,782916760,Verilog,RISCV_pipelined_cpu,671,0,2024-04-06 12:12:55+00:00,[],None
643,https://github.com/BHKGITT/Verilog.git,2024-03-29 10:25:35+00:00,,0,BHKGITT/Verilog,779225130,Verilog,Verilog,21,0,2024-03-29 10:29:59+00:00,[],None
644,https://github.com/Chiragumretiya24/Multiplexer_2_1_case.git,2024-04-06 06:36:39+00:00,,0,Chiragumretiya24/Multiplexer_2_1_case,782829199,Verilog,Multiplexer_2_1_case,2,0,2024-04-06 06:37:13+00:00,[],None
645,https://github.com/arnavm2003iitm/EE2003-Computer_Organization.git,2024-04-06 08:28:04+00:00,Coursework of Computer Organization (EE2003),0,arnavm2003iitm/EE2003-Computer_Organization,782856454,Verilog,EE2003-Computer_Organization,10189,0,2024-04-06 08:43:05+00:00,[],None
646,https://github.com/Vmykfmp/IC_Contest_2024_B.git,2024-04-07 09:51:56+00:00,IC DESIGN CONTEST 2024 CELL BASE DESIGN CATEGORY FOR GRADUATE LEVEL,0,Vmykfmp/IC_Contest_2024_B,783229382,Verilog,IC_Contest_2024_B,3073,0,2024-04-07 09:57:04+00:00,[],None
647,https://github.com/sul-s/Single-Cycle-Datapath.git,2024-04-08 03:07:12+00:00,"A single cycle datapath, based on MIPS, taking in 32-bit R type, I type, and J type instructions.",0,sul-s/Single-Cycle-Datapath,783508166,Verilog,Single-Cycle-Datapath,5,0,2024-04-08 03:19:14+00:00,[],None
648,https://github.com/SANGESH007/Digital-Soc-Design.git,2024-03-29 16:11:32+00:00,This Repository contains the complete Soc Design of Picorv32a,2,SANGESH007/Digital-Soc-Design,779346351,Verilog,Digital-Soc-Design,2247,0,2024-03-29 16:40:54+00:00,[],https://api.github.com/licenses/gpl-3.0
649,https://github.com/zafifi100/phase2.git,2024-04-02 17:20:29+00:00,,0,zafifi100/phase2,781063413,Verilog,phase2,75,0,2024-04-02 17:30:36+00:00,[],None
650,https://github.com/AhmedAbdeen7/Lab-6.git,2024-03-26 10:53:43+00:00,,0,AhmedAbdeen7/Lab-6,777698623,Verilog,Lab-6,562,0,2024-03-26 10:54:31+00:00,[],None
651,https://github.com/EPTansuo/vcs_vscode_template.git,2024-04-09 09:10:06+00:00,VCS+VScode远程开发工程模板,0,EPTansuo/vcs_vscode_template,784141061,Verilog,vcs_vscode_template,24,0,2024-04-10 11:08:27+00:00,[],None
652,https://github.com/Shoiabmalik7/ram_8_bit.git,2024-04-10 07:03:28+00:00,Designed RAM using Verilog and verified it using System Verilog.,0,Shoiabmalik7/ram_8_bit,784599009,Verilog,ram_8_bit,4,0,2024-04-10 07:06:52+00:00,[],None
653,https://github.com/YCHM0304/Verilog_MultiplierAndDivider.git,2024-04-10 14:47:37+00:00,,0,YCHM0304/Verilog_MultiplierAndDivider,784782579,Verilog,Verilog_MultiplierAndDivider,3105,0,2024-04-10 14:48:39+00:00,[],None
654,https://github.com/Chamodi28/Selection-Sorting-Algorithm-Verilog.git,2024-04-10 15:06:50+00:00,This project focuses on the hardware implementation of the selection sorting algorithm using Verilog within the Xilinx Vivado environment.,0,Chamodi28/Selection-Sorting-Algorithm-Verilog,784791272,Verilog,Selection-Sorting-Algorithm-Verilog,1245,0,2024-04-10 15:13:16+00:00,[],None
655,https://github.com/tarun-prakash/caravel_riscv_tutorial.git,2024-03-26 20:10:55+00:00,,0,tarun-prakash/caravel_riscv_tutorial,777955267,Verilog,caravel_riscv_tutorial,13078,0,2024-03-26 20:11:36+00:00,[],https://api.github.com/licenses/apache-2.0
656,https://github.com/ErhanOnaldi/VSCPU.git,2024-04-10 21:41:00+00:00,A simple CPU design implemented in verilog. ,0,ErhanOnaldi/VSCPU,784940615,Verilog,VSCPU,3,0,2024-04-10 21:41:49+00:00,[],None
657,https://github.com/HarrisonYork/processor-main.git,2024-04-11 01:36:41+00:00,,0,HarrisonYork/processor-main,785000024,Verilog,processor-main,6885,0,2024-04-11 01:37:04+00:00,[],None
658,https://github.com/freexd0m0329/Verilog.git,2024-03-26 12:02:01+00:00,,0,freexd0m0329/Verilog,777729371,Verilog,Verilog,6084,0,2024-03-26 12:05:34+00:00,[],None
659,https://github.com/robtmadsen/altera_max_10.git,2024-03-30 01:24:46+00:00,"Altera MAX 10, Nios II/e Core, Marvell 88E1111 Phy",0,robtmadsen/altera_max_10,779497281,Verilog,altera_max_10,90179,0,2024-04-02 14:07:09+00:00,"['fpga', 'mac', 'phy']",None
660,https://github.com/amnqryz/psram.git,2024-04-12 07:38:50+00:00,,0,amnqryz/psram,785589657,Verilog,psram,230,0,2024-04-12 07:39:04+00:00,[],None
661,https://github.com/ChuanlaiZang/RISC_FPGA.git,2024-04-08 07:01:43+00:00,"FPGA (Digilent Nexys A7) implementation of RISC-V core: Rocket, Xuantie, Hummingbird E203",0,ChuanlaiZang/RISC_FPGA,783577464,Verilog,RISC_FPGA,73754,0,2024-04-12 10:08:35+00:00,[],https://api.github.com/licenses/apache-2.0
662,https://github.com/haniyrasul/MyVerilog.git,2024-04-11 07:29:31+00:00,,0,haniyrasul/MyVerilog,785096172,Verilog,MyVerilog,3,0,2024-04-11 08:58:46+00:00,[],None
663,https://github.com/ViktorUngur002/MIPSProcessor.git,2024-04-12 09:09:58+00:00,,0,ViktorUngur002/MIPSProcessor,785622719,Verilog,MIPSProcessor,12,0,2024-04-12 09:13:34+00:00,[],None
664,https://github.com/Karthickkannansp/Vlsi-lab-experiment-1.git,2024-04-12 07:15:32+00:00,,0,Karthickkannansp/Vlsi-lab-experiment-1,785581481,Verilog,Vlsi-lab-experiment-1,12,0,2024-04-12 12:20:52+00:00,[],None
665,https://github.com/jeffdi/test_cup.git,2024-04-12 15:51:13+00:00,,0,jeffdi/test_cup,785778362,Verilog,test_cup,209184,0,2024-04-12 16:14:11+00:00,[],https://api.github.com/licenses/apache-2.0
666,https://github.com/drburke3/neuron_SADdiff.git,2024-04-08 20:18:06+00:00,,0,drburke3/neuron_SADdiff,783909966,Verilog,neuron_SADdiff,93,0,2024-04-09 19:56:15+00:00,[],https://api.github.com/licenses/apache-2.0
667,https://github.com/tlmm00/lab_integrado_1.git,2024-04-01 14:38:00+00:00,,0,tlmm00/lab_integrado_1,780463822,Verilog,lab_integrado_1,6,0,2024-04-01 14:41:44+00:00,[],None
668,https://github.com/ushikawa93/lockin_de1soc.git,2024-04-12 19:28:53+00:00,Lock-in detection using De1-SoC,0,ushikawa93/lockin_de1soc,785860593,Verilog,lockin_de1soc,174376,0,2024-04-12 19:32:00+00:00,[],None
669,https://github.com/massca97/tt06-analog-test-1.git,2024-04-12 22:15:10+00:00,,0,massca97/tt06-analog-test-1,785908530,Verilog,tt06-analog-test-1,16,0,2024-04-12 22:15:16+00:00,[],https://api.github.com/licenses/apache-2.0
670,https://github.com/finntonwentworth/Capstone.git,2024-04-09 15:42:21+00:00,Capstone repository for working versions of Verilog code ,0,finntonwentworth/Capstone,784309324,Verilog,Capstone,40,0,2024-04-09 18:37:42+00:00,[],None
671,https://github.com/jing-xiang/doodle.io.git,2024-04-13 07:12:51+00:00,,0,jing-xiang/doodle.io,786018526,Verilog,doodle.io,13898,0,2024-04-13 07:21:05+00:00,[],None
672,https://github.com/WaysideVulcan/HDLBits.git,2024-03-25 03:54:01+00:00,HDLBits_Solution,0,WaysideVulcan/HDLBits,777032928,Verilog,HDLBits,45,0,2024-03-25 04:01:15+00:00,[],None
673,https://github.com/velmuruganvm/cordicn8.git,2024-03-24 02:55:12+00:00,verilog code for cordic iteration 8 ,0,velmuruganvm/cordicn8,776628677,Verilog,cordicn8,55,0,2024-03-24 02:57:44+00:00,[],None
674,https://github.com/OlinLai/CPU_FPGA.git,2024-03-26 19:35:09+00:00,MIPS_CPU on FPGA,0,OlinLai/CPU_FPGA,777940481,Verilog,CPU_FPGA,19,0,2024-03-26 19:47:21+00:00,[],None
675,https://github.com/hemanthkumar333/caravel.git,2024-03-26 07:10:12+00:00,,0,hemanthkumar333/caravel,777608163,Verilog,caravel,11927,0,2024-03-26 10:55:51+00:00,[],https://api.github.com/licenses/apache-2.0
676,https://github.com/PhamTuann/Verification.git,2024-03-26 02:22:31+00:00,,0,PhamTuann/Verification,777524852,Verilog,Verification,15,0,2024-03-26 09:22:35+00:00,[],None
677,https://github.com/iitzex/dac82002x4.git,2024-03-26 02:48:36+00:00,make my own dac,0,iitzex/dac82002x4,777531977,Verilog,dac82002x4,6264,0,2024-03-27 00:49:27+00:00,[],None
678,https://github.com/JWynen/TT_JohnW.git,2024-03-27 00:01:39+00:00,,0,JWynen/TT_JohnW,778026411,Verilog,TT_JohnW,6,0,2024-03-27 00:01:44+00:00,[],https://api.github.com/licenses/apache-2.0
679,https://github.com/AnsamRihan/Digital_Project.git,2024-03-26 23:32:04+00:00,,0,AnsamRihan/Digital_Project,778018901,Verilog,Digital_Project,27,0,2024-03-26 23:33:00+00:00,[],None
680,https://github.com/BENZENE1234/MJPEG.git,2024-03-27 07:15:00+00:00,,0,BENZENE1234/MJPEG,778151896,Verilog,MJPEG,1059,0,2024-03-27 07:17:13+00:00,[],None
681,https://github.com/callaachen/RISC-V-Processor.git,2024-03-27 00:34:48+00:00,,0,callaachen/RISC-V-Processor,778035497,Verilog,RISC-V-Processor,18,0,2024-03-27 00:37:14+00:00,[],None
682,https://github.com/gmpotsas/Simple-Perceptron-Using-Verilog.git,2024-03-27 16:21:07+00:00,"Creation of an n-weights of k-bits,n-inputs of k-bits Perceptorn in Verilog ",0,gmpotsas/Simple-Perceptron-Using-Verilog,778389551,Verilog,Simple-Perceptron-Using-Verilog,9,0,2024-03-27 16:24:18+00:00,[],None
683,https://github.com/FaisalShahkar/Traffic-Light-Controller.git,2024-03-26 11:00:25+00:00,traffic light controller behaviour,0,FaisalShahkar/Traffic-Light-Controller,777701299,Verilog,Traffic-Light-Controller,5,0,2024-03-27 19:11:29+00:00,[],None
684,https://github.com/henriqueedu2001/uart-serial-data-transmission.git,2024-03-25 16:40:53+00:00,,0,henriqueedu2001/uart-serial-data-transmission,777329864,Verilog,uart-serial-data-transmission,13989,0,2024-03-25 18:54:40+00:00,[],https://api.github.com/licenses/mit
685,https://github.com/Lovekumar2/Design-and-develop-an-ARM-Cortex-M0-based-SoC-by-interfacing-the-peripherals-Timer-and-GPIO-LED.git,2024-03-28 07:18:21+00:00,,0,Lovekumar2/Design-and-develop-an-ARM-Cortex-M0-based-SoC-by-interfacing-the-peripherals-Timer-and-GPIO-LED,778676819,Verilog,Design-and-develop-an-ARM-Cortex-M0-based-SoC-by-interfacing-the-peripherals-Timer-and-GPIO-LED,1380,0,2024-03-28 07:24:59+00:00,[],None
686,https://github.com/oguzgnc/8-Bit-Alu-Adder-Subtractor.git,2024-03-28 12:45:45+00:00,,0,oguzgnc/8-Bit-Alu-Adder-Subtractor,778804281,Verilog,8-Bit-Alu-Adder-Subtractor,3,0,2024-03-28 12:49:30+00:00,[],None
687,https://github.com/samatahkiran/axi_mux.git,2024-03-29 10:28:26+00:00,,0,samatahkiran/axi_mux,779226075,Verilog,axi_mux,1,0,2024-03-29 10:29:56+00:00,[],None
688,https://github.com/Ember0520/8_bit_counter_verilog.git,2024-03-31 13:25:02+00:00,,0,Ember0520/8_bit_counter_verilog,780020330,Verilog,8_bit_counter_verilog,698,0,2024-03-31 13:26:39+00:00,[],None
689,https://github.com/ramondon1/EC413_Prelab7.git,2024-04-01 22:27:06+00:00,,0,ramondon1/EC413_Prelab7,780644598,Verilog,EC413_Prelab7,5,0,2024-04-01 22:28:04+00:00,[],None
690,https://github.com/Chiragumretiya24/Half-Subtractor.git,2024-04-02 09:21:14+00:00,Half Subtractor is used to subtract 2-bit binary No.,0,Chiragumretiya24/Half-Subtractor,780848744,Verilog,Half-Subtractor,2,0,2024-04-02 09:21:51+00:00,[],None
691,https://github.com/fawzyy/Wash-Machine.git,2024-04-02 11:37:11+00:00,,0,fawzyy/Wash-Machine,780904568,Verilog,Wash-Machine,144,0,2024-04-02 11:37:33+00:00,[],None
692,https://github.com/ann04ka/timing_generator.git,2024-04-02 16:23:12+00:00,"module timing generator, that coordinates taking an image from the sensor and transmitting the image to the interface according to VGA",0,ann04ka/timing_generator,781036725,Verilog,timing_generator,4452,0,2024-04-02 16:37:23+00:00,[],None
693,https://github.com/eugene-soongsil/digital_logic_circuit.git,2024-03-31 10:49:56+00:00,,0,eugene-soongsil/digital_logic_circuit,779978878,Verilog,digital_logic_circuit,13,0,2024-03-31 10:50:28+00:00,[],None
694,https://github.com/LongVu2003/FPGA.git,2024-04-02 07:05:30+00:00,,0,LongVu2003/FPGA,780793095,Verilog,FPGA,23639,0,2024-04-02 07:15:31+00:00,[],None
695,https://github.com/tigu001/EE4415_lab2_E2324.git,2024-04-03 10:22:55+00:00,EE4415 lab2 E2324,0,tigu001/EE4415_lab2_E2324,781408453,Verilog,EE4415_lab2_E2324,3943,0,2024-04-03 10:30:16+00:00,[],None
696,https://github.com/potatogyu99/Digital-Logic.git,2024-04-03 09:59:20+00:00,,0,potatogyu99/Digital-Logic,781398407,Verilog,Digital-Logic,2,0,2024-04-03 11:14:40+00:00,[],None
697,https://github.com/Nevanp/Deliverable_5.git,2024-04-04 03:14:00+00:00,,0,Nevanp/Deliverable_5,781786680,Verilog,Deliverable_5,1,0,2024-04-04 03:14:14+00:00,[],None
698,https://github.com/LoSyTe/LoSyTe.git,2024-04-03 08:09:00+00:00,,0,LoSyTe/LoSyTe,781351145,Verilog,LoSyTe,2808,0,2024-04-04 14:06:21+00:00,[],None
699,https://github.com/Abhivandhana/vendingMachine.git,2024-04-04 15:56:49+00:00,,0,Abhivandhana/vendingMachine,782085600,Verilog,vendingMachine,191,0,2024-04-04 15:58:06+00:00,[],None
700,https://github.com/ReiErt/Adventures-in-Verilog.git,2024-04-05 18:08:00+00:00,,0,ReiErt/Adventures-in-Verilog,782645889,Verilog,Adventures-in-Verilog,5,0,2024-04-05 18:09:28+00:00,[],None
701,https://github.com/panliu0924/EE552_FinalProject.git,2024-04-03 20:06:20+00:00,,0,panliu0924/EE552_FinalProject,781663498,Verilog,EE552_FinalProject,72,0,2024-04-03 20:25:24+00:00,[],None
702,https://github.com/Kaikaikaifang/ConvCode.git,2024-04-06 06:20:43+00:00,- 基于 Cyclone III EP3C25E144C8 的卷积码的编译码实验,0,Kaikaikaifang/ConvCode,782825394,Verilog,ConvCode,13185,0,2024-04-07 14:08:54+00:00,[],None
703,https://github.com/circuitfever/uart-verilog.git,2024-04-05 02:20:03+00:00,Simple UART Implementation in Verilog HDL,0,circuitfever/uart-verilog,782291878,Verilog,uart-verilog,2,0,2024-04-07 14:49:30+00:00,[],https://api.github.com/licenses/mit
704,https://github.com/ZachChoo/Busyness.git,2024-04-08 08:42:48+00:00,,0,ZachChoo/Busyness,783618386,Verilog,Busyness,9245,0,2024-04-08 08:50:34+00:00,[],None
705,https://github.com/Noamv7/Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification.git,2024-04-08 10:09:42+00:00," This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, SystemVerilog, and SVA. The main objectives included designing modules compliant with industry standards such as APB (Advanced Peripheral Bus), memory systems, and systolic matrix multiplication.",0,Noamv7/Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification,783654945,Verilog,Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification,31638,0,2024-04-08 13:28:29+00:00,"['chip-design', 'logic-design', 'sva', 'systemverilog', 'verification', 'verilog', 'systolic-arrays', 'functional-coverage', 'matrix-multiplication', 'questasim', 'amba-apb']",None
706,https://github.com/vardhan3003/I2C_Protocol.git,2024-04-09 01:38:48+00:00,,0,vardhan3003/I2C_Protocol,783999584,Verilog,I2C_Protocol,2,0,2024-04-10 06:52:18+00:00,[],None
707,https://github.com/gudwn1104/Digital-logic-circuit.git,2024-04-02 16:23:17+00:00,,0,gudwn1104/Digital-logic-circuit,781036766,Verilog,Digital-logic-circuit,23,0,2024-04-03 04:58:18+00:00,[],None
708,https://github.com/binh04032003/PROJECT-I.git,2024-04-07 05:45:23+00:00,,0,binh04032003/PROJECT-I,783166372,Verilog,PROJECT-I,11,0,2024-04-09 14:15:52+00:00,[],None
709,https://github.com/Malc01m/ECE552-P2.git,2024-04-05 18:02:53+00:00,,0,Malc01m/ECE552-P2,782643783,Verilog,ECE552-P2,113,0,2024-04-05 20:19:44+00:00,[],None
710,https://github.com/imransgitt/d_flipflop.git,2024-04-09 06:48:02+00:00,A simple D flip flop with a synchrounous active low reset.,0,imransgitt/d_flipflop,784085320,Verilog,d_flipflop,2,0,2024-04-09 07:48:31+00:00,[],None
711,https://github.com/LimHyo-jun/digital.git,2024-04-02 18:14:47+00:00,,0,LimHyo-jun/digital,781088099,Verilog,digital,6,0,2024-04-02 18:21:52+00:00,[],None
712,https://github.com/Rodrigofb404/HammingCode.git,2024-04-08 18:10:17+00:00,,0,Rodrigofb404/HammingCode,783863137,Verilog,HammingCode,5237,0,2024-04-08 18:11:36+00:00,[],None
713,https://github.com/hazarmichael/ComputerArchitectureProject2.git,2024-04-09 10:01:39+00:00,"designing a multicycle RISC processor in Verilog, employing a specialized set of instructions for optimized instruction handling and processing efficiency, including conditional branching and memory management.",0,hazarmichael/ComputerArchitectureProject2,784162086,Verilog,ComputerArchitectureProject2,2989,0,2024-04-09 10:01:47+00:00,[],None
714,https://github.com/najaeda/naja-regress.git,2024-04-05 16:48:29+00:00,,0,najaeda/naja-regress,782611901,Verilog,naja-regress,39237,0,2024-04-09 16:50:46+00:00,[],None
715,https://github.com/Kevo-03/VerySimpleCPU.git,2024-04-05 15:17:36+00:00,,0,Kevo-03/VerySimpleCPU,782574846,Verilog,VerySimpleCPU,4,0,2024-04-10 15:13:04+00:00,[],None
716,https://github.com/MarizSabry/DSP-Slice.git,2024-04-11 21:34:29+00:00,,0,MarizSabry/DSP-Slice,785429617,Verilog,DSP-Slice,4256,0,2024-04-11 21:39:01+00:00,[],None
717,https://github.com/tallboy-kode/FY24_JPDP.git,2024-04-11 17:28:50+00:00,,0,tallboy-kode/FY24_JPDP,785338619,Verilog,FY24_JPDP,38,0,2024-04-11 18:29:28+00:00,[],None
718,https://github.com/loco-choco/tt-bf-processor.git,2024-04-05 00:17:31+00:00,Verilog implementation of my brainf*ck processor for Tiny Tapeout 6,0,loco-choco/tt-bf-processor,782260823,Verilog,tt-bf-processor,2671,0,2024-04-11 04:30:38+00:00,[],https://api.github.com/licenses/apache-2.0
719,https://github.com/TomPiccio/DSL_PRNG_GROUP_2.git,2024-04-11 05:49:06+00:00,,0,TomPiccio/DSL_PRNG_GROUP_2,785062689,Verilog,DSL_PRNG_GROUP_2,32,0,2024-04-11 06:30:47+00:00,[],None
720,https://github.com/FarhanAli24/ESD-1.git,2024-04-11 06:16:04+00:00,Embedded System Design 1,0,FarhanAli24/ESD-1,785070971,Verilog,ESD-1,365291,0,2024-04-12 05:19:27+00:00,[],None
721,https://github.com/ZZZZqqq27/cpu.git,2024-04-10 03:41:45+00:00,,0,ZZZZqqq27/cpu,784540426,Verilog,cpu,36,0,2024-04-10 03:43:27+00:00,[],None
722,https://github.com/ramyaMacherla1/SPI.git,2024-04-11 08:10:52+00:00,SPI protocol,0,ramyaMacherla1/SPI,785111796,Verilog,SPI,4,0,2024-04-11 08:12:15+00:00,[],None
723,https://github.com/jferrer08/latinpractice.git,2024-03-27 03:26:05+00:00,,0,jferrer08/latinpractice,778083562,Verilog,latinpractice,1550,0,2024-03-27 03:33:01+00:00,[],https://api.github.com/licenses/apache-2.0
724,https://github.com/couchand/tt06-chacha-flowy.git,2024-04-11 15:03:59+00:00,,0,couchand/tt06-chacha-flowy,785277904,Verilog,tt06-chacha-flowy,60,0,2024-04-11 15:04:22+00:00,[],https://api.github.com/licenses/apache-2.0
725,https://github.com/barawn/firmware-pueo-surf6.git,2024-03-28 16:43:46+00:00,Firmware for the PUEO SURFv6 module,0,barawn/firmware-pueo-surf6,778909985,Verilog,firmware-pueo-surf6,148,0,2024-03-28 16:44:06+00:00,[],None
726,https://github.com/Noe-Reyes/PWM.git,2024-03-30 00:05:48+00:00,"This project involves Pulse Width Modulation, enabling the duty cycle to be adjusted between 10% and 80% using switches.",0,Noe-Reyes/PWM,779482644,Verilog,PWM,40,0,2024-04-02 23:07:59+00:00,[],https://api.github.com/licenses/apache-2.0
727,https://github.com/qwert7700/Verilog.git,2024-04-11 20:53:44+00:00,,0,qwert7700/Verilog,785412028,Verilog,Verilog,3,0,2024-04-11 21:55:27+00:00,[],None
728,https://github.com/elijahlovold/ee324Final.git,2024-04-09 18:54:07+00:00,,0,elijahlovold/ee324Final,784391074,Verilog,ee324Final,830,0,2024-04-10 06:51:49+00:00,[],None
729,https://github.com/fabinahian/Verilog.git,2024-04-11 14:43:14+00:00,,0,fabinahian/Verilog,785268703,Verilog,Verilog,9,0,2024-04-11 15:55:07+00:00,[],None
730,https://github.com/Debug-xmh/Systiolic-Matrix-multiplier.git,2024-04-12 03:58:48+00:00,"Universal matrix multiplier, an improvement on the design of  Systiolic Matrix multiplier in verilog.",0,Debug-xmh/Systiolic-Matrix-multiplier,785525310,Verilog,Systiolic-Matrix-multiplier,12605,0,2024-04-12 04:34:29+00:00,[],None
731,https://github.com/Tarakaprabu/combinational.git,2024-03-24 09:52:18+00:00,This repository consists of the verilog code and the test benches of all combinational circuits ,0,Tarakaprabu/combinational,776720732,Verilog,combinational,413,0,2024-03-24 09:58:02+00:00,[],None
732,https://github.com/MRB-c/wbc.git,2024-03-24 13:21:41+00:00,,0,MRB-c/wbc,776778910,Verilog,wbc,23,0,2024-03-24 13:26:16+00:00,[],None
733,https://github.com/harsh3002/T-Flop-pulse-synchronizer.git,2024-03-25 03:46:46+00:00,Verilog code for T - flop pulse synchronizer [ Fast -Slow Clock Domain Crossing],0,harsh3002/T-Flop-pulse-synchronizer,777030994,Verilog,T-Flop-pulse-synchronizer,19,0,2024-03-25 03:49:40+00:00,[],None
734,https://github.com/seunggihong/FPGA.git,2024-03-25 10:42:31+00:00,FPGA code,0,seunggihong/FPGA,777169378,Verilog,FPGA,1,0,2024-03-25 11:16:45+00:00,[],None
735,https://github.com/duniajaser/BCD-adder-subtractor-circuit--Verilog-HDL-Project.git,2024-03-26 17:08:38+00:00,,0,duniajaser/BCD-adder-subtractor-circuit--Verilog-HDL-Project,777877892,Verilog,BCD-adder-subtractor-circuit--Verilog-HDL-Project,1543,0,2024-03-26 17:13:30+00:00,[],None
736,https://github.com/hesscharlie/ASIC_Compressor.git,2024-03-26 16:38:29+00:00,"A Verilog implemented hardware ADPCM encoder. Accepts 1 bit pulse density modulated (PDM) audio data, filters, decimates, and outputs 4 bit ADPCM encoded data at 1/64 the sampling rate of the microphone.",0,hesscharlie/ASIC_Compressor,777864369,Verilog,ASIC_Compressor,7,0,2024-03-26 16:41:57+00:00,[],None
737,https://github.com/AliYadollahi2002/Verilog-Works.git,2024-03-24 20:22:05+00:00,,0,AliYadollahi2002/Verilog-Works,776926273,Verilog,Verilog-Works,3114,0,2024-03-24 20:26:58+00:00,[],None
738,https://github.com/phillipmmarlowe/tt06_hsc_tdc_and_delay.git,2024-03-27 16:48:10+00:00,,0,phillipmmarlowe/tt06_hsc_tdc_and_delay,778401618,Verilog,tt06_hsc_tdc_and_delay,19902,0,2024-03-27 17:23:18+00:00,[],https://api.github.com/licenses/apache-2.0
739,https://github.com/375432636/calculate.git,2024-03-27 18:52:54+00:00,,0,375432636/calculate,778453318,Verilog,calculate,21,0,2024-03-27 18:56:46+00:00,[],None
740,https://github.com/vincentzhang6130/Single-Cycle-CPU.git,2024-03-28 08:44:49+00:00,,0,vincentzhang6130/Single-Cycle-CPU,778708699,Verilog,Single-Cycle-CPU,243,0,2024-03-28 08:47:39+00:00,[],None
741,https://github.com/Lovekumar2/UART-Interfacing-with-ARM-Cortex-M0-By-Using-AHB-Lite-Bus-.git,2024-03-29 07:18:04+00:00,,0,Lovekumar2/UART-Interfacing-with-ARM-Cortex-M0-By-Using-AHB-Lite-Bus-,779162728,Verilog,UART-Interfacing-with-ARM-Cortex-M0-By-Using-AHB-Lite-Bus-,88,0,2024-03-29 07:22:15+00:00,[],None
742,https://github.com/Siddharthjha8/7-Segment-Display.git,2024-03-29 18:26:40+00:00,,0,Siddharthjha8/7-Segment-Display,779393698,Verilog,7-Segment-Display,2,0,2024-03-29 18:29:13+00:00,[],None
743,https://github.com/SamBridgess/FS_LAB1.git,2024-03-30 14:44:23+00:00,,0,SamBridgess/FS_LAB1,779693797,Verilog,FS_LAB1,186,0,2024-03-30 14:46:28+00:00,[],None
744,https://github.com/yk3066/Yosys-Experiments.git,2024-03-29 19:18:59+00:00,,0,yk3066/Yosys-Experiments,779409887,Verilog,Yosys-Experiments,77,0,2024-03-29 19:25:56+00:00,[],None
745,https://github.com/Ajay1141/Verilog-project.git,2024-03-29 09:12:26+00:00,,0,Ajay1141/Verilog-project,779199799,Verilog,Verilog-project,7,0,2024-03-30 08:15:22+00:00,[],None
746,https://github.com/DoidoRK/timed_counter_7_segment.git,2024-03-31 02:23:07+00:00,A timed counter circuit visualized using the 7 segment displays in Nexys 4 DDR FPGA board.,0,DoidoRK/timed_counter_7_segment,779869923,Verilog,timed_counter_7_segment,3,0,2024-03-31 02:24:03+00:00,[],None
747,https://github.com/RaneemDaqa/Multicycle-RISC-processor-in-Verilog.git,2024-03-31 13:43:25+00:00,,0,RaneemDaqa/Multicycle-RISC-processor-in-Verilog,780025622,Verilog,Multicycle-RISC-processor-in-Verilog,14231,0,2024-03-31 13:49:14+00:00,[],None
748,https://github.com/Yuxiang-512/AES-descyption-and-encryption.git,2024-03-31 17:46:41+00:00,Verilog,0,Yuxiang-512/AES-descyption-and-encryption,780103928,Verilog,AES-descyption-and-encryption,12,0,2024-03-31 21:27:17+00:00,[],None
749,https://github.com/gce8111/combinational-logic-blocks.git,2024-03-30 02:12:25+00:00,combinational logic block implementations written in verilog,0,gce8111/combinational-logic-blocks,779506311,Verilog,combinational-logic-blocks,7881,0,2024-04-01 00:22:49+00:00,[],None
750,https://github.com/riy-1/hex_keypad.asic.git,2024-04-01 07:43:47+00:00,,0,riy-1/hex_keypad.asic,780311935,Verilog,hex_keypad.asic,11947,0,2024-04-01 07:44:28+00:00,[],https://api.github.com/licenses/apache-2.0
751,https://github.com/Darshan769403/ATM-Machine.git,2024-04-01 20:01:21+00:00,"Design a circuit for atm transaction like deposit, withdraw, change pin.",0,Darshan769403/ATM-Machine,780597788,Verilog,ATM-Machine,8,0,2024-04-01 20:03:24+00:00,[],https://api.github.com/licenses/mit
752,https://github.com/Yuchen1203/PWM_Controller.git,2024-04-01 22:28:21+00:00,,0,Yuchen1203/PWM_Controller,780644958,Verilog,PWM_Controller,9,0,2024-04-01 22:55:13+00:00,[],None
753,https://github.com/icastillo12/TDC.git,2024-04-02 16:59:41+00:00,,0,icastillo12/TDC,781054097,Verilog,TDC,7,0,2024-04-02 16:59:47+00:00,[],https://api.github.com/licenses/apache-2.0
754,https://github.com/GandhamSanjay/EEL4783-Example-Projects.git,2024-04-03 14:58:17+00:00,,0,GandhamSanjay/EEL4783-Example-Projects,781530252,Verilog,EEL4783-Example-Projects,2,0,2024-04-03 15:08:04+00:00,[],None
755,https://github.com/RazvanN25/PASSWORD_CHECKER.git,2024-04-03 17:06:05+00:00,,0,RazvanN25/PASSWORD_CHECKER,781588726,Verilog,PASSWORD_CHECKER,80,0,2024-04-03 17:38:19+00:00,[],None
756,https://github.com/natfb/HDL.git,2024-04-02 23:56:53+00:00,,0,natfb/HDL,781203367,Verilog,HDL,1248,0,2024-04-03 00:02:11+00:00,[],None
757,https://github.com/samatahkiran/2_to_1_mux.git,2024-04-05 07:37:35+00:00,,0,samatahkiran/2_to_1_mux,782383973,Verilog,2_to_1_mux,1,0,2024-04-05 07:38:29+00:00,[],None
758,https://github.com/parsaM110/Led_Btn-Tang-Nano.git,2024-04-04 09:40:06+00:00,simple led on\off with btn implemented on Tang Nano (GW1N-LV1QN48C6/I5),0,parsaM110/Led_Btn-Tang-Nano,781917636,Verilog,Led_Btn-Tang-Nano,7,0,2024-04-04 12:31:19+00:00,['fpga'],None
759,https://github.com/EternalStelle/riscv_seed.git,2024-04-04 12:13:46+00:00,RISC-V的设计,0,EternalStelle/riscv_seed,781982182,Verilog,riscv_seed,25,0,2024-04-07 05:36:22+00:00,[],None
760,https://github.com/RT216/fpga-pid_motor.git,2024-04-03 01:47:22+00:00,,0,RT216/fpga-pid_motor,781231418,Verilog,fpga-pid_motor,621,0,2024-04-04 04:30:16+00:00,[],None
761,https://github.com/gary920209/CA_Finalproject.git,2024-04-06 15:08:16+00:00,,0,gary920209/CA_Finalproject,782969226,Verilog,CA_Finalproject,6,0,2024-04-06 15:13:34+00:00,[],None
762,https://github.com/Cryolian/EE2026-pool.git,2024-04-07 09:53:02+00:00,,3,Cryolian/EE2026-pool,783229681,Verilog,EE2026-pool,21708,0,2024-04-07 09:54:17+00:00,[],None
763,https://github.com/SujalAVMP/DS_Project.git,2024-04-07 10:15:11+00:00,,0,SujalAVMP/DS_Project,783235424,Verilog,DS_Project,7,0,2024-04-07 11:36:29+00:00,[],None
764,https://github.com/NickolayTernovoy/accel_int4_mm.git,2024-04-05 18:45:44+00:00,,0,NickolayTernovoy/accel_int4_mm,782659872,Verilog,accel_int4_mm,11927,0,2024-04-05 18:46:28+00:00,[],https://api.github.com/licenses/apache-2.0
765,https://github.com/Navanisim/Smart-Traffic-Control-using-Digital-Logic-Design-.git,2024-04-07 18:54:35+00:00,"The goal of this project is to design and implement a smart traffic light. The controller will dynamically allocate green light time to each lane of a 4-way intersection based on the volume of traffic in each direction, improving traffic flow and reducing congestion.",0,Navanisim/Smart-Traffic-Control-using-Digital-Logic-Design-,783389830,Verilog,Smart-Traffic-Control-using-Digital-Logic-Design-,2,0,2024-04-07 18:55:58+00:00,[],None
766,https://github.com/waliwaliwaa/MIP32-CPU.git,2024-04-07 19:09:50+00:00,,0,waliwaliwaa/MIP32-CPU,783394216,Verilog,MIP32-CPU,184251,0,2024-04-07 19:11:13+00:00,[],None
767,https://github.com/samatahkiran/fifo_ff_2048.git,2024-04-08 05:27:08+00:00,,0,samatahkiran/fifo_ff_2048,783544829,Verilog,fifo_ff_2048,1,0,2024-04-08 05:27:51+00:00,[],None
768,https://github.com/OCagy/FB_CPU.git,2024-04-08 10:24:31+00:00,fbu_cpu project,0,OCagy/FB_CPU,783660928,Verilog,FB_CPU,525,0,2024-04-08 10:38:05+00:00,[],None
769,https://github.com/doctorbyt/Verilog-project.git,2024-03-30 12:57:48+00:00,,0,doctorbyt/Verilog-project,779662325,Verilog,Verilog-project,53,0,2024-03-30 13:04:44+00:00,[],None
770,https://github.com/klaudiuszpastor/FPGA-lab.git,2024-04-08 17:11:38+00:00,,0,klaudiuszpastor/FPGA-lab,783839179,Verilog,FPGA-lab,5,0,2024-04-10 17:58:57+00:00,[],None
771,https://github.com/YCHM0304/Verilog_CPUwithPipelines.git,2024-04-10 14:41:03+00:00,,0,YCHM0304/Verilog_CPUwithPipelines,784779667,Verilog,Verilog_CPUwithPipelines,3094,0,2024-04-10 14:43:10+00:00,[],None
772,https://github.com/Mintn1k35/ScoreBoard_RISC.git,2024-04-10 14:56:31+00:00,SuperScalar RISC,0,Mintn1k35/ScoreBoard_RISC,784786650,Verilog,ScoreBoard_RISC,11,0,2024-04-10 14:59:41+00:00,[],None
773,https://github.com/ignaciosim/watchdog.git,2024-04-09 20:53:03+00:00,A simple watchdog,0,ignaciosim/watchdog,784431112,Verilog,watchdog,484,0,2024-04-09 20:57:53+00:00,[],None
774,https://github.com/zixuBAO/mycpu.git,2024-04-10 11:30:55+00:00,,0,zixuBAO/mycpu,784698979,Verilog,mycpu,570,0,2024-04-10 12:13:57+00:00,[],None
775,https://github.com/jej6042/assignment1.git,2024-04-03 11:31:10+00:00,,0,jej6042/assignment1,781435595,Verilog,assignment1,11,0,2024-04-03 11:38:24+00:00,[],None
776,https://github.com/AnoushkaTripathi/NeuroLogic-Harmonizing-Digital-Design-and-AI-Neural-Networks.git,2024-04-06 02:36:07+00:00,"NeuroLogic is an ambitious project aimed at bridging the worlds of digital design and artificial intelligence (AI) neural networks, providing a platform for advancing my skills and expertise in both domains.At its core, NeuroLogic offers an immersive experience where I delve into the intricacies of digital design and AI neural networks.",0,AnoushkaTripathi/NeuroLogic-Harmonizing-Digital-Design-and-AI-Neural-Networks,782778772,Verilog,NeuroLogic-Harmonizing-Digital-Design-and-AI-Neural-Networks,16315,0,2024-04-06 02:39:11+00:00,[],None
777,https://github.com/poloz9r/MPU_SUT.git,2024-04-11 11:22:14+00:00,,0,poloz9r/MPU_SUT,785185015,Verilog,MPU_SUT,986,0,2024-04-11 11:23:59+00:00,[],None
778,https://github.com/trishna7/thirdtry.git,2024-04-11 07:56:29+00:00,,0,trishna7/thirdtry,785106010,Verilog,thirdtry,11927,0,2024-04-11 07:57:08+00:00,[],https://api.github.com/licenses/apache-2.0
779,https://github.com/Pritham13/RISCV32_PROC.git,2024-04-09 12:46:12+00:00,,0,Pritham13/RISCV32_PROC,784227673,Verilog,RISCV32_PROC,8412,0,2024-04-09 12:50:40+00:00,[],None
780,https://github.com/DouglasWWolf/xuppl4_bc_emu.git,2024-03-30 00:22:14+00:00,"Bright Cycle Emulator, implemented on XUP-PL4",0,DouglasWWolf/xuppl4_bc_emu,779485883,Verilog,xuppl4_bc_emu,1406,0,2024-03-30 00:22:53+00:00,[],None
781,https://github.com/tommythorn/tt06-tommythorn-4b-cpu.git,2024-04-11 02:53:55+00:00,Silly 4b CPU v2,0,tommythorn/tt06-tommythorn-4b-cpu,785019343,Verilog,tt06-tommythorn-4b-cpu,32,0,2024-04-11 02:54:53+00:00,[],https://api.github.com/licenses/apache-2.0
782,https://github.com/Yoshicake/CMPEN-331.git,2024-04-12 02:09:22+00:00,"Repository for CMPEN 331: Computer Organization and Design at Penn State during the Spring 2024 semester. This is only for reference, do not copy.",0,Yoshicake/CMPEN-331,785498410,Verilog,CMPEN-331,2212,0,2024-04-12 02:42:05+00:00,[],None
783,https://github.com/luis-asimon/tt_tdc.git,2024-04-02 15:57:20+00:00,,0,luis-asimon/tt_tdc,781024778,Verilog,tt_tdc,1208,0,2024-04-02 15:57:27+00:00,[],https://api.github.com/licenses/apache-2.0
784,https://github.com/HiccupHan/CS-152A.git,2024-04-11 23:50:07+00:00,UCLA CS152A projects,0,HiccupHan/CS-152A,785463716,Verilog,CS-152A,40,0,2024-04-11 23:50:13+00:00,[],None
785,https://github.com/ccorduroy/doom-nexys4.git,2024-04-04 22:54:30+00:00,Anything can run DOOM 1993 (I think),0,ccorduroy/doom-nexys4,782240906,Verilog,doom-nexys4,21717,0,2024-04-12 22:32:32+00:00,[],None
786,https://github.com/Hao111y/ECE532_24W_FinalDemo.git,2024-04-12 12:46:14+00:00,Group 7 Camera Pong,0,Hao111y/ECE532_24W_FinalDemo,785701193,Verilog,ECE532_24W_FinalDemo,2080,0,2024-04-12 14:22:55+00:00,[],None
787,https://github.com/cepdnaclk/Verilog.git,2024-04-13 02:31:33+00:00,sythesising a simple processor,0,cepdnaclk/Verilog,785958744,Verilog,Verilog,7,0,2024-04-13 02:51:03+00:00,[],None
788,https://github.com/AntTranAnt/CS_4341.git,2024-04-12 05:07:26+00:00,Class Code for Digital Logic,0,AntTranAnt/CS_4341,785542117,Verilog,CS_4341,1188,0,2024-04-12 05:10:55+00:00,[],None
789,https://github.com/Marcelosgc1/Projetos-de-Circuitos-Digitais.git,2024-04-12 23:53:40+00:00,Projeto do MI de Circuitos digitais UEFS 2024.1,0,Marcelosgc1/Projetos-de-Circuitos-Digitais,785930013,Verilog,Projetos-de-Circuitos-Digitais,386,0,2024-04-12 23:57:11+00:00,[],None
790,https://github.com/martcoder/fpga_verilog_and_vhdl.git,2024-03-24 22:18:24+00:00,,0,martcoder/fpga_verilog_and_vhdl,776954742,Verilog,fpga_verilog_and_vhdl,2,0,2024-03-24 22:19:27+00:00,[],None
791,https://github.com/mehmedsproject/Verilog.git,2024-03-24 23:50:21+00:00,Verilog Files and Quatus simulation files,0,mehmedsproject/Verilog,776974314,Verilog,Verilog,4,0,2024-03-24 23:52:30+00:00,[],None
792,https://github.com/harsh3002/Dual-flop-Synchronizer.git,2024-03-24 03:32:21+00:00,Verilog code for dual flop synchronizer,0,harsh3002/Dual-flop-Synchronizer,776635827,Verilog,Dual-flop-Synchronizer,33,0,2024-03-24 03:34:32+00:00,[],None
793,https://github.com/arkM12r/arkM12r.git,2024-03-24 02:26:14+00:00,Config files for my GitHub profile.,0,arkM12r/arkM12r,776623052,Verilog,arkM12r,1,0,2024-03-24 02:28:44+00:00,"['config', 'github-config']",None
794,https://github.com/ZheChen-Bill/ASoC_fsic_sim.git,2024-03-24 01:08:53+00:00,,0,ZheChen-Bill/ASoC_fsic_sim,776609509,Verilog,ASoC_fsic_sim,5387,0,2024-03-24 01:09:00+00:00,[],None
795,https://github.com/hrb-twek/xg_udp.git,2024-03-24 12:11:01+00:00,,0,hrb-twek/xg_udp,776758081,Verilog,xg_udp,113,0,2024-03-24 12:15:25+00:00,[],None
796,https://github.com/SperanzaTY/-risc-v-CPU-.git,2024-03-25 13:27:53+00:00,基于Verilog HDL 在Minisys开发板上实现支持miniRV-1指令集的24条指令的单周期和流水CPU设计,0,SperanzaTY/-risc-v-CPU-,777238673,Verilog,-risc-v-CPU-,2003,0,2024-03-25 13:30:58+00:00,[],None
797,https://github.com/AllEN2303/NYCU_Digital_Circuit_Design.git,2024-03-27 06:16:03+00:00,,0,AllEN2303/NYCU_Digital_Circuit_Design,778131597,Verilog,NYCU_Digital_Circuit_Design,1844,0,2024-03-27 06:19:03+00:00,[],None
798,https://github.com/radish-gourmet/RISC-V-CPU.git,2024-03-27 00:21:56+00:00,Design a pipelined microprocessor and verify,0,radish-gourmet/RISC-V-CPU,778031529,Verilog,RISC-V-CPU,477,0,2024-03-27 00:51:21+00:00,[],None
799,https://github.com/efabless/EF_I2C.git,2024-03-27 12:15:23+00:00,,0,efabless/EF_I2C,778273592,Verilog,EF_I2C,634,0,2024-03-27 12:20:12+00:00,[],https://api.github.com/licenses/apache-2.0
800,https://github.com/310581003/IC-Lab.git,2024-03-26 10:09:52+00:00,,0,310581003/IC-Lab,777679977,Verilog,IC-Lab,2629,0,2024-03-26 13:22:25+00:00,[],None
801,https://github.com/MiCorreia/seguidor-de-muro.git,2024-03-26 13:56:43+00:00,,0,MiCorreia/seguidor-de-muro,777785613,Verilog,seguidor-de-muro,8,0,2024-03-26 14:15:32+00:00,[],None
802,https://github.com/Qyt0109/Verilog-Digital-Clock-with-Calendar.git,2024-03-24 20:06:26+00:00,Digital Clock with Calendar using Verilog implemented on DE2-115 FPGA board.,0,Qyt0109/Verilog-Digital-Clock-with-Calendar,776921882,Verilog,Verilog-Digital-Clock-with-Calendar,10757,0,2024-03-28 17:16:16+00:00,[],None
803,https://github.com/dementev-dv/I2Cproto.git,2024-03-29 19:12:40+00:00,,0,dementev-dv/I2Cproto,779407919,Verilog,I2Cproto,7,0,2024-03-29 21:21:17+00:00,[],None
804,https://github.com/akielaries/tangnano9k_hello.git,2024-03-29 06:23:37+00:00,Simple blink program for the tangnano9k FPGA (GW1NR-LV9QN88PC6/I5),0,akielaries/tangnano9k_hello,779145994,Verilog,tangnano9k_hello,1,0,2024-03-29 06:24:09+00:00,[],None
805,https://github.com/ziahmedshah/Traffic_light_controller.git,2024-03-27 21:05:36+00:00,,0,ziahmedshah/Traffic_light_controller,778507806,Verilog,Traffic_light_controller,4,0,2024-03-27 21:31:11+00:00,[],None
806,https://github.com/NguyenDuong163/VLSI-LAB.git,2024-03-29 07:58:08+00:00,All 4 labs for LSI design,0,NguyenDuong163/VLSI-LAB,779174963,Verilog,VLSI-LAB,126,0,2024-03-29 13:14:00+00:00,[],None
807,https://github.com/r09943170/RgbdVoAsic_HW.git,2024-04-01 06:54:04+00:00,verilog,0,r09943170/RgbdVoAsic_HW,780295075,Verilog,RgbdVoAsic_HW,6542,0,2024-04-01 08:31:58+00:00,[],None
808,https://github.com/sasaovch/lab_3_fs.git,2024-04-01 08:48:05+00:00,,0,sasaovch/lab_3_fs,780333202,Verilog,lab_3_fs,106,0,2024-04-01 09:38:39+00:00,[],None
809,https://github.com/ebepho/Snake-Game-on-De1-Soc-Board.git,2024-04-01 16:53:59+00:00,,0,ebepho/Snake-Game-on-De1-Soc-Board,780522557,Verilog,Snake-Game-on-De1-Soc-Board,35,0,2024-04-01 17:05:19+00:00,[],None
810,https://github.com/parsaM110/BRAM-Mars-AX3-Artix-7.git,2024-03-31 10:41:46+00:00,simple Block RAM implemented  for Mars AX3 | Xilinx Artix-7 with vivado,0,parsaM110/BRAM-Mars-AX3-Artix-7,779976830,Verilog,BRAM-Mars-AX3-Artix-7,82,0,2024-04-04 10:31:30+00:00,['fpga'],None
811,https://github.com/Minhkhoa444/FIR-Filter.git,2024-04-02 04:14:27+00:00,,0,Minhkhoa444/FIR-Filter,780738320,Verilog,FIR-Filter,6,0,2024-04-03 12:16:41+00:00,[],https://api.github.com/licenses/mit
812,https://github.com/RazvanN25/Calculator_siruri.git,2024-04-03 17:15:38+00:00,,0,RazvanN25/Calculator_siruri,781592980,Verilog,Calculator_siruri,79,0,2024-04-03 17:35:40+00:00,[],None
813,https://github.com/alfiero88/tt06-SimpleOpAmp.git,2024-04-03 15:16:37+00:00,,0,alfiero88/tt06-SimpleOpAmp,781539245,Verilog,tt06-SimpleOpAmp,7,0,2024-04-03 15:16:44+00:00,[],https://api.github.com/licenses/apache-2.0
814,https://github.com/Meher-Adbol/caravel_meher.git,2024-04-03 18:33:09+00:00,,0,Meher-Adbol/caravel_meher,781626974,Verilog,caravel_meher,11926,0,2024-04-03 18:33:49+00:00,[],https://api.github.com/licenses/apache-2.0
815,https://github.com/saumyabalina/Y86-64-Processor.git,2024-04-05 17:39:38+00:00,,0,saumyabalina/Y86-64-Processor,782634023,Verilog,Y86-64-Processor,6626,0,2024-04-05 17:43:54+00:00,[],None
816,https://github.com/fedgn/UART.git,2024-04-06 15:13:06+00:00,UART Module in Verilog with desired CLK frequency and BaudRate,0,fedgn/UART,782970784,Verilog,UART,2,0,2024-04-06 15:13:51+00:00,[],None
817,https://github.com/VMSAHB/Verilog.git,2024-04-05 13:16:42+00:00,,0,VMSAHB/Verilog,782523783,Verilog,Verilog,0,0,2024-04-05 13:25:33+00:00,[],None
818,https://github.com/vishalsavarna/CS666-Hardware-Security-For-Internet-Of-Things-Projects.git,2024-04-03 08:31:30+00:00,,0,vishalsavarna/CS666-Hardware-Security-For-Internet-Of-Things-Projects,781360938,Verilog,CS666-Hardware-Security-For-Internet-Of-Things-Projects,18596,0,2024-04-03 09:22:29+00:00,[],None
819,https://github.com/ajdvpr/8-bit-ALU-main.git,2024-04-07 07:37:15+00:00,,0,ajdvpr/8-bit-ALU-main,783193575,Verilog,8-bit-ALU-main,393,0,2024-04-07 08:07:49+00:00,[],None
820,https://github.com/Anndress07/Verificacion_FPU.git,2024-04-09 05:24:53+00:00,,0,Anndress07/Verificacion_FPU,784057984,Verilog,Verificacion_FPU,24,0,2024-04-09 05:30:38+00:00,[],None
821,https://github.com/Riyan-Gupta/FSMTrafficControllerVerilog.git,2024-04-09 09:26:20+00:00,I am going to simulate a traffic controller which will control the signals of north-south and east-west direction. It is ensured that both the north-south and east-west signals are not green.,0,Riyan-Gupta/FSMTrafficControllerVerilog,784147930,Verilog,FSMTrafficControllerVerilog,4,0,2024-04-09 09:30:03+00:00,[],None
822,https://github.com/OpenChip2035/wbUartTxSlave.git,2024-04-09 06:38:31+00:00,"A UART transmitter peripheral based on the wishbone bus (pipelined mode, single access)",0,OpenChip2035/wbUartTxSlave,784081795,Verilog,wbUartTxSlave,165,0,2024-04-09 09:10:59+00:00,[],https://api.github.com/licenses/gpl-3.0
823,https://github.com/Iantaw/tt06-ian-keypad-controller.git,2024-04-09 11:24:31+00:00,,0,Iantaw/tt06-ian-keypad-controller,784193778,Verilog,tt06-ian-keypad-controller,26,0,2024-04-09 19:51:09+00:00,[],https://api.github.com/licenses/apache-2.0
824,https://github.com/AngeloSassoIT/Architettura-degli-Elaboratori.git,2024-04-10 10:45:48+00:00,"Progetto universitario di Architettura degli Elaboratori: implementazione di un moltiplicatore a 4 bit, tramite il  programma “Tkgate”. ",0,AngeloSassoIT/Architettura-degli-Elaboratori,784682731,Verilog,Architettura-degli-Elaboratori,654,0,2024-04-10 10:46:40+00:00,[],None
825,https://github.com/Sachinatgithubb/tt06_pwm.git,2024-04-10 07:09:09+00:00,,1,Sachinatgithubb/tt06_pwm,784601020,Verilog,tt06_pwm,65,0,2024-04-10 09:35:41+00:00,[],https://api.github.com/licenses/apache-2.0
826,https://github.com/cchnwei/median_filter.git,2024-04-10 15:00:07+00:00,,0,cchnwei/median_filter,784788201,Verilog,median_filter,252,0,2024-04-10 15:00:17+00:00,[],None
827,https://github.com/htfab/flash-adc.git,2024-04-10 17:41:41+00:00,,0,htfab/flash-adc,784858576,Verilog,flash-adc,119,0,2024-04-10 17:50:32+00:00,[],None
828,https://github.com/celcius-plus-273/chacha-accel.git,2024-04-02 03:41:02+00:00,,0,celcius-plus-273/chacha-accel,780729316,Verilog,chacha-accel,32,0,2024-04-10 21:05:22+00:00,[],None
829,https://github.com/simon-valerio-epfl/verilog-simon.git,2024-03-28 09:00:11+00:00,,0,simon-valerio-epfl/verilog-simon,778714741,Verilog,verilog-simon,731,0,2024-03-30 08:03:19+00:00,[],None
830,https://github.com/Annihilate328/mutil-channel-oscilloscope.git,2024-04-08 06:35:53+00:00,,0,Annihilate328/mutil-channel-oscilloscope,783567946,Verilog,mutil-channel-oscilloscope,6261,0,2024-04-11 13:43:13+00:00,[],None
831,https://github.com/AlanTavira/motor_pasos.git,2024-03-29 06:09:56+00:00,"Motor a pasos con maquina de estados tipo moore. El cambio de un estado a otro se hace a diferentes velocidades, 1s, 0.5s, 0.25s y 0.125s, utilizando una base de tiempo. Se realizan 3 tipos de pasos para este motor los cuales son el paso completo, el medio paso y el paso doble y cada uno puede ser realizado en el sentido horario o antihorario.",0,AlanTavira/motor_pasos,779141855,Verilog,motor_pasos,35,0,2024-03-29 06:23:13+00:00,[],https://api.github.com/licenses/apache-2.0
832,https://github.com/oltansung/ece532-petalinux-doom.git,2024-04-12 19:13:04+00:00,,0,oltansung/ece532-petalinux-doom,785855343,Verilog,ece532-petalinux-doom,87036,0,2024-04-12 19:21:52+00:00,[],None
833,https://github.com/diressa/verilog-examples.git,2024-04-02 05:38:24+00:00,A collection of Verilog testbench simulations and synthesis programs ,0,diressa/verilog-examples,780762046,Verilog,verilog-examples,3,0,2024-04-12 21:48:20+00:00,[],None
834,https://github.com/ruei7916/ASoC-lab1_1.git,2024-03-24 12:43:19+00:00,,0,ruei7916/ASoC-lab1_1,776767417,Verilog,ASoC-lab1_1,38,0,2024-03-24 12:49:22+00:00,[],None
835,https://github.com/AmirhosseinZanjani/Test_MPW1.git,2024-03-26 21:00:48+00:00,,0,AmirhosseinZanjani/Test_MPW1,777973053,Verilog,Test_MPW1,11927,0,2024-03-26 21:01:30+00:00,[],https://api.github.com/licenses/apache-2.0
836,https://github.com/harsh3002/Recirculation-MUX-synchronizer.git,2024-03-27 06:52:24+00:00,,0,harsh3002/Recirculation-MUX-synchronizer,778144060,Verilog,Recirculation-MUX-synchronizer,24,0,2024-03-27 07:01:44+00:00,[],None
837,https://github.com/shaos/tiny_silicon_mpw8.git,2024-03-26 06:39:43+00:00,,0,shaos/tiny_silicon_mpw8,777597459,Verilog,tiny_silicon_mpw8,491265,0,2024-03-26 06:48:34+00:00,[],https://api.github.com/licenses/apache-2.0
838,https://github.com/JayWu22/ICLAB_finalProject.git,2024-03-26 05:40:41+00:00,,0,JayWu22/ICLAB_finalProject,777578036,Verilog,ICLAB_finalProject,35,0,2024-03-26 05:47:52+00:00,[],None
839,https://github.com/RajkumarBantu/DFT-Compiler-and-Tetramax-to-synthesize-scan-chain-for-testing.git,2024-03-28 02:47:48+00:00,,0,RajkumarBantu/DFT-Compiler-and-Tetramax-to-synthesize-scan-chain-for-testing,778597786,Verilog,DFT-Compiler-and-Tetramax-to-synthesize-scan-chain-for-testing,401,0,2024-03-28 02:56:09+00:00,[],None
840,https://github.com/Miguelgrc032024/UABCReloj.git,2024-03-27 02:47:44+00:00,This is a typical 23h-format 4 digits clock. Two digits for hours and the other for minutes. Digits are in BCD format. It uses a 1 megahertz signal for reference.  One push button for setting the hour or minute and another push button for advancing forward the hours or the minutes.,0,Miguelgrc032024/UABCReloj,778073298,Verilog,UABCReloj,54,0,2024-03-27 07:07:32+00:00,[],https://api.github.com/licenses/apache-2.0
841,https://github.com/vincentfusco/tt07_deltasigma_temp_sense.git,2024-04-05 18:26:25+00:00,An open-source temperature sensor + delta sigma ADC,0,vincentfusco/tt07_deltasigma_temp_sense,782653019,Verilog,tt07_deltasigma_temp_sense,1026,0,2024-04-05 18:26:30+00:00,[],https://api.github.com/licenses/apache-2.0
842,https://github.com/PJisatDLSU/binaryConverter.git,2024-04-03 12:17:40+00:00,This is a mealy toggle switch that changes input and displays to 7 segment led ,0,PJisatDLSU/binaryConverter,781455198,Verilog,binaryConverter,23,0,2024-04-03 12:20:54+00:00,[],None
843,https://github.com/dhruvasuresh/DDCO-mini-project-UE22CS251A-.git,2024-04-05 04:28:25+00:00,4-bit shift registers (PIPO and PISO) using verilog,0,dhruvasuresh/DDCO-mini-project-UE22CS251A-,782323627,Verilog,DDCO-mini-project-UE22CS251A-,4,0,2024-04-05 04:29:19+00:00,[],None
844,https://github.com/cheetaof71/simd_32_bit_4_vector_processor.git,2024-04-05 04:41:24+00:00,,0,cheetaof71/simd_32_bit_4_vector_processor,782326992,Verilog,simd_32_bit_4_vector_processor,15,0,2024-04-05 04:51:06+00:00,[],None
845,https://github.com/Chiragumretiya24/Multiplexer_2_1_Gate.git,2024-04-06 06:35:21+00:00,,0,Chiragumretiya24/Multiplexer_2_1_Gate,782828886,Verilog,Multiplexer_2_1_Gate,2,0,2024-04-06 06:36:08+00:00,[],None
846,https://github.com/Therad445/UnversityEducation_MPSIS.git,2024-04-06 10:49:35+00:00,Designing a microprocessor based on RISC-V architecture,0,Therad445/UnversityEducation_MPSIS,782894499,Verilog,UnversityEducation_MPSIS,17256,0,2024-04-06 10:57:54+00:00,[],https://api.github.com/licenses/mit
847,https://github.com/Chorwadzik/FPGA_DSP.git,2024-04-03 08:45:47+00:00,,0,Chorwadzik/FPGA_DSP,781366962,Verilog,FPGA_DSP,529,0,2024-04-03 08:46:51+00:00,[],None
848,https://github.com/Sourabh-Mallapur/2-Way-Set-Associative-Cache.git,2024-03-25 02:06:42+00:00,This repository contains design and implemention of a two-set associative cache using Verilog.,0,Sourabh-Mallapur/2-Way-Set-Associative-Cache,777004863,Verilog,2-Way-Set-Associative-Cache,13,0,2024-04-03 15:44:43+00:00,[],None
849,https://github.com/HCN1222/BNW-piano_game_by_verilog.git,2024-03-28 06:31:07+00:00,,0,HCN1222/BNW-piano_game_by_verilog,778660682,Verilog,BNW-piano_game_by_verilog,1515,0,2024-04-04 09:59:04+00:00,[],None
850,https://github.com/JakeHamacher/hamacher-csci330-lab14.git,2024-04-04 17:41:56+00:00,,0,JakeHamacher/hamacher-csci330-lab14,782131965,Verilog,hamacher-csci330-lab14,1,0,2024-04-04 17:42:41+00:00,[],None
851,https://github.com/lhongy1/Final_Year_Project_Approximate_Multipliers.git,2024-04-06 13:52:15+00:00,,0,lhongy1/Final_Year_Project_Approximate_Multipliers,782945398,Verilog,Final_Year_Project_Approximate_Multipliers,191,0,2024-04-06 13:56:00+00:00,[],None
852,https://github.com/iasminam/Numaratoare.git,2024-04-06 16:26:33+00:00,,0,iasminam/Numaratoare,782992704,Verilog,Numaratoare,266,0,2024-04-06 16:32:43+00:00,[],None
853,https://github.com/youssef869/DSP48A1.git,2024-03-29 17:22:13+00:00,,0,youssef869/DSP48A1,779371210,Verilog,DSP48A1,9,0,2024-03-29 17:24:40+00:00,[],None
854,https://github.com/GarvitGarg7878/Combinational-Logic.git,2024-03-29 18:25:17+00:00,,0,GarvitGarg7878/Combinational-Logic,779393235,Verilog,Combinational-Logic,67,0,2024-03-29 18:30:35+00:00,[],None
855,https://github.com/Xyldas/Delta2024-1---Verilog-Challenge.git,2024-03-29 08:53:59+00:00,A repository for the tasks given to me by Delta.,0,Xyldas/Delta2024-1---Verilog-Challenge,779193332,Verilog,Delta2024-1---Verilog-Challenge,9,0,2024-03-29 09:00:01+00:00,[],None
856,https://github.com/emard/usb_host.git,2024-03-30 14:08:39+00:00,,0,emard/usb_host,779683055,Verilog,usb_host,1505,0,2024-03-30 14:08:56+00:00,[],None
857,https://github.com/Korede-thecreator/BisonBytes---Gaming-Track.git,2024-03-31 00:21:01+00:00,FPGA Whack-a-mole game for BisonBytes Hackathon,0,Korede-thecreator/BisonBytes---Gaming-Track,779848839,Verilog,BisonBytes---Gaming-Track,54,0,2024-03-31 15:42:11+00:00,[],None
858,https://github.com/abhinavis2005/EE2001L.git,2024-04-02 11:14:11+00:00,,0,abhinavis2005/EE2001L,780895595,Verilog,EE2001L,2,0,2024-04-02 11:15:24+00:00,[],None
859,https://github.com/L-add7/Arbiter.git,2024-04-07 06:43:55+00:00,,0,L-add7/Arbiter,783180179,Verilog,Arbiter,9,0,2024-04-07 06:45:18+00:00,[],None
860,https://github.com/fortissimo247/Digital-Logic-Circuit.git,2024-04-02 10:36:34+00:00,,0,fortissimo247/Digital-Logic-Circuit,780880672,Verilog,Digital-Logic-Circuit,38,0,2024-04-02 10:37:35+00:00,[],None
861,https://github.com/aofarmakis/Parallel_Algorithms.git,2024-04-08 14:49:11+00:00,Project implementation of the Babbage Difference Engine for my Parallel Algorithms class,0,aofarmakis/Parallel_Algorithms,783776585,Verilog,Parallel_Algorithms,564,0,2024-04-08 15:02:53+00:00,[],https://api.github.com/licenses/mit
862,https://github.com/shivam7086/tt06-PWM-verilog-code.git,2024-04-07 13:06:26+00:00,,1,shivam7086/tt06-PWM-verilog-code,783281746,Verilog,tt06-PWM-verilog-code,48,0,2024-04-07 13:22:37+00:00,[],https://api.github.com/licenses/apache-2.0
863,https://github.com/AhnjsKR/digital_design1.git,2024-04-09 05:42:44+00:00,,0,AhnjsKR/digital_design1,784063113,Verilog,digital_design1,3,0,2024-04-09 05:46:01+00:00,[],None
864,https://github.com/Shawn866/SIDE-PROJECT.git,2024-04-09 07:50:06+00:00,,0,Shawn866/SIDE-PROJECT,784109211,Verilog,SIDE-PROJECT,67740,0,2024-04-09 08:27:08+00:00,[],None
865,https://github.com/jaybhedawork/Synchronous-FIFO.git,2024-04-09 12:21:49+00:00,,0,jaybhedawork/Synchronous-FIFO,784217174,Verilog,Synchronous-FIFO,3,0,2024-04-09 12:28:39+00:00,[],None
866,https://github.com/jaybhedawork/Asynchronous-FIFO.git,2024-04-09 10:27:01+00:00,,0,jaybhedawork/Asynchronous-FIFO,784172436,Verilog,Asynchronous-FIFO,19,0,2024-04-09 10:38:23+00:00,[],None
867,https://github.com/0xahzam/8bit.git,2024-04-09 17:12:20+00:00,,0,0xahzam/8bit,784348748,Verilog,8bit,6,0,2024-04-09 17:13:50+00:00,[],None
868,https://github.com/GuKBABjOa/embe_prac.git,2024-04-06 10:55:54+00:00,,0,GuKBABjOa/embe_prac,782896244,Verilog,embe_prac,5610,0,2024-04-06 12:40:34+00:00,[],None
869,https://github.com/cchnwei/aes.git,2024-04-10 14:36:15+00:00,,0,cchnwei/aes,784777526,Verilog,aes,711,0,2024-04-10 14:54:29+00:00,[],None
870,https://github.com/GZHX-A/FIR_LowPass_Filter.git,2024-04-10 13:40:18+00:00,,0,GZHX-A/FIR_LowPass_Filter,784752343,Verilog,FIR_LowPass_Filter,206,0,2024-04-10 13:45:05+00:00,[],None
871,https://github.com/XianshunSong/tt06-verilog-template-asic.git,2024-04-11 17:52:18+00:00,,0,XianshunSong/tt06-verilog-template-asic,785347528,Verilog,tt06-verilog-template-asic,14,0,2024-04-11 17:52:24+00:00,[],https://api.github.com/licenses/apache-2.0
872,https://github.com/stephanie-vo/nandland.git,2024-04-04 23:45:30+00:00,,0,stephanie-vo/nandland,782253270,Verilog,nandland,8,0,2024-04-05 05:11:52+00:00,[],None
873,https://github.com/HaoderO/Lane_Detection_HoughTransform.git,2024-04-12 14:20:17+00:00,车道线检测,0,HaoderO/Lane_Detection_HoughTransform,785740575,Verilog,Lane_Detection_HoughTransform,4541,0,2024-04-12 14:29:16+00:00,[],None
874,https://github.com/JamesTimothyMeech/TT06-beta.git,2024-03-27 00:28:30+00:00,,0,JamesTimothyMeech/TT06-beta,778033831,Verilog,TT06-beta,25,0,2024-03-28 01:34:53+00:00,[],https://api.github.com/licenses/apache-2.0
875,https://github.com/CodingMaster8/ALU-verilog.git,2024-04-12 02:03:56+00:00,Implementation of a ALU with Verilog,0,CodingMaster8/ALU-verilog,785497004,Verilog,ALU-verilog,11,0,2024-04-12 02:12:09+00:00,[],None
876,https://github.com/alo96jose/Digital-Circuits-II.git,2024-04-12 14:32:15+00:00,Course Homeworks,0,alo96jose/Digital-Circuits-II,785745462,Verilog,Digital-Circuits-II,18,0,2024-04-12 20:57:01+00:00,[],https://api.github.com/licenses/gpl-3.0
877,https://github.com/pedromello18/ECE350FinalProject.git,2024-04-01 21:07:15+00:00,,0,pedromello18/ECE350FinalProject,780620412,Verilog,ECE350FinalProject,3884,0,2024-04-01 21:09:32+00:00,[],None
878,https://github.com/davidparent/tt_resistor_test.git,2024-04-09 16:07:23+00:00,,0,davidparent/tt_resistor_test,784320075,Verilog,tt_resistor_test,351,0,2024-04-09 16:07:29+00:00,[],https://api.github.com/licenses/apache-2.0
879,https://github.com/astadnicki/VLSI559.git,2024-04-12 17:13:56+00:00,,0,astadnicki/VLSI559,785812053,Verilog,VLSI559,16,0,2024-04-12 17:29:30+00:00,[],None
880,https://github.com/samueltannous174/RISC-processor-design-Verilog-.git,2024-03-24 16:48:07+00:00,,0,samueltannous174/RISC-processor-design-Verilog-,776862490,Verilog,RISC-processor-design-Verilog-,255,0,2024-03-24 16:52:20+00:00,[],None
881,https://github.com/coder9487/FPGA.git,2024-03-26 05:55:37+00:00,de0 fpga project,0,coder9487/FPGA,777582598,Verilog,FPGA,10,0,2024-03-26 05:55:43+00:00,[],None
882,https://github.com/howeip/SOC_DATABASE.git,2024-03-25 08:04:21+00:00,"In this repository,I will be storing some SoC-related IP that I have used or am interested in",0,howeip/SOC_DATABASE,777106974,Verilog,SOC_DATABASE,89,0,2024-03-25 09:01:31+00:00,[],None
883,https://github.com/Shashank25051999/S1.git,2024-03-27 05:27:40+00:00,,0,Shashank25051999/S1,778116203,Verilog,S1,7,0,2024-03-27 05:27:55+00:00,[],None
884,https://github.com/ArtinaQorrolli/AK-CPU16bit.git,2024-03-27 10:06:35+00:00,,0,ArtinaQorrolli/AK-CPU16bit,778220981,Verilog,AK-CPU16bit,1022,0,2024-03-27 10:08:56+00:00,[],None
885,https://github.com/rabiken/single_cycle_processor.git,2024-03-27 21:54:01+00:00,"Single cycle processor description in verilog. This project is done during the course ""Architecture of computer system""",0,rabiken/single_cycle_processor,778522241,Verilog,single_cycle_processor,4,0,2024-03-27 22:39:54+00:00,[],None
886,https://github.com/Maksimonk/Verilog_tasks.git,2024-03-26 21:00:09+00:00,,0,Maksimonk/Verilog_tasks,777972843,Verilog,Verilog_tasks,222,0,2024-03-27 00:40:08+00:00,[],None
887,https://github.com/PierreBB2002/Traffic-Light-Design.git,2024-03-27 17:00:17+00:00,,0,PierreBB2002/Traffic-Light-Design,778407275,Verilog,Traffic-Light-Design,4,0,2024-03-28 22:36:07+00:00,[],None
888,https://github.com/SanathReddy07/16bitrisc-processor.git,2024-03-28 04:59:05+00:00,,0,SanathReddy07/16bitrisc-processor,778633254,Verilog,16bitrisc-processor,73,0,2024-03-28 05:03:18+00:00,[],None
889,https://github.com/RohitDahara/32-bit-unsigned-multiplier.git,2024-03-27 21:07:50+00:00,,0,RohitDahara/32-bit-unsigned-multiplier,778508537,Verilog,32-bit-unsigned-multiplier,10,0,2024-03-29 14:55:59+00:00,[],None
890,https://github.com/yk3066/RISC-V-and-OpenLane.git,2024-03-29 19:20:27+00:00,,0,yk3066/RISC-V-and-OpenLane,779410322,Verilog,RISC-V-and-OpenLane,11251,0,2024-03-29 19:24:56+00:00,[],https://api.github.com/licenses/mit
891,https://github.com/Siddharthjha8/Dual-Port-RAM.git,2024-03-29 18:31:15+00:00,,0,Siddharthjha8/Dual-Port-RAM,779395155,Verilog,Dual-Port-RAM,2,0,2024-03-29 18:32:24+00:00,[],None
892,https://github.com/Vmykfmp/NTHU_ICLAB_2022F.git,2024-03-28 05:37:05+00:00,NTHU ICLAB 2022 Fall,0,Vmykfmp/NTHU_ICLAB_2022F,778643629,Verilog,NTHU_ICLAB_2022F,14959,0,2024-03-29 18:48:55+00:00,[],https://api.github.com/licenses/apache-2.0
893,https://github.com/fe-dor/coursework_minimization.git,2024-03-29 11:23:38+00:00,"Курсовая работа по Схемотехнике на тему ""Проектирование устройства для минимизации логической функции методом Куайна-Мак-Класски""",0,fe-dor/coursework_minimization,779243915,Verilog,coursework_minimization,1582,0,2024-03-29 11:41:30+00:00,[],None
894,https://github.com/Rana-Odeh/Simple-Multi-Cycle-Processor.git,2024-03-30 02:29:30+00:00,,1,Rana-Odeh/Simple-Multi-Cycle-Processor,779509670,Verilog,Simple-Multi-Cycle-Processor,1707,0,2024-03-30 19:36:38+00:00,[],None
895,https://github.com/8307820421/Serial-Peripheral-Interface-Controller-using-AMD-ZYNQ-7000-ARM-Cortex-Processor-ZEDBOARD.git,2024-03-26 16:00:25+00:00,,0,8307820421/Serial-Peripheral-Interface-Controller-using-AMD-ZYNQ-7000-ARM-Cortex-Processor-ZEDBOARD,777846851,Verilog,Serial-Peripheral-Interface-Controller-using-AMD-ZYNQ-7000-ARM-Cortex-Processor-ZEDBOARD,5024,0,2024-03-26 16:29:56+00:00,[],None
896,https://github.com/dsatizabal/simple-fet-inverter.git,2024-03-30 19:12:06+00:00,First analog FET inverter for Analog beta tester course,0,dsatizabal/simple-fet-inverter,779780853,Verilog,simple-fet-inverter,88,0,2024-03-30 19:12:12+00:00,[],https://api.github.com/licenses/apache-2.0
897,https://github.com/mboinapally17/Kogge-Stone-Adder_16bit.git,2024-04-02 00:44:17+00:00,,0,mboinapally17/Kogge-Stone-Adder_16bit,780681602,Verilog,Kogge-Stone-Adder_16bit,4,0,2024-04-02 00:44:46+00:00,[],None
898,https://github.com/cirofabianbermudez/jalapenobytes.git,2024-03-31 18:32:11+00:00,Code for my talks on the Jalapenobytes channel,0,cirofabianbermudez/jalapenobytes,780116965,Verilog,jalapenobytes,442,0,2024-04-01 17:14:38+00:00,[],None
899,https://github.com/Idorenyin21/firsttest.git,2024-04-04 07:58:06+00:00,my design,0,Idorenyin21/firsttest,781876104,Verilog,firsttest,11926,0,2024-04-04 07:58:49+00:00,[],https://api.github.com/licenses/apache-2.0
900,https://github.com/dungmai2808/TVVM_Lab.git,2024-04-04 12:30:38+00:00,,0,dungmai2808/TVVM_Lab,781989629,Verilog,TVVM_Lab,55,0,2024-04-04 12:33:05+00:00,[],None
901,https://github.com/moransean/cse341-project3.git,2024-04-03 03:11:48+00:00,spring 2024,0,moransean/cse341-project3,781254155,Verilog,cse341-project3,3,0,2024-04-03 03:16:44+00:00,[],None
902,https://github.com/wjdwlgjs/Hong_Verilog.git,2024-03-27 06:51:21+00:00,,0,wjdwlgjs/Hong_Verilog,778143673,Verilog,Hong_Verilog,2939,0,2024-03-27 06:59:35+00:00,[],None
903,https://github.com/BogdanNuExista/ALU-Project.git,2024-04-06 14:42:13+00:00,,0,BogdanNuExista/ALU-Project,782961083,Verilog,ALU-Project,4,0,2024-04-06 14:42:42+00:00,[],None
904,https://github.com/divyeshpanchasara/8BitALU-MajorProject.git,2024-04-07 12:35:32+00:00,,0,divyeshpanchasara/8BitALU-MajorProject,783272799,Verilog,8BitALU-MajorProject,4,0,2024-04-07 12:36:48+00:00,[],None
905,https://github.com/ZheChen-Bill/ASoC_catapult.git,2024-04-07 14:51:46+00:00,,0,ZheChen-Bill/ASoC_catapult,783314672,Verilog,ASoC_catapult,38439,0,2024-04-07 14:52:49+00:00,[],None
906,https://github.com/calsokk/tt6_drEEm_tEEm.git,2024-04-07 18:09:32+00:00,,0,calsokk/tt6_drEEm_tEEm,783376100,Verilog,tt6_drEEm_tEEm,47,0,2024-04-07 18:48:04+00:00,[],https://api.github.com/licenses/apache-2.0
907,https://github.com/li-xinlong/ComputerOrganiztionAndDesign.git,2024-03-28 07:47:03+00:00,,0,li-xinlong/ComputerOrganiztionAndDesign,778686740,Verilog,ComputerOrganiztionAndDesign,8,0,2024-03-28 08:00:52+00:00,[],None
908,https://github.com/Akash-Perla/Carry-Disregard-Approximate-Multipliers.git,2024-03-27 19:07:40+00:00,End semester project for VL 731-VLSI Architecture Design course(2024),0,Akash-Perla/Carry-Disregard-Approximate-Multipliers,778458860,Verilog,Carry-Disregard-Approximate-Multipliers,67709,0,2024-03-27 19:20:00+00:00,[],None
909,https://github.com/JakeHamacher/hamacher-csci330-lab15.git,2024-04-08 18:19:54+00:00,,0,JakeHamacher/hamacher-csci330-lab15,783866894,Verilog,hamacher-csci330-lab15,1,0,2024-04-08 18:21:38+00:00,[],None
910,https://github.com/rishabh4749/ARM32.git,2024-04-08 09:56:56+00:00,,0,rishabh4749/ARM32,783649832,Verilog,ARM32,4,0,2024-04-08 10:07:10+00:00,[],None
911,https://github.com/RyuRobin/flappy_bird.git,2024-04-09 00:39:19+00:00,,0,RyuRobin/flappy_bird,783983362,Verilog,flappy_bird,5,0,2024-04-09 02:08:36+00:00,[],None
912,https://github.com/nqtan1810/Single-Cycle-RISC-V-Processor.git,2024-04-09 10:12:36+00:00,,0,nqtan1810/Single-Cycle-RISC-V-Processor,784166655,Verilog,Single-Cycle-RISC-V-Processor,9,0,2024-04-09 10:17:57+00:00,[],None
913,https://github.com/jaybhedawork/UART-Protocol.git,2024-04-09 09:38:09+00:00,,0,jaybhedawork/UART-Protocol,784152789,Verilog,UART-Protocol,30,0,2024-04-09 12:28:19+00:00,[],None
914,https://github.com/Jeric0417/side-project.git,2024-04-09 07:26:10+00:00,,0,Jeric0417/side-project,784099789,Verilog,side-project,6340,0,2024-04-09 14:33:50+00:00,[],None
915,https://github.com/sukanyasmeher/caravel_su_project.git,2024-04-09 23:07:09+00:00,,0,sukanyasmeher/caravel_su_project,784468954,Verilog,caravel_su_project,11926,0,2024-04-09 23:07:57+00:00,[],https://api.github.com/licenses/apache-2.0
916,https://github.com/kathmrc7/NoC_router-.git,2024-04-10 00:19:44+00:00,NoC Router from the thesis: EFFICIENT MICROARCHITECTURE FOR NETWORK-ON-CHIP ROUTERS. Daniel U. Becker AUGUST 2012,0,kathmrc7/NoC_router-,784489003,Verilog,NoC_router-,5499,0,2024-04-10 03:39:16+00:00,[],None
917,https://github.com/lota09/Digital-Logic-Circuit.git,2024-04-03 06:04:04+00:00,,0,lota09/Digital-Logic-Circuit,781303025,Verilog,Digital-Logic-Circuit,19,0,2024-04-03 13:42:13+00:00,[],None
918,https://github.com/Rhushya/7-segment-display-using-iverilog.git,2024-04-10 07:54:00+00:00,"A 7-segment display is an electronic device showcasing numeric digits and some characters by illuminating seven segments. It's widely used in digital clocks, calculators, and meters for its simplicity and readability.",0,Rhushya/7-segment-display-using-iverilog,784616891,Verilog,7-segment-display-using-iverilog,11,0,2024-04-10 07:56:30+00:00,[],None
919,https://github.com/faisalill/rs422.git,2024-04-01 18:15:51+00:00,,0,faisalill/rs422,780557966,Verilog,rs422,786,0,2024-04-07 17:40:19+00:00,[],None
920,https://github.com/PMUGO50/R2_pipeline_FFT_FPGA.git,2024-04-02 04:29:09+00:00,Implement Radix-2 pipeline FFT on FPGA,0,PMUGO50/R2_pipeline_FFT_FPGA,780742335,Verilog,R2_pipeline_FFT_FPGA,404,0,2024-04-02 07:50:58+00:00,[],None
921,https://github.com/ylccrl/share.git,2024-04-07 10:28:39+00:00,,0,ylccrl/share,783238822,Verilog,share,911,0,2024-04-10 13:04:44+00:00,[],None
922,https://github.com/Alex-gitss/ICE2603_lab.git,2024-03-31 11:52:10+00:00,,0,Alex-gitss/ICE2603_lab,779994728,Verilog,ICE2603_lab,24403,0,2024-04-01 02:23:47+00:00,[],None
923,https://github.com/MarizSabry/Pipelined-MIPS.git,2024-04-11 19:42:31+00:00,,0,MarizSabry/Pipelined-MIPS,785388318,Verilog,Pipelined-MIPS,8,0,2024-04-11 19:43:51+00:00,[],None
924,https://github.com/CptCrasher/fpga-bird.git,2024-04-09 03:59:39+00:00,"Re-creation of ""Flappy Bird"" utilising a DE10-Lite FPGA and displaying to VGA",0,CptCrasher/fpga-bird,784036173,Verilog,fpga-bird,8981,0,2024-04-12 01:50:36+00:00,[],None
925,https://github.com/hsmukesh/vlsi-lab-experiment1.git,2024-04-12 05:53:56+00:00,,0,hsmukesh/vlsi-lab-experiment1,785554597,Verilog,vlsi-lab-experiment1,13,0,2024-04-12 06:08:58+00:00,[],None
926,https://github.com/LexTex2/Lab01-ClocksAndTestBenches.git,2024-04-11 22:26:01+00:00,,0,LexTex2/Lab01-ClocksAndTestBenches,785443602,Verilog,Lab01-ClocksAndTestBenches,135,0,2024-04-11 22:26:07+00:00,[],None
927,https://github.com/Germanyy0410/sport-stopwatch.git,2024-04-11 07:36:03+00:00,,0,Germanyy0410/sport-stopwatch,785098510,Verilog,sport-stopwatch,1075,0,2024-04-11 07:37:21+00:00,[],None
928,https://github.com/antonsheva/verilog.git,2024-04-11 07:28:00+00:00,,0,antonsheva/verilog,785095605,Verilog,verilog,9,0,2024-04-11 07:35:46+00:00,[],None
929,https://github.com/maple0705/Chipathon2023.git,2024-03-29 15:33:58+00:00,"IEEE SSCS Open-Source Ecosystem Chipathon 2023,  a member of Team Japan",0,maple0705/Chipathon2023,779332544,Verilog,Chipathon2023,960,0,2024-04-10 15:26:02+00:00,[],None
930,https://github.com/Azonfox/ALTERA.git,2024-04-10 07:47:13+00:00,,0,Azonfox/ALTERA,784614453,Verilog,ALTERA,730,0,2024-04-10 14:56:07+00:00,[],None
931,https://github.com/ChocolateJin/JichuangProject.git,2024-04-10 10:25:58+00:00,,0,ChocolateJin/JichuangProject,784675697,Verilog,JichuangProject,17503,0,2024-04-10 10:28:05+00:00,[],None
932,https://github.com/RavinduRepo/VerilogLabs.git,2024-04-09 13:28:06+00:00,Verilog Labs from university computer architecture course,1,RavinduRepo/VerilogLabs,784246353,Verilog,VerilogLabs,2692,0,2024-04-09 13:51:24+00:00,[],None
933,https://github.com/chaozhang2000/HI-CGRA-Sim.git,2024-04-12 10:19:20+00:00,,0,chaozhang2000/HI-CGRA-Sim,785647818,Verilog,HI-CGRA-Sim,47,0,2024-04-12 10:22:02+00:00,[],None
934,https://github.com/alexpenne1/350FP.git,2024-04-03 19:21:14+00:00,,0,alexpenne1/350FP,781646936,Verilog,350FP,111989,0,2024-04-03 19:27:06+00:00,[],None
935,https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--FIR8.git,2024-03-26 03:43:33+00:00,FIR Filter,0,GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--FIR8,777546797,Verilog,ETRI-0.5u-CMOS-MPW-DK-Example--FIR8,11258,0,2024-03-26 07:36:20+00:00,[],https://api.github.com/licenses/gpl-3.0
936,https://github.com/kido2k3/FLOATING-POINTING_ALU.git,2024-04-12 00:32:46+00:00,,0,kido2k3/FLOATING-POINTING_ALU,785474221,Verilog,FLOATING-POINTING_ALU,144,0,2024-04-12 00:49:32+00:00,[],None
