Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct 22 00:06:22 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gdc_top_timing_summary_routed.rpt -pb gdc_top_timing_summary_routed.pb -rpx gdc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gdc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  154          inf        0.000                      0                  154           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.328ns  (logic 4.525ns (54.337%)  route 3.803ns (45.663%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  u1/state_reg_reg[17]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u1/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.118     1.636    greg/p_0_in[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.760 r  greg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878     2.637    greg/u1/hex_in__13[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.152     2.789 r  greg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.597    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.328 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.328    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.261ns  (logic 4.471ns (54.128%)  route 3.789ns (45.872%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  greg/q_reg[6]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  greg/q_reg[6]/Q
                         net (fo=1, routed)           1.095     1.551    greg/gcd[6]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.675 r  greg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.678     2.353    greg/u1/hex_in__13[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     2.505 r  greg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.016     4.521    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     8.261 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.261    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.277ns (52.545%)  route 3.862ns (47.455%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  u1/state_reg_reg[17]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.118     1.636    greg/p_0_in[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.760 f  greg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.880     2.639    greg/u1/hex_in__13[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     2.763 r  greg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.628    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.139 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.139    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 4.301ns (53.082%)  route 3.802ns (46.918%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  u1/state_reg_reg[17]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u1/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.118     1.636    greg/p_0_in[1]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     1.760 r  greg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878     2.637    greg/u1/hex_in__13[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.761 r  greg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.568    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.103 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.103    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.454ns (56.337%)  route 3.452ns (43.663%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  greg/q_reg[6]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  greg/q_reg[6]/Q
                         net (fo=1, routed)           1.095     1.551    greg/gcd[6]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.675 r  greg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.354    greg/u1/hex_in__13[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     2.506 r  greg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.184    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     7.906 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.906    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.240ns (54.213%)  route 3.581ns (45.787%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  greg/q_reg[6]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  greg/q_reg[6]/Q
                         net (fo=1, routed)           1.095     1.551    greg/gcd[6]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.675 r  greg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.354    greg/u1/hex_in__13[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124     2.478 r  greg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.285    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.820 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.820    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 greg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.208ns (55.003%)  route 3.443ns (44.997%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  greg/q_reg[6]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  greg/q_reg[6]/Q
                         net (fo=1, routed)           1.095     1.551    greg/gcd[6]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.675 f  greg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.678     2.353    greg/u1/hex_in__13[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.124     2.477 r  greg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.147    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.651 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.651    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.381ns (60.037%)  route 2.916ns (39.963%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  u1/state_reg_reg[17]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.059     1.577    u1/p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.729 r  u1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.586    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.297 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.297    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/state_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 4.393ns (63.210%)  route 2.557ns (36.790%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  u1/state_reg_reg[16]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u1/state_reg_reg[16]/Q
                         net (fo=9, routed)           0.883     1.401    u1/p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     1.551 r  u1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.225    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     6.950 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.950    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/state_reg_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 4.152ns (60.376%)  route 2.725ns (39.624%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  u1/state_reg_reg[17]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u1/state_reg_reg[17]/Q
                         net (fo=9, routed)           1.059     1.577    u1/p_0_in[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  u1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.367    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.877 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.877    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            greg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.539%)  route 0.138ns (49.461%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  xreg/q_reg[2]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xreg/q_reg[2]/Q
                         net (fo=7, routed)           0.138     0.279    greg/Q[2]
    SLICE_X64Y19         FDCE                                         r  greg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            greg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.326%)  route 0.139ns (49.674%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  xreg/q_reg[3]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xreg/q_reg[3]/Q
                         net (fo=7, routed)           0.139     0.280    greg/Q[3]
    SLICE_X64Y20         FDCE                                         r  greg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            greg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.095%)  route 0.146ns (50.905%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  xreg/q_reg[0]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xreg/q_reg[0]/Q
                         net (fo=7, routed)           0.146     0.287    greg/Q[0]
    SLICE_X65Y20         FDCE                                         r  greg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            greg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.392%)  route 0.150ns (51.608%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  xreg/q_reg[5]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xreg/q_reg[5]/Q
                         net (fo=7, routed)           0.150     0.291    greg/Q[5]
    SLICE_X64Y20         FDCE                                         r  greg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            greg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.307%)  route 0.151ns (51.693%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  xreg/q_reg[4]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xreg/q_reg[4]/Q
                         net (fo=7, routed)           0.151     0.292    greg/Q[4]
    SLICE_X64Y20         FDCE                                         r  greg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE                         0.000     0.000 r  u2/state_reg_reg[2]/C
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u2/state_reg_reg[2]/Q
                         net (fo=5, routed)           0.077     0.205    u2/state_reg_reg[2]_0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.099     0.304 r  u2/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    u2/state_reg[0]_i_1_n_0
    SLICE_X44Y17         FDCE                                         r  u2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            greg/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.176%)  route 0.201ns (58.824%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  xreg/q_reg[7]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  xreg/q_reg[7]/Q
                         net (fo=6, routed)           0.201     0.342    greg/Q[7]
    SLICE_X64Y20         FDCE                                         r  greg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_u/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c_u/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  c_u/FSM_sequential_state_reg_reg[1]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c_u/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=37, routed)          0.179     0.320    c_u/state_reg[1]
    SLICE_X63Y20         LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  c_u/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    c_u/state_next[1]
    SLICE_X63Y20         FDCE                                         r  c_u/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/q_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/q_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE                         0.000     0.000 r  u2/q_reg_reg[15]/C
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/q_reg_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    u2/q_reg_reg[15]
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  u2/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    u2/q_reg_reg[12]_i_1_n_4
    SLICE_X45Y18         FDRE                                         r  u2/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE                         0.000     0.000 r  u2/q_reg_reg[3]/C
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    u2/q_reg_reg[3]
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  u2/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    u2/q_reg_reg[0]_i_1_n_4
    SLICE_X45Y15         FDRE                                         r  u2/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





