Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct 21 14:58:08 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/lab3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (127)
6. checking no_output_delay (163)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (163)
---------------------------------
 There are 163 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                  261        0.146        0.000                      0                  261        1.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.308        0.000                      0                  261        0.146        0.000                      0                  261        1.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.145ns (32.199%)  route 2.411ns (67.801%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      f  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 f  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.481     4.713    genblk1.readptr[5]_i_3_n_0
                                                                      f  genblk1.dreadptr[5]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.837 r  genblk1.dreadptr[5]_i_4/O
                         net (fo=3, unplaced)         0.467     5.304    genblk1.dreadptr[5]_i_4_n_0
                                                                      r  genblk1.dreadptr[2]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.428 r  genblk1.dreadptr[2]_i_2/O
                         net (fo=2, unplaced)         0.460     5.888    genblk1.dreadptr[2]_i_2_n_0
                                                                      r  genblk1.dreadptr[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.012 r  genblk1.dreadptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.012    genblk1.dreadptr[0]
                         FDCE                                         r  genblk1.dreadptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.dreadptr_reg[0]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    genblk1.dreadptr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.137ns (32.046%)  route 2.411ns (67.954%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      f  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 f  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.481     4.713    genblk1.readptr[5]_i_3_n_0
                                                                      f  genblk1.dreadptr[5]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.837 r  genblk1.dreadptr[5]_i_4/O
                         net (fo=3, unplaced)         0.467     5.304    genblk1.dreadptr[5]_i_4_n_0
                                                                      r  genblk1.dreadptr[2]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.428 r  genblk1.dreadptr[2]_i_2/O
                         net (fo=2, unplaced)         0.460     5.888    genblk1.dreadptr[2]_i_2_n_0
                                                                      r  genblk1.dreadptr[2]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.116     6.004 r  genblk1.dreadptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.004    genblk1.dreadptr[2]
                         FDCE                                         r  genblk1.dreadptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.dreadptr_reg[2]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    genblk1.dreadptr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.last_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.985ns (58.007%)  route 1.437ns (41.993%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.976     3.910    genblk1.cnt_reg[4]
                                                                      r  genblk1.last_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  genblk1.last_i_14/O
                         net (fo=1, unplaced)         0.000     4.205    genblk1.last_i_14_n_0
                                                                      r  genblk1.last_reg_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.738 r  genblk1.last_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.747    genblk1.last_reg_i_7_n_0
                                                                      r  genblk1.last_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.864 r  genblk1.last_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.864    genblk1.last_reg_i_3_n_0
                                                                      r  genblk1.last_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.116 r  genblk1.last_reg_i_2/CO[2]
                         net (fo=1, unplaced)         0.452     5.568    genblk1.last0
                                                                      r  genblk1.last_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.310     5.878 r  genblk1.last_i_1/O
                         net (fo=1, unplaced)         0.000     5.878    genblk1.last_i_1_n_0
                         FDCE                                         r  genblk1.last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.last_reg/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.044     6.320    genblk1.last_reg
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 genblk1.Done_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 2.345ns (74.021%)  route 0.823ns (25.979%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.Done_reg/Q
                         net (fo=34, unplaced)        0.814     3.748    genblk1.Done
                                                                      r  genblk1.result[3]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 r  genblk1.result[3]_i_4/O
                         net (fo=1, unplaced)         0.000     4.043    genblk1.result[3]_i_4_n_0
                                                                      r  genblk1.result_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.576 r  genblk1.result_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.585    genblk1.result_reg[3]_i_1_n_0
                                                                      r  genblk1.result_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.702 r  genblk1.result_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.702    genblk1.result_reg[7]_i_1_n_0
                                                                      r  genblk1.result_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.819 r  genblk1.result_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.819    genblk1.result_reg[11]_i_1_n_0
                                                                      r  genblk1.result_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.936 r  genblk1.result_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.936    genblk1.result_reg[15]_i_1_n_0
                                                                      r  genblk1.result_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.053 r  genblk1.result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.053    genblk1.result_reg[19]_i_1_n_0
                                                                      r  genblk1.result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.170 r  genblk1.result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.170    genblk1.result_reg[23]_i_1_n_0
                                                                      r  genblk1.result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.287 r  genblk1.result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.287    genblk1.result_reg[27]_i_1_n_0
                                                                      r  genblk1.result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.624 r  genblk1.result_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     5.624    genblk1.result[29]
                         FDCE                                         r  genblk1.result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[29]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.076     6.352    genblk1.result_reg[29]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 genblk1.Done_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 2.339ns (73.972%)  route 0.823ns (26.028%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.Done_reg/Q
                         net (fo=34, unplaced)        0.814     3.748    genblk1.Done
                                                                      r  genblk1.result[3]_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.043 r  genblk1.result[3]_i_4/O
                         net (fo=1, unplaced)         0.000     4.043    genblk1.result[3]_i_4_n_0
                                                                      r  genblk1.result_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.576 r  genblk1.result_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.585    genblk1.result_reg[3]_i_1_n_0
                                                                      r  genblk1.result_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.702 r  genblk1.result_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.702    genblk1.result_reg[7]_i_1_n_0
                                                                      r  genblk1.result_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.819 r  genblk1.result_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.819    genblk1.result_reg[11]_i_1_n_0
                                                                      r  genblk1.result_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.936 r  genblk1.result_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.936    genblk1.result_reg[15]_i_1_n_0
                                                                      r  genblk1.result_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.053 r  genblk1.result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.053    genblk1.result_reg[19]_i_1_n_0
                                                                      r  genblk1.result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.170 r  genblk1.result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.170    genblk1.result_reg[23]_i_1_n_0
                                                                      r  genblk1.result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.287 r  genblk1.result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.287    genblk1.result_reg[27]_i_1_n_0
                                                                      r  genblk1.result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.618 r  genblk1.result_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     5.618    genblk1.result[31]
                         FDCE                                         r  genblk1.result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[31]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_D)        0.076     6.352    genblk1.result_reg[31]
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.897ns (31.408%)  route 1.959ns (68.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      r  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.451     4.683    genblk1.readptr[5]_i_3_n_0
                                                                      r  genblk1.dreadptr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  genblk1.dreadptr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.312    genblk1.dreadptr[5]_i_1_n_0
                         FDCE                                         r  genblk1.dreadptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.dreadptr_reg[0]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.074    genblk1.dreadptr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.897ns (31.408%)  route 1.959ns (68.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      r  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.451     4.683    genblk1.readptr[5]_i_3_n_0
                                                                      r  genblk1.dreadptr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  genblk1.dreadptr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.312    genblk1.dreadptr[5]_i_1_n_0
                         FDPE                                         r  genblk1.dreadptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.dreadptr_reg[1]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDPE (Setup_fdpe_C_CE)      -0.202     6.074    genblk1.dreadptr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.897ns (31.408%)  route 1.959ns (68.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      r  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.451     4.683    genblk1.readptr[5]_i_3_n_0
                                                                      r  genblk1.dreadptr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  genblk1.dreadptr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.312    genblk1.dreadptr[5]_i_1_n_0
                         FDCE                                         r  genblk1.dreadptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.dreadptr_reg[2]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.074    genblk1.dreadptr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.897ns (31.408%)  route 1.959ns (68.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      r  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.451     4.683    genblk1.readptr[5]_i_3_n_0
                                                                      r  genblk1.dreadptr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  genblk1.dreadptr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.312    genblk1.dreadptr[5]_i_1_n_0
                         FDPE                                         r  genblk1.dreadptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.dreadptr_reg[3]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDPE (Setup_fdpe_C_CE)      -0.202     6.074    genblk1.dreadptr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.dreadptr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.897ns (31.408%)  route 1.959ns (68.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         1.003     3.937    genblk1.readptr_reg_n_0_[0]
                                                                      r  genblk1.readptr[5]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  genblk1.readptr[5]_i_3/O
                         net (fo=6, unplaced)         0.451     4.683    genblk1.readptr[5]_i_3_n_0
                                                                      r  genblk1.dreadptr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.807 r  genblk1.dreadptr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.312    genblk1.dreadptr[5]_i_1_n_0
                         FDCE                                         r  genblk1.dreadptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.dreadptr_reg[4]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     6.074    genblk1.dreadptr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 genblk1.awriting_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.awriting_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awriting_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.awriting_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.awriting
                                                                      r  genblk1.awriting_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  genblk1.awriting_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    genblk1.awriting_i_1_n_0
                         FDCE                                         r  genblk1.awriting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awriting_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.awriting_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.readptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.readptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.readptr_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.readptr_reg_n_0_[3]
                                                                      r  genblk1.readptr[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  genblk1.readptr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    genblk1.readptr[3]_i_1_n_0
                         FDCE                                         r  genblk1.readptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.readptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.readptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.readptr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.readptr_reg[4]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.readptr_reg_n_0_[4]
                                                                      r  genblk1.readptr[5]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  genblk1.readptr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    genblk1.readptr[5]_i_2_n_0
                         FDCE                                         r  genblk1.readptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.readptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.readptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    genblk1.readptr_reg_n_0_[0]
                                                                      f  genblk1.readptr[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  genblk1.readptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    genblk1.readptr[0]_i_1_n_0
                         FDCE                                         r  genblk1.readptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.readptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 genblk1.readptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.readptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.readptr_reg[0]/Q
                         net (fo=8, unplaced)         0.147     0.972    genblk1.readptr_reg_n_0_[0]
                                                                      r  genblk1.readptr[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  genblk1.readptr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    genblk1.readptr[1]_i_1_n_0
                         FDCE                                         r  genblk1.readptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.readptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 genblk1.readptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.readptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.readptr_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    genblk1.readptr_reg_n_0_[1]
                                                                      r  genblk1.readptr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.070 r  genblk1.readptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    genblk1.readptr[2]_i_1_n_0
                         FDCE                                         r  genblk1.readptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.readptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.rr_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    rvalid_OBUF
                                                                      r  genblk1.rr_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  genblk1.rr_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    genblk1.rr_i_1_n_0
                         FDCE                                         r  genblk1.rr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.rr_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 genblk1.awriting_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.writing_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.awriting_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.awriting_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.awriting
                                                                      f  genblk1.writing_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.070 r  genblk1.writing_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    genblk1.writing_i_1_n_0
                         FDCE                                         r  genblk1.writing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.writing_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.writing_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 genblk1.backp_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.WaitRD_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.backp_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.backp_reg/Q
                         net (fo=10, unplaced)        0.149     0.974    genblk1.backp_reg_n_0
                                                                      f  genblk1.WaitRD_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.072 r  genblk1.WaitRD_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    p_0_in13_out
                         FDCE                                         r  genblk1.WaitRD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.WaitRD_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.WaitRD_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 genblk1.readptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.readptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.readptr_reg[1]/Q
                         net (fo=8, unplaced)         0.147     0.972    genblk1.readptr_reg_n_0_[1]
                                                                      r  genblk1.readptr[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.073 r  genblk1.readptr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    genblk1.readptr[4]_i_1_n_0
                         FDCE                                         r  genblk1.readptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.readptr_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.readptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.Done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.WaitRD_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.awriting_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.backp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000                genblk1.cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.Done_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.Done_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.WaitRD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.WaitRD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.awriting_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.awriting_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.backp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.backp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.Done_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.Done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.WaitRD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.WaitRD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.awriting_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.awriting_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.backp_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.backp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500                genblk1.cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500                genblk1.cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 4.820ns (65.727%)  route 2.513ns (34.273%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_10/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_10_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.905     3.598    tap_A1[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301     3.899 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.699    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.334 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.334    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.094ns (55.835%)  route 3.238ns (44.165%))
  Logic Levels:           6  (IBUF=1 LUT4=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.468 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.945    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.061 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.713     3.774    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.698    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.333 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.333    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.094ns (55.835%)  route 3.238ns (44.165%))
  Logic Levels:           6  (IBUF=1 LUT4=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.468 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.945    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.061 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.713     3.774    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.698    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.333 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.333    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[8]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.094ns (55.835%)  route 3.238ns (44.165%))
  Logic Levels:           6  (IBUF=1 LUT4=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[8] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[8]
                                                                      r  awaddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[8]
                                                                      r  tap_EN_OBUF_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_EN_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    tap_EN_OBUF_inst_i_3_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.468 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.945    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.061 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.713     3.774    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.898 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.698    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.333 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.333    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.102ns (57.440%)  route 3.039ns (42.560%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     2.939    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.063 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.583    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.707 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.507    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.142 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.142    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.102ns (57.440%)  route 3.039ns (42.560%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     2.939    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.063 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.583    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.707 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.507    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.142 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.142    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.102ns (57.440%)  route 3.039ns (42.560%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     2.939    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.063 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.583    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.707 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.507    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.142 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.142    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.102ns (57.440%)  route 3.039ns (42.560%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     2.939    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.063 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.583    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.707 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.507    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.142 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.142    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.102ns (57.440%)  route 3.039ns (42.560%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     2.939    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.063 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.583    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.707 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.507    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.142 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.142    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.102ns (57.440%)  route 3.039ns (42.560%))
  Logic Levels:           6  (IBUF=1 LUT4=3 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[8]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=2, unplaced)         0.460     2.355    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.479 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     2.939    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.063 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.583    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.707 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.507    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.142 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.142    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=32, unplaced)        0.337     0.538    tap_Do_IBUF[15]
                                                                      r  rdata_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=26, unplaced)        0.337     0.538    tap_Do_IBUF[18]
                                                                      r  rdata_OBUF[18]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[20]
                            (input port)
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[20] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[20]
                                                                      r  tap_Do_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[20]_inst/O
                         net (fo=24, unplaced)        0.337     0.538    tap_Do_IBUF[20]
                                                                      r  rdata_OBUF[20]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[21]
                            (input port)
  Destination:            rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[21] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[21]
                                                                      r  tap_Do_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[21]_inst/O
                         net (fo=20, unplaced)        0.337     0.538    tap_Do_IBUF[21]
                                                                      r  rdata_OBUF[21]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[21]
                                                                      r  rdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[21]
                                                                      r  rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[24]
                            (input port)
  Destination:            rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[24] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[24]
                                                                      r  tap_Do_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[24]_inst/O
                         net (fo=14, unplaced)        0.337     0.538    tap_Do_IBUF[24]
                                                                      r  rdata_OBUF[24]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[24]
                                                                      r  rdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[24]
                                                                      r  rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[3]
                            (input port)
  Destination:            rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[3] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[3]
                                                                      r  tap_Do_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[3]_inst/O
                         net (fo=56, unplaced)        0.337     0.538    tap_Do_IBUF[3]
                                                                      r  rdata_OBUF[3]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[3]
                                                                      r  rdata_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[3]
                                                                      r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[4]
                            (input port)
  Destination:            rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[4] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[4]
                                                                      r  tap_Do_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[4]_inst/O
                         net (fo=55, unplaced)        0.337     0.538    tap_Do_IBUF[4]
                                                                      r  rdata_OBUF[4]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[4]
                                                                      r  rdata_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[4]
                                                                      r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[5]
                            (input port)
  Destination:            rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[5] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[5]
                                                                      r  tap_Do_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[5]_inst/O
                         net (fo=54, unplaced)        0.337     0.538    tap_Do_IBUF[5]
                                                                      r  rdata_OBUF[5]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[5]
                                                                      r  rdata_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[5]
                                                                      r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[6]
                            (input port)
  Destination:            rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[6] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[6]
                                                                      r  tap_Do_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[6]_inst/O
                         net (fo=50, unplaced)        0.337     0.538    tap_Do_IBUF[6]
                                                                      r  rdata_OBUF[6]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.044     0.582 r  rdata_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    rdata_OBUF[6]
                                                                      r  rdata_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.070    rdata[6]
                                                                      r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[19]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[19]
                                                                      r  rdata_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[19]
                                                                      r  rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[22]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[23]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[23]
                                                                      r  rdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[23]
                                                                      r  rdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.655ns (59.167%)  route 2.523ns (40.833%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.773     3.707    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.002 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.430     4.432    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.556 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     5.076    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  rdata_OBUF[25]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     5.200 r  rdata_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.000    rdata_OBUF[25]
                                                                      r  rdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.635 r  rdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.635    rdata[25]
                                                                      r  rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rr_reg/Q
                         net (fo=6, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[12]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[13]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[14]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[15]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[16]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.result_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.result_reg[17]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           371 Endpoints
Min Delay           371 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.271ns  (logic 5.230ns (50.915%)  route 5.042ns (49.085%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.505 r  genblk1.temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000     9.505    genblk1.temp[24]_i_2_n_0
                                                                      r  genblk1.temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     9.934 r  genblk1.temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.934    genblk1.temp_reg[24]_i_1_n_0
                                                                      r  genblk1.temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.271 r  genblk1.temp_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.271    genblk1.temp_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.temp_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.265ns  (logic 5.224ns (50.886%)  route 5.042ns (49.114%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.505 r  genblk1.temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000     9.505    genblk1.temp[24]_i_2_n_0
                                                                      r  genblk1.temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     9.934 r  genblk1.temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.934    genblk1.temp_reg[24]_i_1_n_0
                                                                      r  genblk1.temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.265 r  genblk1.temp_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.265    genblk1.temp_reg[28]_i_1_n_4
                         FDCE                                         r  genblk1.temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.temp_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.223ns  (logic 5.182ns (50.685%)  route 5.042ns (49.315%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.result[27]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.307     9.510 r  genblk1.result[27]_i_2/O
                         net (fo=1, unplaced)         0.000     9.510    genblk1.result[27]_i_2_n_0
                                                                      r  genblk1.result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.886 r  genblk1.result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.886    genblk1.result_reg[27]_i_1_n_0
                                                                      r  genblk1.result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.223 r  genblk1.result_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    10.223    genblk1.result[29]
                         FDCE                                         r  genblk1.result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.217ns  (logic 5.176ns (50.656%)  route 5.042ns (49.344%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.result[27]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.307     9.510 r  genblk1.result[27]_i_2/O
                         net (fo=1, unplaced)         0.000     9.510    genblk1.result[27]_i_2_n_0
                                                                      r  genblk1.result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.886 r  genblk1.result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.886    genblk1.result_reg[27]_i_1_n_0
                                                                      r  genblk1.result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.217 r  genblk1.result_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    10.217    genblk1.result[31]
                         FDCE                                         r  genblk1.result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.190ns  (logic 5.149ns (50.525%)  route 5.042ns (49.475%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.505 r  genblk1.temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000     9.505    genblk1.temp[24]_i_2_n_0
                                                                      r  genblk1.temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     9.934 r  genblk1.temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.934    genblk1.temp_reg[24]_i_1_n_0
                                                                      r  genblk1.temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.190 r  genblk1.temp_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.190    genblk1.temp_reg[28]_i_1_n_5
                         FDCE                                         r  genblk1.temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.temp_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.166ns  (logic 5.125ns (50.408%)  route 5.042ns (49.592%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.temp[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.505 r  genblk1.temp[24]_i_2/O
                         net (fo=1, unplaced)         0.000     9.505    genblk1.temp[24]_i_2_n_0
                                                                      r  genblk1.temp_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     9.934 r  genblk1.temp_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.934    genblk1.temp_reg[24]_i_1_n_0
                                                                      r  genblk1.temp_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.166 r  genblk1.temp_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.166    genblk1.temp_reg[28]_i_1_n_7
                         FDCE                                         r  genblk1.temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.temp_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.142ns  (logic 5.101ns (50.291%)  route 5.042ns (49.709%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.result[27]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.307     9.510 r  genblk1.result[27]_i_2/O
                         net (fo=1, unplaced)         0.000     9.510    genblk1.result[27]_i_2_n_0
                                                                      r  genblk1.result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.886 r  genblk1.result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.886    genblk1.result_reg[27]_i_1_n_0
                                                                      r  genblk1.result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.142 r  genblk1.result_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    10.142    genblk1.result[30]
                         FDCE                                         r  genblk1.result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.118ns  (logic 5.077ns (50.173%)  route 5.042ns (49.827%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.567 r  genblk1.result_reg[27]_i_6/O[3]
                         net (fo=3, unplaced)         0.636     9.203    B[27]
                                                                      r  genblk1.result[27]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.307     9.510 r  genblk1.result[27]_i_2/O
                         net (fo=1, unplaced)         0.000     9.510    genblk1.result[27]_i_2_n_0
                                                                      r  genblk1.result_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.886 r  genblk1.result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.886    genblk1.result_reg[27]_i_1_n_0
                                                                      r  genblk1.result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.118 r  genblk1.result_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    10.118    genblk1.result[28]
                         FDCE                                         r  genblk1.result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.858ns  (logic 5.123ns (51.963%)  route 4.736ns (48.037%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.573 r  genblk1.result_reg[27]_i_6/O[1]
                         net (fo=3, unplaced)         0.330     8.903    B[25]
                                                                      r  genblk1.temp[24]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.299     9.202 r  genblk1.temp[24]_i_4/O
                         net (fo=1, unplaced)         0.000     9.202    genblk1.temp[24]_i_4_n_0
                                                                      r  genblk1.temp_reg[24]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.656     9.858 r  genblk1.temp_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.858    genblk1.temp_reg[24]_i_1_n_4
                         FDCE                                         r  genblk1.temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.temp_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.852ns  (logic 5.117ns (51.933%)  route 4.736ns (48.067%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=43, unplaced)        0.800     1.771    tap_Do_IBUF[10]
                                                                      r  genblk1.result[19]_i_65/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  genblk1.result[19]_i_65/O
                         net (fo=2, unplaced)         0.460     2.355    genblk1.result[19]_i_65_n_0
                                                                      r  genblk1.result[19]_i_68/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.479 r  genblk1.result[19]_i_68/O
                         net (fo=1, unplaced)         0.000     2.479    genblk1.result[19]_i_68_n_0
                                                                      r  genblk1.result_reg[19]_i_55/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.855 r  genblk1.result_reg[19]_i_55/CO[3]
                         net (fo=1, unplaced)         0.009     2.864    genblk1.result_reg[19]_i_55_n_0
                                                                      r  genblk1.result_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.120 r  genblk1.result_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     4.043    genblk1.result_reg[23]_i_47_n_5
                                                                      r  genblk1.result[23]_i_32/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     4.344 r  genblk1.result[23]_i_32/O
                         net (fo=1, unplaced)         0.639     4.983    genblk1.result[23]_i_32_n_0
                                                                      r  genblk1.result_reg[23]_i_17/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.503 r  genblk1.result_reg[23]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.503    genblk1.result_reg[23]_i_17_n_0
                                                                      r  genblk1.result_reg[27]_i_20/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.834 r  genblk1.result_reg[27]_i_20/O[3]
                         net (fo=4, unplaced)         0.642     6.476    genblk1.result_reg[27]_i_20_n_4
                                                                      r  genblk1.result[23]_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     6.783 r  genblk1.result[23]_i_15/O
                         net (fo=2, unplaced)         0.460     7.243    genblk1.result[23]_i_15_n_0
                                                                      r  genblk1.result[23]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  genblk1.result[23]_i_7/O
                         net (fo=1, unplaced)         0.473     7.840    genblk1.result[23]_i_7_n_0
                                                                      r  genblk1.result_reg[23]_i_6/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.236 r  genblk1.result_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.236    genblk1.result_reg[23]_i_6_n_0
                                                                      r  genblk1.result_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.573 r  genblk1.result_reg[27]_i_6/O[1]
                         net (fo=3, unplaced)         0.330     8.903    B[25]
                                                                      r  genblk1.result[27]_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.306     9.209 r  genblk1.result[27]_i_4/O
                         net (fo=1, unplaced)         0.000     9.209    genblk1.result[27]_i_4_n_0
                                                                      r  genblk1.result_reg[27]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.852 r  genblk1.result_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.852    genblk1.result[27]
                         FDCE                                         r  genblk1.result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.result_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            genblk1.datalength_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[0]
                         FDCE                                         r  genblk1.datalength_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            genblk1.datalength_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[10]
                         FDCE                                         r  genblk1.datalength_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            genblk1.datalength_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[11]
                         FDCE                                         r  genblk1.datalength_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            genblk1.datalength_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[12]
                         FDCE                                         r  genblk1.datalength_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            genblk1.datalength_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[13]
                         FDCE                                         r  genblk1.datalength_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            genblk1.datalength_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[14]
                         FDCE                                         r  genblk1.datalength_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            genblk1.datalength_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[15]
                         FDCE                                         r  genblk1.datalength_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            genblk1.datalength_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[16]
                         FDCE                                         r  genblk1.datalength_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            genblk1.datalength_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[17]
                         FDCE                                         r  genblk1.datalength_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            genblk1.datalength_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[18]
                         FDCE                                         r  genblk1.datalength_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=153, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.datalength_reg[18]/C





