{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-296,-114",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_UART2_RXD -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_UART2_TXD -pg 1 -lvl 6 -x 1650 -y 560 -defaultsOSRD
preplace port port-id_GPIO_PB2 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace portBus GPIO_SW -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 6 -x 1650 -y 280 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 220 -defaultsOSRD -pinDir CLK_IN1_D left -pinY CLK_IN1_D 0L -pinDir CLK_IN1_D.clk_in1_n left -pinY CLK_IN1_D.clk_in1_n 20L -pinDir CLK_IN1_D.clk_in1_p left -pinY CLK_IN1_D.clk_in1_p 40L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 470 -y 160 -swap {3 0 1 2 4 6 7 8 5 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 220R
preplace inst uart_axi_iface -pg 1 -lvl 3 -x 840 -y 220 -swap {4 1 2 3 8 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29} -defaultsOSRD -pinDir UART_TX_FIFO right -pinY UART_TX_FIFO 140R -pinDir UART_RX_FIFO right -pinY UART_RX_FIFO 160R -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 0L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 160L
preplace inst fifo_to_uart_0 -pg 1 -lvl 4 -x 1180 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 31 29 28 30} -defaultsOSRD -pinDir UART_TX_FIFO left -pinY UART_TX_FIFO 0L -pinDir UART_RX_FIFO left -pinY UART_RX_FIFO 20L -pinDir M_AXI right -pinY M_AXI 140R -pinDir BUTTON left -pinY BUTTON 160L -pinDir UART_INT right -pinY UART_INT 160R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 40L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 100L
preplace inst button -pg 1 -lvl 3 -x 840 -y 520 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst axi_uart -pg 1 -lvl 5 -x 1490 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 23 21} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 20R -pinDir UART.rx right -pinY UART.rx 40R -pinDir UART.tx right -pinY UART.tx 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt left -pinY interrupt 20L
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1180 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 60} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 140L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 180R -pinDir aclk left -pinY aclk 180L -pinDir aresetn left -pinY aresetn 160L
preplace inst axi_gpio_inputs -pg 1 -lvl 5 -x 1490 -y 80 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO left -pinY GPIO 20L -pinDir GPIO.gpio_io_i left -pinY GPIO.gpio_io_i 40L -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L
preplace inst axi_gpio_outputs -pg 1 -lvl 5 -x 1490 -y 260 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace netloc clk_in1_n_0_1 1 0 1 NJ 240
preplace netloc clk_in1_p_0_1 1 0 1 NJ 260
preplace netloc system_clock_clk_100mhz 1 1 4 280 100 650 440 1030 580 1330
preplace netloc ext_reset_in_0_1 1 0 2 NJ 160 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 670 460 1010 600 1350
preplace netloc button_0_Q 1 3 1 N 520
preplace netloc axi_uartlite_0_interrupt 1 4 1 N 520
preplace netloc rx_0_1 1 0 6 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 1630
preplace netloc axi_uart_tx 1 5 1 NJ 560
preplace netloc system_reset_interconnect_aresetn 1 2 2 N 160 1030J
preplace netloc gpio_io_i_0_1 1 0 5 NJ 20 NJ 20 NJ 20 NJ 20 1330J
preplace netloc axi_gpio_0_gpio_io_o 1 5 1 NJ 280
preplace netloc PIN_0_1 1 0 3 NJ 540 NJ 540 NJ
preplace netloc uart_axi_iface_UART_TX_FIFO 1 3 1 N 360
preplace netloc uart_axi_iface_UART_RX_FIFO 1 3 1 N 380
preplace netloc fifo_to_uart_0_M_AXI 1 4 1 N 500
preplace netloc uart_axi_iface_M_AXI 1 3 1 N 220
preplace netloc smartconnect_0_M00_AXI 1 4 1 N 80
preplace netloc smartconnect_0_M01_AXI 1 4 1 N 260
levelinfo -pg 1 0 150 470 840 1180 1490 1650
pagesize -pg 1 -db -bbox -sgen -150 0 1810 640
",
   "No Loops_ScaleFactor":"0.659498",
   "No Loops_TopLeft":"-150,-100",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 150 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace netloc clk_in1_n_0_1 1 0 1 NJ 80
preplace netloc clk_in1_p_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 1 280 80n
preplace netloc ext_reset_in_0_1 1 0 2 NJ 160 NJ
levelinfo -pg 1 0 150 470 660
pagesize -pg 1 -db -bbox -sgen -140 0 660 280
"
}
{
   "da_board_cnt":"3",
   "da_clkrst_cnt":"4"
}
