{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Component: histogram"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"histogram.B1.start"
          , "data":
          ["Yes", ">=1", "0"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 is the default for component invocation loop"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"histogram.B2"
              , "data":
              ["Yes", "~98", "3"]
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"23"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"24"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"25"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"32.00 clock cycles Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"23"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"32.00 clock cycles Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"25"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"31.00 clock cycles Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"26"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"1.78 clock cycle 32-bit Integer Add Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"23"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"24"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"25"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                          , "line":"26"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual : Loops in Components"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
