INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samyt/DG_Reversible_half_adder/DG_Reversible_half_adder.srcs/sim_1/new/Reversible_half_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reversible_halfaddertb'
