// Seed: 3716579648
module module_0 (
    id_1
);
  input logic [7:0] id_1;
  id_2 :
  assert property (@(id_1 or posedge 1) -1)
  else;
endmodule
module module_1 #(
    parameter id_2 = 32'd34
) (
    input uwire id_0,
    input supply1 id_1,
    input wire _id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8
    , id_10
);
  assign id_10 = id_10[id_2 : 1];
  module_0 modCall_1 (id_10);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 : -1] id_8;
  assign id_2 = $signed(87);
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd15
) (
    output supply0 id_0,
    output tri1 _id_1
);
  logic [1 : id_1] id_3;
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
