// Seed: 3538852495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    inout tri1 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wand id_8
);
  wire id_10;
  assign id_6 = 1;
  assign id_8 = 1 ? id_5 - id_10 : id_3;
  assign id_1 = id_4;
  wire id_11;
  assign id_11 = ~(1'b0);
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11
  );
endmodule
