m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Downloads/Topic_Project2/Risc_v/GTK_WAVE/RV32i-multicycle-with-SPI-interface-main
vdata_mem_top
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1736349533
!i10b 1
!s100 Vh^;n<Kk]PjBZ_0^=M4AS1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IAh^jkc?h=bW<;W9kLLQ]^3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/Downloads/Topic_Project2/Risc_v/RV64IMAC
Z5 w1736348628
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/data_mem_top.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/data_mem_top.sv
!i122 86
L0 1 57
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1736349533.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/data_mem_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/data_mem_top.sv|
!i113 1
Z8 o-work work -sv
Z9 tCvgOpt 0
vmain_mem
R0
Z10 !s110 1736349534
!i10b 1
!s100 UnkoJ2_2@=><Wo[gBLGn83
R2
I]XMOPPL8zUX38fMZ`<YeL3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/main_mem.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/main_mem.sv
!i122 87
L0 3 138
R6
r1
!s85 0
31
Z11 !s108 1736349534.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/main_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/main_mem.sv|
!i113 1
R8
R9
vmem_shifter
R0
R10
!i10b 1
!s100 ZNh<VA<aK2zVzIM:Z?R3X3
R2
IWE_BoY[2fRl0:LX1@Rc^A0
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_shifter.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_shifter.sv
!i122 88
Z12 L0 1 47
R6
r1
!s85 0
31
R11
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_shifter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_shifter.sv|
!i113 1
R8
R9
vmem_translator
R0
R10
!i10b 1
!s100 LhMJcjoSJ^_LRZAmEa^KX0
R2
Ie_94;h9amJGQU?6mY2Pnm3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_translator.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_translator.sv
!i122 89
L0 3 113
R6
r1
!s85 0
31
R11
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_translator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/mem_translator.sv|
!i113 1
R8
R9
vriscv_core_64bit_adder
R0
R10
!i10b 1
!s100 ]_X2n6>THViEgEZV]O]ZJ3
R2
IHm:^5<UYLzdlbAP04<oMA3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_64bit_adder.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_64bit_adder.sv
!i122 90
L0 15 12
R6
r1
!s85 0
31
R11
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_64bit_adder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_64bit_adder.sv|
!i113 1
R8
R9
vriscv_core_alu
R0
R10
!i10b 1
!s100 6aBz]FZfeG1V6KaW:INAX3
R2
IkF0=`IV>>Z]_;1CKBd=Wd1
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu.sv
!i122 91
L0 18 42
R6
r1
!s85 0
31
R11
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu.sv|
!i113 1
R8
R9
vriscv_core_alu_decoder
R0
Z13 !s110 1736349535
!i10b 1
!s100 U]d1TLJNQG?A1Z7DDK1F@0
R2
I[oNPiFi05oOG[[1;>mmna2
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu_decoder.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu_decoder.sv
!i122 92
L0 1 80
R6
r1
!s85 0
31
R11
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_alu_decoder.sv|
!i113 1
R8
R9
vriscv_core_amo_alu
R0
R13
!i10b 1
!s100 66PWSozg?T;BT[VocA_?Q1
R2
IP3I;?>E^=Uh[VJbJgCcl73
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_amo_alu.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_amo_alu.sv
!i122 93
R12
R6
r1
!s85 0
31
Z14 !s108 1736349535.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_amo_alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_amo_alu.sv|
!i113 1
R8
R9
vriscv_core_axi4lite
!s110 1736348897
!i10b 1
!s100 Jd;X3FmRAoJf0`YBHPBk?2
R2
IV27J_b;LDFW[j?`Y6E@P^1
R3
R4
w1736348631
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/riscv_core_axi4lite.v
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/riscv_core_axi4lite.v
!i122 7
L0 1 164
R6
r1
!s85 0
31
!s108 1736348897.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/riscv_core_axi4lite.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/riscv_core_axi4lite.v|
!i113 1
Z15 o-work work
R9
vriscv_core_booth
R0
R13
!i10b 1
!s100 =__5JU7:2m7?L]QlPk>E^3
R2
IY6dmdGIS=61WZzndDBF>g2
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_booth.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_booth.sv
!i122 94
L0 1 96
R6
r1
!s85 0
31
R14
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_booth.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_booth.sv|
!i113 1
R8
R9
vriscv_core_branch_unit
R0
R13
!i10b 1
!s100 Z<NXnnP^naMNY:E_S>cAk2
R2
IGQd5?R`^j6oDI@Xn:EQko1
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_branch_unit.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_branch_unit.sv
!i122 95
L0 16 36
R6
r1
!s85 0
31
R14
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_branch_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_branch_unit.sv|
!i113 1
R8
R9
vriscv_core_compressed_decoder
R0
R13
!i10b 1
!s100 Ah7M1^l4_aK@ZD2?kD^Lj0
R2
I014g5l9KMFOG^5GKbzX2k3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_compressed_decoder.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_compressed_decoder.sv
!i122 96
L0 1 499
R6
r1
!s85 0
31
R14
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_compressed_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_compressed_decoder.sv|
!i113 1
R8
R9
vriscv_core_csr_control_signals
R0
Z16 !s110 1736349536
!i10b 1
!s100 >XJGI`A]EXW:k>Z=f@`T=0
R2
IGYYAVZzP5?UaoY6^5VMUC2
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_csr_control_signals.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_csr_control_signals.sv
!i122 97
L0 1 39
R6
r1
!s85 0
31
R14
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_csr_control_signals.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_csr_control_signals.sv|
!i113 1
R8
R9
vriscv_core_csr_unit
R0
R1
!i10b 1
!s100 fdEPVG<E2AND3DczcSL^W2
R2
I:X<JG`zlAU0CU>h]6gNnS3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/csr_regfile.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/csr_regfile.sv
!i122 85
L0 71 1001
R6
r1
!s85 0
31
R7
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/csr_regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/csr_regfile.sv|
!i113 1
R8
R9
vriscv_core_dcache_controller
R0
R16
!i10b 1
!s100 BnX=`7691kH;RX9S1hBN02
R2
InM]za<;P>Fijm<=0TL7<l3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_controller.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_controller.sv
!i122 98
L0 8 494
R6
r1
!s85 0
31
Z17 !s108 1736349536.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_controller.sv|
!i113 1
R8
R9
vriscv_core_dcache_memory
R0
R16
!i10b 1
!s100 0OaDWUIjEdj8JS0I<]2@]1
R2
I^G1g`mVO`2jc3C<SO`K:U1
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_memory.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_memory.sv
!i122 99
L0 7 163
R6
r1
!s85 0
31
R17
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_memory.sv|
!i113 1
R8
R9
vriscv_core_dcache_top
R0
Z18 !s110 1736349552
!i10b 1
!s100 23Dmmgj0S[P_5QHeLmH4Q1
R2
I]dW@@?QXMBz]U84HWPidV1
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_top.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_top.sv
!i122 100
L0 7 134
R6
r1
!s85 0
31
!s108 1736349551.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_dcache_top.sv|
!i113 1
R8
R9
vriscv_core_div_in
R0
R18
!i10b 1
!s100 6ajA0c0d@h67Y;Q_TkWfV0
R2
IKVU6CP2WNJ_@HPK`g0dK[2
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_in.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_in.sv
!i122 101
L0 1 193
R6
r1
!s85 0
31
Z19 !s108 1736349552.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_in.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_in.sv|
!i113 1
R8
R9
vriscv_core_div_out
R0
R18
!i10b 1
!s100 bolgTMD5QcemAZQK79WKF2
R2
IE8<U]l0@Izz19lT1oS:6d3
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_out.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_out.sv
!i122 102
L0 1 127
R6
r1
!s85 0
31
R19
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_out.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_div_out.sv|
!i113 1
R8
R9
vriscv_core_hazard_unit
R0
R18
!i10b 1
!s100 VnKb3>K7aJi4TaPFkVJDk2
R2
I6Go7FabfCmF=fh5@aaOG@2
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_hazard_unit.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_hazard_unit.sv
!i122 103
L0 4 119
R6
r1
!s85 0
31
R19
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_hazard_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_hazard_unit.sv|
!i113 1
R8
R9
vriscv_core_icache_controller
R0
R18
!i10b 1
!s100 f43b^6RDT0?4@<YOfGKB;3
R2
InUZ`N<SVnLkXT[Q22VSi83
R3
S1
R4
R5
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_controller.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_controller.sv
!i122 104
L0 7 156
R6
r1
!s85 0
31
R19
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_controller.sv|
!i113 1
R8
R9
vriscv_core_icache_memory
R0
Z20 !s110 1736349553
!i10b 1
!s100 6>AQ0M=jfKQh22=XD8Jc90
R2
IJ7:zZ<NASSgIRSUQGQBg=3
R3
S1
R4
Z21 w1736348629
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_memory.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_memory.sv
!i122 105
L0 6 61
R6
r1
!s85 0
31
R19
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_memory.sv|
!i113 1
R8
R9
vriscv_core_icache_top
R0
R20
!i10b 1
!s100 RPk2b4ag6zc;>4K0<27<e3
R2
IJ6Q9l88zH5MP70BcknmP[1
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_top.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_top.sv
!i122 106
L0 6 50
R6
r1
!s85 0
31
Z22 !s108 1736349553.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_icache_top.sv|
!i113 1
R8
R9
vriscv_core_immextend
R0
R20
!i10b 1
!s100 8C5B7IP[^:85<hDEifWQ?0
R2
IeliG`jm:D2II3Xgn9c<EA2
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_immextend.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_immextend.sv
!i122 107
L0 1 18
R6
r1
!s85 0
31
R22
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_immextend.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_immextend.sv|
!i113 1
R8
R9
vriscv_core_ldextend
R0
R20
!i10b 1
!s100 UceZUH9]JCi?T6XAXO2:00
R2
IkReJ2@@COEojIc^O3a5b<1
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_ldextend.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_ldextend.sv
!i122 108
L0 1 36
R6
r1
!s85 0
31
R22
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_ldextend.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_ldextend.sv|
!i113 1
R8
R9
vriscv_core_main_decoder
R0
R20
!i10b 1
!s100 l1ZSaBF:GM>`QV2f_JU<N0
R2
IJ7QYEnQQQ8k5WT0gONXLm0
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder.sv
!i122 109
L0 1 318
R6
r1
!s85 0
31
R22
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder.sv|
!i113 1
R8
R9
vriscv_core_main_decoder_top
R0
R20
!i10b 1
!s100 OXbdTYAzLNSo4SLHmk3DV2
R2
I2hRJfoD5GMT_93ba72jI23
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder_top.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder_top.sv
!i122 110
L0 1 95
R6
r1
!s85 0
31
R22
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_main_decoder_top.sv|
!i113 1
R8
R9
vriscv_core_mul_div
R0
Z23 !s110 1736349554
!i10b 1
!s100 ENH2TkD7fE=Mz6mUZ;kPR2
R2
IS@<OO>5?oZhm92zQFn=Qf3
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div.sv
!i122 111
L0 1 190
R6
r1
!s85 0
31
Z24 !s108 1736349554.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div.sv|
!i113 1
R8
R9
vriscv_core_mul_div_ctrl
R0
R23
!i10b 1
!s100 mUgHajUfRgNdN7g7V3Bke1
R2
Ij9Z;h31SG^SZVI[eMDo1@1
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div_ctrl.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div_ctrl.sv
!i122 112
L0 1 665
R6
r1
!s85 0
31
R24
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div_ctrl.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_div_ctrl.sv|
!i113 1
R8
R9
vriscv_core_mul_in
R0
R23
!i10b 1
!s100 3YzR9=9>E>DI<3Wzz>zbb0
R2
IaoWIQX558;?OOWibBz7Dn0
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_in.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_in.sv
!i122 113
L0 1 165
R6
r1
!s85 0
31
R24
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_in.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_in.sv|
!i113 1
R8
R9
vriscv_core_mul_out
R0
R23
!i10b 1
!s100 gR@P:H[ZG1Z@D4QL6cae31
R2
IXmDP@VD@k@`:B;kZ5Fj8e3
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_out.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_out.sv
!i122 114
L0 1 110
R6
r1
!s85 0
31
R24
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_out.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mul_out.sv|
!i113 1
R8
R9
vriscv_core_mux2x1
R0
Z25 !s110 1736349555
!i10b 1
!s100 Pbj7j^?8hY9`baRj0>c?m2
R2
IC4IdJLm?^8Ifn?ZUkL4AS0
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux2x1.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux2x1.sv
!i122 116
L0 16 13
R6
r1
!s85 0
31
Z26 !s108 1736349555.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux2x1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux2x1.sv|
!i113 1
R8
R9
vriscv_core_mux3x1
R0
R25
!i10b 1
!s100 ZE[<Po=UdW2<CWEJzf=oO0
R2
IL<S5KNTm_E7XJFDLXPHIT0
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux3x1.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux3x1.sv
!i122 117
L0 17 14
R6
r1
!s85 0
31
R26
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux3x1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux3x1.sv|
!i113 1
R8
R9
vriscv_core_mux4x1
R0
R25
!i10b 1
!s100 lO7FWVk_JJ1?GFm[L6zO02
R2
I4h:KcdAUIglg97MUaS6mM1
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux4x1.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux4x1.sv
!i122 118
L0 18 24
R6
r1
!s85 0
31
R26
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux4x1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux4x1.sv|
!i113 1
R8
R9
vriscv_core_mux_2to1
R0
R23
!i10b 1
!s100 A7Lfk_7LVbe`z^W8^@^970
R2
Ii6B]AI1m>k]MjZEN94ek=1
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux_2to1.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux_2to1.sv
!i122 115
Z27 L0 1 19
R6
r1
!s85 0
31
R24
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux_2to1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_mux_2to1.sv|
!i113 1
R8
R9
vriscv_core_non_restoring
R0
R25
!i10b 1
!s100 c]6AR`<ka1fE5N2=8X3>H2
R2
IDI2g`5G^WVJkL7[mNnXcU0
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_non_restoring.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_non_restoring.sv
!i122 119
L0 1 113
R6
r1
!s85 0
31
R26
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_non_restoring.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_non_restoring.sv|
!i113 1
R8
R9
vriscv_core_pcsrc
R0
R25
!i10b 1
!s100 WNaL<L6R9?WR:OlB>?Im31
R2
I0[DoLMCFTDXRD`1Z4j4kc1
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pcsrc.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pcsrc.sv
!i122 120
L0 1 14
R6
r1
!s85 0
31
R26
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pcsrc.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pcsrc.sv|
!i113 1
R8
R9
vriscv_core_pipe
R0
Z28 !s110 1736349556
!i10b 1
!s100 L4K>Q5WCe7A_XgH<TnMEm2
R2
IP7TLlU:h73[YE3n0kkL4=0
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pipe.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pipe.sv
!i122 121
L0 5 42
R6
r1
!s85 0
31
R26
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pipe.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_pipe.sv|
!i113 1
R8
R9
vriscv_core_rf
R0
R28
!i10b 1
!s100 CTL6f3A1RU0L;G6LFF1263
R2
IdUNOHN98OfLb8i[`5chj_2
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_rf.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_rf.sv
!i122 122
L0 16 24
R6
r1
!s85 0
31
Z29 !s108 1736349556.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_rf.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_rf.sv|
!i113 1
R8
R9
vriscv_core_top
R28
!i10b 1
!s100 dR^jT^=Jg0jXVTGO=nFjB1
R2
ILC]=i72U1z_VoNd];CKo]1
R3
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/top_fpga.v
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/top_fpga.v
!i122 125
L0 1 130
R6
r1
!s85 0
31
R29
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/top_fpga.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/top_fpga.v|
!i113 1
R15
R9
vriscv_core_top_2
R0
R28
!i10b 1
!s100 1UcV^_hRidd49CP@AHTkk2
R2
IR08QGfn[0YX7TodAW]knJ2
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_top.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_top.sv
!i122 123
L0 1 1845
R6
r1
!s85 0
31
R29
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/riscv_core_top.sv|
!i113 1
R8
R9
vtb
R0
R28
!i10b 1
!s100 B^4e2J[6KX9=cJ<^SBBKA1
R2
I@jUGR1bkXFJUHJi0J5=9j3
R3
S1
R4
R21
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/tb_rv.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/tb_rv.sv
!i122 124
L0 9 39
R6
r1
!s85 0
31
R29
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/tb_rv.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/tb_rv.sv|
!i113 1
R8
R9
vuart_parity
R0
Z30 !s110 1736348903
!i10b 1
!s100 LiMT:G<eT91GWn6_57h0H1
R2
ICI5A`cNCT2=o^LJ3;ETWD3
R3
S1
R4
Z31 w1736348633
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_parity.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_parity.sv
!i122 39
R27
R6
r1
!s85 0
31
!s108 1736348902.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_parity.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_parity.sv|
!i113 1
R8
R9
vuart_rx
R0
R30
!i10b 1
!s100 EazIzEXXPBk24U3e:LaX03
R2
I^hh<hj^W]X@7Ja>8<_f@E1
R3
S1
R4
R31
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_rx.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_rx.sv
!i122 40
L0 16 136
R6
r1
!s85 0
31
Z32 !s108 1736348903.000000
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_rx.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_rx.sv|
!i113 1
R8
R9
vuart_tx
R0
R30
!i10b 1
!s100 YL5TlKl@W0N43OzkLVzF:3
R2
IIGY1BSG=hUL2@oXSPUFLh1
R3
S1
R4
R31
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_tx.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_tx.sv
!i122 41
L0 17 113
R6
r1
!s85 0
31
R32
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_tx.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_tx.sv|
!i113 1
R8
R9
vuart_txrx
R30
!i10b 1
!s100 b0KQi8U4I;oYQgL2<g_613
R2
In4Vj?GFCi[OV9T8gde90?3
R3
R4
R31
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_txrx.v
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_txrx.v
!i122 42
L0 17 65
R6
r1
!s85 0
31
R32
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_txrx.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/RTL/UART/uart_txrx.v|
!i113 1
R15
R9
vuartTrans
R0
!s110 1736349557
!i10b 1
!s100 ^gk2V[<6U]P6lG[>kz>`P1
R2
IQkIiOfRe0eQ^oLhER0WD62
R3
S1
R4
w1736348630
8D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/uartTrans.sv
FD:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/uartTrans.sv
!i122 126
L0 1 35
R6
r1
!s85 0
31
R29
!s107 D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/uartTrans.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Downloads/Topic_Project2/Risc_v/RV64IMAC/RV64IMAC-main/FPGA/src/uartTrans.sv|
!i113 1
R8
R9
nuart@trans
