## Objective

Verify basic interrupt timing properties (i.e., timing).

#### int1

First half: A level 4 interrupt is issued and acknowledged with varying delays.
Second half: The level 4 interrupt is followed by a level 5 interrupt with varying delay.


Dirk Hoffmann, 2019
