INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sources_1/new/counter_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adityasehgal/Documents/GitHub/Verilog_Projects/Basic_Btn_Counter/Basic_Btn_Counter.srcs/sim_1/new/cntr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_sim
