Implemented universal shift register in Verilog
