module wideexpr_00140(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {{3'sb001,$signed(((ctrl[7]?(ctrl[2]?+(((ctrl[7]?2'sb11:u2))<<<((ctrl[7]?s4:s4))):((4'sb1011)>>($signed(6'sb011100)))+(((s0)+(s4))^~(+(s4)))):((4'sb0000)^~(5'sb00111))^~((ctrl[3]?$signed((6'sb001110)+(s5)):2'sb11))))<=(((s4)>>(s6))|(($signed(6'sb101001))>>((ctrl[1]?$signed((6'sb101101)<<<(3'sb100)):($signed(s4))==((ctrl[6]?s3:6'sb101100))))))),{s5},s1}};
  assign y1 = (ctrl[7]?((+($signed((ctrl[7]?($signed((ctrl[7]?s5:s6)))>>>(($signed(2'sb11))-((s6)>>(s4))):+((ctrl[6]?u1:(6'sb100110)|(s2)))))))-(5'sb10010))|((($signed($signed(((ctrl[3]?$signed(u2):(4'sb0010)+(s7)))+(-((s5)<=(6'sb010101))))))<<($signed((ctrl[4]?((1'sb0)&((s7)<<(s2)))^~($signed(s5)):(2'sb11)^~(((2'sb11)>>>(2'sb10))<<<((s7)>>(5'sb10010)))))))|(+($signed((-($unsigned(5'sb10011)))<<<(4'sb1010))))):(ctrl[1]?(ctrl[6]?(ctrl[6]?-({(5'sb10111)^((ctrl[7]?+(5'sb10001):2'sb10)),$signed(((u0)!=(s2))>>>({s6}))}):$signed({((ctrl[0]?s6:(ctrl[0]?s0:6'sb000110)))-((-(2'b01))^(-(s1)))})):(s3)|((ctrl[0]?s5:-((ctrl[1]?-((ctrl[2]?1'sb0:6'sb100111)):$signed(-(s3))))))):((ctrl[2]?((ctrl[3]?3'sb111:(ctrl[7]?$signed(1'sb1):-($signed(s5)))))^~($signed(6'b001111)):1'sb0))<<(s3)));
  assign y2 = ({(s1)&(((ctrl[6]?$signed((3'sb011)+(s7)):-((4'sb0100)!=(6'sb100000))))^($signed((ctrl[7]?6'sb010001:(s4)&(s1))))),s4,$signed($signed(5'sb10000))})>>(((ctrl[4]?+(&(+((ctrl[0]?s6:s2)))):((-(6'sb011101))<<<(2'sb01))>>((ctrl[7]?-(s1):((3'sb101)>>>(4'sb0010))<<($unsigned(4'sb0101))))))-(s0));
  assign y3 = $signed($signed((((4'sb1111)<<((|(+(3'sb010)))>>>((1'sb0)<(6'sb001101))))>(($signed((3'sb011)>>(5'sb01001)))^($signed(~^((4'sb0111)<<(s5))))))^(({((|(4'sb0111))<<((ctrl[7]?5'b11001:s3)))<<<(-(s6)),((~(u5))|($unsigned(5'sb10011)))>>>(s1),+((ctrl[1]?(s3)>=(5'sb11010):+(6'b110011)))})<=(s7))));
  assign y4 = $unsigned(6'sb100101);
  assign y5 = s1;
  assign y6 = $signed((-((ctrl[0]?((ctrl[4]?1'sb1:s3))>>>(|(1'sb0)):$signed((2'sb01)>>>(2'sb10)))))>>>(3'sb100));
  assign y7 = ((s1)<<<($signed($signed($signed(6'sb011100)))))&(-({4{$signed((ctrl[6]?5'sb11011:s5))}}));
endmodule
