m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter
vControl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 10 Structures 0 22 ;@aRKVWccGDm_nJ>nA2z<2
DXx4 work 14 Control_v_unit 0 22 `NSz9>9M[2g1JzPCUFk2G0
Z2 !s110 1652295810
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 ?TXHeBcOH]PHTZ=R6I@De2
IfM_28SDE=I>Z<P]IiM6N;0
!s105 Control_v_unit
S1
Z4 dC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals
Z5 w1652293759
Z6 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Control.v
Z7 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Control.v
!i122 30
L0 2 96
Z8 OT;L;2020.3;71
31
Z9 !s108 1652295810.000000
Z10 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Control.v|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Control.v|
!s101 -O0
!i113 1
Z12 o-work work -sv -O0
Z13 tSvlog 1 CvgOpt 0
n@control
XControl_v_unit
R0
R1
R2
V`NSz9>9M[2g1JzPCUFk2G0
r1
!s85 0
!i10b 1
!s100 UEBFf>CTIh<RH0Kdj;<of1
I`NSz9>9M[2g1JzPCUFk2G0
!i103 1
S1
R4
R5
R6
R7
!i122 30
Z14 L0 1 0
R8
31
R9
R10
R11
!s101 -O0
!i113 1
R12
R13
n@control_v_unit
vRegisters
R0
R1
DXx4 work 16 Registers_v_unit 0 22 eEmXSAPM]<TIS2QnN0@O13
R2
R3
r1
!s85 0
!i10b 1
!s100 7>UB@Am?6ZSMTz5aV3@Ff3
I>?8CLO8g^JHJJ=G=>7?k53
!s105 Registers_v_unit
S1
R4
Z15 w1652279321
Z16 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Registers.v
Z17 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Registers.v
!i122 31
L0 9 46
R8
31
R9
Z18 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Registers.v|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Registers.v|
!s101 -O0
!i113 1
R12
R13
n@registers
XRegisters_v_unit
R0
R1
R2
VeEmXSAPM]<TIS2QnN0@O13
r1
!s85 0
!i10b 1
!s100 AghCPD=Bi1nBBPJ>c1m]D3
IeEmXSAPM]<TIS2QnN0@O13
!i103 1
S1
R4
R15
R16
R17
!i122 31
L0 6 0
R8
31
R9
R18
R19
!s101 -O0
!i113 1
R12
R13
n@registers_v_unit
XStructures
R0
R2
!i10b 1
!s100 ZGORJA[L[h;LEkSWG0QOh0
Z20 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;@aRKVWccGDm_nJ>nA2z<2
S1
R4
w1651298146
8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v
FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v
!i122 29
R14
V;@aRKVWccGDm_nJ>nA2z<2
R8
r1
!s85 0
31
R9
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v|
!s101 -O0
!i113 1
R12
R13
n@structures
vUART
R0
R2
!i10b 1
!s100 8DOK>k0T:^z<61hR50D=l2
R20
I]dcE:[le<hdXTDD1ke:7_2
S1
R4
w1652080068
8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v
FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v
!i122 32
L0 19 132
R3
R8
r1
!s85 0
31
R9
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v|
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t
vUART_Packets
R0
R1
DXx4 work 19 UART_Packets_v_unit 0 22 QTkc>dfW2A7;EjZb;5WE71
R2
R3
r1
!s85 0
!i10b 1
!s100 UNP:b73MCeBLXY>2[j2ha3
IMc?Uc4z:7hb5NGaQ=^5=_2
!s105 UART_Packets_v_unit
S1
R4
Z21 w1652295800
Z22 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v
Z23 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v
!i122 33
L0 19 209
R8
31
R9
Z24 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v|
Z25 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v|
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t_@packets
XUART_Packets_v_unit
R0
R1
R2
VQTkc>dfW2A7;EjZb;5WE71
r1
!s85 0
!i10b 1
!s100 SY1lCJdB6[2lSl`;BPBJ`0
IQTkc>dfW2A7;EjZb;5WE71
!i103 1
S1
R4
R21
R22
R23
!i122 33
R14
R8
31
R9
R24
R25
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t_@packets_v_unit
vUART_wrapper
R0
R1
DXx4 work 19 UART_wrapper_v_unit 0 22 kmWLUZ8IL98`]Bgl=C`3o0
R2
R3
r1
!s85 0
!i10b 1
!s100 JWlP95E1LmfZN9fQ6TzIb1
IjRTDRdVdIll_gL0I`M9Bo2
!s105 UART_wrapper_v_unit
S1
R4
Z26 w1652294549
Z27 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper.v
Z28 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper.v
!i122 34
L0 12 63
R8
31
R9
Z29 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper.v|
Z30 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper.v|
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t_wrapper
vUART_Wrapper_TB
R0
R1
DXx4 work 22 UART_wrapper_TB_v_unit 0 22 `1JXVJQgR<EcBCYEV4@^X3
Z31 !s110 1652295811
R3
r1
!s85 0
!i10b 1
!s100 UXXW_7X4=7l?6HVh6n[6c0
IGAl9]l;L]eFOL7Xd;d8az2
!s105 UART_wrapper_TB_v_unit
S1
R4
Z32 w1652293808
Z33 8C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper_TB.v
Z34 FC:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper_TB.v
!i122 35
L0 2 98
R8
31
Z35 !s108 1652295811.000000
!s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper_TB.v|
Z36 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper_TB.v|
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t_@wrapper_@t@b
XUART_wrapper_TB_v_unit
R0
R1
R31
V`1JXVJQgR<EcBCYEV4@^X3
r1
!s85 0
!i10b 1
!s100 D8R`_PQ??FR[AVD]_XH6J0
I`1JXVJQgR<EcBCYEV4@^X3
!i103 1
S1
R4
R32
R33
R34
!i122 35
R14
R8
31
R35
Z37 !s107 C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_wrapper_TB.v|
R36
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t_wrapper_@t@b_v_unit
XUART_wrapper_v_unit
R0
R1
R2
VkmWLUZ8IL98`]Bgl=C`3o0
r1
!s85 0
!i10b 1
!s100 zzEcS7gzI<VToSzTn<I:R0
IkmWLUZ8IL98`]Bgl=C`3o0
!i103 1
S1
R4
R26
R27
R28
!i122 34
L0 10 0
R8
31
R9
R29
R30
!s101 -O0
!i113 1
R12
R13
n@u@a@r@t_wrapper_v_unit
