
Projet_session_3_bras_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cb4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08008dc0  08008dc0  00009dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008eac  08008eac  0000a17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008eac  08008eac  0000a17c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008eac  08008eac  0000a17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008eac  08008eac  00009eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008eb0  08008eb0  00009eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  08008eb4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012ac  2000017c  08009030  0000a17c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001428  08009030  0000a428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a17c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e3d  00000000  00000000  0000a1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ab3  00000000  00000000  0001dfe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001178  00000000  00000000  00021a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d42  00000000  00000000  00022c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b2f6  00000000  00000000  00023952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001904b  00000000  00000000  0003ec48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e9ea  00000000  00000000  00057c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e667d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045c8  00000000  00000000  000e66c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  000eac88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	08008da8 	.word	0x08008da8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	08008da8 	.word	0x08008da8

0800014c <ADC_Read>:
#include "adc.h"

/* USER CODE BEGIN 0 */

uint16_t ADC_Read(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
    uint16_t adcValue = 0;
 8000152:	2300      	movs	r3, #0
 8000154:	80fb      	strh	r3, [r7, #6]

    // Start ADC conversion
    HAL_ADC_Start(&hadc1);
 8000156:	480c      	ldr	r0, [pc, #48]	@ (8000188 <ADC_Read+0x3c>)
 8000158:	f000 fcf2 	bl	8000b40 <HAL_ADC_Start>

    // Wait for conversion to finish
    if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 800015c:	f04f 31ff 	mov.w	r1, #4294967295
 8000160:	4809      	ldr	r0, [pc, #36]	@ (8000188 <ADC_Read+0x3c>)
 8000162:	f000 fdc7 	bl	8000cf4 <HAL_ADC_PollForConversion>
 8000166:	4603      	mov	r3, r0
 8000168:	2b00      	cmp	r3, #0
 800016a:	d104      	bne.n	8000176 <ADC_Read+0x2a>
    {
        // Get the ADC value
        adcValue = HAL_ADC_GetValue(&hadc1);
 800016c:	4806      	ldr	r0, [pc, #24]	@ (8000188 <ADC_Read+0x3c>)
 800016e:	f000 fec7 	bl	8000f00 <HAL_ADC_GetValue>
 8000172:	4603      	mov	r3, r0
 8000174:	80fb      	strh	r3, [r7, #6]
    }

    // Stop ADC (optional, since continuous mode is disabled)
    HAL_ADC_Stop(&hadc1);
 8000176:	4804      	ldr	r0, [pc, #16]	@ (8000188 <ADC_Read+0x3c>)
 8000178:	f000 fd90 	bl	8000c9c <HAL_ADC_Stop>

    return adcValue;
 800017c:	88fb      	ldrh	r3, [r7, #6]
}
 800017e:	4618      	mov	r0, r3
 8000180:	3708      	adds	r7, #8
 8000182:	46bd      	mov	sp, r7
 8000184:	bd80      	pop	{r7, pc}
 8000186:	bf00      	nop
 8000188:	20000198 	.word	0x20000198

0800018c <ADC_ReadVoltage>:


uint32_t ADC_ReadVoltage(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b084      	sub	sp, #16
 8000190:	af00      	add	r7, sp, #0
	uint16_t ADC_VREF_MV  = 3300;   // 3.3V in millivolts,  U pour unsigned
 8000192:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8000196:	81fb      	strh	r3, [r7, #14]
	uint16_t ADC_MAX_VALUE = 4095;  // 12-bit ADC max, U pour unsigned
 8000198:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800019c:	81bb      	strh	r3, [r7, #12]

	uint32_t adc = ADC_Read();   // 0–4095
 800019e:	f7ff ffd5 	bl	800014c <ADC_Read>
 80001a2:	4603      	mov	r3, r0
 80001a4:	60bb      	str	r3, [r7, #8]
    uint32_t mv  = adc * ADC_VREF_MV / ADC_MAX_VALUE;
 80001a6:	89fb      	ldrh	r3, [r7, #14]
 80001a8:	68ba      	ldr	r2, [r7, #8]
 80001aa:	fb03 f202 	mul.w	r2, r3, r2
 80001ae:	89bb      	ldrh	r3, [r7, #12]
 80001b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80001b4:	607b      	str	r3, [r7, #4]

    return mv;         // 0–3300 mV
 80001b6:	687b      	ldr	r3, [r7, #4]
}
 80001b8:	4618      	mov	r0, r3
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}

080001c0 <DisplayVoltage>:

uint8_t DisplayVoltage(uint32_t voltage)
{
 80001c0:	b480      	push	{r7}
 80001c2:	b085      	sub	sp, #20
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
    // Scale 0–3300 mV  0–255
    uint32_t temp = voltage * 255;
 80001c8:	687a      	ldr	r2, [r7, #4]
 80001ca:	4613      	mov	r3, r2
 80001cc:	021b      	lsls	r3, r3, #8
 80001ce:	1a9b      	subs	r3, r3, r2
 80001d0:	60fb      	str	r3, [r7, #12]
    uint8_t result = temp / 3300;
 80001d2:	68fb      	ldr	r3, [r7, #12]
 80001d4:	089b      	lsrs	r3, r3, #2
 80001d6:	4a05      	ldr	r2, [pc, #20]	@ (80001ec <DisplayVoltage+0x2c>)
 80001d8:	fba2 2303 	umull	r2, r3, r2, r3
 80001dc:	095b      	lsrs	r3, r3, #5
 80001de:	72fb      	strb	r3, [r7, #11]

    return result;
 80001e0:	7afb      	ldrb	r3, [r7, #11]
}
 80001e2:	4618      	mov	r0, r3
 80001e4:	3714      	adds	r7, #20
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr
 80001ec:	09ee009f 	.word	0x09ee009f

080001f0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b084      	sub	sp, #16
 80001f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
 80001fc:	605a      	str	r2, [r3, #4]
 80001fe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000200:	4b18      	ldr	r3, [pc, #96]	@ (8000264 <MX_ADC1_Init+0x74>)
 8000202:	4a19      	ldr	r2, [pc, #100]	@ (8000268 <MX_ADC1_Init+0x78>)
 8000204:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000206:	4b17      	ldr	r3, [pc, #92]	@ (8000264 <MX_ADC1_Init+0x74>)
 8000208:	2200      	movs	r2, #0
 800020a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800020c:	4b15      	ldr	r3, [pc, #84]	@ (8000264 <MX_ADC1_Init+0x74>)
 800020e:	2200      	movs	r2, #0
 8000210:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000212:	4b14      	ldr	r3, [pc, #80]	@ (8000264 <MX_ADC1_Init+0x74>)
 8000214:	2200      	movs	r2, #0
 8000216:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000218:	4b12      	ldr	r3, [pc, #72]	@ (8000264 <MX_ADC1_Init+0x74>)
 800021a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800021e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000220:	4b10      	ldr	r3, [pc, #64]	@ (8000264 <MX_ADC1_Init+0x74>)
 8000222:	2200      	movs	r2, #0
 8000224:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000226:	4b0f      	ldr	r3, [pc, #60]	@ (8000264 <MX_ADC1_Init+0x74>)
 8000228:	2201      	movs	r2, #1
 800022a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800022c:	480d      	ldr	r0, [pc, #52]	@ (8000264 <MX_ADC1_Init+0x74>)
 800022e:	f000 fbaf 	bl	8000990 <HAL_ADC_Init>
 8000232:	4603      	mov	r3, r0
 8000234:	2b00      	cmp	r3, #0
 8000236:	d001      	beq.n	800023c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000238:	f000 fa14 	bl	8000664 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800023c:	2308      	movs	r3, #8
 800023e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000240:	2301      	movs	r3, #1
 8000242:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000244:	2300      	movs	r3, #0
 8000246:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	4619      	mov	r1, r3
 800024c:	4805      	ldr	r0, [pc, #20]	@ (8000264 <MX_ADC1_Init+0x74>)
 800024e:	f000 fe63 	bl	8000f18 <HAL_ADC_ConfigChannel>
 8000252:	4603      	mov	r3, r0
 8000254:	2b00      	cmp	r3, #0
 8000256:	d001      	beq.n	800025c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000258:	f000 fa04 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800025c:	bf00      	nop
 800025e:	3710      	adds	r7, #16
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000198 	.word	0x20000198
 8000268:	40012400 	.word	0x40012400

0800026c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b088      	sub	sp, #32
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000274:	f107 0310 	add.w	r3, r7, #16
 8000278:	2200      	movs	r2, #0
 800027a:	601a      	str	r2, [r3, #0]
 800027c:	605a      	str	r2, [r3, #4]
 800027e:	609a      	str	r2, [r3, #8]
 8000280:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	4a14      	ldr	r2, [pc, #80]	@ (80002d8 <HAL_ADC_MspInit+0x6c>)
 8000288:	4293      	cmp	r3, r2
 800028a:	d121      	bne.n	80002d0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800028c:	4b13      	ldr	r3, [pc, #76]	@ (80002dc <HAL_ADC_MspInit+0x70>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	4a12      	ldr	r2, [pc, #72]	@ (80002dc <HAL_ADC_MspInit+0x70>)
 8000292:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000296:	6193      	str	r3, [r2, #24]
 8000298:	4b10      	ldr	r3, [pc, #64]	@ (80002dc <HAL_ADC_MspInit+0x70>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80002a0:	60fb      	str	r3, [r7, #12]
 80002a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80002a4:	4b0d      	ldr	r3, [pc, #52]	@ (80002dc <HAL_ADC_MspInit+0x70>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	4a0c      	ldr	r2, [pc, #48]	@ (80002dc <HAL_ADC_MspInit+0x70>)
 80002aa:	f043 0308 	orr.w	r3, r3, #8
 80002ae:	6193      	str	r3, [r2, #24]
 80002b0:	4b0a      	ldr	r3, [pc, #40]	@ (80002dc <HAL_ADC_MspInit+0x70>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	f003 0308 	and.w	r3, r3, #8
 80002b8:	60bb      	str	r3, [r7, #8]
 80002ba:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = P2_0_Pin;
 80002bc:	2301      	movs	r3, #1
 80002be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002c0:	2303      	movs	r3, #3
 80002c2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(P2_0_GPIO_Port, &GPIO_InitStruct);
 80002c4:	f107 0310 	add.w	r3, r7, #16
 80002c8:	4619      	mov	r1, r3
 80002ca:	4805      	ldr	r0, [pc, #20]	@ (80002e0 <HAL_ADC_MspInit+0x74>)
 80002cc:	f001 f8c6 	bl	800145c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002d0:	bf00      	nop
 80002d2:	3720      	adds	r7, #32
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	40012400 	.word	0x40012400
 80002dc:	40021000 	.word	0x40021000
 80002e0:	40010c00 	.word	0x40010c00

080002e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b088      	sub	sp, #32
 80002e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ea:	f107 0310 	add.w	r3, r7, #16
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
 80002f4:	609a      	str	r2, [r3, #8]
 80002f6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002f8:	4b45      	ldr	r3, [pc, #276]	@ (8000410 <MX_GPIO_Init+0x12c>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	4a44      	ldr	r2, [pc, #272]	@ (8000410 <MX_GPIO_Init+0x12c>)
 80002fe:	f043 0310 	orr.w	r3, r3, #16
 8000302:	6193      	str	r3, [r2, #24]
 8000304:	4b42      	ldr	r3, [pc, #264]	@ (8000410 <MX_GPIO_Init+0x12c>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	f003 0310 	and.w	r3, r3, #16
 800030c:	60fb      	str	r3, [r7, #12]
 800030e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000310:	4b3f      	ldr	r3, [pc, #252]	@ (8000410 <MX_GPIO_Init+0x12c>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	4a3e      	ldr	r2, [pc, #248]	@ (8000410 <MX_GPIO_Init+0x12c>)
 8000316:	f043 0320 	orr.w	r3, r3, #32
 800031a:	6193      	str	r3, [r2, #24]
 800031c:	4b3c      	ldr	r3, [pc, #240]	@ (8000410 <MX_GPIO_Init+0x12c>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	f003 0320 	and.w	r3, r3, #32
 8000324:	60bb      	str	r3, [r7, #8]
 8000326:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000328:	4b39      	ldr	r3, [pc, #228]	@ (8000410 <MX_GPIO_Init+0x12c>)
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	4a38      	ldr	r2, [pc, #224]	@ (8000410 <MX_GPIO_Init+0x12c>)
 800032e:	f043 0304 	orr.w	r3, r3, #4
 8000332:	6193      	str	r3, [r2, #24]
 8000334:	4b36      	ldr	r3, [pc, #216]	@ (8000410 <MX_GPIO_Init+0x12c>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	f003 0304 	and.w	r3, r3, #4
 800033c:	607b      	str	r3, [r7, #4]
 800033e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000340:	4b33      	ldr	r3, [pc, #204]	@ (8000410 <MX_GPIO_Init+0x12c>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a32      	ldr	r2, [pc, #200]	@ (8000410 <MX_GPIO_Init+0x12c>)
 8000346:	f043 0308 	orr.w	r3, r3, #8
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b30      	ldr	r3, [pc, #192]	@ (8000410 <MX_GPIO_Init+0x12c>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0308 	and.w	r3, r3, #8
 8000354:	603b      	str	r3, [r7, #0]
 8000356:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, GPIO_PIN_RESET);
 8000358:	2200      	movs	r2, #0
 800035a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800035e:	482d      	ldr	r0, [pc, #180]	@ (8000414 <MX_GPIO_Init+0x130>)
 8000360:	f001 fa00 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	211e      	movs	r1, #30
 8000368:	482b      	ldr	r0, [pc, #172]	@ (8000418 <MX_GPIO_Init+0x134>)
 800036a:	f001 f9fb 	bl	8001764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, screen_r_w_Pin|screen_en_Pin|screen_d4_Pin|screen_d5_Pin
 800036e:	2200      	movs	r2, #0
 8000370:	f44f 417e 	mov.w	r1, #65024	@ 0xfe00
 8000374:	4829      	ldr	r0, [pc, #164]	@ (800041c <MX_GPIO_Init+0x138>)
 8000376:	f001 f9f5 	bl	8001764 <HAL_GPIO_WritePin>
                          |screen_d6_Pin|screen_d7_Pin|screen_rs_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 800037a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800037e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000380:	2301      	movs	r3, #1
 8000382:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000384:	2300      	movs	r3, #0
 8000386:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000388:	2302      	movs	r3, #2
 800038a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 800038c:	f107 0310 	add.w	r3, r7, #16
 8000390:	4619      	mov	r1, r3
 8000392:	4820      	ldr	r0, [pc, #128]	@ (8000414 <MX_GPIO_Init+0x130>)
 8000394:	f001 f862 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_0_Pin P1_1_Pin P1_2_Pin P1_3_Pin */
  GPIO_InitStruct.Pin = P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin;
 8000398:	231e      	movs	r3, #30
 800039a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	2301      	movs	r3, #1
 800039e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a0:	2300      	movs	r3, #0
 80003a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a4:	2302      	movs	r3, #2
 80003a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a8:	f107 0310 	add.w	r3, r7, #16
 80003ac:	4619      	mov	r1, r3
 80003ae:	481a      	ldr	r0, [pc, #104]	@ (8000418 <MX_GPIO_Init+0x134>)
 80003b0:	f001 f854 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_4_Pin P1_5_Pin P1_6_Pin P1_7_Pin */
  GPIO_InitStruct.Pin = P1_4_Pin|P1_5_Pin|P1_6_Pin|P1_7_Pin;
 80003b4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80003b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003ba:	2300      	movs	r3, #0
 80003bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003be:	2301      	movs	r3, #1
 80003c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c2:	f107 0310 	add.w	r3, r7, #16
 80003c6:	4619      	mov	r1, r3
 80003c8:	4813      	ldr	r0, [pc, #76]	@ (8000418 <MX_GPIO_Init+0x134>)
 80003ca:	f001 f847 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_6_Pin P2_3_Pin P2_1_Pin P2_2_Pin
                           P2_7_Pin */
  GPIO_InitStruct.Pin = P2_6_Pin|P2_3_Pin|P2_1_Pin|P2_2_Pin
 80003ce:	f44f 739d 	mov.w	r3, #314	@ 0x13a
 80003d2:	613b      	str	r3, [r7, #16]
                          |P2_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003dc:	f107 0310 	add.w	r3, r7, #16
 80003e0:	4619      	mov	r1, r3
 80003e2:	480e      	ldr	r0, [pc, #56]	@ (800041c <MX_GPIO_Init+0x138>)
 80003e4:	f001 f83a 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : screen_r_w_Pin screen_en_Pin screen_d4_Pin screen_d5_Pin
                           screen_d6_Pin screen_d7_Pin screen_rs_Pin */
  GPIO_InitStruct.Pin = screen_r_w_Pin|screen_en_Pin|screen_d4_Pin|screen_d5_Pin
 80003e8:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 80003ec:	613b      	str	r3, [r7, #16]
                          |screen_d6_Pin|screen_d7_Pin|screen_rs_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ee:	2301      	movs	r3, #1
 80003f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f2:	2300      	movs	r3, #0
 80003f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f6:	2302      	movs	r3, #2
 80003f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003fa:	f107 0310 	add.w	r3, r7, #16
 80003fe:	4619      	mov	r1, r3
 8000400:	4806      	ldr	r0, [pc, #24]	@ (800041c <MX_GPIO_Init+0x138>)
 8000402:	f001 f82b 	bl	800145c <HAL_GPIO_Init>

}
 8000406:	bf00      	nop
 8000408:	3720      	adds	r7, #32
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40021000 	.word	0x40021000
 8000414:	40011000 	.word	0x40011000
 8000418:	40010800 	.word	0x40010800
 800041c:	40010c00 	.word	0x40010c00

08000420 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000424:	4b12      	ldr	r3, [pc, #72]	@ (8000470 <MX_I2C1_Init+0x50>)
 8000426:	4a13      	ldr	r2, [pc, #76]	@ (8000474 <MX_I2C1_Init+0x54>)
 8000428:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800042a:	4b11      	ldr	r3, [pc, #68]	@ (8000470 <MX_I2C1_Init+0x50>)
 800042c:	4a12      	ldr	r2, [pc, #72]	@ (8000478 <MX_I2C1_Init+0x58>)
 800042e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000430:	4b0f      	ldr	r3, [pc, #60]	@ (8000470 <MX_I2C1_Init+0x50>)
 8000432:	2200      	movs	r2, #0
 8000434:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000436:	4b0e      	ldr	r3, [pc, #56]	@ (8000470 <MX_I2C1_Init+0x50>)
 8000438:	2200      	movs	r2, #0
 800043a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800043c:	4b0c      	ldr	r3, [pc, #48]	@ (8000470 <MX_I2C1_Init+0x50>)
 800043e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000442:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000444:	4b0a      	ldr	r3, [pc, #40]	@ (8000470 <MX_I2C1_Init+0x50>)
 8000446:	2200      	movs	r2, #0
 8000448:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800044a:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <MX_I2C1_Init+0x50>)
 800044c:	2200      	movs	r2, #0
 800044e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000450:	4b07      	ldr	r3, [pc, #28]	@ (8000470 <MX_I2C1_Init+0x50>)
 8000452:	2200      	movs	r2, #0
 8000454:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000456:	4b06      	ldr	r3, [pc, #24]	@ (8000470 <MX_I2C1_Init+0x50>)
 8000458:	2200      	movs	r2, #0
 800045a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800045c:	4804      	ldr	r0, [pc, #16]	@ (8000470 <MX_I2C1_Init+0x50>)
 800045e:	f001 f999 	bl	8001794 <HAL_I2C_Init>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000468:	f000 f8fc 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}
 8000470:	200001c8 	.word	0x200001c8
 8000474:	40005400 	.word	0x40005400
 8000478:	000186a0 	.word	0x000186a0

0800047c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b088      	sub	sp, #32
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000484:	f107 0310 	add.w	r3, r7, #16
 8000488:	2200      	movs	r2, #0
 800048a:	601a      	str	r2, [r3, #0]
 800048c:	605a      	str	r2, [r3, #4]
 800048e:	609a      	str	r2, [r3, #8]
 8000490:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a15      	ldr	r2, [pc, #84]	@ (80004ec <HAL_I2C_MspInit+0x70>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d123      	bne.n	80004e4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800049c:	4b14      	ldr	r3, [pc, #80]	@ (80004f0 <HAL_I2C_MspInit+0x74>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	4a13      	ldr	r2, [pc, #76]	@ (80004f0 <HAL_I2C_MspInit+0x74>)
 80004a2:	f043 0308 	orr.w	r3, r3, #8
 80004a6:	6193      	str	r3, [r2, #24]
 80004a8:	4b11      	ldr	r3, [pc, #68]	@ (80004f0 <HAL_I2C_MspInit+0x74>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	f003 0308 	and.w	r3, r3, #8
 80004b0:	60fb      	str	r3, [r7, #12]
 80004b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004b4:	23c0      	movs	r3, #192	@ 0xc0
 80004b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004b8:	2312      	movs	r3, #18
 80004ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004bc:	2303      	movs	r3, #3
 80004be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c0:	f107 0310 	add.w	r3, r7, #16
 80004c4:	4619      	mov	r1, r3
 80004c6:	480b      	ldr	r0, [pc, #44]	@ (80004f4 <HAL_I2C_MspInit+0x78>)
 80004c8:	f000 ffc8 	bl	800145c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004cc:	4b08      	ldr	r3, [pc, #32]	@ (80004f0 <HAL_I2C_MspInit+0x74>)
 80004ce:	69db      	ldr	r3, [r3, #28]
 80004d0:	4a07      	ldr	r2, [pc, #28]	@ (80004f0 <HAL_I2C_MspInit+0x74>)
 80004d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004d6:	61d3      	str	r3, [r2, #28]
 80004d8:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <HAL_I2C_MspInit+0x74>)
 80004da:	69db      	ldr	r3, [r3, #28]
 80004dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80004e0:	60bb      	str	r3, [r7, #8]
 80004e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004e4:	bf00      	nop
 80004e6:	3720      	adds	r7, #32
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40005400 	.word	0x40005400
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40010c00 	.word	0x40010c00

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b590      	push	{r4, r7, lr}
 80004fa:	b093      	sub	sp, #76	@ 0x4c
 80004fc:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f000 f9c1 	bl	8000884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 f851 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000506:	f7ff feed 	bl	80002e4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800050a:	f000 f91f 	bl	800074c <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800050e:	f007 ffa9 	bl	8008464 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000512:	f7ff ff85 	bl	8000420 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000516:	f7ff fe6b 	bl	80001f0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  LCD_Init();
 800051a:	f006 fb3b 	bl	8006b94 <LCD_Init>


  uint8_t msg[6];

  uint16_t Moteur1 = 78;
 800051e:	234e      	movs	r3, #78	@ 0x4e
 8000520:	83fb      	strh	r3, [r7, #30]
  uint16_t Moteur2 = 250;
 8000522:	23fa      	movs	r3, #250	@ 0xfa
 8000524:	83bb      	strh	r3, [r7, #28]
  uint16_t Moteur3 = 174;
 8000526:	23ae      	movs	r3, #174	@ 0xae
 8000528:	837b      	strh	r3, [r7, #26]
  uint16_t Moteur4 = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	833b      	strh	r3, [r7, #24]
  uint16_t Moteur5 = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	82fb      	strh	r3, [r7, #22]

  uint8_t  TableauX = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	757b      	strb	r3, [r7, #21]
  uint8_t  TableauY = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	753b      	strb	r3, [r7, #20]
  uint8_t  Pince = 0;
 800053a:	2300      	movs	r3, #0
 800053c:	74fb      	strb	r3, [r7, #19]
  uint8_t  Balance = 0;
 800053e:	2300      	movs	r3, #0
 8000540:	74bb      	strb	r3, [r7, #18]
  uint8_t  Bloc = 3;             // bloc state 0–3
 8000542:	2303      	movs	r3, #3
 8000544:	747b      	strb	r3, [r7, #17]
  uint8_t  Increment = 5;
 8000546:	2305      	movs	r3, #5
 8000548:	743b      	strb	r3, [r7, #16]
  uint8_t  Sequence = 7;    // 0–10
 800054a:	2307      	movs	r3, #7
 800054c:	73fb      	strb	r3, [r7, #15]
  uint8_t  Step = 10;
 800054e:	230a      	movs	r3, #10
 8000550:	73bb      	strb	r3, [r7, #14]
  uint8_t  État_Communication = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	737b      	strb	r3, [r7, #13]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t voltage = ADC_ReadVoltage();
 8000556:	f7ff fe19 	bl	800018c <ADC_ReadVoltage>
 800055a:	60b8      	str	r0, [r7, #8]
	  Balance = DisplayVoltage(voltage);
 800055c:	68b8      	ldr	r0, [r7, #8]
 800055e:	f7ff fe2f 	bl	80001c0 <DisplayVoltage>
 8000562:	4603      	mov	r3, r0
 8000564:	74bb      	strb	r3, [r7, #18]

	  //msg[0] = ScanKeypad();
	  //msg[1] = '\0';


	  LCD_UpdateDisplay(
 8000566:	8b3c      	ldrh	r4, [r7, #24]
 8000568:	8b7a      	ldrh	r2, [r7, #26]
 800056a:	8bb9      	ldrh	r1, [r7, #28]
 800056c:	8bf8      	ldrh	r0, [r7, #30]
 800056e:	7b7b      	ldrb	r3, [r7, #13]
 8000570:	9309      	str	r3, [sp, #36]	@ 0x24
 8000572:	7bbb      	ldrb	r3, [r7, #14]
 8000574:	9308      	str	r3, [sp, #32]
 8000576:	7bfb      	ldrb	r3, [r7, #15]
 8000578:	9307      	str	r3, [sp, #28]
 800057a:	7c3b      	ldrb	r3, [r7, #16]
 800057c:	9306      	str	r3, [sp, #24]
 800057e:	7c7b      	ldrb	r3, [r7, #17]
 8000580:	9305      	str	r3, [sp, #20]
 8000582:	7cbb      	ldrb	r3, [r7, #18]
 8000584:	9304      	str	r3, [sp, #16]
 8000586:	7cfb      	ldrb	r3, [r7, #19]
 8000588:	9303      	str	r3, [sp, #12]
 800058a:	7d3b      	ldrb	r3, [r7, #20]
 800058c:	9302      	str	r3, [sp, #8]
 800058e:	7d7b      	ldrb	r3, [r7, #21]
 8000590:	9301      	str	r3, [sp, #4]
 8000592:	8afb      	ldrh	r3, [r7, #22]
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	4623      	mov	r3, r4
 8000598:	f006 fa32 	bl	8006a00 <LCD_UpdateDisplay>
			  Moteur1,  Moteur2,  Moteur3,  Moteur4,  Moteur5,
			  TableauX,   TableauY,   Pince,   Balance,
			  Bloc, Increment,  Sequence, Step,  État_Communication);

	  HAL_Delay(300);
 800059c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005a0:	f000 f9d2 	bl	8000948 <HAL_Delay>
  {
 80005a4:	bf00      	nop
 80005a6:	e7d6      	b.n	8000556 <main+0x5e>

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b094      	sub	sp, #80	@ 0x50
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005b2:	2228      	movs	r2, #40	@ 0x28
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f008 fbca 	bl	8008d50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005bc:	f107 0314 	add.w	r3, r7, #20
 80005c0:	2200      	movs	r2, #0
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	605a      	str	r2, [r3, #4]
 80005c6:	609a      	str	r2, [r3, #8]
 80005c8:	60da      	str	r2, [r3, #12]
 80005ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d8:	2301      	movs	r3, #1
 80005da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80005e2:	2300      	movs	r3, #0
 80005e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e6:	2301      	movs	r3, #1
 80005e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ea:	2302      	movs	r3, #2
 80005ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80005f4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80005f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005fe:	4618      	mov	r0, r3
 8000600:	f002 ff6c 	bl	80034dc <HAL_RCC_OscConfig>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800060a:	f000 f82b 	bl	8000664 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060e:	230f      	movs	r3, #15
 8000610:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000612:	2302      	movs	r3, #2
 8000614:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800061a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800061e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000620:	2300      	movs	r3, #0
 8000622:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000624:	f107 0314 	add.w	r3, r7, #20
 8000628:	2101      	movs	r1, #1
 800062a:	4618      	mov	r0, r3
 800062c:	f003 f9d8 	bl	80039e0 <HAL_RCC_ClockConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000636:	f000 f815 	bl	8000664 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800063a:	2312      	movs	r3, #18
 800063c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800063e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000642:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000644:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000648:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	4618      	mov	r0, r3
 800064e:	f003 fb55 	bl	8003cfc <HAL_RCCEx_PeriphCLKConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000658:	f000 f804 	bl	8000664 <Error_Handler>
  }
}
 800065c:	bf00      	nop
 800065e:	3750      	adds	r7, #80	@ 0x50
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000668:	b672      	cpsid	i
}
 800066a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <Error_Handler+0x8>

08000670 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000676:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <HAL_MspInit+0x5c>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	4a14      	ldr	r2, [pc, #80]	@ (80006cc <HAL_MspInit+0x5c>)
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	6193      	str	r3, [r2, #24]
 8000682:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <HAL_MspInit+0x5c>)
 8000684:	699b      	ldr	r3, [r3, #24]
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800068e:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <HAL_MspInit+0x5c>)
 8000690:	69db      	ldr	r3, [r3, #28]
 8000692:	4a0e      	ldr	r2, [pc, #56]	@ (80006cc <HAL_MspInit+0x5c>)
 8000694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000698:	61d3      	str	r3, [r2, #28]
 800069a:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <HAL_MspInit+0x5c>)
 800069c:	69db      	ldr	r3, [r3, #28]
 800069e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <HAL_MspInit+0x60>)
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	4a04      	ldr	r2, [pc, #16]	@ (80006d0 <HAL_MspInit+0x60>)
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c2:	bf00      	nop
 80006c4:	3714      	adds	r7, #20
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	40021000 	.word	0x40021000
 80006d0:	40010000 	.word	0x40010000

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <NMI_Handler+0x4>

080006dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <HardFault_Handler+0x4>

080006e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e8:	bf00      	nop
 80006ea:	e7fd      	b.n	80006e8 <MemManage_Handler+0x4>

080006ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f0:	bf00      	nop
 80006f2:	e7fd      	b.n	80006f0 <BusFault_Handler+0x4>

080006f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <UsageFault_Handler+0x4>

080006fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000700:	bf00      	nop
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr

08000708 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800070c:	bf00      	nop
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr

08000714 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr

08000720 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000724:	f000 f8f4 	bl	8000910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000728:	bf00      	nop
 800072a:	bd80      	pop	{r7, pc}

0800072c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000730:	4802      	ldr	r0, [pc, #8]	@ (800073c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000732:	f001 fa8f 	bl	8001c54 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000f30 	.word	0x20000f30

08000740 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000750:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000752:	4a12      	ldr	r2, [pc, #72]	@ (800079c <MX_USART1_UART_Init+0x50>)
 8000754:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000756:	4b10      	ldr	r3, [pc, #64]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000758:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800075c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000772:	220c      	movs	r2, #12
 8000774:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_USART1_UART_Init+0x4c>)
 8000784:	f003 fc26 	bl	8003fd4 <HAL_UART_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800078e:	f7ff ff69 	bl	8000664 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	2000021c 	.word	0x2000021c
 800079c:	40013800 	.word	0x40013800

080007a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a1c      	ldr	r2, [pc, #112]	@ (800082c <HAL_UART_MspInit+0x8c>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d131      	bne.n	8000824 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <HAL_UART_MspInit+0x90>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	4a1a      	ldr	r2, [pc, #104]	@ (8000830 <HAL_UART_MspInit+0x90>)
 80007c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007ca:	6193      	str	r3, [r2, #24]
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <HAL_UART_MspInit+0x90>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <HAL_UART_MspInit+0x90>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a14      	ldr	r2, [pc, #80]	@ (8000830 <HAL_UART_MspInit+0x90>)
 80007de:	f043 0304 	orr.w	r3, r3, #4
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <HAL_UART_MspInit+0x90>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0304 	and.w	r3, r3, #4
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	2302      	movs	r3, #2
 80007f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	4619      	mov	r1, r3
 8000804:	480b      	ldr	r0, [pc, #44]	@ (8000834 <HAL_UART_MspInit+0x94>)
 8000806:	f000 fe29 	bl	800145c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800080a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800080e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4619      	mov	r1, r3
 800081e:	4805      	ldr	r0, [pc, #20]	@ (8000834 <HAL_UART_MspInit+0x94>)
 8000820:	f000 fe1c 	bl	800145c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000824:	bf00      	nop
 8000826:	3720      	adds	r7, #32
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40013800 	.word	0x40013800
 8000830:	40021000 	.word	0x40021000
 8000834:	40010800 	.word	0x40010800

08000838 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000838:	f7ff ff82 	bl	8000740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800083c:	480b      	ldr	r0, [pc, #44]	@ (800086c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800083e:	490c      	ldr	r1, [pc, #48]	@ (8000870 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000840:	4a0c      	ldr	r2, [pc, #48]	@ (8000874 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000844:	e002      	b.n	800084c <LoopCopyDataInit>

08000846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084a:	3304      	adds	r3, #4

0800084c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800084c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000850:	d3f9      	bcc.n	8000846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000852:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000854:	4c09      	ldr	r4, [pc, #36]	@ (800087c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000858:	e001      	b.n	800085e <LoopFillZerobss>

0800085a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800085c:	3204      	adds	r2, #4

0800085e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000860:	d3fb      	bcc.n	800085a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000862:	f008 fa7d 	bl	8008d60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000866:	f7ff fe47 	bl	80004f8 <main>
  bx lr
 800086a:	4770      	bx	lr
  ldr r0, =_sdata
 800086c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000870:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8000874:	08008eb4 	.word	0x08008eb4
  ldr r2, =_sbss
 8000878:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 800087c:	20001428 	.word	0x20001428

08000880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000880:	e7fe      	b.n	8000880 <ADC1_2_IRQHandler>
	...

08000884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000888:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <HAL_Init+0x28>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a07      	ldr	r2, [pc, #28]	@ (80008ac <HAL_Init+0x28>)
 800088e:	f043 0310 	orr.w	r3, r3, #16
 8000892:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000894:	2003      	movs	r0, #3
 8000896:	f000 fd9f 	bl	80013d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800089a:	200f      	movs	r0, #15
 800089c:	f000 f808 	bl	80008b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008a0:	f7ff fee6 	bl	8000670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40022000 	.word	0x40022000

080008b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b8:	4b12      	ldr	r3, [pc, #72]	@ (8000904 <HAL_InitTick+0x54>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <HAL_InitTick+0x58>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	4619      	mov	r1, r3
 80008c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ce:	4618      	mov	r0, r3
 80008d0:	f000 fdb7 	bl	8001442 <HAL_SYSTICK_Config>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008da:	2301      	movs	r3, #1
 80008dc:	e00e      	b.n	80008fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2b0f      	cmp	r3, #15
 80008e2:	d80a      	bhi.n	80008fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e4:	2200      	movs	r2, #0
 80008e6:	6879      	ldr	r1, [r7, #4]
 80008e8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ec:	f000 fd7f 	bl	80013ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f0:	4a06      	ldr	r2, [pc, #24]	@ (800090c <HAL_InitTick+0x5c>)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008f6:	2300      	movs	r3, #0
 80008f8:	e000      	b.n	80008fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000000 	.word	0x20000000
 8000908:	20000008 	.word	0x20000008
 800090c:	20000004 	.word	0x20000004

08000910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000914:	4b05      	ldr	r3, [pc, #20]	@ (800092c <HAL_IncTick+0x1c>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	461a      	mov	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <HAL_IncTick+0x20>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4413      	add	r3, r2
 8000920:	4a03      	ldr	r2, [pc, #12]	@ (8000930 <HAL_IncTick+0x20>)
 8000922:	6013      	str	r3, [r2, #0]
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr
 800092c:	20000008 	.word	0x20000008
 8000930:	20000264 	.word	0x20000264

08000934 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  return uwTick;
 8000938:	4b02      	ldr	r3, [pc, #8]	@ (8000944 <HAL_GetTick+0x10>)
 800093a:	681b      	ldr	r3, [r3, #0]
}
 800093c:	4618      	mov	r0, r3
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr
 8000944:	20000264 	.word	0x20000264

08000948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000950:	f7ff fff0 	bl	8000934 <HAL_GetTick>
 8000954:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000960:	d005      	beq.n	800096e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000962:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <HAL_Delay+0x44>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	461a      	mov	r2, r3
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	4413      	add	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800096e:	bf00      	nop
 8000970:	f7ff ffe0 	bl	8000934 <HAL_GetTick>
 8000974:	4602      	mov	r2, r0
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	429a      	cmp	r2, r3
 800097e:	d8f7      	bhi.n	8000970 <HAL_Delay+0x28>
  {
  }
}
 8000980:	bf00      	nop
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000008 	.word	0x20000008

08000990 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000998:	2300      	movs	r3, #0
 800099a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800099c:	2300      	movs	r3, #0
 800099e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d101      	bne.n	80009b2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80009ae:	2301      	movs	r3, #1
 80009b0:	e0be      	b.n	8000b30 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d109      	bne.n	80009d4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2200      	movs	r2, #0
 80009c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	2200      	movs	r2, #0
 80009ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f7ff fc4c 	bl	800026c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f000 fbf1 	bl	80011bc <ADC_ConversionStop_Disable>
 80009da:	4603      	mov	r3, r0
 80009dc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009e2:	f003 0310 	and.w	r3, r3, #16
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	f040 8099 	bne.w	8000b1e <HAL_ADC_Init+0x18e>
 80009ec:	7dfb      	ldrb	r3, [r7, #23]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	f040 8095 	bne.w	8000b1e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80009fc:	f023 0302 	bic.w	r3, r3, #2
 8000a00:	f043 0202 	orr.w	r2, r3, #2
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a10:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	7b1b      	ldrb	r3, [r3, #12]
 8000a16:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a18:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a1a:	68ba      	ldr	r2, [r7, #8]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a28:	d003      	beq.n	8000a32 <HAL_ADC_Init+0xa2>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d102      	bne.n	8000a38 <HAL_ADC_Init+0xa8>
 8000a32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a36:	e000      	b.n	8000a3a <HAL_ADC_Init+0xaa>
 8000a38:	2300      	movs	r3, #0
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	7d1b      	ldrb	r3, [r3, #20]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d119      	bne.n	8000a7c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	7b1b      	ldrb	r3, [r3, #12]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d109      	bne.n	8000a64 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	699b      	ldr	r3, [r3, #24]
 8000a54:	3b01      	subs	r3, #1
 8000a56:	035a      	lsls	r2, r3, #13
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a60:	613b      	str	r3, [r7, #16]
 8000a62:	e00b      	b.n	8000a7c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a68:	f043 0220 	orr.w	r2, r3, #32
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a74:	f043 0201 	orr.w	r2, r3, #1
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	4b28      	ldr	r3, [pc, #160]	@ (8000b38 <HAL_ADC_Init+0x1a8>)
 8000a98:	4013      	ands	r3, r2
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	6812      	ldr	r2, [r2, #0]
 8000a9e:	68b9      	ldr	r1, [r7, #8]
 8000aa0:	430b      	orrs	r3, r1
 8000aa2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000aac:	d003      	beq.n	8000ab6 <HAL_ADC_Init+0x126>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d104      	bne.n	8000ac0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	691b      	ldr	r3, [r3, #16]
 8000aba:	3b01      	subs	r3, #1
 8000abc:	051b      	lsls	r3, r3, #20
 8000abe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ac6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	689a      	ldr	r2, [r3, #8]
 8000ada:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <HAL_ADC_Init+0x1ac>)
 8000adc:	4013      	ands	r3, r2
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d10b      	bne.n	8000afc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000aee:	f023 0303 	bic.w	r3, r3, #3
 8000af2:	f043 0201 	orr.w	r2, r3, #1
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000afa:	e018      	b.n	8000b2e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b00:	f023 0312 	bic.w	r3, r3, #18
 8000b04:	f043 0210 	orr.w	r2, r3, #16
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b10:	f043 0201 	orr.w	r2, r3, #1
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b1c:	e007      	b.n	8000b2e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b22:	f043 0210 	orr.w	r2, r3, #16
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	ffe1f7fd 	.word	0xffe1f7fd
 8000b3c:	ff1f0efe 	.word	0xff1f0efe

08000b40 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d101      	bne.n	8000b5a <HAL_ADC_Start+0x1a>
 8000b56:	2302      	movs	r3, #2
 8000b58:	e098      	b.n	8000c8c <HAL_ADC_Start+0x14c>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 fad0 	bl	8001108 <ADC_Enable>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f040 8087 	bne.w	8000c82 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000b7c:	f023 0301 	bic.w	r3, r3, #1
 8000b80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a41      	ldr	r2, [pc, #260]	@ (8000c94 <HAL_ADC_Start+0x154>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d105      	bne.n	8000b9e <HAL_ADC_Start+0x5e>
 8000b92:	4b41      	ldr	r3, [pc, #260]	@ (8000c98 <HAL_ADC_Start+0x158>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d115      	bne.n	8000bca <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ba2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d026      	beq.n	8000c06 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bbc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000bc0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000bc8:	e01d      	b.n	8000c06 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a2f      	ldr	r2, [pc, #188]	@ (8000c98 <HAL_ADC_Start+0x158>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d004      	beq.n	8000bea <HAL_ADC_Start+0xaa>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a2b      	ldr	r2, [pc, #172]	@ (8000c94 <HAL_ADC_Start+0x154>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d10d      	bne.n	8000c06 <HAL_ADC_Start+0xc6>
 8000bea:	4b2b      	ldr	r3, [pc, #172]	@ (8000c98 <HAL_ADC_Start+0x158>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d007      	beq.n	8000c06 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bfa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000bfe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c16:	f023 0206 	bic.w	r2, r3, #6
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c1e:	e002      	b.n	8000c26 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f06f 0202 	mvn.w	r2, #2
 8000c36:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000c42:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000c46:	d113      	bne.n	8000c70 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c4c:	4a11      	ldr	r2, [pc, #68]	@ (8000c94 <HAL_ADC_Start+0x154>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d105      	bne.n	8000c5e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c52:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <HAL_ADC_Start+0x158>)
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d108      	bne.n	8000c70 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	689a      	ldr	r2, [r3, #8]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	e00c      	b.n	8000c8a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	689a      	ldr	r2, [r3, #8]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	e003      	b.n	8000c8a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2200      	movs	r2, #0
 8000c86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3710      	adds	r7, #16
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40012800 	.word	0x40012800
 8000c98:	40012400 	.word	0x40012400

08000c9c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d101      	bne.n	8000cb6 <HAL_ADC_Stop+0x1a>
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	e01a      	b.n	8000cec <HAL_ADC_Stop+0x50>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2201      	movs	r2, #1
 8000cba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f000 fa7c 	bl	80011bc <ADC_ConversionStop_Disable>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d109      	bne.n	8000ce2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cd2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000cd6:	f023 0301 	bic.w	r3, r3, #1
 8000cda:	f043 0201 	orr.w	r2, r3, #1
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b087      	sub	sp, #28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000d0a:	f7ff fe13 	bl	8000934 <HAL_GetTick>
 8000d0e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d00b      	beq.n	8000d36 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d22:	f043 0220 	orr.w	r2, r3, #32
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e0d3      	b.n	8000ede <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d131      	bne.n	8000da8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d4a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d12a      	bne.n	8000da8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d52:	e021      	b.n	8000d98 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d5a:	d01d      	beq.n	8000d98 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d007      	beq.n	8000d72 <HAL_ADC_PollForConversion+0x7e>
 8000d62:	f7ff fde7 	bl	8000934 <HAL_GetTick>
 8000d66:	4602      	mov	r2, r0
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	683a      	ldr	r2, [r7, #0]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d212      	bcs.n	8000d98 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d10b      	bne.n	8000d98 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d84:	f043 0204 	orr.w	r2, r3, #4
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8000d94:	2303      	movs	r3, #3
 8000d96:	e0a2      	b.n	8000ede <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0d6      	beq.n	8000d54 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000da6:	e070      	b.n	8000e8a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000da8:	4b4f      	ldr	r3, [pc, #316]	@ (8000ee8 <HAL_ADC_PollForConversion+0x1f4>)
 8000daa:	681c      	ldr	r4, [r3, #0]
 8000dac:	2002      	movs	r0, #2
 8000dae:	f003 f85b 	bl	8003e68 <HAL_RCCEx_GetPeriphCLKFreq>
 8000db2:	4603      	mov	r3, r0
 8000db4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	6919      	ldr	r1, [r3, #16]
 8000dbe:	4b4b      	ldr	r3, [pc, #300]	@ (8000eec <HAL_ADC_PollForConversion+0x1f8>)
 8000dc0:	400b      	ands	r3, r1
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d118      	bne.n	8000df8 <HAL_ADC_PollForConversion+0x104>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	68d9      	ldr	r1, [r3, #12]
 8000dcc:	4b48      	ldr	r3, [pc, #288]	@ (8000ef0 <HAL_ADC_PollForConversion+0x1fc>)
 8000dce:	400b      	ands	r3, r1
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d111      	bne.n	8000df8 <HAL_ADC_PollForConversion+0x104>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	6919      	ldr	r1, [r3, #16]
 8000dda:	4b46      	ldr	r3, [pc, #280]	@ (8000ef4 <HAL_ADC_PollForConversion+0x200>)
 8000ddc:	400b      	ands	r3, r1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d108      	bne.n	8000df4 <HAL_ADC_PollForConversion+0x100>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	68d9      	ldr	r1, [r3, #12]
 8000de8:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <HAL_ADC_PollForConversion+0x204>)
 8000dea:	400b      	ands	r3, r1
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d101      	bne.n	8000df4 <HAL_ADC_PollForConversion+0x100>
 8000df0:	2314      	movs	r3, #20
 8000df2:	e020      	b.n	8000e36 <HAL_ADC_PollForConversion+0x142>
 8000df4:	2329      	movs	r3, #41	@ 0x29
 8000df6:	e01e      	b.n	8000e36 <HAL_ADC_PollForConversion+0x142>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	6919      	ldr	r1, [r3, #16]
 8000dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8000ef4 <HAL_ADC_PollForConversion+0x200>)
 8000e00:	400b      	ands	r3, r1
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d106      	bne.n	8000e14 <HAL_ADC_PollForConversion+0x120>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	68d9      	ldr	r1, [r3, #12]
 8000e0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000ef8 <HAL_ADC_PollForConversion+0x204>)
 8000e0e:	400b      	ands	r3, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d00d      	beq.n	8000e30 <HAL_ADC_PollForConversion+0x13c>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	6919      	ldr	r1, [r3, #16]
 8000e1a:	4b38      	ldr	r3, [pc, #224]	@ (8000efc <HAL_ADC_PollForConversion+0x208>)
 8000e1c:	400b      	ands	r3, r1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d108      	bne.n	8000e34 <HAL_ADC_PollForConversion+0x140>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	68d9      	ldr	r1, [r3, #12]
 8000e28:	4b34      	ldr	r3, [pc, #208]	@ (8000efc <HAL_ADC_PollForConversion+0x208>)
 8000e2a:	400b      	ands	r3, r1
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d101      	bne.n	8000e34 <HAL_ADC_PollForConversion+0x140>
 8000e30:	2354      	movs	r3, #84	@ 0x54
 8000e32:	e000      	b.n	8000e36 <HAL_ADC_PollForConversion+0x142>
 8000e34:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000e36:	fb02 f303 	mul.w	r3, r2, r3
 8000e3a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e3c:	e021      	b.n	8000e82 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e44:	d01a      	beq.n	8000e7c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d007      	beq.n	8000e5c <HAL_ADC_PollForConversion+0x168>
 8000e4c:	f7ff fd72 	bl	8000934 <HAL_GetTick>
 8000e50:	4602      	mov	r2, r0
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	683a      	ldr	r2, [r7, #0]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d20f      	bcs.n	8000e7c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d90b      	bls.n	8000e7c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e68:	f043 0204 	orr.w	r2, r3, #4
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e030      	b.n	8000ede <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d8d9      	bhi.n	8000e3e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f06f 0212 	mvn.w	r2, #18
 8000e92:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e98:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000eaa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000eae:	d115      	bne.n	8000edc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d111      	bne.n	8000edc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ebc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ec8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d105      	bne.n	8000edc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed4:	f043 0201 	orr.w	r2, r3, #1
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	371c      	adds	r7, #28
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd90      	pop	{r4, r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	24924924 	.word	0x24924924
 8000ef0:	00924924 	.word	0x00924924
 8000ef4:	12492492 	.word	0x12492492
 8000ef8:	00492492 	.word	0x00492492
 8000efc:	00249249 	.word	0x00249249

08000f00 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr

08000f18 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f22:	2300      	movs	r3, #0
 8000f24:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d101      	bne.n	8000f38 <HAL_ADC_ConfigChannel+0x20>
 8000f34:	2302      	movs	r3, #2
 8000f36:	e0dc      	b.n	80010f2 <HAL_ADC_ConfigChannel+0x1da>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	2b06      	cmp	r3, #6
 8000f46:	d81c      	bhi.n	8000f82 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685a      	ldr	r2, [r3, #4]
 8000f52:	4613      	mov	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	3b05      	subs	r3, #5
 8000f5a:	221f      	movs	r2, #31
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	4019      	ands	r1, r3
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	6818      	ldr	r0, [r3, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4413      	add	r3, r2
 8000f72:	3b05      	subs	r3, #5
 8000f74:	fa00 f203 	lsl.w	r2, r0, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f80:	e03c      	b.n	8000ffc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b0c      	cmp	r3, #12
 8000f88:	d81c      	bhi.n	8000fc4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685a      	ldr	r2, [r3, #4]
 8000f94:	4613      	mov	r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	4413      	add	r3, r2
 8000f9a:	3b23      	subs	r3, #35	@ 0x23
 8000f9c:	221f      	movs	r2, #31
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	4019      	ands	r1, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	6818      	ldr	r0, [r3, #0]
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	3b23      	subs	r3, #35	@ 0x23
 8000fb6:	fa00 f203 	lsl.w	r2, r0, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000fc2:	e01b      	b.n	8000ffc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	4413      	add	r3, r2
 8000fd4:	3b41      	subs	r3, #65	@ 0x41
 8000fd6:	221f      	movs	r2, #31
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	4019      	ands	r1, r3
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685a      	ldr	r2, [r3, #4]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	3b41      	subs	r3, #65	@ 0x41
 8000ff0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b09      	cmp	r3, #9
 8001002:	d91c      	bls.n	800103e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68d9      	ldr	r1, [r3, #12]
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	4613      	mov	r3, r2
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	4413      	add	r3, r2
 8001014:	3b1e      	subs	r3, #30
 8001016:	2207      	movs	r2, #7
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	4019      	ands	r1, r3
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	6898      	ldr	r0, [r3, #8]
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	4613      	mov	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4413      	add	r3, r2
 800102e:	3b1e      	subs	r3, #30
 8001030:	fa00 f203 	lsl.w	r2, r0, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	430a      	orrs	r2, r1
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	e019      	b.n	8001072 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6919      	ldr	r1, [r3, #16]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4613      	mov	r3, r2
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	4413      	add	r3, r2
 800104e:	2207      	movs	r2, #7
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	4019      	ands	r1, r3
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	6898      	ldr	r0, [r3, #8]
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4613      	mov	r3, r2
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	4413      	add	r3, r2
 8001066:	fa00 f203 	lsl.w	r2, r0, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	430a      	orrs	r2, r1
 8001070:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b10      	cmp	r3, #16
 8001078:	d003      	beq.n	8001082 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800107e:	2b11      	cmp	r3, #17
 8001080:	d132      	bne.n	80010e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a1d      	ldr	r2, [pc, #116]	@ (80010fc <HAL_ADC_ConfigChannel+0x1e4>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d125      	bne.n	80010d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d126      	bne.n	80010e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	689a      	ldr	r2, [r3, #8]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80010a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b10      	cmp	r3, #16
 80010b0:	d11a      	bne.n	80010e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80010b2:	4b13      	ldr	r3, [pc, #76]	@ (8001100 <HAL_ADC_ConfigChannel+0x1e8>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a13      	ldr	r2, [pc, #76]	@ (8001104 <HAL_ADC_ConfigChannel+0x1ec>)
 80010b8:	fba2 2303 	umull	r2, r3, r2, r3
 80010bc:	0c9a      	lsrs	r2, r3, #18
 80010be:	4613      	mov	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	4413      	add	r3, r2
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010c8:	e002      	b.n	80010d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f9      	bne.n	80010ca <HAL_ADC_ConfigChannel+0x1b2>
 80010d6:	e007      	b.n	80010e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010dc:	f043 0220 	orr.w	r2, r3, #32
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr
 80010fc:	40012400 	.word	0x40012400
 8001100:	20000000 	.word	0x20000000
 8001104:	431bde83 	.word	0x431bde83

08001108 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001110:	2300      	movs	r3, #0
 8001112:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	2b01      	cmp	r3, #1
 8001124:	d040      	beq.n	80011a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f042 0201 	orr.w	r2, r2, #1
 8001134:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001136:	4b1f      	ldr	r3, [pc, #124]	@ (80011b4 <ADC_Enable+0xac>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a1f      	ldr	r2, [pc, #124]	@ (80011b8 <ADC_Enable+0xb0>)
 800113c:	fba2 2303 	umull	r2, r3, r2, r3
 8001140:	0c9b      	lsrs	r3, r3, #18
 8001142:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001144:	e002      	b.n	800114c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	3b01      	subs	r3, #1
 800114a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f9      	bne.n	8001146 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001152:	f7ff fbef 	bl	8000934 <HAL_GetTick>
 8001156:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001158:	e01f      	b.n	800119a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800115a:	f7ff fbeb 	bl	8000934 <HAL_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d918      	bls.n	800119a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	2b01      	cmp	r3, #1
 8001174:	d011      	beq.n	800119a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117a:	f043 0210 	orr.w	r2, r3, #16
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001186:	f043 0201 	orr.w	r2, r3, #1
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e007      	b.n	80011aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d1d8      	bne.n	800115a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000000 	.word	0x20000000
 80011b8:	431bde83 	.word	0x431bde83

080011bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d12e      	bne.n	8001234 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f022 0201 	bic.w	r2, r2, #1
 80011e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011e6:	f7ff fba5 	bl	8000934 <HAL_GetTick>
 80011ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011ec:	e01b      	b.n	8001226 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011ee:	f7ff fba1 	bl	8000934 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d914      	bls.n	8001226 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b01      	cmp	r3, #1
 8001208:	d10d      	bne.n	8001226 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800120e:	f043 0210 	orr.w	r2, r3, #16
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800121a:	f043 0201 	orr.w	r2, r3, #1
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e007      	b.n	8001236 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	2b01      	cmp	r3, #1
 8001232:	d0dc      	beq.n	80011ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001250:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800125c:	4013      	ands	r3, r2
 800125e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001268:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800126c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001272:	4a04      	ldr	r2, [pc, #16]	@ (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	60d3      	str	r3, [r2, #12]
}
 8001278:	bf00      	nop
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <__NVIC_GetPriorityGrouping+0x18>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	0a1b      	lsrs	r3, r3, #8
 8001292:	f003 0307 	and.w	r3, r3, #7
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	db0b      	blt.n	80012ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	f003 021f 	and.w	r2, r3, #31
 80012bc:	4906      	ldr	r1, [pc, #24]	@ (80012d8 <__NVIC_EnableIRQ+0x34>)
 80012be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c2:	095b      	lsrs	r3, r3, #5
 80012c4:	2001      	movs	r0, #1
 80012c6:	fa00 f202 	lsl.w	r2, r0, r2
 80012ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr
 80012d8:	e000e100 	.word	0xe000e100

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	@ (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	@ (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	@ 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3b01      	subs	r3, #1
 80013a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013a4:	d301      	bcc.n	80013aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013a6:	2301      	movs	r3, #1
 80013a8:	e00f      	b.n	80013ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013aa:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <SysTick_Config+0x40>)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b2:	210f      	movs	r1, #15
 80013b4:	f04f 30ff 	mov.w	r0, #4294967295
 80013b8:	f7ff ff90 	bl	80012dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <SysTick_Config+0x40>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c2:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <SysTick_Config+0x40>)
 80013c4:	2207      	movs	r2, #7
 80013c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	e000e010 	.word	0xe000e010

080013d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff ff2d 	bl	8001240 <__NVIC_SetPriorityGrouping>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	4603      	mov	r3, r0
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	607a      	str	r2, [r7, #4]
 80013fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001400:	f7ff ff42 	bl	8001288 <__NVIC_GetPriorityGrouping>
 8001404:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	68b9      	ldr	r1, [r7, #8]
 800140a:	6978      	ldr	r0, [r7, #20]
 800140c:	f7ff ff90 	bl	8001330 <NVIC_EncodePriority>
 8001410:	4602      	mov	r2, r0
 8001412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001416:	4611      	mov	r1, r2
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff5f 	bl	80012dc <__NVIC_SetPriority>
}
 800141e:	bf00      	nop
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
 800142c:	4603      	mov	r3, r0
 800142e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ff35 	bl	80012a4 <__NVIC_EnableIRQ>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff ffa2 	bl	8001394 <SysTick_Config>
 8001450:	4603      	mov	r3, r0
}
 8001452:	4618      	mov	r0, r3
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800145c:	b480      	push	{r7}
 800145e:	b08b      	sub	sp, #44	@ 0x2c
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146e:	e169      	b.n	8001744 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001470:	2201      	movs	r2, #1
 8001472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	69fa      	ldr	r2, [r7, #28]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	429a      	cmp	r2, r3
 800148a:	f040 8158 	bne.w	800173e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	4a9a      	ldr	r2, [pc, #616]	@ (80016fc <HAL_GPIO_Init+0x2a0>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d05e      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 8001498:	4a98      	ldr	r2, [pc, #608]	@ (80016fc <HAL_GPIO_Init+0x2a0>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d875      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 800149e:	4a98      	ldr	r2, [pc, #608]	@ (8001700 <HAL_GPIO_Init+0x2a4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d058      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014a4:	4a96      	ldr	r2, [pc, #600]	@ (8001700 <HAL_GPIO_Init+0x2a4>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d86f      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014aa:	4a96      	ldr	r2, [pc, #600]	@ (8001704 <HAL_GPIO_Init+0x2a8>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d052      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014b0:	4a94      	ldr	r2, [pc, #592]	@ (8001704 <HAL_GPIO_Init+0x2a8>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d869      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014b6:	4a94      	ldr	r2, [pc, #592]	@ (8001708 <HAL_GPIO_Init+0x2ac>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d04c      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014bc:	4a92      	ldr	r2, [pc, #584]	@ (8001708 <HAL_GPIO_Init+0x2ac>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d863      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014c2:	4a92      	ldr	r2, [pc, #584]	@ (800170c <HAL_GPIO_Init+0x2b0>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d046      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014c8:	4a90      	ldr	r2, [pc, #576]	@ (800170c <HAL_GPIO_Init+0x2b0>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d85d      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014ce:	2b12      	cmp	r3, #18
 80014d0:	d82a      	bhi.n	8001528 <HAL_GPIO_Init+0xcc>
 80014d2:	2b12      	cmp	r3, #18
 80014d4:	d859      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014d6:	a201      	add	r2, pc, #4	@ (adr r2, 80014dc <HAL_GPIO_Init+0x80>)
 80014d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014dc:	08001557 	.word	0x08001557
 80014e0:	08001531 	.word	0x08001531
 80014e4:	08001543 	.word	0x08001543
 80014e8:	08001585 	.word	0x08001585
 80014ec:	0800158b 	.word	0x0800158b
 80014f0:	0800158b 	.word	0x0800158b
 80014f4:	0800158b 	.word	0x0800158b
 80014f8:	0800158b 	.word	0x0800158b
 80014fc:	0800158b 	.word	0x0800158b
 8001500:	0800158b 	.word	0x0800158b
 8001504:	0800158b 	.word	0x0800158b
 8001508:	0800158b 	.word	0x0800158b
 800150c:	0800158b 	.word	0x0800158b
 8001510:	0800158b 	.word	0x0800158b
 8001514:	0800158b 	.word	0x0800158b
 8001518:	0800158b 	.word	0x0800158b
 800151c:	0800158b 	.word	0x0800158b
 8001520:	08001539 	.word	0x08001539
 8001524:	0800154d 	.word	0x0800154d
 8001528:	4a79      	ldr	r2, [pc, #484]	@ (8001710 <HAL_GPIO_Init+0x2b4>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d013      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800152e:	e02c      	b.n	800158a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	623b      	str	r3, [r7, #32]
          break;
 8001536:	e029      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	3304      	adds	r3, #4
 800153e:	623b      	str	r3, [r7, #32]
          break;
 8001540:	e024      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	3308      	adds	r3, #8
 8001548:	623b      	str	r3, [r7, #32]
          break;
 800154a:	e01f      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	330c      	adds	r3, #12
 8001552:	623b      	str	r3, [r7, #32]
          break;
 8001554:	e01a      	b.n	800158c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d102      	bne.n	8001564 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800155e:	2304      	movs	r3, #4
 8001560:	623b      	str	r3, [r7, #32]
          break;
 8001562:	e013      	b.n	800158c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d105      	bne.n	8001578 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800156c:	2308      	movs	r3, #8
 800156e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69fa      	ldr	r2, [r7, #28]
 8001574:	611a      	str	r2, [r3, #16]
          break;
 8001576:	e009      	b.n	800158c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001578:	2308      	movs	r3, #8
 800157a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69fa      	ldr	r2, [r7, #28]
 8001580:	615a      	str	r2, [r3, #20]
          break;
 8001582:	e003      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001584:	2300      	movs	r3, #0
 8001586:	623b      	str	r3, [r7, #32]
          break;
 8001588:	e000      	b.n	800158c <HAL_GPIO_Init+0x130>
          break;
 800158a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	2bff      	cmp	r3, #255	@ 0xff
 8001590:	d801      	bhi.n	8001596 <HAL_GPIO_Init+0x13a>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	e001      	b.n	800159a <HAL_GPIO_Init+0x13e>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3304      	adds	r3, #4
 800159a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	2bff      	cmp	r3, #255	@ 0xff
 80015a0:	d802      	bhi.n	80015a8 <HAL_GPIO_Init+0x14c>
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	e002      	b.n	80015ae <HAL_GPIO_Init+0x152>
 80015a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015aa:	3b08      	subs	r3, #8
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	210f      	movs	r1, #15
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	fa01 f303 	lsl.w	r3, r1, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	401a      	ands	r2, r3
 80015c0:	6a39      	ldr	r1, [r7, #32]
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	431a      	orrs	r2, r3
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 80b1 	beq.w	800173e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015dc:	4b4d      	ldr	r3, [pc, #308]	@ (8001714 <HAL_GPIO_Init+0x2b8>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4a4c      	ldr	r2, [pc, #304]	@ (8001714 <HAL_GPIO_Init+0x2b8>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6193      	str	r3, [r2, #24]
 80015e8:	4b4a      	ldr	r3, [pc, #296]	@ (8001714 <HAL_GPIO_Init+0x2b8>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015f4:	4a48      	ldr	r2, [pc, #288]	@ (8001718 <HAL_GPIO_Init+0x2bc>)
 80015f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f8:	089b      	lsrs	r3, r3, #2
 80015fa:	3302      	adds	r3, #2
 80015fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001600:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	220f      	movs	r2, #15
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	43db      	mvns	r3, r3
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4013      	ands	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a40      	ldr	r2, [pc, #256]	@ (800171c <HAL_GPIO_Init+0x2c0>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d013      	beq.n	8001648 <HAL_GPIO_Init+0x1ec>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a3f      	ldr	r2, [pc, #252]	@ (8001720 <HAL_GPIO_Init+0x2c4>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d00d      	beq.n	8001644 <HAL_GPIO_Init+0x1e8>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	4a3e      	ldr	r2, [pc, #248]	@ (8001724 <HAL_GPIO_Init+0x2c8>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d007      	beq.n	8001640 <HAL_GPIO_Init+0x1e4>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a3d      	ldr	r2, [pc, #244]	@ (8001728 <HAL_GPIO_Init+0x2cc>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d101      	bne.n	800163c <HAL_GPIO_Init+0x1e0>
 8001638:	2303      	movs	r3, #3
 800163a:	e006      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 800163c:	2304      	movs	r3, #4
 800163e:	e004      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001640:	2302      	movs	r3, #2
 8001642:	e002      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001644:	2301      	movs	r3, #1
 8001646:	e000      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001648:	2300      	movs	r3, #0
 800164a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800164c:	f002 0203 	and.w	r2, r2, #3
 8001650:	0092      	lsls	r2, r2, #2
 8001652:	4093      	lsls	r3, r2
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	4313      	orrs	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800165a:	492f      	ldr	r1, [pc, #188]	@ (8001718 <HAL_GPIO_Init+0x2bc>)
 800165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165e:	089b      	lsrs	r3, r3, #2
 8001660:	3302      	adds	r3, #2
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d006      	beq.n	8001682 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001674:	4b2d      	ldr	r3, [pc, #180]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	492c      	ldr	r1, [pc, #176]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	4313      	orrs	r3, r2
 800167e:	608b      	str	r3, [r1, #8]
 8001680:	e006      	b.n	8001690 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001682:	4b2a      	ldr	r3, [pc, #168]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	43db      	mvns	r3, r3
 800168a:	4928      	ldr	r1, [pc, #160]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 800168c:	4013      	ands	r3, r2
 800168e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d006      	beq.n	80016aa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800169c:	4b23      	ldr	r3, [pc, #140]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 800169e:	68da      	ldr	r2, [r3, #12]
 80016a0:	4922      	ldr	r1, [pc, #136]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	60cb      	str	r3, [r1, #12]
 80016a8:	e006      	b.n	80016b8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016aa:	4b20      	ldr	r3, [pc, #128]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	491e      	ldr	r1, [pc, #120]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016b4:	4013      	ands	r3, r2
 80016b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d006      	beq.n	80016d2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016c4:	4b19      	ldr	r3, [pc, #100]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016c6:	685a      	ldr	r2, [r3, #4]
 80016c8:	4918      	ldr	r1, [pc, #96]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	604b      	str	r3, [r1, #4]
 80016d0:	e006      	b.n	80016e0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	43db      	mvns	r3, r3
 80016da:	4914      	ldr	r1, [pc, #80]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016dc:	4013      	ands	r3, r2
 80016de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d021      	beq.n	8001730 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016ec:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	490e      	ldr	r1, [pc, #56]	@ (800172c <HAL_GPIO_Init+0x2d0>)
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	600b      	str	r3, [r1, #0]
 80016f8:	e021      	b.n	800173e <HAL_GPIO_Init+0x2e2>
 80016fa:	bf00      	nop
 80016fc:	10320000 	.word	0x10320000
 8001700:	10310000 	.word	0x10310000
 8001704:	10220000 	.word	0x10220000
 8001708:	10210000 	.word	0x10210000
 800170c:	10120000 	.word	0x10120000
 8001710:	10110000 	.word	0x10110000
 8001714:	40021000 	.word	0x40021000
 8001718:	40010000 	.word	0x40010000
 800171c:	40010800 	.word	0x40010800
 8001720:	40010c00 	.word	0x40010c00
 8001724:	40011000 	.word	0x40011000
 8001728:	40011400 	.word	0x40011400
 800172c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <HAL_GPIO_Init+0x304>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	43db      	mvns	r3, r3
 8001738:	4909      	ldr	r1, [pc, #36]	@ (8001760 <HAL_GPIO_Init+0x304>)
 800173a:	4013      	ands	r3, r2
 800173c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800173e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001740:	3301      	adds	r3, #1
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	fa22 f303 	lsr.w	r3, r2, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	f47f ae8e 	bne.w	8001470 <HAL_GPIO_Init+0x14>
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	372c      	adds	r7, #44	@ 0x2c
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	40010400 	.word	0x40010400

08001764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
 8001770:	4613      	mov	r3, r2
 8001772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001774:	787b      	ldrb	r3, [r7, #1]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800177a:	887a      	ldrh	r2, [r7, #2]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001780:	e003      	b.n	800178a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001782:	887b      	ldrh	r3, [r7, #2]
 8001784:	041a      	lsls	r2, r3, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	611a      	str	r2, [r3, #16]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr

08001794 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e12b      	b.n	80019fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d106      	bne.n	80017c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7fe fe5e 	bl	800047c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2224      	movs	r2, #36	@ 0x24
 80017c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0201 	bic.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017f8:	f002 fa3a 	bl	8003c70 <HAL_RCC_GetPCLK1Freq>
 80017fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	4a81      	ldr	r2, [pc, #516]	@ (8001a08 <HAL_I2C_Init+0x274>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d807      	bhi.n	8001818 <HAL_I2C_Init+0x84>
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4a80      	ldr	r2, [pc, #512]	@ (8001a0c <HAL_I2C_Init+0x278>)
 800180c:	4293      	cmp	r3, r2
 800180e:	bf94      	ite	ls
 8001810:	2301      	movls	r3, #1
 8001812:	2300      	movhi	r3, #0
 8001814:	b2db      	uxtb	r3, r3
 8001816:	e006      	b.n	8001826 <HAL_I2C_Init+0x92>
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4a7d      	ldr	r2, [pc, #500]	@ (8001a10 <HAL_I2C_Init+0x27c>)
 800181c:	4293      	cmp	r3, r2
 800181e:	bf94      	ite	ls
 8001820:	2301      	movls	r3, #1
 8001822:	2300      	movhi	r3, #0
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0e7      	b.n	80019fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	4a78      	ldr	r2, [pc, #480]	@ (8001a14 <HAL_I2C_Init+0x280>)
 8001832:	fba2 2303 	umull	r2, r3, r2, r3
 8001836:	0c9b      	lsrs	r3, r3, #18
 8001838:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	430a      	orrs	r2, r1
 800184c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6a1b      	ldr	r3, [r3, #32]
 8001854:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	4a6a      	ldr	r2, [pc, #424]	@ (8001a08 <HAL_I2C_Init+0x274>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d802      	bhi.n	8001868 <HAL_I2C_Init+0xd4>
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	3301      	adds	r3, #1
 8001866:	e009      	b.n	800187c <HAL_I2C_Init+0xe8>
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	4a69      	ldr	r2, [pc, #420]	@ (8001a18 <HAL_I2C_Init+0x284>)
 8001874:	fba2 2303 	umull	r2, r3, r2, r3
 8001878:	099b      	lsrs	r3, r3, #6
 800187a:	3301      	adds	r3, #1
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6812      	ldr	r2, [r2, #0]
 8001880:	430b      	orrs	r3, r1
 8001882:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800188e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	495c      	ldr	r1, [pc, #368]	@ (8001a08 <HAL_I2C_Init+0x274>)
 8001898:	428b      	cmp	r3, r1
 800189a:	d819      	bhi.n	80018d0 <HAL_I2C_Init+0x13c>
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	1e59      	subs	r1, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80018aa:	1c59      	adds	r1, r3, #1
 80018ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80018b0:	400b      	ands	r3, r1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00a      	beq.n	80018cc <HAL_I2C_Init+0x138>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	1e59      	subs	r1, r3, #1
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80018c4:	3301      	adds	r3, #1
 80018c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018ca:	e051      	b.n	8001970 <HAL_I2C_Init+0x1dc>
 80018cc:	2304      	movs	r3, #4
 80018ce:	e04f      	b.n	8001970 <HAL_I2C_Init+0x1dc>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d111      	bne.n	80018fc <HAL_I2C_Init+0x168>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	1e58      	subs	r0, r3, #1
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6859      	ldr	r1, [r3, #4]
 80018e0:	460b      	mov	r3, r1
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	440b      	add	r3, r1
 80018e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80018ea:	3301      	adds	r3, #1
 80018ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	bf0c      	ite	eq
 80018f4:	2301      	moveq	r3, #1
 80018f6:	2300      	movne	r3, #0
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	e012      	b.n	8001922 <HAL_I2C_Init+0x18e>
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	1e58      	subs	r0, r3, #1
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6859      	ldr	r1, [r3, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	440b      	add	r3, r1
 800190a:	0099      	lsls	r1, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001912:	3301      	adds	r3, #1
 8001914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001918:	2b00      	cmp	r3, #0
 800191a:	bf0c      	ite	eq
 800191c:	2301      	moveq	r3, #1
 800191e:	2300      	movne	r3, #0
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_I2C_Init+0x196>
 8001926:	2301      	movs	r3, #1
 8001928:	e022      	b.n	8001970 <HAL_I2C_Init+0x1dc>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10e      	bne.n	8001950 <HAL_I2C_Init+0x1bc>
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	1e58      	subs	r0, r3, #1
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6859      	ldr	r1, [r3, #4]
 800193a:	460b      	mov	r3, r1
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	440b      	add	r3, r1
 8001940:	fbb0 f3f3 	udiv	r3, r0, r3
 8001944:	3301      	adds	r3, #1
 8001946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800194a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800194e:	e00f      	b.n	8001970 <HAL_I2C_Init+0x1dc>
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	1e58      	subs	r0, r3, #1
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6859      	ldr	r1, [r3, #4]
 8001958:	460b      	mov	r3, r1
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	0099      	lsls	r1, r3, #2
 8001960:	440b      	add	r3, r1
 8001962:	fbb0 f3f3 	udiv	r3, r0, r3
 8001966:	3301      	adds	r3, #1
 8001968:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800196c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	6809      	ldr	r1, [r1, #0]
 8001974:	4313      	orrs	r3, r2
 8001976:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69da      	ldr	r2, [r3, #28]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a1b      	ldr	r3, [r3, #32]
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	430a      	orrs	r2, r1
 8001992:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800199e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6911      	ldr	r1, [r2, #16]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	68d2      	ldr	r2, [r2, #12]
 80019aa:	4311      	orrs	r1, r2
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	6812      	ldr	r2, [r2, #0]
 80019b0:	430b      	orrs	r3, r1
 80019b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695a      	ldr	r2, [r3, #20]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	430a      	orrs	r2, r1
 80019ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f042 0201 	orr.w	r2, r2, #1
 80019de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2220      	movs	r2, #32
 80019ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	000186a0 	.word	0x000186a0
 8001a0c:	001e847f 	.word	0x001e847f
 8001a10:	003d08ff 	.word	0x003d08ff
 8001a14:	431bde83 	.word	0x431bde83
 8001a18:	10624dd3 	.word	0x10624dd3

08001a1c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e0e8      	b.n	8001c00 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d106      	bne.n	8001a48 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f006 feda 	bl	80087fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f002 fbbb 	bl	80041d6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3304      	adds	r3, #4
 8001a68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a6a:	f002 fb91 	bl	8004190 <USB_CoreInit>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2202      	movs	r2, #2
 8001a78:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0bf      	b.n	8001c00 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f002 fbbf 	bl	800420a <USB_SetCurrentMode>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d005      	beq.n	8001a9e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2202      	movs	r2, #2
 8001a96:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e0b0      	b.n	8001c00 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	73fb      	strb	r3, [r7, #15]
 8001aa2:	e03e      	b.n	8001b22 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001aa4:	7bfa      	ldrb	r2, [r7, #15]
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	440b      	add	r3, r1
 8001ab2:	3311      	adds	r3, #17
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	4613      	mov	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	440b      	add	r3, r1
 8001ac6:	3310      	adds	r3, #16
 8001ac8:	7bfa      	ldrb	r2, [r7, #15]
 8001aca:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001acc:	7bfa      	ldrb	r2, [r7, #15]
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	440b      	add	r3, r1
 8001ada:	3313      	adds	r3, #19
 8001adc:	2200      	movs	r2, #0
 8001ade:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ae0:	7bfa      	ldrb	r2, [r7, #15]
 8001ae2:	6879      	ldr	r1, [r7, #4]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	440b      	add	r3, r1
 8001aee:	3320      	adds	r3, #32
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001af4:	7bfa      	ldrb	r2, [r7, #15]
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	4613      	mov	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4413      	add	r3, r2
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	440b      	add	r3, r1
 8001b02:	3324      	adds	r3, #36	@ 0x24
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	1c5a      	adds	r2, r3, #1
 8001b0e:	4613      	mov	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	440b      	add	r3, r1
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	73fb      	strb	r3, [r7, #15]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	791b      	ldrb	r3, [r3, #4]
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d3bb      	bcc.n	8001aa4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	73fb      	strb	r3, [r7, #15]
 8001b30:	e044      	b.n	8001bbc <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b32:	7bfa      	ldrb	r2, [r7, #15]
 8001b34:	6879      	ldr	r1, [r7, #4]
 8001b36:	4613      	mov	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	440b      	add	r3, r1
 8001b40:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b48:	7bfa      	ldrb	r2, [r7, #15]
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	440b      	add	r3, r1
 8001b56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b5a:	7bfa      	ldrb	r2, [r7, #15]
 8001b5c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b5e:	7bfa      	ldrb	r2, [r7, #15]
 8001b60:	6879      	ldr	r1, [r7, #4]
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	440b      	add	r3, r1
 8001b6c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001b70:	2200      	movs	r2, #0
 8001b72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b74:	7bfa      	ldrb	r2, [r7, #15]
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	440b      	add	r3, r1
 8001b82:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b8a:	7bfa      	ldrb	r2, [r7, #15]
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ba0:	7bfa      	ldrb	r2, [r7, #15]
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	440b      	add	r3, r1
 8001bae:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bb6:	7bfb      	ldrb	r3, [r7, #15]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	73fb      	strb	r3, [r7, #15]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	791b      	ldrb	r3, [r3, #4]
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d3b5      	bcc.n	8001b32 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6818      	ldr	r0, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd0:	f002 fb27 	bl	8004222 <USB_DevInit>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d005      	beq.n	8001be6 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2202      	movs	r2, #2
 8001bde:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00c      	b.n	8001c00 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f004 fda6 	bl	800674a <USB_DevDisconnect>

  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3710      	adds	r7, #16
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <HAL_PCD_Start+0x16>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e016      	b.n	8001c4c <HAL_PCD_Start+0x44>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f002 fabd 	bl	80041aa <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001c30:	2101      	movs	r1, #1
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f007 f855 	bl	8008ce2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f004 fd7a 	bl	8006736 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f004 fd7c 	bl	800675e <USB_ReadInterrupts>
 8001c66:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 fb1a 	bl	80022ac <PCD_EP_ISR_Handler>

    return;
 8001c78:	e119      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d013      	beq.n	8001cac <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c96:	b292      	uxth	r2, r2
 8001c98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f006 fe28 	bl	80088f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f905 	bl	8001eb4 <HAL_PCD_SetAddress>

    return;
 8001caa:	e100      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00c      	beq.n	8001cd0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001cc8:	b292      	uxth	r2, r2
 8001cca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001cce:	e0ee      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00c      	beq.n	8001cf4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001cec:	b292      	uxth	r2, r2
 8001cee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001cf2:	e0dc      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d027      	beq.n	8001d4e <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0204 	bic.w	r2, r2, #4
 8001d10:	b292      	uxth	r2, r2
 8001d12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 0208 	bic.w	r2, r2, #8
 8001d28:	b292      	uxth	r2, r2
 8001d2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f006 fe18 	bl	8008964 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d46:	b292      	uxth	r2, r2
 8001d48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001d4c:	e0af      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f000 8083 	beq.w	8001e60 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	77fb      	strb	r3, [r7, #31]
 8001d5e:	e010      	b.n	8001d82 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	461a      	mov	r2, r3
 8001d66:	7ffb      	ldrb	r3, [r7, #31]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	441a      	add	r2, r3
 8001d6c:	7ffb      	ldrb	r3, [r7, #31]
 8001d6e:	8812      	ldrh	r2, [r2, #0]
 8001d70:	b292      	uxth	r2, r2
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	3320      	adds	r3, #32
 8001d76:	443b      	add	r3, r7
 8001d78:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001d7c:	7ffb      	ldrb	r3, [r7, #31]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	77fb      	strb	r3, [r7, #31]
 8001d82:	7ffb      	ldrb	r3, [r7, #31]
 8001d84:	2b07      	cmp	r3, #7
 8001d86:	d9eb      	bls.n	8001d60 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	b292      	uxth	r2, r2
 8001d9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	b292      	uxth	r2, r2
 8001db4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001db8:	bf00      	nop
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0f6      	beq.n	8001dba <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dde:	b292      	uxth	r2, r2
 8001de0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001de4:	2300      	movs	r3, #0
 8001de6:	77fb      	strb	r3, [r7, #31]
 8001de8:	e00f      	b.n	8001e0a <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001dea:	7ffb      	ldrb	r3, [r7, #31]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	6812      	ldr	r2, [r2, #0]
 8001df0:	4611      	mov	r1, r2
 8001df2:	7ffa      	ldrb	r2, [r7, #31]
 8001df4:	0092      	lsls	r2, r2, #2
 8001df6:	440a      	add	r2, r1
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	3320      	adds	r3, #32
 8001dfc:	443b      	add	r3, r7
 8001dfe:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001e02:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001e04:	7ffb      	ldrb	r3, [r7, #31]
 8001e06:	3301      	adds	r3, #1
 8001e08:	77fb      	strb	r3, [r7, #31]
 8001e0a:	7ffb      	ldrb	r3, [r7, #31]
 8001e0c:	2b07      	cmp	r3, #7
 8001e0e:	d9ec      	bls.n	8001dea <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 0208 	orr.w	r2, r2, #8
 8001e22:	b292      	uxth	r2, r2
 8001e24:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e3a:	b292      	uxth	r2, r2
 8001e3c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f042 0204 	orr.w	r2, r2, #4
 8001e52:	b292      	uxth	r2, r2
 8001e54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f006 fd69 	bl	8008930 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e5e:	e026      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001e60:	69bb      	ldr	r3, [r7, #24]
 8001e62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00f      	beq.n	8001e8a <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001e7c:	b292      	uxth	r2, r2
 8001e7e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f006 fd27 	bl	80088d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e88:	e011      	b.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d00c      	beq.n	8001eae <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ea6:	b292      	uxth	r2, r2
 8001ea8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001eac:	bf00      	nop
  }
}
 8001eae:	3720      	adds	r7, #32
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d101      	bne.n	8001ece <HAL_PCD_SetAddress+0x1a>
 8001eca:	2302      	movs	r3, #2
 8001ecc:	e012      	b.n	8001ef4 <HAL_PCD_SetAddress+0x40>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	78fa      	ldrb	r2, [r7, #3]
 8001eda:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	78fa      	ldrb	r2, [r7, #3]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f004 fc13 	bl	8006710 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	4608      	mov	r0, r1
 8001f06:	4611      	mov	r1, r2
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	70fb      	strb	r3, [r7, #3]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	803b      	strh	r3, [r7, #0]
 8001f12:	4613      	mov	r3, r2
 8001f14:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001f16:	2300      	movs	r3, #0
 8001f18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	da0e      	bge.n	8001f40 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f22:	78fb      	ldrb	r3, [r7, #3]
 8001f24:	f003 0207 	and.w	r2, r3, #7
 8001f28:	4613      	mov	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4413      	add	r3, r2
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	3310      	adds	r3, #16
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	705a      	strb	r2, [r3, #1]
 8001f3e:	e00e      	b.n	8001f5e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f40:	78fb      	ldrb	r3, [r7, #3]
 8001f42:	f003 0207 	and.w	r2, r3, #7
 8001f46:	4613      	mov	r3, r2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001f6a:	883a      	ldrh	r2, [r7, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	78ba      	ldrb	r2, [r7, #2]
 8001f74:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f76:	78bb      	ldrb	r3, [r7, #2]
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d102      	bne.n	8001f82 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d101      	bne.n	8001f90 <HAL_PCD_EP_Open+0x94>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e00e      	b.n	8001fae <HAL_PCD_EP_Open+0xb2>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68f9      	ldr	r1, [r7, #12]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f002 f95c 	bl	800425c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001fac:	7afb      	ldrb	r3, [r7, #11]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b084      	sub	sp, #16
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	da0e      	bge.n	8001fe8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fca:	78fb      	ldrb	r3, [r7, #3]
 8001fcc:	f003 0207 	and.w	r2, r3, #7
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	3310      	adds	r3, #16
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	705a      	strb	r2, [r3, #1]
 8001fe6:	e00e      	b.n	8002006 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fe8:	78fb      	ldrb	r3, [r7, #3]
 8001fea:	f003 0207 	and.w	r2, r3, #7
 8001fee:	4613      	mov	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002006:	78fb      	ldrb	r3, [r7, #3]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	b2da      	uxtb	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002018:	2b01      	cmp	r3, #1
 800201a:	d101      	bne.n	8002020 <HAL_PCD_EP_Close+0x6a>
 800201c:	2302      	movs	r3, #2
 800201e:	e00e      	b.n	800203e <HAL_PCD_EP_Close+0x88>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2201      	movs	r2, #1
 8002024:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68f9      	ldr	r1, [r7, #12]
 800202e:	4618      	mov	r0, r3
 8002030:	f002 fcd4 	bl	80049dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	60f8      	str	r0, [r7, #12]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	603b      	str	r3, [r7, #0]
 8002052:	460b      	mov	r3, r1
 8002054:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002056:	7afb      	ldrb	r3, [r7, #11]
 8002058:	f003 0207 	and.w	r2, r3, #7
 800205c:	4613      	mov	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	4413      	add	r3, r2
 800206c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	2200      	movs	r2, #0
 800207e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2200      	movs	r2, #0
 8002084:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002086:	7afb      	ldrb	r3, [r7, #11]
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	b2da      	uxtb	r2, r3
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6979      	ldr	r1, [r7, #20]
 8002098:	4618      	mov	r0, r3
 800209a:	f002 fe8b 	bl	8004db4 <USB_EPStartXfer>

  return HAL_OK;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	f003 0207 	and.w	r2, r3, #7
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	440b      	add	r3, r1
 80020c6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr

080020d6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
 80020e2:	460b      	mov	r3, r1
 80020e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020e6:	7afb      	ldrb	r3, [r7, #11]
 80020e8:	f003 0207 	and.w	r2, r3, #7
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	3310      	adds	r3, #16
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4413      	add	r3, r2
 80020fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	2200      	movs	r2, #0
 800211a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	2201      	movs	r2, #1
 8002120:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002122:	7afb      	ldrb	r3, [r7, #11]
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	b2da      	uxtb	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6979      	ldr	r1, [r7, #20]
 8002134:	4618      	mov	r0, r3
 8002136:	f002 fe3d 	bl	8004db4 <USB_EPStartXfer>

  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	460b      	mov	r3, r1
 800214e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	7912      	ldrb	r2, [r2, #4]
 800215a:	4293      	cmp	r3, r2
 800215c:	d901      	bls.n	8002162 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e04c      	b.n	80021fc <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002162:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002166:	2b00      	cmp	r3, #0
 8002168:	da0e      	bge.n	8002188 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800216a:	78fb      	ldrb	r3, [r7, #3]
 800216c:	f003 0207 	and.w	r2, r3, #7
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	3310      	adds	r3, #16
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	4413      	add	r3, r2
 800217e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2201      	movs	r2, #1
 8002184:	705a      	strb	r2, [r3, #1]
 8002186:	e00c      	b.n	80021a2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2201      	movs	r2, #1
 80021a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021a8:	78fb      	ldrb	r3, [r7, #3]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d101      	bne.n	80021c2 <HAL_PCD_EP_SetStall+0x7e>
 80021be:	2302      	movs	r3, #2
 80021c0:	e01c      	b.n	80021fc <HAL_PCD_EP_SetStall+0xb8>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68f9      	ldr	r1, [r7, #12]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f004 f9a0 	bl	8006516 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021d6:	78fb      	ldrb	r3, [r7, #3]
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d108      	bne.n	80021f2 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80021ea:	4619      	mov	r1, r3
 80021ec:	4610      	mov	r0, r2
 80021ee:	f004 fac5 	bl	800677c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002210:	78fb      	ldrb	r3, [r7, #3]
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	7912      	ldrb	r2, [r2, #4]
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e040      	b.n	80022a4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002222:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002226:	2b00      	cmp	r3, #0
 8002228:	da0e      	bge.n	8002248 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800222a:	78fb      	ldrb	r3, [r7, #3]
 800222c:	f003 0207 	and.w	r2, r3, #7
 8002230:	4613      	mov	r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4413      	add	r3, r2
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	3310      	adds	r3, #16
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2201      	movs	r2, #1
 8002244:	705a      	strb	r2, [r3, #1]
 8002246:	e00e      	b.n	8002266 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002248:	78fb      	ldrb	r3, [r7, #3]
 800224a:	f003 0207 	and.w	r2, r3, #7
 800224e:	4613      	mov	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	4413      	add	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800226c:	78fb      	ldrb	r3, [r7, #3]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	b2da      	uxtb	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800227e:	2b01      	cmp	r3, #1
 8002280:	d101      	bne.n	8002286 <HAL_PCD_EP_ClrStall+0x82>
 8002282:	2302      	movs	r3, #2
 8002284:	e00e      	b.n	80022a4 <HAL_PCD_EP_ClrStall+0xa0>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68f9      	ldr	r1, [r7, #12]
 8002294:	4618      	mov	r0, r3
 8002296:	f004 f98e 	bl	80065b6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b096      	sub	sp, #88	@ 0x58
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022b4:	e3bb      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022be:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80022c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f003 030f 	and.w	r3, r3, #15
 80022cc:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 80022d0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f040 8175 	bne.w	80025c4 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80022da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d14e      	bne.n	8002384 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80022f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022f6:	81fb      	strh	r3, [r7, #14]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	89fb      	ldrh	r3, [r7, #14]
 80022fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002306:	b29b      	uxth	r3, r3
 8002308:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3310      	adds	r3, #16
 800230e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002318:	b29b      	uxth	r3, r3
 800231a:	461a      	mov	r2, r3
 800231c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	4413      	add	r3, r2
 8002324:	3302      	adds	r3, #2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6812      	ldr	r2, [r2, #0]
 800232c:	4413      	add	r3, r2
 800232e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002338:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800233a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800233c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800233e:	695a      	ldr	r2, [r3, #20]
 8002340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	441a      	add	r2, r3
 8002346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002348:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800234a:	2100      	movs	r1, #0
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f006 faa8 	bl	80088a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	7b5b      	ldrb	r3, [r3, #13]
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 8368 	beq.w	8002a2e <PCD_EP_ISR_Handler+0x782>
 800235e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2b00      	cmp	r3, #0
 8002364:	f040 8363 	bne.w	8002a2e <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7b5b      	ldrb	r3, [r3, #13]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002372:	b2da      	uxtb	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	735a      	strb	r2, [r3, #13]
 8002382:	e354      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800238a:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002396:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800239a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d034      	beq.n	800240c <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	461a      	mov	r2, r3
 80023ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	4413      	add	r3, r2
 80023b6:	3306      	adds	r3, #6
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	4413      	add	r3, r2
 80023c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80023c4:	881b      	ldrh	r3, [r3, #0]
 80023c6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023cc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6818      	ldr	r0, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80023d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023da:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80023dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023de:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	f004 fa1c 	bl	800681e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80023f2:	4013      	ands	r3, r2
 80023f4:	823b      	strh	r3, [r7, #16]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	8a3a      	ldrh	r2, [r7, #16]
 80023fc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002400:	b292      	uxth	r2, r2
 8002402:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f006 fa1f 	bl	8008848 <HAL_PCD_SetupStageCallback>
 800240a:	e310      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800240c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002410:	2b00      	cmp	r3, #0
 8002412:	f280 830c 	bge.w	8002a2e <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	881b      	ldrh	r3, [r3, #0]
 800241c:	b29a      	uxth	r2, r3
 800241e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002422:	4013      	ands	r3, r2
 8002424:	83fb      	strh	r3, [r7, #30]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	8bfa      	ldrh	r2, [r7, #30]
 800242c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002430:	b292      	uxth	r2, r2
 8002432:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800243c:	b29b      	uxth	r3, r3
 800243e:	461a      	mov	r2, r3
 8002440:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	4413      	add	r3, r2
 8002448:	3306      	adds	r3, #6
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	4413      	add	r3, r2
 8002452:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800245c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800245e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d019      	beq.n	800249c <PCD_EP_ISR_Handler+0x1f0>
 8002468:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d015      	beq.n	800249c <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002476:	6959      	ldr	r1, [r3, #20]
 8002478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800247a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800247c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800247e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002480:	b29b      	uxth	r3, r3
 8002482:	f004 f9cc 	bl	800681e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002488:	695a      	ldr	r2, [r3, #20]
 800248a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	441a      	add	r2, r3
 8002490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002492:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002494:	2100      	movs	r1, #0
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f006 f9e8 	bl	800886c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80024a6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 82bd 	bne.w	8002a2e <PCD_EP_ISR_Handler+0x782>
 80024b4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024b8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80024bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80024c0:	f000 82b5 	beq.w	8002a2e <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	61bb      	str	r3, [r7, #24]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	4413      	add	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80024e2:	617b      	str	r3, [r7, #20]
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	801a      	strh	r2, [r3, #0]
 80024f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80024fa:	d91d      	bls.n	8002538 <PCD_EP_ISR_Handler+0x28c>
 80024fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	095b      	lsrs	r3, r3, #5
 8002502:	647b      	str	r3, [r7, #68]	@ 0x44
 8002504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	f003 031f 	and.w	r3, r3, #31
 800250c:	2b00      	cmp	r3, #0
 800250e:	d102      	bne.n	8002516 <PCD_EP_ISR_Handler+0x26a>
 8002510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002512:	3b01      	subs	r3, #1
 8002514:	647b      	str	r3, [r7, #68]	@ 0x44
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	b29a      	uxth	r2, r3
 800251c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800251e:	b29b      	uxth	r3, r3
 8002520:	029b      	lsls	r3, r3, #10
 8002522:	b29b      	uxth	r3, r3
 8002524:	4313      	orrs	r3, r2
 8002526:	b29b      	uxth	r3, r3
 8002528:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800252c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002530:	b29a      	uxth	r2, r3
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	801a      	strh	r2, [r3, #0]
 8002536:	e026      	b.n	8002586 <PCD_EP_ISR_Handler+0x2da>
 8002538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10a      	bne.n	8002556 <PCD_EP_ISR_Handler+0x2aa>
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	b29b      	uxth	r3, r3
 8002546:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800254a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800254e:	b29a      	uxth	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	801a      	strh	r2, [r3, #0]
 8002554:	e017      	b.n	8002586 <PCD_EP_ISR_Handler+0x2da>
 8002556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	085b      	lsrs	r3, r3, #1
 800255c:	647b      	str	r3, [r7, #68]	@ 0x44
 800255e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <PCD_EP_ISR_Handler+0x2c4>
 800256a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800256c:	3301      	adds	r3, #1
 800256e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	b29a      	uxth	r2, r3
 8002576:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002578:	b29b      	uxth	r3, r3
 800257a:	029b      	lsls	r3, r3, #10
 800257c:	b29b      	uxth	r3, r3
 800257e:	4313      	orrs	r3, r2
 8002580:	b29a      	uxth	r2, r3
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	b29b      	uxth	r3, r3
 800258e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002596:	827b      	strh	r3, [r7, #18]
 8002598:	8a7b      	ldrh	r3, [r7, #18]
 800259a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800259e:	827b      	strh	r3, [r7, #18]
 80025a0:	8a7b      	ldrh	r3, [r7, #18]
 80025a2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80025a6:	827b      	strh	r3, [r7, #18]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	8a7b      	ldrh	r3, [r7, #18]
 80025ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025be:	b29b      	uxth	r3, r3
 80025c0:	8013      	strh	r3, [r2, #0]
 80025c2:	e234      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	461a      	mov	r2, r3
 80025ca:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025d8:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f280 80fc 	bge.w	80027da <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80025f8:	4013      	ands	r3, r2
 80025fa:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002610:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002614:	b292      	uxth	r2, r2
 8002616:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002618:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4413      	add	r3, r2
 800262c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800262e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002630:	7b1b      	ldrb	r3, [r3, #12]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d125      	bne.n	8002682 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	3306      	adds	r3, #6
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	4413      	add	r3, r2
 8002654:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800265e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002662:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 8092 	beq.w	8002790 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6818      	ldr	r0, [r3, #0]
 8002670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002672:	6959      	ldr	r1, [r3, #20]
 8002674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002676:	88da      	ldrh	r2, [r3, #6]
 8002678:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800267c:	f004 f8cf 	bl	800681e <USB_ReadPMA>
 8002680:	e086      	b.n	8002790 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002684:	78db      	ldrb	r3, [r3, #3]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d10a      	bne.n	80026a0 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800268a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800268e:	461a      	mov	r2, r3
 8002690:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f9d9 	bl	8002a4a <HAL_PCD_EP_DB_Receive>
 8002698:	4603      	mov	r3, r0
 800269a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800269e:	e077      	b.n	8002790 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	881b      	ldrh	r3, [r3, #0]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026ba:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	441a      	add	r2, r3
 80026cc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80026d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80026d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	461a      	mov	r2, r3
 80026ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d024      	beq.n	8002748 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002706:	b29b      	uxth	r3, r3
 8002708:	461a      	mov	r2, r3
 800270a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	4413      	add	r3, r2
 8002712:	3302      	adds	r3, #2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	4413      	add	r3, r2
 800271c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002726:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800272a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800272e:	2b00      	cmp	r3, #0
 8002730:	d02e      	beq.n	8002790 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
 8002736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002738:	6959      	ldr	r1, [r3, #20]
 800273a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800273c:	891a      	ldrh	r2, [r3, #8]
 800273e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002742:	f004 f86c 	bl	800681e <USB_ReadPMA>
 8002746:	e023      	b.n	8002790 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002750:	b29b      	uxth	r3, r3
 8002752:	461a      	mov	r2, r3
 8002754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	4413      	add	r3, r2
 800275c:	3306      	adds	r3, #6
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	4413      	add	r3, r2
 8002766:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002770:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002774:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002778:	2b00      	cmp	r3, #0
 800277a:	d009      	beq.n	8002790 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6818      	ldr	r0, [r3, #0]
 8002780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002782:	6959      	ldr	r1, [r3, #20]
 8002784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002786:	895a      	ldrh	r2, [r3, #10]
 8002788:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800278c:	f004 f847 	bl	800681e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002790:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002792:	69da      	ldr	r2, [r3, #28]
 8002794:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002798:	441a      	add	r2, r3
 800279a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800279c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800279e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027a0:	695a      	ldr	r2, [r3, #20]
 80027a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80027a6:	441a      	add	r2, r3
 80027a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027aa:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80027ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d005      	beq.n	80027c0 <PCD_EP_ISR_Handler+0x514>
 80027b4:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80027b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d206      	bcs.n	80027ce <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80027c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	4619      	mov	r1, r3
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f006 f850 	bl	800886c <HAL_PCD_DataOutStageCallback>
 80027cc:	e005      	b.n	80027da <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80027d4:	4618      	mov	r0, r3
 80027d6:	f002 faed 	bl	8004db4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80027da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80027de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 8123 	beq.w	8002a2e <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80027e8:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80027ec:	4613      	mov	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	3310      	adds	r3, #16
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	b29b      	uxth	r3, r3
 800280e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002816:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	441a      	add	r2, r3
 8002828:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800282c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002830:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002834:	b29b      	uxth	r3, r3
 8002836:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002838:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800283a:	78db      	ldrb	r3, [r3, #3]
 800283c:	2b01      	cmp	r3, #1
 800283e:	f040 80a2 	bne.w	8002986 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002844:	2200      	movs	r2, #0
 8002846:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800284a:	7b1b      	ldrb	r3, [r3, #12]
 800284c:	2b00      	cmp	r3, #0
 800284e:	f000 8093 	beq.w	8002978 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002852:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800285a:	2b00      	cmp	r3, #0
 800285c:	d046      	beq.n	80028ec <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800285e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002860:	785b      	ldrb	r3, [r3, #1]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d126      	bne.n	80028b4 <PCD_EP_ISR_Handler+0x608>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002874:	b29b      	uxth	r3, r3
 8002876:	461a      	mov	r2, r3
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	4413      	add	r3, r2
 800287c:	627b      	str	r3, [r7, #36]	@ 0x24
 800287e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	011a      	lsls	r2, r3, #4
 8002884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002886:	4413      	add	r3, r2
 8002888:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800288c:	623b      	str	r3, [r7, #32]
 800288e:	6a3b      	ldr	r3, [r7, #32]
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	b29b      	uxth	r3, r3
 8002894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002898:	b29a      	uxth	r2, r3
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	801a      	strh	r2, [r3, #0]
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	881b      	ldrh	r3, [r3, #0]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	801a      	strh	r2, [r3, #0]
 80028b2:	e061      	b.n	8002978 <PCD_EP_ISR_Handler+0x6cc>
 80028b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b6:	785b      	ldrb	r3, [r3, #1]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d15d      	bne.n	8002978 <PCD_EP_ISR_Handler+0x6cc>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	461a      	mov	r2, r3
 80028ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028d0:	4413      	add	r3, r2
 80028d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	011a      	lsls	r2, r3, #4
 80028da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028dc:	4413      	add	r3, r2
 80028de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80028e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e6:	2200      	movs	r2, #0
 80028e8:	801a      	strh	r2, [r3, #0]
 80028ea:	e045      	b.n	8002978 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028f4:	785b      	ldrb	r3, [r3, #1]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d126      	bne.n	8002948 <PCD_EP_ISR_Handler+0x69c>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002908:	b29b      	uxth	r3, r3
 800290a:	461a      	mov	r2, r3
 800290c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800290e:	4413      	add	r3, r2
 8002910:	637b      	str	r3, [r7, #52]	@ 0x34
 8002912:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	011a      	lsls	r2, r3, #4
 8002918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800291a:	4413      	add	r3, r2
 800291c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002920:	633b      	str	r3, [r7, #48]	@ 0x30
 8002922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002924:	881b      	ldrh	r3, [r3, #0]
 8002926:	b29b      	uxth	r3, r3
 8002928:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800292c:	b29a      	uxth	r2, r3
 800292e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002930:	801a      	strh	r2, [r3, #0]
 8002932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800293c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002940:	b29a      	uxth	r2, r3
 8002942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	e017      	b.n	8002978 <PCD_EP_ISR_Handler+0x6cc>
 8002948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800294a:	785b      	ldrb	r3, [r3, #1]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d113      	bne.n	8002978 <PCD_EP_ISR_Handler+0x6cc>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002958:	b29b      	uxth	r3, r3
 800295a:	461a      	mov	r2, r3
 800295c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800295e:	4413      	add	r3, r2
 8002960:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	011a      	lsls	r2, r3, #4
 8002968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800296a:	4413      	add	r3, r2
 800296c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002970:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002974:	2200      	movs	r2, #0
 8002976:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002978:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	4619      	mov	r1, r3
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f005 ff8f 	bl	80088a2 <HAL_PCD_DataInStageCallback>
 8002984:	e053      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002986:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800298a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d146      	bne.n	8002a20 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800299a:	b29b      	uxth	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	4413      	add	r3, r2
 80029a6:	3302      	adds	r3, #2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	4413      	add	r3, r2
 80029b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029b4:	881b      	ldrh	r3, [r3, #0]
 80029b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80029be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029c0:	699a      	ldr	r2, [r3, #24]
 80029c2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d907      	bls.n	80029da <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80029ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029cc:	699a      	ldr	r2, [r3, #24]
 80029ce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029d2:	1ad2      	subs	r2, r2, r3
 80029d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d6:	619a      	str	r2, [r3, #24]
 80029d8:	e002      	b.n	80029e0 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80029da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029dc:	2200      	movs	r2, #0
 80029de:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80029e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d106      	bne.n	80029f6 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	4619      	mov	r1, r3
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f005 ff57 	bl	80088a2 <HAL_PCD_DataInStageCallback>
 80029f4:	e01b      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80029f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f8:	695a      	ldr	r2, [r3, #20]
 80029fa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029fe:	441a      	add	r2, r3
 8002a00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a02:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002a04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a06:	69da      	ldr	r2, [r3, #28]
 8002a08:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a0c:	441a      	add	r2, r3
 8002a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a10:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f002 f9cb 	bl	8004db4 <USB_EPStartXfer>
 8002a1e:	e006      	b.n	8002a2e <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002a20:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002a24:	461a      	mov	r2, r3
 8002a26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f91b 	bl	8002c64 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	b21b      	sxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f6ff ac3b 	blt.w	80022b6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3758      	adds	r7, #88	@ 0x58
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b088      	sub	sp, #32
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	4613      	mov	r3, r2
 8002a56:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d07e      	beq.n	8002b60 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	4413      	add	r3, r2
 8002a76:	3302      	adds	r3, #2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	6812      	ldr	r2, [r2, #0]
 8002a7e:	4413      	add	r3, r2
 8002a80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a8a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	699a      	ldr	r2, [r3, #24]
 8002a90:	8b7b      	ldrh	r3, [r7, #26]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d306      	bcc.n	8002aa4 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	699a      	ldr	r2, [r3, #24]
 8002a9a:	8b7b      	ldrh	r3, [r7, #26]
 8002a9c:	1ad2      	subs	r2, r2, r3
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	619a      	str	r2, [r3, #24]
 8002aa2:	e002      	b.n	8002aaa <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d123      	bne.n	8002afa <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002acc:	833b      	strh	r3, [r7, #24]
 8002ace:	8b3b      	ldrh	r3, [r7, #24]
 8002ad0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ad4:	833b      	strh	r3, [r7, #24]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	441a      	add	r2, r3
 8002ae4:	8b3b      	ldrh	r3, [r7, #24]
 8002ae6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002aea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002aee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002af2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01f      	beq.n	8002b44 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b1e:	82fb      	strh	r3, [r7, #22]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	441a      	add	r2, r3
 8002b2e:	8afb      	ldrh	r3, [r7, #22]
 8002b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b44:	8b7b      	ldrh	r3, [r7, #26]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 8087 	beq.w	8002c5a <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	6959      	ldr	r1, [r3, #20]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	891a      	ldrh	r2, [r3, #8]
 8002b58:	8b7b      	ldrh	r3, [r7, #26]
 8002b5a:	f003 fe60 	bl	800681e <USB_ReadPMA>
 8002b5e:	e07c      	b.n	8002c5a <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	4413      	add	r3, r2
 8002b74:	3306      	adds	r3, #6
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b88:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	699a      	ldr	r2, [r3, #24]
 8002b8e:	8b7b      	ldrh	r3, [r7, #26]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d306      	bcc.n	8002ba2 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	699a      	ldr	r2, [r3, #24]
 8002b98:	8b7b      	ldrh	r3, [r7, #26]
 8002b9a:	1ad2      	subs	r2, r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	619a      	str	r2, [r3, #24]
 8002ba0:	e002      	b.n	8002ba8 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d123      	bne.n	8002bf8 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bca:	83fb      	strh	r3, [r7, #30]
 8002bcc:	8bfb      	ldrh	r3, [r7, #30]
 8002bce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002bd2:	83fb      	strh	r3, [r7, #30]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	441a      	add	r2, r3
 8002be2:	8bfb      	ldrh	r3, [r7, #30]
 8002be4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002be8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d11f      	bne.n	8002c42 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	461a      	mov	r2, r3
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c1c:	83bb      	strh	r3, [r7, #28]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	441a      	add	r2, r3
 8002c2c:	8bbb      	ldrh	r3, [r7, #28]
 8002c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002c42:	8b7b      	ldrh	r3, [r7, #26]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d008      	beq.n	8002c5a <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6818      	ldr	r0, [r3, #0]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	6959      	ldr	r1, [r3, #20]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	895a      	ldrh	r2, [r3, #10]
 8002c54:	8b7b      	ldrh	r3, [r7, #26]
 8002c56:	f003 fde2 	bl	800681e <USB_ReadPMA>
    }
  }

  return count;
 8002c5a:	8b7b      	ldrh	r3, [r7, #26]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3720      	adds	r7, #32
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b0a4      	sub	sp, #144	@ 0x90
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c72:	88fb      	ldrh	r3, [r7, #6]
 8002c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 81dd 	beq.w	8003038 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	461a      	mov	r2, r3
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	4413      	add	r3, r2
 8002c92:	3302      	adds	r3, #2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	6812      	ldr	r2, [r2, #0]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ca6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	699a      	ldr	r2, [r3, #24]
 8002cae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d907      	bls.n	8002cc6 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	699a      	ldr	r2, [r3, #24]
 8002cba:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cbe:	1ad2      	subs	r2, r2, r3
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	619a      	str	r2, [r3, #24]
 8002cc4:	e002      	b.n	8002ccc <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f040 80b9 	bne.w	8002e48 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	785b      	ldrb	r3, [r3, #1]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d126      	bne.n	8002d2c <HAL_PCD_EP_DB_Transmit+0xc8>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	461a      	mov	r2, r3
 8002cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf2:	4413      	add	r3, r2
 8002cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	011a      	lsls	r2, r3, #4
 8002cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cfe:	4413      	add	r3, r2
 8002d00:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d08:	881b      	ldrh	r3, [r3, #0]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d14:	801a      	strh	r2, [r3, #0]
 8002d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d18:	881b      	ldrh	r3, [r3, #0]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d28:	801a      	strh	r2, [r3, #0]
 8002d2a:	e01a      	b.n	8002d62 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	785b      	ldrb	r3, [r3, #1]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d116      	bne.n	8002d62 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	461a      	mov	r2, r3
 8002d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d48:	4413      	add	r3, r2
 8002d4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	011a      	lsls	r2, r3, #4
 8002d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d54:	4413      	add	r3, r2
 8002d56:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d5e:	2200      	movs	r2, #0
 8002d60:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	785b      	ldrb	r3, [r3, #1]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d126      	bne.n	8002dbe <HAL_PCD_EP_DB_Transmit+0x15a>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	61fb      	str	r3, [r7, #28]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	461a      	mov	r2, r3
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	4413      	add	r3, r2
 8002d86:	61fb      	str	r3, [r7, #28]
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	011a      	lsls	r2, r3, #4
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	4413      	add	r3, r2
 8002d92:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002d96:	61bb      	str	r3, [r7, #24]
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	801a      	strh	r2, [r3, #0]
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002db2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	801a      	strh	r2, [r3, #0]
 8002dbc:	e017      	b.n	8002dee <HAL_PCD_EP_DB_Transmit+0x18a>
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	785b      	ldrb	r3, [r3, #1]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d113      	bne.n	8002dee <HAL_PCD_EP_DB_Transmit+0x18a>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd4:	4413      	add	r3, r2
 8002dd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	011a      	lsls	r2, r3, #4
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	4413      	add	r3, r2
 8002de2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002de6:	623b      	str	r3, [r7, #32]
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	2200      	movs	r2, #0
 8002dec:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	4619      	mov	r1, r3
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f005 fd54 	bl	80088a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002dfa:	88fb      	ldrh	r3, [r7, #6]
 8002dfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f000 82fc 	beq.w	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	881b      	ldrh	r3, [r3, #0]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e20:	82fb      	strh	r3, [r7, #22]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	461a      	mov	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	441a      	add	r2, r3
 8002e30:	8afb      	ldrh	r3, [r7, #22]
 8002e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	8013      	strh	r3, [r2, #0]
 8002e46:	e2da      	b.n	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d021      	beq.n	8002e96 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	461a      	mov	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	881b      	ldrh	r3, [r3, #0]
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e6c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	461a      	mov	r2, r3
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	441a      	add	r2, r3
 8002e7e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002e82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e8a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	f040 82ae 	bne.w	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eaa:	441a      	add	r2, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eb8:	441a      	add	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	6a1a      	ldr	r2, [r3, #32]
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d30b      	bcc.n	8002ee2 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	6a1a      	ldr	r2, [r3, #32]
 8002ed6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002eda:	1ad2      	subs	r2, r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	621a      	str	r2, [r3, #32]
 8002ee0:	e017      	b.n	8002f12 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d108      	bne.n	8002efc <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002eea:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002efa:	e00a      	b.n	8002f12 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	785b      	ldrb	r3, [r3, #1]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d165      	bne.n	8002fe6 <HAL_PCD_EP_DB_Transmit+0x382>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f2e:	4413      	add	r3, r2
 8002f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	011a      	lsls	r2, r3, #4
 8002f38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002f40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f50:	801a      	strh	r2, [r3, #0]
 8002f52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f56:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f58:	d91d      	bls.n	8002f96 <HAL_PCD_EP_DB_Transmit+0x332>
 8002f5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f5e:	095b      	lsrs	r3, r3, #5
 8002f60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f66:	f003 031f 	and.w	r3, r3, #31
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d102      	bne.n	8002f74 <HAL_PCD_EP_DB_Transmit+0x310>
 8002f6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f70:	3b01      	subs	r3, #1
 8002f72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	029b      	lsls	r3, r3, #10
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	4313      	orrs	r3, r2
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f92:	801a      	strh	r2, [r3, #0]
 8002f94:	e044      	b.n	8003020 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10a      	bne.n	8002fb4 <HAL_PCD_EP_DB_Transmit+0x350>
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb0:	801a      	strh	r2, [r3, #0]
 8002fb2:	e035      	b.n	8003020 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fb8:	085b      	lsrs	r3, r3, #1
 8002fba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d002      	beq.n	8002fce <HAL_PCD_EP_DB_Transmit+0x36a>
 8002fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fca:	3301      	adds	r3, #1
 8002fcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd0:	881b      	ldrh	r3, [r3, #0]
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	029b      	lsls	r3, r3, #10
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe2:	801a      	strh	r2, [r3, #0]
 8002fe4:	e01c      	b.n	8003020 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	785b      	ldrb	r3, [r3, #1]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d118      	bne.n	8003020 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003002:	4413      	add	r3, r2
 8003004:	647b      	str	r3, [r7, #68]	@ 0x44
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	011a      	lsls	r2, r3, #4
 800300c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800300e:	4413      	add	r3, r2
 8003010:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003014:	643b      	str	r3, [r7, #64]	@ 0x40
 8003016:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800301a:	b29a      	uxth	r2, r3
 800301c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800301e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	6959      	ldr	r1, [r3, #20]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	891a      	ldrh	r2, [r3, #8]
 800302c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003030:	b29b      	uxth	r3, r3
 8003032:	f003 fbae 	bl	8006792 <USB_WritePMA>
 8003036:	e1e2      	b.n	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003040:	b29b      	uxth	r3, r3
 8003042:	461a      	mov	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	4413      	add	r3, r2
 800304c:	3306      	adds	r3, #6
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	6812      	ldr	r2, [r2, #0]
 8003054:	4413      	add	r3, r2
 8003056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800305a:	881b      	ldrh	r3, [r3, #0]
 800305c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003060:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	699a      	ldr	r2, [r3, #24]
 8003068:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800306c:	429a      	cmp	r2, r3
 800306e:	d307      	bcc.n	8003080 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	699a      	ldr	r2, [r3, #24]
 8003074:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003078:	1ad2      	subs	r2, r2, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	619a      	str	r2, [r3, #24]
 800307e:	e002      	b.n	8003086 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2200      	movs	r2, #0
 8003084:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 80c0 	bne.w	8003210 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	785b      	ldrb	r3, [r3, #1]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d126      	bne.n	80030e6 <HAL_PCD_EP_DB_Transmit+0x482>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	461a      	mov	r2, r3
 80030aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030ac:	4413      	add	r3, r2
 80030ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	011a      	lsls	r2, r3, #4
 80030b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030b8:	4413      	add	r3, r2
 80030ba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030c2:	881b      	ldrh	r3, [r3, #0]
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030ce:	801a      	strh	r2, [r3, #0]
 80030d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030de:	b29a      	uxth	r2, r3
 80030e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030e2:	801a      	strh	r2, [r3, #0]
 80030e4:	e01a      	b.n	800311c <HAL_PCD_EP_DB_Transmit+0x4b8>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	785b      	ldrb	r3, [r3, #1]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d116      	bne.n	800311c <HAL_PCD_EP_DB_Transmit+0x4b8>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	461a      	mov	r2, r3
 8003100:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003102:	4413      	add	r3, r2
 8003104:	667b      	str	r3, [r7, #100]	@ 0x64
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	011a      	lsls	r2, r3, #4
 800310c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800310e:	4413      	add	r3, r2
 8003110:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003114:	663b      	str	r3, [r7, #96]	@ 0x60
 8003116:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003118:	2200      	movs	r2, #0
 800311a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	677b      	str	r3, [r7, #116]	@ 0x74
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	785b      	ldrb	r3, [r3, #1]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d12b      	bne.n	8003182 <HAL_PCD_EP_DB_Transmit+0x51e>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003138:	b29b      	uxth	r3, r3
 800313a:	461a      	mov	r2, r3
 800313c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800313e:	4413      	add	r3, r2
 8003140:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	011a      	lsls	r2, r3, #4
 8003148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314a:	4413      	add	r3, r2
 800314c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003150:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003154:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003158:	881b      	ldrh	r3, [r3, #0]
 800315a:	b29b      	uxth	r3, r3
 800315c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003160:	b29a      	uxth	r2, r3
 8003162:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003166:	801a      	strh	r2, [r3, #0]
 8003168:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800316c:	881b      	ldrh	r3, [r3, #0]
 800316e:	b29b      	uxth	r3, r3
 8003170:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003174:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003178:	b29a      	uxth	r2, r3
 800317a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800317e:	801a      	strh	r2, [r3, #0]
 8003180:	e017      	b.n	80031b2 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	785b      	ldrb	r3, [r3, #1]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d113      	bne.n	80031b2 <HAL_PCD_EP_DB_Transmit+0x54e>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003192:	b29b      	uxth	r3, r3
 8003194:	461a      	mov	r2, r3
 8003196:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003198:	4413      	add	r3, r2
 800319a:	677b      	str	r3, [r7, #116]	@ 0x74
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	011a      	lsls	r2, r3, #4
 80031a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031a4:	4413      	add	r3, r2
 80031a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80031aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80031ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031ae:	2200      	movs	r2, #0
 80031b0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	4619      	mov	r1, r3
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f005 fb72 	bl	80088a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80031be:	88fb      	ldrh	r3, [r7, #6]
 80031c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f040 811a 	bne.w	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	461a      	mov	r2, r3
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	b29b      	uxth	r3, r3
 80031dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031e4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	461a      	mov	r2, r3
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	441a      	add	r2, r3
 80031f6:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80031fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003202:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800320a:	b29b      	uxth	r3, r3
 800320c:	8013      	strh	r3, [r2, #0]
 800320e:	e0f6      	b.n	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003210:	88fb      	ldrh	r3, [r7, #6]
 8003212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d121      	bne.n	800325e <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	b29b      	uxth	r3, r3
 800322c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003234:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	441a      	add	r2, r3
 8003246:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800324a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800324e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003252:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800325a:	b29b      	uxth	r3, r3
 800325c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003264:	2b01      	cmp	r3, #1
 8003266:	f040 80ca 	bne.w	80033fe <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	695a      	ldr	r2, [r3, #20]
 800326e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003272:	441a      	add	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	69da      	ldr	r2, [r3, #28]
 800327c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003280:	441a      	add	r2, r3
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	6a1a      	ldr	r2, [r3, #32]
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	429a      	cmp	r2, r3
 8003290:	d30b      	bcc.n	80032aa <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	6a1a      	ldr	r2, [r3, #32]
 800329e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a2:	1ad2      	subs	r2, r2, r3
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	621a      	str	r2, [r3, #32]
 80032a8:	e017      	b.n	80032da <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d108      	bne.n	80032c4 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80032b2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80032b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80032c2:	e00a      	b.n	80032da <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2200      	movs	r2, #0
 80032d0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	657b      	str	r3, [r7, #84]	@ 0x54
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	785b      	ldrb	r3, [r3, #1]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d165      	bne.n	80033b4 <HAL_PCD_EP_DB_Transmit+0x750>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	461a      	mov	r2, r3
 80032fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032fc:	4413      	add	r3, r2
 80032fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	011a      	lsls	r2, r3, #4
 8003306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003308:	4413      	add	r3, r2
 800330a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800330e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003310:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	b29b      	uxth	r3, r3
 8003316:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800331a:	b29a      	uxth	r2, r3
 800331c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800331e:	801a      	strh	r2, [r3, #0]
 8003320:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003324:	2b3e      	cmp	r3, #62	@ 0x3e
 8003326:	d91d      	bls.n	8003364 <HAL_PCD_EP_DB_Transmit+0x700>
 8003328:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800332c:	095b      	lsrs	r3, r3, #5
 800332e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003330:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	2b00      	cmp	r3, #0
 800333a:	d102      	bne.n	8003342 <HAL_PCD_EP_DB_Transmit+0x6de>
 800333c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800333e:	3b01      	subs	r3, #1
 8003340:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003342:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003344:	881b      	ldrh	r3, [r3, #0]
 8003346:	b29a      	uxth	r2, r3
 8003348:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800334a:	b29b      	uxth	r3, r3
 800334c:	029b      	lsls	r3, r3, #10
 800334e:	b29b      	uxth	r3, r3
 8003350:	4313      	orrs	r3, r2
 8003352:	b29b      	uxth	r3, r3
 8003354:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003358:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800335c:	b29a      	uxth	r2, r3
 800335e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003360:	801a      	strh	r2, [r3, #0]
 8003362:	e041      	b.n	80033e8 <HAL_PCD_EP_DB_Transmit+0x784>
 8003364:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10a      	bne.n	8003382 <HAL_PCD_EP_DB_Transmit+0x71e>
 800336c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	b29b      	uxth	r3, r3
 8003372:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003376:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800337a:	b29a      	uxth	r2, r3
 800337c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800337e:	801a      	strh	r2, [r3, #0]
 8003380:	e032      	b.n	80033e8 <HAL_PCD_EP_DB_Transmit+0x784>
 8003382:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003386:	085b      	lsrs	r3, r3, #1
 8003388:	66bb      	str	r3, [r7, #104]	@ 0x68
 800338a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d002      	beq.n	800339c <HAL_PCD_EP_DB_Transmit+0x738>
 8003396:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003398:	3301      	adds	r3, #1
 800339a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800339c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	029b      	lsls	r3, r3, #10
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	4313      	orrs	r3, r2
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033b0:	801a      	strh	r2, [r3, #0]
 80033b2:	e019      	b.n	80033e8 <HAL_PCD_EP_DB_Transmit+0x784>
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	785b      	ldrb	r3, [r3, #1]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d115      	bne.n	80033e8 <HAL_PCD_EP_DB_Transmit+0x784>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	461a      	mov	r2, r3
 80033c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033ca:	4413      	add	r3, r2
 80033cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	011a      	lsls	r2, r3, #4
 80033d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033d6:	4413      	add	r3, r2
 80033d8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80033dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80033de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033e6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6818      	ldr	r0, [r3, #0]
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	6959      	ldr	r1, [r3, #20]
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	895a      	ldrh	r2, [r3, #10]
 80033f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	f003 f9ca 	bl	8006792 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4413      	add	r3, r2
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	b29b      	uxth	r3, r3
 8003410:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003414:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003418:	82bb      	strh	r3, [r7, #20]
 800341a:	8abb      	ldrh	r3, [r7, #20]
 800341c:	f083 0310 	eor.w	r3, r3, #16
 8003420:	82bb      	strh	r3, [r7, #20]
 8003422:	8abb      	ldrh	r3, [r7, #20]
 8003424:	f083 0320 	eor.w	r3, r3, #32
 8003428:	82bb      	strh	r3, [r7, #20]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	461a      	mov	r2, r3
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	441a      	add	r2, r3
 8003438:	8abb      	ldrh	r3, [r7, #20]
 800343a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800343e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800344a:	b29b      	uxth	r3, r3
 800344c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3790      	adds	r7, #144	@ 0x90
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	607b      	str	r3, [r7, #4]
 8003462:	460b      	mov	r3, r1
 8003464:	817b      	strh	r3, [r7, #10]
 8003466:	4613      	mov	r3, r2
 8003468:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800346a:	897b      	ldrh	r3, [r7, #10]
 800346c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003470:	b29b      	uxth	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00b      	beq.n	800348e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003476:	897b      	ldrh	r3, [r7, #10]
 8003478:	f003 0207 	and.w	r2, r3, #7
 800347c:	4613      	mov	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4413      	add	r3, r2
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	3310      	adds	r3, #16
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	4413      	add	r3, r2
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	e009      	b.n	80034a2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800348e:	897a      	ldrh	r2, [r7, #10]
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4413      	add	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80034a2:	893b      	ldrh	r3, [r7, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d107      	bne.n	80034b8 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2200      	movs	r2, #0
 80034ac:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	80da      	strh	r2, [r3, #6]
 80034b6:	e00b      	b.n	80034d0 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	2201      	movs	r2, #1
 80034bc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	371c      	adds	r7, #28
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e272      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f000 8087 	beq.w	800360a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034fc:	4b92      	ldr	r3, [pc, #584]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 030c 	and.w	r3, r3, #12
 8003504:	2b04      	cmp	r3, #4
 8003506:	d00c      	beq.n	8003522 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003508:	4b8f      	ldr	r3, [pc, #572]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 030c 	and.w	r3, r3, #12
 8003510:	2b08      	cmp	r3, #8
 8003512:	d112      	bne.n	800353a <HAL_RCC_OscConfig+0x5e>
 8003514:	4b8c      	ldr	r3, [pc, #560]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800351c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003520:	d10b      	bne.n	800353a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003522:	4b89      	ldr	r3, [pc, #548]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d06c      	beq.n	8003608 <HAL_RCC_OscConfig+0x12c>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d168      	bne.n	8003608 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e24c      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003542:	d106      	bne.n	8003552 <HAL_RCC_OscConfig+0x76>
 8003544:	4b80      	ldr	r3, [pc, #512]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a7f      	ldr	r2, [pc, #508]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800354a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354e:	6013      	str	r3, [r2, #0]
 8003550:	e02e      	b.n	80035b0 <HAL_RCC_OscConfig+0xd4>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10c      	bne.n	8003574 <HAL_RCC_OscConfig+0x98>
 800355a:	4b7b      	ldr	r3, [pc, #492]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a7a      	ldr	r2, [pc, #488]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003560:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b78      	ldr	r3, [pc, #480]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a77      	ldr	r2, [pc, #476]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800356c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	e01d      	b.n	80035b0 <HAL_RCC_OscConfig+0xd4>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800357c:	d10c      	bne.n	8003598 <HAL_RCC_OscConfig+0xbc>
 800357e:	4b72      	ldr	r3, [pc, #456]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a71      	ldr	r2, [pc, #452]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003584:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b6f      	ldr	r3, [pc, #444]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a6e      	ldr	r2, [pc, #440]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	e00b      	b.n	80035b0 <HAL_RCC_OscConfig+0xd4>
 8003598:	4b6b      	ldr	r3, [pc, #428]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a6a      	ldr	r2, [pc, #424]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800359e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035a2:	6013      	str	r3, [r2, #0]
 80035a4:	4b68      	ldr	r3, [pc, #416]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a67      	ldr	r2, [pc, #412]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80035aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035ae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d013      	beq.n	80035e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7fd f9bc 	bl	8000934 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c0:	f7fd f9b8 	bl	8000934 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b64      	cmp	r3, #100	@ 0x64
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e200      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0f0      	beq.n	80035c0 <HAL_RCC_OscConfig+0xe4>
 80035de:	e014      	b.n	800360a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7fd f9a8 	bl	8000934 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035e8:	f7fd f9a4 	bl	8000934 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b64      	cmp	r3, #100	@ 0x64
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e1ec      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035fa:	4b53      	ldr	r3, [pc, #332]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x10c>
 8003606:	e000      	b.n	800360a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d063      	beq.n	80036de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003616:	4b4c      	ldr	r3, [pc, #304]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f003 030c 	and.w	r3, r3, #12
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00b      	beq.n	800363a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003622:	4b49      	ldr	r3, [pc, #292]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f003 030c 	and.w	r3, r3, #12
 800362a:	2b08      	cmp	r3, #8
 800362c:	d11c      	bne.n	8003668 <HAL_RCC_OscConfig+0x18c>
 800362e:	4b46      	ldr	r3, [pc, #280]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d116      	bne.n	8003668 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363a:	4b43      	ldr	r3, [pc, #268]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_RCC_OscConfig+0x176>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d001      	beq.n	8003652 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e1c0      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003652:	4b3d      	ldr	r3, [pc, #244]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4939      	ldr	r1, [pc, #228]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003666:	e03a      	b.n	80036de <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003670:	4b36      	ldr	r3, [pc, #216]	@ (800374c <HAL_RCC_OscConfig+0x270>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003676:	f7fd f95d 	bl	8000934 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800367e:	f7fd f959 	bl	8000934 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e1a1      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003690:	4b2d      	ldr	r3, [pc, #180]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0f0      	beq.n	800367e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800369c:	4b2a      	ldr	r3, [pc, #168]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4927      	ldr	r1, [pc, #156]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]
 80036b0:	e015      	b.n	80036de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036b2:	4b26      	ldr	r3, [pc, #152]	@ (800374c <HAL_RCC_OscConfig+0x270>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b8:	f7fd f93c 	bl	8000934 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036c0:	f7fd f938 	bl	8000934 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e180      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d03a      	beq.n	8003760 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d019      	beq.n	8003726 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036f2:	4b17      	ldr	r3, [pc, #92]	@ (8003750 <HAL_RCC_OscConfig+0x274>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036f8:	f7fd f91c 	bl	8000934 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003700:	f7fd f918 	bl	8000934 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e160      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003712:	4b0d      	ldr	r3, [pc, #52]	@ (8003748 <HAL_RCC_OscConfig+0x26c>)
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800371e:	2001      	movs	r0, #1
 8003720:	f000 face 	bl	8003cc0 <RCC_Delay>
 8003724:	e01c      	b.n	8003760 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003726:	4b0a      	ldr	r3, [pc, #40]	@ (8003750 <HAL_RCC_OscConfig+0x274>)
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372c:	f7fd f902 	bl	8000934 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003732:	e00f      	b.n	8003754 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003734:	f7fd f8fe 	bl	8000934 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d908      	bls.n	8003754 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e146      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	42420000 	.word	0x42420000
 8003750:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003754:	4b92      	ldr	r3, [pc, #584]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1e9      	bne.n	8003734 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 80a6 	beq.w	80038ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800376e:	2300      	movs	r3, #0
 8003770:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003772:	4b8b      	ldr	r3, [pc, #556]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10d      	bne.n	800379a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800377e:	4b88      	ldr	r3, [pc, #544]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	4a87      	ldr	r2, [pc, #540]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003788:	61d3      	str	r3, [r2, #28]
 800378a:	4b85      	ldr	r3, [pc, #532]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003792:	60bb      	str	r3, [r7, #8]
 8003794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003796:	2301      	movs	r3, #1
 8003798:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379a:	4b82      	ldr	r3, [pc, #520]	@ (80039a4 <HAL_RCC_OscConfig+0x4c8>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d118      	bne.n	80037d8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037a6:	4b7f      	ldr	r3, [pc, #508]	@ (80039a4 <HAL_RCC_OscConfig+0x4c8>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a7e      	ldr	r2, [pc, #504]	@ (80039a4 <HAL_RCC_OscConfig+0x4c8>)
 80037ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037b2:	f7fd f8bf 	bl	8000934 <HAL_GetTick>
 80037b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b8:	e008      	b.n	80037cc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ba:	f7fd f8bb 	bl	8000934 <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b64      	cmp	r3, #100	@ 0x64
 80037c6:	d901      	bls.n	80037cc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e103      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037cc:	4b75      	ldr	r3, [pc, #468]	@ (80039a4 <HAL_RCC_OscConfig+0x4c8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d0f0      	beq.n	80037ba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d106      	bne.n	80037ee <HAL_RCC_OscConfig+0x312>
 80037e0:	4b6f      	ldr	r3, [pc, #444]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	4a6e      	ldr	r2, [pc, #440]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	f043 0301 	orr.w	r3, r3, #1
 80037ea:	6213      	str	r3, [r2, #32]
 80037ec:	e02d      	b.n	800384a <HAL_RCC_OscConfig+0x36e>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10c      	bne.n	8003810 <HAL_RCC_OscConfig+0x334>
 80037f6:	4b6a      	ldr	r3, [pc, #424]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	4a69      	ldr	r2, [pc, #420]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	f023 0301 	bic.w	r3, r3, #1
 8003800:	6213      	str	r3, [r2, #32]
 8003802:	4b67      	ldr	r3, [pc, #412]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	4a66      	ldr	r2, [pc, #408]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	f023 0304 	bic.w	r3, r3, #4
 800380c:	6213      	str	r3, [r2, #32]
 800380e:	e01c      	b.n	800384a <HAL_RCC_OscConfig+0x36e>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	2b05      	cmp	r3, #5
 8003816:	d10c      	bne.n	8003832 <HAL_RCC_OscConfig+0x356>
 8003818:	4b61      	ldr	r3, [pc, #388]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	4a60      	ldr	r2, [pc, #384]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800381e:	f043 0304 	orr.w	r3, r3, #4
 8003822:	6213      	str	r3, [r2, #32]
 8003824:	4b5e      	ldr	r3, [pc, #376]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	4a5d      	ldr	r2, [pc, #372]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800382a:	f043 0301 	orr.w	r3, r3, #1
 800382e:	6213      	str	r3, [r2, #32]
 8003830:	e00b      	b.n	800384a <HAL_RCC_OscConfig+0x36e>
 8003832:	4b5b      	ldr	r3, [pc, #364]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	4a5a      	ldr	r2, [pc, #360]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003838:	f023 0301 	bic.w	r3, r3, #1
 800383c:	6213      	str	r3, [r2, #32]
 800383e:	4b58      	ldr	r3, [pc, #352]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	4a57      	ldr	r2, [pc, #348]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003844:	f023 0304 	bic.w	r3, r3, #4
 8003848:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d015      	beq.n	800387e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003852:	f7fd f86f 	bl	8000934 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003858:	e00a      	b.n	8003870 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385a:	f7fd f86b 	bl	8000934 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003868:	4293      	cmp	r3, r2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e0b1      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003870:	4b4b      	ldr	r3, [pc, #300]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0ee      	beq.n	800385a <HAL_RCC_OscConfig+0x37e>
 800387c:	e014      	b.n	80038a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387e:	f7fd f859 	bl	8000934 <HAL_GetTick>
 8003882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003884:	e00a      	b.n	800389c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003886:	f7fd f855 	bl	8000934 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003894:	4293      	cmp	r3, r2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e09b      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800389c:	4b40      	ldr	r3, [pc, #256]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1ee      	bne.n	8003886 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038a8:	7dfb      	ldrb	r3, [r7, #23]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d105      	bne.n	80038ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ae:	4b3c      	ldr	r3, [pc, #240]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	4a3b      	ldr	r2, [pc, #236]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 8087 	beq.w	80039d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c4:	4b36      	ldr	r3, [pc, #216]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f003 030c 	and.w	r3, r3, #12
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d061      	beq.n	8003994 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69db      	ldr	r3, [r3, #28]
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d146      	bne.n	8003966 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d8:	4b33      	ldr	r3, [pc, #204]	@ (80039a8 <HAL_RCC_OscConfig+0x4cc>)
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038de:	f7fd f829 	bl	8000934 <HAL_GetTick>
 80038e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038e4:	e008      	b.n	80038f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038e6:	f7fd f825 	bl	8000934 <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e06d      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f8:	4b29      	ldr	r3, [pc, #164]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1f0      	bne.n	80038e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800390c:	d108      	bne.n	8003920 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800390e:	4b24      	ldr	r3, [pc, #144]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	4921      	ldr	r1, [pc, #132]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800391c:	4313      	orrs	r3, r2
 800391e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003920:	4b1f      	ldr	r3, [pc, #124]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a19      	ldr	r1, [r3, #32]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003930:	430b      	orrs	r3, r1
 8003932:	491b      	ldr	r1, [pc, #108]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003934:	4313      	orrs	r3, r2
 8003936:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003938:	4b1b      	ldr	r3, [pc, #108]	@ (80039a8 <HAL_RCC_OscConfig+0x4cc>)
 800393a:	2201      	movs	r2, #1
 800393c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393e:	f7fc fff9 	bl	8000934 <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003944:	e008      	b.n	8003958 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003946:	f7fc fff5 	bl	8000934 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b02      	cmp	r3, #2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e03d      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003958:	4b11      	ldr	r3, [pc, #68]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0f0      	beq.n	8003946 <HAL_RCC_OscConfig+0x46a>
 8003964:	e035      	b.n	80039d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	4b10      	ldr	r3, [pc, #64]	@ (80039a8 <HAL_RCC_OscConfig+0x4cc>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7fc ffe2 	bl	8000934 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003974:	f7fc ffde 	bl	8000934 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e026      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003986:	4b06      	ldr	r3, [pc, #24]	@ (80039a0 <HAL_RCC_OscConfig+0x4c4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x498>
 8003992:	e01e      	b.n	80039d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69db      	ldr	r3, [r3, #28]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d107      	bne.n	80039ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e019      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
 80039a0:	40021000 	.word	0x40021000
 80039a4:	40007000 	.word	0x40007000
 80039a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039ac:	4b0b      	ldr	r3, [pc, #44]	@ (80039dc <HAL_RCC_OscConfig+0x500>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d106      	bne.n	80039ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d001      	beq.n	80039d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e000      	b.n	80039d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40021000 	.word	0x40021000

080039e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e0d0      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039f4:	4b6a      	ldr	r3, [pc, #424]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d910      	bls.n	8003a24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a02:	4b67      	ldr	r3, [pc, #412]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f023 0207 	bic.w	r2, r3, #7
 8003a0a:	4965      	ldr	r1, [pc, #404]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a12:	4b63      	ldr	r3, [pc, #396]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d001      	beq.n	8003a24 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e0b8      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d020      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0304 	and.w	r3, r3, #4
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d005      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a3c:	4b59      	ldr	r3, [pc, #356]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	4a58      	ldr	r2, [pc, #352]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a42:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0308 	and.w	r3, r3, #8
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a54:	4b53      	ldr	r3, [pc, #332]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	4a52      	ldr	r2, [pc, #328]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a60:	4b50      	ldr	r3, [pc, #320]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	494d      	ldr	r1, [pc, #308]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d040      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d107      	bne.n	8003a96 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a86:	4b47      	ldr	r3, [pc, #284]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d115      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e07f      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d107      	bne.n	8003aae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9e:	4b41      	ldr	r3, [pc, #260]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d109      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e073      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aae:	4b3d      	ldr	r3, [pc, #244]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e06b      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003abe:	4b39      	ldr	r3, [pc, #228]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f023 0203 	bic.w	r2, r3, #3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	4936      	ldr	r1, [pc, #216]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ad0:	f7fc ff30 	bl	8000934 <HAL_GetTick>
 8003ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad6:	e00a      	b.n	8003aee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad8:	f7fc ff2c 	bl	8000934 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e053      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aee:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 020c 	and.w	r2, r3, #12
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d1eb      	bne.n	8003ad8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b00:	4b27      	ldr	r3, [pc, #156]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0307 	and.w	r3, r3, #7
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d210      	bcs.n	8003b30 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b0e:	4b24      	ldr	r3, [pc, #144]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f023 0207 	bic.w	r2, r3, #7
 8003b16:	4922      	ldr	r1, [pc, #136]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d001      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e032      	b.n	8003b96 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d008      	beq.n	8003b4e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b3c:	4b19      	ldr	r3, [pc, #100]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	4916      	ldr	r1, [pc, #88]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0308 	and.w	r3, r3, #8
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d009      	beq.n	8003b6e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b5a:	4b12      	ldr	r3, [pc, #72]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	490e      	ldr	r1, [pc, #56]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b6e:	f000 f821 	bl	8003bb4 <HAL_RCC_GetSysClockFreq>
 8003b72:	4602      	mov	r2, r0
 8003b74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	091b      	lsrs	r3, r3, #4
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	490a      	ldr	r1, [pc, #40]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b80:	5ccb      	ldrb	r3, [r1, r3]
 8003b82:	fa22 f303 	lsr.w	r3, r2, r3
 8003b86:	4a09      	ldr	r2, [pc, #36]	@ (8003bac <HAL_RCC_ClockConfig+0x1cc>)
 8003b88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b8a:	4b09      	ldr	r3, [pc, #36]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1d0>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fc fe8e 	bl	80008b0 <HAL_InitTick>

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40022000 	.word	0x40022000
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	08008e6c 	.word	0x08008e6c
 8003bac:	20000000 	.word	0x20000000
 8003bb0:	20000004 	.word	0x20000004

08003bb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b087      	sub	sp, #28
 8003bb8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bce:	4b1e      	ldr	r3, [pc, #120]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f003 030c 	and.w	r3, r3, #12
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d002      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0x30>
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d003      	beq.n	8003bea <HAL_RCC_GetSysClockFreq+0x36>
 8003be2:	e027      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003be4:	4b19      	ldr	r3, [pc, #100]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x98>)
 8003be6:	613b      	str	r3, [r7, #16]
      break;
 8003be8:	e027      	b.n	8003c3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	0c9b      	lsrs	r3, r3, #18
 8003bee:	f003 030f 	and.w	r3, r3, #15
 8003bf2:	4a17      	ldr	r2, [pc, #92]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bf4:	5cd3      	ldrb	r3, [r2, r3]
 8003bf6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d010      	beq.n	8003c24 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c02:	4b11      	ldr	r3, [pc, #68]	@ (8003c48 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	0c5b      	lsrs	r3, r3, #17
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	4a11      	ldr	r2, [pc, #68]	@ (8003c54 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c0e:	5cd3      	ldrb	r3, [r2, r3]
 8003c10:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a0d      	ldr	r2, [pc, #52]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c16:	fb03 f202 	mul.w	r2, r3, r2
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	e004      	b.n	8003c2e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a0c      	ldr	r2, [pc, #48]	@ (8003c58 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c28:	fb02 f303 	mul.w	r3, r2, r3
 8003c2c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	613b      	str	r3, [r7, #16]
      break;
 8003c32:	e002      	b.n	8003c3a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c36:	613b      	str	r3, [r7, #16]
      break;
 8003c38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c3a:	693b      	ldr	r3, [r7, #16]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	371c      	adds	r7, #28
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bc80      	pop	{r7}
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	007a1200 	.word	0x007a1200
 8003c50:	08008e84 	.word	0x08008e84
 8003c54:	08008e94 	.word	0x08008e94
 8003c58:	003d0900 	.word	0x003d0900

08003c5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c60:	4b02      	ldr	r3, [pc, #8]	@ (8003c6c <HAL_RCC_GetHCLKFreq+0x10>)
 8003c62:	681b      	ldr	r3, [r3, #0]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bc80      	pop	{r7}
 8003c6a:	4770      	bx	lr
 8003c6c:	20000000 	.word	0x20000000

08003c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c74:	f7ff fff2 	bl	8003c5c <HAL_RCC_GetHCLKFreq>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	4b05      	ldr	r3, [pc, #20]	@ (8003c90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	0a1b      	lsrs	r3, r3, #8
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	4903      	ldr	r1, [pc, #12]	@ (8003c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c86:	5ccb      	ldrb	r3, [r1, r3]
 8003c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40021000 	.word	0x40021000
 8003c94:	08008e7c 	.word	0x08008e7c

08003c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c9c:	f7ff ffde 	bl	8003c5c <HAL_RCC_GetHCLKFreq>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	4b05      	ldr	r3, [pc, #20]	@ (8003cb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	0adb      	lsrs	r3, r3, #11
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	4903      	ldr	r1, [pc, #12]	@ (8003cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cae:	5ccb      	ldrb	r3, [r1, r3]
 8003cb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	08008e7c 	.word	0x08008e7c

08003cc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf4 <RCC_Delay+0x34>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8003cf8 <RCC_Delay+0x38>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	0a5b      	lsrs	r3, r3, #9
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	fb02 f303 	mul.w	r3, r2, r3
 8003cda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cdc:	bf00      	nop
  }
  while (Delay --);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1e5a      	subs	r2, r3, #1
 8003ce2:	60fa      	str	r2, [r7, #12]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f9      	bne.n	8003cdc <RCC_Delay+0x1c>
}
 8003ce8:	bf00      	nop
 8003cea:	bf00      	nop
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr
 8003cf4:	20000000 	.word	0x20000000
 8003cf8:	10624dd3 	.word	0x10624dd3

08003cfc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	613b      	str	r3, [r7, #16]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d07d      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d1c:	4b4f      	ldr	r3, [pc, #316]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d10d      	bne.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d28:	4b4c      	ldr	r3, [pc, #304]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	4a4b      	ldr	r2, [pc, #300]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d32:	61d3      	str	r3, [r2, #28]
 8003d34:	4b49      	ldr	r3, [pc, #292]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d40:	2301      	movs	r3, #1
 8003d42:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d44:	4b46      	ldr	r3, [pc, #280]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d118      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d50:	4b43      	ldr	r3, [pc, #268]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a42      	ldr	r2, [pc, #264]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d5c:	f7fc fdea 	bl	8000934 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d62:	e008      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d64:	f7fc fde6 	bl	8000934 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b64      	cmp	r3, #100	@ 0x64
 8003d70:	d901      	bls.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e06d      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d76:	4b3a      	ldr	r3, [pc, #232]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d82:	4b36      	ldr	r3, [pc, #216]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d8a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d02e      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d027      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003da0:	4b2e      	ldr	r3, [pc, #184]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003da8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003daa:	4b2e      	ldr	r3, [pc, #184]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003db0:	4b2c      	ldr	r3, [pc, #176]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003db6:	4a29      	ldr	r2, [pc, #164]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d014      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc6:	f7fc fdb5 	bl	8000934 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dcc:	e00a      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dce:	f7fc fdb1 	bl	8000934 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e036      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003de4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0ee      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003df0:	4b1a      	ldr	r3, [pc, #104]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	4917      	ldr	r1, [pc, #92]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e02:	7dfb      	ldrb	r3, [r7, #23]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d105      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e08:	4b14      	ldr	r3, [pc, #80]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	4a13      	ldr	r2, [pc, #76]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e12:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e20:	4b0e      	ldr	r3, [pc, #56]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	490b      	ldr	r1, [pc, #44]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0310 	and.w	r3, r3, #16
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d008      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e3e:	4b07      	ldr	r3, [pc, #28]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	4904      	ldr	r1, [pc, #16]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	40007000 	.word	0x40007000
 8003e64:	42420440 	.word	0x42420440

08003e68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b088      	sub	sp, #32
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	2300      	movs	r3, #0
 8003e76:	61fb      	str	r3, [r7, #28]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	2300      	movs	r3, #0
 8003e82:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b10      	cmp	r3, #16
 8003e88:	d00a      	beq.n	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b10      	cmp	r3, #16
 8003e8e:	f200 808a 	bhi.w	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d045      	beq.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d075      	beq.n	8003f8a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003e9e:	e082      	b.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003ea0:	4b46      	ldr	r3, [pc, #280]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003ea6:	4b45      	ldr	r3, [pc, #276]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d07b      	beq.n	8003faa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	0c9b      	lsrs	r3, r3, #18
 8003eb6:	f003 030f 	and.w	r3, r3, #15
 8003eba:	4a41      	ldr	r2, [pc, #260]	@ (8003fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003ebc:	5cd3      	ldrb	r3, [r2, r3]
 8003ebe:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d015      	beq.n	8003ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003eca:	4b3c      	ldr	r3, [pc, #240]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	0c5b      	lsrs	r3, r3, #17
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	4a3b      	ldr	r2, [pc, #236]	@ (8003fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003ed6:	5cd3      	ldrb	r3, [r2, r3]
 8003ed8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00d      	beq.n	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003ee4:	4a38      	ldr	r2, [pc, #224]	@ (8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	fb02 f303 	mul.w	r3, r2, r3
 8003ef2:	61fb      	str	r3, [r7, #28]
 8003ef4:	e004      	b.n	8003f00 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4a34      	ldr	r2, [pc, #208]	@ (8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003efa:	fb02 f303 	mul.w	r3, r2, r3
 8003efe:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003f00:	4b2e      	ldr	r3, [pc, #184]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f0c:	d102      	bne.n	8003f14 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	61bb      	str	r3, [r7, #24]
      break;
 8003f12:	e04a      	b.n	8003faa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	4a2d      	ldr	r2, [pc, #180]	@ (8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1e:	085b      	lsrs	r3, r3, #1
 8003f20:	61bb      	str	r3, [r7, #24]
      break;
 8003f22:	e042      	b.n	8003faa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003f24:	4b25      	ldr	r3, [pc, #148]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f34:	d108      	bne.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003f40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	e01f      	b.n	8003f88 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f52:	d109      	bne.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003f54:	4b19      	ldr	r3, [pc, #100]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003f60:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003f64:	61bb      	str	r3, [r7, #24]
 8003f66:	e00f      	b.n	8003f88 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f72:	d11c      	bne.n	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003f74:	4b11      	ldr	r3, [pc, #68]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d016      	beq.n	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003f80:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003f84:	61bb      	str	r3, [r7, #24]
      break;
 8003f86:	e012      	b.n	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003f88:	e011      	b.n	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003f8a:	f7ff fe85 	bl	8003c98 <HAL_RCC_GetPCLK2Freq>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	4b0a      	ldr	r3, [pc, #40]	@ (8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	0b9b      	lsrs	r3, r3, #14
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa2:	61bb      	str	r3, [r7, #24]
      break;
 8003fa4:	e004      	b.n	8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003fa6:	bf00      	nop
 8003fa8:	e002      	b.n	8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003faa:	bf00      	nop
 8003fac:	e000      	b.n	8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003fae:	bf00      	nop
    }
  }
  return (frequency);
 8003fb0:	69bb      	ldr	r3, [r7, #24]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3720      	adds	r7, #32
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	08008e98 	.word	0x08008e98
 8003fc4:	08008ea8 	.word	0x08008ea8
 8003fc8:	007a1200 	.word	0x007a1200
 8003fcc:	003d0900 	.word	0x003d0900
 8003fd0:	aaaaaaab 	.word	0xaaaaaaab

08003fd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e042      	b.n	800406c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7fc fbd0 	bl	80007a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2224      	movs	r2, #36	@ 0x24
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004016:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f82b 	bl	8004074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800402c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800403c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800404c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2220      	movs	r2, #32
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68da      	ldr	r2, [r3, #12]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	689a      	ldr	r2, [r3, #8]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80040ae:	f023 030c 	bic.w	r3, r3, #12
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6812      	ldr	r2, [r2, #0]
 80040b6:	68b9      	ldr	r1, [r7, #8]
 80040b8:	430b      	orrs	r3, r1
 80040ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699a      	ldr	r2, [r3, #24]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a2c      	ldr	r2, [pc, #176]	@ (8004188 <UART_SetConfig+0x114>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d103      	bne.n	80040e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040dc:	f7ff fddc 	bl	8003c98 <HAL_RCC_GetPCLK2Freq>
 80040e0:	60f8      	str	r0, [r7, #12]
 80040e2:	e002      	b.n	80040ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040e4:	f7ff fdc4 	bl	8003c70 <HAL_RCC_GetPCLK1Freq>
 80040e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	4613      	mov	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4413      	add	r3, r2
 80040f2:	009a      	lsls	r2, r3, #2
 80040f4:	441a      	add	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004100:	4a22      	ldr	r2, [pc, #136]	@ (800418c <UART_SetConfig+0x118>)
 8004102:	fba2 2303 	umull	r2, r3, r2, r3
 8004106:	095b      	lsrs	r3, r3, #5
 8004108:	0119      	lsls	r1, r3, #4
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	4613      	mov	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4413      	add	r3, r2
 8004112:	009a      	lsls	r2, r3, #2
 8004114:	441a      	add	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004120:	4b1a      	ldr	r3, [pc, #104]	@ (800418c <UART_SetConfig+0x118>)
 8004122:	fba3 0302 	umull	r0, r3, r3, r2
 8004126:	095b      	lsrs	r3, r3, #5
 8004128:	2064      	movs	r0, #100	@ 0x64
 800412a:	fb00 f303 	mul.w	r3, r0, r3
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	011b      	lsls	r3, r3, #4
 8004132:	3332      	adds	r3, #50	@ 0x32
 8004134:	4a15      	ldr	r2, [pc, #84]	@ (800418c <UART_SetConfig+0x118>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	095b      	lsrs	r3, r3, #5
 800413c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004140:	4419      	add	r1, r3
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	4613      	mov	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	009a      	lsls	r2, r3, #2
 800414c:	441a      	add	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	fbb2 f2f3 	udiv	r2, r2, r3
 8004158:	4b0c      	ldr	r3, [pc, #48]	@ (800418c <UART_SetConfig+0x118>)
 800415a:	fba3 0302 	umull	r0, r3, r3, r2
 800415e:	095b      	lsrs	r3, r3, #5
 8004160:	2064      	movs	r0, #100	@ 0x64
 8004162:	fb00 f303 	mul.w	r3, r0, r3
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	3332      	adds	r3, #50	@ 0x32
 800416c:	4a07      	ldr	r2, [pc, #28]	@ (800418c <UART_SetConfig+0x118>)
 800416e:	fba2 2303 	umull	r2, r3, r2, r3
 8004172:	095b      	lsrs	r3, r3, #5
 8004174:	f003 020f 	and.w	r2, r3, #15
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	440a      	add	r2, r1
 800417e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004180:	bf00      	nop
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40013800 	.word	0x40013800
 800418c:	51eb851f 	.word	0x51eb851f

08004190 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	4638      	mov	r0, r7
 800419a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr

080041aa <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b085      	sub	sp, #20
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80041ba:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80041be:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3714      	adds	r7, #20
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bc80      	pop	{r7}
 80041d4:	4770      	bx	lr

080041d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80041d6:	b480      	push	{r7}
 80041d8:	b085      	sub	sp, #20
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80041de:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80041e2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	43db      	mvns	r3, r3
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	4013      	ands	r3, r2
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr

0800420a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
 8004212:	460b      	mov	r3, r1
 8004214:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr

08004222 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004222:	b480      	push	{r7}
 8004224:	b085      	sub	sp, #20
 8004226:	af00      	add	r7, sp, #0
 8004228:	60f8      	str	r0, [r7, #12]
 800422a:	4638      	mov	r0, r7
 800422c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2201      	movs	r2, #1
 8004234:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2200      	movs	r2, #0
 8004244:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3714      	adds	r7, #20
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr

0800425c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800425c:	b480      	push	{r7}
 800425e:	b09d      	sub	sp, #116	@ 0x74
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004266:	2300      	movs	r3, #0
 8004268:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	b29b      	uxth	r3, r3
 800427a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800427e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004282:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	78db      	ldrb	r3, [r3, #3]
 800428a:	2b03      	cmp	r3, #3
 800428c:	d81f      	bhi.n	80042ce <USB_ActivateEndpoint+0x72>
 800428e:	a201      	add	r2, pc, #4	@ (adr r2, 8004294 <USB_ActivateEndpoint+0x38>)
 8004290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004294:	080042a5 	.word	0x080042a5
 8004298:	080042c1 	.word	0x080042c1
 800429c:	080042d7 	.word	0x080042d7
 80042a0:	080042b3 	.word	0x080042b3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80042a4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80042a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042ac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80042b0:	e012      	b.n	80042d8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80042b2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80042b6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80042ba:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80042be:	e00b      	b.n	80042d8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80042c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80042c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80042cc:	e004      	b.n	80042d8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80042d4:	e000      	b.n	80042d8 <USB_ActivateEndpoint+0x7c>
      break;
 80042d6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	441a      	add	r2, r3
 80042e2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80042e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	881b      	ldrh	r3, [r3, #0]
 8004306:	b29b      	uxth	r3, r3
 8004308:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800430c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004310:	b29b      	uxth	r3, r3
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	7812      	ldrb	r2, [r2, #0]
 8004316:	4313      	orrs	r3, r2
 8004318:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	441a      	add	r2, r3
 8004326:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800432a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800432e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004332:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800433a:	b29b      	uxth	r3, r3
 800433c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	7b1b      	ldrb	r3, [r3, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	f040 8178 	bne.w	8004638 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	785b      	ldrb	r3, [r3, #1]
 800434c:	2b00      	cmp	r3, #0
 800434e:	f000 8084 	beq.w	800445a <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	61bb      	str	r3, [r7, #24]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800435c:	b29b      	uxth	r3, r3
 800435e:	461a      	mov	r2, r3
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	4413      	add	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	011a      	lsls	r2, r3, #4
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	4413      	add	r3, r2
 8004370:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	88db      	ldrh	r3, [r3, #6]
 800437a:	085b      	lsrs	r3, r3, #1
 800437c:	b29b      	uxth	r3, r3
 800437e:	005b      	lsls	r3, r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	827b      	strh	r3, [r7, #18]
 8004394:	8a7b      	ldrh	r3, [r7, #18]
 8004396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439a:	2b00      	cmp	r3, #0
 800439c:	d01b      	beq.n	80043d6 <USB_ActivateEndpoint+0x17a>
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	881b      	ldrh	r3, [r3, #0]
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043b4:	823b      	strh	r3, [r7, #16]
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	441a      	add	r2, r3
 80043c0:	8a3b      	ldrh	r3, [r7, #16]
 80043c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043ce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	78db      	ldrb	r3, [r3, #3]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d020      	beq.n	8004420 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043f4:	81bb      	strh	r3, [r7, #12]
 80043f6:	89bb      	ldrh	r3, [r7, #12]
 80043f8:	f083 0320 	eor.w	r3, r3, #32
 80043fc:	81bb      	strh	r3, [r7, #12]
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	441a      	add	r2, r3
 8004408:	89bb      	ldrh	r3, [r7, #12]
 800440a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800440e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004412:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004416:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800441a:	b29b      	uxth	r3, r3
 800441c:	8013      	strh	r3, [r2, #0]
 800441e:	e2d5      	b.n	80049cc <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	881b      	ldrh	r3, [r3, #0]
 800442c:	b29b      	uxth	r3, r3
 800442e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004436:	81fb      	strh	r3, [r7, #14]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	441a      	add	r2, r3
 8004442:	89fb      	ldrh	r3, [r7, #14]
 8004444:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004448:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800444c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004454:	b29b      	uxth	r3, r3
 8004456:	8013      	strh	r3, [r2, #0]
 8004458:	e2b8      	b.n	80049cc <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	633b      	str	r3, [r7, #48]	@ 0x30
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004464:	b29b      	uxth	r3, r3
 8004466:	461a      	mov	r2, r3
 8004468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446a:	4413      	add	r3, r2
 800446c:	633b      	str	r3, [r7, #48]	@ 0x30
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	011a      	lsls	r2, r3, #4
 8004474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004476:	4413      	add	r3, r2
 8004478:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800447c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	88db      	ldrh	r3, [r3, #6]
 8004482:	085b      	lsrs	r3, r3, #1
 8004484:	b29b      	uxth	r3, r3
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004498:	b29b      	uxth	r3, r3
 800449a:	461a      	mov	r2, r3
 800449c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800449e:	4413      	add	r3, r2
 80044a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	011a      	lsls	r2, r3, #4
 80044a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044aa:	4413      	add	r3, r2
 80044ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80044b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	881b      	ldrh	r3, [r3, #0]
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044bc:	b29a      	uxth	r2, r3
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	801a      	strh	r2, [r3, #0]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80044c8:	d91d      	bls.n	8004506 <USB_ActivateEndpoint+0x2aa>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	095b      	lsrs	r3, r3, #5
 80044d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	f003 031f 	and.w	r3, r3, #31
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d102      	bne.n	80044e4 <USB_ActivateEndpoint+0x288>
 80044de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044e0:	3b01      	subs	r3, #1
 80044e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e6:	881b      	ldrh	r3, [r3, #0]
 80044e8:	b29a      	uxth	r2, r3
 80044ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	029b      	lsls	r3, r3, #10
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	4313      	orrs	r3, r2
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044fe:	b29a      	uxth	r2, r3
 8004500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004502:	801a      	strh	r2, [r3, #0]
 8004504:	e026      	b.n	8004554 <USB_ActivateEndpoint+0x2f8>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d10a      	bne.n	8004524 <USB_ActivateEndpoint+0x2c8>
 800450e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004510:	881b      	ldrh	r3, [r3, #0]
 8004512:	b29b      	uxth	r3, r3
 8004514:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004518:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800451c:	b29a      	uxth	r2, r3
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004520:	801a      	strh	r2, [r3, #0]
 8004522:	e017      	b.n	8004554 <USB_ActivateEndpoint+0x2f8>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	085b      	lsrs	r3, r3, #1
 800452a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <USB_ActivateEndpoint+0x2e2>
 8004538:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800453a:	3301      	adds	r3, #1
 800453c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800453e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	b29a      	uxth	r2, r3
 8004544:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004546:	b29b      	uxth	r3, r3
 8004548:	029b      	lsls	r3, r3, #10
 800454a:	b29b      	uxth	r3, r3
 800454c:	4313      	orrs	r3, r2
 800454e:	b29a      	uxth	r2, r3
 8004550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004552:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4413      	add	r3, r2
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004562:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004564:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d01b      	beq.n	80045a4 <USB_ActivateEndpoint+0x348>
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	881b      	ldrh	r3, [r3, #0]
 8004578:	b29b      	uxth	r3, r3
 800457a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800457e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004582:	843b      	strh	r3, [r7, #32]
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	441a      	add	r2, r3
 800458e:	8c3b      	ldrh	r3, [r7, #32]
 8004590:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004594:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004598:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800459c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d124      	bne.n	80045f6 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	881b      	ldrh	r3, [r3, #0]
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045c2:	83bb      	strh	r3, [r7, #28]
 80045c4:	8bbb      	ldrh	r3, [r7, #28]
 80045c6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80045ca:	83bb      	strh	r3, [r7, #28]
 80045cc:	8bbb      	ldrh	r3, [r7, #28]
 80045ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80045d2:	83bb      	strh	r3, [r7, #28]
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	441a      	add	r2, r3
 80045de:	8bbb      	ldrh	r3, [r7, #28]
 80045e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	8013      	strh	r3, [r2, #0]
 80045f4:	e1ea      	b.n	80049cc <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	781b      	ldrb	r3, [r3, #0]
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4413      	add	r3, r2
 8004600:	881b      	ldrh	r3, [r3, #0]
 8004602:	b29b      	uxth	r3, r3
 8004604:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004608:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800460c:	83fb      	strh	r3, [r7, #30]
 800460e:	8bfb      	ldrh	r3, [r7, #30]
 8004610:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004614:	83fb      	strh	r3, [r7, #30]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	441a      	add	r2, r3
 8004620:	8bfb      	ldrh	r3, [r7, #30]
 8004622:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004626:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800462a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800462e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004632:	b29b      	uxth	r3, r3
 8004634:	8013      	strh	r3, [r2, #0]
 8004636:	e1c9      	b.n	80049cc <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	78db      	ldrb	r3, [r3, #3]
 800463c:	2b02      	cmp	r3, #2
 800463e:	d11e      	bne.n	800467e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	4413      	add	r3, r2
 800464a:	881b      	ldrh	r3, [r3, #0]
 800464c:	b29b      	uxth	r3, r3
 800464e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004656:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	441a      	add	r2, r3
 8004664:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004668:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800466c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004670:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004678:	b29b      	uxth	r3, r3
 800467a:	8013      	strh	r3, [r2, #0]
 800467c:	e01d      	b.n	80046ba <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	b29b      	uxth	r3, r3
 800468c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004694:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	441a      	add	r2, r3
 80046a2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80046a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046ca:	4413      	add	r3, r2
 80046cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	011a      	lsls	r2, r3, #4
 80046d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	891b      	ldrh	r3, [r3, #8]
 80046e2:	085b      	lsrs	r3, r3, #1
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80046ec:	801a      	strh	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	461a      	mov	r2, r3
 80046fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046fe:	4413      	add	r3, r2
 8004700:	657b      	str	r3, [r7, #84]	@ 0x54
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	011a      	lsls	r2, r3, #4
 8004708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800470a:	4413      	add	r3, r2
 800470c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004710:	653b      	str	r3, [r7, #80]	@ 0x50
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	895b      	ldrh	r3, [r3, #10]
 8004716:	085b      	lsrs	r3, r3, #1
 8004718:	b29b      	uxth	r3, r3
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	b29a      	uxth	r2, r3
 800471e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004720:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	785b      	ldrb	r3, [r3, #1]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f040 8093 	bne.w	8004852 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	881b      	ldrh	r3, [r3, #0]
 8004738:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800473c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01b      	beq.n	8004780 <USB_ActivateEndpoint+0x524>
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	881b      	ldrh	r3, [r3, #0]
 8004754:	b29b      	uxth	r3, r3
 8004756:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800475a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800475e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	441a      	add	r2, r3
 800476a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800476c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004770:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004774:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800477c:	b29b      	uxth	r3, r3
 800477e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4413      	add	r3, r2
 800478a:	881b      	ldrh	r3, [r3, #0]
 800478c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800478e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01b      	beq.n	80047d0 <USB_ActivateEndpoint+0x574>
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	4413      	add	r3, r2
 80047a2:	881b      	ldrh	r3, [r3, #0]
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ae:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	441a      	add	r2, r3
 80047ba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80047bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	881b      	ldrh	r3, [r3, #0]
 80047dc:	b29b      	uxth	r3, r3
 80047de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80047e8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80047ea:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80047ee:	873b      	strh	r3, [r7, #56]	@ 0x38
 80047f0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80047f2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80047f6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	441a      	add	r2, r3
 8004802:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004804:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004808:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800480c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004814:	b29b      	uxth	r3, r3
 8004816:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	b29b      	uxth	r3, r3
 8004826:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800482a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800482e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	441a      	add	r2, r3
 800483a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800483c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004840:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004844:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800484c:	b29b      	uxth	r3, r3
 800484e:	8013      	strh	r3, [r2, #0]
 8004850:	e0bc      	b.n	80049cc <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4413      	add	r3, r2
 800485c:	881b      	ldrh	r3, [r3, #0]
 800485e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004862:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d01d      	beq.n	80048aa <USB_ActivateEndpoint+0x64e>
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	4413      	add	r3, r2
 8004878:	881b      	ldrh	r3, [r3, #0]
 800487a:	b29b      	uxth	r3, r3
 800487c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004884:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	441a      	add	r2, r3
 8004892:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004896:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800489a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800489e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4413      	add	r3, r2
 80048b4:	881b      	ldrh	r3, [r3, #0]
 80048b6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80048ba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80048be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d01d      	beq.n	8004902 <USB_ActivateEndpoint+0x6a6>
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	4413      	add	r3, r2
 80048d0:	881b      	ldrh	r3, [r3, #0]
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048dc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	441a      	add	r2, r3
 80048ea:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80048ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80048fe:	b29b      	uxth	r3, r3
 8004900:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	78db      	ldrb	r3, [r3, #3]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d024      	beq.n	8004954 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	4413      	add	r3, r2
 8004914:	881b      	ldrh	r3, [r3, #0]
 8004916:	b29b      	uxth	r3, r3
 8004918:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800491c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004920:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004924:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004928:	f083 0320 	eor.w	r3, r3, #32
 800492c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	441a      	add	r2, r3
 800493a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800493e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004942:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800494a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800494e:	b29b      	uxth	r3, r3
 8004950:	8013      	strh	r3, [r2, #0]
 8004952:	e01d      	b.n	8004990 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4413      	add	r3, r2
 800495e:	881b      	ldrh	r3, [r3, #0]
 8004960:	b29b      	uxth	r3, r3
 8004962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004966:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800496a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	441a      	add	r2, r3
 8004978:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800497c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004980:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800498c:	b29b      	uxth	r3, r3
 800498e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	4413      	add	r3, r2
 800499a:	881b      	ldrh	r3, [r3, #0]
 800499c:	b29b      	uxth	r3, r3
 800499e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	441a      	add	r2, r3
 80049b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80049b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80049cc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3774      	adds	r7, #116	@ 0x74
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop

080049dc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80049dc:	b480      	push	{r7}
 80049de:	b08d      	sub	sp, #52	@ 0x34
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	7b1b      	ldrb	r3, [r3, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f040 808e 	bne.w	8004b0c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	785b      	ldrb	r3, [r3, #1]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d044      	beq.n	8004a82 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	881b      	ldrh	r3, [r3, #0]
 8004a04:	81bb      	strh	r3, [r7, #12]
 8004a06:	89bb      	ldrh	r3, [r7, #12]
 8004a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d01b      	beq.n	8004a48 <USB_DeactivateEndpoint+0x6c>
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	881b      	ldrh	r3, [r3, #0]
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a26:	817b      	strh	r3, [r7, #10]
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	441a      	add	r2, r3
 8004a32:	897b      	ldrh	r3, [r7, #10]
 8004a34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a40:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	4413      	add	r3, r2
 8004a52:	881b      	ldrh	r3, [r3, #0]
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a5e:	813b      	strh	r3, [r7, #8]
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	441a      	add	r2, r3
 8004a6a:	893b      	ldrh	r3, [r7, #8]
 8004a6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	8013      	strh	r3, [r2, #0]
 8004a80:	e192      	b.n	8004da8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	881b      	ldrh	r3, [r3, #0]
 8004a8e:	827b      	strh	r3, [r7, #18]
 8004a90:	8a7b      	ldrh	r3, [r7, #18]
 8004a92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d01b      	beq.n	8004ad2 <USB_DeactivateEndpoint+0xf6>
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab0:	823b      	strh	r3, [r7, #16]
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	441a      	add	r2, r3
 8004abc:	8a3b      	ldrh	r3, [r7, #16]
 8004abe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ac2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ac6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4413      	add	r3, r2
 8004adc:	881b      	ldrh	r3, [r3, #0]
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ae4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ae8:	81fb      	strh	r3, [r7, #14]
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	441a      	add	r2, r3
 8004af4:	89fb      	ldrh	r3, [r7, #14]
 8004af6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004afa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004afe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	8013      	strh	r3, [r2, #0]
 8004b0a:	e14d      	b.n	8004da8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	785b      	ldrb	r3, [r3, #1]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f040 80a5 	bne.w	8004c60 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	4413      	add	r3, r2
 8004b20:	881b      	ldrh	r3, [r3, #0]
 8004b22:	843b      	strh	r3, [r7, #32]
 8004b24:	8c3b      	ldrh	r3, [r7, #32]
 8004b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d01b      	beq.n	8004b66 <USB_DeactivateEndpoint+0x18a>
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	4413      	add	r3, r2
 8004b38:	881b      	ldrh	r3, [r3, #0]
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b44:	83fb      	strh	r3, [r7, #30]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	441a      	add	r2, r3
 8004b50:	8bfb      	ldrh	r3, [r7, #30]
 8004b52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	881b      	ldrh	r3, [r3, #0]
 8004b72:	83bb      	strh	r3, [r7, #28]
 8004b74:	8bbb      	ldrh	r3, [r7, #28]
 8004b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d01b      	beq.n	8004bb6 <USB_DeactivateEndpoint+0x1da>
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	881b      	ldrh	r3, [r3, #0]
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b94:	837b      	strh	r3, [r7, #26]
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	441a      	add	r2, r3
 8004ba0:	8b7b      	ldrh	r3, [r7, #26]
 8004ba2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ba6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bcc:	833b      	strh	r3, [r7, #24]
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	441a      	add	r2, r3
 8004bd8:	8b3b      	ldrh	r3, [r7, #24]
 8004bda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004be2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004be6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4413      	add	r3, r2
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c04:	82fb      	strh	r3, [r7, #22]
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	441a      	add	r2, r3
 8004c10:	8afb      	ldrh	r3, [r7, #22]
 8004c12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	4413      	add	r3, r2
 8004c30:	881b      	ldrh	r3, [r3, #0]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c3c:	82bb      	strh	r3, [r7, #20]
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	441a      	add	r2, r3
 8004c48:	8abb      	ldrh	r3, [r7, #20]
 8004c4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	8013      	strh	r3, [r2, #0]
 8004c5e:	e0a3      	b.n	8004da8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4413      	add	r3, r2
 8004c6a:	881b      	ldrh	r3, [r3, #0]
 8004c6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004c6e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004c70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01b      	beq.n	8004cb0 <USB_DeactivateEndpoint+0x2d4>
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	881b      	ldrh	r3, [r3, #0]
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c8e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	441a      	add	r2, r3
 8004c9a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004c9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ca0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ca4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	781b      	ldrb	r3, [r3, #0]
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	881b      	ldrh	r3, [r3, #0]
 8004cbc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004cbe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01b      	beq.n	8004d00 <USB_DeactivateEndpoint+0x324>
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	881b      	ldrh	r3, [r3, #0]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cde:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	441a      	add	r2, r3
 8004cea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004cec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cf8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4413      	add	r3, r2
 8004d0a:	881b      	ldrh	r3, [r3, #0]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d16:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	441a      	add	r2, r3
 8004d22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	881b      	ldrh	r3, [r3, #0]
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d4e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	441a      	add	r2, r3
 8004d5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	4413      	add	r3, r2
 8004d7a:	881b      	ldrh	r3, [r3, #0]
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d86:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	441a      	add	r2, r3
 8004d92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004d94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004da0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3734      	adds	r7, #52	@ 0x34
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bc80      	pop	{r7}
 8004db2:	4770      	bx	lr

08004db4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b0c2      	sub	sp, #264	@ 0x108
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004dc2:	6018      	str	r0, [r3, #0]
 8004dc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dcc:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004dce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	785b      	ldrb	r3, [r3, #1]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	f040 86b7 	bne.w	8005b4e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004de4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	699a      	ldr	r2, [r3, #24]
 8004dec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d908      	bls.n	8004e0e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8004dfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004e0c:	e007      	b.n	8004e1e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8004e0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004e1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	7b1b      	ldrb	r3, [r3, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d13a      	bne.n	8004ea4 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004e2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6959      	ldr	r1, [r3, #20]
 8004e3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	88da      	ldrh	r2, [r3, #6]
 8004e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004e50:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004e54:	6800      	ldr	r0, [r0, #0]
 8004e56:	f001 fc9c 	bl	8006792 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004e5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	613b      	str	r3, [r7, #16]
 8004e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	461a      	mov	r2, r3
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	011a      	lsls	r2, r3, #4
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004e94:	60fb      	str	r3, [r7, #12]
 8004e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e9a:	b29a      	uxth	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	801a      	strh	r2, [r3, #0]
 8004ea0:	f000 be1f 	b.w	8005ae2 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	78db      	ldrb	r3, [r3, #3]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	f040 8462 	bne.w	800577a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004eb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004eba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6a1a      	ldr	r2, [r3, #32]
 8004ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	f240 83df 	bls.w	8005692 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004ed4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ed8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ee2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	881b      	ldrh	r3, [r3, #0]
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004efa:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004efe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	441a      	add	r2, r3
 8004f18:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004f1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f24:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004f30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6a1a      	ldr	r2, [r3, #32]
 8004f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f40:	1ad2      	subs	r2, r2, r3
 8004f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	881b      	ldrh	r3, [r3, #0]
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 81c7 	beq.w	8005304 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	785b      	ldrb	r3, [r3, #1]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d177      	bne.n	8005082 <USB_EPStartXfer+0x2ce>
 8004f92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fa2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	461a      	mov	r2, r3
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	4413      	add	r3, r2
 8004fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	011a      	lsls	r2, r3, #4
 8004fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc6:	4413      	add	r3, r2
 8004fc8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	881b      	ldrh	r3, [r3, #0]
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	801a      	strh	r2, [r3, #0]
 8004fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fe2:	2b3e      	cmp	r3, #62	@ 0x3e
 8004fe4:	d921      	bls.n	800502a <USB_EPStartXfer+0x276>
 8004fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fea:	095b      	lsrs	r3, r3, #5
 8004fec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff4:	f003 031f 	and.w	r3, r3, #31
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d104      	bne.n	8005006 <USB_EPStartXfer+0x252>
 8004ffc:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005000:	3b01      	subs	r3, #1
 8005002:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	b29a      	uxth	r2, r3
 800500c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005010:	b29b      	uxth	r3, r3
 8005012:	029b      	lsls	r3, r3, #10
 8005014:	b29b      	uxth	r3, r3
 8005016:	4313      	orrs	r3, r2
 8005018:	b29b      	uxth	r3, r3
 800501a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800501e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005022:	b29a      	uxth	r2, r3
 8005024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005026:	801a      	strh	r2, [r3, #0]
 8005028:	e050      	b.n	80050cc <USB_EPStartXfer+0x318>
 800502a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10a      	bne.n	8005048 <USB_EPStartXfer+0x294>
 8005032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	b29b      	uxth	r3, r3
 8005038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800503c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005040:	b29a      	uxth	r2, r3
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	801a      	strh	r2, [r3, #0]
 8005046:	e041      	b.n	80050cc <USB_EPStartXfer+0x318>
 8005048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800504c:	085b      	lsrs	r3, r3, #1
 800504e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d004      	beq.n	8005068 <USB_EPStartXfer+0x2b4>
 800505e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005062:	3301      	adds	r3, #1
 8005064:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	b29a      	uxth	r2, r3
 800506e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005072:	b29b      	uxth	r3, r3
 8005074:	029b      	lsls	r3, r3, #10
 8005076:	b29b      	uxth	r3, r3
 8005078:	4313      	orrs	r3, r2
 800507a:	b29a      	uxth	r2, r3
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	801a      	strh	r2, [r3, #0]
 8005080:	e024      	b.n	80050cc <USB_EPStartXfer+0x318>
 8005082:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005086:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	785b      	ldrb	r3, [r3, #1]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d11c      	bne.n	80050cc <USB_EPStartXfer+0x318>
 8005092:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005096:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	461a      	mov	r2, r3
 80050a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a6:	4413      	add	r3, r2
 80050a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80050aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	011a      	lsls	r2, r3, #4
 80050b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ba:	4413      	add	r3, r2
 80050bc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80050c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ca:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80050cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	895b      	ldrh	r3, [r3, #10]
 80050d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80050dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6959      	ldr	r1, [r3, #20]
 80050e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80050f2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80050f6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80050fa:	6800      	ldr	r0, [r0, #0]
 80050fc:	f001 fb49 	bl	8006792 <USB_WritePMA>
            ep->xfer_buff += len;
 8005100:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	695a      	ldr	r2, [r3, #20]
 800510c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005110:	441a      	add	r2, r3
 8005112:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005116:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800511e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005122:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6a1a      	ldr	r2, [r3, #32]
 800512a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800512e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	429a      	cmp	r2, r3
 8005138:	d90f      	bls.n	800515a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800513a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800513e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6a1a      	ldr	r2, [r3, #32]
 8005146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800514a:	1ad2      	subs	r2, r2, r3
 800514c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005150:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	621a      	str	r2, [r3, #32]
 8005158:	e00e      	b.n	8005178 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800515a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800515e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800516a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800516e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2200      	movs	r2, #0
 8005176:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800517c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	785b      	ldrb	r3, [r3, #1]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d177      	bne.n	8005278 <USB_EPStartXfer+0x4c4>
 8005188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800518c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	61bb      	str	r3, [r7, #24]
 8005194:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005198:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	461a      	mov	r2, r3
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	4413      	add	r3, r2
 80051aa:	61bb      	str	r3, [r7, #24]
 80051ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	011a      	lsls	r2, r3, #4
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	4413      	add	r3, r2
 80051be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80051c2:	617b      	str	r3, [r7, #20]
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	801a      	strh	r2, [r3, #0]
 80051d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80051da:	d921      	bls.n	8005220 <USB_EPStartXfer+0x46c>
 80051dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051e0:	095b      	lsrs	r3, r3, #5
 80051e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80051e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051ea:	f003 031f 	and.w	r3, r3, #31
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d104      	bne.n	80051fc <USB_EPStartXfer+0x448>
 80051f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051f6:	3b01      	subs	r3, #1
 80051f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	881b      	ldrh	r3, [r3, #0]
 8005200:	b29a      	uxth	r2, r3
 8005202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005206:	b29b      	uxth	r3, r3
 8005208:	029b      	lsls	r3, r3, #10
 800520a:	b29b      	uxth	r3, r3
 800520c:	4313      	orrs	r3, r2
 800520e:	b29b      	uxth	r3, r3
 8005210:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005214:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005218:	b29a      	uxth	r2, r3
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	801a      	strh	r2, [r3, #0]
 800521e:	e056      	b.n	80052ce <USB_EPStartXfer+0x51a>
 8005220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10a      	bne.n	800523e <USB_EPStartXfer+0x48a>
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	881b      	ldrh	r3, [r3, #0]
 800522c:	b29b      	uxth	r3, r3
 800522e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005232:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005236:	b29a      	uxth	r2, r3
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	801a      	strh	r2, [r3, #0]
 800523c:	e047      	b.n	80052ce <USB_EPStartXfer+0x51a>
 800523e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005242:	085b      	lsrs	r3, r3, #1
 8005244:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800524c:	f003 0301 	and.w	r3, r3, #1
 8005250:	2b00      	cmp	r3, #0
 8005252:	d004      	beq.n	800525e <USB_EPStartXfer+0x4aa>
 8005254:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005258:	3301      	adds	r3, #1
 800525a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	881b      	ldrh	r3, [r3, #0]
 8005262:	b29a      	uxth	r2, r3
 8005264:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005268:	b29b      	uxth	r3, r3
 800526a:	029b      	lsls	r3, r3, #10
 800526c:	b29b      	uxth	r3, r3
 800526e:	4313      	orrs	r3, r2
 8005270:	b29a      	uxth	r2, r3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	801a      	strh	r2, [r3, #0]
 8005276:	e02a      	b.n	80052ce <USB_EPStartXfer+0x51a>
 8005278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800527c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	785b      	ldrb	r3, [r3, #1]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d122      	bne.n	80052ce <USB_EPStartXfer+0x51a>
 8005288:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800528c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	623b      	str	r3, [r7, #32]
 8005294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005298:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	461a      	mov	r2, r3
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	4413      	add	r3, r2
 80052aa:	623b      	str	r3, [r7, #32]
 80052ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	011a      	lsls	r2, r3, #4
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	4413      	add	r3, r2
 80052be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80052c2:	61fb      	str	r3, [r7, #28]
 80052c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80052ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	891b      	ldrh	r3, [r3, #8]
 80052da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80052de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6959      	ldr	r1, [r3, #20]
 80052ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80052f4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80052f8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80052fc:	6800      	ldr	r0, [r0, #0]
 80052fe:	f001 fa48 	bl	8006792 <USB_WritePMA>
 8005302:	e3ee      	b.n	8005ae2 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005308:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	785b      	ldrb	r3, [r3, #1]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d177      	bne.n	8005404 <USB_EPStartXfer+0x650>
 8005314:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005318:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005324:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800532e:	b29b      	uxth	r3, r3
 8005330:	461a      	mov	r2, r3
 8005332:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005334:	4413      	add	r3, r2
 8005336:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005338:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800533c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	011a      	lsls	r2, r3, #4
 8005346:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005348:	4413      	add	r3, r2
 800534a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800534e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005352:	881b      	ldrh	r3, [r3, #0]
 8005354:	b29b      	uxth	r3, r3
 8005356:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800535a:	b29a      	uxth	r2, r3
 800535c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800535e:	801a      	strh	r2, [r3, #0]
 8005360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005364:	2b3e      	cmp	r3, #62	@ 0x3e
 8005366:	d921      	bls.n	80053ac <USB_EPStartXfer+0x5f8>
 8005368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800536c:	095b      	lsrs	r3, r3, #5
 800536e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005376:	f003 031f 	and.w	r3, r3, #31
 800537a:	2b00      	cmp	r3, #0
 800537c:	d104      	bne.n	8005388 <USB_EPStartXfer+0x5d4>
 800537e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005382:	3b01      	subs	r3, #1
 8005384:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005388:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800538a:	881b      	ldrh	r3, [r3, #0]
 800538c:	b29a      	uxth	r2, r3
 800538e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005392:	b29b      	uxth	r3, r3
 8005394:	029b      	lsls	r3, r3, #10
 8005396:	b29b      	uxth	r3, r3
 8005398:	4313      	orrs	r3, r2
 800539a:	b29b      	uxth	r3, r3
 800539c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053a8:	801a      	strh	r2, [r3, #0]
 80053aa:	e056      	b.n	800545a <USB_EPStartXfer+0x6a6>
 80053ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <USB_EPStartXfer+0x616>
 80053b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053b6:	881b      	ldrh	r3, [r3, #0]
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053c6:	801a      	strh	r2, [r3, #0]
 80053c8:	e047      	b.n	800545a <USB_EPStartXfer+0x6a6>
 80053ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ce:	085b      	lsrs	r3, r3, #1
 80053d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80053d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d004      	beq.n	80053ea <USB_EPStartXfer+0x636>
 80053e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80053e4:	3301      	adds	r3, #1
 80053e6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80053ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053ec:	881b      	ldrh	r3, [r3, #0]
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	029b      	lsls	r3, r3, #10
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	4313      	orrs	r3, r2
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005400:	801a      	strh	r2, [r3, #0]
 8005402:	e02a      	b.n	800545a <USB_EPStartXfer+0x6a6>
 8005404:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005408:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	785b      	ldrb	r3, [r3, #1]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d122      	bne.n	800545a <USB_EPStartXfer+0x6a6>
 8005414:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005418:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005420:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005424:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800542e:	b29b      	uxth	r3, r3
 8005430:	461a      	mov	r2, r3
 8005432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005434:	4413      	add	r3, r2
 8005436:	653b      	str	r3, [r7, #80]	@ 0x50
 8005438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800543c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	011a      	lsls	r2, r3, #4
 8005446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005448:	4413      	add	r3, r2
 800544a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800544e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005454:	b29a      	uxth	r2, r3
 8005456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005458:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800545a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800545e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	891b      	ldrh	r3, [r3, #8]
 8005466:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800546a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800546e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6959      	ldr	r1, [r3, #20]
 8005476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800547a:	b29b      	uxth	r3, r3
 800547c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005480:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005484:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005488:	6800      	ldr	r0, [r0, #0]
 800548a:	f001 f982 	bl	8006792 <USB_WritePMA>
            ep->xfer_buff += len;
 800548e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005492:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	695a      	ldr	r2, [r3, #20]
 800549a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800549e:	441a      	add	r2, r3
 80054a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80054ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6a1a      	ldr	r2, [r3, #32]
 80054b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d90f      	bls.n	80054e8 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80054c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	6a1a      	ldr	r2, [r3, #32]
 80054d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d8:	1ad2      	subs	r2, r2, r3
 80054da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	621a      	str	r2, [r3, #32]
 80054e6:	e00e      	b.n	8005506 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80054e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80054f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2200      	movs	r2, #0
 8005504:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005506:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800550a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	643b      	str	r3, [r7, #64]	@ 0x40
 8005512:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005516:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	785b      	ldrb	r3, [r3, #1]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d177      	bne.n	8005612 <USB_EPStartXfer+0x85e>
 8005522:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005526:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800552e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005532:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800553c:	b29b      	uxth	r3, r3
 800553e:	461a      	mov	r2, r3
 8005540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005542:	4413      	add	r3, r2
 8005544:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005546:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800554a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	011a      	lsls	r2, r3, #4
 8005554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005556:	4413      	add	r3, r2
 8005558:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
 800555e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005560:	881b      	ldrh	r3, [r3, #0]
 8005562:	b29b      	uxth	r3, r3
 8005564:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005568:	b29a      	uxth	r2, r3
 800556a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800556c:	801a      	strh	r2, [r3, #0]
 800556e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005572:	2b3e      	cmp	r3, #62	@ 0x3e
 8005574:	d921      	bls.n	80055ba <USB_EPStartXfer+0x806>
 8005576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557a:	095b      	lsrs	r3, r3, #5
 800557c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005584:	f003 031f 	and.w	r3, r3, #31
 8005588:	2b00      	cmp	r3, #0
 800558a:	d104      	bne.n	8005596 <USB_EPStartXfer+0x7e2>
 800558c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005590:	3b01      	subs	r3, #1
 8005592:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005598:	881b      	ldrh	r3, [r3, #0]
 800559a:	b29a      	uxth	r2, r3
 800559c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	029b      	lsls	r3, r3, #10
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	4313      	orrs	r3, r2
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b6:	801a      	strh	r2, [r3, #0]
 80055b8:	e050      	b.n	800565c <USB_EPStartXfer+0x8a8>
 80055ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10a      	bne.n	80055d8 <USB_EPStartXfer+0x824>
 80055c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c4:	881b      	ldrh	r3, [r3, #0]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d4:	801a      	strh	r2, [r3, #0]
 80055d6:	e041      	b.n	800565c <USB_EPStartXfer+0x8a8>
 80055d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055dc:	085b      	lsrs	r3, r3, #1
 80055de:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80055e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d004      	beq.n	80055f8 <USB_EPStartXfer+0x844>
 80055ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f2:	3301      	adds	r3, #1
 80055f4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80055f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055fa:	881b      	ldrh	r3, [r3, #0]
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005602:	b29b      	uxth	r3, r3
 8005604:	029b      	lsls	r3, r3, #10
 8005606:	b29b      	uxth	r3, r3
 8005608:	4313      	orrs	r3, r2
 800560a:	b29a      	uxth	r2, r3
 800560c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800560e:	801a      	strh	r2, [r3, #0]
 8005610:	e024      	b.n	800565c <USB_EPStartXfer+0x8a8>
 8005612:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005616:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	785b      	ldrb	r3, [r3, #1]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d11c      	bne.n	800565c <USB_EPStartXfer+0x8a8>
 8005622:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005626:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005630:	b29b      	uxth	r3, r3
 8005632:	461a      	mov	r2, r3
 8005634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005636:	4413      	add	r3, r2
 8005638:	643b      	str	r3, [r7, #64]	@ 0x40
 800563a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800563e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	011a      	lsls	r2, r3, #4
 8005648:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800564a:	4413      	add	r3, r2
 800564c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005652:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005656:	b29a      	uxth	r2, r3
 8005658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800565a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800565c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005660:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	895b      	ldrh	r3, [r3, #10]
 8005668:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800566c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005670:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6959      	ldr	r1, [r3, #20]
 8005678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800567c:	b29b      	uxth	r3, r3
 800567e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005682:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005686:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800568a:	6800      	ldr	r0, [r0, #0]
 800568c:	f001 f881 	bl	8006792 <USB_WritePMA>
 8005690:	e227      	b.n	8005ae2 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005696:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80056a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80056c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80056cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	441a      	add	r2, r3
 80056e6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80056ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80056fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005702:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800570a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800570e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005718:	b29b      	uxth	r3, r3
 800571a:	461a      	mov	r2, r3
 800571c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800571e:	4413      	add	r3, r2
 8005720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005722:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005726:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	011a      	lsls	r2, r3, #4
 8005730:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005732:	4413      	add	r3, r2
 8005734:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005738:	65bb      	str	r3, [r7, #88]	@ 0x58
 800573a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800573e:	b29a      	uxth	r2, r3
 8005740:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005742:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005744:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005748:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	891b      	ldrh	r3, [r3, #8]
 8005750:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005758:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6959      	ldr	r1, [r3, #20]
 8005760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005764:	b29b      	uxth	r3, r3
 8005766:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800576a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800576e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005772:	6800      	ldr	r0, [r0, #0]
 8005774:	f001 f80d 	bl	8006792 <USB_WritePMA>
 8005778:	e1b3      	b.n	8005ae2 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800577a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800577e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6a1a      	ldr	r2, [r3, #32]
 8005786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800578a:	1ad2      	subs	r2, r2, r3
 800578c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005790:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800579c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 80c6 	beq.w	800594c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80057c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80057cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	785b      	ldrb	r3, [r3, #1]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d177      	bne.n	80058cc <USB_EPStartXfer+0xb18>
 80057dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80057fc:	4413      	add	r3, r2
 80057fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005800:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005804:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	011a      	lsls	r2, r3, #4
 800580e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005810:	4413      	add	r3, r2
 8005812:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005816:	667b      	str	r3, [r7, #100]	@ 0x64
 8005818:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800581a:	881b      	ldrh	r3, [r3, #0]
 800581c:	b29b      	uxth	r3, r3
 800581e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005822:	b29a      	uxth	r2, r3
 8005824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005826:	801a      	strh	r2, [r3, #0]
 8005828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800582c:	2b3e      	cmp	r3, #62	@ 0x3e
 800582e:	d921      	bls.n	8005874 <USB_EPStartXfer+0xac0>
 8005830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005834:	095b      	lsrs	r3, r3, #5
 8005836:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800583a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800583e:	f003 031f 	and.w	r3, r3, #31
 8005842:	2b00      	cmp	r3, #0
 8005844:	d104      	bne.n	8005850 <USB_EPStartXfer+0xa9c>
 8005846:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800584a:	3b01      	subs	r3, #1
 800584c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005850:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005852:	881b      	ldrh	r3, [r3, #0]
 8005854:	b29a      	uxth	r2, r3
 8005856:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800585a:	b29b      	uxth	r3, r3
 800585c:	029b      	lsls	r3, r3, #10
 800585e:	b29b      	uxth	r3, r3
 8005860:	4313      	orrs	r3, r2
 8005862:	b29b      	uxth	r3, r3
 8005864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800586c:	b29a      	uxth	r2, r3
 800586e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005870:	801a      	strh	r2, [r3, #0]
 8005872:	e050      	b.n	8005916 <USB_EPStartXfer+0xb62>
 8005874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10a      	bne.n	8005892 <USB_EPStartXfer+0xade>
 800587c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800587e:	881b      	ldrh	r3, [r3, #0]
 8005880:	b29b      	uxth	r3, r3
 8005882:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005886:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800588a:	b29a      	uxth	r2, r3
 800588c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800588e:	801a      	strh	r2, [r3, #0]
 8005890:	e041      	b.n	8005916 <USB_EPStartXfer+0xb62>
 8005892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005896:	085b      	lsrs	r3, r3, #1
 8005898:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800589c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d004      	beq.n	80058b2 <USB_EPStartXfer+0xafe>
 80058a8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80058ac:	3301      	adds	r3, #1
 80058ae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80058b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058b4:	881b      	ldrh	r3, [r3, #0]
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80058bc:	b29b      	uxth	r3, r3
 80058be:	029b      	lsls	r3, r3, #10
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	4313      	orrs	r3, r2
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058c8:	801a      	strh	r2, [r3, #0]
 80058ca:	e024      	b.n	8005916 <USB_EPStartXfer+0xb62>
 80058cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	785b      	ldrb	r3, [r3, #1]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d11c      	bne.n	8005916 <USB_EPStartXfer+0xb62>
 80058dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	461a      	mov	r2, r3
 80058ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058f0:	4413      	add	r3, r2
 80058f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80058f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	011a      	lsls	r2, r3, #4
 8005902:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005904:	4413      	add	r3, r2
 8005906:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800590a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800590c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005910:	b29a      	uxth	r2, r3
 8005912:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005914:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005916:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800591a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	895b      	ldrh	r3, [r3, #10]
 8005922:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005926:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800592a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6959      	ldr	r1, [r3, #20]
 8005932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005936:	b29b      	uxth	r3, r3
 8005938:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800593c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005940:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005944:	6800      	ldr	r0, [r0, #0]
 8005946:	f000 ff24 	bl	8006792 <USB_WritePMA>
 800594a:	e0ca      	b.n	8005ae2 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800594c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005950:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	785b      	ldrb	r3, [r3, #1]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d177      	bne.n	8005a4c <USB_EPStartXfer+0xc98>
 800595c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005960:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005968:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800596c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005976:	b29b      	uxth	r3, r3
 8005978:	461a      	mov	r2, r3
 800597a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800597c:	4413      	add	r3, r2
 800597e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005980:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005984:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	011a      	lsls	r2, r3, #4
 800598e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005990:	4413      	add	r3, r2
 8005992:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005996:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005998:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800599a:	881b      	ldrh	r3, [r3, #0]
 800599c:	b29b      	uxth	r3, r3
 800599e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059a6:	801a      	strh	r2, [r3, #0]
 80059a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80059ae:	d921      	bls.n	80059f4 <USB_EPStartXfer+0xc40>
 80059b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b4:	095b      	lsrs	r3, r3, #5
 80059b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80059ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059be:	f003 031f 	and.w	r3, r3, #31
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d104      	bne.n	80059d0 <USB_EPStartXfer+0xc1c>
 80059c6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80059ca:	3b01      	subs	r3, #1
 80059cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80059d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059d2:	881b      	ldrh	r3, [r3, #0]
 80059d4:	b29a      	uxth	r2, r3
 80059d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80059da:	b29b      	uxth	r3, r3
 80059dc:	029b      	lsls	r3, r3, #10
 80059de:	b29b      	uxth	r3, r3
 80059e0:	4313      	orrs	r3, r2
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059f0:	801a      	strh	r2, [r3, #0]
 80059f2:	e05c      	b.n	8005aae <USB_EPStartXfer+0xcfa>
 80059f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10a      	bne.n	8005a12 <USB_EPStartXfer+0xc5e>
 80059fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059fe:	881b      	ldrh	r3, [r3, #0]
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a0e:	801a      	strh	r2, [r3, #0]
 8005a10:	e04d      	b.n	8005aae <USB_EPStartXfer+0xcfa>
 8005a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a16:	085b      	lsrs	r3, r3, #1
 8005a18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d004      	beq.n	8005a32 <USB_EPStartXfer+0xc7e>
 8005a28:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005a32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	029b      	lsls	r3, r3, #10
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	4313      	orrs	r3, r2
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a48:	801a      	strh	r2, [r3, #0]
 8005a4a:	e030      	b.n	8005aae <USB_EPStartXfer+0xcfa>
 8005a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	785b      	ldrb	r3, [r3, #1]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d128      	bne.n	8005aae <USB_EPStartXfer+0xcfa>
 8005a5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a80:	4413      	add	r3, r2
 8005a82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	011a      	lsls	r2, r3, #4
 8005a94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a98:	4413      	add	r3, r2
 8005a9a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005a9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005aac:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ab2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	891b      	ldrh	r3, [r3, #8]
 8005aba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005abe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ac2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6959      	ldr	r1, [r3, #20]
 8005aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005ad4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005ad8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005adc:	6800      	ldr	r0, [r0, #0]
 8005ade:	f000 fe58 	bl	8006792 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005ae2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	4413      	add	r3, r2
 8005afc:	881b      	ldrh	r3, [r3, #0]
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b08:	817b      	strh	r3, [r7, #10]
 8005b0a:	897b      	ldrh	r3, [r7, #10]
 8005b0c:	f083 0310 	eor.w	r3, r3, #16
 8005b10:	817b      	strh	r3, [r7, #10]
 8005b12:	897b      	ldrh	r3, [r7, #10]
 8005b14:	f083 0320 	eor.w	r3, r3, #32
 8005b18:	817b      	strh	r3, [r7, #10]
 8005b1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	441a      	add	r2, r3
 8005b34:	897b      	ldrh	r3, [r7, #10]
 8005b36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	8013      	strh	r3, [r2, #0]
 8005b4a:	f000 bcde 	b.w	800650a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005b4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	7b1b      	ldrb	r3, [r3, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f040 80bb 	bne.w	8005cd6 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005b60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	699a      	ldr	r2, [r3, #24]
 8005b6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d917      	bls.n	8005bac <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8005b7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8005b8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	699a      	ldr	r2, [r3, #24]
 8005b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b9c:	1ad2      	subs	r2, r2, r3
 8005b9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ba2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	619a      	str	r2, [r3, #24]
 8005baa:	e00e      	b.n	8005bca <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8005bac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8005bbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005bca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bdc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	461a      	mov	r2, r3
 8005bea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005bee:	4413      	add	r3, r2
 8005bf0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	011a      	lsls	r2, r3, #4
 8005c02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005c06:	4413      	add	r3, r2
 8005c08:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005c10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c14:	881b      	ldrh	r3, [r3, #0]
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c22:	801a      	strh	r2, [r3, #0]
 8005c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c28:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c2a:	d924      	bls.n	8005c76 <USB_EPStartXfer+0xec2>
 8005c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c30:	095b      	lsrs	r3, r3, #5
 8005c32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c3a:	f003 031f 	and.w	r3, r3, #31
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d104      	bne.n	8005c4c <USB_EPStartXfer+0xe98>
 8005c42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005c46:	3b01      	subs	r3, #1
 8005c48:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	029b      	lsls	r3, r3, #10
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c70:	801a      	strh	r2, [r3, #0]
 8005c72:	f000 bc10 	b.w	8006496 <USB_EPStartXfer+0x16e2>
 8005c76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10c      	bne.n	8005c98 <USB_EPStartXfer+0xee4>
 8005c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c94:	801a      	strh	r2, [r3, #0]
 8005c96:	e3fe      	b.n	8006496 <USB_EPStartXfer+0x16e2>
 8005c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c9c:	085b      	lsrs	r3, r3, #1
 8005c9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d004      	beq.n	8005cb8 <USB_EPStartXfer+0xf04>
 8005cae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005cb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cbc:	881b      	ldrh	r3, [r3, #0]
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	029b      	lsls	r3, r3, #10
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cd2:	801a      	strh	r2, [r3, #0]
 8005cd4:	e3df      	b.n	8006496 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	78db      	ldrb	r3, [r3, #3]
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	f040 8218 	bne.w	8006118 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	785b      	ldrb	r3, [r3, #1]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f040 809d 	bne.w	8005e34 <USB_EPStartXfer+0x1080>
 8005cfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d1e:	4413      	add	r3, r2
 8005d20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	011a      	lsls	r2, r3, #4
 8005d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d36:	4413      	add	r3, r2
 8005d38:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d44:	881b      	ldrh	r3, [r3, #0]
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d52:	801a      	strh	r2, [r3, #0]
 8005d54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d62:	d92b      	bls.n	8005dbc <USB_EPStartXfer+0x1008>
 8005d64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	095b      	lsrs	r3, r3, #5
 8005d72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f003 031f 	and.w	r3, r3, #31
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d104      	bne.n	8005d94 <USB_EPStartXfer+0xfe0>
 8005d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d98:	881b      	ldrh	r3, [r3, #0]
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	029b      	lsls	r3, r3, #10
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	4313      	orrs	r3, r2
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005db8:	801a      	strh	r2, [r3, #0]
 8005dba:	e070      	b.n	8005e9e <USB_EPStartXfer+0x10ea>
 8005dbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10c      	bne.n	8005de6 <USB_EPStartXfer+0x1032>
 8005dcc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005dd0:	881b      	ldrh	r3, [r3, #0]
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005de2:	801a      	strh	r2, [r3, #0]
 8005de4:	e05b      	b.n	8005e9e <USB_EPStartXfer+0x10ea>
 8005de6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	085b      	lsrs	r3, r3, #1
 8005df4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005df8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d004      	beq.n	8005e16 <USB_EPStartXfer+0x1062>
 8005e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e10:	3301      	adds	r3, #1
 8005e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005e1a:	881b      	ldrh	r3, [r3, #0]
 8005e1c:	b29a      	uxth	r2, r3
 8005e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	029b      	lsls	r3, r3, #10
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	b29a      	uxth	r2, r3
 8005e2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005e30:	801a      	strh	r2, [r3, #0]
 8005e32:	e034      	b.n	8005e9e <USB_EPStartXfer+0x10ea>
 8005e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	785b      	ldrb	r3, [r3, #1]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d12c      	bne.n	8005e9e <USB_EPStartXfer+0x10ea>
 8005e44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	461a      	mov	r2, r3
 8005e64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e68:	4413      	add	r3, r2
 8005e6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	011a      	lsls	r2, r3, #4
 8005e7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e80:	4413      	add	r3, r2
 8005e82:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e9c:	801a      	strh	r2, [r3, #0]
 8005e9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005eac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	785b      	ldrb	r3, [r3, #1]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f040 809d 	bne.w	8005ff8 <USB_EPStartXfer+0x1244>
 8005ebe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ec2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ecc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ed0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	461a      	mov	r2, r3
 8005ede:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ee8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	011a      	lsls	r2, r3, #4
 8005ef6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005efa:	4413      	add	r3, r2
 8005efc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005f00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f08:	881b      	ldrh	r3, [r3, #0]
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f16:	801a      	strh	r2, [r3, #0]
 8005f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f26:	d92b      	bls.n	8005f80 <USB_EPStartXfer+0x11cc>
 8005f28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	691b      	ldr	r3, [r3, #16]
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	f003 031f 	and.w	r3, r3, #31
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d104      	bne.n	8005f58 <USB_EPStartXfer+0x11a4>
 8005f4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f52:	3b01      	subs	r3, #1
 8005f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f5c:	881b      	ldrh	r3, [r3, #0]
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	029b      	lsls	r3, r3, #10
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f7c:	801a      	strh	r2, [r3, #0]
 8005f7e:	e069      	b.n	8006054 <USB_EPStartXfer+0x12a0>
 8005f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10c      	bne.n	8005faa <USB_EPStartXfer+0x11f6>
 8005f90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f94:	881b      	ldrh	r3, [r3, #0]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fa6:	801a      	strh	r2, [r3, #0]
 8005fa8:	e054      	b.n	8006054 <USB_EPStartXfer+0x12a0>
 8005faa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	085b      	lsrs	r3, r3, #1
 8005fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d004      	beq.n	8005fda <USB_EPStartXfer+0x1226>
 8005fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fde:	881b      	ldrh	r3, [r3, #0]
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	029b      	lsls	r3, r3, #10
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	4313      	orrs	r3, r2
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ff4:	801a      	strh	r2, [r3, #0]
 8005ff6:	e02d      	b.n	8006054 <USB_EPStartXfer+0x12a0>
 8005ff8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ffc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	785b      	ldrb	r3, [r3, #1]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d125      	bne.n	8006054 <USB_EPStartXfer+0x12a0>
 8006008:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800600c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006016:	b29b      	uxth	r3, r3
 8006018:	461a      	mov	r2, r3
 800601a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800601e:	4413      	add	r3, r2
 8006020:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006024:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006028:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	011a      	lsls	r2, r3, #4
 8006032:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006036:	4413      	add	r3, r2
 8006038:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800603c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006044:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	b29a      	uxth	r2, r3
 800604e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006052:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006054:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006058:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	2b00      	cmp	r3, #0
 8006062:	f000 8218 	beq.w	8006496 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006066:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800606a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006074:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	4413      	add	r3, r2
 8006080:	881b      	ldrh	r3, [r3, #0]
 8006082:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006086:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800608a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800608e:	2b00      	cmp	r3, #0
 8006090:	d005      	beq.n	800609e <USB_EPStartXfer+0x12ea>
 8006092:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10d      	bne.n	80060ba <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800609e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80060a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f040 81f5 	bne.w	8006496 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80060ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80060b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f040 81ee 	bne.w	8006496 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80060ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060e0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80060e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	441a      	add	r2, r3
 80060fe:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006102:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006106:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800610a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800610e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006112:	b29b      	uxth	r3, r3
 8006114:	8013      	strh	r3, [r2, #0]
 8006116:	e1be      	b.n	8006496 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006118:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800611c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	78db      	ldrb	r3, [r3, #3]
 8006124:	2b01      	cmp	r3, #1
 8006126:	f040 81b4 	bne.w	8006492 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800612a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800612e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699a      	ldr	r2, [r3, #24]
 8006136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	429a      	cmp	r2, r3
 8006144:	d917      	bls.n	8006176 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006146:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800614a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006156:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	699a      	ldr	r2, [r3, #24]
 8006162:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006166:	1ad2      	subs	r2, r2, r3
 8006168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800616c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	619a      	str	r2, [r3, #24]
 8006174:	e00e      	b.n	8006194 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8006176:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800617a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8006186:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800618a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2200      	movs	r2, #0
 8006192:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006194:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006198:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	785b      	ldrb	r3, [r3, #1]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f040 8085 	bne.w	80062b0 <USB_EPStartXfer+0x14fc>
 80061a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80061b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	461a      	mov	r2, r3
 80061c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061ca:	4413      	add	r3, r2
 80061cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80061d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	011a      	lsls	r2, r3, #4
 80061de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80061e2:	4413      	add	r3, r2
 80061e4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80061e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80061f0:	881b      	ldrh	r3, [r3, #0]
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80061fe:	801a      	strh	r2, [r3, #0]
 8006200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006204:	2b3e      	cmp	r3, #62	@ 0x3e
 8006206:	d923      	bls.n	8006250 <USB_EPStartXfer+0x149c>
 8006208:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800620c:	095b      	lsrs	r3, r3, #5
 800620e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006216:	f003 031f 	and.w	r3, r3, #31
 800621a:	2b00      	cmp	r3, #0
 800621c:	d104      	bne.n	8006228 <USB_EPStartXfer+0x1474>
 800621e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006222:	3b01      	subs	r3, #1
 8006224:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006228:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800622c:	881b      	ldrh	r3, [r3, #0]
 800622e:	b29a      	uxth	r2, r3
 8006230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006234:	b29b      	uxth	r3, r3
 8006236:	029b      	lsls	r3, r3, #10
 8006238:	b29b      	uxth	r3, r3
 800623a:	4313      	orrs	r3, r2
 800623c:	b29b      	uxth	r3, r3
 800623e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006246:	b29a      	uxth	r2, r3
 8006248:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800624c:	801a      	strh	r2, [r3, #0]
 800624e:	e060      	b.n	8006312 <USB_EPStartXfer+0x155e>
 8006250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10c      	bne.n	8006272 <USB_EPStartXfer+0x14be>
 8006258:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800625c:	881b      	ldrh	r3, [r3, #0]
 800625e:	b29b      	uxth	r3, r3
 8006260:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006264:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006268:	b29a      	uxth	r2, r3
 800626a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800626e:	801a      	strh	r2, [r3, #0]
 8006270:	e04f      	b.n	8006312 <USB_EPStartXfer+0x155e>
 8006272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006276:	085b      	lsrs	r3, r3, #1
 8006278:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800627c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b00      	cmp	r3, #0
 8006286:	d004      	beq.n	8006292 <USB_EPStartXfer+0x14de>
 8006288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800628c:	3301      	adds	r3, #1
 800628e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006292:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006296:	881b      	ldrh	r3, [r3, #0]
 8006298:	b29a      	uxth	r2, r3
 800629a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800629e:	b29b      	uxth	r3, r3
 80062a0:	029b      	lsls	r3, r3, #10
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	4313      	orrs	r3, r2
 80062a6:	b29a      	uxth	r2, r3
 80062a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80062ac:	801a      	strh	r2, [r3, #0]
 80062ae:	e030      	b.n	8006312 <USB_EPStartXfer+0x155e>
 80062b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	785b      	ldrb	r3, [r3, #1]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d128      	bne.n	8006312 <USB_EPStartXfer+0x155e>
 80062c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80062ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062dc:	b29b      	uxth	r3, r3
 80062de:	461a      	mov	r2, r3
 80062e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062e4:	4413      	add	r3, r2
 80062e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80062ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	011a      	lsls	r2, r3, #4
 80062f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80062fc:	4413      	add	r3, r2
 80062fe:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006302:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006306:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800630a:	b29a      	uxth	r2, r3
 800630c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006310:	801a      	strh	r2, [r3, #0]
 8006312:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006316:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	785b      	ldrb	r3, [r3, #1]
 800632c:	2b00      	cmp	r3, #0
 800632e:	f040 8085 	bne.w	800643c <USB_EPStartXfer+0x1688>
 8006332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006336:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006340:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006344:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800634e:	b29b      	uxth	r3, r3
 8006350:	461a      	mov	r2, r3
 8006352:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006356:	4413      	add	r3, r2
 8006358:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800635c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006360:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	011a      	lsls	r2, r3, #4
 800636a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800636e:	4413      	add	r3, r2
 8006370:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006374:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006378:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	b29b      	uxth	r3, r3
 8006380:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006384:	b29a      	uxth	r2, r3
 8006386:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800638a:	801a      	strh	r2, [r3, #0]
 800638c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006390:	2b3e      	cmp	r3, #62	@ 0x3e
 8006392:	d923      	bls.n	80063dc <USB_EPStartXfer+0x1628>
 8006394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006398:	095b      	lsrs	r3, r3, #5
 800639a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800639e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063a2:	f003 031f 	and.w	r3, r3, #31
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d104      	bne.n	80063b4 <USB_EPStartXfer+0x1600>
 80063aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063ae:	3b01      	subs	r3, #1
 80063b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80063b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063b8:	881b      	ldrh	r3, [r3, #0]
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	029b      	lsls	r3, r3, #10
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	4313      	orrs	r3, r2
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063d8:	801a      	strh	r2, [r3, #0]
 80063da:	e05c      	b.n	8006496 <USB_EPStartXfer+0x16e2>
 80063dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10c      	bne.n	80063fe <USB_EPStartXfer+0x164a>
 80063e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063fa:	801a      	strh	r2, [r3, #0]
 80063fc:	e04b      	b.n	8006496 <USB_EPStartXfer+0x16e2>
 80063fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006402:	085b      	lsrs	r3, r3, #1
 8006404:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b00      	cmp	r3, #0
 8006412:	d004      	beq.n	800641e <USB_EPStartXfer+0x166a>
 8006414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006418:	3301      	adds	r3, #1
 800641a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800641e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	b29a      	uxth	r2, r3
 8006426:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800642a:	b29b      	uxth	r3, r3
 800642c:	029b      	lsls	r3, r3, #10
 800642e:	b29b      	uxth	r3, r3
 8006430:	4313      	orrs	r3, r2
 8006432:	b29a      	uxth	r2, r3
 8006434:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006438:	801a      	strh	r2, [r3, #0]
 800643a:	e02c      	b.n	8006496 <USB_EPStartXfer+0x16e2>
 800643c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006440:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	785b      	ldrb	r3, [r3, #1]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d124      	bne.n	8006496 <USB_EPStartXfer+0x16e2>
 800644c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006450:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800645a:	b29b      	uxth	r3, r3
 800645c:	461a      	mov	r2, r3
 800645e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006462:	4413      	add	r3, r2
 8006464:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800646c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	011a      	lsls	r2, r3, #4
 8006476:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800647a:	4413      	add	r3, r2
 800647c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006480:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006488:	b29a      	uxth	r2, r3
 800648a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800648e:	801a      	strh	r2, [r3, #0]
 8006490:	e001      	b.n	8006496 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e03a      	b.n	800650c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006496:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800649a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4413      	add	r3, r2
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064bc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80064c0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80064c4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80064c8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80064cc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80064d0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80064d4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80064d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	441a      	add	r2, r3
 80064f2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80064f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006506:	b29b      	uxth	r3, r3
 8006508:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006516:	b480      	push	{r7}
 8006518:	b085      	sub	sp, #20
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
 800651e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	785b      	ldrb	r3, [r3, #1]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d020      	beq.n	800656a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	881b      	ldrh	r3, [r3, #0]
 8006534:	b29b      	uxth	r3, r3
 8006536:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800653a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800653e:	81bb      	strh	r3, [r7, #12]
 8006540:	89bb      	ldrh	r3, [r7, #12]
 8006542:	f083 0310 	eor.w	r3, r3, #16
 8006546:	81bb      	strh	r3, [r7, #12]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	441a      	add	r2, r3
 8006552:	89bb      	ldrh	r3, [r7, #12]
 8006554:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006558:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800655c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006564:	b29b      	uxth	r3, r3
 8006566:	8013      	strh	r3, [r2, #0]
 8006568:	e01f      	b.n	80065aa <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	881b      	ldrh	r3, [r3, #0]
 8006576:	b29b      	uxth	r3, r3
 8006578:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800657c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006580:	81fb      	strh	r3, [r7, #14]
 8006582:	89fb      	ldrh	r3, [r7, #14]
 8006584:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006588:	81fb      	strh	r3, [r7, #14]
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	441a      	add	r2, r3
 8006594:	89fb      	ldrh	r3, [r7, #14]
 8006596:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800659a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800659e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3714      	adds	r7, #20
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bc80      	pop	{r7}
 80065b4:	4770      	bx	lr

080065b6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b087      	sub	sp, #28
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	7b1b      	ldrb	r3, [r3, #12]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f040 809d 	bne.w	8006704 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	785b      	ldrb	r3, [r3, #1]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d04c      	beq.n	800666c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	823b      	strh	r3, [r7, #16]
 80065e0:	8a3b      	ldrh	r3, [r7, #16]
 80065e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d01b      	beq.n	8006622 <USB_EPClearStall+0x6c>
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	881b      	ldrh	r3, [r3, #0]
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006600:	81fb      	strh	r3, [r7, #14]
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	441a      	add	r2, r3
 800660c:	89fb      	ldrh	r3, [r7, #14]
 800660e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006612:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006616:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800661a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800661e:	b29b      	uxth	r3, r3
 8006620:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	78db      	ldrb	r3, [r3, #3]
 8006626:	2b01      	cmp	r3, #1
 8006628:	d06c      	beq.n	8006704 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	b29b      	uxth	r3, r3
 8006638:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800663c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006640:	81bb      	strh	r3, [r7, #12]
 8006642:	89bb      	ldrh	r3, [r7, #12]
 8006644:	f083 0320 	eor.w	r3, r3, #32
 8006648:	81bb      	strh	r3, [r7, #12]
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	441a      	add	r2, r3
 8006654:	89bb      	ldrh	r3, [r7, #12]
 8006656:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800665a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800665e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006666:	b29b      	uxth	r3, r3
 8006668:	8013      	strh	r3, [r2, #0]
 800666a:	e04b      	b.n	8006704 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4413      	add	r3, r2
 8006676:	881b      	ldrh	r3, [r3, #0]
 8006678:	82fb      	strh	r3, [r7, #22]
 800667a:	8afb      	ldrh	r3, [r7, #22]
 800667c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d01b      	beq.n	80066bc <USB_EPClearStall+0x106>
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	b29b      	uxth	r3, r3
 8006692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800669a:	82bb      	strh	r3, [r7, #20]
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	441a      	add	r2, r3
 80066a6:	8abb      	ldrh	r3, [r7, #20]
 80066a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80066b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	4413      	add	r3, r2
 80066c6:	881b      	ldrh	r3, [r3, #0]
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d2:	827b      	strh	r3, [r7, #18]
 80066d4:	8a7b      	ldrh	r3, [r7, #18]
 80066d6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80066da:	827b      	strh	r3, [r7, #18]
 80066dc:	8a7b      	ldrh	r3, [r7, #18]
 80066de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80066e2:	827b      	strh	r3, [r7, #18]
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	441a      	add	r2, r3
 80066ee:	8a7b      	ldrh	r3, [r7, #18]
 80066f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006700:	b29b      	uxth	r3, r3
 8006702:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	371c      	adds	r7, #28
 800670a:	46bd      	mov	sp, r7
 800670c:	bc80      	pop	{r7}
 800670e:	4770      	bx	lr

08006710 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	460b      	mov	r3, r1
 800671a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800671c:	78fb      	ldrb	r3, [r7, #3]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d103      	bne.n	800672a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2280      	movs	r2, #128	@ 0x80
 8006726:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	bc80      	pop	{r7}
 8006734:	4770      	bx	lr

08006736 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006736:	b480      	push	{r7}
 8006738:	b083      	sub	sp, #12
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	bc80      	pop	{r7}
 8006748:	4770      	bx	lr

0800674a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800674a:	b480      	push	{r7}
 800674c:	b083      	sub	sp, #12
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	bc80      	pop	{r7}
 800675c:	4770      	bx	lr

0800675e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800675e:	b480      	push	{r7}
 8006760:	b085      	sub	sp, #20
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800676c:	b29b      	uxth	r3, r3
 800676e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006770:	68fb      	ldr	r3, [r7, #12]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3714      	adds	r7, #20
 8006776:	46bd      	mov	sp, r7
 8006778:	bc80      	pop	{r7}
 800677a:	4770      	bx	lr

0800677c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	bc80      	pop	{r7}
 8006790:	4770      	bx	lr

08006792 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006792:	b480      	push	{r7}
 8006794:	b08b      	sub	sp, #44	@ 0x2c
 8006796:	af00      	add	r7, sp, #0
 8006798:	60f8      	str	r0, [r7, #12]
 800679a:	60b9      	str	r1, [r7, #8]
 800679c:	4611      	mov	r1, r2
 800679e:	461a      	mov	r2, r3
 80067a0:	460b      	mov	r3, r1
 80067a2:	80fb      	strh	r3, [r7, #6]
 80067a4:	4613      	mov	r3, r2
 80067a6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80067a8:	88bb      	ldrh	r3, [r7, #4]
 80067aa:	3301      	adds	r3, #1
 80067ac:	085b      	lsrs	r3, r3, #1
 80067ae:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80067b8:	88fb      	ldrh	r3, [r7, #6]
 80067ba:	005a      	lsls	r2, r3, #1
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067c4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80067ca:	e01f      	b.n	800680c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	3301      	adds	r3, #1
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	b21b      	sxth	r3, r3
 80067da:	021b      	lsls	r3, r3, #8
 80067dc:	b21a      	sxth	r2, r3
 80067de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	b21b      	sxth	r3, r3
 80067e6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80067e8:	6a3b      	ldr	r3, [r7, #32]
 80067ea:	8a7a      	ldrh	r2, [r7, #18]
 80067ec:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	3302      	adds	r3, #2
 80067f2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	3302      	adds	r3, #2
 80067f8:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	3301      	adds	r3, #1
 80067fe:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	3301      	adds	r3, #1
 8006804:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006808:	3b01      	subs	r3, #1
 800680a:	627b      	str	r3, [r7, #36]	@ 0x24
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	2b00      	cmp	r3, #0
 8006810:	d1dc      	bne.n	80067cc <USB_WritePMA+0x3a>
  }
}
 8006812:	bf00      	nop
 8006814:	bf00      	nop
 8006816:	372c      	adds	r7, #44	@ 0x2c
 8006818:	46bd      	mov	sp, r7
 800681a:	bc80      	pop	{r7}
 800681c:	4770      	bx	lr

0800681e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800681e:	b480      	push	{r7}
 8006820:	b08b      	sub	sp, #44	@ 0x2c
 8006822:	af00      	add	r7, sp, #0
 8006824:	60f8      	str	r0, [r7, #12]
 8006826:	60b9      	str	r1, [r7, #8]
 8006828:	4611      	mov	r1, r2
 800682a:	461a      	mov	r2, r3
 800682c:	460b      	mov	r3, r1
 800682e:	80fb      	strh	r3, [r7, #6]
 8006830:	4613      	mov	r3, r2
 8006832:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006834:	88bb      	ldrh	r3, [r7, #4]
 8006836:	085b      	lsrs	r3, r3, #1
 8006838:	b29b      	uxth	r3, r3
 800683a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006844:	88fb      	ldrh	r3, [r7, #6]
 8006846:	005a      	lsls	r2, r3, #1
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	4413      	add	r3, r2
 800684c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006850:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	627b      	str	r3, [r7, #36]	@ 0x24
 8006856:	e01b      	b.n	8006890 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	881b      	ldrh	r3, [r3, #0]
 800685c:	b29b      	uxth	r3, r3
 800685e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006860:	6a3b      	ldr	r3, [r7, #32]
 8006862:	3302      	adds	r3, #2
 8006864:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	b2da      	uxtb	r2, r3
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	3301      	adds	r3, #1
 8006872:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	0a1b      	lsrs	r3, r3, #8
 8006878:	b2da      	uxtb	r2, r3
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	3301      	adds	r3, #1
 8006882:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006884:	6a3b      	ldr	r3, [r7, #32]
 8006886:	3302      	adds	r3, #2
 8006888:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	3b01      	subs	r3, #1
 800688e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1e0      	bne.n	8006858 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006896:	88bb      	ldrh	r3, [r7, #4]
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	b29b      	uxth	r3, r3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d007      	beq.n	80068b2 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	881b      	ldrh	r3, [r3, #0]
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	b2da      	uxtb	r2, r3
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	701a      	strb	r2, [r3, #0]
  }
}
 80068b2:	bf00      	nop
 80068b4:	372c      	adds	r7, #44	@ 0x2c
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bc80      	pop	{r7}
 80068ba:	4770      	bx	lr

080068bc <LCD_PrintDec_1Dig>:

#include "ecran.h"

void LCD_PrintDec_1Dig(uint8_t v)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	71fb      	strb	r3, [r7, #7]
	uint8_t b[2];       // one digit + null

    if (v > 9)
 80068c6:	79fb      	ldrb	r3, [r7, #7]
 80068c8:	2b09      	cmp	r3, #9
 80068ca:	d901      	bls.n	80068d0 <LCD_PrintDec_1Dig+0x14>
        v = 9;       // clamp
 80068cc:	2309      	movs	r3, #9
 80068ce:	71fb      	strb	r3, [r7, #7]

    b[0] = '0' + v;  // convert digit
 80068d0:	79fb      	ldrb	r3, [r7, #7]
 80068d2:	3330      	adds	r3, #48	@ 0x30
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	733b      	strb	r3, [r7, #12]
    b[1] = '\0';     // terminate
 80068d8:	2300      	movs	r3, #0
 80068da:	737b      	strb	r3, [r7, #13]

    LCD_String(b);
 80068dc:	f107 030c 	add.w	r3, r7, #12
 80068e0:	4618      	mov	r0, r3
 80068e2:	f000 fa41 	bl	8006d68 <LCD_String>
}
 80068e6:	bf00      	nop
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <LCD_PrintDec>:

void LCD_PrintDec(uint8_t v)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	4603      	mov	r3, r0
 80068f8:	71fb      	strb	r3, [r7, #7]
	uint8_t b[3];   // two digits + null

    if (v > 99)
 80068fa:	79fb      	ldrb	r3, [r7, #7]
 80068fc:	2b63      	cmp	r3, #99	@ 0x63
 80068fe:	d901      	bls.n	8006904 <LCD_PrintDec+0x14>
        v = 99;  // clamp if needed
 8006900:	2363      	movs	r3, #99	@ 0x63
 8006902:	71fb      	strb	r3, [r7, #7]

    b[0] = '0' + (v / 10);  // dizaines
 8006904:	79fb      	ldrb	r3, [r7, #7]
 8006906:	4a10      	ldr	r2, [pc, #64]	@ (8006948 <LCD_PrintDec+0x58>)
 8006908:	fba2 2303 	umull	r2, r3, r2, r3
 800690c:	08db      	lsrs	r3, r3, #3
 800690e:	b2db      	uxtb	r3, r3
 8006910:	3330      	adds	r3, #48	@ 0x30
 8006912:	b2db      	uxtb	r3, r3
 8006914:	733b      	strb	r3, [r7, #12]
    b[1] = '0' + (v % 10);  // unités
 8006916:	79fa      	ldrb	r2, [r7, #7]
 8006918:	4b0b      	ldr	r3, [pc, #44]	@ (8006948 <LCD_PrintDec+0x58>)
 800691a:	fba3 1302 	umull	r1, r3, r3, r2
 800691e:	08d9      	lsrs	r1, r3, #3
 8006920:	460b      	mov	r3, r1
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	440b      	add	r3, r1
 8006926:	005b      	lsls	r3, r3, #1
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	b2db      	uxtb	r3, r3
 800692c:	3330      	adds	r3, #48	@ 0x30
 800692e:	b2db      	uxtb	r3, r3
 8006930:	737b      	strb	r3, [r7, #13]
    b[2] = '\0';
 8006932:	2300      	movs	r3, #0
 8006934:	73bb      	strb	r3, [r7, #14]

    LCD_String(b);
 8006936:	f107 030c 	add.w	r3, r7, #12
 800693a:	4618      	mov	r0, r3
 800693c:	f000 fa14 	bl	8006d68 <LCD_String>
}
 8006940:	bf00      	nop
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	cccccccd 	.word	0xcccccccd

0800694c <LCD_PrintHex>:


void LCD_PrintHex(uint8_t v)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	4603      	mov	r3, r0
 8006954:	71fb      	strb	r3, [r7, #7]
	uint8_t hex[3];   // "AB" + null

    uint8_t high = (v >> 4) & 0x0F;
 8006956:	79fb      	ldrb	r3, [r7, #7]
 8006958:	091b      	lsrs	r3, r3, #4
 800695a:	73fb      	strb	r3, [r7, #15]
    uint8_t low  = v & 0x0F;
 800695c:	79fb      	ldrb	r3, [r7, #7]
 800695e:	f003 030f 	and.w	r3, r3, #15
 8006962:	73bb      	strb	r3, [r7, #14]

    hex[0] = (high < 10) ? ('0' + high) : ('A' + (high - 10));
 8006964:	7bfb      	ldrb	r3, [r7, #15]
 8006966:	2b09      	cmp	r3, #9
 8006968:	d803      	bhi.n	8006972 <LCD_PrintHex+0x26>
 800696a:	7bfb      	ldrb	r3, [r7, #15]
 800696c:	3330      	adds	r3, #48	@ 0x30
 800696e:	b2db      	uxtb	r3, r3
 8006970:	e002      	b.n	8006978 <LCD_PrintHex+0x2c>
 8006972:	7bfb      	ldrb	r3, [r7, #15]
 8006974:	3337      	adds	r3, #55	@ 0x37
 8006976:	b2db      	uxtb	r3, r3
 8006978:	723b      	strb	r3, [r7, #8]
    hex[1] = (low  < 10) ? ('0' + low)  : ('A' + (low  - 10));
 800697a:	7bbb      	ldrb	r3, [r7, #14]
 800697c:	2b09      	cmp	r3, #9
 800697e:	d803      	bhi.n	8006988 <LCD_PrintHex+0x3c>
 8006980:	7bbb      	ldrb	r3, [r7, #14]
 8006982:	3330      	adds	r3, #48	@ 0x30
 8006984:	b2db      	uxtb	r3, r3
 8006986:	e002      	b.n	800698e <LCD_PrintHex+0x42>
 8006988:	7bbb      	ldrb	r3, [r7, #14]
 800698a:	3337      	adds	r3, #55	@ 0x37
 800698c:	b2db      	uxtb	r3, r3
 800698e:	727b      	strb	r3, [r7, #9]
    hex[2] = '\0';
 8006990:	2300      	movs	r3, #0
 8006992:	72bb      	strb	r3, [r7, #10]

    LCD_String(hex);
 8006994:	f107 0308 	add.w	r3, r7, #8
 8006998:	4618      	mov	r0, r3
 800699a:	f000 f9e5 	bl	8006d68 <LCD_String>
}
 800699e:	bf00      	nop
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <LCD_PrintBloc>:

// -------------------------------------------------------------
// Helper: print 2-letter BLOC mode
// -------------------------------------------------------------
void LCD_PrintBloc(uint8_t blocState)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b082      	sub	sp, #8
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	4603      	mov	r3, r0
 80069b0:	71fb      	strb	r3, [r7, #7]
    switch(blocState)
 80069b2:	79fb      	ldrb	r3, [r7, #7]
 80069b4:	2b03      	cmp	r3, #3
 80069b6:	d00e      	beq.n	80069d6 <LCD_PrintBloc+0x2e>
 80069b8:	2b03      	cmp	r3, #3
 80069ba:	dc10      	bgt.n	80069de <LCD_PrintBloc+0x36>
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d002      	beq.n	80069c6 <LCD_PrintBloc+0x1e>
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d004      	beq.n	80069ce <LCD_PrintBloc+0x26>
 80069c4:	e00b      	b.n	80069de <LCD_PrintBloc+0x36>
    {
        case 1: LCD_String("Pe"); break;
 80069c6:	480a      	ldr	r0, [pc, #40]	@ (80069f0 <LCD_PrintBloc+0x48>)
 80069c8:	f000 f9ce 	bl	8006d68 <LCD_String>
 80069cc:	e00b      	b.n	80069e6 <LCD_PrintBloc+0x3e>
        case 2: LCD_String("Mo"); break;
 80069ce:	4809      	ldr	r0, [pc, #36]	@ (80069f4 <LCD_PrintBloc+0x4c>)
 80069d0:	f000 f9ca 	bl	8006d68 <LCD_String>
 80069d4:	e007      	b.n	80069e6 <LCD_PrintBloc+0x3e>
        case 3: LCD_String("Gr"); break;
 80069d6:	4808      	ldr	r0, [pc, #32]	@ (80069f8 <LCD_PrintBloc+0x50>)
 80069d8:	f000 f9c6 	bl	8006d68 <LCD_String>
 80069dc:	e003      	b.n	80069e6 <LCD_PrintBloc+0x3e>
        default: LCD_String("--"); break;
 80069de:	4807      	ldr	r0, [pc, #28]	@ (80069fc <LCD_PrintBloc+0x54>)
 80069e0:	f000 f9c2 	bl	8006d68 <LCD_String>
 80069e4:	bf00      	nop
    }
}
 80069e6:	bf00      	nop
 80069e8:	3708      	adds	r7, #8
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	08008dc0 	.word	0x08008dc0
 80069f4:	08008dc4 	.word	0x08008dc4
 80069f8:	08008dc8 	.word	0x08008dc8
 80069fc:	08008dcc 	.word	0x08008dcc

08006a00 <LCD_UpdateDisplay>:
        uint8_t  TableauX, uint8_t  TableauY, uint8_t  Pince, uint8_t  Balance,
        uint8_t  Bloc,             // bloc state 0–3
        uint8_t  Increment, uint8_t Sequence,    // 0–10
        uint8_t  Step, uint8_t État_Communication                  // 0 or 1 → OffL / OnL
    )
{
 8006a00:	b590      	push	{r4, r7, lr}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	4604      	mov	r4, r0
 8006a08:	4608      	mov	r0, r1
 8006a0a:	4611      	mov	r1, r2
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	4623      	mov	r3, r4
 8006a10:	80fb      	strh	r3, [r7, #6]
 8006a12:	4603      	mov	r3, r0
 8006a14:	80bb      	strh	r3, [r7, #4]
 8006a16:	460b      	mov	r3, r1
 8006a18:	807b      	strh	r3, [r7, #2]
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	803b      	strh	r3, [r7, #0]
    LCD_Clear();
 8006a1e:	f000 f978 	bl	8006d12 <LCD_Clear>

    // ---------------- LINE 1 ----------------
    LCD_command(0x80);    // pos(0,0)
 8006a22:	2080      	movs	r0, #128	@ 0x80
 8006a24:	f000 f95e 	bl	8006ce4 <LCD_command>
    LCD_String(" 1:"); LCD_PrintHex(Moteur1);  LCD_Char(' ');
 8006a28:	484c      	ldr	r0, [pc, #304]	@ (8006b5c <LCD_UpdateDisplay+0x15c>)
 8006a2a:	f000 f99d 	bl	8006d68 <LCD_String>
 8006a2e:	88fb      	ldrh	r3, [r7, #6]
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7ff ff8a 	bl	800694c <LCD_PrintHex>
 8006a38:	2020      	movs	r0, #32
 8006a3a:	f000 f97b 	bl	8006d34 <LCD_Char>
    LCD_String(" 2:"); LCD_PrintHex(Moteur2); LCD_Char(' ');
 8006a3e:	4848      	ldr	r0, [pc, #288]	@ (8006b60 <LCD_UpdateDisplay+0x160>)
 8006a40:	f000 f992 	bl	8006d68 <LCD_String>
 8006a44:	88bb      	ldrh	r3, [r7, #4]
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f7ff ff7f 	bl	800694c <LCD_PrintHex>
 8006a4e:	2020      	movs	r0, #32
 8006a50:	f000 f970 	bl	8006d34 <LCD_Char>
    LCD_String(" 3:"); LCD_PrintHex(Moteur3); LCD_Char(' ');
 8006a54:	4843      	ldr	r0, [pc, #268]	@ (8006b64 <LCD_UpdateDisplay+0x164>)
 8006a56:	f000 f987 	bl	8006d68 <LCD_String>
 8006a5a:	887b      	ldrh	r3, [r7, #2]
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff ff74 	bl	800694c <LCD_PrintHex>
 8006a64:	2020      	movs	r0, #32
 8006a66:	f000 f965 	bl	8006d34 <LCD_Char>
    LCD_String(" 4:"); LCD_PrintHex(Moteur4);
 8006a6a:	483f      	ldr	r0, [pc, #252]	@ (8006b68 <LCD_UpdateDisplay+0x168>)
 8006a6c:	f000 f97c 	bl	8006d68 <LCD_String>
 8006a70:	883b      	ldrh	r3, [r7, #0]
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7ff ff69 	bl	800694c <LCD_PrintHex>



    // ---------------- LINE 2 ----------------
    LCD_command(0xC0);    // pos(1,0)
 8006a7a:	20c0      	movs	r0, #192	@ 0xc0
 8006a7c:	f000 f932 	bl	8006ce4 <LCD_command>
    LCD_String(" 5:"); LCD_PrintHex(Moteur5); LCD_Char(' ');
 8006a80:	483a      	ldr	r0, [pc, #232]	@ (8006b6c <LCD_UpdateDisplay+0x16c>)
 8006a82:	f000 f971 	bl	8006d68 <LCD_String>
 8006a86:	8b3b      	ldrh	r3, [r7, #24]
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff ff5e 	bl	800694c <LCD_PrintHex>
 8006a90:	2020      	movs	r0, #32
 8006a92:	f000 f94f 	bl	8006d34 <LCD_Char>
    LCD_String(" X:"); LCD_PrintHex(TableauX); LCD_Char(' ');
 8006a96:	4836      	ldr	r0, [pc, #216]	@ (8006b70 <LCD_UpdateDisplay+0x170>)
 8006a98:	f000 f966 	bl	8006d68 <LCD_String>
 8006a9c:	7f3b      	ldrb	r3, [r7, #28]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7ff ff54 	bl	800694c <LCD_PrintHex>
 8006aa4:	2020      	movs	r0, #32
 8006aa6:	f000 f945 	bl	8006d34 <LCD_Char>
    LCD_String(" Y:"); LCD_PrintHex(TableauY); LCD_Char(' ');
 8006aaa:	4832      	ldr	r0, [pc, #200]	@ (8006b74 <LCD_UpdateDisplay+0x174>)
 8006aac:	f000 f95c 	bl	8006d68 <LCD_String>
 8006ab0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f7ff ff49 	bl	800694c <LCD_PrintHex>
 8006aba:	2020      	movs	r0, #32
 8006abc:	f000 f93a 	bl	8006d34 <LCD_Char>
    LCD_String(" P:"); LCD_PrintHex(Pince);
 8006ac0:	482d      	ldr	r0, [pc, #180]	@ (8006b78 <LCD_UpdateDisplay+0x178>)
 8006ac2:	f000 f951 	bl	8006d68 <LCD_String>
 8006ac6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff ff3e 	bl	800694c <LCD_PrintHex>

    // ---------------- LINE 3 ----------------
    LCD_command(0x94);    // pos(2,0)
 8006ad0:	2094      	movs	r0, #148	@ 0x94
 8006ad2:	f000 f907 	bl	8006ce4 <LCD_command>
    LCD_String(" B:"); LCD_PrintHex(Balance); LCD_Char(' ');
 8006ad6:	4829      	ldr	r0, [pc, #164]	@ (8006b7c <LCD_UpdateDisplay+0x17c>)
 8006ad8:	f000 f946 	bl	8006d68 <LCD_String>
 8006adc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7ff ff33 	bl	800694c <LCD_PrintHex>
 8006ae6:	2020      	movs	r0, #32
 8006ae8:	f000 f924 	bl	8006d34 <LCD_Char>
    LCD_String(" Bloc:");
 8006aec:	4824      	ldr	r0, [pc, #144]	@ (8006b80 <LCD_UpdateDisplay+0x180>)
 8006aee:	f000 f93b 	bl	8006d68 <LCD_String>
    LCD_PrintBloc(Bloc);
 8006af2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7ff ff56 	bl	80069a8 <LCD_PrintBloc>

    // ---------------- LINE 4 ----------------
    LCD_command(0xD4);    // pos(3,0)
 8006afc:	20d4      	movs	r0, #212	@ 0xd4
 8006afe:	f000 f8f1 	bl	8006ce4 <LCD_command>
    LCD_PrintHex(Increment); LCD_Char(' ');
 8006b02:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7ff ff20 	bl	800694c <LCD_PrintHex>
 8006b0c:	2020      	movs	r0, #32
 8006b0e:	f000 f911 	bl	8006d34 <LCD_Char>
    LCD_String(" Seq:"); LCD_PrintDec_1Dig(Sequence); LCD_Char(' ');
 8006b12:	481c      	ldr	r0, [pc, #112]	@ (8006b84 <LCD_UpdateDisplay+0x184>)
 8006b14:	f000 f928 	bl	8006d68 <LCD_String>
 8006b18:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f7ff fecd 	bl	80068bc <LCD_PrintDec_1Dig>
 8006b22:	2020      	movs	r0, #32
 8006b24:	f000 f906 	bl	8006d34 <LCD_Char>
    LCD_String(" Step:"); LCD_PrintDec(Step); LCD_Char(' ');
 8006b28:	4817      	ldr	r0, [pc, #92]	@ (8006b88 <LCD_UpdateDisplay+0x188>)
 8006b2a:	f000 f91d 	bl	8006d68 <LCD_String>
 8006b2e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8006b32:	4618      	mov	r0, r3
 8006b34:	f7ff fedc 	bl	80068f0 <LCD_PrintDec>
 8006b38:	2020      	movs	r0, #32
 8006b3a:	f000 f8fb 	bl	8006d34 <LCD_Char>
    if (État_Communication) LCD_String(" OnL");
 8006b3e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <LCD_UpdateDisplay+0x14e>
 8006b46:	4811      	ldr	r0, [pc, #68]	@ (8006b8c <LCD_UpdateDisplay+0x18c>)
 8006b48:	f000 f90e 	bl	8006d68 <LCD_String>
    else     LCD_String(" OffL");
}
 8006b4c:	e002      	b.n	8006b54 <LCD_UpdateDisplay+0x154>
    else     LCD_String(" OffL");
 8006b4e:	4810      	ldr	r0, [pc, #64]	@ (8006b90 <LCD_UpdateDisplay+0x190>)
 8006b50:	f000 f90a 	bl	8006d68 <LCD_String>
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd90      	pop	{r4, r7, pc}
 8006b5c:	08008dd0 	.word	0x08008dd0
 8006b60:	08008dd4 	.word	0x08008dd4
 8006b64:	08008dd8 	.word	0x08008dd8
 8006b68:	08008ddc 	.word	0x08008ddc
 8006b6c:	08008de0 	.word	0x08008de0
 8006b70:	08008de4 	.word	0x08008de4
 8006b74:	08008de8 	.word	0x08008de8
 8006b78:	08008dec 	.word	0x08008dec
 8006b7c:	08008df0 	.word	0x08008df0
 8006b80:	08008df4 	.word	0x08008df4
 8006b84:	08008dfc 	.word	0x08008dfc
 8006b88:	08008e04 	.word	0x08008e04
 8006b8c:	08008e0c 	.word	0x08008e0c
 8006b90:	08008e14 	.word	0x08008e14

08006b94 <LCD_Init>:
void LCD_Mode(uint8_t rs, uint8_t rw);
void LCD_write4bits(uint8_t data);
void LCD_CustomChar(uint8_t CGram_adress, uint8_t logo[8]);

void LCD_Init(void)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8006b9a:	2032      	movs	r0, #50	@ 0x32
 8006b9c:	f7f9 fed4 	bl	8000948 <HAL_Delay>
	LCD_Mode(0, 0);
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	f000 f83c 	bl	8006c20 <LCD_Mode>
	LCD_write4bits(0x03);
 8006ba8:	2003      	movs	r0, #3
 8006baa:	f000 f855 	bl	8006c58 <LCD_write4bits>
	HAL_Delay(5);
 8006bae:	2005      	movs	r0, #5
 8006bb0:	f7f9 feca 	bl	8000948 <HAL_Delay>
	LCD_write4bits(0x03);
 8006bb4:	2003      	movs	r0, #3
 8006bb6:	f000 f84f 	bl	8006c58 <LCD_write4bits>
	HAL_Delay(5);
 8006bba:	2005      	movs	r0, #5
 8006bbc:	f7f9 fec4 	bl	8000948 <HAL_Delay>
	LCD_write4bits(0x03);
 8006bc0:	2003      	movs	r0, #3
 8006bc2:	f000 f849 	bl	8006c58 <LCD_write4bits>
	HAL_Delay(1);
 8006bc6:	2001      	movs	r0, #1
 8006bc8:	f7f9 febe 	bl	8000948 <HAL_Delay>
	LCD_write4bits(0x02);
 8006bcc:	2002      	movs	r0, #2
 8006bce:	f000 f843 	bl	8006c58 <LCD_write4bits>

	LCD_command(0x28);
 8006bd2:	2028      	movs	r0, #40	@ 0x28
 8006bd4:	f000 f886 	bl	8006ce4 <LCD_command>
	LCD_command(0x0F);
 8006bd8:	200f      	movs	r0, #15
 8006bda:	f000 f883 	bl	8006ce4 <LCD_command>
	LCD_command(0x01);
 8006bde:	2001      	movs	r0, #1
 8006be0:	f000 f880 	bl	8006ce4 <LCD_command>
	HAL_Delay(3);
 8006be4:	2003      	movs	r0, #3
 8006be6:	f7f9 feaf 	bl	8000948 <HAL_Delay>
	LCD_command(0x06);
 8006bea:	2006      	movs	r0, #6
 8006bec:	f000 f87a 	bl	8006ce4 <LCD_command>
	HAL_Delay(10);
 8006bf0:	200a      	movs	r0, #10
 8006bf2:	f7f9 fea9 	bl	8000948 <HAL_Delay>

	uint8_t pacman[8] = {0x00, 0x1F, 0x1C, 0x18, 0x1C, 0x1F, 0x0E, 0x00};
 8006bf6:	4a09      	ldr	r2, [pc, #36]	@ (8006c1c <LCD_Init+0x88>)
 8006bf8:	463b      	mov	r3, r7
 8006bfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006bfe:	e883 0003 	stmia.w	r3, {r0, r1}
	LCD_CustomChar(0x48, pacman);
 8006c02:	463b      	mov	r3, r7
 8006c04:	4619      	mov	r1, r3
 8006c06:	2048      	movs	r0, #72	@ 0x48
 8006c08:	f000 f8cd 	bl	8006da6 <LCD_CustomChar>

	HAL_Delay(10);
 8006c0c:	200a      	movs	r0, #10
 8006c0e:	f7f9 fe9b 	bl	8000948 <HAL_Delay>

	return;
 8006c12:	bf00      	nop
}
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	08008e1c 	.word	0x08008e1c

08006c20 <LCD_Mode>:

void LCD_Mode(uint8_t rs, uint8_t rw)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	4603      	mov	r3, r0
 8006c28:	460a      	mov	r2, r1
 8006c2a:	71fb      	strb	r3, [r7, #7]
 8006c2c:	4613      	mov	r3, r2
 8006c2e:	71bb      	strb	r3, [r7, #6]
	// RS	Register Select	Choisit le registre cible (0 = commande, 1 = DDRAM)
	// RW	Read / Write	Choisit le sens du transfert (0 = ecriture, 1 = lecture)

	HAL_GPIO_WritePin(screen_rs_GPIO_Port, screen_rs_Pin, rs);
 8006c30:	79fb      	ldrb	r3, [r7, #7]
 8006c32:	461a      	mov	r2, r3
 8006c34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006c38:	4806      	ldr	r0, [pc, #24]	@ (8006c54 <LCD_Mode+0x34>)
 8006c3a:	f7fa fd93 	bl	8001764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_r_w_GPIO_Port, screen_r_w_Pin, rw);
 8006c3e:	79bb      	ldrb	r3, [r7, #6]
 8006c40:	461a      	mov	r2, r3
 8006c42:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006c46:	4803      	ldr	r0, [pc, #12]	@ (8006c54 <LCD_Mode+0x34>)
 8006c48:	f7fa fd8c 	bl	8001764 <HAL_GPIO_WritePin>

	return;
 8006c4c:	bf00      	nop
}
 8006c4e:	3708      	adds	r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	40010c00 	.word	0x40010c00

08006c58 <LCD_write4bits>:

void LCD_write4bits(uint8_t data)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	4603      	mov	r3, r0
 8006c60:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(screen_d4_GPIO_Port, screen_d4_Pin, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006c62:	79fb      	ldrb	r3, [r7, #7]
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006c70:	481b      	ldr	r0, [pc, #108]	@ (8006ce0 <LCD_write4bits+0x88>)
 8006c72:	f7fa fd77 	bl	8001764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_d5_GPIO_Port, screen_d5_Pin, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006c76:	79fb      	ldrb	r3, [r7, #7]
 8006c78:	105b      	asrs	r3, r3, #1
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f003 0301 	and.w	r3, r3, #1
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	461a      	mov	r2, r3
 8006c84:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006c88:	4815      	ldr	r0, [pc, #84]	@ (8006ce0 <LCD_write4bits+0x88>)
 8006c8a:	f7fa fd6b 	bl	8001764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_d6_GPIO_Port, screen_d6_Pin, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006c8e:	79fb      	ldrb	r3, [r7, #7]
 8006c90:	109b      	asrs	r3, r3, #2
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	f003 0301 	and.w	r3, r3, #1
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006ca0:	480f      	ldr	r0, [pc, #60]	@ (8006ce0 <LCD_write4bits+0x88>)
 8006ca2:	f7fa fd5f 	bl	8001764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_d7_GPIO_Port, screen_d7_Pin, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006ca6:	79fb      	ldrb	r3, [r7, #7]
 8006ca8:	10db      	asrs	r3, r3, #3
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006cb8:	4809      	ldr	r0, [pc, #36]	@ (8006ce0 <LCD_write4bits+0x88>)
 8006cba:	f7fa fd53 	bl	8001764 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(screen_en_GPIO_Port, screen_en_Pin, GPIO_PIN_SET);
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006cc4:	4806      	ldr	r0, [pc, #24]	@ (8006ce0 <LCD_write4bits+0x88>)
 8006cc6:	f7fa fd4d 	bl	8001764 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(screen_en_GPIO_Port, screen_en_Pin, GPIO_PIN_RESET);
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006cd0:	4803      	ldr	r0, [pc, #12]	@ (8006ce0 <LCD_write4bits+0x88>)
 8006cd2:	f7fa fd47 	bl	8001764 <HAL_GPIO_WritePin>

	return;
 8006cd6:	bf00      	nop
}
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	40010c00 	.word	0x40010c00

08006ce4 <LCD_command>:

void LCD_command(uint8_t data)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	71fb      	strb	r3, [r7, #7]
	LCD_Mode(0, 0);
 8006cee:	2100      	movs	r1, #0
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	f7ff ff95 	bl	8006c20 <LCD_Mode>
	LCD_write4bits(data >> 4);
 8006cf6:	79fb      	ldrb	r3, [r7, #7]
 8006cf8:	091b      	lsrs	r3, r3, #4
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff ffab 	bl	8006c58 <LCD_write4bits>
	LCD_write4bits(data);
 8006d02:	79fb      	ldrb	r3, [r7, #7]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7ff ffa7 	bl	8006c58 <LCD_write4bits>

	return;
 8006d0a:	bf00      	nop
}
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <LCD_Clear>:

void LCD_Clear(void)
{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	af00      	add	r7, sp, #0
	LCD_Mode(0, 0);
 8006d16:	2100      	movs	r1, #0
 8006d18:	2000      	movs	r0, #0
 8006d1a:	f7ff ff81 	bl	8006c20 <LCD_Mode>
	LCD_write4bits(0x01 >> 4);
 8006d1e:	2000      	movs	r0, #0
 8006d20:	f7ff ff9a 	bl	8006c58 <LCD_write4bits>
	LCD_write4bits(0x01);
 8006d24:	2001      	movs	r0, #1
 8006d26:	f7ff ff97 	bl	8006c58 <LCD_write4bits>
	HAL_Delay(3);
 8006d2a:	2003      	movs	r0, #3
 8006d2c:	f7f9 fe0c 	bl	8000948 <HAL_Delay>

	return;
 8006d30:	bf00      	nop
}
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <LCD_Char>:

void LCD_Char(uint8_t data)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	71fb      	strb	r3, [r7, #7]
	LCD_Mode(1, 0);
 8006d3e:	2100      	movs	r1, #0
 8006d40:	2001      	movs	r0, #1
 8006d42:	f7ff ff6d 	bl	8006c20 <LCD_Mode>
	LCD_write4bits(data >> 4);
 8006d46:	79fb      	ldrb	r3, [r7, #7]
 8006d48:	091b      	lsrs	r3, r3, #4
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7ff ff83 	bl	8006c58 <LCD_write4bits>
	LCD_write4bits(data & 0x0F);
 8006d52:	79fb      	ldrb	r3, [r7, #7]
 8006d54:	f003 030f 	and.w	r3, r3, #15
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff ff7c 	bl	8006c58 <LCD_write4bits>

	return;
 8006d60:	bf00      	nop
}
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <LCD_String>:

void LCD_String(uint8_t message[])
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
	for (uint16_t i = 0; message[i] != 0x00; ++i)
 8006d70:	2300      	movs	r3, #0
 8006d72:	81fb      	strh	r3, [r7, #14]
 8006d74:	e00c      	b.n	8006d90 <LCD_String+0x28>
	{
		LCD_Char(message[i]);
 8006d76:	89fb      	ldrh	r3, [r7, #14]
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7ff ffd8 	bl	8006d34 <LCD_Char>
		HAL_Delay(1);
 8006d84:	2001      	movs	r0, #1
 8006d86:	f7f9 fddf 	bl	8000948 <HAL_Delay>
	for (uint16_t i = 0; message[i] != 0x00; ++i)
 8006d8a:	89fb      	ldrh	r3, [r7, #14]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	81fb      	strh	r3, [r7, #14]
 8006d90:	89fb      	ldrh	r3, [r7, #14]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	4413      	add	r3, r2
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1ec      	bne.n	8006d76 <LCD_String+0xe>
	}
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <LCD_CustomChar>:

void LCD_CustomChar(uint8_t CGram_adress, uint8_t logo[8])
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b084      	sub	sp, #16
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	4603      	mov	r3, r0
 8006dae:	6039      	str	r1, [r7, #0]
 8006db0:	71fb      	strb	r3, [r7, #7]
	LCD_command(CGram_adress);
 8006db2:	79fb      	ldrb	r3, [r7, #7]
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7ff ff95 	bl	8006ce4 <LCD_command>

	for (uint8_t i = 0; i < 8; i++) {
 8006dba:	2300      	movs	r3, #0
 8006dbc:	73fb      	strb	r3, [r7, #15]
 8006dbe:	e00c      	b.n	8006dda <LCD_CustomChar+0x34>
		LCD_Char(logo[i]);
 8006dc0:	7bfb      	ldrb	r3, [r7, #15]
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7ff ffb3 	bl	8006d34 <LCD_Char>
		HAL_Delay(1);
 8006dce:	2001      	movs	r0, #1
 8006dd0:	f7f9 fdba 	bl	8000948 <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 8006dd4:	7bfb      	ldrb	r3, [r7, #15]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	73fb      	strb	r3, [r7, #15]
 8006dda:	7bfb      	ldrb	r3, [r7, #15]
 8006ddc:	2b07      	cmp	r3, #7
 8006dde:	d9ef      	bls.n	8006dc0 <LCD_CustomChar+0x1a>
	}

	LCD_command(0x80);
 8006de0:	2080      	movs	r0, #128	@ 0x80
 8006de2:	f7ff ff7f 	bl	8006ce4 <LCD_command>

	return;
 8006de6:	bf00      	nop
}
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b084      	sub	sp, #16
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	460b      	mov	r3, r1
 8006df8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	7c1b      	ldrb	r3, [r3, #16]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d115      	bne.n	8006e32 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006e06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e0a:	2202      	movs	r2, #2
 8006e0c:	2181      	movs	r1, #129	@ 0x81
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f001 fe2b 	bl	8008a6a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006e1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e1e:	2202      	movs	r2, #2
 8006e20:	2101      	movs	r1, #1
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f001 fe21 	bl	8008a6a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8006e30:	e012      	b.n	8006e58 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006e32:	2340      	movs	r3, #64	@ 0x40
 8006e34:	2202      	movs	r2, #2
 8006e36:	2181      	movs	r1, #129	@ 0x81
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f001 fe16 	bl	8008a6a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006e44:	2340      	movs	r3, #64	@ 0x40
 8006e46:	2202      	movs	r2, #2
 8006e48:	2101      	movs	r1, #1
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f001 fe0d 	bl	8008a6a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006e58:	2308      	movs	r3, #8
 8006e5a:	2203      	movs	r2, #3
 8006e5c:	2182      	movs	r1, #130	@ 0x82
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f001 fe03 	bl	8008a6a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e6a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006e6e:	f001 ff23 	bl	8008cb8 <USBD_static_malloc>
 8006e72:	4602      	mov	r2, r0
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d102      	bne.n	8006e8a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006e84:	2301      	movs	r3, #1
 8006e86:	73fb      	strb	r3, [r7, #15]
 8006e88:	e026      	b.n	8006ed8 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e90:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	7c1b      	ldrb	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d109      	bne.n	8006ec8 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006eba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ebe:	2101      	movs	r1, #1
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f001 fec2 	bl	8008c4a <USBD_LL_PrepareReceive>
 8006ec6:	e007      	b.n	8006ed8 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006ece:	2340      	movs	r3, #64	@ 0x40
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f001 feb9 	bl	8008c4a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
 8006eea:	460b      	mov	r3, r1
 8006eec:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006ef2:	2181      	movs	r1, #129	@ 0x81
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f001 fdde 	bl	8008ab6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006f00:	2101      	movs	r1, #1
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f001 fdd7 	bl	8008ab6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006f10:	2182      	movs	r1, #130	@ 0x82
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f001 fdcf 	bl	8008ab6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00e      	beq.n	8006f46 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f001 fec9 	bl	8008cd0 <USBD_static_free>
    pdev->pClassData = NULL;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f60:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006f66:	2300      	movs	r3, #0
 8006f68:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d039      	beq.n	8006fee <USBD_CDC_Setup+0x9e>
 8006f7a:	2b20      	cmp	r3, #32
 8006f7c:	d17f      	bne.n	800707e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	88db      	ldrh	r3, [r3, #6]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d029      	beq.n	8006fda <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	b25b      	sxtb	r3, r3
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	da11      	bge.n	8006fb4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	683a      	ldr	r2, [r7, #0]
 8006f9a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006f9c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	88d2      	ldrh	r2, [r2, #6]
 8006fa2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006fa4:	6939      	ldr	r1, [r7, #16]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	88db      	ldrh	r3, [r3, #6]
 8006faa:	461a      	mov	r2, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f001 f9d5 	bl	800835c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006fb2:	e06b      	b.n	800708c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	785a      	ldrb	r2, [r3, #1]
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	88db      	ldrh	r3, [r3, #6]
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006fca:	6939      	ldr	r1, [r7, #16]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	88db      	ldrh	r3, [r3, #6]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f001 f9f0 	bl	80083b8 <USBD_CtlPrepareRx>
      break;
 8006fd8:	e058      	b.n	800708c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	7850      	ldrb	r0, [r2, #1]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	6839      	ldr	r1, [r7, #0]
 8006fea:	4798      	blx	r3
      break;
 8006fec:	e04e      	b.n	800708c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	785b      	ldrb	r3, [r3, #1]
 8006ff2:	2b0b      	cmp	r3, #11
 8006ff4:	d02e      	beq.n	8007054 <USBD_CDC_Setup+0x104>
 8006ff6:	2b0b      	cmp	r3, #11
 8006ff8:	dc38      	bgt.n	800706c <USBD_CDC_Setup+0x11c>
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d002      	beq.n	8007004 <USBD_CDC_Setup+0xb4>
 8006ffe:	2b0a      	cmp	r3, #10
 8007000:	d014      	beq.n	800702c <USBD_CDC_Setup+0xdc>
 8007002:	e033      	b.n	800706c <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800700a:	2b03      	cmp	r3, #3
 800700c:	d107      	bne.n	800701e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800700e:	f107 030c 	add.w	r3, r7, #12
 8007012:	2202      	movs	r2, #2
 8007014:	4619      	mov	r1, r3
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f001 f9a0 	bl	800835c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800701c:	e02e      	b.n	800707c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800701e:	6839      	ldr	r1, [r7, #0]
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f001 f931 	bl	8008288 <USBD_CtlError>
            ret = USBD_FAIL;
 8007026:	2302      	movs	r3, #2
 8007028:	75fb      	strb	r3, [r7, #23]
          break;
 800702a:	e027      	b.n	800707c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007032:	2b03      	cmp	r3, #3
 8007034:	d107      	bne.n	8007046 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007036:	f107 030f 	add.w	r3, r7, #15
 800703a:	2201      	movs	r2, #1
 800703c:	4619      	mov	r1, r3
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f001 f98c 	bl	800835c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007044:	e01a      	b.n	800707c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007046:	6839      	ldr	r1, [r7, #0]
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f001 f91d 	bl	8008288 <USBD_CtlError>
            ret = USBD_FAIL;
 800704e:	2302      	movs	r3, #2
 8007050:	75fb      	strb	r3, [r7, #23]
          break;
 8007052:	e013      	b.n	800707c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800705a:	2b03      	cmp	r3, #3
 800705c:	d00d      	beq.n	800707a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800705e:	6839      	ldr	r1, [r7, #0]
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f001 f911 	bl	8008288 <USBD_CtlError>
            ret = USBD_FAIL;
 8007066:	2302      	movs	r3, #2
 8007068:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800706a:	e006      	b.n	800707a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800706c:	6839      	ldr	r1, [r7, #0]
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f001 f90a 	bl	8008288 <USBD_CtlError>
          ret = USBD_FAIL;
 8007074:	2302      	movs	r3, #2
 8007076:	75fb      	strb	r3, [r7, #23]
          break;
 8007078:	e000      	b.n	800707c <USBD_CDC_Setup+0x12c>
          break;
 800707a:	bf00      	nop
      }
      break;
 800707c:	e006      	b.n	800708c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800707e:	6839      	ldr	r1, [r7, #0]
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f001 f901 	bl	8008288 <USBD_CtlError>
      ret = USBD_FAIL;
 8007086:	2302      	movs	r3, #2
 8007088:	75fb      	strb	r3, [r7, #23]
      break;
 800708a:	bf00      	nop
  }

  return ret;
 800708c:	7dfb      	ldrb	r3, [r7, #23]
}
 800708e:	4618      	mov	r0, r3
 8007090:	3718      	adds	r7, #24
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b084      	sub	sp, #16
 800709a:	af00      	add	r7, sp, #0
 800709c:	6078      	str	r0, [r7, #4]
 800709e:	460b      	mov	r3, r1
 80070a0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070a8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80070b0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d03a      	beq.n	8007132 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80070bc:	78fa      	ldrb	r2, [r7, #3]
 80070be:	6879      	ldr	r1, [r7, #4]
 80070c0:	4613      	mov	r3, r2
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	4413      	add	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	440b      	add	r3, r1
 80070ca:	331c      	adds	r3, #28
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d029      	beq.n	8007126 <USBD_CDC_DataIn+0x90>
 80070d2:	78fa      	ldrb	r2, [r7, #3]
 80070d4:	6879      	ldr	r1, [r7, #4]
 80070d6:	4613      	mov	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4413      	add	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	440b      	add	r3, r1
 80070e0:	331c      	adds	r3, #28
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	78f9      	ldrb	r1, [r7, #3]
 80070e6:	68b8      	ldr	r0, [r7, #8]
 80070e8:	460b      	mov	r3, r1
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	440b      	add	r3, r1
 80070ee:	00db      	lsls	r3, r3, #3
 80070f0:	4403      	add	r3, r0
 80070f2:	3320      	adds	r3, #32
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	fbb2 f1f3 	udiv	r1, r2, r3
 80070fa:	fb01 f303 	mul.w	r3, r1, r3
 80070fe:	1ad3      	subs	r3, r2, r3
 8007100:	2b00      	cmp	r3, #0
 8007102:	d110      	bne.n	8007126 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007104:	78fa      	ldrb	r2, [r7, #3]
 8007106:	6879      	ldr	r1, [r7, #4]
 8007108:	4613      	mov	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	440b      	add	r3, r1
 8007112:	331c      	adds	r3, #28
 8007114:	2200      	movs	r2, #0
 8007116:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007118:	78f9      	ldrb	r1, [r7, #3]
 800711a:	2300      	movs	r3, #0
 800711c:	2200      	movs	r2, #0
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f001 fd70 	bl	8008c04 <USBD_LL_Transmit>
 8007124:	e003      	b.n	800712e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 800712e:	2300      	movs	r3, #0
 8007130:	e000      	b.n	8007134 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007132:	2302      	movs	r3, #2
  }
}
 8007134:	4618      	mov	r0, r3
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	460b      	mov	r3, r1
 8007146:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800714e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007150:	78fb      	ldrb	r3, [r7, #3]
 8007152:	4619      	mov	r1, r3
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f001 fd9b 	bl	8008c90 <USBD_LL_GetRxDataSize>
 800715a:	4602      	mov	r2, r0
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00d      	beq.n	8007188 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007180:	4611      	mov	r1, r2
 8007182:	4798      	blx	r3

    return USBD_OK;
 8007184:	2300      	movs	r3, #0
 8007186:	e000      	b.n	800718a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007188:	2302      	movs	r3, #2
  }
}
 800718a:	4618      	mov	r0, r3
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007192:	b580      	push	{r7, lr}
 8007194:	b084      	sub	sp, #16
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071a0:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d014      	beq.n	80071d6 <USBD_CDC_EP0_RxReady+0x44>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80071b2:	2bff      	cmp	r3, #255	@ 0xff
 80071b4:	d00f      	beq.n	80071d6 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	68fa      	ldr	r2, [r7, #12]
 80071c0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80071c4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80071c6:	68fa      	ldr	r2, [r7, #12]
 80071c8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80071cc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	22ff      	movs	r2, #255	@ 0xff
 80071d2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2243      	movs	r2, #67	@ 0x43
 80071ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80071ee:	4b03      	ldr	r3, [pc, #12]	@ (80071fc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bc80      	pop	{r7}
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	20000094 	.word	0x20000094

08007200 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2243      	movs	r2, #67	@ 0x43
 800720c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800720e:	4b03      	ldr	r3, [pc, #12]	@ (800721c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007210:	4618      	mov	r0, r3
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	bc80      	pop	{r7}
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	20000050 	.word	0x20000050

08007220 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2243      	movs	r2, #67	@ 0x43
 800722c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800722e:	4b03      	ldr	r3, [pc, #12]	@ (800723c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007230:	4618      	mov	r0, r3
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	200000d8 	.word	0x200000d8

08007240 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	220a      	movs	r2, #10
 800724c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800724e:	4b03      	ldr	r3, [pc, #12]	@ (800725c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007250:	4618      	mov	r0, r3
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	bc80      	pop	{r7}
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	2000000c 	.word	0x2000000c

08007260 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800726a:	2302      	movs	r3, #2
 800726c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 800727c:	2300      	movs	r3, #0
 800727e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007280:	7bfb      	ldrb	r3, [r7, #15]
}
 8007282:	4618      	mov	r0, r3
 8007284:	3714      	adds	r7, #20
 8007286:	46bd      	mov	sp, r7
 8007288:	bc80      	pop	{r7}
 800728a:	4770      	bx	lr

0800728c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800728c:	b480      	push	{r7}
 800728e:	b087      	sub	sp, #28
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	4613      	mov	r3, r2
 8007298:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072a0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80072aa:	88fa      	ldrh	r2, [r7, #6]
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80072b2:	2300      	movs	r3, #0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	371c      	adds	r7, #28
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bc80      	pop	{r7}
 80072bc:	4770      	bx	lr

080072be <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80072be:	b480      	push	{r7}
 80072c0:	b085      	sub	sp, #20
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
 80072c6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072ce:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	683a      	ldr	r2, [r7, #0]
 80072d4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	bc80      	pop	{r7}
 80072e2:	4770      	bx	lr

080072e4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d017      	beq.n	800732e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	7c1b      	ldrb	r3, [r3, #16]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d109      	bne.n	800731a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800730c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007310:	2101      	movs	r1, #1
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f001 fc99 	bl	8008c4a <USBD_LL_PrepareReceive>
 8007318:	e007      	b.n	800732a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007320:	2340      	movs	r3, #64	@ 0x40
 8007322:	2101      	movs	r1, #1
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f001 fc90 	bl	8008c4a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800732a:	2300      	movs	r3, #0
 800732c:	e000      	b.n	8007330 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800732e:	2302      	movs	r3, #2
  }
}
 8007330:	4618      	mov	r0, r3
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	4613      	mov	r3, r2
 8007344:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d101      	bne.n	8007350 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800734c:	2302      	movs	r3, #2
 800734e:	e01a      	b.n	8007386 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	68ba      	ldr	r2, [r7, #8]
 800736c:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	79fa      	ldrb	r2, [r7, #7]
 800737c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800737e:	68f8      	ldr	r0, [r7, #12]
 8007380:	f001 fafe 	bl	8008980 <USBD_LL_Init>

  return USBD_OK;
 8007384:	2300      	movs	r3, #0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3710      	adds	r7, #16
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800738e:	b480      	push	{r7}
 8007390:	b085      	sub	sp, #20
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
 8007396:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007398:	2300      	movs	r3, #0
 800739a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d006      	beq.n	80073b0 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	683a      	ldr	r2, [r7, #0]
 80073a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	73fb      	strb	r3, [r7, #15]
 80073ae:	e001      	b.n	80073b4 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80073b0:	2302      	movs	r3, #2
 80073b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bc80      	pop	{r7}
 80073be:	4770      	bx	lr

080073c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f001 fb33 	bl	8008a34 <USBD_LL_Start>

  return USBD_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	370c      	adds	r7, #12
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bc80      	pop	{r7}
 80073ea:	4770      	bx	lr

080073ec <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	460b      	mov	r3, r1
 80073f6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80073f8:	2302      	movs	r3, #2
 80073fa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00c      	beq.n	8007420 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	78fa      	ldrb	r2, [r7, #3]
 8007410:	4611      	mov	r1, r2
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	4798      	blx	r3
 8007416:	4603      	mov	r3, r0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800741c:	2300      	movs	r3, #0
 800741e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007420:	7bfb      	ldrb	r3, [r7, #15]
}
 8007422:	4618      	mov	r0, r3
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b082      	sub	sp, #8
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
 8007432:	460b      	mov	r3, r1
 8007434:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	78fa      	ldrb	r2, [r7, #3]
 8007440:	4611      	mov	r1, r2
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	4798      	blx	r3

  return USBD_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	3708      	adds	r7, #8
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007460:	6839      	ldr	r1, [r7, #0]
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fed7 	bl	8008216 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007476:	461a      	mov	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007484:	f003 031f 	and.w	r3, r3, #31
 8007488:	2b02      	cmp	r3, #2
 800748a:	d016      	beq.n	80074ba <USBD_LL_SetupStage+0x6a>
 800748c:	2b02      	cmp	r3, #2
 800748e:	d81c      	bhi.n	80074ca <USBD_LL_SetupStage+0x7a>
 8007490:	2b00      	cmp	r3, #0
 8007492:	d002      	beq.n	800749a <USBD_LL_SetupStage+0x4a>
 8007494:	2b01      	cmp	r3, #1
 8007496:	d008      	beq.n	80074aa <USBD_LL_SetupStage+0x5a>
 8007498:	e017      	b.n	80074ca <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80074a0:	4619      	mov	r1, r3
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 f9ca 	bl	800783c <USBD_StdDevReq>
      break;
 80074a8:	e01a      	b.n	80074e0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80074b0:	4619      	mov	r1, r3
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 fa2c 	bl	8007910 <USBD_StdItfReq>
      break;
 80074b8:	e012      	b.n	80074e0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80074c0:	4619      	mov	r1, r3
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fa6c 	bl	80079a0 <USBD_StdEPReq>
      break;
 80074c8:	e00a      	b.n	80074e0 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80074d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	4619      	mov	r1, r3
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f001 fb0b 	bl	8008af4 <USBD_LL_StallEP>
      break;
 80074de:	bf00      	nop
  }

  return USBD_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b086      	sub	sp, #24
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	60f8      	str	r0, [r7, #12]
 80074f2:	460b      	mov	r3, r1
 80074f4:	607a      	str	r2, [r7, #4]
 80074f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80074f8:	7afb      	ldrb	r3, [r7, #11]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d14b      	bne.n	8007596 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007504:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800750c:	2b03      	cmp	r3, #3
 800750e:	d134      	bne.n	800757a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	68da      	ldr	r2, [r3, #12]
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	429a      	cmp	r2, r3
 800751a:	d919      	bls.n	8007550 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	1ad2      	subs	r2, r2, r3
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	68da      	ldr	r2, [r3, #12]
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007532:	429a      	cmp	r2, r3
 8007534:	d203      	bcs.n	800753e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800753a:	b29b      	uxth	r3, r3
 800753c:	e002      	b.n	8007544 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007542:	b29b      	uxth	r3, r3
 8007544:	461a      	mov	r2, r3
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f000 ff53 	bl	80083f4 <USBD_CtlContinueRx>
 800754e:	e038      	b.n	80075c2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00a      	beq.n	8007572 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007562:	2b03      	cmp	r3, #3
 8007564:	d105      	bne.n	8007572 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 ff50 	bl	8008418 <USBD_CtlSendStatus>
 8007578:	e023      	b.n	80075c2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007580:	2b05      	cmp	r3, #5
 8007582:	d11e      	bne.n	80075c2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800758c:	2100      	movs	r1, #0
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f001 fab0 	bl	8008af4 <USBD_LL_StallEP>
 8007594:	e015      	b.n	80075c2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00d      	beq.n	80075be <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80075a8:	2b03      	cmp	r3, #3
 80075aa:	d108      	bne.n	80075be <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075b2:	699b      	ldr	r3, [r3, #24]
 80075b4:	7afa      	ldrb	r2, [r7, #11]
 80075b6:	4611      	mov	r1, r2
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	4798      	blx	r3
 80075bc:	e001      	b.n	80075c2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80075be:	2302      	movs	r3, #2
 80075c0:	e000      	b.n	80075c4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3718      	adds	r7, #24
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	460b      	mov	r3, r1
 80075d6:	607a      	str	r2, [r7, #4]
 80075d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80075da:	7afb      	ldrb	r3, [r7, #11]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d17f      	bne.n	80076e0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	3314      	adds	r3, #20
 80075e4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d15c      	bne.n	80076aa <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	68da      	ldr	r2, [r3, #12]
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d915      	bls.n	8007628 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	68da      	ldr	r2, [r3, #12]
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	1ad2      	subs	r2, r2, r3
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	b29b      	uxth	r3, r3
 8007610:	461a      	mov	r2, r3
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f000 febd 	bl	8008394 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800761a:	2300      	movs	r3, #0
 800761c:	2200      	movs	r2, #0
 800761e:	2100      	movs	r1, #0
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f001 fb12 	bl	8008c4a <USBD_LL_PrepareReceive>
 8007626:	e04e      	b.n	80076c6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	697a      	ldr	r2, [r7, #20]
 800762e:	6912      	ldr	r2, [r2, #16]
 8007630:	fbb3 f1f2 	udiv	r1, r3, r2
 8007634:	fb01 f202 	mul.w	r2, r1, r2
 8007638:	1a9b      	subs	r3, r3, r2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d11c      	bne.n	8007678 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	689a      	ldr	r2, [r3, #8]
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007646:	429a      	cmp	r2, r3
 8007648:	d316      	bcc.n	8007678 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007654:	429a      	cmp	r2, r3
 8007656:	d20f      	bcs.n	8007678 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007658:	2200      	movs	r2, #0
 800765a:	2100      	movs	r1, #0
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f000 fe99 	bl	8008394 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800766a:	2300      	movs	r3, #0
 800766c:	2200      	movs	r2, #0
 800766e:	2100      	movs	r1, #0
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f001 faea 	bl	8008c4a <USBD_LL_PrepareReceive>
 8007676:	e026      	b.n	80076c6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00a      	beq.n	800769a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800768a:	2b03      	cmp	r3, #3
 800768c:	d105      	bne.n	800769a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800769a:	2180      	movs	r1, #128	@ 0x80
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f001 fa29 	bl	8008af4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 fecb 	bl	800843e <USBD_CtlReceiveStatus>
 80076a8:	e00d      	b.n	80076c6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80076b0:	2b04      	cmp	r3, #4
 80076b2:	d004      	beq.n	80076be <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d103      	bne.n	80076c6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80076be:	2180      	movs	r1, #128	@ 0x80
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f001 fa17 	bl	8008af4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d11d      	bne.n	800770c <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f7ff fe81 	bl	80073d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80076de:	e015      	b.n	800770c <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076e6:	695b      	ldr	r3, [r3, #20]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00d      	beq.n	8007708 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d108      	bne.n	8007708 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80076fc:	695b      	ldr	r3, [r3, #20]
 80076fe:	7afa      	ldrb	r2, [r7, #11]
 8007700:	4611      	mov	r1, r2
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	4798      	blx	r3
 8007706:	e001      	b.n	800770c <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007708:	2302      	movs	r3, #2
 800770a:	e000      	b.n	800770e <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b082      	sub	sp, #8
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800771e:	2340      	movs	r3, #64	@ 0x40
 8007720:	2200      	movs	r2, #0
 8007722:	2100      	movs	r1, #0
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f001 f9a0 	bl	8008a6a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2201      	movs	r2, #1
 800772e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2240      	movs	r2, #64	@ 0x40
 8007736:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800773a:	2340      	movs	r3, #64	@ 0x40
 800773c:	2200      	movs	r2, #0
 800773e:	2180      	movs	r1, #128	@ 0x80
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f001 f992 	bl	8008a6a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2201      	movs	r2, #1
 800774a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2240      	movs	r2, #64	@ 0x40
 8007750:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2201      	movs	r2, #1
 8007756:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007776:	2b00      	cmp	r3, #0
 8007778:	d009      	beq.n	800778e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	6852      	ldr	r2, [r2, #4]
 8007786:	b2d2      	uxtb	r2, r2
 8007788:	4611      	mov	r1, r2
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	4798      	blx	r3
  }

  return USBD_OK;
 800778e:	2300      	movs	r3, #0
}
 8007790:	4618      	mov	r0, r3
 8007792:	3708      	adds	r7, #8
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}

08007798 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	460b      	mov	r3, r1
 80077a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	78fa      	ldrb	r2, [r7, #3]
 80077a8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bc80      	pop	{r7}
 80077b4:	4770      	bx	lr

080077b6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b083      	sub	sp, #12
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2204      	movs	r2, #4
 80077ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	bc80      	pop	{r7}
 80077dc:	4770      	bx	lr

080077de <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80077de:	b480      	push	{r7}
 80077e0:	b083      	sub	sp, #12
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077ec:	2b04      	cmp	r3, #4
 80077ee:	d105      	bne.n	80077fc <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	bc80      	pop	{r7}
 8007806:	4770      	bx	lr

08007808 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007816:	2b03      	cmp	r3, #3
 8007818:	d10b      	bne.n	8007832 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007820:	69db      	ldr	r3, [r3, #28]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d005      	beq.n	8007832 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800782c:	69db      	ldr	r3, [r3, #28]
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3708      	adds	r7, #8
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007846:	2300      	movs	r3, #0
 8007848:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007852:	2b40      	cmp	r3, #64	@ 0x40
 8007854:	d005      	beq.n	8007862 <USBD_StdDevReq+0x26>
 8007856:	2b40      	cmp	r3, #64	@ 0x40
 8007858:	d84f      	bhi.n	80078fa <USBD_StdDevReq+0xbe>
 800785a:	2b00      	cmp	r3, #0
 800785c:	d009      	beq.n	8007872 <USBD_StdDevReq+0x36>
 800785e:	2b20      	cmp	r3, #32
 8007860:	d14b      	bne.n	80078fa <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	6839      	ldr	r1, [r7, #0]
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	4798      	blx	r3
      break;
 8007870:	e048      	b.n	8007904 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	785b      	ldrb	r3, [r3, #1]
 8007876:	2b09      	cmp	r3, #9
 8007878:	d839      	bhi.n	80078ee <USBD_StdDevReq+0xb2>
 800787a:	a201      	add	r2, pc, #4	@ (adr r2, 8007880 <USBD_StdDevReq+0x44>)
 800787c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007880:	080078d1 	.word	0x080078d1
 8007884:	080078e5 	.word	0x080078e5
 8007888:	080078ef 	.word	0x080078ef
 800788c:	080078db 	.word	0x080078db
 8007890:	080078ef 	.word	0x080078ef
 8007894:	080078b3 	.word	0x080078b3
 8007898:	080078a9 	.word	0x080078a9
 800789c:	080078ef 	.word	0x080078ef
 80078a0:	080078c7 	.word	0x080078c7
 80078a4:	080078bd 	.word	0x080078bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80078a8:	6839      	ldr	r1, [r7, #0]
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 f9dc 	bl	8007c68 <USBD_GetDescriptor>
          break;
 80078b0:	e022      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80078b2:	6839      	ldr	r1, [r7, #0]
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fb3f 	bl	8007f38 <USBD_SetAddress>
          break;
 80078ba:	e01d      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80078bc:	6839      	ldr	r1, [r7, #0]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 fb7e 	bl	8007fc0 <USBD_SetConfig>
          break;
 80078c4:	e018      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80078c6:	6839      	ldr	r1, [r7, #0]
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 fc07 	bl	80080dc <USBD_GetConfig>
          break;
 80078ce:	e013      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80078d0:	6839      	ldr	r1, [r7, #0]
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 fc37 	bl	8008146 <USBD_GetStatus>
          break;
 80078d8:	e00e      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80078da:	6839      	ldr	r1, [r7, #0]
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 fc65 	bl	80081ac <USBD_SetFeature>
          break;
 80078e2:	e009      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80078e4:	6839      	ldr	r1, [r7, #0]
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fc74 	bl	80081d4 <USBD_ClrFeature>
          break;
 80078ec:	e004      	b.n	80078f8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80078ee:	6839      	ldr	r1, [r7, #0]
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fcc9 	bl	8008288 <USBD_CtlError>
          break;
 80078f6:	bf00      	nop
      }
      break;
 80078f8:	e004      	b.n	8007904 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80078fa:	6839      	ldr	r1, [r7, #0]
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 fcc3 	bl	8008288 <USBD_CtlError>
      break;
 8007902:	bf00      	nop
  }

  return ret;
 8007904:	7bfb      	ldrb	r3, [r7, #15]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop

08007910 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800791a:	2300      	movs	r3, #0
 800791c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007926:	2b40      	cmp	r3, #64	@ 0x40
 8007928:	d005      	beq.n	8007936 <USBD_StdItfReq+0x26>
 800792a:	2b40      	cmp	r3, #64	@ 0x40
 800792c:	d82e      	bhi.n	800798c <USBD_StdItfReq+0x7c>
 800792e:	2b00      	cmp	r3, #0
 8007930:	d001      	beq.n	8007936 <USBD_StdItfReq+0x26>
 8007932:	2b20      	cmp	r3, #32
 8007934:	d12a      	bne.n	800798c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800793c:	3b01      	subs	r3, #1
 800793e:	2b02      	cmp	r3, #2
 8007940:	d81d      	bhi.n	800797e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	889b      	ldrh	r3, [r3, #4]
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b01      	cmp	r3, #1
 800794a:	d813      	bhi.n	8007974 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	6839      	ldr	r1, [r7, #0]
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	4798      	blx	r3
 800795a:	4603      	mov	r3, r0
 800795c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	88db      	ldrh	r3, [r3, #6]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d110      	bne.n	8007988 <USBD_StdItfReq+0x78>
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10d      	bne.n	8007988 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 fd53 	bl	8008418 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007972:	e009      	b.n	8007988 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007974:	6839      	ldr	r1, [r7, #0]
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 fc86 	bl	8008288 <USBD_CtlError>
          break;
 800797c:	e004      	b.n	8007988 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800797e:	6839      	ldr	r1, [r7, #0]
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 fc81 	bl	8008288 <USBD_CtlError>
          break;
 8007986:	e000      	b.n	800798a <USBD_StdItfReq+0x7a>
          break;
 8007988:	bf00      	nop
      }
      break;
 800798a:	e004      	b.n	8007996 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800798c:	6839      	ldr	r1, [r7, #0]
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f000 fc7a 	bl	8008288 <USBD_CtlError>
      break;
 8007994:	bf00      	nop
  }

  return USBD_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80079aa:	2300      	movs	r3, #0
 80079ac:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	889b      	ldrh	r3, [r3, #4]
 80079b2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079bc:	2b40      	cmp	r3, #64	@ 0x40
 80079be:	d007      	beq.n	80079d0 <USBD_StdEPReq+0x30>
 80079c0:	2b40      	cmp	r3, #64	@ 0x40
 80079c2:	f200 8146 	bhi.w	8007c52 <USBD_StdEPReq+0x2b2>
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00a      	beq.n	80079e0 <USBD_StdEPReq+0x40>
 80079ca:	2b20      	cmp	r3, #32
 80079cc:	f040 8141 	bne.w	8007c52 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	6839      	ldr	r1, [r7, #0]
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	4798      	blx	r3
      break;
 80079de:	e13d      	b.n	8007c5c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079e8:	2b20      	cmp	r3, #32
 80079ea:	d10a      	bne.n	8007a02 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	6839      	ldr	r1, [r7, #0]
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	4798      	blx	r3
 80079fa:	4603      	mov	r3, r0
 80079fc:	73fb      	strb	r3, [r7, #15]

        return ret;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	e12d      	b.n	8007c5e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	785b      	ldrb	r3, [r3, #1]
 8007a06:	2b03      	cmp	r3, #3
 8007a08:	d007      	beq.n	8007a1a <USBD_StdEPReq+0x7a>
 8007a0a:	2b03      	cmp	r3, #3
 8007a0c:	f300 811b 	bgt.w	8007c46 <USBD_StdEPReq+0x2a6>
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d072      	beq.n	8007afa <USBD_StdEPReq+0x15a>
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d03a      	beq.n	8007a8e <USBD_StdEPReq+0xee>
 8007a18:	e115      	b.n	8007c46 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d002      	beq.n	8007a2a <USBD_StdEPReq+0x8a>
 8007a24:	2b03      	cmp	r3, #3
 8007a26:	d015      	beq.n	8007a54 <USBD_StdEPReq+0xb4>
 8007a28:	e02b      	b.n	8007a82 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a2a:	7bbb      	ldrb	r3, [r7, #14]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00c      	beq.n	8007a4a <USBD_StdEPReq+0xaa>
 8007a30:	7bbb      	ldrb	r3, [r7, #14]
 8007a32:	2b80      	cmp	r3, #128	@ 0x80
 8007a34:	d009      	beq.n	8007a4a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007a36:	7bbb      	ldrb	r3, [r7, #14]
 8007a38:	4619      	mov	r1, r3
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f001 f85a 	bl	8008af4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007a40:	2180      	movs	r1, #128	@ 0x80
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 f856 	bl	8008af4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007a48:	e020      	b.n	8007a8c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007a4a:	6839      	ldr	r1, [r7, #0]
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 fc1b 	bl	8008288 <USBD_CtlError>
              break;
 8007a52:	e01b      	b.n	8007a8c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	885b      	ldrh	r3, [r3, #2]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10e      	bne.n	8007a7a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007a5c:	7bbb      	ldrb	r3, [r7, #14]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00b      	beq.n	8007a7a <USBD_StdEPReq+0xda>
 8007a62:	7bbb      	ldrb	r3, [r7, #14]
 8007a64:	2b80      	cmp	r3, #128	@ 0x80
 8007a66:	d008      	beq.n	8007a7a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	88db      	ldrh	r3, [r3, #6]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d104      	bne.n	8007a7a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007a70:	7bbb      	ldrb	r3, [r7, #14]
 8007a72:	4619      	mov	r1, r3
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f001 f83d 	bl	8008af4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fccc 	bl	8008418 <USBD_CtlSendStatus>

              break;
 8007a80:	e004      	b.n	8007a8c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007a82:	6839      	ldr	r1, [r7, #0]
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 fbff 	bl	8008288 <USBD_CtlError>
              break;
 8007a8a:	bf00      	nop
          }
          break;
 8007a8c:	e0e0      	b.n	8007c50 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d002      	beq.n	8007a9e <USBD_StdEPReq+0xfe>
 8007a98:	2b03      	cmp	r3, #3
 8007a9a:	d015      	beq.n	8007ac8 <USBD_StdEPReq+0x128>
 8007a9c:	e026      	b.n	8007aec <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a9e:	7bbb      	ldrb	r3, [r7, #14]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00c      	beq.n	8007abe <USBD_StdEPReq+0x11e>
 8007aa4:	7bbb      	ldrb	r3, [r7, #14]
 8007aa6:	2b80      	cmp	r3, #128	@ 0x80
 8007aa8:	d009      	beq.n	8007abe <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007aaa:	7bbb      	ldrb	r3, [r7, #14]
 8007aac:	4619      	mov	r1, r3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f001 f820 	bl	8008af4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007ab4:	2180      	movs	r1, #128	@ 0x80
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f001 f81c 	bl	8008af4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007abc:	e01c      	b.n	8007af8 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007abe:	6839      	ldr	r1, [r7, #0]
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fbe1 	bl	8008288 <USBD_CtlError>
              break;
 8007ac6:	e017      	b.n	8007af8 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	885b      	ldrh	r3, [r3, #2]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d112      	bne.n	8007af6 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ad0:	7bbb      	ldrb	r3, [r7, #14]
 8007ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d004      	beq.n	8007ae4 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007ada:	7bbb      	ldrb	r3, [r7, #14]
 8007adc:	4619      	mov	r1, r3
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f001 f827 	bl	8008b32 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 fc97 	bl	8008418 <USBD_CtlSendStatus>
              }
              break;
 8007aea:	e004      	b.n	8007af6 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007aec:	6839      	ldr	r1, [r7, #0]
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 fbca 	bl	8008288 <USBD_CtlError>
              break;
 8007af4:	e000      	b.n	8007af8 <USBD_StdEPReq+0x158>
              break;
 8007af6:	bf00      	nop
          }
          break;
 8007af8:	e0aa      	b.n	8007c50 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b00:	2b02      	cmp	r3, #2
 8007b02:	d002      	beq.n	8007b0a <USBD_StdEPReq+0x16a>
 8007b04:	2b03      	cmp	r3, #3
 8007b06:	d032      	beq.n	8007b6e <USBD_StdEPReq+0x1ce>
 8007b08:	e097      	b.n	8007c3a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b0a:	7bbb      	ldrb	r3, [r7, #14]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d007      	beq.n	8007b20 <USBD_StdEPReq+0x180>
 8007b10:	7bbb      	ldrb	r3, [r7, #14]
 8007b12:	2b80      	cmp	r3, #128	@ 0x80
 8007b14:	d004      	beq.n	8007b20 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007b16:	6839      	ldr	r1, [r7, #0]
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 fbb5 	bl	8008288 <USBD_CtlError>
                break;
 8007b1e:	e091      	b.n	8007c44 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	da0b      	bge.n	8007b40 <USBD_StdEPReq+0x1a0>
 8007b28:	7bbb      	ldrb	r3, [r7, #14]
 8007b2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007b2e:	4613      	mov	r3, r2
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	4413      	add	r3, r2
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	3310      	adds	r3, #16
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	e00b      	b.n	8007b58 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b46:	4613      	mov	r3, r2
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	4413      	add	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	4413      	add	r3, r2
 8007b56:	3304      	adds	r3, #4
 8007b58:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	2202      	movs	r2, #2
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fbf8 	bl	800835c <USBD_CtlSendData>
              break;
 8007b6c:	e06a      	b.n	8007c44 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007b6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	da11      	bge.n	8007b9a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007b76:	7bbb      	ldrb	r3, [r7, #14]
 8007b78:	f003 020f 	and.w	r2, r3, #15
 8007b7c:	6879      	ldr	r1, [r7, #4]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	4413      	add	r3, r2
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	440b      	add	r3, r1
 8007b88:	3318      	adds	r3, #24
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d117      	bne.n	8007bc0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007b90:	6839      	ldr	r1, [r7, #0]
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 fb78 	bl	8008288 <USBD_CtlError>
                  break;
 8007b98:	e054      	b.n	8007c44 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007b9a:	7bbb      	ldrb	r3, [r7, #14]
 8007b9c:	f003 020f 	and.w	r2, r3, #15
 8007ba0:	6879      	ldr	r1, [r7, #4]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4413      	add	r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	440b      	add	r3, r1
 8007bac:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d104      	bne.n	8007bc0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007bb6:	6839      	ldr	r1, [r7, #0]
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 fb65 	bl	8008288 <USBD_CtlError>
                  break;
 8007bbe:	e041      	b.n	8007c44 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	da0b      	bge.n	8007be0 <USBD_StdEPReq+0x240>
 8007bc8:	7bbb      	ldrb	r3, [r7, #14]
 8007bca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007bce:	4613      	mov	r3, r2
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	4413      	add	r3, r2
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	3310      	adds	r3, #16
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	4413      	add	r3, r2
 8007bdc:	3304      	adds	r3, #4
 8007bde:	e00b      	b.n	8007bf8 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007be0:	7bbb      	ldrb	r3, [r7, #14]
 8007be2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007be6:	4613      	mov	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4413      	add	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007bfa:	7bbb      	ldrb	r3, [r7, #14]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <USBD_StdEPReq+0x266>
 8007c00:	7bbb      	ldrb	r3, [r7, #14]
 8007c02:	2b80      	cmp	r3, #128	@ 0x80
 8007c04:	d103      	bne.n	8007c0e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	e00e      	b.n	8007c2c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007c0e:	7bbb      	ldrb	r3, [r7, #14]
 8007c10:	4619      	mov	r1, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 ffac 	bl	8008b70 <USBD_LL_IsStallEP>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d003      	beq.n	8007c26 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	2201      	movs	r2, #1
 8007c22:	601a      	str	r2, [r3, #0]
 8007c24:	e002      	b.n	8007c2c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	2202      	movs	r2, #2
 8007c30:	4619      	mov	r1, r3
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fb92 	bl	800835c <USBD_CtlSendData>
              break;
 8007c38:	e004      	b.n	8007c44 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007c3a:	6839      	ldr	r1, [r7, #0]
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 fb23 	bl	8008288 <USBD_CtlError>
              break;
 8007c42:	bf00      	nop
          }
          break;
 8007c44:	e004      	b.n	8007c50 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007c46:	6839      	ldr	r1, [r7, #0]
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fb1d 	bl	8008288 <USBD_CtlError>
          break;
 8007c4e:	bf00      	nop
      }
      break;
 8007c50:	e004      	b.n	8007c5c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007c52:	6839      	ldr	r1, [r7, #0]
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 fb17 	bl	8008288 <USBD_CtlError>
      break;
 8007c5a:	bf00      	nop
  }

  return ret;
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3710      	adds	r7, #16
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
	...

08007c68 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007c76:	2300      	movs	r3, #0
 8007c78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	885b      	ldrh	r3, [r3, #2]
 8007c82:	0a1b      	lsrs	r3, r3, #8
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	3b01      	subs	r3, #1
 8007c88:	2b06      	cmp	r3, #6
 8007c8a:	f200 8128 	bhi.w	8007ede <USBD_GetDescriptor+0x276>
 8007c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c94 <USBD_GetDescriptor+0x2c>)
 8007c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c94:	08007cb1 	.word	0x08007cb1
 8007c98:	08007cc9 	.word	0x08007cc9
 8007c9c:	08007d09 	.word	0x08007d09
 8007ca0:	08007edf 	.word	0x08007edf
 8007ca4:	08007edf 	.word	0x08007edf
 8007ca8:	08007e7f 	.word	0x08007e7f
 8007cac:	08007eab 	.word	0x08007eab
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	7c12      	ldrb	r2, [r2, #16]
 8007cbc:	f107 0108 	add.w	r1, r7, #8
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	4798      	blx	r3
 8007cc4:	60f8      	str	r0, [r7, #12]
      break;
 8007cc6:	e112      	b.n	8007eee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	7c1b      	ldrb	r3, [r3, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10d      	bne.n	8007cec <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd8:	f107 0208 	add.w	r2, r7, #8
 8007cdc:	4610      	mov	r0, r2
 8007cde:	4798      	blx	r3
 8007ce0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007cea:	e100      	b.n	8007eee <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cf4:	f107 0208 	add.w	r2, r7, #8
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	4798      	blx	r3
 8007cfc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	3301      	adds	r3, #1
 8007d02:	2202      	movs	r2, #2
 8007d04:	701a      	strb	r2, [r3, #0]
      break;
 8007d06:	e0f2      	b.n	8007eee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	885b      	ldrh	r3, [r3, #2]
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b05      	cmp	r3, #5
 8007d10:	f200 80ac 	bhi.w	8007e6c <USBD_GetDescriptor+0x204>
 8007d14:	a201      	add	r2, pc, #4	@ (adr r2, 8007d1c <USBD_GetDescriptor+0xb4>)
 8007d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d1a:	bf00      	nop
 8007d1c:	08007d35 	.word	0x08007d35
 8007d20:	08007d69 	.word	0x08007d69
 8007d24:	08007d9d 	.word	0x08007d9d
 8007d28:	08007dd1 	.word	0x08007dd1
 8007d2c:	08007e05 	.word	0x08007e05
 8007d30:	08007e39 	.word	0x08007e39
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00b      	beq.n	8007d58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	7c12      	ldrb	r2, [r2, #16]
 8007d4c:	f107 0108 	add.w	r1, r7, #8
 8007d50:	4610      	mov	r0, r2
 8007d52:	4798      	blx	r3
 8007d54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d56:	e091      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d58:	6839      	ldr	r1, [r7, #0]
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 fa94 	bl	8008288 <USBD_CtlError>
            err++;
 8007d60:	7afb      	ldrb	r3, [r7, #11]
 8007d62:	3301      	adds	r3, #1
 8007d64:	72fb      	strb	r3, [r7, #11]
          break;
 8007d66:	e089      	b.n	8007e7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d00b      	beq.n	8007d8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	7c12      	ldrb	r2, [r2, #16]
 8007d80:	f107 0108 	add.w	r1, r7, #8
 8007d84:	4610      	mov	r0, r2
 8007d86:	4798      	blx	r3
 8007d88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d8a:	e077      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fa7a 	bl	8008288 <USBD_CtlError>
            err++;
 8007d94:	7afb      	ldrb	r3, [r7, #11]
 8007d96:	3301      	adds	r3, #1
 8007d98:	72fb      	strb	r3, [r7, #11]
          break;
 8007d9a:	e06f      	b.n	8007e7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00b      	beq.n	8007dc0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	7c12      	ldrb	r2, [r2, #16]
 8007db4:	f107 0108 	add.w	r1, r7, #8
 8007db8:	4610      	mov	r0, r2
 8007dba:	4798      	blx	r3
 8007dbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007dbe:	e05d      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007dc0:	6839      	ldr	r1, [r7, #0]
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fa60 	bl	8008288 <USBD_CtlError>
            err++;
 8007dc8:	7afb      	ldrb	r3, [r7, #11]
 8007dca:	3301      	adds	r3, #1
 8007dcc:	72fb      	strb	r3, [r7, #11]
          break;
 8007dce:	e055      	b.n	8007e7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d00b      	beq.n	8007df4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	7c12      	ldrb	r2, [r2, #16]
 8007de8:	f107 0108 	add.w	r1, r7, #8
 8007dec:	4610      	mov	r0, r2
 8007dee:	4798      	blx	r3
 8007df0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007df2:	e043      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007df4:	6839      	ldr	r1, [r7, #0]
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 fa46 	bl	8008288 <USBD_CtlError>
            err++;
 8007dfc:	7afb      	ldrb	r3, [r7, #11]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	72fb      	strb	r3, [r7, #11]
          break;
 8007e02:	e03b      	b.n	8007e7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007e0a:	695b      	ldr	r3, [r3, #20]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00b      	beq.n	8007e28 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007e16:	695b      	ldr	r3, [r3, #20]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	7c12      	ldrb	r2, [r2, #16]
 8007e1c:	f107 0108 	add.w	r1, r7, #8
 8007e20:	4610      	mov	r0, r2
 8007e22:	4798      	blx	r3
 8007e24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e26:	e029      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e28:	6839      	ldr	r1, [r7, #0]
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 fa2c 	bl	8008288 <USBD_CtlError>
            err++;
 8007e30:	7afb      	ldrb	r3, [r7, #11]
 8007e32:	3301      	adds	r3, #1
 8007e34:	72fb      	strb	r3, [r7, #11]
          break;
 8007e36:	e021      	b.n	8007e7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00b      	beq.n	8007e5c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007e4a:	699b      	ldr	r3, [r3, #24]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	7c12      	ldrb	r2, [r2, #16]
 8007e50:	f107 0108 	add.w	r1, r7, #8
 8007e54:	4610      	mov	r0, r2
 8007e56:	4798      	blx	r3
 8007e58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e5a:	e00f      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 fa12 	bl	8008288 <USBD_CtlError>
            err++;
 8007e64:	7afb      	ldrb	r3, [r7, #11]
 8007e66:	3301      	adds	r3, #1
 8007e68:	72fb      	strb	r3, [r7, #11]
          break;
 8007e6a:	e007      	b.n	8007e7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007e6c:	6839      	ldr	r1, [r7, #0]
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 fa0a 	bl	8008288 <USBD_CtlError>
          err++;
 8007e74:	7afb      	ldrb	r3, [r7, #11]
 8007e76:	3301      	adds	r3, #1
 8007e78:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007e7a:	e038      	b.n	8007eee <USBD_GetDescriptor+0x286>
 8007e7c:	e037      	b.n	8007eee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	7c1b      	ldrb	r3, [r3, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d109      	bne.n	8007e9a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e8e:	f107 0208 	add.w	r2, r7, #8
 8007e92:	4610      	mov	r0, r2
 8007e94:	4798      	blx	r3
 8007e96:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e98:	e029      	b.n	8007eee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007e9a:	6839      	ldr	r1, [r7, #0]
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f9f3 	bl	8008288 <USBD_CtlError>
        err++;
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	72fb      	strb	r3, [r7, #11]
      break;
 8007ea8:	e021      	b.n	8007eee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	7c1b      	ldrb	r3, [r3, #16]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d10d      	bne.n	8007ece <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eba:	f107 0208 	add.w	r2, r7, #8
 8007ebe:	4610      	mov	r0, r2
 8007ec0:	4798      	blx	r3
 8007ec2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	2207      	movs	r2, #7
 8007eca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ecc:	e00f      	b.n	8007eee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007ece:	6839      	ldr	r1, [r7, #0]
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f9d9 	bl	8008288 <USBD_CtlError>
        err++;
 8007ed6:	7afb      	ldrb	r3, [r7, #11]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	72fb      	strb	r3, [r7, #11]
      break;
 8007edc:	e007      	b.n	8007eee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007ede:	6839      	ldr	r1, [r7, #0]
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f000 f9d1 	bl	8008288 <USBD_CtlError>
      err++;
 8007ee6:	7afb      	ldrb	r3, [r7, #11]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	72fb      	strb	r3, [r7, #11]
      break;
 8007eec:	bf00      	nop
  }

  if (err != 0U)
 8007eee:	7afb      	ldrb	r3, [r7, #11]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d11c      	bne.n	8007f2e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007ef4:	893b      	ldrh	r3, [r7, #8]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d011      	beq.n	8007f1e <USBD_GetDescriptor+0x2b6>
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	88db      	ldrh	r3, [r3, #6]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00d      	beq.n	8007f1e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	88da      	ldrh	r2, [r3, #6]
 8007f06:	893b      	ldrh	r3, [r7, #8]
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	bf28      	it	cs
 8007f0c:	4613      	movcs	r3, r2
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007f12:	893b      	ldrh	r3, [r7, #8]
 8007f14:	461a      	mov	r2, r3
 8007f16:	68f9      	ldr	r1, [r7, #12]
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fa1f 	bl	800835c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	88db      	ldrh	r3, [r3, #6]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d104      	bne.n	8007f30 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 fa76 	bl	8008418 <USBD_CtlSendStatus>
 8007f2c:	e000      	b.n	8007f30 <USBD_GetDescriptor+0x2c8>
    return;
 8007f2e:	bf00      	nop
    }
  }
}
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop

08007f38 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	889b      	ldrh	r3, [r3, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d130      	bne.n	8007fac <USBD_SetAddress+0x74>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	88db      	ldrh	r3, [r3, #6]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d12c      	bne.n	8007fac <USBD_SetAddress+0x74>
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	885b      	ldrh	r3, [r3, #2]
 8007f56:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f58:	d828      	bhi.n	8007fac <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	885b      	ldrh	r3, [r3, #2]
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f64:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f6c:	2b03      	cmp	r3, #3
 8007f6e:	d104      	bne.n	8007f7a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007f70:	6839      	ldr	r1, [r7, #0]
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f988 	bl	8008288 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f78:	e01d      	b.n	8007fb6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	7bfa      	ldrb	r2, [r7, #15]
 8007f7e:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f82:	7bfb      	ldrb	r3, [r7, #15]
 8007f84:	4619      	mov	r1, r3
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 fe1d 	bl	8008bc6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fa43 	bl	8008418 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007f92:	7bfb      	ldrb	r3, [r7, #15]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d004      	beq.n	8007fa2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fa0:	e009      	b.n	8007fb6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007faa:	e004      	b.n	8007fb6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007fac:	6839      	ldr	r1, [r7, #0]
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f96a 	bl	8008288 <USBD_CtlError>
  }
}
 8007fb4:	bf00      	nop
 8007fb6:	bf00      	nop
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
	...

08007fc0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	885b      	ldrh	r3, [r3, #2]
 8007fce:	b2da      	uxtb	r2, r3
 8007fd0:	4b41      	ldr	r3, [pc, #260]	@ (80080d8 <USBD_SetConfig+0x118>)
 8007fd2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007fd4:	4b40      	ldr	r3, [pc, #256]	@ (80080d8 <USBD_SetConfig+0x118>)
 8007fd6:	781b      	ldrb	r3, [r3, #0]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d904      	bls.n	8007fe6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007fdc:	6839      	ldr	r1, [r7, #0]
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 f952 	bl	8008288 <USBD_CtlError>
 8007fe4:	e075      	b.n	80080d2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	d002      	beq.n	8007ff6 <USBD_SetConfig+0x36>
 8007ff0:	2b03      	cmp	r3, #3
 8007ff2:	d023      	beq.n	800803c <USBD_SetConfig+0x7c>
 8007ff4:	e062      	b.n	80080bc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007ff6:	4b38      	ldr	r3, [pc, #224]	@ (80080d8 <USBD_SetConfig+0x118>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d01a      	beq.n	8008034 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007ffe:	4b36      	ldr	r3, [pc, #216]	@ (80080d8 <USBD_SetConfig+0x118>)
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2203      	movs	r2, #3
 800800c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008010:	4b31      	ldr	r3, [pc, #196]	@ (80080d8 <USBD_SetConfig+0x118>)
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	4619      	mov	r1, r3
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f7ff f9e8 	bl	80073ec <USBD_SetClassConfig>
 800801c:	4603      	mov	r3, r0
 800801e:	2b02      	cmp	r3, #2
 8008020:	d104      	bne.n	800802c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008022:	6839      	ldr	r1, [r7, #0]
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 f92f 	bl	8008288 <USBD_CtlError>
            return;
 800802a:	e052      	b.n	80080d2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f9f3 	bl	8008418 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008032:	e04e      	b.n	80080d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 f9ef 	bl	8008418 <USBD_CtlSendStatus>
        break;
 800803a:	e04a      	b.n	80080d2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800803c:	4b26      	ldr	r3, [pc, #152]	@ (80080d8 <USBD_SetConfig+0x118>)
 800803e:	781b      	ldrb	r3, [r3, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d112      	bne.n	800806a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2202      	movs	r2, #2
 8008048:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800804c:	4b22      	ldr	r3, [pc, #136]	@ (80080d8 <USBD_SetConfig+0x118>)
 800804e:	781b      	ldrb	r3, [r3, #0]
 8008050:	461a      	mov	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008056:	4b20      	ldr	r3, [pc, #128]	@ (80080d8 <USBD_SetConfig+0x118>)
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	4619      	mov	r1, r3
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f7ff f9e4 	bl	800742a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 f9d8 	bl	8008418 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008068:	e033      	b.n	80080d2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800806a:	4b1b      	ldr	r3, [pc, #108]	@ (80080d8 <USBD_SetConfig+0x118>)
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	461a      	mov	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	429a      	cmp	r2, r3
 8008076:	d01d      	beq.n	80080b4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	b2db      	uxtb	r3, r3
 800807e:	4619      	mov	r1, r3
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f7ff f9d2 	bl	800742a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008086:	4b14      	ldr	r3, [pc, #80]	@ (80080d8 <USBD_SetConfig+0x118>)
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	461a      	mov	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008090:	4b11      	ldr	r3, [pc, #68]	@ (80080d8 <USBD_SetConfig+0x118>)
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	4619      	mov	r1, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f7ff f9a8 	bl	80073ec <USBD_SetClassConfig>
 800809c:	4603      	mov	r3, r0
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d104      	bne.n	80080ac <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80080a2:	6839      	ldr	r1, [r7, #0]
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f8ef 	bl	8008288 <USBD_CtlError>
            return;
 80080aa:	e012      	b.n	80080d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 f9b3 	bl	8008418 <USBD_CtlSendStatus>
        break;
 80080b2:	e00e      	b.n	80080d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f9af 	bl	8008418 <USBD_CtlSendStatus>
        break;
 80080ba:	e00a      	b.n	80080d2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80080bc:	6839      	ldr	r1, [r7, #0]
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f8e2 	bl	8008288 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80080c4:	4b04      	ldr	r3, [pc, #16]	@ (80080d8 <USBD_SetConfig+0x118>)
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	4619      	mov	r1, r3
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f7ff f9ad 	bl	800742a <USBD_ClrClassConfig>
        break;
 80080d0:	bf00      	nop
    }
  }
}
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	20000268 	.word	0x20000268

080080dc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	88db      	ldrh	r3, [r3, #6]
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d004      	beq.n	80080f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80080ee:	6839      	ldr	r1, [r7, #0]
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 f8c9 	bl	8008288 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80080f6:	e022      	b.n	800813e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080fe:	2b02      	cmp	r3, #2
 8008100:	dc02      	bgt.n	8008108 <USBD_GetConfig+0x2c>
 8008102:	2b00      	cmp	r3, #0
 8008104:	dc03      	bgt.n	800810e <USBD_GetConfig+0x32>
 8008106:	e015      	b.n	8008134 <USBD_GetConfig+0x58>
 8008108:	2b03      	cmp	r3, #3
 800810a:	d00b      	beq.n	8008124 <USBD_GetConfig+0x48>
 800810c:	e012      	b.n	8008134 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	3308      	adds	r3, #8
 8008118:	2201      	movs	r2, #1
 800811a:	4619      	mov	r1, r3
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f91d 	bl	800835c <USBD_CtlSendData>
        break;
 8008122:	e00c      	b.n	800813e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	3304      	adds	r3, #4
 8008128:	2201      	movs	r2, #1
 800812a:	4619      	mov	r1, r3
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 f915 	bl	800835c <USBD_CtlSendData>
        break;
 8008132:	e004      	b.n	800813e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008134:	6839      	ldr	r1, [r7, #0]
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 f8a6 	bl	8008288 <USBD_CtlError>
        break;
 800813c:	bf00      	nop
}
 800813e:	bf00      	nop
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}

08008146 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b082      	sub	sp, #8
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
 800814e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008156:	3b01      	subs	r3, #1
 8008158:	2b02      	cmp	r3, #2
 800815a:	d81e      	bhi.n	800819a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	88db      	ldrh	r3, [r3, #6]
 8008160:	2b02      	cmp	r3, #2
 8008162:	d004      	beq.n	800816e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008164:	6839      	ldr	r1, [r7, #0]
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f88e 	bl	8008288 <USBD_CtlError>
        break;
 800816c:	e01a      	b.n	80081a4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2201      	movs	r2, #1
 8008172:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800817a:	2b00      	cmp	r3, #0
 800817c:	d005      	beq.n	800818a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	f043 0202 	orr.w	r2, r3, #2
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	330c      	adds	r3, #12
 800818e:	2202      	movs	r2, #2
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f8e2 	bl	800835c <USBD_CtlSendData>
      break;
 8008198:	e004      	b.n	80081a4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800819a:	6839      	ldr	r1, [r7, #0]
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f000 f873 	bl	8008288 <USBD_CtlError>
      break;
 80081a2:	bf00      	nop
  }
}
 80081a4:	bf00      	nop
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b082      	sub	sp, #8
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	885b      	ldrh	r3, [r3, #2]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d106      	bne.n	80081cc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2201      	movs	r2, #1
 80081c2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 f926 	bl	8008418 <USBD_CtlSendStatus>
  }
}
 80081cc:	bf00      	nop
 80081ce:	3708      	adds	r7, #8
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081e4:	3b01      	subs	r3, #1
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d80b      	bhi.n	8008202 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	885b      	ldrh	r3, [r3, #2]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d10c      	bne.n	800820c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f90c 	bl	8008418 <USBD_CtlSendStatus>
      }
      break;
 8008200:	e004      	b.n	800820c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f83f 	bl	8008288 <USBD_CtlError>
      break;
 800820a:	e000      	b.n	800820e <USBD_ClrFeature+0x3a>
      break;
 800820c:	bf00      	nop
  }
}
 800820e:	bf00      	nop
 8008210:	3708      	adds	r7, #8
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008216:	b480      	push	{r7}
 8008218:	b083      	sub	sp, #12
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
 800821e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	781a      	ldrb	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	785a      	ldrb	r2, [r3, #1]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	3302      	adds	r3, #2
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	461a      	mov	r2, r3
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	3303      	adds	r3, #3
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	021b      	lsls	r3, r3, #8
 8008240:	b29b      	uxth	r3, r3
 8008242:	4413      	add	r3, r2
 8008244:	b29a      	uxth	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	3304      	adds	r3, #4
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	461a      	mov	r2, r3
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	3305      	adds	r3, #5
 8008256:	781b      	ldrb	r3, [r3, #0]
 8008258:	021b      	lsls	r3, r3, #8
 800825a:	b29b      	uxth	r3, r3
 800825c:	4413      	add	r3, r2
 800825e:	b29a      	uxth	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	3306      	adds	r3, #6
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	461a      	mov	r2, r3
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	3307      	adds	r3, #7
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	021b      	lsls	r3, r3, #8
 8008274:	b29b      	uxth	r3, r3
 8008276:	4413      	add	r3, r2
 8008278:	b29a      	uxth	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	80da      	strh	r2, [r3, #6]

}
 800827e:	bf00      	nop
 8008280:	370c      	adds	r7, #12
 8008282:	46bd      	mov	sp, r7
 8008284:	bc80      	pop	{r7}
 8008286:	4770      	bx	lr

08008288 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b082      	sub	sp, #8
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008292:	2180      	movs	r1, #128	@ 0x80
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 fc2d 	bl	8008af4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800829a:	2100      	movs	r1, #0
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fc29 	bl	8008af4 <USBD_LL_StallEP>
}
 80082a2:	bf00      	nop
 80082a4:	3708      	adds	r7, #8
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80082aa:	b580      	push	{r7, lr}
 80082ac:	b086      	sub	sp, #24
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	60f8      	str	r0, [r7, #12]
 80082b2:	60b9      	str	r1, [r7, #8]
 80082b4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d032      	beq.n	8008326 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80082c0:	68f8      	ldr	r0, [r7, #12]
 80082c2:	f000 f834 	bl	800832e <USBD_GetLen>
 80082c6:	4603      	mov	r3, r0
 80082c8:	3301      	adds	r3, #1
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	005b      	lsls	r3, r3, #1
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80082d4:	7dfb      	ldrb	r3, [r7, #23]
 80082d6:	1c5a      	adds	r2, r3, #1
 80082d8:	75fa      	strb	r2, [r7, #23]
 80082da:	461a      	mov	r2, r3
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	4413      	add	r3, r2
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	7812      	ldrb	r2, [r2, #0]
 80082e4:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80082e6:	7dfb      	ldrb	r3, [r7, #23]
 80082e8:	1c5a      	adds	r2, r3, #1
 80082ea:	75fa      	strb	r2, [r7, #23]
 80082ec:	461a      	mov	r2, r3
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	4413      	add	r3, r2
 80082f2:	2203      	movs	r2, #3
 80082f4:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80082f6:	e012      	b.n	800831e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	1c5a      	adds	r2, r3, #1
 80082fc:	60fa      	str	r2, [r7, #12]
 80082fe:	7dfa      	ldrb	r2, [r7, #23]
 8008300:	1c51      	adds	r1, r2, #1
 8008302:	75f9      	strb	r1, [r7, #23]
 8008304:	4611      	mov	r1, r2
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	440a      	add	r2, r1
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800830e:	7dfb      	ldrb	r3, [r7, #23]
 8008310:	1c5a      	adds	r2, r3, #1
 8008312:	75fa      	strb	r2, [r7, #23]
 8008314:	461a      	mov	r2, r3
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	4413      	add	r3, r2
 800831a:	2200      	movs	r2, #0
 800831c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1e8      	bne.n	80082f8 <USBD_GetString+0x4e>
    }
  }
}
 8008326:	bf00      	nop
 8008328:	3718      	adds	r7, #24
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}

0800832e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800832e:	b480      	push	{r7}
 8008330:	b085      	sub	sp, #20
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008336:	2300      	movs	r3, #0
 8008338:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800833a:	e005      	b.n	8008348 <USBD_GetLen+0x1a>
  {
    len++;
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	3301      	adds	r3, #1
 8008340:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	3301      	adds	r3, #1
 8008346:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1f5      	bne.n	800833c <USBD_GetLen+0xe>
  }

  return len;
 8008350:	7bfb      	ldrb	r3, [r7, #15]
}
 8008352:	4618      	mov	r0, r3
 8008354:	3714      	adds	r7, #20
 8008356:	46bd      	mov	sp, r7
 8008358:	bc80      	pop	{r7}
 800835a:	4770      	bx	lr

0800835c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	4613      	mov	r3, r2
 8008368:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2202      	movs	r2, #2
 800836e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008372:	88fa      	ldrh	r2, [r7, #6]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008378:	88fa      	ldrh	r2, [r7, #6]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800837e:	88fb      	ldrh	r3, [r7, #6]
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	2100      	movs	r1, #0
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 fc3d 	bl	8008c04 <USBD_LL_Transmit>

  return USBD_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	4613      	mov	r3, r2
 80083a0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80083a2:	88fb      	ldrh	r3, [r7, #6]
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	2100      	movs	r1, #0
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 fc2b 	bl	8008c04 <USBD_LL_Transmit>

  return USBD_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	4613      	mov	r3, r2
 80083c4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2203      	movs	r2, #3
 80083ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80083ce:	88fa      	ldrh	r2, [r7, #6]
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 80083d6:	88fa      	ldrh	r2, [r7, #6]
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80083de:	88fb      	ldrh	r3, [r7, #6]
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	2100      	movs	r1, #0
 80083e4:	68f8      	ldr	r0, [r7, #12]
 80083e6:	f000 fc30 	bl	8008c4a <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083ea:	2300      	movs	r3, #0
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3710      	adds	r7, #16
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	4613      	mov	r3, r2
 8008400:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008402:	88fb      	ldrh	r3, [r7, #6]
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	2100      	movs	r1, #0
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 fc1e 	bl	8008c4a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2204      	movs	r2, #4
 8008424:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008428:	2300      	movs	r3, #0
 800842a:	2200      	movs	r2, #0
 800842c:	2100      	movs	r1, #0
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fbe8 	bl	8008c04 <USBD_LL_Transmit>

  return USBD_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b082      	sub	sp, #8
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2205      	movs	r2, #5
 800844a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800844e:	2300      	movs	r3, #0
 8008450:	2200      	movs	r2, #0
 8008452:	2100      	movs	r1, #0
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 fbf8 	bl	8008c4a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3708      	adds	r7, #8
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008468:	2200      	movs	r2, #0
 800846a:	4912      	ldr	r1, [pc, #72]	@ (80084b4 <MX_USB_DEVICE_Init+0x50>)
 800846c:	4812      	ldr	r0, [pc, #72]	@ (80084b8 <MX_USB_DEVICE_Init+0x54>)
 800846e:	f7fe ff63 	bl	8007338 <USBD_Init>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008478:	f7f8 f8f4 	bl	8000664 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800847c:	490f      	ldr	r1, [pc, #60]	@ (80084bc <MX_USB_DEVICE_Init+0x58>)
 800847e:	480e      	ldr	r0, [pc, #56]	@ (80084b8 <MX_USB_DEVICE_Init+0x54>)
 8008480:	f7fe ff85 	bl	800738e <USBD_RegisterClass>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800848a:	f7f8 f8eb 	bl	8000664 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800848e:	490c      	ldr	r1, [pc, #48]	@ (80084c0 <MX_USB_DEVICE_Init+0x5c>)
 8008490:	4809      	ldr	r0, [pc, #36]	@ (80084b8 <MX_USB_DEVICE_Init+0x54>)
 8008492:	f7fe fee5 	bl	8007260 <USBD_CDC_RegisterInterface>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800849c:	f7f8 f8e2 	bl	8000664 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80084a0:	4805      	ldr	r0, [pc, #20]	@ (80084b8 <MX_USB_DEVICE_Init+0x54>)
 80084a2:	f7fe ff8d 	bl	80073c0 <USBD_Start>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d001      	beq.n	80084b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80084ac:	f7f8 f8da 	bl	8000664 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80084b0:	bf00      	nop
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	2000012c 	.word	0x2000012c
 80084b8:	2000026c 	.word	0x2000026c
 80084bc:	20000018 	.word	0x20000018
 80084c0:	2000011c 	.word	0x2000011c

080084c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80084c8:	2200      	movs	r2, #0
 80084ca:	4905      	ldr	r1, [pc, #20]	@ (80084e0 <CDC_Init_FS+0x1c>)
 80084cc:	4805      	ldr	r0, [pc, #20]	@ (80084e4 <CDC_Init_FS+0x20>)
 80084ce:	f7fe fedd 	bl	800728c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80084d2:	4905      	ldr	r1, [pc, #20]	@ (80084e8 <CDC_Init_FS+0x24>)
 80084d4:	4803      	ldr	r0, [pc, #12]	@ (80084e4 <CDC_Init_FS+0x20>)
 80084d6:	f7fe fef2 	bl	80072be <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80084da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80084dc:	4618      	mov	r0, r3
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	20000930 	.word	0x20000930
 80084e4:	2000026c 	.word	0x2000026c
 80084e8:	20000530 	.word	0x20000530

080084ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80084ec:	b480      	push	{r7}
 80084ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80084f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bc80      	pop	{r7}
 80084f8:	4770      	bx	lr
	...

080084fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	4603      	mov	r3, r0
 8008504:	6039      	str	r1, [r7, #0]
 8008506:	71fb      	strb	r3, [r7, #7]
 8008508:	4613      	mov	r3, r2
 800850a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	2b23      	cmp	r3, #35	@ 0x23
 8008510:	d84a      	bhi.n	80085a8 <CDC_Control_FS+0xac>
 8008512:	a201      	add	r2, pc, #4	@ (adr r2, 8008518 <CDC_Control_FS+0x1c>)
 8008514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008518:	080085a9 	.word	0x080085a9
 800851c:	080085a9 	.word	0x080085a9
 8008520:	080085a9 	.word	0x080085a9
 8008524:	080085a9 	.word	0x080085a9
 8008528:	080085a9 	.word	0x080085a9
 800852c:	080085a9 	.word	0x080085a9
 8008530:	080085a9 	.word	0x080085a9
 8008534:	080085a9 	.word	0x080085a9
 8008538:	080085a9 	.word	0x080085a9
 800853c:	080085a9 	.word	0x080085a9
 8008540:	080085a9 	.word	0x080085a9
 8008544:	080085a9 	.word	0x080085a9
 8008548:	080085a9 	.word	0x080085a9
 800854c:	080085a9 	.word	0x080085a9
 8008550:	080085a9 	.word	0x080085a9
 8008554:	080085a9 	.word	0x080085a9
 8008558:	080085a9 	.word	0x080085a9
 800855c:	080085a9 	.word	0x080085a9
 8008560:	080085a9 	.word	0x080085a9
 8008564:	080085a9 	.word	0x080085a9
 8008568:	080085a9 	.word	0x080085a9
 800856c:	080085a9 	.word	0x080085a9
 8008570:	080085a9 	.word	0x080085a9
 8008574:	080085a9 	.word	0x080085a9
 8008578:	080085a9 	.word	0x080085a9
 800857c:	080085a9 	.word	0x080085a9
 8008580:	080085a9 	.word	0x080085a9
 8008584:	080085a9 	.word	0x080085a9
 8008588:	080085a9 	.word	0x080085a9
 800858c:	080085a9 	.word	0x080085a9
 8008590:	080085a9 	.word	0x080085a9
 8008594:	080085a9 	.word	0x080085a9
 8008598:	080085a9 	.word	0x080085a9
 800859c:	080085a9 	.word	0x080085a9
 80085a0:	080085a9 	.word	0x080085a9
 80085a4:	080085a9 	.word	0x080085a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80085a8:	bf00      	nop
  }

  return (USBD_OK);
 80085aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bc80      	pop	{r7}
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop

080085b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80085c2:	6879      	ldr	r1, [r7, #4]
 80085c4:	4805      	ldr	r0, [pc, #20]	@ (80085dc <CDC_Receive_FS+0x24>)
 80085c6:	f7fe fe7a 	bl	80072be <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80085ca:	4804      	ldr	r0, [pc, #16]	@ (80085dc <CDC_Receive_FS+0x24>)
 80085cc:	f7fe fe8a 	bl	80072e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80085d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	2000026c 	.word	0x2000026c

080085e0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	4603      	mov	r3, r0
 80085e8:	6039      	str	r1, [r7, #0]
 80085ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	2212      	movs	r2, #18
 80085f0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80085f2:	4b03      	ldr	r3, [pc, #12]	@ (8008600 <USBD_FS_DeviceDescriptor+0x20>)
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bc80      	pop	{r7}
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	20000148 	.word	0x20000148

08008604 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	4603      	mov	r3, r0
 800860c:	6039      	str	r1, [r7, #0]
 800860e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2204      	movs	r2, #4
 8008614:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008616:	4b03      	ldr	r3, [pc, #12]	@ (8008624 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008618:	4618      	mov	r0, r3
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	bc80      	pop	{r7}
 8008620:	4770      	bx	lr
 8008622:	bf00      	nop
 8008624:	2000015c 	.word	0x2000015c

08008628 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b082      	sub	sp, #8
 800862c:	af00      	add	r7, sp, #0
 800862e:	4603      	mov	r3, r0
 8008630:	6039      	str	r1, [r7, #0]
 8008632:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008634:	79fb      	ldrb	r3, [r7, #7]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d105      	bne.n	8008646 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	4907      	ldr	r1, [pc, #28]	@ (800865c <USBD_FS_ProductStrDescriptor+0x34>)
 800863e:	4808      	ldr	r0, [pc, #32]	@ (8008660 <USBD_FS_ProductStrDescriptor+0x38>)
 8008640:	f7ff fe33 	bl	80082aa <USBD_GetString>
 8008644:	e004      	b.n	8008650 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	4904      	ldr	r1, [pc, #16]	@ (800865c <USBD_FS_ProductStrDescriptor+0x34>)
 800864a:	4805      	ldr	r0, [pc, #20]	@ (8008660 <USBD_FS_ProductStrDescriptor+0x38>)
 800864c:	f7ff fe2d 	bl	80082aa <USBD_GetString>
  }
  return USBD_StrDesc;
 8008650:	4b02      	ldr	r3, [pc, #8]	@ (800865c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008652:	4618      	mov	r0, r3
 8008654:	3708      	adds	r7, #8
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	20000d30 	.word	0x20000d30
 8008660:	08008e24 	.word	0x08008e24

08008664 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	6039      	str	r1, [r7, #0]
 800866e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008670:	683a      	ldr	r2, [r7, #0]
 8008672:	4904      	ldr	r1, [pc, #16]	@ (8008684 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008674:	4804      	ldr	r0, [pc, #16]	@ (8008688 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008676:	f7ff fe18 	bl	80082aa <USBD_GetString>
  return USBD_StrDesc;
 800867a:	4b02      	ldr	r3, [pc, #8]	@ (8008684 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800867c:	4618      	mov	r0, r3
 800867e:	3708      	adds	r7, #8
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	20000d30 	.word	0x20000d30
 8008688:	08008e3c 	.word	0x08008e3c

0800868c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	4603      	mov	r3, r0
 8008694:	6039      	str	r1, [r7, #0]
 8008696:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	221a      	movs	r2, #26
 800869c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800869e:	f000 f843 	bl	8008728 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80086a2:	4b02      	ldr	r3, [pc, #8]	@ (80086ac <USBD_FS_SerialStrDescriptor+0x20>)
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3708      	adds	r7, #8
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}
 80086ac:	20000160 	.word	0x20000160

080086b0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	4603      	mov	r3, r0
 80086b8:	6039      	str	r1, [r7, #0]
 80086ba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80086bc:	79fb      	ldrb	r3, [r7, #7]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d105      	bne.n	80086ce <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	4907      	ldr	r1, [pc, #28]	@ (80086e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80086c6:	4808      	ldr	r0, [pc, #32]	@ (80086e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80086c8:	f7ff fdef 	bl	80082aa <USBD_GetString>
 80086cc:	e004      	b.n	80086d8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80086ce:	683a      	ldr	r2, [r7, #0]
 80086d0:	4904      	ldr	r1, [pc, #16]	@ (80086e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80086d2:	4805      	ldr	r0, [pc, #20]	@ (80086e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80086d4:	f7ff fde9 	bl	80082aa <USBD_GetString>
  }
  return USBD_StrDesc;
 80086d8:	4b02      	ldr	r3, [pc, #8]	@ (80086e4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3708      	adds	r7, #8
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	20000d30 	.word	0x20000d30
 80086e8:	08008e50 	.word	0x08008e50

080086ec <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	4603      	mov	r3, r0
 80086f4:	6039      	str	r1, [r7, #0]
 80086f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80086f8:	79fb      	ldrb	r3, [r7, #7]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d105      	bne.n	800870a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80086fe:	683a      	ldr	r2, [r7, #0]
 8008700:	4907      	ldr	r1, [pc, #28]	@ (8008720 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008702:	4808      	ldr	r0, [pc, #32]	@ (8008724 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008704:	f7ff fdd1 	bl	80082aa <USBD_GetString>
 8008708:	e004      	b.n	8008714 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	4904      	ldr	r1, [pc, #16]	@ (8008720 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800870e:	4805      	ldr	r0, [pc, #20]	@ (8008724 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008710:	f7ff fdcb 	bl	80082aa <USBD_GetString>
  }
  return USBD_StrDesc;
 8008714:	4b02      	ldr	r3, [pc, #8]	@ (8008720 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000d30 	.word	0x20000d30
 8008724:	08008e5c 	.word	0x08008e5c

08008728 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800872e:	4b0f      	ldr	r3, [pc, #60]	@ (800876c <Get_SerialNum+0x44>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008734:	4b0e      	ldr	r3, [pc, #56]	@ (8008770 <Get_SerialNum+0x48>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800873a:	4b0e      	ldr	r3, [pc, #56]	@ (8008774 <Get_SerialNum+0x4c>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008740:	68fa      	ldr	r2, [r7, #12]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4413      	add	r3, r2
 8008746:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d009      	beq.n	8008762 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800874e:	2208      	movs	r2, #8
 8008750:	4909      	ldr	r1, [pc, #36]	@ (8008778 <Get_SerialNum+0x50>)
 8008752:	68f8      	ldr	r0, [r7, #12]
 8008754:	f000 f814 	bl	8008780 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008758:	2204      	movs	r2, #4
 800875a:	4908      	ldr	r1, [pc, #32]	@ (800877c <Get_SerialNum+0x54>)
 800875c:	68b8      	ldr	r0, [r7, #8]
 800875e:	f000 f80f 	bl	8008780 <IntToUnicode>
  }
}
 8008762:	bf00      	nop
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	1ffff7e8 	.word	0x1ffff7e8
 8008770:	1ffff7ec 	.word	0x1ffff7ec
 8008774:	1ffff7f0 	.word	0x1ffff7f0
 8008778:	20000162 	.word	0x20000162
 800877c:	20000172 	.word	0x20000172

08008780 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008780:	b480      	push	{r7}
 8008782:	b087      	sub	sp, #28
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	4613      	mov	r3, r2
 800878c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800878e:	2300      	movs	r3, #0
 8008790:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008792:	2300      	movs	r3, #0
 8008794:	75fb      	strb	r3, [r7, #23]
 8008796:	e027      	b.n	80087e8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	0f1b      	lsrs	r3, r3, #28
 800879c:	2b09      	cmp	r3, #9
 800879e:	d80b      	bhi.n	80087b8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	0f1b      	lsrs	r3, r3, #28
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	7dfb      	ldrb	r3, [r7, #23]
 80087a8:	005b      	lsls	r3, r3, #1
 80087aa:	4619      	mov	r1, r3
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	440b      	add	r3, r1
 80087b0:	3230      	adds	r2, #48	@ 0x30
 80087b2:	b2d2      	uxtb	r2, r2
 80087b4:	701a      	strb	r2, [r3, #0]
 80087b6:	e00a      	b.n	80087ce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	0f1b      	lsrs	r3, r3, #28
 80087bc:	b2da      	uxtb	r2, r3
 80087be:	7dfb      	ldrb	r3, [r7, #23]
 80087c0:	005b      	lsls	r3, r3, #1
 80087c2:	4619      	mov	r1, r3
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	440b      	add	r3, r1
 80087c8:	3237      	adds	r2, #55	@ 0x37
 80087ca:	b2d2      	uxtb	r2, r2
 80087cc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	011b      	lsls	r3, r3, #4
 80087d2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80087d4:	7dfb      	ldrb	r3, [r7, #23]
 80087d6:	005b      	lsls	r3, r3, #1
 80087d8:	3301      	adds	r3, #1
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	4413      	add	r3, r2
 80087de:	2200      	movs	r2, #0
 80087e0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80087e2:	7dfb      	ldrb	r3, [r7, #23]
 80087e4:	3301      	adds	r3, #1
 80087e6:	75fb      	strb	r3, [r7, #23]
 80087e8:	7dfa      	ldrb	r2, [r7, #23]
 80087ea:	79fb      	ldrb	r3, [r7, #7]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d3d3      	bcc.n	8008798 <IntToUnicode+0x18>
  }
}
 80087f0:	bf00      	nop
 80087f2:	bf00      	nop
 80087f4:	371c      	adds	r7, #28
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bc80      	pop	{r7}
 80087fa:	4770      	bx	lr

080087fc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a0d      	ldr	r2, [pc, #52]	@ (8008840 <HAL_PCD_MspInit+0x44>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d113      	bne.n	8008836 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800880e:	4b0d      	ldr	r3, [pc, #52]	@ (8008844 <HAL_PCD_MspInit+0x48>)
 8008810:	69db      	ldr	r3, [r3, #28]
 8008812:	4a0c      	ldr	r2, [pc, #48]	@ (8008844 <HAL_PCD_MspInit+0x48>)
 8008814:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008818:	61d3      	str	r3, [r2, #28]
 800881a:	4b0a      	ldr	r3, [pc, #40]	@ (8008844 <HAL_PCD_MspInit+0x48>)
 800881c:	69db      	ldr	r3, [r3, #28]
 800881e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008822:	60fb      	str	r3, [r7, #12]
 8008824:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008826:	2200      	movs	r2, #0
 8008828:	2100      	movs	r1, #0
 800882a:	2014      	movs	r0, #20
 800882c:	f7f8 fddf 	bl	80013ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008830:	2014      	movs	r0, #20
 8008832:	f7f8 fdf8 	bl	8001426 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008836:	bf00      	nop
 8008838:	3710      	adds	r7, #16
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	40005c00 	.word	0x40005c00
 8008844:	40021000 	.word	0x40021000

08008848 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800885c:	4619      	mov	r1, r3
 800885e:	4610      	mov	r0, r2
 8008860:	f7fe fdf6 	bl	8007450 <USBD_LL_SetupStage>
}
 8008864:	bf00      	nop
 8008866:	3708      	adds	r7, #8
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	460b      	mov	r3, r1
 8008876:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800887e:	78fa      	ldrb	r2, [r7, #3]
 8008880:	6879      	ldr	r1, [r7, #4]
 8008882:	4613      	mov	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	4413      	add	r3, r2
 8008888:	00db      	lsls	r3, r3, #3
 800888a:	440b      	add	r3, r1
 800888c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	78fb      	ldrb	r3, [r7, #3]
 8008894:	4619      	mov	r1, r3
 8008896:	f7fe fe28 	bl	80074ea <USBD_LL_DataOutStage>
}
 800889a:	bf00      	nop
 800889c:	3708      	adds	r7, #8
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b082      	sub	sp, #8
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
 80088aa:	460b      	mov	r3, r1
 80088ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 80088b4:	78fa      	ldrb	r2, [r7, #3]
 80088b6:	6879      	ldr	r1, [r7, #4]
 80088b8:	4613      	mov	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	00db      	lsls	r3, r3, #3
 80088c0:	440b      	add	r3, r1
 80088c2:	3324      	adds	r3, #36	@ 0x24
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	78fb      	ldrb	r3, [r7, #3]
 80088c8:	4619      	mov	r1, r3
 80088ca:	f7fe fe7f 	bl	80075cc <USBD_LL_DataInStage>
}
 80088ce:	bf00      	nop
 80088d0:	3708      	adds	r7, #8
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}

080088d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088d6:	b580      	push	{r7, lr}
 80088d8:	b082      	sub	sp, #8
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7fe ff8f 	bl	8007808 <USBD_LL_SOF>
}
 80088ea:	bf00      	nop
 80088ec:	3708      	adds	r7, #8
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b084      	sub	sp, #16
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80088fa:	2301      	movs	r3, #1
 80088fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	799b      	ldrb	r3, [r3, #6]
 8008902:	2b02      	cmp	r3, #2
 8008904:	d001      	beq.n	800890a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008906:	f7f7 fead 	bl	8000664 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008910:	7bfa      	ldrb	r2, [r7, #15]
 8008912:	4611      	mov	r1, r2
 8008914:	4618      	mov	r0, r3
 8008916:	f7fe ff3f 	bl	8007798 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008920:	4618      	mov	r0, r3
 8008922:	f7fe fef8 	bl	8007716 <USBD_LL_Reset>
}
 8008926:	bf00      	nop
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b082      	sub	sp, #8
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800893e:	4618      	mov	r0, r3
 8008940:	f7fe ff39 	bl	80077b6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	7a9b      	ldrb	r3, [r3, #10]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d005      	beq.n	8008958 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800894c:	4b04      	ldr	r3, [pc, #16]	@ (8008960 <HAL_PCD_SuspendCallback+0x30>)
 800894e:	691b      	ldr	r3, [r3, #16]
 8008950:	4a03      	ldr	r2, [pc, #12]	@ (8008960 <HAL_PCD_SuspendCallback+0x30>)
 8008952:	f043 0306 	orr.w	r3, r3, #6
 8008956:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008958:	bf00      	nop
 800895a:	3708      	adds	r7, #8
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}
 8008960:	e000ed00 	.word	0xe000ed00

08008964 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008972:	4618      	mov	r0, r3
 8008974:	f7fe ff33 	bl	80077de <USBD_LL_Resume>
}
 8008978:	bf00      	nop
 800897a:	3708      	adds	r7, #8
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b082      	sub	sp, #8
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008988:	4a28      	ldr	r2, [pc, #160]	@ (8008a2c <USBD_LL_Init+0xac>)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4a26      	ldr	r2, [pc, #152]	@ (8008a2c <USBD_LL_Init+0xac>)
 8008994:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008998:	4b24      	ldr	r3, [pc, #144]	@ (8008a2c <USBD_LL_Init+0xac>)
 800899a:	4a25      	ldr	r2, [pc, #148]	@ (8008a30 <USBD_LL_Init+0xb0>)
 800899c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800899e:	4b23      	ldr	r3, [pc, #140]	@ (8008a2c <USBD_LL_Init+0xac>)
 80089a0:	2208      	movs	r2, #8
 80089a2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80089a4:	4b21      	ldr	r3, [pc, #132]	@ (8008a2c <USBD_LL_Init+0xac>)
 80089a6:	2202      	movs	r2, #2
 80089a8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80089aa:	4b20      	ldr	r3, [pc, #128]	@ (8008a2c <USBD_LL_Init+0xac>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80089b0:	4b1e      	ldr	r3, [pc, #120]	@ (8008a2c <USBD_LL_Init+0xac>)
 80089b2:	2200      	movs	r2, #0
 80089b4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80089b6:	4b1d      	ldr	r3, [pc, #116]	@ (8008a2c <USBD_LL_Init+0xac>)
 80089b8:	2200      	movs	r2, #0
 80089ba:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80089bc:	481b      	ldr	r0, [pc, #108]	@ (8008a2c <USBD_LL_Init+0xac>)
 80089be:	f7f9 f82d 	bl	8001a1c <HAL_PCD_Init>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d001      	beq.n	80089cc <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80089c8:	f7f7 fe4c 	bl	8000664 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80089d2:	2318      	movs	r3, #24
 80089d4:	2200      	movs	r2, #0
 80089d6:	2100      	movs	r1, #0
 80089d8:	f7fa fd3e 	bl	8003458 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80089e2:	2358      	movs	r3, #88	@ 0x58
 80089e4:	2200      	movs	r2, #0
 80089e6:	2180      	movs	r1, #128	@ 0x80
 80089e8:	f7fa fd36 	bl	8003458 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80089f2:	23c0      	movs	r3, #192	@ 0xc0
 80089f4:	2200      	movs	r2, #0
 80089f6:	2181      	movs	r1, #129	@ 0x81
 80089f8:	f7fa fd2e 	bl	8003458 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008a02:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008a06:	2200      	movs	r2, #0
 8008a08:	2101      	movs	r1, #1
 8008a0a:	f7fa fd25 	bl	8003458 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008a14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008a18:	2200      	movs	r2, #0
 8008a1a:	2182      	movs	r1, #130	@ 0x82
 8008a1c:	f7fa fd1c 	bl	8003458 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3708      	adds	r7, #8
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	20000f30 	.word	0x20000f30
 8008a30:	40005c00 	.word	0x40005c00

08008a34 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a40:	2300      	movs	r3, #0
 8008a42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7f9 f8dc 	bl	8001c08 <HAL_PCD_Start>
 8008a50:	4603      	mov	r3, r0
 8008a52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
 8008a56:	4618      	mov	r0, r3
 8008a58:	f000 f94e 	bl	8008cf8 <USBD_Get_USB_Status>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a60:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}

08008a6a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008a6a:	b580      	push	{r7, lr}
 8008a6c:	b084      	sub	sp, #16
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
 8008a72:	4608      	mov	r0, r1
 8008a74:	4611      	mov	r1, r2
 8008a76:	461a      	mov	r2, r3
 8008a78:	4603      	mov	r3, r0
 8008a7a:	70fb      	strb	r3, [r7, #3]
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	70bb      	strb	r3, [r7, #2]
 8008a80:	4613      	mov	r3, r2
 8008a82:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a84:	2300      	movs	r3, #0
 8008a86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008a92:	78bb      	ldrb	r3, [r7, #2]
 8008a94:	883a      	ldrh	r2, [r7, #0]
 8008a96:	78f9      	ldrb	r1, [r7, #3]
 8008a98:	f7f9 fa30 	bl	8001efc <HAL_PCD_EP_Open>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f000 f928 	bl	8008cf8 <USBD_Get_USB_Status>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008aac:	7bbb      	ldrb	r3, [r7, #14]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}

08008ab6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ab6:	b580      	push	{r7, lr}
 8008ab8:	b084      	sub	sp, #16
 8008aba:	af00      	add	r7, sp, #0
 8008abc:	6078      	str	r0, [r7, #4]
 8008abe:	460b      	mov	r3, r1
 8008ac0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008ad0:	78fa      	ldrb	r2, [r7, #3]
 8008ad2:	4611      	mov	r1, r2
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7f9 fa6e 	bl	8001fb6 <HAL_PCD_EP_Close>
 8008ada:	4603      	mov	r3, r0
 8008adc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ade:	7bfb      	ldrb	r3, [r7, #15]
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f000 f909 	bl	8008cf8 <USBD_Get_USB_Status>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008aea:	7bbb      	ldrb	r3, [r7, #14]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3710      	adds	r7, #16
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	460b      	mov	r3, r1
 8008afe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b00:	2300      	movs	r3, #0
 8008b02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b0e:	78fa      	ldrb	r2, [r7, #3]
 8008b10:	4611      	mov	r1, r2
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7f9 fb16 	bl	8002144 <HAL_PCD_EP_SetStall>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b1c:	7bfb      	ldrb	r3, [r7, #15]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 f8ea 	bl	8008cf8 <USBD_Get_USB_Status>
 8008b24:	4603      	mov	r3, r0
 8008b26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b28:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3710      	adds	r7, #16
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}

08008b32 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b32:	b580      	push	{r7, lr}
 8008b34:	b084      	sub	sp, #16
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
 8008b3a:	460b      	mov	r3, r1
 8008b3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b42:	2300      	movs	r3, #0
 8008b44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b4c:	78fa      	ldrb	r2, [r7, #3]
 8008b4e:	4611      	mov	r1, r2
 8008b50:	4618      	mov	r0, r3
 8008b52:	f7f9 fb57 	bl	8002204 <HAL_PCD_EP_ClrStall>
 8008b56:	4603      	mov	r3, r0
 8008b58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b5a:	7bfb      	ldrb	r3, [r7, #15]
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f000 f8cb 	bl	8008cf8 <USBD_Get_USB_Status>
 8008b62:	4603      	mov	r3, r0
 8008b64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b66:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3710      	adds	r7, #16
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b085      	sub	sp, #20
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	460b      	mov	r3, r1
 8008b7a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b82:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008b84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	da0b      	bge.n	8008ba4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008b8c:	78fb      	ldrb	r3, [r7, #3]
 8008b8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b92:	68f9      	ldr	r1, [r7, #12]
 8008b94:	4613      	mov	r3, r2
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	4413      	add	r3, r2
 8008b9a:	00db      	lsls	r3, r3, #3
 8008b9c:	440b      	add	r3, r1
 8008b9e:	3312      	adds	r3, #18
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	e00b      	b.n	8008bbc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ba4:	78fb      	ldrb	r3, [r7, #3]
 8008ba6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008baa:	68f9      	ldr	r1, [r7, #12]
 8008bac:	4613      	mov	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4413      	add	r3, r2
 8008bb2:	00db      	lsls	r3, r3, #3
 8008bb4:	440b      	add	r3, r1
 8008bb6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8008bba:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3714      	adds	r7, #20
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bc80      	pop	{r7}
 8008bc4:	4770      	bx	lr

08008bc6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b084      	sub	sp, #16
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	460b      	mov	r3, r1
 8008bd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008be0:	78fa      	ldrb	r2, [r7, #3]
 8008be2:	4611      	mov	r1, r2
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7f9 f965 	bl	8001eb4 <HAL_PCD_SetAddress>
 8008bea:	4603      	mov	r3, r0
 8008bec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bee:	7bfb      	ldrb	r3, [r7, #15]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f000 f881 	bl	8008cf8 <USBD_Get_USB_Status>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bfa:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b086      	sub	sp, #24
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	607a      	str	r2, [r7, #4]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	460b      	mov	r3, r1
 8008c12:	72fb      	strb	r3, [r7, #11]
 8008c14:	4613      	mov	r3, r2
 8008c16:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008c26:	893b      	ldrh	r3, [r7, #8]
 8008c28:	7af9      	ldrb	r1, [r7, #11]
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	f7f9 fa53 	bl	80020d6 <HAL_PCD_EP_Transmit>
 8008c30:	4603      	mov	r3, r0
 8008c32:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c34:	7dfb      	ldrb	r3, [r7, #23]
 8008c36:	4618      	mov	r0, r3
 8008c38:	f000 f85e 	bl	8008cf8 <USBD_Get_USB_Status>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008c40:	7dbb      	ldrb	r3, [r7, #22]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3718      	adds	r7, #24
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b086      	sub	sp, #24
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	60f8      	str	r0, [r7, #12]
 8008c52:	607a      	str	r2, [r7, #4]
 8008c54:	461a      	mov	r2, r3
 8008c56:	460b      	mov	r3, r1
 8008c58:	72fb      	strb	r3, [r7, #11]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c62:	2300      	movs	r3, #0
 8008c64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008c6c:	893b      	ldrh	r3, [r7, #8]
 8008c6e:	7af9      	ldrb	r1, [r7, #11]
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	f7f9 f9e8 	bl	8002046 <HAL_PCD_EP_Receive>
 8008c76:	4603      	mov	r3, r0
 8008c78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c7a:	7dfb      	ldrb	r3, [r7, #23]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 f83b 	bl	8008cf8 <USBD_Get_USB_Status>
 8008c82:	4603      	mov	r3, r0
 8008c84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008c86:	7dbb      	ldrb	r3, [r7, #22]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3718      	adds	r7, #24
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008ca2:	78fa      	ldrb	r2, [r7, #3]
 8008ca4:	4611      	mov	r1, r2
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7f9 f9fe 	bl	80020a8 <HAL_PCD_EP_GetRxCount>
 8008cac:	4603      	mov	r3, r0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
	...

08008cb8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008cc0:	4b02      	ldr	r3, [pc, #8]	@ (8008ccc <USBD_static_malloc+0x14>)
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bc80      	pop	{r7}
 8008cca:	4770      	bx	lr
 8008ccc:	20001208 	.word	0x20001208

08008cd0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]

}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bc80      	pop	{r7}
 8008ce0:	4770      	bx	lr

08008ce2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b083      	sub	sp, #12
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
 8008cea:	460b      	mov	r3, r1
 8008cec:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008cee:	bf00      	nop
 8008cf0:	370c      	adds	r7, #12
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bc80      	pop	{r7}
 8008cf6:	4770      	bx	lr

08008cf8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b085      	sub	sp, #20
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	4603      	mov	r3, r0
 8008d00:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008d06:	79fb      	ldrb	r3, [r7, #7]
 8008d08:	2b03      	cmp	r3, #3
 8008d0a:	d817      	bhi.n	8008d3c <USBD_Get_USB_Status+0x44>
 8008d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8008d14 <USBD_Get_USB_Status+0x1c>)
 8008d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d12:	bf00      	nop
 8008d14:	08008d25 	.word	0x08008d25
 8008d18:	08008d2b 	.word	0x08008d2b
 8008d1c:	08008d31 	.word	0x08008d31
 8008d20:	08008d37 	.word	0x08008d37
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008d24:	2300      	movs	r3, #0
 8008d26:	73fb      	strb	r3, [r7, #15]
    break;
 8008d28:	e00b      	b.n	8008d42 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	73fb      	strb	r3, [r7, #15]
    break;
 8008d2e:	e008      	b.n	8008d42 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008d30:	2301      	movs	r3, #1
 8008d32:	73fb      	strb	r3, [r7, #15]
    break;
 8008d34:	e005      	b.n	8008d42 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008d36:	2302      	movs	r3, #2
 8008d38:	73fb      	strb	r3, [r7, #15]
    break;
 8008d3a:	e002      	b.n	8008d42 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008d3c:	2302      	movs	r3, #2
 8008d3e:	73fb      	strb	r3, [r7, #15]
    break;
 8008d40:	bf00      	nop
  }
  return usb_status;
 8008d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3714      	adds	r7, #20
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bc80      	pop	{r7}
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop

08008d50 <memset>:
 8008d50:	4603      	mov	r3, r0
 8008d52:	4402      	add	r2, r0
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d100      	bne.n	8008d5a <memset+0xa>
 8008d58:	4770      	bx	lr
 8008d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d5e:	e7f9      	b.n	8008d54 <memset+0x4>

08008d60 <__libc_init_array>:
 8008d60:	b570      	push	{r4, r5, r6, lr}
 8008d62:	2600      	movs	r6, #0
 8008d64:	4d0c      	ldr	r5, [pc, #48]	@ (8008d98 <__libc_init_array+0x38>)
 8008d66:	4c0d      	ldr	r4, [pc, #52]	@ (8008d9c <__libc_init_array+0x3c>)
 8008d68:	1b64      	subs	r4, r4, r5
 8008d6a:	10a4      	asrs	r4, r4, #2
 8008d6c:	42a6      	cmp	r6, r4
 8008d6e:	d109      	bne.n	8008d84 <__libc_init_array+0x24>
 8008d70:	f000 f81a 	bl	8008da8 <_init>
 8008d74:	2600      	movs	r6, #0
 8008d76:	4d0a      	ldr	r5, [pc, #40]	@ (8008da0 <__libc_init_array+0x40>)
 8008d78:	4c0a      	ldr	r4, [pc, #40]	@ (8008da4 <__libc_init_array+0x44>)
 8008d7a:	1b64      	subs	r4, r4, r5
 8008d7c:	10a4      	asrs	r4, r4, #2
 8008d7e:	42a6      	cmp	r6, r4
 8008d80:	d105      	bne.n	8008d8e <__libc_init_array+0x2e>
 8008d82:	bd70      	pop	{r4, r5, r6, pc}
 8008d84:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d88:	4798      	blx	r3
 8008d8a:	3601      	adds	r6, #1
 8008d8c:	e7ee      	b.n	8008d6c <__libc_init_array+0xc>
 8008d8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d92:	4798      	blx	r3
 8008d94:	3601      	adds	r6, #1
 8008d96:	e7f2      	b.n	8008d7e <__libc_init_array+0x1e>
 8008d98:	08008eac 	.word	0x08008eac
 8008d9c:	08008eac 	.word	0x08008eac
 8008da0:	08008eac 	.word	0x08008eac
 8008da4:	08008eb0 	.word	0x08008eb0

08008da8 <_init>:
 8008da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008daa:	bf00      	nop
 8008dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dae:	bc08      	pop	{r3}
 8008db0:	469e      	mov	lr, r3
 8008db2:	4770      	bx	lr

08008db4 <_fini>:
 8008db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db6:	bf00      	nop
 8008db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dba:	bc08      	pop	{r3}
 8008dbc:	469e      	mov	lr, r3
 8008dbe:	4770      	bx	lr
