// Seed: 4179552721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always id_3 = id_4;
  wire id_6;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    .id_9(id_4),
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    assign id_7 = id_5;
    assign id_8 = id_3;
    assign id_4 = id_9;
    wire id_10;
    wire id_11;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_9
  );
endmodule
