#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17305b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x173fd40 .scope module, "tb" "tb" 3 119;
 .timescale -12 -12;
L_0x1735f30 .functor NOT 1, L_0x177c130, C4<0>, C4<0>, C4<0>;
L_0x172e770 .functor XOR 2, L_0x177bd50, L_0x177be10, C4<00>, C4<00>;
L_0x172e9d0 .functor XOR 2, L_0x172e770, L_0x177bf80, C4<00>, C4<00>;
v0x177a9f0_0 .net *"_ivl_10", 1 0, L_0x177bf80;  1 drivers
v0x177aaf0_0 .net *"_ivl_12", 1 0, L_0x172e9d0;  1 drivers
v0x177abd0_0 .net *"_ivl_2", 1 0, L_0x177bc80;  1 drivers
v0x177ac90_0 .net *"_ivl_4", 1 0, L_0x177bd50;  1 drivers
v0x177ad70_0 .net *"_ivl_6", 1 0, L_0x177be10;  1 drivers
v0x177aea0_0 .net *"_ivl_8", 1 0, L_0x172e770;  1 drivers
v0x177af80_0 .net "areset", 0 0, L_0x172e530;  1 drivers
v0x177b020_0 .var "clk", 0 0;
v0x177b0c0_0 .net "state_dut", 1 0, v0x177a420_0;  1 drivers
v0x177b210_0 .net "state_ref", 1 0, v0x1736040_0;  1 drivers
v0x177b2b0_0 .var/2u "stats1", 159 0;
v0x177b370_0 .var/2u "strobe", 0 0;
v0x177b430_0 .net "tb_match", 0 0, L_0x177c130;  1 drivers
v0x177b4d0_0 .net "tb_mismatch", 0 0, L_0x1735f30;  1 drivers
v0x177b570_0 .net "train_taken", 0 0, L_0x177ba80;  1 drivers
v0x177b610_0 .net "train_valid", 0 0, v0x1779ab0_0;  1 drivers
v0x177b6b0_0 .net "wavedrom_enable", 0 0, v0x1779b80_0;  1 drivers
v0x177b860_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1779c20_0;  1 drivers
v0x177b930_0 .net "wavedrom_title", 511 0, v0x1779cc0_0;  1 drivers
L_0x177bc80 .concat [ 2 0 0 0], v0x1736040_0;
L_0x177bd50 .concat [ 2 0 0 0], v0x1736040_0;
L_0x177be10 .concat [ 2 0 0 0], v0x177a420_0;
L_0x177bf80 .concat [ 2 0 0 0], v0x1736040_0;
L_0x177c130 .cmp/eeq 2, L_0x177bc80, L_0x172e9d0;
S_0x1711a40 .scope module, "good1" "reference_module" 3 162, 3 4 0, S_0x173fd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "train_valid";
    .port_info 3 /INPUT 1 "train_taken";
    .port_info 4 /OUTPUT 2 "state";
v0x1735a60_0 .net "areset", 0 0, L_0x172e530;  alias, 1 drivers
v0x1735d30_0 .net "clk", 0 0, v0x177b020_0;  1 drivers
v0x1736040_0 .var "state", 1 0;
v0x172e5a0_0 .net "train_taken", 0 0, L_0x177ba80;  alias, 1 drivers
v0x172e7e0_0 .net "train_valid", 0 0, v0x1779ab0_0;  alias, 1 drivers
E_0x173e490 .event posedge, v0x1735a60_0, v0x1735d30_0;
S_0x1778a20 .scope module, "stim1" "stimulus_gen" 3 156, 3 24 0, S_0x173fd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "train_valid";
    .port_info 3 /OUTPUT 1 "train_taken";
    .port_info 4 /INPUT 1 "tb_match";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /OUTPUT 32 "wavedrom_hide_after_time";
L_0x172e530 .functor BUFZ 1, v0x17797e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fe20fd57018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1779570_0 .net *"_ivl_2", 0 0, L_0x7fe20fd57018;  1 drivers
v0x1779650_0 .net "areset", 0 0, L_0x172e530;  alias, 1 drivers
v0x1779710_0 .net "clk", 0 0, v0x177b020_0;  alias, 1 drivers
v0x17797e0_0 .var "reset", 0 0;
v0x1779880_0 .net "tb_match", 0 0, L_0x177c130;  alias, 1 drivers
v0x1779970_0 .net "train_taken", 0 0, L_0x177ba80;  alias, 1 drivers
v0x1779a10_0 .var "train_taken_r", 0 0;
v0x1779ab0_0 .var "train_valid", 0 0;
v0x1779b80_0 .var "wavedrom_enable", 0 0;
v0x1779c20_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1779cc0_0 .var "wavedrom_title", 511 0;
E_0x173e080/0 .event negedge, v0x1735d30_0;
E_0x173e080/1 .event posedge, v0x1735d30_0;
E_0x173e080 .event/or E_0x173e080/0, E_0x173e080/1;
L_0x177ba80 .functor MUXZ 1, L_0x7fe20fd57018, v0x1779a10_0, v0x1779ab0_0, C4<>;
S_0x1778c90 .scope task, "reset_test" "reset_test" 3 50, 3 50 0, S_0x1778a20;
 .timescale -12 -12;
v0x172eaa0_0 .var/2u "arfail", 0 0;
v0x172f260_0 .var "async", 0 0;
v0x1778f50_0 .var/2u "datafail", 0 0;
v0x1778ff0_0 .var/2u "srfail", 0 0;
E_0x173de20 .event posedge, v0x1735d30_0;
E_0x17269f0 .event negedge, v0x1735d30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x173de20;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x173de20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x17269f0;
    %load/vec4 v0x1779880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1778f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %wait E_0x173de20;
    %load/vec4 v0x1779880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x172eaa0_0, 0, 1;
    %wait E_0x173de20;
    %load/vec4 v0x1779880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1778ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %load/vec4 v0x1778ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 64 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x172eaa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x172f260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1778f50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x172f260_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 66 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x17790b0 .scope task, "wavedrom_start" "wavedrom_start" 3 41, 3 41 0, S_0x1778a20;
 .timescale -12 -12;
v0x17792b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1779390 .scope task, "wavedrom_stop" "wavedrom_stop" 3 44, 3 44 0, S_0x1778a20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1779ea0 .scope module, "top_module1" "top_module" 3 169, 4 1 0, S_0x173fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "train_valid";
    .port_info 3 /INPUT 1 "train_taken";
    .port_info 4 /OUTPUT 2 "state";
v0x177a160_0 .net "areset", 0 0, L_0x172e530;  alias, 1 drivers
v0x177a270_0 .net "clk", 0 0, v0x177b020_0;  alias, 1 drivers
v0x177a380_0 .var "next_state", 1 0;
v0x177a420_0 .var "state", 1 0;
v0x177a500_0 .net "train_taken", 0 0, L_0x177ba80;  alias, 1 drivers
v0x177a640_0 .net "train_valid", 0 0, v0x1779ab0_0;  alias, 1 drivers
E_0x175bb50 .event anyedge, v0x177a420_0, v0x172e7e0_0, v0x172e5a0_0;
S_0x177a7d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x173fd40;
 .timescale -12 -12;
E_0x175be70 .event anyedge, v0x177b370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x177b370_0;
    %nor/r;
    %assign/vec4 v0x177b370_0, 0;
    %wait E_0x175be70;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1778a20;
T_4 ;
    %wait E_0x173de20;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172f260_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1778c90;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1779390;
    %join;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17797e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779a10_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1779a10_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %wait E_0x173de20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1779ab0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1779390;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x173e080;
    %vpi_func 3 112 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x1779a10_0, 0;
    %assign/vec4 v0x1779ab0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1711a40;
T_5 ;
    %wait E_0x173e490;
    %load/vec4 v0x1735a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1736040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x172e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1736040_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.6, 5;
    %load/vec4 v0x172e5a0_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1736040_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1736040_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1736040_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.9, 5;
    %load/vec4 v0x172e5a0_0;
    %nor/r;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1736040_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1736040_0, 0;
T_5.7 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1779ea0;
T_6 ;
    %wait E_0x173e490;
    %load/vec4 v0x177a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x177a420_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x177a380_0;
    %assign/vec4 v0x177a420_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1779ea0;
T_7 ;
Ewait_0 .event/or E_0x175bb50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x177a420_0;
    %store/vec4 v0x177a380_0, 0, 2;
    %load/vec4 v0x177a640_0;
    %load/vec4 v0x177a500_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x177a420_0;
    %subi 1, 0, 2;
    %store/vec4 v0x177a380_0, 0, 2;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x177a420_0;
    %addi 1, 0, 2;
    %store/vec4 v0x177a380_0, 0, 2;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0x177a380_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.3, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x177a380_0, 0, 2;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x177a380_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_7.5, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x177a380_0, 0, 2;
T_7.5 ;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x173fd40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177b020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x177b370_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x173fd40;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x177b020_0;
    %inv;
    %store/vec4 v0x177b020_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x173fd40;
T_10 ;
    %vpi_call/w 3 148 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 149 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1779710_0, v0x177b4d0_0, v0x177b020_0, v0x177af80_0, v0x177b610_0, v0x177b570_0, v0x177b210_0, v0x177b0c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x173fd40;
T_11 ;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "state" {0 0 0};
T_11.1 ;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 190 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 191 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 192 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x173fd40;
T_12 ;
    %wait E_0x173e080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177b2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177b2b0_0, 4, 32;
    %load/vec4 v0x177b430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177b2b0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x177b2b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177b2b0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x177b210_0;
    %load/vec4 v0x177b210_0;
    %load/vec4 v0x177b0c0_0;
    %xor;
    %load/vec4 v0x177b210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 207 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177b2b0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x177b2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x177b2b0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/counter_2bc/counter_2bc_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/counter_2bc/iter0/response44/top_module.sv";
