{
  "module_name": "kfd_pm4_headers.h",
  "hash_id": "9d2fa9f1227cbc4d20a099d455509dcfdb440d4ced692cd1caa49b43c0870c70",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdkfd/kfd_pm4_headers.h",
  "human_readable_source": " \n \n\n#ifndef KFD_PM4_HEADERS_H_\n#define KFD_PM4_HEADERS_H_\n\n#ifndef PM4_MES_HEADER_DEFINED\n#define PM4_MES_HEADER_DEFINED\nunion PM4_MES_TYPE_3_HEADER {\n\tstruct {\n\t\t \n\t\tuint32_t reserved1:8;\n\t\t \n\t\tuint32_t opcode:8;\n\t\t \n\t\tuint32_t count:14;\n\t\t \n\t\tuint32_t type:2;\n\t};\n\tuint32_t u32all;\n};\n#endif  \n\n\n \n\n#ifndef PM4_MES_MAP_PROCESS_DEFINED\n#define PM4_MES_MAP_PROCESS_DEFINED\n\nstruct pm4_map_process {\n\tunion {\n\t\tunion PM4_MES_TYPE_3_HEADER header;\t \n\t\tuint32_t ordinal1;\n\t};\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t pasid:16;\n\t\t\tuint32_t reserved1:8;\n\t\t\tuint32_t diq_enable:1;\n\t\t\tuint32_t process_quantum:7;\n\t\t} bitfields2;\n\t\tuint32_t ordinal2;\n\t};\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t page_table_base:28;\n\t\t\tuint32_t reserved3:4;\n\t\t} bitfields3;\n\t\tuint32_t ordinal3;\n\t};\n\n\tuint32_t sh_mem_bases;\n\tuint32_t sh_mem_ape1_base;\n\tuint32_t sh_mem_ape1_limit;\n\tuint32_t sh_mem_config;\n\tuint32_t gds_addr_lo;\n\tuint32_t gds_addr_hi;\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t num_gws:6;\n\t\t\tuint32_t reserved4:2;\n\t\t\tuint32_t num_oac:4;\n\t\t\tuint32_t reserved5:4;\n\t\t\tuint32_t gds_size:6;\n\t\t\tuint32_t num_queues:10;\n\t\t} bitfields10;\n\t\tuint32_t ordinal10;\n\t};\n\n};\n#endif\n\n#ifndef PM4_MES_MAP_PROCESS_DEFINED_KV_SCRATCH\n#define PM4_MES_MAP_PROCESS_DEFINED_KV_SCRATCH\n\nstruct pm4_map_process_scratch_kv {\n\tunion {\n\t\tunion PM4_MES_TYPE_3_HEADER   header;  \n\t\tuint32_t            ordinal1;\n\t};\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t pasid:16;\n\t\t\tuint32_t reserved1:8;\n\t\t\tuint32_t diq_enable:1;\n\t\t\tuint32_t process_quantum:7;\n\t\t} bitfields2;\n\t\tuint32_t ordinal2;\n\t};\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t page_table_base:28;\n\t\t\tuint32_t reserved2:4;\n\t\t} bitfields3;\n\t\tuint32_t ordinal3;\n\t};\n\n\tuint32_t reserved3;\n\tuint32_t sh_mem_bases;\n\tuint32_t sh_mem_config;\n\tuint32_t sh_mem_ape1_base;\n\tuint32_t sh_mem_ape1_limit;\n\tuint32_t sh_hidden_private_base_vmid;\n\tuint32_t reserved4;\n\tuint32_t reserved5;\n\tuint32_t gds_addr_lo;\n\tuint32_t gds_addr_hi;\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t num_gws:6;\n\t\t\tuint32_t reserved6:2;\n\t\t\tuint32_t num_oac:4;\n\t\t\tuint32_t reserved7:4;\n\t\t\tuint32_t gds_size:6;\n\t\t\tuint32_t num_queues:10;\n\t\t} bitfields14;\n\t\tuint32_t ordinal14;\n\t};\n\n\tuint32_t completion_signal_lo32;\nuint32_t completion_signal_hi32;\n};\n#endif\n\nenum {\n\tCACHE_FLUSH_AND_INV_TS_EVENT = 0x00000014\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}