
SmartWatchTesting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd6c  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010cc  0800e020  0800e020  0000f020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f0ec  0800f0ec  000100ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f0f4  0800f0f4  000100f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f0f8  0800f0f8  000100f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800f0fc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001538  240001d8  0800f2d4  000111d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001710  0800f2d4  00011710  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b70e  00000000  00000000  00011206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000038b6  00000000  00000000  0002c914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001280  00000000  00000000  000301d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e41  00000000  00000000  00031450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032fe7  00000000  00000000  00032291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d703  00000000  00000000  00065278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013ceca  00000000  00000000  0008297b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bf845  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000059a8  00000000  00000000  001bf888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000087  00000000  00000000  001c5230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001d8 	.word	0x240001d8
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800e004 	.word	0x0800e004

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001dc 	.word	0x240001dc
 80002ec:	0800e004 	.word	0x0800e004

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000748 <MX_DMA_Init+0x7c>)
 80006d4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80006d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000748 <MX_DMA_Init+0x7c>)
 80006da:	f043 0301 	orr.w	r3, r3, #1
 80006de:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 80006e2:	4b19      	ldr	r3, [pc, #100]	@ (8000748 <MX_DMA_Init+0x7c>)
 80006e4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80006e8:	f003 0301 	and.w	r3, r3, #1
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2100      	movs	r1, #0
 80006f4:	200b      	movs	r0, #11
 80006f6:	f001 fbbe 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80006fa:	200b      	movs	r0, #11
 80006fc:	f001 fbd5 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	2100      	movs	r1, #0
 8000704:	200c      	movs	r0, #12
 8000706:	f001 fbb6 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800070a:	200c      	movs	r0, #12
 800070c:	f001 fbcd 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000710:	2200      	movs	r2, #0
 8000712:	2100      	movs	r1, #0
 8000714:	200d      	movs	r0, #13
 8000716:	f001 fbae 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800071a:	200d      	movs	r0, #13
 800071c:	f001 fbc5 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000720:	2200      	movs	r2, #0
 8000722:	2100      	movs	r1, #0
 8000724:	200e      	movs	r0, #14
 8000726:	f001 fba6 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800072a:	200e      	movs	r0, #14
 800072c:	f001 fbbd 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000730:	2200      	movs	r2, #0
 8000732:	2100      	movs	r1, #0
 8000734:	2010      	movs	r0, #16
 8000736:	f001 fb9e 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800073a:	2010      	movs	r0, #16
 800073c:	f001 fbb5 	bl	8001eaa <HAL_NVIC_EnableIRQ>

}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	58024400 	.word	0x58024400

0800074c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08c      	sub	sp, #48	@ 0x30
 8000750:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000752:	f107 031c 	add.w	r3, r7, #28
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]
 800075c:	609a      	str	r2, [r3, #8]
 800075e:	60da      	str	r2, [r3, #12]
 8000760:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000762:	4b80      	ldr	r3, [pc, #512]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000764:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000768:	4a7e      	ldr	r2, [pc, #504]	@ (8000964 <MX_GPIO_Init+0x218>)
 800076a:	f043 0304 	orr.w	r3, r3, #4
 800076e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000772:	4b7c      	ldr	r3, [pc, #496]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000774:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000778:	f003 0304 	and.w	r3, r3, #4
 800077c:	61bb      	str	r3, [r7, #24]
 800077e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000780:	4b78      	ldr	r3, [pc, #480]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000782:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000786:	4a77      	ldr	r2, [pc, #476]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800078c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000790:	4b74      	ldr	r3, [pc, #464]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000792:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	4b71      	ldr	r3, [pc, #452]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007a0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007a4:	4a6f      	ldr	r2, [pc, #444]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007a6:	f043 0301 	orr.w	r3, r3, #1
 80007aa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007ae:	4b6d      	ldr	r3, [pc, #436]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007b0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007b4:	f003 0301 	and.w	r3, r3, #1
 80007b8:	613b      	str	r3, [r7, #16]
 80007ba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007bc:	4b69      	ldr	r3, [pc, #420]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007be:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007c2:	4a68      	ldr	r2, [pc, #416]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007c4:	f043 0302 	orr.w	r3, r3, #2
 80007c8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007cc:	4b65      	ldr	r3, [pc, #404]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007ce:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007da:	4b62      	ldr	r3, [pc, #392]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007dc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007e0:	4a60      	ldr	r2, [pc, #384]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007e2:	f043 0310 	orr.w	r3, r3, #16
 80007e6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007ea:	4b5e      	ldr	r3, [pc, #376]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007ec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007f0:	f003 0310 	and.w	r3, r3, #16
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f8:	4b5a      	ldr	r3, [pc, #360]	@ (8000964 <MX_GPIO_Init+0x218>)
 80007fa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007fe:	4a59      	ldr	r2, [pc, #356]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000800:	f043 0308 	orr.w	r3, r3, #8
 8000804:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000808:	4b56      	ldr	r3, [pc, #344]	@ (8000964 <MX_GPIO_Init+0x218>)
 800080a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000816:	4b53      	ldr	r3, [pc, #332]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000818:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800081c:	4a51      	ldr	r2, [pc, #324]	@ (8000964 <MX_GPIO_Init+0x218>)
 800081e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000822:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000826:	4b4f      	ldr	r3, [pc, #316]	@ (8000964 <MX_GPIO_Init+0x218>)
 8000828:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800082c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPU6500_AD0_GPIO_Port, MPU6500_AD0_Pin, GPIO_PIN_RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	2108      	movs	r1, #8
 8000838:	484b      	ldr	r0, [pc, #300]	@ (8000968 <MX_GPIO_Init+0x21c>)
 800083a:	f004 fc63 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000844:	4849      	ldr	r0, [pc, #292]	@ (800096c <MX_GPIO_Init+0x220>)
 8000846:	f004 fc5d 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);
 800084a:	2201      	movs	r2, #1
 800084c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000850:	4847      	ldr	r0, [pc, #284]	@ (8000970 <MX_GPIO_Init+0x224>)
 8000852:	f004 fc57 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7789_DC_GPIO_Port, ST7789_DC_Pin, GPIO_PIN_RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085c:	4845      	ldr	r0, [pc, #276]	@ (8000974 <MX_GPIO_Init+0x228>)
 800085e:	f004 fc51 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7789_RST_GPIO_Port, ST7789_RST_Pin, GPIO_PIN_SET);
 8000862:	2201      	movs	r2, #1
 8000864:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000868:	4842      	ldr	r0, [pc, #264]	@ (8000974 <MX_GPIO_Init+0x228>)
 800086a:	f004 fc4b 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000874:	4840      	ldr	r0, [pc, #256]	@ (8000978 <MX_GPIO_Init+0x22c>)
 8000876:	f004 fc45 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	2110      	movs	r1, #16
 800087e:	483b      	ldr	r0, [pc, #236]	@ (800096c <MX_GPIO_Init+0x220>)
 8000880:	f004 fc40 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2102      	movs	r1, #2
 8000888:	4839      	ldr	r0, [pc, #228]	@ (8000970 <MX_GPIO_Init+0x224>)
 800088a:	f004 fc3b 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800088e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000894:	2300      	movs	r3, #0
 8000896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4836      	ldr	r0, [pc, #216]	@ (800097c <MX_GPIO_Init+0x230>)
 80008a4:	f004 fa7e 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6500_AD0_Pin */
  GPIO_InitStruct.Pin = MPU6500_AD0_Pin;
 80008a8:	2308      	movs	r3, #8
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ac:	2301      	movs	r3, #1
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b4:	2300      	movs	r3, #0
 80008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MPU6500_AD0_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	482a      	ldr	r0, [pc, #168]	@ (8000968 <MX_GPIO_Init+0x21c>)
 80008c0:	f004 fa70 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin PB4 */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|GPIO_PIN_4;
 80008c4:	f244 0311 	movw	r3, #16401	@ 0x4011
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ca:	2301      	movs	r3, #1
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4823      	ldr	r0, [pc, #140]	@ (800096c <MX_GPIO_Init+0x220>)
 80008de:	f004 fa61 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE15 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_15|LD2_Pin;
 80008e2:	f248 0302 	movw	r3, #32770	@ 0x8002
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	481d      	ldr	r0, [pc, #116]	@ (8000970 <MX_GPIO_Init+0x224>)
 80008fc:	f004 fa52 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST7789_DC_Pin */
  GPIO_InitStruct.Pin = ST7789_DC_Pin;
 8000900:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000906:	2301      	movs	r3, #1
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800090e:	2302      	movs	r3, #2
 8000910:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ST7789_DC_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	4816      	ldr	r0, [pc, #88]	@ (8000974 <MX_GPIO_Init+0x228>)
 800091a:	f004 fa43 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST7789_RST_Pin */
  GPIO_InitStruct.Pin = ST7789_RST_Pin;
 800091e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ST7789_RST_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	480f      	ldr	r0, [pc, #60]	@ (8000974 <MX_GPIO_Init+0x228>)
 8000938:	f004 fa34 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST7789_CS_Pin */
  GPIO_InitStruct.Pin = ST7789_CS_Pin;
 800093c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ST7789_CS_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4808      	ldr	r0, [pc, #32]	@ (8000978 <MX_GPIO_Init+0x22c>)
 8000956:	f004 fa25 	bl	8004da4 <HAL_GPIO_Init>

}
 800095a:	bf00      	nop
 800095c:	3730      	adds	r7, #48	@ 0x30
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	58024400 	.word	0x58024400
 8000968:	58020000 	.word	0x58020000
 800096c:	58020400 	.word	0x58020400
 8000970:	58021000 	.word	0x58021000
 8000974:	58020c00 	.word	0x58020c00
 8000978:	58021800 	.word	0x58021800
 800097c:	58020800 	.word	0x58020800

08000980 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000986:	4a1c      	ldr	r2, [pc, #112]	@ (80009f8 <MX_I2C2_Init+0x78>)
 8000988:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20B0CCFF;
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_I2C2_Init+0x74>)
 800098c:	4a1b      	ldr	r2, [pc, #108]	@ (80009fc <MX_I2C2_Init+0x7c>)
 800098e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000990:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000996:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000998:	2201      	movs	r2, #1
 800099a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800099c:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_I2C2_Init+0x74>)
 800099e:	2200      	movs	r2, #0
 80009a0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009a2:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009a8:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ae:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b4:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009ba:	480e      	ldr	r0, [pc, #56]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009bc:	f004 fbbc 	bl	8005138 <HAL_I2C_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80009c6:	f000 fac9 	bl	8000f5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009ca:	2100      	movs	r1, #0
 80009cc:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009ce:	f004 fc4f 	bl	8005270 <HAL_I2CEx_ConfigAnalogFilter>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80009d8:	f000 fac0 	bl	8000f5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009dc:	2100      	movs	r1, #0
 80009de:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009e0:	f004 fc91 	bl	8005306 <HAL_I2CEx_ConfigDigitalFilter>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80009ea:	f000 fab7 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	240001f4 	.word	0x240001f4
 80009f8:	40005800 	.word	0x40005800
 80009fc:	20b0ccff 	.word	0x20b0ccff

08000a00 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000a04:	4b1b      	ldr	r3, [pc, #108]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a06:	4a1c      	ldr	r2, [pc, #112]	@ (8000a78 <MX_I2C4_Init+0x78>)
 8000a08:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x20B0CCFF;
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a7c <MX_I2C4_Init+0x7c>)
 8000a0e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000a10:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a16:	4b17      	ldr	r3, [pc, #92]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000a22:	4b14      	ldr	r3, [pc, #80]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000a3a:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a3c:	f004 fb7c 	bl	8005138 <HAL_I2C_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000a46:	f000 fa89 	bl	8000f5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4809      	ldr	r0, [pc, #36]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a4e:	f004 fc0f 	bl	8005270 <HAL_I2CEx_ConfigAnalogFilter>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000a58:	f000 fa80 	bl	8000f5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4805      	ldr	r0, [pc, #20]	@ (8000a74 <MX_I2C4_Init+0x74>)
 8000a60:	f004 fc51 	bl	8005306 <HAL_I2CEx_ConfigDigitalFilter>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000a6a:	f000 fa77 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	24000248 	.word	0x24000248
 8000a78:	58001c00 	.word	0x58001c00
 8000a7c:	20b0ccff 	.word	0x20b0ccff

08000a80 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b0bc      	sub	sp, #240	@ 0xf0
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a98:	f107 0318 	add.w	r3, r7, #24
 8000a9c:	22c0      	movs	r2, #192	@ 0xc0
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f00b fbf8 	bl	800c296 <memset>
  if(i2cHandle->Instance==I2C2)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a4d      	ldr	r2, [pc, #308]	@ (8000be0 <HAL_I2C_MspInit+0x160>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d147      	bne.n	8000b40 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000ab0:	f04f 0208 	mov.w	r2, #8
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ac2:	f107 0318 	add.w	r3, r7, #24
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f005 fc82 	bl	80063d0 <HAL_RCCEx_PeriphCLKConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000ad2:	f000 fa43 	bl	8000f5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad6:	4b43      	ldr	r3, [pc, #268]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000ad8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000adc:	4a41      	ldr	r2, [pc, #260]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000ade:	f043 0302 	orr.w	r3, r3, #2
 8000ae2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ae6:	4b3f      	ldr	r3, [pc, #252]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000ae8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000aec:	f003 0302 	and.w	r3, r3, #2
 8000af0:	617b      	str	r3, [r7, #20]
 8000af2:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000af4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000af8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afc:	2312      	movs	r3, #18
 8000afe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b0e:	2304      	movs	r3, #4
 8000b10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b14:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4833      	ldr	r0, [pc, #204]	@ (8000be8 <HAL_I2C_MspInit+0x168>)
 8000b1c:	f004 f942 	bl	8004da4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b20:	4b30      	ldr	r3, [pc, #192]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000b22:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000b26:	4a2f      	ldr	r2, [pc, #188]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000b28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b2c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000b30:	4b2c      	ldr	r3, [pc, #176]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000b32:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8000b3e:	e04b      	b.n	8000bd8 <HAL_I2C_MspInit+0x158>
  else if(i2cHandle->Instance==I2C4)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a29      	ldr	r2, [pc, #164]	@ (8000bec <HAL_I2C_MspInit+0x16c>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d146      	bne.n	8000bd8 <HAL_I2C_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8000b4a:	f04f 0210 	mov.w	r2, #16
 8000b4e:	f04f 0300 	mov.w	r3, #0
 8000b52:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8000b56:	2300      	movs	r3, #0
 8000b58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b5c:	f107 0318 	add.w	r3, r7, #24
 8000b60:	4618      	mov	r0, r3
 8000b62:	f005 fc35 	bl	80063d0 <HAL_RCCEx_PeriphCLKConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 8000b6c:	f000 f9f6 	bl	8000f5c <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000b72:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b76:	4a1b      	ldr	r2, [pc, #108]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000b78:	f043 0308 	orr.w	r3, r3, #8
 8000b7c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b80:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000b82:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b86:	f003 0308 	and.w	r3, r3, #8
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MPU6500_SCL_Pin|MPU6500_SDA_Pin;
 8000b8e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000b92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b96:	2312      	movs	r3, #18
 8000b98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8000ba8:	2304      	movs	r3, #4
 8000baa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bae:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	480e      	ldr	r0, [pc, #56]	@ (8000bf0 <HAL_I2C_MspInit+0x170>)
 8000bb6:	f004 f8f5 	bl	8004da4 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000bbc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000bc0:	4a08      	ldr	r2, [pc, #32]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000bc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc6:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000bca:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <HAL_I2C_MspInit+0x164>)
 8000bcc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
}
 8000bd8:	bf00      	nop
 8000bda:	37f0      	adds	r7, #240	@ 0xf0
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40005800 	.word	0x40005800
 8000be4:	58024400 	.word	0x58024400
 8000be8:	58020400 	.word	0x58020400
 8000bec:	58001c00 	.word	0x58001c00
 8000bf0:	58020c00 	.word	0x58020c00

08000bf4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&STLINK_UART, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000bfc:	1d39      	adds	r1, r7, #4
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	2201      	movs	r2, #1
 8000c04:	4803      	ldr	r0, [pc, #12]	@ (8000c14 <__io_putchar+0x20>)
 8000c06:	f008 f9c8 	bl	8008f9a <HAL_UART_Transmit>
	return chr;
 8000c0a:	687b      	ldr	r3, [r7, #4]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	240005cc 	.word	0x240005cc

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c1c:	f000 f972 	bl	8000f04 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c20:	f000 ff98 	bl	8001b54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c24:	f000 f81c 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c28:	f7ff fd90 	bl	800074c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c2c:	f7ff fd4e 	bl	80006cc <MX_DMA_Init>
  MX_UART4_Init();
 8000c30:	f000 fc9c 	bl	800156c <MX_UART4_Init>
  MX_USART3_UART_Init();
 8000c34:	f000 fd32 	bl	800169c <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8000c38:	f7ff fea2 	bl	8000980 <MX_I2C2_Init>
  MX_UART5_Init();
 8000c3c:	f000 fce2 	bl	8001604 <MX_UART5_Init>
  MX_SPI1_Init();
 8000c40:	f000 f992 	bl	8000f68 <MX_SPI1_Init>
  MX_I2C4_Init();
 8000c44:	f7ff fedc 	bl	8000a00 <MX_I2C4_Init>
	GNSS_LoadConfig(&GNSS_Handle);
	uint32_t Timer = HAL_GetTick();
#endif

#ifdef SCREEN_TEST
	ST7789_Init();
 8000c48:	f00a fcb8 	bl	800b5bc <ST7789_Init>
////    	ST7789_DrawCircle(150,85,50,GREEN);
////    	ST7789_DrawCircle(150,85,51,GREEN);
    	//ST7789_DrawCircle(150,85,52,RED);
//		HAL_Delay(1000);
//
        Display_DrawHeart(160,85);
 8000c4c:	2155      	movs	r1, #85	@ 0x55
 8000c4e:	20a0      	movs	r0, #160	@ 0xa0
 8000c50:	f00a fb30 	bl	800b2b4 <Display_DrawHeart>

		HAL_Delay(4000);
 8000c54:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000c58:	f001 f80e 	bl	8001c78 <HAL_Delay>
        Display_DrawHeart(160,85);
 8000c5c:	bf00      	nop
 8000c5e:	e7f5      	b.n	8000c4c <main+0x34>

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b09c      	sub	sp, #112	@ 0x70
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	224c      	movs	r2, #76	@ 0x4c
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f00b fb11 	bl	800c296 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2220      	movs	r2, #32
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f00b fb0b 	bl	800c296 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000c80:	4b2f      	ldr	r3, [pc, #188]	@ (8000d40 <SystemClock_Config+0xe0>)
 8000c82:	f04f 32ff 	mov.w	r2, #4294967295
 8000c86:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c8a:	2004      	movs	r0, #4
 8000c8c:	f004 fb88 	bl	80053a0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c90:	2300      	movs	r3, #0
 8000c92:	603b      	str	r3, [r7, #0]
 8000c94:	4b2b      	ldr	r3, [pc, #172]	@ (8000d44 <SystemClock_Config+0xe4>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	4a2a      	ldr	r2, [pc, #168]	@ (8000d44 <SystemClock_Config+0xe4>)
 8000c9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c9e:	6193      	str	r3, [r2, #24]
 8000ca0:	4b28      	ldr	r3, [pc, #160]	@ (8000d44 <SystemClock_Config+0xe4>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ca8:	603b      	str	r3, [r7, #0]
 8000caa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cac:	bf00      	nop
 8000cae:	4b25      	ldr	r3, [pc, #148]	@ (8000d44 <SystemClock_Config+0xe4>)
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000cb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000cba:	d1f8      	bne.n	8000cae <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 8000cd2:	2346      	movs	r3, #70	@ 0x46
 8000cd4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cda:	2304      	movs	r3, #4
 8000cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ce2:	230c      	movs	r3, #12
 8000ce4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f004 fbae 	bl	8005454 <HAL_RCC_OscConfig>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000cfe:	f000 f92d 	bl	8000f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d02:	233f      	movs	r3, #63	@ 0x3f
 8000d04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d06:	2303      	movs	r3, #3
 8000d08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d12:	2340      	movs	r3, #64	@ 0x40
 8000d14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d16:	2340      	movs	r3, #64	@ 0x40
 8000d18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d1e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d20:	2340      	movs	r3, #64	@ 0x40
 8000d22:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	2106      	movs	r1, #6
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 ffc5 	bl	8005cb8 <HAL_RCC_ClockConfig>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000d34:	f000 f912 	bl	8000f5c <Error_Handler>
  }
}
 8000d38:	bf00      	nop
 8000d3a:	3770      	adds	r7, #112	@ 0x70
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	58024400 	.word	0x58024400
 8000d44:	58024800 	.word	0x58024800

08000d48 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
// This callback is called when idle line is detected or buffer is full
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == UART4)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a56      	ldr	r2, [pc, #344]	@ (8000eb4 <HAL_UARTEx_RxEventCallback+0x16c>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	f040 80a5 	bne.w	8000eaa <HAL_UARTEx_RxEventCallback+0x162>
    {
        // Copy the data from DMA buffer to message buffer
        memcpy(messageBuffer, rxBuffer, Size);
 8000d60:	887b      	ldrh	r3, [r7, #2]
 8000d62:	461a      	mov	r2, r3
 8000d64:	4954      	ldr	r1, [pc, #336]	@ (8000eb8 <HAL_UARTEx_RxEventCallback+0x170>)
 8000d66:	4855      	ldr	r0, [pc, #340]	@ (8000ebc <HAL_UARTEx_RxEventCallback+0x174>)
 8000d68:	f00b fb15 	bl	800c396 <memcpy>

        // Null-terminate the string
        messageBuffer[Size] = '\0';
 8000d6c:	887b      	ldrh	r3, [r7, #2]
 8000d6e:	4a53      	ldr	r2, [pc, #332]	@ (8000ebc <HAL_UARTEx_RxEventCallback+0x174>)
 8000d70:	2100      	movs	r1, #0
 8000d72:	54d1      	strb	r1, [r2, r3]

        // Set flag for main loop
        messageReady = 1;
 8000d74:	4b52      	ldr	r3, [pc, #328]	@ (8000ec0 <HAL_UARTEx_RxEventCallback+0x178>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]

        HAL_UART_AbortReceive(huart);  // Stop DMA
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f008 f99c 	bl	80090b8 <HAL_UART_AbortReceive>
        memset(rxBuffer, 0, sizeof(rxBuffer));  // Reset buffer
 8000d80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d84:	2100      	movs	r1, #0
 8000d86:	484c      	ldr	r0, [pc, #304]	@ (8000eb8 <HAL_UARTEx_RxEventCallback+0x170>)
 8000d88:	f00b fa85 	bl	800c296 <memset>

        // Restart DMA reception
        HAL_UARTEx_ReceiveToIdle_DMA(huart, rxBuffer, RX_BUFFER_SIZE);
 8000d8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d90:	4949      	ldr	r1, [pc, #292]	@ (8000eb8 <HAL_UARTEx_RxEventCallback+0x170>)
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f00a f9bb 	bl	800b10e <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart->hdmarx, DMA_IT_HT);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a48      	ldr	r2, [pc, #288]	@ (8000ec4 <HAL_UARTEx_RxEventCallback+0x17c>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d068      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a46      	ldr	r2, [pc, #280]	@ (8000ec8 <HAL_UARTEx_RxEventCallback+0x180>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d061      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a43      	ldr	r2, [pc, #268]	@ (8000ecc <HAL_UARTEx_RxEventCallback+0x184>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d05a      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a41      	ldr	r2, [pc, #260]	@ (8000ed0 <HAL_UARTEx_RxEventCallback+0x188>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d053      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a3e      	ldr	r2, [pc, #248]	@ (8000ed4 <HAL_UARTEx_RxEventCallback+0x18c>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d04c      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a3c      	ldr	r2, [pc, #240]	@ (8000ed8 <HAL_UARTEx_RxEventCallback+0x190>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d045      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a39      	ldr	r2, [pc, #228]	@ (8000edc <HAL_UARTEx_RxEventCallback+0x194>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d03e      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a37      	ldr	r2, [pc, #220]	@ (8000ee0 <HAL_UARTEx_RxEventCallback+0x198>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d037      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a34      	ldr	r2, [pc, #208]	@ (8000ee4 <HAL_UARTEx_RxEventCallback+0x19c>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d030      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a32      	ldr	r2, [pc, #200]	@ (8000ee8 <HAL_UARTEx_RxEventCallback+0x1a0>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d029      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a2f      	ldr	r2, [pc, #188]	@ (8000eec <HAL_UARTEx_RxEventCallback+0x1a4>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d022      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a2d      	ldr	r2, [pc, #180]	@ (8000ef0 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d01b      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a2a      	ldr	r2, [pc, #168]	@ (8000ef4 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d014      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a28      	ldr	r2, [pc, #160]	@ (8000ef8 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d00d      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a25      	ldr	r2, [pc, #148]	@ (8000efc <HAL_UARTEx_RxEventCallback+0x1b4>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d006      	beq.n	8000e78 <HAL_UARTEx_RxEventCallback+0x130>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a23      	ldr	r2, [pc, #140]	@ (8000f00 <HAL_UARTEx_RxEventCallback+0x1b8>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d10c      	bne.n	8000e92 <HAL_UARTEx_RxEventCallback+0x14a>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f022 0208 	bic.w	r2, r2, #8
 8000e8e:	601a      	str	r2, [r3, #0]
    }
}
 8000e90:	e00b      	b.n	8000eaa <HAL_UARTEx_RxEventCallback+0x162>
        __HAL_DMA_DISABLE_IT(huart->hdmarx, DMA_IT_HT);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f022 0204 	bic.w	r2, r2, #4
 8000ea8:	601a      	str	r2, [r3, #0]
}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40004c00 	.word	0x40004c00
 8000eb8:	24000844 	.word	0x24000844
 8000ebc:	2400029c 	.word	0x2400029c
 8000ec0:	2400039c 	.word	0x2400039c
 8000ec4:	40020010 	.word	0x40020010
 8000ec8:	40020028 	.word	0x40020028
 8000ecc:	40020040 	.word	0x40020040
 8000ed0:	40020058 	.word	0x40020058
 8000ed4:	40020070 	.word	0x40020070
 8000ed8:	40020088 	.word	0x40020088
 8000edc:	400200a0 	.word	0x400200a0
 8000ee0:	400200b8 	.word	0x400200b8
 8000ee4:	40020410 	.word	0x40020410
 8000ee8:	40020428 	.word	0x40020428
 8000eec:	40020440 	.word	0x40020440
 8000ef0:	40020458 	.word	0x40020458
 8000ef4:	40020470 	.word	0x40020470
 8000ef8:	40020488 	.word	0x40020488
 8000efc:	400204a0 	.word	0x400204a0
 8000f00:	400204b8 	.word	0x400204b8

08000f04 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f16:	f000 ffe3 	bl	8001ee0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f26:	231f      	movs	r3, #31
 8000f28:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f2a:	2387      	movs	r3, #135	@ 0x87
 8000f2c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f32:	2300      	movs	r3, #0
 8000f34:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f36:	2301      	movs	r3, #1
 8000f38:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f42:	2300      	movs	r3, #0
 8000f44:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f46:	463b      	mov	r3, r7
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f001 f801 	bl	8001f50 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f4e:	2004      	movs	r0, #4
 8000f50:	f000 ffde 	bl	8001f10 <HAL_MPU_Enable>

}
 8000f54:	bf00      	nop
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <Error_Handler+0x8>

08000f68 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000f6c:	4b29      	ldr	r3, [pc, #164]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f6e:	4a2a      	ldr	r2, [pc, #168]	@ (8001018 <MX_SPI1_Init+0xb0>)
 8000f70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f72:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f74:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f78:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000f7a:	4b26      	ldr	r3, [pc, #152]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f80:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f82:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f84:	2207      	movs	r2, #7
 8000f86:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f88:	4b22      	ldr	r3, [pc, #136]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f8a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000f8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f90:	4b20      	ldr	r3, [pc, #128]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f92:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000f96:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f98:	4b1e      	ldr	r3, [pc, #120]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000f9a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f9e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fa2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fa6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fae:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fb4:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000fba:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fc0:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fc6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000fce:	4b11      	ldr	r3, [pc, #68]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fda:	4b0e      	ldr	r3, [pc, #56]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000fec:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000ff2:	4b08      	ldr	r3, [pc, #32]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <MX_SPI1_Init+0xac>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ffe:	4805      	ldr	r0, [pc, #20]	@ (8001014 <MX_SPI1_Init+0xac>)
 8001000:	f006 ffc6 	bl	8007f90 <HAL_SPI_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_SPI1_Init+0xa6>
  {
    Error_Handler();
 800100a:	f7ff ffa7 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	240003a0 	.word	0x240003a0
 8001018:	40013000 	.word	0x40013000

0800101c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b0ba      	sub	sp, #232	@ 0xe8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001024:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001034:	f107 0310 	add.w	r3, r7, #16
 8001038:	22c0      	movs	r2, #192	@ 0xc0
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f00b f92a 	bl	800c296 <memset>
  if(spiHandle->Instance==SPI1)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a40      	ldr	r2, [pc, #256]	@ (8001148 <HAL_SPI_MspInit+0x12c>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d179      	bne.n	8001140 <HAL_SPI_MspInit+0x124>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800104c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001050:	f04f 0300 	mov.w	r3, #0
 8001054:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001058:	2300      	movs	r3, #0
 800105a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800105c:	f107 0310 	add.w	r3, r7, #16
 8001060:	4618      	mov	r0, r3
 8001062:	f005 f9b5 	bl	80063d0 <HAL_RCCEx_PeriphCLKConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800106c:	f7ff ff76 	bl	8000f5c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001070:	4b36      	ldr	r3, [pc, #216]	@ (800114c <HAL_SPI_MspInit+0x130>)
 8001072:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001076:	4a35      	ldr	r2, [pc, #212]	@ (800114c <HAL_SPI_MspInit+0x130>)
 8001078:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800107c:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001080:	4b32      	ldr	r3, [pc, #200]	@ (800114c <HAL_SPI_MspInit+0x130>)
 8001082:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001086:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b2f      	ldr	r3, [pc, #188]	@ (800114c <HAL_SPI_MspInit+0x130>)
 8001090:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001094:	4a2d      	ldr	r2, [pc, #180]	@ (800114c <HAL_SPI_MspInit+0x130>)
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800109e:	4b2b      	ldr	r3, [pc, #172]	@ (800114c <HAL_SPI_MspInit+0x130>)
 80010a0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010ac:	23a0      	movs	r3, #160	@ 0xa0
 80010ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010c4:	2305      	movs	r3, #5
 80010c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010ce:	4619      	mov	r1, r3
 80010d0:	481f      	ldr	r0, [pc, #124]	@ (8001150 <HAL_SPI_MspInit+0x134>)
 80010d2:	f003 fe67 	bl	8004da4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream5;
 80010d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010d8:	4a1f      	ldr	r2, [pc, #124]	@ (8001158 <HAL_SPI_MspInit+0x13c>)
 80010da:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80010dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010de:	2226      	movs	r2, #38	@ 0x26
 80010e0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010e4:	2240      	movs	r2, #64	@ 0x40
 80010e6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010ee:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010f4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010f6:	4b17      	ldr	r3, [pc, #92]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010fc:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001102:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 8001104:	2200      	movs	r2, #0
 8001106:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001108:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 8001110:	2200      	movs	r2, #0
 8001112:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001114:	480f      	ldr	r0, [pc, #60]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 8001116:	f000 ff5b 	bl	8001fd0 <HAL_DMA_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8001120:	f7ff ff1c 	bl	8000f5c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a0b      	ldr	r2, [pc, #44]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 8001128:	679a      	str	r2, [r3, #120]	@ 0x78
 800112a:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <HAL_SPI_MspInit+0x138>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	2100      	movs	r1, #0
 8001134:	2023      	movs	r0, #35	@ 0x23
 8001136:	f000 fe9e 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800113a:	2023      	movs	r0, #35	@ 0x23
 800113c:	f000 feb5 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001140:	bf00      	nop
 8001142:	37e8      	adds	r7, #232	@ 0xe8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40013000 	.word	0x40013000
 800114c:	58024400 	.word	0x58024400
 8001150:	58020000 	.word	0x58020000
 8001154:	24000428 	.word	0x24000428
 8001158:	40020088 	.word	0x40020088

0800115c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <HAL_MspInit+0x30>)
 8001164:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001168:	4a08      	ldr	r2, [pc, #32]	@ (800118c <HAL_MspInit+0x30>)
 800116a:	f043 0302 	orr.w	r3, r3, #2
 800116e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001172:	4b06      	ldr	r3, [pc, #24]	@ (800118c <HAL_MspInit+0x30>)
 8001174:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001180:	bf00      	nop
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	58024400 	.word	0x58024400

08001190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <NMI_Handler+0x4>

08001198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <HardFault_Handler+0x4>

080011a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <MemManage_Handler+0x4>

080011a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <BusFault_Handler+0x4>

080011b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <UsageFault_Handler+0x4>

080011b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c6:	b480      	push	{r7}
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e6:	f000 fd27 	bl	8001c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80011f4:	4802      	ldr	r0, [pc, #8]	@ (8001200 <DMA1_Stream0_IRQHandler+0x10>)
 80011f6:	f002 fa47 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	24000750 	.word	0x24000750

08001204 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8001208:	4802      	ldr	r0, [pc, #8]	@ (8001214 <DMA1_Stream1_IRQHandler+0x10>)
 800120a:	f002 fa3d 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	240007c8 	.word	0x240007c8

08001218 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <DMA1_Stream2_IRQHandler+0x10>)
 800121e:	f002 fa33 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	24000660 	.word	0x24000660

0800122c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001230:	4802      	ldr	r0, [pc, #8]	@ (800123c <DMA1_Stream3_IRQHandler+0x10>)
 8001232:	f002 fa29 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	240006d8 	.word	0x240006d8

08001240 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001244:	4802      	ldr	r0, [pc, #8]	@ (8001250 <DMA1_Stream5_IRQHandler+0x10>)
 8001246:	f002 fa1f 	bl	8003688 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	24000428 	.word	0x24000428

08001254 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001258:	4802      	ldr	r0, [pc, #8]	@ (8001264 <SPI1_IRQHandler+0x10>)
 800125a:	f007 faed 	bl	8008838 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	240003a0 	.word	0x240003a0

08001268 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800126c:	4802      	ldr	r0, [pc, #8]	@ (8001278 <UART4_IRQHandler+0x10>)
 800126e:	f007 ffd9 	bl	8009224 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	240004a4 	.word	0x240004a4

0800127c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001280:	4802      	ldr	r0, [pc, #8]	@ (800128c <UART5_IRQHandler+0x10>)
 8001282:	f007 ffcf 	bl	8009224 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	24000538 	.word	0x24000538

08001290 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return 1;
 8001294:	2301      	movs	r3, #1
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <_kill>:

int _kill(int pid, int sig)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012aa:	f00b f847 	bl	800c33c <__errno>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2216      	movs	r2, #22
 80012b2:	601a      	str	r2, [r3, #0]
  return -1;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <_exit>:

void _exit (int status)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff ffe7 	bl	80012a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012d2:	bf00      	nop
 80012d4:	e7fd      	b.n	80012d2 <_exit+0x12>

080012d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	60f8      	str	r0, [r7, #12]
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	e00a      	b.n	80012fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012e8:	f3af 8000 	nop.w
 80012ec:	4601      	mov	r1, r0
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	1c5a      	adds	r2, r3, #1
 80012f2:	60ba      	str	r2, [r7, #8]
 80012f4:	b2ca      	uxtb	r2, r1
 80012f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	3301      	adds	r3, #1
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	429a      	cmp	r2, r3
 8001304:	dbf0      	blt.n	80012e8 <_read+0x12>
  }

  return len;
 8001306:	687b      	ldr	r3, [r7, #4]
}
 8001308:	4618      	mov	r0, r3
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]
 8001320:	e009      	b.n	8001336 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	1c5a      	adds	r2, r3, #1
 8001326:	60ba      	str	r2, [r7, #8]
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff fc62 	bl	8000bf4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	3301      	adds	r3, #1
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	697a      	ldr	r2, [r7, #20]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	429a      	cmp	r2, r3
 800133c:	dbf1      	blt.n	8001322 <_write+0x12>
  }
  return len;
 800133e:	687b      	ldr	r3, [r7, #4]
}
 8001340:	4618      	mov	r0, r3
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <_close>:

int _close(int file)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001350:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001354:	4618      	mov	r0, r3
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001370:	605a      	str	r2, [r3, #4]
  return 0;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_isatty>:

int _isatty(int file)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001388:	2301      	movs	r3, #1
}
 800138a:	4618      	mov	r0, r3
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013b8:	4a14      	ldr	r2, [pc, #80]	@ (800140c <_sbrk+0x5c>)
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <_sbrk+0x60>)
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013c4:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <_sbrk+0x64>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d102      	bne.n	80013d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013cc:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <_sbrk+0x64>)
 80013ce:	4a12      	ldr	r2, [pc, #72]	@ (8001418 <_sbrk+0x68>)
 80013d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <_sbrk+0x64>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4413      	add	r3, r2
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d207      	bcs.n	80013f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013e0:	f00a ffac 	bl	800c33c <__errno>
 80013e4:	4603      	mov	r3, r0
 80013e6:	220c      	movs	r2, #12
 80013e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	e009      	b.n	8001404 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <_sbrk+0x64>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013f6:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <_sbrk+0x64>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	4a05      	ldr	r2, [pc, #20]	@ (8001414 <_sbrk+0x64>)
 8001400:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001402:	68fb      	ldr	r3, [r7, #12]
}
 8001404:	4618      	mov	r0, r3
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	24100000 	.word	0x24100000
 8001410:	00000400 	.word	0x00000400
 8001414:	240004a0 	.word	0x240004a0
 8001418:	24001710 	.word	0x24001710

0800141c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001420:	4b3e      	ldr	r3, [pc, #248]	@ (800151c <SystemInit+0x100>)
 8001422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001426:	4a3d      	ldr	r2, [pc, #244]	@ (800151c <SystemInit+0x100>)
 8001428:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800142c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001430:	4b3b      	ldr	r3, [pc, #236]	@ (8001520 <SystemInit+0x104>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 030f 	and.w	r3, r3, #15
 8001438:	2b02      	cmp	r3, #2
 800143a:	d807      	bhi.n	800144c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800143c:	4b38      	ldr	r3, [pc, #224]	@ (8001520 <SystemInit+0x104>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f023 030f 	bic.w	r3, r3, #15
 8001444:	4a36      	ldr	r2, [pc, #216]	@ (8001520 <SystemInit+0x104>)
 8001446:	f043 0303 	orr.w	r3, r3, #3
 800144a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800144c:	4b35      	ldr	r3, [pc, #212]	@ (8001524 <SystemInit+0x108>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a34      	ldr	r2, [pc, #208]	@ (8001524 <SystemInit+0x108>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001458:	4b32      	ldr	r3, [pc, #200]	@ (8001524 <SystemInit+0x108>)
 800145a:	2200      	movs	r2, #0
 800145c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800145e:	4b31      	ldr	r3, [pc, #196]	@ (8001524 <SystemInit+0x108>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	4930      	ldr	r1, [pc, #192]	@ (8001524 <SystemInit+0x108>)
 8001464:	4b30      	ldr	r3, [pc, #192]	@ (8001528 <SystemInit+0x10c>)
 8001466:	4013      	ands	r3, r2
 8001468:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800146a:	4b2d      	ldr	r3, [pc, #180]	@ (8001520 <SystemInit+0x104>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	2b00      	cmp	r3, #0
 8001474:	d007      	beq.n	8001486 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001476:	4b2a      	ldr	r3, [pc, #168]	@ (8001520 <SystemInit+0x104>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f023 030f 	bic.w	r3, r3, #15
 800147e:	4a28      	ldr	r2, [pc, #160]	@ (8001520 <SystemInit+0x104>)
 8001480:	f043 0303 	orr.w	r3, r3, #3
 8001484:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001486:	4b27      	ldr	r3, [pc, #156]	@ (8001524 <SystemInit+0x108>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 800148c:	4b25      	ldr	r3, [pc, #148]	@ (8001524 <SystemInit+0x108>)
 800148e:	2200      	movs	r2, #0
 8001490:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001492:	4b24      	ldr	r3, [pc, #144]	@ (8001524 <SystemInit+0x108>)
 8001494:	2200      	movs	r2, #0
 8001496:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001498:	4b22      	ldr	r3, [pc, #136]	@ (8001524 <SystemInit+0x108>)
 800149a:	4a24      	ldr	r2, [pc, #144]	@ (800152c <SystemInit+0x110>)
 800149c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800149e:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <SystemInit+0x108>)
 80014a0:	4a23      	ldr	r2, [pc, #140]	@ (8001530 <SystemInit+0x114>)
 80014a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <SystemInit+0x108>)
 80014a6:	4a23      	ldr	r2, [pc, #140]	@ (8001534 <SystemInit+0x118>)
 80014a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001524 <SystemInit+0x108>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <SystemInit+0x108>)
 80014b2:	4a20      	ldr	r2, [pc, #128]	@ (8001534 <SystemInit+0x118>)
 80014b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <SystemInit+0x108>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014bc:	4b19      	ldr	r3, [pc, #100]	@ (8001524 <SystemInit+0x108>)
 80014be:	4a1d      	ldr	r2, [pc, #116]	@ (8001534 <SystemInit+0x118>)
 80014c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <SystemInit+0x108>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014c8:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <SystemInit+0x108>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a15      	ldr	r2, [pc, #84]	@ (8001524 <SystemInit+0x108>)
 80014ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014d4:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <SystemInit+0x108>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80014da:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <SystemInit+0x108>)
 80014dc:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80014e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d113      	bne.n	8001510 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <SystemInit+0x108>)
 80014ea:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80014ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001524 <SystemInit+0x108>)
 80014f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014f4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <SystemInit+0x11c>)
 80014fa:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80014fe:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <SystemInit+0x108>)
 8001502:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001506:	4a07      	ldr	r2, [pc, #28]	@ (8001524 <SystemInit+0x108>)
 8001508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800150c:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00
 8001520:	52002000 	.word	0x52002000
 8001524:	58024400 	.word	0x58024400
 8001528:	eaf6ed7f 	.word	0xeaf6ed7f
 800152c:	02020200 	.word	0x02020200
 8001530:	01ff0000 	.word	0x01ff0000
 8001534:	01010280 	.word	0x01010280
 8001538:	52004000 	.word	0x52004000

0800153c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8001540:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <ExitRun0Mode+0x2c>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	4a08      	ldr	r2, [pc, #32]	@ (8001568 <ExitRun0Mode+0x2c>)
 8001546:	f023 0302 	bic.w	r3, r3, #2
 800154a:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800154c:	bf00      	nop
 800154e:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <ExitRun0Mode+0x2c>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d0f9      	beq.n	800154e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800155a:	bf00      	nop
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	58024800 	.word	0x58024800

0800156c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart5_rx;
DMA_HandleTypeDef hdma_uart5_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001570:	4b22      	ldr	r3, [pc, #136]	@ (80015fc <MX_UART4_Init+0x90>)
 8001572:	4a23      	ldr	r2, [pc, #140]	@ (8001600 <MX_UART4_Init+0x94>)
 8001574:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001576:	4b21      	ldr	r3, [pc, #132]	@ (80015fc <MX_UART4_Init+0x90>)
 8001578:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800157c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800157e:	4b1f      	ldr	r3, [pc, #124]	@ (80015fc <MX_UART4_Init+0x90>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001584:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <MX_UART4_Init+0x90>)
 8001586:	2200      	movs	r2, #0
 8001588:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800158a:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <MX_UART4_Init+0x90>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <MX_UART4_Init+0x90>)
 8001592:	220c      	movs	r2, #12
 8001594:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001596:	4b19      	ldr	r3, [pc, #100]	@ (80015fc <MX_UART4_Init+0x90>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800159c:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <MX_UART4_Init+0x90>)
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015a2:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <MX_UART4_Init+0x90>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015a8:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <MX_UART4_Init+0x90>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ae:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <MX_UART4_Init+0x90>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015b4:	4811      	ldr	r0, [pc, #68]	@ (80015fc <MX_UART4_Init+0x90>)
 80015b6:	f007 fca0 	bl	8008efa <HAL_UART_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80015c0:	f7ff fccc 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015c4:	2100      	movs	r1, #0
 80015c6:	480d      	ldr	r0, [pc, #52]	@ (80015fc <MX_UART4_Init+0x90>)
 80015c8:	f009 fd25 	bl	800b016 <HAL_UARTEx_SetTxFifoThreshold>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80015d2:	f7ff fcc3 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015d6:	2100      	movs	r1, #0
 80015d8:	4808      	ldr	r0, [pc, #32]	@ (80015fc <MX_UART4_Init+0x90>)
 80015da:	f009 fd5a 	bl	800b092 <HAL_UARTEx_SetRxFifoThreshold>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80015e4:	f7ff fcba 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80015e8:	4804      	ldr	r0, [pc, #16]	@ (80015fc <MX_UART4_Init+0x90>)
 80015ea:	f009 fcdb 	bl	800afa4 <HAL_UARTEx_DisableFifoMode>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80015f4:	f7ff fcb2 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	240004a4 	.word	0x240004a4
 8001600:	40004c00 	.word	0x40004c00

08001604 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001608:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <MX_UART5_Init+0x90>)
 800160a:	4a23      	ldr	r2, [pc, #140]	@ (8001698 <MX_UART5_Init+0x94>)
 800160c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800160e:	4b21      	ldr	r3, [pc, #132]	@ (8001694 <MX_UART5_Init+0x90>)
 8001610:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001614:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001616:	4b1f      	ldr	r3, [pc, #124]	@ (8001694 <MX_UART5_Init+0x90>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800161c:	4b1d      	ldr	r3, [pc, #116]	@ (8001694 <MX_UART5_Init+0x90>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001622:	4b1c      	ldr	r3, [pc, #112]	@ (8001694 <MX_UART5_Init+0x90>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001628:	4b1a      	ldr	r3, [pc, #104]	@ (8001694 <MX_UART5_Init+0x90>)
 800162a:	220c      	movs	r2, #12
 800162c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800162e:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <MX_UART5_Init+0x90>)
 8001630:	2200      	movs	r2, #0
 8001632:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001634:	4b17      	ldr	r3, [pc, #92]	@ (8001694 <MX_UART5_Init+0x90>)
 8001636:	2200      	movs	r2, #0
 8001638:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800163a:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <MX_UART5_Init+0x90>)
 800163c:	2200      	movs	r2, #0
 800163e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001640:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <MX_UART5_Init+0x90>)
 8001642:	2200      	movs	r2, #0
 8001644:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001646:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <MX_UART5_Init+0x90>)
 8001648:	2200      	movs	r2, #0
 800164a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800164c:	4811      	ldr	r0, [pc, #68]	@ (8001694 <MX_UART5_Init+0x90>)
 800164e:	f007 fc54 	bl	8008efa <HAL_UART_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001658:	f7ff fc80 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800165c:	2100      	movs	r1, #0
 800165e:	480d      	ldr	r0, [pc, #52]	@ (8001694 <MX_UART5_Init+0x90>)
 8001660:	f009 fcd9 	bl	800b016 <HAL_UARTEx_SetTxFifoThreshold>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800166a:	f7ff fc77 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800166e:	2100      	movs	r1, #0
 8001670:	4808      	ldr	r0, [pc, #32]	@ (8001694 <MX_UART5_Init+0x90>)
 8001672:	f009 fd0e 	bl	800b092 <HAL_UARTEx_SetRxFifoThreshold>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 800167c:	f7ff fc6e 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001680:	4804      	ldr	r0, [pc, #16]	@ (8001694 <MX_UART5_Init+0x90>)
 8001682:	f009 fc8f 	bl	800afa4 <HAL_UARTEx_DisableFifoMode>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 800168c:	f7ff fc66 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	24000538 	.word	0x24000538
 8001698:	40005000 	.word	0x40005000

0800169c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016a0:	4b22      	ldr	r3, [pc, #136]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016a2:	4a23      	ldr	r2, [pc, #140]	@ (8001730 <MX_USART3_UART_Init+0x94>)
 80016a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016a6:	4b21      	ldr	r3, [pc, #132]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016ae:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016c2:	220c      	movs	r2, #12
 80016c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c6:	4b19      	ldr	r3, [pc, #100]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016cc:	4b17      	ldr	r3, [pc, #92]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016da:	2200      	movs	r2, #0
 80016dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016de:	4b13      	ldr	r3, [pc, #76]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016e4:	4811      	ldr	r0, [pc, #68]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016e6:	f007 fc08 	bl	8008efa <HAL_UART_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80016f0:	f7ff fc34 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016f4:	2100      	movs	r1, #0
 80016f6:	480d      	ldr	r0, [pc, #52]	@ (800172c <MX_USART3_UART_Init+0x90>)
 80016f8:	f009 fc8d 	bl	800b016 <HAL_UARTEx_SetTxFifoThreshold>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001702:	f7ff fc2b 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001706:	2100      	movs	r1, #0
 8001708:	4808      	ldr	r0, [pc, #32]	@ (800172c <MX_USART3_UART_Init+0x90>)
 800170a:	f009 fcc2 	bl	800b092 <HAL_UARTEx_SetRxFifoThreshold>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001714:	f7ff fc22 	bl	8000f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <MX_USART3_UART_Init+0x90>)
 800171a:	f009 fc43 	bl	800afa4 <HAL_UARTEx_DisableFifoMode>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001724:	f7ff fc1a 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}
 800172c:	240005cc 	.word	0x240005cc
 8001730:	40004800 	.word	0x40004800

08001734 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b0be      	sub	sp, #248	@ 0xf8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0320 	add.w	r3, r7, #32
 8001750:	22c0      	movs	r2, #192	@ 0xc0
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f00a fd9e 	bl	800c296 <memset>
  if(uartHandle->Instance==UART4)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4ab0      	ldr	r2, [pc, #704]	@ (8001a20 <HAL_UART_MspInit+0x2ec>)
 8001760:	4293      	cmp	r3, r2
 8001762:	f040 80ac 	bne.w	80018be <HAL_UART_MspInit+0x18a>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001766:	f04f 0202 	mov.w	r2, #2
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001772:	2300      	movs	r3, #0
 8001774:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001778:	f107 0320 	add.w	r3, r7, #32
 800177c:	4618      	mov	r0, r3
 800177e:	f004 fe27 	bl	80063d0 <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8001788:	f7ff fbe8 	bl	8000f5c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800178c:	4ba5      	ldr	r3, [pc, #660]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 800178e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001792:	4aa4      	ldr	r2, [pc, #656]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 8001794:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001798:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800179c:	4ba1      	ldr	r3, [pc, #644]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 800179e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80017a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80017a6:	61fb      	str	r3, [r7, #28]
 80017a8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017aa:	4b9e      	ldr	r3, [pc, #632]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 80017ac:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80017b0:	4a9c      	ldr	r2, [pc, #624]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 80017b2:	f043 0302 	orr.w	r3, r3, #2
 80017b6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80017ba:	4b9a      	ldr	r3, [pc, #616]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 80017bc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	61bb      	str	r3, [r7, #24]
 80017c6:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80017e2:	2308      	movs	r3, #8
 80017e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80017ec:	4619      	mov	r1, r3
 80017ee:	488e      	ldr	r0, [pc, #568]	@ (8001a28 <HAL_UART_MspInit+0x2f4>)
 80017f0:	f003 fad8 	bl	8004da4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80017f4:	4b8d      	ldr	r3, [pc, #564]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 80017f6:	4a8e      	ldr	r2, [pc, #568]	@ (8001a30 <HAL_UART_MspInit+0x2fc>)
 80017f8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80017fa:	4b8c      	ldr	r3, [pc, #560]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 80017fc:	223f      	movs	r2, #63	@ 0x3f
 80017fe:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001800:	4b8a      	ldr	r3, [pc, #552]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001806:	4b89      	ldr	r3, [pc, #548]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001808:	2200      	movs	r2, #0
 800180a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800180c:	4b87      	ldr	r3, [pc, #540]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 800180e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001812:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001814:	4b85      	ldr	r3, [pc, #532]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001816:	2200      	movs	r2, #0
 8001818:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800181a:	4b84      	ldr	r3, [pc, #528]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 800181c:	2200      	movs	r2, #0
 800181e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8001820:	4b82      	ldr	r3, [pc, #520]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001822:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001826:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001828:	4b80      	ldr	r3, [pc, #512]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 800182a:	2200      	movs	r2, #0
 800182c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800182e:	4b7f      	ldr	r3, [pc, #508]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001830:	2200      	movs	r2, #0
 8001832:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001834:	487d      	ldr	r0, [pc, #500]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001836:	f000 fbcb 	bl	8001fd0 <HAL_DMA_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8001840:	f7ff fb8c 	bl	8000f5c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a79      	ldr	r2, [pc, #484]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 8001848:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800184c:	4a77      	ldr	r2, [pc, #476]	@ (8001a2c <HAL_UART_MspInit+0x2f8>)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream3;
 8001852:	4b78      	ldr	r3, [pc, #480]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001854:	4a78      	ldr	r2, [pc, #480]	@ (8001a38 <HAL_UART_MspInit+0x304>)
 8001856:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8001858:	4b76      	ldr	r3, [pc, #472]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 800185a:	2240      	movs	r2, #64	@ 0x40
 800185c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800185e:	4b75      	ldr	r3, [pc, #468]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001860:	2240      	movs	r2, #64	@ 0x40
 8001862:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001864:	4b73      	ldr	r3, [pc, #460]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800186a:	4b72      	ldr	r3, [pc, #456]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 800186c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001870:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001872:	4b70      	ldr	r3, [pc, #448]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001874:	2200      	movs	r2, #0
 8001876:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001878:	4b6e      	ldr	r3, [pc, #440]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 800187a:	2200      	movs	r2, #0
 800187c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800187e:	4b6d      	ldr	r3, [pc, #436]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001880:	2200      	movs	r2, #0
 8001882:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001884:	4b6b      	ldr	r3, [pc, #428]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001886:	2200      	movs	r2, #0
 8001888:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800188a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 800188c:	2200      	movs	r2, #0
 800188e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001890:	4868      	ldr	r0, [pc, #416]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 8001892:	f000 fb9d 	bl	8001fd0 <HAL_DMA_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 800189c:	f7ff fb5e 	bl	8000f5c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a64      	ldr	r2, [pc, #400]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 80018a4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80018a6:	4a63      	ldr	r2, [pc, #396]	@ (8001a34 <HAL_UART_MspInit+0x300>)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2100      	movs	r1, #0
 80018b0:	2034      	movs	r0, #52	@ 0x34
 80018b2:	f000 fae0 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80018b6:	2034      	movs	r0, #52	@ 0x34
 80018b8:	f000 faf7 	bl	8001eaa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80018bc:	e114      	b.n	8001ae8 <HAL_UART_MspInit+0x3b4>
  else if(uartHandle->Instance==UART5)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a5e      	ldr	r2, [pc, #376]	@ (8001a3c <HAL_UART_MspInit+0x308>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	f040 80c3 	bne.w	8001a50 <HAL_UART_MspInit+0x31c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80018ca:	f04f 0202 	mov.w	r2, #2
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80018d6:	2300      	movs	r3, #0
 80018d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018dc:	f107 0320 	add.w	r3, r7, #32
 80018e0:	4618      	mov	r0, r3
 80018e2:	f004 fd75 	bl	80063d0 <HAL_RCCEx_PeriphCLKConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <HAL_UART_MspInit+0x1bc>
      Error_Handler();
 80018ec:	f7ff fb36 	bl	8000f5c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80018f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 80018f2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80018f6:	4a4b      	ldr	r2, [pc, #300]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 80018f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018fc:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001900:	4b48      	ldr	r3, [pc, #288]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 8001902:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001906:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190e:	4b45      	ldr	r3, [pc, #276]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 8001910:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001914:	4a43      	ldr	r2, [pc, #268]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800191e:	4b41      	ldr	r3, [pc, #260]	@ (8001a24 <HAL_UART_MspInit+0x2f0>)
 8001920:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800192c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001930:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8001946:	230e      	movs	r3, #14
 8001948:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001950:	4619      	mov	r1, r3
 8001952:	4835      	ldr	r0, [pc, #212]	@ (8001a28 <HAL_UART_MspInit+0x2f4>)
 8001954:	f003 fa26 	bl	8004da4 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8001958:	4b39      	ldr	r3, [pc, #228]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 800195a:	4a3a      	ldr	r2, [pc, #232]	@ (8001a44 <HAL_UART_MspInit+0x310>)
 800195c:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 800195e:	4b38      	ldr	r3, [pc, #224]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001960:	2241      	movs	r2, #65	@ 0x41
 8001962:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001964:	4b36      	ldr	r3, [pc, #216]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800196a:	4b35      	ldr	r3, [pc, #212]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 800196c:	2200      	movs	r2, #0
 800196e:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001970:	4b33      	ldr	r3, [pc, #204]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001976:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001978:	4b31      	ldr	r3, [pc, #196]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800197e:	4b30      	ldr	r3, [pc, #192]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8001984:	4b2e      	ldr	r3, [pc, #184]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800198a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 800198c:	2200      	movs	r2, #0
 800198e:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001990:	4b2b      	ldr	r3, [pc, #172]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001992:	2200      	movs	r2, #0
 8001994:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8001996:	482a      	ldr	r0, [pc, #168]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 8001998:	f000 fb1a 	bl	8001fd0 <HAL_DMA_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <HAL_UART_MspInit+0x272>
      Error_Handler();
 80019a2:	f7ff fadb 	bl	8000f5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a25      	ldr	r2, [pc, #148]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 80019aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80019ae:	4a24      	ldr	r2, [pc, #144]	@ (8001a40 <HAL_UART_MspInit+0x30c>)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream1;
 80019b4:	4b24      	ldr	r3, [pc, #144]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019b6:	4a25      	ldr	r2, [pc, #148]	@ (8001a4c <HAL_UART_MspInit+0x318>)
 80019b8:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_UART5_TX;
 80019ba:	4b23      	ldr	r3, [pc, #140]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019bc:	2242      	movs	r2, #66	@ 0x42
 80019be:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019c0:	4b21      	ldr	r3, [pc, #132]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019c2:	2240      	movs	r2, #64	@ 0x40
 80019c4:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c6:	4b20      	ldr	r3, [pc, #128]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d2:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019da:	4b1b      	ldr	r3, [pc, #108]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019dc:	2200      	movs	r2, #0
 80019de:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80019e0:	4b19      	ldr	r3, [pc, #100]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019e6:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ec:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80019f2:	4815      	ldr	r0, [pc, #84]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 80019f4:	f000 faec 	bl	8001fd0 <HAL_DMA_Init>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_UART_MspInit+0x2ce>
      Error_Handler();
 80019fe:	f7ff faad 	bl	8000f5c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a10      	ldr	r2, [pc, #64]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 8001a06:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001a08:	4a0f      	ldr	r2, [pc, #60]	@ (8001a48 <HAL_UART_MspInit+0x314>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	2100      	movs	r1, #0
 8001a12:	2035      	movs	r0, #53	@ 0x35
 8001a14:	f000 fa2f 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001a18:	2035      	movs	r0, #53	@ 0x35
 8001a1a:	f000 fa46 	bl	8001eaa <HAL_NVIC_EnableIRQ>
}
 8001a1e:	e063      	b.n	8001ae8 <HAL_UART_MspInit+0x3b4>
 8001a20:	40004c00 	.word	0x40004c00
 8001a24:	58024400 	.word	0x58024400
 8001a28:	58020400 	.word	0x58020400
 8001a2c:	24000660 	.word	0x24000660
 8001a30:	40020040 	.word	0x40020040
 8001a34:	240006d8 	.word	0x240006d8
 8001a38:	40020058 	.word	0x40020058
 8001a3c:	40005000 	.word	0x40005000
 8001a40:	24000750 	.word	0x24000750
 8001a44:	40020010 	.word	0x40020010
 8001a48:	240007c8 	.word	0x240007c8
 8001a4c:	40020028 	.word	0x40020028
  else if(uartHandle->Instance==USART3)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a26      	ldr	r2, [pc, #152]	@ (8001af0 <HAL_UART_MspInit+0x3bc>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d146      	bne.n	8001ae8 <HAL_UART_MspInit+0x3b4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a5a:	f04f 0202 	mov.w	r2, #2
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a6c:	f107 0320 	add.w	r3, r7, #32
 8001a70:	4618      	mov	r0, r3
 8001a72:	f004 fcad 	bl	80063d0 <HAL_RCCEx_PeriphCLKConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <HAL_UART_MspInit+0x34c>
      Error_Handler();
 8001a7c:	f7ff fa6e 	bl	8000f5c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a80:	4b1c      	ldr	r3, [pc, #112]	@ (8001af4 <HAL_UART_MspInit+0x3c0>)
 8001a82:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001a86:	4a1b      	ldr	r2, [pc, #108]	@ (8001af4 <HAL_UART_MspInit+0x3c0>)
 8001a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a8c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001a90:	4b18      	ldr	r3, [pc, #96]	@ (8001af4 <HAL_UART_MspInit+0x3c0>)
 8001a92:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001a96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a9e:	4b15      	ldr	r3, [pc, #84]	@ (8001af4 <HAL_UART_MspInit+0x3c0>)
 8001aa0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001aa4:	4a13      	ldr	r2, [pc, #76]	@ (8001af4 <HAL_UART_MspInit+0x3c0>)
 8001aa6:	f043 0308 	orr.w	r3, r3, #8
 8001aaa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001aae:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <HAL_UART_MspInit+0x3c0>)
 8001ab0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001ab4:	f003 0308 	and.w	r3, r3, #8
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001abc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ac0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ad6:	2307      	movs	r3, #7
 8001ad8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001adc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <HAL_UART_MspInit+0x3c4>)
 8001ae4:	f003 f95e 	bl	8004da4 <HAL_GPIO_Init>
}
 8001ae8:	bf00      	nop
 8001aea:	37f8      	adds	r7, #248	@ 0xf8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40004800 	.word	0x40004800
 8001af4:	58024400 	.word	0x58024400
 8001af8:	58020c00 	.word	0x58020c00

08001afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001afc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b38 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001b00:	f7ff fd1c 	bl	800153c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b04:	f7ff fc8a 	bl	800141c <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b08:	480c      	ldr	r0, [pc, #48]	@ (8001b3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b0a:	490d      	ldr	r1, [pc, #52]	@ (8001b40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b10:	e002      	b.n	8001b18 <LoopCopyDataInit>

08001b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b16:	3304      	adds	r3, #4

08001b18 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b1c:	d3f9      	bcc.n	8001b12 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b20:	4c0a      	ldr	r4, [pc, #40]	@ (8001b4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b24:	e001      	b.n	8001b2a <LoopFillZerobss>

08001b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b28:	3204      	adds	r2, #4

08001b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b2c:	d3fb      	bcc.n	8001b26 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b2e:	f00a fc0b 	bl	800c348 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b32:	f7ff f871 	bl	8000c18 <main>
  bx  lr
 8001b36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b38:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001b3c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b40:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001b44:	0800f0fc 	.word	0x0800f0fc
  ldr r2, =_sbss
 8001b48:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001b4c:	24001710 	.word	0x24001710

08001b50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b50:	e7fe      	b.n	8001b50 <ADC_IRQHandler>
	...

08001b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5a:	2003      	movs	r0, #3
 8001b5c:	f000 f980 	bl	8001e60 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001b60:	f004 fa60 	bl	8006024 <HAL_RCC_GetSysClockFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b15      	ldr	r3, [pc, #84]	@ (8001bbc <HAL_Init+0x68>)
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	0a1b      	lsrs	r3, r3, #8
 8001b6c:	f003 030f 	and.w	r3, r3, #15
 8001b70:	4913      	ldr	r1, [pc, #76]	@ (8001bc0 <HAL_Init+0x6c>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
 8001b7c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <HAL_Init+0x68>)
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc0 <HAL_Init+0x6c>)
 8001b88:	5cd3      	ldrb	r3, [r2, r3]
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	fa22 f303 	lsr.w	r3, r2, r3
 8001b94:	4a0b      	ldr	r2, [pc, #44]	@ (8001bc4 <HAL_Init+0x70>)
 8001b96:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b98:	4a0b      	ldr	r2, [pc, #44]	@ (8001bc8 <HAL_Init+0x74>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f000 f814 	bl	8001bcc <HAL_InitTick>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e002      	b.n	8001bb4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001bae:	f7ff fad5 	bl	800115c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	58024400 	.word	0x58024400
 8001bc0:	0800e0b8 	.word	0x0800e0b8
 8001bc4:	24000004 	.word	0x24000004
 8001bc8:	24000000 	.word	0x24000000

08001bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001bd4:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <HAL_InitTick+0x60>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d101      	bne.n	8001be0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e021      	b.n	8001c24 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001be0:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <HAL_InitTick+0x64>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <HAL_InitTick+0x60>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	4619      	mov	r1, r3
 8001bea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 f965 	bl	8001ec6 <HAL_SYSTICK_Config>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e00e      	b.n	8001c24 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b0f      	cmp	r3, #15
 8001c0a:	d80a      	bhi.n	8001c22 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295
 8001c14:	f000 f92f 	bl	8001e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c18:	4a06      	ldr	r2, [pc, #24]	@ (8001c34 <HAL_InitTick+0x68>)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e000      	b.n	8001c24 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	2400000c 	.word	0x2400000c
 8001c30:	24000000 	.word	0x24000000
 8001c34:	24000008 	.word	0x24000008

08001c38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c3c:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <HAL_IncTick+0x20>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <HAL_IncTick+0x24>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	4a04      	ldr	r2, [pc, #16]	@ (8001c5c <HAL_IncTick+0x24>)
 8001c4a:	6013      	str	r3, [r2, #0]
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	2400000c 	.word	0x2400000c
 8001c5c:	24000840 	.word	0x24000840

08001c60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return uwTick;
 8001c64:	4b03      	ldr	r3, [pc, #12]	@ (8001c74 <HAL_GetTick+0x14>)
 8001c66:	681b      	ldr	r3, [r3, #0]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	24000840 	.word	0x24000840

08001c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c80:	f7ff ffee 	bl	8001c60 <HAL_GetTick>
 8001c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c90:	d005      	beq.n	8001c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c92:	4b0a      	ldr	r3, [pc, #40]	@ (8001cbc <HAL_Delay+0x44>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	461a      	mov	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c9e:	bf00      	nop
 8001ca0:	f7ff ffde 	bl	8001c60 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d8f7      	bhi.n	8001ca0 <HAL_Delay+0x28>
  {
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	2400000c 	.word	0x2400000c

08001cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cee:	4a04      	ldr	r2, [pc, #16]	@ (8001d00 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	60d3      	str	r3, [r2, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00
 8001d04:	05fa0000 	.word	0x05fa0000

08001d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d0c:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <__NVIC_GetPriorityGrouping+0x18>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	f003 0307 	and.w	r3, r3, #7
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	db0b      	blt.n	8001d4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	f003 021f 	and.w	r2, r3, #31
 8001d3c:	4907      	ldr	r1, [pc, #28]	@ (8001d5c <__NVIC_EnableIRQ+0x38>)
 8001d3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	2001      	movs	r0, #1
 8001d46:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000e100 	.word	0xe000e100

08001d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	6039      	str	r1, [r7, #0]
 8001d6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	db0a      	blt.n	8001d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	490c      	ldr	r1, [pc, #48]	@ (8001dac <__NVIC_SetPriority+0x4c>)
 8001d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7e:	0112      	lsls	r2, r2, #4
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	440b      	add	r3, r1
 8001d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d88:	e00a      	b.n	8001da0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4908      	ldr	r1, [pc, #32]	@ (8001db0 <__NVIC_SetPriority+0x50>)
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	3b04      	subs	r3, #4
 8001d98:	0112      	lsls	r2, r2, #4
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	761a      	strb	r2, [r3, #24]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	e000e100 	.word	0xe000e100
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	@ 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f1c3 0307 	rsb	r3, r3, #7
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	bf28      	it	cs
 8001dd2:	2304      	movcs	r3, #4
 8001dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	3304      	adds	r3, #4
 8001dda:	2b06      	cmp	r3, #6
 8001ddc:	d902      	bls.n	8001de4 <NVIC_EncodePriority+0x30>
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3b03      	subs	r3, #3
 8001de2:	e000      	b.n	8001de6 <NVIC_EncodePriority+0x32>
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43da      	mvns	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	401a      	ands	r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa01 f303 	lsl.w	r3, r1, r3
 8001e06:	43d9      	mvns	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	4313      	orrs	r3, r2
         );
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3724      	adds	r7, #36	@ 0x24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
	...

08001e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e2c:	d301      	bcc.n	8001e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00f      	b.n	8001e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e32:	4a0a      	ldr	r2, [pc, #40]	@ (8001e5c <SysTick_Config+0x40>)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3a:	210f      	movs	r1, #15
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f7ff ff8e 	bl	8001d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <SysTick_Config+0x40>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4a:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <SysTick_Config+0x40>)
 8001e4c:	2207      	movs	r2, #7
 8001e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	e000e010 	.word	0xe000e010

08001e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7ff ff29 	bl	8001cc0 <__NVIC_SetPriorityGrouping>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b086      	sub	sp, #24
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	60b9      	str	r1, [r7, #8]
 8001e80:	607a      	str	r2, [r7, #4]
 8001e82:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e84:	f7ff ff40 	bl	8001d08 <__NVIC_GetPriorityGrouping>
 8001e88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	6978      	ldr	r0, [r7, #20]
 8001e90:	f7ff ff90 	bl	8001db4 <NVIC_EncodePriority>
 8001e94:	4602      	mov	r2, r0
 8001e96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff5f 	bl	8001d60 <__NVIC_SetPriority>
}
 8001ea2:	bf00      	nop
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff33 	bl	8001d24 <__NVIC_EnableIRQ>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ffa4 	bl	8001e1c <SysTick_Config>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001ee4:	f3bf 8f5f 	dmb	sy
}
 8001ee8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001eea:	4b07      	ldr	r3, [pc, #28]	@ (8001f08 <HAL_MPU_Disable+0x28>)
 8001eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eee:	4a06      	ldr	r2, [pc, #24]	@ (8001f08 <HAL_MPU_Disable+0x28>)
 8001ef0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ef6:	4b05      	ldr	r3, [pc, #20]	@ (8001f0c <HAL_MPU_Disable+0x2c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	605a      	str	r2, [r3, #4]
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000ed00 	.word	0xe000ed00
 8001f0c:	e000ed90 	.word	0xe000ed90

08001f10 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001f18:	4a0b      	ldr	r2, [pc, #44]	@ (8001f48 <HAL_MPU_Enable+0x38>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001f22:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_MPU_Enable+0x3c>)
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	4a09      	ldr	r2, [pc, #36]	@ (8001f4c <HAL_MPU_Enable+0x3c>)
 8001f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f2c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001f2e:	f3bf 8f4f 	dsb	sy
}
 8001f32:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f34:	f3bf 8f6f 	isb	sy
}
 8001f38:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000ed90 	.word	0xe000ed90
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	785a      	ldrb	r2, [r3, #1]
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f5e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001f60:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	4a19      	ldr	r2, [pc, #100]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f66:	f023 0301 	bic.w	r3, r3, #1
 8001f6a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001f6c:	4a17      	ldr	r2, [pc, #92]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7b1b      	ldrb	r3, [r3, #12]
 8001f78:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7adb      	ldrb	r3, [r3, #11]
 8001f7e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	7a9b      	ldrb	r3, [r3, #10]
 8001f86:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7b5b      	ldrb	r3, [r3, #13]
 8001f8e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	7b9b      	ldrb	r3, [r3, #14]
 8001f96:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7bdb      	ldrb	r3, [r3, #15]
 8001f9e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001fa0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7a5b      	ldrb	r3, [r3, #9]
 8001fa6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001fa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7a1b      	ldrb	r3, [r3, #8]
 8001fae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001fb0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	7812      	ldrb	r2, [r2, #0]
 8001fb6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001fb8:	4a04      	ldr	r2, [pc, #16]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001fba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001fbc:	6113      	str	r3, [r2, #16]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000ed90 	.word	0xe000ed90

08001fd0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001fd8:	f7ff fe42 	bl	8001c60 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e37d      	b.n	80026e4 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a66      	ldr	r2, [pc, #408]	@ (8002188 <HAL_DMA_Init+0x1b8>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d04a      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a65      	ldr	r2, [pc, #404]	@ (800218c <HAL_DMA_Init+0x1bc>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d045      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a63      	ldr	r2, [pc, #396]	@ (8002190 <HAL_DMA_Init+0x1c0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d040      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a62      	ldr	r2, [pc, #392]	@ (8002194 <HAL_DMA_Init+0x1c4>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d03b      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a60      	ldr	r2, [pc, #384]	@ (8002198 <HAL_DMA_Init+0x1c8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d036      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a5f      	ldr	r2, [pc, #380]	@ (800219c <HAL_DMA_Init+0x1cc>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d031      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a5d      	ldr	r2, [pc, #372]	@ (80021a0 <HAL_DMA_Init+0x1d0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d02c      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a5c      	ldr	r2, [pc, #368]	@ (80021a4 <HAL_DMA_Init+0x1d4>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d027      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a5a      	ldr	r2, [pc, #360]	@ (80021a8 <HAL_DMA_Init+0x1d8>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d022      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a59      	ldr	r2, [pc, #356]	@ (80021ac <HAL_DMA_Init+0x1dc>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d01d      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a57      	ldr	r2, [pc, #348]	@ (80021b0 <HAL_DMA_Init+0x1e0>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d018      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a56      	ldr	r2, [pc, #344]	@ (80021b4 <HAL_DMA_Init+0x1e4>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d013      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a54      	ldr	r2, [pc, #336]	@ (80021b8 <HAL_DMA_Init+0x1e8>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d00e      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a53      	ldr	r2, [pc, #332]	@ (80021bc <HAL_DMA_Init+0x1ec>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d009      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a51      	ldr	r2, [pc, #324]	@ (80021c0 <HAL_DMA_Init+0x1f0>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d004      	beq.n	8002088 <HAL_DMA_Init+0xb8>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a50      	ldr	r2, [pc, #320]	@ (80021c4 <HAL_DMA_Init+0x1f4>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d101      	bne.n	800208c <HAL_DMA_Init+0xbc>
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <HAL_DMA_Init+0xbe>
 800208c:	2300      	movs	r3, #0
 800208e:	2b00      	cmp	r3, #0
 8002090:	f000 813c 	beq.w	800230c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2202      	movs	r2, #2
 8002098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a37      	ldr	r2, [pc, #220]	@ (8002188 <HAL_DMA_Init+0x1b8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d04a      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a36      	ldr	r2, [pc, #216]	@ (800218c <HAL_DMA_Init+0x1bc>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d045      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a34      	ldr	r2, [pc, #208]	@ (8002190 <HAL_DMA_Init+0x1c0>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d040      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a33      	ldr	r2, [pc, #204]	@ (8002194 <HAL_DMA_Init+0x1c4>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d03b      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a31      	ldr	r2, [pc, #196]	@ (8002198 <HAL_DMA_Init+0x1c8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d036      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a30      	ldr	r2, [pc, #192]	@ (800219c <HAL_DMA_Init+0x1cc>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d031      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a2e      	ldr	r2, [pc, #184]	@ (80021a0 <HAL_DMA_Init+0x1d0>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d02c      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a2d      	ldr	r2, [pc, #180]	@ (80021a4 <HAL_DMA_Init+0x1d4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d027      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a2b      	ldr	r2, [pc, #172]	@ (80021a8 <HAL_DMA_Init+0x1d8>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d022      	beq.n	8002144 <HAL_DMA_Init+0x174>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a2a      	ldr	r2, [pc, #168]	@ (80021ac <HAL_DMA_Init+0x1dc>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d01d      	beq.n	8002144 <HAL_DMA_Init+0x174>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a28      	ldr	r2, [pc, #160]	@ (80021b0 <HAL_DMA_Init+0x1e0>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d018      	beq.n	8002144 <HAL_DMA_Init+0x174>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a27      	ldr	r2, [pc, #156]	@ (80021b4 <HAL_DMA_Init+0x1e4>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d013      	beq.n	8002144 <HAL_DMA_Init+0x174>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a25      	ldr	r2, [pc, #148]	@ (80021b8 <HAL_DMA_Init+0x1e8>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d00e      	beq.n	8002144 <HAL_DMA_Init+0x174>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a24      	ldr	r2, [pc, #144]	@ (80021bc <HAL_DMA_Init+0x1ec>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d009      	beq.n	8002144 <HAL_DMA_Init+0x174>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a22      	ldr	r2, [pc, #136]	@ (80021c0 <HAL_DMA_Init+0x1f0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d004      	beq.n	8002144 <HAL_DMA_Init+0x174>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <HAL_DMA_Init+0x1f4>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d108      	bne.n	8002156 <HAL_DMA_Init+0x186>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 0201 	bic.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	e007      	b.n	8002166 <HAL_DMA_Init+0x196>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0201 	bic.w	r2, r2, #1
 8002164:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002166:	e02f      	b.n	80021c8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002168:	f7ff fd7a 	bl	8001c60 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b05      	cmp	r3, #5
 8002174:	d928      	bls.n	80021c8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2220      	movs	r2, #32
 800217a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2203      	movs	r2, #3
 8002180:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e2ad      	b.n	80026e4 <HAL_DMA_Init+0x714>
 8002188:	40020010 	.word	0x40020010
 800218c:	40020028 	.word	0x40020028
 8002190:	40020040 	.word	0x40020040
 8002194:	40020058 	.word	0x40020058
 8002198:	40020070 	.word	0x40020070
 800219c:	40020088 	.word	0x40020088
 80021a0:	400200a0 	.word	0x400200a0
 80021a4:	400200b8 	.word	0x400200b8
 80021a8:	40020410 	.word	0x40020410
 80021ac:	40020428 	.word	0x40020428
 80021b0:	40020440 	.word	0x40020440
 80021b4:	40020458 	.word	0x40020458
 80021b8:	40020470 	.word	0x40020470
 80021bc:	40020488 	.word	0x40020488
 80021c0:	400204a0 	.word	0x400204a0
 80021c4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1c8      	bne.n	8002168 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021de:	697a      	ldr	r2, [r7, #20]
 80021e0:	4b73      	ldr	r3, [pc, #460]	@ (80023b0 <HAL_DMA_Init+0x3e0>)
 80021e2:	4013      	ands	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80021ee:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021fa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002206:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	4313      	orrs	r3, r2
 8002212:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	2b04      	cmp	r3, #4
 800221a:	d107      	bne.n	800222c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002224:	4313      	orrs	r3, r2
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	4313      	orrs	r3, r2
 800222a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b28      	cmp	r3, #40	@ 0x28
 8002232:	d903      	bls.n	800223c <HAL_DMA_Init+0x26c>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b2e      	cmp	r3, #46	@ 0x2e
 800223a:	d91f      	bls.n	800227c <HAL_DMA_Init+0x2ac>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b3e      	cmp	r3, #62	@ 0x3e
 8002242:	d903      	bls.n	800224c <HAL_DMA_Init+0x27c>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b42      	cmp	r3, #66	@ 0x42
 800224a:	d917      	bls.n	800227c <HAL_DMA_Init+0x2ac>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b46      	cmp	r3, #70	@ 0x46
 8002252:	d903      	bls.n	800225c <HAL_DMA_Init+0x28c>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b48      	cmp	r3, #72	@ 0x48
 800225a:	d90f      	bls.n	800227c <HAL_DMA_Init+0x2ac>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b4e      	cmp	r3, #78	@ 0x4e
 8002262:	d903      	bls.n	800226c <HAL_DMA_Init+0x29c>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b52      	cmp	r3, #82	@ 0x52
 800226a:	d907      	bls.n	800227c <HAL_DMA_Init+0x2ac>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b73      	cmp	r3, #115	@ 0x73
 8002272:	d905      	bls.n	8002280 <HAL_DMA_Init+0x2b0>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b77      	cmp	r3, #119	@ 0x77
 800227a:	d801      	bhi.n	8002280 <HAL_DMA_Init+0x2b0>
 800227c:	2301      	movs	r3, #1
 800227e:	e000      	b.n	8002282 <HAL_DMA_Init+0x2b2>
 8002280:	2300      	movs	r3, #0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800228c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f023 0307 	bic.w	r3, r3, #7
 80022a4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d117      	bne.n	80022e8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	4313      	orrs	r3, r2
 80022c0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00e      	beq.n	80022e8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f002 fbe0 	bl	8004a90 <DMA_CheckFifoParam>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d008      	beq.n	80022e8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2240      	movs	r2, #64	@ 0x40
 80022da:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e1fd      	b.n	80026e4 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	697a      	ldr	r2, [r7, #20]
 80022ee:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f002 fb1b 	bl	800492c <DMA_CalcBaseAndBitshift>
 80022f6:	4603      	mov	r3, r0
 80022f8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fe:	f003 031f 	and.w	r3, r3, #31
 8002302:	223f      	movs	r2, #63	@ 0x3f
 8002304:	409a      	lsls	r2, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	609a      	str	r2, [r3, #8]
 800230a:	e0fd      	b.n	8002508 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a28      	ldr	r2, [pc, #160]	@ (80023b4 <HAL_DMA_Init+0x3e4>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d04a      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a27      	ldr	r2, [pc, #156]	@ (80023b8 <HAL_DMA_Init+0x3e8>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d045      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a25      	ldr	r2, [pc, #148]	@ (80023bc <HAL_DMA_Init+0x3ec>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d040      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a24      	ldr	r2, [pc, #144]	@ (80023c0 <HAL_DMA_Init+0x3f0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d03b      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a22      	ldr	r2, [pc, #136]	@ (80023c4 <HAL_DMA_Init+0x3f4>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d036      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a21      	ldr	r2, [pc, #132]	@ (80023c8 <HAL_DMA_Init+0x3f8>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d031      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a1f      	ldr	r2, [pc, #124]	@ (80023cc <HAL_DMA_Init+0x3fc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d02c      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a1e      	ldr	r2, [pc, #120]	@ (80023d0 <HAL_DMA_Init+0x400>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d027      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a1c      	ldr	r2, [pc, #112]	@ (80023d4 <HAL_DMA_Init+0x404>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d022      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a1b      	ldr	r2, [pc, #108]	@ (80023d8 <HAL_DMA_Init+0x408>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d01d      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a19      	ldr	r2, [pc, #100]	@ (80023dc <HAL_DMA_Init+0x40c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d018      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a18      	ldr	r2, [pc, #96]	@ (80023e0 <HAL_DMA_Init+0x410>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d013      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a16      	ldr	r2, [pc, #88]	@ (80023e4 <HAL_DMA_Init+0x414>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d00e      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a15      	ldr	r2, [pc, #84]	@ (80023e8 <HAL_DMA_Init+0x418>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d009      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a13      	ldr	r2, [pc, #76]	@ (80023ec <HAL_DMA_Init+0x41c>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d004      	beq.n	80023ac <HAL_DMA_Init+0x3dc>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a12      	ldr	r2, [pc, #72]	@ (80023f0 <HAL_DMA_Init+0x420>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d123      	bne.n	80023f4 <HAL_DMA_Init+0x424>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e022      	b.n	80023f6 <HAL_DMA_Init+0x426>
 80023b0:	fe10803f 	.word	0xfe10803f
 80023b4:	48022c08 	.word	0x48022c08
 80023b8:	48022c1c 	.word	0x48022c1c
 80023bc:	48022c30 	.word	0x48022c30
 80023c0:	48022c44 	.word	0x48022c44
 80023c4:	48022c58 	.word	0x48022c58
 80023c8:	48022c6c 	.word	0x48022c6c
 80023cc:	48022c80 	.word	0x48022c80
 80023d0:	48022c94 	.word	0x48022c94
 80023d4:	58025408 	.word	0x58025408
 80023d8:	5802541c 	.word	0x5802541c
 80023dc:	58025430 	.word	0x58025430
 80023e0:	58025444 	.word	0x58025444
 80023e4:	58025458 	.word	0x58025458
 80023e8:	5802546c 	.word	0x5802546c
 80023ec:	58025480 	.word	0x58025480
 80023f0:	58025494 	.word	0x58025494
 80023f4:	2300      	movs	r3, #0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d07d      	beq.n	80024f6 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a7f      	ldr	r2, [pc, #508]	@ (80025fc <HAL_DMA_Init+0x62c>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d021      	beq.n	8002448 <HAL_DMA_Init+0x478>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a7d      	ldr	r2, [pc, #500]	@ (8002600 <HAL_DMA_Init+0x630>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d01c      	beq.n	8002448 <HAL_DMA_Init+0x478>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a7c      	ldr	r2, [pc, #496]	@ (8002604 <HAL_DMA_Init+0x634>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d017      	beq.n	8002448 <HAL_DMA_Init+0x478>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a7a      	ldr	r2, [pc, #488]	@ (8002608 <HAL_DMA_Init+0x638>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d012      	beq.n	8002448 <HAL_DMA_Init+0x478>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a79      	ldr	r2, [pc, #484]	@ (800260c <HAL_DMA_Init+0x63c>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00d      	beq.n	8002448 <HAL_DMA_Init+0x478>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a77      	ldr	r2, [pc, #476]	@ (8002610 <HAL_DMA_Init+0x640>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d008      	beq.n	8002448 <HAL_DMA_Init+0x478>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a76      	ldr	r2, [pc, #472]	@ (8002614 <HAL_DMA_Init+0x644>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d003      	beq.n	8002448 <HAL_DMA_Init+0x478>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a74      	ldr	r2, [pc, #464]	@ (8002618 <HAL_DMA_Init+0x648>)
 8002446:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2202      	movs	r2, #2
 800244c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	4b6e      	ldr	r3, [pc, #440]	@ (800261c <HAL_DMA_Init+0x64c>)
 8002464:	4013      	ands	r3, r2
 8002466:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2b40      	cmp	r3, #64	@ 0x40
 800246e:	d008      	beq.n	8002482 <HAL_DMA_Init+0x4b2>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b80      	cmp	r3, #128	@ 0x80
 8002476:	d102      	bne.n	800247e <HAL_DMA_Init+0x4ae>
 8002478:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800247c:	e002      	b.n	8002484 <HAL_DMA_Init+0x4b4>
 800247e:	2300      	movs	r3, #0
 8002480:	e000      	b.n	8002484 <HAL_DMA_Init+0x4b4>
 8002482:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	68d2      	ldr	r2, [r2, #12]
 8002488:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800248a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002492:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800249a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80024a2:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80024aa:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80024b2:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	4b55      	ldr	r3, [pc, #340]	@ (8002620 <HAL_DMA_Init+0x650>)
 80024ca:	4413      	add	r3, r2
 80024cc:	4a55      	ldr	r2, [pc, #340]	@ (8002624 <HAL_DMA_Init+0x654>)
 80024ce:	fba2 2303 	umull	r2, r3, r2, r3
 80024d2:	091b      	lsrs	r3, r3, #4
 80024d4:	009a      	lsls	r2, r3, #2
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f002 fa26 	bl	800492c <DMA_CalcBaseAndBitshift>
 80024e0:	4603      	mov	r3, r0
 80024e2:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e8:	f003 031f 	and.w	r3, r3, #31
 80024ec:	2201      	movs	r2, #1
 80024ee:	409a      	lsls	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	e008      	b.n	8002508 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2240      	movs	r2, #64	@ 0x40
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2203      	movs	r2, #3
 8002500:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0ed      	b.n	80026e4 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a46      	ldr	r2, [pc, #280]	@ (8002628 <HAL_DMA_Init+0x658>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d072      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a45      	ldr	r2, [pc, #276]	@ (800262c <HAL_DMA_Init+0x65c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d06d      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a43      	ldr	r2, [pc, #268]	@ (8002630 <HAL_DMA_Init+0x660>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d068      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a42      	ldr	r2, [pc, #264]	@ (8002634 <HAL_DMA_Init+0x664>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d063      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a40      	ldr	r2, [pc, #256]	@ (8002638 <HAL_DMA_Init+0x668>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d05e      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a3f      	ldr	r2, [pc, #252]	@ (800263c <HAL_DMA_Init+0x66c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d059      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a3d      	ldr	r2, [pc, #244]	@ (8002640 <HAL_DMA_Init+0x670>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d054      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a3c      	ldr	r2, [pc, #240]	@ (8002644 <HAL_DMA_Init+0x674>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d04f      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a3a      	ldr	r2, [pc, #232]	@ (8002648 <HAL_DMA_Init+0x678>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d04a      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a39      	ldr	r2, [pc, #228]	@ (800264c <HAL_DMA_Init+0x67c>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d045      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a37      	ldr	r2, [pc, #220]	@ (8002650 <HAL_DMA_Init+0x680>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d040      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a36      	ldr	r2, [pc, #216]	@ (8002654 <HAL_DMA_Init+0x684>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d03b      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a34      	ldr	r2, [pc, #208]	@ (8002658 <HAL_DMA_Init+0x688>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d036      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a33      	ldr	r2, [pc, #204]	@ (800265c <HAL_DMA_Init+0x68c>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d031      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a31      	ldr	r2, [pc, #196]	@ (8002660 <HAL_DMA_Init+0x690>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d02c      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a30      	ldr	r2, [pc, #192]	@ (8002664 <HAL_DMA_Init+0x694>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d027      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a13      	ldr	r2, [pc, #76]	@ (80025fc <HAL_DMA_Init+0x62c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d022      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a12      	ldr	r2, [pc, #72]	@ (8002600 <HAL_DMA_Init+0x630>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d01d      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a10      	ldr	r2, [pc, #64]	@ (8002604 <HAL_DMA_Init+0x634>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d018      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a0f      	ldr	r2, [pc, #60]	@ (8002608 <HAL_DMA_Init+0x638>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d013      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a0d      	ldr	r2, [pc, #52]	@ (800260c <HAL_DMA_Init+0x63c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00e      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a0c      	ldr	r2, [pc, #48]	@ (8002610 <HAL_DMA_Init+0x640>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d009      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <HAL_DMA_Init+0x644>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d004      	beq.n	80025f8 <HAL_DMA_Init+0x628>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a09      	ldr	r2, [pc, #36]	@ (8002618 <HAL_DMA_Init+0x648>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d137      	bne.n	8002668 <HAL_DMA_Init+0x698>
 80025f8:	2301      	movs	r3, #1
 80025fa:	e036      	b.n	800266a <HAL_DMA_Init+0x69a>
 80025fc:	58025408 	.word	0x58025408
 8002600:	5802541c 	.word	0x5802541c
 8002604:	58025430 	.word	0x58025430
 8002608:	58025444 	.word	0x58025444
 800260c:	58025458 	.word	0x58025458
 8002610:	5802546c 	.word	0x5802546c
 8002614:	58025480 	.word	0x58025480
 8002618:	58025494 	.word	0x58025494
 800261c:	fffe000f 	.word	0xfffe000f
 8002620:	a7fdabf8 	.word	0xa7fdabf8
 8002624:	cccccccd 	.word	0xcccccccd
 8002628:	40020010 	.word	0x40020010
 800262c:	40020028 	.word	0x40020028
 8002630:	40020040 	.word	0x40020040
 8002634:	40020058 	.word	0x40020058
 8002638:	40020070 	.word	0x40020070
 800263c:	40020088 	.word	0x40020088
 8002640:	400200a0 	.word	0x400200a0
 8002644:	400200b8 	.word	0x400200b8
 8002648:	40020410 	.word	0x40020410
 800264c:	40020428 	.word	0x40020428
 8002650:	40020440 	.word	0x40020440
 8002654:	40020458 	.word	0x40020458
 8002658:	40020470 	.word	0x40020470
 800265c:	40020488 	.word	0x40020488
 8002660:	400204a0 	.word	0x400204a0
 8002664:	400204b8 	.word	0x400204b8
 8002668:	2300      	movs	r3, #0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d032      	beq.n	80026d4 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f002 fa8a 	bl	8004b88 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2b80      	cmp	r3, #128	@ 0x80
 800267a:	d102      	bne.n	8002682 <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002696:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d010      	beq.n	80026c2 <HAL_DMA_Init+0x6f2>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d80c      	bhi.n	80026c2 <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f002 fb07 	bl	8004cbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80026be:	605a      	str	r2, [r3, #4]
 80026c0:	e008      	b.n	80026d4 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026fa:	2300      	movs	r3, #0
 80026fc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e226      	b.n	8002b56 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800270e:	2b01      	cmp	r3, #1
 8002710:	d101      	bne.n	8002716 <HAL_DMA_Start_IT+0x2a>
 8002712:	2302      	movs	r3, #2
 8002714:	e21f      	b.n	8002b56 <HAL_DMA_Start_IT+0x46a>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b01      	cmp	r3, #1
 8002728:	f040 820a 	bne.w	8002b40 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2202      	movs	r2, #2
 8002730:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a68      	ldr	r2, [pc, #416]	@ (80028e0 <HAL_DMA_Start_IT+0x1f4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d04a      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a66      	ldr	r2, [pc, #408]	@ (80028e4 <HAL_DMA_Start_IT+0x1f8>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d045      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a65      	ldr	r2, [pc, #404]	@ (80028e8 <HAL_DMA_Start_IT+0x1fc>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d040      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a63      	ldr	r2, [pc, #396]	@ (80028ec <HAL_DMA_Start_IT+0x200>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d03b      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a62      	ldr	r2, [pc, #392]	@ (80028f0 <HAL_DMA_Start_IT+0x204>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d036      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a60      	ldr	r2, [pc, #384]	@ (80028f4 <HAL_DMA_Start_IT+0x208>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d031      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a5f      	ldr	r2, [pc, #380]	@ (80028f8 <HAL_DMA_Start_IT+0x20c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d02c      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a5d      	ldr	r2, [pc, #372]	@ (80028fc <HAL_DMA_Start_IT+0x210>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d027      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a5c      	ldr	r2, [pc, #368]	@ (8002900 <HAL_DMA_Start_IT+0x214>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d022      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a5a      	ldr	r2, [pc, #360]	@ (8002904 <HAL_DMA_Start_IT+0x218>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d01d      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a59      	ldr	r2, [pc, #356]	@ (8002908 <HAL_DMA_Start_IT+0x21c>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d018      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a57      	ldr	r2, [pc, #348]	@ (800290c <HAL_DMA_Start_IT+0x220>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d013      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a56      	ldr	r2, [pc, #344]	@ (8002910 <HAL_DMA_Start_IT+0x224>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d00e      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a54      	ldr	r2, [pc, #336]	@ (8002914 <HAL_DMA_Start_IT+0x228>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d009      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a53      	ldr	r2, [pc, #332]	@ (8002918 <HAL_DMA_Start_IT+0x22c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d004      	beq.n	80027da <HAL_DMA_Start_IT+0xee>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a51      	ldr	r2, [pc, #324]	@ (800291c <HAL_DMA_Start_IT+0x230>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d108      	bne.n	80027ec <HAL_DMA_Start_IT+0x100>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0201 	bic.w	r2, r2, #1
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	e007      	b.n	80027fc <HAL_DMA_Start_IT+0x110>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0201 	bic.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	f001 feae 	bl	8004564 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a34      	ldr	r2, [pc, #208]	@ (80028e0 <HAL_DMA_Start_IT+0x1f4>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d04a      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a33      	ldr	r2, [pc, #204]	@ (80028e4 <HAL_DMA_Start_IT+0x1f8>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d045      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a31      	ldr	r2, [pc, #196]	@ (80028e8 <HAL_DMA_Start_IT+0x1fc>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d040      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a30      	ldr	r2, [pc, #192]	@ (80028ec <HAL_DMA_Start_IT+0x200>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d03b      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a2e      	ldr	r2, [pc, #184]	@ (80028f0 <HAL_DMA_Start_IT+0x204>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d036      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a2d      	ldr	r2, [pc, #180]	@ (80028f4 <HAL_DMA_Start_IT+0x208>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d031      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a2b      	ldr	r2, [pc, #172]	@ (80028f8 <HAL_DMA_Start_IT+0x20c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d02c      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a2a      	ldr	r2, [pc, #168]	@ (80028fc <HAL_DMA_Start_IT+0x210>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d027      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a28      	ldr	r2, [pc, #160]	@ (8002900 <HAL_DMA_Start_IT+0x214>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d022      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a27      	ldr	r2, [pc, #156]	@ (8002904 <HAL_DMA_Start_IT+0x218>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d01d      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a25      	ldr	r2, [pc, #148]	@ (8002908 <HAL_DMA_Start_IT+0x21c>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d018      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a24      	ldr	r2, [pc, #144]	@ (800290c <HAL_DMA_Start_IT+0x220>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d013      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a22      	ldr	r2, [pc, #136]	@ (8002910 <HAL_DMA_Start_IT+0x224>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d00e      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a21      	ldr	r2, [pc, #132]	@ (8002914 <HAL_DMA_Start_IT+0x228>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d009      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a1f      	ldr	r2, [pc, #124]	@ (8002918 <HAL_DMA_Start_IT+0x22c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d004      	beq.n	80028a8 <HAL_DMA_Start_IT+0x1bc>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <HAL_DMA_Start_IT+0x230>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d101      	bne.n	80028ac <HAL_DMA_Start_IT+0x1c0>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <HAL_DMA_Start_IT+0x1c2>
 80028ac:	2300      	movs	r3, #0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d036      	beq.n	8002920 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f023 021e 	bic.w	r2, r3, #30
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f042 0216 	orr.w	r2, r2, #22
 80028c4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d03e      	beq.n	800294c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f042 0208 	orr.w	r2, r2, #8
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e035      	b.n	800294c <HAL_DMA_Start_IT+0x260>
 80028e0:	40020010 	.word	0x40020010
 80028e4:	40020028 	.word	0x40020028
 80028e8:	40020040 	.word	0x40020040
 80028ec:	40020058 	.word	0x40020058
 80028f0:	40020070 	.word	0x40020070
 80028f4:	40020088 	.word	0x40020088
 80028f8:	400200a0 	.word	0x400200a0
 80028fc:	400200b8 	.word	0x400200b8
 8002900:	40020410 	.word	0x40020410
 8002904:	40020428 	.word	0x40020428
 8002908:	40020440 	.word	0x40020440
 800290c:	40020458 	.word	0x40020458
 8002910:	40020470 	.word	0x40020470
 8002914:	40020488 	.word	0x40020488
 8002918:	400204a0 	.word	0x400204a0
 800291c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f023 020e 	bic.w	r2, r3, #14
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 020a 	orr.w	r2, r2, #10
 8002932:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002938:	2b00      	cmp	r3, #0
 800293a:	d007      	beq.n	800294c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0204 	orr.w	r2, r2, #4
 800294a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a83      	ldr	r2, [pc, #524]	@ (8002b60 <HAL_DMA_Start_IT+0x474>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d072      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a82      	ldr	r2, [pc, #520]	@ (8002b64 <HAL_DMA_Start_IT+0x478>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d06d      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a80      	ldr	r2, [pc, #512]	@ (8002b68 <HAL_DMA_Start_IT+0x47c>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d068      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a7f      	ldr	r2, [pc, #508]	@ (8002b6c <HAL_DMA_Start_IT+0x480>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d063      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a7d      	ldr	r2, [pc, #500]	@ (8002b70 <HAL_DMA_Start_IT+0x484>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d05e      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a7c      	ldr	r2, [pc, #496]	@ (8002b74 <HAL_DMA_Start_IT+0x488>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d059      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a7a      	ldr	r2, [pc, #488]	@ (8002b78 <HAL_DMA_Start_IT+0x48c>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d054      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a79      	ldr	r2, [pc, #484]	@ (8002b7c <HAL_DMA_Start_IT+0x490>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d04f      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a77      	ldr	r2, [pc, #476]	@ (8002b80 <HAL_DMA_Start_IT+0x494>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d04a      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a76      	ldr	r2, [pc, #472]	@ (8002b84 <HAL_DMA_Start_IT+0x498>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d045      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a74      	ldr	r2, [pc, #464]	@ (8002b88 <HAL_DMA_Start_IT+0x49c>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d040      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a73      	ldr	r2, [pc, #460]	@ (8002b8c <HAL_DMA_Start_IT+0x4a0>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d03b      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a71      	ldr	r2, [pc, #452]	@ (8002b90 <HAL_DMA_Start_IT+0x4a4>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d036      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a70      	ldr	r2, [pc, #448]	@ (8002b94 <HAL_DMA_Start_IT+0x4a8>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d031      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a6e      	ldr	r2, [pc, #440]	@ (8002b98 <HAL_DMA_Start_IT+0x4ac>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d02c      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a6d      	ldr	r2, [pc, #436]	@ (8002b9c <HAL_DMA_Start_IT+0x4b0>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d027      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a6b      	ldr	r2, [pc, #428]	@ (8002ba0 <HAL_DMA_Start_IT+0x4b4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d022      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a6a      	ldr	r2, [pc, #424]	@ (8002ba4 <HAL_DMA_Start_IT+0x4b8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d01d      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a68      	ldr	r2, [pc, #416]	@ (8002ba8 <HAL_DMA_Start_IT+0x4bc>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d018      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a67      	ldr	r2, [pc, #412]	@ (8002bac <HAL_DMA_Start_IT+0x4c0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d013      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a65      	ldr	r2, [pc, #404]	@ (8002bb0 <HAL_DMA_Start_IT+0x4c4>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d00e      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a64      	ldr	r2, [pc, #400]	@ (8002bb4 <HAL_DMA_Start_IT+0x4c8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d009      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a62      	ldr	r2, [pc, #392]	@ (8002bb8 <HAL_DMA_Start_IT+0x4cc>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d004      	beq.n	8002a3c <HAL_DMA_Start_IT+0x350>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a61      	ldr	r2, [pc, #388]	@ (8002bbc <HAL_DMA_Start_IT+0x4d0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d101      	bne.n	8002a40 <HAL_DMA_Start_IT+0x354>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <HAL_DMA_Start_IT+0x356>
 8002a40:	2300      	movs	r3, #0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d01a      	beq.n	8002a7c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a62:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d007      	beq.n	8002a7c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a7a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a37      	ldr	r2, [pc, #220]	@ (8002b60 <HAL_DMA_Start_IT+0x474>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d04a      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a36      	ldr	r2, [pc, #216]	@ (8002b64 <HAL_DMA_Start_IT+0x478>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d045      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a34      	ldr	r2, [pc, #208]	@ (8002b68 <HAL_DMA_Start_IT+0x47c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d040      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a33      	ldr	r2, [pc, #204]	@ (8002b6c <HAL_DMA_Start_IT+0x480>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d03b      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a31      	ldr	r2, [pc, #196]	@ (8002b70 <HAL_DMA_Start_IT+0x484>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d036      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a30      	ldr	r2, [pc, #192]	@ (8002b74 <HAL_DMA_Start_IT+0x488>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d031      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2e      	ldr	r2, [pc, #184]	@ (8002b78 <HAL_DMA_Start_IT+0x48c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d02c      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8002b7c <HAL_DMA_Start_IT+0x490>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d027      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b80 <HAL_DMA_Start_IT+0x494>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d022      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a2a      	ldr	r2, [pc, #168]	@ (8002b84 <HAL_DMA_Start_IT+0x498>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d01d      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a28      	ldr	r2, [pc, #160]	@ (8002b88 <HAL_DMA_Start_IT+0x49c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d018      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a27      	ldr	r2, [pc, #156]	@ (8002b8c <HAL_DMA_Start_IT+0x4a0>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d013      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a25      	ldr	r2, [pc, #148]	@ (8002b90 <HAL_DMA_Start_IT+0x4a4>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d00e      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a24      	ldr	r2, [pc, #144]	@ (8002b94 <HAL_DMA_Start_IT+0x4a8>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d009      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a22      	ldr	r2, [pc, #136]	@ (8002b98 <HAL_DMA_Start_IT+0x4ac>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d004      	beq.n	8002b1c <HAL_DMA_Start_IT+0x430>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a21      	ldr	r2, [pc, #132]	@ (8002b9c <HAL_DMA_Start_IT+0x4b0>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d108      	bne.n	8002b2e <HAL_DMA_Start_IT+0x442>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0201 	orr.w	r2, r2, #1
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	e012      	b.n	8002b54 <HAL_DMA_Start_IT+0x468>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f042 0201 	orr.w	r2, r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	e009      	b.n	8002b54 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b46:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40020010 	.word	0x40020010
 8002b64:	40020028 	.word	0x40020028
 8002b68:	40020040 	.word	0x40020040
 8002b6c:	40020058 	.word	0x40020058
 8002b70:	40020070 	.word	0x40020070
 8002b74:	40020088 	.word	0x40020088
 8002b78:	400200a0 	.word	0x400200a0
 8002b7c:	400200b8 	.word	0x400200b8
 8002b80:	40020410 	.word	0x40020410
 8002b84:	40020428 	.word	0x40020428
 8002b88:	40020440 	.word	0x40020440
 8002b8c:	40020458 	.word	0x40020458
 8002b90:	40020470 	.word	0x40020470
 8002b94:	40020488 	.word	0x40020488
 8002b98:	400204a0 	.word	0x400204a0
 8002b9c:	400204b8 	.word	0x400204b8
 8002ba0:	58025408 	.word	0x58025408
 8002ba4:	5802541c 	.word	0x5802541c
 8002ba8:	58025430 	.word	0x58025430
 8002bac:	58025444 	.word	0x58025444
 8002bb0:	58025458 	.word	0x58025458
 8002bb4:	5802546c 	.word	0x5802546c
 8002bb8:	58025480 	.word	0x58025480
 8002bbc:	58025494 	.word	0x58025494

08002bc0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002bc8:	f7ff f84a 	bl	8001c60 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e2dc      	b.n	8003192 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d008      	beq.n	8002bf6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2280      	movs	r2, #128	@ 0x80
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e2cd      	b.n	8003192 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a76      	ldr	r2, [pc, #472]	@ (8002dd4 <HAL_DMA_Abort+0x214>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d04a      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a74      	ldr	r2, [pc, #464]	@ (8002dd8 <HAL_DMA_Abort+0x218>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d045      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a73      	ldr	r2, [pc, #460]	@ (8002ddc <HAL_DMA_Abort+0x21c>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d040      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a71      	ldr	r2, [pc, #452]	@ (8002de0 <HAL_DMA_Abort+0x220>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d03b      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a70      	ldr	r2, [pc, #448]	@ (8002de4 <HAL_DMA_Abort+0x224>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d036      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a6e      	ldr	r2, [pc, #440]	@ (8002de8 <HAL_DMA_Abort+0x228>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d031      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a6d      	ldr	r2, [pc, #436]	@ (8002dec <HAL_DMA_Abort+0x22c>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d02c      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a6b      	ldr	r2, [pc, #428]	@ (8002df0 <HAL_DMA_Abort+0x230>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d027      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a6a      	ldr	r2, [pc, #424]	@ (8002df4 <HAL_DMA_Abort+0x234>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d022      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a68      	ldr	r2, [pc, #416]	@ (8002df8 <HAL_DMA_Abort+0x238>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d01d      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a67      	ldr	r2, [pc, #412]	@ (8002dfc <HAL_DMA_Abort+0x23c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d018      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a65      	ldr	r2, [pc, #404]	@ (8002e00 <HAL_DMA_Abort+0x240>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d013      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a64      	ldr	r2, [pc, #400]	@ (8002e04 <HAL_DMA_Abort+0x244>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d00e      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a62      	ldr	r2, [pc, #392]	@ (8002e08 <HAL_DMA_Abort+0x248>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d009      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a61      	ldr	r2, [pc, #388]	@ (8002e0c <HAL_DMA_Abort+0x24c>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d004      	beq.n	8002c96 <HAL_DMA_Abort+0xd6>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a5f      	ldr	r2, [pc, #380]	@ (8002e10 <HAL_DMA_Abort+0x250>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d101      	bne.n	8002c9a <HAL_DMA_Abort+0xda>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <HAL_DMA_Abort+0xdc>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 021e 	bic.w	r2, r2, #30
 8002cae:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695a      	ldr	r2, [r3, #20]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cbe:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	617b      	str	r3, [r7, #20]
 8002cc6:	e00a      	b.n	8002cde <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 020e 	bic.w	r2, r2, #14
 8002cd6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a3c      	ldr	r2, [pc, #240]	@ (8002dd4 <HAL_DMA_Abort+0x214>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d072      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a3a      	ldr	r2, [pc, #232]	@ (8002dd8 <HAL_DMA_Abort+0x218>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d06d      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a39      	ldr	r2, [pc, #228]	@ (8002ddc <HAL_DMA_Abort+0x21c>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d068      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a37      	ldr	r2, [pc, #220]	@ (8002de0 <HAL_DMA_Abort+0x220>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d063      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a36      	ldr	r2, [pc, #216]	@ (8002de4 <HAL_DMA_Abort+0x224>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d05e      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a34      	ldr	r2, [pc, #208]	@ (8002de8 <HAL_DMA_Abort+0x228>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d059      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a33      	ldr	r2, [pc, #204]	@ (8002dec <HAL_DMA_Abort+0x22c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d054      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a31      	ldr	r2, [pc, #196]	@ (8002df0 <HAL_DMA_Abort+0x230>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d04f      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a30      	ldr	r2, [pc, #192]	@ (8002df4 <HAL_DMA_Abort+0x234>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d04a      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a2e      	ldr	r2, [pc, #184]	@ (8002df8 <HAL_DMA_Abort+0x238>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d045      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a2d      	ldr	r2, [pc, #180]	@ (8002dfc <HAL_DMA_Abort+0x23c>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d040      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a2b      	ldr	r2, [pc, #172]	@ (8002e00 <HAL_DMA_Abort+0x240>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d03b      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8002e04 <HAL_DMA_Abort+0x244>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d036      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a28      	ldr	r2, [pc, #160]	@ (8002e08 <HAL_DMA_Abort+0x248>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d031      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a27      	ldr	r2, [pc, #156]	@ (8002e0c <HAL_DMA_Abort+0x24c>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d02c      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a25      	ldr	r2, [pc, #148]	@ (8002e10 <HAL_DMA_Abort+0x250>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d027      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a24      	ldr	r2, [pc, #144]	@ (8002e14 <HAL_DMA_Abort+0x254>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d022      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a22      	ldr	r2, [pc, #136]	@ (8002e18 <HAL_DMA_Abort+0x258>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d01d      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a21      	ldr	r2, [pc, #132]	@ (8002e1c <HAL_DMA_Abort+0x25c>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d018      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1f      	ldr	r2, [pc, #124]	@ (8002e20 <HAL_DMA_Abort+0x260>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d013      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1e      	ldr	r2, [pc, #120]	@ (8002e24 <HAL_DMA_Abort+0x264>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d00e      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1c      	ldr	r2, [pc, #112]	@ (8002e28 <HAL_DMA_Abort+0x268>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d009      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8002e2c <HAL_DMA_Abort+0x26c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d004      	beq.n	8002dce <HAL_DMA_Abort+0x20e>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a19      	ldr	r2, [pc, #100]	@ (8002e30 <HAL_DMA_Abort+0x270>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d132      	bne.n	8002e34 <HAL_DMA_Abort+0x274>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e031      	b.n	8002e36 <HAL_DMA_Abort+0x276>
 8002dd2:	bf00      	nop
 8002dd4:	40020010 	.word	0x40020010
 8002dd8:	40020028 	.word	0x40020028
 8002ddc:	40020040 	.word	0x40020040
 8002de0:	40020058 	.word	0x40020058
 8002de4:	40020070 	.word	0x40020070
 8002de8:	40020088 	.word	0x40020088
 8002dec:	400200a0 	.word	0x400200a0
 8002df0:	400200b8 	.word	0x400200b8
 8002df4:	40020410 	.word	0x40020410
 8002df8:	40020428 	.word	0x40020428
 8002dfc:	40020440 	.word	0x40020440
 8002e00:	40020458 	.word	0x40020458
 8002e04:	40020470 	.word	0x40020470
 8002e08:	40020488 	.word	0x40020488
 8002e0c:	400204a0 	.word	0x400204a0
 8002e10:	400204b8 	.word	0x400204b8
 8002e14:	58025408 	.word	0x58025408
 8002e18:	5802541c 	.word	0x5802541c
 8002e1c:	58025430 	.word	0x58025430
 8002e20:	58025444 	.word	0x58025444
 8002e24:	58025458 	.word	0x58025458
 8002e28:	5802546c 	.word	0x5802546c
 8002e2c:	58025480 	.word	0x58025480
 8002e30:	58025494 	.word	0x58025494
 8002e34:	2300      	movs	r3, #0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d007      	beq.n	8002e4a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e48:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a6d      	ldr	r2, [pc, #436]	@ (8003004 <HAL_DMA_Abort+0x444>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d04a      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a6b      	ldr	r2, [pc, #428]	@ (8003008 <HAL_DMA_Abort+0x448>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d045      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a6a      	ldr	r2, [pc, #424]	@ (800300c <HAL_DMA_Abort+0x44c>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d040      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a68      	ldr	r2, [pc, #416]	@ (8003010 <HAL_DMA_Abort+0x450>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d03b      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a67      	ldr	r2, [pc, #412]	@ (8003014 <HAL_DMA_Abort+0x454>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d036      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a65      	ldr	r2, [pc, #404]	@ (8003018 <HAL_DMA_Abort+0x458>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d031      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a64      	ldr	r2, [pc, #400]	@ (800301c <HAL_DMA_Abort+0x45c>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d02c      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a62      	ldr	r2, [pc, #392]	@ (8003020 <HAL_DMA_Abort+0x460>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d027      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a61      	ldr	r2, [pc, #388]	@ (8003024 <HAL_DMA_Abort+0x464>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d022      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a5f      	ldr	r2, [pc, #380]	@ (8003028 <HAL_DMA_Abort+0x468>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d01d      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a5e      	ldr	r2, [pc, #376]	@ (800302c <HAL_DMA_Abort+0x46c>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d018      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a5c      	ldr	r2, [pc, #368]	@ (8003030 <HAL_DMA_Abort+0x470>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d013      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a5b      	ldr	r2, [pc, #364]	@ (8003034 <HAL_DMA_Abort+0x474>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d00e      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a59      	ldr	r2, [pc, #356]	@ (8003038 <HAL_DMA_Abort+0x478>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d009      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a58      	ldr	r2, [pc, #352]	@ (800303c <HAL_DMA_Abort+0x47c>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d004      	beq.n	8002eea <HAL_DMA_Abort+0x32a>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a56      	ldr	r2, [pc, #344]	@ (8003040 <HAL_DMA_Abort+0x480>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d108      	bne.n	8002efc <HAL_DMA_Abort+0x33c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0201 	bic.w	r2, r2, #1
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	e007      	b.n	8002f0c <HAL_DMA_Abort+0x34c>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0201 	bic.w	r2, r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002f0c:	e013      	b.n	8002f36 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f0e:	f7fe fea7 	bl	8001c60 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	d90c      	bls.n	8002f36 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2203      	movs	r2, #3
 8002f26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e12d      	b.n	8003192 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1e5      	bne.n	8002f0e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a2f      	ldr	r2, [pc, #188]	@ (8003004 <HAL_DMA_Abort+0x444>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d04a      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a2d      	ldr	r2, [pc, #180]	@ (8003008 <HAL_DMA_Abort+0x448>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d045      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a2c      	ldr	r2, [pc, #176]	@ (800300c <HAL_DMA_Abort+0x44c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d040      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a2a      	ldr	r2, [pc, #168]	@ (8003010 <HAL_DMA_Abort+0x450>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d03b      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a29      	ldr	r2, [pc, #164]	@ (8003014 <HAL_DMA_Abort+0x454>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d036      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a27      	ldr	r2, [pc, #156]	@ (8003018 <HAL_DMA_Abort+0x458>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d031      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a26      	ldr	r2, [pc, #152]	@ (800301c <HAL_DMA_Abort+0x45c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d02c      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a24      	ldr	r2, [pc, #144]	@ (8003020 <HAL_DMA_Abort+0x460>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d027      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a23      	ldr	r2, [pc, #140]	@ (8003024 <HAL_DMA_Abort+0x464>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d022      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a21      	ldr	r2, [pc, #132]	@ (8003028 <HAL_DMA_Abort+0x468>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d01d      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a20      	ldr	r2, [pc, #128]	@ (800302c <HAL_DMA_Abort+0x46c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d018      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8003030 <HAL_DMA_Abort+0x470>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d013      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a1d      	ldr	r2, [pc, #116]	@ (8003034 <HAL_DMA_Abort+0x474>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d00e      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a1b      	ldr	r2, [pc, #108]	@ (8003038 <HAL_DMA_Abort+0x478>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d009      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800303c <HAL_DMA_Abort+0x47c>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d004      	beq.n	8002fe2 <HAL_DMA_Abort+0x422>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a18      	ldr	r2, [pc, #96]	@ (8003040 <HAL_DMA_Abort+0x480>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d101      	bne.n	8002fe6 <HAL_DMA_Abort+0x426>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <HAL_DMA_Abort+0x428>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d02b      	beq.n	8003044 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff6:	f003 031f 	and.w	r3, r3, #31
 8002ffa:	223f      	movs	r2, #63	@ 0x3f
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	609a      	str	r2, [r3, #8]
 8003002:	e02a      	b.n	800305a <HAL_DMA_Abort+0x49a>
 8003004:	40020010 	.word	0x40020010
 8003008:	40020028 	.word	0x40020028
 800300c:	40020040 	.word	0x40020040
 8003010:	40020058 	.word	0x40020058
 8003014:	40020070 	.word	0x40020070
 8003018:	40020088 	.word	0x40020088
 800301c:	400200a0 	.word	0x400200a0
 8003020:	400200b8 	.word	0x400200b8
 8003024:	40020410 	.word	0x40020410
 8003028:	40020428 	.word	0x40020428
 800302c:	40020440 	.word	0x40020440
 8003030:	40020458 	.word	0x40020458
 8003034:	40020470 	.word	0x40020470
 8003038:	40020488 	.word	0x40020488
 800303c:	400204a0 	.word	0x400204a0
 8003040:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003048:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304e:	f003 031f 	and.w	r3, r3, #31
 8003052:	2201      	movs	r2, #1
 8003054:	409a      	lsls	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a4f      	ldr	r2, [pc, #316]	@ (800319c <HAL_DMA_Abort+0x5dc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d072      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a4d      	ldr	r2, [pc, #308]	@ (80031a0 <HAL_DMA_Abort+0x5e0>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d06d      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a4c      	ldr	r2, [pc, #304]	@ (80031a4 <HAL_DMA_Abort+0x5e4>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d068      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a4a      	ldr	r2, [pc, #296]	@ (80031a8 <HAL_DMA_Abort+0x5e8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d063      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a49      	ldr	r2, [pc, #292]	@ (80031ac <HAL_DMA_Abort+0x5ec>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d05e      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a47      	ldr	r2, [pc, #284]	@ (80031b0 <HAL_DMA_Abort+0x5f0>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d059      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a46      	ldr	r2, [pc, #280]	@ (80031b4 <HAL_DMA_Abort+0x5f4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d054      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a44      	ldr	r2, [pc, #272]	@ (80031b8 <HAL_DMA_Abort+0x5f8>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d04f      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a43      	ldr	r2, [pc, #268]	@ (80031bc <HAL_DMA_Abort+0x5fc>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d04a      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a41      	ldr	r2, [pc, #260]	@ (80031c0 <HAL_DMA_Abort+0x600>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d045      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a40      	ldr	r2, [pc, #256]	@ (80031c4 <HAL_DMA_Abort+0x604>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d040      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a3e      	ldr	r2, [pc, #248]	@ (80031c8 <HAL_DMA_Abort+0x608>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d03b      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a3d      	ldr	r2, [pc, #244]	@ (80031cc <HAL_DMA_Abort+0x60c>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d036      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a3b      	ldr	r2, [pc, #236]	@ (80031d0 <HAL_DMA_Abort+0x610>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d031      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a3a      	ldr	r2, [pc, #232]	@ (80031d4 <HAL_DMA_Abort+0x614>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d02c      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a38      	ldr	r2, [pc, #224]	@ (80031d8 <HAL_DMA_Abort+0x618>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d027      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a37      	ldr	r2, [pc, #220]	@ (80031dc <HAL_DMA_Abort+0x61c>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d022      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a35      	ldr	r2, [pc, #212]	@ (80031e0 <HAL_DMA_Abort+0x620>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d01d      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a34      	ldr	r2, [pc, #208]	@ (80031e4 <HAL_DMA_Abort+0x624>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d018      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a32      	ldr	r2, [pc, #200]	@ (80031e8 <HAL_DMA_Abort+0x628>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a31      	ldr	r2, [pc, #196]	@ (80031ec <HAL_DMA_Abort+0x62c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d00e      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a2f      	ldr	r2, [pc, #188]	@ (80031f0 <HAL_DMA_Abort+0x630>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d009      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a2e      	ldr	r2, [pc, #184]	@ (80031f4 <HAL_DMA_Abort+0x634>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d004      	beq.n	800314a <HAL_DMA_Abort+0x58a>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a2c      	ldr	r2, [pc, #176]	@ (80031f8 <HAL_DMA_Abort+0x638>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d101      	bne.n	800314e <HAL_DMA_Abort+0x58e>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <HAL_DMA_Abort+0x590>
 800314e:	2300      	movs	r3, #0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d015      	beq.n	8003180 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800315c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00c      	beq.n	8003180 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003170:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003174:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800317e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3718      	adds	r7, #24
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40020010 	.word	0x40020010
 80031a0:	40020028 	.word	0x40020028
 80031a4:	40020040 	.word	0x40020040
 80031a8:	40020058 	.word	0x40020058
 80031ac:	40020070 	.word	0x40020070
 80031b0:	40020088 	.word	0x40020088
 80031b4:	400200a0 	.word	0x400200a0
 80031b8:	400200b8 	.word	0x400200b8
 80031bc:	40020410 	.word	0x40020410
 80031c0:	40020428 	.word	0x40020428
 80031c4:	40020440 	.word	0x40020440
 80031c8:	40020458 	.word	0x40020458
 80031cc:	40020470 	.word	0x40020470
 80031d0:	40020488 	.word	0x40020488
 80031d4:	400204a0 	.word	0x400204a0
 80031d8:	400204b8 	.word	0x400204b8
 80031dc:	58025408 	.word	0x58025408
 80031e0:	5802541c 	.word	0x5802541c
 80031e4:	58025430 	.word	0x58025430
 80031e8:	58025444 	.word	0x58025444
 80031ec:	58025458 	.word	0x58025458
 80031f0:	5802546c 	.word	0x5802546c
 80031f4:	58025480 	.word	0x58025480
 80031f8:	58025494 	.word	0x58025494

080031fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e237      	b.n	800367e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d004      	beq.n	8003224 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2280      	movs	r2, #128	@ 0x80
 800321e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e22c      	b.n	800367e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a5c      	ldr	r2, [pc, #368]	@ (800339c <HAL_DMA_Abort_IT+0x1a0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d04a      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a5b      	ldr	r2, [pc, #364]	@ (80033a0 <HAL_DMA_Abort_IT+0x1a4>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d045      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a59      	ldr	r2, [pc, #356]	@ (80033a4 <HAL_DMA_Abort_IT+0x1a8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d040      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a58      	ldr	r2, [pc, #352]	@ (80033a8 <HAL_DMA_Abort_IT+0x1ac>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d03b      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a56      	ldr	r2, [pc, #344]	@ (80033ac <HAL_DMA_Abort_IT+0x1b0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d036      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a55      	ldr	r2, [pc, #340]	@ (80033b0 <HAL_DMA_Abort_IT+0x1b4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d031      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a53      	ldr	r2, [pc, #332]	@ (80033b4 <HAL_DMA_Abort_IT+0x1b8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d02c      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a52      	ldr	r2, [pc, #328]	@ (80033b8 <HAL_DMA_Abort_IT+0x1bc>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d027      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a50      	ldr	r2, [pc, #320]	@ (80033bc <HAL_DMA_Abort_IT+0x1c0>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d022      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a4f      	ldr	r2, [pc, #316]	@ (80033c0 <HAL_DMA_Abort_IT+0x1c4>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d01d      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a4d      	ldr	r2, [pc, #308]	@ (80033c4 <HAL_DMA_Abort_IT+0x1c8>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d018      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a4c      	ldr	r2, [pc, #304]	@ (80033c8 <HAL_DMA_Abort_IT+0x1cc>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d013      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a4a      	ldr	r2, [pc, #296]	@ (80033cc <HAL_DMA_Abort_IT+0x1d0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00e      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a49      	ldr	r2, [pc, #292]	@ (80033d0 <HAL_DMA_Abort_IT+0x1d4>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d009      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a47      	ldr	r2, [pc, #284]	@ (80033d4 <HAL_DMA_Abort_IT+0x1d8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d004      	beq.n	80032c4 <HAL_DMA_Abort_IT+0xc8>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a46      	ldr	r2, [pc, #280]	@ (80033d8 <HAL_DMA_Abort_IT+0x1dc>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d101      	bne.n	80032c8 <HAL_DMA_Abort_IT+0xcc>
 80032c4:	2301      	movs	r3, #1
 80032c6:	e000      	b.n	80032ca <HAL_DMA_Abort_IT+0xce>
 80032c8:	2300      	movs	r3, #0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 8086 	beq.w	80033dc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2204      	movs	r2, #4
 80032d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a2f      	ldr	r2, [pc, #188]	@ (800339c <HAL_DMA_Abort_IT+0x1a0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d04a      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a2e      	ldr	r2, [pc, #184]	@ (80033a0 <HAL_DMA_Abort_IT+0x1a4>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d045      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a2c      	ldr	r2, [pc, #176]	@ (80033a4 <HAL_DMA_Abort_IT+0x1a8>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d040      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a2b      	ldr	r2, [pc, #172]	@ (80033a8 <HAL_DMA_Abort_IT+0x1ac>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d03b      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a29      	ldr	r2, [pc, #164]	@ (80033ac <HAL_DMA_Abort_IT+0x1b0>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d036      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a28      	ldr	r2, [pc, #160]	@ (80033b0 <HAL_DMA_Abort_IT+0x1b4>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d031      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a26      	ldr	r2, [pc, #152]	@ (80033b4 <HAL_DMA_Abort_IT+0x1b8>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d02c      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a25      	ldr	r2, [pc, #148]	@ (80033b8 <HAL_DMA_Abort_IT+0x1bc>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d027      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a23      	ldr	r2, [pc, #140]	@ (80033bc <HAL_DMA_Abort_IT+0x1c0>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d022      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a22      	ldr	r2, [pc, #136]	@ (80033c0 <HAL_DMA_Abort_IT+0x1c4>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d01d      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a20      	ldr	r2, [pc, #128]	@ (80033c4 <HAL_DMA_Abort_IT+0x1c8>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d018      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a1f      	ldr	r2, [pc, #124]	@ (80033c8 <HAL_DMA_Abort_IT+0x1cc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d013      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a1d      	ldr	r2, [pc, #116]	@ (80033cc <HAL_DMA_Abort_IT+0x1d0>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00e      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a1c      	ldr	r2, [pc, #112]	@ (80033d0 <HAL_DMA_Abort_IT+0x1d4>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d009      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a1a      	ldr	r2, [pc, #104]	@ (80033d4 <HAL_DMA_Abort_IT+0x1d8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d004      	beq.n	8003378 <HAL_DMA_Abort_IT+0x17c>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a19      	ldr	r2, [pc, #100]	@ (80033d8 <HAL_DMA_Abort_IT+0x1dc>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d108      	bne.n	800338a <HAL_DMA_Abort_IT+0x18e>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	e178      	b.n	800367c <HAL_DMA_Abort_IT+0x480>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 0201 	bic.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]
 800339a:	e16f      	b.n	800367c <HAL_DMA_Abort_IT+0x480>
 800339c:	40020010 	.word	0x40020010
 80033a0:	40020028 	.word	0x40020028
 80033a4:	40020040 	.word	0x40020040
 80033a8:	40020058 	.word	0x40020058
 80033ac:	40020070 	.word	0x40020070
 80033b0:	40020088 	.word	0x40020088
 80033b4:	400200a0 	.word	0x400200a0
 80033b8:	400200b8 	.word	0x400200b8
 80033bc:	40020410 	.word	0x40020410
 80033c0:	40020428 	.word	0x40020428
 80033c4:	40020440 	.word	0x40020440
 80033c8:	40020458 	.word	0x40020458
 80033cc:	40020470 	.word	0x40020470
 80033d0:	40020488 	.word	0x40020488
 80033d4:	400204a0 	.word	0x400204a0
 80033d8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 020e 	bic.w	r2, r2, #14
 80033ea:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a6c      	ldr	r2, [pc, #432]	@ (80035a4 <HAL_DMA_Abort_IT+0x3a8>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d04a      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a6b      	ldr	r2, [pc, #428]	@ (80035a8 <HAL_DMA_Abort_IT+0x3ac>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d045      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a69      	ldr	r2, [pc, #420]	@ (80035ac <HAL_DMA_Abort_IT+0x3b0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d040      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a68      	ldr	r2, [pc, #416]	@ (80035b0 <HAL_DMA_Abort_IT+0x3b4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d03b      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a66      	ldr	r2, [pc, #408]	@ (80035b4 <HAL_DMA_Abort_IT+0x3b8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d036      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a65      	ldr	r2, [pc, #404]	@ (80035b8 <HAL_DMA_Abort_IT+0x3bc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d031      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a63      	ldr	r2, [pc, #396]	@ (80035bc <HAL_DMA_Abort_IT+0x3c0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d02c      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a62      	ldr	r2, [pc, #392]	@ (80035c0 <HAL_DMA_Abort_IT+0x3c4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d027      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a60      	ldr	r2, [pc, #384]	@ (80035c4 <HAL_DMA_Abort_IT+0x3c8>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d022      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a5f      	ldr	r2, [pc, #380]	@ (80035c8 <HAL_DMA_Abort_IT+0x3cc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d01d      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a5d      	ldr	r2, [pc, #372]	@ (80035cc <HAL_DMA_Abort_IT+0x3d0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d018      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a5c      	ldr	r2, [pc, #368]	@ (80035d0 <HAL_DMA_Abort_IT+0x3d4>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d013      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a5a      	ldr	r2, [pc, #360]	@ (80035d4 <HAL_DMA_Abort_IT+0x3d8>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00e      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a59      	ldr	r2, [pc, #356]	@ (80035d8 <HAL_DMA_Abort_IT+0x3dc>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d009      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a57      	ldr	r2, [pc, #348]	@ (80035dc <HAL_DMA_Abort_IT+0x3e0>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d004      	beq.n	800348c <HAL_DMA_Abort_IT+0x290>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a56      	ldr	r2, [pc, #344]	@ (80035e0 <HAL_DMA_Abort_IT+0x3e4>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d108      	bne.n	800349e <HAL_DMA_Abort_IT+0x2a2>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0201 	bic.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	e007      	b.n	80034ae <HAL_DMA_Abort_IT+0x2b2>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a3c      	ldr	r2, [pc, #240]	@ (80035a4 <HAL_DMA_Abort_IT+0x3a8>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d072      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a3a      	ldr	r2, [pc, #232]	@ (80035a8 <HAL_DMA_Abort_IT+0x3ac>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d06d      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a39      	ldr	r2, [pc, #228]	@ (80035ac <HAL_DMA_Abort_IT+0x3b0>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d068      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a37      	ldr	r2, [pc, #220]	@ (80035b0 <HAL_DMA_Abort_IT+0x3b4>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d063      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a36      	ldr	r2, [pc, #216]	@ (80035b4 <HAL_DMA_Abort_IT+0x3b8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d05e      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a34      	ldr	r2, [pc, #208]	@ (80035b8 <HAL_DMA_Abort_IT+0x3bc>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d059      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a33      	ldr	r2, [pc, #204]	@ (80035bc <HAL_DMA_Abort_IT+0x3c0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d054      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a31      	ldr	r2, [pc, #196]	@ (80035c0 <HAL_DMA_Abort_IT+0x3c4>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d04f      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a30      	ldr	r2, [pc, #192]	@ (80035c4 <HAL_DMA_Abort_IT+0x3c8>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d04a      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a2e      	ldr	r2, [pc, #184]	@ (80035c8 <HAL_DMA_Abort_IT+0x3cc>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d045      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a2d      	ldr	r2, [pc, #180]	@ (80035cc <HAL_DMA_Abort_IT+0x3d0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d040      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a2b      	ldr	r2, [pc, #172]	@ (80035d0 <HAL_DMA_Abort_IT+0x3d4>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d03b      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a2a      	ldr	r2, [pc, #168]	@ (80035d4 <HAL_DMA_Abort_IT+0x3d8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d036      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a28      	ldr	r2, [pc, #160]	@ (80035d8 <HAL_DMA_Abort_IT+0x3dc>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d031      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a27      	ldr	r2, [pc, #156]	@ (80035dc <HAL_DMA_Abort_IT+0x3e0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d02c      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a25      	ldr	r2, [pc, #148]	@ (80035e0 <HAL_DMA_Abort_IT+0x3e4>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d027      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a24      	ldr	r2, [pc, #144]	@ (80035e4 <HAL_DMA_Abort_IT+0x3e8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d022      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a22      	ldr	r2, [pc, #136]	@ (80035e8 <HAL_DMA_Abort_IT+0x3ec>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d01d      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a21      	ldr	r2, [pc, #132]	@ (80035ec <HAL_DMA_Abort_IT+0x3f0>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d018      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a1f      	ldr	r2, [pc, #124]	@ (80035f0 <HAL_DMA_Abort_IT+0x3f4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d013      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a1e      	ldr	r2, [pc, #120]	@ (80035f4 <HAL_DMA_Abort_IT+0x3f8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d00e      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <HAL_DMA_Abort_IT+0x3fc>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d009      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <HAL_DMA_Abort_IT+0x400>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d004      	beq.n	800359e <HAL_DMA_Abort_IT+0x3a2>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a19      	ldr	r2, [pc, #100]	@ (8003600 <HAL_DMA_Abort_IT+0x404>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d132      	bne.n	8003604 <HAL_DMA_Abort_IT+0x408>
 800359e:	2301      	movs	r3, #1
 80035a0:	e031      	b.n	8003606 <HAL_DMA_Abort_IT+0x40a>
 80035a2:	bf00      	nop
 80035a4:	40020010 	.word	0x40020010
 80035a8:	40020028 	.word	0x40020028
 80035ac:	40020040 	.word	0x40020040
 80035b0:	40020058 	.word	0x40020058
 80035b4:	40020070 	.word	0x40020070
 80035b8:	40020088 	.word	0x40020088
 80035bc:	400200a0 	.word	0x400200a0
 80035c0:	400200b8 	.word	0x400200b8
 80035c4:	40020410 	.word	0x40020410
 80035c8:	40020428 	.word	0x40020428
 80035cc:	40020440 	.word	0x40020440
 80035d0:	40020458 	.word	0x40020458
 80035d4:	40020470 	.word	0x40020470
 80035d8:	40020488 	.word	0x40020488
 80035dc:	400204a0 	.word	0x400204a0
 80035e0:	400204b8 	.word	0x400204b8
 80035e4:	58025408 	.word	0x58025408
 80035e8:	5802541c 	.word	0x5802541c
 80035ec:	58025430 	.word	0x58025430
 80035f0:	58025444 	.word	0x58025444
 80035f4:	58025458 	.word	0x58025458
 80035f8:	5802546c 	.word	0x5802546c
 80035fc:	58025480 	.word	0x58025480
 8003600:	58025494 	.word	0x58025494
 8003604:	2300      	movs	r3, #0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d028      	beq.n	800365c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003614:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003618:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	f003 031f 	and.w	r3, r3, #31
 8003628:	2201      	movs	r2, #1
 800362a:	409a      	lsls	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003638:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800364c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003650:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800365a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop

08003688 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	@ 0x28
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003694:	4b67      	ldr	r3, [pc, #412]	@ (8003834 <HAL_DMA_IRQHandler+0x1ac>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a67      	ldr	r2, [pc, #412]	@ (8003838 <HAL_DMA_IRQHandler+0x1b0>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0a9b      	lsrs	r3, r3, #10
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ac:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a5f      	ldr	r2, [pc, #380]	@ (800383c <HAL_DMA_IRQHandler+0x1b4>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d04a      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a5d      	ldr	r2, [pc, #372]	@ (8003840 <HAL_DMA_IRQHandler+0x1b8>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d045      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003844 <HAL_DMA_IRQHandler+0x1bc>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d040      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a5a      	ldr	r2, [pc, #360]	@ (8003848 <HAL_DMA_IRQHandler+0x1c0>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d03b      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a59      	ldr	r2, [pc, #356]	@ (800384c <HAL_DMA_IRQHandler+0x1c4>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d036      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a57      	ldr	r2, [pc, #348]	@ (8003850 <HAL_DMA_IRQHandler+0x1c8>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d031      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a56      	ldr	r2, [pc, #344]	@ (8003854 <HAL_DMA_IRQHandler+0x1cc>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d02c      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a54      	ldr	r2, [pc, #336]	@ (8003858 <HAL_DMA_IRQHandler+0x1d0>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d027      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a53      	ldr	r2, [pc, #332]	@ (800385c <HAL_DMA_IRQHandler+0x1d4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d022      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a51      	ldr	r2, [pc, #324]	@ (8003860 <HAL_DMA_IRQHandler+0x1d8>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d01d      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a50      	ldr	r2, [pc, #320]	@ (8003864 <HAL_DMA_IRQHandler+0x1dc>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d018      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a4e      	ldr	r2, [pc, #312]	@ (8003868 <HAL_DMA_IRQHandler+0x1e0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a4d      	ldr	r2, [pc, #308]	@ (800386c <HAL_DMA_IRQHandler+0x1e4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d00e      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a4b      	ldr	r2, [pc, #300]	@ (8003870 <HAL_DMA_IRQHandler+0x1e8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d009      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a4a      	ldr	r2, [pc, #296]	@ (8003874 <HAL_DMA_IRQHandler+0x1ec>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d004      	beq.n	800375a <HAL_DMA_IRQHandler+0xd2>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a48      	ldr	r2, [pc, #288]	@ (8003878 <HAL_DMA_IRQHandler+0x1f0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d101      	bne.n	800375e <HAL_DMA_IRQHandler+0xd6>
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <HAL_DMA_IRQHandler+0xd8>
 800375e:	2300      	movs	r3, #0
 8003760:	2b00      	cmp	r3, #0
 8003762:	f000 842b 	beq.w	8003fbc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376a:	f003 031f 	and.w	r3, r3, #31
 800376e:	2208      	movs	r2, #8
 8003770:	409a      	lsls	r2, r3
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 80a2 	beq.w	80038c0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a2e      	ldr	r2, [pc, #184]	@ (800383c <HAL_DMA_IRQHandler+0x1b4>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d04a      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a2d      	ldr	r2, [pc, #180]	@ (8003840 <HAL_DMA_IRQHandler+0x1b8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d045      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a2b      	ldr	r2, [pc, #172]	@ (8003844 <HAL_DMA_IRQHandler+0x1bc>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d040      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a2a      	ldr	r2, [pc, #168]	@ (8003848 <HAL_DMA_IRQHandler+0x1c0>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d03b      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a28      	ldr	r2, [pc, #160]	@ (800384c <HAL_DMA_IRQHandler+0x1c4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d036      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a27      	ldr	r2, [pc, #156]	@ (8003850 <HAL_DMA_IRQHandler+0x1c8>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d031      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a25      	ldr	r2, [pc, #148]	@ (8003854 <HAL_DMA_IRQHandler+0x1cc>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d02c      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a24      	ldr	r2, [pc, #144]	@ (8003858 <HAL_DMA_IRQHandler+0x1d0>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d027      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a22      	ldr	r2, [pc, #136]	@ (800385c <HAL_DMA_IRQHandler+0x1d4>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d022      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a21      	ldr	r2, [pc, #132]	@ (8003860 <HAL_DMA_IRQHandler+0x1d8>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d01d      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003864 <HAL_DMA_IRQHandler+0x1dc>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d018      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003868 <HAL_DMA_IRQHandler+0x1e0>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d013      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a1c      	ldr	r2, [pc, #112]	@ (800386c <HAL_DMA_IRQHandler+0x1e4>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d00e      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a1b      	ldr	r2, [pc, #108]	@ (8003870 <HAL_DMA_IRQHandler+0x1e8>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d009      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a19      	ldr	r2, [pc, #100]	@ (8003874 <HAL_DMA_IRQHandler+0x1ec>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d004      	beq.n	800381c <HAL_DMA_IRQHandler+0x194>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a18      	ldr	r2, [pc, #96]	@ (8003878 <HAL_DMA_IRQHandler+0x1f0>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d12f      	bne.n	800387c <HAL_DMA_IRQHandler+0x1f4>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0304 	and.w	r3, r3, #4
 8003826:	2b00      	cmp	r3, #0
 8003828:	bf14      	ite	ne
 800382a:	2301      	movne	r3, #1
 800382c:	2300      	moveq	r3, #0
 800382e:	b2db      	uxtb	r3, r3
 8003830:	e02e      	b.n	8003890 <HAL_DMA_IRQHandler+0x208>
 8003832:	bf00      	nop
 8003834:	24000000 	.word	0x24000000
 8003838:	1b4e81b5 	.word	0x1b4e81b5
 800383c:	40020010 	.word	0x40020010
 8003840:	40020028 	.word	0x40020028
 8003844:	40020040 	.word	0x40020040
 8003848:	40020058 	.word	0x40020058
 800384c:	40020070 	.word	0x40020070
 8003850:	40020088 	.word	0x40020088
 8003854:	400200a0 	.word	0x400200a0
 8003858:	400200b8 	.word	0x400200b8
 800385c:	40020410 	.word	0x40020410
 8003860:	40020428 	.word	0x40020428
 8003864:	40020440 	.word	0x40020440
 8003868:	40020458 	.word	0x40020458
 800386c:	40020470 	.word	0x40020470
 8003870:	40020488 	.word	0x40020488
 8003874:	400204a0 	.word	0x400204a0
 8003878:	400204b8 	.word	0x400204b8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b00      	cmp	r3, #0
 8003888:	bf14      	ite	ne
 800388a:	2301      	movne	r3, #1
 800388c:	2300      	moveq	r3, #0
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d015      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0204 	bic.w	r2, r2, #4
 80038a2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a8:	f003 031f 	and.w	r3, r3, #31
 80038ac:	2208      	movs	r2, #8
 80038ae:	409a      	lsls	r2, r3
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b8:	f043 0201 	orr.w	r2, r3, #1
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c4:	f003 031f 	and.w	r3, r3, #31
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	fa22 f303 	lsr.w	r3, r2, r3
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d06e      	beq.n	80039b4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a69      	ldr	r2, [pc, #420]	@ (8003a80 <HAL_DMA_IRQHandler+0x3f8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d04a      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a67      	ldr	r2, [pc, #412]	@ (8003a84 <HAL_DMA_IRQHandler+0x3fc>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d045      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a66      	ldr	r2, [pc, #408]	@ (8003a88 <HAL_DMA_IRQHandler+0x400>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d040      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a64      	ldr	r2, [pc, #400]	@ (8003a8c <HAL_DMA_IRQHandler+0x404>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d03b      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a63      	ldr	r2, [pc, #396]	@ (8003a90 <HAL_DMA_IRQHandler+0x408>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d036      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a61      	ldr	r2, [pc, #388]	@ (8003a94 <HAL_DMA_IRQHandler+0x40c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d031      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a60      	ldr	r2, [pc, #384]	@ (8003a98 <HAL_DMA_IRQHandler+0x410>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d02c      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a5e      	ldr	r2, [pc, #376]	@ (8003a9c <HAL_DMA_IRQHandler+0x414>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d027      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a5d      	ldr	r2, [pc, #372]	@ (8003aa0 <HAL_DMA_IRQHandler+0x418>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d022      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a5b      	ldr	r2, [pc, #364]	@ (8003aa4 <HAL_DMA_IRQHandler+0x41c>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d01d      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a5a      	ldr	r2, [pc, #360]	@ (8003aa8 <HAL_DMA_IRQHandler+0x420>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d018      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a58      	ldr	r2, [pc, #352]	@ (8003aac <HAL_DMA_IRQHandler+0x424>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d013      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a57      	ldr	r2, [pc, #348]	@ (8003ab0 <HAL_DMA_IRQHandler+0x428>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d00e      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a55      	ldr	r2, [pc, #340]	@ (8003ab4 <HAL_DMA_IRQHandler+0x42c>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d009      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a54      	ldr	r2, [pc, #336]	@ (8003ab8 <HAL_DMA_IRQHandler+0x430>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d004      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2ee>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a52      	ldr	r2, [pc, #328]	@ (8003abc <HAL_DMA_IRQHandler+0x434>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d10a      	bne.n	800398c <HAL_DMA_IRQHandler+0x304>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003980:	2b00      	cmp	r3, #0
 8003982:	bf14      	ite	ne
 8003984:	2301      	movne	r3, #1
 8003986:	2300      	moveq	r3, #0
 8003988:	b2db      	uxtb	r3, r3
 800398a:	e003      	b.n	8003994 <HAL_DMA_IRQHandler+0x30c>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2300      	movs	r3, #0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00d      	beq.n	80039b4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399c:	f003 031f 	and.w	r3, r3, #31
 80039a0:	2201      	movs	r2, #1
 80039a2:	409a      	lsls	r2, r3
 80039a4:	6a3b      	ldr	r3, [r7, #32]
 80039a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ac:	f043 0202 	orr.w	r2, r3, #2
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b8:	f003 031f 	and.w	r3, r3, #31
 80039bc:	2204      	movs	r2, #4
 80039be:	409a      	lsls	r2, r3
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	4013      	ands	r3, r2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 808f 	beq.w	8003ae8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003a80 <HAL_DMA_IRQHandler+0x3f8>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d04a      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003a84 <HAL_DMA_IRQHandler+0x3fc>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d045      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a29      	ldr	r2, [pc, #164]	@ (8003a88 <HAL_DMA_IRQHandler+0x400>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d040      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a27      	ldr	r2, [pc, #156]	@ (8003a8c <HAL_DMA_IRQHandler+0x404>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d03b      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a26      	ldr	r2, [pc, #152]	@ (8003a90 <HAL_DMA_IRQHandler+0x408>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d036      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a24      	ldr	r2, [pc, #144]	@ (8003a94 <HAL_DMA_IRQHandler+0x40c>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d031      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a23      	ldr	r2, [pc, #140]	@ (8003a98 <HAL_DMA_IRQHandler+0x410>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d02c      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a21      	ldr	r2, [pc, #132]	@ (8003a9c <HAL_DMA_IRQHandler+0x414>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d027      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a20      	ldr	r2, [pc, #128]	@ (8003aa0 <HAL_DMA_IRQHandler+0x418>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d022      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a1e      	ldr	r2, [pc, #120]	@ (8003aa4 <HAL_DMA_IRQHandler+0x41c>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d01d      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <HAL_DMA_IRQHandler+0x420>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d018      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8003aac <HAL_DMA_IRQHandler+0x424>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d013      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab0 <HAL_DMA_IRQHandler+0x428>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00e      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a18      	ldr	r2, [pc, #96]	@ (8003ab4 <HAL_DMA_IRQHandler+0x42c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d009      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a17      	ldr	r2, [pc, #92]	@ (8003ab8 <HAL_DMA_IRQHandler+0x430>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d004      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x3e2>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a15      	ldr	r2, [pc, #84]	@ (8003abc <HAL_DMA_IRQHandler+0x434>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d12a      	bne.n	8003ac0 <HAL_DMA_IRQHandler+0x438>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	bf14      	ite	ne
 8003a78:	2301      	movne	r3, #1
 8003a7a:	2300      	moveq	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	e023      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x440>
 8003a80:	40020010 	.word	0x40020010
 8003a84:	40020028 	.word	0x40020028
 8003a88:	40020040 	.word	0x40020040
 8003a8c:	40020058 	.word	0x40020058
 8003a90:	40020070 	.word	0x40020070
 8003a94:	40020088 	.word	0x40020088
 8003a98:	400200a0 	.word	0x400200a0
 8003a9c:	400200b8 	.word	0x400200b8
 8003aa0:	40020410 	.word	0x40020410
 8003aa4:	40020428 	.word	0x40020428
 8003aa8:	40020440 	.word	0x40020440
 8003aac:	40020458 	.word	0x40020458
 8003ab0:	40020470 	.word	0x40020470
 8003ab4:	40020488 	.word	0x40020488
 8003ab8:	400204a0 	.word	0x400204a0
 8003abc:	400204b8 	.word	0x400204b8
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00d      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	2204      	movs	r2, #4
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ae0:	f043 0204 	orr.w	r2, r3, #4
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	2210      	movs	r2, #16
 8003af2:	409a      	lsls	r2, r3
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 80a6 	beq.w	8003c4a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a85      	ldr	r2, [pc, #532]	@ (8003d18 <HAL_DMA_IRQHandler+0x690>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d04a      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a83      	ldr	r2, [pc, #524]	@ (8003d1c <HAL_DMA_IRQHandler+0x694>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d045      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a82      	ldr	r2, [pc, #520]	@ (8003d20 <HAL_DMA_IRQHandler+0x698>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d040      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a80      	ldr	r2, [pc, #512]	@ (8003d24 <HAL_DMA_IRQHandler+0x69c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d03b      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a7f      	ldr	r2, [pc, #508]	@ (8003d28 <HAL_DMA_IRQHandler+0x6a0>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d036      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a7d      	ldr	r2, [pc, #500]	@ (8003d2c <HAL_DMA_IRQHandler+0x6a4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d031      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d30 <HAL_DMA_IRQHandler+0x6a8>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d02c      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a7a      	ldr	r2, [pc, #488]	@ (8003d34 <HAL_DMA_IRQHandler+0x6ac>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d027      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a79      	ldr	r2, [pc, #484]	@ (8003d38 <HAL_DMA_IRQHandler+0x6b0>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d022      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a77      	ldr	r2, [pc, #476]	@ (8003d3c <HAL_DMA_IRQHandler+0x6b4>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d01d      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a76      	ldr	r2, [pc, #472]	@ (8003d40 <HAL_DMA_IRQHandler+0x6b8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d018      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a74      	ldr	r2, [pc, #464]	@ (8003d44 <HAL_DMA_IRQHandler+0x6bc>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d013      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a73      	ldr	r2, [pc, #460]	@ (8003d48 <HAL_DMA_IRQHandler+0x6c0>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d00e      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a71      	ldr	r2, [pc, #452]	@ (8003d4c <HAL_DMA_IRQHandler+0x6c4>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d009      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a70      	ldr	r2, [pc, #448]	@ (8003d50 <HAL_DMA_IRQHandler+0x6c8>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d004      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x516>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a6e      	ldr	r2, [pc, #440]	@ (8003d54 <HAL_DMA_IRQHandler+0x6cc>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d10a      	bne.n	8003bb4 <HAL_DMA_IRQHandler+0x52c>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf14      	ite	ne
 8003bac:	2301      	movne	r3, #1
 8003bae:	2300      	moveq	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	e009      	b.n	8003bc8 <HAL_DMA_IRQHandler+0x540>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	bf14      	ite	ne
 8003bc2:	2301      	movne	r3, #1
 8003bc4:	2300      	moveq	r3, #0
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d03e      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd0:	f003 031f 	and.w	r3, r3, #31
 8003bd4:	2210      	movs	r2, #16
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d018      	beq.n	8003c1c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d108      	bne.n	8003c0a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d024      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	4798      	blx	r3
 8003c08:	e01f      	b.n	8003c4a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d01b      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	4798      	blx	r3
 8003c1a:	e016      	b.n	8003c4a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d107      	bne.n	8003c3a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0208 	bic.w	r2, r2, #8
 8003c38:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4e:	f003 031f 	and.w	r3, r3, #31
 8003c52:	2220      	movs	r2, #32
 8003c54:	409a      	lsls	r2, r3
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 8110 	beq.w	8003e80 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a2c      	ldr	r2, [pc, #176]	@ (8003d18 <HAL_DMA_IRQHandler+0x690>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d04a      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a2b      	ldr	r2, [pc, #172]	@ (8003d1c <HAL_DMA_IRQHandler+0x694>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d045      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a29      	ldr	r2, [pc, #164]	@ (8003d20 <HAL_DMA_IRQHandler+0x698>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d040      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a28      	ldr	r2, [pc, #160]	@ (8003d24 <HAL_DMA_IRQHandler+0x69c>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d03b      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a26      	ldr	r2, [pc, #152]	@ (8003d28 <HAL_DMA_IRQHandler+0x6a0>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d036      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a25      	ldr	r2, [pc, #148]	@ (8003d2c <HAL_DMA_IRQHandler+0x6a4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d031      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a23      	ldr	r2, [pc, #140]	@ (8003d30 <HAL_DMA_IRQHandler+0x6a8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d02c      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a22      	ldr	r2, [pc, #136]	@ (8003d34 <HAL_DMA_IRQHandler+0x6ac>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d027      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a20      	ldr	r2, [pc, #128]	@ (8003d38 <HAL_DMA_IRQHandler+0x6b0>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d022      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a1f      	ldr	r2, [pc, #124]	@ (8003d3c <HAL_DMA_IRQHandler+0x6b4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d01d      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d40 <HAL_DMA_IRQHandler+0x6b8>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d018      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d44 <HAL_DMA_IRQHandler+0x6bc>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d013      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a1a      	ldr	r2, [pc, #104]	@ (8003d48 <HAL_DMA_IRQHandler+0x6c0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d00e      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a19      	ldr	r2, [pc, #100]	@ (8003d4c <HAL_DMA_IRQHandler+0x6c4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d009      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a17      	ldr	r2, [pc, #92]	@ (8003d50 <HAL_DMA_IRQHandler+0x6c8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d004      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x678>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a16      	ldr	r2, [pc, #88]	@ (8003d54 <HAL_DMA_IRQHandler+0x6cc>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d12b      	bne.n	8003d58 <HAL_DMA_IRQHandler+0x6d0>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0310 	and.w	r3, r3, #16
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	bf14      	ite	ne
 8003d0e:	2301      	movne	r3, #1
 8003d10:	2300      	moveq	r3, #0
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	e02a      	b.n	8003d6c <HAL_DMA_IRQHandler+0x6e4>
 8003d16:	bf00      	nop
 8003d18:	40020010 	.word	0x40020010
 8003d1c:	40020028 	.word	0x40020028
 8003d20:	40020040 	.word	0x40020040
 8003d24:	40020058 	.word	0x40020058
 8003d28:	40020070 	.word	0x40020070
 8003d2c:	40020088 	.word	0x40020088
 8003d30:	400200a0 	.word	0x400200a0
 8003d34:	400200b8 	.word	0x400200b8
 8003d38:	40020410 	.word	0x40020410
 8003d3c:	40020428 	.word	0x40020428
 8003d40:	40020440 	.word	0x40020440
 8003d44:	40020458 	.word	0x40020458
 8003d48:	40020470 	.word	0x40020470
 8003d4c:	40020488 	.word	0x40020488
 8003d50:	400204a0 	.word	0x400204a0
 8003d54:	400204b8 	.word	0x400204b8
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	bf14      	ite	ne
 8003d66:	2301      	movne	r3, #1
 8003d68:	2300      	moveq	r3, #0
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 8087 	beq.w	8003e80 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	2220      	movs	r2, #32
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	6a3b      	ldr	r3, [r7, #32]
 8003d80:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b04      	cmp	r3, #4
 8003d8c:	d139      	bne.n	8003e02 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 0216 	bic.w	r2, r2, #22
 8003d9c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003dac:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d103      	bne.n	8003dbe <HAL_DMA_IRQHandler+0x736>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d007      	beq.n	8003dce <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0208 	bic.w	r2, r2, #8
 8003dcc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd2:	f003 031f 	and.w	r3, r3, #31
 8003dd6:	223f      	movs	r2, #63	@ 0x3f
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 8382 	beq.w	80044fc <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	4798      	blx	r3
          }
          return;
 8003e00:	e37c      	b.n	80044fc <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d018      	beq.n	8003e42 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d108      	bne.n	8003e30 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d02c      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	4798      	blx	r3
 8003e2e:	e027      	b.n	8003e80 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d023      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	4798      	blx	r3
 8003e40:	e01e      	b.n	8003e80 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10f      	bne.n	8003e70 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0210 	bic.w	r2, r2, #16
 8003e5e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 833e 	beq.w	8004506 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 8088 	beq.w	8003fa8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a89      	ldr	r2, [pc, #548]	@ (80040cc <HAL_DMA_IRQHandler+0xa44>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d04a      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a88      	ldr	r2, [pc, #544]	@ (80040d0 <HAL_DMA_IRQHandler+0xa48>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d045      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a86      	ldr	r2, [pc, #536]	@ (80040d4 <HAL_DMA_IRQHandler+0xa4c>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d040      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a85      	ldr	r2, [pc, #532]	@ (80040d8 <HAL_DMA_IRQHandler+0xa50>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d03b      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a83      	ldr	r2, [pc, #524]	@ (80040dc <HAL_DMA_IRQHandler+0xa54>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d036      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a82      	ldr	r2, [pc, #520]	@ (80040e0 <HAL_DMA_IRQHandler+0xa58>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d031      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a80      	ldr	r2, [pc, #512]	@ (80040e4 <HAL_DMA_IRQHandler+0xa5c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d02c      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a7f      	ldr	r2, [pc, #508]	@ (80040e8 <HAL_DMA_IRQHandler+0xa60>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d027      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a7d      	ldr	r2, [pc, #500]	@ (80040ec <HAL_DMA_IRQHandler+0xa64>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d022      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a7c      	ldr	r2, [pc, #496]	@ (80040f0 <HAL_DMA_IRQHandler+0xa68>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d01d      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a7a      	ldr	r2, [pc, #488]	@ (80040f4 <HAL_DMA_IRQHandler+0xa6c>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d018      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a79      	ldr	r2, [pc, #484]	@ (80040f8 <HAL_DMA_IRQHandler+0xa70>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d013      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a77      	ldr	r2, [pc, #476]	@ (80040fc <HAL_DMA_IRQHandler+0xa74>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d00e      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a76      	ldr	r2, [pc, #472]	@ (8004100 <HAL_DMA_IRQHandler+0xa78>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d009      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a74      	ldr	r2, [pc, #464]	@ (8004104 <HAL_DMA_IRQHandler+0xa7c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d004      	beq.n	8003f40 <HAL_DMA_IRQHandler+0x8b8>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a73      	ldr	r2, [pc, #460]	@ (8004108 <HAL_DMA_IRQHandler+0xa80>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d108      	bne.n	8003f52 <HAL_DMA_IRQHandler+0x8ca>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0201 	bic.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	e007      	b.n	8003f62 <HAL_DMA_IRQHandler+0x8da>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0201 	bic.w	r2, r2, #1
 8003f60:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3301      	adds	r3, #1
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d307      	bcc.n	8003f7e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f2      	bne.n	8003f62 <HAL_DMA_IRQHandler+0x8da>
 8003f7c:	e000      	b.n	8003f80 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003f7e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d004      	beq.n	8003f98 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2203      	movs	r2, #3
 8003f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003f96:	e003      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 82aa 	beq.w	8004506 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	4798      	blx	r3
 8003fba:	e2a4      	b.n	8004506 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a52      	ldr	r2, [pc, #328]	@ (800410c <HAL_DMA_IRQHandler+0xa84>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d04a      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a51      	ldr	r2, [pc, #324]	@ (8004110 <HAL_DMA_IRQHandler+0xa88>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d045      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a4f      	ldr	r2, [pc, #316]	@ (8004114 <HAL_DMA_IRQHandler+0xa8c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d040      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a4e      	ldr	r2, [pc, #312]	@ (8004118 <HAL_DMA_IRQHandler+0xa90>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d03b      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800411c <HAL_DMA_IRQHandler+0xa94>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d036      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a4b      	ldr	r2, [pc, #300]	@ (8004120 <HAL_DMA_IRQHandler+0xa98>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d031      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a49      	ldr	r2, [pc, #292]	@ (8004124 <HAL_DMA_IRQHandler+0xa9c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d02c      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a48      	ldr	r2, [pc, #288]	@ (8004128 <HAL_DMA_IRQHandler+0xaa0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d027      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a46      	ldr	r2, [pc, #280]	@ (800412c <HAL_DMA_IRQHandler+0xaa4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d022      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a45      	ldr	r2, [pc, #276]	@ (8004130 <HAL_DMA_IRQHandler+0xaa8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d01d      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a43      	ldr	r2, [pc, #268]	@ (8004134 <HAL_DMA_IRQHandler+0xaac>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d018      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a42      	ldr	r2, [pc, #264]	@ (8004138 <HAL_DMA_IRQHandler+0xab0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d013      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a40      	ldr	r2, [pc, #256]	@ (800413c <HAL_DMA_IRQHandler+0xab4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00e      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a3f      	ldr	r2, [pc, #252]	@ (8004140 <HAL_DMA_IRQHandler+0xab8>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d009      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a3d      	ldr	r2, [pc, #244]	@ (8004144 <HAL_DMA_IRQHandler+0xabc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d004      	beq.n	800405c <HAL_DMA_IRQHandler+0x9d4>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a3c      	ldr	r2, [pc, #240]	@ (8004148 <HAL_DMA_IRQHandler+0xac0>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d101      	bne.n	8004060 <HAL_DMA_IRQHandler+0x9d8>
 800405c:	2301      	movs	r3, #1
 800405e:	e000      	b.n	8004062 <HAL_DMA_IRQHandler+0x9da>
 8004060:	2300      	movs	r3, #0
 8004062:	2b00      	cmp	r3, #0
 8004064:	f000 824f 	beq.w	8004506 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	2204      	movs	r2, #4
 800407a:	409a      	lsls	r2, r3
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	4013      	ands	r3, r2
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 80dd 	beq.w	8004240 <HAL_DMA_IRQHandler+0xbb8>
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80d7 	beq.w	8004240 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	2204      	movs	r2, #4
 800409c:	409a      	lsls	r2, r3
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d059      	beq.n	8004160 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d14a      	bne.n	800414c <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 8220 	beq.w	8004500 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040c8:	e21a      	b.n	8004500 <HAL_DMA_IRQHandler+0xe78>
 80040ca:	bf00      	nop
 80040cc:	40020010 	.word	0x40020010
 80040d0:	40020028 	.word	0x40020028
 80040d4:	40020040 	.word	0x40020040
 80040d8:	40020058 	.word	0x40020058
 80040dc:	40020070 	.word	0x40020070
 80040e0:	40020088 	.word	0x40020088
 80040e4:	400200a0 	.word	0x400200a0
 80040e8:	400200b8 	.word	0x400200b8
 80040ec:	40020410 	.word	0x40020410
 80040f0:	40020428 	.word	0x40020428
 80040f4:	40020440 	.word	0x40020440
 80040f8:	40020458 	.word	0x40020458
 80040fc:	40020470 	.word	0x40020470
 8004100:	40020488 	.word	0x40020488
 8004104:	400204a0 	.word	0x400204a0
 8004108:	400204b8 	.word	0x400204b8
 800410c:	48022c08 	.word	0x48022c08
 8004110:	48022c1c 	.word	0x48022c1c
 8004114:	48022c30 	.word	0x48022c30
 8004118:	48022c44 	.word	0x48022c44
 800411c:	48022c58 	.word	0x48022c58
 8004120:	48022c6c 	.word	0x48022c6c
 8004124:	48022c80 	.word	0x48022c80
 8004128:	48022c94 	.word	0x48022c94
 800412c:	58025408 	.word	0x58025408
 8004130:	5802541c 	.word	0x5802541c
 8004134:	58025430 	.word	0x58025430
 8004138:	58025444 	.word	0x58025444
 800413c:	58025458 	.word	0x58025458
 8004140:	5802546c 	.word	0x5802546c
 8004144:	58025480 	.word	0x58025480
 8004148:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 81d5 	beq.w	8004500 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800415e:	e1cf      	b.n	8004500 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	f003 0320 	and.w	r3, r3, #32
 8004166:	2b00      	cmp	r3, #0
 8004168:	d160      	bne.n	800422c <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a7f      	ldr	r2, [pc, #508]	@ (800436c <HAL_DMA_IRQHandler+0xce4>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d04a      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a7d      	ldr	r2, [pc, #500]	@ (8004370 <HAL_DMA_IRQHandler+0xce8>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d045      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a7c      	ldr	r2, [pc, #496]	@ (8004374 <HAL_DMA_IRQHandler+0xcec>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d040      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a7a      	ldr	r2, [pc, #488]	@ (8004378 <HAL_DMA_IRQHandler+0xcf0>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d03b      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a79      	ldr	r2, [pc, #484]	@ (800437c <HAL_DMA_IRQHandler+0xcf4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d036      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a77      	ldr	r2, [pc, #476]	@ (8004380 <HAL_DMA_IRQHandler+0xcf8>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d031      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a76      	ldr	r2, [pc, #472]	@ (8004384 <HAL_DMA_IRQHandler+0xcfc>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d02c      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a74      	ldr	r2, [pc, #464]	@ (8004388 <HAL_DMA_IRQHandler+0xd00>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d027      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a73      	ldr	r2, [pc, #460]	@ (800438c <HAL_DMA_IRQHandler+0xd04>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d022      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a71      	ldr	r2, [pc, #452]	@ (8004390 <HAL_DMA_IRQHandler+0xd08>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d01d      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a70      	ldr	r2, [pc, #448]	@ (8004394 <HAL_DMA_IRQHandler+0xd0c>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d018      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004398 <HAL_DMA_IRQHandler+0xd10>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d013      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a6d      	ldr	r2, [pc, #436]	@ (800439c <HAL_DMA_IRQHandler+0xd14>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d00e      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a6b      	ldr	r2, [pc, #428]	@ (80043a0 <HAL_DMA_IRQHandler+0xd18>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d009      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a6a      	ldr	r2, [pc, #424]	@ (80043a4 <HAL_DMA_IRQHandler+0xd1c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d004      	beq.n	800420a <HAL_DMA_IRQHandler+0xb82>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a68      	ldr	r2, [pc, #416]	@ (80043a8 <HAL_DMA_IRQHandler+0xd20>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d108      	bne.n	800421c <HAL_DMA_IRQHandler+0xb94>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0208 	bic.w	r2, r2, #8
 8004218:	601a      	str	r2, [r3, #0]
 800421a:	e007      	b.n	800422c <HAL_DMA_IRQHandler+0xba4>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0204 	bic.w	r2, r2, #4
 800422a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 8165 	beq.w	8004500 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800423e:	e15f      	b.n	8004500 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004244:	f003 031f 	and.w	r3, r3, #31
 8004248:	2202      	movs	r2, #2
 800424a:	409a      	lsls	r2, r3
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	4013      	ands	r3, r2
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 80c5 	beq.w	80043e0 <HAL_DMA_IRQHandler+0xd58>
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 80bf 	beq.w	80043e0 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004266:	f003 031f 	and.w	r3, r3, #31
 800426a:	2202      	movs	r2, #2
 800426c:	409a      	lsls	r2, r3
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d018      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d109      	bne.n	800429a <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 813a 	beq.w	8004504 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004298:	e134      	b.n	8004504 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 8130 	beq.w	8004504 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042ac:	e12a      	b.n	8004504 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	f003 0320 	and.w	r3, r3, #32
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f040 8089 	bne.w	80043cc <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a2b      	ldr	r2, [pc, #172]	@ (800436c <HAL_DMA_IRQHandler+0xce4>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d04a      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a29      	ldr	r2, [pc, #164]	@ (8004370 <HAL_DMA_IRQHandler+0xce8>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d045      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a28      	ldr	r2, [pc, #160]	@ (8004374 <HAL_DMA_IRQHandler+0xcec>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d040      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a26      	ldr	r2, [pc, #152]	@ (8004378 <HAL_DMA_IRQHandler+0xcf0>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d03b      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a25      	ldr	r2, [pc, #148]	@ (800437c <HAL_DMA_IRQHandler+0xcf4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d036      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a23      	ldr	r2, [pc, #140]	@ (8004380 <HAL_DMA_IRQHandler+0xcf8>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d031      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a22      	ldr	r2, [pc, #136]	@ (8004384 <HAL_DMA_IRQHandler+0xcfc>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d02c      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a20      	ldr	r2, [pc, #128]	@ (8004388 <HAL_DMA_IRQHandler+0xd00>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d027      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a1f      	ldr	r2, [pc, #124]	@ (800438c <HAL_DMA_IRQHandler+0xd04>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d022      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a1d      	ldr	r2, [pc, #116]	@ (8004390 <HAL_DMA_IRQHandler+0xd08>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d01d      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a1c      	ldr	r2, [pc, #112]	@ (8004394 <HAL_DMA_IRQHandler+0xd0c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d018      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a1a      	ldr	r2, [pc, #104]	@ (8004398 <HAL_DMA_IRQHandler+0xd10>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d013      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a19      	ldr	r2, [pc, #100]	@ (800439c <HAL_DMA_IRQHandler+0xd14>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d00e      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a17      	ldr	r2, [pc, #92]	@ (80043a0 <HAL_DMA_IRQHandler+0xd18>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d009      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a16      	ldr	r2, [pc, #88]	@ (80043a4 <HAL_DMA_IRQHandler+0xd1c>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_DMA_IRQHandler+0xcd2>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a14      	ldr	r2, [pc, #80]	@ (80043a8 <HAL_DMA_IRQHandler+0xd20>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d128      	bne.n	80043ac <HAL_DMA_IRQHandler+0xd24>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0214 	bic.w	r2, r2, #20
 8004368:	601a      	str	r2, [r3, #0]
 800436a:	e027      	b.n	80043bc <HAL_DMA_IRQHandler+0xd34>
 800436c:	40020010 	.word	0x40020010
 8004370:	40020028 	.word	0x40020028
 8004374:	40020040 	.word	0x40020040
 8004378:	40020058 	.word	0x40020058
 800437c:	40020070 	.word	0x40020070
 8004380:	40020088 	.word	0x40020088
 8004384:	400200a0 	.word	0x400200a0
 8004388:	400200b8 	.word	0x400200b8
 800438c:	40020410 	.word	0x40020410
 8004390:	40020428 	.word	0x40020428
 8004394:	40020440 	.word	0x40020440
 8004398:	40020458 	.word	0x40020458
 800439c:	40020470 	.word	0x40020470
 80043a0:	40020488 	.word	0x40020488
 80043a4:	400204a0 	.word	0x400204a0
 80043a8:	400204b8 	.word	0x400204b8
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 020a 	bic.w	r2, r2, #10
 80043ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8097 	beq.w	8004504 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043de:	e091      	b.n	8004504 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e4:	f003 031f 	and.w	r3, r3, #31
 80043e8:	2208      	movs	r2, #8
 80043ea:	409a      	lsls	r2, r3
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	4013      	ands	r3, r2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 8088 	beq.w	8004506 <HAL_DMA_IRQHandler+0xe7e>
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 8082 	beq.w	8004506 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a41      	ldr	r2, [pc, #260]	@ (800450c <HAL_DMA_IRQHandler+0xe84>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d04a      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a3f      	ldr	r2, [pc, #252]	@ (8004510 <HAL_DMA_IRQHandler+0xe88>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d045      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a3e      	ldr	r2, [pc, #248]	@ (8004514 <HAL_DMA_IRQHandler+0xe8c>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d040      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a3c      	ldr	r2, [pc, #240]	@ (8004518 <HAL_DMA_IRQHandler+0xe90>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d03b      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a3b      	ldr	r2, [pc, #236]	@ (800451c <HAL_DMA_IRQHandler+0xe94>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d036      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a39      	ldr	r2, [pc, #228]	@ (8004520 <HAL_DMA_IRQHandler+0xe98>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d031      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a38      	ldr	r2, [pc, #224]	@ (8004524 <HAL_DMA_IRQHandler+0xe9c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d02c      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a36      	ldr	r2, [pc, #216]	@ (8004528 <HAL_DMA_IRQHandler+0xea0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d027      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a35      	ldr	r2, [pc, #212]	@ (800452c <HAL_DMA_IRQHandler+0xea4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d022      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a33      	ldr	r2, [pc, #204]	@ (8004530 <HAL_DMA_IRQHandler+0xea8>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d01d      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a32      	ldr	r2, [pc, #200]	@ (8004534 <HAL_DMA_IRQHandler+0xeac>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d018      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a30      	ldr	r2, [pc, #192]	@ (8004538 <HAL_DMA_IRQHandler+0xeb0>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d013      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a2f      	ldr	r2, [pc, #188]	@ (800453c <HAL_DMA_IRQHandler+0xeb4>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00e      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a2d      	ldr	r2, [pc, #180]	@ (8004540 <HAL_DMA_IRQHandler+0xeb8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d009      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a2c      	ldr	r2, [pc, #176]	@ (8004544 <HAL_DMA_IRQHandler+0xebc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d004      	beq.n	80044a2 <HAL_DMA_IRQHandler+0xe1a>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a2a      	ldr	r2, [pc, #168]	@ (8004548 <HAL_DMA_IRQHandler+0xec0>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d108      	bne.n	80044b4 <HAL_DMA_IRQHandler+0xe2c>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 021c 	bic.w	r2, r2, #28
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	e007      	b.n	80044c4 <HAL_DMA_IRQHandler+0xe3c>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 020e 	bic.w	r2, r2, #14
 80044c2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c8:	f003 031f 	and.w	r3, r3, #31
 80044cc:	2201      	movs	r2, #1
 80044ce:	409a      	lsls	r2, r3
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d009      	beq.n	8004506 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	4798      	blx	r3
 80044fa:	e004      	b.n	8004506 <HAL_DMA_IRQHandler+0xe7e>
          return;
 80044fc:	bf00      	nop
 80044fe:	e002      	b.n	8004506 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004500:	bf00      	nop
 8004502:	e000      	b.n	8004506 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004504:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004506:	3728      	adds	r7, #40	@ 0x28
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40020010 	.word	0x40020010
 8004510:	40020028 	.word	0x40020028
 8004514:	40020040 	.word	0x40020040
 8004518:	40020058 	.word	0x40020058
 800451c:	40020070 	.word	0x40020070
 8004520:	40020088 	.word	0x40020088
 8004524:	400200a0 	.word	0x400200a0
 8004528:	400200b8 	.word	0x400200b8
 800452c:	40020410 	.word	0x40020410
 8004530:	40020428 	.word	0x40020428
 8004534:	40020440 	.word	0x40020440
 8004538:	40020458 	.word	0x40020458
 800453c:	40020470 	.word	0x40020470
 8004540:	40020488 	.word	0x40020488
 8004544:	400204a0 	.word	0x400204a0
 8004548:	400204b8 	.word	0x400204b8

0800454c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004558:	4618      	mov	r0, r3
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
 8004570:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004576:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a7f      	ldr	r2, [pc, #508]	@ (8004780 <DMA_SetConfig+0x21c>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d072      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a7d      	ldr	r2, [pc, #500]	@ (8004784 <DMA_SetConfig+0x220>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d06d      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a7c      	ldr	r2, [pc, #496]	@ (8004788 <DMA_SetConfig+0x224>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d068      	beq.n	800466e <DMA_SetConfig+0x10a>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a7a      	ldr	r2, [pc, #488]	@ (800478c <DMA_SetConfig+0x228>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d063      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a79      	ldr	r2, [pc, #484]	@ (8004790 <DMA_SetConfig+0x22c>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d05e      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a77      	ldr	r2, [pc, #476]	@ (8004794 <DMA_SetConfig+0x230>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d059      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a76      	ldr	r2, [pc, #472]	@ (8004798 <DMA_SetConfig+0x234>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d054      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a74      	ldr	r2, [pc, #464]	@ (800479c <DMA_SetConfig+0x238>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d04f      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a73      	ldr	r2, [pc, #460]	@ (80047a0 <DMA_SetConfig+0x23c>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d04a      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a71      	ldr	r2, [pc, #452]	@ (80047a4 <DMA_SetConfig+0x240>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d045      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a70      	ldr	r2, [pc, #448]	@ (80047a8 <DMA_SetConfig+0x244>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d040      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a6e      	ldr	r2, [pc, #440]	@ (80047ac <DMA_SetConfig+0x248>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d03b      	beq.n	800466e <DMA_SetConfig+0x10a>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a6d      	ldr	r2, [pc, #436]	@ (80047b0 <DMA_SetConfig+0x24c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d036      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a6b      	ldr	r2, [pc, #428]	@ (80047b4 <DMA_SetConfig+0x250>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d031      	beq.n	800466e <DMA_SetConfig+0x10a>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a6a      	ldr	r2, [pc, #424]	@ (80047b8 <DMA_SetConfig+0x254>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d02c      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a68      	ldr	r2, [pc, #416]	@ (80047bc <DMA_SetConfig+0x258>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d027      	beq.n	800466e <DMA_SetConfig+0x10a>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a67      	ldr	r2, [pc, #412]	@ (80047c0 <DMA_SetConfig+0x25c>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d022      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a65      	ldr	r2, [pc, #404]	@ (80047c4 <DMA_SetConfig+0x260>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d01d      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a64      	ldr	r2, [pc, #400]	@ (80047c8 <DMA_SetConfig+0x264>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d018      	beq.n	800466e <DMA_SetConfig+0x10a>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a62      	ldr	r2, [pc, #392]	@ (80047cc <DMA_SetConfig+0x268>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d013      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a61      	ldr	r2, [pc, #388]	@ (80047d0 <DMA_SetConfig+0x26c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00e      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a5f      	ldr	r2, [pc, #380]	@ (80047d4 <DMA_SetConfig+0x270>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d009      	beq.n	800466e <DMA_SetConfig+0x10a>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a5e      	ldr	r2, [pc, #376]	@ (80047d8 <DMA_SetConfig+0x274>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d004      	beq.n	800466e <DMA_SetConfig+0x10a>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a5c      	ldr	r2, [pc, #368]	@ (80047dc <DMA_SetConfig+0x278>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d101      	bne.n	8004672 <DMA_SetConfig+0x10e>
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <DMA_SetConfig+0x110>
 8004672:	2300      	movs	r3, #0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00d      	beq.n	8004694 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004680:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004686:	2b00      	cmp	r3, #0
 8004688:	d004      	beq.n	8004694 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004692:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a39      	ldr	r2, [pc, #228]	@ (8004780 <DMA_SetConfig+0x21c>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d04a      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a38      	ldr	r2, [pc, #224]	@ (8004784 <DMA_SetConfig+0x220>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d045      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a36      	ldr	r2, [pc, #216]	@ (8004788 <DMA_SetConfig+0x224>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d040      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a35      	ldr	r2, [pc, #212]	@ (800478c <DMA_SetConfig+0x228>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d03b      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a33      	ldr	r2, [pc, #204]	@ (8004790 <DMA_SetConfig+0x22c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d036      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a32      	ldr	r2, [pc, #200]	@ (8004794 <DMA_SetConfig+0x230>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d031      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a30      	ldr	r2, [pc, #192]	@ (8004798 <DMA_SetConfig+0x234>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d02c      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a2f      	ldr	r2, [pc, #188]	@ (800479c <DMA_SetConfig+0x238>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d027      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a2d      	ldr	r2, [pc, #180]	@ (80047a0 <DMA_SetConfig+0x23c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d022      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a2c      	ldr	r2, [pc, #176]	@ (80047a4 <DMA_SetConfig+0x240>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d01d      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a2a      	ldr	r2, [pc, #168]	@ (80047a8 <DMA_SetConfig+0x244>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d018      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a29      	ldr	r2, [pc, #164]	@ (80047ac <DMA_SetConfig+0x248>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a27      	ldr	r2, [pc, #156]	@ (80047b0 <DMA_SetConfig+0x24c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00e      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a26      	ldr	r2, [pc, #152]	@ (80047b4 <DMA_SetConfig+0x250>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d009      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a24      	ldr	r2, [pc, #144]	@ (80047b8 <DMA_SetConfig+0x254>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d004      	beq.n	8004734 <DMA_SetConfig+0x1d0>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a23      	ldr	r2, [pc, #140]	@ (80047bc <DMA_SetConfig+0x258>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d101      	bne.n	8004738 <DMA_SetConfig+0x1d4>
 8004734:	2301      	movs	r3, #1
 8004736:	e000      	b.n	800473a <DMA_SetConfig+0x1d6>
 8004738:	2300      	movs	r3, #0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d059      	beq.n	80047f2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004742:	f003 031f 	and.w	r3, r3, #31
 8004746:	223f      	movs	r2, #63	@ 0x3f
 8004748:	409a      	lsls	r2, r3
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800475c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	2b40      	cmp	r3, #64	@ 0x40
 800476c:	d138      	bne.n	80047e0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800477e:	e0ae      	b.n	80048de <DMA_SetConfig+0x37a>
 8004780:	40020010 	.word	0x40020010
 8004784:	40020028 	.word	0x40020028
 8004788:	40020040 	.word	0x40020040
 800478c:	40020058 	.word	0x40020058
 8004790:	40020070 	.word	0x40020070
 8004794:	40020088 	.word	0x40020088
 8004798:	400200a0 	.word	0x400200a0
 800479c:	400200b8 	.word	0x400200b8
 80047a0:	40020410 	.word	0x40020410
 80047a4:	40020428 	.word	0x40020428
 80047a8:	40020440 	.word	0x40020440
 80047ac:	40020458 	.word	0x40020458
 80047b0:	40020470 	.word	0x40020470
 80047b4:	40020488 	.word	0x40020488
 80047b8:	400204a0 	.word	0x400204a0
 80047bc:	400204b8 	.word	0x400204b8
 80047c0:	58025408 	.word	0x58025408
 80047c4:	5802541c 	.word	0x5802541c
 80047c8:	58025430 	.word	0x58025430
 80047cc:	58025444 	.word	0x58025444
 80047d0:	58025458 	.word	0x58025458
 80047d4:	5802546c 	.word	0x5802546c
 80047d8:	58025480 	.word	0x58025480
 80047dc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	60da      	str	r2, [r3, #12]
}
 80047f0:	e075      	b.n	80048de <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a3d      	ldr	r2, [pc, #244]	@ (80048ec <DMA_SetConfig+0x388>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d04a      	beq.n	8004892 <DMA_SetConfig+0x32e>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a3b      	ldr	r2, [pc, #236]	@ (80048f0 <DMA_SetConfig+0x38c>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d045      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a3a      	ldr	r2, [pc, #232]	@ (80048f4 <DMA_SetConfig+0x390>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d040      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a38      	ldr	r2, [pc, #224]	@ (80048f8 <DMA_SetConfig+0x394>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d03b      	beq.n	8004892 <DMA_SetConfig+0x32e>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a37      	ldr	r2, [pc, #220]	@ (80048fc <DMA_SetConfig+0x398>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d036      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a35      	ldr	r2, [pc, #212]	@ (8004900 <DMA_SetConfig+0x39c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d031      	beq.n	8004892 <DMA_SetConfig+0x32e>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a34      	ldr	r2, [pc, #208]	@ (8004904 <DMA_SetConfig+0x3a0>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d02c      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a32      	ldr	r2, [pc, #200]	@ (8004908 <DMA_SetConfig+0x3a4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d027      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a31      	ldr	r2, [pc, #196]	@ (800490c <DMA_SetConfig+0x3a8>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d022      	beq.n	8004892 <DMA_SetConfig+0x32e>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a2f      	ldr	r2, [pc, #188]	@ (8004910 <DMA_SetConfig+0x3ac>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d01d      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a2e      	ldr	r2, [pc, #184]	@ (8004914 <DMA_SetConfig+0x3b0>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d018      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a2c      	ldr	r2, [pc, #176]	@ (8004918 <DMA_SetConfig+0x3b4>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d013      	beq.n	8004892 <DMA_SetConfig+0x32e>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a2b      	ldr	r2, [pc, #172]	@ (800491c <DMA_SetConfig+0x3b8>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d00e      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a29      	ldr	r2, [pc, #164]	@ (8004920 <DMA_SetConfig+0x3bc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d009      	beq.n	8004892 <DMA_SetConfig+0x32e>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a28      	ldr	r2, [pc, #160]	@ (8004924 <DMA_SetConfig+0x3c0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d004      	beq.n	8004892 <DMA_SetConfig+0x32e>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a26      	ldr	r2, [pc, #152]	@ (8004928 <DMA_SetConfig+0x3c4>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d101      	bne.n	8004896 <DMA_SetConfig+0x332>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <DMA_SetConfig+0x334>
 8004896:	2300      	movs	r3, #0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d020      	beq.n	80048de <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a0:	f003 031f 	and.w	r3, r3, #31
 80048a4:	2201      	movs	r2, #1
 80048a6:	409a      	lsls	r2, r3
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b40      	cmp	r3, #64	@ 0x40
 80048ba:	d108      	bne.n	80048ce <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	60da      	str	r2, [r3, #12]
}
 80048cc:	e007      	b.n	80048de <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	60da      	str	r2, [r3, #12]
}
 80048de:	bf00      	nop
 80048e0:	371c      	adds	r7, #28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	48022c08 	.word	0x48022c08
 80048f0:	48022c1c 	.word	0x48022c1c
 80048f4:	48022c30 	.word	0x48022c30
 80048f8:	48022c44 	.word	0x48022c44
 80048fc:	48022c58 	.word	0x48022c58
 8004900:	48022c6c 	.word	0x48022c6c
 8004904:	48022c80 	.word	0x48022c80
 8004908:	48022c94 	.word	0x48022c94
 800490c:	58025408 	.word	0x58025408
 8004910:	5802541c 	.word	0x5802541c
 8004914:	58025430 	.word	0x58025430
 8004918:	58025444 	.word	0x58025444
 800491c:	58025458 	.word	0x58025458
 8004920:	5802546c 	.word	0x5802546c
 8004924:	58025480 	.word	0x58025480
 8004928:	58025494 	.word	0x58025494

0800492c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800492c:	b480      	push	{r7}
 800492e:	b085      	sub	sp, #20
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a42      	ldr	r2, [pc, #264]	@ (8004a44 <DMA_CalcBaseAndBitshift+0x118>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d04a      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a41      	ldr	r2, [pc, #260]	@ (8004a48 <DMA_CalcBaseAndBitshift+0x11c>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d045      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a3f      	ldr	r2, [pc, #252]	@ (8004a4c <DMA_CalcBaseAndBitshift+0x120>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d040      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a3e      	ldr	r2, [pc, #248]	@ (8004a50 <DMA_CalcBaseAndBitshift+0x124>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d03b      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a3c      	ldr	r2, [pc, #240]	@ (8004a54 <DMA_CalcBaseAndBitshift+0x128>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d036      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a3b      	ldr	r2, [pc, #236]	@ (8004a58 <DMA_CalcBaseAndBitshift+0x12c>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d031      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a39      	ldr	r2, [pc, #228]	@ (8004a5c <DMA_CalcBaseAndBitshift+0x130>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d02c      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a38      	ldr	r2, [pc, #224]	@ (8004a60 <DMA_CalcBaseAndBitshift+0x134>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d027      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a36      	ldr	r2, [pc, #216]	@ (8004a64 <DMA_CalcBaseAndBitshift+0x138>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d022      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a35      	ldr	r2, [pc, #212]	@ (8004a68 <DMA_CalcBaseAndBitshift+0x13c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d01d      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a33      	ldr	r2, [pc, #204]	@ (8004a6c <DMA_CalcBaseAndBitshift+0x140>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d018      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a32      	ldr	r2, [pc, #200]	@ (8004a70 <DMA_CalcBaseAndBitshift+0x144>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d013      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a30      	ldr	r2, [pc, #192]	@ (8004a74 <DMA_CalcBaseAndBitshift+0x148>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00e      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a2f      	ldr	r2, [pc, #188]	@ (8004a78 <DMA_CalcBaseAndBitshift+0x14c>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d009      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a2d      	ldr	r2, [pc, #180]	@ (8004a7c <DMA_CalcBaseAndBitshift+0x150>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d004      	beq.n	80049d4 <DMA_CalcBaseAndBitshift+0xa8>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004a80 <DMA_CalcBaseAndBitshift+0x154>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d101      	bne.n	80049d8 <DMA_CalcBaseAndBitshift+0xac>
 80049d4:	2301      	movs	r3, #1
 80049d6:	e000      	b.n	80049da <DMA_CalcBaseAndBitshift+0xae>
 80049d8:	2300      	movs	r3, #0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d024      	beq.n	8004a28 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	3b10      	subs	r3, #16
 80049e6:	4a27      	ldr	r2, [pc, #156]	@ (8004a84 <DMA_CalcBaseAndBitshift+0x158>)
 80049e8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ec:	091b      	lsrs	r3, r3, #4
 80049ee:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	4a24      	ldr	r2, [pc, #144]	@ (8004a88 <DMA_CalcBaseAndBitshift+0x15c>)
 80049f8:	5cd3      	ldrb	r3, [r2, r3]
 80049fa:	461a      	mov	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2b03      	cmp	r3, #3
 8004a04:	d908      	bls.n	8004a18 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8004a8c <DMA_CalcBaseAndBitshift+0x160>)
 8004a0e:	4013      	ands	r3, r2
 8004a10:	1d1a      	adds	r2, r3, #4
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a16:	e00d      	b.n	8004a34 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a8c <DMA_CalcBaseAndBitshift+0x160>)
 8004a20:	4013      	ands	r3, r2
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a26:	e005      	b.n	8004a34 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3714      	adds	r7, #20
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr
 8004a44:	40020010 	.word	0x40020010
 8004a48:	40020028 	.word	0x40020028
 8004a4c:	40020040 	.word	0x40020040
 8004a50:	40020058 	.word	0x40020058
 8004a54:	40020070 	.word	0x40020070
 8004a58:	40020088 	.word	0x40020088
 8004a5c:	400200a0 	.word	0x400200a0
 8004a60:	400200b8 	.word	0x400200b8
 8004a64:	40020410 	.word	0x40020410
 8004a68:	40020428 	.word	0x40020428
 8004a6c:	40020440 	.word	0x40020440
 8004a70:	40020458 	.word	0x40020458
 8004a74:	40020470 	.word	0x40020470
 8004a78:	40020488 	.word	0x40020488
 8004a7c:	400204a0 	.word	0x400204a0
 8004a80:	400204b8 	.word	0x400204b8
 8004a84:	aaaaaaab 	.word	0xaaaaaaab
 8004a88:	0800e0c8 	.word	0x0800e0c8
 8004a8c:	fffffc00 	.word	0xfffffc00

08004a90 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d120      	bne.n	8004ae6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d858      	bhi.n	8004b5e <DMA_CheckFifoParam+0xce>
 8004aac:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab4 <DMA_CheckFifoParam+0x24>)
 8004aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab2:	bf00      	nop
 8004ab4:	08004ac5 	.word	0x08004ac5
 8004ab8:	08004ad7 	.word	0x08004ad7
 8004abc:	08004ac5 	.word	0x08004ac5
 8004ac0:	08004b5f 	.word	0x08004b5f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d048      	beq.n	8004b62 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ad4:	e045      	b.n	8004b62 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ada:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ade:	d142      	bne.n	8004b66 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ae4:	e03f      	b.n	8004b66 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004aee:	d123      	bne.n	8004b38 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af4:	2b03      	cmp	r3, #3
 8004af6:	d838      	bhi.n	8004b6a <DMA_CheckFifoParam+0xda>
 8004af8:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <DMA_CheckFifoParam+0x70>)
 8004afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afe:	bf00      	nop
 8004b00:	08004b11 	.word	0x08004b11
 8004b04:	08004b17 	.word	0x08004b17
 8004b08:	08004b11 	.word	0x08004b11
 8004b0c:	08004b29 	.word	0x08004b29
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	73fb      	strb	r3, [r7, #15]
        break;
 8004b14:	e030      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d025      	beq.n	8004b6e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b26:	e022      	b.n	8004b6e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b30:	d11f      	bne.n	8004b72 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b36:	e01c      	b.n	8004b72 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d902      	bls.n	8004b46 <DMA_CheckFifoParam+0xb6>
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d003      	beq.n	8004b4c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004b44:	e018      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	73fb      	strb	r3, [r7, #15]
        break;
 8004b4a:	e015      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00e      	beq.n	8004b76 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	73fb      	strb	r3, [r7, #15]
    break;
 8004b5c:	e00b      	b.n	8004b76 <DMA_CheckFifoParam+0xe6>
        break;
 8004b5e:	bf00      	nop
 8004b60:	e00a      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        break;
 8004b62:	bf00      	nop
 8004b64:	e008      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        break;
 8004b66:	bf00      	nop
 8004b68:	e006      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        break;
 8004b6a:	bf00      	nop
 8004b6c:	e004      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        break;
 8004b6e:	bf00      	nop
 8004b70:	e002      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
        break;
 8004b72:	bf00      	nop
 8004b74:	e000      	b.n	8004b78 <DMA_CheckFifoParam+0xe8>
    break;
 8004b76:	bf00      	nop
    }
  }

  return status;
 8004b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop

08004b88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a38      	ldr	r2, [pc, #224]	@ (8004c7c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d022      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a36      	ldr	r2, [pc, #216]	@ (8004c80 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01d      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a35      	ldr	r2, [pc, #212]	@ (8004c84 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d018      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a33      	ldr	r2, [pc, #204]	@ (8004c88 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d013      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a32      	ldr	r2, [pc, #200]	@ (8004c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d00e      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a30      	ldr	r2, [pc, #192]	@ (8004c90 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d009      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a2f      	ldr	r2, [pc, #188]	@ (8004c94 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d004      	beq.n	8004be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a2d      	ldr	r2, [pc, #180]	@ (8004c98 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d101      	bne.n	8004bea <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004bea:	2300      	movs	r3, #0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d01a      	beq.n	8004c26 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	3b08      	subs	r3, #8
 8004bf8:	4a28      	ldr	r2, [pc, #160]	@ (8004c9c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfe:	091b      	lsrs	r3, r3, #4
 8004c00:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4b26      	ldr	r3, [pc, #152]	@ (8004ca0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004c06:	4413      	add	r3, r2
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a24      	ldr	r2, [pc, #144]	@ (8004ca4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004c14:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f003 031f 	and.w	r3, r3, #31
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	409a      	lsls	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004c24:	e024      	b.n	8004c70 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	3b10      	subs	r3, #16
 8004c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004c30:	fba2 2303 	umull	r2, r3, r2, r3
 8004c34:	091b      	lsrs	r3, r3, #4
 8004c36:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cac <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d806      	bhi.n	8004c4e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	4a1b      	ldr	r2, [pc, #108]	@ (8004cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d902      	bls.n	8004c4e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	3308      	adds	r3, #8
 8004c4c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4b18      	ldr	r3, [pc, #96]	@ (8004cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004c52:	4413      	add	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	461a      	mov	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a16      	ldr	r2, [pc, #88]	@ (8004cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004c60:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f003 031f 	and.w	r3, r3, #31
 8004c68:	2201      	movs	r2, #1
 8004c6a:	409a      	lsls	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c70:	bf00      	nop
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	58025408 	.word	0x58025408
 8004c80:	5802541c 	.word	0x5802541c
 8004c84:	58025430 	.word	0x58025430
 8004c88:	58025444 	.word	0x58025444
 8004c8c:	58025458 	.word	0x58025458
 8004c90:	5802546c 	.word	0x5802546c
 8004c94:	58025480 	.word	0x58025480
 8004c98:	58025494 	.word	0x58025494
 8004c9c:	cccccccd 	.word	0xcccccccd
 8004ca0:	16009600 	.word	0x16009600
 8004ca4:	58025880 	.word	0x58025880
 8004ca8:	aaaaaaab 	.word	0xaaaaaaab
 8004cac:	400204b8 	.word	0x400204b8
 8004cb0:	4002040f 	.word	0x4002040f
 8004cb4:	10008200 	.word	0x10008200
 8004cb8:	40020880 	.word	0x40020880

08004cbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d04a      	beq.n	8004d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d847      	bhi.n	8004d68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a25      	ldr	r2, [pc, #148]	@ (8004d74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d022      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a24      	ldr	r2, [pc, #144]	@ (8004d78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d01d      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a22      	ldr	r2, [pc, #136]	@ (8004d7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d018      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a21      	ldr	r2, [pc, #132]	@ (8004d80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d013      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a1f      	ldr	r2, [pc, #124]	@ (8004d84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d00e      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d009      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a1c      	ldr	r2, [pc, #112]	@ (8004d8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d004      	beq.n	8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a1b      	ldr	r2, [pc, #108]	@ (8004d90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d101      	bne.n	8004d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00a      	beq.n	8004d48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4b17      	ldr	r3, [pc, #92]	@ (8004d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004d36:	4413      	add	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a15      	ldr	r2, [pc, #84]	@ (8004d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004d44:	671a      	str	r2, [r3, #112]	@ 0x70
 8004d46:	e009      	b.n	8004d5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4b14      	ldr	r3, [pc, #80]	@ (8004d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004d4c:	4413      	add	r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	461a      	mov	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a11      	ldr	r2, [pc, #68]	@ (8004da0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004d5a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	2201      	movs	r2, #1
 8004d62:	409a      	lsls	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004d68:	bf00      	nop
 8004d6a:	3714      	adds	r7, #20
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	58025408 	.word	0x58025408
 8004d78:	5802541c 	.word	0x5802541c
 8004d7c:	58025430 	.word	0x58025430
 8004d80:	58025444 	.word	0x58025444
 8004d84:	58025458 	.word	0x58025458
 8004d88:	5802546c 	.word	0x5802546c
 8004d8c:	58025480 	.word	0x58025480
 8004d90:	58025494 	.word	0x58025494
 8004d94:	1600963f 	.word	0x1600963f
 8004d98:	58025940 	.word	0x58025940
 8004d9c:	1000823f 	.word	0x1000823f
 8004da0:	40020940 	.word	0x40020940

08004da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b089      	sub	sp, #36	@ 0x24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004db2:	4b89      	ldr	r3, [pc, #548]	@ (8004fd8 <HAL_GPIO_Init+0x234>)
 8004db4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004db6:	e194      	b.n	80050e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	f000 8186 	beq.w	80050dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 0303 	and.w	r3, r3, #3
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d005      	beq.n	8004de8 <HAL_GPIO_Init+0x44>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f003 0303 	and.w	r3, r3, #3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d130      	bne.n	8004e4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	2203      	movs	r2, #3
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	43db      	mvns	r3, r3
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e1e:	2201      	movs	r2, #1
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	43db      	mvns	r3, r3
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	091b      	lsrs	r3, r3, #4
 8004e34:	f003 0201 	and.w	r2, r3, #1
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69ba      	ldr	r2, [r7, #24]
 8004e48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	2b03      	cmp	r3, #3
 8004e54:	d017      	beq.n	8004e86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	2203      	movs	r2, #3
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	43db      	mvns	r3, r3
 8004e68:	69ba      	ldr	r2, [r7, #24]
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	005b      	lsls	r3, r3, #1
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f003 0303 	and.w	r3, r3, #3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d123      	bne.n	8004eda <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	08da      	lsrs	r2, r3, #3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	3208      	adds	r2, #8
 8004e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	f003 0307 	and.w	r3, r3, #7
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	220f      	movs	r2, #15
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43db      	mvns	r3, r3
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	691a      	ldr	r2, [r3, #16]
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	f003 0307 	and.w	r3, r3, #7
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	08da      	lsrs	r2, r3, #3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	3208      	adds	r2, #8
 8004ed4:	69b9      	ldr	r1, [r7, #24]
 8004ed6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	005b      	lsls	r3, r3, #1
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eea:	43db      	mvns	r3, r3
 8004eec:	69ba      	ldr	r2, [r7, #24]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f003 0203 	and.w	r2, r3, #3
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	fa02 f303 	lsl.w	r3, r2, r3
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f000 80e0 	beq.w	80050dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8004fdc <HAL_GPIO_Init+0x238>)
 8004f1e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004f22:	4a2e      	ldr	r2, [pc, #184]	@ (8004fdc <HAL_GPIO_Init+0x238>)
 8004f24:	f043 0302 	orr.w	r3, r3, #2
 8004f28:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8004f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fdc <HAL_GPIO_Init+0x238>)
 8004f2e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f3a:	4a29      	ldr	r2, [pc, #164]	@ (8004fe0 <HAL_GPIO_Init+0x23c>)
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	089b      	lsrs	r3, r3, #2
 8004f40:	3302      	adds	r3, #2
 8004f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	220f      	movs	r2, #15
 8004f52:	fa02 f303 	lsl.w	r3, r2, r3
 8004f56:	43db      	mvns	r3, r3
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a20      	ldr	r2, [pc, #128]	@ (8004fe4 <HAL_GPIO_Init+0x240>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d052      	beq.n	800500c <HAL_GPIO_Init+0x268>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a1f      	ldr	r2, [pc, #124]	@ (8004fe8 <HAL_GPIO_Init+0x244>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d031      	beq.n	8004fd2 <HAL_GPIO_Init+0x22e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a1e      	ldr	r2, [pc, #120]	@ (8004fec <HAL_GPIO_Init+0x248>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d02b      	beq.n	8004fce <HAL_GPIO_Init+0x22a>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff0 <HAL_GPIO_Init+0x24c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d025      	beq.n	8004fca <HAL_GPIO_Init+0x226>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff4 <HAL_GPIO_Init+0x250>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d01f      	beq.n	8004fc6 <HAL_GPIO_Init+0x222>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <HAL_GPIO_Init+0x254>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d019      	beq.n	8004fc2 <HAL_GPIO_Init+0x21e>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a1a      	ldr	r2, [pc, #104]	@ (8004ffc <HAL_GPIO_Init+0x258>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d013      	beq.n	8004fbe <HAL_GPIO_Init+0x21a>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a19      	ldr	r2, [pc, #100]	@ (8005000 <HAL_GPIO_Init+0x25c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d00d      	beq.n	8004fba <HAL_GPIO_Init+0x216>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a18      	ldr	r2, [pc, #96]	@ (8005004 <HAL_GPIO_Init+0x260>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d007      	beq.n	8004fb6 <HAL_GPIO_Init+0x212>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a17      	ldr	r2, [pc, #92]	@ (8005008 <HAL_GPIO_Init+0x264>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d101      	bne.n	8004fb2 <HAL_GPIO_Init+0x20e>
 8004fae:	2309      	movs	r3, #9
 8004fb0:	e02d      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fb2:	230a      	movs	r3, #10
 8004fb4:	e02b      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fb6:	2308      	movs	r3, #8
 8004fb8:	e029      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fba:	2307      	movs	r3, #7
 8004fbc:	e027      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fbe:	2306      	movs	r3, #6
 8004fc0:	e025      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fc2:	2305      	movs	r3, #5
 8004fc4:	e023      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fc6:	2304      	movs	r3, #4
 8004fc8:	e021      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e01f      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fce:	2302      	movs	r3, #2
 8004fd0:	e01d      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e01b      	b.n	800500e <HAL_GPIO_Init+0x26a>
 8004fd6:	bf00      	nop
 8004fd8:	58000080 	.word	0x58000080
 8004fdc:	58024400 	.word	0x58024400
 8004fe0:	58000400 	.word	0x58000400
 8004fe4:	58020000 	.word	0x58020000
 8004fe8:	58020400 	.word	0x58020400
 8004fec:	58020800 	.word	0x58020800
 8004ff0:	58020c00 	.word	0x58020c00
 8004ff4:	58021000 	.word	0x58021000
 8004ff8:	58021400 	.word	0x58021400
 8004ffc:	58021800 	.word	0x58021800
 8005000:	58021c00 	.word	0x58021c00
 8005004:	58022000 	.word	0x58022000
 8005008:	58022400 	.word	0x58022400
 800500c:	2300      	movs	r3, #0
 800500e:	69fa      	ldr	r2, [r7, #28]
 8005010:	f002 0203 	and.w	r2, r2, #3
 8005014:	0092      	lsls	r2, r2, #2
 8005016:	4093      	lsls	r3, r2
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	4313      	orrs	r3, r2
 800501c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800501e:	4938      	ldr	r1, [pc, #224]	@ (8005100 <HAL_GPIO_Init+0x35c>)
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	089b      	lsrs	r3, r3, #2
 8005024:	3302      	adds	r3, #2
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800502c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	43db      	mvns	r3, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	4013      	ands	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	4313      	orrs	r3, r2
 8005050:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005052:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800505a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	43db      	mvns	r3, r3
 8005066:	69ba      	ldr	r2, [r7, #24]
 8005068:	4013      	ands	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005080:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	43db      	mvns	r3, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4013      	ands	r3, r2
 8005096:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	43db      	mvns	r3, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4013      	ands	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	3301      	adds	r3, #1
 80050e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	fa22 f303 	lsr.w	r3, r2, r3
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f47f ae63 	bne.w	8004db8 <HAL_GPIO_Init+0x14>
  }
}
 80050f2:	bf00      	nop
 80050f4:	bf00      	nop
 80050f6:	3724      	adds	r7, #36	@ 0x24
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	58000400 	.word	0x58000400

08005104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	460b      	mov	r3, r1
 800510e:	807b      	strh	r3, [r7, #2]
 8005110:	4613      	mov	r3, r2
 8005112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005114:	787b      	ldrb	r3, [r7, #1]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800511a:	887a      	ldrh	r2, [r7, #2]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005120:	e003      	b.n	800512a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005122:	887b      	ldrh	r3, [r7, #2]
 8005124:	041a      	lsls	r2, r3, #16
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	619a      	str	r2, [r3, #24]
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
	...

08005138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e08b      	b.n	8005262 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d106      	bne.n	8005164 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7fb fc8e 	bl	8000a80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2224      	movs	r2, #36	@ 0x24
 8005168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 0201 	bic.w	r2, r2, #1
 800517a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005188:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689a      	ldr	r2, [r3, #8]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005198:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d107      	bne.n	80051b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051ae:	609a      	str	r2, [r3, #8]
 80051b0:	e006      	b.n	80051c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689a      	ldr	r2, [r3, #8]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80051be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d108      	bne.n	80051da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051d6:	605a      	str	r2, [r3, #4]
 80051d8:	e007      	b.n	80051ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6859      	ldr	r1, [r3, #4]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4b1d      	ldr	r3, [pc, #116]	@ (800526c <HAL_I2C_Init+0x134>)
 80051f6:	430b      	orrs	r3, r1
 80051f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005208:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691a      	ldr	r2, [r3, #16]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	430a      	orrs	r2, r1
 8005222:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	69d9      	ldr	r1, [r3, #28]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a1a      	ldr	r2, [r3, #32]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0201 	orr.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3708      	adds	r7, #8
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	02008000 	.word	0x02008000

08005270 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b20      	cmp	r3, #32
 8005284:	d138      	bne.n	80052f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005290:	2302      	movs	r3, #2
 8005292:	e032      	b.n	80052fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2224      	movs	r2, #36	@ 0x24
 80052a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f022 0201 	bic.w	r2, r2, #1
 80052b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80052c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6819      	ldr	r1, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f042 0201 	orr.w	r2, r2, #1
 80052e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80052f4:	2300      	movs	r3, #0
 80052f6:	e000      	b.n	80052fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80052f8:	2302      	movs	r3, #2
  }
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005306:	b480      	push	{r7}
 8005308:	b085      	sub	sp, #20
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b20      	cmp	r3, #32
 800531a:	d139      	bne.n	8005390 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005322:	2b01      	cmp	r3, #1
 8005324:	d101      	bne.n	800532a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005326:	2302      	movs	r3, #2
 8005328:	e033      	b.n	8005392 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2224      	movs	r2, #36	@ 0x24
 8005336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0201 	bic.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005358:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	021b      	lsls	r3, r3, #8
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	4313      	orrs	r3, r2
 8005362:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f042 0201 	orr.w	r2, r2, #1
 800537a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800538c:	2300      	movs	r3, #0
 800538e:	e000      	b.n	8005392 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005390:	2302      	movs	r3, #2
  }
}
 8005392:	4618      	mov	r0, r3
 8005394:	3714      	adds	r7, #20
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
	...

080053a0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80053a8:	4b29      	ldr	r3, [pc, #164]	@ (8005450 <HAL_PWREx_ConfigSupply+0xb0>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0307 	and.w	r3, r3, #7
 80053b0:	2b06      	cmp	r3, #6
 80053b2:	d00a      	beq.n	80053ca <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80053b4:	4b26      	ldr	r3, [pc, #152]	@ (8005450 <HAL_PWREx_ConfigSupply+0xb0>)
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d001      	beq.n	80053c6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e040      	b.n	8005448 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	e03e      	b.n	8005448 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80053ca:	4b21      	ldr	r3, [pc, #132]	@ (8005450 <HAL_PWREx_ConfigSupply+0xb0>)
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80053d2:	491f      	ldr	r1, [pc, #124]	@ (8005450 <HAL_PWREx_ConfigSupply+0xb0>)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80053da:	f7fc fc41 	bl	8001c60 <HAL_GetTick>
 80053de:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80053e0:	e009      	b.n	80053f6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80053e2:	f7fc fc3d 	bl	8001c60 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053f0:	d901      	bls.n	80053f6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e028      	b.n	8005448 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80053f6:	4b16      	ldr	r3, [pc, #88]	@ (8005450 <HAL_PWREx_ConfigSupply+0xb0>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005402:	d1ee      	bne.n	80053e2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b1e      	cmp	r3, #30
 8005408:	d008      	beq.n	800541c <HAL_PWREx_ConfigSupply+0x7c>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b2e      	cmp	r3, #46	@ 0x2e
 800540e:	d005      	beq.n	800541c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2b1d      	cmp	r3, #29
 8005414:	d002      	beq.n	800541c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b2d      	cmp	r3, #45	@ 0x2d
 800541a:	d114      	bne.n	8005446 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800541c:	f7fc fc20 	bl	8001c60 <HAL_GetTick>
 8005420:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005422:	e009      	b.n	8005438 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005424:	f7fc fc1c 	bl	8001c60 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005432:	d901      	bls.n	8005438 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e007      	b.n	8005448 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005438:	4b05      	ldr	r3, [pc, #20]	@ (8005450 <HAL_PWREx_ConfigSupply+0xb0>)
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005444:	d1ee      	bne.n	8005424 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	58024800 	.word	0x58024800

08005454 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b08c      	sub	sp, #48	@ 0x30
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d102      	bne.n	8005468 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	f000 bc1f 	b.w	8005ca6 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 80b3 	beq.w	80055dc <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005476:	4b95      	ldr	r3, [pc, #596]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005480:	4b92      	ldr	r3, [pc, #584]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005484:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005488:	2b10      	cmp	r3, #16
 800548a:	d007      	beq.n	800549c <HAL_RCC_OscConfig+0x48>
 800548c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548e:	2b18      	cmp	r3, #24
 8005490:	d112      	bne.n	80054b8 <HAL_RCC_OscConfig+0x64>
 8005492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005494:	f003 0303 	and.w	r3, r3, #3
 8005498:	2b02      	cmp	r3, #2
 800549a:	d10d      	bne.n	80054b8 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800549c:	4b8b      	ldr	r3, [pc, #556]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 8098 	beq.w	80055da <HAL_RCC_OscConfig+0x186>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f040 8093 	bne.w	80055da <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e3f6      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c0:	d106      	bne.n	80054d0 <HAL_RCC_OscConfig+0x7c>
 80054c2:	4b82      	ldr	r3, [pc, #520]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a81      	ldr	r2, [pc, #516]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054cc:	6013      	str	r3, [r2, #0]
 80054ce:	e058      	b.n	8005582 <HAL_RCC_OscConfig+0x12e>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d112      	bne.n	80054fe <HAL_RCC_OscConfig+0xaa>
 80054d8:	4b7c      	ldr	r3, [pc, #496]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a7b      	ldr	r2, [pc, #492]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054e2:	6013      	str	r3, [r2, #0]
 80054e4:	4b79      	ldr	r3, [pc, #484]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a78      	ldr	r2, [pc, #480]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054ea:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	4b76      	ldr	r3, [pc, #472]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a75      	ldr	r2, [pc, #468]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80054f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	e041      	b.n	8005582 <HAL_RCC_OscConfig+0x12e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005506:	d112      	bne.n	800552e <HAL_RCC_OscConfig+0xda>
 8005508:	4b70      	ldr	r3, [pc, #448]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a6f      	ldr	r2, [pc, #444]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800550e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005512:	6013      	str	r3, [r2, #0]
 8005514:	4b6d      	ldr	r3, [pc, #436]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a6c      	ldr	r2, [pc, #432]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800551a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800551e:	6013      	str	r3, [r2, #0]
 8005520:	4b6a      	ldr	r3, [pc, #424]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a69      	ldr	r2, [pc, #420]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005526:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	e029      	b.n	8005582 <HAL_RCC_OscConfig+0x12e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005536:	d112      	bne.n	800555e <HAL_RCC_OscConfig+0x10a>
 8005538:	4b64      	ldr	r3, [pc, #400]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a63      	ldr	r2, [pc, #396]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800553e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005542:	6013      	str	r3, [r2, #0]
 8005544:	4b61      	ldr	r3, [pc, #388]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a60      	ldr	r2, [pc, #384]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800554a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800554e:	6013      	str	r3, [r2, #0]
 8005550:	4b5e      	ldr	r3, [pc, #376]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a5d      	ldr	r2, [pc, #372]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005556:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800555a:	6013      	str	r3, [r2, #0]
 800555c:	e011      	b.n	8005582 <HAL_RCC_OscConfig+0x12e>
 800555e:	4b5b      	ldr	r3, [pc, #364]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a5a      	ldr	r2, [pc, #360]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005564:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	4b58      	ldr	r3, [pc, #352]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a57      	ldr	r2, [pc, #348]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005570:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	4b55      	ldr	r3, [pc, #340]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a54      	ldr	r2, [pc, #336]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800557c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005580:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d013      	beq.n	80055b2 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800558a:	f7fc fb69 	bl	8001c60 <HAL_GetTick>
 800558e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005590:	e008      	b.n	80055a4 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005592:	f7fc fb65 	bl	8001c60 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b64      	cmp	r3, #100	@ 0x64
 800559e:	d901      	bls.n	80055a4 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e380      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80055a4:	4b49      	ldr	r3, [pc, #292]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0f0      	beq.n	8005592 <HAL_RCC_OscConfig+0x13e>
 80055b0:	e014      	b.n	80055dc <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b2:	f7fc fb55 	bl	8001c60 <HAL_GetTick>
 80055b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80055b8:	e008      	b.n	80055cc <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ba:	f7fc fb51 	bl	8001c60 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	2b64      	cmp	r3, #100	@ 0x64
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e36c      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80055cc:	4b3f      	ldr	r3, [pc, #252]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1f0      	bne.n	80055ba <HAL_RCC_OscConfig+0x166>
 80055d8:	e000      	b.n	80055dc <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 808c 	beq.w	8005702 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ea:	4b38      	ldr	r3, [pc, #224]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055f2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055f4:	4b35      	ldr	r3, [pc, #212]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80055f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f8:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80055fa:	6a3b      	ldr	r3, [r7, #32]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d007      	beq.n	8005610 <HAL_RCC_OscConfig+0x1bc>
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	2b18      	cmp	r3, #24
 8005604:	d137      	bne.n	8005676 <HAL_RCC_OscConfig+0x222>
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	2b00      	cmp	r3, #0
 800560e:	d132      	bne.n	8005676 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005610:	4b2e      	ldr	r3, [pc, #184]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0304 	and.w	r3, r3, #4
 8005618:	2b00      	cmp	r3, #0
 800561a:	d005      	beq.n	8005628 <HAL_RCC_OscConfig+0x1d4>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d101      	bne.n	8005628 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e33e      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005628:	4b28      	ldr	r3, [pc, #160]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f023 0219 	bic.w	r2, r3, #25
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	4925      	ldr	r1, [pc, #148]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005636:	4313      	orrs	r3, r2
 8005638:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800563a:	f7fc fb11 	bl	8001c60 <HAL_GetTick>
 800563e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005640:	e008      	b.n	8005654 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005642:	f7fc fb0d 	bl	8001c60 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d901      	bls.n	8005654 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e328      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005654:	4b1d      	ldr	r3, [pc, #116]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0304 	and.w	r3, r3, #4
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0f0      	beq.n	8005642 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005660:	4b1a      	ldr	r3, [pc, #104]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	061b      	lsls	r3, r3, #24
 800566e:	4917      	ldr	r1, [pc, #92]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005670:	4313      	orrs	r3, r2
 8005672:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005674:	e045      	b.n	8005702 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d028      	beq.n	80056d0 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800567e:	4b13      	ldr	r3, [pc, #76]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f023 0219 	bic.w	r2, r3, #25
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	4910      	ldr	r1, [pc, #64]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 800568c:	4313      	orrs	r3, r2
 800568e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005690:	f7fc fae6 	bl	8001c60 <HAL_GetTick>
 8005694:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005696:	e008      	b.n	80056aa <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005698:	f7fc fae2 	bl	8001c60 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d901      	bls.n	80056aa <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e2fd      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80056aa:	4b08      	ldr	r3, [pc, #32]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0f0      	beq.n	8005698 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b6:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	061b      	lsls	r3, r3, #24
 80056c4:	4901      	ldr	r1, [pc, #4]	@ (80056cc <HAL_RCC_OscConfig+0x278>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	604b      	str	r3, [r1, #4]
 80056ca:	e01a      	b.n	8005702 <HAL_RCC_OscConfig+0x2ae>
 80056cc:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056d0:	4b97      	ldr	r3, [pc, #604]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a96      	ldr	r2, [pc, #600]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80056d6:	f023 0301 	bic.w	r3, r3, #1
 80056da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056dc:	f7fc fac0 	bl	8001c60 <HAL_GetTick>
 80056e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80056e2:	e008      	b.n	80056f6 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056e4:	f7fc fabc 	bl	8001c60 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e2d7      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80056f6:	4b8e      	ldr	r3, [pc, #568]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1f0      	bne.n	80056e4 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0310 	and.w	r3, r3, #16
 800570a:	2b00      	cmp	r3, #0
 800570c:	d06a      	beq.n	80057e4 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800570e:	4b88      	ldr	r3, [pc, #544]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005716:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005718:	4b85      	ldr	r3, [pc, #532]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b08      	cmp	r3, #8
 8005722:	d007      	beq.n	8005734 <HAL_RCC_OscConfig+0x2e0>
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	2b18      	cmp	r3, #24
 8005728:	d11b      	bne.n	8005762 <HAL_RCC_OscConfig+0x30e>
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	f003 0303 	and.w	r3, r3, #3
 8005730:	2b01      	cmp	r3, #1
 8005732:	d116      	bne.n	8005762 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005734:	4b7e      	ldr	r3, [pc, #504]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <HAL_RCC_OscConfig+0x2f8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	69db      	ldr	r3, [r3, #28]
 8005744:	2b80      	cmp	r3, #128	@ 0x80
 8005746:	d001      	beq.n	800574c <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e2ac      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800574c:	4b78      	ldr	r3, [pc, #480]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a1b      	ldr	r3, [r3, #32]
 8005758:	061b      	lsls	r3, r3, #24
 800575a:	4975      	ldr	r1, [pc, #468]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800575c:	4313      	orrs	r3, r2
 800575e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005760:	e040      	b.n	80057e4 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d023      	beq.n	80057b2 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800576a:	4b71      	ldr	r3, [pc, #452]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a70      	ldr	r2, [pc, #448]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005774:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005776:	f7fc fa73 	bl	8001c60 <HAL_GetTick>
 800577a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800577c:	e008      	b.n	8005790 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800577e:	f7fc fa6f 	bl	8001c60 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d901      	bls.n	8005790 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e28a      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005790:	4b67      	ldr	r3, [pc, #412]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005798:	2b00      	cmp	r3, #0
 800579a:	d0f0      	beq.n	800577e <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800579c:	4b64      	ldr	r3, [pc, #400]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	061b      	lsls	r3, r3, #24
 80057aa:	4961      	ldr	r1, [pc, #388]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	60cb      	str	r3, [r1, #12]
 80057b0:	e018      	b.n	80057e4 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80057b2:	4b5f      	ldr	r3, [pc, #380]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a5e      	ldr	r2, [pc, #376]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80057b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057be:	f7fc fa4f 	bl	8001c60 <HAL_GetTick>
 80057c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80057c4:	e008      	b.n	80057d8 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80057c6:	f7fc fa4b 	bl	8001c60 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e266      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80057d8:	4b55      	ldr	r3, [pc, #340]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1f0      	bne.n	80057c6 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d036      	beq.n	800585e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d019      	beq.n	800582c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80057fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057fc:	4a4c      	ldr	r2, [pc, #304]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005804:	f7fc fa2c 	bl	8001c60 <HAL_GetTick>
 8005808:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580c:	f7fc fa28 	bl	8001c60 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e243      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800581e:	4b44      	ldr	r3, [pc, #272]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x3b8>
 800582a:	e018      	b.n	800585e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800582c:	4b40      	ldr	r3, [pc, #256]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800582e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005830:	4a3f      	ldr	r2, [pc, #252]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005832:	f023 0301 	bic.w	r3, r3, #1
 8005836:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005838:	f7fc fa12 	bl	8001c60 <HAL_GetTick>
 800583c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005840:	f7fc fa0e 	bl	8001c60 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e229      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005852:	4b37      	ldr	r3, [pc, #220]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005856:	f003 0302 	and.w	r3, r3, #2
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1f0      	bne.n	8005840 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b00      	cmp	r3, #0
 8005868:	d036      	beq.n	80058d8 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d019      	beq.n	80058a6 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005872:	4b2f      	ldr	r3, [pc, #188]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a2e      	ldr	r2, [pc, #184]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005878:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800587c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800587e:	f7fc f9ef 	bl	8001c60 <HAL_GetTick>
 8005882:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005884:	e008      	b.n	8005898 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005886:	f7fc f9eb 	bl	8001c60 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	2b02      	cmp	r3, #2
 8005892:	d901      	bls.n	8005898 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e206      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005898:	4b25      	ldr	r3, [pc, #148]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0f0      	beq.n	8005886 <HAL_RCC_OscConfig+0x432>
 80058a4:	e018      	b.n	80058d8 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80058a6:	4b22      	ldr	r3, [pc, #136]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a21      	ldr	r2, [pc, #132]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80058ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80058b2:	f7fc f9d5 	bl	8001c60 <HAL_GetTick>
 80058b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80058b8:	e008      	b.n	80058cc <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058ba:	f7fc f9d1 	bl	8001c60 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e1ec      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80058cc:	4b18      	ldr	r3, [pc, #96]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1f0      	bne.n	80058ba <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 0304 	and.w	r3, r3, #4
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80af 	beq.w	8005a44 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80058e6:	4b13      	ldr	r3, [pc, #76]	@ (8005934 <HAL_RCC_OscConfig+0x4e0>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a12      	ldr	r2, [pc, #72]	@ (8005934 <HAL_RCC_OscConfig+0x4e0>)
 80058ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058f2:	f7fc f9b5 	bl	8001c60 <HAL_GetTick>
 80058f6:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058f8:	e008      	b.n	800590c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058fa:	f7fc f9b1 	bl	8001c60 <HAL_GetTick>
 80058fe:	4602      	mov	r2, r0
 8005900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005902:	1ad3      	subs	r3, r2, r3
 8005904:	2b64      	cmp	r3, #100	@ 0x64
 8005906:	d901      	bls.n	800590c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e1cc      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800590c:	4b09      	ldr	r3, [pc, #36]	@ (8005934 <HAL_RCC_OscConfig+0x4e0>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005914:	2b00      	cmp	r3, #0
 8005916:	d0f0      	beq.n	80058fa <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d10b      	bne.n	8005938 <HAL_RCC_OscConfig+0x4e4>
 8005920:	4b03      	ldr	r3, [pc, #12]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005924:	4a02      	ldr	r2, [pc, #8]	@ (8005930 <HAL_RCC_OscConfig+0x4dc>)
 8005926:	f043 0301 	orr.w	r3, r3, #1
 800592a:	6713      	str	r3, [r2, #112]	@ 0x70
 800592c:	e05b      	b.n	80059e6 <HAL_RCC_OscConfig+0x592>
 800592e:	bf00      	nop
 8005930:	58024400 	.word	0x58024400
 8005934:	58024800 	.word	0x58024800
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d112      	bne.n	8005966 <HAL_RCC_OscConfig+0x512>
 8005940:	4b9d      	ldr	r3, [pc, #628]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005942:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005944:	4a9c      	ldr	r2, [pc, #624]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005946:	f023 0301 	bic.w	r3, r3, #1
 800594a:	6713      	str	r3, [r2, #112]	@ 0x70
 800594c:	4b9a      	ldr	r3, [pc, #616]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 800594e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005950:	4a99      	ldr	r2, [pc, #612]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005952:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005956:	6713      	str	r3, [r2, #112]	@ 0x70
 8005958:	4b97      	ldr	r3, [pc, #604]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 800595a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800595c:	4a96      	ldr	r2, [pc, #600]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 800595e:	f023 0304 	bic.w	r3, r3, #4
 8005962:	6713      	str	r3, [r2, #112]	@ 0x70
 8005964:	e03f      	b.n	80059e6 <HAL_RCC_OscConfig+0x592>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	2b05      	cmp	r3, #5
 800596c:	d112      	bne.n	8005994 <HAL_RCC_OscConfig+0x540>
 800596e:	4b92      	ldr	r3, [pc, #584]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005972:	4a91      	ldr	r2, [pc, #580]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005974:	f043 0304 	orr.w	r3, r3, #4
 8005978:	6713      	str	r3, [r2, #112]	@ 0x70
 800597a:	4b8f      	ldr	r3, [pc, #572]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 800597c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800597e:	4a8e      	ldr	r2, [pc, #568]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005980:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005984:	6713      	str	r3, [r2, #112]	@ 0x70
 8005986:	4b8c      	ldr	r3, [pc, #560]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598a:	4a8b      	ldr	r2, [pc, #556]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 800598c:	f043 0301 	orr.w	r3, r3, #1
 8005990:	6713      	str	r3, [r2, #112]	@ 0x70
 8005992:	e028      	b.n	80059e6 <HAL_RCC_OscConfig+0x592>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	2b85      	cmp	r3, #133	@ 0x85
 800599a:	d112      	bne.n	80059c2 <HAL_RCC_OscConfig+0x56e>
 800599c:	4b86      	ldr	r3, [pc, #536]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 800599e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a0:	4a85      	ldr	r2, [pc, #532]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059a2:	f043 0304 	orr.w	r3, r3, #4
 80059a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80059a8:	4b83      	ldr	r3, [pc, #524]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ac:	4a82      	ldr	r2, [pc, #520]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80059b4:	4b80      	ldr	r3, [pc, #512]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b8:	4a7f      	ldr	r2, [pc, #508]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059ba:	f043 0301 	orr.w	r3, r3, #1
 80059be:	6713      	str	r3, [r2, #112]	@ 0x70
 80059c0:	e011      	b.n	80059e6 <HAL_RCC_OscConfig+0x592>
 80059c2:	4b7d      	ldr	r3, [pc, #500]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c6:	4a7c      	ldr	r2, [pc, #496]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059c8:	f023 0301 	bic.w	r3, r3, #1
 80059cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ce:	4b7a      	ldr	r3, [pc, #488]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d2:	4a79      	ldr	r2, [pc, #484]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059d4:	f023 0304 	bic.w	r3, r3, #4
 80059d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80059da:	4b77      	ldr	r3, [pc, #476]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059de:	4a76      	ldr	r2, [pc, #472]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 80059e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059e4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d015      	beq.n	8005a1a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ee:	f7fc f937 	bl	8001c60 <HAL_GetTick>
 80059f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80059f4:	e00a      	b.n	8005a0c <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f6:	f7fc f933 	bl	8001c60 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d901      	bls.n	8005a0c <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e14c      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a0c:	4b6a      	ldr	r3, [pc, #424]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0ee      	beq.n	80059f6 <HAL_RCC_OscConfig+0x5a2>
 8005a18:	e014      	b.n	8005a44 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a1a:	f7fc f921 	bl	8001c60 <HAL_GetTick>
 8005a1e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a20:	e00a      	b.n	8005a38 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a22:	f7fc f91d 	bl	8001c60 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d901      	bls.n	8005a38 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e136      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a38:	4b5f      	ldr	r3, [pc, #380]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1ee      	bne.n	8005a22 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 812b 	beq.w	8005ca4 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005a4e:	4b5a      	ldr	r3, [pc, #360]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a56:	2b18      	cmp	r3, #24
 8005a58:	f000 80bb 	beq.w	8005bd2 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	f040 8095 	bne.w	8005b90 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a66:	4b54      	ldr	r3, [pc, #336]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a53      	ldr	r2, [pc, #332]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a72:	f7fc f8f5 	bl	8001c60 <HAL_GetTick>
 8005a76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a78:	e008      	b.n	8005a8c <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a7a:	f7fc f8f1 	bl	8001c60 <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d901      	bls.n	8005a8c <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e10c      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a8c:	4b4a      	ldr	r3, [pc, #296]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1f0      	bne.n	8005a7a <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a98:	4b47      	ldr	r3, [pc, #284]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005a9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a9c:	4b47      	ldr	r3, [pc, #284]	@ (8005bbc <HAL_RCC_OscConfig+0x768>)
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005aa8:	0112      	lsls	r2, r2, #4
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	4942      	ldr	r1, [pc, #264]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	628b      	str	r3, [r1, #40]	@ 0x28
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ac0:	3b01      	subs	r3, #1
 8005ac2:	025b      	lsls	r3, r3, #9
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005acc:	3b01      	subs	r3, #1
 8005ace:	041b      	lsls	r3, r3, #16
 8005ad0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005ad4:	431a      	orrs	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ada:	3b01      	subs	r3, #1
 8005adc:	061b      	lsls	r3, r3, #24
 8005ade:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005ae2:	4935      	ldr	r1, [pc, #212]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005ae8:	4b33      	ldr	r3, [pc, #204]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aec:	4a32      	ldr	r2, [pc, #200]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005aee:	f023 0301 	bic.w	r3, r3, #1
 8005af2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005af4:	4b30      	ldr	r3, [pc, #192]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005af6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005af8:	4b31      	ldr	r3, [pc, #196]	@ (8005bc0 <HAL_RCC_OscConfig+0x76c>)
 8005afa:	4013      	ands	r3, r2
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b00:	00d2      	lsls	r2, r2, #3
 8005b02:	492d      	ldr	r1, [pc, #180]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005b08:	4b2b      	ldr	r3, [pc, #172]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	f023 020c 	bic.w	r2, r3, #12
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b14:	4928      	ldr	r1, [pc, #160]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005b1a:	4b27      	ldr	r3, [pc, #156]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	f023 0202 	bic.w	r2, r3, #2
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b26:	4924      	ldr	r1, [pc, #144]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b2c:	4b22      	ldr	r3, [pc, #136]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b30:	4a21      	ldr	r2, [pc, #132]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b38:	4b1f      	ldr	r3, [pc, #124]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005b44:	4b1c      	ldr	r3, [pc, #112]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b48:	4a1b      	ldr	r2, [pc, #108]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005b50:	4b19      	ldr	r3, [pc, #100]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b54:	4a18      	ldr	r2, [pc, #96]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b56:	f043 0301 	orr.w	r3, r3, #1
 8005b5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b5c:	4b16      	ldr	r3, [pc, #88]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a15      	ldr	r2, [pc, #84]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b68:	f7fc f87a 	bl	8001c60 <HAL_GetTick>
 8005b6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b70:	f7fc f876 	bl	8001c60 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e091      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005b82:	4b0d      	ldr	r3, [pc, #52]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d0f0      	beq.n	8005b70 <HAL_RCC_OscConfig+0x71c>
 8005b8e:	e089      	b.n	8005ca4 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b90:	4b09      	ldr	r3, [pc, #36]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a08      	ldr	r2, [pc, #32]	@ (8005bb8 <HAL_RCC_OscConfig+0x764>)
 8005b96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9c:	f7fc f860 	bl	8001c60 <HAL_GetTick>
 8005ba0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ba2:	e00f      	b.n	8005bc4 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ba4:	f7fc f85c 	bl	8001c60 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d908      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e077      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
 8005bb6:	bf00      	nop
 8005bb8:	58024400 	.word	0x58024400
 8005bbc:	fffffc0c 	.word	0xfffffc0c
 8005bc0:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bc4:	4b3a      	ldr	r3, [pc, #232]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1e9      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x750>
 8005bd0:	e068      	b.n	8005ca4 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005bd2:	4b37      	ldr	r3, [pc, #220]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005bd8:	4b35      	ldr	r3, [pc, #212]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bdc:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d031      	beq.n	8005c4a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	f003 0203 	and.w	r2, r3, #3
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d12a      	bne.n	8005c4a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	091b      	lsrs	r3, r3, #4
 8005bf8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d122      	bne.n	8005c4a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d11a      	bne.n	8005c4a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	0a5b      	lsrs	r3, r3, #9
 8005c18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c20:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d111      	bne.n	8005c4a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	0c1b      	lsrs	r3, r3, #16
 8005c2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d108      	bne.n	8005c4a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	0e1b      	lsrs	r3, r3, #24
 8005c3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c44:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d001      	beq.n	8005c4e <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e02b      	b.n	8005ca6 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005c4e:	4b18      	ldr	r3, [pc, #96]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c52:	08db      	lsrs	r3, r3, #3
 8005c54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c58:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c5e:	693a      	ldr	r2, [r7, #16]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d01f      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005c64:	4b12      	ldr	r3, [pc, #72]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c68:	4a11      	ldr	r2, [pc, #68]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005c70:	f7fb fff6 	bl	8001c60 <HAL_GetTick>
 8005c74:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005c76:	bf00      	nop
 8005c78:	f7fb fff2 	bl	8001c60 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d0f9      	beq.n	8005c78 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005c84:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c88:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <HAL_RCC_OscConfig+0x860>)
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c90:	00d2      	lsls	r2, r2, #3
 8005c92:	4907      	ldr	r1, [pc, #28]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005c98:	4b05      	ldr	r3, [pc, #20]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9c:	4a04      	ldr	r2, [pc, #16]	@ (8005cb0 <HAL_RCC_OscConfig+0x85c>)
 8005c9e:	f043 0301 	orr.w	r3, r3, #1
 8005ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3730      	adds	r7, #48	@ 0x30
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	58024400 	.word	0x58024400
 8005cb4:	ffff0007 	.word	0xffff0007

08005cb8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b086      	sub	sp, #24
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d101      	bne.n	8005ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e19c      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ccc:	4b8a      	ldr	r3, [pc, #552]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 030f 	and.w	r3, r3, #15
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d910      	bls.n	8005cfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cda:	4b87      	ldr	r3, [pc, #540]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f023 020f 	bic.w	r2, r3, #15
 8005ce2:	4985      	ldr	r1, [pc, #532]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cea:	4b83      	ldr	r3, [pc, #524]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d001      	beq.n	8005cfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e184      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d010      	beq.n	8005d2a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	691a      	ldr	r2, [r3, #16]
 8005d0c:	4b7b      	ldr	r3, [pc, #492]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d908      	bls.n	8005d2a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d18:	4b78      	ldr	r3, [pc, #480]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	4975      	ldr	r1, [pc, #468]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d010      	beq.n	8005d58 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	695a      	ldr	r2, [r3, #20]
 8005d3a:	4b70      	ldr	r3, [pc, #448]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d908      	bls.n	8005d58 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d46:	4b6d      	ldr	r3, [pc, #436]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d48:	69db      	ldr	r3, [r3, #28]
 8005d4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	496a      	ldr	r1, [pc, #424]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0310 	and.w	r3, r3, #16
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d010      	beq.n	8005d86 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	699a      	ldr	r2, [r3, #24]
 8005d68:	4b64      	ldr	r3, [pc, #400]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d6a:	69db      	ldr	r3, [r3, #28]
 8005d6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d908      	bls.n	8005d86 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005d74:	4b61      	ldr	r3, [pc, #388]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	495e      	ldr	r1, [pc, #376]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0320 	and.w	r3, r3, #32
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d010      	beq.n	8005db4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	69da      	ldr	r2, [r3, #28]
 8005d96:	4b59      	ldr	r3, [pc, #356]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d908      	bls.n	8005db4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005da2:	4b56      	ldr	r3, [pc, #344]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	4953      	ldr	r1, [pc, #332]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d010      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	68da      	ldr	r2, [r3, #12]
 8005dc4:	4b4d      	ldr	r3, [pc, #308]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d908      	bls.n	8005de2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dd0:	4b4a      	ldr	r3, [pc, #296]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	f023 020f 	bic.w	r2, r3, #15
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	4947      	ldr	r1, [pc, #284]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d055      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005dee:	4b43      	ldr	r3, [pc, #268]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	4940      	ldr	r1, [pc, #256]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d107      	bne.n	8005e18 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e08:	4b3c      	ldr	r3, [pc, #240]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d121      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e0f6      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d107      	bne.n	8005e30 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e20:	4b36      	ldr	r3, [pc, #216]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d115      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0ea      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d107      	bne.n	8005e48 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e38:	4b30      	ldr	r3, [pc, #192]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d109      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e0de      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e48:	4b2c      	ldr	r3, [pc, #176]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0304 	and.w	r3, r3, #4
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e0d6      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e58:	4b28      	ldr	r3, [pc, #160]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e5a:	691b      	ldr	r3, [r3, #16]
 8005e5c:	f023 0207 	bic.w	r2, r3, #7
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	4925      	ldr	r1, [pc, #148]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e6a:	f7fb fef9 	bl	8001c60 <HAL_GetTick>
 8005e6e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e70:	e00a      	b.n	8005e88 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e72:	f7fb fef5 	bl	8001c60 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d901      	bls.n	8005e88 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e0be      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e88:	4b1c      	ldr	r3, [pc, #112]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d1eb      	bne.n	8005e72 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0302 	and.w	r3, r3, #2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d010      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	4b14      	ldr	r3, [pc, #80]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	f003 030f 	and.w	r3, r3, #15
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d208      	bcs.n	8005ec8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eb6:	4b11      	ldr	r3, [pc, #68]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	f023 020f 	bic.w	r2, r3, #15
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	490e      	ldr	r1, [pc, #56]	@ (8005efc <HAL_RCC_ClockConfig+0x244>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	683a      	ldr	r2, [r7, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d214      	bcs.n	8005f00 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ed6:	4b08      	ldr	r3, [pc, #32]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f023 020f 	bic.w	r2, r3, #15
 8005ede:	4906      	ldr	r1, [pc, #24]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ee6:	4b04      	ldr	r3, [pc, #16]	@ (8005ef8 <HAL_RCC_ClockConfig+0x240>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d005      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e086      	b.n	8006006 <HAL_RCC_ClockConfig+0x34e>
 8005ef8:	52002000 	.word	0x52002000
 8005efc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0304 	and.w	r3, r3, #4
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d010      	beq.n	8005f2e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	691a      	ldr	r2, [r3, #16]
 8005f10:	4b3f      	ldr	r3, [pc, #252]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d208      	bcs.n	8005f2e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005f1c:	4b3c      	ldr	r3, [pc, #240]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f1e:	699b      	ldr	r3, [r3, #24]
 8005f20:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	4939      	ldr	r1, [pc, #228]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0308 	and.w	r3, r3, #8
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d010      	beq.n	8005f5c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	4b34      	ldr	r3, [pc, #208]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d208      	bcs.n	8005f5c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005f4a:	4b31      	ldr	r3, [pc, #196]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	492e      	ldr	r1, [pc, #184]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 0310 	and.w	r3, r3, #16
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d010      	beq.n	8005f8a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	699a      	ldr	r2, [r3, #24]
 8005f6c:	4b28      	ldr	r3, [pc, #160]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d208      	bcs.n	8005f8a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005f78:	4b25      	ldr	r3, [pc, #148]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	4922      	ldr	r1, [pc, #136]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0320 	and.w	r3, r3, #32
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d010      	beq.n	8005fb8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	69da      	ldr	r2, [r3, #28]
 8005f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d208      	bcs.n	8005fb8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69db      	ldr	r3, [r3, #28]
 8005fb2:	4917      	ldr	r1, [pc, #92]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8005fb8:	f000 f834 	bl	8006024 <HAL_RCC_GetSysClockFreq>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	4b14      	ldr	r3, [pc, #80]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	0a1b      	lsrs	r3, r3, #8
 8005fc4:	f003 030f 	and.w	r3, r3, #15
 8005fc8:	4912      	ldr	r1, [pc, #72]	@ (8006014 <HAL_RCC_ClockConfig+0x35c>)
 8005fca:	5ccb      	ldrb	r3, [r1, r3]
 8005fcc:	f003 031f 	and.w	r3, r3, #31
 8005fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8006010 <HAL_RCC_ClockConfig+0x358>)
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	f003 030f 	and.w	r3, r3, #15
 8005fde:	4a0d      	ldr	r2, [pc, #52]	@ (8006014 <HAL_RCC_ClockConfig+0x35c>)
 8005fe0:	5cd3      	ldrb	r3, [r2, r3]
 8005fe2:	f003 031f 	and.w	r3, r3, #31
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fec:	4a0a      	ldr	r2, [pc, #40]	@ (8006018 <HAL_RCC_ClockConfig+0x360>)
 8005fee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800601c <HAL_RCC_ClockConfig+0x364>)
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8006020 <HAL_RCC_ClockConfig+0x368>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7fb fde6 	bl	8001bcc <HAL_InitTick>
 8006000:	4603      	mov	r3, r0
 8006002:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006004:	7bfb      	ldrb	r3, [r7, #15]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3718      	adds	r7, #24
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	58024400 	.word	0x58024400
 8006014:	0800e0b8 	.word	0x0800e0b8
 8006018:	24000004 	.word	0x24000004
 800601c:	24000000 	.word	0x24000000
 8006020:	24000008 	.word	0x24000008

08006024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006024:	b480      	push	{r7}
 8006026:	b089      	sub	sp, #36	@ 0x24
 8006028:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800602a:	4bb3      	ldr	r3, [pc, #716]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006032:	2b18      	cmp	r3, #24
 8006034:	f200 8155 	bhi.w	80062e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006038:	a201      	add	r2, pc, #4	@ (adr r2, 8006040 <HAL_RCC_GetSysClockFreq+0x1c>)
 800603a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603e:	bf00      	nop
 8006040:	080060a5 	.word	0x080060a5
 8006044:	080062e3 	.word	0x080062e3
 8006048:	080062e3 	.word	0x080062e3
 800604c:	080062e3 	.word	0x080062e3
 8006050:	080062e3 	.word	0x080062e3
 8006054:	080062e3 	.word	0x080062e3
 8006058:	080062e3 	.word	0x080062e3
 800605c:	080062e3 	.word	0x080062e3
 8006060:	080060cb 	.word	0x080060cb
 8006064:	080062e3 	.word	0x080062e3
 8006068:	080062e3 	.word	0x080062e3
 800606c:	080062e3 	.word	0x080062e3
 8006070:	080062e3 	.word	0x080062e3
 8006074:	080062e3 	.word	0x080062e3
 8006078:	080062e3 	.word	0x080062e3
 800607c:	080062e3 	.word	0x080062e3
 8006080:	080060d1 	.word	0x080060d1
 8006084:	080062e3 	.word	0x080062e3
 8006088:	080062e3 	.word	0x080062e3
 800608c:	080062e3 	.word	0x080062e3
 8006090:	080062e3 	.word	0x080062e3
 8006094:	080062e3 	.word	0x080062e3
 8006098:	080062e3 	.word	0x080062e3
 800609c:	080062e3 	.word	0x080062e3
 80060a0:	080060d7 	.word	0x080060d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060a4:	4b94      	ldr	r3, [pc, #592]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0320 	and.w	r3, r3, #32
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d009      	beq.n	80060c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060b0:	4b91      	ldr	r3, [pc, #580]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	08db      	lsrs	r3, r3, #3
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	4a90      	ldr	r2, [pc, #576]	@ (80062fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80060bc:	fa22 f303 	lsr.w	r3, r2, r3
 80060c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80060c2:	e111      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80060c4:	4b8d      	ldr	r3, [pc, #564]	@ (80062fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80060c6:	61bb      	str	r3, [r7, #24]
      break;
 80060c8:	e10e      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80060ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006300 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80060cc:	61bb      	str	r3, [r7, #24]
      break;
 80060ce:	e10b      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80060d0:	4b8c      	ldr	r3, [pc, #560]	@ (8006304 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80060d2:	61bb      	str	r3, [r7, #24]
      break;
 80060d4:	e108      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80060d6:	4b88      	ldr	r3, [pc, #544]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060da:	f003 0303 	and.w	r3, r3, #3
 80060de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80060e0:	4b85      	ldr	r3, [pc, #532]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e4:	091b      	lsrs	r3, r3, #4
 80060e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80060ec:	4b82      	ldr	r3, [pc, #520]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80060f6:	4b80      	ldr	r3, [pc, #512]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060fa:	08db      	lsrs	r3, r3, #3
 80060fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	fb02 f303 	mul.w	r3, r2, r3
 8006106:	ee07 3a90 	vmov	s15, r3
 800610a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800610e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 80e1 	beq.w	80062dc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2b02      	cmp	r3, #2
 800611e:	f000 8083 	beq.w	8006228 <HAL_RCC_GetSysClockFreq+0x204>
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	2b02      	cmp	r3, #2
 8006126:	f200 80a1 	bhi.w	800626c <HAL_RCC_GetSysClockFreq+0x248>
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <HAL_RCC_GetSysClockFreq+0x114>
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2b01      	cmp	r3, #1
 8006134:	d056      	beq.n	80061e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006136:	e099      	b.n	800626c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006138:	4b6f      	ldr	r3, [pc, #444]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0320 	and.w	r3, r3, #32
 8006140:	2b00      	cmp	r3, #0
 8006142:	d02d      	beq.n	80061a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006144:	4b6c      	ldr	r3, [pc, #432]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	08db      	lsrs	r3, r3, #3
 800614a:	f003 0303 	and.w	r3, r3, #3
 800614e:	4a6b      	ldr	r2, [pc, #428]	@ (80062fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006150:	fa22 f303 	lsr.w	r3, r2, r3
 8006154:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	ee07 3a90 	vmov	s15, r3
 800615c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	ee07 3a90 	vmov	s15, r3
 8006166:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800616a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800616e:	4b62      	ldr	r3, [pc, #392]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800617e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006182:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006308 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800618a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800618e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800619a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800619e:	e087      	b.n	80062b0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	ee07 3a90 	vmov	s15, r3
 80061a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800630c <HAL_RCC_GetSysClockFreq+0x2e8>
 80061ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061b2:	4b51      	ldr	r3, [pc, #324]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ba:	ee07 3a90 	vmov	s15, r3
 80061be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80061c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006308 <HAL_RCC_GetSysClockFreq+0x2e4>
 80061ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80061e2:	e065      	b.n	80062b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	ee07 3a90 	vmov	s15, r3
 80061ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006310 <HAL_RCC_GetSysClockFreq+0x2ec>
 80061f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061f6:	4b40      	ldr	r3, [pc, #256]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061fe:	ee07 3a90 	vmov	s15, r3
 8006202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006206:	ed97 6a02 	vldr	s12, [r7, #8]
 800620a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006308 <HAL_RCC_GetSysClockFreq+0x2e4>
 800620e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800621a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800621e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006222:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006226:	e043      	b.n	80062b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	ee07 3a90 	vmov	s15, r3
 800622e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006232:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006314 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800623a:	4b2f      	ldr	r3, [pc, #188]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006242:	ee07 3a90 	vmov	s15, r3
 8006246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800624a:	ed97 6a02 	vldr	s12, [r7, #8]
 800624e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006308 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800625a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800625e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006266:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800626a:	e021      	b.n	80062b0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	ee07 3a90 	vmov	s15, r3
 8006272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006276:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006310 <HAL_RCC_GetSysClockFreq+0x2ec>
 800627a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800627e:	4b1e      	ldr	r3, [pc, #120]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006286:	ee07 3a90 	vmov	s15, r3
 800628a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800628e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006292:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006308 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800629a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800629e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062ae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80062b0:	4b11      	ldr	r3, [pc, #68]	@ (80062f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b4:	0a5b      	lsrs	r3, r3, #9
 80062b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062ba:	3301      	adds	r3, #1
 80062bc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	ee07 3a90 	vmov	s15, r3
 80062c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80062c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80062cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062d4:	ee17 3a90 	vmov	r3, s15
 80062d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80062da:	e005      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	61bb      	str	r3, [r7, #24]
      break;
 80062e0:	e002      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80062e2:	4b07      	ldr	r3, [pc, #28]	@ (8006300 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80062e4:	61bb      	str	r3, [r7, #24]
      break;
 80062e6:	bf00      	nop
  }

  return sysclockfreq;
 80062e8:	69bb      	ldr	r3, [r7, #24]
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3724      	adds	r7, #36	@ 0x24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	58024400 	.word	0x58024400
 80062fc:	03d09000 	.word	0x03d09000
 8006300:	003d0900 	.word	0x003d0900
 8006304:	007a1200 	.word	0x007a1200
 8006308:	46000000 	.word	0x46000000
 800630c:	4c742400 	.word	0x4c742400
 8006310:	4a742400 	.word	0x4a742400
 8006314:	4af42400 	.word	0x4af42400

08006318 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800631e:	f7ff fe81 	bl	8006024 <HAL_RCC_GetSysClockFreq>
 8006322:	4602      	mov	r2, r0
 8006324:	4b10      	ldr	r3, [pc, #64]	@ (8006368 <HAL_RCC_GetHCLKFreq+0x50>)
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	0a1b      	lsrs	r3, r3, #8
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	490f      	ldr	r1, [pc, #60]	@ (800636c <HAL_RCC_GetHCLKFreq+0x54>)
 8006330:	5ccb      	ldrb	r3, [r1, r3]
 8006332:	f003 031f 	and.w	r3, r3, #31
 8006336:	fa22 f303 	lsr.w	r3, r2, r3
 800633a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800633c:	4b0a      	ldr	r3, [pc, #40]	@ (8006368 <HAL_RCC_GetHCLKFreq+0x50>)
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	f003 030f 	and.w	r3, r3, #15
 8006344:	4a09      	ldr	r2, [pc, #36]	@ (800636c <HAL_RCC_GetHCLKFreq+0x54>)
 8006346:	5cd3      	ldrb	r3, [r2, r3]
 8006348:	f003 031f 	and.w	r3, r3, #31
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	fa22 f303 	lsr.w	r3, r2, r3
 8006352:	4a07      	ldr	r2, [pc, #28]	@ (8006370 <HAL_RCC_GetHCLKFreq+0x58>)
 8006354:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006356:	4a07      	ldr	r2, [pc, #28]	@ (8006374 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800635c:	4b04      	ldr	r3, [pc, #16]	@ (8006370 <HAL_RCC_GetHCLKFreq+0x58>)
 800635e:	681b      	ldr	r3, [r3, #0]
}
 8006360:	4618      	mov	r0, r3
 8006362:	3708      	adds	r7, #8
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	58024400 	.word	0x58024400
 800636c:	0800e0b8 	.word	0x0800e0b8
 8006370:	24000004 	.word	0x24000004
 8006374:	24000000 	.word	0x24000000

08006378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800637c:	f7ff ffcc 	bl	8006318 <HAL_RCC_GetHCLKFreq>
 8006380:	4602      	mov	r2, r0
 8006382:	4b06      	ldr	r3, [pc, #24]	@ (800639c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	091b      	lsrs	r3, r3, #4
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	4904      	ldr	r1, [pc, #16]	@ (80063a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	f003 031f 	and.w	r3, r3, #31
 8006394:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006398:	4618      	mov	r0, r3
 800639a:	bd80      	pop	{r7, pc}
 800639c:	58024400 	.word	0x58024400
 80063a0:	0800e0b8 	.word	0x0800e0b8

080063a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80063a8:	f7ff ffb6 	bl	8006318 <HAL_RCC_GetHCLKFreq>
 80063ac:	4602      	mov	r2, r0
 80063ae:	4b06      	ldr	r3, [pc, #24]	@ (80063c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	0a1b      	lsrs	r3, r3, #8
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	4904      	ldr	r1, [pc, #16]	@ (80063cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80063ba:	5ccb      	ldrb	r3, [r1, r3]
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	58024400 	.word	0x58024400
 80063cc:	0800e0b8 	.word	0x0800e0b8

080063d0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063d4:	b0c8      	sub	sp, #288	@ 0x120
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063dc:	2300      	movs	r3, #0
 80063de:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80063e2:	2300      	movs	r3, #0
 80063e4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80063f4:	2500      	movs	r5, #0
 80063f6:	ea54 0305 	orrs.w	r3, r4, r5
 80063fa:	d049      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80063fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006400:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006402:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006406:	d02f      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006408:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800640c:	d828      	bhi.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800640e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006412:	d01a      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006414:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006418:	d822      	bhi.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800641e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006422:	d007      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006424:	e01c      	b.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006426:	4ba7      	ldr	r3, [pc, #668]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642a:	4aa6      	ldr	r2, [pc, #664]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800642c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006430:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006432:	e01a      	b.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006434:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006438:	3308      	adds	r3, #8
 800643a:	2102      	movs	r1, #2
 800643c:	4618      	mov	r0, r3
 800643e:	f001 fc43 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006442:	4603      	mov	r3, r0
 8006444:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006448:	e00f      	b.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800644a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800644e:	3328      	adds	r3, #40	@ 0x28
 8006450:	2102      	movs	r1, #2
 8006452:	4618      	mov	r0, r3
 8006454:	f001 fcea 	bl	8007e2c <RCCEx_PLL3_Config>
 8006458:	4603      	mov	r3, r0
 800645a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800645e:	e004      	b.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006466:	e000      	b.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006468:	bf00      	nop
    }

    if (ret == HAL_OK)
 800646a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10a      	bne.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006472:	4b94      	ldr	r3, [pc, #592]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006476:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800647a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800647e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006480:	4a90      	ldr	r2, [pc, #576]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006482:	430b      	orrs	r3, r1
 8006484:	6513      	str	r3, [r2, #80]	@ 0x50
 8006486:	e003      	b.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006488:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800648c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006490:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006498:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800649c:	f04f 0900 	mov.w	r9, #0
 80064a0:	ea58 0309 	orrs.w	r3, r8, r9
 80064a4:	d047      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80064a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d82a      	bhi.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80064b0:	a201      	add	r2, pc, #4	@ (adr r2, 80064b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80064b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b6:	bf00      	nop
 80064b8:	080064cd 	.word	0x080064cd
 80064bc:	080064db 	.word	0x080064db
 80064c0:	080064f1 	.word	0x080064f1
 80064c4:	0800650f 	.word	0x0800650f
 80064c8:	0800650f 	.word	0x0800650f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064cc:	4b7d      	ldr	r3, [pc, #500]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d0:	4a7c      	ldr	r2, [pc, #496]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80064d8:	e01a      	b.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064de:	3308      	adds	r3, #8
 80064e0:	2100      	movs	r1, #0
 80064e2:	4618      	mov	r0, r3
 80064e4:	f001 fbf0 	bl	8007cc8 <RCCEx_PLL2_Config>
 80064e8:	4603      	mov	r3, r0
 80064ea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80064ee:	e00f      	b.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064f4:	3328      	adds	r3, #40	@ 0x28
 80064f6:	2100      	movs	r1, #0
 80064f8:	4618      	mov	r0, r3
 80064fa:	f001 fc97 	bl	8007e2c <RCCEx_PLL3_Config>
 80064fe:	4603      	mov	r3, r0
 8006500:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006504:	e004      	b.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800650c:	e000      	b.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800650e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006510:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006514:	2b00      	cmp	r3, #0
 8006516:	d10a      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006518:	4b6a      	ldr	r3, [pc, #424]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800651a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800651c:	f023 0107 	bic.w	r1, r3, #7
 8006520:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006526:	4a67      	ldr	r2, [pc, #412]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006528:	430b      	orrs	r3, r1
 800652a:	6513      	str	r3, [r2, #80]	@ 0x50
 800652c:	e003      	b.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800652e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006532:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006536:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800653a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006542:	f04f 0b00 	mov.w	fp, #0
 8006546:	ea5a 030b 	orrs.w	r3, sl, fp
 800654a:	d054      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800654c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006552:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006556:	d036      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8006558:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800655c:	d82f      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800655e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006562:	d032      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006568:	d829      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800656a:	2bc0      	cmp	r3, #192	@ 0xc0
 800656c:	d02f      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800656e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006570:	d825      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006572:	2b80      	cmp	r3, #128	@ 0x80
 8006574:	d018      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8006576:	2b80      	cmp	r3, #128	@ 0x80
 8006578:	d821      	bhi.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800657a:	2b00      	cmp	r3, #0
 800657c:	d002      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800657e:	2b40      	cmp	r3, #64	@ 0x40
 8006580:	d007      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8006582:	e01c      	b.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006584:	4b4f      	ldr	r3, [pc, #316]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006588:	4a4e      	ldr	r2, [pc, #312]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800658a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800658e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006590:	e01e      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006592:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006596:	3308      	adds	r3, #8
 8006598:	2100      	movs	r1, #0
 800659a:	4618      	mov	r0, r3
 800659c:	f001 fb94 	bl	8007cc8 <RCCEx_PLL2_Config>
 80065a0:	4603      	mov	r3, r0
 80065a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80065a6:	e013      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80065a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065ac:	3328      	adds	r3, #40	@ 0x28
 80065ae:	2100      	movs	r1, #0
 80065b0:	4618      	mov	r0, r3
 80065b2:	f001 fc3b 	bl	8007e2c <RCCEx_PLL3_Config>
 80065b6:	4603      	mov	r3, r0
 80065b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80065bc:	e008      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80065c4:	e004      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80065c6:	bf00      	nop
 80065c8:	e002      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80065ca:	bf00      	nop
 80065cc:	e000      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80065ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065d0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10a      	bne.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80065d8:	4b3a      	ldr	r3, [pc, #232]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065dc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80065e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065e6:	4a37      	ldr	r2, [pc, #220]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80065e8:	430b      	orrs	r3, r1
 80065ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80065ec:	e003      	b.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065f2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80065f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006602:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006606:	2300      	movs	r3, #0
 8006608:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800660c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006610:	460b      	mov	r3, r1
 8006612:	4313      	orrs	r3, r2
 8006614:	d05c      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8006616:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800661a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800661c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006620:	d03b      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006622:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006626:	d834      	bhi.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006628:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800662c:	d037      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800662e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006632:	d82e      	bhi.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006634:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006638:	d033      	beq.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800663a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800663e:	d828      	bhi.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006640:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006644:	d01a      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8006646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800664a:	d822      	bhi.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800664c:	2b00      	cmp	r3, #0
 800664e:	d003      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8006650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006654:	d007      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8006656:	e01c      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006658:	4b1a      	ldr	r3, [pc, #104]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800665a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665c:	4a19      	ldr	r2, [pc, #100]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800665e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006662:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006664:	e01e      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006666:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800666a:	3308      	adds	r3, #8
 800666c:	2100      	movs	r1, #0
 800666e:	4618      	mov	r0, r3
 8006670:	f001 fb2a 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006674:	4603      	mov	r3, r0
 8006676:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800667a:	e013      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800667c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006680:	3328      	adds	r3, #40	@ 0x28
 8006682:	2100      	movs	r1, #0
 8006684:	4618      	mov	r0, r3
 8006686:	f001 fbd1 	bl	8007e2c <RCCEx_PLL3_Config>
 800668a:	4603      	mov	r3, r0
 800668c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006690:	e008      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006698:	e004      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800669a:	bf00      	nop
 800669c:	e002      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800669e:	bf00      	nop
 80066a0:	e000      	b.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 80066a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10d      	bne.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80066ac:	4b05      	ldr	r3, [pc, #20]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066b0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80066b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066ba:	4a02      	ldr	r2, [pc, #8]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80066bc:	430b      	orrs	r3, r1
 80066be:	6513      	str	r3, [r2, #80]	@ 0x50
 80066c0:	e006      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80066c2:	bf00      	nop
 80066c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066c8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066cc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80066d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80066dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80066e0:	2300      	movs	r3, #0
 80066e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80066e6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80066ea:	460b      	mov	r3, r1
 80066ec:	4313      	orrs	r3, r2
 80066ee:	d03a      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80066f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f6:	2b30      	cmp	r3, #48	@ 0x30
 80066f8:	d01f      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80066fa:	2b30      	cmp	r3, #48	@ 0x30
 80066fc:	d819      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80066fe:	2b20      	cmp	r3, #32
 8006700:	d00c      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8006702:	2b20      	cmp	r3, #32
 8006704:	d815      	bhi.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d019      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800670a:	2b10      	cmp	r3, #16
 800670c:	d111      	bne.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800670e:	4bae      	ldr	r3, [pc, #696]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	4aad      	ldr	r2, [pc, #692]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006718:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800671a:	e011      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800671c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006720:	3308      	adds	r3, #8
 8006722:	2102      	movs	r1, #2
 8006724:	4618      	mov	r0, r3
 8006726:	f001 facf 	bl	8007cc8 <RCCEx_PLL2_Config>
 800672a:	4603      	mov	r3, r0
 800672c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006730:	e006      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006738:	e002      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800673a:	bf00      	nop
 800673c:	e000      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800673e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006740:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006744:	2b00      	cmp	r3, #0
 8006746:	d10a      	bne.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006748:	4b9f      	ldr	r3, [pc, #636]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800674a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800674c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006750:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006756:	4a9c      	ldr	r2, [pc, #624]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006758:	430b      	orrs	r3, r1
 800675a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800675c:	e003      	b.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800675e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006762:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006766:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800676a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006772:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006776:	2300      	movs	r3, #0
 8006778:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800677c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006780:	460b      	mov	r3, r1
 8006782:	4313      	orrs	r3, r2
 8006784:	d051      	beq.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006786:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800678a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800678c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006790:	d035      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006792:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006796:	d82e      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006798:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800679c:	d031      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800679e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067a2:	d828      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80067a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067a8:	d01a      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80067aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067ae:	d822      	bhi.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d003      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80067b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067b8:	d007      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80067ba:	e01c      	b.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067bc:	4b82      	ldr	r3, [pc, #520]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c0:	4a81      	ldr	r2, [pc, #516]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80067c8:	e01c      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067ce:	3308      	adds	r3, #8
 80067d0:	2100      	movs	r1, #0
 80067d2:	4618      	mov	r0, r3
 80067d4:	f001 fa78 	bl	8007cc8 <RCCEx_PLL2_Config>
 80067d8:	4603      	mov	r3, r0
 80067da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80067de:	e011      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80067e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067e4:	3328      	adds	r3, #40	@ 0x28
 80067e6:	2100      	movs	r1, #0
 80067e8:	4618      	mov	r0, r3
 80067ea:	f001 fb1f 	bl	8007e2c <RCCEx_PLL3_Config>
 80067ee:	4603      	mov	r3, r0
 80067f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80067f4:	e006      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80067fc:	e002      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80067fe:	bf00      	nop
 8006800:	e000      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8006802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006804:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800680c:	4b6e      	ldr	r3, [pc, #440]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800680e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006810:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006814:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006818:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800681a:	4a6b      	ldr	r2, [pc, #428]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800681c:	430b      	orrs	r3, r1
 800681e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006820:	e003      	b.n	800682a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006822:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006826:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800682a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800682e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006832:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006836:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800683a:	2300      	movs	r3, #0
 800683c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006840:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006844:	460b      	mov	r3, r1
 8006846:	4313      	orrs	r3, r2
 8006848:	d053      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800684a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800684e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006850:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006854:	d033      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8006856:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800685a:	d82c      	bhi.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800685c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006860:	d02f      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8006862:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006866:	d826      	bhi.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006868:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800686c:	d02b      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800686e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006872:	d820      	bhi.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006878:	d012      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800687a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800687e:	d81a      	bhi.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006880:	2b00      	cmp	r3, #0
 8006882:	d022      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8006884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006888:	d115      	bne.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800688a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800688e:	3308      	adds	r3, #8
 8006890:	2101      	movs	r1, #1
 8006892:	4618      	mov	r0, r3
 8006894:	f001 fa18 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006898:	4603      	mov	r3, r0
 800689a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800689e:	e015      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80068a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80068a4:	3328      	adds	r3, #40	@ 0x28
 80068a6:	2101      	movs	r1, #1
 80068a8:	4618      	mov	r0, r3
 80068aa:	f001 fabf 	bl	8007e2c <RCCEx_PLL3_Config>
 80068ae:	4603      	mov	r3, r0
 80068b0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80068b4:	e00a      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80068bc:	e006      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80068be:	bf00      	nop
 80068c0:	e004      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80068c2:	bf00      	nop
 80068c4:	e002      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80068c6:	bf00      	nop
 80068c8:	e000      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80068ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10a      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80068d4:	4b3c      	ldr	r3, [pc, #240]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80068dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80068e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068e2:	4a39      	ldr	r2, [pc, #228]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068e4:	430b      	orrs	r3, r1
 80068e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80068e8:	e003      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80068ee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80068f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80068f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fa:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80068fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006902:	2300      	movs	r3, #0
 8006904:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006908:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800690c:	460b      	mov	r3, r1
 800690e:	4313      	orrs	r3, r2
 8006910:	d060      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006912:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006916:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800691a:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800691e:	d039      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8006920:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8006924:	d832      	bhi.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006926:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800692a:	d035      	beq.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800692c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006930:	d82c      	bhi.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006936:	d031      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800693c:	d826      	bhi.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800693e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006942:	d02d      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006944:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006948:	d820      	bhi.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800694a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800694e:	d012      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006950:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006954:	d81a      	bhi.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006956:	2b00      	cmp	r3, #0
 8006958:	d024      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800695a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800695e:	d115      	bne.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006960:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006964:	3308      	adds	r3, #8
 8006966:	2101      	movs	r1, #1
 8006968:	4618      	mov	r0, r3
 800696a:	f001 f9ad 	bl	8007cc8 <RCCEx_PLL2_Config>
 800696e:	4603      	mov	r3, r0
 8006970:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006974:	e017      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006976:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800697a:	3328      	adds	r3, #40	@ 0x28
 800697c:	2101      	movs	r1, #1
 800697e:	4618      	mov	r0, r3
 8006980:	f001 fa54 	bl	8007e2c <RCCEx_PLL3_Config>
 8006984:	4603      	mov	r3, r0
 8006986:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800698a:	e00c      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006992:	e008      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006994:	bf00      	nop
 8006996:	e006      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006998:	bf00      	nop
 800699a:	e004      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800699c:	bf00      	nop
 800699e:	e002      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80069a0:	bf00      	nop
 80069a2:	e000      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80069a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069a6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d10e      	bne.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80069ae:	4b06      	ldr	r3, [pc, #24]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80069b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80069be:	4a02      	ldr	r2, [pc, #8]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069c0:	430b      	orrs	r3, r1
 80069c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80069c4:	e006      	b.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80069c6:	bf00      	nop
 80069c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80069d0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80069d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80069e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069e4:	2300      	movs	r3, #0
 80069e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80069ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80069ee:	460b      	mov	r3, r1
 80069f0:	4313      	orrs	r3, r2
 80069f2:	d037      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80069f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80069fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069fe:	d00e      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006a00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a04:	d816      	bhi.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d018      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006a0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a0e:	d111      	bne.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a10:	4bc4      	ldr	r3, [pc, #784]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a14:	4ac3      	ldr	r2, [pc, #780]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006a1c:	e00f      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a22:	3308      	adds	r3, #8
 8006a24:	2101      	movs	r1, #1
 8006a26:	4618      	mov	r0, r3
 8006a28:	f001 f94e 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006a32:	e004      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006a3a:	e000      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006a3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a3e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10a      	bne.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a46:	4bb7      	ldr	r3, [pc, #732]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a4a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006a4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a54:	4ab3      	ldr	r2, [pc, #716]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a56:	430b      	orrs	r3, r1
 8006a58:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a5a:	e003      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a5c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a60:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006a70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a74:	2300      	movs	r3, #0
 8006a76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006a7a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006a7e:	460b      	mov	r3, r1
 8006a80:	4313      	orrs	r3, r2
 8006a82:	d039      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006a84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a8a:	2b03      	cmp	r3, #3
 8006a8c:	d81c      	bhi.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a94 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a94:	08006ad1 	.word	0x08006ad1
 8006a98:	08006aa5 	.word	0x08006aa5
 8006a9c:	08006ab3 	.word	0x08006ab3
 8006aa0:	08006ad1 	.word	0x08006ad1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006aa4:	4b9f      	ldr	r3, [pc, #636]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa8:	4a9e      	ldr	r2, [pc, #632]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ab0:	e00f      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ab2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ab6:	3308      	adds	r3, #8
 8006ab8:	2102      	movs	r1, #2
 8006aba:	4618      	mov	r0, r3
 8006abc:	f001 f904 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006ac6:	e004      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006ace:	e000      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006ad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ad2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10a      	bne.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006ada:	4b92      	ldr	r3, [pc, #584]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ade:	f023 0103 	bic.w	r1, r3, #3
 8006ae2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ae8:	4a8e      	ldr	r2, [pc, #568]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aea:	430b      	orrs	r3, r1
 8006aec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006aee:	e003      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006af4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006af8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006b04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b08:	2300      	movs	r3, #0
 8006b0a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b0e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006b12:	460b      	mov	r3, r1
 8006b14:	4313      	orrs	r3, r2
 8006b16:	f000 8099 	beq.w	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b1a:	4b83      	ldr	r3, [pc, #524]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a82      	ldr	r2, [pc, #520]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b26:	f7fb f89b 	bl	8001c60 <HAL_GetTick>
 8006b2a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b2e:	e00b      	b.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b30:	f7fb f896 	bl	8001c60 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b64      	cmp	r3, #100	@ 0x64
 8006b3e:	d903      	bls.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006b46:	e005      	b.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b48:	4b77      	ldr	r3, [pc, #476]	@ (8006d28 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d0ed      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006b54:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d173      	bne.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006b5c:	4b71      	ldr	r3, [pc, #452]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006b68:	4053      	eors	r3, r2
 8006b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d015      	beq.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b72:	4b6c      	ldr	r3, [pc, #432]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b7a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b7e:	4b69      	ldr	r3, [pc, #420]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b82:	4a68      	ldr	r2, [pc, #416]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b88:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b8a:	4b66      	ldr	r3, [pc, #408]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b8e:	4a65      	ldr	r2, [pc, #404]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b94:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006b96:	4a63      	ldr	r2, [pc, #396]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006b9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ba2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006baa:	d118      	bne.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bac:	f7fb f858 	bl	8001c60 <HAL_GetTick>
 8006bb0:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bb4:	e00d      	b.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bb6:	f7fb f853 	bl	8001c60 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006bc0:	1ad2      	subs	r2, r2, r3
 8006bc2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d903      	bls.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8006bd0:	e005      	b.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bd2:	4b54      	ldr	r3, [pc, #336]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d0eb      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006bde:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d129      	bne.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006be6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bf6:	d10e      	bne.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006bf8:	4b4a      	ldr	r3, [pc, #296]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c04:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c08:	091a      	lsrs	r2, r3, #4
 8006c0a:	4b48      	ldr	r3, [pc, #288]	@ (8006d2c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	4a45      	ldr	r2, [pc, #276]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c10:	430b      	orrs	r3, r1
 8006c12:	6113      	str	r3, [r2, #16]
 8006c14:	e005      	b.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006c16:	4b43      	ldr	r3, [pc, #268]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	4a42      	ldr	r2, [pc, #264]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006c20:	6113      	str	r3, [r2, #16]
 8006c22:	4b40      	ldr	r3, [pc, #256]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c24:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006c26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c32:	4a3c      	ldr	r2, [pc, #240]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c34:	430b      	orrs	r3, r1
 8006c36:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c38:	e008      	b.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c3a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c3e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8006c42:	e003      	b.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c44:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c48:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006c4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c54:	f002 0301 	and.w	r3, r2, #1
 8006c58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c62:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	f000 8090 	beq.w	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006c6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c76:	2b28      	cmp	r3, #40	@ 0x28
 8006c78:	d870      	bhi.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006c80 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c80:	08006d65 	.word	0x08006d65
 8006c84:	08006d5d 	.word	0x08006d5d
 8006c88:	08006d5d 	.word	0x08006d5d
 8006c8c:	08006d5d 	.word	0x08006d5d
 8006c90:	08006d5d 	.word	0x08006d5d
 8006c94:	08006d5d 	.word	0x08006d5d
 8006c98:	08006d5d 	.word	0x08006d5d
 8006c9c:	08006d5d 	.word	0x08006d5d
 8006ca0:	08006d31 	.word	0x08006d31
 8006ca4:	08006d5d 	.word	0x08006d5d
 8006ca8:	08006d5d 	.word	0x08006d5d
 8006cac:	08006d5d 	.word	0x08006d5d
 8006cb0:	08006d5d 	.word	0x08006d5d
 8006cb4:	08006d5d 	.word	0x08006d5d
 8006cb8:	08006d5d 	.word	0x08006d5d
 8006cbc:	08006d5d 	.word	0x08006d5d
 8006cc0:	08006d47 	.word	0x08006d47
 8006cc4:	08006d5d 	.word	0x08006d5d
 8006cc8:	08006d5d 	.word	0x08006d5d
 8006ccc:	08006d5d 	.word	0x08006d5d
 8006cd0:	08006d5d 	.word	0x08006d5d
 8006cd4:	08006d5d 	.word	0x08006d5d
 8006cd8:	08006d5d 	.word	0x08006d5d
 8006cdc:	08006d5d 	.word	0x08006d5d
 8006ce0:	08006d65 	.word	0x08006d65
 8006ce4:	08006d5d 	.word	0x08006d5d
 8006ce8:	08006d5d 	.word	0x08006d5d
 8006cec:	08006d5d 	.word	0x08006d5d
 8006cf0:	08006d5d 	.word	0x08006d5d
 8006cf4:	08006d5d 	.word	0x08006d5d
 8006cf8:	08006d5d 	.word	0x08006d5d
 8006cfc:	08006d5d 	.word	0x08006d5d
 8006d00:	08006d65 	.word	0x08006d65
 8006d04:	08006d5d 	.word	0x08006d5d
 8006d08:	08006d5d 	.word	0x08006d5d
 8006d0c:	08006d5d 	.word	0x08006d5d
 8006d10:	08006d5d 	.word	0x08006d5d
 8006d14:	08006d5d 	.word	0x08006d5d
 8006d18:	08006d5d 	.word	0x08006d5d
 8006d1c:	08006d5d 	.word	0x08006d5d
 8006d20:	08006d65 	.word	0x08006d65
 8006d24:	58024400 	.word	0x58024400
 8006d28:	58024800 	.word	0x58024800
 8006d2c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d34:	3308      	adds	r3, #8
 8006d36:	2101      	movs	r1, #1
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f000 ffc5 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006d44:	e00f      	b.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d4a:	3328      	adds	r3, #40	@ 0x28
 8006d4c:	2101      	movs	r1, #1
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f001 f86c 	bl	8007e2c <RCCEx_PLL3_Config>
 8006d54:	4603      	mov	r3, r0
 8006d56:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006d5a:	e004      	b.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006d62:	e000      	b.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d66:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10b      	bne.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006d6e:	4bc0      	ldr	r3, [pc, #768]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d72:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006d76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d7e:	4abc      	ldr	r2, [pc, #752]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006d80:	430b      	orrs	r3, r1
 8006d82:	6553      	str	r3, [r2, #84]	@ 0x54
 8006d84:	e003      	b.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d86:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006d8a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006d8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d96:	f002 0302 	and.w	r3, r2, #2
 8006d9a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d9e:	2300      	movs	r3, #0
 8006da0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006da4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006da8:	460b      	mov	r3, r1
 8006daa:	4313      	orrs	r3, r2
 8006dac:	d043      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006dae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006db6:	2b05      	cmp	r3, #5
 8006db8:	d824      	bhi.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8006dba:	a201      	add	r2, pc, #4	@ (adr r2, 8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8006dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dc0:	08006e0d 	.word	0x08006e0d
 8006dc4:	08006dd9 	.word	0x08006dd9
 8006dc8:	08006def 	.word	0x08006def
 8006dcc:	08006e0d 	.word	0x08006e0d
 8006dd0:	08006e0d 	.word	0x08006e0d
 8006dd4:	08006e0d 	.word	0x08006e0d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ddc:	3308      	adds	r3, #8
 8006dde:	2101      	movs	r1, #1
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 ff71 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006de6:	4603      	mov	r3, r0
 8006de8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006dec:	e00f      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006dee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006df2:	3328      	adds	r3, #40	@ 0x28
 8006df4:	2101      	movs	r1, #1
 8006df6:	4618      	mov	r0, r3
 8006df8:	f001 f818 	bl	8007e2c <RCCEx_PLL3_Config>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006e02:	e004      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006e0a:	e000      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8006e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e0e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10b      	bne.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006e16:	4b96      	ldr	r3, [pc, #600]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e1a:	f023 0107 	bic.w	r1, r3, #7
 8006e1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e26:	4a92      	ldr	r2, [pc, #584]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006e28:	430b      	orrs	r3, r1
 8006e2a:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e2c:	e003      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e32:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3e:	f002 0304 	and.w	r3, r2, #4
 8006e42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e46:	2300      	movs	r3, #0
 8006e48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e4c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006e50:	460b      	mov	r3, r1
 8006e52:	4313      	orrs	r3, r2
 8006e54:	d043      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006e56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e5e:	2b05      	cmp	r3, #5
 8006e60:	d824      	bhi.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8006e62:	a201      	add	r2, pc, #4	@ (adr r2, 8006e68 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8006e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e68:	08006eb5 	.word	0x08006eb5
 8006e6c:	08006e81 	.word	0x08006e81
 8006e70:	08006e97 	.word	0x08006e97
 8006e74:	08006eb5 	.word	0x08006eb5
 8006e78:	08006eb5 	.word	0x08006eb5
 8006e7c:	08006eb5 	.word	0x08006eb5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e84:	3308      	adds	r3, #8
 8006e86:	2101      	movs	r1, #1
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f000 ff1d 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006e94:	e00f      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e9a:	3328      	adds	r3, #40	@ 0x28
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 ffc4 	bl	8007e2c <RCCEx_PLL3_Config>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006eaa:	e004      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006eb2:	e000      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8006eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eb6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10b      	bne.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ebe:	4b6c      	ldr	r3, [pc, #432]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec2:	f023 0107 	bic.w	r1, r3, #7
 8006ec6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006eca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ece:	4a68      	ldr	r2, [pc, #416]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006ed0:	430b      	orrs	r3, r1
 8006ed2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ed4:	e003      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ed6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006eda:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee6:	f002 0320 	and.w	r3, r2, #32
 8006eea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006eee:	2300      	movs	r3, #0
 8006ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ef4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4313      	orrs	r3, r2
 8006efc:	d055      	beq.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006efe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f0a:	d033      	beq.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006f0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f10:	d82c      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f16:	d02f      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f1c:	d826      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006f1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f22:	d02b      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006f24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006f28:	d820      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006f2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f2e:	d012      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006f30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f34:	d81a      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d022      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006f3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f3e:	d115      	bne.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f44:	3308      	adds	r3, #8
 8006f46:	2100      	movs	r1, #0
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f000 febd 	bl	8007cc8 <RCCEx_PLL2_Config>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006f54:	e015      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f5a:	3328      	adds	r3, #40	@ 0x28
 8006f5c:	2102      	movs	r1, #2
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 ff64 	bl	8007e2c <RCCEx_PLL3_Config>
 8006f64:	4603      	mov	r3, r0
 8006f66:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006f6a:	e00a      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006f72:	e006      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006f74:	bf00      	nop
 8006f76:	e004      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006f78:	bf00      	nop
 8006f7a:	e002      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006f7c:	bf00      	nop
 8006f7e:	e000      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f82:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10b      	bne.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f8a:	4b39      	ldr	r3, [pc, #228]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f8e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006f92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f9a:	4a35      	ldr	r2, [pc, #212]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006f9c:	430b      	orrs	r3, r1
 8006f9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006fa0:	e003      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fa2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006fa6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006fba:	2300      	movs	r3, #0
 8006fbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006fc0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	d058      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006fca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006fd2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006fd6:	d033      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006fd8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006fdc:	d82c      	bhi.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fe2:	d02f      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fe8:	d826      	bhi.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006fea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006fee:	d02b      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006ff0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ff4:	d820      	bhi.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006ff6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ffa:	d012      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8006ffc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007000:	d81a      	bhi.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8007002:	2b00      	cmp	r3, #0
 8007004:	d022      	beq.n	800704c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8007006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800700a:	d115      	bne.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800700c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007010:	3308      	adds	r3, #8
 8007012:	2100      	movs	r1, #0
 8007014:	4618      	mov	r0, r3
 8007016:	f000 fe57 	bl	8007cc8 <RCCEx_PLL2_Config>
 800701a:	4603      	mov	r3, r0
 800701c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007020:	e015      	b.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007022:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007026:	3328      	adds	r3, #40	@ 0x28
 8007028:	2102      	movs	r1, #2
 800702a:	4618      	mov	r0, r3
 800702c:	f000 fefe 	bl	8007e2c <RCCEx_PLL3_Config>
 8007030:	4603      	mov	r3, r0
 8007032:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007036:	e00a      	b.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800703e:	e006      	b.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8007040:	bf00      	nop
 8007042:	e004      	b.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8007044:	bf00      	nop
 8007046:	e002      	b.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8007048:	bf00      	nop
 800704a:	e000      	b.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800704c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800704e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007052:	2b00      	cmp	r3, #0
 8007054:	d10e      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007056:	4b06      	ldr	r3, [pc, #24]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800705e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007062:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007066:	4a02      	ldr	r2, [pc, #8]	@ (8007070 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8007068:	430b      	orrs	r3, r1
 800706a:	6593      	str	r3, [r2, #88]	@ 0x58
 800706c:	e006      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800706e:	bf00      	nop
 8007070:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007074:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007078:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800707c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007088:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800708c:	2300      	movs	r3, #0
 800708e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007092:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007096:	460b      	mov	r3, r1
 8007098:	4313      	orrs	r3, r2
 800709a:	d055      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800709c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070a0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80070a4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80070a8:	d033      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80070aa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80070ae:	d82c      	bhi.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80070b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070b4:	d02f      	beq.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80070b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070ba:	d826      	bhi.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80070bc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80070c0:	d02b      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80070c2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80070c6:	d820      	bhi.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80070c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070cc:	d012      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80070ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070d2:	d81a      	bhi.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d022      	beq.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80070d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070dc:	d115      	bne.n	800710a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070e2:	3308      	adds	r3, #8
 80070e4:	2100      	movs	r1, #0
 80070e6:	4618      	mov	r0, r3
 80070e8:	f000 fdee 	bl	8007cc8 <RCCEx_PLL2_Config>
 80070ec:	4603      	mov	r3, r0
 80070ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80070f2:	e015      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070f8:	3328      	adds	r3, #40	@ 0x28
 80070fa:	2102      	movs	r1, #2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fe95 	bl	8007e2c <RCCEx_PLL3_Config>
 8007102:	4603      	mov	r3, r0
 8007104:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007108:	e00a      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8007110:	e006      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8007112:	bf00      	nop
 8007114:	e004      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8007116:	bf00      	nop
 8007118:	e002      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800711a:	bf00      	nop
 800711c:	e000      	b.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800711e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007120:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10b      	bne.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007128:	4ba1      	ldr	r3, [pc, #644]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800712a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800712c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007130:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007134:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007138:	4a9d      	ldr	r2, [pc, #628]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800713a:	430b      	orrs	r3, r1
 800713c:	6593      	str	r3, [r2, #88]	@ 0x58
 800713e:	e003      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007140:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007144:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007148:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f002 0308 	and.w	r3, r2, #8
 8007154:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007158:	2300      	movs	r3, #0
 800715a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800715e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007162:	460b      	mov	r3, r1
 8007164:	4313      	orrs	r3, r2
 8007166:	d01e      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007168:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800716c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007174:	d10c      	bne.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007176:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800717a:	3328      	adds	r3, #40	@ 0x28
 800717c:	2102      	movs	r1, #2
 800717e:	4618      	mov	r0, r3
 8007180:	f000 fe54 	bl	8007e2c <RCCEx_PLL3_Config>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d002      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007190:	4b87      	ldr	r3, [pc, #540]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007194:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007198:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800719c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071a0:	4a83      	ldr	r2, [pc, #524]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80071a2:	430b      	orrs	r3, r1
 80071a4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80071a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ae:	f002 0310 	and.w	r3, r2, #16
 80071b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071b6:	2300      	movs	r3, #0
 80071b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80071bc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80071c0:	460b      	mov	r3, r1
 80071c2:	4313      	orrs	r3, r2
 80071c4:	d01e      	beq.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80071c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80071ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071d2:	d10c      	bne.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80071d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071d8:	3328      	adds	r3, #40	@ 0x28
 80071da:	2102      	movs	r1, #2
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 fe25 	bl	8007e2c <RCCEx_PLL3_Config>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d002      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80071ee:	4b70      	ldr	r3, [pc, #448]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80071f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80071f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80071fe:	4a6c      	ldr	r2, [pc, #432]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007200:	430b      	orrs	r3, r1
 8007202:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007204:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007210:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007214:	2300      	movs	r3, #0
 8007216:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800721a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800721e:	460b      	mov	r3, r1
 8007220:	4313      	orrs	r3, r2
 8007222:	d03e      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007224:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007228:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800722c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007230:	d022      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8007232:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007236:	d81b      	bhi.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007238:	2b00      	cmp	r3, #0
 800723a:	d003      	beq.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800723c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007240:	d00b      	beq.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8007242:	e015      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007244:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007248:	3308      	adds	r3, #8
 800724a:	2100      	movs	r1, #0
 800724c:	4618      	mov	r0, r3
 800724e:	f000 fd3b 	bl	8007cc8 <RCCEx_PLL2_Config>
 8007252:	4603      	mov	r3, r0
 8007254:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007258:	e00f      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800725a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800725e:	3328      	adds	r3, #40	@ 0x28
 8007260:	2102      	movs	r1, #2
 8007262:	4618      	mov	r0, r3
 8007264:	f000 fde2 	bl	8007e2c <RCCEx_PLL3_Config>
 8007268:	4603      	mov	r3, r0
 800726a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800726e:	e004      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8007276:	e000      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8007278:	bf00      	nop
    }

    if (ret == HAL_OK)
 800727a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10b      	bne.n	800729a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007282:	4b4b      	ldr	r3, [pc, #300]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800728a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800728e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007292:	4a47      	ldr	r2, [pc, #284]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007294:	430b      	orrs	r3, r1
 8007296:	6593      	str	r3, [r2, #88]	@ 0x58
 8007298:	e003      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800729a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800729e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80072a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072aa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80072ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072b0:	2300      	movs	r3, #0
 80072b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80072b4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80072b8:	460b      	mov	r3, r1
 80072ba:	4313      	orrs	r3, r2
 80072bc:	d03b      	beq.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80072be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80072ca:	d01f      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80072cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80072d0:	d818      	bhi.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80072d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072d6:	d003      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 80072d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072dc:	d007      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 80072de:	e011      	b.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072e0:	4b33      	ldr	r3, [pc, #204]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80072e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e4:	4a32      	ldr	r2, [pc, #200]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80072e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80072ec:	e00f      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072f2:	3328      	adds	r3, #40	@ 0x28
 80072f4:	2101      	movs	r1, #1
 80072f6:	4618      	mov	r0, r3
 80072f8:	f000 fd98 	bl	8007e2c <RCCEx_PLL3_Config>
 80072fc:	4603      	mov	r3, r0
 80072fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8007302:	e004      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800730a:	e000      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 800730c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800730e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10b      	bne.n	800732e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007316:	4b26      	ldr	r3, [pc, #152]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800731a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800731e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007326:	4a22      	ldr	r2, [pc, #136]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007328:	430b      	orrs	r3, r1
 800732a:	6553      	str	r3, [r2, #84]	@ 0x54
 800732c:	e003      	b.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800732e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007332:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007336:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800733a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007342:	673b      	str	r3, [r7, #112]	@ 0x70
 8007344:	2300      	movs	r3, #0
 8007346:	677b      	str	r3, [r7, #116]	@ 0x74
 8007348:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800734c:	460b      	mov	r3, r1
 800734e:	4313      	orrs	r3, r2
 8007350:	d034      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007352:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007358:	2b00      	cmp	r3, #0
 800735a:	d003      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800735c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007360:	d007      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8007362:	e011      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007364:	4b12      	ldr	r3, [pc, #72]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8007366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007368:	4a11      	ldr	r2, [pc, #68]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800736a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800736e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007370:	e00e      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007372:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007376:	3308      	adds	r3, #8
 8007378:	2102      	movs	r1, #2
 800737a:	4618      	mov	r0, r3
 800737c:	f000 fca4 	bl	8007cc8 <RCCEx_PLL2_Config>
 8007380:	4603      	mov	r3, r0
 8007382:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007386:	e003      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800738e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007390:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10d      	bne.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007398:	4b05      	ldr	r3, [pc, #20]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800739a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800739c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80073a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80073a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073a6:	4a02      	ldr	r2, [pc, #8]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80073a8:	430b      	orrs	r3, r1
 80073aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80073ac:	e006      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80073ae:	bf00      	nop
 80073b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80073b8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80073bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80073c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80073c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073ca:	2300      	movs	r3, #0
 80073cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073ce:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80073d2:	460b      	mov	r3, r1
 80073d4:	4313      	orrs	r3, r2
 80073d6:	d00c      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80073d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80073dc:	3328      	adds	r3, #40	@ 0x28
 80073de:	2102      	movs	r1, #2
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 fd23 	bl	8007e2c <RCCEx_PLL3_Config>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80073f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80073f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80073fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8007400:	2300      	movs	r3, #0
 8007402:	667b      	str	r3, [r7, #100]	@ 0x64
 8007404:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007408:	460b      	mov	r3, r1
 800740a:	4313      	orrs	r3, r2
 800740c:	d038      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800740e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007416:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800741a:	d018      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800741c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007420:	d811      	bhi.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8007422:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007426:	d014      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8007428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800742c:	d80b      	bhi.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800742e:	2b00      	cmp	r3, #0
 8007430:	d011      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8007432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007436:	d106      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007438:	4bc3      	ldr	r3, [pc, #780]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800743a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743c:	4ac2      	ldr	r2, [pc, #776]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800743e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007442:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007444:	e008      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800744c:	e004      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800744e:	bf00      	nop
 8007450:	e002      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007452:	bf00      	nop
 8007454:	e000      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007458:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10b      	bne.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007460:	4bb9      	ldr	r3, [pc, #740]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007464:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007468:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800746c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007470:	4ab5      	ldr	r2, [pc, #724]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007472:	430b      	orrs	r3, r1
 8007474:	6553      	str	r3, [r2, #84]	@ 0x54
 8007476:	e003      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007478:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800747c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007480:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800748c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800748e:	2300      	movs	r3, #0
 8007490:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007492:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007496:	460b      	mov	r3, r1
 8007498:	4313      	orrs	r3, r2
 800749a:	d009      	beq.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800749c:	4baa      	ldr	r3, [pc, #680]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800749e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80074a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80074a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074aa:	4aa7      	ldr	r2, [pc, #668]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80074ac:	430b      	orrs	r3, r1
 80074ae:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80074b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80074b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80074bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80074be:	2300      	movs	r3, #0
 80074c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80074c2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80074c6:	460b      	mov	r3, r1
 80074c8:	4313      	orrs	r3, r2
 80074ca:	d009      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80074cc:	4b9e      	ldr	r3, [pc, #632]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80074ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80074d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80074d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074da:	4a9b      	ldr	r2, [pc, #620]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80074dc:	430b      	orrs	r3, r1
 80074de:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80074e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80074e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80074ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074ee:	2300      	movs	r3, #0
 80074f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074f2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80074f6:	460b      	mov	r3, r1
 80074f8:	4313      	orrs	r3, r2
 80074fa:	d009      	beq.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80074fc:	4b92      	ldr	r3, [pc, #584]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80074fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007500:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8007504:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800750a:	4a8f      	ldr	r2, [pc, #572]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800750c:	430b      	orrs	r3, r1
 800750e:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007510:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007518:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800751c:	643b      	str	r3, [r7, #64]	@ 0x40
 800751e:	2300      	movs	r3, #0
 8007520:	647b      	str	r3, [r7, #68]	@ 0x44
 8007522:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007526:	460b      	mov	r3, r1
 8007528:	4313      	orrs	r3, r2
 800752a:	d00e      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800752c:	4b86      	ldr	r3, [pc, #536]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	4a85      	ldr	r2, [pc, #532]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007532:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007536:	6113      	str	r3, [r2, #16]
 8007538:	4b83      	ldr	r3, [pc, #524]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800753a:	6919      	ldr	r1, [r3, #16]
 800753c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007540:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007544:	4a80      	ldr	r2, [pc, #512]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007546:	430b      	orrs	r3, r1
 8007548:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800754a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800754e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007552:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007556:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007558:	2300      	movs	r3, #0
 800755a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800755c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007560:	460b      	mov	r3, r1
 8007562:	4313      	orrs	r3, r2
 8007564:	d009      	beq.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007566:	4b78      	ldr	r3, [pc, #480]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800756a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800756e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007574:	4a74      	ldr	r2, [pc, #464]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007576:	430b      	orrs	r3, r1
 8007578:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800757a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800757e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007582:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007586:	633b      	str	r3, [r7, #48]	@ 0x30
 8007588:	2300      	movs	r3, #0
 800758a:	637b      	str	r3, [r7, #52]	@ 0x34
 800758c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007590:	460b      	mov	r3, r1
 8007592:	4313      	orrs	r3, r2
 8007594:	d00a      	beq.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007596:	4b6c      	ldr	r3, [pc, #432]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800759a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800759e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80075a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075a6:	4a68      	ldr	r2, [pc, #416]	@ (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80075a8:	430b      	orrs	r3, r1
 80075aa:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80075ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80075b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b4:	2100      	movs	r1, #0
 80075b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075be:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80075c2:	460b      	mov	r3, r1
 80075c4:	4313      	orrs	r3, r2
 80075c6:	d011      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80075cc:	3308      	adds	r3, #8
 80075ce:	2100      	movs	r1, #0
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 fb79 	bl	8007cc8 <RCCEx_PLL2_Config>
 80075d6:	4603      	mov	r3, r0
 80075d8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80075dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d003      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80075e8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80075ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	2100      	movs	r1, #0
 80075f6:	6239      	str	r1, [r7, #32]
 80075f8:	f003 0302 	and.w	r3, r3, #2
 80075fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80075fe:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007602:	460b      	mov	r3, r1
 8007604:	4313      	orrs	r3, r2
 8007606:	d011      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007608:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800760c:	3308      	adds	r3, #8
 800760e:	2101      	movs	r1, #1
 8007610:	4618      	mov	r0, r3
 8007612:	f000 fb59 	bl	8007cc8 <RCCEx_PLL2_Config>
 8007616:	4603      	mov	r3, r0
 8007618:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800761c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007620:	2b00      	cmp	r3, #0
 8007622:	d003      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007624:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007628:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800762c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007634:	2100      	movs	r1, #0
 8007636:	61b9      	str	r1, [r7, #24]
 8007638:	f003 0304 	and.w	r3, r3, #4
 800763c:	61fb      	str	r3, [r7, #28]
 800763e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007642:	460b      	mov	r3, r1
 8007644:	4313      	orrs	r3, r2
 8007646:	d011      	beq.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007648:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800764c:	3308      	adds	r3, #8
 800764e:	2102      	movs	r1, #2
 8007650:	4618      	mov	r0, r3
 8007652:	f000 fb39 	bl	8007cc8 <RCCEx_PLL2_Config>
 8007656:	4603      	mov	r3, r0
 8007658:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800765c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007660:	2b00      	cmp	r3, #0
 8007662:	d003      	beq.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007664:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007668:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800766c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007674:	2100      	movs	r1, #0
 8007676:	6139      	str	r1, [r7, #16]
 8007678:	f003 0308 	and.w	r3, r3, #8
 800767c:	617b      	str	r3, [r7, #20]
 800767e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007682:	460b      	mov	r3, r1
 8007684:	4313      	orrs	r3, r2
 8007686:	d011      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007688:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800768c:	3328      	adds	r3, #40	@ 0x28
 800768e:	2100      	movs	r1, #0
 8007690:	4618      	mov	r0, r3
 8007692:	f000 fbcb 	bl	8007e2c <RCCEx_PLL3_Config>
 8007696:	4603      	mov	r3, r0
 8007698:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800769c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80076a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80076ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b4:	2100      	movs	r1, #0
 80076b6:	60b9      	str	r1, [r7, #8]
 80076b8:	f003 0310 	and.w	r3, r3, #16
 80076bc:	60fb      	str	r3, [r7, #12]
 80076be:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80076c2:	460b      	mov	r3, r1
 80076c4:	4313      	orrs	r3, r2
 80076c6:	d011      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076cc:	3328      	adds	r3, #40	@ 0x28
 80076ce:	2101      	movs	r1, #1
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 fbab 	bl	8007e2c <RCCEx_PLL3_Config>
 80076d6:	4603      	mov	r3, r0
 80076d8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80076dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d003      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076e4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80076e8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80076ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80076f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f4:	2100      	movs	r1, #0
 80076f6:	6039      	str	r1, [r7, #0]
 80076f8:	f003 0320 	and.w	r3, r3, #32
 80076fc:	607b      	str	r3, [r7, #4]
 80076fe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007702:	460b      	mov	r3, r1
 8007704:	4313      	orrs	r3, r2
 8007706:	d011      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007708:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800770c:	3328      	adds	r3, #40	@ 0x28
 800770e:	2102      	movs	r1, #2
 8007710:	4618      	mov	r0, r3
 8007712:	f000 fb8b 	bl	8007e2c <RCCEx_PLL3_Config>
 8007716:	4603      	mov	r3, r0
 8007718:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800771c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007720:	2b00      	cmp	r3, #0
 8007722:	d003      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007724:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007728:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800772c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8007730:	2b00      	cmp	r3, #0
 8007732:	d101      	bne.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8007734:	2300      	movs	r3, #0
 8007736:	e000      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8007738:	2301      	movs	r3, #1
}
 800773a:	4618      	mov	r0, r3
 800773c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8007740:	46bd      	mov	sp, r7
 8007742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007746:	bf00      	nop
 8007748:	58024400 	.word	0x58024400

0800774c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8007750:	f7fe fde2 	bl	8006318 <HAL_RCC_GetHCLKFreq>
 8007754:	4602      	mov	r2, r0
 8007756:	4b06      	ldr	r3, [pc, #24]	@ (8007770 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007758:	6a1b      	ldr	r3, [r3, #32]
 800775a:	091b      	lsrs	r3, r3, #4
 800775c:	f003 0307 	and.w	r3, r3, #7
 8007760:	4904      	ldr	r1, [pc, #16]	@ (8007774 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007762:	5ccb      	ldrb	r3, [r1, r3]
 8007764:	f003 031f 	and.w	r3, r3, #31
 8007768:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800776c:	4618      	mov	r0, r3
 800776e:	bd80      	pop	{r7, pc}
 8007770:	58024400 	.word	0x58024400
 8007774:	0800e0b8 	.word	0x0800e0b8

08007778 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007778:	b480      	push	{r7}
 800777a:	b089      	sub	sp, #36	@ 0x24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007780:	4ba1      	ldr	r3, [pc, #644]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007784:	f003 0303 	and.w	r3, r3, #3
 8007788:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800778a:	4b9f      	ldr	r3, [pc, #636]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800778c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778e:	0b1b      	lsrs	r3, r3, #12
 8007790:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007794:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007796:	4b9c      	ldr	r3, [pc, #624]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779a:	091b      	lsrs	r3, r3, #4
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80077a2:	4b99      	ldr	r3, [pc, #612]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077a6:	08db      	lsrs	r3, r3, #3
 80077a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077ac:	693a      	ldr	r2, [r7, #16]
 80077ae:	fb02 f303 	mul.w	r3, r2, r3
 80077b2:	ee07 3a90 	vmov	s15, r3
 80077b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 8111 	beq.w	80079e8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	f000 8083 	beq.w	80078d4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	f200 80a1 	bhi.w	8007918 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d003      	beq.n	80077e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d056      	beq.n	8007890 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80077e2:	e099      	b.n	8007918 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077e4:	4b88      	ldr	r3, [pc, #544]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 0320 	and.w	r3, r3, #32
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d02d      	beq.n	800784c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077f0:	4b85      	ldr	r3, [pc, #532]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	08db      	lsrs	r3, r3, #3
 80077f6:	f003 0303 	and.w	r3, r3, #3
 80077fa:	4a84      	ldr	r2, [pc, #528]	@ (8007a0c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80077fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007800:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	ee07 3a90 	vmov	s15, r3
 8007808:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	ee07 3a90 	vmov	s15, r3
 8007812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800781a:	4b7b      	ldr	r3, [pc, #492]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800781c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800781e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007822:	ee07 3a90 	vmov	s15, r3
 8007826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800782a:	ed97 6a03 	vldr	s12, [r7, #12]
 800782e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800783a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800783e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007846:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800784a:	e087      	b.n	800795c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	ee07 3a90 	vmov	s15, r3
 8007852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007856:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007a14 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800785a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800785e:	4b6a      	ldr	r3, [pc, #424]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007866:	ee07 3a90 	vmov	s15, r3
 800786a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800786e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007872:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800787a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800787e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800788a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800788e:	e065      	b.n	800795c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	ee07 3a90 	vmov	s15, r3
 8007896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800789a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800789e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078a2:	4b59      	ldr	r3, [pc, #356]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078aa:	ee07 3a90 	vmov	s15, r3
 80078ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80078b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078d2:	e043      	b.n	800795c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	ee07 3a90 	vmov	s15, r3
 80078da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007a1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80078e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078e6:	4b48      	ldr	r3, [pc, #288]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ee:	ee07 3a90 	vmov	s15, r3
 80078f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80078fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800790a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800790e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007912:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007916:	e021      	b.n	800795c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	ee07 3a90 	vmov	s15, r3
 800791e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007922:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007a18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800792a:	4b37      	ldr	r3, [pc, #220]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800792c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800792e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007932:	ee07 3a90 	vmov	s15, r3
 8007936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800793a:	ed97 6a03 	vldr	s12, [r7, #12]
 800793e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007a10 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800794a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800794e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007956:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800795a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800795c:	4b2a      	ldr	r3, [pc, #168]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800795e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007960:	0a5b      	lsrs	r3, r3, #9
 8007962:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007966:	ee07 3a90 	vmov	s15, r3
 800796a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800796e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007972:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007976:	edd7 6a07 	vldr	s13, [r7, #28]
 800797a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800797e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007982:	ee17 2a90 	vmov	r2, s15
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800798a:	4b1f      	ldr	r3, [pc, #124]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800798c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800798e:	0c1b      	lsrs	r3, r3, #16
 8007990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007994:	ee07 3a90 	vmov	s15, r3
 8007998:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800799c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80079a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079b0:	ee17 2a90 	vmov	r2, s15
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80079b8:	4b13      	ldr	r3, [pc, #76]	@ (8007a08 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079bc:	0e1b      	lsrs	r3, r3, #24
 80079be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079c2:	ee07 3a90 	vmov	s15, r3
 80079c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80079d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079de:	ee17 2a90 	vmov	r2, s15
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80079e6:	e008      	b.n	80079fa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	609a      	str	r2, [r3, #8]
}
 80079fa:	bf00      	nop
 80079fc:	3724      	adds	r7, #36	@ 0x24
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	58024400 	.word	0x58024400
 8007a0c:	03d09000 	.word	0x03d09000
 8007a10:	46000000 	.word	0x46000000
 8007a14:	4c742400 	.word	0x4c742400
 8007a18:	4a742400 	.word	0x4a742400
 8007a1c:	4af42400 	.word	0x4af42400

08007a20 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b089      	sub	sp, #36	@ 0x24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a28:	4ba1      	ldr	r3, [pc, #644]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a2c:	f003 0303 	and.w	r3, r3, #3
 8007a30:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007a32:	4b9f      	ldr	r3, [pc, #636]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a36:	0d1b      	lsrs	r3, r3, #20
 8007a38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a3c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007a3e:	4b9c      	ldr	r3, [pc, #624]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a42:	0a1b      	lsrs	r3, r3, #8
 8007a44:	f003 0301 	and.w	r3, r3, #1
 8007a48:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007a4a:	4b99      	ldr	r3, [pc, #612]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a4e:	08db      	lsrs	r3, r3, #3
 8007a50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	fb02 f303 	mul.w	r3, r2, r3
 8007a5a:	ee07 3a90 	vmov	s15, r3
 8007a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a62:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 8111 	beq.w	8007c90 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	f000 8083 	beq.w	8007b7c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	f200 80a1 	bhi.w	8007bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d003      	beq.n	8007a8c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d056      	beq.n	8007b38 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007a8a:	e099      	b.n	8007bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a8c:	4b88      	ldr	r3, [pc, #544]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f003 0320 	and.w	r3, r3, #32
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d02d      	beq.n	8007af4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a98:	4b85      	ldr	r3, [pc, #532]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	08db      	lsrs	r3, r3, #3
 8007a9e:	f003 0303 	and.w	r3, r3, #3
 8007aa2:	4a84      	ldr	r2, [pc, #528]	@ (8007cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8007aa8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	ee07 3a90 	vmov	s15, r3
 8007ab0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	ee07 3a90 	vmov	s15, r3
 8007aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ac2:	4b7b      	ldr	r3, [pc, #492]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aca:	ee07 3a90 	vmov	s15, r3
 8007ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ad2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ad6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007af2:	e087      	b.n	8007c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	ee07 3a90 	vmov	s15, r3
 8007afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007cbc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b06:	4b6a      	ldr	r3, [pc, #424]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0e:	ee07 3a90 	vmov	s15, r3
 8007b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b16:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b1a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b36:	e065      	b.n	8007c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	ee07 3a90 	vmov	s15, r3
 8007b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b42:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b4a:	4b59      	ldr	r3, [pc, #356]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b52:	ee07 3a90 	vmov	s15, r3
 8007b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b5e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b7a:	e043      	b.n	8007c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	ee07 3a90 	vmov	s15, r3
 8007b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b86:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b8e:	4b48      	ldr	r3, [pc, #288]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b96:	ee07 3a90 	vmov	s15, r3
 8007b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ba2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bbe:	e021      	b.n	8007c04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	ee07 3a90 	vmov	s15, r3
 8007bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bd2:	4b37      	ldr	r3, [pc, #220]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bda:	ee07 3a90 	vmov	s15, r3
 8007bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007be2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007be6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c02:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007c04:	4b2a      	ldr	r3, [pc, #168]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c08:	0a5b      	lsrs	r3, r3, #9
 8007c0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c0e:	ee07 3a90 	vmov	s15, r3
 8007c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c2a:	ee17 2a90 	vmov	r2, s15
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007c32:	4b1f      	ldr	r3, [pc, #124]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c36:	0c1b      	lsrs	r3, r3, #16
 8007c38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c3c:	ee07 3a90 	vmov	s15, r3
 8007c40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c48:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c58:	ee17 2a90 	vmov	r2, s15
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007c60:	4b13      	ldr	r3, [pc, #76]	@ (8007cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c64:	0e1b      	lsrs	r3, r3, #24
 8007c66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c6a:	ee07 3a90 	vmov	s15, r3
 8007c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c86:	ee17 2a90 	vmov	r2, s15
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007c8e:	e008      	b.n	8007ca2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	609a      	str	r2, [r3, #8]
}
 8007ca2:	bf00      	nop
 8007ca4:	3724      	adds	r7, #36	@ 0x24
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	58024400 	.word	0x58024400
 8007cb4:	03d09000 	.word	0x03d09000
 8007cb8:	46000000 	.word	0x46000000
 8007cbc:	4c742400 	.word	0x4c742400
 8007cc0:	4a742400 	.word	0x4a742400
 8007cc4:	4af42400 	.word	0x4af42400

08007cc8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007cd6:	4b53      	ldr	r3, [pc, #332]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cda:	f003 0303 	and.w	r3, r3, #3
 8007cde:	2b03      	cmp	r3, #3
 8007ce0:	d101      	bne.n	8007ce6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e099      	b.n	8007e1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a4e      	ldr	r2, [pc, #312]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007cec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007cf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cf2:	f7f9 ffb5 	bl	8001c60 <HAL_GetTick>
 8007cf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007cf8:	e008      	b.n	8007d0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007cfa:	f7f9 ffb1 	bl	8001c60 <HAL_GetTick>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	1ad3      	subs	r3, r2, r3
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d901      	bls.n	8007d0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e086      	b.n	8007e1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007d0c:	4b45      	ldr	r3, [pc, #276]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1f0      	bne.n	8007cfa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007d18:	4b42      	ldr	r3, [pc, #264]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	031b      	lsls	r3, r3, #12
 8007d26:	493f      	ldr	r1, [pc, #252]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	628b      	str	r3, [r1, #40]	@ 0x28
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	025b      	lsls	r3, r3, #9
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	431a      	orrs	r2, r3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	3b01      	subs	r3, #1
 8007d48:	041b      	lsls	r3, r3, #16
 8007d4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007d4e:	431a      	orrs	r2, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	3b01      	subs	r3, #1
 8007d56:	061b      	lsls	r3, r3, #24
 8007d58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007d5c:	4931      	ldr	r1, [pc, #196]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007d62:	4b30      	ldr	r3, [pc, #192]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	492d      	ldr	r1, [pc, #180]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d70:	4313      	orrs	r3, r2
 8007d72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007d74:	4b2b      	ldr	r3, [pc, #172]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d78:	f023 0220 	bic.w	r2, r3, #32
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	699b      	ldr	r3, [r3, #24]
 8007d80:	4928      	ldr	r1, [pc, #160]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007d86:	4b27      	ldr	r3, [pc, #156]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8a:	4a26      	ldr	r2, [pc, #152]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d8c:	f023 0310 	bic.w	r3, r3, #16
 8007d90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007d92:	4b24      	ldr	r3, [pc, #144]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007d94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d96:	4b24      	ldr	r3, [pc, #144]	@ (8007e28 <RCCEx_PLL2_Config+0x160>)
 8007d98:	4013      	ands	r3, r2
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	69d2      	ldr	r2, [r2, #28]
 8007d9e:	00d2      	lsls	r2, r2, #3
 8007da0:	4920      	ldr	r1, [pc, #128]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007da2:	4313      	orrs	r3, r2
 8007da4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007da6:	4b1f      	ldr	r3, [pc, #124]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007daa:	4a1e      	ldr	r2, [pc, #120]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007dac:	f043 0310 	orr.w	r3, r3, #16
 8007db0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d106      	bne.n	8007dc6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007db8:	4b1a      	ldr	r3, [pc, #104]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dbc:	4a19      	ldr	r2, [pc, #100]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007dbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007dc4:	e00f      	b.n	8007de6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d106      	bne.n	8007dda <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007dcc:	4b15      	ldr	r3, [pc, #84]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd0:	4a14      	ldr	r2, [pc, #80]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007dd8:	e005      	b.n	8007de6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007dda:	4b12      	ldr	r3, [pc, #72]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dde:	4a11      	ldr	r2, [pc, #68]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007de0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007de4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007de6:	4b0f      	ldr	r3, [pc, #60]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a0e      	ldr	r2, [pc, #56]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007dec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007df0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007df2:	f7f9 ff35 	bl	8001c60 <HAL_GetTick>
 8007df6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007df8:	e008      	b.n	8007e0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007dfa:	f7f9 ff31 	bl	8001c60 <HAL_GetTick>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	1ad3      	subs	r3, r2, r3
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d901      	bls.n	8007e0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007e08:	2303      	movs	r3, #3
 8007e0a:	e006      	b.n	8007e1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007e0c:	4b05      	ldr	r3, [pc, #20]	@ (8007e24 <RCCEx_PLL2_Config+0x15c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d0f0      	beq.n	8007dfa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3710      	adds	r7, #16
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	58024400 	.word	0x58024400
 8007e28:	ffff0007 	.word	0xffff0007

08007e2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e3a:	4b53      	ldr	r3, [pc, #332]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e3e:	f003 0303 	and.w	r3, r3, #3
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	d101      	bne.n	8007e4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e099      	b.n	8007f7e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007e4a:	4b4f      	ldr	r3, [pc, #316]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a4e      	ldr	r2, [pc, #312]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007e50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e56:	f7f9 ff03 	bl	8001c60 <HAL_GetTick>
 8007e5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007e5c:	e008      	b.n	8007e70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007e5e:	f7f9 feff 	bl	8001c60 <HAL_GetTick>
 8007e62:	4602      	mov	r2, r0
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d901      	bls.n	8007e70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e6c:	2303      	movs	r3, #3
 8007e6e:	e086      	b.n	8007f7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007e70:	4b45      	ldr	r3, [pc, #276]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1f0      	bne.n	8007e5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007e7c:	4b42      	ldr	r3, [pc, #264]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	051b      	lsls	r3, r3, #20
 8007e8a:	493f      	ldr	r1, [pc, #252]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	3b01      	subs	r3, #1
 8007e96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	025b      	lsls	r3, r3, #9
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	041b      	lsls	r3, r3, #16
 8007eae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	061b      	lsls	r3, r3, #24
 8007ebc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007ec0:	4931      	ldr	r1, [pc, #196]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007ec6:	4b30      	ldr	r3, [pc, #192]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	695b      	ldr	r3, [r3, #20]
 8007ed2:	492d      	ldr	r1, [pc, #180]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007edc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	4928      	ldr	r1, [pc, #160]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007eea:	4b27      	ldr	r3, [pc, #156]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eee:	4a26      	ldr	r2, [pc, #152]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ef4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007ef6:	4b24      	ldr	r3, [pc, #144]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007efa:	4b24      	ldr	r3, [pc, #144]	@ (8007f8c <RCCEx_PLL3_Config+0x160>)
 8007efc:	4013      	ands	r3, r2
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	69d2      	ldr	r2, [r2, #28]
 8007f02:	00d2      	lsls	r2, r2, #3
 8007f04:	4920      	ldr	r1, [pc, #128]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d106      	bne.n	8007f2a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f20:	4a19      	ldr	r2, [pc, #100]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f22:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007f26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f28:	e00f      	b.n	8007f4a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d106      	bne.n	8007f3e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007f30:	4b15      	ldr	r3, [pc, #84]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f34:	4a14      	ldr	r2, [pc, #80]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007f3c:	e005      	b.n	8007f4a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007f3e:	4b12      	ldr	r3, [pc, #72]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f42:	4a11      	ldr	r2, [pc, #68]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007f48:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f56:	f7f9 fe83 	bl	8001c60 <HAL_GetTick>
 8007f5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007f5c:	e008      	b.n	8007f70 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007f5e:	f7f9 fe7f 	bl	8001c60 <HAL_GetTick>
 8007f62:	4602      	mov	r2, r0
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	1ad3      	subs	r3, r2, r3
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d901      	bls.n	8007f70 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f6c:	2303      	movs	r3, #3
 8007f6e:	e006      	b.n	8007f7e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007f70:	4b05      	ldr	r3, [pc, #20]	@ (8007f88 <RCCEx_PLL3_Config+0x15c>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d0f0      	beq.n	8007f5e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3710      	adds	r7, #16
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	58024400 	.word	0x58024400
 8007f8c:	ffff0007 	.word	0xffff0007

08007f90 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d101      	bne.n	8007fa2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e10f      	b.n	80081c2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a87      	ldr	r2, [pc, #540]	@ (80081cc <HAL_SPI_Init+0x23c>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d00f      	beq.n	8007fd2 <HAL_SPI_Init+0x42>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a86      	ldr	r2, [pc, #536]	@ (80081d0 <HAL_SPI_Init+0x240>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d00a      	beq.n	8007fd2 <HAL_SPI_Init+0x42>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a84      	ldr	r2, [pc, #528]	@ (80081d4 <HAL_SPI_Init+0x244>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d005      	beq.n	8007fd2 <HAL_SPI_Init+0x42>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	2b0f      	cmp	r3, #15
 8007fcc:	d901      	bls.n	8007fd2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e0f7      	b.n	80081c2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 ff76 	bl	8008ec4 <SPI_GetPacketSize>
 8007fd8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a7b      	ldr	r2, [pc, #492]	@ (80081cc <HAL_SPI_Init+0x23c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d00c      	beq.n	8007ffe <HAL_SPI_Init+0x6e>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a79      	ldr	r2, [pc, #484]	@ (80081d0 <HAL_SPI_Init+0x240>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d007      	beq.n	8007ffe <HAL_SPI_Init+0x6e>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a78      	ldr	r2, [pc, #480]	@ (80081d4 <HAL_SPI_Init+0x244>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d002      	beq.n	8007ffe <HAL_SPI_Init+0x6e>
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d811      	bhi.n	8008022 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008002:	4a72      	ldr	r2, [pc, #456]	@ (80081cc <HAL_SPI_Init+0x23c>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d009      	beq.n	800801c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a70      	ldr	r2, [pc, #448]	@ (80081d0 <HAL_SPI_Init+0x240>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d004      	beq.n	800801c <HAL_SPI_Init+0x8c>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a6f      	ldr	r2, [pc, #444]	@ (80081d4 <HAL_SPI_Init+0x244>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d104      	bne.n	8008026 <HAL_SPI_Init+0x96>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2b10      	cmp	r3, #16
 8008020:	d901      	bls.n	8008026 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e0cd      	b.n	80081c2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800802c:	b2db      	uxtb	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	d106      	bne.n	8008040 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7f8 ffee 	bl	800101c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2202      	movs	r2, #2
 8008044:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f022 0201 	bic.w	r2, r2, #1
 8008056:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008062:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	699b      	ldr	r3, [r3, #24]
 8008068:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800806c:	d119      	bne.n	80080a2 <HAL_SPI_Init+0x112>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008076:	d103      	bne.n	8008080 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800807c:	2b00      	cmp	r3, #0
 800807e:	d008      	beq.n	8008092 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008084:	2b00      	cmp	r3, #0
 8008086:	d10c      	bne.n	80080a2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800808c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008090:	d107      	bne.n	80080a2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80080a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00f      	beq.n	80080ce <HAL_SPI_Init+0x13e>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	2b06      	cmp	r3, #6
 80080b4:	d90b      	bls.n	80080ce <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	601a      	str	r2, [r3, #0]
 80080cc:	e007      	b.n	80080de <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080dc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	69da      	ldr	r2, [r3, #28]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e6:	431a      	orrs	r2, r3
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	431a      	orrs	r2, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f0:	ea42 0103 	orr.w	r1, r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68da      	ldr	r2, [r3, #12]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	430a      	orrs	r2, r1
 80080fe:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008108:	431a      	orrs	r2, r3
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810e:	431a      	orrs	r2, r3
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	431a      	orrs	r2, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	431a      	orrs	r2, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	695b      	ldr	r3, [r3, #20]
 8008120:	431a      	orrs	r2, r3
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	431a      	orrs	r2, r3
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	431a      	orrs	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008132:	431a      	orrs	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	431a      	orrs	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800813e:	ea42 0103 	orr.w	r1, r2, r3
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	430a      	orrs	r2, r1
 800814c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d113      	bne.n	800817e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008168:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800817c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f022 0201 	bic.w	r2, r2, #1
 800818c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00a      	beq.n	80081b0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	430a      	orrs	r2, r1
 80081ae:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3710      	adds	r7, #16
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	40013000 	.word	0x40013000
 80081d0:	40003800 	.word	0x40003800
 80081d4:	40003c00 	.word	0x40003c00

080081d8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b088      	sub	sp, #32
 80081dc:	af02      	add	r7, sp, #8
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	603b      	str	r3, [r7, #0]
 80081e4:	4613      	mov	r3, r2
 80081e6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	3320      	adds	r3, #32
 80081ee:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081f0:	f7f9 fd36 	bl	8001c60 <HAL_GetTick>
 80081f4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d001      	beq.n	8008206 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8008202:	2302      	movs	r3, #2
 8008204:	e1d1      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d002      	beq.n	8008212 <HAL_SPI_Transmit+0x3a>
 800820c:	88fb      	ldrh	r3, [r7, #6]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d101      	bne.n	8008216 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e1c9      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800821c:	2b01      	cmp	r3, #1
 800821e:	d101      	bne.n	8008224 <HAL_SPI_Transmit+0x4c>
 8008220:	2302      	movs	r3, #2
 8008222:	e1c2      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2203      	movs	r2, #3
 8008230:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	68ba      	ldr	r2, [r7, #8]
 8008240:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	88fa      	ldrh	r2, [r7, #6]
 8008246:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	88fa      	ldrh	r2, [r7, #6]
 800824e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2200      	movs	r2, #0
 800825c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2200      	movs	r2, #0
 800826c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800827c:	d108      	bne.n	8008290 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800828c:	601a      	str	r2, [r3, #0]
 800828e:	e009      	b.n	80082a4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80082a2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	685a      	ldr	r2, [r3, #4]
 80082aa:	4b96      	ldr	r3, [pc, #600]	@ (8008504 <HAL_SPI_Transmit+0x32c>)
 80082ac:	4013      	ands	r3, r2
 80082ae:	88f9      	ldrh	r1, [r7, #6]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	6812      	ldr	r2, [r2, #0]
 80082b4:	430b      	orrs	r3, r1
 80082b6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f042 0201 	orr.w	r2, r2, #1
 80082c6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80082d0:	d107      	bne.n	80082e2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082e0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	2b0f      	cmp	r3, #15
 80082e8:	d947      	bls.n	800837a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80082ea:	e03f      	b.n	800836c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	f003 0302 	and.w	r3, r3, #2
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d114      	bne.n	8008324 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	6812      	ldr	r2, [r2, #0]
 8008304:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800830a:	1d1a      	adds	r2, r3, #4
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008316:	b29b      	uxth	r3, r3
 8008318:	3b01      	subs	r3, #1
 800831a:	b29a      	uxth	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008322:	e023      	b.n	800836c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008324:	f7f9 fc9c 	bl	8001c60 <HAL_GetTick>
 8008328:	4602      	mov	r2, r0
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	429a      	cmp	r2, r3
 8008332:	d803      	bhi.n	800833c <HAL_SPI_Transmit+0x164>
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800833a:	d102      	bne.n	8008342 <HAL_SPI_Transmit+0x16a>
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d114      	bne.n	800836c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008342:	68f8      	ldr	r0, [r7, #12]
 8008344:	f000 fcf0 	bl	8008d28 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800834e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008368:	2303      	movs	r3, #3
 800836a:	e11e      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008372:	b29b      	uxth	r3, r3
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1b9      	bne.n	80082ec <HAL_SPI_Transmit+0x114>
 8008378:	e0f1      	b.n	800855e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	2b07      	cmp	r3, #7
 8008380:	f240 80e6 	bls.w	8008550 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008384:	e05d      	b.n	8008442 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	695b      	ldr	r3, [r3, #20]
 800838c:	f003 0302 	and.w	r3, r3, #2
 8008390:	2b02      	cmp	r3, #2
 8008392:	d132      	bne.n	80083fa <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800839a:	b29b      	uxth	r3, r3
 800839c:	2b01      	cmp	r3, #1
 800839e:	d918      	bls.n	80083d2 <HAL_SPI_Transmit+0x1fa>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d014      	beq.n	80083d2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6812      	ldr	r2, [r2, #0]
 80083b2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083b8:	1d1a      	adds	r2, r3, #4
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	3b02      	subs	r3, #2
 80083c8:	b29a      	uxth	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80083d0:	e037      	b.n	8008442 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083d6:	881a      	ldrh	r2, [r3, #0]
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083e0:	1c9a      	adds	r2, r3, #2
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	3b01      	subs	r3, #1
 80083f0:	b29a      	uxth	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80083f8:	e023      	b.n	8008442 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083fa:	f7f9 fc31 	bl	8001c60 <HAL_GetTick>
 80083fe:	4602      	mov	r2, r0
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	1ad3      	subs	r3, r2, r3
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d803      	bhi.n	8008412 <HAL_SPI_Transmit+0x23a>
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008410:	d102      	bne.n	8008418 <HAL_SPI_Transmit+0x240>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d114      	bne.n	8008442 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	f000 fc85 	bl	8008d28 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008424:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800843e:	2303      	movs	r3, #3
 8008440:	e0b3      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008448:	b29b      	uxth	r3, r3
 800844a:	2b00      	cmp	r3, #0
 800844c:	d19b      	bne.n	8008386 <HAL_SPI_Transmit+0x1ae>
 800844e:	e086      	b.n	800855e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	695b      	ldr	r3, [r3, #20]
 8008456:	f003 0302 	and.w	r3, r3, #2
 800845a:	2b02      	cmp	r3, #2
 800845c:	d154      	bne.n	8008508 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008464:	b29b      	uxth	r3, r3
 8008466:	2b03      	cmp	r3, #3
 8008468:	d918      	bls.n	800849c <HAL_SPI_Transmit+0x2c4>
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800846e:	2b40      	cmp	r3, #64	@ 0x40
 8008470:	d914      	bls.n	800849c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	6812      	ldr	r2, [r2, #0]
 800847c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008482:	1d1a      	adds	r2, r3, #4
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800848e:	b29b      	uxth	r3, r3
 8008490:	3b04      	subs	r3, #4
 8008492:	b29a      	uxth	r2, r3
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800849a:	e059      	b.n	8008550 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d917      	bls.n	80084d8 <HAL_SPI_Transmit+0x300>
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d013      	beq.n	80084d8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084b4:	881a      	ldrh	r2, [r3, #0]
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084be:	1c9a      	adds	r2, r3, #2
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	3b02      	subs	r3, #2
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80084d6:	e03b      	b.n	8008550 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3320      	adds	r3, #32
 80084e2:	7812      	ldrb	r2, [r2, #0]
 80084e4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084ea:	1c5a      	adds	r2, r3, #1
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	3b01      	subs	r3, #1
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008502:	e025      	b.n	8008550 <HAL_SPI_Transmit+0x378>
 8008504:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008508:	f7f9 fbaa 	bl	8001c60 <HAL_GetTick>
 800850c:	4602      	mov	r2, r0
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	683a      	ldr	r2, [r7, #0]
 8008514:	429a      	cmp	r2, r3
 8008516:	d803      	bhi.n	8008520 <HAL_SPI_Transmit+0x348>
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800851e:	d102      	bne.n	8008526 <HAL_SPI_Transmit+0x34e>
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d114      	bne.n	8008550 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f000 fbfe 	bl	8008d28 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008532:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2200      	movs	r2, #0
 8008548:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800854c:	2303      	movs	r3, #3
 800854e:	e02c      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008556:	b29b      	uxth	r3, r3
 8008558:	2b00      	cmp	r3, #0
 800855a:	f47f af79 	bne.w	8008450 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	2200      	movs	r2, #0
 8008566:	2108      	movs	r1, #8
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f000 fc7d 	bl	8008e68 <SPI_WaitOnFlagUntilTimeout>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d007      	beq.n	8008584 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800857a:	f043 0220 	orr.w	r2, r3, #32
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f000 fbcf 	bl	8008d28 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2201      	movs	r2, #1
 800858e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d001      	beq.n	80085a8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e000      	b.n	80085aa <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80085a8:	2300      	movs	r3, #0
  }
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3718      	adds	r7, #24
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop

080085b4 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	4613      	mov	r3, r2
 80085c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d001      	beq.n	80085d2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80085ce:	2302      	movs	r3, #2
 80085d0:	e126      	b.n	8008820 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d002      	beq.n	80085de <HAL_SPI_Transmit_DMA+0x2a>
 80085d8:	88fb      	ldrh	r3, [r7, #6]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d101      	bne.n	80085e2 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	e11e      	b.n	8008820 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <HAL_SPI_Transmit_DMA+0x3c>
 80085ec:	2302      	movs	r3, #2
 80085ee:	e117      	b.n	8008820 <HAL_SPI_Transmit_DMA+0x26c>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2203      	movs	r2, #3
 80085fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2200      	movs	r2, #0
 8008604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	68ba      	ldr	r2, [r7, #8]
 800860c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	88fa      	ldrh	r2, [r7, #6]
 8008612:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	88fa      	ldrh	r2, [r7, #6]
 800861a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008648:	d108      	bne.n	800865c <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	681a      	ldr	r2, [r3, #0]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	e009      	b.n	8008670 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68db      	ldr	r3, [r3, #12]
 8008662:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800866e:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	2b0f      	cmp	r3, #15
 8008676:	d905      	bls.n	8008684 <HAL_SPI_Transmit_DMA+0xd0>
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008682:	d10f      	bne.n	80086a4 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8008688:	2b07      	cmp	r3, #7
 800868a:	d911      	bls.n	80086b0 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008696:	d00b      	beq.n	80086b0 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800869c:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800869e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086a2:	d005      	beq.n	80086b0 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e0b7      	b.n	8008820 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	2b07      	cmp	r3, #7
 80086b6:	d820      	bhi.n	80086fa <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80086bc:	699b      	ldr	r3, [r3, #24]
 80086be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086c2:	d109      	bne.n	80086d8 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	3301      	adds	r3, #1
 80086ce:	105b      	asrs	r3, r3, #1
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80086dc:	699b      	ldr	r3, [r3, #24]
 80086de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086e2:	d11e      	bne.n	8008722 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	3303      	adds	r3, #3
 80086ee:	109b      	asrs	r3, r3, #2
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80086f8:	e013      	b.n	8008722 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	2b0f      	cmp	r3, #15
 8008700:	d80f      	bhi.n	8008722 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800870c:	d109      	bne.n	8008722 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008714:	b29b      	uxth	r3, r3
 8008716:	3301      	adds	r3, #1
 8008718:	105b      	asrs	r3, r3, #1
 800871a:	b29a      	uxth	r2, r3
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008726:	4a40      	ldr	r2, [pc, #256]	@ (8008828 <HAL_SPI_Transmit_DMA+0x274>)
 8008728:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800872e:	4a3f      	ldr	r2, [pc, #252]	@ (800882c <HAL_SPI_Transmit_DMA+0x278>)
 8008730:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008736:	4a3e      	ldr	r2, [pc, #248]	@ (8008830 <HAL_SPI_Transmit_DMA+0x27c>)
 8008738:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800873e:	2200      	movs	r2, #0
 8008740:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689a      	ldr	r2, [r3, #8]
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008750:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800875a:	4619      	mov	r1, r3
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3320      	adds	r3, #32
 8008762:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800876a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800876c:	f7f9 ffbe 	bl	80026ec <HAL_DMA_Start_IT>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d011      	beq.n	800879a <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800877c:	f043 0210 	orr.w	r2, r3, #16
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e042      	b.n	8008820 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800879e:	69db      	ldr	r3, [r3, #28]
 80087a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087a4:	d108      	bne.n	80087b8 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	6859      	ldr	r1, [r3, #4]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	4b20      	ldr	r3, [pc, #128]	@ (8008834 <HAL_SPI_Transmit_DMA+0x280>)
 80087b2:	400b      	ands	r3, r1
 80087b4:	6053      	str	r3, [r2, #4]
 80087b6:	e009      	b.n	80087cc <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	4b1d      	ldr	r3, [pc, #116]	@ (8008834 <HAL_SPI_Transmit_DMA+0x280>)
 80087c0:	4013      	ands	r3, r2
 80087c2:	88f9      	ldrh	r1, [r7, #6]
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	6812      	ldr	r2, [r2, #0]
 80087c8:	430b      	orrs	r3, r1
 80087ca:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	689a      	ldr	r2, [r3, #8]
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087da:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	691a      	ldr	r2, [r3, #16]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 80087ea:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f042 0201 	orr.w	r2, r2, #1
 80087fa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008804:	d107      	bne.n	8008816 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008814:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}
 8008828:	08008c93 	.word	0x08008c93
 800882c:	08008c4d 	.word	0x08008c4d
 8008830:	08008caf 	.word	0x08008caf
 8008834:	ffff0000 	.word	0xffff0000

08008838 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08a      	sub	sp, #40	@ 0x28
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008850:	6a3a      	ldr	r2, [r7, #32]
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	4013      	ands	r3, r2
 8008856:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008860:	2300      	movs	r3, #0
 8008862:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800886a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	3330      	adds	r3, #48	@ 0x30
 8008872:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800887a:	2b00      	cmp	r3, #0
 800887c:	d010      	beq.n	80088a0 <HAL_SPI_IRQHandler+0x68>
 800887e:	6a3b      	ldr	r3, [r7, #32]
 8008880:	f003 0308 	and.w	r3, r3, #8
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00b      	beq.n	80088a0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	699a      	ldr	r2, [r3, #24]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008896:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f9cd 	bl	8008c38 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800889e:	e192      	b.n	8008bc6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80088a0:	69bb      	ldr	r3, [r7, #24]
 80088a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d113      	bne.n	80088d2 <HAL_SPI_IRQHandler+0x9a>
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	f003 0320 	and.w	r3, r3, #32
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10e      	bne.n	80088d2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d009      	beq.n	80088d2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	4798      	blx	r3
    hspi->RxISR(hspi);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	4798      	blx	r3
    handled = 1UL;
 80088ce:	2301      	movs	r3, #1
 80088d0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d10f      	bne.n	80088fc <HAL_SPI_IRQHandler+0xc4>
 80088dc:	69bb      	ldr	r3, [r7, #24]
 80088de:	f003 0301 	and.w	r3, r3, #1
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d105      	bne.n	80088fc <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	4798      	blx	r3
    handled = 1UL;
 80088f8:	2301      	movs	r3, #1
 80088fa:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	f003 0320 	and.w	r3, r3, #32
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10f      	bne.n	8008926 <HAL_SPI_IRQHandler+0xee>
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	f003 0302 	and.w	r3, r3, #2
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00a      	beq.n	8008926 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008916:	2b00      	cmp	r3, #0
 8008918:	d105      	bne.n	8008926 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	4798      	blx	r3
    handled = 1UL;
 8008922:	2301      	movs	r3, #1
 8008924:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008928:	2b00      	cmp	r3, #0
 800892a:	f040 8147 	bne.w	8008bbc <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	f003 0308 	and.w	r3, r3, #8
 8008934:	2b00      	cmp	r3, #0
 8008936:	f000 808b 	beq.w	8008a50 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	699a      	ldr	r2, [r3, #24]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f042 0208 	orr.w	r2, r2, #8
 8008948:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	699a      	ldr	r2, [r3, #24]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f042 0210 	orr.w	r2, r2, #16
 8008958:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	699a      	ldr	r2, [r3, #24]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008968:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	691a      	ldr	r2, [r3, #16]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f022 0208 	bic.w	r2, r2, #8
 8008978:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008984:	2b00      	cmp	r3, #0
 8008986:	d13d      	bne.n	8008a04 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008988:	e036      	b.n	80089f8 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	2b0f      	cmp	r3, #15
 8008990:	d90b      	bls.n	80089aa <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800899a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800899c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089a2:	1d1a      	adds	r2, r3, #4
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	665a      	str	r2, [r3, #100]	@ 0x64
 80089a8:	e01d      	b.n	80089e6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	2b07      	cmp	r3, #7
 80089b0:	d90b      	bls.n	80089ca <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	8812      	ldrh	r2, [r2, #0]
 80089ba:	b292      	uxth	r2, r2
 80089bc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089c2:	1c9a      	adds	r2, r3, #2
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	665a      	str	r2, [r3, #100]	@ 0x64
 80089c8:	e00d      	b.n	80089e6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089d6:	7812      	ldrb	r2, [r2, #0]
 80089d8:	b2d2      	uxtb	r2, r2
 80089da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089e0:	1c5a      	adds	r2, r3, #1
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	3b01      	subs	r3, #1
 80089f0:	b29a      	uxth	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d1c2      	bne.n	800898a <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f98f 	bl	8008d28 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d003      	beq.n	8008a24 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 f901 	bl	8008c24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008a22:	e0d0      	b.n	8008bc6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008a24:	7cfb      	ldrb	r3, [r7, #19]
 8008a26:	2b05      	cmp	r3, #5
 8008a28:	d103      	bne.n	8008a32 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f8e6 	bl	8008bfc <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008a30:	e0c6      	b.n	8008bc0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008a32:	7cfb      	ldrb	r3, [r7, #19]
 8008a34:	2b04      	cmp	r3, #4
 8008a36:	d103      	bne.n	8008a40 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 f8d5 	bl	8008be8 <HAL_SPI_RxCpltCallback>
    return;
 8008a3e:	e0bf      	b.n	8008bc0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008a40:	7cfb      	ldrb	r3, [r7, #19]
 8008a42:	2b03      	cmp	r3, #3
 8008a44:	f040 80bc 	bne.w	8008bc0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 f8c3 	bl	8008bd4 <HAL_SPI_TxCpltCallback>
    return;
 8008a4e:	e0b7      	b.n	8008bc0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	f000 80b5 	beq.w	8008bc6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00f      	beq.n	8008a86 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a6c:	f043 0204 	orr.w	r2, r3, #4
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	699a      	ldr	r2, [r3, #24]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a84:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008a86:	69bb      	ldr	r3, [r7, #24]
 8008a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00f      	beq.n	8008ab0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a96:	f043 0201 	orr.w	r2, r3, #1
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	699a      	ldr	r2, [r3, #24]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008aae:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008ab0:	69bb      	ldr	r3, [r7, #24]
 8008ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d00f      	beq.n	8008ada <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ac0:	f043 0208 	orr.w	r2, r3, #8
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	699a      	ldr	r2, [r3, #24]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ad8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008ada:	69bb      	ldr	r3, [r7, #24]
 8008adc:	f003 0320 	and.w	r3, r3, #32
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00f      	beq.n	8008b04 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008aea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	699a      	ldr	r2, [r3, #24]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f042 0220 	orr.w	r2, r2, #32
 8008b02:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d05a      	beq.n	8008bc4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f022 0201 	bic.w	r2, r2, #1
 8008b1c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	6919      	ldr	r1, [r3, #16]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681a      	ldr	r2, [r3, #0]
 8008b28:	4b28      	ldr	r3, [pc, #160]	@ (8008bcc <HAL_SPI_IRQHandler+0x394>)
 8008b2a:	400b      	ands	r3, r1
 8008b2c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008b34:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008b38:	d138      	bne.n	8008bac <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	689a      	ldr	r2, [r3, #8]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008b48:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d013      	beq.n	8008b7a <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b56:	4a1e      	ldr	r2, [pc, #120]	@ (8008bd0 <HAL_SPI_IRQHandler+0x398>)
 8008b58:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f7fa fb4c 	bl	80031fc <HAL_DMA_Abort_IT>
 8008b64:	4603      	mov	r3, r0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d007      	beq.n	8008b7a <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d020      	beq.n	8008bc4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b86:	4a12      	ldr	r2, [pc, #72]	@ (8008bd0 <HAL_SPI_IRQHandler+0x398>)
 8008b88:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7fa fb34 	bl	80031fc <HAL_DMA_Abort_IT>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d014      	beq.n	8008bc4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ba0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008baa:	e00b      	b.n	8008bc4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 f835 	bl	8008c24 <HAL_SPI_ErrorCallback>
    return;
 8008bba:	e003      	b.n	8008bc4 <HAL_SPI_IRQHandler+0x38c>
    return;
 8008bbc:	bf00      	nop
 8008bbe:	e002      	b.n	8008bc6 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008bc0:	bf00      	nop
 8008bc2:	e000      	b.n	8008bc6 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008bc4:	bf00      	nop
  }
}
 8008bc6:	3728      	adds	r7, #40	@ 0x28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	fffffc94 	.word	0xfffffc94
 8008bd0:	08008cf5 	.word	0x08008cf5

08008bd4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b083      	sub	sp, #12
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008bdc:	bf00      	nop
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008bf0:	bf00      	nop
 8008bf2:	370c      	adds	r7, #12
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008c04:	bf00      	nop
 8008c06:	370c      	adds	r7, #12
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008c18:	bf00      	nop
 8008c1a:	370c      	adds	r7, #12
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr

08008c24 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b083      	sub	sp, #12
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c58:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	2b07      	cmp	r3, #7
 8008c64:	d011      	beq.n	8008c8a <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c6a:	69db      	ldr	r3, [r3, #28]
 8008c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c70:	d103      	bne.n	8008c7a <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8008c72:	68f8      	ldr	r0, [r7, #12]
 8008c74:	f7ff ffae 	bl	8008bd4 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8008c78:	e007      	b.n	8008c8a <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	691a      	ldr	r2, [r3, #16]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f042 0208 	orr.w	r2, r2, #8
 8008c88:	611a      	str	r2, [r3, #16]
}
 8008c8a:	bf00      	nop
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b084      	sub	sp, #16
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c9e:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f7ff ffb5 	bl	8008c10 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008ca6:	bf00      	nop
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cba:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f7fb fc45 	bl	800454c <HAL_DMA_GetError>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d011      	beq.n	8008cec <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8008cc8:	68f8      	ldr	r0, [r7, #12]
 8008cca:	f000 f82d 	bl	8008d28 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cd4:	f043 0210 	orr.w	r2, r3, #16
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f7ff ff9c 	bl	8008c24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8008cec:	bf00      	nop
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d00:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f7ff ff82 	bl	8008c24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008d20:	bf00      	nop
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	699a      	ldr	r2, [r3, #24]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f042 0208 	orr.w	r2, r2, #8
 8008d46:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	699a      	ldr	r2, [r3, #24]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f042 0210 	orr.w	r2, r2, #16
 8008d56:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 0201 	bic.w	r2, r2, #1
 8008d66:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	6919      	ldr	r1, [r3, #16]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	4b3c      	ldr	r3, [pc, #240]	@ (8008e64 <SPI_CloseTransfer+0x13c>)
 8008d74:	400b      	ands	r3, r1
 8008d76:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689a      	ldr	r2, [r3, #8]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008d86:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	2b04      	cmp	r3, #4
 8008d92:	d014      	beq.n	8008dbe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f003 0320 	and.w	r3, r3, #32
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00f      	beq.n	8008dbe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008da4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	699a      	ldr	r2, [r3, #24]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f042 0220 	orr.w	r2, r2, #32
 8008dbc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	d014      	beq.n	8008df4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00f      	beq.n	8008df4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dda:	f043 0204 	orr.w	r2, r3, #4
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	699a      	ldr	r2, [r3, #24]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008df2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00f      	beq.n	8008e1e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e04:	f043 0201 	orr.w	r2, r3, #1
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	699a      	ldr	r2, [r3, #24]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e1c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00f      	beq.n	8008e48 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e2e:	f043 0208 	orr.w	r2, r3, #8
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	699a      	ldr	r2, [r3, #24]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e46:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008e58:	bf00      	nop
 8008e5a:	3714      	adds	r7, #20
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr
 8008e64:	fffffc90 	.word	0xfffffc90

08008e68 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	603b      	str	r3, [r7, #0]
 8008e74:	4613      	mov	r3, r2
 8008e76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008e78:	e010      	b.n	8008e9c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e7a:	f7f8 fef1 	bl	8001c60 <HAL_GetTick>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	1ad3      	subs	r3, r2, r3
 8008e84:	683a      	ldr	r2, [r7, #0]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d803      	bhi.n	8008e92 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e90:	d102      	bne.n	8008e98 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d101      	bne.n	8008e9c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e00f      	b.n	8008ebc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	695a      	ldr	r2, [r3, #20]
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	68ba      	ldr	r2, [r7, #8]
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	bf0c      	ite	eq
 8008eac:	2301      	moveq	r3, #1
 8008eae:	2300      	movne	r3, #0
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	79fb      	ldrb	r3, [r7, #7]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d0df      	beq.n	8008e7a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3710      	adds	r7, #16
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}

08008ec4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed0:	095b      	lsrs	r3, r3, #5
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	3301      	adds	r3, #1
 8008edc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	3307      	adds	r3, #7
 8008ee2:	08db      	lsrs	r3, r3, #3
 8008ee4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	fb02 f303 	mul.w	r3, r2, r3
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3714      	adds	r7, #20
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b082      	sub	sp, #8
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d101      	bne.n	8008f0c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e042      	b.n	8008f92 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d106      	bne.n	8008f24 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f7f8 fc08 	bl	8001734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2224      	movs	r2, #36	@ 0x24
 8008f28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f022 0201 	bic.w	r2, r2, #1
 8008f3a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d002      	beq.n	8008f4a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f001 fbd7 	bl	800a6f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 fd68 	bl	8009a20 <UART_SetConfig>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d101      	bne.n	8008f5a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	e01b      	b.n	8008f92 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	685a      	ldr	r2, [r3, #4]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689a      	ldr	r2, [r3, #8]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f042 0201 	orr.w	r2, r2, #1
 8008f88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f001 fc56 	bl	800a83c <UART_CheckIdleState>
 8008f90:	4603      	mov	r3, r0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3708      	adds	r7, #8
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b08a      	sub	sp, #40	@ 0x28
 8008f9e:	af02      	add	r7, sp, #8
 8008fa0:	60f8      	str	r0, [r7, #12]
 8008fa2:	60b9      	str	r1, [r7, #8]
 8008fa4:	603b      	str	r3, [r7, #0]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fb0:	2b20      	cmp	r3, #32
 8008fb2:	d17b      	bne.n	80090ac <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <HAL_UART_Transmit+0x26>
 8008fba:	88fb      	ldrh	r3, [r7, #6]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e074      	b.n	80090ae <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2221      	movs	r2, #33	@ 0x21
 8008fd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fd4:	f7f8 fe44 	bl	8001c60 <HAL_GetTick>
 8008fd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	88fa      	ldrh	r2, [r7, #6]
 8008fde:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	88fa      	ldrh	r2, [r7, #6]
 8008fe6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ff2:	d108      	bne.n	8009006 <HAL_UART_Transmit+0x6c>
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	691b      	ldr	r3, [r3, #16]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d104      	bne.n	8009006 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	61bb      	str	r3, [r7, #24]
 8009004:	e003      	b.n	800900e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800900a:	2300      	movs	r3, #0
 800900c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800900e:	e030      	b.n	8009072 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	2200      	movs	r2, #0
 8009018:	2180      	movs	r1, #128	@ 0x80
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f001 fcb8 	bl	800a990 <UART_WaitOnFlagUntilTimeout>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d005      	beq.n	8009032 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2220      	movs	r2, #32
 800902a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800902e:	2303      	movs	r3, #3
 8009030:	e03d      	b.n	80090ae <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d10b      	bne.n	8009050 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	881b      	ldrh	r3, [r3, #0]
 800903c:	461a      	mov	r2, r3
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009046:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	3302      	adds	r3, #2
 800904c:	61bb      	str	r3, [r7, #24]
 800904e:	e007      	b.n	8009060 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	781a      	ldrb	r2, [r3, #0]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800905a:	69fb      	ldr	r3, [r7, #28]
 800905c:	3301      	adds	r3, #1
 800905e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009066:	b29b      	uxth	r3, r3
 8009068:	3b01      	subs	r3, #1
 800906a:	b29a      	uxth	r2, r3
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009078:	b29b      	uxth	r3, r3
 800907a:	2b00      	cmp	r3, #0
 800907c:	d1c8      	bne.n	8009010 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	2200      	movs	r2, #0
 8009086:	2140      	movs	r1, #64	@ 0x40
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	f001 fc81 	bl	800a990 <UART_WaitOnFlagUntilTimeout>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d005      	beq.n	80090a0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2220      	movs	r2, #32
 8009098:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	e006      	b.n	80090ae <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80090a8:	2300      	movs	r3, #0
 80090aa:	e000      	b.n	80090ae <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80090ac:	2302      	movs	r3, #2
  }
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3720      	adds	r7, #32
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}
	...

080090b8 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b09a      	sub	sp, #104	@ 0x68
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090c8:	e853 3f00 	ldrex	r3, [r3]
 80090cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80090ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090de:	657b      	str	r3, [r7, #84]	@ 0x54
 80090e0:	653a      	str	r2, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80090e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80090e6:	e841 2300 	strex	r3, r2, [r1]
 80090ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80090ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1e6      	bne.n	80090c0 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	3308      	adds	r3, #8
 80090f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090fc:	e853 3f00 	ldrex	r3, [r3]
 8009100:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009104:	4b46      	ldr	r3, [pc, #280]	@ (8009220 <HAL_UART_AbortReceive+0x168>)
 8009106:	4013      	ands	r3, r2
 8009108:	663b      	str	r3, [r7, #96]	@ 0x60
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	3308      	adds	r3, #8
 8009110:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009112:	643a      	str	r2, [r7, #64]	@ 0x40
 8009114:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009116:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009118:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800911a:	e841 2300 	strex	r3, r2, [r1]
 800911e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1e5      	bne.n	80090f2 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800912a:	2b01      	cmp	r3, #1
 800912c:	d118      	bne.n	8009160 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	e853 3f00 	ldrex	r3, [r3]
 800913a:	61fb      	str	r3, [r7, #28]
   return(result);
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	f023 0310 	bic.w	r3, r3, #16
 8009142:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	461a      	mov	r2, r3
 800914a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800914c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800914e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009150:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009154:	e841 2300 	strex	r3, r2, [r1]
 8009158:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800915a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915c:	2b00      	cmp	r3, #0
 800915e:	d1e6      	bne.n	800912e <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800916a:	2b40      	cmp	r3, #64	@ 0x40
 800916c:	d13b      	bne.n	80091e6 <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	3308      	adds	r3, #8
 8009174:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	e853 3f00 	ldrex	r3, [r3]
 800917c:	60bb      	str	r3, [r7, #8]
   return(result);
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009184:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3308      	adds	r3, #8
 800918c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800918e:	61ba      	str	r2, [r7, #24]
 8009190:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009192:	6979      	ldr	r1, [r7, #20]
 8009194:	69ba      	ldr	r2, [r7, #24]
 8009196:	e841 2300 	strex	r3, r2, [r1]
 800919a:	613b      	str	r3, [r7, #16]
   return(result);
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1e5      	bne.n	800916e <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d01c      	beq.n	80091e6 <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091b2:	2200      	movs	r2, #0
 80091b4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091bc:	4618      	mov	r0, r3
 80091be:	f7f9 fcff 	bl	8002bc0 <HAL_DMA_Abort>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00e      	beq.n	80091e6 <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fb f9bc 	bl	800454c <HAL_DMA_GetError>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b20      	cmp	r3, #32
 80091d8:	d105      	bne.n	80091e6 <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2210      	movs	r2, #16
 80091de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80091e2:	2303      	movs	r3, #3
 80091e4:	e017      	b.n	8009216 <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	220f      	movs	r2, #15
 80091f4:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	699a      	ldr	r2, [r3, #24]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f042 0208 	orr.w	r2, r2, #8
 8009204:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2220      	movs	r2, #32
 800920a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3768      	adds	r7, #104	@ 0x68
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	effffffe 	.word	0xeffffffe

08009224 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b0ba      	sub	sp, #232	@ 0xe8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	69db      	ldr	r3, [r3, #28]
 8009232:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800924a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800924e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009252:	4013      	ands	r3, r2
 8009254:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009258:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800925c:	2b00      	cmp	r3, #0
 800925e:	d11b      	bne.n	8009298 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009264:	f003 0320 	and.w	r3, r3, #32
 8009268:	2b00      	cmp	r3, #0
 800926a:	d015      	beq.n	8009298 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800926c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009270:	f003 0320 	and.w	r3, r3, #32
 8009274:	2b00      	cmp	r3, #0
 8009276:	d105      	bne.n	8009284 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009278:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800927c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009280:	2b00      	cmp	r3, #0
 8009282:	d009      	beq.n	8009298 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009288:	2b00      	cmp	r3, #0
 800928a:	f000 8393 	beq.w	80099b4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	4798      	blx	r3
      }
      return;
 8009296:	e38d      	b.n	80099b4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009298:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 8123 	beq.w	80094e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80092a2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80092a6:	4b8d      	ldr	r3, [pc, #564]	@ (80094dc <HAL_UART_IRQHandler+0x2b8>)
 80092a8:	4013      	ands	r3, r2
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d106      	bne.n	80092bc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80092ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80092b2:	4b8b      	ldr	r3, [pc, #556]	@ (80094e0 <HAL_UART_IRQHandler+0x2bc>)
 80092b4:	4013      	ands	r3, r2
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	f000 8116 	beq.w	80094e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80092bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092c0:	f003 0301 	and.w	r3, r3, #1
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d011      	beq.n	80092ec <HAL_UART_IRQHandler+0xc8>
 80092c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00b      	beq.n	80092ec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	2201      	movs	r2, #1
 80092da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092e2:	f043 0201 	orr.w	r2, r3, #1
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092f0:	f003 0302 	and.w	r3, r3, #2
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d011      	beq.n	800931c <HAL_UART_IRQHandler+0xf8>
 80092f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092fc:	f003 0301 	and.w	r3, r3, #1
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00b      	beq.n	800931c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2202      	movs	r2, #2
 800930a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009312:	f043 0204 	orr.w	r2, r3, #4
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800931c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009320:	f003 0304 	and.w	r3, r3, #4
 8009324:	2b00      	cmp	r3, #0
 8009326:	d011      	beq.n	800934c <HAL_UART_IRQHandler+0x128>
 8009328:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800932c:	f003 0301 	and.w	r3, r3, #1
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00b      	beq.n	800934c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2204      	movs	r2, #4
 800933a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009342:	f043 0202 	orr.w	r2, r3, #2
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800934c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009350:	f003 0308 	and.w	r3, r3, #8
 8009354:	2b00      	cmp	r3, #0
 8009356:	d017      	beq.n	8009388 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800935c:	f003 0320 	and.w	r3, r3, #32
 8009360:	2b00      	cmp	r3, #0
 8009362:	d105      	bne.n	8009370 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009364:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009368:	4b5c      	ldr	r3, [pc, #368]	@ (80094dc <HAL_UART_IRQHandler+0x2b8>)
 800936a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00b      	beq.n	8009388 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2208      	movs	r2, #8
 8009376:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800937e:	f043 0208 	orr.w	r2, r3, #8
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800938c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009390:	2b00      	cmp	r3, #0
 8009392:	d012      	beq.n	80093ba <HAL_UART_IRQHandler+0x196>
 8009394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009398:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800939c:	2b00      	cmp	r3, #0
 800939e:	d00c      	beq.n	80093ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80093a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093b0:	f043 0220 	orr.w	r2, r3, #32
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 82f9 	beq.w	80099b8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80093c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093ca:	f003 0320 	and.w	r3, r3, #32
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d013      	beq.n	80093fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80093d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093d6:	f003 0320 	and.w	r3, r3, #32
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d105      	bne.n	80093ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80093de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d007      	beq.n	80093fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009400:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800940e:	2b40      	cmp	r3, #64	@ 0x40
 8009410:	d005      	beq.n	800941e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009412:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009416:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800941a:	2b00      	cmp	r3, #0
 800941c:	d054      	beq.n	80094c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f001 fc0c 	bl	800ac3c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800942e:	2b40      	cmp	r3, #64	@ 0x40
 8009430:	d146      	bne.n	80094c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	3308      	adds	r3, #8
 8009438:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800943c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009440:	e853 3f00 	ldrex	r3, [r3]
 8009444:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009448:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800944c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009450:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	3308      	adds	r3, #8
 800945a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800945e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009462:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009466:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800946a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800946e:	e841 2300 	strex	r3, r2, [r1]
 8009472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1d9      	bne.n	8009432 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009484:	2b00      	cmp	r3, #0
 8009486:	d017      	beq.n	80094b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800948e:	4a15      	ldr	r2, [pc, #84]	@ (80094e4 <HAL_UART_IRQHandler+0x2c0>)
 8009490:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009498:	4618      	mov	r0, r3
 800949a:	f7f9 feaf 	bl	80031fc <HAL_DMA_Abort_IT>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d019      	beq.n	80094d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80094b2:	4610      	mov	r0, r2
 80094b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094b6:	e00f      	b.n	80094d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f000 faa7 	bl	8009a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094be:	e00b      	b.n	80094d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 faa3 	bl	8009a0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094c6:	e007      	b.n	80094d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 fa9f 	bl	8009a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80094d6:	e26f      	b.n	80099b8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094d8:	bf00      	nop
    return;
 80094da:	e26d      	b.n	80099b8 <HAL_UART_IRQHandler+0x794>
 80094dc:	10000001 	.word	0x10000001
 80094e0:	04000120 	.word	0x04000120
 80094e4:	0800aeef 	.word	0x0800aeef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	f040 8203 	bne.w	80098f8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094f6:	f003 0310 	and.w	r3, r3, #16
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f000 81fc 	beq.w	80098f8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009504:	f003 0310 	and.w	r3, r3, #16
 8009508:	2b00      	cmp	r3, #0
 800950a:	f000 81f5 	beq.w	80098f8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	2210      	movs	r2, #16
 8009514:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009520:	2b40      	cmp	r3, #64	@ 0x40
 8009522:	f040 816d 	bne.w	8009800 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4aa4      	ldr	r2, [pc, #656]	@ (80097c0 <HAL_UART_IRQHandler+0x59c>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d068      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4aa1      	ldr	r2, [pc, #644]	@ (80097c4 <HAL_UART_IRQHandler+0x5a0>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d061      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a9f      	ldr	r2, [pc, #636]	@ (80097c8 <HAL_UART_IRQHandler+0x5a4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d05a      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a9c      	ldr	r2, [pc, #624]	@ (80097cc <HAL_UART_IRQHandler+0x5a8>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d053      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a9a      	ldr	r2, [pc, #616]	@ (80097d0 <HAL_UART_IRQHandler+0x5ac>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d04c      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a97      	ldr	r2, [pc, #604]	@ (80097d4 <HAL_UART_IRQHandler+0x5b0>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d045      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a95      	ldr	r2, [pc, #596]	@ (80097d8 <HAL_UART_IRQHandler+0x5b4>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d03e      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a92      	ldr	r2, [pc, #584]	@ (80097dc <HAL_UART_IRQHandler+0x5b8>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d037      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a90      	ldr	r2, [pc, #576]	@ (80097e0 <HAL_UART_IRQHandler+0x5bc>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d030      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a8d      	ldr	r2, [pc, #564]	@ (80097e4 <HAL_UART_IRQHandler+0x5c0>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d029      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a8b      	ldr	r2, [pc, #556]	@ (80097e8 <HAL_UART_IRQHandler+0x5c4>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d022      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a88      	ldr	r2, [pc, #544]	@ (80097ec <HAL_UART_IRQHandler+0x5c8>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d01b      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a86      	ldr	r2, [pc, #536]	@ (80097f0 <HAL_UART_IRQHandler+0x5cc>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d014      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a83      	ldr	r2, [pc, #524]	@ (80097f4 <HAL_UART_IRQHandler+0x5d0>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d00d      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a81      	ldr	r2, [pc, #516]	@ (80097f8 <HAL_UART_IRQHandler+0x5d4>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d006      	beq.n	8009606 <HAL_UART_IRQHandler+0x3e2>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a7e      	ldr	r2, [pc, #504]	@ (80097fc <HAL_UART_IRQHandler+0x5d8>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d106      	bne.n	8009614 <HAL_UART_IRQHandler+0x3f0>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	b29b      	uxth	r3, r3
 8009612:	e005      	b.n	8009620 <HAL_UART_IRQHandler+0x3fc>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	685b      	ldr	r3, [r3, #4]
 800961e:	b29b      	uxth	r3, r3
 8009620:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009624:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009628:	2b00      	cmp	r3, #0
 800962a:	f000 80ad 	beq.w	8009788 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009634:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009638:	429a      	cmp	r2, r3
 800963a:	f080 80a5 	bcs.w	8009788 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009644:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800964e:	69db      	ldr	r3, [r3, #28]
 8009650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009654:	f000 8087 	beq.w	8009766 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009660:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009664:	e853 3f00 	ldrex	r3, [r3]
 8009668:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800966c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009670:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009674:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	461a      	mov	r2, r3
 800967e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009682:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009686:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800968e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009692:	e841 2300 	strex	r3, r2, [r1]
 8009696:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800969a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1da      	bne.n	8009658 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	3308      	adds	r3, #8
 80096a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80096ac:	e853 3f00 	ldrex	r3, [r3]
 80096b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80096b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80096b4:	f023 0301 	bic.w	r3, r3, #1
 80096b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	3308      	adds	r3, #8
 80096c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80096c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80096ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80096ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80096d2:	e841 2300 	strex	r3, r2, [r1]
 80096d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1e1      	bne.n	80096a2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	3308      	adds	r3, #8
 80096e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096e8:	e853 3f00 	ldrex	r3, [r3]
 80096ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	3308      	adds	r3, #8
 80096fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009702:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009704:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009706:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009708:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800970a:	e841 2300 	strex	r3, r2, [r1]
 800970e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009710:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1e3      	bne.n	80096de <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2220      	movs	r2, #32
 800971a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2200      	movs	r2, #0
 8009722:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800972a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800972c:	e853 3f00 	ldrex	r3, [r3]
 8009730:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009734:	f023 0310 	bic.w	r3, r3, #16
 8009738:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	461a      	mov	r2, r3
 8009742:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009746:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009748:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800974c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800974e:	e841 2300 	strex	r3, r2, [r1]
 8009752:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009756:	2b00      	cmp	r3, #0
 8009758:	d1e4      	bne.n	8009724 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009760:	4618      	mov	r0, r3
 8009762:	f7f9 fa2d 	bl	8002bc0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2202      	movs	r2, #2
 800976a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009778:	b29b      	uxth	r3, r3
 800977a:	1ad3      	subs	r3, r2, r3
 800977c:	b29b      	uxth	r3, r3
 800977e:	4619      	mov	r1, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f7f7 fae1 	bl	8000d48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009786:	e119      	b.n	80099bc <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800978e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009792:	429a      	cmp	r2, r3
 8009794:	f040 8112 	bne.w	80099bc <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800979e:	69db      	ldr	r3, [r3, #28]
 80097a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097a4:	f040 810a 	bne.w	80099bc <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2202      	movs	r2, #2
 80097ac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097b4:	4619      	mov	r1, r3
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7f7 fac6 	bl	8000d48 <HAL_UARTEx_RxEventCallback>
      return;
 80097bc:	e0fe      	b.n	80099bc <HAL_UART_IRQHandler+0x798>
 80097be:	bf00      	nop
 80097c0:	40020010 	.word	0x40020010
 80097c4:	40020028 	.word	0x40020028
 80097c8:	40020040 	.word	0x40020040
 80097cc:	40020058 	.word	0x40020058
 80097d0:	40020070 	.word	0x40020070
 80097d4:	40020088 	.word	0x40020088
 80097d8:	400200a0 	.word	0x400200a0
 80097dc:	400200b8 	.word	0x400200b8
 80097e0:	40020410 	.word	0x40020410
 80097e4:	40020428 	.word	0x40020428
 80097e8:	40020440 	.word	0x40020440
 80097ec:	40020458 	.word	0x40020458
 80097f0:	40020470 	.word	0x40020470
 80097f4:	40020488 	.word	0x40020488
 80097f8:	400204a0 	.word	0x400204a0
 80097fc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800980c:	b29b      	uxth	r3, r3
 800980e:	1ad3      	subs	r3, r2, r3
 8009810:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800981a:	b29b      	uxth	r3, r3
 800981c:	2b00      	cmp	r3, #0
 800981e:	f000 80cf 	beq.w	80099c0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8009822:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009826:	2b00      	cmp	r3, #0
 8009828:	f000 80ca 	beq.w	80099c0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009834:	e853 3f00 	ldrex	r3, [r3]
 8009838:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800983a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800983c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009840:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	461a      	mov	r2, r3
 800984a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800984e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009850:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009852:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009854:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009856:	e841 2300 	strex	r3, r2, [r1]
 800985a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800985c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1e4      	bne.n	800982c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	3308      	adds	r3, #8
 8009868:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986c:	e853 3f00 	ldrex	r3, [r3]
 8009870:	623b      	str	r3, [r7, #32]
   return(result);
 8009872:	6a3a      	ldr	r2, [r7, #32]
 8009874:	4b55      	ldr	r3, [pc, #340]	@ (80099cc <HAL_UART_IRQHandler+0x7a8>)
 8009876:	4013      	ands	r3, r2
 8009878:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	3308      	adds	r3, #8
 8009882:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009886:	633a      	str	r2, [r7, #48]	@ 0x30
 8009888:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800988c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800988e:	e841 2300 	strex	r3, r2, [r1]
 8009892:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1e3      	bne.n	8009862 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2220      	movs	r2, #32
 800989e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	e853 3f00 	ldrex	r3, [r3]
 80098ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f023 0310 	bic.w	r3, r3, #16
 80098c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	461a      	mov	r2, r3
 80098cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80098d0:	61fb      	str	r3, [r7, #28]
 80098d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d4:	69b9      	ldr	r1, [r7, #24]
 80098d6:	69fa      	ldr	r2, [r7, #28]
 80098d8:	e841 2300 	strex	r3, r2, [r1]
 80098dc:	617b      	str	r3, [r7, #20]
   return(result);
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1e4      	bne.n	80098ae <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2202      	movs	r2, #2
 80098e8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80098ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80098ee:	4619      	mov	r1, r3
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7f7 fa29 	bl	8000d48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80098f6:	e063      	b.n	80099c0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80098f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00e      	beq.n	8009922 <HAL_UART_IRQHandler+0x6fe>
 8009904:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009908:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800990c:	2b00      	cmp	r3, #0
 800990e:	d008      	beq.n	8009922 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009918:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f001 fb24 	bl	800af68 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009920:	e051      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800992a:	2b00      	cmp	r3, #0
 800992c:	d014      	beq.n	8009958 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800992e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009936:	2b00      	cmp	r3, #0
 8009938:	d105      	bne.n	8009946 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800993a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800993e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009942:	2b00      	cmp	r3, #0
 8009944:	d008      	beq.n	8009958 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800994a:	2b00      	cmp	r3, #0
 800994c:	d03a      	beq.n	80099c4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	4798      	blx	r3
    }
    return;
 8009956:	e035      	b.n	80099c4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800995c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009960:	2b00      	cmp	r3, #0
 8009962:	d009      	beq.n	8009978 <HAL_UART_IRQHandler+0x754>
 8009964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800996c:	2b00      	cmp	r3, #0
 800996e:	d003      	beq.n	8009978 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f001 face 	bl	800af12 <UART_EndTransmit_IT>
    return;
 8009976:	e026      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800997c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009980:	2b00      	cmp	r3, #0
 8009982:	d009      	beq.n	8009998 <HAL_UART_IRQHandler+0x774>
 8009984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009988:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800998c:	2b00      	cmp	r3, #0
 800998e:	d003      	beq.n	8009998 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f001 fafd 	bl	800af90 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009996:	e016      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800999c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d010      	beq.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
 80099a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	da0c      	bge.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f001 fae5 	bl	800af7c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80099b2:	e008      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80099b4:	bf00      	nop
 80099b6:	e006      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80099b8:	bf00      	nop
 80099ba:	e004      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80099bc:	bf00      	nop
 80099be:	e002      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80099c0:	bf00      	nop
 80099c2:	e000      	b.n	80099c6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80099c4:	bf00      	nop
  }
}
 80099c6:	37e8      	adds	r7, #232	@ 0xe8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	effffffe 	.word	0xeffffffe

080099d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80099d8:	bf00      	nop
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b083      	sub	sp, #12
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80099ec:	bf00      	nop
 80099ee:	370c      	adds	r7, #12
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b083      	sub	sp, #12
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009a14:	bf00      	nop
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a24:	b092      	sub	sp, #72	@ 0x48
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	689a      	ldr	r2, [r3, #8]
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	691b      	ldr	r3, [r3, #16]
 8009a38:	431a      	orrs	r2, r3
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	695b      	ldr	r3, [r3, #20]
 8009a3e:	431a      	orrs	r2, r3
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	69db      	ldr	r3, [r3, #28]
 8009a44:	4313      	orrs	r3, r2
 8009a46:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	681a      	ldr	r2, [r3, #0]
 8009a4e:	4bbe      	ldr	r3, [pc, #760]	@ (8009d48 <UART_SetConfig+0x328>)
 8009a50:	4013      	ands	r3, r2
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	6812      	ldr	r2, [r2, #0]
 8009a56:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009a58:	430b      	orrs	r3, r1
 8009a5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	68da      	ldr	r2, [r3, #12]
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	430a      	orrs	r2, r1
 8009a70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	699b      	ldr	r3, [r3, #24]
 8009a76:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4ab3      	ldr	r2, [pc, #716]	@ (8009d4c <UART_SetConfig+0x32c>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d004      	beq.n	8009a8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	6a1b      	ldr	r3, [r3, #32]
 8009a86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689a      	ldr	r2, [r3, #8]
 8009a92:	4baf      	ldr	r3, [pc, #700]	@ (8009d50 <UART_SetConfig+0x330>)
 8009a94:	4013      	ands	r3, r2
 8009a96:	697a      	ldr	r2, [r7, #20]
 8009a98:	6812      	ldr	r2, [r2, #0]
 8009a9a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009a9c:	430b      	orrs	r3, r1
 8009a9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aa6:	f023 010f 	bic.w	r1, r3, #15
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	430a      	orrs	r2, r1
 8009ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4aa6      	ldr	r2, [pc, #664]	@ (8009d54 <UART_SetConfig+0x334>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d177      	bne.n	8009bb0 <UART_SetConfig+0x190>
 8009ac0:	4ba5      	ldr	r3, [pc, #660]	@ (8009d58 <UART_SetConfig+0x338>)
 8009ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ac4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009ac8:	2b28      	cmp	r3, #40	@ 0x28
 8009aca:	d86d      	bhi.n	8009ba8 <UART_SetConfig+0x188>
 8009acc:	a201      	add	r2, pc, #4	@ (adr r2, 8009ad4 <UART_SetConfig+0xb4>)
 8009ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad2:	bf00      	nop
 8009ad4:	08009b79 	.word	0x08009b79
 8009ad8:	08009ba9 	.word	0x08009ba9
 8009adc:	08009ba9 	.word	0x08009ba9
 8009ae0:	08009ba9 	.word	0x08009ba9
 8009ae4:	08009ba9 	.word	0x08009ba9
 8009ae8:	08009ba9 	.word	0x08009ba9
 8009aec:	08009ba9 	.word	0x08009ba9
 8009af0:	08009ba9 	.word	0x08009ba9
 8009af4:	08009b81 	.word	0x08009b81
 8009af8:	08009ba9 	.word	0x08009ba9
 8009afc:	08009ba9 	.word	0x08009ba9
 8009b00:	08009ba9 	.word	0x08009ba9
 8009b04:	08009ba9 	.word	0x08009ba9
 8009b08:	08009ba9 	.word	0x08009ba9
 8009b0c:	08009ba9 	.word	0x08009ba9
 8009b10:	08009ba9 	.word	0x08009ba9
 8009b14:	08009b89 	.word	0x08009b89
 8009b18:	08009ba9 	.word	0x08009ba9
 8009b1c:	08009ba9 	.word	0x08009ba9
 8009b20:	08009ba9 	.word	0x08009ba9
 8009b24:	08009ba9 	.word	0x08009ba9
 8009b28:	08009ba9 	.word	0x08009ba9
 8009b2c:	08009ba9 	.word	0x08009ba9
 8009b30:	08009ba9 	.word	0x08009ba9
 8009b34:	08009b91 	.word	0x08009b91
 8009b38:	08009ba9 	.word	0x08009ba9
 8009b3c:	08009ba9 	.word	0x08009ba9
 8009b40:	08009ba9 	.word	0x08009ba9
 8009b44:	08009ba9 	.word	0x08009ba9
 8009b48:	08009ba9 	.word	0x08009ba9
 8009b4c:	08009ba9 	.word	0x08009ba9
 8009b50:	08009ba9 	.word	0x08009ba9
 8009b54:	08009b99 	.word	0x08009b99
 8009b58:	08009ba9 	.word	0x08009ba9
 8009b5c:	08009ba9 	.word	0x08009ba9
 8009b60:	08009ba9 	.word	0x08009ba9
 8009b64:	08009ba9 	.word	0x08009ba9
 8009b68:	08009ba9 	.word	0x08009ba9
 8009b6c:	08009ba9 	.word	0x08009ba9
 8009b70:	08009ba9 	.word	0x08009ba9
 8009b74:	08009ba1 	.word	0x08009ba1
 8009b78:	2301      	movs	r3, #1
 8009b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b7e:	e326      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009b80:	2304      	movs	r3, #4
 8009b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b86:	e322      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009b88:	2308      	movs	r3, #8
 8009b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b8e:	e31e      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009b90:	2310      	movs	r3, #16
 8009b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b96:	e31a      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009b98:	2320      	movs	r3, #32
 8009b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b9e:	e316      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ba0:	2340      	movs	r3, #64	@ 0x40
 8009ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ba6:	e312      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ba8:	2380      	movs	r3, #128	@ 0x80
 8009baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bae:	e30e      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a69      	ldr	r2, [pc, #420]	@ (8009d5c <UART_SetConfig+0x33c>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d130      	bne.n	8009c1c <UART_SetConfig+0x1fc>
 8009bba:	4b67      	ldr	r3, [pc, #412]	@ (8009d58 <UART_SetConfig+0x338>)
 8009bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bbe:	f003 0307 	and.w	r3, r3, #7
 8009bc2:	2b05      	cmp	r3, #5
 8009bc4:	d826      	bhi.n	8009c14 <UART_SetConfig+0x1f4>
 8009bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bcc <UART_SetConfig+0x1ac>)
 8009bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bcc:	08009be5 	.word	0x08009be5
 8009bd0:	08009bed 	.word	0x08009bed
 8009bd4:	08009bf5 	.word	0x08009bf5
 8009bd8:	08009bfd 	.word	0x08009bfd
 8009bdc:	08009c05 	.word	0x08009c05
 8009be0:	08009c0d 	.word	0x08009c0d
 8009be4:	2300      	movs	r3, #0
 8009be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bea:	e2f0      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009bec:	2304      	movs	r3, #4
 8009bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bf2:	e2ec      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009bf4:	2308      	movs	r3, #8
 8009bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bfa:	e2e8      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009bfc:	2310      	movs	r3, #16
 8009bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c02:	e2e4      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c04:	2320      	movs	r3, #32
 8009c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c0a:	e2e0      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c0c:	2340      	movs	r3, #64	@ 0x40
 8009c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c12:	e2dc      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c14:	2380      	movs	r3, #128	@ 0x80
 8009c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c1a:	e2d8      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a4f      	ldr	r2, [pc, #316]	@ (8009d60 <UART_SetConfig+0x340>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d130      	bne.n	8009c88 <UART_SetConfig+0x268>
 8009c26:	4b4c      	ldr	r3, [pc, #304]	@ (8009d58 <UART_SetConfig+0x338>)
 8009c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c2a:	f003 0307 	and.w	r3, r3, #7
 8009c2e:	2b05      	cmp	r3, #5
 8009c30:	d826      	bhi.n	8009c80 <UART_SetConfig+0x260>
 8009c32:	a201      	add	r2, pc, #4	@ (adr r2, 8009c38 <UART_SetConfig+0x218>)
 8009c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c38:	08009c51 	.word	0x08009c51
 8009c3c:	08009c59 	.word	0x08009c59
 8009c40:	08009c61 	.word	0x08009c61
 8009c44:	08009c69 	.word	0x08009c69
 8009c48:	08009c71 	.word	0x08009c71
 8009c4c:	08009c79 	.word	0x08009c79
 8009c50:	2300      	movs	r3, #0
 8009c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c56:	e2ba      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c58:	2304      	movs	r3, #4
 8009c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c5e:	e2b6      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c60:	2308      	movs	r3, #8
 8009c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c66:	e2b2      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c68:	2310      	movs	r3, #16
 8009c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c6e:	e2ae      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c70:	2320      	movs	r3, #32
 8009c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c76:	e2aa      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c78:	2340      	movs	r3, #64	@ 0x40
 8009c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c7e:	e2a6      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c80:	2380      	movs	r3, #128	@ 0x80
 8009c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c86:	e2a2      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a35      	ldr	r2, [pc, #212]	@ (8009d64 <UART_SetConfig+0x344>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d130      	bne.n	8009cf4 <UART_SetConfig+0x2d4>
 8009c92:	4b31      	ldr	r3, [pc, #196]	@ (8009d58 <UART_SetConfig+0x338>)
 8009c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c96:	f003 0307 	and.w	r3, r3, #7
 8009c9a:	2b05      	cmp	r3, #5
 8009c9c:	d826      	bhi.n	8009cec <UART_SetConfig+0x2cc>
 8009c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8009ca4 <UART_SetConfig+0x284>)
 8009ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ca4:	08009cbd 	.word	0x08009cbd
 8009ca8:	08009cc5 	.word	0x08009cc5
 8009cac:	08009ccd 	.word	0x08009ccd
 8009cb0:	08009cd5 	.word	0x08009cd5
 8009cb4:	08009cdd 	.word	0x08009cdd
 8009cb8:	08009ce5 	.word	0x08009ce5
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cc2:	e284      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009cc4:	2304      	movs	r3, #4
 8009cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cca:	e280      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ccc:	2308      	movs	r3, #8
 8009cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cd2:	e27c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009cd4:	2310      	movs	r3, #16
 8009cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cda:	e278      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009cdc:	2320      	movs	r3, #32
 8009cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ce2:	e274      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ce4:	2340      	movs	r3, #64	@ 0x40
 8009ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cea:	e270      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009cec:	2380      	movs	r3, #128	@ 0x80
 8009cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cf2:	e26c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8009d68 <UART_SetConfig+0x348>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d142      	bne.n	8009d84 <UART_SetConfig+0x364>
 8009cfe:	4b16      	ldr	r3, [pc, #88]	@ (8009d58 <UART_SetConfig+0x338>)
 8009d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d02:	f003 0307 	and.w	r3, r3, #7
 8009d06:	2b05      	cmp	r3, #5
 8009d08:	d838      	bhi.n	8009d7c <UART_SetConfig+0x35c>
 8009d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d10 <UART_SetConfig+0x2f0>)
 8009d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d10:	08009d29 	.word	0x08009d29
 8009d14:	08009d31 	.word	0x08009d31
 8009d18:	08009d39 	.word	0x08009d39
 8009d1c:	08009d41 	.word	0x08009d41
 8009d20:	08009d6d 	.word	0x08009d6d
 8009d24:	08009d75 	.word	0x08009d75
 8009d28:	2300      	movs	r3, #0
 8009d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d2e:	e24e      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d30:	2304      	movs	r3, #4
 8009d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d36:	e24a      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d38:	2308      	movs	r3, #8
 8009d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d3e:	e246      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d40:	2310      	movs	r3, #16
 8009d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d46:	e242      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d48:	cfff69f3 	.word	0xcfff69f3
 8009d4c:	58000c00 	.word	0x58000c00
 8009d50:	11fff4ff 	.word	0x11fff4ff
 8009d54:	40011000 	.word	0x40011000
 8009d58:	58024400 	.word	0x58024400
 8009d5c:	40004400 	.word	0x40004400
 8009d60:	40004800 	.word	0x40004800
 8009d64:	40004c00 	.word	0x40004c00
 8009d68:	40005000 	.word	0x40005000
 8009d6c:	2320      	movs	r3, #32
 8009d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d72:	e22c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d74:	2340      	movs	r3, #64	@ 0x40
 8009d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d7a:	e228      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d7c:	2380      	movs	r3, #128	@ 0x80
 8009d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d82:	e224      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4ab1      	ldr	r2, [pc, #708]	@ (800a050 <UART_SetConfig+0x630>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d176      	bne.n	8009e7c <UART_SetConfig+0x45c>
 8009d8e:	4bb1      	ldr	r3, [pc, #708]	@ (800a054 <UART_SetConfig+0x634>)
 8009d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d96:	2b28      	cmp	r3, #40	@ 0x28
 8009d98:	d86c      	bhi.n	8009e74 <UART_SetConfig+0x454>
 8009d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8009da0 <UART_SetConfig+0x380>)
 8009d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da0:	08009e45 	.word	0x08009e45
 8009da4:	08009e75 	.word	0x08009e75
 8009da8:	08009e75 	.word	0x08009e75
 8009dac:	08009e75 	.word	0x08009e75
 8009db0:	08009e75 	.word	0x08009e75
 8009db4:	08009e75 	.word	0x08009e75
 8009db8:	08009e75 	.word	0x08009e75
 8009dbc:	08009e75 	.word	0x08009e75
 8009dc0:	08009e4d 	.word	0x08009e4d
 8009dc4:	08009e75 	.word	0x08009e75
 8009dc8:	08009e75 	.word	0x08009e75
 8009dcc:	08009e75 	.word	0x08009e75
 8009dd0:	08009e75 	.word	0x08009e75
 8009dd4:	08009e75 	.word	0x08009e75
 8009dd8:	08009e75 	.word	0x08009e75
 8009ddc:	08009e75 	.word	0x08009e75
 8009de0:	08009e55 	.word	0x08009e55
 8009de4:	08009e75 	.word	0x08009e75
 8009de8:	08009e75 	.word	0x08009e75
 8009dec:	08009e75 	.word	0x08009e75
 8009df0:	08009e75 	.word	0x08009e75
 8009df4:	08009e75 	.word	0x08009e75
 8009df8:	08009e75 	.word	0x08009e75
 8009dfc:	08009e75 	.word	0x08009e75
 8009e00:	08009e5d 	.word	0x08009e5d
 8009e04:	08009e75 	.word	0x08009e75
 8009e08:	08009e75 	.word	0x08009e75
 8009e0c:	08009e75 	.word	0x08009e75
 8009e10:	08009e75 	.word	0x08009e75
 8009e14:	08009e75 	.word	0x08009e75
 8009e18:	08009e75 	.word	0x08009e75
 8009e1c:	08009e75 	.word	0x08009e75
 8009e20:	08009e65 	.word	0x08009e65
 8009e24:	08009e75 	.word	0x08009e75
 8009e28:	08009e75 	.word	0x08009e75
 8009e2c:	08009e75 	.word	0x08009e75
 8009e30:	08009e75 	.word	0x08009e75
 8009e34:	08009e75 	.word	0x08009e75
 8009e38:	08009e75 	.word	0x08009e75
 8009e3c:	08009e75 	.word	0x08009e75
 8009e40:	08009e6d 	.word	0x08009e6d
 8009e44:	2301      	movs	r3, #1
 8009e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e4a:	e1c0      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e4c:	2304      	movs	r3, #4
 8009e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e52:	e1bc      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e54:	2308      	movs	r3, #8
 8009e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e5a:	e1b8      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e5c:	2310      	movs	r3, #16
 8009e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e62:	e1b4      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e64:	2320      	movs	r3, #32
 8009e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e6a:	e1b0      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e6c:	2340      	movs	r3, #64	@ 0x40
 8009e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e72:	e1ac      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e74:	2380      	movs	r3, #128	@ 0x80
 8009e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e7a:	e1a8      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a75      	ldr	r2, [pc, #468]	@ (800a058 <UART_SetConfig+0x638>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d130      	bne.n	8009ee8 <UART_SetConfig+0x4c8>
 8009e86:	4b73      	ldr	r3, [pc, #460]	@ (800a054 <UART_SetConfig+0x634>)
 8009e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e8a:	f003 0307 	and.w	r3, r3, #7
 8009e8e:	2b05      	cmp	r3, #5
 8009e90:	d826      	bhi.n	8009ee0 <UART_SetConfig+0x4c0>
 8009e92:	a201      	add	r2, pc, #4	@ (adr r2, 8009e98 <UART_SetConfig+0x478>)
 8009e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e98:	08009eb1 	.word	0x08009eb1
 8009e9c:	08009eb9 	.word	0x08009eb9
 8009ea0:	08009ec1 	.word	0x08009ec1
 8009ea4:	08009ec9 	.word	0x08009ec9
 8009ea8:	08009ed1 	.word	0x08009ed1
 8009eac:	08009ed9 	.word	0x08009ed9
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eb6:	e18a      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009eb8:	2304      	movs	r3, #4
 8009eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ebe:	e186      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ec0:	2308      	movs	r3, #8
 8009ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ec6:	e182      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ec8:	2310      	movs	r3, #16
 8009eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ece:	e17e      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ed0:	2320      	movs	r3, #32
 8009ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ed6:	e17a      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ed8:	2340      	movs	r3, #64	@ 0x40
 8009eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ede:	e176      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ee0:	2380      	movs	r3, #128	@ 0x80
 8009ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ee6:	e172      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a5b      	ldr	r2, [pc, #364]	@ (800a05c <UART_SetConfig+0x63c>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d130      	bne.n	8009f54 <UART_SetConfig+0x534>
 8009ef2:	4b58      	ldr	r3, [pc, #352]	@ (800a054 <UART_SetConfig+0x634>)
 8009ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ef6:	f003 0307 	and.w	r3, r3, #7
 8009efa:	2b05      	cmp	r3, #5
 8009efc:	d826      	bhi.n	8009f4c <UART_SetConfig+0x52c>
 8009efe:	a201      	add	r2, pc, #4	@ (adr r2, 8009f04 <UART_SetConfig+0x4e4>)
 8009f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f04:	08009f1d 	.word	0x08009f1d
 8009f08:	08009f25 	.word	0x08009f25
 8009f0c:	08009f2d 	.word	0x08009f2d
 8009f10:	08009f35 	.word	0x08009f35
 8009f14:	08009f3d 	.word	0x08009f3d
 8009f18:	08009f45 	.word	0x08009f45
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f22:	e154      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f24:	2304      	movs	r3, #4
 8009f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f2a:	e150      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f2c:	2308      	movs	r3, #8
 8009f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f32:	e14c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f34:	2310      	movs	r3, #16
 8009f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f3a:	e148      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f3c:	2320      	movs	r3, #32
 8009f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f42:	e144      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f44:	2340      	movs	r3, #64	@ 0x40
 8009f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f4a:	e140      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f4c:	2380      	movs	r3, #128	@ 0x80
 8009f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f52:	e13c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a41      	ldr	r2, [pc, #260]	@ (800a060 <UART_SetConfig+0x640>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	f040 8082 	bne.w	800a064 <UART_SetConfig+0x644>
 8009f60:	4b3c      	ldr	r3, [pc, #240]	@ (800a054 <UART_SetConfig+0x634>)
 8009f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009f68:	2b28      	cmp	r3, #40	@ 0x28
 8009f6a:	d86d      	bhi.n	800a048 <UART_SetConfig+0x628>
 8009f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f74 <UART_SetConfig+0x554>)
 8009f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f72:	bf00      	nop
 8009f74:	0800a019 	.word	0x0800a019
 8009f78:	0800a049 	.word	0x0800a049
 8009f7c:	0800a049 	.word	0x0800a049
 8009f80:	0800a049 	.word	0x0800a049
 8009f84:	0800a049 	.word	0x0800a049
 8009f88:	0800a049 	.word	0x0800a049
 8009f8c:	0800a049 	.word	0x0800a049
 8009f90:	0800a049 	.word	0x0800a049
 8009f94:	0800a021 	.word	0x0800a021
 8009f98:	0800a049 	.word	0x0800a049
 8009f9c:	0800a049 	.word	0x0800a049
 8009fa0:	0800a049 	.word	0x0800a049
 8009fa4:	0800a049 	.word	0x0800a049
 8009fa8:	0800a049 	.word	0x0800a049
 8009fac:	0800a049 	.word	0x0800a049
 8009fb0:	0800a049 	.word	0x0800a049
 8009fb4:	0800a029 	.word	0x0800a029
 8009fb8:	0800a049 	.word	0x0800a049
 8009fbc:	0800a049 	.word	0x0800a049
 8009fc0:	0800a049 	.word	0x0800a049
 8009fc4:	0800a049 	.word	0x0800a049
 8009fc8:	0800a049 	.word	0x0800a049
 8009fcc:	0800a049 	.word	0x0800a049
 8009fd0:	0800a049 	.word	0x0800a049
 8009fd4:	0800a031 	.word	0x0800a031
 8009fd8:	0800a049 	.word	0x0800a049
 8009fdc:	0800a049 	.word	0x0800a049
 8009fe0:	0800a049 	.word	0x0800a049
 8009fe4:	0800a049 	.word	0x0800a049
 8009fe8:	0800a049 	.word	0x0800a049
 8009fec:	0800a049 	.word	0x0800a049
 8009ff0:	0800a049 	.word	0x0800a049
 8009ff4:	0800a039 	.word	0x0800a039
 8009ff8:	0800a049 	.word	0x0800a049
 8009ffc:	0800a049 	.word	0x0800a049
 800a000:	0800a049 	.word	0x0800a049
 800a004:	0800a049 	.word	0x0800a049
 800a008:	0800a049 	.word	0x0800a049
 800a00c:	0800a049 	.word	0x0800a049
 800a010:	0800a049 	.word	0x0800a049
 800a014:	0800a041 	.word	0x0800a041
 800a018:	2301      	movs	r3, #1
 800a01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a01e:	e0d6      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a020:	2304      	movs	r3, #4
 800a022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a026:	e0d2      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a028:	2308      	movs	r3, #8
 800a02a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a02e:	e0ce      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a030:	2310      	movs	r3, #16
 800a032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a036:	e0ca      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a038:	2320      	movs	r3, #32
 800a03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a03e:	e0c6      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a040:	2340      	movs	r3, #64	@ 0x40
 800a042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a046:	e0c2      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a048:	2380      	movs	r3, #128	@ 0x80
 800a04a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a04e:	e0be      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a050:	40011400 	.word	0x40011400
 800a054:	58024400 	.word	0x58024400
 800a058:	40007800 	.word	0x40007800
 800a05c:	40007c00 	.word	0x40007c00
 800a060:	40011800 	.word	0x40011800
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4aad      	ldr	r2, [pc, #692]	@ (800a320 <UART_SetConfig+0x900>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d176      	bne.n	800a15c <UART_SetConfig+0x73c>
 800a06e:	4bad      	ldr	r3, [pc, #692]	@ (800a324 <UART_SetConfig+0x904>)
 800a070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a076:	2b28      	cmp	r3, #40	@ 0x28
 800a078:	d86c      	bhi.n	800a154 <UART_SetConfig+0x734>
 800a07a:	a201      	add	r2, pc, #4	@ (adr r2, 800a080 <UART_SetConfig+0x660>)
 800a07c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a080:	0800a125 	.word	0x0800a125
 800a084:	0800a155 	.word	0x0800a155
 800a088:	0800a155 	.word	0x0800a155
 800a08c:	0800a155 	.word	0x0800a155
 800a090:	0800a155 	.word	0x0800a155
 800a094:	0800a155 	.word	0x0800a155
 800a098:	0800a155 	.word	0x0800a155
 800a09c:	0800a155 	.word	0x0800a155
 800a0a0:	0800a12d 	.word	0x0800a12d
 800a0a4:	0800a155 	.word	0x0800a155
 800a0a8:	0800a155 	.word	0x0800a155
 800a0ac:	0800a155 	.word	0x0800a155
 800a0b0:	0800a155 	.word	0x0800a155
 800a0b4:	0800a155 	.word	0x0800a155
 800a0b8:	0800a155 	.word	0x0800a155
 800a0bc:	0800a155 	.word	0x0800a155
 800a0c0:	0800a135 	.word	0x0800a135
 800a0c4:	0800a155 	.word	0x0800a155
 800a0c8:	0800a155 	.word	0x0800a155
 800a0cc:	0800a155 	.word	0x0800a155
 800a0d0:	0800a155 	.word	0x0800a155
 800a0d4:	0800a155 	.word	0x0800a155
 800a0d8:	0800a155 	.word	0x0800a155
 800a0dc:	0800a155 	.word	0x0800a155
 800a0e0:	0800a13d 	.word	0x0800a13d
 800a0e4:	0800a155 	.word	0x0800a155
 800a0e8:	0800a155 	.word	0x0800a155
 800a0ec:	0800a155 	.word	0x0800a155
 800a0f0:	0800a155 	.word	0x0800a155
 800a0f4:	0800a155 	.word	0x0800a155
 800a0f8:	0800a155 	.word	0x0800a155
 800a0fc:	0800a155 	.word	0x0800a155
 800a100:	0800a145 	.word	0x0800a145
 800a104:	0800a155 	.word	0x0800a155
 800a108:	0800a155 	.word	0x0800a155
 800a10c:	0800a155 	.word	0x0800a155
 800a110:	0800a155 	.word	0x0800a155
 800a114:	0800a155 	.word	0x0800a155
 800a118:	0800a155 	.word	0x0800a155
 800a11c:	0800a155 	.word	0x0800a155
 800a120:	0800a14d 	.word	0x0800a14d
 800a124:	2301      	movs	r3, #1
 800a126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a12a:	e050      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a12c:	2304      	movs	r3, #4
 800a12e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a132:	e04c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a134:	2308      	movs	r3, #8
 800a136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a13a:	e048      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a13c:	2310      	movs	r3, #16
 800a13e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a142:	e044      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a144:	2320      	movs	r3, #32
 800a146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a14a:	e040      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a14c:	2340      	movs	r3, #64	@ 0x40
 800a14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a152:	e03c      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a154:	2380      	movs	r3, #128	@ 0x80
 800a156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a15a:	e038      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a71      	ldr	r2, [pc, #452]	@ (800a328 <UART_SetConfig+0x908>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d130      	bne.n	800a1c8 <UART_SetConfig+0x7a8>
 800a166:	4b6f      	ldr	r3, [pc, #444]	@ (800a324 <UART_SetConfig+0x904>)
 800a168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a16a:	f003 0307 	and.w	r3, r3, #7
 800a16e:	2b05      	cmp	r3, #5
 800a170:	d826      	bhi.n	800a1c0 <UART_SetConfig+0x7a0>
 800a172:	a201      	add	r2, pc, #4	@ (adr r2, 800a178 <UART_SetConfig+0x758>)
 800a174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a178:	0800a191 	.word	0x0800a191
 800a17c:	0800a199 	.word	0x0800a199
 800a180:	0800a1a1 	.word	0x0800a1a1
 800a184:	0800a1a9 	.word	0x0800a1a9
 800a188:	0800a1b1 	.word	0x0800a1b1
 800a18c:	0800a1b9 	.word	0x0800a1b9
 800a190:	2302      	movs	r3, #2
 800a192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a196:	e01a      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a198:	2304      	movs	r3, #4
 800a19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a19e:	e016      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a1a0:	2308      	movs	r3, #8
 800a1a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1a6:	e012      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a1a8:	2310      	movs	r3, #16
 800a1aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1ae:	e00e      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a1b0:	2320      	movs	r3, #32
 800a1b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1b6:	e00a      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a1b8:	2340      	movs	r3, #64	@ 0x40
 800a1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1be:	e006      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a1c0:	2380      	movs	r3, #128	@ 0x80
 800a1c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1c6:	e002      	b.n	800a1ce <UART_SetConfig+0x7ae>
 800a1c8:	2380      	movs	r3, #128	@ 0x80
 800a1ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a55      	ldr	r2, [pc, #340]	@ (800a328 <UART_SetConfig+0x908>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	f040 80f8 	bne.w	800a3ca <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a1da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a1de:	2b20      	cmp	r3, #32
 800a1e0:	dc46      	bgt.n	800a270 <UART_SetConfig+0x850>
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	db75      	blt.n	800a2d2 <UART_SetConfig+0x8b2>
 800a1e6:	3b02      	subs	r3, #2
 800a1e8:	2b1e      	cmp	r3, #30
 800a1ea:	d872      	bhi.n	800a2d2 <UART_SetConfig+0x8b2>
 800a1ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a1f4 <UART_SetConfig+0x7d4>)
 800a1ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1f2:	bf00      	nop
 800a1f4:	0800a277 	.word	0x0800a277
 800a1f8:	0800a2d3 	.word	0x0800a2d3
 800a1fc:	0800a27f 	.word	0x0800a27f
 800a200:	0800a2d3 	.word	0x0800a2d3
 800a204:	0800a2d3 	.word	0x0800a2d3
 800a208:	0800a2d3 	.word	0x0800a2d3
 800a20c:	0800a28f 	.word	0x0800a28f
 800a210:	0800a2d3 	.word	0x0800a2d3
 800a214:	0800a2d3 	.word	0x0800a2d3
 800a218:	0800a2d3 	.word	0x0800a2d3
 800a21c:	0800a2d3 	.word	0x0800a2d3
 800a220:	0800a2d3 	.word	0x0800a2d3
 800a224:	0800a2d3 	.word	0x0800a2d3
 800a228:	0800a2d3 	.word	0x0800a2d3
 800a22c:	0800a29f 	.word	0x0800a29f
 800a230:	0800a2d3 	.word	0x0800a2d3
 800a234:	0800a2d3 	.word	0x0800a2d3
 800a238:	0800a2d3 	.word	0x0800a2d3
 800a23c:	0800a2d3 	.word	0x0800a2d3
 800a240:	0800a2d3 	.word	0x0800a2d3
 800a244:	0800a2d3 	.word	0x0800a2d3
 800a248:	0800a2d3 	.word	0x0800a2d3
 800a24c:	0800a2d3 	.word	0x0800a2d3
 800a250:	0800a2d3 	.word	0x0800a2d3
 800a254:	0800a2d3 	.word	0x0800a2d3
 800a258:	0800a2d3 	.word	0x0800a2d3
 800a25c:	0800a2d3 	.word	0x0800a2d3
 800a260:	0800a2d3 	.word	0x0800a2d3
 800a264:	0800a2d3 	.word	0x0800a2d3
 800a268:	0800a2d3 	.word	0x0800a2d3
 800a26c:	0800a2c5 	.word	0x0800a2c5
 800a270:	2b40      	cmp	r3, #64	@ 0x40
 800a272:	d02a      	beq.n	800a2ca <UART_SetConfig+0x8aa>
 800a274:	e02d      	b.n	800a2d2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a276:	f7fd fa69 	bl	800774c <HAL_RCCEx_GetD3PCLK1Freq>
 800a27a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a27c:	e02f      	b.n	800a2de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a27e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a282:	4618      	mov	r0, r3
 800a284:	f7fd fa78 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a28c:	e027      	b.n	800a2de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a28e:	f107 0318 	add.w	r3, r7, #24
 800a292:	4618      	mov	r0, r3
 800a294:	f7fd fbc4 	bl	8007a20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a29c:	e01f      	b.n	800a2de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a29e:	4b21      	ldr	r3, [pc, #132]	@ (800a324 <UART_SetConfig+0x904>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f003 0320 	and.w	r3, r3, #32
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d009      	beq.n	800a2be <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a2aa:	4b1e      	ldr	r3, [pc, #120]	@ (800a324 <UART_SetConfig+0x904>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	08db      	lsrs	r3, r3, #3
 800a2b0:	f003 0303 	and.w	r3, r3, #3
 800a2b4:	4a1d      	ldr	r2, [pc, #116]	@ (800a32c <UART_SetConfig+0x90c>)
 800a2b6:	fa22 f303 	lsr.w	r3, r2, r3
 800a2ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a2bc:	e00f      	b.n	800a2de <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a2be:	4b1b      	ldr	r3, [pc, #108]	@ (800a32c <UART_SetConfig+0x90c>)
 800a2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c2:	e00c      	b.n	800a2de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a2c4:	4b1a      	ldr	r3, [pc, #104]	@ (800a330 <UART_SetConfig+0x910>)
 800a2c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2c8:	e009      	b.n	800a2de <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2d0:	e005      	b.n	800a2de <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a2dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	f000 81ee 	beq.w	800a6c2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ea:	4a12      	ldr	r2, [pc, #72]	@ (800a334 <UART_SetConfig+0x914>)
 800a2ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2f4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2f8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	685a      	ldr	r2, [r3, #4]
 800a2fe:	4613      	mov	r3, r2
 800a300:	005b      	lsls	r3, r3, #1
 800a302:	4413      	add	r3, r2
 800a304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a306:	429a      	cmp	r2, r3
 800a308:	d305      	bcc.n	800a316 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a312:	429a      	cmp	r2, r3
 800a314:	d910      	bls.n	800a338 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800a316:	2301      	movs	r3, #1
 800a318:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a31c:	e1d1      	b.n	800a6c2 <UART_SetConfig+0xca2>
 800a31e:	bf00      	nop
 800a320:	40011c00 	.word	0x40011c00
 800a324:	58024400 	.word	0x58024400
 800a328:	58000c00 	.word	0x58000c00
 800a32c:	03d09000 	.word	0x03d09000
 800a330:	003d0900 	.word	0x003d0900
 800a334:	0800e0d0 	.word	0x0800e0d0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a33a:	2200      	movs	r2, #0
 800a33c:	60bb      	str	r3, [r7, #8]
 800a33e:	60fa      	str	r2, [r7, #12]
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a344:	4ac0      	ldr	r2, [pc, #768]	@ (800a648 <UART_SetConfig+0xc28>)
 800a346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a34a:	b29b      	uxth	r3, r3
 800a34c:	2200      	movs	r2, #0
 800a34e:	603b      	str	r3, [r7, #0]
 800a350:	607a      	str	r2, [r7, #4]
 800a352:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a356:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a35a:	f7f6 f821 	bl	80003a0 <__aeabi_uldivmod>
 800a35e:	4602      	mov	r2, r0
 800a360:	460b      	mov	r3, r1
 800a362:	4610      	mov	r0, r2
 800a364:	4619      	mov	r1, r3
 800a366:	f04f 0200 	mov.w	r2, #0
 800a36a:	f04f 0300 	mov.w	r3, #0
 800a36e:	020b      	lsls	r3, r1, #8
 800a370:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a374:	0202      	lsls	r2, r0, #8
 800a376:	6979      	ldr	r1, [r7, #20]
 800a378:	6849      	ldr	r1, [r1, #4]
 800a37a:	0849      	lsrs	r1, r1, #1
 800a37c:	2000      	movs	r0, #0
 800a37e:	460c      	mov	r4, r1
 800a380:	4605      	mov	r5, r0
 800a382:	eb12 0804 	adds.w	r8, r2, r4
 800a386:	eb43 0905 	adc.w	r9, r3, r5
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	2200      	movs	r2, #0
 800a390:	469a      	mov	sl, r3
 800a392:	4693      	mov	fp, r2
 800a394:	4652      	mov	r2, sl
 800a396:	465b      	mov	r3, fp
 800a398:	4640      	mov	r0, r8
 800a39a:	4649      	mov	r1, r9
 800a39c:	f7f6 f800 	bl	80003a0 <__aeabi_uldivmod>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	4613      	mov	r3, r2
 800a3a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3ae:	d308      	bcc.n	800a3c2 <UART_SetConfig+0x9a2>
 800a3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3b6:	d204      	bcs.n	800a3c2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a3be:	60da      	str	r2, [r3, #12]
 800a3c0:	e17f      	b.n	800a6c2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a3c8:	e17b      	b.n	800a6c2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	69db      	ldr	r3, [r3, #28]
 800a3ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3d2:	f040 80bd 	bne.w	800a550 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800a3d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a3da:	2b20      	cmp	r3, #32
 800a3dc:	dc48      	bgt.n	800a470 <UART_SetConfig+0xa50>
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	db7b      	blt.n	800a4da <UART_SetConfig+0xaba>
 800a3e2:	2b20      	cmp	r3, #32
 800a3e4:	d879      	bhi.n	800a4da <UART_SetConfig+0xaba>
 800a3e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3ec <UART_SetConfig+0x9cc>)
 800a3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ec:	0800a477 	.word	0x0800a477
 800a3f0:	0800a47f 	.word	0x0800a47f
 800a3f4:	0800a4db 	.word	0x0800a4db
 800a3f8:	0800a4db 	.word	0x0800a4db
 800a3fc:	0800a487 	.word	0x0800a487
 800a400:	0800a4db 	.word	0x0800a4db
 800a404:	0800a4db 	.word	0x0800a4db
 800a408:	0800a4db 	.word	0x0800a4db
 800a40c:	0800a497 	.word	0x0800a497
 800a410:	0800a4db 	.word	0x0800a4db
 800a414:	0800a4db 	.word	0x0800a4db
 800a418:	0800a4db 	.word	0x0800a4db
 800a41c:	0800a4db 	.word	0x0800a4db
 800a420:	0800a4db 	.word	0x0800a4db
 800a424:	0800a4db 	.word	0x0800a4db
 800a428:	0800a4db 	.word	0x0800a4db
 800a42c:	0800a4a7 	.word	0x0800a4a7
 800a430:	0800a4db 	.word	0x0800a4db
 800a434:	0800a4db 	.word	0x0800a4db
 800a438:	0800a4db 	.word	0x0800a4db
 800a43c:	0800a4db 	.word	0x0800a4db
 800a440:	0800a4db 	.word	0x0800a4db
 800a444:	0800a4db 	.word	0x0800a4db
 800a448:	0800a4db 	.word	0x0800a4db
 800a44c:	0800a4db 	.word	0x0800a4db
 800a450:	0800a4db 	.word	0x0800a4db
 800a454:	0800a4db 	.word	0x0800a4db
 800a458:	0800a4db 	.word	0x0800a4db
 800a45c:	0800a4db 	.word	0x0800a4db
 800a460:	0800a4db 	.word	0x0800a4db
 800a464:	0800a4db 	.word	0x0800a4db
 800a468:	0800a4db 	.word	0x0800a4db
 800a46c:	0800a4cd 	.word	0x0800a4cd
 800a470:	2b40      	cmp	r3, #64	@ 0x40
 800a472:	d02e      	beq.n	800a4d2 <UART_SetConfig+0xab2>
 800a474:	e031      	b.n	800a4da <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a476:	f7fb ff7f 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800a47a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a47c:	e033      	b.n	800a4e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a47e:	f7fb ff91 	bl	80063a4 <HAL_RCC_GetPCLK2Freq>
 800a482:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a484:	e02f      	b.n	800a4e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a48a:	4618      	mov	r0, r3
 800a48c:	f7fd f974 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a494:	e027      	b.n	800a4e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a496:	f107 0318 	add.w	r3, r7, #24
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7fd fac0 	bl	8007a20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a4a0:	69fb      	ldr	r3, [r7, #28]
 800a4a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4a4:	e01f      	b.n	800a4e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4a6:	4b69      	ldr	r3, [pc, #420]	@ (800a64c <UART_SetConfig+0xc2c>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f003 0320 	and.w	r3, r3, #32
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d009      	beq.n	800a4c6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a4b2:	4b66      	ldr	r3, [pc, #408]	@ (800a64c <UART_SetConfig+0xc2c>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	08db      	lsrs	r3, r3, #3
 800a4b8:	f003 0303 	and.w	r3, r3, #3
 800a4bc:	4a64      	ldr	r2, [pc, #400]	@ (800a650 <UART_SetConfig+0xc30>)
 800a4be:	fa22 f303 	lsr.w	r3, r2, r3
 800a4c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a4c4:	e00f      	b.n	800a4e6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800a4c6:	4b62      	ldr	r3, [pc, #392]	@ (800a650 <UART_SetConfig+0xc30>)
 800a4c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4ca:	e00c      	b.n	800a4e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a4cc:	4b61      	ldr	r3, [pc, #388]	@ (800a654 <UART_SetConfig+0xc34>)
 800a4ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4d0:	e009      	b.n	800a4e6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4d8:	e005      	b.n	800a4e6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a4e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a4e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f000 80ea 	beq.w	800a6c2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4f2:	4a55      	ldr	r2, [pc, #340]	@ (800a648 <UART_SetConfig+0xc28>)
 800a4f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800a500:	005a      	lsls	r2, r3, #1
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	085b      	lsrs	r3, r3, #1
 800a508:	441a      	add	r2, r3
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a512:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a516:	2b0f      	cmp	r3, #15
 800a518:	d916      	bls.n	800a548 <UART_SetConfig+0xb28>
 800a51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a520:	d212      	bcs.n	800a548 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a524:	b29b      	uxth	r3, r3
 800a526:	f023 030f 	bic.w	r3, r3, #15
 800a52a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a52c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a52e:	085b      	lsrs	r3, r3, #1
 800a530:	b29b      	uxth	r3, r3
 800a532:	f003 0307 	and.w	r3, r3, #7
 800a536:	b29a      	uxth	r2, r3
 800a538:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a53a:	4313      	orrs	r3, r2
 800a53c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a544:	60da      	str	r2, [r3, #12]
 800a546:	e0bc      	b.n	800a6c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a54e:	e0b8      	b.n	800a6c2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a550:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a554:	2b20      	cmp	r3, #32
 800a556:	dc4b      	bgt.n	800a5f0 <UART_SetConfig+0xbd0>
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f2c0 8087 	blt.w	800a66c <UART_SetConfig+0xc4c>
 800a55e:	2b20      	cmp	r3, #32
 800a560:	f200 8084 	bhi.w	800a66c <UART_SetConfig+0xc4c>
 800a564:	a201      	add	r2, pc, #4	@ (adr r2, 800a56c <UART_SetConfig+0xb4c>)
 800a566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a56a:	bf00      	nop
 800a56c:	0800a5f7 	.word	0x0800a5f7
 800a570:	0800a5ff 	.word	0x0800a5ff
 800a574:	0800a66d 	.word	0x0800a66d
 800a578:	0800a66d 	.word	0x0800a66d
 800a57c:	0800a607 	.word	0x0800a607
 800a580:	0800a66d 	.word	0x0800a66d
 800a584:	0800a66d 	.word	0x0800a66d
 800a588:	0800a66d 	.word	0x0800a66d
 800a58c:	0800a617 	.word	0x0800a617
 800a590:	0800a66d 	.word	0x0800a66d
 800a594:	0800a66d 	.word	0x0800a66d
 800a598:	0800a66d 	.word	0x0800a66d
 800a59c:	0800a66d 	.word	0x0800a66d
 800a5a0:	0800a66d 	.word	0x0800a66d
 800a5a4:	0800a66d 	.word	0x0800a66d
 800a5a8:	0800a66d 	.word	0x0800a66d
 800a5ac:	0800a627 	.word	0x0800a627
 800a5b0:	0800a66d 	.word	0x0800a66d
 800a5b4:	0800a66d 	.word	0x0800a66d
 800a5b8:	0800a66d 	.word	0x0800a66d
 800a5bc:	0800a66d 	.word	0x0800a66d
 800a5c0:	0800a66d 	.word	0x0800a66d
 800a5c4:	0800a66d 	.word	0x0800a66d
 800a5c8:	0800a66d 	.word	0x0800a66d
 800a5cc:	0800a66d 	.word	0x0800a66d
 800a5d0:	0800a66d 	.word	0x0800a66d
 800a5d4:	0800a66d 	.word	0x0800a66d
 800a5d8:	0800a66d 	.word	0x0800a66d
 800a5dc:	0800a66d 	.word	0x0800a66d
 800a5e0:	0800a66d 	.word	0x0800a66d
 800a5e4:	0800a66d 	.word	0x0800a66d
 800a5e8:	0800a66d 	.word	0x0800a66d
 800a5ec:	0800a65f 	.word	0x0800a65f
 800a5f0:	2b40      	cmp	r3, #64	@ 0x40
 800a5f2:	d037      	beq.n	800a664 <UART_SetConfig+0xc44>
 800a5f4:	e03a      	b.n	800a66c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5f6:	f7fb febf 	bl	8006378 <HAL_RCC_GetPCLK1Freq>
 800a5fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a5fc:	e03c      	b.n	800a678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5fe:	f7fb fed1 	bl	80063a4 <HAL_RCC_GetPCLK2Freq>
 800a602:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a604:	e038      	b.n	800a678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a606:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a60a:	4618      	mov	r0, r3
 800a60c:	f7fd f8b4 	bl	8007778 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a614:	e030      	b.n	800a678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a616:	f107 0318 	add.w	r3, r7, #24
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fd fa00 	bl	8007a20 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a620:	69fb      	ldr	r3, [r7, #28]
 800a622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a624:	e028      	b.n	800a678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a626:	4b09      	ldr	r3, [pc, #36]	@ (800a64c <UART_SetConfig+0xc2c>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 0320 	and.w	r3, r3, #32
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d012      	beq.n	800a658 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a632:	4b06      	ldr	r3, [pc, #24]	@ (800a64c <UART_SetConfig+0xc2c>)
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	08db      	lsrs	r3, r3, #3
 800a638:	f003 0303 	and.w	r3, r3, #3
 800a63c:	4a04      	ldr	r2, [pc, #16]	@ (800a650 <UART_SetConfig+0xc30>)
 800a63e:	fa22 f303 	lsr.w	r3, r2, r3
 800a642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a644:	e018      	b.n	800a678 <UART_SetConfig+0xc58>
 800a646:	bf00      	nop
 800a648:	0800e0d0 	.word	0x0800e0d0
 800a64c:	58024400 	.word	0x58024400
 800a650:	03d09000 	.word	0x03d09000
 800a654:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800a658:	4b24      	ldr	r3, [pc, #144]	@ (800a6ec <UART_SetConfig+0xccc>)
 800a65a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a65c:	e00c      	b.n	800a678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a65e:	4b24      	ldr	r3, [pc, #144]	@ (800a6f0 <UART_SetConfig+0xcd0>)
 800a660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a662:	e009      	b.n	800a678 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a664:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a66a:	e005      	b.n	800a678 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800a66c:	2300      	movs	r3, #0
 800a66e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a676:	bf00      	nop
    }

    if (pclk != 0U)
 800a678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d021      	beq.n	800a6c2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a67e:	697b      	ldr	r3, [r7, #20]
 800a680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a682:	4a1c      	ldr	r2, [pc, #112]	@ (800a6f4 <UART_SetConfig+0xcd4>)
 800a684:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a688:	461a      	mov	r2, r3
 800a68a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a68c:	fbb3 f2f2 	udiv	r2, r3, r2
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	085b      	lsrs	r3, r3, #1
 800a696:	441a      	add	r2, r3
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a6a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6a4:	2b0f      	cmp	r3, #15
 800a6a6:	d909      	bls.n	800a6bc <UART_SetConfig+0xc9c>
 800a6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6ae:	d205      	bcs.n	800a6bc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a6b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b2:	b29a      	uxth	r2, r3
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	60da      	str	r2, [r3, #12]
 800a6ba:	e002      	b.n	800a6c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a6bc:	2301      	movs	r3, #1
 800a6be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a6de:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3748      	adds	r7, #72	@ 0x48
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6ec:	03d09000 	.word	0x03d09000
 800a6f0:	003d0900 	.word	0x003d0900
 800a6f4:	0800e0d0 	.word	0x0800e0d0

0800a6f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a704:	f003 0308 	and.w	r3, r3, #8
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00a      	beq.n	800a722 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	685b      	ldr	r3, [r3, #4]
 800a712:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	430a      	orrs	r2, r1
 800a720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a726:	f003 0301 	and.w	r3, r3, #1
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00a      	beq.n	800a744 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	430a      	orrs	r2, r1
 800a742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a748:	f003 0302 	and.w	r3, r3, #2
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00a      	beq.n	800a766 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	430a      	orrs	r2, r1
 800a764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a76a:	f003 0304 	and.w	r3, r3, #4
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d00a      	beq.n	800a788 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	430a      	orrs	r2, r1
 800a786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a78c:	f003 0310 	and.w	r3, r3, #16
 800a790:	2b00      	cmp	r3, #0
 800a792:	d00a      	beq.n	800a7aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	430a      	orrs	r2, r1
 800a7a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7ae:	f003 0320 	and.w	r3, r3, #32
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d00a      	beq.n	800a7cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	689b      	ldr	r3, [r3, #8]
 800a7bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	430a      	orrs	r2, r1
 800a7ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d01a      	beq.n	800a80e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	430a      	orrs	r2, r1
 800a7ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7f6:	d10a      	bne.n	800a80e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	430a      	orrs	r2, r1
 800a80c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a816:	2b00      	cmp	r3, #0
 800a818:	d00a      	beq.n	800a830 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	430a      	orrs	r2, r1
 800a82e:	605a      	str	r2, [r3, #4]
  }
}
 800a830:	bf00      	nop
 800a832:	370c      	adds	r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr

0800a83c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b098      	sub	sp, #96	@ 0x60
 800a840:	af02      	add	r7, sp, #8
 800a842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2200      	movs	r2, #0
 800a848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a84c:	f7f7 fa08 	bl	8001c60 <HAL_GetTick>
 800a850:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f003 0308 	and.w	r3, r3, #8
 800a85c:	2b08      	cmp	r3, #8
 800a85e:	d12f      	bne.n	800a8c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a860:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a864:	9300      	str	r3, [sp, #0]
 800a866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a868:	2200      	movs	r2, #0
 800a86a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 f88e 	bl	800a990 <UART_WaitOnFlagUntilTimeout>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d022      	beq.n	800a8c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a882:	e853 3f00 	ldrex	r3, [r3]
 800a886:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a88a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a88e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	461a      	mov	r2, r3
 800a896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a898:	647b      	str	r3, [r7, #68]	@ 0x44
 800a89a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a89e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8a0:	e841 2300 	strex	r3, r2, [r1]
 800a8a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1e6      	bne.n	800a87a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2220      	movs	r2, #32
 800a8b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8bc:	2303      	movs	r3, #3
 800a8be:	e063      	b.n	800a988 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f003 0304 	and.w	r3, r3, #4
 800a8ca:	2b04      	cmp	r3, #4
 800a8cc:	d149      	bne.n	800a962 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 f857 	bl	800a990 <UART_WaitOnFlagUntilTimeout>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d03c      	beq.n	800a962 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f0:	e853 3f00 	ldrex	r3, [r3]
 800a8f4:	623b      	str	r3, [r7, #32]
   return(result);
 800a8f6:	6a3b      	ldr	r3, [r7, #32]
 800a8f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a8fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	461a      	mov	r2, r3
 800a904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a906:	633b      	str	r3, [r7, #48]	@ 0x30
 800a908:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a90a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a90c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a90e:	e841 2300 	strex	r3, r2, [r1]
 800a912:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1e6      	bne.n	800a8e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	3308      	adds	r3, #8
 800a920:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	e853 3f00 	ldrex	r3, [r3]
 800a928:	60fb      	str	r3, [r7, #12]
   return(result);
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	f023 0301 	bic.w	r3, r3, #1
 800a930:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3308      	adds	r3, #8
 800a938:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a93a:	61fa      	str	r2, [r7, #28]
 800a93c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a93e:	69b9      	ldr	r1, [r7, #24]
 800a940:	69fa      	ldr	r2, [r7, #28]
 800a942:	e841 2300 	strex	r3, r2, [r1]
 800a946:	617b      	str	r3, [r7, #20]
   return(result);
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d1e5      	bne.n	800a91a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2220      	movs	r2, #32
 800a952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a95e:	2303      	movs	r3, #3
 800a960:	e012      	b.n	800a988 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2220      	movs	r2, #32
 800a966:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2220      	movs	r2, #32
 800a96e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2200      	movs	r2, #0
 800a976:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a986:	2300      	movs	r3, #0
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3758      	adds	r7, #88	@ 0x58
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	603b      	str	r3, [r7, #0]
 800a99c:	4613      	mov	r3, r2
 800a99e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9a0:	e04f      	b.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a8:	d04b      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9aa:	f7f7 f959 	bl	8001c60 <HAL_GetTick>
 800a9ae:	4602      	mov	r2, r0
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	1ad3      	subs	r3, r2, r3
 800a9b4:	69ba      	ldr	r2, [r7, #24]
 800a9b6:	429a      	cmp	r2, r3
 800a9b8:	d302      	bcc.n	800a9c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d101      	bne.n	800a9c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	e04e      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f003 0304 	and.w	r3, r3, #4
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d037      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	2b80      	cmp	r3, #128	@ 0x80
 800a9d6:	d034      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	2b40      	cmp	r3, #64	@ 0x40
 800a9dc:	d031      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	69db      	ldr	r3, [r3, #28]
 800a9e4:	f003 0308 	and.w	r3, r3, #8
 800a9e8:	2b08      	cmp	r3, #8
 800a9ea:	d110      	bne.n	800aa0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2208      	movs	r2, #8
 800a9f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9f4:	68f8      	ldr	r0, [r7, #12]
 800a9f6:	f000 f921 	bl	800ac3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2208      	movs	r2, #8
 800a9fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2200      	movs	r2, #0
 800aa06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e029      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	69db      	ldr	r3, [r3, #28]
 800aa14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa1c:	d111      	bne.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa28:	68f8      	ldr	r0, [r7, #12]
 800aa2a:	f000 f907 	bl	800ac3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2220      	movs	r2, #32
 800aa32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aa3e:	2303      	movs	r3, #3
 800aa40:	e00f      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	69da      	ldr	r2, [r3, #28]
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	68ba      	ldr	r2, [r7, #8]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	bf0c      	ite	eq
 800aa52:	2301      	moveq	r3, #1
 800aa54:	2300      	movne	r3, #0
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	461a      	mov	r2, r3
 800aa5a:	79fb      	ldrb	r3, [r7, #7]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	d0a0      	beq.n	800a9a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa60:	2300      	movs	r3, #0
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
	...

0800aa6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b096      	sub	sp, #88	@ 0x58
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	60f8      	str	r0, [r7, #12]
 800aa74:	60b9      	str	r1, [r7, #8]
 800aa76:	4613      	mov	r3, r2
 800aa78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	68ba      	ldr	r2, [r7, #8]
 800aa7e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	88fa      	ldrh	r2, [r7, #6]
 800aa84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2222      	movs	r2, #34	@ 0x22
 800aa94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d02d      	beq.n	800aafe <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaa8:	4a40      	ldr	r2, [pc, #256]	@ (800abac <UART_Start_Receive_DMA+0x140>)
 800aaaa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aab2:	4a3f      	ldr	r2, [pc, #252]	@ (800abb0 <UART_Start_Receive_DMA+0x144>)
 800aab4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aabc:	4a3d      	ldr	r2, [pc, #244]	@ (800abb4 <UART_Start_Receive_DMA+0x148>)
 800aabe:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aac6:	2200      	movs	r2, #0
 800aac8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	3324      	adds	r3, #36	@ 0x24
 800aad6:	4619      	mov	r1, r3
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aadc:	461a      	mov	r2, r3
 800aade:	88fb      	ldrh	r3, [r7, #6]
 800aae0:	f7f7 fe04 	bl	80026ec <HAL_DMA_Start_IT>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d009      	beq.n	800aafe <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2210      	movs	r2, #16
 800aaee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2220      	movs	r2, #32
 800aaf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800aafa:	2301      	movs	r3, #1
 800aafc:	e051      	b.n	800aba2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	691b      	ldr	r3, [r3, #16]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d018      	beq.n	800ab38 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab0e:	e853 3f00 	ldrex	r3, [r3]
 800ab12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab1a:	657b      	str	r3, [r7, #84]	@ 0x54
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	461a      	mov	r2, r3
 800ab22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab24:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab26:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ab2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab2c:	e841 2300 	strex	r3, r2, [r1]
 800ab30:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ab32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e6      	bne.n	800ab06 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	3308      	adds	r3, #8
 800ab3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab42:	e853 3f00 	ldrex	r3, [r3]
 800ab46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4a:	f043 0301 	orr.w	r3, r3, #1
 800ab4e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	3308      	adds	r3, #8
 800ab56:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ab58:	637a      	str	r2, [r7, #52]	@ 0x34
 800ab5a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ab5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab60:	e841 2300 	strex	r3, r2, [r1]
 800ab64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ab66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d1e5      	bne.n	800ab38 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	3308      	adds	r3, #8
 800ab72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	e853 3f00 	ldrex	r3, [r3]
 800ab7a:	613b      	str	r3, [r7, #16]
   return(result);
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	3308      	adds	r3, #8
 800ab8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab8c:	623a      	str	r2, [r7, #32]
 800ab8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab90:	69f9      	ldr	r1, [r7, #28]
 800ab92:	6a3a      	ldr	r2, [r7, #32]
 800ab94:	e841 2300 	strex	r3, r2, [r1]
 800ab98:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d1e5      	bne.n	800ab6c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3758      	adds	r7, #88	@ 0x58
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
 800abaa:	bf00      	nop
 800abac:	0800ad09 	.word	0x0800ad09
 800abb0:	0800ae31 	.word	0x0800ae31
 800abb4:	0800ae6f 	.word	0x0800ae6f

0800abb8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800abb8:	b480      	push	{r7}
 800abba:	b08f      	sub	sp, #60	@ 0x3c
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abc6:	6a3b      	ldr	r3, [r7, #32]
 800abc8:	e853 3f00 	ldrex	r3, [r3]
 800abcc:	61fb      	str	r3, [r7, #28]
   return(result);
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800abd4:	637b      	str	r3, [r7, #52]	@ 0x34
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	461a      	mov	r2, r3
 800abdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800abe0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800abe4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abe6:	e841 2300 	strex	r3, r2, [r1]
 800abea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800abec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1e6      	bne.n	800abc0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	3308      	adds	r3, #8
 800abf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	e853 3f00 	ldrex	r3, [r3]
 800ac00:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ac08:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	3308      	adds	r3, #8
 800ac10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac12:	61ba      	str	r2, [r7, #24]
 800ac14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac16:	6979      	ldr	r1, [r7, #20]
 800ac18:	69ba      	ldr	r2, [r7, #24]
 800ac1a:	e841 2300 	strex	r3, r2, [r1]
 800ac1e:	613b      	str	r3, [r7, #16]
   return(result);
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d1e5      	bne.n	800abf2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2220      	movs	r2, #32
 800ac2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ac2e:	bf00      	nop
 800ac30:	373c      	adds	r7, #60	@ 0x3c
 800ac32:	46bd      	mov	sp, r7
 800ac34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac38:	4770      	bx	lr
	...

0800ac3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b095      	sub	sp, #84	@ 0x54
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac4c:	e853 3f00 	ldrex	r3, [r3]
 800ac50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	461a      	mov	r2, r3
 800ac60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac62:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac64:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ac6a:	e841 2300 	strex	r3, r2, [r1]
 800ac6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d1e6      	bne.n	800ac44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	3308      	adds	r3, #8
 800ac7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7e:	6a3b      	ldr	r3, [r7, #32]
 800ac80:	e853 3f00 	ldrex	r3, [r3]
 800ac84:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac86:	69fa      	ldr	r2, [r7, #28]
 800ac88:	4b1e      	ldr	r3, [pc, #120]	@ (800ad04 <UART_EndRxTransfer+0xc8>)
 800ac8a:	4013      	ands	r3, r2
 800ac8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	3308      	adds	r3, #8
 800ac94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ac98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac9e:	e841 2300 	strex	r3, r2, [r1]
 800aca2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1e5      	bne.n	800ac76 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acae:	2b01      	cmp	r3, #1
 800acb0:	d118      	bne.n	800ace4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	e853 3f00 	ldrex	r3, [r3]
 800acbe:	60bb      	str	r3, [r7, #8]
   return(result);
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	f023 0310 	bic.w	r3, r3, #16
 800acc6:	647b      	str	r3, [r7, #68]	@ 0x44
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	461a      	mov	r2, r3
 800acce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acd0:	61bb      	str	r3, [r7, #24]
 800acd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd4:	6979      	ldr	r1, [r7, #20]
 800acd6:	69ba      	ldr	r2, [r7, #24]
 800acd8:	e841 2300 	strex	r3, r2, [r1]
 800acdc:	613b      	str	r3, [r7, #16]
   return(result);
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1e6      	bne.n	800acb2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2220      	movs	r2, #32
 800ace8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2200      	movs	r2, #0
 800acf0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2200      	movs	r2, #0
 800acf6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800acf8:	bf00      	nop
 800acfa:	3754      	adds	r7, #84	@ 0x54
 800acfc:	46bd      	mov	sp, r7
 800acfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad02:	4770      	bx	lr
 800ad04:	effffffe 	.word	0xeffffffe

0800ad08 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b09c      	sub	sp, #112	@ 0x70
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad14:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	69db      	ldr	r3, [r3, #28]
 800ad1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad1e:	d071      	beq.n	800ae04 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800ad20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad22:	2200      	movs	r2, #0
 800ad24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad30:	e853 3f00 	ldrex	r3, [r3]
 800ad34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ad36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ad3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	461a      	mov	r2, r3
 800ad44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ad46:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad48:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad4e:	e841 2300 	strex	r3, r2, [r1]
 800ad52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ad54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d1e6      	bne.n	800ad28 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	3308      	adds	r3, #8
 800ad60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad64:	e853 3f00 	ldrex	r3, [r3]
 800ad68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad6c:	f023 0301 	bic.w	r3, r3, #1
 800ad70:	667b      	str	r3, [r7, #100]	@ 0x64
 800ad72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	3308      	adds	r3, #8
 800ad78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ad7a:	647a      	str	r2, [r7, #68]	@ 0x44
 800ad7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad82:	e841 2300 	strex	r3, r2, [r1]
 800ad86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1e5      	bne.n	800ad5a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	3308      	adds	r3, #8
 800ad94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad98:	e853 3f00 	ldrex	r3, [r3]
 800ad9c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad9e:	6a3b      	ldr	r3, [r7, #32]
 800ada0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ada4:	663b      	str	r3, [r7, #96]	@ 0x60
 800ada6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	3308      	adds	r3, #8
 800adac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800adae:	633a      	str	r2, [r7, #48]	@ 0x30
 800adb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800adb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adb6:	e841 2300 	strex	r3, r2, [r1]
 800adba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800adbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d1e5      	bne.n	800ad8e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800adc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adc4:	2220      	movs	r2, #32
 800adc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adce:	2b01      	cmp	r3, #1
 800add0:	d118      	bne.n	800ae04 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800add2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	e853 3f00 	ldrex	r3, [r3]
 800adde:	60fb      	str	r3, [r7, #12]
   return(result);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f023 0310 	bic.w	r3, r3, #16
 800ade6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ade8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	461a      	mov	r2, r3
 800adee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800adf0:	61fb      	str	r3, [r7, #28]
 800adf2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf4:	69b9      	ldr	r1, [r7, #24]
 800adf6:	69fa      	ldr	r2, [r7, #28]
 800adf8:	e841 2300 	strex	r3, r2, [r1]
 800adfc:	617b      	str	r3, [r7, #20]
   return(result);
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d1e6      	bne.n	800add2 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae06:	2200      	movs	r2, #0
 800ae08:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae0e:	2b01      	cmp	r3, #1
 800ae10:	d107      	bne.n	800ae22 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae18:	4619      	mov	r1, r3
 800ae1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ae1c:	f7f5 ff94 	bl	8000d48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ae20:	e002      	b.n	800ae28 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800ae22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ae24:	f7fe fdde 	bl	80099e4 <HAL_UART_RxCpltCallback>
}
 800ae28:	bf00      	nop
 800ae2a:	3770      	adds	r7, #112	@ 0x70
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}

0800ae30 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b084      	sub	sp, #16
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae3c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2201      	movs	r2, #1
 800ae42:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d109      	bne.n	800ae60 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae52:	085b      	lsrs	r3, r3, #1
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	4619      	mov	r1, r3
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f7f5 ff75 	bl	8000d48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ae5e:	e002      	b.n	800ae66 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	f7fe fdc9 	bl	80099f8 <HAL_UART_RxHalfCpltCallback>
}
 800ae66:	bf00      	nop
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b086      	sub	sp, #24
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae7a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae82:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae8a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	689b      	ldr	r3, [r3, #8]
 800ae92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae96:	2b80      	cmp	r3, #128	@ 0x80
 800ae98:	d109      	bne.n	800aeae <UART_DMAError+0x40>
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	2b21      	cmp	r3, #33	@ 0x21
 800ae9e:	d106      	bne.n	800aeae <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	2200      	movs	r2, #0
 800aea4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800aea8:	6978      	ldr	r0, [r7, #20]
 800aeaa:	f7ff fe85 	bl	800abb8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aeb8:	2b40      	cmp	r3, #64	@ 0x40
 800aeba:	d109      	bne.n	800aed0 <UART_DMAError+0x62>
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2b22      	cmp	r3, #34	@ 0x22
 800aec0:	d106      	bne.n	800aed0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	2200      	movs	r2, #0
 800aec6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800aeca:	6978      	ldr	r0, [r7, #20]
 800aecc:	f7ff feb6 	bl	800ac3c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aed6:	f043 0210 	orr.w	r2, r3, #16
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aee0:	6978      	ldr	r0, [r7, #20]
 800aee2:	f7fe fd93 	bl	8009a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aee6:	bf00      	nop
 800aee8:	3718      	adds	r7, #24
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}

0800aeee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aeee:	b580      	push	{r7, lr}
 800aef0:	b084      	sub	sp, #16
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aefa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	2200      	movs	r2, #0
 800af00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af04:	68f8      	ldr	r0, [r7, #12]
 800af06:	f7fe fd81 	bl	8009a0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af0a:	bf00      	nop
 800af0c:	3710      	adds	r7, #16
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}

0800af12 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af12:	b580      	push	{r7, lr}
 800af14:	b088      	sub	sp, #32
 800af16:	af00      	add	r7, sp, #0
 800af18:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	e853 3f00 	ldrex	r3, [r3]
 800af26:	60bb      	str	r3, [r7, #8]
   return(result);
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af2e:	61fb      	str	r3, [r7, #28]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	461a      	mov	r2, r3
 800af36:	69fb      	ldr	r3, [r7, #28]
 800af38:	61bb      	str	r3, [r7, #24]
 800af3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af3c:	6979      	ldr	r1, [r7, #20]
 800af3e:	69ba      	ldr	r2, [r7, #24]
 800af40:	e841 2300 	strex	r3, r2, [r1]
 800af44:	613b      	str	r3, [r7, #16]
   return(result);
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d1e6      	bne.n	800af1a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2220      	movs	r2, #32
 800af50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2200      	movs	r2, #0
 800af58:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f7fe fd38 	bl	80099d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af60:	bf00      	nop
 800af62:	3720      	adds	r7, #32
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800af70:	bf00      	nop
 800af72:	370c      	adds	r7, #12
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr

0800af7c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b083      	sub	sp, #12
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800af84:	bf00      	nop
 800af86:	370c      	adds	r7, #12
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr

0800af90 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800af90:	b480      	push	{r7}
 800af92:	b083      	sub	sp, #12
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800af98:	bf00      	nop
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b085      	sub	sp, #20
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800afb2:	2b01      	cmp	r3, #1
 800afb4:	d101      	bne.n	800afba <HAL_UARTEx_DisableFifoMode+0x16>
 800afb6:	2302      	movs	r3, #2
 800afb8:	e027      	b.n	800b00a <HAL_UARTEx_DisableFifoMode+0x66>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2201      	movs	r2, #1
 800afbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2224      	movs	r2, #36	@ 0x24
 800afc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f022 0201 	bic.w	r2, r2, #1
 800afe0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800afe8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2200      	movs	r2, #0
 800afee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	68fa      	ldr	r2, [r7, #12]
 800aff6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2220      	movs	r2, #32
 800affc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2200      	movs	r2, #0
 800b004:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3714      	adds	r7, #20
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr

0800b016 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b016:	b580      	push	{r7, lr}
 800b018:	b084      	sub	sp, #16
 800b01a:	af00      	add	r7, sp, #0
 800b01c:	6078      	str	r0, [r7, #4]
 800b01e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b026:	2b01      	cmp	r3, #1
 800b028:	d101      	bne.n	800b02e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b02a:	2302      	movs	r3, #2
 800b02c:	e02d      	b.n	800b08a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2201      	movs	r2, #1
 800b032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2224      	movs	r2, #36	@ 0x24
 800b03a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	681a      	ldr	r2, [r3, #0]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	f022 0201 	bic.w	r2, r2, #1
 800b054:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	689b      	ldr	r3, [r3, #8]
 800b05c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	683a      	ldr	r2, [r7, #0]
 800b066:	430a      	orrs	r2, r1
 800b068:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 f8a4 	bl	800b1b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	68fa      	ldr	r2, [r7, #12]
 800b076:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2220      	movs	r2, #32
 800b07c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b088:	2300      	movs	r3, #0
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3710      	adds	r7, #16
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}

0800b092 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b084      	sub	sp, #16
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
 800b09a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b0a2:	2b01      	cmp	r3, #1
 800b0a4:	d101      	bne.n	800b0aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b0a6:	2302      	movs	r3, #2
 800b0a8:	e02d      	b.n	800b106 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2224      	movs	r2, #36	@ 0x24
 800b0b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	681a      	ldr	r2, [r3, #0]
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	f022 0201 	bic.w	r2, r2, #1
 800b0d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	683a      	ldr	r2, [r7, #0]
 800b0e2:	430a      	orrs	r2, r1
 800b0e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f000 f866 	bl	800b1b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	68fa      	ldr	r2, [r7, #12]
 800b0f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2220      	movs	r2, #32
 800b0f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b104:	2300      	movs	r3, #0
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}

0800b10e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b10e:	b580      	push	{r7, lr}
 800b110:	b08c      	sub	sp, #48	@ 0x30
 800b112:	af00      	add	r7, sp, #0
 800b114:	60f8      	str	r0, [r7, #12]
 800b116:	60b9      	str	r1, [r7, #8]
 800b118:	4613      	mov	r3, r2
 800b11a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b122:	2b20      	cmp	r3, #32
 800b124:	d142      	bne.n	800b1ac <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d002      	beq.n	800b132 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800b12c:	88fb      	ldrh	r3, [r7, #6]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d101      	bne.n	800b136 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800b132:	2301      	movs	r3, #1
 800b134:	e03b      	b.n	800b1ae <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2201      	movs	r2, #1
 800b13a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2200      	movs	r2, #0
 800b140:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800b142:	88fb      	ldrh	r3, [r7, #6]
 800b144:	461a      	mov	r2, r3
 800b146:	68b9      	ldr	r1, [r7, #8]
 800b148:	68f8      	ldr	r0, [r7, #12]
 800b14a:	f7ff fc8f 	bl	800aa6c <UART_Start_Receive_DMA>
 800b14e:	4603      	mov	r3, r0
 800b150:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b154:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d124      	bne.n	800b1a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b160:	2b01      	cmp	r3, #1
 800b162:	d11d      	bne.n	800b1a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	2210      	movs	r2, #16
 800b16a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	e853 3f00 	ldrex	r3, [r3]
 800b178:	617b      	str	r3, [r7, #20]
   return(result);
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	f043 0310 	orr.w	r3, r3, #16
 800b180:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	461a      	mov	r2, r3
 800b188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b18a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b18c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b18e:	6a39      	ldr	r1, [r7, #32]
 800b190:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b192:	e841 2300 	strex	r3, r2, [r1]
 800b196:	61fb      	str	r3, [r7, #28]
   return(result);
 800b198:	69fb      	ldr	r3, [r7, #28]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1e6      	bne.n	800b16c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800b19e:	e002      	b.n	800b1a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800b1a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b1aa:	e000      	b.n	800b1ae <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b1ac:	2302      	movs	r3, #2
  }
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3730      	adds	r7, #48	@ 0x30
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
	...

0800b1b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b085      	sub	sp, #20
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d108      	bne.n	800b1da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b1d8:	e031      	b.n	800b23e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b1da:	2310      	movs	r3, #16
 800b1dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b1de:	2310      	movs	r3, #16
 800b1e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	0e5b      	lsrs	r3, r3, #25
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	f003 0307 	and.w	r3, r3, #7
 800b1f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	0f5b      	lsrs	r3, r3, #29
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	f003 0307 	and.w	r3, r3, #7
 800b200:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b202:	7bbb      	ldrb	r3, [r7, #14]
 800b204:	7b3a      	ldrb	r2, [r7, #12]
 800b206:	4911      	ldr	r1, [pc, #68]	@ (800b24c <UARTEx_SetNbDataToProcess+0x94>)
 800b208:	5c8a      	ldrb	r2, [r1, r2]
 800b20a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b20e:	7b3a      	ldrb	r2, [r7, #12]
 800b210:	490f      	ldr	r1, [pc, #60]	@ (800b250 <UARTEx_SetNbDataToProcess+0x98>)
 800b212:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b214:	fb93 f3f2 	sdiv	r3, r3, r2
 800b218:	b29a      	uxth	r2, r3
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b220:	7bfb      	ldrb	r3, [r7, #15]
 800b222:	7b7a      	ldrb	r2, [r7, #13]
 800b224:	4909      	ldr	r1, [pc, #36]	@ (800b24c <UARTEx_SetNbDataToProcess+0x94>)
 800b226:	5c8a      	ldrb	r2, [r1, r2]
 800b228:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b22c:	7b7a      	ldrb	r2, [r7, #13]
 800b22e:	4908      	ldr	r1, [pc, #32]	@ (800b250 <UARTEx_SetNbDataToProcess+0x98>)
 800b230:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b232:	fb93 f3f2 	sdiv	r3, r3, r2
 800b236:	b29a      	uxth	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b23e:	bf00      	nop
 800b240:	3714      	adds	r7, #20
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr
 800b24a:	bf00      	nop
 800b24c:	0800e0e8 	.word	0x0800e0e8
 800b250:	0800e0f0 	.word	0x0800e0f0

0800b254 <split_color_array>:


const uint16_t heart_icon_width = 40;
const uint16_t heart_icon_height = 40;

void split_color_array(const uint16_t *input, uint8_t *output, size_t length) {
 800b254:	b480      	push	{r7}
 800b256:	b087      	sub	sp, #28
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < length; ++i) {
 800b260:	2300      	movs	r3, #0
 800b262:	617b      	str	r3, [r7, #20]
 800b264:	e01b      	b.n	800b29e <split_color_array+0x4a>
        output[2 * i]     = COLOR_HIGH_BYTE(input[i]);  // High byte first
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	005b      	lsls	r3, r3, #1
 800b26a:	68fa      	ldr	r2, [r7, #12]
 800b26c:	4413      	add	r3, r2
 800b26e:	881b      	ldrh	r3, [r3, #0]
 800b270:	0a1b      	lsrs	r3, r3, #8
 800b272:	b299      	uxth	r1, r3
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	005b      	lsls	r3, r3, #1
 800b278:	68ba      	ldr	r2, [r7, #8]
 800b27a:	4413      	add	r3, r2
 800b27c:	b2ca      	uxtb	r2, r1
 800b27e:	701a      	strb	r2, [r3, #0]
        output[2 * i + 1] = COLOR_LOW_BYTE(input[i]);   // Then low byte
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	005b      	lsls	r3, r3, #1
 800b284:	68fa      	ldr	r2, [r7, #12]
 800b286:	4413      	add	r3, r2
 800b288:	8819      	ldrh	r1, [r3, #0]
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	005b      	lsls	r3, r3, #1
 800b28e:	3301      	adds	r3, #1
 800b290:	68ba      	ldr	r2, [r7, #8]
 800b292:	4413      	add	r3, r2
 800b294:	b2ca      	uxtb	r2, r1
 800b296:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < length; ++i) {
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	3301      	adds	r3, #1
 800b29c:	617b      	str	r3, [r7, #20]
 800b29e:	697a      	ldr	r2, [r7, #20]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d3df      	bcc.n	800b266 <split_color_array+0x12>
    }
}
 800b2a6:	bf00      	nop
 800b2a8:	bf00      	nop
 800b2aa:	371c      	adds	r7, #28
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <Display_DrawHeart>:

void Display_DrawHeart(uint16_t x_center, uint16_t y_center)
{
 800b2b4:	b590      	push	{r4, r7, lr}
 800b2b6:	f5ad 5dc8 	sub.w	sp, sp, #6400	@ 0x1900
 800b2ba:	b087      	sub	sp, #28
 800b2bc:	af02      	add	r7, sp, #8
 800b2be:	4602      	mov	r2, r0
 800b2c0:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 800b2c4:	f6a3 130a 	subw	r3, r3, #2314	@ 0x90a
 800b2c8:	801a      	strh	r2, [r3, #0]
 800b2ca:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 800b2ce:	f6a3 130c 	subw	r3, r3, #2316	@ 0x90c
 800b2d2:	460a      	mov	r2, r1
 800b2d4:	801a      	strh	r2, [r3, #0]
    // We use the fixed size from the image data now
    uint16_t img_x = x_center - (heart_icon_width / 2);
 800b2d6:	2328      	movs	r3, #40	@ 0x28
 800b2d8:	085b      	lsrs	r3, r3, #1
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	f507 6211 	add.w	r2, r7, #2320	@ 0x910
 800b2e0:	f6a2 120a 	subw	r2, r2, #2314	@ 0x90a
 800b2e4:	8812      	ldrh	r2, [r2, #0]
 800b2e6:	1ad3      	subs	r3, r2, r3
 800b2e8:	f641 120e 	movw	r2, #6414	@ 0x190e
 800b2ec:	443a      	add	r2, r7
 800b2ee:	8013      	strh	r3, [r2, #0]
    uint16_t img_y = y_center - (heart_icon_height / 2);
 800b2f0:	2328      	movs	r3, #40	@ 0x28
 800b2f2:	085b      	lsrs	r3, r3, #1
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	f507 6211 	add.w	r2, r7, #2320	@ 0x910
 800b2fa:	f6a2 120c 	subw	r2, r2, #2316	@ 0x90c
 800b2fe:	8812      	ldrh	r2, [r2, #0]
 800b300:	1ad3      	subs	r3, r2, r3
 800b302:	f641 120c 	movw	r2, #6412	@ 0x190c
 800b306:	443a      	add	r2, r7
 800b308:	8013      	strh	r3, [r2, #0]
    uint8_t result[sizeof(heart_icon_data) * 2];

    split_color_array(heart_icon_data,result,sizeof(heart_icon_data) / sizeof(heart_icon_data[0]));
 800b30a:	4b13      	ldr	r3, [pc, #76]	@ (800b358 <Display_DrawHeart+0xa4>)
 800b30c:	f503 53c8 	add.w	r3, r3, #6400	@ 0x1900
 800b310:	f103 0310 	add.w	r3, r3, #16
 800b314:	443b      	add	r3, r7
 800b316:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b31a:	4619      	mov	r1, r3
 800b31c:	480f      	ldr	r0, [pc, #60]	@ (800b35c <Display_DrawHeart+0xa8>)
 800b31e:	f7ff ff99 	bl	800b254 <split_color_array>
    ST7789_DrawImage(img_x, img_y, heart_icon_width, heart_icon_height, result);
 800b322:	2228      	movs	r2, #40	@ 0x28
 800b324:	2428      	movs	r4, #40	@ 0x28
 800b326:	f641 130c 	movw	r3, #6412	@ 0x190c
 800b32a:	443b      	add	r3, r7
 800b32c:	8819      	ldrh	r1, [r3, #0]
 800b32e:	f641 130e 	movw	r3, #6414	@ 0x190e
 800b332:	443b      	add	r3, r7
 800b334:	8818      	ldrh	r0, [r3, #0]
 800b336:	4b08      	ldr	r3, [pc, #32]	@ (800b358 <Display_DrawHeart+0xa4>)
 800b338:	f503 53c8 	add.w	r3, r3, #6400	@ 0x1900
 800b33c:	f103 0310 	add.w	r3, r3, #16
 800b340:	443b      	add	r3, r7
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	4623      	mov	r3, r4
 800b346:	f000 fa19 	bl	800b77c <ST7789_DrawImage>
}
 800b34a:	bf00      	nop
 800b34c:	f507 57c8 	add.w	r7, r7, #6400	@ 0x1900
 800b350:	3714      	adds	r7, #20
 800b352:	46bd      	mov	sp, r7
 800b354:	bd90      	pop	{r4, r7, pc}
 800b356:	bf00      	nop
 800b358:	ffffe6fc 	.word	0xffffe6fc
 800b35c:	0800e0f8 	.word	0x0800e0f8

0800b360 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b082      	sub	sp, #8
 800b364:	af00      	add	r7, sp, #0
 800b366:	4603      	mov	r3, r0
 800b368:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 800b36a:	2200      	movs	r2, #0
 800b36c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b370:	480c      	ldr	r0, [pc, #48]	@ (800b3a4 <ST7789_WriteCommand+0x44>)
 800b372:	f7f9 fec7 	bl	8005104 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 800b376:	2200      	movs	r2, #0
 800b378:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b37c:	480a      	ldr	r0, [pc, #40]	@ (800b3a8 <ST7789_WriteCommand+0x48>)
 800b37e:	f7f9 fec1 	bl	8005104 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800b382:	1df9      	adds	r1, r7, #7
 800b384:	f04f 33ff 	mov.w	r3, #4294967295
 800b388:	2201      	movs	r2, #1
 800b38a:	4808      	ldr	r0, [pc, #32]	@ (800b3ac <ST7789_WriteCommand+0x4c>)
 800b38c:	f7fc ff24 	bl	80081d8 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 800b390:	2201      	movs	r2, #1
 800b392:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b396:	4803      	ldr	r0, [pc, #12]	@ (800b3a4 <ST7789_WriteCommand+0x44>)
 800b398:	f7f9 feb4 	bl	8005104 <HAL_GPIO_WritePin>
}
 800b39c:	bf00      	nop
 800b39e:	3708      	adds	r7, #8
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	58021800 	.word	0x58021800
 800b3a8:	58020c00 	.word	0x58020c00
 800b3ac:	240003a0 	.word	0x240003a0

0800b3b0 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b084      	sub	sp, #16
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b3c0:	4820      	ldr	r0, [pc, #128]	@ (800b444 <ST7789_WriteData+0x94>)
 800b3c2:	f7f9 fe9f 	bl	8005104 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b3cc:	481e      	ldr	r0, [pc, #120]	@ (800b448 <ST7789_WriteData+0x98>)
 800b3ce:	f7f9 fe99 	bl	8005104 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 800b3d2:	e02a      	b.n	800b42a <ST7789_WriteData+0x7a>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b3da:	4293      	cmp	r3, r2
 800b3dc:	bf28      	it	cs
 800b3de:	4613      	movcs	r3, r2
 800b3e0:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 800b3e2:	4b1a      	ldr	r3, [pc, #104]	@ (800b44c <ST7789_WriteData+0x9c>)
 800b3e4:	881b      	ldrh	r3, [r3, #0]
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	4293      	cmp	r3, r2
 800b3ec:	d30e      	bcc.n	800b40c <ST7789_WriteData+0x5c>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 800b3ee:	89fb      	ldrh	r3, [r7, #14]
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	6879      	ldr	r1, [r7, #4]
 800b3f4:	4816      	ldr	r0, [pc, #88]	@ (800b450 <ST7789_WriteData+0xa0>)
 800b3f6:	f7fd f8dd 	bl	80085b4 <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 800b3fa:	bf00      	nop
 800b3fc:	4b14      	ldr	r3, [pc, #80]	@ (800b450 <ST7789_WriteData+0xa0>)
 800b3fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b400:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b404:	b2db      	uxtb	r3, r3
 800b406:	2b01      	cmp	r3, #1
 800b408:	d1f8      	bne.n	800b3fc <ST7789_WriteData+0x4c>
 800b40a:	e006      	b.n	800b41a <ST7789_WriteData+0x6a>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 800b40c:	89fa      	ldrh	r2, [r7, #14]
 800b40e:	f04f 33ff 	mov.w	r3, #4294967295
 800b412:	6879      	ldr	r1, [r7, #4]
 800b414:	480e      	ldr	r0, [pc, #56]	@ (800b450 <ST7789_WriteData+0xa0>)
 800b416:	f7fc fedf 	bl	80081d8 <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 800b41a:	89fb      	ldrh	r3, [r7, #14]
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	4413      	add	r3, r2
 800b420:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 800b422:	89fb      	ldrh	r3, [r7, #14]
 800b424:	683a      	ldr	r2, [r7, #0]
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1d1      	bne.n	800b3d4 <ST7789_WriteData+0x24>
	}

	ST7789_UnSelect();
 800b430:	2201      	movs	r2, #1
 800b432:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b436:	4803      	ldr	r0, [pc, #12]	@ (800b444 <ST7789_WriteData+0x94>)
 800b438:	f7f9 fe64 	bl	8005104 <HAL_GPIO_WritePin>
}
 800b43c:	bf00      	nop
 800b43e:	3710      	adds	r7, #16
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}
 800b444:	58021800 	.word	0x58021800
 800b448:	58020c00 	.word	0x58020c00
 800b44c:	2400000e 	.word	0x2400000e
 800b450:	240003a0 	.word	0x240003a0

0800b454 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	4603      	mov	r3, r0
 800b45c:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 800b45e:	2200      	movs	r2, #0
 800b460:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b464:	480c      	ldr	r0, [pc, #48]	@ (800b498 <ST7789_WriteSmallData+0x44>)
 800b466:	f7f9 fe4d 	bl	8005104 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 800b46a:	2201      	movs	r2, #1
 800b46c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b470:	480a      	ldr	r0, [pc, #40]	@ (800b49c <ST7789_WriteSmallData+0x48>)
 800b472:	f7f9 fe47 	bl	8005104 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 800b476:	1df9      	adds	r1, r7, #7
 800b478:	f04f 33ff 	mov.w	r3, #4294967295
 800b47c:	2201      	movs	r2, #1
 800b47e:	4808      	ldr	r0, [pc, #32]	@ (800b4a0 <ST7789_WriteSmallData+0x4c>)
 800b480:	f7fc feaa 	bl	80081d8 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 800b484:	2201      	movs	r2, #1
 800b486:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b48a:	4803      	ldr	r0, [pc, #12]	@ (800b498 <ST7789_WriteSmallData+0x44>)
 800b48c:	f7f9 fe3a 	bl	8005104 <HAL_GPIO_WritePin>
}
 800b490:	bf00      	nop
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}
 800b498:	58021800 	.word	0x58021800
 800b49c:	58020c00 	.word	0x58020c00
 800b4a0:	240003a0 	.word	0x240003a0

0800b4a4 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 800b4ae:	2036      	movs	r0, #54	@ 0x36
 800b4b0:	f7ff ff56 	bl	800b360 <ST7789_WriteCommand>
	switch (m) {
 800b4b4:	79fb      	ldrb	r3, [r7, #7]
 800b4b6:	2b03      	cmp	r3, #3
 800b4b8:	d81a      	bhi.n	800b4f0 <ST7789_SetRotation+0x4c>
 800b4ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b4c0 <ST7789_SetRotation+0x1c>)
 800b4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4c0:	0800b4d1 	.word	0x0800b4d1
 800b4c4:	0800b4d9 	.word	0x0800b4d9
 800b4c8:	0800b4e1 	.word	0x0800b4e1
 800b4cc:	0800b4e9 	.word	0x0800b4e9
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 800b4d0:	20c0      	movs	r0, #192	@ 0xc0
 800b4d2:	f7ff ffbf 	bl	800b454 <ST7789_WriteSmallData>
		break;
 800b4d6:	e00c      	b.n	800b4f2 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 800b4d8:	20a0      	movs	r0, #160	@ 0xa0
 800b4da:	f7ff ffbb 	bl	800b454 <ST7789_WriteSmallData>
		break;
 800b4de:	e008      	b.n	800b4f2 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	f7ff ffb7 	bl	800b454 <ST7789_WriteSmallData>
		break;
 800b4e6:	e004      	b.n	800b4f2 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 800b4e8:	2060      	movs	r0, #96	@ 0x60
 800b4ea:	f7ff ffb3 	bl	800b454 <ST7789_WriteSmallData>
		break;
 800b4ee:	e000      	b.n	800b4f2 <ST7789_SetRotation+0x4e>
	default:
		break;
 800b4f0:	bf00      	nop
	}
}
 800b4f2:	bf00      	nop
 800b4f4:	3708      	adds	r7, #8
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}
 800b4fa:	bf00      	nop

0800b4fc <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 800b4fc:	b590      	push	{r4, r7, lr}
 800b4fe:	b087      	sub	sp, #28
 800b500:	af00      	add	r7, sp, #0
 800b502:	4604      	mov	r4, r0
 800b504:	4608      	mov	r0, r1
 800b506:	4611      	mov	r1, r2
 800b508:	461a      	mov	r2, r3
 800b50a:	4623      	mov	r3, r4
 800b50c:	80fb      	strh	r3, [r7, #6]
 800b50e:	4603      	mov	r3, r0
 800b510:	80bb      	strh	r3, [r7, #4]
 800b512:	460b      	mov	r3, r1
 800b514:	807b      	strh	r3, [r7, #2]
 800b516:	4613      	mov	r3, r2
 800b518:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 800b51a:	2200      	movs	r2, #0
 800b51c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b520:	4825      	ldr	r0, [pc, #148]	@ (800b5b8 <ST7789_SetAddressWindow+0xbc>)
 800b522:	f7f9 fdef 	bl	8005104 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 800b526:	88fb      	ldrh	r3, [r7, #6]
 800b528:	82fb      	strh	r3, [r7, #22]
 800b52a:	887b      	ldrh	r3, [r7, #2]
 800b52c:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 800b52e:	88bb      	ldrh	r3, [r7, #4]
 800b530:	3323      	adds	r3, #35	@ 0x23
 800b532:	827b      	strh	r3, [r7, #18]
 800b534:	883b      	ldrh	r3, [r7, #0]
 800b536:	3323      	adds	r3, #35	@ 0x23
 800b538:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 800b53a:	202a      	movs	r0, #42	@ 0x2a
 800b53c:	f7ff ff10 	bl	800b360 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 800b540:	8afb      	ldrh	r3, [r7, #22]
 800b542:	0a1b      	lsrs	r3, r3, #8
 800b544:	b29b      	uxth	r3, r3
 800b546:	b2db      	uxtb	r3, r3
 800b548:	733b      	strb	r3, [r7, #12]
 800b54a:	8afb      	ldrh	r3, [r7, #22]
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	737b      	strb	r3, [r7, #13]
 800b550:	8abb      	ldrh	r3, [r7, #20]
 800b552:	0a1b      	lsrs	r3, r3, #8
 800b554:	b29b      	uxth	r3, r3
 800b556:	b2db      	uxtb	r3, r3
 800b558:	73bb      	strb	r3, [r7, #14]
 800b55a:	8abb      	ldrh	r3, [r7, #20]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 800b560:	f107 030c 	add.w	r3, r7, #12
 800b564:	2104      	movs	r1, #4
 800b566:	4618      	mov	r0, r3
 800b568:	f7ff ff22 	bl	800b3b0 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 800b56c:	202b      	movs	r0, #43	@ 0x2b
 800b56e:	f7ff fef7 	bl	800b360 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 800b572:	8a7b      	ldrh	r3, [r7, #18]
 800b574:	0a1b      	lsrs	r3, r3, #8
 800b576:	b29b      	uxth	r3, r3
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	723b      	strb	r3, [r7, #8]
 800b57c:	8a7b      	ldrh	r3, [r7, #18]
 800b57e:	b2db      	uxtb	r3, r3
 800b580:	727b      	strb	r3, [r7, #9]
 800b582:	8a3b      	ldrh	r3, [r7, #16]
 800b584:	0a1b      	lsrs	r3, r3, #8
 800b586:	b29b      	uxth	r3, r3
 800b588:	b2db      	uxtb	r3, r3
 800b58a:	72bb      	strb	r3, [r7, #10]
 800b58c:	8a3b      	ldrh	r3, [r7, #16]
 800b58e:	b2db      	uxtb	r3, r3
 800b590:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 800b592:	f107 0308 	add.w	r3, r7, #8
 800b596:	2104      	movs	r1, #4
 800b598:	4618      	mov	r0, r3
 800b59a:	f7ff ff09 	bl	800b3b0 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 800b59e:	202c      	movs	r0, #44	@ 0x2c
 800b5a0:	f7ff fede 	bl	800b360 <ST7789_WriteCommand>
	ST7789_UnSelect();
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b5aa:	4803      	ldr	r0, [pc, #12]	@ (800b5b8 <ST7789_SetAddressWindow+0xbc>)
 800b5ac:	f7f9 fdaa 	bl	8005104 <HAL_GPIO_WritePin>
}
 800b5b0:	bf00      	nop
 800b5b2:	371c      	adds	r7, #28
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd90      	pop	{r4, r7, pc}
 800b5b8:	58021800 	.word	0x58021800

0800b5bc <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 800b5bc:	b590      	push	{r4, r7, lr}
 800b5be:	b08b      	sub	sp, #44	@ 0x2c
 800b5c0:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 800b5c2:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 800b5c6:	2100      	movs	r1, #0
 800b5c8:	484c      	ldr	r0, [pc, #304]	@ (800b6fc <ST7789_Init+0x140>)
 800b5ca:	f000 fe64 	bl	800c296 <memset>
	#endif
	HAL_Delay(10);
 800b5ce:	200a      	movs	r0, #10
 800b5d0:	f7f6 fb52 	bl	8001c78 <HAL_Delay>
    ST7789_RST_Clr();
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b5da:	4849      	ldr	r0, [pc, #292]	@ (800b700 <ST7789_Init+0x144>)
 800b5dc:	f7f9 fd92 	bl	8005104 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800b5e0:	200a      	movs	r0, #10
 800b5e2:	f7f6 fb49 	bl	8001c78 <HAL_Delay>
    ST7789_RST_Set();
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b5ec:	4844      	ldr	r0, [pc, #272]	@ (800b700 <ST7789_Init+0x144>)
 800b5ee:	f7f9 fd89 	bl	8005104 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800b5f2:	2014      	movs	r0, #20
 800b5f4:	f7f6 fb40 	bl	8001c78 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 800b5f8:	203a      	movs	r0, #58	@ 0x3a
 800b5fa:	f7ff feb1 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 800b5fe:	2055      	movs	r0, #85	@ 0x55
 800b600:	f7ff ff28 	bl	800b454 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 800b604:	20b2      	movs	r0, #178	@ 0xb2
 800b606:	f7ff feab 	bl	800b360 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 800b60a:	4a3e      	ldr	r2, [pc, #248]	@ (800b704 <ST7789_Init+0x148>)
 800b60c:	f107 0320 	add.w	r3, r7, #32
 800b610:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b614:	6018      	str	r0, [r3, #0]
 800b616:	3304      	adds	r3, #4
 800b618:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 800b61a:	f107 0320 	add.w	r3, r7, #32
 800b61e:	2105      	movs	r1, #5
 800b620:	4618      	mov	r0, r3
 800b622:	f7ff fec5 	bl	800b3b0 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 800b626:	2003      	movs	r0, #3
 800b628:	f7ff ff3c 	bl	800b4a4 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 800b62c:	20b7      	movs	r0, #183	@ 0xb7
 800b62e:	f7ff fe97 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 800b632:	2035      	movs	r0, #53	@ 0x35
 800b634:	f7ff ff0e 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 800b638:	20bb      	movs	r0, #187	@ 0xbb
 800b63a:	f7ff fe91 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 800b63e:	2019      	movs	r0, #25
 800b640:	f7ff ff08 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 800b644:	20c0      	movs	r0, #192	@ 0xc0
 800b646:	f7ff fe8b 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 800b64a:	202c      	movs	r0, #44	@ 0x2c
 800b64c:	f7ff ff02 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 800b650:	20c2      	movs	r0, #194	@ 0xc2
 800b652:	f7ff fe85 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 800b656:	2001      	movs	r0, #1
 800b658:	f7ff fefc 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 800b65c:	20c3      	movs	r0, #195	@ 0xc3
 800b65e:	f7ff fe7f 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800b662:	2012      	movs	r0, #18
 800b664:	f7ff fef6 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 800b668:	20c4      	movs	r0, #196	@ 0xc4
 800b66a:	f7ff fe79 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 800b66e:	2020      	movs	r0, #32
 800b670:	f7ff fef0 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 800b674:	20c6      	movs	r0, #198	@ 0xc6
 800b676:	f7ff fe73 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 800b67a:	200f      	movs	r0, #15
 800b67c:	f7ff feea 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 800b680:	20d0      	movs	r0, #208	@ 0xd0
 800b682:	f7ff fe6d 	bl	800b360 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 800b686:	20a4      	movs	r0, #164	@ 0xa4
 800b688:	f7ff fee4 	bl	800b454 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 800b68c:	20a1      	movs	r0, #161	@ 0xa1
 800b68e:	f7ff fee1 	bl	800b454 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 800b692:	20e0      	movs	r0, #224	@ 0xe0
 800b694:	f7ff fe64 	bl	800b360 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 800b698:	4b1b      	ldr	r3, [pc, #108]	@ (800b708 <ST7789_Init+0x14c>)
 800b69a:	f107 0410 	add.w	r4, r7, #16
 800b69e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b6a0:	c407      	stmia	r4!, {r0, r1, r2}
 800b6a2:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 800b6a4:	f107 0310 	add.w	r3, r7, #16
 800b6a8:	210e      	movs	r1, #14
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f7ff fe80 	bl	800b3b0 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 800b6b0:	20e1      	movs	r0, #225	@ 0xe1
 800b6b2:	f7ff fe55 	bl	800b360 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 800b6b6:	4b15      	ldr	r3, [pc, #84]	@ (800b70c <ST7789_Init+0x150>)
 800b6b8:	463c      	mov	r4, r7
 800b6ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b6bc:	c407      	stmia	r4!, {r0, r1, r2}
 800b6be:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 800b6c0:	463b      	mov	r3, r7
 800b6c2:	210e      	movs	r1, #14
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7ff fe73 	bl	800b3b0 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 800b6ca:	2021      	movs	r0, #33	@ 0x21
 800b6cc:	f7ff fe48 	bl	800b360 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 800b6d0:	2011      	movs	r0, #17
 800b6d2:	f7ff fe45 	bl	800b360 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 800b6d6:	2013      	movs	r0, #19
 800b6d8:	f7ff fe42 	bl	800b360 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 800b6dc:	2029      	movs	r0, #41	@ 0x29
 800b6de:	f7ff fe3f 	bl	800b360 <ST7789_WriteCommand>

	HAL_Delay(50);
 800b6e2:	2032      	movs	r0, #50	@ 0x32
 800b6e4:	f7f6 fac8 	bl	8001c78 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 800b6e8:	2000      	movs	r0, #0
 800b6ea:	f000 f811 	bl	800b710 <ST7789_Fill_Color>
	HAL_Delay(50);
 800b6ee:	2032      	movs	r0, #50	@ 0x32
 800b6f0:	f7f6 fac2 	bl	8001c78 <HAL_Delay>

}
 800b6f4:	bf00      	nop
 800b6f6:	372c      	adds	r7, #44	@ 0x2c
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd90      	pop	{r4, r7, pc}
 800b6fc:	24000944 	.word	0x24000944
 800b700:	58020c00 	.word	0x58020c00
 800b704:	0800e020 	.word	0x0800e020
 800b708:	0800e028 	.word	0x0800e028
 800b70c:	0800e038 	.word	0x0800e038

0800b710 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	4603      	mov	r3, r0
 800b718:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800b71a:	23a9      	movs	r3, #169	@ 0xa9
 800b71c:	f240 123f 	movw	r2, #319	@ 0x13f
 800b720:	2100      	movs	r1, #0
 800b722:	2000      	movs	r0, #0
 800b724:	f7ff feea 	bl	800b4fc <ST7789_SetAddressWindow>
	ST7789_Select();
 800b728:	2200      	movs	r2, #0
 800b72a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b72e:	4811      	ldr	r0, [pc, #68]	@ (800b774 <ST7789_Fill_Color+0x64>)
 800b730:	f7f9 fce8 	bl	8005104 <HAL_GPIO_WritePin>

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 800b734:	2300      	movs	r3, #0
 800b736:	81fb      	strh	r3, [r7, #14]
 800b738:	e00e      	b.n	800b758 <ST7789_Fill_Color+0x48>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 800b73a:	88fb      	ldrh	r3, [r7, #6]
 800b73c:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 800b740:	4619      	mov	r1, r3
 800b742:	480d      	ldr	r0, [pc, #52]	@ (800b778 <ST7789_Fill_Color+0x68>)
 800b744:	f000 fda7 	bl	800c296 <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 800b748:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 800b74c:	480a      	ldr	r0, [pc, #40]	@ (800b778 <ST7789_Fill_Color+0x68>)
 800b74e:	f7ff fe2f 	bl	800b3b0 <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 800b752:	89fb      	ldrh	r3, [r7, #14]
 800b754:	3301      	adds	r3, #1
 800b756:	81fb      	strh	r3, [r7, #14]
 800b758:	89fb      	ldrh	r3, [r7, #14]
 800b75a:	2b21      	cmp	r3, #33	@ 0x21
 800b75c:	d9ed      	bls.n	800b73a <ST7789_Fill_Color+0x2a>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 800b75e:	2201      	movs	r2, #1
 800b760:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b764:	4803      	ldr	r0, [pc, #12]	@ (800b774 <ST7789_Fill_Color+0x64>)
 800b766:	f7f9 fccd 	bl	8005104 <HAL_GPIO_WritePin>
}
 800b76a:	bf00      	nop
 800b76c:	3710      	adds	r7, #16
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
 800b772:	bf00      	nop
 800b774:	58021800 	.word	0x58021800
 800b778:	24000944 	.word	0x24000944

0800b77c <ST7789_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void ST7789_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t *data)
{
 800b77c:	b590      	push	{r4, r7, lr}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	4604      	mov	r4, r0
 800b784:	4608      	mov	r0, r1
 800b786:	4611      	mov	r1, r2
 800b788:	461a      	mov	r2, r3
 800b78a:	4623      	mov	r3, r4
 800b78c:	80fb      	strh	r3, [r7, #6]
 800b78e:	4603      	mov	r3, r0
 800b790:	80bb      	strh	r3, [r7, #4]
 800b792:	460b      	mov	r3, r1
 800b794:	807b      	strh	r3, [r7, #2]
 800b796:	4613      	mov	r3, r2
 800b798:	803b      	strh	r3, [r7, #0]
	if ((x >= ST7789_WIDTH) || (y >= ST7789_HEIGHT))
 800b79a:	88fb      	ldrh	r3, [r7, #6]
 800b79c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800b7a0:	d234      	bcs.n	800b80c <ST7789_DrawImage+0x90>
 800b7a2:	88bb      	ldrh	r3, [r7, #4]
 800b7a4:	2ba9      	cmp	r3, #169	@ 0xa9
 800b7a6:	d831      	bhi.n	800b80c <ST7789_DrawImage+0x90>
		return;
	if ((x + w - 1) >= ST7789_WIDTH)
 800b7a8:	88fa      	ldrh	r2, [r7, #6]
 800b7aa:	887b      	ldrh	r3, [r7, #2]
 800b7ac:	4413      	add	r3, r2
 800b7ae:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800b7b2:	dc2d      	bgt.n	800b810 <ST7789_DrawImage+0x94>
		return;
	if ((y + h - 1) >= ST7789_HEIGHT)
 800b7b4:	88ba      	ldrh	r2, [r7, #4]
 800b7b6:	883b      	ldrh	r3, [r7, #0]
 800b7b8:	4413      	add	r3, r2
 800b7ba:	2baa      	cmp	r3, #170	@ 0xaa
 800b7bc:	dc2a      	bgt.n	800b814 <ST7789_DrawImage+0x98>
		return;

	ST7789_Select();
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b7c4:	4815      	ldr	r0, [pc, #84]	@ (800b81c <ST7789_DrawImage+0xa0>)
 800b7c6:	f7f9 fc9d 	bl	8005104 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 800b7ca:	88fa      	ldrh	r2, [r7, #6]
 800b7cc:	887b      	ldrh	r3, [r7, #2]
 800b7ce:	4413      	add	r3, r2
 800b7d0:	b29b      	uxth	r3, r3
 800b7d2:	3b01      	subs	r3, #1
 800b7d4:	b29c      	uxth	r4, r3
 800b7d6:	88ba      	ldrh	r2, [r7, #4]
 800b7d8:	883b      	ldrh	r3, [r7, #0]
 800b7da:	4413      	add	r3, r2
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	3b01      	subs	r3, #1
 800b7e0:	b29b      	uxth	r3, r3
 800b7e2:	88b9      	ldrh	r1, [r7, #4]
 800b7e4:	88f8      	ldrh	r0, [r7, #6]
 800b7e6:	4622      	mov	r2, r4
 800b7e8:	f7ff fe88 	bl	800b4fc <ST7789_SetAddressWindow>
	ST7789_WriteData((uint8_t *)data, sizeof(uint16_t) * w * h);
 800b7ec:	887b      	ldrh	r3, [r7, #2]
 800b7ee:	883a      	ldrh	r2, [r7, #0]
 800b7f0:	fb02 f303 	mul.w	r3, r2, r3
 800b7f4:	005b      	lsls	r3, r3, #1
 800b7f6:	4619      	mov	r1, r3
 800b7f8:	69b8      	ldr	r0, [r7, #24]
 800b7fa:	f7ff fdd9 	bl	800b3b0 <ST7789_WriteData>
	ST7789_UnSelect();
 800b7fe:	2201      	movs	r2, #1
 800b800:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b804:	4805      	ldr	r0, [pc, #20]	@ (800b81c <ST7789_DrawImage+0xa0>)
 800b806:	f7f9 fc7d 	bl	8005104 <HAL_GPIO_WritePin>
 800b80a:	e004      	b.n	800b816 <ST7789_DrawImage+0x9a>
		return;
 800b80c:	bf00      	nop
 800b80e:	e002      	b.n	800b816 <ST7789_DrawImage+0x9a>
		return;
 800b810:	bf00      	nop
 800b812:	e000      	b.n	800b816 <ST7789_DrawImage+0x9a>
		return;
 800b814:	bf00      	nop
}
 800b816:	370c      	adds	r7, #12
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd90      	pop	{r4, r7, pc}
 800b81c:	58021800 	.word	0x58021800

0800b820 <__cvt>:
 800b820:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b822:	ed2d 8b02 	vpush	{d8}
 800b826:	eeb0 8b40 	vmov.f64	d8, d0
 800b82a:	b085      	sub	sp, #20
 800b82c:	4617      	mov	r7, r2
 800b82e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b830:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b832:	ee18 2a90 	vmov	r2, s17
 800b836:	f025 0520 	bic.w	r5, r5, #32
 800b83a:	2a00      	cmp	r2, #0
 800b83c:	bfb6      	itet	lt
 800b83e:	222d      	movlt	r2, #45	@ 0x2d
 800b840:	2200      	movge	r2, #0
 800b842:	eeb1 8b40 	vneglt.f64	d8, d0
 800b846:	2d46      	cmp	r5, #70	@ 0x46
 800b848:	460c      	mov	r4, r1
 800b84a:	701a      	strb	r2, [r3, #0]
 800b84c:	d004      	beq.n	800b858 <__cvt+0x38>
 800b84e:	2d45      	cmp	r5, #69	@ 0x45
 800b850:	d100      	bne.n	800b854 <__cvt+0x34>
 800b852:	3401      	adds	r4, #1
 800b854:	2102      	movs	r1, #2
 800b856:	e000      	b.n	800b85a <__cvt+0x3a>
 800b858:	2103      	movs	r1, #3
 800b85a:	ab03      	add	r3, sp, #12
 800b85c:	9301      	str	r3, [sp, #4]
 800b85e:	ab02      	add	r3, sp, #8
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	4622      	mov	r2, r4
 800b864:	4633      	mov	r3, r6
 800b866:	eeb0 0b48 	vmov.f64	d0, d8
 800b86a:	f000 fe2d 	bl	800c4c8 <_dtoa_r>
 800b86e:	2d47      	cmp	r5, #71	@ 0x47
 800b870:	d114      	bne.n	800b89c <__cvt+0x7c>
 800b872:	07fb      	lsls	r3, r7, #31
 800b874:	d50a      	bpl.n	800b88c <__cvt+0x6c>
 800b876:	1902      	adds	r2, r0, r4
 800b878:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b880:	bf08      	it	eq
 800b882:	9203      	streq	r2, [sp, #12]
 800b884:	2130      	movs	r1, #48	@ 0x30
 800b886:	9b03      	ldr	r3, [sp, #12]
 800b888:	4293      	cmp	r3, r2
 800b88a:	d319      	bcc.n	800b8c0 <__cvt+0xa0>
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b890:	1a1b      	subs	r3, r3, r0
 800b892:	6013      	str	r3, [r2, #0]
 800b894:	b005      	add	sp, #20
 800b896:	ecbd 8b02 	vpop	{d8}
 800b89a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b89c:	2d46      	cmp	r5, #70	@ 0x46
 800b89e:	eb00 0204 	add.w	r2, r0, r4
 800b8a2:	d1e9      	bne.n	800b878 <__cvt+0x58>
 800b8a4:	7803      	ldrb	r3, [r0, #0]
 800b8a6:	2b30      	cmp	r3, #48	@ 0x30
 800b8a8:	d107      	bne.n	800b8ba <__cvt+0x9a>
 800b8aa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8b2:	bf1c      	itt	ne
 800b8b4:	f1c4 0401 	rsbne	r4, r4, #1
 800b8b8:	6034      	strne	r4, [r6, #0]
 800b8ba:	6833      	ldr	r3, [r6, #0]
 800b8bc:	441a      	add	r2, r3
 800b8be:	e7db      	b.n	800b878 <__cvt+0x58>
 800b8c0:	1c5c      	adds	r4, r3, #1
 800b8c2:	9403      	str	r4, [sp, #12]
 800b8c4:	7019      	strb	r1, [r3, #0]
 800b8c6:	e7de      	b.n	800b886 <__cvt+0x66>

0800b8c8 <__exponent>:
 800b8c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8ca:	2900      	cmp	r1, #0
 800b8cc:	bfba      	itte	lt
 800b8ce:	4249      	neglt	r1, r1
 800b8d0:	232d      	movlt	r3, #45	@ 0x2d
 800b8d2:	232b      	movge	r3, #43	@ 0x2b
 800b8d4:	2909      	cmp	r1, #9
 800b8d6:	7002      	strb	r2, [r0, #0]
 800b8d8:	7043      	strb	r3, [r0, #1]
 800b8da:	dd29      	ble.n	800b930 <__exponent+0x68>
 800b8dc:	f10d 0307 	add.w	r3, sp, #7
 800b8e0:	461d      	mov	r5, r3
 800b8e2:	270a      	movs	r7, #10
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	fbb1 f6f7 	udiv	r6, r1, r7
 800b8ea:	fb07 1416 	mls	r4, r7, r6, r1
 800b8ee:	3430      	adds	r4, #48	@ 0x30
 800b8f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b8f4:	460c      	mov	r4, r1
 800b8f6:	2c63      	cmp	r4, #99	@ 0x63
 800b8f8:	f103 33ff 	add.w	r3, r3, #4294967295
 800b8fc:	4631      	mov	r1, r6
 800b8fe:	dcf1      	bgt.n	800b8e4 <__exponent+0x1c>
 800b900:	3130      	adds	r1, #48	@ 0x30
 800b902:	1e94      	subs	r4, r2, #2
 800b904:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b908:	1c41      	adds	r1, r0, #1
 800b90a:	4623      	mov	r3, r4
 800b90c:	42ab      	cmp	r3, r5
 800b90e:	d30a      	bcc.n	800b926 <__exponent+0x5e>
 800b910:	f10d 0309 	add.w	r3, sp, #9
 800b914:	1a9b      	subs	r3, r3, r2
 800b916:	42ac      	cmp	r4, r5
 800b918:	bf88      	it	hi
 800b91a:	2300      	movhi	r3, #0
 800b91c:	3302      	adds	r3, #2
 800b91e:	4403      	add	r3, r0
 800b920:	1a18      	subs	r0, r3, r0
 800b922:	b003      	add	sp, #12
 800b924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b926:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b92a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b92e:	e7ed      	b.n	800b90c <__exponent+0x44>
 800b930:	2330      	movs	r3, #48	@ 0x30
 800b932:	3130      	adds	r1, #48	@ 0x30
 800b934:	7083      	strb	r3, [r0, #2]
 800b936:	70c1      	strb	r1, [r0, #3]
 800b938:	1d03      	adds	r3, r0, #4
 800b93a:	e7f1      	b.n	800b920 <__exponent+0x58>
 800b93c:	0000      	movs	r0, r0
	...

0800b940 <_printf_float>:
 800b940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	b08d      	sub	sp, #52	@ 0x34
 800b946:	460c      	mov	r4, r1
 800b948:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b94c:	4616      	mov	r6, r2
 800b94e:	461f      	mov	r7, r3
 800b950:	4605      	mov	r5, r0
 800b952:	f000 fca9 	bl	800c2a8 <_localeconv_r>
 800b956:	f8d0 b000 	ldr.w	fp, [r0]
 800b95a:	4658      	mov	r0, fp
 800b95c:	f7f4 fd18 	bl	8000390 <strlen>
 800b960:	2300      	movs	r3, #0
 800b962:	930a      	str	r3, [sp, #40]	@ 0x28
 800b964:	f8d8 3000 	ldr.w	r3, [r8]
 800b968:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b96c:	6822      	ldr	r2, [r4, #0]
 800b96e:	9005      	str	r0, [sp, #20]
 800b970:	3307      	adds	r3, #7
 800b972:	f023 0307 	bic.w	r3, r3, #7
 800b976:	f103 0108 	add.w	r1, r3, #8
 800b97a:	f8c8 1000 	str.w	r1, [r8]
 800b97e:	ed93 0b00 	vldr	d0, [r3]
 800b982:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800bbe0 <_printf_float+0x2a0>
 800b986:	eeb0 7bc0 	vabs.f64	d7, d0
 800b98a:	eeb4 7b46 	vcmp.f64	d7, d6
 800b98e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b992:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b996:	dd24      	ble.n	800b9e2 <_printf_float+0xa2>
 800b998:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b99c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9a0:	d502      	bpl.n	800b9a8 <_printf_float+0x68>
 800b9a2:	232d      	movs	r3, #45	@ 0x2d
 800b9a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9a8:	498f      	ldr	r1, [pc, #572]	@ (800bbe8 <_printf_float+0x2a8>)
 800b9aa:	4b90      	ldr	r3, [pc, #576]	@ (800bbec <_printf_float+0x2ac>)
 800b9ac:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b9b0:	bf8c      	ite	hi
 800b9b2:	4688      	movhi	r8, r1
 800b9b4:	4698      	movls	r8, r3
 800b9b6:	f022 0204 	bic.w	r2, r2, #4
 800b9ba:	2303      	movs	r3, #3
 800b9bc:	6123      	str	r3, [r4, #16]
 800b9be:	6022      	str	r2, [r4, #0]
 800b9c0:	f04f 0a00 	mov.w	sl, #0
 800b9c4:	9700      	str	r7, [sp, #0]
 800b9c6:	4633      	mov	r3, r6
 800b9c8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b9ca:	4621      	mov	r1, r4
 800b9cc:	4628      	mov	r0, r5
 800b9ce:	f000 f9d1 	bl	800bd74 <_printf_common>
 800b9d2:	3001      	adds	r0, #1
 800b9d4:	f040 8089 	bne.w	800baea <_printf_float+0x1aa>
 800b9d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9dc:	b00d      	add	sp, #52	@ 0x34
 800b9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e2:	eeb4 0b40 	vcmp.f64	d0, d0
 800b9e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9ea:	d709      	bvc.n	800ba00 <_printf_float+0xc0>
 800b9ec:	ee10 3a90 	vmov	r3, s1
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	bfbc      	itt	lt
 800b9f4:	232d      	movlt	r3, #45	@ 0x2d
 800b9f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b9fa:	497d      	ldr	r1, [pc, #500]	@ (800bbf0 <_printf_float+0x2b0>)
 800b9fc:	4b7d      	ldr	r3, [pc, #500]	@ (800bbf4 <_printf_float+0x2b4>)
 800b9fe:	e7d5      	b.n	800b9ac <_printf_float+0x6c>
 800ba00:	6863      	ldr	r3, [r4, #4]
 800ba02:	1c59      	adds	r1, r3, #1
 800ba04:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ba08:	d139      	bne.n	800ba7e <_printf_float+0x13e>
 800ba0a:	2306      	movs	r3, #6
 800ba0c:	6063      	str	r3, [r4, #4]
 800ba0e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ba12:	2300      	movs	r3, #0
 800ba14:	6022      	str	r2, [r4, #0]
 800ba16:	9303      	str	r3, [sp, #12]
 800ba18:	ab0a      	add	r3, sp, #40	@ 0x28
 800ba1a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800ba1e:	ab09      	add	r3, sp, #36	@ 0x24
 800ba20:	9300      	str	r3, [sp, #0]
 800ba22:	6861      	ldr	r1, [r4, #4]
 800ba24:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ba28:	4628      	mov	r0, r5
 800ba2a:	f7ff fef9 	bl	800b820 <__cvt>
 800ba2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ba32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba34:	4680      	mov	r8, r0
 800ba36:	d129      	bne.n	800ba8c <_printf_float+0x14c>
 800ba38:	1cc8      	adds	r0, r1, #3
 800ba3a:	db02      	blt.n	800ba42 <_printf_float+0x102>
 800ba3c:	6863      	ldr	r3, [r4, #4]
 800ba3e:	4299      	cmp	r1, r3
 800ba40:	dd41      	ble.n	800bac6 <_printf_float+0x186>
 800ba42:	f1a9 0902 	sub.w	r9, r9, #2
 800ba46:	fa5f f989 	uxtb.w	r9, r9
 800ba4a:	3901      	subs	r1, #1
 800ba4c:	464a      	mov	r2, r9
 800ba4e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ba52:	9109      	str	r1, [sp, #36]	@ 0x24
 800ba54:	f7ff ff38 	bl	800b8c8 <__exponent>
 800ba58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba5a:	1813      	adds	r3, r2, r0
 800ba5c:	2a01      	cmp	r2, #1
 800ba5e:	4682      	mov	sl, r0
 800ba60:	6123      	str	r3, [r4, #16]
 800ba62:	dc02      	bgt.n	800ba6a <_printf_float+0x12a>
 800ba64:	6822      	ldr	r2, [r4, #0]
 800ba66:	07d2      	lsls	r2, r2, #31
 800ba68:	d501      	bpl.n	800ba6e <_printf_float+0x12e>
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	6123      	str	r3, [r4, #16]
 800ba6e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d0a6      	beq.n	800b9c4 <_printf_float+0x84>
 800ba76:	232d      	movs	r3, #45	@ 0x2d
 800ba78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba7c:	e7a2      	b.n	800b9c4 <_printf_float+0x84>
 800ba7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ba82:	d1c4      	bne.n	800ba0e <_printf_float+0xce>
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d1c2      	bne.n	800ba0e <_printf_float+0xce>
 800ba88:	2301      	movs	r3, #1
 800ba8a:	e7bf      	b.n	800ba0c <_printf_float+0xcc>
 800ba8c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ba90:	d9db      	bls.n	800ba4a <_printf_float+0x10a>
 800ba92:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800ba96:	d118      	bne.n	800baca <_printf_float+0x18a>
 800ba98:	2900      	cmp	r1, #0
 800ba9a:	6863      	ldr	r3, [r4, #4]
 800ba9c:	dd0b      	ble.n	800bab6 <_printf_float+0x176>
 800ba9e:	6121      	str	r1, [r4, #16]
 800baa0:	b913      	cbnz	r3, 800baa8 <_printf_float+0x168>
 800baa2:	6822      	ldr	r2, [r4, #0]
 800baa4:	07d0      	lsls	r0, r2, #31
 800baa6:	d502      	bpl.n	800baae <_printf_float+0x16e>
 800baa8:	3301      	adds	r3, #1
 800baaa:	440b      	add	r3, r1
 800baac:	6123      	str	r3, [r4, #16]
 800baae:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bab0:	f04f 0a00 	mov.w	sl, #0
 800bab4:	e7db      	b.n	800ba6e <_printf_float+0x12e>
 800bab6:	b913      	cbnz	r3, 800babe <_printf_float+0x17e>
 800bab8:	6822      	ldr	r2, [r4, #0]
 800baba:	07d2      	lsls	r2, r2, #31
 800babc:	d501      	bpl.n	800bac2 <_printf_float+0x182>
 800babe:	3302      	adds	r3, #2
 800bac0:	e7f4      	b.n	800baac <_printf_float+0x16c>
 800bac2:	2301      	movs	r3, #1
 800bac4:	e7f2      	b.n	800baac <_printf_float+0x16c>
 800bac6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800baca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bacc:	4299      	cmp	r1, r3
 800bace:	db05      	blt.n	800badc <_printf_float+0x19c>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	6121      	str	r1, [r4, #16]
 800bad4:	07d8      	lsls	r0, r3, #31
 800bad6:	d5ea      	bpl.n	800baae <_printf_float+0x16e>
 800bad8:	1c4b      	adds	r3, r1, #1
 800bada:	e7e7      	b.n	800baac <_printf_float+0x16c>
 800badc:	2900      	cmp	r1, #0
 800bade:	bfd4      	ite	le
 800bae0:	f1c1 0202 	rsble	r2, r1, #2
 800bae4:	2201      	movgt	r2, #1
 800bae6:	4413      	add	r3, r2
 800bae8:	e7e0      	b.n	800baac <_printf_float+0x16c>
 800baea:	6823      	ldr	r3, [r4, #0]
 800baec:	055a      	lsls	r2, r3, #21
 800baee:	d407      	bmi.n	800bb00 <_printf_float+0x1c0>
 800baf0:	6923      	ldr	r3, [r4, #16]
 800baf2:	4642      	mov	r2, r8
 800baf4:	4631      	mov	r1, r6
 800baf6:	4628      	mov	r0, r5
 800baf8:	47b8      	blx	r7
 800bafa:	3001      	adds	r0, #1
 800bafc:	d12a      	bne.n	800bb54 <_printf_float+0x214>
 800bafe:	e76b      	b.n	800b9d8 <_printf_float+0x98>
 800bb00:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800bb04:	f240 80e0 	bls.w	800bcc8 <_printf_float+0x388>
 800bb08:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800bb0c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb14:	d133      	bne.n	800bb7e <_printf_float+0x23e>
 800bb16:	4a38      	ldr	r2, [pc, #224]	@ (800bbf8 <_printf_float+0x2b8>)
 800bb18:	2301      	movs	r3, #1
 800bb1a:	4631      	mov	r1, r6
 800bb1c:	4628      	mov	r0, r5
 800bb1e:	47b8      	blx	r7
 800bb20:	3001      	adds	r0, #1
 800bb22:	f43f af59 	beq.w	800b9d8 <_printf_float+0x98>
 800bb26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bb2a:	4543      	cmp	r3, r8
 800bb2c:	db02      	blt.n	800bb34 <_printf_float+0x1f4>
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	07d8      	lsls	r0, r3, #31
 800bb32:	d50f      	bpl.n	800bb54 <_printf_float+0x214>
 800bb34:	9b05      	ldr	r3, [sp, #20]
 800bb36:	465a      	mov	r2, fp
 800bb38:	4631      	mov	r1, r6
 800bb3a:	4628      	mov	r0, r5
 800bb3c:	47b8      	blx	r7
 800bb3e:	3001      	adds	r0, #1
 800bb40:	f43f af4a 	beq.w	800b9d8 <_printf_float+0x98>
 800bb44:	f04f 0900 	mov.w	r9, #0
 800bb48:	f108 38ff 	add.w	r8, r8, #4294967295
 800bb4c:	f104 0a1a 	add.w	sl, r4, #26
 800bb50:	45c8      	cmp	r8, r9
 800bb52:	dc09      	bgt.n	800bb68 <_printf_float+0x228>
 800bb54:	6823      	ldr	r3, [r4, #0]
 800bb56:	079b      	lsls	r3, r3, #30
 800bb58:	f100 8107 	bmi.w	800bd6a <_printf_float+0x42a>
 800bb5c:	68e0      	ldr	r0, [r4, #12]
 800bb5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb60:	4298      	cmp	r0, r3
 800bb62:	bfb8      	it	lt
 800bb64:	4618      	movlt	r0, r3
 800bb66:	e739      	b.n	800b9dc <_printf_float+0x9c>
 800bb68:	2301      	movs	r3, #1
 800bb6a:	4652      	mov	r2, sl
 800bb6c:	4631      	mov	r1, r6
 800bb6e:	4628      	mov	r0, r5
 800bb70:	47b8      	blx	r7
 800bb72:	3001      	adds	r0, #1
 800bb74:	f43f af30 	beq.w	800b9d8 <_printf_float+0x98>
 800bb78:	f109 0901 	add.w	r9, r9, #1
 800bb7c:	e7e8      	b.n	800bb50 <_printf_float+0x210>
 800bb7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	dc3b      	bgt.n	800bbfc <_printf_float+0x2bc>
 800bb84:	4a1c      	ldr	r2, [pc, #112]	@ (800bbf8 <_printf_float+0x2b8>)
 800bb86:	2301      	movs	r3, #1
 800bb88:	4631      	mov	r1, r6
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	47b8      	blx	r7
 800bb8e:	3001      	adds	r0, #1
 800bb90:	f43f af22 	beq.w	800b9d8 <_printf_float+0x98>
 800bb94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bb98:	ea59 0303 	orrs.w	r3, r9, r3
 800bb9c:	d102      	bne.n	800bba4 <_printf_float+0x264>
 800bb9e:	6823      	ldr	r3, [r4, #0]
 800bba0:	07d9      	lsls	r1, r3, #31
 800bba2:	d5d7      	bpl.n	800bb54 <_printf_float+0x214>
 800bba4:	9b05      	ldr	r3, [sp, #20]
 800bba6:	465a      	mov	r2, fp
 800bba8:	4631      	mov	r1, r6
 800bbaa:	4628      	mov	r0, r5
 800bbac:	47b8      	blx	r7
 800bbae:	3001      	adds	r0, #1
 800bbb0:	f43f af12 	beq.w	800b9d8 <_printf_float+0x98>
 800bbb4:	f04f 0a00 	mov.w	sl, #0
 800bbb8:	f104 0b1a 	add.w	fp, r4, #26
 800bbbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbbe:	425b      	negs	r3, r3
 800bbc0:	4553      	cmp	r3, sl
 800bbc2:	dc01      	bgt.n	800bbc8 <_printf_float+0x288>
 800bbc4:	464b      	mov	r3, r9
 800bbc6:	e794      	b.n	800baf2 <_printf_float+0x1b2>
 800bbc8:	2301      	movs	r3, #1
 800bbca:	465a      	mov	r2, fp
 800bbcc:	4631      	mov	r1, r6
 800bbce:	4628      	mov	r0, r5
 800bbd0:	47b8      	blx	r7
 800bbd2:	3001      	adds	r0, #1
 800bbd4:	f43f af00 	beq.w	800b9d8 <_printf_float+0x98>
 800bbd8:	f10a 0a01 	add.w	sl, sl, #1
 800bbdc:	e7ee      	b.n	800bbbc <_printf_float+0x27c>
 800bbde:	bf00      	nop
 800bbe0:	ffffffff 	.word	0xffffffff
 800bbe4:	7fefffff 	.word	0x7fefffff
 800bbe8:	0800ed7c 	.word	0x0800ed7c
 800bbec:	0800ed78 	.word	0x0800ed78
 800bbf0:	0800ed84 	.word	0x0800ed84
 800bbf4:	0800ed80 	.word	0x0800ed80
 800bbf8:	0800ed88 	.word	0x0800ed88
 800bbfc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bbfe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bc02:	4553      	cmp	r3, sl
 800bc04:	bfa8      	it	ge
 800bc06:	4653      	movge	r3, sl
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	4699      	mov	r9, r3
 800bc0c:	dc37      	bgt.n	800bc7e <_printf_float+0x33e>
 800bc0e:	2300      	movs	r3, #0
 800bc10:	9307      	str	r3, [sp, #28]
 800bc12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc16:	f104 021a 	add.w	r2, r4, #26
 800bc1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc1c:	9907      	ldr	r1, [sp, #28]
 800bc1e:	9306      	str	r3, [sp, #24]
 800bc20:	eba3 0309 	sub.w	r3, r3, r9
 800bc24:	428b      	cmp	r3, r1
 800bc26:	dc31      	bgt.n	800bc8c <_printf_float+0x34c>
 800bc28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc2a:	459a      	cmp	sl, r3
 800bc2c:	dc3b      	bgt.n	800bca6 <_printf_float+0x366>
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	07da      	lsls	r2, r3, #31
 800bc32:	d438      	bmi.n	800bca6 <_printf_float+0x366>
 800bc34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc36:	ebaa 0903 	sub.w	r9, sl, r3
 800bc3a:	9b06      	ldr	r3, [sp, #24]
 800bc3c:	ebaa 0303 	sub.w	r3, sl, r3
 800bc40:	4599      	cmp	r9, r3
 800bc42:	bfa8      	it	ge
 800bc44:	4699      	movge	r9, r3
 800bc46:	f1b9 0f00 	cmp.w	r9, #0
 800bc4a:	dc34      	bgt.n	800bcb6 <_printf_float+0x376>
 800bc4c:	f04f 0800 	mov.w	r8, #0
 800bc50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc54:	f104 0b1a 	add.w	fp, r4, #26
 800bc58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc5a:	ebaa 0303 	sub.w	r3, sl, r3
 800bc5e:	eba3 0309 	sub.w	r3, r3, r9
 800bc62:	4543      	cmp	r3, r8
 800bc64:	f77f af76 	ble.w	800bb54 <_printf_float+0x214>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	465a      	mov	r2, fp
 800bc6c:	4631      	mov	r1, r6
 800bc6e:	4628      	mov	r0, r5
 800bc70:	47b8      	blx	r7
 800bc72:	3001      	adds	r0, #1
 800bc74:	f43f aeb0 	beq.w	800b9d8 <_printf_float+0x98>
 800bc78:	f108 0801 	add.w	r8, r8, #1
 800bc7c:	e7ec      	b.n	800bc58 <_printf_float+0x318>
 800bc7e:	4642      	mov	r2, r8
 800bc80:	4631      	mov	r1, r6
 800bc82:	4628      	mov	r0, r5
 800bc84:	47b8      	blx	r7
 800bc86:	3001      	adds	r0, #1
 800bc88:	d1c1      	bne.n	800bc0e <_printf_float+0x2ce>
 800bc8a:	e6a5      	b.n	800b9d8 <_printf_float+0x98>
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	4631      	mov	r1, r6
 800bc90:	4628      	mov	r0, r5
 800bc92:	9206      	str	r2, [sp, #24]
 800bc94:	47b8      	blx	r7
 800bc96:	3001      	adds	r0, #1
 800bc98:	f43f ae9e 	beq.w	800b9d8 <_printf_float+0x98>
 800bc9c:	9b07      	ldr	r3, [sp, #28]
 800bc9e:	9a06      	ldr	r2, [sp, #24]
 800bca0:	3301      	adds	r3, #1
 800bca2:	9307      	str	r3, [sp, #28]
 800bca4:	e7b9      	b.n	800bc1a <_printf_float+0x2da>
 800bca6:	9b05      	ldr	r3, [sp, #20]
 800bca8:	465a      	mov	r2, fp
 800bcaa:	4631      	mov	r1, r6
 800bcac:	4628      	mov	r0, r5
 800bcae:	47b8      	blx	r7
 800bcb0:	3001      	adds	r0, #1
 800bcb2:	d1bf      	bne.n	800bc34 <_printf_float+0x2f4>
 800bcb4:	e690      	b.n	800b9d8 <_printf_float+0x98>
 800bcb6:	9a06      	ldr	r2, [sp, #24]
 800bcb8:	464b      	mov	r3, r9
 800bcba:	4442      	add	r2, r8
 800bcbc:	4631      	mov	r1, r6
 800bcbe:	4628      	mov	r0, r5
 800bcc0:	47b8      	blx	r7
 800bcc2:	3001      	adds	r0, #1
 800bcc4:	d1c2      	bne.n	800bc4c <_printf_float+0x30c>
 800bcc6:	e687      	b.n	800b9d8 <_printf_float+0x98>
 800bcc8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800bccc:	f1b9 0f01 	cmp.w	r9, #1
 800bcd0:	dc01      	bgt.n	800bcd6 <_printf_float+0x396>
 800bcd2:	07db      	lsls	r3, r3, #31
 800bcd4:	d536      	bpl.n	800bd44 <_printf_float+0x404>
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	4642      	mov	r2, r8
 800bcda:	4631      	mov	r1, r6
 800bcdc:	4628      	mov	r0, r5
 800bcde:	47b8      	blx	r7
 800bce0:	3001      	adds	r0, #1
 800bce2:	f43f ae79 	beq.w	800b9d8 <_printf_float+0x98>
 800bce6:	9b05      	ldr	r3, [sp, #20]
 800bce8:	465a      	mov	r2, fp
 800bcea:	4631      	mov	r1, r6
 800bcec:	4628      	mov	r0, r5
 800bcee:	47b8      	blx	r7
 800bcf0:	3001      	adds	r0, #1
 800bcf2:	f43f ae71 	beq.w	800b9d8 <_printf_float+0x98>
 800bcf6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800bcfa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd02:	f109 39ff 	add.w	r9, r9, #4294967295
 800bd06:	d018      	beq.n	800bd3a <_printf_float+0x3fa>
 800bd08:	464b      	mov	r3, r9
 800bd0a:	f108 0201 	add.w	r2, r8, #1
 800bd0e:	4631      	mov	r1, r6
 800bd10:	4628      	mov	r0, r5
 800bd12:	47b8      	blx	r7
 800bd14:	3001      	adds	r0, #1
 800bd16:	d10c      	bne.n	800bd32 <_printf_float+0x3f2>
 800bd18:	e65e      	b.n	800b9d8 <_printf_float+0x98>
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	465a      	mov	r2, fp
 800bd1e:	4631      	mov	r1, r6
 800bd20:	4628      	mov	r0, r5
 800bd22:	47b8      	blx	r7
 800bd24:	3001      	adds	r0, #1
 800bd26:	f43f ae57 	beq.w	800b9d8 <_printf_float+0x98>
 800bd2a:	f108 0801 	add.w	r8, r8, #1
 800bd2e:	45c8      	cmp	r8, r9
 800bd30:	dbf3      	blt.n	800bd1a <_printf_float+0x3da>
 800bd32:	4653      	mov	r3, sl
 800bd34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bd38:	e6dc      	b.n	800baf4 <_printf_float+0x1b4>
 800bd3a:	f04f 0800 	mov.w	r8, #0
 800bd3e:	f104 0b1a 	add.w	fp, r4, #26
 800bd42:	e7f4      	b.n	800bd2e <_printf_float+0x3ee>
 800bd44:	2301      	movs	r3, #1
 800bd46:	4642      	mov	r2, r8
 800bd48:	e7e1      	b.n	800bd0e <_printf_float+0x3ce>
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	464a      	mov	r2, r9
 800bd4e:	4631      	mov	r1, r6
 800bd50:	4628      	mov	r0, r5
 800bd52:	47b8      	blx	r7
 800bd54:	3001      	adds	r0, #1
 800bd56:	f43f ae3f 	beq.w	800b9d8 <_printf_float+0x98>
 800bd5a:	f108 0801 	add.w	r8, r8, #1
 800bd5e:	68e3      	ldr	r3, [r4, #12]
 800bd60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd62:	1a5b      	subs	r3, r3, r1
 800bd64:	4543      	cmp	r3, r8
 800bd66:	dcf0      	bgt.n	800bd4a <_printf_float+0x40a>
 800bd68:	e6f8      	b.n	800bb5c <_printf_float+0x21c>
 800bd6a:	f04f 0800 	mov.w	r8, #0
 800bd6e:	f104 0919 	add.w	r9, r4, #25
 800bd72:	e7f4      	b.n	800bd5e <_printf_float+0x41e>

0800bd74 <_printf_common>:
 800bd74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd78:	4616      	mov	r6, r2
 800bd7a:	4698      	mov	r8, r3
 800bd7c:	688a      	ldr	r2, [r1, #8]
 800bd7e:	690b      	ldr	r3, [r1, #16]
 800bd80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd84:	4293      	cmp	r3, r2
 800bd86:	bfb8      	it	lt
 800bd88:	4613      	movlt	r3, r2
 800bd8a:	6033      	str	r3, [r6, #0]
 800bd8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd90:	4607      	mov	r7, r0
 800bd92:	460c      	mov	r4, r1
 800bd94:	b10a      	cbz	r2, 800bd9a <_printf_common+0x26>
 800bd96:	3301      	adds	r3, #1
 800bd98:	6033      	str	r3, [r6, #0]
 800bd9a:	6823      	ldr	r3, [r4, #0]
 800bd9c:	0699      	lsls	r1, r3, #26
 800bd9e:	bf42      	ittt	mi
 800bda0:	6833      	ldrmi	r3, [r6, #0]
 800bda2:	3302      	addmi	r3, #2
 800bda4:	6033      	strmi	r3, [r6, #0]
 800bda6:	6825      	ldr	r5, [r4, #0]
 800bda8:	f015 0506 	ands.w	r5, r5, #6
 800bdac:	d106      	bne.n	800bdbc <_printf_common+0x48>
 800bdae:	f104 0a19 	add.w	sl, r4, #25
 800bdb2:	68e3      	ldr	r3, [r4, #12]
 800bdb4:	6832      	ldr	r2, [r6, #0]
 800bdb6:	1a9b      	subs	r3, r3, r2
 800bdb8:	42ab      	cmp	r3, r5
 800bdba:	dc26      	bgt.n	800be0a <_printf_common+0x96>
 800bdbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bdc0:	6822      	ldr	r2, [r4, #0]
 800bdc2:	3b00      	subs	r3, #0
 800bdc4:	bf18      	it	ne
 800bdc6:	2301      	movne	r3, #1
 800bdc8:	0692      	lsls	r2, r2, #26
 800bdca:	d42b      	bmi.n	800be24 <_printf_common+0xb0>
 800bdcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bdd0:	4641      	mov	r1, r8
 800bdd2:	4638      	mov	r0, r7
 800bdd4:	47c8      	blx	r9
 800bdd6:	3001      	adds	r0, #1
 800bdd8:	d01e      	beq.n	800be18 <_printf_common+0xa4>
 800bdda:	6823      	ldr	r3, [r4, #0]
 800bddc:	6922      	ldr	r2, [r4, #16]
 800bdde:	f003 0306 	and.w	r3, r3, #6
 800bde2:	2b04      	cmp	r3, #4
 800bde4:	bf02      	ittt	eq
 800bde6:	68e5      	ldreq	r5, [r4, #12]
 800bde8:	6833      	ldreq	r3, [r6, #0]
 800bdea:	1aed      	subeq	r5, r5, r3
 800bdec:	68a3      	ldr	r3, [r4, #8]
 800bdee:	bf0c      	ite	eq
 800bdf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bdf4:	2500      	movne	r5, #0
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	bfc4      	itt	gt
 800bdfa:	1a9b      	subgt	r3, r3, r2
 800bdfc:	18ed      	addgt	r5, r5, r3
 800bdfe:	2600      	movs	r6, #0
 800be00:	341a      	adds	r4, #26
 800be02:	42b5      	cmp	r5, r6
 800be04:	d11a      	bne.n	800be3c <_printf_common+0xc8>
 800be06:	2000      	movs	r0, #0
 800be08:	e008      	b.n	800be1c <_printf_common+0xa8>
 800be0a:	2301      	movs	r3, #1
 800be0c:	4652      	mov	r2, sl
 800be0e:	4641      	mov	r1, r8
 800be10:	4638      	mov	r0, r7
 800be12:	47c8      	blx	r9
 800be14:	3001      	adds	r0, #1
 800be16:	d103      	bne.n	800be20 <_printf_common+0xac>
 800be18:	f04f 30ff 	mov.w	r0, #4294967295
 800be1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be20:	3501      	adds	r5, #1
 800be22:	e7c6      	b.n	800bdb2 <_printf_common+0x3e>
 800be24:	18e1      	adds	r1, r4, r3
 800be26:	1c5a      	adds	r2, r3, #1
 800be28:	2030      	movs	r0, #48	@ 0x30
 800be2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800be2e:	4422      	add	r2, r4
 800be30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800be34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800be38:	3302      	adds	r3, #2
 800be3a:	e7c7      	b.n	800bdcc <_printf_common+0x58>
 800be3c:	2301      	movs	r3, #1
 800be3e:	4622      	mov	r2, r4
 800be40:	4641      	mov	r1, r8
 800be42:	4638      	mov	r0, r7
 800be44:	47c8      	blx	r9
 800be46:	3001      	adds	r0, #1
 800be48:	d0e6      	beq.n	800be18 <_printf_common+0xa4>
 800be4a:	3601      	adds	r6, #1
 800be4c:	e7d9      	b.n	800be02 <_printf_common+0x8e>
	...

0800be50 <_printf_i>:
 800be50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be54:	7e0f      	ldrb	r7, [r1, #24]
 800be56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800be58:	2f78      	cmp	r7, #120	@ 0x78
 800be5a:	4691      	mov	r9, r2
 800be5c:	4680      	mov	r8, r0
 800be5e:	460c      	mov	r4, r1
 800be60:	469a      	mov	sl, r3
 800be62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800be66:	d807      	bhi.n	800be78 <_printf_i+0x28>
 800be68:	2f62      	cmp	r7, #98	@ 0x62
 800be6a:	d80a      	bhi.n	800be82 <_printf_i+0x32>
 800be6c:	2f00      	cmp	r7, #0
 800be6e:	f000 80d1 	beq.w	800c014 <_printf_i+0x1c4>
 800be72:	2f58      	cmp	r7, #88	@ 0x58
 800be74:	f000 80b8 	beq.w	800bfe8 <_printf_i+0x198>
 800be78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be80:	e03a      	b.n	800bef8 <_printf_i+0xa8>
 800be82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be86:	2b15      	cmp	r3, #21
 800be88:	d8f6      	bhi.n	800be78 <_printf_i+0x28>
 800be8a:	a101      	add	r1, pc, #4	@ (adr r1, 800be90 <_printf_i+0x40>)
 800be8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be90:	0800bee9 	.word	0x0800bee9
 800be94:	0800befd 	.word	0x0800befd
 800be98:	0800be79 	.word	0x0800be79
 800be9c:	0800be79 	.word	0x0800be79
 800bea0:	0800be79 	.word	0x0800be79
 800bea4:	0800be79 	.word	0x0800be79
 800bea8:	0800befd 	.word	0x0800befd
 800beac:	0800be79 	.word	0x0800be79
 800beb0:	0800be79 	.word	0x0800be79
 800beb4:	0800be79 	.word	0x0800be79
 800beb8:	0800be79 	.word	0x0800be79
 800bebc:	0800bffb 	.word	0x0800bffb
 800bec0:	0800bf27 	.word	0x0800bf27
 800bec4:	0800bfb5 	.word	0x0800bfb5
 800bec8:	0800be79 	.word	0x0800be79
 800becc:	0800be79 	.word	0x0800be79
 800bed0:	0800c01d 	.word	0x0800c01d
 800bed4:	0800be79 	.word	0x0800be79
 800bed8:	0800bf27 	.word	0x0800bf27
 800bedc:	0800be79 	.word	0x0800be79
 800bee0:	0800be79 	.word	0x0800be79
 800bee4:	0800bfbd 	.word	0x0800bfbd
 800bee8:	6833      	ldr	r3, [r6, #0]
 800beea:	1d1a      	adds	r2, r3, #4
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	6032      	str	r2, [r6, #0]
 800bef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bef4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bef8:	2301      	movs	r3, #1
 800befa:	e09c      	b.n	800c036 <_printf_i+0x1e6>
 800befc:	6833      	ldr	r3, [r6, #0]
 800befe:	6820      	ldr	r0, [r4, #0]
 800bf00:	1d19      	adds	r1, r3, #4
 800bf02:	6031      	str	r1, [r6, #0]
 800bf04:	0606      	lsls	r6, r0, #24
 800bf06:	d501      	bpl.n	800bf0c <_printf_i+0xbc>
 800bf08:	681d      	ldr	r5, [r3, #0]
 800bf0a:	e003      	b.n	800bf14 <_printf_i+0xc4>
 800bf0c:	0645      	lsls	r5, r0, #25
 800bf0e:	d5fb      	bpl.n	800bf08 <_printf_i+0xb8>
 800bf10:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bf14:	2d00      	cmp	r5, #0
 800bf16:	da03      	bge.n	800bf20 <_printf_i+0xd0>
 800bf18:	232d      	movs	r3, #45	@ 0x2d
 800bf1a:	426d      	negs	r5, r5
 800bf1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf20:	4858      	ldr	r0, [pc, #352]	@ (800c084 <_printf_i+0x234>)
 800bf22:	230a      	movs	r3, #10
 800bf24:	e011      	b.n	800bf4a <_printf_i+0xfa>
 800bf26:	6821      	ldr	r1, [r4, #0]
 800bf28:	6833      	ldr	r3, [r6, #0]
 800bf2a:	0608      	lsls	r0, r1, #24
 800bf2c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bf30:	d402      	bmi.n	800bf38 <_printf_i+0xe8>
 800bf32:	0649      	lsls	r1, r1, #25
 800bf34:	bf48      	it	mi
 800bf36:	b2ad      	uxthmi	r5, r5
 800bf38:	2f6f      	cmp	r7, #111	@ 0x6f
 800bf3a:	4852      	ldr	r0, [pc, #328]	@ (800c084 <_printf_i+0x234>)
 800bf3c:	6033      	str	r3, [r6, #0]
 800bf3e:	bf14      	ite	ne
 800bf40:	230a      	movne	r3, #10
 800bf42:	2308      	moveq	r3, #8
 800bf44:	2100      	movs	r1, #0
 800bf46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bf4a:	6866      	ldr	r6, [r4, #4]
 800bf4c:	60a6      	str	r6, [r4, #8]
 800bf4e:	2e00      	cmp	r6, #0
 800bf50:	db05      	blt.n	800bf5e <_printf_i+0x10e>
 800bf52:	6821      	ldr	r1, [r4, #0]
 800bf54:	432e      	orrs	r6, r5
 800bf56:	f021 0104 	bic.w	r1, r1, #4
 800bf5a:	6021      	str	r1, [r4, #0]
 800bf5c:	d04b      	beq.n	800bff6 <_printf_i+0x1a6>
 800bf5e:	4616      	mov	r6, r2
 800bf60:	fbb5 f1f3 	udiv	r1, r5, r3
 800bf64:	fb03 5711 	mls	r7, r3, r1, r5
 800bf68:	5dc7      	ldrb	r7, [r0, r7]
 800bf6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bf6e:	462f      	mov	r7, r5
 800bf70:	42bb      	cmp	r3, r7
 800bf72:	460d      	mov	r5, r1
 800bf74:	d9f4      	bls.n	800bf60 <_printf_i+0x110>
 800bf76:	2b08      	cmp	r3, #8
 800bf78:	d10b      	bne.n	800bf92 <_printf_i+0x142>
 800bf7a:	6823      	ldr	r3, [r4, #0]
 800bf7c:	07df      	lsls	r7, r3, #31
 800bf7e:	d508      	bpl.n	800bf92 <_printf_i+0x142>
 800bf80:	6923      	ldr	r3, [r4, #16]
 800bf82:	6861      	ldr	r1, [r4, #4]
 800bf84:	4299      	cmp	r1, r3
 800bf86:	bfde      	ittt	le
 800bf88:	2330      	movle	r3, #48	@ 0x30
 800bf8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bf92:	1b92      	subs	r2, r2, r6
 800bf94:	6122      	str	r2, [r4, #16]
 800bf96:	f8cd a000 	str.w	sl, [sp]
 800bf9a:	464b      	mov	r3, r9
 800bf9c:	aa03      	add	r2, sp, #12
 800bf9e:	4621      	mov	r1, r4
 800bfa0:	4640      	mov	r0, r8
 800bfa2:	f7ff fee7 	bl	800bd74 <_printf_common>
 800bfa6:	3001      	adds	r0, #1
 800bfa8:	d14a      	bne.n	800c040 <_printf_i+0x1f0>
 800bfaa:	f04f 30ff 	mov.w	r0, #4294967295
 800bfae:	b004      	add	sp, #16
 800bfb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfb4:	6823      	ldr	r3, [r4, #0]
 800bfb6:	f043 0320 	orr.w	r3, r3, #32
 800bfba:	6023      	str	r3, [r4, #0]
 800bfbc:	4832      	ldr	r0, [pc, #200]	@ (800c088 <_printf_i+0x238>)
 800bfbe:	2778      	movs	r7, #120	@ 0x78
 800bfc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bfc4:	6823      	ldr	r3, [r4, #0]
 800bfc6:	6831      	ldr	r1, [r6, #0]
 800bfc8:	061f      	lsls	r7, r3, #24
 800bfca:	f851 5b04 	ldr.w	r5, [r1], #4
 800bfce:	d402      	bmi.n	800bfd6 <_printf_i+0x186>
 800bfd0:	065f      	lsls	r7, r3, #25
 800bfd2:	bf48      	it	mi
 800bfd4:	b2ad      	uxthmi	r5, r5
 800bfd6:	6031      	str	r1, [r6, #0]
 800bfd8:	07d9      	lsls	r1, r3, #31
 800bfda:	bf44      	itt	mi
 800bfdc:	f043 0320 	orrmi.w	r3, r3, #32
 800bfe0:	6023      	strmi	r3, [r4, #0]
 800bfe2:	b11d      	cbz	r5, 800bfec <_printf_i+0x19c>
 800bfe4:	2310      	movs	r3, #16
 800bfe6:	e7ad      	b.n	800bf44 <_printf_i+0xf4>
 800bfe8:	4826      	ldr	r0, [pc, #152]	@ (800c084 <_printf_i+0x234>)
 800bfea:	e7e9      	b.n	800bfc0 <_printf_i+0x170>
 800bfec:	6823      	ldr	r3, [r4, #0]
 800bfee:	f023 0320 	bic.w	r3, r3, #32
 800bff2:	6023      	str	r3, [r4, #0]
 800bff4:	e7f6      	b.n	800bfe4 <_printf_i+0x194>
 800bff6:	4616      	mov	r6, r2
 800bff8:	e7bd      	b.n	800bf76 <_printf_i+0x126>
 800bffa:	6833      	ldr	r3, [r6, #0]
 800bffc:	6825      	ldr	r5, [r4, #0]
 800bffe:	6961      	ldr	r1, [r4, #20]
 800c000:	1d18      	adds	r0, r3, #4
 800c002:	6030      	str	r0, [r6, #0]
 800c004:	062e      	lsls	r6, r5, #24
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	d501      	bpl.n	800c00e <_printf_i+0x1be>
 800c00a:	6019      	str	r1, [r3, #0]
 800c00c:	e002      	b.n	800c014 <_printf_i+0x1c4>
 800c00e:	0668      	lsls	r0, r5, #25
 800c010:	d5fb      	bpl.n	800c00a <_printf_i+0x1ba>
 800c012:	8019      	strh	r1, [r3, #0]
 800c014:	2300      	movs	r3, #0
 800c016:	6123      	str	r3, [r4, #16]
 800c018:	4616      	mov	r6, r2
 800c01a:	e7bc      	b.n	800bf96 <_printf_i+0x146>
 800c01c:	6833      	ldr	r3, [r6, #0]
 800c01e:	1d1a      	adds	r2, r3, #4
 800c020:	6032      	str	r2, [r6, #0]
 800c022:	681e      	ldr	r6, [r3, #0]
 800c024:	6862      	ldr	r2, [r4, #4]
 800c026:	2100      	movs	r1, #0
 800c028:	4630      	mov	r0, r6
 800c02a:	f7f4 f961 	bl	80002f0 <memchr>
 800c02e:	b108      	cbz	r0, 800c034 <_printf_i+0x1e4>
 800c030:	1b80      	subs	r0, r0, r6
 800c032:	6060      	str	r0, [r4, #4]
 800c034:	6863      	ldr	r3, [r4, #4]
 800c036:	6123      	str	r3, [r4, #16]
 800c038:	2300      	movs	r3, #0
 800c03a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c03e:	e7aa      	b.n	800bf96 <_printf_i+0x146>
 800c040:	6923      	ldr	r3, [r4, #16]
 800c042:	4632      	mov	r2, r6
 800c044:	4649      	mov	r1, r9
 800c046:	4640      	mov	r0, r8
 800c048:	47d0      	blx	sl
 800c04a:	3001      	adds	r0, #1
 800c04c:	d0ad      	beq.n	800bfaa <_printf_i+0x15a>
 800c04e:	6823      	ldr	r3, [r4, #0]
 800c050:	079b      	lsls	r3, r3, #30
 800c052:	d413      	bmi.n	800c07c <_printf_i+0x22c>
 800c054:	68e0      	ldr	r0, [r4, #12]
 800c056:	9b03      	ldr	r3, [sp, #12]
 800c058:	4298      	cmp	r0, r3
 800c05a:	bfb8      	it	lt
 800c05c:	4618      	movlt	r0, r3
 800c05e:	e7a6      	b.n	800bfae <_printf_i+0x15e>
 800c060:	2301      	movs	r3, #1
 800c062:	4632      	mov	r2, r6
 800c064:	4649      	mov	r1, r9
 800c066:	4640      	mov	r0, r8
 800c068:	47d0      	blx	sl
 800c06a:	3001      	adds	r0, #1
 800c06c:	d09d      	beq.n	800bfaa <_printf_i+0x15a>
 800c06e:	3501      	adds	r5, #1
 800c070:	68e3      	ldr	r3, [r4, #12]
 800c072:	9903      	ldr	r1, [sp, #12]
 800c074:	1a5b      	subs	r3, r3, r1
 800c076:	42ab      	cmp	r3, r5
 800c078:	dcf2      	bgt.n	800c060 <_printf_i+0x210>
 800c07a:	e7eb      	b.n	800c054 <_printf_i+0x204>
 800c07c:	2500      	movs	r5, #0
 800c07e:	f104 0619 	add.w	r6, r4, #25
 800c082:	e7f5      	b.n	800c070 <_printf_i+0x220>
 800c084:	0800ed8a 	.word	0x0800ed8a
 800c088:	0800ed9b 	.word	0x0800ed9b

0800c08c <std>:
 800c08c:	2300      	movs	r3, #0
 800c08e:	b510      	push	{r4, lr}
 800c090:	4604      	mov	r4, r0
 800c092:	e9c0 3300 	strd	r3, r3, [r0]
 800c096:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c09a:	6083      	str	r3, [r0, #8]
 800c09c:	8181      	strh	r1, [r0, #12]
 800c09e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c0a0:	81c2      	strh	r2, [r0, #14]
 800c0a2:	6183      	str	r3, [r0, #24]
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	2208      	movs	r2, #8
 800c0a8:	305c      	adds	r0, #92	@ 0x5c
 800c0aa:	f000 f8f4 	bl	800c296 <memset>
 800c0ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c0e4 <std+0x58>)
 800c0b0:	6263      	str	r3, [r4, #36]	@ 0x24
 800c0b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c0e8 <std+0x5c>)
 800c0b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c0ec <std+0x60>)
 800c0b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c0ba:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f0 <std+0x64>)
 800c0bc:	6323      	str	r3, [r4, #48]	@ 0x30
 800c0be:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f4 <std+0x68>)
 800c0c0:	6224      	str	r4, [r4, #32]
 800c0c2:	429c      	cmp	r4, r3
 800c0c4:	d006      	beq.n	800c0d4 <std+0x48>
 800c0c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c0ca:	4294      	cmp	r4, r2
 800c0cc:	d002      	beq.n	800c0d4 <std+0x48>
 800c0ce:	33d0      	adds	r3, #208	@ 0xd0
 800c0d0:	429c      	cmp	r4, r3
 800c0d2:	d105      	bne.n	800c0e0 <std+0x54>
 800c0d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c0d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0dc:	f000 b958 	b.w	800c390 <__retarget_lock_init_recursive>
 800c0e0:	bd10      	pop	{r4, pc}
 800c0e2:	bf00      	nop
 800c0e4:	0800c211 	.word	0x0800c211
 800c0e8:	0800c233 	.word	0x0800c233
 800c0ec:	0800c26b 	.word	0x0800c26b
 800c0f0:	0800c28f 	.word	0x0800c28f
 800c0f4:	240015c4 	.word	0x240015c4

0800c0f8 <stdio_exit_handler>:
 800c0f8:	4a02      	ldr	r2, [pc, #8]	@ (800c104 <stdio_exit_handler+0xc>)
 800c0fa:	4903      	ldr	r1, [pc, #12]	@ (800c108 <stdio_exit_handler+0x10>)
 800c0fc:	4803      	ldr	r0, [pc, #12]	@ (800c10c <stdio_exit_handler+0x14>)
 800c0fe:	f000 b869 	b.w	800c1d4 <_fwalk_sglue>
 800c102:	bf00      	nop
 800c104:	24000010 	.word	0x24000010
 800c108:	0800dc05 	.word	0x0800dc05
 800c10c:	24000020 	.word	0x24000020

0800c110 <cleanup_stdio>:
 800c110:	6841      	ldr	r1, [r0, #4]
 800c112:	4b0c      	ldr	r3, [pc, #48]	@ (800c144 <cleanup_stdio+0x34>)
 800c114:	4299      	cmp	r1, r3
 800c116:	b510      	push	{r4, lr}
 800c118:	4604      	mov	r4, r0
 800c11a:	d001      	beq.n	800c120 <cleanup_stdio+0x10>
 800c11c:	f001 fd72 	bl	800dc04 <_fflush_r>
 800c120:	68a1      	ldr	r1, [r4, #8]
 800c122:	4b09      	ldr	r3, [pc, #36]	@ (800c148 <cleanup_stdio+0x38>)
 800c124:	4299      	cmp	r1, r3
 800c126:	d002      	beq.n	800c12e <cleanup_stdio+0x1e>
 800c128:	4620      	mov	r0, r4
 800c12a:	f001 fd6b 	bl	800dc04 <_fflush_r>
 800c12e:	68e1      	ldr	r1, [r4, #12]
 800c130:	4b06      	ldr	r3, [pc, #24]	@ (800c14c <cleanup_stdio+0x3c>)
 800c132:	4299      	cmp	r1, r3
 800c134:	d004      	beq.n	800c140 <cleanup_stdio+0x30>
 800c136:	4620      	mov	r0, r4
 800c138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c13c:	f001 bd62 	b.w	800dc04 <_fflush_r>
 800c140:	bd10      	pop	{r4, pc}
 800c142:	bf00      	nop
 800c144:	240015c4 	.word	0x240015c4
 800c148:	2400162c 	.word	0x2400162c
 800c14c:	24001694 	.word	0x24001694

0800c150 <global_stdio_init.part.0>:
 800c150:	b510      	push	{r4, lr}
 800c152:	4b0b      	ldr	r3, [pc, #44]	@ (800c180 <global_stdio_init.part.0+0x30>)
 800c154:	4c0b      	ldr	r4, [pc, #44]	@ (800c184 <global_stdio_init.part.0+0x34>)
 800c156:	4a0c      	ldr	r2, [pc, #48]	@ (800c188 <global_stdio_init.part.0+0x38>)
 800c158:	601a      	str	r2, [r3, #0]
 800c15a:	4620      	mov	r0, r4
 800c15c:	2200      	movs	r2, #0
 800c15e:	2104      	movs	r1, #4
 800c160:	f7ff ff94 	bl	800c08c <std>
 800c164:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c168:	2201      	movs	r2, #1
 800c16a:	2109      	movs	r1, #9
 800c16c:	f7ff ff8e 	bl	800c08c <std>
 800c170:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c174:	2202      	movs	r2, #2
 800c176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c17a:	2112      	movs	r1, #18
 800c17c:	f7ff bf86 	b.w	800c08c <std>
 800c180:	240016fc 	.word	0x240016fc
 800c184:	240015c4 	.word	0x240015c4
 800c188:	0800c0f9 	.word	0x0800c0f9

0800c18c <__sfp_lock_acquire>:
 800c18c:	4801      	ldr	r0, [pc, #4]	@ (800c194 <__sfp_lock_acquire+0x8>)
 800c18e:	f000 b900 	b.w	800c392 <__retarget_lock_acquire_recursive>
 800c192:	bf00      	nop
 800c194:	24001705 	.word	0x24001705

0800c198 <__sfp_lock_release>:
 800c198:	4801      	ldr	r0, [pc, #4]	@ (800c1a0 <__sfp_lock_release+0x8>)
 800c19a:	f000 b8fb 	b.w	800c394 <__retarget_lock_release_recursive>
 800c19e:	bf00      	nop
 800c1a0:	24001705 	.word	0x24001705

0800c1a4 <__sinit>:
 800c1a4:	b510      	push	{r4, lr}
 800c1a6:	4604      	mov	r4, r0
 800c1a8:	f7ff fff0 	bl	800c18c <__sfp_lock_acquire>
 800c1ac:	6a23      	ldr	r3, [r4, #32]
 800c1ae:	b11b      	cbz	r3, 800c1b8 <__sinit+0x14>
 800c1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1b4:	f7ff bff0 	b.w	800c198 <__sfp_lock_release>
 800c1b8:	4b04      	ldr	r3, [pc, #16]	@ (800c1cc <__sinit+0x28>)
 800c1ba:	6223      	str	r3, [r4, #32]
 800c1bc:	4b04      	ldr	r3, [pc, #16]	@ (800c1d0 <__sinit+0x2c>)
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d1f5      	bne.n	800c1b0 <__sinit+0xc>
 800c1c4:	f7ff ffc4 	bl	800c150 <global_stdio_init.part.0>
 800c1c8:	e7f2      	b.n	800c1b0 <__sinit+0xc>
 800c1ca:	bf00      	nop
 800c1cc:	0800c111 	.word	0x0800c111
 800c1d0:	240016fc 	.word	0x240016fc

0800c1d4 <_fwalk_sglue>:
 800c1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1d8:	4607      	mov	r7, r0
 800c1da:	4688      	mov	r8, r1
 800c1dc:	4614      	mov	r4, r2
 800c1de:	2600      	movs	r6, #0
 800c1e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c1e4:	f1b9 0901 	subs.w	r9, r9, #1
 800c1e8:	d505      	bpl.n	800c1f6 <_fwalk_sglue+0x22>
 800c1ea:	6824      	ldr	r4, [r4, #0]
 800c1ec:	2c00      	cmp	r4, #0
 800c1ee:	d1f7      	bne.n	800c1e0 <_fwalk_sglue+0xc>
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c1f6:	89ab      	ldrh	r3, [r5, #12]
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	d907      	bls.n	800c20c <_fwalk_sglue+0x38>
 800c1fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c200:	3301      	adds	r3, #1
 800c202:	d003      	beq.n	800c20c <_fwalk_sglue+0x38>
 800c204:	4629      	mov	r1, r5
 800c206:	4638      	mov	r0, r7
 800c208:	47c0      	blx	r8
 800c20a:	4306      	orrs	r6, r0
 800c20c:	3568      	adds	r5, #104	@ 0x68
 800c20e:	e7e9      	b.n	800c1e4 <_fwalk_sglue+0x10>

0800c210 <__sread>:
 800c210:	b510      	push	{r4, lr}
 800c212:	460c      	mov	r4, r1
 800c214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c218:	f000 f86c 	bl	800c2f4 <_read_r>
 800c21c:	2800      	cmp	r0, #0
 800c21e:	bfab      	itete	ge
 800c220:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c222:	89a3      	ldrhlt	r3, [r4, #12]
 800c224:	181b      	addge	r3, r3, r0
 800c226:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c22a:	bfac      	ite	ge
 800c22c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c22e:	81a3      	strhlt	r3, [r4, #12]
 800c230:	bd10      	pop	{r4, pc}

0800c232 <__swrite>:
 800c232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c236:	461f      	mov	r7, r3
 800c238:	898b      	ldrh	r3, [r1, #12]
 800c23a:	05db      	lsls	r3, r3, #23
 800c23c:	4605      	mov	r5, r0
 800c23e:	460c      	mov	r4, r1
 800c240:	4616      	mov	r6, r2
 800c242:	d505      	bpl.n	800c250 <__swrite+0x1e>
 800c244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c248:	2302      	movs	r3, #2
 800c24a:	2200      	movs	r2, #0
 800c24c:	f000 f840 	bl	800c2d0 <_lseek_r>
 800c250:	89a3      	ldrh	r3, [r4, #12]
 800c252:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c256:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c25a:	81a3      	strh	r3, [r4, #12]
 800c25c:	4632      	mov	r2, r6
 800c25e:	463b      	mov	r3, r7
 800c260:	4628      	mov	r0, r5
 800c262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c266:	f000 b857 	b.w	800c318 <_write_r>

0800c26a <__sseek>:
 800c26a:	b510      	push	{r4, lr}
 800c26c:	460c      	mov	r4, r1
 800c26e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c272:	f000 f82d 	bl	800c2d0 <_lseek_r>
 800c276:	1c43      	adds	r3, r0, #1
 800c278:	89a3      	ldrh	r3, [r4, #12]
 800c27a:	bf15      	itete	ne
 800c27c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c27e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c282:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c286:	81a3      	strheq	r3, [r4, #12]
 800c288:	bf18      	it	ne
 800c28a:	81a3      	strhne	r3, [r4, #12]
 800c28c:	bd10      	pop	{r4, pc}

0800c28e <__sclose>:
 800c28e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c292:	f000 b80d 	b.w	800c2b0 <_close_r>

0800c296 <memset>:
 800c296:	4402      	add	r2, r0
 800c298:	4603      	mov	r3, r0
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d100      	bne.n	800c2a0 <memset+0xa>
 800c29e:	4770      	bx	lr
 800c2a0:	f803 1b01 	strb.w	r1, [r3], #1
 800c2a4:	e7f9      	b.n	800c29a <memset+0x4>
	...

0800c2a8 <_localeconv_r>:
 800c2a8:	4800      	ldr	r0, [pc, #0]	@ (800c2ac <_localeconv_r+0x4>)
 800c2aa:	4770      	bx	lr
 800c2ac:	2400015c 	.word	0x2400015c

0800c2b0 <_close_r>:
 800c2b0:	b538      	push	{r3, r4, r5, lr}
 800c2b2:	4d06      	ldr	r5, [pc, #24]	@ (800c2cc <_close_r+0x1c>)
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	4604      	mov	r4, r0
 800c2b8:	4608      	mov	r0, r1
 800c2ba:	602b      	str	r3, [r5, #0]
 800c2bc:	f7f5 f844 	bl	8001348 <_close>
 800c2c0:	1c43      	adds	r3, r0, #1
 800c2c2:	d102      	bne.n	800c2ca <_close_r+0x1a>
 800c2c4:	682b      	ldr	r3, [r5, #0]
 800c2c6:	b103      	cbz	r3, 800c2ca <_close_r+0x1a>
 800c2c8:	6023      	str	r3, [r4, #0]
 800c2ca:	bd38      	pop	{r3, r4, r5, pc}
 800c2cc:	24001700 	.word	0x24001700

0800c2d0 <_lseek_r>:
 800c2d0:	b538      	push	{r3, r4, r5, lr}
 800c2d2:	4d07      	ldr	r5, [pc, #28]	@ (800c2f0 <_lseek_r+0x20>)
 800c2d4:	4604      	mov	r4, r0
 800c2d6:	4608      	mov	r0, r1
 800c2d8:	4611      	mov	r1, r2
 800c2da:	2200      	movs	r2, #0
 800c2dc:	602a      	str	r2, [r5, #0]
 800c2de:	461a      	mov	r2, r3
 800c2e0:	f7f5 f859 	bl	8001396 <_lseek>
 800c2e4:	1c43      	adds	r3, r0, #1
 800c2e6:	d102      	bne.n	800c2ee <_lseek_r+0x1e>
 800c2e8:	682b      	ldr	r3, [r5, #0]
 800c2ea:	b103      	cbz	r3, 800c2ee <_lseek_r+0x1e>
 800c2ec:	6023      	str	r3, [r4, #0]
 800c2ee:	bd38      	pop	{r3, r4, r5, pc}
 800c2f0:	24001700 	.word	0x24001700

0800c2f4 <_read_r>:
 800c2f4:	b538      	push	{r3, r4, r5, lr}
 800c2f6:	4d07      	ldr	r5, [pc, #28]	@ (800c314 <_read_r+0x20>)
 800c2f8:	4604      	mov	r4, r0
 800c2fa:	4608      	mov	r0, r1
 800c2fc:	4611      	mov	r1, r2
 800c2fe:	2200      	movs	r2, #0
 800c300:	602a      	str	r2, [r5, #0]
 800c302:	461a      	mov	r2, r3
 800c304:	f7f4 ffe7 	bl	80012d6 <_read>
 800c308:	1c43      	adds	r3, r0, #1
 800c30a:	d102      	bne.n	800c312 <_read_r+0x1e>
 800c30c:	682b      	ldr	r3, [r5, #0]
 800c30e:	b103      	cbz	r3, 800c312 <_read_r+0x1e>
 800c310:	6023      	str	r3, [r4, #0]
 800c312:	bd38      	pop	{r3, r4, r5, pc}
 800c314:	24001700 	.word	0x24001700

0800c318 <_write_r>:
 800c318:	b538      	push	{r3, r4, r5, lr}
 800c31a:	4d07      	ldr	r5, [pc, #28]	@ (800c338 <_write_r+0x20>)
 800c31c:	4604      	mov	r4, r0
 800c31e:	4608      	mov	r0, r1
 800c320:	4611      	mov	r1, r2
 800c322:	2200      	movs	r2, #0
 800c324:	602a      	str	r2, [r5, #0]
 800c326:	461a      	mov	r2, r3
 800c328:	f7f4 fff2 	bl	8001310 <_write>
 800c32c:	1c43      	adds	r3, r0, #1
 800c32e:	d102      	bne.n	800c336 <_write_r+0x1e>
 800c330:	682b      	ldr	r3, [r5, #0]
 800c332:	b103      	cbz	r3, 800c336 <_write_r+0x1e>
 800c334:	6023      	str	r3, [r4, #0]
 800c336:	bd38      	pop	{r3, r4, r5, pc}
 800c338:	24001700 	.word	0x24001700

0800c33c <__errno>:
 800c33c:	4b01      	ldr	r3, [pc, #4]	@ (800c344 <__errno+0x8>)
 800c33e:	6818      	ldr	r0, [r3, #0]
 800c340:	4770      	bx	lr
 800c342:	bf00      	nop
 800c344:	2400001c 	.word	0x2400001c

0800c348 <__libc_init_array>:
 800c348:	b570      	push	{r4, r5, r6, lr}
 800c34a:	4d0d      	ldr	r5, [pc, #52]	@ (800c380 <__libc_init_array+0x38>)
 800c34c:	4c0d      	ldr	r4, [pc, #52]	@ (800c384 <__libc_init_array+0x3c>)
 800c34e:	1b64      	subs	r4, r4, r5
 800c350:	10a4      	asrs	r4, r4, #2
 800c352:	2600      	movs	r6, #0
 800c354:	42a6      	cmp	r6, r4
 800c356:	d109      	bne.n	800c36c <__libc_init_array+0x24>
 800c358:	4d0b      	ldr	r5, [pc, #44]	@ (800c388 <__libc_init_array+0x40>)
 800c35a:	4c0c      	ldr	r4, [pc, #48]	@ (800c38c <__libc_init_array+0x44>)
 800c35c:	f001 fe52 	bl	800e004 <_init>
 800c360:	1b64      	subs	r4, r4, r5
 800c362:	10a4      	asrs	r4, r4, #2
 800c364:	2600      	movs	r6, #0
 800c366:	42a6      	cmp	r6, r4
 800c368:	d105      	bne.n	800c376 <__libc_init_array+0x2e>
 800c36a:	bd70      	pop	{r4, r5, r6, pc}
 800c36c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c370:	4798      	blx	r3
 800c372:	3601      	adds	r6, #1
 800c374:	e7ee      	b.n	800c354 <__libc_init_array+0xc>
 800c376:	f855 3b04 	ldr.w	r3, [r5], #4
 800c37a:	4798      	blx	r3
 800c37c:	3601      	adds	r6, #1
 800c37e:	e7f2      	b.n	800c366 <__libc_init_array+0x1e>
 800c380:	0800f0f4 	.word	0x0800f0f4
 800c384:	0800f0f4 	.word	0x0800f0f4
 800c388:	0800f0f4 	.word	0x0800f0f4
 800c38c:	0800f0f8 	.word	0x0800f0f8

0800c390 <__retarget_lock_init_recursive>:
 800c390:	4770      	bx	lr

0800c392 <__retarget_lock_acquire_recursive>:
 800c392:	4770      	bx	lr

0800c394 <__retarget_lock_release_recursive>:
 800c394:	4770      	bx	lr

0800c396 <memcpy>:
 800c396:	440a      	add	r2, r1
 800c398:	4291      	cmp	r1, r2
 800c39a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c39e:	d100      	bne.n	800c3a2 <memcpy+0xc>
 800c3a0:	4770      	bx	lr
 800c3a2:	b510      	push	{r4, lr}
 800c3a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3ac:	4291      	cmp	r1, r2
 800c3ae:	d1f9      	bne.n	800c3a4 <memcpy+0xe>
 800c3b0:	bd10      	pop	{r4, pc}

0800c3b2 <quorem>:
 800c3b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b6:	6903      	ldr	r3, [r0, #16]
 800c3b8:	690c      	ldr	r4, [r1, #16]
 800c3ba:	42a3      	cmp	r3, r4
 800c3bc:	4607      	mov	r7, r0
 800c3be:	db7e      	blt.n	800c4be <quorem+0x10c>
 800c3c0:	3c01      	subs	r4, #1
 800c3c2:	f101 0814 	add.w	r8, r1, #20
 800c3c6:	00a3      	lsls	r3, r4, #2
 800c3c8:	f100 0514 	add.w	r5, r0, #20
 800c3cc:	9300      	str	r3, [sp, #0]
 800c3ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c3d2:	9301      	str	r3, [sp, #4]
 800c3d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c3d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c3dc:	3301      	adds	r3, #1
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c3e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800c3e8:	d32e      	bcc.n	800c448 <quorem+0x96>
 800c3ea:	f04f 0a00 	mov.w	sl, #0
 800c3ee:	46c4      	mov	ip, r8
 800c3f0:	46ae      	mov	lr, r5
 800c3f2:	46d3      	mov	fp, sl
 800c3f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c3f8:	b298      	uxth	r0, r3
 800c3fa:	fb06 a000 	mla	r0, r6, r0, sl
 800c3fe:	0c02      	lsrs	r2, r0, #16
 800c400:	0c1b      	lsrs	r3, r3, #16
 800c402:	fb06 2303 	mla	r3, r6, r3, r2
 800c406:	f8de 2000 	ldr.w	r2, [lr]
 800c40a:	b280      	uxth	r0, r0
 800c40c:	b292      	uxth	r2, r2
 800c40e:	1a12      	subs	r2, r2, r0
 800c410:	445a      	add	r2, fp
 800c412:	f8de 0000 	ldr.w	r0, [lr]
 800c416:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c420:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c424:	b292      	uxth	r2, r2
 800c426:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c42a:	45e1      	cmp	r9, ip
 800c42c:	f84e 2b04 	str.w	r2, [lr], #4
 800c430:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c434:	d2de      	bcs.n	800c3f4 <quorem+0x42>
 800c436:	9b00      	ldr	r3, [sp, #0]
 800c438:	58eb      	ldr	r3, [r5, r3]
 800c43a:	b92b      	cbnz	r3, 800c448 <quorem+0x96>
 800c43c:	9b01      	ldr	r3, [sp, #4]
 800c43e:	3b04      	subs	r3, #4
 800c440:	429d      	cmp	r5, r3
 800c442:	461a      	mov	r2, r3
 800c444:	d32f      	bcc.n	800c4a6 <quorem+0xf4>
 800c446:	613c      	str	r4, [r7, #16]
 800c448:	4638      	mov	r0, r7
 800c44a:	f001 f90d 	bl	800d668 <__mcmp>
 800c44e:	2800      	cmp	r0, #0
 800c450:	db25      	blt.n	800c49e <quorem+0xec>
 800c452:	4629      	mov	r1, r5
 800c454:	2000      	movs	r0, #0
 800c456:	f858 2b04 	ldr.w	r2, [r8], #4
 800c45a:	f8d1 c000 	ldr.w	ip, [r1]
 800c45e:	fa1f fe82 	uxth.w	lr, r2
 800c462:	fa1f f38c 	uxth.w	r3, ip
 800c466:	eba3 030e 	sub.w	r3, r3, lr
 800c46a:	4403      	add	r3, r0
 800c46c:	0c12      	lsrs	r2, r2, #16
 800c46e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c472:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c476:	b29b      	uxth	r3, r3
 800c478:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c47c:	45c1      	cmp	r9, r8
 800c47e:	f841 3b04 	str.w	r3, [r1], #4
 800c482:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c486:	d2e6      	bcs.n	800c456 <quorem+0xa4>
 800c488:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c48c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c490:	b922      	cbnz	r2, 800c49c <quorem+0xea>
 800c492:	3b04      	subs	r3, #4
 800c494:	429d      	cmp	r5, r3
 800c496:	461a      	mov	r2, r3
 800c498:	d30b      	bcc.n	800c4b2 <quorem+0x100>
 800c49a:	613c      	str	r4, [r7, #16]
 800c49c:	3601      	adds	r6, #1
 800c49e:	4630      	mov	r0, r6
 800c4a0:	b003      	add	sp, #12
 800c4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4a6:	6812      	ldr	r2, [r2, #0]
 800c4a8:	3b04      	subs	r3, #4
 800c4aa:	2a00      	cmp	r2, #0
 800c4ac:	d1cb      	bne.n	800c446 <quorem+0x94>
 800c4ae:	3c01      	subs	r4, #1
 800c4b0:	e7c6      	b.n	800c440 <quorem+0x8e>
 800c4b2:	6812      	ldr	r2, [r2, #0]
 800c4b4:	3b04      	subs	r3, #4
 800c4b6:	2a00      	cmp	r2, #0
 800c4b8:	d1ef      	bne.n	800c49a <quorem+0xe8>
 800c4ba:	3c01      	subs	r4, #1
 800c4bc:	e7ea      	b.n	800c494 <quorem+0xe2>
 800c4be:	2000      	movs	r0, #0
 800c4c0:	e7ee      	b.n	800c4a0 <quorem+0xee>
 800c4c2:	0000      	movs	r0, r0
 800c4c4:	0000      	movs	r0, r0
	...

0800c4c8 <_dtoa_r>:
 800c4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4cc:	ed2d 8b02 	vpush	{d8}
 800c4d0:	69c7      	ldr	r7, [r0, #28]
 800c4d2:	b091      	sub	sp, #68	@ 0x44
 800c4d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c4d8:	ec55 4b10 	vmov	r4, r5, d0
 800c4dc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c4de:	9107      	str	r1, [sp, #28]
 800c4e0:	4681      	mov	r9, r0
 800c4e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4e4:	930d      	str	r3, [sp, #52]	@ 0x34
 800c4e6:	b97f      	cbnz	r7, 800c508 <_dtoa_r+0x40>
 800c4e8:	2010      	movs	r0, #16
 800c4ea:	f000 fd95 	bl	800d018 <malloc>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	f8c9 001c 	str.w	r0, [r9, #28]
 800c4f4:	b920      	cbnz	r0, 800c500 <_dtoa_r+0x38>
 800c4f6:	4ba0      	ldr	r3, [pc, #640]	@ (800c778 <_dtoa_r+0x2b0>)
 800c4f8:	21ef      	movs	r1, #239	@ 0xef
 800c4fa:	48a0      	ldr	r0, [pc, #640]	@ (800c77c <_dtoa_r+0x2b4>)
 800c4fc:	f001 fc4e 	bl	800dd9c <__assert_func>
 800c500:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c504:	6007      	str	r7, [r0, #0]
 800c506:	60c7      	str	r7, [r0, #12]
 800c508:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c50c:	6819      	ldr	r1, [r3, #0]
 800c50e:	b159      	cbz	r1, 800c528 <_dtoa_r+0x60>
 800c510:	685a      	ldr	r2, [r3, #4]
 800c512:	604a      	str	r2, [r1, #4]
 800c514:	2301      	movs	r3, #1
 800c516:	4093      	lsls	r3, r2
 800c518:	608b      	str	r3, [r1, #8]
 800c51a:	4648      	mov	r0, r9
 800c51c:	f000 fe72 	bl	800d204 <_Bfree>
 800c520:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c524:	2200      	movs	r2, #0
 800c526:	601a      	str	r2, [r3, #0]
 800c528:	1e2b      	subs	r3, r5, #0
 800c52a:	bfbb      	ittet	lt
 800c52c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c530:	9303      	strlt	r3, [sp, #12]
 800c532:	2300      	movge	r3, #0
 800c534:	2201      	movlt	r2, #1
 800c536:	bfac      	ite	ge
 800c538:	6033      	strge	r3, [r6, #0]
 800c53a:	6032      	strlt	r2, [r6, #0]
 800c53c:	4b90      	ldr	r3, [pc, #576]	@ (800c780 <_dtoa_r+0x2b8>)
 800c53e:	9e03      	ldr	r6, [sp, #12]
 800c540:	43b3      	bics	r3, r6
 800c542:	d110      	bne.n	800c566 <_dtoa_r+0x9e>
 800c544:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c546:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c54a:	6013      	str	r3, [r2, #0]
 800c54c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c550:	4323      	orrs	r3, r4
 800c552:	f000 84e6 	beq.w	800cf22 <_dtoa_r+0xa5a>
 800c556:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c558:	4f8a      	ldr	r7, [pc, #552]	@ (800c784 <_dtoa_r+0x2bc>)
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	f000 84e8 	beq.w	800cf30 <_dtoa_r+0xa68>
 800c560:	1cfb      	adds	r3, r7, #3
 800c562:	f000 bce3 	b.w	800cf2c <_dtoa_r+0xa64>
 800c566:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c56a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c572:	d10a      	bne.n	800c58a <_dtoa_r+0xc2>
 800c574:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c576:	2301      	movs	r3, #1
 800c578:	6013      	str	r3, [r2, #0]
 800c57a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c57c:	b113      	cbz	r3, 800c584 <_dtoa_r+0xbc>
 800c57e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c580:	4b81      	ldr	r3, [pc, #516]	@ (800c788 <_dtoa_r+0x2c0>)
 800c582:	6013      	str	r3, [r2, #0]
 800c584:	4f81      	ldr	r7, [pc, #516]	@ (800c78c <_dtoa_r+0x2c4>)
 800c586:	f000 bcd3 	b.w	800cf30 <_dtoa_r+0xa68>
 800c58a:	aa0e      	add	r2, sp, #56	@ 0x38
 800c58c:	a90f      	add	r1, sp, #60	@ 0x3c
 800c58e:	4648      	mov	r0, r9
 800c590:	eeb0 0b48 	vmov.f64	d0, d8
 800c594:	f001 f918 	bl	800d7c8 <__d2b>
 800c598:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c59c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c59e:	9001      	str	r0, [sp, #4]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d045      	beq.n	800c630 <_dtoa_r+0x168>
 800c5a4:	eeb0 7b48 	vmov.f64	d7, d8
 800c5a8:	ee18 1a90 	vmov	r1, s17
 800c5ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c5b0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c5b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c5b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c5bc:	2500      	movs	r5, #0
 800c5be:	ee07 1a90 	vmov	s15, r1
 800c5c2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c5c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c760 <_dtoa_r+0x298>
 800c5ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c5ce:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c768 <_dtoa_r+0x2a0>
 800c5d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c5d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c770 <_dtoa_r+0x2a8>
 800c5da:	ee07 3a90 	vmov	s15, r3
 800c5de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c5e2:	eeb0 7b46 	vmov.f64	d7, d6
 800c5e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c5ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c5ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5f6:	ee16 8a90 	vmov	r8, s13
 800c5fa:	d508      	bpl.n	800c60e <_dtoa_r+0x146>
 800c5fc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c600:	eeb4 6b47 	vcmp.f64	d6, d7
 800c604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c608:	bf18      	it	ne
 800c60a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c60e:	f1b8 0f16 	cmp.w	r8, #22
 800c612:	d82b      	bhi.n	800c66c <_dtoa_r+0x1a4>
 800c614:	495e      	ldr	r1, [pc, #376]	@ (800c790 <_dtoa_r+0x2c8>)
 800c616:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c61a:	ed91 7b00 	vldr	d7, [r1]
 800c61e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c626:	d501      	bpl.n	800c62c <_dtoa_r+0x164>
 800c628:	f108 38ff 	add.w	r8, r8, #4294967295
 800c62c:	2100      	movs	r1, #0
 800c62e:	e01e      	b.n	800c66e <_dtoa_r+0x1a6>
 800c630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c632:	4413      	add	r3, r2
 800c634:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c638:	2920      	cmp	r1, #32
 800c63a:	bfc1      	itttt	gt
 800c63c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c640:	408e      	lslgt	r6, r1
 800c642:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c646:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c64a:	bfd6      	itet	le
 800c64c:	f1c1 0120 	rsble	r1, r1, #32
 800c650:	4331      	orrgt	r1, r6
 800c652:	fa04 f101 	lslle.w	r1, r4, r1
 800c656:	ee07 1a90 	vmov	s15, r1
 800c65a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c65e:	3b01      	subs	r3, #1
 800c660:	ee17 1a90 	vmov	r1, s15
 800c664:	2501      	movs	r5, #1
 800c666:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c66a:	e7a8      	b.n	800c5be <_dtoa_r+0xf6>
 800c66c:	2101      	movs	r1, #1
 800c66e:	1ad2      	subs	r2, r2, r3
 800c670:	1e53      	subs	r3, r2, #1
 800c672:	9306      	str	r3, [sp, #24]
 800c674:	bf45      	ittet	mi
 800c676:	f1c2 0301 	rsbmi	r3, r2, #1
 800c67a:	9304      	strmi	r3, [sp, #16]
 800c67c:	2300      	movpl	r3, #0
 800c67e:	2300      	movmi	r3, #0
 800c680:	bf4c      	ite	mi
 800c682:	9306      	strmi	r3, [sp, #24]
 800c684:	9304      	strpl	r3, [sp, #16]
 800c686:	f1b8 0f00 	cmp.w	r8, #0
 800c68a:	910c      	str	r1, [sp, #48]	@ 0x30
 800c68c:	db18      	blt.n	800c6c0 <_dtoa_r+0x1f8>
 800c68e:	9b06      	ldr	r3, [sp, #24]
 800c690:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c694:	4443      	add	r3, r8
 800c696:	9306      	str	r3, [sp, #24]
 800c698:	2300      	movs	r3, #0
 800c69a:	9a07      	ldr	r2, [sp, #28]
 800c69c:	2a09      	cmp	r2, #9
 800c69e:	d845      	bhi.n	800c72c <_dtoa_r+0x264>
 800c6a0:	2a05      	cmp	r2, #5
 800c6a2:	bfc4      	itt	gt
 800c6a4:	3a04      	subgt	r2, #4
 800c6a6:	9207      	strgt	r2, [sp, #28]
 800c6a8:	9a07      	ldr	r2, [sp, #28]
 800c6aa:	f1a2 0202 	sub.w	r2, r2, #2
 800c6ae:	bfcc      	ite	gt
 800c6b0:	2400      	movgt	r4, #0
 800c6b2:	2401      	movle	r4, #1
 800c6b4:	2a03      	cmp	r2, #3
 800c6b6:	d844      	bhi.n	800c742 <_dtoa_r+0x27a>
 800c6b8:	e8df f002 	tbb	[pc, r2]
 800c6bc:	0b173634 	.word	0x0b173634
 800c6c0:	9b04      	ldr	r3, [sp, #16]
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	eba3 0308 	sub.w	r3, r3, r8
 800c6c8:	9304      	str	r3, [sp, #16]
 800c6ca:	920a      	str	r2, [sp, #40]	@ 0x28
 800c6cc:	f1c8 0300 	rsb	r3, r8, #0
 800c6d0:	e7e3      	b.n	800c69a <_dtoa_r+0x1d2>
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	9208      	str	r2, [sp, #32]
 800c6d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6d8:	eb08 0b02 	add.w	fp, r8, r2
 800c6dc:	f10b 0a01 	add.w	sl, fp, #1
 800c6e0:	4652      	mov	r2, sl
 800c6e2:	2a01      	cmp	r2, #1
 800c6e4:	bfb8      	it	lt
 800c6e6:	2201      	movlt	r2, #1
 800c6e8:	e006      	b.n	800c6f8 <_dtoa_r+0x230>
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	9208      	str	r2, [sp, #32]
 800c6ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6f0:	2a00      	cmp	r2, #0
 800c6f2:	dd29      	ble.n	800c748 <_dtoa_r+0x280>
 800c6f4:	4693      	mov	fp, r2
 800c6f6:	4692      	mov	sl, r2
 800c6f8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c6fc:	2100      	movs	r1, #0
 800c6fe:	2004      	movs	r0, #4
 800c700:	f100 0614 	add.w	r6, r0, #20
 800c704:	4296      	cmp	r6, r2
 800c706:	d926      	bls.n	800c756 <_dtoa_r+0x28e>
 800c708:	6079      	str	r1, [r7, #4]
 800c70a:	4648      	mov	r0, r9
 800c70c:	9305      	str	r3, [sp, #20]
 800c70e:	f000 fd39 	bl	800d184 <_Balloc>
 800c712:	9b05      	ldr	r3, [sp, #20]
 800c714:	4607      	mov	r7, r0
 800c716:	2800      	cmp	r0, #0
 800c718:	d13e      	bne.n	800c798 <_dtoa_r+0x2d0>
 800c71a:	4b1e      	ldr	r3, [pc, #120]	@ (800c794 <_dtoa_r+0x2cc>)
 800c71c:	4602      	mov	r2, r0
 800c71e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c722:	e6ea      	b.n	800c4fa <_dtoa_r+0x32>
 800c724:	2200      	movs	r2, #0
 800c726:	e7e1      	b.n	800c6ec <_dtoa_r+0x224>
 800c728:	2200      	movs	r2, #0
 800c72a:	e7d3      	b.n	800c6d4 <_dtoa_r+0x20c>
 800c72c:	2401      	movs	r4, #1
 800c72e:	2200      	movs	r2, #0
 800c730:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c734:	f04f 3bff 	mov.w	fp, #4294967295
 800c738:	2100      	movs	r1, #0
 800c73a:	46da      	mov	sl, fp
 800c73c:	2212      	movs	r2, #18
 800c73e:	9109      	str	r1, [sp, #36]	@ 0x24
 800c740:	e7da      	b.n	800c6f8 <_dtoa_r+0x230>
 800c742:	2201      	movs	r2, #1
 800c744:	9208      	str	r2, [sp, #32]
 800c746:	e7f5      	b.n	800c734 <_dtoa_r+0x26c>
 800c748:	f04f 0b01 	mov.w	fp, #1
 800c74c:	46da      	mov	sl, fp
 800c74e:	465a      	mov	r2, fp
 800c750:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c754:	e7d0      	b.n	800c6f8 <_dtoa_r+0x230>
 800c756:	3101      	adds	r1, #1
 800c758:	0040      	lsls	r0, r0, #1
 800c75a:	e7d1      	b.n	800c700 <_dtoa_r+0x238>
 800c75c:	f3af 8000 	nop.w
 800c760:	636f4361 	.word	0x636f4361
 800c764:	3fd287a7 	.word	0x3fd287a7
 800c768:	8b60c8b3 	.word	0x8b60c8b3
 800c76c:	3fc68a28 	.word	0x3fc68a28
 800c770:	509f79fb 	.word	0x509f79fb
 800c774:	3fd34413 	.word	0x3fd34413
 800c778:	0800edb9 	.word	0x0800edb9
 800c77c:	0800edd0 	.word	0x0800edd0
 800c780:	7ff00000 	.word	0x7ff00000
 800c784:	0800edb5 	.word	0x0800edb5
 800c788:	0800ed89 	.word	0x0800ed89
 800c78c:	0800ed88 	.word	0x0800ed88
 800c790:	0800ef20 	.word	0x0800ef20
 800c794:	0800ee28 	.word	0x0800ee28
 800c798:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c79c:	f1ba 0f0e 	cmp.w	sl, #14
 800c7a0:	6010      	str	r0, [r2, #0]
 800c7a2:	d86e      	bhi.n	800c882 <_dtoa_r+0x3ba>
 800c7a4:	2c00      	cmp	r4, #0
 800c7a6:	d06c      	beq.n	800c882 <_dtoa_r+0x3ba>
 800c7a8:	f1b8 0f00 	cmp.w	r8, #0
 800c7ac:	f340 80b4 	ble.w	800c918 <_dtoa_r+0x450>
 800c7b0:	4ac8      	ldr	r2, [pc, #800]	@ (800cad4 <_dtoa_r+0x60c>)
 800c7b2:	f008 010f 	and.w	r1, r8, #15
 800c7b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c7ba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c7be:	ed92 7b00 	vldr	d7, [r2]
 800c7c2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c7c6:	f000 809b 	beq.w	800c900 <_dtoa_r+0x438>
 800c7ca:	4ac3      	ldr	r2, [pc, #780]	@ (800cad8 <_dtoa_r+0x610>)
 800c7cc:	ed92 6b08 	vldr	d6, [r2, #32]
 800c7d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c7d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c7d8:	f001 010f 	and.w	r1, r1, #15
 800c7dc:	2203      	movs	r2, #3
 800c7de:	48be      	ldr	r0, [pc, #760]	@ (800cad8 <_dtoa_r+0x610>)
 800c7e0:	2900      	cmp	r1, #0
 800c7e2:	f040 808f 	bne.w	800c904 <_dtoa_r+0x43c>
 800c7e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c7ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c7ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c7f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c7f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c7f8:	2900      	cmp	r1, #0
 800c7fa:	f000 80b3 	beq.w	800c964 <_dtoa_r+0x49c>
 800c7fe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c802:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c80a:	f140 80ab 	bpl.w	800c964 <_dtoa_r+0x49c>
 800c80e:	f1ba 0f00 	cmp.w	sl, #0
 800c812:	f000 80a7 	beq.w	800c964 <_dtoa_r+0x49c>
 800c816:	f1bb 0f00 	cmp.w	fp, #0
 800c81a:	dd30      	ble.n	800c87e <_dtoa_r+0x3b6>
 800c81c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c820:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c824:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c828:	f108 31ff 	add.w	r1, r8, #4294967295
 800c82c:	9105      	str	r1, [sp, #20]
 800c82e:	3201      	adds	r2, #1
 800c830:	465c      	mov	r4, fp
 800c832:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c836:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c83a:	ee07 2a90 	vmov	s15, r2
 800c83e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c842:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c846:	ee15 2a90 	vmov	r2, s11
 800c84a:	ec51 0b15 	vmov	r0, r1, d5
 800c84e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c852:	2c00      	cmp	r4, #0
 800c854:	f040 808a 	bne.w	800c96c <_dtoa_r+0x4a4>
 800c858:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c85c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c860:	ec41 0b17 	vmov	d7, r0, r1
 800c864:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c86c:	f300 826a 	bgt.w	800cd44 <_dtoa_r+0x87c>
 800c870:	eeb1 7b47 	vneg.f64	d7, d7
 800c874:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c87c:	d423      	bmi.n	800c8c6 <_dtoa_r+0x3fe>
 800c87e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c882:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c884:	2a00      	cmp	r2, #0
 800c886:	f2c0 8129 	blt.w	800cadc <_dtoa_r+0x614>
 800c88a:	f1b8 0f0e 	cmp.w	r8, #14
 800c88e:	f300 8125 	bgt.w	800cadc <_dtoa_r+0x614>
 800c892:	4b90      	ldr	r3, [pc, #576]	@ (800cad4 <_dtoa_r+0x60c>)
 800c894:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c898:	ed93 6b00 	vldr	d6, [r3]
 800c89c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	f280 80c8 	bge.w	800ca34 <_dtoa_r+0x56c>
 800c8a4:	f1ba 0f00 	cmp.w	sl, #0
 800c8a8:	f300 80c4 	bgt.w	800ca34 <_dtoa_r+0x56c>
 800c8ac:	d10b      	bne.n	800c8c6 <_dtoa_r+0x3fe>
 800c8ae:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c8b2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c8b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c8ba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8c2:	f2c0 823c 	blt.w	800cd3e <_dtoa_r+0x876>
 800c8c6:	2400      	movs	r4, #0
 800c8c8:	4625      	mov	r5, r4
 800c8ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8cc:	43db      	mvns	r3, r3
 800c8ce:	9305      	str	r3, [sp, #20]
 800c8d0:	463e      	mov	r6, r7
 800c8d2:	f04f 0800 	mov.w	r8, #0
 800c8d6:	4621      	mov	r1, r4
 800c8d8:	4648      	mov	r0, r9
 800c8da:	f000 fc93 	bl	800d204 <_Bfree>
 800c8de:	2d00      	cmp	r5, #0
 800c8e0:	f000 80a2 	beq.w	800ca28 <_dtoa_r+0x560>
 800c8e4:	f1b8 0f00 	cmp.w	r8, #0
 800c8e8:	d005      	beq.n	800c8f6 <_dtoa_r+0x42e>
 800c8ea:	45a8      	cmp	r8, r5
 800c8ec:	d003      	beq.n	800c8f6 <_dtoa_r+0x42e>
 800c8ee:	4641      	mov	r1, r8
 800c8f0:	4648      	mov	r0, r9
 800c8f2:	f000 fc87 	bl	800d204 <_Bfree>
 800c8f6:	4629      	mov	r1, r5
 800c8f8:	4648      	mov	r0, r9
 800c8fa:	f000 fc83 	bl	800d204 <_Bfree>
 800c8fe:	e093      	b.n	800ca28 <_dtoa_r+0x560>
 800c900:	2202      	movs	r2, #2
 800c902:	e76c      	b.n	800c7de <_dtoa_r+0x316>
 800c904:	07cc      	lsls	r4, r1, #31
 800c906:	d504      	bpl.n	800c912 <_dtoa_r+0x44a>
 800c908:	ed90 6b00 	vldr	d6, [r0]
 800c90c:	3201      	adds	r2, #1
 800c90e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c912:	1049      	asrs	r1, r1, #1
 800c914:	3008      	adds	r0, #8
 800c916:	e763      	b.n	800c7e0 <_dtoa_r+0x318>
 800c918:	d022      	beq.n	800c960 <_dtoa_r+0x498>
 800c91a:	f1c8 0100 	rsb	r1, r8, #0
 800c91e:	4a6d      	ldr	r2, [pc, #436]	@ (800cad4 <_dtoa_r+0x60c>)
 800c920:	f001 000f 	and.w	r0, r1, #15
 800c924:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c928:	ed92 7b00 	vldr	d7, [r2]
 800c92c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c930:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c934:	4868      	ldr	r0, [pc, #416]	@ (800cad8 <_dtoa_r+0x610>)
 800c936:	1109      	asrs	r1, r1, #4
 800c938:	2400      	movs	r4, #0
 800c93a:	2202      	movs	r2, #2
 800c93c:	b929      	cbnz	r1, 800c94a <_dtoa_r+0x482>
 800c93e:	2c00      	cmp	r4, #0
 800c940:	f43f af57 	beq.w	800c7f2 <_dtoa_r+0x32a>
 800c944:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c948:	e753      	b.n	800c7f2 <_dtoa_r+0x32a>
 800c94a:	07ce      	lsls	r6, r1, #31
 800c94c:	d505      	bpl.n	800c95a <_dtoa_r+0x492>
 800c94e:	ed90 6b00 	vldr	d6, [r0]
 800c952:	3201      	adds	r2, #1
 800c954:	2401      	movs	r4, #1
 800c956:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c95a:	1049      	asrs	r1, r1, #1
 800c95c:	3008      	adds	r0, #8
 800c95e:	e7ed      	b.n	800c93c <_dtoa_r+0x474>
 800c960:	2202      	movs	r2, #2
 800c962:	e746      	b.n	800c7f2 <_dtoa_r+0x32a>
 800c964:	f8cd 8014 	str.w	r8, [sp, #20]
 800c968:	4654      	mov	r4, sl
 800c96a:	e762      	b.n	800c832 <_dtoa_r+0x36a>
 800c96c:	4a59      	ldr	r2, [pc, #356]	@ (800cad4 <_dtoa_r+0x60c>)
 800c96e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c972:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c976:	9a08      	ldr	r2, [sp, #32]
 800c978:	ec41 0b17 	vmov	d7, r0, r1
 800c97c:	443c      	add	r4, r7
 800c97e:	b34a      	cbz	r2, 800c9d4 <_dtoa_r+0x50c>
 800c980:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c984:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c988:	463e      	mov	r6, r7
 800c98a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c98e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c992:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c996:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c99a:	ee14 2a90 	vmov	r2, s9
 800c99e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c9a2:	3230      	adds	r2, #48	@ 0x30
 800c9a4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c9a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c9ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9b0:	f806 2b01 	strb.w	r2, [r6], #1
 800c9b4:	d438      	bmi.n	800ca28 <_dtoa_r+0x560>
 800c9b6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c9ba:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c9be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9c2:	d46e      	bmi.n	800caa2 <_dtoa_r+0x5da>
 800c9c4:	42a6      	cmp	r6, r4
 800c9c6:	f43f af5a 	beq.w	800c87e <_dtoa_r+0x3b6>
 800c9ca:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c9ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c9d2:	e7e0      	b.n	800c996 <_dtoa_r+0x4ce>
 800c9d4:	4621      	mov	r1, r4
 800c9d6:	463e      	mov	r6, r7
 800c9d8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c9dc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c9e0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c9e4:	ee14 2a90 	vmov	r2, s9
 800c9e8:	3230      	adds	r2, #48	@ 0x30
 800c9ea:	f806 2b01 	strb.w	r2, [r6], #1
 800c9ee:	42a6      	cmp	r6, r4
 800c9f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c9f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c9f8:	d119      	bne.n	800ca2e <_dtoa_r+0x566>
 800c9fa:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c9fe:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ca02:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ca06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca0a:	dc4a      	bgt.n	800caa2 <_dtoa_r+0x5da>
 800ca0c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ca10:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800ca14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca18:	f57f af31 	bpl.w	800c87e <_dtoa_r+0x3b6>
 800ca1c:	460e      	mov	r6, r1
 800ca1e:	3901      	subs	r1, #1
 800ca20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ca24:	2b30      	cmp	r3, #48	@ 0x30
 800ca26:	d0f9      	beq.n	800ca1c <_dtoa_r+0x554>
 800ca28:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ca2c:	e027      	b.n	800ca7e <_dtoa_r+0x5b6>
 800ca2e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ca32:	e7d5      	b.n	800c9e0 <_dtoa_r+0x518>
 800ca34:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ca38:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800ca3c:	463e      	mov	r6, r7
 800ca3e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ca42:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ca46:	ee15 3a10 	vmov	r3, s10
 800ca4a:	3330      	adds	r3, #48	@ 0x30
 800ca4c:	f806 3b01 	strb.w	r3, [r6], #1
 800ca50:	1bf3      	subs	r3, r6, r7
 800ca52:	459a      	cmp	sl, r3
 800ca54:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ca58:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ca5c:	d132      	bne.n	800cac4 <_dtoa_r+0x5fc>
 800ca5e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ca62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ca66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca6a:	dc18      	bgt.n	800ca9e <_dtoa_r+0x5d6>
 800ca6c:	eeb4 7b46 	vcmp.f64	d7, d6
 800ca70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca74:	d103      	bne.n	800ca7e <_dtoa_r+0x5b6>
 800ca76:	ee15 3a10 	vmov	r3, s10
 800ca7a:	07db      	lsls	r3, r3, #31
 800ca7c:	d40f      	bmi.n	800ca9e <_dtoa_r+0x5d6>
 800ca7e:	9901      	ldr	r1, [sp, #4]
 800ca80:	4648      	mov	r0, r9
 800ca82:	f000 fbbf 	bl	800d204 <_Bfree>
 800ca86:	2300      	movs	r3, #0
 800ca88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca8a:	7033      	strb	r3, [r6, #0]
 800ca8c:	f108 0301 	add.w	r3, r8, #1
 800ca90:	6013      	str	r3, [r2, #0]
 800ca92:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	f000 824b 	beq.w	800cf30 <_dtoa_r+0xa68>
 800ca9a:	601e      	str	r6, [r3, #0]
 800ca9c:	e248      	b.n	800cf30 <_dtoa_r+0xa68>
 800ca9e:	f8cd 8014 	str.w	r8, [sp, #20]
 800caa2:	4633      	mov	r3, r6
 800caa4:	461e      	mov	r6, r3
 800caa6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800caaa:	2a39      	cmp	r2, #57	@ 0x39
 800caac:	d106      	bne.n	800cabc <_dtoa_r+0x5f4>
 800caae:	429f      	cmp	r7, r3
 800cab0:	d1f8      	bne.n	800caa4 <_dtoa_r+0x5dc>
 800cab2:	9a05      	ldr	r2, [sp, #20]
 800cab4:	3201      	adds	r2, #1
 800cab6:	9205      	str	r2, [sp, #20]
 800cab8:	2230      	movs	r2, #48	@ 0x30
 800caba:	703a      	strb	r2, [r7, #0]
 800cabc:	781a      	ldrb	r2, [r3, #0]
 800cabe:	3201      	adds	r2, #1
 800cac0:	701a      	strb	r2, [r3, #0]
 800cac2:	e7b1      	b.n	800ca28 <_dtoa_r+0x560>
 800cac4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800cac8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cacc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cad0:	d1b5      	bne.n	800ca3e <_dtoa_r+0x576>
 800cad2:	e7d4      	b.n	800ca7e <_dtoa_r+0x5b6>
 800cad4:	0800ef20 	.word	0x0800ef20
 800cad8:	0800eef8 	.word	0x0800eef8
 800cadc:	9908      	ldr	r1, [sp, #32]
 800cade:	2900      	cmp	r1, #0
 800cae0:	f000 80e9 	beq.w	800ccb6 <_dtoa_r+0x7ee>
 800cae4:	9907      	ldr	r1, [sp, #28]
 800cae6:	2901      	cmp	r1, #1
 800cae8:	f300 80cb 	bgt.w	800cc82 <_dtoa_r+0x7ba>
 800caec:	2d00      	cmp	r5, #0
 800caee:	f000 80c4 	beq.w	800cc7a <_dtoa_r+0x7b2>
 800caf2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800caf6:	9e04      	ldr	r6, [sp, #16]
 800caf8:	461c      	mov	r4, r3
 800cafa:	9305      	str	r3, [sp, #20]
 800cafc:	9b04      	ldr	r3, [sp, #16]
 800cafe:	4413      	add	r3, r2
 800cb00:	9304      	str	r3, [sp, #16]
 800cb02:	9b06      	ldr	r3, [sp, #24]
 800cb04:	2101      	movs	r1, #1
 800cb06:	4413      	add	r3, r2
 800cb08:	4648      	mov	r0, r9
 800cb0a:	9306      	str	r3, [sp, #24]
 800cb0c:	f000 fc2e 	bl	800d36c <__i2b>
 800cb10:	9b05      	ldr	r3, [sp, #20]
 800cb12:	4605      	mov	r5, r0
 800cb14:	b166      	cbz	r6, 800cb30 <_dtoa_r+0x668>
 800cb16:	9a06      	ldr	r2, [sp, #24]
 800cb18:	2a00      	cmp	r2, #0
 800cb1a:	dd09      	ble.n	800cb30 <_dtoa_r+0x668>
 800cb1c:	42b2      	cmp	r2, r6
 800cb1e:	9904      	ldr	r1, [sp, #16]
 800cb20:	bfa8      	it	ge
 800cb22:	4632      	movge	r2, r6
 800cb24:	1a89      	subs	r1, r1, r2
 800cb26:	9104      	str	r1, [sp, #16]
 800cb28:	9906      	ldr	r1, [sp, #24]
 800cb2a:	1ab6      	subs	r6, r6, r2
 800cb2c:	1a8a      	subs	r2, r1, r2
 800cb2e:	9206      	str	r2, [sp, #24]
 800cb30:	b30b      	cbz	r3, 800cb76 <_dtoa_r+0x6ae>
 800cb32:	9a08      	ldr	r2, [sp, #32]
 800cb34:	2a00      	cmp	r2, #0
 800cb36:	f000 80c5 	beq.w	800ccc4 <_dtoa_r+0x7fc>
 800cb3a:	2c00      	cmp	r4, #0
 800cb3c:	f000 80bf 	beq.w	800ccbe <_dtoa_r+0x7f6>
 800cb40:	4629      	mov	r1, r5
 800cb42:	4622      	mov	r2, r4
 800cb44:	4648      	mov	r0, r9
 800cb46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb48:	f000 fcc8 	bl	800d4dc <__pow5mult>
 800cb4c:	9a01      	ldr	r2, [sp, #4]
 800cb4e:	4601      	mov	r1, r0
 800cb50:	4605      	mov	r5, r0
 800cb52:	4648      	mov	r0, r9
 800cb54:	f000 fc20 	bl	800d398 <__multiply>
 800cb58:	9901      	ldr	r1, [sp, #4]
 800cb5a:	9005      	str	r0, [sp, #20]
 800cb5c:	4648      	mov	r0, r9
 800cb5e:	f000 fb51 	bl	800d204 <_Bfree>
 800cb62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb64:	1b1b      	subs	r3, r3, r4
 800cb66:	f000 80b0 	beq.w	800ccca <_dtoa_r+0x802>
 800cb6a:	9905      	ldr	r1, [sp, #20]
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	4648      	mov	r0, r9
 800cb70:	f000 fcb4 	bl	800d4dc <__pow5mult>
 800cb74:	9001      	str	r0, [sp, #4]
 800cb76:	2101      	movs	r1, #1
 800cb78:	4648      	mov	r0, r9
 800cb7a:	f000 fbf7 	bl	800d36c <__i2b>
 800cb7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb80:	4604      	mov	r4, r0
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	f000 81da 	beq.w	800cf3c <_dtoa_r+0xa74>
 800cb88:	461a      	mov	r2, r3
 800cb8a:	4601      	mov	r1, r0
 800cb8c:	4648      	mov	r0, r9
 800cb8e:	f000 fca5 	bl	800d4dc <__pow5mult>
 800cb92:	9b07      	ldr	r3, [sp, #28]
 800cb94:	2b01      	cmp	r3, #1
 800cb96:	4604      	mov	r4, r0
 800cb98:	f300 80a0 	bgt.w	800ccdc <_dtoa_r+0x814>
 800cb9c:	9b02      	ldr	r3, [sp, #8]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	f040 8096 	bne.w	800ccd0 <_dtoa_r+0x808>
 800cba4:	9b03      	ldr	r3, [sp, #12]
 800cba6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800cbaa:	2a00      	cmp	r2, #0
 800cbac:	f040 8092 	bne.w	800ccd4 <_dtoa_r+0x80c>
 800cbb0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800cbb4:	0d12      	lsrs	r2, r2, #20
 800cbb6:	0512      	lsls	r2, r2, #20
 800cbb8:	2a00      	cmp	r2, #0
 800cbba:	f000 808d 	beq.w	800ccd8 <_dtoa_r+0x810>
 800cbbe:	9b04      	ldr	r3, [sp, #16]
 800cbc0:	3301      	adds	r3, #1
 800cbc2:	9304      	str	r3, [sp, #16]
 800cbc4:	9b06      	ldr	r3, [sp, #24]
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	9306      	str	r3, [sp, #24]
 800cbca:	2301      	movs	r3, #1
 800cbcc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	f000 81b9 	beq.w	800cf48 <_dtoa_r+0xa80>
 800cbd6:	6922      	ldr	r2, [r4, #16]
 800cbd8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800cbdc:	6910      	ldr	r0, [r2, #16]
 800cbde:	f000 fb79 	bl	800d2d4 <__hi0bits>
 800cbe2:	f1c0 0020 	rsb	r0, r0, #32
 800cbe6:	9b06      	ldr	r3, [sp, #24]
 800cbe8:	4418      	add	r0, r3
 800cbea:	f010 001f 	ands.w	r0, r0, #31
 800cbee:	f000 8081 	beq.w	800ccf4 <_dtoa_r+0x82c>
 800cbf2:	f1c0 0220 	rsb	r2, r0, #32
 800cbf6:	2a04      	cmp	r2, #4
 800cbf8:	dd73      	ble.n	800cce2 <_dtoa_r+0x81a>
 800cbfa:	9b04      	ldr	r3, [sp, #16]
 800cbfc:	f1c0 001c 	rsb	r0, r0, #28
 800cc00:	4403      	add	r3, r0
 800cc02:	9304      	str	r3, [sp, #16]
 800cc04:	9b06      	ldr	r3, [sp, #24]
 800cc06:	4406      	add	r6, r0
 800cc08:	4403      	add	r3, r0
 800cc0a:	9306      	str	r3, [sp, #24]
 800cc0c:	9b04      	ldr	r3, [sp, #16]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	dd05      	ble.n	800cc1e <_dtoa_r+0x756>
 800cc12:	9901      	ldr	r1, [sp, #4]
 800cc14:	461a      	mov	r2, r3
 800cc16:	4648      	mov	r0, r9
 800cc18:	f000 fcba 	bl	800d590 <__lshift>
 800cc1c:	9001      	str	r0, [sp, #4]
 800cc1e:	9b06      	ldr	r3, [sp, #24]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	dd05      	ble.n	800cc30 <_dtoa_r+0x768>
 800cc24:	4621      	mov	r1, r4
 800cc26:	461a      	mov	r2, r3
 800cc28:	4648      	mov	r0, r9
 800cc2a:	f000 fcb1 	bl	800d590 <__lshift>
 800cc2e:	4604      	mov	r4, r0
 800cc30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d060      	beq.n	800ccf8 <_dtoa_r+0x830>
 800cc36:	9801      	ldr	r0, [sp, #4]
 800cc38:	4621      	mov	r1, r4
 800cc3a:	f000 fd15 	bl	800d668 <__mcmp>
 800cc3e:	2800      	cmp	r0, #0
 800cc40:	da5a      	bge.n	800ccf8 <_dtoa_r+0x830>
 800cc42:	f108 33ff 	add.w	r3, r8, #4294967295
 800cc46:	9305      	str	r3, [sp, #20]
 800cc48:	9901      	ldr	r1, [sp, #4]
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	220a      	movs	r2, #10
 800cc4e:	4648      	mov	r0, r9
 800cc50:	f000 fafa 	bl	800d248 <__multadd>
 800cc54:	9b08      	ldr	r3, [sp, #32]
 800cc56:	9001      	str	r0, [sp, #4]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	f000 8177 	beq.w	800cf4c <_dtoa_r+0xa84>
 800cc5e:	4629      	mov	r1, r5
 800cc60:	2300      	movs	r3, #0
 800cc62:	220a      	movs	r2, #10
 800cc64:	4648      	mov	r0, r9
 800cc66:	f000 faef 	bl	800d248 <__multadd>
 800cc6a:	f1bb 0f00 	cmp.w	fp, #0
 800cc6e:	4605      	mov	r5, r0
 800cc70:	dc6e      	bgt.n	800cd50 <_dtoa_r+0x888>
 800cc72:	9b07      	ldr	r3, [sp, #28]
 800cc74:	2b02      	cmp	r3, #2
 800cc76:	dc48      	bgt.n	800cd0a <_dtoa_r+0x842>
 800cc78:	e06a      	b.n	800cd50 <_dtoa_r+0x888>
 800cc7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cc80:	e739      	b.n	800caf6 <_dtoa_r+0x62e>
 800cc82:	f10a 34ff 	add.w	r4, sl, #4294967295
 800cc86:	42a3      	cmp	r3, r4
 800cc88:	db07      	blt.n	800cc9a <_dtoa_r+0x7d2>
 800cc8a:	f1ba 0f00 	cmp.w	sl, #0
 800cc8e:	eba3 0404 	sub.w	r4, r3, r4
 800cc92:	db0b      	blt.n	800ccac <_dtoa_r+0x7e4>
 800cc94:	9e04      	ldr	r6, [sp, #16]
 800cc96:	4652      	mov	r2, sl
 800cc98:	e72f      	b.n	800cafa <_dtoa_r+0x632>
 800cc9a:	1ae2      	subs	r2, r4, r3
 800cc9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc9e:	9e04      	ldr	r6, [sp, #16]
 800cca0:	4413      	add	r3, r2
 800cca2:	930a      	str	r3, [sp, #40]	@ 0x28
 800cca4:	4652      	mov	r2, sl
 800cca6:	4623      	mov	r3, r4
 800cca8:	2400      	movs	r4, #0
 800ccaa:	e726      	b.n	800cafa <_dtoa_r+0x632>
 800ccac:	9a04      	ldr	r2, [sp, #16]
 800ccae:	eba2 060a 	sub.w	r6, r2, sl
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	e721      	b.n	800cafa <_dtoa_r+0x632>
 800ccb6:	9e04      	ldr	r6, [sp, #16]
 800ccb8:	9d08      	ldr	r5, [sp, #32]
 800ccba:	461c      	mov	r4, r3
 800ccbc:	e72a      	b.n	800cb14 <_dtoa_r+0x64c>
 800ccbe:	9a01      	ldr	r2, [sp, #4]
 800ccc0:	9205      	str	r2, [sp, #20]
 800ccc2:	e752      	b.n	800cb6a <_dtoa_r+0x6a2>
 800ccc4:	9901      	ldr	r1, [sp, #4]
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	e751      	b.n	800cb6e <_dtoa_r+0x6a6>
 800ccca:	9b05      	ldr	r3, [sp, #20]
 800cccc:	9301      	str	r3, [sp, #4]
 800ccce:	e752      	b.n	800cb76 <_dtoa_r+0x6ae>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	e77b      	b.n	800cbcc <_dtoa_r+0x704>
 800ccd4:	9b02      	ldr	r3, [sp, #8]
 800ccd6:	e779      	b.n	800cbcc <_dtoa_r+0x704>
 800ccd8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ccda:	e778      	b.n	800cbce <_dtoa_r+0x706>
 800ccdc:	2300      	movs	r3, #0
 800ccde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cce0:	e779      	b.n	800cbd6 <_dtoa_r+0x70e>
 800cce2:	d093      	beq.n	800cc0c <_dtoa_r+0x744>
 800cce4:	9b04      	ldr	r3, [sp, #16]
 800cce6:	321c      	adds	r2, #28
 800cce8:	4413      	add	r3, r2
 800ccea:	9304      	str	r3, [sp, #16]
 800ccec:	9b06      	ldr	r3, [sp, #24]
 800ccee:	4416      	add	r6, r2
 800ccf0:	4413      	add	r3, r2
 800ccf2:	e78a      	b.n	800cc0a <_dtoa_r+0x742>
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	e7f5      	b.n	800cce4 <_dtoa_r+0x81c>
 800ccf8:	f1ba 0f00 	cmp.w	sl, #0
 800ccfc:	f8cd 8014 	str.w	r8, [sp, #20]
 800cd00:	46d3      	mov	fp, sl
 800cd02:	dc21      	bgt.n	800cd48 <_dtoa_r+0x880>
 800cd04:	9b07      	ldr	r3, [sp, #28]
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	dd1e      	ble.n	800cd48 <_dtoa_r+0x880>
 800cd0a:	f1bb 0f00 	cmp.w	fp, #0
 800cd0e:	f47f addc 	bne.w	800c8ca <_dtoa_r+0x402>
 800cd12:	4621      	mov	r1, r4
 800cd14:	465b      	mov	r3, fp
 800cd16:	2205      	movs	r2, #5
 800cd18:	4648      	mov	r0, r9
 800cd1a:	f000 fa95 	bl	800d248 <__multadd>
 800cd1e:	4601      	mov	r1, r0
 800cd20:	4604      	mov	r4, r0
 800cd22:	9801      	ldr	r0, [sp, #4]
 800cd24:	f000 fca0 	bl	800d668 <__mcmp>
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	f77f adce 	ble.w	800c8ca <_dtoa_r+0x402>
 800cd2e:	463e      	mov	r6, r7
 800cd30:	2331      	movs	r3, #49	@ 0x31
 800cd32:	f806 3b01 	strb.w	r3, [r6], #1
 800cd36:	9b05      	ldr	r3, [sp, #20]
 800cd38:	3301      	adds	r3, #1
 800cd3a:	9305      	str	r3, [sp, #20]
 800cd3c:	e5c9      	b.n	800c8d2 <_dtoa_r+0x40a>
 800cd3e:	f8cd 8014 	str.w	r8, [sp, #20]
 800cd42:	4654      	mov	r4, sl
 800cd44:	4625      	mov	r5, r4
 800cd46:	e7f2      	b.n	800cd2e <_dtoa_r+0x866>
 800cd48:	9b08      	ldr	r3, [sp, #32]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	f000 8102 	beq.w	800cf54 <_dtoa_r+0xa8c>
 800cd50:	2e00      	cmp	r6, #0
 800cd52:	dd05      	ble.n	800cd60 <_dtoa_r+0x898>
 800cd54:	4629      	mov	r1, r5
 800cd56:	4632      	mov	r2, r6
 800cd58:	4648      	mov	r0, r9
 800cd5a:	f000 fc19 	bl	800d590 <__lshift>
 800cd5e:	4605      	mov	r5, r0
 800cd60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d058      	beq.n	800ce18 <_dtoa_r+0x950>
 800cd66:	6869      	ldr	r1, [r5, #4]
 800cd68:	4648      	mov	r0, r9
 800cd6a:	f000 fa0b 	bl	800d184 <_Balloc>
 800cd6e:	4606      	mov	r6, r0
 800cd70:	b928      	cbnz	r0, 800cd7e <_dtoa_r+0x8b6>
 800cd72:	4b82      	ldr	r3, [pc, #520]	@ (800cf7c <_dtoa_r+0xab4>)
 800cd74:	4602      	mov	r2, r0
 800cd76:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cd7a:	f7ff bbbe 	b.w	800c4fa <_dtoa_r+0x32>
 800cd7e:	692a      	ldr	r2, [r5, #16]
 800cd80:	3202      	adds	r2, #2
 800cd82:	0092      	lsls	r2, r2, #2
 800cd84:	f105 010c 	add.w	r1, r5, #12
 800cd88:	300c      	adds	r0, #12
 800cd8a:	f7ff fb04 	bl	800c396 <memcpy>
 800cd8e:	2201      	movs	r2, #1
 800cd90:	4631      	mov	r1, r6
 800cd92:	4648      	mov	r0, r9
 800cd94:	f000 fbfc 	bl	800d590 <__lshift>
 800cd98:	1c7b      	adds	r3, r7, #1
 800cd9a:	9304      	str	r3, [sp, #16]
 800cd9c:	eb07 030b 	add.w	r3, r7, fp
 800cda0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cda2:	9b02      	ldr	r3, [sp, #8]
 800cda4:	f003 0301 	and.w	r3, r3, #1
 800cda8:	46a8      	mov	r8, r5
 800cdaa:	9308      	str	r3, [sp, #32]
 800cdac:	4605      	mov	r5, r0
 800cdae:	9b04      	ldr	r3, [sp, #16]
 800cdb0:	9801      	ldr	r0, [sp, #4]
 800cdb2:	4621      	mov	r1, r4
 800cdb4:	f103 3bff 	add.w	fp, r3, #4294967295
 800cdb8:	f7ff fafb 	bl	800c3b2 <quorem>
 800cdbc:	4641      	mov	r1, r8
 800cdbe:	9002      	str	r0, [sp, #8]
 800cdc0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cdc4:	9801      	ldr	r0, [sp, #4]
 800cdc6:	f000 fc4f 	bl	800d668 <__mcmp>
 800cdca:	462a      	mov	r2, r5
 800cdcc:	9006      	str	r0, [sp, #24]
 800cdce:	4621      	mov	r1, r4
 800cdd0:	4648      	mov	r0, r9
 800cdd2:	f000 fc65 	bl	800d6a0 <__mdiff>
 800cdd6:	68c2      	ldr	r2, [r0, #12]
 800cdd8:	4606      	mov	r6, r0
 800cdda:	b9fa      	cbnz	r2, 800ce1c <_dtoa_r+0x954>
 800cddc:	4601      	mov	r1, r0
 800cdde:	9801      	ldr	r0, [sp, #4]
 800cde0:	f000 fc42 	bl	800d668 <__mcmp>
 800cde4:	4602      	mov	r2, r0
 800cde6:	4631      	mov	r1, r6
 800cde8:	4648      	mov	r0, r9
 800cdea:	920a      	str	r2, [sp, #40]	@ 0x28
 800cdec:	f000 fa0a 	bl	800d204 <_Bfree>
 800cdf0:	9b07      	ldr	r3, [sp, #28]
 800cdf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdf4:	9e04      	ldr	r6, [sp, #16]
 800cdf6:	ea42 0103 	orr.w	r1, r2, r3
 800cdfa:	9b08      	ldr	r3, [sp, #32]
 800cdfc:	4319      	orrs	r1, r3
 800cdfe:	d10f      	bne.n	800ce20 <_dtoa_r+0x958>
 800ce00:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ce04:	d028      	beq.n	800ce58 <_dtoa_r+0x990>
 800ce06:	9b06      	ldr	r3, [sp, #24]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	dd02      	ble.n	800ce12 <_dtoa_r+0x94a>
 800ce0c:	9b02      	ldr	r3, [sp, #8]
 800ce0e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800ce12:	f88b a000 	strb.w	sl, [fp]
 800ce16:	e55e      	b.n	800c8d6 <_dtoa_r+0x40e>
 800ce18:	4628      	mov	r0, r5
 800ce1a:	e7bd      	b.n	800cd98 <_dtoa_r+0x8d0>
 800ce1c:	2201      	movs	r2, #1
 800ce1e:	e7e2      	b.n	800cde6 <_dtoa_r+0x91e>
 800ce20:	9b06      	ldr	r3, [sp, #24]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	db04      	blt.n	800ce30 <_dtoa_r+0x968>
 800ce26:	9907      	ldr	r1, [sp, #28]
 800ce28:	430b      	orrs	r3, r1
 800ce2a:	9908      	ldr	r1, [sp, #32]
 800ce2c:	430b      	orrs	r3, r1
 800ce2e:	d120      	bne.n	800ce72 <_dtoa_r+0x9aa>
 800ce30:	2a00      	cmp	r2, #0
 800ce32:	ddee      	ble.n	800ce12 <_dtoa_r+0x94a>
 800ce34:	9901      	ldr	r1, [sp, #4]
 800ce36:	2201      	movs	r2, #1
 800ce38:	4648      	mov	r0, r9
 800ce3a:	f000 fba9 	bl	800d590 <__lshift>
 800ce3e:	4621      	mov	r1, r4
 800ce40:	9001      	str	r0, [sp, #4]
 800ce42:	f000 fc11 	bl	800d668 <__mcmp>
 800ce46:	2800      	cmp	r0, #0
 800ce48:	dc03      	bgt.n	800ce52 <_dtoa_r+0x98a>
 800ce4a:	d1e2      	bne.n	800ce12 <_dtoa_r+0x94a>
 800ce4c:	f01a 0f01 	tst.w	sl, #1
 800ce50:	d0df      	beq.n	800ce12 <_dtoa_r+0x94a>
 800ce52:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ce56:	d1d9      	bne.n	800ce0c <_dtoa_r+0x944>
 800ce58:	2339      	movs	r3, #57	@ 0x39
 800ce5a:	f88b 3000 	strb.w	r3, [fp]
 800ce5e:	4633      	mov	r3, r6
 800ce60:	461e      	mov	r6, r3
 800ce62:	3b01      	subs	r3, #1
 800ce64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ce68:	2a39      	cmp	r2, #57	@ 0x39
 800ce6a:	d052      	beq.n	800cf12 <_dtoa_r+0xa4a>
 800ce6c:	3201      	adds	r2, #1
 800ce6e:	701a      	strb	r2, [r3, #0]
 800ce70:	e531      	b.n	800c8d6 <_dtoa_r+0x40e>
 800ce72:	2a00      	cmp	r2, #0
 800ce74:	dd07      	ble.n	800ce86 <_dtoa_r+0x9be>
 800ce76:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800ce7a:	d0ed      	beq.n	800ce58 <_dtoa_r+0x990>
 800ce7c:	f10a 0301 	add.w	r3, sl, #1
 800ce80:	f88b 3000 	strb.w	r3, [fp]
 800ce84:	e527      	b.n	800c8d6 <_dtoa_r+0x40e>
 800ce86:	9b04      	ldr	r3, [sp, #16]
 800ce88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce8a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ce8e:	4293      	cmp	r3, r2
 800ce90:	d029      	beq.n	800cee6 <_dtoa_r+0xa1e>
 800ce92:	9901      	ldr	r1, [sp, #4]
 800ce94:	2300      	movs	r3, #0
 800ce96:	220a      	movs	r2, #10
 800ce98:	4648      	mov	r0, r9
 800ce9a:	f000 f9d5 	bl	800d248 <__multadd>
 800ce9e:	45a8      	cmp	r8, r5
 800cea0:	9001      	str	r0, [sp, #4]
 800cea2:	f04f 0300 	mov.w	r3, #0
 800cea6:	f04f 020a 	mov.w	r2, #10
 800ceaa:	4641      	mov	r1, r8
 800ceac:	4648      	mov	r0, r9
 800ceae:	d107      	bne.n	800cec0 <_dtoa_r+0x9f8>
 800ceb0:	f000 f9ca 	bl	800d248 <__multadd>
 800ceb4:	4680      	mov	r8, r0
 800ceb6:	4605      	mov	r5, r0
 800ceb8:	9b04      	ldr	r3, [sp, #16]
 800ceba:	3301      	adds	r3, #1
 800cebc:	9304      	str	r3, [sp, #16]
 800cebe:	e776      	b.n	800cdae <_dtoa_r+0x8e6>
 800cec0:	f000 f9c2 	bl	800d248 <__multadd>
 800cec4:	4629      	mov	r1, r5
 800cec6:	4680      	mov	r8, r0
 800cec8:	2300      	movs	r3, #0
 800ceca:	220a      	movs	r2, #10
 800cecc:	4648      	mov	r0, r9
 800cece:	f000 f9bb 	bl	800d248 <__multadd>
 800ced2:	4605      	mov	r5, r0
 800ced4:	e7f0      	b.n	800ceb8 <_dtoa_r+0x9f0>
 800ced6:	f1bb 0f00 	cmp.w	fp, #0
 800ceda:	bfcc      	ite	gt
 800cedc:	465e      	movgt	r6, fp
 800cede:	2601      	movle	r6, #1
 800cee0:	443e      	add	r6, r7
 800cee2:	f04f 0800 	mov.w	r8, #0
 800cee6:	9901      	ldr	r1, [sp, #4]
 800cee8:	2201      	movs	r2, #1
 800ceea:	4648      	mov	r0, r9
 800ceec:	f000 fb50 	bl	800d590 <__lshift>
 800cef0:	4621      	mov	r1, r4
 800cef2:	9001      	str	r0, [sp, #4]
 800cef4:	f000 fbb8 	bl	800d668 <__mcmp>
 800cef8:	2800      	cmp	r0, #0
 800cefa:	dcb0      	bgt.n	800ce5e <_dtoa_r+0x996>
 800cefc:	d102      	bne.n	800cf04 <_dtoa_r+0xa3c>
 800cefe:	f01a 0f01 	tst.w	sl, #1
 800cf02:	d1ac      	bne.n	800ce5e <_dtoa_r+0x996>
 800cf04:	4633      	mov	r3, r6
 800cf06:	461e      	mov	r6, r3
 800cf08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf0c:	2a30      	cmp	r2, #48	@ 0x30
 800cf0e:	d0fa      	beq.n	800cf06 <_dtoa_r+0xa3e>
 800cf10:	e4e1      	b.n	800c8d6 <_dtoa_r+0x40e>
 800cf12:	429f      	cmp	r7, r3
 800cf14:	d1a4      	bne.n	800ce60 <_dtoa_r+0x998>
 800cf16:	9b05      	ldr	r3, [sp, #20]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	9305      	str	r3, [sp, #20]
 800cf1c:	2331      	movs	r3, #49	@ 0x31
 800cf1e:	703b      	strb	r3, [r7, #0]
 800cf20:	e4d9      	b.n	800c8d6 <_dtoa_r+0x40e>
 800cf22:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf24:	4f16      	ldr	r7, [pc, #88]	@ (800cf80 <_dtoa_r+0xab8>)
 800cf26:	b11b      	cbz	r3, 800cf30 <_dtoa_r+0xa68>
 800cf28:	f107 0308 	add.w	r3, r7, #8
 800cf2c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cf2e:	6013      	str	r3, [r2, #0]
 800cf30:	4638      	mov	r0, r7
 800cf32:	b011      	add	sp, #68	@ 0x44
 800cf34:	ecbd 8b02 	vpop	{d8}
 800cf38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf3c:	9b07      	ldr	r3, [sp, #28]
 800cf3e:	2b01      	cmp	r3, #1
 800cf40:	f77f ae2c 	ble.w	800cb9c <_dtoa_r+0x6d4>
 800cf44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf48:	2001      	movs	r0, #1
 800cf4a:	e64c      	b.n	800cbe6 <_dtoa_r+0x71e>
 800cf4c:	f1bb 0f00 	cmp.w	fp, #0
 800cf50:	f77f aed8 	ble.w	800cd04 <_dtoa_r+0x83c>
 800cf54:	463e      	mov	r6, r7
 800cf56:	9801      	ldr	r0, [sp, #4]
 800cf58:	4621      	mov	r1, r4
 800cf5a:	f7ff fa2a 	bl	800c3b2 <quorem>
 800cf5e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800cf62:	f806 ab01 	strb.w	sl, [r6], #1
 800cf66:	1bf2      	subs	r2, r6, r7
 800cf68:	4593      	cmp	fp, r2
 800cf6a:	ddb4      	ble.n	800ced6 <_dtoa_r+0xa0e>
 800cf6c:	9901      	ldr	r1, [sp, #4]
 800cf6e:	2300      	movs	r3, #0
 800cf70:	220a      	movs	r2, #10
 800cf72:	4648      	mov	r0, r9
 800cf74:	f000 f968 	bl	800d248 <__multadd>
 800cf78:	9001      	str	r0, [sp, #4]
 800cf7a:	e7ec      	b.n	800cf56 <_dtoa_r+0xa8e>
 800cf7c:	0800ee28 	.word	0x0800ee28
 800cf80:	0800edac 	.word	0x0800edac

0800cf84 <_free_r>:
 800cf84:	b538      	push	{r3, r4, r5, lr}
 800cf86:	4605      	mov	r5, r0
 800cf88:	2900      	cmp	r1, #0
 800cf8a:	d041      	beq.n	800d010 <_free_r+0x8c>
 800cf8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf90:	1f0c      	subs	r4, r1, #4
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	bfb8      	it	lt
 800cf96:	18e4      	addlt	r4, r4, r3
 800cf98:	f000 f8e8 	bl	800d16c <__malloc_lock>
 800cf9c:	4a1d      	ldr	r2, [pc, #116]	@ (800d014 <_free_r+0x90>)
 800cf9e:	6813      	ldr	r3, [r2, #0]
 800cfa0:	b933      	cbnz	r3, 800cfb0 <_free_r+0x2c>
 800cfa2:	6063      	str	r3, [r4, #4]
 800cfa4:	6014      	str	r4, [r2, #0]
 800cfa6:	4628      	mov	r0, r5
 800cfa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cfac:	f000 b8e4 	b.w	800d178 <__malloc_unlock>
 800cfb0:	42a3      	cmp	r3, r4
 800cfb2:	d908      	bls.n	800cfc6 <_free_r+0x42>
 800cfb4:	6820      	ldr	r0, [r4, #0]
 800cfb6:	1821      	adds	r1, r4, r0
 800cfb8:	428b      	cmp	r3, r1
 800cfba:	bf01      	itttt	eq
 800cfbc:	6819      	ldreq	r1, [r3, #0]
 800cfbe:	685b      	ldreq	r3, [r3, #4]
 800cfc0:	1809      	addeq	r1, r1, r0
 800cfc2:	6021      	streq	r1, [r4, #0]
 800cfc4:	e7ed      	b.n	800cfa2 <_free_r+0x1e>
 800cfc6:	461a      	mov	r2, r3
 800cfc8:	685b      	ldr	r3, [r3, #4]
 800cfca:	b10b      	cbz	r3, 800cfd0 <_free_r+0x4c>
 800cfcc:	42a3      	cmp	r3, r4
 800cfce:	d9fa      	bls.n	800cfc6 <_free_r+0x42>
 800cfd0:	6811      	ldr	r1, [r2, #0]
 800cfd2:	1850      	adds	r0, r2, r1
 800cfd4:	42a0      	cmp	r0, r4
 800cfd6:	d10b      	bne.n	800cff0 <_free_r+0x6c>
 800cfd8:	6820      	ldr	r0, [r4, #0]
 800cfda:	4401      	add	r1, r0
 800cfdc:	1850      	adds	r0, r2, r1
 800cfde:	4283      	cmp	r3, r0
 800cfe0:	6011      	str	r1, [r2, #0]
 800cfe2:	d1e0      	bne.n	800cfa6 <_free_r+0x22>
 800cfe4:	6818      	ldr	r0, [r3, #0]
 800cfe6:	685b      	ldr	r3, [r3, #4]
 800cfe8:	6053      	str	r3, [r2, #4]
 800cfea:	4408      	add	r0, r1
 800cfec:	6010      	str	r0, [r2, #0]
 800cfee:	e7da      	b.n	800cfa6 <_free_r+0x22>
 800cff0:	d902      	bls.n	800cff8 <_free_r+0x74>
 800cff2:	230c      	movs	r3, #12
 800cff4:	602b      	str	r3, [r5, #0]
 800cff6:	e7d6      	b.n	800cfa6 <_free_r+0x22>
 800cff8:	6820      	ldr	r0, [r4, #0]
 800cffa:	1821      	adds	r1, r4, r0
 800cffc:	428b      	cmp	r3, r1
 800cffe:	bf04      	itt	eq
 800d000:	6819      	ldreq	r1, [r3, #0]
 800d002:	685b      	ldreq	r3, [r3, #4]
 800d004:	6063      	str	r3, [r4, #4]
 800d006:	bf04      	itt	eq
 800d008:	1809      	addeq	r1, r1, r0
 800d00a:	6021      	streq	r1, [r4, #0]
 800d00c:	6054      	str	r4, [r2, #4]
 800d00e:	e7ca      	b.n	800cfa6 <_free_r+0x22>
 800d010:	bd38      	pop	{r3, r4, r5, pc}
 800d012:	bf00      	nop
 800d014:	2400170c 	.word	0x2400170c

0800d018 <malloc>:
 800d018:	4b02      	ldr	r3, [pc, #8]	@ (800d024 <malloc+0xc>)
 800d01a:	4601      	mov	r1, r0
 800d01c:	6818      	ldr	r0, [r3, #0]
 800d01e:	f000 b825 	b.w	800d06c <_malloc_r>
 800d022:	bf00      	nop
 800d024:	2400001c 	.word	0x2400001c

0800d028 <sbrk_aligned>:
 800d028:	b570      	push	{r4, r5, r6, lr}
 800d02a:	4e0f      	ldr	r6, [pc, #60]	@ (800d068 <sbrk_aligned+0x40>)
 800d02c:	460c      	mov	r4, r1
 800d02e:	6831      	ldr	r1, [r6, #0]
 800d030:	4605      	mov	r5, r0
 800d032:	b911      	cbnz	r1, 800d03a <sbrk_aligned+0x12>
 800d034:	f000 fea2 	bl	800dd7c <_sbrk_r>
 800d038:	6030      	str	r0, [r6, #0]
 800d03a:	4621      	mov	r1, r4
 800d03c:	4628      	mov	r0, r5
 800d03e:	f000 fe9d 	bl	800dd7c <_sbrk_r>
 800d042:	1c43      	adds	r3, r0, #1
 800d044:	d103      	bne.n	800d04e <sbrk_aligned+0x26>
 800d046:	f04f 34ff 	mov.w	r4, #4294967295
 800d04a:	4620      	mov	r0, r4
 800d04c:	bd70      	pop	{r4, r5, r6, pc}
 800d04e:	1cc4      	adds	r4, r0, #3
 800d050:	f024 0403 	bic.w	r4, r4, #3
 800d054:	42a0      	cmp	r0, r4
 800d056:	d0f8      	beq.n	800d04a <sbrk_aligned+0x22>
 800d058:	1a21      	subs	r1, r4, r0
 800d05a:	4628      	mov	r0, r5
 800d05c:	f000 fe8e 	bl	800dd7c <_sbrk_r>
 800d060:	3001      	adds	r0, #1
 800d062:	d1f2      	bne.n	800d04a <sbrk_aligned+0x22>
 800d064:	e7ef      	b.n	800d046 <sbrk_aligned+0x1e>
 800d066:	bf00      	nop
 800d068:	24001708 	.word	0x24001708

0800d06c <_malloc_r>:
 800d06c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d070:	1ccd      	adds	r5, r1, #3
 800d072:	f025 0503 	bic.w	r5, r5, #3
 800d076:	3508      	adds	r5, #8
 800d078:	2d0c      	cmp	r5, #12
 800d07a:	bf38      	it	cc
 800d07c:	250c      	movcc	r5, #12
 800d07e:	2d00      	cmp	r5, #0
 800d080:	4606      	mov	r6, r0
 800d082:	db01      	blt.n	800d088 <_malloc_r+0x1c>
 800d084:	42a9      	cmp	r1, r5
 800d086:	d904      	bls.n	800d092 <_malloc_r+0x26>
 800d088:	230c      	movs	r3, #12
 800d08a:	6033      	str	r3, [r6, #0]
 800d08c:	2000      	movs	r0, #0
 800d08e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d092:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d168 <_malloc_r+0xfc>
 800d096:	f000 f869 	bl	800d16c <__malloc_lock>
 800d09a:	f8d8 3000 	ldr.w	r3, [r8]
 800d09e:	461c      	mov	r4, r3
 800d0a0:	bb44      	cbnz	r4, 800d0f4 <_malloc_r+0x88>
 800d0a2:	4629      	mov	r1, r5
 800d0a4:	4630      	mov	r0, r6
 800d0a6:	f7ff ffbf 	bl	800d028 <sbrk_aligned>
 800d0aa:	1c43      	adds	r3, r0, #1
 800d0ac:	4604      	mov	r4, r0
 800d0ae:	d158      	bne.n	800d162 <_malloc_r+0xf6>
 800d0b0:	f8d8 4000 	ldr.w	r4, [r8]
 800d0b4:	4627      	mov	r7, r4
 800d0b6:	2f00      	cmp	r7, #0
 800d0b8:	d143      	bne.n	800d142 <_malloc_r+0xd6>
 800d0ba:	2c00      	cmp	r4, #0
 800d0bc:	d04b      	beq.n	800d156 <_malloc_r+0xea>
 800d0be:	6823      	ldr	r3, [r4, #0]
 800d0c0:	4639      	mov	r1, r7
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	eb04 0903 	add.w	r9, r4, r3
 800d0c8:	f000 fe58 	bl	800dd7c <_sbrk_r>
 800d0cc:	4581      	cmp	r9, r0
 800d0ce:	d142      	bne.n	800d156 <_malloc_r+0xea>
 800d0d0:	6821      	ldr	r1, [r4, #0]
 800d0d2:	1a6d      	subs	r5, r5, r1
 800d0d4:	4629      	mov	r1, r5
 800d0d6:	4630      	mov	r0, r6
 800d0d8:	f7ff ffa6 	bl	800d028 <sbrk_aligned>
 800d0dc:	3001      	adds	r0, #1
 800d0de:	d03a      	beq.n	800d156 <_malloc_r+0xea>
 800d0e0:	6823      	ldr	r3, [r4, #0]
 800d0e2:	442b      	add	r3, r5
 800d0e4:	6023      	str	r3, [r4, #0]
 800d0e6:	f8d8 3000 	ldr.w	r3, [r8]
 800d0ea:	685a      	ldr	r2, [r3, #4]
 800d0ec:	bb62      	cbnz	r2, 800d148 <_malloc_r+0xdc>
 800d0ee:	f8c8 7000 	str.w	r7, [r8]
 800d0f2:	e00f      	b.n	800d114 <_malloc_r+0xa8>
 800d0f4:	6822      	ldr	r2, [r4, #0]
 800d0f6:	1b52      	subs	r2, r2, r5
 800d0f8:	d420      	bmi.n	800d13c <_malloc_r+0xd0>
 800d0fa:	2a0b      	cmp	r2, #11
 800d0fc:	d917      	bls.n	800d12e <_malloc_r+0xc2>
 800d0fe:	1961      	adds	r1, r4, r5
 800d100:	42a3      	cmp	r3, r4
 800d102:	6025      	str	r5, [r4, #0]
 800d104:	bf18      	it	ne
 800d106:	6059      	strne	r1, [r3, #4]
 800d108:	6863      	ldr	r3, [r4, #4]
 800d10a:	bf08      	it	eq
 800d10c:	f8c8 1000 	streq.w	r1, [r8]
 800d110:	5162      	str	r2, [r4, r5]
 800d112:	604b      	str	r3, [r1, #4]
 800d114:	4630      	mov	r0, r6
 800d116:	f000 f82f 	bl	800d178 <__malloc_unlock>
 800d11a:	f104 000b 	add.w	r0, r4, #11
 800d11e:	1d23      	adds	r3, r4, #4
 800d120:	f020 0007 	bic.w	r0, r0, #7
 800d124:	1ac2      	subs	r2, r0, r3
 800d126:	bf1c      	itt	ne
 800d128:	1a1b      	subne	r3, r3, r0
 800d12a:	50a3      	strne	r3, [r4, r2]
 800d12c:	e7af      	b.n	800d08e <_malloc_r+0x22>
 800d12e:	6862      	ldr	r2, [r4, #4]
 800d130:	42a3      	cmp	r3, r4
 800d132:	bf0c      	ite	eq
 800d134:	f8c8 2000 	streq.w	r2, [r8]
 800d138:	605a      	strne	r2, [r3, #4]
 800d13a:	e7eb      	b.n	800d114 <_malloc_r+0xa8>
 800d13c:	4623      	mov	r3, r4
 800d13e:	6864      	ldr	r4, [r4, #4]
 800d140:	e7ae      	b.n	800d0a0 <_malloc_r+0x34>
 800d142:	463c      	mov	r4, r7
 800d144:	687f      	ldr	r7, [r7, #4]
 800d146:	e7b6      	b.n	800d0b6 <_malloc_r+0x4a>
 800d148:	461a      	mov	r2, r3
 800d14a:	685b      	ldr	r3, [r3, #4]
 800d14c:	42a3      	cmp	r3, r4
 800d14e:	d1fb      	bne.n	800d148 <_malloc_r+0xdc>
 800d150:	2300      	movs	r3, #0
 800d152:	6053      	str	r3, [r2, #4]
 800d154:	e7de      	b.n	800d114 <_malloc_r+0xa8>
 800d156:	230c      	movs	r3, #12
 800d158:	6033      	str	r3, [r6, #0]
 800d15a:	4630      	mov	r0, r6
 800d15c:	f000 f80c 	bl	800d178 <__malloc_unlock>
 800d160:	e794      	b.n	800d08c <_malloc_r+0x20>
 800d162:	6005      	str	r5, [r0, #0]
 800d164:	e7d6      	b.n	800d114 <_malloc_r+0xa8>
 800d166:	bf00      	nop
 800d168:	2400170c 	.word	0x2400170c

0800d16c <__malloc_lock>:
 800d16c:	4801      	ldr	r0, [pc, #4]	@ (800d174 <__malloc_lock+0x8>)
 800d16e:	f7ff b910 	b.w	800c392 <__retarget_lock_acquire_recursive>
 800d172:	bf00      	nop
 800d174:	24001704 	.word	0x24001704

0800d178 <__malloc_unlock>:
 800d178:	4801      	ldr	r0, [pc, #4]	@ (800d180 <__malloc_unlock+0x8>)
 800d17a:	f7ff b90b 	b.w	800c394 <__retarget_lock_release_recursive>
 800d17e:	bf00      	nop
 800d180:	24001704 	.word	0x24001704

0800d184 <_Balloc>:
 800d184:	b570      	push	{r4, r5, r6, lr}
 800d186:	69c6      	ldr	r6, [r0, #28]
 800d188:	4604      	mov	r4, r0
 800d18a:	460d      	mov	r5, r1
 800d18c:	b976      	cbnz	r6, 800d1ac <_Balloc+0x28>
 800d18e:	2010      	movs	r0, #16
 800d190:	f7ff ff42 	bl	800d018 <malloc>
 800d194:	4602      	mov	r2, r0
 800d196:	61e0      	str	r0, [r4, #28]
 800d198:	b920      	cbnz	r0, 800d1a4 <_Balloc+0x20>
 800d19a:	4b18      	ldr	r3, [pc, #96]	@ (800d1fc <_Balloc+0x78>)
 800d19c:	4818      	ldr	r0, [pc, #96]	@ (800d200 <_Balloc+0x7c>)
 800d19e:	216b      	movs	r1, #107	@ 0x6b
 800d1a0:	f000 fdfc 	bl	800dd9c <__assert_func>
 800d1a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1a8:	6006      	str	r6, [r0, #0]
 800d1aa:	60c6      	str	r6, [r0, #12]
 800d1ac:	69e6      	ldr	r6, [r4, #28]
 800d1ae:	68f3      	ldr	r3, [r6, #12]
 800d1b0:	b183      	cbz	r3, 800d1d4 <_Balloc+0x50>
 800d1b2:	69e3      	ldr	r3, [r4, #28]
 800d1b4:	68db      	ldr	r3, [r3, #12]
 800d1b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d1ba:	b9b8      	cbnz	r0, 800d1ec <_Balloc+0x68>
 800d1bc:	2101      	movs	r1, #1
 800d1be:	fa01 f605 	lsl.w	r6, r1, r5
 800d1c2:	1d72      	adds	r2, r6, #5
 800d1c4:	0092      	lsls	r2, r2, #2
 800d1c6:	4620      	mov	r0, r4
 800d1c8:	f000 fe06 	bl	800ddd8 <_calloc_r>
 800d1cc:	b160      	cbz	r0, 800d1e8 <_Balloc+0x64>
 800d1ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d1d2:	e00e      	b.n	800d1f2 <_Balloc+0x6e>
 800d1d4:	2221      	movs	r2, #33	@ 0x21
 800d1d6:	2104      	movs	r1, #4
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f000 fdfd 	bl	800ddd8 <_calloc_r>
 800d1de:	69e3      	ldr	r3, [r4, #28]
 800d1e0:	60f0      	str	r0, [r6, #12]
 800d1e2:	68db      	ldr	r3, [r3, #12]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d1e4      	bne.n	800d1b2 <_Balloc+0x2e>
 800d1e8:	2000      	movs	r0, #0
 800d1ea:	bd70      	pop	{r4, r5, r6, pc}
 800d1ec:	6802      	ldr	r2, [r0, #0]
 800d1ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d1f8:	e7f7      	b.n	800d1ea <_Balloc+0x66>
 800d1fa:	bf00      	nop
 800d1fc:	0800edb9 	.word	0x0800edb9
 800d200:	0800ee39 	.word	0x0800ee39

0800d204 <_Bfree>:
 800d204:	b570      	push	{r4, r5, r6, lr}
 800d206:	69c6      	ldr	r6, [r0, #28]
 800d208:	4605      	mov	r5, r0
 800d20a:	460c      	mov	r4, r1
 800d20c:	b976      	cbnz	r6, 800d22c <_Bfree+0x28>
 800d20e:	2010      	movs	r0, #16
 800d210:	f7ff ff02 	bl	800d018 <malloc>
 800d214:	4602      	mov	r2, r0
 800d216:	61e8      	str	r0, [r5, #28]
 800d218:	b920      	cbnz	r0, 800d224 <_Bfree+0x20>
 800d21a:	4b09      	ldr	r3, [pc, #36]	@ (800d240 <_Bfree+0x3c>)
 800d21c:	4809      	ldr	r0, [pc, #36]	@ (800d244 <_Bfree+0x40>)
 800d21e:	218f      	movs	r1, #143	@ 0x8f
 800d220:	f000 fdbc 	bl	800dd9c <__assert_func>
 800d224:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d228:	6006      	str	r6, [r0, #0]
 800d22a:	60c6      	str	r6, [r0, #12]
 800d22c:	b13c      	cbz	r4, 800d23e <_Bfree+0x3a>
 800d22e:	69eb      	ldr	r3, [r5, #28]
 800d230:	6862      	ldr	r2, [r4, #4]
 800d232:	68db      	ldr	r3, [r3, #12]
 800d234:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d238:	6021      	str	r1, [r4, #0]
 800d23a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d23e:	bd70      	pop	{r4, r5, r6, pc}
 800d240:	0800edb9 	.word	0x0800edb9
 800d244:	0800ee39 	.word	0x0800ee39

0800d248 <__multadd>:
 800d248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	690d      	ldr	r5, [r1, #16]
 800d24e:	4607      	mov	r7, r0
 800d250:	460c      	mov	r4, r1
 800d252:	461e      	mov	r6, r3
 800d254:	f101 0c14 	add.w	ip, r1, #20
 800d258:	2000      	movs	r0, #0
 800d25a:	f8dc 3000 	ldr.w	r3, [ip]
 800d25e:	b299      	uxth	r1, r3
 800d260:	fb02 6101 	mla	r1, r2, r1, r6
 800d264:	0c1e      	lsrs	r6, r3, #16
 800d266:	0c0b      	lsrs	r3, r1, #16
 800d268:	fb02 3306 	mla	r3, r2, r6, r3
 800d26c:	b289      	uxth	r1, r1
 800d26e:	3001      	adds	r0, #1
 800d270:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d274:	4285      	cmp	r5, r0
 800d276:	f84c 1b04 	str.w	r1, [ip], #4
 800d27a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d27e:	dcec      	bgt.n	800d25a <__multadd+0x12>
 800d280:	b30e      	cbz	r6, 800d2c6 <__multadd+0x7e>
 800d282:	68a3      	ldr	r3, [r4, #8]
 800d284:	42ab      	cmp	r3, r5
 800d286:	dc19      	bgt.n	800d2bc <__multadd+0x74>
 800d288:	6861      	ldr	r1, [r4, #4]
 800d28a:	4638      	mov	r0, r7
 800d28c:	3101      	adds	r1, #1
 800d28e:	f7ff ff79 	bl	800d184 <_Balloc>
 800d292:	4680      	mov	r8, r0
 800d294:	b928      	cbnz	r0, 800d2a2 <__multadd+0x5a>
 800d296:	4602      	mov	r2, r0
 800d298:	4b0c      	ldr	r3, [pc, #48]	@ (800d2cc <__multadd+0x84>)
 800d29a:	480d      	ldr	r0, [pc, #52]	@ (800d2d0 <__multadd+0x88>)
 800d29c:	21ba      	movs	r1, #186	@ 0xba
 800d29e:	f000 fd7d 	bl	800dd9c <__assert_func>
 800d2a2:	6922      	ldr	r2, [r4, #16]
 800d2a4:	3202      	adds	r2, #2
 800d2a6:	f104 010c 	add.w	r1, r4, #12
 800d2aa:	0092      	lsls	r2, r2, #2
 800d2ac:	300c      	adds	r0, #12
 800d2ae:	f7ff f872 	bl	800c396 <memcpy>
 800d2b2:	4621      	mov	r1, r4
 800d2b4:	4638      	mov	r0, r7
 800d2b6:	f7ff ffa5 	bl	800d204 <_Bfree>
 800d2ba:	4644      	mov	r4, r8
 800d2bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d2c0:	3501      	adds	r5, #1
 800d2c2:	615e      	str	r6, [r3, #20]
 800d2c4:	6125      	str	r5, [r4, #16]
 800d2c6:	4620      	mov	r0, r4
 800d2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2cc:	0800ee28 	.word	0x0800ee28
 800d2d0:	0800ee39 	.word	0x0800ee39

0800d2d4 <__hi0bits>:
 800d2d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d2d8:	4603      	mov	r3, r0
 800d2da:	bf36      	itet	cc
 800d2dc:	0403      	lslcc	r3, r0, #16
 800d2de:	2000      	movcs	r0, #0
 800d2e0:	2010      	movcc	r0, #16
 800d2e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d2e6:	bf3c      	itt	cc
 800d2e8:	021b      	lslcc	r3, r3, #8
 800d2ea:	3008      	addcc	r0, #8
 800d2ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d2f0:	bf3c      	itt	cc
 800d2f2:	011b      	lslcc	r3, r3, #4
 800d2f4:	3004      	addcc	r0, #4
 800d2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2fa:	bf3c      	itt	cc
 800d2fc:	009b      	lslcc	r3, r3, #2
 800d2fe:	3002      	addcc	r0, #2
 800d300:	2b00      	cmp	r3, #0
 800d302:	db05      	blt.n	800d310 <__hi0bits+0x3c>
 800d304:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d308:	f100 0001 	add.w	r0, r0, #1
 800d30c:	bf08      	it	eq
 800d30e:	2020      	moveq	r0, #32
 800d310:	4770      	bx	lr

0800d312 <__lo0bits>:
 800d312:	6803      	ldr	r3, [r0, #0]
 800d314:	4602      	mov	r2, r0
 800d316:	f013 0007 	ands.w	r0, r3, #7
 800d31a:	d00b      	beq.n	800d334 <__lo0bits+0x22>
 800d31c:	07d9      	lsls	r1, r3, #31
 800d31e:	d421      	bmi.n	800d364 <__lo0bits+0x52>
 800d320:	0798      	lsls	r0, r3, #30
 800d322:	bf49      	itett	mi
 800d324:	085b      	lsrmi	r3, r3, #1
 800d326:	089b      	lsrpl	r3, r3, #2
 800d328:	2001      	movmi	r0, #1
 800d32a:	6013      	strmi	r3, [r2, #0]
 800d32c:	bf5c      	itt	pl
 800d32e:	6013      	strpl	r3, [r2, #0]
 800d330:	2002      	movpl	r0, #2
 800d332:	4770      	bx	lr
 800d334:	b299      	uxth	r1, r3
 800d336:	b909      	cbnz	r1, 800d33c <__lo0bits+0x2a>
 800d338:	0c1b      	lsrs	r3, r3, #16
 800d33a:	2010      	movs	r0, #16
 800d33c:	b2d9      	uxtb	r1, r3
 800d33e:	b909      	cbnz	r1, 800d344 <__lo0bits+0x32>
 800d340:	3008      	adds	r0, #8
 800d342:	0a1b      	lsrs	r3, r3, #8
 800d344:	0719      	lsls	r1, r3, #28
 800d346:	bf04      	itt	eq
 800d348:	091b      	lsreq	r3, r3, #4
 800d34a:	3004      	addeq	r0, #4
 800d34c:	0799      	lsls	r1, r3, #30
 800d34e:	bf04      	itt	eq
 800d350:	089b      	lsreq	r3, r3, #2
 800d352:	3002      	addeq	r0, #2
 800d354:	07d9      	lsls	r1, r3, #31
 800d356:	d403      	bmi.n	800d360 <__lo0bits+0x4e>
 800d358:	085b      	lsrs	r3, r3, #1
 800d35a:	f100 0001 	add.w	r0, r0, #1
 800d35e:	d003      	beq.n	800d368 <__lo0bits+0x56>
 800d360:	6013      	str	r3, [r2, #0]
 800d362:	4770      	bx	lr
 800d364:	2000      	movs	r0, #0
 800d366:	4770      	bx	lr
 800d368:	2020      	movs	r0, #32
 800d36a:	4770      	bx	lr

0800d36c <__i2b>:
 800d36c:	b510      	push	{r4, lr}
 800d36e:	460c      	mov	r4, r1
 800d370:	2101      	movs	r1, #1
 800d372:	f7ff ff07 	bl	800d184 <_Balloc>
 800d376:	4602      	mov	r2, r0
 800d378:	b928      	cbnz	r0, 800d386 <__i2b+0x1a>
 800d37a:	4b05      	ldr	r3, [pc, #20]	@ (800d390 <__i2b+0x24>)
 800d37c:	4805      	ldr	r0, [pc, #20]	@ (800d394 <__i2b+0x28>)
 800d37e:	f240 1145 	movw	r1, #325	@ 0x145
 800d382:	f000 fd0b 	bl	800dd9c <__assert_func>
 800d386:	2301      	movs	r3, #1
 800d388:	6144      	str	r4, [r0, #20]
 800d38a:	6103      	str	r3, [r0, #16]
 800d38c:	bd10      	pop	{r4, pc}
 800d38e:	bf00      	nop
 800d390:	0800ee28 	.word	0x0800ee28
 800d394:	0800ee39 	.word	0x0800ee39

0800d398 <__multiply>:
 800d398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39c:	4617      	mov	r7, r2
 800d39e:	690a      	ldr	r2, [r1, #16]
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	bfa8      	it	ge
 800d3a6:	463b      	movge	r3, r7
 800d3a8:	4689      	mov	r9, r1
 800d3aa:	bfa4      	itt	ge
 800d3ac:	460f      	movge	r7, r1
 800d3ae:	4699      	movge	r9, r3
 800d3b0:	693d      	ldr	r5, [r7, #16]
 800d3b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	6879      	ldr	r1, [r7, #4]
 800d3ba:	eb05 060a 	add.w	r6, r5, sl
 800d3be:	42b3      	cmp	r3, r6
 800d3c0:	b085      	sub	sp, #20
 800d3c2:	bfb8      	it	lt
 800d3c4:	3101      	addlt	r1, #1
 800d3c6:	f7ff fedd 	bl	800d184 <_Balloc>
 800d3ca:	b930      	cbnz	r0, 800d3da <__multiply+0x42>
 800d3cc:	4602      	mov	r2, r0
 800d3ce:	4b41      	ldr	r3, [pc, #260]	@ (800d4d4 <__multiply+0x13c>)
 800d3d0:	4841      	ldr	r0, [pc, #260]	@ (800d4d8 <__multiply+0x140>)
 800d3d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d3d6:	f000 fce1 	bl	800dd9c <__assert_func>
 800d3da:	f100 0414 	add.w	r4, r0, #20
 800d3de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d3e2:	4623      	mov	r3, r4
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	4573      	cmp	r3, lr
 800d3e8:	d320      	bcc.n	800d42c <__multiply+0x94>
 800d3ea:	f107 0814 	add.w	r8, r7, #20
 800d3ee:	f109 0114 	add.w	r1, r9, #20
 800d3f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d3f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d3fa:	9302      	str	r3, [sp, #8]
 800d3fc:	1beb      	subs	r3, r5, r7
 800d3fe:	3b15      	subs	r3, #21
 800d400:	f023 0303 	bic.w	r3, r3, #3
 800d404:	3304      	adds	r3, #4
 800d406:	3715      	adds	r7, #21
 800d408:	42bd      	cmp	r5, r7
 800d40a:	bf38      	it	cc
 800d40c:	2304      	movcc	r3, #4
 800d40e:	9301      	str	r3, [sp, #4]
 800d410:	9b02      	ldr	r3, [sp, #8]
 800d412:	9103      	str	r1, [sp, #12]
 800d414:	428b      	cmp	r3, r1
 800d416:	d80c      	bhi.n	800d432 <__multiply+0x9a>
 800d418:	2e00      	cmp	r6, #0
 800d41a:	dd03      	ble.n	800d424 <__multiply+0x8c>
 800d41c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d420:	2b00      	cmp	r3, #0
 800d422:	d055      	beq.n	800d4d0 <__multiply+0x138>
 800d424:	6106      	str	r6, [r0, #16]
 800d426:	b005      	add	sp, #20
 800d428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d42c:	f843 2b04 	str.w	r2, [r3], #4
 800d430:	e7d9      	b.n	800d3e6 <__multiply+0x4e>
 800d432:	f8b1 a000 	ldrh.w	sl, [r1]
 800d436:	f1ba 0f00 	cmp.w	sl, #0
 800d43a:	d01f      	beq.n	800d47c <__multiply+0xe4>
 800d43c:	46c4      	mov	ip, r8
 800d43e:	46a1      	mov	r9, r4
 800d440:	2700      	movs	r7, #0
 800d442:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d446:	f8d9 3000 	ldr.w	r3, [r9]
 800d44a:	fa1f fb82 	uxth.w	fp, r2
 800d44e:	b29b      	uxth	r3, r3
 800d450:	fb0a 330b 	mla	r3, sl, fp, r3
 800d454:	443b      	add	r3, r7
 800d456:	f8d9 7000 	ldr.w	r7, [r9]
 800d45a:	0c12      	lsrs	r2, r2, #16
 800d45c:	0c3f      	lsrs	r7, r7, #16
 800d45e:	fb0a 7202 	mla	r2, sl, r2, r7
 800d462:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d466:	b29b      	uxth	r3, r3
 800d468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d46c:	4565      	cmp	r5, ip
 800d46e:	f849 3b04 	str.w	r3, [r9], #4
 800d472:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d476:	d8e4      	bhi.n	800d442 <__multiply+0xaa>
 800d478:	9b01      	ldr	r3, [sp, #4]
 800d47a:	50e7      	str	r7, [r4, r3]
 800d47c:	9b03      	ldr	r3, [sp, #12]
 800d47e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d482:	3104      	adds	r1, #4
 800d484:	f1b9 0f00 	cmp.w	r9, #0
 800d488:	d020      	beq.n	800d4cc <__multiply+0x134>
 800d48a:	6823      	ldr	r3, [r4, #0]
 800d48c:	4647      	mov	r7, r8
 800d48e:	46a4      	mov	ip, r4
 800d490:	f04f 0a00 	mov.w	sl, #0
 800d494:	f8b7 b000 	ldrh.w	fp, [r7]
 800d498:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d49c:	fb09 220b 	mla	r2, r9, fp, r2
 800d4a0:	4452      	add	r2, sl
 800d4a2:	b29b      	uxth	r3, r3
 800d4a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4a8:	f84c 3b04 	str.w	r3, [ip], #4
 800d4ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800d4b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800d4b8:	fb09 330a 	mla	r3, r9, sl, r3
 800d4bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d4c0:	42bd      	cmp	r5, r7
 800d4c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4c6:	d8e5      	bhi.n	800d494 <__multiply+0xfc>
 800d4c8:	9a01      	ldr	r2, [sp, #4]
 800d4ca:	50a3      	str	r3, [r4, r2]
 800d4cc:	3404      	adds	r4, #4
 800d4ce:	e79f      	b.n	800d410 <__multiply+0x78>
 800d4d0:	3e01      	subs	r6, #1
 800d4d2:	e7a1      	b.n	800d418 <__multiply+0x80>
 800d4d4:	0800ee28 	.word	0x0800ee28
 800d4d8:	0800ee39 	.word	0x0800ee39

0800d4dc <__pow5mult>:
 800d4dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4e0:	4615      	mov	r5, r2
 800d4e2:	f012 0203 	ands.w	r2, r2, #3
 800d4e6:	4607      	mov	r7, r0
 800d4e8:	460e      	mov	r6, r1
 800d4ea:	d007      	beq.n	800d4fc <__pow5mult+0x20>
 800d4ec:	4c25      	ldr	r4, [pc, #148]	@ (800d584 <__pow5mult+0xa8>)
 800d4ee:	3a01      	subs	r2, #1
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d4f6:	f7ff fea7 	bl	800d248 <__multadd>
 800d4fa:	4606      	mov	r6, r0
 800d4fc:	10ad      	asrs	r5, r5, #2
 800d4fe:	d03d      	beq.n	800d57c <__pow5mult+0xa0>
 800d500:	69fc      	ldr	r4, [r7, #28]
 800d502:	b97c      	cbnz	r4, 800d524 <__pow5mult+0x48>
 800d504:	2010      	movs	r0, #16
 800d506:	f7ff fd87 	bl	800d018 <malloc>
 800d50a:	4602      	mov	r2, r0
 800d50c:	61f8      	str	r0, [r7, #28]
 800d50e:	b928      	cbnz	r0, 800d51c <__pow5mult+0x40>
 800d510:	4b1d      	ldr	r3, [pc, #116]	@ (800d588 <__pow5mult+0xac>)
 800d512:	481e      	ldr	r0, [pc, #120]	@ (800d58c <__pow5mult+0xb0>)
 800d514:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d518:	f000 fc40 	bl	800dd9c <__assert_func>
 800d51c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d520:	6004      	str	r4, [r0, #0]
 800d522:	60c4      	str	r4, [r0, #12]
 800d524:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d528:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d52c:	b94c      	cbnz	r4, 800d542 <__pow5mult+0x66>
 800d52e:	f240 2171 	movw	r1, #625	@ 0x271
 800d532:	4638      	mov	r0, r7
 800d534:	f7ff ff1a 	bl	800d36c <__i2b>
 800d538:	2300      	movs	r3, #0
 800d53a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d53e:	4604      	mov	r4, r0
 800d540:	6003      	str	r3, [r0, #0]
 800d542:	f04f 0900 	mov.w	r9, #0
 800d546:	07eb      	lsls	r3, r5, #31
 800d548:	d50a      	bpl.n	800d560 <__pow5mult+0x84>
 800d54a:	4631      	mov	r1, r6
 800d54c:	4622      	mov	r2, r4
 800d54e:	4638      	mov	r0, r7
 800d550:	f7ff ff22 	bl	800d398 <__multiply>
 800d554:	4631      	mov	r1, r6
 800d556:	4680      	mov	r8, r0
 800d558:	4638      	mov	r0, r7
 800d55a:	f7ff fe53 	bl	800d204 <_Bfree>
 800d55e:	4646      	mov	r6, r8
 800d560:	106d      	asrs	r5, r5, #1
 800d562:	d00b      	beq.n	800d57c <__pow5mult+0xa0>
 800d564:	6820      	ldr	r0, [r4, #0]
 800d566:	b938      	cbnz	r0, 800d578 <__pow5mult+0x9c>
 800d568:	4622      	mov	r2, r4
 800d56a:	4621      	mov	r1, r4
 800d56c:	4638      	mov	r0, r7
 800d56e:	f7ff ff13 	bl	800d398 <__multiply>
 800d572:	6020      	str	r0, [r4, #0]
 800d574:	f8c0 9000 	str.w	r9, [r0]
 800d578:	4604      	mov	r4, r0
 800d57a:	e7e4      	b.n	800d546 <__pow5mult+0x6a>
 800d57c:	4630      	mov	r0, r6
 800d57e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d582:	bf00      	nop
 800d584:	0800eeec 	.word	0x0800eeec
 800d588:	0800edb9 	.word	0x0800edb9
 800d58c:	0800ee39 	.word	0x0800ee39

0800d590 <__lshift>:
 800d590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d594:	460c      	mov	r4, r1
 800d596:	6849      	ldr	r1, [r1, #4]
 800d598:	6923      	ldr	r3, [r4, #16]
 800d59a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d59e:	68a3      	ldr	r3, [r4, #8]
 800d5a0:	4607      	mov	r7, r0
 800d5a2:	4691      	mov	r9, r2
 800d5a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d5a8:	f108 0601 	add.w	r6, r8, #1
 800d5ac:	42b3      	cmp	r3, r6
 800d5ae:	db0b      	blt.n	800d5c8 <__lshift+0x38>
 800d5b0:	4638      	mov	r0, r7
 800d5b2:	f7ff fde7 	bl	800d184 <_Balloc>
 800d5b6:	4605      	mov	r5, r0
 800d5b8:	b948      	cbnz	r0, 800d5ce <__lshift+0x3e>
 800d5ba:	4602      	mov	r2, r0
 800d5bc:	4b28      	ldr	r3, [pc, #160]	@ (800d660 <__lshift+0xd0>)
 800d5be:	4829      	ldr	r0, [pc, #164]	@ (800d664 <__lshift+0xd4>)
 800d5c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d5c4:	f000 fbea 	bl	800dd9c <__assert_func>
 800d5c8:	3101      	adds	r1, #1
 800d5ca:	005b      	lsls	r3, r3, #1
 800d5cc:	e7ee      	b.n	800d5ac <__lshift+0x1c>
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	f100 0114 	add.w	r1, r0, #20
 800d5d4:	f100 0210 	add.w	r2, r0, #16
 800d5d8:	4618      	mov	r0, r3
 800d5da:	4553      	cmp	r3, sl
 800d5dc:	db33      	blt.n	800d646 <__lshift+0xb6>
 800d5de:	6920      	ldr	r0, [r4, #16]
 800d5e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d5e4:	f104 0314 	add.w	r3, r4, #20
 800d5e8:	f019 091f 	ands.w	r9, r9, #31
 800d5ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d5f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d5f4:	d02b      	beq.n	800d64e <__lshift+0xbe>
 800d5f6:	f1c9 0e20 	rsb	lr, r9, #32
 800d5fa:	468a      	mov	sl, r1
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	6818      	ldr	r0, [r3, #0]
 800d600:	fa00 f009 	lsl.w	r0, r0, r9
 800d604:	4310      	orrs	r0, r2
 800d606:	f84a 0b04 	str.w	r0, [sl], #4
 800d60a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d60e:	459c      	cmp	ip, r3
 800d610:	fa22 f20e 	lsr.w	r2, r2, lr
 800d614:	d8f3      	bhi.n	800d5fe <__lshift+0x6e>
 800d616:	ebac 0304 	sub.w	r3, ip, r4
 800d61a:	3b15      	subs	r3, #21
 800d61c:	f023 0303 	bic.w	r3, r3, #3
 800d620:	3304      	adds	r3, #4
 800d622:	f104 0015 	add.w	r0, r4, #21
 800d626:	4560      	cmp	r0, ip
 800d628:	bf88      	it	hi
 800d62a:	2304      	movhi	r3, #4
 800d62c:	50ca      	str	r2, [r1, r3]
 800d62e:	b10a      	cbz	r2, 800d634 <__lshift+0xa4>
 800d630:	f108 0602 	add.w	r6, r8, #2
 800d634:	3e01      	subs	r6, #1
 800d636:	4638      	mov	r0, r7
 800d638:	612e      	str	r6, [r5, #16]
 800d63a:	4621      	mov	r1, r4
 800d63c:	f7ff fde2 	bl	800d204 <_Bfree>
 800d640:	4628      	mov	r0, r5
 800d642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d646:	f842 0f04 	str.w	r0, [r2, #4]!
 800d64a:	3301      	adds	r3, #1
 800d64c:	e7c5      	b.n	800d5da <__lshift+0x4a>
 800d64e:	3904      	subs	r1, #4
 800d650:	f853 2b04 	ldr.w	r2, [r3], #4
 800d654:	f841 2f04 	str.w	r2, [r1, #4]!
 800d658:	459c      	cmp	ip, r3
 800d65a:	d8f9      	bhi.n	800d650 <__lshift+0xc0>
 800d65c:	e7ea      	b.n	800d634 <__lshift+0xa4>
 800d65e:	bf00      	nop
 800d660:	0800ee28 	.word	0x0800ee28
 800d664:	0800ee39 	.word	0x0800ee39

0800d668 <__mcmp>:
 800d668:	690a      	ldr	r2, [r1, #16]
 800d66a:	4603      	mov	r3, r0
 800d66c:	6900      	ldr	r0, [r0, #16]
 800d66e:	1a80      	subs	r0, r0, r2
 800d670:	b530      	push	{r4, r5, lr}
 800d672:	d10e      	bne.n	800d692 <__mcmp+0x2a>
 800d674:	3314      	adds	r3, #20
 800d676:	3114      	adds	r1, #20
 800d678:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d67c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d680:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d684:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d688:	4295      	cmp	r5, r2
 800d68a:	d003      	beq.n	800d694 <__mcmp+0x2c>
 800d68c:	d205      	bcs.n	800d69a <__mcmp+0x32>
 800d68e:	f04f 30ff 	mov.w	r0, #4294967295
 800d692:	bd30      	pop	{r4, r5, pc}
 800d694:	42a3      	cmp	r3, r4
 800d696:	d3f3      	bcc.n	800d680 <__mcmp+0x18>
 800d698:	e7fb      	b.n	800d692 <__mcmp+0x2a>
 800d69a:	2001      	movs	r0, #1
 800d69c:	e7f9      	b.n	800d692 <__mcmp+0x2a>
	...

0800d6a0 <__mdiff>:
 800d6a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6a4:	4689      	mov	r9, r1
 800d6a6:	4606      	mov	r6, r0
 800d6a8:	4611      	mov	r1, r2
 800d6aa:	4648      	mov	r0, r9
 800d6ac:	4614      	mov	r4, r2
 800d6ae:	f7ff ffdb 	bl	800d668 <__mcmp>
 800d6b2:	1e05      	subs	r5, r0, #0
 800d6b4:	d112      	bne.n	800d6dc <__mdiff+0x3c>
 800d6b6:	4629      	mov	r1, r5
 800d6b8:	4630      	mov	r0, r6
 800d6ba:	f7ff fd63 	bl	800d184 <_Balloc>
 800d6be:	4602      	mov	r2, r0
 800d6c0:	b928      	cbnz	r0, 800d6ce <__mdiff+0x2e>
 800d6c2:	4b3f      	ldr	r3, [pc, #252]	@ (800d7c0 <__mdiff+0x120>)
 800d6c4:	f240 2137 	movw	r1, #567	@ 0x237
 800d6c8:	483e      	ldr	r0, [pc, #248]	@ (800d7c4 <__mdiff+0x124>)
 800d6ca:	f000 fb67 	bl	800dd9c <__assert_func>
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d6d4:	4610      	mov	r0, r2
 800d6d6:	b003      	add	sp, #12
 800d6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6dc:	bfbc      	itt	lt
 800d6de:	464b      	movlt	r3, r9
 800d6e0:	46a1      	movlt	r9, r4
 800d6e2:	4630      	mov	r0, r6
 800d6e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d6e8:	bfba      	itte	lt
 800d6ea:	461c      	movlt	r4, r3
 800d6ec:	2501      	movlt	r5, #1
 800d6ee:	2500      	movge	r5, #0
 800d6f0:	f7ff fd48 	bl	800d184 <_Balloc>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	b918      	cbnz	r0, 800d700 <__mdiff+0x60>
 800d6f8:	4b31      	ldr	r3, [pc, #196]	@ (800d7c0 <__mdiff+0x120>)
 800d6fa:	f240 2145 	movw	r1, #581	@ 0x245
 800d6fe:	e7e3      	b.n	800d6c8 <__mdiff+0x28>
 800d700:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d704:	6926      	ldr	r6, [r4, #16]
 800d706:	60c5      	str	r5, [r0, #12]
 800d708:	f109 0310 	add.w	r3, r9, #16
 800d70c:	f109 0514 	add.w	r5, r9, #20
 800d710:	f104 0e14 	add.w	lr, r4, #20
 800d714:	f100 0b14 	add.w	fp, r0, #20
 800d718:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d71c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d720:	9301      	str	r3, [sp, #4]
 800d722:	46d9      	mov	r9, fp
 800d724:	f04f 0c00 	mov.w	ip, #0
 800d728:	9b01      	ldr	r3, [sp, #4]
 800d72a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d72e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d732:	9301      	str	r3, [sp, #4]
 800d734:	fa1f f38a 	uxth.w	r3, sl
 800d738:	4619      	mov	r1, r3
 800d73a:	b283      	uxth	r3, r0
 800d73c:	1acb      	subs	r3, r1, r3
 800d73e:	0c00      	lsrs	r0, r0, #16
 800d740:	4463      	add	r3, ip
 800d742:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d746:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d74a:	b29b      	uxth	r3, r3
 800d74c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d750:	4576      	cmp	r6, lr
 800d752:	f849 3b04 	str.w	r3, [r9], #4
 800d756:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d75a:	d8e5      	bhi.n	800d728 <__mdiff+0x88>
 800d75c:	1b33      	subs	r3, r6, r4
 800d75e:	3b15      	subs	r3, #21
 800d760:	f023 0303 	bic.w	r3, r3, #3
 800d764:	3415      	adds	r4, #21
 800d766:	3304      	adds	r3, #4
 800d768:	42a6      	cmp	r6, r4
 800d76a:	bf38      	it	cc
 800d76c:	2304      	movcc	r3, #4
 800d76e:	441d      	add	r5, r3
 800d770:	445b      	add	r3, fp
 800d772:	461e      	mov	r6, r3
 800d774:	462c      	mov	r4, r5
 800d776:	4544      	cmp	r4, r8
 800d778:	d30e      	bcc.n	800d798 <__mdiff+0xf8>
 800d77a:	f108 0103 	add.w	r1, r8, #3
 800d77e:	1b49      	subs	r1, r1, r5
 800d780:	f021 0103 	bic.w	r1, r1, #3
 800d784:	3d03      	subs	r5, #3
 800d786:	45a8      	cmp	r8, r5
 800d788:	bf38      	it	cc
 800d78a:	2100      	movcc	r1, #0
 800d78c:	440b      	add	r3, r1
 800d78e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d792:	b191      	cbz	r1, 800d7ba <__mdiff+0x11a>
 800d794:	6117      	str	r7, [r2, #16]
 800d796:	e79d      	b.n	800d6d4 <__mdiff+0x34>
 800d798:	f854 1b04 	ldr.w	r1, [r4], #4
 800d79c:	46e6      	mov	lr, ip
 800d79e:	0c08      	lsrs	r0, r1, #16
 800d7a0:	fa1c fc81 	uxtah	ip, ip, r1
 800d7a4:	4471      	add	r1, lr
 800d7a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d7aa:	b289      	uxth	r1, r1
 800d7ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d7b0:	f846 1b04 	str.w	r1, [r6], #4
 800d7b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7b8:	e7dd      	b.n	800d776 <__mdiff+0xd6>
 800d7ba:	3f01      	subs	r7, #1
 800d7bc:	e7e7      	b.n	800d78e <__mdiff+0xee>
 800d7be:	bf00      	nop
 800d7c0:	0800ee28 	.word	0x0800ee28
 800d7c4:	0800ee39 	.word	0x0800ee39

0800d7c8 <__d2b>:
 800d7c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d7cc:	460f      	mov	r7, r1
 800d7ce:	2101      	movs	r1, #1
 800d7d0:	ec59 8b10 	vmov	r8, r9, d0
 800d7d4:	4616      	mov	r6, r2
 800d7d6:	f7ff fcd5 	bl	800d184 <_Balloc>
 800d7da:	4604      	mov	r4, r0
 800d7dc:	b930      	cbnz	r0, 800d7ec <__d2b+0x24>
 800d7de:	4602      	mov	r2, r0
 800d7e0:	4b23      	ldr	r3, [pc, #140]	@ (800d870 <__d2b+0xa8>)
 800d7e2:	4824      	ldr	r0, [pc, #144]	@ (800d874 <__d2b+0xac>)
 800d7e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800d7e8:	f000 fad8 	bl	800dd9c <__assert_func>
 800d7ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d7f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d7f4:	b10d      	cbz	r5, 800d7fa <__d2b+0x32>
 800d7f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d7fa:	9301      	str	r3, [sp, #4]
 800d7fc:	f1b8 0300 	subs.w	r3, r8, #0
 800d800:	d023      	beq.n	800d84a <__d2b+0x82>
 800d802:	4668      	mov	r0, sp
 800d804:	9300      	str	r3, [sp, #0]
 800d806:	f7ff fd84 	bl	800d312 <__lo0bits>
 800d80a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d80e:	b1d0      	cbz	r0, 800d846 <__d2b+0x7e>
 800d810:	f1c0 0320 	rsb	r3, r0, #32
 800d814:	fa02 f303 	lsl.w	r3, r2, r3
 800d818:	430b      	orrs	r3, r1
 800d81a:	40c2      	lsrs	r2, r0
 800d81c:	6163      	str	r3, [r4, #20]
 800d81e:	9201      	str	r2, [sp, #4]
 800d820:	9b01      	ldr	r3, [sp, #4]
 800d822:	61a3      	str	r3, [r4, #24]
 800d824:	2b00      	cmp	r3, #0
 800d826:	bf0c      	ite	eq
 800d828:	2201      	moveq	r2, #1
 800d82a:	2202      	movne	r2, #2
 800d82c:	6122      	str	r2, [r4, #16]
 800d82e:	b1a5      	cbz	r5, 800d85a <__d2b+0x92>
 800d830:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d834:	4405      	add	r5, r0
 800d836:	603d      	str	r5, [r7, #0]
 800d838:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d83c:	6030      	str	r0, [r6, #0]
 800d83e:	4620      	mov	r0, r4
 800d840:	b003      	add	sp, #12
 800d842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d846:	6161      	str	r1, [r4, #20]
 800d848:	e7ea      	b.n	800d820 <__d2b+0x58>
 800d84a:	a801      	add	r0, sp, #4
 800d84c:	f7ff fd61 	bl	800d312 <__lo0bits>
 800d850:	9b01      	ldr	r3, [sp, #4]
 800d852:	6163      	str	r3, [r4, #20]
 800d854:	3020      	adds	r0, #32
 800d856:	2201      	movs	r2, #1
 800d858:	e7e8      	b.n	800d82c <__d2b+0x64>
 800d85a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d85e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d862:	6038      	str	r0, [r7, #0]
 800d864:	6918      	ldr	r0, [r3, #16]
 800d866:	f7ff fd35 	bl	800d2d4 <__hi0bits>
 800d86a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d86e:	e7e5      	b.n	800d83c <__d2b+0x74>
 800d870:	0800ee28 	.word	0x0800ee28
 800d874:	0800ee39 	.word	0x0800ee39

0800d878 <__sfputc_r>:
 800d878:	6893      	ldr	r3, [r2, #8]
 800d87a:	3b01      	subs	r3, #1
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	b410      	push	{r4}
 800d880:	6093      	str	r3, [r2, #8]
 800d882:	da08      	bge.n	800d896 <__sfputc_r+0x1e>
 800d884:	6994      	ldr	r4, [r2, #24]
 800d886:	42a3      	cmp	r3, r4
 800d888:	db01      	blt.n	800d88e <__sfputc_r+0x16>
 800d88a:	290a      	cmp	r1, #10
 800d88c:	d103      	bne.n	800d896 <__sfputc_r+0x1e>
 800d88e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d892:	f000 b9df 	b.w	800dc54 <__swbuf_r>
 800d896:	6813      	ldr	r3, [r2, #0]
 800d898:	1c58      	adds	r0, r3, #1
 800d89a:	6010      	str	r0, [r2, #0]
 800d89c:	7019      	strb	r1, [r3, #0]
 800d89e:	4608      	mov	r0, r1
 800d8a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8a4:	4770      	bx	lr

0800d8a6 <__sfputs_r>:
 800d8a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8a8:	4606      	mov	r6, r0
 800d8aa:	460f      	mov	r7, r1
 800d8ac:	4614      	mov	r4, r2
 800d8ae:	18d5      	adds	r5, r2, r3
 800d8b0:	42ac      	cmp	r4, r5
 800d8b2:	d101      	bne.n	800d8b8 <__sfputs_r+0x12>
 800d8b4:	2000      	movs	r0, #0
 800d8b6:	e007      	b.n	800d8c8 <__sfputs_r+0x22>
 800d8b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8bc:	463a      	mov	r2, r7
 800d8be:	4630      	mov	r0, r6
 800d8c0:	f7ff ffda 	bl	800d878 <__sfputc_r>
 800d8c4:	1c43      	adds	r3, r0, #1
 800d8c6:	d1f3      	bne.n	800d8b0 <__sfputs_r+0xa>
 800d8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8cc <_vfiprintf_r>:
 800d8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8d0:	460d      	mov	r5, r1
 800d8d2:	b09d      	sub	sp, #116	@ 0x74
 800d8d4:	4614      	mov	r4, r2
 800d8d6:	4698      	mov	r8, r3
 800d8d8:	4606      	mov	r6, r0
 800d8da:	b118      	cbz	r0, 800d8e4 <_vfiprintf_r+0x18>
 800d8dc:	6a03      	ldr	r3, [r0, #32]
 800d8de:	b90b      	cbnz	r3, 800d8e4 <_vfiprintf_r+0x18>
 800d8e0:	f7fe fc60 	bl	800c1a4 <__sinit>
 800d8e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8e6:	07d9      	lsls	r1, r3, #31
 800d8e8:	d405      	bmi.n	800d8f6 <_vfiprintf_r+0x2a>
 800d8ea:	89ab      	ldrh	r3, [r5, #12]
 800d8ec:	059a      	lsls	r2, r3, #22
 800d8ee:	d402      	bmi.n	800d8f6 <_vfiprintf_r+0x2a>
 800d8f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8f2:	f7fe fd4e 	bl	800c392 <__retarget_lock_acquire_recursive>
 800d8f6:	89ab      	ldrh	r3, [r5, #12]
 800d8f8:	071b      	lsls	r3, r3, #28
 800d8fa:	d501      	bpl.n	800d900 <_vfiprintf_r+0x34>
 800d8fc:	692b      	ldr	r3, [r5, #16]
 800d8fe:	b99b      	cbnz	r3, 800d928 <_vfiprintf_r+0x5c>
 800d900:	4629      	mov	r1, r5
 800d902:	4630      	mov	r0, r6
 800d904:	f000 f9e4 	bl	800dcd0 <__swsetup_r>
 800d908:	b170      	cbz	r0, 800d928 <_vfiprintf_r+0x5c>
 800d90a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d90c:	07dc      	lsls	r4, r3, #31
 800d90e:	d504      	bpl.n	800d91a <_vfiprintf_r+0x4e>
 800d910:	f04f 30ff 	mov.w	r0, #4294967295
 800d914:	b01d      	add	sp, #116	@ 0x74
 800d916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d91a:	89ab      	ldrh	r3, [r5, #12]
 800d91c:	0598      	lsls	r0, r3, #22
 800d91e:	d4f7      	bmi.n	800d910 <_vfiprintf_r+0x44>
 800d920:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d922:	f7fe fd37 	bl	800c394 <__retarget_lock_release_recursive>
 800d926:	e7f3      	b.n	800d910 <_vfiprintf_r+0x44>
 800d928:	2300      	movs	r3, #0
 800d92a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d92c:	2320      	movs	r3, #32
 800d92e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d932:	f8cd 800c 	str.w	r8, [sp, #12]
 800d936:	2330      	movs	r3, #48	@ 0x30
 800d938:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dae8 <_vfiprintf_r+0x21c>
 800d93c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d940:	f04f 0901 	mov.w	r9, #1
 800d944:	4623      	mov	r3, r4
 800d946:	469a      	mov	sl, r3
 800d948:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d94c:	b10a      	cbz	r2, 800d952 <_vfiprintf_r+0x86>
 800d94e:	2a25      	cmp	r2, #37	@ 0x25
 800d950:	d1f9      	bne.n	800d946 <_vfiprintf_r+0x7a>
 800d952:	ebba 0b04 	subs.w	fp, sl, r4
 800d956:	d00b      	beq.n	800d970 <_vfiprintf_r+0xa4>
 800d958:	465b      	mov	r3, fp
 800d95a:	4622      	mov	r2, r4
 800d95c:	4629      	mov	r1, r5
 800d95e:	4630      	mov	r0, r6
 800d960:	f7ff ffa1 	bl	800d8a6 <__sfputs_r>
 800d964:	3001      	adds	r0, #1
 800d966:	f000 80a7 	beq.w	800dab8 <_vfiprintf_r+0x1ec>
 800d96a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d96c:	445a      	add	r2, fp
 800d96e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d970:	f89a 3000 	ldrb.w	r3, [sl]
 800d974:	2b00      	cmp	r3, #0
 800d976:	f000 809f 	beq.w	800dab8 <_vfiprintf_r+0x1ec>
 800d97a:	2300      	movs	r3, #0
 800d97c:	f04f 32ff 	mov.w	r2, #4294967295
 800d980:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d984:	f10a 0a01 	add.w	sl, sl, #1
 800d988:	9304      	str	r3, [sp, #16]
 800d98a:	9307      	str	r3, [sp, #28]
 800d98c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d990:	931a      	str	r3, [sp, #104]	@ 0x68
 800d992:	4654      	mov	r4, sl
 800d994:	2205      	movs	r2, #5
 800d996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d99a:	4853      	ldr	r0, [pc, #332]	@ (800dae8 <_vfiprintf_r+0x21c>)
 800d99c:	f7f2 fca8 	bl	80002f0 <memchr>
 800d9a0:	9a04      	ldr	r2, [sp, #16]
 800d9a2:	b9d8      	cbnz	r0, 800d9dc <_vfiprintf_r+0x110>
 800d9a4:	06d1      	lsls	r1, r2, #27
 800d9a6:	bf44      	itt	mi
 800d9a8:	2320      	movmi	r3, #32
 800d9aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9ae:	0713      	lsls	r3, r2, #28
 800d9b0:	bf44      	itt	mi
 800d9b2:	232b      	movmi	r3, #43	@ 0x2b
 800d9b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9b8:	f89a 3000 	ldrb.w	r3, [sl]
 800d9bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9be:	d015      	beq.n	800d9ec <_vfiprintf_r+0x120>
 800d9c0:	9a07      	ldr	r2, [sp, #28]
 800d9c2:	4654      	mov	r4, sl
 800d9c4:	2000      	movs	r0, #0
 800d9c6:	f04f 0c0a 	mov.w	ip, #10
 800d9ca:	4621      	mov	r1, r4
 800d9cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9d0:	3b30      	subs	r3, #48	@ 0x30
 800d9d2:	2b09      	cmp	r3, #9
 800d9d4:	d94b      	bls.n	800da6e <_vfiprintf_r+0x1a2>
 800d9d6:	b1b0      	cbz	r0, 800da06 <_vfiprintf_r+0x13a>
 800d9d8:	9207      	str	r2, [sp, #28]
 800d9da:	e014      	b.n	800da06 <_vfiprintf_r+0x13a>
 800d9dc:	eba0 0308 	sub.w	r3, r0, r8
 800d9e0:	fa09 f303 	lsl.w	r3, r9, r3
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	9304      	str	r3, [sp, #16]
 800d9e8:	46a2      	mov	sl, r4
 800d9ea:	e7d2      	b.n	800d992 <_vfiprintf_r+0xc6>
 800d9ec:	9b03      	ldr	r3, [sp, #12]
 800d9ee:	1d19      	adds	r1, r3, #4
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	9103      	str	r1, [sp, #12]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	bfbb      	ittet	lt
 800d9f8:	425b      	neglt	r3, r3
 800d9fa:	f042 0202 	orrlt.w	r2, r2, #2
 800d9fe:	9307      	strge	r3, [sp, #28]
 800da00:	9307      	strlt	r3, [sp, #28]
 800da02:	bfb8      	it	lt
 800da04:	9204      	strlt	r2, [sp, #16]
 800da06:	7823      	ldrb	r3, [r4, #0]
 800da08:	2b2e      	cmp	r3, #46	@ 0x2e
 800da0a:	d10a      	bne.n	800da22 <_vfiprintf_r+0x156>
 800da0c:	7863      	ldrb	r3, [r4, #1]
 800da0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800da10:	d132      	bne.n	800da78 <_vfiprintf_r+0x1ac>
 800da12:	9b03      	ldr	r3, [sp, #12]
 800da14:	1d1a      	adds	r2, r3, #4
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	9203      	str	r2, [sp, #12]
 800da1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da1e:	3402      	adds	r4, #2
 800da20:	9305      	str	r3, [sp, #20]
 800da22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800daf8 <_vfiprintf_r+0x22c>
 800da26:	7821      	ldrb	r1, [r4, #0]
 800da28:	2203      	movs	r2, #3
 800da2a:	4650      	mov	r0, sl
 800da2c:	f7f2 fc60 	bl	80002f0 <memchr>
 800da30:	b138      	cbz	r0, 800da42 <_vfiprintf_r+0x176>
 800da32:	9b04      	ldr	r3, [sp, #16]
 800da34:	eba0 000a 	sub.w	r0, r0, sl
 800da38:	2240      	movs	r2, #64	@ 0x40
 800da3a:	4082      	lsls	r2, r0
 800da3c:	4313      	orrs	r3, r2
 800da3e:	3401      	adds	r4, #1
 800da40:	9304      	str	r3, [sp, #16]
 800da42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da46:	4829      	ldr	r0, [pc, #164]	@ (800daec <_vfiprintf_r+0x220>)
 800da48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da4c:	2206      	movs	r2, #6
 800da4e:	f7f2 fc4f 	bl	80002f0 <memchr>
 800da52:	2800      	cmp	r0, #0
 800da54:	d03f      	beq.n	800dad6 <_vfiprintf_r+0x20a>
 800da56:	4b26      	ldr	r3, [pc, #152]	@ (800daf0 <_vfiprintf_r+0x224>)
 800da58:	bb1b      	cbnz	r3, 800daa2 <_vfiprintf_r+0x1d6>
 800da5a:	9b03      	ldr	r3, [sp, #12]
 800da5c:	3307      	adds	r3, #7
 800da5e:	f023 0307 	bic.w	r3, r3, #7
 800da62:	3308      	adds	r3, #8
 800da64:	9303      	str	r3, [sp, #12]
 800da66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da68:	443b      	add	r3, r7
 800da6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800da6c:	e76a      	b.n	800d944 <_vfiprintf_r+0x78>
 800da6e:	fb0c 3202 	mla	r2, ip, r2, r3
 800da72:	460c      	mov	r4, r1
 800da74:	2001      	movs	r0, #1
 800da76:	e7a8      	b.n	800d9ca <_vfiprintf_r+0xfe>
 800da78:	2300      	movs	r3, #0
 800da7a:	3401      	adds	r4, #1
 800da7c:	9305      	str	r3, [sp, #20]
 800da7e:	4619      	mov	r1, r3
 800da80:	f04f 0c0a 	mov.w	ip, #10
 800da84:	4620      	mov	r0, r4
 800da86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da8a:	3a30      	subs	r2, #48	@ 0x30
 800da8c:	2a09      	cmp	r2, #9
 800da8e:	d903      	bls.n	800da98 <_vfiprintf_r+0x1cc>
 800da90:	2b00      	cmp	r3, #0
 800da92:	d0c6      	beq.n	800da22 <_vfiprintf_r+0x156>
 800da94:	9105      	str	r1, [sp, #20]
 800da96:	e7c4      	b.n	800da22 <_vfiprintf_r+0x156>
 800da98:	fb0c 2101 	mla	r1, ip, r1, r2
 800da9c:	4604      	mov	r4, r0
 800da9e:	2301      	movs	r3, #1
 800daa0:	e7f0      	b.n	800da84 <_vfiprintf_r+0x1b8>
 800daa2:	ab03      	add	r3, sp, #12
 800daa4:	9300      	str	r3, [sp, #0]
 800daa6:	462a      	mov	r2, r5
 800daa8:	4b12      	ldr	r3, [pc, #72]	@ (800daf4 <_vfiprintf_r+0x228>)
 800daaa:	a904      	add	r1, sp, #16
 800daac:	4630      	mov	r0, r6
 800daae:	f7fd ff47 	bl	800b940 <_printf_float>
 800dab2:	4607      	mov	r7, r0
 800dab4:	1c78      	adds	r0, r7, #1
 800dab6:	d1d6      	bne.n	800da66 <_vfiprintf_r+0x19a>
 800dab8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daba:	07d9      	lsls	r1, r3, #31
 800dabc:	d405      	bmi.n	800daca <_vfiprintf_r+0x1fe>
 800dabe:	89ab      	ldrh	r3, [r5, #12]
 800dac0:	059a      	lsls	r2, r3, #22
 800dac2:	d402      	bmi.n	800daca <_vfiprintf_r+0x1fe>
 800dac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dac6:	f7fe fc65 	bl	800c394 <__retarget_lock_release_recursive>
 800daca:	89ab      	ldrh	r3, [r5, #12]
 800dacc:	065b      	lsls	r3, r3, #25
 800dace:	f53f af1f 	bmi.w	800d910 <_vfiprintf_r+0x44>
 800dad2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dad4:	e71e      	b.n	800d914 <_vfiprintf_r+0x48>
 800dad6:	ab03      	add	r3, sp, #12
 800dad8:	9300      	str	r3, [sp, #0]
 800dada:	462a      	mov	r2, r5
 800dadc:	4b05      	ldr	r3, [pc, #20]	@ (800daf4 <_vfiprintf_r+0x228>)
 800dade:	a904      	add	r1, sp, #16
 800dae0:	4630      	mov	r0, r6
 800dae2:	f7fe f9b5 	bl	800be50 <_printf_i>
 800dae6:	e7e4      	b.n	800dab2 <_vfiprintf_r+0x1e6>
 800dae8:	0800ee92 	.word	0x0800ee92
 800daec:	0800ee9c 	.word	0x0800ee9c
 800daf0:	0800b941 	.word	0x0800b941
 800daf4:	0800d8a7 	.word	0x0800d8a7
 800daf8:	0800ee98 	.word	0x0800ee98

0800dafc <__sflush_r>:
 800dafc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db04:	0716      	lsls	r6, r2, #28
 800db06:	4605      	mov	r5, r0
 800db08:	460c      	mov	r4, r1
 800db0a:	d454      	bmi.n	800dbb6 <__sflush_r+0xba>
 800db0c:	684b      	ldr	r3, [r1, #4]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	dc02      	bgt.n	800db18 <__sflush_r+0x1c>
 800db12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800db14:	2b00      	cmp	r3, #0
 800db16:	dd48      	ble.n	800dbaa <__sflush_r+0xae>
 800db18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db1a:	2e00      	cmp	r6, #0
 800db1c:	d045      	beq.n	800dbaa <__sflush_r+0xae>
 800db1e:	2300      	movs	r3, #0
 800db20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800db24:	682f      	ldr	r7, [r5, #0]
 800db26:	6a21      	ldr	r1, [r4, #32]
 800db28:	602b      	str	r3, [r5, #0]
 800db2a:	d030      	beq.n	800db8e <__sflush_r+0x92>
 800db2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db2e:	89a3      	ldrh	r3, [r4, #12]
 800db30:	0759      	lsls	r1, r3, #29
 800db32:	d505      	bpl.n	800db40 <__sflush_r+0x44>
 800db34:	6863      	ldr	r3, [r4, #4]
 800db36:	1ad2      	subs	r2, r2, r3
 800db38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db3a:	b10b      	cbz	r3, 800db40 <__sflush_r+0x44>
 800db3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800db3e:	1ad2      	subs	r2, r2, r3
 800db40:	2300      	movs	r3, #0
 800db42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db44:	6a21      	ldr	r1, [r4, #32]
 800db46:	4628      	mov	r0, r5
 800db48:	47b0      	blx	r6
 800db4a:	1c43      	adds	r3, r0, #1
 800db4c:	89a3      	ldrh	r3, [r4, #12]
 800db4e:	d106      	bne.n	800db5e <__sflush_r+0x62>
 800db50:	6829      	ldr	r1, [r5, #0]
 800db52:	291d      	cmp	r1, #29
 800db54:	d82b      	bhi.n	800dbae <__sflush_r+0xb2>
 800db56:	4a2a      	ldr	r2, [pc, #168]	@ (800dc00 <__sflush_r+0x104>)
 800db58:	40ca      	lsrs	r2, r1
 800db5a:	07d6      	lsls	r6, r2, #31
 800db5c:	d527      	bpl.n	800dbae <__sflush_r+0xb2>
 800db5e:	2200      	movs	r2, #0
 800db60:	6062      	str	r2, [r4, #4]
 800db62:	04d9      	lsls	r1, r3, #19
 800db64:	6922      	ldr	r2, [r4, #16]
 800db66:	6022      	str	r2, [r4, #0]
 800db68:	d504      	bpl.n	800db74 <__sflush_r+0x78>
 800db6a:	1c42      	adds	r2, r0, #1
 800db6c:	d101      	bne.n	800db72 <__sflush_r+0x76>
 800db6e:	682b      	ldr	r3, [r5, #0]
 800db70:	b903      	cbnz	r3, 800db74 <__sflush_r+0x78>
 800db72:	6560      	str	r0, [r4, #84]	@ 0x54
 800db74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db76:	602f      	str	r7, [r5, #0]
 800db78:	b1b9      	cbz	r1, 800dbaa <__sflush_r+0xae>
 800db7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db7e:	4299      	cmp	r1, r3
 800db80:	d002      	beq.n	800db88 <__sflush_r+0x8c>
 800db82:	4628      	mov	r0, r5
 800db84:	f7ff f9fe 	bl	800cf84 <_free_r>
 800db88:	2300      	movs	r3, #0
 800db8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800db8c:	e00d      	b.n	800dbaa <__sflush_r+0xae>
 800db8e:	2301      	movs	r3, #1
 800db90:	4628      	mov	r0, r5
 800db92:	47b0      	blx	r6
 800db94:	4602      	mov	r2, r0
 800db96:	1c50      	adds	r0, r2, #1
 800db98:	d1c9      	bne.n	800db2e <__sflush_r+0x32>
 800db9a:	682b      	ldr	r3, [r5, #0]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d0c6      	beq.n	800db2e <__sflush_r+0x32>
 800dba0:	2b1d      	cmp	r3, #29
 800dba2:	d001      	beq.n	800dba8 <__sflush_r+0xac>
 800dba4:	2b16      	cmp	r3, #22
 800dba6:	d11e      	bne.n	800dbe6 <__sflush_r+0xea>
 800dba8:	602f      	str	r7, [r5, #0]
 800dbaa:	2000      	movs	r0, #0
 800dbac:	e022      	b.n	800dbf4 <__sflush_r+0xf8>
 800dbae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbb2:	b21b      	sxth	r3, r3
 800dbb4:	e01b      	b.n	800dbee <__sflush_r+0xf2>
 800dbb6:	690f      	ldr	r7, [r1, #16]
 800dbb8:	2f00      	cmp	r7, #0
 800dbba:	d0f6      	beq.n	800dbaa <__sflush_r+0xae>
 800dbbc:	0793      	lsls	r3, r2, #30
 800dbbe:	680e      	ldr	r6, [r1, #0]
 800dbc0:	bf08      	it	eq
 800dbc2:	694b      	ldreq	r3, [r1, #20]
 800dbc4:	600f      	str	r7, [r1, #0]
 800dbc6:	bf18      	it	ne
 800dbc8:	2300      	movne	r3, #0
 800dbca:	eba6 0807 	sub.w	r8, r6, r7
 800dbce:	608b      	str	r3, [r1, #8]
 800dbd0:	f1b8 0f00 	cmp.w	r8, #0
 800dbd4:	dde9      	ble.n	800dbaa <__sflush_r+0xae>
 800dbd6:	6a21      	ldr	r1, [r4, #32]
 800dbd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dbda:	4643      	mov	r3, r8
 800dbdc:	463a      	mov	r2, r7
 800dbde:	4628      	mov	r0, r5
 800dbe0:	47b0      	blx	r6
 800dbe2:	2800      	cmp	r0, #0
 800dbe4:	dc08      	bgt.n	800dbf8 <__sflush_r+0xfc>
 800dbe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbee:	81a3      	strh	r3, [r4, #12]
 800dbf0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbf8:	4407      	add	r7, r0
 800dbfa:	eba8 0800 	sub.w	r8, r8, r0
 800dbfe:	e7e7      	b.n	800dbd0 <__sflush_r+0xd4>
 800dc00:	20400001 	.word	0x20400001

0800dc04 <_fflush_r>:
 800dc04:	b538      	push	{r3, r4, r5, lr}
 800dc06:	690b      	ldr	r3, [r1, #16]
 800dc08:	4605      	mov	r5, r0
 800dc0a:	460c      	mov	r4, r1
 800dc0c:	b913      	cbnz	r3, 800dc14 <_fflush_r+0x10>
 800dc0e:	2500      	movs	r5, #0
 800dc10:	4628      	mov	r0, r5
 800dc12:	bd38      	pop	{r3, r4, r5, pc}
 800dc14:	b118      	cbz	r0, 800dc1e <_fflush_r+0x1a>
 800dc16:	6a03      	ldr	r3, [r0, #32]
 800dc18:	b90b      	cbnz	r3, 800dc1e <_fflush_r+0x1a>
 800dc1a:	f7fe fac3 	bl	800c1a4 <__sinit>
 800dc1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d0f3      	beq.n	800dc0e <_fflush_r+0xa>
 800dc26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dc28:	07d0      	lsls	r0, r2, #31
 800dc2a:	d404      	bmi.n	800dc36 <_fflush_r+0x32>
 800dc2c:	0599      	lsls	r1, r3, #22
 800dc2e:	d402      	bmi.n	800dc36 <_fflush_r+0x32>
 800dc30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc32:	f7fe fbae 	bl	800c392 <__retarget_lock_acquire_recursive>
 800dc36:	4628      	mov	r0, r5
 800dc38:	4621      	mov	r1, r4
 800dc3a:	f7ff ff5f 	bl	800dafc <__sflush_r>
 800dc3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc40:	07da      	lsls	r2, r3, #31
 800dc42:	4605      	mov	r5, r0
 800dc44:	d4e4      	bmi.n	800dc10 <_fflush_r+0xc>
 800dc46:	89a3      	ldrh	r3, [r4, #12]
 800dc48:	059b      	lsls	r3, r3, #22
 800dc4a:	d4e1      	bmi.n	800dc10 <_fflush_r+0xc>
 800dc4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc4e:	f7fe fba1 	bl	800c394 <__retarget_lock_release_recursive>
 800dc52:	e7dd      	b.n	800dc10 <_fflush_r+0xc>

0800dc54 <__swbuf_r>:
 800dc54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc56:	460e      	mov	r6, r1
 800dc58:	4614      	mov	r4, r2
 800dc5a:	4605      	mov	r5, r0
 800dc5c:	b118      	cbz	r0, 800dc66 <__swbuf_r+0x12>
 800dc5e:	6a03      	ldr	r3, [r0, #32]
 800dc60:	b90b      	cbnz	r3, 800dc66 <__swbuf_r+0x12>
 800dc62:	f7fe fa9f 	bl	800c1a4 <__sinit>
 800dc66:	69a3      	ldr	r3, [r4, #24]
 800dc68:	60a3      	str	r3, [r4, #8]
 800dc6a:	89a3      	ldrh	r3, [r4, #12]
 800dc6c:	071a      	lsls	r2, r3, #28
 800dc6e:	d501      	bpl.n	800dc74 <__swbuf_r+0x20>
 800dc70:	6923      	ldr	r3, [r4, #16]
 800dc72:	b943      	cbnz	r3, 800dc86 <__swbuf_r+0x32>
 800dc74:	4621      	mov	r1, r4
 800dc76:	4628      	mov	r0, r5
 800dc78:	f000 f82a 	bl	800dcd0 <__swsetup_r>
 800dc7c:	b118      	cbz	r0, 800dc86 <__swbuf_r+0x32>
 800dc7e:	f04f 37ff 	mov.w	r7, #4294967295
 800dc82:	4638      	mov	r0, r7
 800dc84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc86:	6823      	ldr	r3, [r4, #0]
 800dc88:	6922      	ldr	r2, [r4, #16]
 800dc8a:	1a98      	subs	r0, r3, r2
 800dc8c:	6963      	ldr	r3, [r4, #20]
 800dc8e:	b2f6      	uxtb	r6, r6
 800dc90:	4283      	cmp	r3, r0
 800dc92:	4637      	mov	r7, r6
 800dc94:	dc05      	bgt.n	800dca2 <__swbuf_r+0x4e>
 800dc96:	4621      	mov	r1, r4
 800dc98:	4628      	mov	r0, r5
 800dc9a:	f7ff ffb3 	bl	800dc04 <_fflush_r>
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	d1ed      	bne.n	800dc7e <__swbuf_r+0x2a>
 800dca2:	68a3      	ldr	r3, [r4, #8]
 800dca4:	3b01      	subs	r3, #1
 800dca6:	60a3      	str	r3, [r4, #8]
 800dca8:	6823      	ldr	r3, [r4, #0]
 800dcaa:	1c5a      	adds	r2, r3, #1
 800dcac:	6022      	str	r2, [r4, #0]
 800dcae:	701e      	strb	r6, [r3, #0]
 800dcb0:	6962      	ldr	r2, [r4, #20]
 800dcb2:	1c43      	adds	r3, r0, #1
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	d004      	beq.n	800dcc2 <__swbuf_r+0x6e>
 800dcb8:	89a3      	ldrh	r3, [r4, #12]
 800dcba:	07db      	lsls	r3, r3, #31
 800dcbc:	d5e1      	bpl.n	800dc82 <__swbuf_r+0x2e>
 800dcbe:	2e0a      	cmp	r6, #10
 800dcc0:	d1df      	bne.n	800dc82 <__swbuf_r+0x2e>
 800dcc2:	4621      	mov	r1, r4
 800dcc4:	4628      	mov	r0, r5
 800dcc6:	f7ff ff9d 	bl	800dc04 <_fflush_r>
 800dcca:	2800      	cmp	r0, #0
 800dccc:	d0d9      	beq.n	800dc82 <__swbuf_r+0x2e>
 800dcce:	e7d6      	b.n	800dc7e <__swbuf_r+0x2a>

0800dcd0 <__swsetup_r>:
 800dcd0:	b538      	push	{r3, r4, r5, lr}
 800dcd2:	4b29      	ldr	r3, [pc, #164]	@ (800dd78 <__swsetup_r+0xa8>)
 800dcd4:	4605      	mov	r5, r0
 800dcd6:	6818      	ldr	r0, [r3, #0]
 800dcd8:	460c      	mov	r4, r1
 800dcda:	b118      	cbz	r0, 800dce4 <__swsetup_r+0x14>
 800dcdc:	6a03      	ldr	r3, [r0, #32]
 800dcde:	b90b      	cbnz	r3, 800dce4 <__swsetup_r+0x14>
 800dce0:	f7fe fa60 	bl	800c1a4 <__sinit>
 800dce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dce8:	0719      	lsls	r1, r3, #28
 800dcea:	d422      	bmi.n	800dd32 <__swsetup_r+0x62>
 800dcec:	06da      	lsls	r2, r3, #27
 800dcee:	d407      	bmi.n	800dd00 <__swsetup_r+0x30>
 800dcf0:	2209      	movs	r2, #9
 800dcf2:	602a      	str	r2, [r5, #0]
 800dcf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcf8:	81a3      	strh	r3, [r4, #12]
 800dcfa:	f04f 30ff 	mov.w	r0, #4294967295
 800dcfe:	e033      	b.n	800dd68 <__swsetup_r+0x98>
 800dd00:	0758      	lsls	r0, r3, #29
 800dd02:	d512      	bpl.n	800dd2a <__swsetup_r+0x5a>
 800dd04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd06:	b141      	cbz	r1, 800dd1a <__swsetup_r+0x4a>
 800dd08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd0c:	4299      	cmp	r1, r3
 800dd0e:	d002      	beq.n	800dd16 <__swsetup_r+0x46>
 800dd10:	4628      	mov	r0, r5
 800dd12:	f7ff f937 	bl	800cf84 <_free_r>
 800dd16:	2300      	movs	r3, #0
 800dd18:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd1a:	89a3      	ldrh	r3, [r4, #12]
 800dd1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd20:	81a3      	strh	r3, [r4, #12]
 800dd22:	2300      	movs	r3, #0
 800dd24:	6063      	str	r3, [r4, #4]
 800dd26:	6923      	ldr	r3, [r4, #16]
 800dd28:	6023      	str	r3, [r4, #0]
 800dd2a:	89a3      	ldrh	r3, [r4, #12]
 800dd2c:	f043 0308 	orr.w	r3, r3, #8
 800dd30:	81a3      	strh	r3, [r4, #12]
 800dd32:	6923      	ldr	r3, [r4, #16]
 800dd34:	b94b      	cbnz	r3, 800dd4a <__swsetup_r+0x7a>
 800dd36:	89a3      	ldrh	r3, [r4, #12]
 800dd38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd40:	d003      	beq.n	800dd4a <__swsetup_r+0x7a>
 800dd42:	4621      	mov	r1, r4
 800dd44:	4628      	mov	r0, r5
 800dd46:	f000 f8b3 	bl	800deb0 <__smakebuf_r>
 800dd4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd4e:	f013 0201 	ands.w	r2, r3, #1
 800dd52:	d00a      	beq.n	800dd6a <__swsetup_r+0x9a>
 800dd54:	2200      	movs	r2, #0
 800dd56:	60a2      	str	r2, [r4, #8]
 800dd58:	6962      	ldr	r2, [r4, #20]
 800dd5a:	4252      	negs	r2, r2
 800dd5c:	61a2      	str	r2, [r4, #24]
 800dd5e:	6922      	ldr	r2, [r4, #16]
 800dd60:	b942      	cbnz	r2, 800dd74 <__swsetup_r+0xa4>
 800dd62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd66:	d1c5      	bne.n	800dcf4 <__swsetup_r+0x24>
 800dd68:	bd38      	pop	{r3, r4, r5, pc}
 800dd6a:	0799      	lsls	r1, r3, #30
 800dd6c:	bf58      	it	pl
 800dd6e:	6962      	ldrpl	r2, [r4, #20]
 800dd70:	60a2      	str	r2, [r4, #8]
 800dd72:	e7f4      	b.n	800dd5e <__swsetup_r+0x8e>
 800dd74:	2000      	movs	r0, #0
 800dd76:	e7f7      	b.n	800dd68 <__swsetup_r+0x98>
 800dd78:	2400001c 	.word	0x2400001c

0800dd7c <_sbrk_r>:
 800dd7c:	b538      	push	{r3, r4, r5, lr}
 800dd7e:	4d06      	ldr	r5, [pc, #24]	@ (800dd98 <_sbrk_r+0x1c>)
 800dd80:	2300      	movs	r3, #0
 800dd82:	4604      	mov	r4, r0
 800dd84:	4608      	mov	r0, r1
 800dd86:	602b      	str	r3, [r5, #0]
 800dd88:	f7f3 fb12 	bl	80013b0 <_sbrk>
 800dd8c:	1c43      	adds	r3, r0, #1
 800dd8e:	d102      	bne.n	800dd96 <_sbrk_r+0x1a>
 800dd90:	682b      	ldr	r3, [r5, #0]
 800dd92:	b103      	cbz	r3, 800dd96 <_sbrk_r+0x1a>
 800dd94:	6023      	str	r3, [r4, #0]
 800dd96:	bd38      	pop	{r3, r4, r5, pc}
 800dd98:	24001700 	.word	0x24001700

0800dd9c <__assert_func>:
 800dd9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd9e:	4614      	mov	r4, r2
 800dda0:	461a      	mov	r2, r3
 800dda2:	4b09      	ldr	r3, [pc, #36]	@ (800ddc8 <__assert_func+0x2c>)
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	4605      	mov	r5, r0
 800dda8:	68d8      	ldr	r0, [r3, #12]
 800ddaa:	b14c      	cbz	r4, 800ddc0 <__assert_func+0x24>
 800ddac:	4b07      	ldr	r3, [pc, #28]	@ (800ddcc <__assert_func+0x30>)
 800ddae:	9100      	str	r1, [sp, #0]
 800ddb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ddb4:	4906      	ldr	r1, [pc, #24]	@ (800ddd0 <__assert_func+0x34>)
 800ddb6:	462b      	mov	r3, r5
 800ddb8:	f000 f842 	bl	800de40 <fiprintf>
 800ddbc:	f000 f8d6 	bl	800df6c <abort>
 800ddc0:	4b04      	ldr	r3, [pc, #16]	@ (800ddd4 <__assert_func+0x38>)
 800ddc2:	461c      	mov	r4, r3
 800ddc4:	e7f3      	b.n	800ddae <__assert_func+0x12>
 800ddc6:	bf00      	nop
 800ddc8:	2400001c 	.word	0x2400001c
 800ddcc:	0800eead 	.word	0x0800eead
 800ddd0:	0800eeba 	.word	0x0800eeba
 800ddd4:	0800eee8 	.word	0x0800eee8

0800ddd8 <_calloc_r>:
 800ddd8:	b570      	push	{r4, r5, r6, lr}
 800ddda:	fba1 5402 	umull	r5, r4, r1, r2
 800ddde:	b934      	cbnz	r4, 800ddee <_calloc_r+0x16>
 800dde0:	4629      	mov	r1, r5
 800dde2:	f7ff f943 	bl	800d06c <_malloc_r>
 800dde6:	4606      	mov	r6, r0
 800dde8:	b928      	cbnz	r0, 800ddf6 <_calloc_r+0x1e>
 800ddea:	4630      	mov	r0, r6
 800ddec:	bd70      	pop	{r4, r5, r6, pc}
 800ddee:	220c      	movs	r2, #12
 800ddf0:	6002      	str	r2, [r0, #0]
 800ddf2:	2600      	movs	r6, #0
 800ddf4:	e7f9      	b.n	800ddea <_calloc_r+0x12>
 800ddf6:	462a      	mov	r2, r5
 800ddf8:	4621      	mov	r1, r4
 800ddfa:	f7fe fa4c 	bl	800c296 <memset>
 800ddfe:	e7f4      	b.n	800ddea <_calloc_r+0x12>

0800de00 <__ascii_mbtowc>:
 800de00:	b082      	sub	sp, #8
 800de02:	b901      	cbnz	r1, 800de06 <__ascii_mbtowc+0x6>
 800de04:	a901      	add	r1, sp, #4
 800de06:	b142      	cbz	r2, 800de1a <__ascii_mbtowc+0x1a>
 800de08:	b14b      	cbz	r3, 800de1e <__ascii_mbtowc+0x1e>
 800de0a:	7813      	ldrb	r3, [r2, #0]
 800de0c:	600b      	str	r3, [r1, #0]
 800de0e:	7812      	ldrb	r2, [r2, #0]
 800de10:	1e10      	subs	r0, r2, #0
 800de12:	bf18      	it	ne
 800de14:	2001      	movne	r0, #1
 800de16:	b002      	add	sp, #8
 800de18:	4770      	bx	lr
 800de1a:	4610      	mov	r0, r2
 800de1c:	e7fb      	b.n	800de16 <__ascii_mbtowc+0x16>
 800de1e:	f06f 0001 	mvn.w	r0, #1
 800de22:	e7f8      	b.n	800de16 <__ascii_mbtowc+0x16>

0800de24 <__ascii_wctomb>:
 800de24:	4603      	mov	r3, r0
 800de26:	4608      	mov	r0, r1
 800de28:	b141      	cbz	r1, 800de3c <__ascii_wctomb+0x18>
 800de2a:	2aff      	cmp	r2, #255	@ 0xff
 800de2c:	d904      	bls.n	800de38 <__ascii_wctomb+0x14>
 800de2e:	228a      	movs	r2, #138	@ 0x8a
 800de30:	601a      	str	r2, [r3, #0]
 800de32:	f04f 30ff 	mov.w	r0, #4294967295
 800de36:	4770      	bx	lr
 800de38:	700a      	strb	r2, [r1, #0]
 800de3a:	2001      	movs	r0, #1
 800de3c:	4770      	bx	lr
	...

0800de40 <fiprintf>:
 800de40:	b40e      	push	{r1, r2, r3}
 800de42:	b503      	push	{r0, r1, lr}
 800de44:	4601      	mov	r1, r0
 800de46:	ab03      	add	r3, sp, #12
 800de48:	4805      	ldr	r0, [pc, #20]	@ (800de60 <fiprintf+0x20>)
 800de4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800de4e:	6800      	ldr	r0, [r0, #0]
 800de50:	9301      	str	r3, [sp, #4]
 800de52:	f7ff fd3b 	bl	800d8cc <_vfiprintf_r>
 800de56:	b002      	add	sp, #8
 800de58:	f85d eb04 	ldr.w	lr, [sp], #4
 800de5c:	b003      	add	sp, #12
 800de5e:	4770      	bx	lr
 800de60:	2400001c 	.word	0x2400001c

0800de64 <__swhatbuf_r>:
 800de64:	b570      	push	{r4, r5, r6, lr}
 800de66:	460c      	mov	r4, r1
 800de68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de6c:	2900      	cmp	r1, #0
 800de6e:	b096      	sub	sp, #88	@ 0x58
 800de70:	4615      	mov	r5, r2
 800de72:	461e      	mov	r6, r3
 800de74:	da0d      	bge.n	800de92 <__swhatbuf_r+0x2e>
 800de76:	89a3      	ldrh	r3, [r4, #12]
 800de78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de7c:	f04f 0100 	mov.w	r1, #0
 800de80:	bf14      	ite	ne
 800de82:	2340      	movne	r3, #64	@ 0x40
 800de84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de88:	2000      	movs	r0, #0
 800de8a:	6031      	str	r1, [r6, #0]
 800de8c:	602b      	str	r3, [r5, #0]
 800de8e:	b016      	add	sp, #88	@ 0x58
 800de90:	bd70      	pop	{r4, r5, r6, pc}
 800de92:	466a      	mov	r2, sp
 800de94:	f000 f848 	bl	800df28 <_fstat_r>
 800de98:	2800      	cmp	r0, #0
 800de9a:	dbec      	blt.n	800de76 <__swhatbuf_r+0x12>
 800de9c:	9901      	ldr	r1, [sp, #4]
 800de9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dea2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dea6:	4259      	negs	r1, r3
 800dea8:	4159      	adcs	r1, r3
 800deaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800deae:	e7eb      	b.n	800de88 <__swhatbuf_r+0x24>

0800deb0 <__smakebuf_r>:
 800deb0:	898b      	ldrh	r3, [r1, #12]
 800deb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800deb4:	079d      	lsls	r5, r3, #30
 800deb6:	4606      	mov	r6, r0
 800deb8:	460c      	mov	r4, r1
 800deba:	d507      	bpl.n	800decc <__smakebuf_r+0x1c>
 800debc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dec0:	6023      	str	r3, [r4, #0]
 800dec2:	6123      	str	r3, [r4, #16]
 800dec4:	2301      	movs	r3, #1
 800dec6:	6163      	str	r3, [r4, #20]
 800dec8:	b003      	add	sp, #12
 800deca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800decc:	ab01      	add	r3, sp, #4
 800dece:	466a      	mov	r2, sp
 800ded0:	f7ff ffc8 	bl	800de64 <__swhatbuf_r>
 800ded4:	9f00      	ldr	r7, [sp, #0]
 800ded6:	4605      	mov	r5, r0
 800ded8:	4639      	mov	r1, r7
 800deda:	4630      	mov	r0, r6
 800dedc:	f7ff f8c6 	bl	800d06c <_malloc_r>
 800dee0:	b948      	cbnz	r0, 800def6 <__smakebuf_r+0x46>
 800dee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dee6:	059a      	lsls	r2, r3, #22
 800dee8:	d4ee      	bmi.n	800dec8 <__smakebuf_r+0x18>
 800deea:	f023 0303 	bic.w	r3, r3, #3
 800deee:	f043 0302 	orr.w	r3, r3, #2
 800def2:	81a3      	strh	r3, [r4, #12]
 800def4:	e7e2      	b.n	800debc <__smakebuf_r+0xc>
 800def6:	89a3      	ldrh	r3, [r4, #12]
 800def8:	6020      	str	r0, [r4, #0]
 800defa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800defe:	81a3      	strh	r3, [r4, #12]
 800df00:	9b01      	ldr	r3, [sp, #4]
 800df02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df06:	b15b      	cbz	r3, 800df20 <__smakebuf_r+0x70>
 800df08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df0c:	4630      	mov	r0, r6
 800df0e:	f000 f81d 	bl	800df4c <_isatty_r>
 800df12:	b128      	cbz	r0, 800df20 <__smakebuf_r+0x70>
 800df14:	89a3      	ldrh	r3, [r4, #12]
 800df16:	f023 0303 	bic.w	r3, r3, #3
 800df1a:	f043 0301 	orr.w	r3, r3, #1
 800df1e:	81a3      	strh	r3, [r4, #12]
 800df20:	89a3      	ldrh	r3, [r4, #12]
 800df22:	431d      	orrs	r5, r3
 800df24:	81a5      	strh	r5, [r4, #12]
 800df26:	e7cf      	b.n	800dec8 <__smakebuf_r+0x18>

0800df28 <_fstat_r>:
 800df28:	b538      	push	{r3, r4, r5, lr}
 800df2a:	4d07      	ldr	r5, [pc, #28]	@ (800df48 <_fstat_r+0x20>)
 800df2c:	2300      	movs	r3, #0
 800df2e:	4604      	mov	r4, r0
 800df30:	4608      	mov	r0, r1
 800df32:	4611      	mov	r1, r2
 800df34:	602b      	str	r3, [r5, #0]
 800df36:	f7f3 fa13 	bl	8001360 <_fstat>
 800df3a:	1c43      	adds	r3, r0, #1
 800df3c:	d102      	bne.n	800df44 <_fstat_r+0x1c>
 800df3e:	682b      	ldr	r3, [r5, #0]
 800df40:	b103      	cbz	r3, 800df44 <_fstat_r+0x1c>
 800df42:	6023      	str	r3, [r4, #0]
 800df44:	bd38      	pop	{r3, r4, r5, pc}
 800df46:	bf00      	nop
 800df48:	24001700 	.word	0x24001700

0800df4c <_isatty_r>:
 800df4c:	b538      	push	{r3, r4, r5, lr}
 800df4e:	4d06      	ldr	r5, [pc, #24]	@ (800df68 <_isatty_r+0x1c>)
 800df50:	2300      	movs	r3, #0
 800df52:	4604      	mov	r4, r0
 800df54:	4608      	mov	r0, r1
 800df56:	602b      	str	r3, [r5, #0]
 800df58:	f7f3 fa12 	bl	8001380 <_isatty>
 800df5c:	1c43      	adds	r3, r0, #1
 800df5e:	d102      	bne.n	800df66 <_isatty_r+0x1a>
 800df60:	682b      	ldr	r3, [r5, #0]
 800df62:	b103      	cbz	r3, 800df66 <_isatty_r+0x1a>
 800df64:	6023      	str	r3, [r4, #0]
 800df66:	bd38      	pop	{r3, r4, r5, pc}
 800df68:	24001700 	.word	0x24001700

0800df6c <abort>:
 800df6c:	b508      	push	{r3, lr}
 800df6e:	2006      	movs	r0, #6
 800df70:	f000 f82c 	bl	800dfcc <raise>
 800df74:	2001      	movs	r0, #1
 800df76:	f7f3 f9a3 	bl	80012c0 <_exit>

0800df7a <_raise_r>:
 800df7a:	291f      	cmp	r1, #31
 800df7c:	b538      	push	{r3, r4, r5, lr}
 800df7e:	4605      	mov	r5, r0
 800df80:	460c      	mov	r4, r1
 800df82:	d904      	bls.n	800df8e <_raise_r+0x14>
 800df84:	2316      	movs	r3, #22
 800df86:	6003      	str	r3, [r0, #0]
 800df88:	f04f 30ff 	mov.w	r0, #4294967295
 800df8c:	bd38      	pop	{r3, r4, r5, pc}
 800df8e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df90:	b112      	cbz	r2, 800df98 <_raise_r+0x1e>
 800df92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df96:	b94b      	cbnz	r3, 800dfac <_raise_r+0x32>
 800df98:	4628      	mov	r0, r5
 800df9a:	f000 f831 	bl	800e000 <_getpid_r>
 800df9e:	4622      	mov	r2, r4
 800dfa0:	4601      	mov	r1, r0
 800dfa2:	4628      	mov	r0, r5
 800dfa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfa8:	f000 b818 	b.w	800dfdc <_kill_r>
 800dfac:	2b01      	cmp	r3, #1
 800dfae:	d00a      	beq.n	800dfc6 <_raise_r+0x4c>
 800dfb0:	1c59      	adds	r1, r3, #1
 800dfb2:	d103      	bne.n	800dfbc <_raise_r+0x42>
 800dfb4:	2316      	movs	r3, #22
 800dfb6:	6003      	str	r3, [r0, #0]
 800dfb8:	2001      	movs	r0, #1
 800dfba:	e7e7      	b.n	800df8c <_raise_r+0x12>
 800dfbc:	2100      	movs	r1, #0
 800dfbe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	4798      	blx	r3
 800dfc6:	2000      	movs	r0, #0
 800dfc8:	e7e0      	b.n	800df8c <_raise_r+0x12>
	...

0800dfcc <raise>:
 800dfcc:	4b02      	ldr	r3, [pc, #8]	@ (800dfd8 <raise+0xc>)
 800dfce:	4601      	mov	r1, r0
 800dfd0:	6818      	ldr	r0, [r3, #0]
 800dfd2:	f7ff bfd2 	b.w	800df7a <_raise_r>
 800dfd6:	bf00      	nop
 800dfd8:	2400001c 	.word	0x2400001c

0800dfdc <_kill_r>:
 800dfdc:	b538      	push	{r3, r4, r5, lr}
 800dfde:	4d07      	ldr	r5, [pc, #28]	@ (800dffc <_kill_r+0x20>)
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	4604      	mov	r4, r0
 800dfe4:	4608      	mov	r0, r1
 800dfe6:	4611      	mov	r1, r2
 800dfe8:	602b      	str	r3, [r5, #0]
 800dfea:	f7f3 f959 	bl	80012a0 <_kill>
 800dfee:	1c43      	adds	r3, r0, #1
 800dff0:	d102      	bne.n	800dff8 <_kill_r+0x1c>
 800dff2:	682b      	ldr	r3, [r5, #0]
 800dff4:	b103      	cbz	r3, 800dff8 <_kill_r+0x1c>
 800dff6:	6023      	str	r3, [r4, #0]
 800dff8:	bd38      	pop	{r3, r4, r5, pc}
 800dffa:	bf00      	nop
 800dffc:	24001700 	.word	0x24001700

0800e000 <_getpid_r>:
 800e000:	f7f3 b946 	b.w	8001290 <_getpid>

0800e004 <_init>:
 800e004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e006:	bf00      	nop
 800e008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e00a:	bc08      	pop	{r3}
 800e00c:	469e      	mov	lr, r3
 800e00e:	4770      	bx	lr

0800e010 <_fini>:
 800e010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e012:	bf00      	nop
 800e014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e016:	bc08      	pop	{r3}
 800e018:	469e      	mov	lr, r3
 800e01a:	4770      	bx	lr
