# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do CED_Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/mx3_64bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:18 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/mx3_64bits.v 
# -- Compiling module mx3_64bits
# 
# Top level modules:
# 	mx3_64bits
# End time: 23:16:18 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/bus_arbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:18 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/bus_arbit.v 
# -- Compiling module bus_arbit
# 
# Top level modules:
# 	bus_arbit
# End time: 23:16:18 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/bus_addr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/bus_addr.v 
# -- Compiling module bus_addr
# 
# Top level modules:
# 	bus_addr
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/BUS.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/gates.v 
# -- Compiling module _inv
# -- Compiling module _and2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or2
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _nand2
# -- Compiling module _xor2
# 
# Top level modules:
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_nand2
# 	_xor2
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/fa_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/fa_v2.v 
# -- Compiling module fa_v2
# 
# Top level modules:
# 	fa_v2
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/clb4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/clb4.v 
# -- Compiling module clb4
# 
# Top level modules:
# 	clb4
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/cla128.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/cla128.v 
# -- Compiling module cla128
# 
# Top level modules:
# 	cla128
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/cla32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/cla32.v 
# -- Compiling module cla32
# 
# Top level modules:
# 	cla32
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/cla8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/cla8.v 
# -- Compiling module cla8
# 
# Top level modules:
# 	cla8
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/cla4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/cla4.v 
# -- Compiling module cla4
# 
# Top level modules:
# 	cla4
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/cal_radix4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/cal_radix4.v 
# -- Compiling module cal_radix4
# 
# Top level modules:
# 	cal_radix4
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/FactoCore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/FactoCore.v 
# -- Compiling module FactoCore
# ** Warning: C:/Users/kk200/verilog/CED_Project/FactoCore.v(208): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/kk200/verilog/CED_Project/FactoCore.v(209): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/kk200/verilog/CED_Project/FactoCore.v(210): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	FactoCore
# End time: 23:16:19 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:19 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 23:16:20 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/CED_Project {C:/Users/kk200/verilog/CED_Project/tb_Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:20 on Dec 06,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/CED_Project" C:/Users/kk200/verilog/CED_Project/tb_Top.v 
# -- Compiling module tb_Top
# 
# Top level modules:
# 	tb_Top
# End time: 23:16:20 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Top 
# Start time: 23:16:20 on Dec 06,2023
# Loading work.tb_Top
# Loading work.Top
# Loading work.Bus
# Loading work.mx3_64bits
# Loading work.bus_arbit
# Loading work.bus_addr
# Loading work.ram
# Loading work.FactoCore
# Loading work._and2
# Loading work.multiplier
# Loading work.cal_radix4
# Loading work.cla128
# Loading work.cla32
# Loading work.cla4
# Loading work.fa_v2
# Loading work._xor2
# Loading work._inv
# Loading work._or2
# Loading work.clb4
# Loading work._and3
# Loading work._or3
# Loading work._and4
# Loading work._or4
# Loading work._and5
# Loading work._or5
# Loading work.cla8
# ** Warning: Design size of 9912 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kk200/verilog/CED_Project/tb_Top.v(99)
#    Time: 13733 ns  Iteration: 0  Instance: /tb_Top
# Break in Module tb_Top at C:/Users/kk200/verilog/CED_Project/tb_Top.v line 99
# End time: 23:38:15 on Dec 06,2023, Elapsed time: 0:21:55
# Errors: 0, Warnings: 1
