Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  6 10:19:41 2018
| Host         : MACCHI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mse_mandelbrot_control_sets_placed.rpt
| Design       : mse_mandelbrot
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           22 |
| No           | No                    | Yes                    |              20 |            9 |
| No           | Yes                   | No                     |              24 |           12 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |             122 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                Enable Signal                                |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  ClkSys100MhzxC_IBUF_BUFG                                       |                                                                             | RstxR_IBUF                                                            |                1 |              1 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC | HdmixI/VgaxI/VgaControlerxI/VCountxD                                        | HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[15]_0                        |                3 |             16 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                             | HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[15]_0                        |                8 |             19 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s0 |                                                                       |                7 |             20 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                             | HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[7]                 |               12 |             24 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/finished_s                  | RstxR_IBUF                                                            |                8 |             26 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | ComplexValueGeneratorxB.ComplexValueGeneratorxI/c_im_i                      | RstxR_IBUF                                                            |                7 |             26 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                             |                                                                       |               22 |             33 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]_0       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]_0 |               16 |             54 |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


