% https://www.bibtex.com/e/entry-types/

@misc{sutherland,
  author = {Sutherland, Stuart and Mills, Don},
  title = {{S}ynthesizing {S}ystem{V}erilog: {B}usting the {M}yth that {S}ystem{V}erilog is only for {V}erification},
  note = {Synopsys Users Group (SNUG) Silicon Valley conference, Santa Clara, California},
  month = {March},
  year = {2013}
}

@misc{mckinsey,
  author = {Badlam, Justin and Clark, Stephen and Gajendragadkar, Suhrid and Kumar, Adi and O'Rourke, Sara and Swartz, Dale},
  title = {{T}he {C}{H}{I}{P}{S} and {S}cience {A}ct: {H}ere's what's in it},
  howpublished = {\url{https://www.mckinsey.com/industries/public-sector/our-insights/the-chips-and-science-act-heres-whats-in-it}},
  month = {October},
  year = {2022},
  note = {[Accessed 18-09-2023]},
}

@misc{taipeitimes,
  author = {Wang, Lisa},
  title = {{T}{S}{M}{C} says three fabs to start production in 2024},
  howpublished = {\url{https://www.taipeitimes.com/News/biz/archives/2022/08/31/2003784445}},
  month = {August},
  year = {2022},
  note = {[Accessed 18-09-2023]},
}

@misc{GooglePartnersWithSkyWater,
  author = {{rocket55}},
  title = {{G}oogle {P}artners with {S}ky{W}ater and {E}fabless to {E}nable {O}pen {S}ource {M}anufacturing of {C}ustom {A}{S}{I}{C}s},
  howpublished = {\url{https://www.skywatertechnology.com/google-partners-with-skywater-and-efabless-to-enable-open-source-manufacturing-of-custom-asics/}},
  month = {November},
  year = {2020},
  note = {[Accessed 18-09-2023]},
}

@misc{googleSilicon,
  author = {{Google for Developers}},
  title = {{B}uild your own silicon},
  howpublished = {\url{https://developers.google.com/silicon}},
  note = {[Accessed 18-09-2023]},
}

@misc{kynixDesignFlow,
  author = {{Kynix}},
  title = {{D}etailed {E}xplanation of {C}hip {D}esign {F}low},
  howpublished = {\url{https://www.kynix.com/Blog/Detailed-Explanation-of-Chip-Design-Flow.html}},
  month = {December},
  year = {2017},
  note = {[Accessed 18-09-2023]},
}

@misc{intelDesignFlow,
  author = {{Intel}},
  title = {{I}ntel\textsuperscript{\textregistered} {S}tratix\textsuperscript{\textregistered} 10 {D}evice {D}esign {G}uidelines},
  howpublished = {\url{https://www.intel.com/content/www/us/en/docs/programmable/683738/current/design-flow.html}},
  month = {August},
  year = {2022},
  note = {[Accessed 18-09-2023]},
}

@misc{anysiliconDesignFlow,
  author = {{Anysilicon}},
  title = {{A}{S}{I}{C} {D}esign {F}low -- {T}he {U}ltimate {G}uide},
  howpublished = {\url{https://anysilicon.com/asic-design-flow-ultimate-guide/}},
  note = {[Accessed 18-09-2023]},
}

@misc{icarusGitHub,
  author = {Williams, Stephen},
  title = {{I}carus {V}erilog},
  howpublished = {\url{https://github.com/steveicarus/iverilog}},
  note = {[Accessed 18-09-2023]},
}

@misc{verilatorGitHub,
  author = {Snyder, Wilson},
  title = {{V}erilator: open-source {S}ystem{V}erilog simulator and lint system},
  howpublished = {\url{https://github.com/verilator/verilator}},
  note = {[Accessed 18-09-2023]},
}

@misc{gtkwaveGitHub,
  author = {Fuest, Ralf},
  title = {{G}{T}{K}{W}ave is a fully featured {G}{T}{K}+ based wave viewer for {U}nix and {W}in32 which reads {L}{X}{T}, {L}{X}{T}2, {V}{Z}{T}, {F}{S}{T}, and {G}{H}{W} files as well as standard {V}erilog {V}{C}{D}/{E}{V}{C}{D} files},
  howpublished = {\url{https://github.com/gtkwave/gtkwave}},
  note = {[Accessed 18-09-2023]},
}

@misc{yosysGitHub,
  author = {{YosysHQ}},
  title = {{Y}osys {O}pen {S}{Y}nthesis {S}uite},
  howpublished = {\url{https://github.com/YosysHQ/yosys}},
  note = {[Accessed 18-09-2023]},
}

@misc{nextpnrGitHub,
  author = {{YosysHQ}},
  title = {{N}extpnr: portable {F}{P}{G}{A} place and route tool},
  howpublished = {\url{https://github.com/YosysHQ/nextpnr}},
  note = {[Accessed 18-09-2023]},
}

@misc{vtrGitHub,
  title = {{V}erilog to {R}outing -- {O}pen {S}ource {C}{A}{D} {F}low for {F}{P}{G}{A} {R}esearch},
  howpublished = {\url{https://github.com/verilog-to-routing/vtr-verilog-to-routing}},
  note = {[Accessed 18-09-2023]},
}

@inproceedings{OpenLaneGitHub,
  author = {Shalan, Mohamed and Edwards, Tim},
  booktitle = {2020 {I}{E}{E}{E}/{A}{C}{M} {I}nternational {C}onference {O}n {C}omputer {A}ided {D}esign ({I}{C}{C}{A}{D})},
  title = {{B}uilding {O}pen{L}{A}{N}{E}: A 130nm {O}pen{R}{O}{A}{D}-based {T}apeout- {P}roven Flow : {I}nvited Paper},
  year = {2020},
  pages = {1-6},
  note = {\url{https://github.com/The-OpenROAD-Project/OpenLane}},
}

@misc{fusesocGitHub,
  author = {Kindgren, Olof},
  title = {{F}use{S}o{C}: {P}ackage manager and build abstraction tool for {F}{P}{G}{A}/{A}{S}{I}{C} development},
  howpublished = {\url{https://github.com/olofk/fusesoc}},
  note = {[Accessed 18-09-2023]},
}

@misc{edalizeGitHub,
  author = {Kindgren, Olof},
  title = {{E}dalize: {A}n abstraction library for interfacing {E}{D}{A} tools},
  howpublished = {\url{https://github.com/olofk/edalize}},
  note = {[Accessed 18-09-2023]},
}

@misc{zachjssv2vGitHub,
  author = {Snow, Zachary},
  title = {zachjs/sv2v: {S}ystem{V}erilog to {V}erilog conversion},
  howpublished = {\url{https://github.com/zachjs/sv2v}},
  note = {[Accessed 19-09-2023]},
}

@misc{svlintGitHub,
  author = {dalance},
  title = {dalance/svlint: {S}ystem{V}erilog linter},
  howpublished = {\url{https://github.com/dalance/svlint}},
  note = {[Accessed 18-09-2023]},
}

@misc{veribleGitHub,
  author = {{CHIPS Alliance}},
  title = {{V}erible: {S}ystem{V}erilog parser, style-linter, formatter and language server},
  howpublished = {\url{https://github.com/chipsalliance/verible}},
  note = {[Accessed 18-09-2023]},
}

@misc{osscadsuitebuildGitHub,
  author = {{YosysHQ}},
  title = {{O}{S}{S} {C}{A}{D} {S}uite: {M}ulti-platform nightly builds of open source digital design and verification tools},
  howpublished = {\url{https://github.com/YosysHQ/oss-cad-suite-build}},
  note = {[Accessed 18-09-2023]},
}

@misc{alexforencichverilogaxiGitHub,
	author = {Forencich, Alex},
	title = {{V}erilog {A}{X}{I} components for {F}{P}{G}{A} implementation},
	howpublished = {\url{https://github.com/alexforencich/verilog-axi}},
	note = {[Accessed 19-09-2023]},
}

@misc{pulpplatformaxiGitHub,
	author = {{PULP Platform}},
	title = {{A}{X}{I} {S}ystem{V}erilog synthesizable {I}{P} modules and verification infrastructure for high-performance on-chip communication},
	howpublished = {\url{https://github.com/pulp-platform/axi}},
	note = {[Accessed 19-09-2023]},
}

@misc{enjoydigitallitepcieGitHub,
	author = {{enjoy-digital}},
	title = {{S}mall footprint and configurable {P}{C}{I}e core},
	howpublished = {\url{https://github.com/enjoy-digital/litepcie}},
	note = {[Accessed 19-09-2023]},
}

@misc{alexforencichverilogpcieGitHub,
	author = {Forencich, Alex},
	title = {{V}erilog {P}{C}{I} express components},
	howpublished = {\url{https://github.com/alexforencich/verilog-pcie}},
	note = {[Accessed 19-09-2023]},
}

@misc{alexforencichverilogethernetGitHub,
	author = {Forencich, Alex},
	title = {{V}erilog {E}thernet components for {F}{P}{G}{A} implementation},
	howpublished = {\url{https://github.com/alexforencich/verilog-ethernet}},
	note = {[Accessed 19-09-2023]},
}

@misc{cliffordwolfSimpleVOutGitHub,
	author = {Wolf, Claire},
	title = {{S}imple{V}{O}ut: {A} {S}imple {F}{P}{G}{A} {C}ore for {C}reating {V}{G}{A}/{D}{V}{I}/{H}{D}{M}{I}/{O}pen{L}{D}{I} {S}ignals},
	howpublished = {\url{https://github.com/cliffordwolf/SimpleVOut}},
	note = {[Accessed 19-09-2023]},
}

@misc{projfdisplaycontrollerGitHub,
	author = {Green, Will},
	title = {{F}{P}{G}{A} display controller with support for {V}{G}{A}, {D}{V}{I}, and {H}{D}{M}{I}.},
	howpublished = {\url{https://github.com/projf/display_controller}},
	note = {[Accessed 19-09-2023]},
}

@misc{hdlutilhdmiGitHub,
	author = {Puri, Sameer},
	title = {{S}end video/audio over {H}{D}{M}{I} on an {F}{P}{G}{A}},
	howpublished = {\url{https://github.com/hdl-util/hdmi}},
	note = {[Accessed 19-09-2023]},
}

@misc{awesomeOpenSourceHardware,
  author = {Olofsson, Andreas},
  title = {{A}wesome {O}pen-{S}ource {H}ardware: {L}ist of awesome open source hardware tools, generators, and reusable designs},
  howpublished = {\url{https://github.com/aolofsson/awesome-opensource-hardware}},
  note = {[Accessed 18-09-2023]},
}

@misc{svtests,
	author = {{CHIPS Alliance}},
	title = {{S}ystem{V}erilog {T}est {R}eport},
	howpublished = {\url{https://chipsalliance.github.io/sv-tests-results/}},
	note = {[Accessed 19-09-2023]},
}

@misc{cva6,
  author = {{OpenHW Group}},
  title = {{C}{V}{A}6 is an {A}pplication class 6-stage {R}{I}{S}{C}-{V} {C}{P}{U} capable of booting {L}inux},
  howpublished = {\url{https://github.com/openhwgroup/cva6}},
  note = {[Accessed 19-09-2023]},
}

@misc{cvwally,
  author = {{OpenHW Group}},
  title = {{C}{O}{R}{E}-{V} {W}ally is a configurable {R}{I}{S}{C}-{V} {P}rocessor associated with {R}{I}{S}{C}-{V} {S}ystem-on-{C}hip {D}esign textbook.},
  howpublished = {\url{https://github.com/openhwgroup/cvw}},
  note = {[Accessed 18-09-2023]},
}

@misc{basejumpstl,
  author = {{Bespoke Silicon Group}},
  title = {{B}ase{J}ump {S}tandard {T}emplate {L}ibrary},
  howpublished = {\url{https://github.com/bespoke-silicon-group/basejump_stl}},
  note = {[Accessed 18-09-2023]},
}

@misc{blackparrot,
  author = {Petrisko, D. and Gilani, F. and Wyse, M. and D. Jung, C. and Davidson, S. and Gao, P. and Zhao, C. and Azad, Z. and Canakci, S. and Veluri, B. and Guarino, T. and A. Joshi, J. and Oskin, M. and Taylor, M. B.},
  title = {{B}lack{P}arrot: {A}n {A}gile {O}pen {S}ource {R}{I}{S}{C}-{V} {M}ulticore for {A}ccelerator {S}o{C}s},
  howpublished = {\doi{10.1109/MM.2020.2996145}},
  doi = {10.1109/MM.2020.2996145},
  note = {IEEE Micro Special Issue on Agile and Open-Source Hardware, July/August},
}

@inproceedings{MemPool,
  author = {Matheus Cavalcante and Samuel Riedel and Antonio Pullini and Luca Benini},
  title = {{MemPool}: A Shared-{L1} Memory Many-Core Cluster with a Low-Latency Interconnect},
  booktitle = {2021 Design, Automation, and Test in Europe Conference and Exhibition (DATE)},
  year = {2021},
  month = {March},
  address = {Grenoble, FR},
  pages = {701-706},
  doi = {10.23919/DATE51398.2021.9474087},
  note = {\doi{10.23919/DATE51398.2021.9474087}}
}

@article{Ara,
  author = {Matheus Cavalcante and Fabian Schuiki and Florian Zaruba and Michael Schaffner and Luca Benini},
  journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  title = {Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI},
  year = {2020},
  volume = {28},
  number = {2},
  pages = {530-543},
  doi = {10.1109/TVLSI.2019.2950087}
}

@misc{cvfpu,
  author = {{OpenHW Group}},
  title = {{F}{P}new {F}loating-{P}oint {U}nit},
  howpublished = {\url{https://github.com/openhwgroup/cvfpu}},
  note = {[Accessed 18-09-2023]},
}

@misc{cv32e40p,
  author = {{OpenHW Group}},
  title = {{C}{V}32{E}40{P}},
  howpublished = {\url{https://github.com/openhwgroup/cv32e40p}},
  note = {[Accessed 18-09-2023]},
}

@misc{OpenTitan,
  author = {{lowRISC}},
  title = {{O}pen{T}itan},
  howpublished = {\url{https://github.com/lowRISC/opentitan}},
  note = {[Accessed 18-09-2023]},
}

@misc{Ibex,
  author = {{lowRISC}},
  title = {{I}bex},
  howpublished = {\url{https://github.com/lowRISC/ibex}},
  note = {[Accessed 18-09-2023]},
}

@misc{licensePricesReddit,
  author = {{u/[deleted]}},
  title = {{M}odelsim and {Q}uesta license price: {T}oo expensive?},
  howpublished = {\url{https://www.reddit.com/r/FPGA/comments/c8z1x9/modelsim_and_questa_license_price_too_expensive/}},
  month = {July},
  year = {2019},
  note = {[Accessed 18-09-2023]},
}

@misc{olofssonLatchUp,
  author = {Olofsson, Andreas},
  title = {{G}oodbye {M}ake, {H}ello {S}ilicon{C}ompiler!},
  howpublished = {\url{https://youtu.be/GM9PKAfTlmQ}},
  year = {2023},
  note = {Latch-Up},
}

@misc{RichmondLatchUp,
  author = {Richmond, Dustin},
  title = {{S}o, you want to be an open sourcerer?},
  howpublished = {\url{https://youtu.be/-rXgQxWRKIg}},
  year = {2023},
  note = {Latch-Up},
}

@misc{SiffermanLatchUp,
  author = {Sifferman, Ethan},
  title = {{U}sing {C}{V}{A}6 in {A}rchitecture {E}ducation},
  howpublished = {\url{https://youtu.be/6cvJfdh5msQ}},
  year = {2023},
  note = {Latch-Up},
}

@misc{ZhaoLatchUp,
  author = {Zhao, Jerry},
  title = {{T}apeout-in-a-{S}emester: {T}he {O}rganization of {B}erkeley's {T}apeout {C}ourse},
  howpublished = {\url{https://youtu.be/slIVkBrkgaM}},
  year = {2023},
  note = {Latch-Up},
}

@misc{BieganskiORConf,
  author = {Bieganski, Krzysztof},
	title = {{O}pen source design testing and verification with {U}{V}{M} and {V}erilator},
  howpublished = {\url{https://youtu.be/2zOmpArtdH4}},
  year = {2023},
  note = {ORConf},
}

@misc{paulORConf,
  author = {Paul, Satinder Singh},
	title = {{S}ystem{V}erilog {T}estbench linting with open-source},
  howpublished = {\url{https://youtu.be/ypOh9rCRypI}},
  year = {2023},
  note = {ORConf},
}

@article{1800-2017,
  author = {{IEEE}},
  journal = {IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)},
  title = {{I}{E}{E}{E} {S}tandard for {S}ystemVerilog--{U}nified {H}ardware {D}esign, {S}pecification, and {V}erification {L}anguage},
  year = {2018},
  doi = {10.1109/IEEESTD.2018.8299595},
  note = {\doi{10.1109/IEEESTD.2018.8299595}}
}

@article{1364.1-2005,
  author = {{IEEE}},
  journal = {IEC 62142-2005 First edition 2005-06 IEEE Std 1364.1},
  title = {{I}{E}{C}/{I}{E}{E}{E} {I}nternational {S}tandard - {V}erilog({R}) {R}egister {T}ransfer {L}evel {S}ynthesis},
  year = {2005},
  doi = {10.1109/IEEESTD.2005.339572},
  note = {\doi{10.1109/IEEESTD.2005.339572}}
}

@misc{DigitalJSOnline,
  author = {Materzok, Marek},
  title = {{D}igital{J}{S} {O}nline},
  howpublished = {\url{https://digitaljs.tilk.eu/}},
  note = {[Accessed 18-09-2023]},
}

@misc{labsWithCVA6,
  author = {Sifferman, Ethan},
  title = {{L}abs with {C}{V}{A}6},
  howpublished = {\url{https://github.com/sifferman/labs-with-cva6}},
  note = {[Accessed 18-09-2023]},
}

@misc{lowRISCstyleguides,
  author = {{lowRISC}},
  title = {low{R}{I}{S}{C} {S}tyle {G}uides},
  howpublished = {\url{https://github.com/lowRISC/style-guides/tree/master}},
  note = {[Accessed 19-09-2023]},
}

@misc{BSGstyleguide,
  author = {Taylor, Michael and {The Bespoke Silicon Group}},
  title = {{B}{S}{G} {S}ystem{V}erilog {C}oding {S}tandards},
  howpublished = {\url{https://docs.google.com/document/d/1xA5XUzBtz_D6aSyIBQUwFk_kSUdckrfxa2uzGjMgmCU/}},
  note = {[Accessed 19-09-2023]},
}

@misc{Xilinxstyleguide,
  author = {{Xilinx}},
  title = {{H}{D}{L} {C}oding {T}echniques},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug901-vivado-synthesis/HDL-Coding-Techniques}},
  note = {[Accessed 19-09-2023]},
}

@misc{Intelstyleguide,
  author = {{Intel}},
  title = {{I}ntel\textsuperscript{\textregistered} {Q}uartus\textsuperscript{\textregistered} {P}rime {P}ro {E}dition {U}ser {G}uide: {D}esign {R}ecommendations},
  howpublished = {\url{https://www.intel.com/content/www/us/en/docs/programmable/683082/23-1/recommended-hdl-coding-styles.html}},
  note = {[Accessed 19-09-2023]},
}

@misc{Latticestyleguide,
  author = {{Lattice}},
  title = {{H}{D}{L} {C}oding {G}uidelines},
  howpublished = {\url{https://www.latticesemi.com/~/media/LatticeSemi/Documents/UserManuals/EI/HDLcodingguidelines.PDF?document_id=48203}},
  note = {[Accessed 19-09-2023]},
}

@misc{Freescalestyleguide,
	author = {{Freescale Semiconductor}},
	title = {{F}reescale {V}erilog {H}{D}{L} {C}oding},
	howpublished = {\url{https://michaeltaylor.org/edu/papers/FreescaleVerilog.pdf}},
	note = {[Accessed 20-09-2023]},
}

@misc{VeriGPUstyleguide,
	author = {Perkins, Hugh},
	title = {{V}eri{G}{P}{U} {C}oding guidelines},
	howpublished = {\url{https://github.com/hughperkins/VeriGPU/blob/main/docs/coding_guidelines.md}},
	note = {[Accessed 20-09-2023]},
}

@misc{RSDstyleguide,
	author = {{RSD}},
	title = {{R}{S}{D} {C}oding conventions},
	howpublished = {\url{https://github.com/rsd-devel/rsd/wiki/en-devel-coding-convention}},
	note = {[Accessed 20-09-2023]},
}

@misc{asicworld,
  author = {Tala, Deepak Kumar and {ASIC World}},
  title = {{V}erilog {E}xamples},
  howpublished = {\url{https://www.asic-world.com/examples/verilog/}},
  year = {2014},
  note = {[Accessed 19-09-2023]},
}

@misc{ChipDev,
  author = {{ChipDev}},
  title = {{C}hip{D}ev},
  howpublished = {\url{https://chipdev.io/}},
  note = {[Accessed 19-09-2023]},
}

@book{kohn:book,
  author = {Kohn, Alfie and Blum, Susan D.},
  title = {{U}ngrading: {W}hy {R}ating {S}tudents {U}ndermines {L}earning (and {W}hat to {D}o {I}nstead) ({T}eaching and {L}earning in {H}igher {E}ducation)},
  publisher = {West Virginia University Press},
  isbn = {1949199827,9781949199826,9781949199833},
  year = {2020}
}

@misc{blum:article,
  author = {Blum, Susan},
  title = {{T}he significant learning benefits of getting rid of grades},
  journal = {Inside Higher Ed},
  howpublished = {\url{https://www.insidehighered.com/advice/2017/11/14/significant-learning-benefits-getting-rid-grades-essay}},
  month = {November},
  year = {2017},
}

@misc{VerilatorSVA,
	author = {Divya2030 and Snyder, Wilson},
	title = {{L}imited {S}upport for {S}ystem{V}erilog {A}ssertions ({S}{V}{A}) -- {V}erilator {I}ssue \#4425},
	howpublished = {\url{https://github.com/verilator/verilator/issues/4425}},
	note = {[Accessed 19-09-2023]},
}

@misc{VerilatorUVM,
	author = {Snyder, Wilson},
	title = {{S}upport full {U}{V}{M} -cc code generation -- {V}erilator {I}ssue \#1538},
	howpublished = {\url{https://github.com/verilator/verilator/issues/1538}},
	note = {[Accessed 19-09-2023]},
}

@misc{tinytapeoutTinyTapeout,
	author = {Venn, Matt},
	title = {{T}iny {T}apeout},
	howpublished = {\url{https://tinytapeout.com/}},
	note = {[Accessed 19-09-2023]},
}

@misc{efablessCaravel,
	author = {{Efabless}},
	title = {{C}aravel {U}ser {P}roject},
	howpublished = {\url{https://platform.efabless.com/design_catalog/asic_platform/174}},
	note = {[Accessed 19-09-2023]},
}

@misc{danielmangumRISCVPriv,
	author = {Mangum, Daniel},
	title = {{R}{I}{S}{C}-{V} {B}ytes: {P}rivilege {L}evels},
	howpublished = {\url{https://danielmangum.com/posts/risc-v-bytes-privilege-levels/}},
	month = {December},
	year = {2021},
	note = {[Accessed 20-09-2023]},
}
