# WB_STAGE
Write Back (WB) stage of a 5-stage pipelined RISC-V CPU in VHDL. Selects between ALU or memory output and writes the result back to the register file. Includes testbench with randomized validation.
