/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [18:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [39:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  reg [5:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [14:0] celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  reg [16:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_72z;
  wire [13:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_43z[30] & celloutsig_0_24z[7]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z & in_data[145]);
  assign celloutsig_0_14z = ~(celloutsig_0_6z[8] & celloutsig_0_0z[1]);
  assign celloutsig_0_19z = ~(celloutsig_0_5z & celloutsig_0_16z);
  assign celloutsig_0_23z = ~(celloutsig_0_20z & celloutsig_0_16z);
  assign celloutsig_0_39z = ~((celloutsig_0_35z | celloutsig_0_21z[10]) & celloutsig_0_4z[4]);
  assign celloutsig_0_56z = ~((celloutsig_0_32z | celloutsig_0_28z) & celloutsig_0_40z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z[8] | celloutsig_1_3z) & celloutsig_1_2z);
  assign celloutsig_1_19z = ~((_00_ | celloutsig_1_1z) & celloutsig_1_9z);
  assign celloutsig_0_61z = celloutsig_0_32z ^ celloutsig_0_6z[15];
  assign celloutsig_0_10z = in_data[8] ^ celloutsig_0_8z[1];
  assign celloutsig_0_2z = celloutsig_0_0z[0] ^ celloutsig_0_1z;
  reg [9:0] _14_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 10'h000;
    else _14_ <= { celloutsig_1_6z, celloutsig_1_4z[8:3], celloutsig_1_4z[3], celloutsig_1_4z[3], celloutsig_1_4z[3] };
  assign { _01_[9:1], _00_ } = _14_;
  assign celloutsig_1_2z = in_data[133:130] == in_data[99:96];
  assign celloutsig_1_18z = { celloutsig_1_7z[15:14], celloutsig_1_1z, celloutsig_1_13z } == celloutsig_1_7z[4:1];
  assign celloutsig_0_9z = { in_data[69:68], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } == { in_data[94:88], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z } == { in_data[80:79], celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_0_5z = { 1'h1, celloutsig_0_4z } === { in_data[85:79], 1'h1 };
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z, 1'h1 } === { in_data[77:66], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_30z = celloutsig_0_26z[18:15] === { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_40z = { celloutsig_0_33z[10], celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_39z } > { celloutsig_0_37z[6:3], celloutsig_0_32z };
  assign celloutsig_0_20z = { celloutsig_0_6z[16:3], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_10z } > in_data[64:43];
  assign celloutsig_0_42z = { celloutsig_0_4z[3], celloutsig_0_15z, celloutsig_0_12z } < celloutsig_0_11z[7:5];
  assign celloutsig_0_65z = { celloutsig_0_25z[5:0], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_61z, celloutsig_0_56z } < { celloutsig_0_5z, celloutsig_0_51z, celloutsig_0_62z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_4z[6:1] < { celloutsig_0_4z[5:2], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_13z = { _01_[7:3], _01_[9:1], _00_ } < { in_data[177:174], celloutsig_1_2z, _01_[9:1], _00_ };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z } < { in_data[28:1], celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_11z[12:2], 1'h1, celloutsig_0_23z } < { celloutsig_0_26z[8:6], celloutsig_0_30z, celloutsig_0_22z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_36z = in_data[24:15] < { celloutsig_0_29z[8:2], 1'h0, celloutsig_0_30z, celloutsig_0_1z };
  assign celloutsig_0_44z = celloutsig_0_1z & ~(celloutsig_0_6z[14]);
  assign celloutsig_1_1z = in_data[182] & ~(celloutsig_1_0z[9]);
  assign celloutsig_0_28z = celloutsig_0_18z & ~(celloutsig_0_19z);
  assign celloutsig_0_4z = - { in_data[35], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_73z = - { celloutsig_0_25z[3:0], celloutsig_0_65z, celloutsig_0_46z, celloutsig_0_40z, celloutsig_0_60z, celloutsig_0_56z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_0z = - in_data[186:177];
  assign celloutsig_0_26z = - { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_27z = - { celloutsig_0_21z[11:9], celloutsig_0_9z, 1'h1, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_37z = ~ { celloutsig_0_11z[12:6], celloutsig_0_31z };
  assign celloutsig_0_47z = ~ celloutsig_0_6z[13:6];
  assign celloutsig_0_51z = ~ celloutsig_0_47z[4:0];
  assign celloutsig_0_60z = ~ celloutsig_0_52z[7:4];
  assign celloutsig_0_33z = ~ { celloutsig_0_26z[11:3], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_43z = { celloutsig_0_39z, celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_24z[8:1], celloutsig_0_24z[1], celloutsig_0_36z, celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_40z } | { celloutsig_0_26z[17:5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_1_7z = { in_data[156:150], celloutsig_1_4z[8:3], celloutsig_1_4z[3], celloutsig_1_4z[3], celloutsig_1_4z[3], celloutsig_1_3z } | { celloutsig_1_0z[9:4], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:2], celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_4z[5:0], celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_6z[12:0], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z } | { celloutsig_0_6z[1], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_3z = & { celloutsig_1_0z, in_data[149] };
  assign celloutsig_0_12z = & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = & { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_2z & celloutsig_0_6z[4];
  assign celloutsig_0_22z = celloutsig_0_9z & celloutsig_0_1z;
  assign celloutsig_0_1z = ~^ in_data[80:72];
  assign celloutsig_0_35z = ~^ celloutsig_0_11z[8:6];
  assign celloutsig_0_62z = ^ { celloutsig_0_47z[7:4], celloutsig_0_42z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_32z = ^ { celloutsig_0_27z[8:5], 1'h1, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_52z = { celloutsig_0_6z[14:6], celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_46z } >> { celloutsig_0_49z[3:0], celloutsig_0_22z, celloutsig_0_44z, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_36z };
  assign celloutsig_0_72z = celloutsig_0_52z[3:0] >> celloutsig_0_37z[3:0];
  assign celloutsig_0_25z = { celloutsig_0_21z[14:4], celloutsig_0_15z } >> { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_24z[8:1], celloutsig_0_24z[1] };
  assign celloutsig_0_0z = in_data[37:35] >> in_data[63:61];
  assign celloutsig_0_11z = celloutsig_0_6z[16:3] >> { celloutsig_0_6z[11:6], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_49z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_49z = { celloutsig_0_37z[7:4], celloutsig_0_17z, 1'h1 };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_6z = { in_data[23:16], 1'h1, celloutsig_0_4z, celloutsig_0_2z };
  assign { celloutsig_0_24z[2:1], celloutsig_0_24z[8:3] } = ~ { celloutsig_0_15z, celloutsig_0_14z, in_data[23:18] };
  assign { celloutsig_1_4z[3], celloutsig_1_4z[8:4] } = ~ { celloutsig_1_2z, in_data[136:132] };
  assign { celloutsig_0_29z[8:7], celloutsig_0_29z[0], celloutsig_0_29z[6], celloutsig_0_29z[2], celloutsig_0_29z[5:3] } = ~ { celloutsig_0_25z[1:0], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_13z = ~celloutsig_0_10z;
  assign _01_[0] = _00_;
  assign celloutsig_0_24z[0] = celloutsig_0_24z[1];
  assign celloutsig_0_29z[1] = 1'h0;
  assign celloutsig_1_4z[2:0] = { celloutsig_1_4z[3], celloutsig_1_4z[3], celloutsig_1_4z[3] };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
