
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs ../traces//server_039.champsimtrace.xz
Heartbeat CPU 0 instructions: 10000003 cycles: 3446850 heartbeat IPC: 2.9012 cumulative IPC: 2.9012 (Simulation time: 0 hr 5 min 12 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3446850 (Simulation time: 0 hr 5 min 12 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14238799 heartbeat IPC: 0.926616 cumulative IPC: 0.926616 (Simulation time: 0 hr 9 min 42 sec) 
Finished CPU 0 instructions: 10000000 cycles: 10791955 cumulative IPC: 0.926616 (Simulation time: 0 hr 9 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.926616 instructions: 10000000 cycles: 10791955
L1D TOTAL     ACCESS:    3124952  HIT:    3114712  MISS:      10240
L1D LOAD      ACCESS:    1657780  HIT:    1649183  MISS:       8597
L1D RFO       ACCESS:    1467172  HIT:    1465529  MISS:       1643
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 15.0396 cycles
L1I TOTAL     ACCESS:    1855160  HIT:    1038302  MISS:     816858
L1I LOAD      ACCESS:    1855160  HIT:    1038302  MISS:     816858
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 14.0649 cycles
L2C TOTAL     ACCESS:     831709  HIT:     831709  MISS:          0
L2C LOAD      ACCESS:     825454  HIT:     825454  MISS:          0
L2C RFO       ACCESS:       1643  HIT:       1643  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:       4612  HIT:       4612  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: -nan cycles
LLC TOTAL     ACCESS:          0  HIT:          0  MISS:          0
LLC LOAD      ACCESS:          0  HIT:          0  MISS:          0
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: -nan cycles
Major fault: 0 Minor fault: 356

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -

CPU 0 Branch Prediction Accuracy: 99.2719% MPKI: 1.2379 Average ROB Occupancy at Mispredict: 10.5663

Branch types
NOT_BRANCH: 8299556 82.9956%
BRANCH_DIRECT_JUMP: 97893 0.97893%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 1118591 11.1859%
BRANCH_DIRECT_CALL: 205550 2.0555%
BRANCH_INDIRECT_CALL: 36246 0.36246%
BRANCH_RETURN: 241805 2.41805%
BRANCH_OTHER: 0 0%

