[INFO ORD-0030] Using 1 thread(s)
[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: write_verilog5.def
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 1 components and 4 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 2 connections.
[INFO ODB-0133]     Created 2 nets and 2 connections.
[INFO ODB-0134] Finished DEF file: write_verilog5.def
module top (in1,
    out1,
    VDD,
    VSS);
 input in1;
 output out1;
 input VDD;
 input VSS;

 wire out;

 BUF_X1 u1 (.A(in1),
    .Z(out1),
    .VDD(VDD),
    .VSS(VSS));
endmodule
