$date
	Sun Oct  1 13:14:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_0902 $end
$scope module clk $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$scope module Guia_0902 $end
$var wire 1 " pulse_fast_signal $end
$upscope $end
$scope module Guia_0902 $end
$var wire 1 # pulse_slow_signal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
0!
$end
#1
0"
#2
1"
#3
0"
#12
1"
1!
#13
0"
#14
1"
#15
0"
#20
0#
#24
1"
0!
#25
0"
#26
1"
#27
0"
#36
1"
1!
#37
0"
#38
1"
#39
0"
#40
1#
#48
1"
0!
#49
0"
#50
1"
#51
0"
#60
1"
1!
1#
#61
0"
#62
1"
#63
0"
#72
1"
0!
#73
0"
#74
1"
#75
0"
#80
0#
#84
1"
1!
#85
0"
#86
1"
#87
0"
#96
1"
0!
#97
0"
#98
1"
#99
0"
#100
1#
#108
1"
1!
#109
0"
#110
1"
#111
0"
#120
1"
0!
1#
#121
0"
#122
1"
#123
0"
#132
1"
1!
#133
0"
#134
1"
#135
0"
#140
0#
#144
1"
0!
#145
0"
#146
1"
#147
0"
#156
1"
1!
#157
0"
#158
1"
#159
0"
#160
1#
#168
1"
0!
#169
0"
#170
1"
#171
0"
#180
1"
1!
1#
#181
0"
#182
1"
#183
0"
#192
1"
0!
#193
0"
#194
1"
#195
0"
#200
0#
#204
1"
1!
#205
0"
#206
1"
#207
0"
#216
1"
0!
#217
0"
#218
1"
#219
0"
#220
1#
#228
1"
1!
#229
0"
#230
1"
#231
0"
#240
1"
0!
1#
