Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Sun Nov  5 13:22:44 2017
| Host             : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.716 |
| Dynamic (W)              | 0.236 |
| Device Static (W)        | 0.480 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 99.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.021 |        5 |       --- |             --- |
| CLB Logic               |     0.041 |    14374 |       --- |             --- |
|   LUT as Logic          |     0.039 |     7984 |    242400 |            3.29 |
|   LUT as Shift Register |    <0.001 |       50 |    112800 |            0.04 |
|   Register              |    <0.001 |     4158 |    484800 |            0.86 |
|   CARRY8                |    <0.001 |      254 |     30300 |            0.84 |
|   F7/F8 Muxes           |    <0.001 |      693 |    242400 |            0.29 |
|   Others                |     0.000 |      652 |       --- |             --- |
| Signals                 |     0.049 |     9454 |       --- |             --- |
| Block RAM               |     0.005 |        2 |       600 |            0.33 |
| MMCM                    |     0.114 |        1 |        10 |           10.00 |
| DSPs                    |     0.002 |        6 |      1920 |            0.31 |
| I/O                     |     0.005 |       16 |       520 |            3.08 |
| Static Power            |     0.480 |          |           |                 |
| Total                   |     0.716 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.271 |       0.123 |      0.148 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.017 |       0.002 |      0.015 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| default_sysclk_300_clk_p      | default_sysclk_300_clk_p                                |             3.3 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                |     0.236 |
|   GPIO_SW_E_IBUF_inst                                                           |    <0.001 |
|   GPIO_SW_N_IBUF_inst                                                           |    <0.001 |
|   GPIO_SW_S_IBUF_inst                                                           |    <0.001 |
|   GPIO_SW_W_IBUF_inst                                                           |    <0.001 |
|   USB_UART_RX_IBUF_inst                                                         |    <0.001 |
|   design_1_i                                                                    |     0.234 |
|     blk_mem_gen_0                                                               |     0.003 |
|       U0                                                                        |     0.003 |
|         inst_blk_mem_gen                                                        |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.003 |
|             valid.cstr                                                          |     0.003 |
|               ramloop[0].ram.r                                                  |     0.003 |
|                 prim_init.ram                                                   |     0.003 |
|     blk_mem_gen_1                                                               |     0.009 |
|       U0                                                                        |     0.009 |
|         inst_blk_mem_gen                                                        |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.009 |
|             valid.cstr                                                          |     0.009 |
|               ramloop[0].ram.r                                                  |     0.009 |
|                 prim_noinit.ram                                                 |     0.009 |
|     clk_wiz_0                                                                   |     0.119 |
|       inst                                                                      |     0.119 |
|         clkin1_ibufds                                                           |     0.003 |
|     floating_point_0                                                            |     0.004 |
|       U0                                                                        |     0.004 |
|         i_synth                                                                 |     0.004 |
|           ADDSUB_OP.ADDSUB                                                      |     0.003 |
|             SPEED_OP.DSP.OP                                                     |     0.003 |
|               A_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               B_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                                            |    <0.001 |
|                 DSP2                                                            |    <0.001 |
|                 ZERO_14_DET.CARRY_MUX                                           |     0.000 |
|                 ZERO_14_DET.ZERO_DET                                            |     0.000 |
|                   CARRY_ZERO_DET                                                |     0.000 |
|                 Z_14_LZD_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               DSP48E1_BODY.EXP                                                  |     0.001 |
|                 A_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 BMA_EXP_DELAY                                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 CANCELLATION_DELAY                                              |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 COND_DET_A                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                     CARRY_ZERO_DET                                              |    <0.001 |
|                 COND_DET_B                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                     CARRY_ZERO_DET                                              |    <0.001 |
|                 DET_SIGN_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                        |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NUMB_CMP                                                        |    <0.001 |
|                   NOT_FAST.CMP                                                  |    <0.001 |
|                     C_CHAIN                                                     |    <0.001 |
|                 STATE_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SUB_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                                       |    <0.001 |
|               DSP48E1_BODY.NORM_RND                                             |     0.001 |
|                 FULL_USAGE_DSP.LOD                                              |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                                        |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_1                                                            |     0.003 |
|       U0                                                                        |     0.003 |
|         i_synth                                                                 |     0.003 |
|           ADDSUB_OP.ADDSUB                                                      |     0.003 |
|             SPEED_OP.DSP.OP                                                     |     0.003 |
|               A_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               B_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                                            |    <0.001 |
|                 DSP2                                                            |    <0.001 |
|                 ZERO_14_DET.CARRY_MUX                                           |     0.000 |
|                 ZERO_14_DET.ZERO_DET                                            |    <0.001 |
|                   CARRY_ZERO_DET                                                |    <0.001 |
|                 Z_14_LZD_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               DSP48E1_BODY.EXP                                                  |    <0.001 |
|                 A_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 BMA_EXP_DELAY                                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 CANCELLATION_DELAY                                              |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 COND_DET_A                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                     CARRY_ZERO_DET                                              |    <0.001 |
|                 COND_DET_B                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                     CARRY_ZERO_DET                                              |    <0.001 |
|                 DET_SIGN_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                        |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NUMB_CMP                                                        |    <0.001 |
|                   NOT_FAST.CMP                                                  |    <0.001 |
|                     C_CHAIN                                                     |    <0.001 |
|                 STATE_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SUB_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                                       |    <0.001 |
|               DSP48E1_BODY.NORM_RND                                             |     0.001 |
|                 FULL_USAGE_DSP.LOD                                              |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                                        |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_2                                                            |     0.001 |
|       U0                                                                        |     0.001 |
|         i_synth                                                                 |     0.001 |
|           MULT.OP                                                               |     0.001 |
|             EXP                                                                 |    <0.001 |
|               COND_DET_A                                                        |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                   CARRY_ZERO_DET                                                |    <0.001 |
|               COND_DET_B                                                        |    <0.001 |
|                 MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                   CARRY_ZERO_DET                                                |    <0.001 |
|               EXP_ADD.C_CHAIN                                                   |    <0.001 |
|               EXP_PRE_RND_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               IP_SIGN_DELAY                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIG_DELAY                                                         |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             MULT                                                                |    <0.001 |
|               MULT_GEN_VARIANT.FIX_MULT                                         |    <0.001 |
|                 MULT                                                            |    <0.001 |
|                   gDSP.gDSP_only.iDSP                                           |    <0.001 |
|                     use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0 |    <0.001 |
|             OP                                                                  |    <0.001 |
|             R_AND_R                                                             |    <0.001 |
|               LOGIC.R_AND_R                                                     |    <0.001 |
|                 EXP_ADD.ADD                                                     |    <0.001 |
|                 LOGIC.RND1                                                      |    <0.001 |
|                 LOGIC.RND2                                                      |    <0.001 |
|                 RND_BIT_GEN                                                     |    <0.001 |
|                   NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                           |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_3                                                            |     0.012 |
|       U0                                                                        |     0.012 |
|         i_synth                                                                 |     0.012 |
|           DIV_OP.SPD.OP                                                         |     0.012 |
|             EXP                                                                 |    <0.001 |
|               EXP_PRE_RND_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               FLOW_DEC_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIGN_UP_DELAY                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_UP_DELAY                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             MANT_DIV                                                            |     0.011 |
|               Q_MANT_DEL                                                        |     0.001 |
|                 i_pipe                                                          |     0.001 |
|               RT[0].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[10].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[11].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[11].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[12].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[13].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[14].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[15].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[15].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[16].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[17].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[18].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[19].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[19].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[1].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[20].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[21].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[22].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[23].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[23].MANT_DEL                                                   |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[24].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[25].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[2].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[3].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[3].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[4].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[5].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[6].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[7].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[7].MANT_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[8].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[9].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|             OP                                                                  |    <0.001 |
|             ROUND                                                               |    <0.001 |
|               EXP_ADD.ADD                                                       |    <0.001 |
|               LOGIC.RND1                                                        |    <0.001 |
|               LOGIC.RND2                                                        |    <0.001 |
|               RND_BIT_GEN                                                       |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                             |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_4                                                            |     0.007 |
|       U0                                                                        |     0.007 |
|         i_synth                                                                 |     0.007 |
|           SQRT_OP.SPD.OP                                                        |     0.006 |
|             i_mant_calc.EXP                                                     |    <0.001 |
|               EXP_SIG_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               SIGN_DET_DELAY                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               STATE_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             i_mant_calc.MANT_SQRT                                               |     0.006 |
|               Q_MANT_LP_DEL                                                     |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RM_MANT_LP_DEL                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[0].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[10].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[11].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[11].MA_DEL.MANT_DEL                                            |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[11].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[12].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[13].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[14].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[15].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[15].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[16].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[17].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[18].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[19].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[19].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[1].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[20].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[21].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[22].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[23].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[23].Q_DEL                                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[24].ADDSUB                                                     |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|               RT[2].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[3].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[3].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[3].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[4].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[5].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[6].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[7].ADDSUB                                                      |    <0.001 |
|                 ADDSUB                                                          |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               RT[7].MA_DEL.MANT_DEL                                             |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[7].Q_DEL                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               RT[8].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|               RT[9].ADDSUB                                                      |     0.000 |
|                 ADDSUB                                                          |     0.000 |
|             i_mant_calc.OP                                                      |    <0.001 |
|             i_mant_calc.ROUND                                                   |    <0.001 |
|               LOGIC.RND1                                                        |    <0.001 |
|               LOGIC.RND2                                                        |    <0.001 |
|               RND_BIT_GEN                                                       |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                        |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_5                                                            |     0.000 |
|     floating_point_6                                                            |    <0.001 |
|       U0                                                                        |    <0.001 |
|         i_synth                                                                 |    <0.001 |
|           COMP_OP.SPD.OP                                                        |    <0.001 |
|             STRUCT_CMP.A_EQ_B_DET                                               |    <0.001 |
|               WIDE_AND                                                          |    <0.001 |
|             STRUCT_CMP.A_EXP_ALL_ONE_DET                                        |    <0.001 |
|               CARRY_ZERO_DET                                                    |    <0.001 |
|             STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                      |    <0.001 |
|               WIDE_NOR                                                          |    <0.001 |
|             STRUCT_CMP.A_GT_B_DET                                               |    <0.001 |
|               C_CHAIN                                                           |    <0.001 |
|             STRUCT_CMP.B_EXP_ALL_ONE_DET                                        |     0.000 |
|               CARRY_ZERO_DET                                                    |     0.000 |
|             STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                      |    <0.001 |
|               WIDE_NOR                                                          |    <0.001 |
|             STRUCT_CMP.EXP_ALL_ZERO_DET                                         |    <0.001 |
|               CARRY_ZERO_DET                                                    |    <0.001 |
|           need_combiner.use_3to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_7                                                            |    <0.001 |
|       U0                                                                        |    <0.001 |
|         i_synth                                                                 |    <0.001 |
|           FLT_TO_FIX_OP.SPD.OP                                                  |    <0.001 |
|             ALIGN_Z_D                                                           |     0.000 |
|               EQ_ZERO                                                           |     0.000 |
|                 CARRY_ZERO_DET                                                  |     0.000 |
|             ROUND                                                               |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     floating_point_8                                                            |     0.001 |
|       U0                                                                        |     0.001 |
|         i_synth                                                                 |     0.001 |
|           FIX_TO_FLT_OP.SPD.OP                                                  |     0.001 |
|             FIXED_DATA_SIGNED.M_ABS                                             |    <0.001 |
|             LZE                                                                 |    <0.001 |
|               ZERO_DET_CC_1                                                     |    <0.001 |
|               ZERO_DET_CC_2.CC                                                  |    <0.001 |
|             NEED_Z_DET.Z_DET                                                    |    <0.001 |
|             OP                                                                  |    <0.001 |
|             ROUND                                                               |    <0.001 |
|               LOGIC.RND1                                                        |    <0.001 |
|               LOGIC.RND2                                                        |    <0.001 |
|               RND_BIT_GEN                                                       |    <0.001 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                             |    <0.001 |
|           i_nd_to_rdy                                                           |    <0.001 |
|           need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|     fpu_wrapper_0                                                               |     0.001 |
|       inst                                                                      |     0.001 |
|         f1                                                                      |     0.001 |
|     top_wrapper_0                                                               |     0.073 |
|       inst                                                                      |     0.073 |
|         t1                                                                      |     0.073 |
|           d1                                                                    |     0.056 |
|             fpr_write                                                           |     0.016 |
|             gpr_write                                                           |     0.029 |
|             mem_ls                                                              |     0.009 |
|             pc                                                                  |    <0.001 |
|           f1                                                                    |     0.016 |
|           r1                                                                    |    <0.001 |
|           t1                                                                    |    <0.001 |
+---------------------------------------------------------------------------------+-----------+


