<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/MipsSEInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ade3e9027c4a59e8bb8d540eb1bd7c25.html">Mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MipsSEInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MipsSEInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsSEInstrInfo_8h.html">MipsSEInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsInstPrinter_8h.html">MCTargetDesc/MipsInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsAnalyzeImmediate_8h.html">MipsAnalyzeImmediate.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsMachineFunction_8h.html">MipsMachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="MipsSEInstrInfo_8cpp.html#a3c6c29487dd368344af8aa71893cfea5">   27</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="MipsSEInstrInfo_8cpp.html#a3c6c29487dd368344af8aa71893cfea5">getUnconditionalBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI) {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a102ee3949228f2c8c1902c3ab7b70efc">inMicroMipsMode</a>())</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a98180cb9502db31783e9610b9afdf6a4">isPositionIndependent</a>() ? Mips::B_MM : Mips::J_MM;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a98180cb9502db31783e9610b9afdf6a4">isPositionIndependent</a>() ? <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">Mips::B</a> : Mips::J;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;}</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#aad7908c2e36aed91e90c9d06f4446bad">   33</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aad7908c2e36aed91e90c9d06f4446bad">MipsSEInstrInfo::MipsSEInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    : <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a>(STI, <a class="code" href="MipsSEInstrInfo_8cpp.html#a3c6c29487dd368344af8aa71893cfea5">getUnconditionalBranch</a>(STI)), RI() {}</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">   36</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">MipsSEInstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> RI;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a832e9ce84ba2a9eb8be4a8b0cc15a602">   45</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a832e9ce84ba2a9eb8be4a8b0cc15a602">MipsSEInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">if</span> ((Opc == Mips::LW)   || (Opc == <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">Mips::LD</a>)   ||</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">if</span> ((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;  <span class="comment">// is a stack slot</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) &amp;&amp; <span class="comment">// the imm is zero</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        (<a class="code" href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">isZeroImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2)))) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// isStoreToStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a5c68515fc68b9bb91108d49019c7c151">   67</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5c68515fc68b9bb91108d49019c7c151">MipsSEInstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">if</span> ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">if</span> ((MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) &amp;&amp;  <span class="comment">// is a stack slot</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) &amp;&amp; <span class="comment">// the imm is zero</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        (<a class="code" href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">isZeroImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2)))) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a02e83a7aa0c64ded0b51694e6e382bef">   83</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a02e83a7aa0c64ded0b51694e6e382bef">MipsSEInstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0, ZeroReg = 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="MipsTargetStreamer_8cpp.html#a3b2972af3f99405c0dda2d67d9155225">isMicroMips</a> = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a102ee3949228f2c8c1902c3ab7b70efc">inMicroMipsMode</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (Mips::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) { <span class="comment">// Copy to CPU Reg.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">if</span> (Mips::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">if</span> (isMicroMips)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        Opc = Mips::MOVE16_MM;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        Opc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">Mips::OR</a>, ZeroReg = Mips::ZERO;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::CCRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      Opc = Mips::CFC1;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      Opc = Mips::MFC1;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      Opc = isMicroMips ? Mips::MFHI16_MM : <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba2a748b4e6332ee6f1fcdef61e71112ce">Mips::MFHI</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      SrcReg = 0;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      Opc = isMicroMips ? Mips::MFLO16_MM : <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae4189aa234aa339a28c96ba4619b6127">Mips::MFLO</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      SrcReg = 0;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32DSPRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      Opc = Mips::MFHI_DSP;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32DSPRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      Opc = Mips::MFLO_DSP;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::RDDSP), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1 &lt;&lt; 4)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::MSACtrlRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      Opc = Mips::CFCMSA;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) { <span class="comment">// Copy from CPU Reg.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">if</span> (Mips::CCRRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      Opc = Mips::CTC1;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      Opc = Mips::MTC1;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      Opc = Mips::MTHI, DestReg = 0;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      Opc = Mips::MTLO, DestReg = 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32DSPRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      Opc = Mips::MTHI_DSP;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32DSPRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      Opc = Mips::MTLO_DSP;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::WRDSP))</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1 &lt;&lt; 4)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::MSACtrlRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::CTCMSA))</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    Opc = Mips::FMOV_S;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::AFGR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    Opc = Mips::FMOV_D32;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    Opc = Mips::FMOV_D64;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) { <span class="comment">// Copy to CPU64 Reg.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (Mips::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      Opc = Mips::MFHI64, SrcReg = 0;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      Opc = Mips::MFLO64, SrcReg = 0;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      Opc = Mips::DMFC1;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) { <span class="comment">// Copy from CPU64 Reg.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">if</span> (Mips::HI64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      Opc = Mips::MTHI64, DestReg = 0;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      Opc = Mips::MTLO64, DestReg = 0;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg))</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      Opc = Mips::DMTC1;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::MSA128BRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) { <span class="comment">// Copy to MSA reg</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">if</span> (Mips::MSA128BRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      Opc = Mips::MOVE_V;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Cannot copy registers&quot;</span>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (DestReg)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">if</span> (SrcReg)</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (ZeroReg)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ZeroReg);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="MipsSEInstrInfo_8cpp.html#a0274b1112ee03edda5cbd72aa4e8bf83">  186</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MipsSEInstrInfo_8cpp.html#a0274b1112ee03edda5cbd72aa4e8bf83">isORCopyInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">case</span> Mips::OR_MM:</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">Mips::OR</a>:</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Mips::ZERO)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">case</span> Mips::OR64:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == Mips::ZERO_64)</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/// If @MI is WRDSP/RRDSP instruction return true with @isWrite set to true</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/// if it is WRDSP instruction.</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="MipsSEInstrInfo_8cpp.html#acf0c70e96e78434a7f3eeb025e94576c">  205</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MipsSEInstrInfo_8cpp.html#acf0c70e96e78434a7f3eeb025e94576c">isReadOrWriteToDSPReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> &amp;isWrite) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;   <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">case</span> Mips::WRDSP:</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">case</span> Mips::WRDSP_MM:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    isWrite = <span class="keyword">true</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">case</span> Mips::RDDSP:</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">case</span> Mips::RDDSP_MM:</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    isWrite = <span class="keyword">false</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/// We check for the common case of &#39;or&#39;, as it&#39;s MIPS&#39; preferred instruction</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/// for GPRs but we have to check the operands to ensure that is the case.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/// Other move instructions for MIPS are directly identifiable.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a43f446bd499a4224ea34f10624d59f34">  225</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a43f446bd499a4224ea34f10624d59f34">MipsSEInstrInfo::isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">bool</span> isDSPControlWrite = <span class="keyword">false</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// Condition is made to match the creation of WRDSP/RDDSP copy instruction</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// from copyPhysReg function.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MipsSEInstrInfo_8cpp.html#acf0c70e96e78434a7f3eeb025e94576c">isReadOrWriteToDSPReg</a>(MI, isDSPControlWrite)) {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != (1 &lt;&lt; 4))</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isDSPControlWrite) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0)};</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2)};</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a9a1c2054afa973564e0c2dd7fc5d2382">isMoveReg</a>() || <a class="code" href="MipsSEInstrInfo_8cpp.html#a0274b1112ee03edda5cbd72aa4e8bf83">isORCopyInst</a>(MI)) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)};</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#ab2d079274435f62f67f8bbd1ba96bef0">MipsSEInstrInfo::</a></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#ab2d079274435f62f67f8bbd1ba96bef0">  245</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#ab2d079274435f62f67f8bbd1ba96bef0">storeRegToStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">if</span> (Mips::GPR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    Opc = Mips::SW;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    Opc = Mips::SD;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    Opc = Mips::STORE_ACC64;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    Opc = Mips::STORE_ACC64DSP;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC128RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    Opc = Mips::STORE_ACC128;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    Opc = Mips::STORE_CCOND_DSP;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    Opc = Mips::SWC1;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::AFGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    Opc = Mips::SDC1;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    Opc = Mips::SDC164;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>))</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    Opc = Mips::ST_B;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>) ||</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>))</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    Opc = Mips::ST_H;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>) ||</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>))</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    Opc = Mips::ST_W;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>) ||</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>))</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    Opc = Mips::ST_D;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    Opc = Mips::SW;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    Opc = Mips::SD;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    Opc = Mips::SW;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    Opc = Mips::SD;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPRRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    Opc = Mips::SWDSP;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">// Hi, Lo are normally caller save but they are callee save</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// for interrupt handling.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Func = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">if</span> (Func.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>)) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">if</span> (Mips::HI32RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba2a748b4e6332ee6f1fcdef61e71112ce">Mips::MFHI</a>), Mips::K0);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      SrcReg = Mips::K0;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI64RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::MFHI64), Mips::K0_64);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      SrcReg = Mips::K0_64;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae4189aa234aa339a28c96ba4619b6127">Mips::MFLO</a>), Mips::K0);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      SrcReg = Mips::K0;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::MFLO64), Mips::K0_64);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      SrcReg = Mips::K0_64;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill))</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;}</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8f5f81940320128b4370b7462deca055">MipsSEInstrInfo::</a></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a8f5f81940320128b4370b7462deca055">  319</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8f5f81940320128b4370b7462deca055">loadRegFromStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                 <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Func = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordtype">bool</span> ReqIndirectLoad = Func.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>) &amp;&amp;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                         (DestReg == Mips::LO0 || DestReg == Mips::LO0_64 ||</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                          DestReg == Mips::HI0 || DestReg == Mips::HI0_64);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">if</span> (Mips::GPR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    Opc = Mips::LW;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">Mips::LD</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    Opc = Mips::LOAD_ACC64;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    Opc = Mips::LOAD_ACC64DSP;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC128RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    Opc = Mips::LOAD_ACC128;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    Opc = Mips::LOAD_CCOND_DSP;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    Opc = Mips::LWC1;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::AFGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    Opc = Mips::LDC1;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    Opc = Mips::LDC164;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>))</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    Opc = Mips::LD_B;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>) ||</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>))</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    Opc = Mips::LD_H;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>) ||</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>))</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    Opc = Mips::LD_W;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>) ||</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>))</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    Opc = Mips::LD_D;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    Opc = Mips::LW;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">Mips::LD</a>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    Opc = Mips::LW;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">Mips::LD</a>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPRRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    Opc = Mips::LWDSP;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">if</span> (!ReqIndirectLoad)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DestReg)</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="comment">// Load HI/LO through K0. Notably the DestReg is encoded into the</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">// instruction itself.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Mips::K0;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordtype">unsigned</span> LdOp = Mips::MTLO;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">if</span> (DestReg == Mips::HI0)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      LdOp = Mips::MTHI;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#af93bc0064abe6e9327c9843946c9c658">getABI</a>().<a class="code" href="classllvm_1_1MipsABIInfo.html#a2a988fc1c2adb8253ffbb3c297a5624c">ArePtrs64bit</a>()) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      Reg = Mips::K0_64;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">if</span> (DestReg == Mips::HI0_64)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        LdOp = Mips::MTHI64;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        LdOp = Mips::MTLO64;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), Reg)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(LdOp)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#ab9714a1857cb76df9587535de4150e1a">  403</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#ab9714a1857cb76df9587535de4150e1a">MipsSEInstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="MipsTargetStreamer_8cpp.html#a3b2972af3f99405c0dda2d67d9155225">isMicroMips</a> = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a102ee3949228f2c8c1902c3ab7b70efc">inMicroMipsMode</a>();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>()) {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">case</span> Mips::RetRA:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    expandRetRA(MBB, MI);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69baf71ae49db5c9512a30d897ef7dff5e1e">Mips::ERet</a>:</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    expandERet(MBB, MI);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFHI:</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    expandPseudoMFHiLo(MBB, MI, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba2a748b4e6332ee6f1fcdef61e71112ce">Mips::MFHI</a>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFHI_MM:</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFLO:</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    expandPseudoMFHiLo(MBB, MI, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae4189aa234aa339a28c96ba4619b6127">Mips::MFLO</a>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFLO_MM:</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFHI64:</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFLO64:</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI:</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, <span class="keyword">false</span>);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI64:</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, <span class="keyword">false</span>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI_DSP:</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, <span class="keyword">true</span>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI_MM:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, <span class="keyword">false</span>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_S_W:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, <span class="keyword">false</span>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_D32_W:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    Opc = isMicroMips ? Mips::CVT_D32_W_MM : Mips::CVT_D32_W;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, <span class="keyword">false</span>);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_S_L:</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, <span class="keyword">true</span>);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_D64_W:</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    Opc = isMicroMips ? Mips::CVT_D64_W_MM : Mips::CVT_D64_W;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, <span class="keyword">true</span>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_D64_L:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, <span class="keyword">true</span>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88ffa8113b6c4225bf003666059d414d">Mips::BuildPairF64</a>:</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    expandBuildPairF64(MBB, MI, isMicroMips, <span class="keyword">false</span>);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">case</span> Mips::BuildPairF64_64:</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    expandBuildPairF64(MBB, MI, isMicroMips, <span class="keyword">true</span>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba1545eb8951c999495303a078459ca3e4">Mips::ExtractElementF64</a>:</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    expandExtractElementF64(MBB, MI, isMicroMips, <span class="keyword">false</span>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">case</span> Mips::ExtractElementF64_64:</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    expandExtractElementF64(MBB, MI, isMicroMips, <span class="keyword">true</span>);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">case</span> Mips::MIPSeh_return32:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">case</span> Mips::MIPSeh_return64:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    expandEhReturn(MBB, MI);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MI);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/// getOppositeBranchOpc - Return the inverse of the specified</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/// opcode, e.g. turning BEQ to BNE.</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#af2132f7ddc34019d698975128fca4187">  488</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#af2132f7ddc34019d698975128fca4187">MipsSEInstrInfo::getOppositeBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">default</span>:           <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal opcode!&quot;</span>);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">case</span> Mips::BEQ:    <span class="keywordflow">return</span> Mips::BNE;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">case</span> Mips::BEQ_MM: <span class="keywordflow">return</span> Mips::BNE_MM;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">case</span> Mips::BNE:    <span class="keywordflow">return</span> Mips::BEQ;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">case</span> Mips::BNE_MM: <span class="keywordflow">return</span> Mips::BEQ_MM;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZ:   <span class="keywordflow">return</span> Mips::BLEZ;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZ:   <span class="keywordflow">return</span> Mips::BLTZ;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZ:   <span class="keywordflow">return</span> Mips::BGEZ;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZ:   <span class="keywordflow">return</span> Mips::BGTZ;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZ_MM:   <span class="keywordflow">return</span> Mips::BLEZ_MM;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZ_MM:   <span class="keywordflow">return</span> Mips::BLTZ_MM;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZ_MM:   <span class="keywordflow">return</span> Mips::BGEZ_MM;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZ_MM:   <span class="keywordflow">return</span> Mips::BGTZ_MM;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">case</span> Mips::BEQ64:  <span class="keywordflow">return</span> Mips::BNE64;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">case</span> Mips::BNE64:  <span class="keywordflow">return</span> Mips::BEQ64;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZ64: <span class="keywordflow">return</span> Mips::BLEZ64;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZ64: <span class="keywordflow">return</span> Mips::BLTZ64;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZ64: <span class="keywordflow">return</span> Mips::BGEZ64;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZ64: <span class="keywordflow">return</span> Mips::BGTZ64;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">case</span> Mips::BC1T:   <span class="keywordflow">return</span> Mips::BC1F;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">case</span> Mips::BC1F:   <span class="keywordflow">return</span> Mips::BC1T;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">case</span> Mips::BC1T_MM:   <span class="keywordflow">return</span> Mips::BC1F_MM;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">case</span> Mips::BC1F_MM:   <span class="keywordflow">return</span> Mips::BC1T_MM;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> Mips::BEQZ16_MM: <span class="keywordflow">return</span> Mips::BNEZ16_MM;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">case</span> Mips::BNEZ16_MM: <span class="keywordflow">return</span> Mips::BEQZ16_MM;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">case</span> Mips::BEQZC_MM:  <span class="keywordflow">return</span> Mips::BNEZC_MM;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">case</span> Mips::BNEZC_MM:  <span class="keywordflow">return</span> Mips::BEQZC_MM;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">case</span> Mips::BEQZC:  <span class="keywordflow">return</span> Mips::BNEZC;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">case</span> Mips::BNEZC:  <span class="keywordflow">return</span> Mips::BEQZC;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZC:  <span class="keywordflow">return</span> Mips::BGTZC;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZC:  <span class="keywordflow">return</span> Mips::BLTZC;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">case</span> Mips::BGEC:   <span class="keywordflow">return</span> Mips::BLTC;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZC:  <span class="keywordflow">return</span> Mips::BLEZC;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZC:  <span class="keywordflow">return</span> Mips::BGEZC;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">case</span> Mips::BLTC:   <span class="keywordflow">return</span> Mips::BGEC;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">case</span> Mips::BGEUC:  <span class="keywordflow">return</span> Mips::BLTUC;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">case</span> Mips::BLTUC:  <span class="keywordflow">return</span> Mips::BGEUC;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">case</span> Mips::BEQC:   <span class="keywordflow">return</span> Mips::BNEC;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">case</span> Mips::BNEC:   <span class="keywordflow">return</span> Mips::BEQC;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">case</span> Mips::BC1EQZ: <span class="keywordflow">return</span> Mips::BC1NEZ;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">case</span> Mips::BC1NEZ: <span class="keywordflow">return</span> Mips::BC1EQZ;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">case</span> Mips::BEQZC_MMR6:  <span class="keywordflow">return</span> Mips::BNEZC_MMR6;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> Mips::BNEZC_MMR6:  <span class="keywordflow">return</span> Mips::BEQZC_MMR6;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZC_MMR6:  <span class="keywordflow">return</span> Mips::BGTZC_MMR6;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZC_MMR6:  <span class="keywordflow">return</span> Mips::BLTZC_MMR6;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">case</span> Mips::BGEC_MMR6:   <span class="keywordflow">return</span> Mips::BLTC_MMR6;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZC_MMR6:  <span class="keywordflow">return</span> Mips::BLEZC_MMR6;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZC_MMR6:  <span class="keywordflow">return</span> Mips::BGEZC_MMR6;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> Mips::BLTC_MMR6:   <span class="keywordflow">return</span> Mips::BGEC_MMR6;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">case</span> Mips::BGEUC_MMR6:  <span class="keywordflow">return</span> Mips::BLTUC_MMR6;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">case</span> Mips::BLTUC_MMR6:  <span class="keywordflow">return</span> Mips::BGEUC_MMR6;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">case</span> Mips::BEQC_MMR6:   <span class="keywordflow">return</span> Mips::BNEC_MMR6;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">case</span> Mips::BNEC_MMR6:   <span class="keywordflow">return</span> Mips::BEQC_MMR6;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">case</span> Mips::BC1EQZC_MMR6: <span class="keywordflow">return</span> Mips::BC1NEZC_MMR6;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> Mips::BC1NEZC_MMR6: <span class="keywordflow">return</span> Mips::BC1EQZC_MMR6;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">case</span> Mips::BEQZC64:  <span class="keywordflow">return</span> Mips::BNEZC64;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">case</span> Mips::BNEZC64:  <span class="keywordflow">return</span> Mips::BEQZC64;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">case</span> Mips::BEQC64:   <span class="keywordflow">return</span> Mips::BNEC64;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">case</span> Mips::BNEC64:   <span class="keywordflow">return</span> Mips::BEQC64;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">case</span> Mips::BGEC64:   <span class="keywordflow">return</span> Mips::BLTC64;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">case</span> Mips::BGEUC64:  <span class="keywordflow">return</span> Mips::BLTUC64;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> Mips::BLTC64:   <span class="keywordflow">return</span> Mips::BGEC64;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">case</span> Mips::BLTUC64:  <span class="keywordflow">return</span> Mips::BGEUC64;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZC64:  <span class="keywordflow">return</span> Mips::BLEZC64;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZC64:  <span class="keywordflow">return</span> Mips::BLTZC64;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZC64:  <span class="keywordflow">return</span> Mips::BGEZC64;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZC64:  <span class="keywordflow">return</span> Mips::BGTZC64;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> Mips::BBIT0:  <span class="keywordflow">return</span> Mips::BBIT1;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">case</span> Mips::BBIT1:  <span class="keywordflow">return</span> Mips::BBIT0;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">case</span> Mips::BBIT032:  <span class="keywordflow">return</span> Mips::BBIT132;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">case</span> Mips::BBIT132:  <span class="keywordflow">return</span> Mips::BBIT032;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">case</span> Mips::BZ_B:   <span class="keywordflow">return</span> Mips::BNZ_B;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">case</span> Mips::BZ_H:   <span class="keywordflow">return</span> Mips::BNZ_H;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">case</span> Mips::BZ_W:   <span class="keywordflow">return</span> Mips::BNZ_W;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">case</span> Mips::BZ_D:   <span class="keywordflow">return</span> Mips::BNZ_D;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> Mips::BZ_V:   <span class="keywordflow">return</span> Mips::BNZ_V;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">case</span> Mips::BNZ_B:  <span class="keywordflow">return</span> Mips::BZ_B;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">case</span> Mips::BNZ_H:  <span class="keywordflow">return</span> Mips::BZ_H;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> Mips::BNZ_W:  <span class="keywordflow">return</span> Mips::BZ_W;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">case</span> Mips::BNZ_D:  <span class="keywordflow">return</span> Mips::BZ_D;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">case</span> Mips::BNZ_V:  <span class="keywordflow">return</span> Mips::BZ_V;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  }</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/// Adjust SP by Amount bytes.</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a5029a9a110d5000ca84dfcd7e972e393">  575</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5029a9a110d5000ca84dfcd7e972e393">MipsSEInstrInfo::adjustStackPtr</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespaceSP.html">SP</a>, int64_t Amount,</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="classllvm_1_1MipsABIInfo.html">MipsABIInfo</a> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">ABI</a> = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#af93bc0064abe6e9327c9843946c9c658">getABI</a>();</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordtype">unsigned</span> ADDiu = ABI.<a class="code" href="classllvm_1_1MipsABIInfo.html#a656432cd552486086064a5af478c8b07">GetPtrAddiuOp</a>();</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> (Amount == 0)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Amount)) {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// addi sp, sp, amount</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ADDiu), SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Amount);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">// For numbers which are not 16bit integers we synthesize Amount inline</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">// then add or subtract it from sp.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordtype">unsigned</span> Opc = ABI.<a class="code" href="classllvm_1_1MipsABIInfo.html#abe8ed016793fcba9cb5301e90025840d">GetPtrAdduOp</a>();</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">if</span> (Amount &lt; 0) {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      Opc = ABI.<a class="code" href="classllvm_1_1MipsABIInfo.html#acb0e923f97df02841ea645644c2bc035">GetPtrSubuOp</a>();</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      Amount = -Amount;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aa40f4913df15aca03301144b7f1673df">loadImmediate</a>(Amount, MBB, I, DL, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  }</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/// This function generates the sequence of instructions needed to get the</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/// result of adding register REG and immediate IMM.</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#aa40f4913df15aca03301144b7f1673df">  603</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aa40f4913df15aca03301144b7f1673df">MipsSEInstrInfo::loadImmediate</a>(int64_t Imm, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                        <span class="keywordtype">unsigned</span> *NewImm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="classllvm_1_1MipsAnalyzeImmediate.html">MipsAnalyzeImmediate</a> AnalyzeImm;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a4fea8a54127e89dd0e6aec5afba826a1">isABI_N64</a>() ? 64 : 32;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordtype">unsigned</span> LUi = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a4fea8a54127e89dd0e6aec5afba826a1">isABI_N64</a>() ? Mips::LUi64 : Mips::LUi;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordtype">unsigned</span> ZEROReg = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a4fea8a54127e89dd0e6aec5afba826a1">isABI_N64</a>() ? Mips::ZERO_64 : Mips::ZERO;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#a4fea8a54127e89dd0e6aec5afba826a1">isABI_N64</a>() ?</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    &amp;Mips::GPR64RegClass : &amp;Mips::GPR32RegClass;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordtype">bool</span> LastInstrIsADDiu = NewImm;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">MipsAnalyzeImmediate::InstSeq</a> &amp;Seq =</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    AnalyzeImm.<a class="code" href="classllvm_1_1MipsAnalyzeImmediate.html#a80ac42236b215222ea27330943ff3f99">Analyze</a>(Imm, Size, LastInstrIsADDiu);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html#a641b0782e0cc309372855bfc19fdfd97">MipsAnalyzeImmediate::InstSeq::const_iterator</a> Inst = Seq.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Seq.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &amp;&amp; (!LastInstrIsADDiu || (Seq.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &gt; 1)));</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="comment">// The first instruction can be a LUi, which is different from other</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="comment">// instructions (ADDiu, ORI and SLL) in that it does not have a register</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="comment">// operand.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">if</span> (Inst-&gt;Opc == LUi)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(LUi), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Inst-&gt;Opc), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ZEROReg)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="comment">// Build the remaining instructions in Seq.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">for</span> (++Inst; Inst != Seq.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>() - LastInstrIsADDiu; ++Inst)</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Inst-&gt;Opc), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">if</span> (LastInstrIsADDiu)</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    *NewImm = Inst-&gt;ImmOpnd;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="keywordtype">unsigned</span> MipsSEInstrInfo::getAnalyzableBrOpc(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">return</span> (Opc == Mips::BEQ    || Opc == Mips::BEQ_MM || Opc == Mips::BNE    ||</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;          Opc == Mips::BNE_MM || Opc == Mips::BGTZ   || Opc == Mips::BGEZ   ||</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;          Opc == Mips::BLTZ   || Opc == Mips::BLEZ   || Opc == Mips::BEQ64  ||</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;          Opc == Mips::BNE64  || Opc == Mips::BGTZ64 || Opc == Mips::BGEZ64 ||</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;          Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 || Opc == Mips::BC1T   ||</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;          Opc == Mips::BC1F   || Opc == <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">Mips::B</a>      || Opc == Mips::J      ||</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;          Opc == Mips::J_MM   || Opc == Mips::B_MM   || Opc == Mips::BEQZC_MM ||</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;          Opc == Mips::BNEZC_MM || Opc == Mips::BEQC || Opc == Mips::BNEC   ||</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;          Opc == Mips::BLTC   || Opc == Mips::BGEC   || Opc == Mips::BLTUC  ||</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;          Opc == Mips::BGEUC  || Opc == Mips::BGTZC  || Opc == Mips::BLEZC  ||</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;          Opc == Mips::BGEZC  || Opc == Mips::BLTZC  || Opc == Mips::BEQZC  ||</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;          Opc == Mips::BNEZC  || Opc == Mips::BEQZC64 || Opc == Mips::BNEZC64 ||</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;          Opc == Mips::BEQC64 || Opc == Mips::BNEC64 || Opc == Mips::BGEC64 ||</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;          Opc == Mips::BGEUC64 || Opc == Mips::BLTC64 || Opc == Mips::BLTUC64 ||</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;          Opc == Mips::BGTZC64 || Opc == Mips::BGEZC64 ||</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;          Opc == Mips::BLTZC64 || Opc == Mips::BLEZC64 || Opc == Mips::BC ||</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;          Opc == Mips::BBIT0 || Opc == Mips::BBIT1 || Opc == Mips::BBIT032 ||</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;          Opc == Mips::BBIT132 ||  Opc == Mips::BC_MMR6 ||</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;          Opc == Mips::BEQC_MMR6 || Opc == Mips::BNEC_MMR6 ||</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;          Opc == Mips::BLTC_MMR6 || Opc == Mips::BGEC_MMR6 ||</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;          Opc == Mips::BLTUC_MMR6 || Opc == Mips::BGEUC_MMR6 ||</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;          Opc == Mips::BGTZC_MMR6 || Opc == Mips::BLEZC_MMR6 ||</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;          Opc == Mips::BGEZC_MMR6 || Opc == Mips::BLTZC_MMR6 ||</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;          Opc == Mips::BEQZC_MMR6 || Opc == Mips::BNEZC_MMR6) ? Opc : 0;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandRetRA(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a9b50ba1092e9b3e6d57c4170d739133e">isGP64bit</a>())</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(Mips::PseudoReturn64))</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Mips::RA_64, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(Mips::PseudoReturn))</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">Mips::RA</a>, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">// Retain any imp-use flags.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp; MO : I-&gt;operands()) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">if</span> (MO.isImplicit())</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MO);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;}</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandERet(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(Mips::ERET));</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;}</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;std::pair&lt;bool, bool&gt;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;MipsSEInstrInfo::compareOpndSize(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <span class="keyword">get</span>(Opc);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a> == 2 &amp;&amp; <span class="stringliteral">&quot;Unary instruction expected.&quot;</span>);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> *RI = &amp;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>();</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordtype">unsigned</span> DstRegSize = RI-&gt;getRegSizeInBits(*<a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(Desc, 0, RI, MF));</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordtype">unsigned</span> SrcRegSize = RI-&gt;getRegSizeInBits(*<a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(Desc, 1, RI, MF));</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">return</span> std::make_pair(DstRegSize &gt; SrcRegSize, DstRegSize &lt; SrcRegSize);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;}</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandPseudoMFHiLo(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                         <span class="keywordtype">unsigned</span> NewOpc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(NewOpc), I-&gt;getOperand(0).getReg());</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;}</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandPseudoMTLoHi(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                         <span class="keywordtype">unsigned</span> LoOpc,</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                                         <span class="keywordtype">unsigned</span> HiOpc,</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                                         <span class="keywordtype">bool</span> HasExplicitDef)<span class="keyword"> const </span>{</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// Expand</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="comment">//  lo_hi pseudomtlohi $gpr0, $gpr1</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="comment">// to these two instructions:</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="comment">//  mtlo $gpr0</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">//  mthi $gpr1</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SrcLo = I-&gt;getOperand(1), &amp;SrcHi = I-&gt;getOperand(2);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> LoInst = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(LoOpc));</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> HiInst = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(HiOpc));</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// Add lo/hi registers if the mtlo/hi instructions created have explicit</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">// def registers.</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">if</span> (HasExplicitDef) {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstLo = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_lo);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstHi = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_hi);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    LoInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstLo, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    HiInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstHi, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  LoInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcLo.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SrcLo.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>()));</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  HiInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcHi.getReg(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SrcHi.isKill()));</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandCvtFPInt(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                     <span class="keywordtype">unsigned</span> CvtOpc, <span class="keywordtype">unsigned</span> MovOpc,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                     <span class="keywordtype">bool</span> IsI64)<span class="keyword"> const </span>{</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CvtDesc = <span class="keyword">get</span>(CvtOpc), &amp;MovDesc = <span class="keyword">get</span>(MovOpc);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = I-&gt;getOperand(0), &amp;Src = I-&gt;getOperand(1);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), SrcReg = Src.getReg(), TmpReg = DstReg;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordtype">unsigned</span> KillSrc =  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src.isKill());</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordtype">bool</span> DstIsLarger, SrcIsLarger;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  std::tie(DstIsLarger, SrcIsLarger) =</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      compareOpndSize(CvtOpc, *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">if</span> (DstIsLarger)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    TmpReg = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_lo);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">if</span> (SrcIsLarger)</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    DstReg = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_lo);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, MovDesc, TmpReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, KillSrc);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, CvtDesc, DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;}</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandExtractElementF64(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                                              <span class="keywordtype">bool</span> <a class="code" href="MipsTargetStreamer_8cpp.html#a3b2972af3f99405c0dda2d67d9155225">isMicroMips</a>,</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                              <span class="keywordtype">bool</span> FP64)<span class="keyword"> const </span>{</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = I-&gt;getOperand(1).getReg();</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = I-&gt;getOperand(2).getImm();</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = I-&gt;getDebugLoc();</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N &lt; 2 &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordtype">unsigned</span> SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>().getSubReg(SrcReg, SubIdx);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">// FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// in MipsSEFrameLowering.cpp.</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a7c3259b8d9942f4dcd6a171b435246ee">isABI_FPXX</a>() &amp;&amp; !<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#aa225d65026d63bc4a90f91a57ac705df">hasMips32r2</a>()));</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// in MipsSEFrameLowering.cpp.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a0abbd953996acada93c1609744afaa88">isFP64bit</a>() &amp;&amp; !<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a5494959f8945d509cb143ebabcc9f3c8">useOddSPReg</a>()));</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordflow">if</span> (SubIdx == Mips::sub_hi &amp;&amp; <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#acad59be25c017c562ef9bfcd94800e74">hasMTHC1</a>()) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">// FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="comment">//        claim to read the whole 64-bits as part of a white lie used to</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">//        temporarily work around a widespread bug in the -mfp64 support.</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="comment">//        The problem is that none of the 32-bit fpu ops mention the fact</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="comment">//        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="comment">//        requires a major overhaul of the FPU implementation which can&#39;t</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="comment">//        be done right now due to time constraints.</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="comment">//        MFHC1 is one of two instructions that are affected since they are</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="comment">//        the only instructions that don&#39;t read the lower 32-bits.</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">//        We therefore pretend that it reads the bottom 32-bits to</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="comment">//        artificially create a dependency and prevent the scheduler</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">//        changing the behaviour of the code.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, dl,</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;            <span class="keyword">get</span>(isMicroMips ? (FP64 ? Mips::MFHC1_D64_MM : Mips::MFHC1_D32_MM)</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                            : (FP64 ? Mips::MFHC1_D64 : Mips::MFHC1_D32)),</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;            DstReg)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, dl, <span class="keyword">get</span>(Mips::MFC1), DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SubReg);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandBuildPairF64(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                                         <span class="keywordtype">bool</span> isMicroMips, <span class="keywordtype">bool</span> FP64)<span class="keyword"> const </span>{</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = I-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordtype">unsigned</span> LoReg = I-&gt;getOperand(1).getReg(), HiReg = I-&gt;getOperand(2).getReg();</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; Mtc1Tdd = <span class="keyword">get</span>(Mips::MTC1);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = I-&gt;getDebugLoc();</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a>();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="comment">// When mthc1 is available, use:</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="comment">//   mtc1 Lo, $fp</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="comment">//   mthc1 Hi, $fp</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="comment">// Otherwise, for O32 FPXX ABI:</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="comment">//   spill + reload via ldc1</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="comment">// This case is handled by the frame lowering code.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">// Otherwise, for FP32:</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="comment">//   mtc1 Lo, $fp</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="comment">//   mtc1 Hi, $fp + 1</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">// The case where dmtc1 is available doesn&#39;t need to be handled here</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">// because it never creates a BuildPairF64 node.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">// in MipsSEFrameLowering.cpp.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a7c3259b8d9942f4dcd6a171b435246ee">isABI_FPXX</a>() &amp;&amp; !<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#aa225d65026d63bc4a90f91a57ac705df">hasMips32r2</a>()));</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">// FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="comment">// in MipsSEFrameLowering.cpp.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a0abbd953996acada93c1609744afaa88">isFP64bit</a>() &amp;&amp; !<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a5494959f8945d509cb143ebabcc9f3c8">useOddSPReg</a>()));</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, dl, Mtc1Tdd, TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(DstReg, Mips::sub_lo))</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    .addReg(LoReg);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#acad59be25c017c562ef9bfcd94800e74">hasMTHC1</a>()) {</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// FIXME: The .addReg(DstReg) is a white lie used to temporarily work</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="comment">//        around a widespread bug in the -mfp64 support.</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="comment">//        The problem is that none of the 32-bit fpu ops mention the fact</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="comment">//        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="comment">//        requires a major overhaul of the FPU implementation which can&#39;t</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="comment">//        be done right now due to time constraints.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="comment">//        MTHC1 is one of two instructions that are affected since they are</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="comment">//        the only instructions that don&#39;t read the lower 32-bits.</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="comment">//        We therefore pretend that it reads the bottom 32-bits to</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">//        artificially create a dependency and prevent the scheduler</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="comment">//        changing the behaviour of the code.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, dl,</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;            <span class="keyword">get</span>(isMicroMips ? (FP64 ? Mips::MTHC1_D64_MM : Mips::MTHC1_D32_MM)</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                            : (FP64 ? Mips::MTHC1_D64 : Mips::MTHC1_D32)),</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;            DstReg)</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstReg)</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(HiReg);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a7c3259b8d9942f4dcd6a171b435246ee">isABI_FPXX</a>())</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;BuildPairF64 not expanded in frame lowering code!&quot;</span>);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, dl, Mtc1Tdd, TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(DstReg, Mips::sub_hi))</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      .addReg(HiReg);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;}</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandEhReturn(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I)<span class="keyword"> const </span>{</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="comment">// This pseudo instruction is generated as part of the lowering of</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="comment">// ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="comment">// indirect jump to TargetReg</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="classllvm_1_1MipsABIInfo.html">MipsABIInfo</a> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">ABI</a> = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#af93bc0064abe6e9327c9843946c9c658">getABI</a>();</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordtype">unsigned</span> ADDU = ABI.<a class="code" href="classllvm_1_1MipsABIInfo.html#abe8ed016793fcba9cb5301e90025840d">GetPtrAdduOp</a>();</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespaceSP.html">SP</a> = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a9b50ba1092e9b3e6d57c4170d739133e">isGP64bit</a>() ? Mips::SP_64 : Mips::SP;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a> = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a9b50ba1092e9b3e6d57c4170d739133e">isGP64bit</a>() ? Mips::RA_64 : <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">Mips::RA</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordtype">unsigned</span> T9 = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a9b50ba1092e9b3e6d57c4170d739133e">isGP64bit</a>() ? Mips::T9_64 : Mips::T9;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordtype">unsigned</span> ZERO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a>.<a class="code" href="classllvm_1_1MipsSubtarget.html#a9b50ba1092e9b3e6d57c4170d739133e">isGP64bit</a>() ? Mips::ZERO_64 : Mips::ZERO;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = I-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TargetReg = I-&gt;getOperand(1).getReg();</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="comment">// addu $ra, $v0, $zero</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="comment">// addu $sp, $sp, $v1</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="comment">// jr   $ra (via RetRA)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>();</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">isPositionIndependent</a>())</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(ADDU), T9)</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TargetReg)</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ZERO);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(ADDU), RA)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TargetReg)</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ZERO);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <span class="keyword">get</span>(ADDU), SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OffsetReg);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  expandRetRA(MBB, I);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1b73f34feb4c3e7427fd7c6c19a9c840">  899</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="namespacellvm.html#a1b73f34feb4c3e7427fd7c6c19a9c840">llvm::createMipsSEInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI) {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#aad7908c2e36aed91e90c9d06f4446bad">MipsSEInstrInfo</a>(STI);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;}</div><div class="ttc" id="classllvm_1_1MipsSubtarget_html_a7c3259b8d9942f4dcd6a171b435246ee"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a7c3259b8d9942f4dcd6a171b435246ee">llvm::MipsSubtarget::isABI_FPXX</a></div><div class="ttdeci">bool isABI_FPXX() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00231">MipsSubtarget.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00128">MachineValueType.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MipsABIInfo_html_abe8ed016793fcba9cb5301e90025840d"><div class="ttname"><a href="classllvm_1_1MipsABIInfo.html#abe8ed016793fcba9cb5301e90025840d">llvm::MipsABIInfo::GetPtrAdduOp</a></div><div class="ttdeci">unsigned GetPtrAdduOp() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsABIInfo_8cpp_source.html#l00098">MipsABIInfo.cpp:98</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_acad59be25c017c562ef9bfcd94800e74"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#acad59be25c017c562ef9bfcd94800e74">llvm::MipsSubtarget::hasMTHC1</a></div><div class="ttdeci">bool hasMTHC1() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00341">MipsSubtarget.h:341</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a641b0782e0cc309372855bfc19fdfd97"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a641b0782e0cc309372855bfc19fdfd97">llvm::SmallVectorImpl&lt; Inst &gt;::const_iterator</a></div><div class="ttdeci">typename SuperClass::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00320">SmallVector.h:320</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_af2132f7ddc34019d698975128fca4187"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#af2132f7ddc34019d698975128fca4187">llvm::MipsSEInstrInfo::getOppositeBranchOpc</a></div><div class="ttdeci">unsigned getOppositeBranchOpc(unsigned Opc) const override</div><div class="ttdoc">getOppositeBranchOpc - Return the inverse of the specified opcode, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00488">MipsSEInstrInfo.cpp:488</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1MipsABIInfo_html_a2a988fc1c2adb8253ffbb3c297a5624c"><div class="ttname"><a href="classllvm_1_1MipsABIInfo.html#a2a988fc1c2adb8253ffbb3c297a5624c">llvm::MipsABIInfo::ArePtrs64bit</a></div><div class="ttdeci">bool ArePtrs64bit() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsABIInfo_8h_source.html#l00074">MipsABIInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a8f5f81940320128b4370b7462deca055"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a8f5f81940320128b4370b7462deca055">llvm::MipsSEInstrInfo::loadRegFromStack</a></div><div class="ttdeci">void loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00319">MipsSEInstrInfo.cpp:319</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00086">MachineValueType.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html">llvm::MipsSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00039">MipsSubtarget.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a3f25c09896b601cbe577cc8a814ac748"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">llvm::MipsInstrInfo::GetMemOperand</a></div><div class="ttdeci">MachineMemOperand * GetMemOperand(MachineBasicBlock &amp;MBB, int FI, MachineMemOperand::Flags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00065">MipsInstrInfo.cpp:65</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespaceSP_html"><div class="ttname"><a href="namespaceSP.html">SP</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="MipsSEInstrInfo_8cpp_html_a3c6c29487dd368344af8aa71893cfea5"><div class="ttname"><a href="MipsSEInstrInfo_8cpp.html#a3c6c29487dd368344af8aa71893cfea5">getUnconditionalBranch</a></div><div class="ttdeci">static unsigned getUnconditionalBranch(const MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00027">MipsSEInstrInfo.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_aad7908c2e36aed91e90c9d06f4446bad"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#aad7908c2e36aed91e90c9d06f4446bad">llvm::MipsSEInstrInfo::MipsSEInstrInfo</a></div><div class="ttdeci">MipsSEInstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00033">MipsSEInstrInfo.cpp:33</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="SIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="MipsMachineFunction_8h_html"><div class="ttname"><a href="MipsMachineFunction_8h.html">MipsMachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_a102ee3949228f2c8c1902c3ab7b70efc"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a102ee3949228f2c8c1902c3ab7b70efc">llvm::MipsSubtarget::inMicroMipsMode</a></div><div class="ttdeci">bool inMicroMipsMode() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00308">MipsSubtarget.h:308</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88ffa8113b6c4225bf003666059d414d"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88ffa8113b6c4225bf003666059d414d">llvm::MipsISD::BuildPairF64</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00149">MipsISelLowering.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">llvm::RISCVABI::ABI</a></div><div class="ttdeci">ABI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00189">RISCVBaseInfo.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="MipsSEInstrInfo_8h_html"><div class="ttname"><a href="MipsSEInstrInfo_8h.html">MipsSEInstrInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_a9b50ba1092e9b3e6d57c4170d739133e"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a9b50ba1092e9b3e6d57c4170d739133e">llvm::MipsSubtarget::isGP64bit</a></div><div class="ttdeci">bool isGP64bit() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00286">MipsSubtarget.h:286</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a36e76343538f6710d4c38a7b03598da7"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">llvm::MipsInstrInfo::Subtarget</a></div><div class="ttdeci">const MipsSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00045">MipsInstrInfo.h:45</a></div></div>
<div class="ttc" id="MipsTargetMachine_8h_html"><div class="ttname"><a href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a></div></div>
<div class="ttc" id="AMDGPUAsmParser_8cpp_html_abb21a41bf541ba2c706937ef91f9e4c9"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a></div><div class="ttdeci">static int getRegClass(RegisterKind Is, unsigned RegWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l01895">AMDGPUAsmParser.cpp:1895</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="MipsAnalyzeImmediate_8h_html"><div class="ttname"><a href="MipsAnalyzeImmediate_8h.html">MipsAnalyzeImmediate.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a5029a9a110d5000ca84dfcd7e972e393"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a5029a9a110d5000ca84dfcd7e972e393">llvm::MipsSEInstrInfo::adjustStackPtr</a></div><div class="ttdeci">void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const override</div><div class="ttdoc">Adjust SP by Amount bytes. </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00575">MipsSEInstrInfo.cpp:575</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="classllvm_1_1MipsAnalyzeImmediate_html_a80ac42236b215222ea27330943ff3f99"><div class="ttname"><a href="classllvm_1_1MipsAnalyzeImmediate.html#a80ac42236b215222ea27330943ff3f99">llvm::MipsAnalyzeImmediate::Analyze</a></div><div class="ttdeci">const InstSeq &amp; Analyze(uint64_t Imm, unsigned Size, bool LastInstrIsADDiu)</div><div class="ttdoc">Analyze - Get an instruction sequence to load immediate Imm. </div><div class="ttdef"><b>Definition:</b> <a href="MipsAnalyzeImmediate_8cpp_source.html#l00129">MipsAnalyzeImmediate.cpp:129</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">llvm::MVT::v2f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00140">MachineValueType.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_adaf5c0a9d9f810432a85bd299081e0a7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">llvm::TargetRegisterInfo::isTypeLegalForClass</a></div><div class="ttdeci">bool isTypeLegalForClass(const TargetRegisterClass &amp;RC, MVT T) const</div><div class="ttdoc">Return true if the given TargetRegisterClass has the ValueType T. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00288">TargetRegisterInfo.h:288</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a53c07a5f15c9d1ccad93dc1c57f79c09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">llvm::MCInstrDesc::NumOperands</a></div><div class="ttdeci">unsigned short NumOperands</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00191">MCInstrDesc.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_ab2d079274435f62f67f8bbd1ba96bef0"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#ab2d079274435f62f67f8bbd1ba96bef0">llvm::MipsSEInstrInfo::storeRegToStack</a></div><div class="ttdeci">void storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00245">MipsSEInstrInfo.cpp:245</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00041">MipsInstrInfo.h:41</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="MipsInstPrinter_8h_html"><div class="ttname"><a href="MipsInstPrinter_8h.html">MipsInstPrinter.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MipsABIInfo_html_a656432cd552486086064a5af478c8b07"><div class="ttname"><a href="classllvm_1_1MipsABIInfo.html#a656432cd552486086064a5af478c8b07">llvm::MipsABIInfo::GetPtrAddiuOp</a></div><div class="ttdeci">unsigned GetPtrAddiuOp() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsABIInfo_8cpp_source.html#l00102">MipsABIInfo.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a832e9ce84ba2a9eb8be4a8b0cc15a602"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a832e9ce84ba2a9eb8be4a8b0cc15a602">llvm::MipsSEInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot...</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00045">MipsSEInstrInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html">llvm::MipsRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8h_source.html#l00027">MipsRegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a5c68515fc68b9bb91108d49019c7c151"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a5c68515fc68b9bb91108d49019c7c151">llvm::MipsSEInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot...</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00067">MipsSEInstrInfo.cpp:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69baf71ae49db5c9512a30d897ef7dff5e1e"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69baf71ae49db5c9512a30d897ef7dff5e1e">llvm::MipsISD::ERet</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00121">MipsISelLowering.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00108">MachineValueType.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a5e5faf569e1b9d35ccd98046c7ad6d61"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">llvm::MipsInstrInfo::isZeroImm</a></div><div class="ttdeci">bool isZeroImm(const MachineOperand &amp;op) const</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00050">MipsInstrInfo.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1MipsABIInfo_html"><div class="ttname"><a href="classllvm_1_1MipsABIInfo.html">llvm::MipsABIInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsABIInfo_8h_source.html#l00023">MipsABIInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_af93bc0064abe6e9327c9843946c9c658"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#af93bc0064abe6e9327c9843946c9c658">llvm::MipsSubtarget::getABI</a></div><div class="ttdeci">const MipsABIInfo &amp; getABI() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8cpp_source.html#l00279">MipsSubtarget.cpp:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a43f446bd499a4224ea34f10624d59f34"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a43f446bd499a4224ea34f10624d59f34">llvm::MipsSEInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const override</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00225">MipsSEInstrInfo.cpp:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a02e83a7aa0c64ded0b51694e6e382bef"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a02e83a7aa0c64ded0b51694e6e382bef">llvm::MipsSEInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00083">MipsSEInstrInfo.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_a98180cb9502db31783e9610b9afdf6a4"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a98180cb9502db31783e9610b9afdf6a4">llvm::MipsSubtarget::isPositionIndependent</a></div><div class="ttdeci">bool isPositionIndependent() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8cpp_source.html#l00220">MipsSubtarget.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; Inst, 7 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba2a748b4e6332ee6f1fcdef61e71112ce"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba2a748b4e6332ee6f1fcdef61e71112ce">llvm::MipsISD::MFHI</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00127">MipsISelLowering.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">llvm::MVT::v8f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00122">MachineValueType.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae4189aa234aa339a28c96ba4619b6127"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae4189aa234aa339a28c96ba4619b6127">llvm::MipsISD::MFLO</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00128">MipsISelLowering.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_ab9714a1857cb76df9587535de4150e1a"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#ab9714a1857cb76df9587535de4150e1a">llvm::MipsSEInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00403">MipsSEInstrInfo.cpp:403</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba1545eb8951c999495303a078459ca3e4"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba1545eb8951c999495303a078459ca3e4">llvm::MipsISD::ExtractElementF64</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00150">MipsISelLowering.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00095">MachineValueType.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MipsABIInfo_html_acb0e923f97df02841ea645644c2bc035"><div class="ttname"><a href="classllvm_1_1MipsABIInfo.html#acb0e923f97df02841ea645644c2bc035">llvm::MipsABIInfo::GetPtrSubuOp</a></div><div class="ttdeci">unsigned GetPtrSubuOp() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsABIInfo_8cpp_source.html#l00106">MipsABIInfo.cpp:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9a1c2054afa973564e0c2dd7fc5d2382"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9a1c2054afa973564e0c2dd7fc5d2382">llvm::MachineInstr::isMoveReg</a></div><div class="ttdeci">bool isMoveReg(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a register move. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00755">MachineInstr.h:755</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a0e5ffac7fd84af772a216629f8bd6da9"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">llvm::TargetMachine::isPositionIndependent</a></div><div class="ttdeci">bool isPositionIndependent() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00044">TargetMachine.cpp:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="MipsSEInstrInfo_8cpp_html_a0274b1112ee03edda5cbd72aa4e8bf83"><div class="ttname"><a href="MipsSEInstrInfo_8cpp.html#a0274b1112ee03edda5cbd72aa4e8bf83">isORCopyInst</a></div><div class="ttdeci">static bool isORCopyInst(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00186">MipsSEInstrInfo.cpp:186</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="namespacellvm_html_a1b73f34feb4c3e7427fd7c6c19a9c840"><div class="ttname"><a href="namespacellvm.html#a1b73f34feb4c3e7427fd7c6c19a9c840">llvm::createMipsSEInstrInfo</a></div><div class="ttdeci">const MipsInstrInfo * createMipsSEInstrInfo(const MipsSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00899">MipsSEInstrInfo.cpp:899</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_a5494959f8945d509cb143ebabcc9f3c8"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a5494959f8945d509cb143ebabcc9f3c8">llvm::MipsSubtarget::useOddSPReg</a></div><div class="ttdeci">bool useOddSPReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00282">MipsSubtarget.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_aa225d65026d63bc4a90f91a57ac705df"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#aa225d65026d63bc4a90f91a57ac705df">llvm::MipsSubtarget::hasMips32r2</a></div><div class="ttdeci">bool hasMips32r2() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00253">MipsSubtarget.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_a4fea8a54127e89dd0e6aec5afba826a1"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a4fea8a54127e89dd0e6aec5afba826a1">llvm::MipsSubtarget::isABI_N64</a></div><div class="ttdeci">bool isABI_N64() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8cpp_source.html#l00276">MipsSubtarget.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_aa40f4913df15aca03301144b7f1673df"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#aa40f4913df15aca03301144b7f1673df">llvm::MipsSEInstrInfo::loadImmediate</a></div><div class="ttdeci">unsigned loadImmediate(int64_t Imm, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, const DebugLoc &amp;DL, unsigned *NewImm) const</div><div class="ttdoc">Emit a series of instructions to load an immediate. </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00603">MipsSEInstrInfo.cpp:603</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00076">MachineValueType.h:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="MipsSEInstrInfo_8cpp_html_acf0c70e96e78434a7f3eeb025e94576c"><div class="ttname"><a href="MipsSEInstrInfo_8cpp.html#acf0c70e96e78434a7f3eeb025e94576c">isReadOrWriteToDSPReg</a></div><div class="ttdeci">static bool isReadOrWriteToDSPReg(const MachineInstr &amp;MI, bool &amp;isWrite)</div><div class="ttdoc">If  is WRDSP/RRDSP instruction return true with  set to true if it is WRDSP instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00205">MipsSEInstrInfo.cpp:205</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_aec7e6338c3acdda89ef11fb6963bc5ea"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#aec7e6338c3acdda89ef11fb6963bc5ea">llvm::MipsSEInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const MipsRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00036">MipsSEInstrInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_a0abbd953996acada93c1609744afaa88"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#a0abbd953996acada93c1609744afaa88">llvm::MipsSubtarget::isFP64bit</a></div><div class="ttdeci">bool isFP64bit() const</div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00281">MipsSubtarget.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="MipsTargetStreamer_8cpp_html_a3b2972af3f99405c0dda2d67d9155225"><div class="ttname"><a href="MipsTargetStreamer_8cpp.html#a3b2972af3f99405c0dda2d67d9155225">isMicroMips</a></div><div class="ttdeci">static bool isMicroMips(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetStreamer_8cpp_source.html#l00037">MipsTargetStreamer.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1MipsAnalyzeImmediate_html"><div class="ttname"><a href="classllvm_1_1MipsAnalyzeImmediate.html">llvm::MipsAnalyzeImmediate</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsAnalyzeImmediate_8h_source.html#l00017">MipsAnalyzeImmediate.h:17</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
