{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541186017610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541186017620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 15:13:37 2018 " "Processing started: Fri Nov 02 15:13:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541186017620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186017620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186017620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541186018670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541186018670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab8-model " "Found design unit 1: Lab8-model" {  } { { "Lab8.vhd" "" { Text "S:/CPET232/Lab8/Lab8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab8 " "Found entity 1: Lab8" {  } { { "Lab8.vhd" "" { Text "S:/CPET232/Lab8/Lab8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186027266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_unit-model " "Found design unit 1: delay_unit-model" {  } { { "delay_unit.vhd" "" { Text "S:/CPET232/Lab8/delay_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027306 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_unit " "Found entity 1: delay_unit" {  } { { "delay_unit.vhd" "" { Text "S:/CPET232/Lab8/delay_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186027306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-model " "Found design unit 1: counter-model" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027346 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186027346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary2ssd-model " "Found design unit 1: binary2ssd-model" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027386 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary2ssd " "Found entity 1: binary2ssd" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186027386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186027386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab8 " "Elaborating entity \"Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541186027816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_unit delay_unit:U1 " "Elaborating entity \"delay_unit\" for hierarchy \"delay_unit:U1\"" {  } { { "Lab8.vhd" "U1" { Text "S:/CPET232/Lab8/Lab8.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186027936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U2 " "Elaborating entity \"counter\" for hierarchy \"counter:U2\"" {  } { { "Lab8.vhd" "U2" { Text "S:/CPET232/Lab8/Lab8.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186027946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_in counter.vhd(33) " "VHDL Process Statement warning at counter.vhd(33): signal \"time_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541186027946 "|Lab8|counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2ssd binary2ssd:U3 " "Elaborating entity \"binary2ssd\" for hierarchy \"binary2ssd:U3\"" {  } { { "Lab8.vhd" "U3" { Text "S:/CPET232/Lab8/Lab8.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186027946 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary2ssd:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary2ssd:U3\|Mod0\"" {  } { { "binary2ssd.vhd" "Mod0" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541186028816 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary2ssd:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary2ssd:U3\|Mod1\"" {  } { { "binary2ssd.vhd" "Mod1" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541186028816 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary2ssd:U3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary2ssd:U3\|Mod2\"" {  } { { "binary2ssd.vhd" "Mod2" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541186028816 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary2ssd:U3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary2ssd:U3\|Div2\"" {  } { { "binary2ssd.vhd" "Div2" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541186028816 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary2ssd:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary2ssd:U3\|Div1\"" {  } { { "binary2ssd.vhd" "Div1" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541186028816 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binary2ssd:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binary2ssd:U3\|Div0\"" {  } { { "binary2ssd.vhd" "Div0" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541186028816 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541186028816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary2ssd:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"binary2ssd:U3\|lpm_divide:Mod0\"" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186029006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary2ssd:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"binary2ssd:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029006 ""}  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541186029006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "S:/CPET232/Lab8/db/lpm_divide_u4m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "S:/CPET232/Lab8/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "S:/CPET232/Lab8/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary2ssd:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"binary2ssd:U3\|lpm_divide:Mod1\"" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186029376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary2ssd:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"binary2ssd:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029376 ""}  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541186029376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary2ssd:U3\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"binary2ssd:U3\|lpm_divide:Mod2\"" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186029396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary2ssd:U3\|lpm_divide:Mod2 " "Instantiated megafunction \"binary2ssd:U3\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029396 ""}  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541186029396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary2ssd:U3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"binary2ssd:U3\|lpm_divide:Div2\"" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186029426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary2ssd:U3\|lpm_divide:Div2 " "Instantiated megafunction \"binary2ssd:U3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029426 ""}  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541186029426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "S:/CPET232/Lab8/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "S:/CPET232/Lab8/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "S:/CPET232/Lab8/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary2ssd:U3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"binary2ssd:U3\|lpm_divide:Div1\"" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186029826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary2ssd:U3\|lpm_divide:Div1 " "Instantiated megafunction \"binary2ssd:U3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186029826 ""}  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541186029826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "S:/CPET232/Lab8/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186029956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186029956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "S:/CPET232/Lab8/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186030096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186030096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "S:/CPET232/Lab8/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186030206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186030206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binary2ssd:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"binary2ssd:U3\|lpm_divide:Div0\"" {  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186030246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binary2ssd:U3\|lpm_divide:Div0 " "Instantiated megafunction \"binary2ssd:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186030246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186030246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186030246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541186030246 ""}  } { { "binary2ssd.vhd" "" { Text "S:/CPET232/Lab8/binary2ssd.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541186030246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rcm " "Found entity 1: lpm_divide_rcm" {  } { { "db/lpm_divide_rcm.tdf" "" { Text "S:/CPET232/Lab8/db/lpm_divide_rcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541186030366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186030366 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[0\] counter:U2\|count_int\[0\]~_emulated counter:U2\|count_int\[0\]~1 " "Register \"counter:U2\|count_int\[0\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[0\]~_emulated\" and latch \"counter:U2\|count_int\[0\]~1\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[1\] counter:U2\|count_int\[1\]~_emulated counter:U2\|count_int\[1\]~5 " "Register \"counter:U2\|count_int\[1\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[1\]~_emulated\" and latch \"counter:U2\|count_int\[1\]~5\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[2\] counter:U2\|count_int\[2\]~_emulated counter:U2\|count_int\[2\]~9 " "Register \"counter:U2\|count_int\[2\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[2\]~_emulated\" and latch \"counter:U2\|count_int\[2\]~9\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[3\] counter:U2\|count_int\[3\]~_emulated counter:U2\|count_int\[3\]~13 " "Register \"counter:U2\|count_int\[3\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[3\]~_emulated\" and latch \"counter:U2\|count_int\[3\]~13\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[9\] counter:U2\|count_int\[9\]~_emulated counter:U2\|count_int\[9\]~17 " "Register \"counter:U2\|count_int\[9\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[9\]~_emulated\" and latch \"counter:U2\|count_int\[9\]~17\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[8\] counter:U2\|count_int\[8\]~_emulated counter:U2\|count_int\[8\]~21 " "Register \"counter:U2\|count_int\[8\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[8\]~_emulated\" and latch \"counter:U2\|count_int\[8\]~21\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[7\] counter:U2\|count_int\[7\]~_emulated counter:U2\|count_int\[7\]~25 " "Register \"counter:U2\|count_int\[7\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[7\]~_emulated\" and latch \"counter:U2\|count_int\[7\]~25\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[6\] counter:U2\|count_int\[6\]~_emulated counter:U2\|count_int\[6\]~29 " "Register \"counter:U2\|count_int\[6\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[6\]~_emulated\" and latch \"counter:U2\|count_int\[6\]~29\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[5\] counter:U2\|count_int\[5\]~_emulated counter:U2\|count_int\[5\]~33 " "Register \"counter:U2\|count_int\[5\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[5\]~_emulated\" and latch \"counter:U2\|count_int\[5\]~33\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:U2\|count_int\[4\] counter:U2\|count_int\[4\]~_emulated counter:U2\|count_int\[4\]~37 " "Register \"counter:U2\|count_int\[4\]\" is converted into an equivalent circuit using register \"counter:U2\|count_int\[4\]~_emulated\" and latch \"counter:U2\|count_int\[4\]~37\"" {  } { { "counter.vhd" "" { Text "S:/CPET232/Lab8/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1541186030756 "|Lab8|counter:U2|count_int[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1541186030756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Lab8.vhd" "" { Text "S:/CPET232/Lab8/Lab8.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541186031116 "|Lab8|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Lab8.vhd" "" { Text "S:/CPET232/Lab8/Lab8.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541186031116 "|Lab8|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Lab8.vhd" "" { Text "S:/CPET232/Lab8/Lab8.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541186031116 "|Lab8|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541186031116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541186031196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541186032656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541186032656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "510 " "Implemented 510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541186033206 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541186033206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541186033206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541186033206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541186033356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 15:13:53 2018 " "Processing ended: Fri Nov 02 15:13:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541186033356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541186033356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541186033356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541186033356 ""}
