# Half_Adder_Using_clk_Verilog
Half Adder is a combinational logic circuit which is designed by connecting one EX-OR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry and a sum.This circuit is done using clock input.
## Truth Table
![image](https://user-images.githubusercontent.com/82794748/115247706-a69bab80-a144-11eb-97ac-7a67354005c3.png)
## RTL Schematic
![image](https://user-images.githubusercontent.com/82794748/115247764-b4513100-a144-11eb-83ea-bf7b20f8d715.png)
## Waveform (Output)
![image](https://user-images.githubusercontent.com/82794748/115247826-c337e380-a144-11eb-9ca2-2a5ed97faaeb.png)
