// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mixer_HH_
#define _mixer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "duc_am_submul_16scud.h"
#include "duc_ama_submuladddEe.h"
#include "duc_ama_addmuladdeOg.h"
#include "mixer_DI_cache.h"
#include "mixer_dds_table.h"

namespace ap_rtl {

struct mixer : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > freq;
    sc_in< sc_lv<18> > Din;
    sc_out< sc_lv<18> > Dout_I;
    sc_out< sc_logic > Dout_I_ap_vld;
    sc_out< sc_lv<18> > Dout_Q;
    sc_out< sc_logic > Dout_Q_ap_vld;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mixer(sc_module_name name);
    SC_HAS_PROCESS(mixer);

    ~mixer();

    sc_trace_file* mVcdFile;

    mixer_DI_cache* DI_cache_U;
    mixer_dds_table* dds_table_U;
    duc_am_submul_16scud<1,4,16,16,18,32>* duc_am_submul_16scud_U11;
    duc_ama_submuladddEe<1,3,18,18,16,32,32>* duc_ama_submuladddEe_U12;
    duc_ama_addmuladdeOg<1,3,18,18,16,32,32>* duc_ama_addmuladdeOg_U13;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > i_1;
    sc_signal< sc_lv<1> > init_1;
    sc_signal< sc_lv<1> > ch_1;
    sc_signal< sc_lv<4> > index;
    sc_signal< sc_lv<4> > DI_cache_address0;
    sc_signal< sc_logic > DI_cache_ce0;
    sc_signal< sc_logic > DI_cache_we0;
    sc_signal< sc_lv<18> > DI_cache_q0;
    sc_signal< sc_lv<16> > acc;
    sc_signal< sc_lv<5> > dds_table_address0;
    sc_signal< sc_logic > dds_table_ce0;
    sc_signal< sc_lv<16> > dds_table_q0;
    sc_signal< sc_lv<5> > dds_table_address1;
    sc_signal< sc_logic > dds_table_ce1;
    sc_signal< sc_lv<16> > dds_table_q1;
    sc_signal< sc_lv<3> > i_1_load_reg_370;
    sc_signal< sc_lv<3> > inc_fu_145_p2;
    sc_signal< sc_lv<3> > inc_reg_375;
    sc_signal< sc_lv<1> > valid_in_fu_161_p2;
    sc_signal< sc_lv<1> > valid_in_reg_380;
    sc_signal< sc_lv<1> > ch_1_load_reg_384;
    sc_signal< sc_lv<1> > and_ln45_fu_183_p2;
    sc_signal< sc_lv<1> > and_ln45_reg_389;
    sc_signal< sc_lv<4> > index_load_reg_393;
    sc_signal< sc_lv<5> > phase1_reg_401;
    sc_signal< sc_lv<5> > phase2_fu_224_p2;
    sc_signal< sc_lv<5> > phase2_reg_407;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > sine_reg_422;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > cosine_reg_428;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<18> > Din_re_reg_444;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > grp_fu_338_p3;
    sc_signal< sc_lv<32> > mul_ln4_reg_459;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > grp_fu_346_p4;
    sc_signal< sc_lv<32> > add_ln59_reg_465;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > grp_fu_355_p4;
    sc_signal< sc_lv<32> > add_ln60_reg_470;
    sc_signal< sc_lv<64> > zext_ln46_fu_219_p1;
    sc_signal< sc_lv<64> > zext_ln26_fu_229_p1;
    sc_signal< sc_lv<64> > zext_ln33_fu_233_p1;
    sc_signal< sc_lv<64> > zext_ln50_fu_237_p1;
    sc_signal< sc_lv<3> > inc_1_fu_325_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln62_fu_282_p2;
    sc_signal< sc_lv<1> > xor_ln68_fu_298_p2;
    sc_signal< sc_lv<1> > icmp_ln68_fu_293_p2;
    sc_signal< sc_lv<4> > add_ln69_fu_309_p2;
    sc_signal< sc_lv<16> > add_ln12_fu_197_p2;
    sc_signal< sc_lv<2> > tmp_3_fu_151_p4;
    sc_signal< sc_lv<16> > freq_dds_fu_171_p3;
    sc_signal< sc_lv<18> > sext_ln7_3_fu_253_p0;
    sc_signal< sc_lv<1> > icmp_ln70_fu_320_p2;
    sc_signal< sc_lv<18> > grp_fu_346_p0;
    sc_signal< sc_lv<19> > sext_ln7_2_fu_250_p1;
    sc_signal< sc_lv<18> > grp_fu_346_p1;
    sc_signal< sc_lv<19> > sext_ln7_3_fu_253_p1;
    sc_signal< sc_lv<18> > grp_fu_355_p0;
    sc_signal< sc_lv<18> > grp_fu_355_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_DI_cache_address0();
    void thread_DI_cache_ce0();
    void thread_DI_cache_we0();
    void thread_Dout_I();
    void thread_Dout_I_ap_vld();
    void thread_Dout_Q();
    void thread_Dout_Q_ap_vld();
    void thread_add_ln12_fu_197_p2();
    void thread_add_ln69_fu_309_p2();
    void thread_and_ln45_fu_183_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_dds_table_address0();
    void thread_dds_table_address1();
    void thread_dds_table_ce0();
    void thread_dds_table_ce1();
    void thread_freq_dds_fu_171_p3();
    void thread_grp_fu_346_p0();
    void thread_grp_fu_346_p1();
    void thread_grp_fu_355_p0();
    void thread_grp_fu_355_p1();
    void thread_icmp_ln62_fu_282_p2();
    void thread_icmp_ln68_fu_293_p2();
    void thread_icmp_ln70_fu_320_p2();
    void thread_inc_1_fu_325_p3();
    void thread_inc_fu_145_p2();
    void thread_phase2_fu_224_p2();
    void thread_sext_ln7_2_fu_250_p1();
    void thread_sext_ln7_3_fu_253_p0();
    void thread_sext_ln7_3_fu_253_p1();
    void thread_tmp_3_fu_151_p4();
    void thread_valid_in_fu_161_p2();
    void thread_xor_ln68_fu_298_p2();
    void thread_zext_ln26_fu_229_p1();
    void thread_zext_ln33_fu_233_p1();
    void thread_zext_ln46_fu_219_p1();
    void thread_zext_ln50_fu_237_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
