
IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 2)  (313 531)  (313 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (4 0)  (412 528)  (412 528)  routing T_8_33.span4_horz_r_8 <X> T_8_33.lc_trk_g0_0
 (14 0)  (432 528)  (432 528)  routing T_8_33.span4_horz_l_12 <X> T_8_33.span4_vert_1
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (5 1)  (413 529)  (413 529)  routing T_8_33.span4_horz_r_8 <X> T_8_33.lc_trk_g0_0
 (7 1)  (415 529)  (415 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 9)  (400 537)  (400 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (401 537)  (401 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (13 7)  (909 534)  (909 534)  routing T_17_33.span4_vert_13 <X> T_17_33.span4_horz_r_2
 (14 7)  (910 534)  (910 534)  routing T_17_33.span4_vert_13 <X> T_17_33.span4_horz_r_2


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 6)  (1052 535)  (1052 535)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g0_6
 (5 7)  (1053 534)  (1053 534)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1052 540)  (1052 540)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (12 0)  (1124 528)  (1124 528)  routing T_21_33.span4_vert_25 <X> T_21_33.span4_horz_l_12


IO_Tile_24_33

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (4 10)  (1364 539)  (1364 539)  routing T_26_33.span12_vert_2 <X> T_26_33.lc_trk_g1_2
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (4 11)  (1364 538)  (1364 538)  routing T_26_33.span12_vert_2 <X> T_26_33.lc_trk_g1_2
 (5 11)  (1365 538)  (1365 538)  routing T_26_33.span12_vert_2 <X> T_26_33.lc_trk_g1_2
 (7 11)  (1367 538)  (1367 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span12_vert_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g1_7 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_7 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g1_7 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (5 14)  (1473 543)  (1473 543)  routing T_28_33.span4_vert_39 <X> T_28_33.lc_trk_g1_7
 (6 14)  (1474 543)  (1474 543)  routing T_28_33.span4_vert_39 <X> T_28_33.lc_trk_g1_7
 (7 14)  (1475 543)  (1475 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (1476 543)  (1476 543)  routing T_28_33.span4_vert_39 <X> T_28_33.lc_trk_g1_7
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


LogicTile_10_32

 (19 1)  (511 513)  (511 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_32

 (3 4)  (877 516)  (877 516)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_r_0
 (3 5)  (877 517)  (877 517)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_r_0


RAM_Tile_25_32

 (2 8)  (1308 520)  (1308 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_28_32

 (11 2)  (1467 514)  (1467 514)  routing T_28_32.sp4_h_l_44 <X> T_28_32.sp4_v_t_39


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_21_31

 (9 3)  (1099 499)  (1099 499)  routing T_21_31.sp4_v_b_1 <X> T_21_31.sp4_v_t_36


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_0_30

 (0 0)  (17 480)  (17 480)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_3_30

 (11 12)  (137 492)  (137 492)  routing T_3_30.sp4_h_l_40 <X> T_3_30.sp4_v_b_11
 (13 12)  (139 492)  (139 492)  routing T_3_30.sp4_h_l_40 <X> T_3_30.sp4_v_b_11
 (12 13)  (138 493)  (138 493)  routing T_3_30.sp4_h_l_40 <X> T_3_30.sp4_v_b_11


LogicTile_17_30

 (6 2)  (880 482)  (880 482)  routing T_17_30.sp4_v_b_9 <X> T_17_30.sp4_v_t_37
 (5 3)  (879 483)  (879 483)  routing T_17_30.sp4_v_b_9 <X> T_17_30.sp4_v_t_37


LogicTile_21_30

 (19 1)  (1109 481)  (1109 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_29

 (8 5)  (404 469)  (404 469)  routing T_8_29.sp4_v_t_36 <X> T_8_29.sp4_v_b_4
 (10 5)  (406 469)  (406 469)  routing T_8_29.sp4_v_t_36 <X> T_8_29.sp4_v_b_4


LogicTile_24_29

 (8 11)  (1260 475)  (1260 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42
 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42


IO_Tile_0_28

 (0 3)  (17 451)  (17 451)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_1_28

 (11 5)  (29 453)  (29 453)  routing T_1_28.sp4_h_l_40 <X> T_1_28.sp4_h_r_5


LogicTile_2_28

 (3 5)  (75 453)  (75 453)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_h_r_0


LogicTile_4_28

 (2 12)  (182 460)  (182 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_28

 (11 12)  (245 460)  (245 460)  routing T_5_28.sp4_h_l_40 <X> T_5_28.sp4_v_b_11
 (13 12)  (247 460)  (247 460)  routing T_5_28.sp4_h_l_40 <X> T_5_28.sp4_v_b_11
 (12 13)  (246 461)  (246 461)  routing T_5_28.sp4_h_l_40 <X> T_5_28.sp4_v_b_11


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


LogicTile_7_28

 (11 4)  (353 452)  (353 452)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_v_b_5
 (13 4)  (355 452)  (355 452)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_v_b_5
 (12 5)  (354 453)  (354 453)  routing T_7_28.sp4_h_l_46 <X> T_7_28.sp4_v_b_5


LogicTile_14_28

 (3 1)  (711 449)  (711 449)  routing T_14_28.sp12_h_l_23 <X> T_14_28.sp12_v_b_0


LogicTile_24_28

 (19 4)  (1271 452)  (1271 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_0_27

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (2 4)  (74 436)  (74 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_27

 (8 1)  (242 433)  (242 433)  routing T_5_27.sp4_h_l_42 <X> T_5_27.sp4_v_b_1
 (9 1)  (243 433)  (243 433)  routing T_5_27.sp4_h_l_42 <X> T_5_27.sp4_v_b_1
 (10 1)  (244 433)  (244 433)  routing T_5_27.sp4_h_l_42 <X> T_5_27.sp4_v_b_1


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_v_t_23 <X> T_8_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_3_26

 (11 0)  (137 416)  (137 416)  routing T_3_26.sp4_v_t_46 <X> T_3_26.sp4_v_b_2
 (12 1)  (138 417)  (138 417)  routing T_3_26.sp4_v_t_46 <X> T_3_26.sp4_v_b_2


LogicTile_17_26

 (4 14)  (878 430)  (878 430)  routing T_17_26.sp4_v_b_1 <X> T_17_26.sp4_v_t_44
 (6 14)  (880 430)  (880 430)  routing T_17_26.sp4_v_b_1 <X> T_17_26.sp4_v_t_44


IO_Tile_0_25

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (2 4)  (74 404)  (74 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_25



LogicTile_4_25

 (2 8)  (182 408)  (182 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_25

 (8 9)  (242 409)  (242 409)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_7
 (9 9)  (243 409)  (243 409)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_7


LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25

 (4 4)  (346 404)  (346 404)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_v_b_3
 (6 4)  (348 404)  (348 404)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_v_b_3
 (5 5)  (347 405)  (347 405)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_v_b_3


RAM_Tile_8_25

 (8 9)  (404 409)  (404 409)  routing T_8_25.sp4_v_t_41 <X> T_8_25.sp4_v_b_7
 (10 9)  (406 409)  (406 409)  routing T_8_25.sp4_v_t_41 <X> T_8_25.sp4_v_b_7


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (3 12)  (819 412)  (819 412)  routing T_16_25.sp12_v_b_1 <X> T_16_25.sp12_h_r_1
 (3 13)  (819 413)  (819 413)  routing T_16_25.sp12_v_b_1 <X> T_16_25.sp12_h_r_1


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (3 15)  (1459 415)  (1459 415)  routing T_28_25.sp12_h_l_22 <X> T_28_25.sp12_v_t_22


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (9 9)  (243 393)  (243 393)  routing T_5_24.sp4_v_t_46 <X> T_5_24.sp4_v_b_7
 (10 9)  (244 393)  (244 393)  routing T_5_24.sp4_v_t_46 <X> T_5_24.sp4_v_b_7


LogicTile_6_24



LogicTile_7_24

 (9 1)  (351 385)  (351 385)  routing T_7_24.sp4_v_t_40 <X> T_7_24.sp4_v_b_1
 (10 1)  (352 385)  (352 385)  routing T_7_24.sp4_v_t_40 <X> T_7_24.sp4_v_b_1


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 12)  (553 396)  (553 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_12_24

 (7 12)  (607 396)  (607 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_13_24

 (7 12)  (661 396)  (661 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (19 10)  (835 394)  (835 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_5_23

 (4 12)  (238 380)  (238 380)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_v_b_9
 (6 12)  (240 380)  (240 380)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_v_b_9


RAM_Tile_8_23

 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (19 8)  (415 376)  (415 376)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_t_8


LogicTile_10_23

 (19 15)  (511 383)  (511 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_23

 (4 12)  (658 380)  (658 380)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_9
 (6 12)  (660 380)  (660 380)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_9
 (5 13)  (659 381)  (659 381)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_9


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (19 15)  (91 367)  (91 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_22

 (10 8)  (136 360)  (136 360)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_h_r_7


LogicTile_5_22

 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 352)  (257 352)  routing T_5_22.sp12_h_r_11 <X> T_5_22.lc_trk_g0_3
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 354)  (257 354)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g0_7
 (15 3)  (249 355)  (249 355)  routing T_5_22.sp4_v_t_9 <X> T_5_22.lc_trk_g0_4
 (16 3)  (250 355)  (250 355)  routing T_5_22.sp4_v_t_9 <X> T_5_22.lc_trk_g0_4
 (17 3)  (251 355)  (251 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 356)  (265 356)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 356)  (269 356)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.input_2_2
 (36 4)  (270 356)  (270 356)  LC_2 Logic Functioning bit
 (26 5)  (260 357)  (260 357)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 357)  (266 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g1_7
 (26 6)  (260 358)  (260 358)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 358)  (265 358)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 358)  (267 358)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 358)  (268 358)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 358)  (274 358)  LC_3 Logic Functioning bit
 (15 7)  (249 359)  (249 359)  routing T_5_22.sp4_v_t_9 <X> T_5_22.lc_trk_g1_4
 (16 7)  (250 359)  (250 359)  routing T_5_22.sp4_v_t_9 <X> T_5_22.lc_trk_g1_4
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (260 359)  (260 359)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 359)  (267 359)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_3
 (34 7)  (268 359)  (268 359)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_3
 (35 7)  (269 359)  (269 359)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.input_2_3
 (27 10)  (261 362)  (261 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 362)  (264 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 362)  (267 362)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 362)  (268 362)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 362)  (269 362)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.input_2_5
 (40 10)  (274 362)  (274 362)  LC_5 Logic Functioning bit
 (26 11)  (260 363)  (260 363)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 363)  (264 363)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 363)  (265 363)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 363)  (266 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (268 363)  (268 363)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.input_2_5
 (4 12)  (238 364)  (238 364)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_v_b_9
 (6 12)  (240 364)  (240 364)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_v_b_9
 (5 13)  (239 365)  (239 365)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_v_b_9
 (22 13)  (256 365)  (256 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 365)  (257 365)  routing T_5_22.sp4_v_b_42 <X> T_5_22.lc_trk_g3_2
 (24 13)  (258 365)  (258 365)  routing T_5_22.sp4_v_b_42 <X> T_5_22.lc_trk_g3_2
 (21 14)  (255 366)  (255 366)  routing T_5_22.sp4_v_t_18 <X> T_5_22.lc_trk_g3_7
 (22 14)  (256 366)  (256 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 366)  (257 366)  routing T_5_22.sp4_v_t_18 <X> T_5_22.lc_trk_g3_7
 (16 15)  (250 367)  (250 367)  routing T_5_22.sp12_v_b_12 <X> T_5_22.lc_trk_g3_4
 (17 15)  (251 367)  (251 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_6_22

 (26 0)  (314 352)  (314 352)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (35 0)  (323 352)  (323 352)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_0
 (39 0)  (327 352)  (327 352)  LC_0 Logic Functioning bit
 (40 0)  (328 352)  (328 352)  LC_0 Logic Functioning bit
 (26 1)  (314 353)  (314 353)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 353)  (316 353)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 353)  (321 353)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_0
 (34 1)  (322 353)  (322 353)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_0
 (35 1)  (323 353)  (323 353)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.input_2_0
 (38 1)  (326 353)  (326 353)  LC_0 Logic Functioning bit
 (41 1)  (329 353)  (329 353)  LC_0 Logic Functioning bit
 (28 2)  (316 354)  (316 354)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 354)  (322 354)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 354)  (325 354)  LC_1 Logic Functioning bit
 (46 2)  (334 354)  (334 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (335 354)  (335 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (338 354)  (338 354)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (340 354)  (340 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (341 354)  (341 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (314 355)  (314 355)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 355)  (316 355)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 355)  (318 355)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (46 3)  (334 355)  (334 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (309 356)  (309 356)  routing T_6_22.lft_op_3 <X> T_6_22.lc_trk_g1_3
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 356)  (312 356)  routing T_6_22.lft_op_3 <X> T_6_22.lc_trk_g1_3
 (25 4)  (313 356)  (313 356)  routing T_6_22.lft_op_2 <X> T_6_22.lc_trk_g1_2
 (14 5)  (302 357)  (302 357)  routing T_6_22.sp12_h_r_16 <X> T_6_22.lc_trk_g1_0
 (16 5)  (304 357)  (304 357)  routing T_6_22.sp12_h_r_16 <X> T_6_22.lc_trk_g1_0
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (310 357)  (310 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (312 357)  (312 357)  routing T_6_22.lft_op_2 <X> T_6_22.lc_trk_g1_2
 (15 6)  (303 358)  (303 358)  routing T_6_22.lft_op_5 <X> T_6_22.lc_trk_g1_5
 (17 6)  (305 358)  (305 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 358)  (306 358)  routing T_6_22.lft_op_5 <X> T_6_22.lc_trk_g1_5
 (21 6)  (309 358)  (309 358)  routing T_6_22.wire_logic_cluster/lc_7/out <X> T_6_22.lc_trk_g1_7
 (22 6)  (310 358)  (310 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (315 358)  (315 358)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 358)  (316 358)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 358)  (319 358)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 358)  (321 358)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 358)  (324 358)  LC_3 Logic Functioning bit
 (38 6)  (326 358)  (326 358)  LC_3 Logic Functioning bit
 (27 7)  (315 359)  (315 359)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 359)  (318 359)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 359)  (319 359)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (22 8)  (310 360)  (310 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (311 360)  (311 360)  routing T_6_22.sp12_v_b_11 <X> T_6_22.lc_trk_g2_3
 (25 8)  (313 360)  (313 360)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g2_2
 (26 8)  (314 360)  (314 360)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 360)  (315 360)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 360)  (319 360)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 360)  (321 360)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 360)  (322 360)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 360)  (324 360)  LC_4 Logic Functioning bit
 (50 8)  (338 360)  (338 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (339 360)  (339 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (311 361)  (311 361)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g2_2
 (24 9)  (312 361)  (312 361)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g2_2
 (25 9)  (313 361)  (313 361)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g2_2
 (26 9)  (314 361)  (314 361)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 361)  (315 361)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 361)  (318 361)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (319 361)  (319 361)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (31 10)  (319 362)  (319 362)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 362)  (322 362)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 362)  (328 362)  LC_5 Logic Functioning bit
 (42 10)  (330 362)  (330 362)  LC_5 Logic Functioning bit
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 363)  (313 363)  routing T_6_22.sp4_r_v_b_38 <X> T_6_22.lc_trk_g2_6
 (26 11)  (314 363)  (314 363)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 363)  (316 363)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (41 11)  (329 363)  (329 363)  LC_5 Logic Functioning bit
 (43 11)  (331 363)  (331 363)  LC_5 Logic Functioning bit
 (22 12)  (310 364)  (310 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (311 364)  (311 364)  routing T_6_22.sp12_v_b_19 <X> T_6_22.lc_trk_g3_3
 (25 12)  (313 364)  (313 364)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g3_2
 (27 12)  (315 364)  (315 364)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 364)  (316 364)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 364)  (319 364)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 364)  (321 364)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 364)  (322 364)  routing T_6_22.lc_trk_g3_4 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (50 12)  (338 364)  (338 364)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (302 365)  (302 365)  routing T_6_22.sp4_r_v_b_40 <X> T_6_22.lc_trk_g3_0
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (309 365)  (309 365)  routing T_6_22.sp12_v_b_19 <X> T_6_22.lc_trk_g3_3
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (311 365)  (311 365)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g3_2
 (24 13)  (312 365)  (312 365)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g3_2
 (25 13)  (313 365)  (313 365)  routing T_6_22.sp4_h_r_42 <X> T_6_22.lc_trk_g3_2
 (26 13)  (314 365)  (314 365)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 365)  (315 365)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 365)  (318 365)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (42 13)  (330 365)  (330 365)  LC_6 Logic Functioning bit
 (46 13)  (334 365)  (334 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (309 366)  (309 366)  routing T_6_22.sp12_v_b_7 <X> T_6_22.lc_trk_g3_7
 (22 14)  (310 366)  (310 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (312 366)  (312 366)  routing T_6_22.sp12_v_b_7 <X> T_6_22.lc_trk_g3_7
 (25 14)  (313 366)  (313 366)  routing T_6_22.rgt_op_6 <X> T_6_22.lc_trk_g3_6
 (28 14)  (316 366)  (316 366)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 366)  (319 366)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 366)  (321 366)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 366)  (322 366)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (16 15)  (304 367)  (304 367)  routing T_6_22.sp12_v_b_12 <X> T_6_22.lc_trk_g3_4
 (17 15)  (305 367)  (305 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (309 367)  (309 367)  routing T_6_22.sp12_v_b_7 <X> T_6_22.lc_trk_g3_7
 (22 15)  (310 367)  (310 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (312 367)  (312 367)  routing T_6_22.rgt_op_6 <X> T_6_22.lc_trk_g3_6
 (26 15)  (314 367)  (314 367)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 367)  (316 367)  routing T_6_22.lc_trk_g2_3 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 367)  (317 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 367)  (318 367)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 367)  (319 367)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 367)  (320 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (322 367)  (322 367)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.input_2_7


LogicTile_7_22

 (22 0)  (364 352)  (364 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (363 353)  (363 353)  routing T_7_22.sp4_r_v_b_32 <X> T_7_22.lc_trk_g0_3
 (16 4)  (358 356)  (358 356)  routing T_7_22.sp4_v_b_1 <X> T_7_22.lc_trk_g1_1
 (17 4)  (359 356)  (359 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (360 356)  (360 356)  routing T_7_22.sp4_v_b_1 <X> T_7_22.lc_trk_g1_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 356)  (373 356)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 356)  (378 356)  LC_2 Logic Functioning bit
 (46 4)  (388 356)  (388 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (369 357)  (369 357)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 357)  (370 357)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 357)  (373 357)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 357)  (374 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (376 357)  (376 357)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.input_2_2
 (22 10)  (364 362)  (364 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (16 12)  (358 364)  (358 364)  routing T_7_22.sp4_v_t_12 <X> T_7_22.lc_trk_g3_1
 (17 12)  (359 364)  (359 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 364)  (360 364)  routing T_7_22.sp4_v_t_12 <X> T_7_22.lc_trk_g3_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 364)  (375 364)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 364)  (376 364)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 364)  (378 364)  LC_6 Logic Functioning bit
 (22 13)  (364 365)  (364 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 365)  (367 365)  routing T_7_22.sp4_r_v_b_42 <X> T_7_22.lc_trk_g3_2
 (27 13)  (369 365)  (369 365)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 365)  (370 365)  routing T_7_22.lc_trk_g3_1 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 365)  (372 365)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 365)  (373 365)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 365)  (374 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (376 365)  (376 365)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.input_2_6


LogicTile_9_22

 (9 4)  (447 356)  (447 356)  routing T_9_22.sp4_h_l_36 <X> T_9_22.sp4_h_r_4
 (10 4)  (448 356)  (448 356)  routing T_9_22.sp4_h_l_36 <X> T_9_22.sp4_h_r_4
 (8 8)  (446 360)  (446 360)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_h_r_7


LogicTile_10_22

 (11 1)  (503 353)  (503 353)  routing T_10_22.sp4_h_l_39 <X> T_10_22.sp4_h_r_2
 (11 5)  (503 357)  (503 357)  routing T_10_22.sp4_h_l_44 <X> T_10_22.sp4_h_r_5
 (13 5)  (505 357)  (505 357)  routing T_10_22.sp4_h_l_44 <X> T_10_22.sp4_h_r_5


LogicTile_13_22

 (21 0)  (675 352)  (675 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 352)  (677 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (8 5)  (662 357)  (662 357)  routing T_13_22.sp4_h_l_41 <X> T_13_22.sp4_v_b_4
 (9 5)  (663 357)  (663 357)  routing T_13_22.sp4_h_l_41 <X> T_13_22.sp4_v_b_4
 (14 8)  (668 360)  (668 360)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (40 8)  (694 360)  (694 360)  LC_4 Logic Functioning bit
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (42 8)  (696 360)  (696 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (3 9)  (657 361)  (657 361)  routing T_13_22.sp12_h_l_22 <X> T_13_22.sp12_v_b_1
 (8 9)  (662 361)  (662 361)  routing T_13_22.sp4_h_l_42 <X> T_13_22.sp4_v_b_7
 (9 9)  (663 361)  (663 361)  routing T_13_22.sp4_h_l_42 <X> T_13_22.sp4_v_b_7
 (14 9)  (668 361)  (668 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (680 361)  (680 361)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 361)  (684 361)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 361)  (686 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 361)  (687 361)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.input_2_4
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (40 9)  (694 361)  (694 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (42 9)  (696 361)  (696 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (46 9)  (700 361)  (700 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 362)  (682 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 362)  (684 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 362)  (687 362)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 363)  (686 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 363)  (689 363)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.input_2_5
 (15 13)  (669 365)  (669 365)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g3_0
 (16 13)  (670 365)  (670 365)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g3_0
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 14)  (675 366)  (675 366)  routing T_13_22.sp4_h_r_39 <X> T_13_22.lc_trk_g3_7
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_h_r_39 <X> T_13_22.lc_trk_g3_7
 (24 14)  (678 366)  (678 366)  routing T_13_22.sp4_h_r_39 <X> T_13_22.lc_trk_g3_7


LogicTile_14_22

 (3 12)  (711 364)  (711 364)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_h_r_1
 (3 13)  (711 365)  (711 365)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_h_r_1


LogicTile_17_22

 (10 3)  (884 355)  (884 355)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_v_t_36
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 356)  (914 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (42 4)  (916 356)  (916 356)  LC_2 Logic Functioning bit
 (43 4)  (917 356)  (917 356)  LC_2 Logic Functioning bit
 (52 4)  (926 356)  (926 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (41 5)  (915 357)  (915 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (25 12)  (899 364)  (899 364)  routing T_17_22.sp4_v_b_26 <X> T_17_22.lc_trk_g3_2
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_v_b_26 <X> T_17_22.lc_trk_g3_2


LogicTile_26_22

 (3 15)  (1351 367)  (1351 367)  routing T_26_22.sp12_h_l_22 <X> T_26_22.sp12_v_t_22


LogicTile_2_21

 (2 12)  (74 348)  (74 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_4_21

 (3 3)  (183 339)  (183 339)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_l_23


LogicTile_5_21

 (11 4)  (245 340)  (245 340)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_v_b_5
 (13 4)  (247 340)  (247 340)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_v_b_5
 (12 5)  (246 341)  (246 341)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_v_b_5


LogicTile_6_21

 (10 12)  (298 348)  (298 348)  routing T_6_21.sp4_v_t_40 <X> T_6_21.sp4_h_r_10


LogicTile_7_21

 (13 6)  (355 342)  (355 342)  routing T_7_21.sp4_h_r_5 <X> T_7_21.sp4_v_t_40
 (12 7)  (354 343)  (354 343)  routing T_7_21.sp4_h_r_5 <X> T_7_21.sp4_v_t_40


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_10_21

 (8 12)  (500 348)  (500 348)  routing T_10_21.sp4_h_l_47 <X> T_10_21.sp4_h_r_10


LogicTile_12_21

 (26 8)  (626 344)  (626 344)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (40 8)  (640 344)  (640 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (47 8)  (647 344)  (647 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 345)  (628 345)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (40 9)  (640 345)  (640 345)  LC_4 Logic Functioning bit
 (41 9)  (641 345)  (641 345)  LC_4 Logic Functioning bit
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp12_v_b_23 <X> T_12_21.lc_trk_g2_7
 (21 11)  (621 347)  (621 347)  routing T_12_21.sp12_v_b_23 <X> T_12_21.lc_trk_g2_7
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp12_v_b_21 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (618 351)  (618 351)  routing T_12_21.sp12_v_b_21 <X> T_12_21.lc_trk_g3_5


LogicTile_13_21

 (15 2)  (669 338)  (669 338)  routing T_13_21.top_op_5 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (672 339)  (672 339)  routing T_13_21.top_op_5 <X> T_13_21.lc_trk_g0_5
 (15 4)  (669 340)  (669 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (11 6)  (665 342)  (665 342)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_t_40
 (13 6)  (667 342)  (667 342)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_t_40
 (12 7)  (666 343)  (666 343)  routing T_13_21.sp4_h_r_11 <X> T_13_21.sp4_v_t_40
 (16 8)  (670 344)  (670 344)  routing T_13_21.sp4_v_b_33 <X> T_13_21.lc_trk_g2_1
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 344)  (672 344)  routing T_13_21.sp4_v_b_33 <X> T_13_21.lc_trk_g2_1
 (18 9)  (672 345)  (672 345)  routing T_13_21.sp4_v_b_33 <X> T_13_21.lc_trk_g2_1
 (21 14)  (675 350)  (675 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 350)  (677 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (24 14)  (678 350)  (678 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (27 14)  (681 350)  (681 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 350)  (689 350)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.input_2_7
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (21 15)  (675 351)  (675 351)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 351)  (686 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (38 15)  (692 351)  (692 351)  LC_7 Logic Functioning bit
 (46 15)  (700 351)  (700 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_21

 (19 6)  (727 342)  (727 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_21

 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23
 (4 4)  (820 340)  (820 340)  routing T_16_21.sp4_h_l_38 <X> T_16_21.sp4_v_b_3
 (5 5)  (821 341)  (821 341)  routing T_16_21.sp4_h_l_38 <X> T_16_21.sp4_v_b_3
 (8 6)  (824 342)  (824 342)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_41
 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_41
 (10 6)  (826 342)  (826 342)  routing T_16_21.sp4_v_t_47 <X> T_16_21.sp4_h_l_41


LogicTile_17_21

 (11 15)  (885 351)  (885 351)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_h_l_46
 (13 15)  (887 351)  (887 351)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_h_l_46


LogicTile_18_21

 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_21

 (3 7)  (1255 343)  (1255 343)  routing T_24_21.sp12_h_l_23 <X> T_24_21.sp12_v_t_23


LogicTile_28_21

 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_v_b_0 <X> T_28_21.sp12_h_l_23


IO_Tile_0_20

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (17 323)  (17 323)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 328)  (17 328)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 331)  (17 331)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (5 0)  (23 320)  (23 320)  routing T_1_20.sp4_h_l_44 <X> T_1_20.sp4_h_r_0
 (8 0)  (26 320)  (26 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1
 (10 0)  (28 320)  (28 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1
 (4 1)  (22 321)  (22 321)  routing T_1_20.sp4_h_l_44 <X> T_1_20.sp4_h_r_0


LogicTile_3_20

 (5 0)  (131 320)  (131 320)  routing T_3_20.sp4_h_l_44 <X> T_3_20.sp4_h_r_0
 (4 1)  (130 321)  (130 321)  routing T_3_20.sp4_h_l_44 <X> T_3_20.sp4_h_r_0


LogicTile_5_20

 (6 1)  (240 321)  (240 321)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_h_r_0
 (8 1)  (242 321)  (242 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (9 1)  (243 321)  (243 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (4 8)  (238 328)  (238 328)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_6
 (6 8)  (240 328)  (240 328)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_6
 (5 9)  (239 329)  (239 329)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_6


LogicTile_7_20

 (4 0)  (346 320)  (346 320)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (5 1)  (347 321)  (347 321)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (22 1)  (364 321)  (364 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 321)  (366 321)  routing T_7_20.bot_op_2 <X> T_7_20.lc_trk_g0_2
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 323)  (365 323)  routing T_7_20.sp4_h_r_6 <X> T_7_20.lc_trk_g0_6
 (24 3)  (366 323)  (366 323)  routing T_7_20.sp4_h_r_6 <X> T_7_20.lc_trk_g0_6
 (25 3)  (367 323)  (367 323)  routing T_7_20.sp4_h_r_6 <X> T_7_20.lc_trk_g0_6
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (367 325)  (367 325)  routing T_7_20.sp4_r_v_b_26 <X> T_7_20.lc_trk_g1_2
 (22 8)  (364 328)  (364 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (365 328)  (365 328)  routing T_7_20.sp4_v_t_30 <X> T_7_20.lc_trk_g2_3
 (24 8)  (366 328)  (366 328)  routing T_7_20.sp4_v_t_30 <X> T_7_20.lc_trk_g2_3
 (4 9)  (346 329)  (346 329)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_h_r_6
 (4 12)  (346 332)  (346 332)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_v_b_9
 (6 12)  (348 332)  (348 332)  routing T_7_20.sp4_v_t_36 <X> T_7_20.sp4_v_b_9
 (26 12)  (368 332)  (368 332)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 332)  (370 332)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (26 13)  (368 333)  (368 333)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 333)  (372 333)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 333)  (374 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 333)  (377 333)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.input_2_6
 (36 13)  (378 333)  (378 333)  LC_6 Logic Functioning bit
 (46 13)  (388 333)  (388 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_8_20

 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_v_t_23
 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_20

 (11 9)  (449 329)  (449 329)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_8
 (13 9)  (451 329)  (451 329)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_8


LogicTile_10_20

 (9 4)  (501 324)  (501 324)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_h_r_4
 (10 4)  (502 324)  (502 324)  routing T_10_20.sp4_h_l_36 <X> T_10_20.sp4_h_r_4
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (3 14)  (495 334)  (495 334)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_t_22
 (3 15)  (495 335)  (495 335)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_t_22


LogicTile_11_20

 (15 4)  (561 324)  (561 324)  routing T_11_20.sp4_h_l_4 <X> T_11_20.lc_trk_g1_1
 (16 4)  (562 324)  (562 324)  routing T_11_20.sp4_h_l_4 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.sp4_h_l_4 <X> T_11_20.lc_trk_g1_1
 (18 5)  (564 325)  (564 325)  routing T_11_20.sp4_h_l_4 <X> T_11_20.lc_trk_g1_1
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (569 326)  (569 326)  routing T_11_20.sp12_h_r_23 <X> T_11_20.lc_trk_g1_7
 (15 7)  (561 327)  (561 327)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (567 327)  (567 327)  routing T_11_20.sp12_h_r_23 <X> T_11_20.lc_trk_g1_7
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_5
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (47 10)  (593 330)  (593 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (580 331)  (580 331)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.input_2_5
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_12_20

 (3 7)  (603 327)  (603 327)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_t_23


LogicTile_13_20

 (13 8)  (667 328)  (667 328)  routing T_13_20.sp4_h_l_45 <X> T_13_20.sp4_v_b_8
 (12 9)  (666 329)  (666 329)  routing T_13_20.sp4_h_l_45 <X> T_13_20.sp4_v_b_8
 (13 12)  (667 332)  (667 332)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_11
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_11


LogicTile_17_20

 (11 2)  (885 322)  (885 322)  routing T_17_20.sp4_v_b_6 <X> T_17_20.sp4_v_t_39
 (13 2)  (887 322)  (887 322)  routing T_17_20.sp4_v_b_6 <X> T_17_20.sp4_v_t_39


LogicTile_28_20

 (19 10)  (1475 330)  (1475 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_19

 (12 0)  (192 304)  (192 304)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_2
 (11 1)  (191 305)  (191 305)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_2


LogicTile_6_19

 (3 12)  (291 316)  (291 316)  routing T_6_19.sp12_v_t_22 <X> T_6_19.sp12_h_r_1


LogicTile_7_19

 (15 3)  (357 307)  (357 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 308)  (375 308)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (51 5)  (393 309)  (393 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (26 6)  (368 310)  (368 310)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 310)  (377 310)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_3
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (47 6)  (389 310)  (389 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (360 311)  (360 311)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (28 7)  (370 311)  (370 311)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 311)  (374 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 311)  (375 311)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_3
 (35 7)  (377 311)  (377 311)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_3
 (16 10)  (358 314)  (358 314)  routing T_7_19.sp4_v_b_37 <X> T_7_19.lc_trk_g2_5
 (17 10)  (359 314)  (359 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 314)  (360 314)  routing T_7_19.sp4_v_b_37 <X> T_7_19.lc_trk_g2_5
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (360 315)  (360 315)  routing T_7_19.sp4_v_b_37 <X> T_7_19.lc_trk_g2_5
 (21 11)  (363 315)  (363 315)  routing T_7_19.sp4_r_v_b_39 <X> T_7_19.lc_trk_g2_7


RAM_Tile_8_19

 (12 3)  (408 307)  (408 307)  routing T_8_19.sp4_h_l_39 <X> T_8_19.sp4_v_t_39


LogicTile_11_19

 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 305)  (569 305)  routing T_11_19.sp12_h_r_10 <X> T_11_19.lc_trk_g0_2
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_5 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_5 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 3)  (547 307)  (547 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 310)  (564 310)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g1_5
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp12_h_l_21 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.sp12_h_l_21 <X> T_11_19.lc_trk_g1_6
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (46 9)  (592 313)  (592 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 314)  (586 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_0
 (44 0)  (644 304)  (644 304)  LC_0 Logic Functioning bit
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_0
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_5 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (621 306)  (621 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.lft_op_7 <X> T_12_19.lc_trk_g0_7
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (44 2)  (644 306)  (644 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_5 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (44 4)  (644 308)  (644 308)  LC_2 Logic Functioning bit
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (15 6)  (615 310)  (615 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (44 6)  (644 310)  (644 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g2_5
 (21 10)  (621 314)  (621 314)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (50 10)  (650 314)  (650 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (634 317)  (634 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_6
 (35 13)  (635 317)  (635 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_6
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (603 319)  (603 319)  routing T_12_19.sp12_h_l_22 <X> T_12_19.sp12_v_t_22
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (15 2)  (669 306)  (669 306)  routing T_13_19.sp4_v_b_21 <X> T_13_19.lc_trk_g0_5
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_v_b_21 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.input_2_3
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (51 7)  (705 311)  (705 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_v_b_33 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.sp4_v_b_33 <X> T_13_19.lc_trk_g2_1
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_v_b_33 <X> T_13_19.lc_trk_g2_1
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 316)  (689 316)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_6
 (40 12)  (694 316)  (694 316)  LC_6 Logic Functioning bit
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp4_r_v_b_43 <X> T_13_19.lc_trk_g3_3
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_6
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (48 13)  (702 317)  (702 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (706 317)  (706 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_14_19

 (8 5)  (716 309)  (716 309)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_v_b_4
 (9 5)  (717 309)  (717 309)  routing T_14_19.sp4_h_l_41 <X> T_14_19.sp4_v_b_4


LogicTile_15_19

 (13 8)  (775 312)  (775 312)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_b_8
 (12 9)  (774 313)  (774 313)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_b_8


IO_Tile_0_18

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (19 2)  (199 290)  (199 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (182 292)  (182 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_18

 (13 1)  (247 289)  (247 289)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_r_2
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (257 289)  (257 289)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g0_2
 (24 1)  (258 289)  (258 289)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g0_2
 (25 1)  (259 289)  (259 289)  routing T_5_18.sp4_h_r_2 <X> T_5_18.lc_trk_g0_2
 (14 2)  (248 290)  (248 290)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g0_4
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 290)  (257 290)  routing T_5_18.sp12_h_l_12 <X> T_5_18.lc_trk_g0_7
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 292)  (262 292)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 292)  (268 292)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (46 4)  (280 292)  (280 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (286 292)  (286 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (28 5)  (262 293)  (262 293)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 293)  (266 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (267 293)  (267 293)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.input_2_2
 (35 5)  (269 293)  (269 293)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.input_2_2
 (16 8)  (250 296)  (250 296)  routing T_5_18.sp4_v_t_12 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.sp4_v_t_12 <X> T_5_18.lc_trk_g2_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 296)  (264 296)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 296)  (269 296)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_4
 (15 9)  (249 297)  (249 297)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g2_0
 (16 9)  (250 297)  (250 297)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (260 297)  (260 297)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 297)  (264 297)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (267 297)  (267 297)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_4
 (35 9)  (269 297)  (269 297)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.input_2_4
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (25 10)  (259 298)  (259 298)  routing T_5_18.sp4_v_b_30 <X> T_5_18.lc_trk_g2_6
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (257 299)  (257 299)  routing T_5_18.sp4_v_b_30 <X> T_5_18.lc_trk_g2_6
 (14 12)  (248 300)  (248 300)  routing T_5_18.sp4_v_b_24 <X> T_5_18.lc_trk_g3_0
 (28 12)  (262 300)  (262 300)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 300)  (268 300)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 300)  (270 300)  LC_6 Logic Functioning bit
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (16 13)  (250 301)  (250 301)  routing T_5_18.sp4_v_b_24 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (26 14)  (260 302)  (260 302)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 302)  (262 302)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 302)  (265 302)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (47 14)  (281 302)  (281 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (284 302)  (284 302)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (249 303)  (249 303)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g3_4
 (16 15)  (250 303)  (250 303)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 303)  (257 303)  routing T_5_18.sp4_v_b_46 <X> T_5_18.lc_trk_g3_6
 (24 15)  (258 303)  (258 303)  routing T_5_18.sp4_v_b_46 <X> T_5_18.lc_trk_g3_6
 (26 15)  (260 303)  (260 303)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 303)  (261 303)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 303)  (262 303)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0


LogicTile_7_18

 (6 2)  (348 290)  (348 290)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_v_t_37


RAM_Tile_8_18

 (11 2)  (407 290)  (407 290)  routing T_8_18.sp4_h_l_44 <X> T_8_18.sp4_v_t_39


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g0_3
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_0
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (18 1)  (618 289)  (618 289)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g0_1
 (21 1)  (621 289)  (621 289)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g0_3
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_0
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g0_7
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (21 3)  (621 291)  (621 291)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g0_7
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (15 6)  (615 294)  (615 294)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g1_7
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (46 6)  (646 294)  (646 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 295)  (618 295)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g1_5
 (21 7)  (621 295)  (621 295)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g1_7
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 297)  (631 297)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (15 10)  (615 298)  (615 298)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (621 298)  (621 298)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g2_7
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (18 11)  (618 299)  (618 299)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g2_5
 (26 11)  (626 299)  (626 299)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (14 12)  (614 300)  (614 300)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g3_0
 (21 12)  (621 300)  (621 300)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g3_3
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (15 14)  (615 302)  (615 302)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (47 14)  (647 302)  (647 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (650 302)  (650 302)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (618 303)  (618 303)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (21 15)  (621 303)  (621 303)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g3_7
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.input_2_0
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (663 292)  (663 292)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_r_4
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (21 4)  (675 292)  (675 292)  routing T_13_18.lft_op_3 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.lft_op_3 <X> T_13_18.lc_trk_g1_3
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (677 295)  (677 295)  routing T_13_18.sp12_h_l_21 <X> T_13_18.lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.sp12_h_l_21 <X> T_13_18.lc_trk_g1_6
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (52 8)  (706 296)  (706 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (688 297)  (688 297)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.input_2_4
 (2 14)  (656 302)  (656 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 4)  (716 292)  (716 292)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_4
 (9 4)  (717 292)  (717 292)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_4
 (10 4)  (718 292)  (718 292)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_4
 (14 4)  (722 292)  (722 292)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g1_0
 (15 4)  (723 292)  (723 292)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g1_1
 (16 4)  (724 292)  (724 292)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 292)  (726 292)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g1_1
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (15 5)  (723 293)  (723 293)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (726 293)  (726 293)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g1_1
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_2
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (25 0)  (787 288)  (787 288)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (51 3)  (813 291)  (813 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp12_h_r_13 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (15 11)  (777 299)  (777 299)  routing T_15_18.sp4_v_t_33 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_v_t_33 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (25 12)  (787 300)  (787 300)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g3_2
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_21_18

 (3 15)  (1093 303)  (1093 303)  routing T_21_18.sp12_h_l_22 <X> T_21_18.sp12_v_t_22


LogicTile_2_17

 (2 12)  (74 284)  (74 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_4_17

 (3 3)  (183 275)  (183 275)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_l_23


LogicTile_5_17

 (4 14)  (238 286)  (238 286)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (6 14)  (240 286)  (240 286)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (5 15)  (239 287)  (239 287)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (12 15)  (246 287)  (246 287)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_t_46


LogicTile_6_17

 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_17

 (4 2)  (604 274)  (604 274)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_37
 (5 3)  (605 275)  (605 275)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_37


LogicTile_13_17

 (21 4)  (675 276)  (675 276)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g1_3
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g1_3
 (14 10)  (668 282)  (668 282)  routing T_13_17.sp4_v_b_36 <X> T_13_17.lc_trk_g2_4
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_v_b_36 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_b_36 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp12_v_t_9 <X> T_13_17.lc_trk_g3_2
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (52 14)  (706 286)  (706 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_r_v_b_32 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g1_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (34 5)  (742 277)  (742 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (21 8)  (729 280)  (729 280)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_5
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (47 10)  (755 282)  (755 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (760 282)  (760 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 283)  (741 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_5
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (25 12)  (733 284)  (733 284)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (14 14)  (722 286)  (722 286)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g3_4
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_r_v_b_47 <X> T_14_17.lc_trk_g3_7


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 272)  (780 272)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g0_1
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (8 1)  (770 273)  (770 273)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_1
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.input_2_0
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (50 2)  (812 274)  (812 274)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (11 4)  (773 276)  (773 276)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_v_b_5
 (15 4)  (777 276)  (777 276)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (783 276)  (783 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (18 5)  (780 277)  (780 277)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g1_1
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.top_op_6 <X> T_15_17.lc_trk_g1_6
 (3 8)  (765 280)  (765 280)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_b_1
 (3 9)  (765 281)  (765 281)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_v_b_1
 (14 9)  (776 281)  (776 281)  routing T_15_17.sp4_r_v_b_32 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.tnl_op_2 <X> T_15_17.lc_trk_g2_2
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_v_b_6 <X> T_15_17.sp4_v_t_44
 (5 15)  (767 287)  (767 287)  routing T_15_17.sp4_v_b_6 <X> T_15_17.sp4_v_t_44


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 274)  (821 274)  routing T_16_17.sp4_v_b_0 <X> T_16_17.sp4_h_l_37
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (15 3)  (831 275)  (831 275)  routing T_16_17.bot_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 276)  (837 276)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g1_3
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (6 8)  (822 280)  (822 280)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_6
 (5 9)  (821 281)  (821 281)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_6
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (53 11)  (869 283)  (869 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (828 284)  (828 284)  routing T_16_17.sp4_v_b_5 <X> T_16_17.sp4_h_r_11
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g3_0
 (19 12)  (835 284)  (835 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (11 13)  (827 285)  (827 285)  routing T_16_17.sp4_v_b_5 <X> T_16_17.sp4_h_r_11
 (13 13)  (829 285)  (829 285)  routing T_16_17.sp4_v_b_5 <X> T_16_17.sp4_h_r_11
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g3_0
 (15 13)  (831 285)  (831 285)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_17

 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (40 2)  (1076 274)  (1076 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (42 2)  (1078 274)  (1078 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (47 2)  (1083 274)  (1083 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g0_4
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g0_4
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1059 275)  (1059 275)  routing T_20_17.sp12_h_r_14 <X> T_20_17.lc_trk_g0_6
 (27 3)  (1063 275)  (1063 275)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 275)  (1072 275)  LC_1 Logic Functioning bit
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (16 5)  (1052 277)  (1052 277)  routing T_20_17.sp12_h_r_8 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23
 (8 6)  (1260 278)  (1260 278)  routing T_24_17.sp4_h_r_4 <X> T_24_17.sp4_h_l_41


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23
 (8 6)  (1464 278)  (1464 278)  routing T_28_17.sp4_v_t_47 <X> T_28_17.sp4_h_l_41
 (9 6)  (1465 278)  (1465 278)  routing T_28_17.sp4_v_t_47 <X> T_28_17.sp4_h_l_41
 (10 6)  (1466 278)  (1466 278)  routing T_28_17.sp4_v_t_47 <X> T_28_17.sp4_h_l_41


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_2_16

 (2 4)  (74 260)  (74 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_16

 (6 2)  (240 258)  (240 258)  routing T_5_16.sp4_h_l_42 <X> T_5_16.sp4_v_t_37


RAM_Tile_8_16

 (3 3)  (399 259)  (399 259)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_l_23


LogicTile_14_16

 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (46 2)  (754 258)  (754 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (755 258)  (755 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (761 258)  (761 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (51 3)  (759 259)  (759 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (776 261)  (776 261)  routing T_15_16.top_op_0 <X> T_15_16.lc_trk_g1_0
 (15 5)  (777 261)  (777 261)  routing T_15_16.top_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp12_h_r_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (15 8)  (777 264)  (777 264)  routing T_15_16.tnl_op_1 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (780 265)  (780 265)  routing T_15_16.tnl_op_1 <X> T_15_16.lc_trk_g2_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g3_3
 (21 13)  (783 269)  (783 269)  routing T_15_16.tnl_op_3 <X> T_15_16.lc_trk_g3_3
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g0_1
 (19 0)  (835 256)  (835 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (40 0)  (856 256)  (856 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (15 1)  (831 257)  (831 257)  routing T_16_16.bot_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (48 1)  (864 257)  (864 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g0_4
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 258)  (834 258)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g0_5
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.input_2_1
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (52 2)  (868 258)  (868 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (834 259)  (834 259)  routing T_16_16.sp4_v_b_13 <X> T_16_16.lc_trk_g0_5
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (21 4)  (837 260)  (837 260)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g1_3
 (21 6)  (837 262)  (837 262)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (21 8)  (837 264)  (837 264)  routing T_16_16.bnl_op_3 <X> T_16_16.lc_trk_g2_3
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (40 8)  (856 264)  (856 264)  LC_4 Logic Functioning bit
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (837 265)  (837 265)  routing T_16_16.bnl_op_3 <X> T_16_16.lc_trk_g2_3
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g2_5
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (50 10)  (866 266)  (866 266)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (21 12)  (837 268)  (837 268)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g3_3
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g3_3
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1
 (10 1)  (884 257)  (884 257)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_1


RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_12_15

 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (49 1)  (649 241)  (649 241)  Carry_In_Mux bit 

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (21 8)  (621 248)  (621 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.rgt_op_3 <X> T_12_15.lc_trk_g2_3
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (15 10)  (615 250)  (615 250)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g2_5
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g2_5
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (14 12)  (614 252)  (614 252)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (25 12)  (625 252)  (625 252)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g3_2
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (15 13)  (615 253)  (615 253)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g3_2
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (21 14)  (621 254)  (621 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (14 0)  (668 240)  (668 240)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g0_1
 (21 0)  (675 240)  (675 240)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 240)  (679 240)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g0_2
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (15 1)  (669 241)  (669 241)  routing T_13_15.lft_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_3 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g0_5
 (25 2)  (679 242)  (679 242)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_3 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (15 3)  (669 243)  (669 243)  routing T_13_15.bot_op_4 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (14 4)  (668 244)  (668 244)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g1_0
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g1_1
 (25 4)  (679 244)  (679 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (15 6)  (669 246)  (669 246)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.lft_op_5 <X> T_13_15.lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (15 7)  (669 247)  (669 247)  routing T_13_15.lft_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_4
 (34 9)  (688 249)  (688 249)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.input_2_4
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.sp4_v_t_12 <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.bnl_op_3 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (675 253)  (675 253)  routing T_13_15.bnl_op_3 <X> T_13_15.lc_trk_g3_3
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (25 14)  (679 254)  (679 254)  routing T_13_15.bnl_op_6 <X> T_13_15.lc_trk_g3_6
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.bnl_op_6 <X> T_13_15.lc_trk_g3_6
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (14 0)  (722 240)  (722 240)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g0_0
 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 241)  (742 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.input_2_0
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (45 1)  (753 241)  (753 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp12_h_r_12 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (14 4)  (722 244)  (722 244)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g1_0
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g1_1
 (21 4)  (729 244)  (729 244)  routing T_14_15.bnr_op_3 <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_2
 (40 4)  (748 244)  (748 244)  LC_2 Logic Functioning bit
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.bnr_op_3 <X> T_14_15.lc_trk_g1_3
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_2
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (726 247)  (726 247)  routing T_14_15.sp4_r_v_b_29 <X> T_14_15.lc_trk_g1_5
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (14 8)  (722 248)  (722 248)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g2_0
 (25 8)  (733 248)  (733 248)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (15 9)  (723 249)  (723 249)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (15 10)  (723 250)  (723 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g2_5
 (21 10)  (729 250)  (729 250)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 250)  (733 250)  routing T_14_15.rgt_op_6 <X> T_14_15.lc_trk_g2_6
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.rgt_op_6 <X> T_14_15.lc_trk_g2_6
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (14 12)  (722 252)  (722 252)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g3_0
 (15 12)  (723 252)  (723 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.rgt_op_1 <X> T_14_15.lc_trk_g3_1
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (42 12)  (750 252)  (750 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 253)  (723 253)  routing T_14_15.rgt_op_0 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g3_4
 (15 14)  (723 254)  (723 254)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g3_5
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 255)  (723 255)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (14 0)  (776 240)  (776 240)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g0_0
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.bot_op_2 <X> T_15_15.lc_trk_g0_2
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (45 1)  (807 241)  (807 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 242)  (777 242)  routing T_15_15.lft_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.lft_op_5 <X> T_15_15.lc_trk_g0_5
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp12_h_l_12 <X> T_15_15.lc_trk_g0_7
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g0_6
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (45 3)  (807 243)  (807 243)  LC_1 Logic Functioning bit
 (21 4)  (783 244)  (783 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (45 5)  (807 245)  (807 245)  LC_2 Logic Functioning bit
 (14 6)  (776 246)  (776 246)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g1_4
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g1_5
 (25 6)  (787 246)  (787 246)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g1_6
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g1_6
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (45 7)  (807 247)  (807 247)  LC_3 Logic Functioning bit
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (45 9)  (807 249)  (807 249)  LC_4 Logic Functioning bit
 (21 10)  (783 250)  (783 250)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g2_7
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (45 11)  (807 251)  (807 251)  LC_5 Logic Functioning bit
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (21 12)  (783 252)  (783 252)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 252)  (787 252)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g3_2
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 253)  (797 253)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.input_2_6
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (45 13)  (807 253)  (807 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 254)  (777 254)  routing T_15_15.sp12_v_t_2 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp12_v_t_2 <X> T_15_15.lc_trk_g3_5
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 255)  (780 255)  routing T_15_15.sp12_v_t_2 <X> T_15_15.lc_trk_g3_5
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (14 0)  (830 240)  (830 240)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g0_0
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 242)  (828 242)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.bot_op_7 <X> T_16_15.lc_trk_g0_7
 (11 3)  (827 243)  (827 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (13 3)  (829 243)  (829 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (21 6)  (837 246)  (837 246)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 250)  (851 250)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_5
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (849 251)  (849 251)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_5
 (34 11)  (850 251)  (850 251)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_5
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 252)  (851 252)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_6
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_6
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 254)  (834 254)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g3_5
 (25 14)  (841 254)  (841 254)  routing T_16_15.sp4_v_b_30 <X> T_16_15.lc_trk_g3_6
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 254)  (857 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp4_v_b_30 <X> T_16_15.lc_trk_g3_6
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_6_14

 (9 15)  (297 239)  (297 239)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_47
 (10 15)  (298 239)  (298 239)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_47


LogicTile_12_14

 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_0
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.input_2_0
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (14 10)  (614 234)  (614 234)  routing T_12_14.rgt_op_4 <X> T_12_14.lc_trk_g2_4
 (21 10)  (621 234)  (621 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g2_7
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (15 11)  (615 235)  (615 235)  routing T_12_14.rgt_op_4 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (15 14)  (615 238)  (615 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g3_6
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (44 14)  (644 238)  (644 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g3_6
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g0_0
 (15 0)  (669 224)  (669 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (25 0)  (679 224)  (679 224)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (40 0)  (694 224)  (694 224)  LC_0 Logic Functioning bit
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (15 2)  (669 226)  (669 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (15 3)  (669 227)  (669 227)  routing T_13_14.lft_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (15 4)  (669 228)  (669 228)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (704 228)  (704 228)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (672 229)  (672 229)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (51 5)  (705 229)  (705 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (21 6)  (675 230)  (675 230)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g1_7
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (47 6)  (701 230)  (701 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 231)  (668 231)  routing T_13_14.top_op_4 <X> T_13_14.lc_trk_g1_4
 (15 7)  (669 231)  (669 231)  routing T_13_14.top_op_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (15 8)  (669 232)  (669 232)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 232)  (678 232)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (25 8)  (679 232)  (679 232)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g2_2
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (18 9)  (672 233)  (672 233)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g2_1
 (21 9)  (675 233)  (675 233)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g2_3
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 233)  (688 233)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.input_2_4
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g2_5
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.input_2_5
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.input_2_5
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (21 15)  (675 239)  (675 239)  routing T_13_14.tnl_op_7 <X> T_13_14.lc_trk_g3_7
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_7
 (35 15)  (689 239)  (689 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (41 15)  (695 239)  (695 239)  LC_7 Logic Functioning bit
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (15 0)  (777 224)  (777 224)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (776 225)  (776 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (15 1)  (777 225)  (777 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (780 225)  (780 225)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g0_1
 (14 3)  (776 227)  (776 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (15 3)  (777 227)  (777 227)  routing T_15_14.top_op_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (25 5)  (787 229)  (787 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (15 6)  (777 230)  (777 230)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 231)  (780 231)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g1_5
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3


LogicTile_16_14

 (14 1)  (830 225)  (830 225)  routing T_16_14.top_op_0 <X> T_16_14.lc_trk_g0_0
 (15 1)  (831 225)  (831 225)  routing T_16_14.top_op_0 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (15 2)  (831 226)  (831 226)  routing T_16_14.top_op_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (834 227)  (834 227)  routing T_16_14.top_op_5 <X> T_16_14.lc_trk_g0_5
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g0_6
 (25 3)  (841 227)  (841 227)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g0_6
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (3 9)  (931 233)  (931 233)  routing T_18_14.sp12_h_l_22 <X> T_18_14.sp12_v_b_1


LogicTile_6_13

 (19 2)  (307 210)  (307 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_15_13

 (3 0)  (765 208)  (765 208)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_v_b_0
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (3 1)  (765 209)  (765 209)  routing T_15_13.sp12_h_r_0 <X> T_15_13.sp12_v_b_0
 (27 1)  (789 209)  (789 209)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 210)  (777 210)  routing T_15_13.bot_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (787 210)  (787 210)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g0_6
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_1
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 211)  (787 211)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g0_6
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (15 4)  (777 212)  (777 212)  routing T_15_13.bot_op_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 212)  (797 212)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.input_2_2
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (796 213)  (796 213)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.input_2_2
 (35 5)  (797 213)  (797 213)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.input_2_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (14 6)  (776 214)  (776 214)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g1_4
 (21 6)  (783 214)  (783 214)  routing T_15_13.bnr_op_7 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 214)  (797 214)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_3
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (783 215)  (783 215)  routing T_15_13.bnr_op_7 <X> T_15_13.lc_trk_g1_7
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 215)  (795 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_3
 (34 7)  (796 215)  (796 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_3
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (14 8)  (776 216)  (776 216)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (47 8)  (809 216)  (809 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (812 216)  (812 216)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 217)  (777 217)  routing T_15_13.rgt_op_0 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (25 10)  (787 218)  (787 218)  routing T_15_13.rgt_op_6 <X> T_15_13.lc_trk_g2_6
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.rgt_op_6 <X> T_15_13.lc_trk_g2_6
 (15 12)  (777 220)  (777 220)  routing T_15_13.rgt_op_1 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.rgt_op_1 <X> T_15_13.lc_trk_g3_1
 (14 14)  (776 222)  (776 222)  routing T_15_13.rgt_op_4 <X> T_15_13.lc_trk_g3_4
 (15 14)  (777 222)  (777 222)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g3_5
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_7
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (15 15)  (777 223)  (777 223)  routing T_15_13.rgt_op_4 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (15 0)  (831 208)  (831 208)  routing T_16_13.lft_op_1 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 208)  (834 208)  routing T_16_13.lft_op_1 <X> T_16_13.lc_trk_g0_1
 (27 0)  (843 208)  (843 208)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (44 0)  (860 208)  (860 208)  LC_0 Logic Functioning bit
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (49 1)  (865 209)  (865 209)  Carry_In_Mux bit 

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (44 2)  (860 210)  (860 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (14 4)  (830 212)  (830 212)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g1_0
 (21 4)  (837 212)  (837 212)  routing T_16_13.wire_logic_cluster/lc_3/out <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 212)  (841 212)  routing T_16_13.wire_logic_cluster/lc_2/out <X> T_16_13.lc_trk_g1_2
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (44 4)  (860 212)  (860 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (15 5)  (831 213)  (831 213)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 213)  (856 213)  LC_2 Logic Functioning bit
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (21 6)  (837 214)  (837 214)  routing T_16_13.lft_op_7 <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 214)  (840 214)  routing T_16_13.lft_op_7 <X> T_16_13.lc_trk_g1_7
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (44 6)  (860 214)  (860 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 216)  (846 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (44 8)  (860 216)  (860 216)  LC_4 Logic Functioning bit
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (44 10)  (860 218)  (860 218)  LC_5 Logic Functioning bit
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g3_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (37 12)  (853 220)  (853 220)  LC_6 Logic Functioning bit
 (38 12)  (854 220)  (854 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (44 12)  (860 220)  (860 220)  LC_6 Logic Functioning bit
 (40 13)  (856 221)  (856 221)  LC_6 Logic Functioning bit
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (43 13)  (859 221)  (859 221)  LC_6 Logic Functioning bit
 (14 14)  (830 222)  (830 222)  routing T_16_13.wire_logic_cluster/lc_4/out <X> T_16_13.lc_trk_g3_4
 (21 14)  (837 222)  (837 222)  routing T_16_13.wire_logic_cluster/lc_7/out <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit
 (43 15)  (859 223)  (859 223)  LC_7 Logic Functioning bit


LogicTile_13_12

 (3 8)  (657 200)  (657 200)  routing T_13_12.sp12_v_t_22 <X> T_13_12.sp12_v_b_1


LogicTile_15_12

 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g0_1
 (21 0)  (783 192)  (783 192)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g0_3
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g0_5
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g0_7
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (50 2)  (812 194)  (812 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (21 3)  (783 195)  (783 195)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g0_7
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (15 4)  (777 196)  (777 196)  routing T_15_12.sp4_h_r_9 <X> T_15_12.lc_trk_g1_1
 (16 4)  (778 196)  (778 196)  routing T_15_12.sp4_h_r_9 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.sp4_h_r_9 <X> T_15_12.lc_trk_g1_1
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 196)  (802 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (50 4)  (812 196)  (812 196)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (776 197)  (776 197)  routing T_15_12.top_op_0 <X> T_15_12.lc_trk_g1_0
 (15 5)  (777 197)  (777 197)  routing T_15_12.top_op_0 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (783 197)  (783 197)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (14 6)  (776 198)  (776 198)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g1_4
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 198)  (802 198)  LC_3 Logic Functioning bit
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 199)  (795 199)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.input_2_3
 (15 8)  (777 200)  (777 200)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g2_1
 (21 8)  (783 200)  (783 200)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g2_3
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 200)  (786 200)  routing T_15_12.rgt_op_3 <X> T_15_12.lc_trk_g2_3
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.tnr_op_2 <X> T_15_12.lc_trk_g2_2
 (26 9)  (788 201)  (788 201)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 201)  (789 201)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 201)  (794 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 201)  (795 201)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_4
 (34 9)  (796 201)  (796 201)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_4
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (38 9)  (800 201)  (800 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (14 10)  (776 202)  (776 202)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g2_4
 (15 10)  (777 202)  (777 202)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 202)  (780 202)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g2_5
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.tnr_op_7 <X> T_15_12.lc_trk_g2_7
 (25 10)  (787 202)  (787 202)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g2_6
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (15 11)  (777 203)  (777 203)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.input_2_5
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g3_1
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.tnr_op_3 <X> T_15_12.lc_trk_g3_3
 (25 12)  (787 204)  (787 204)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g3_2
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (50 12)  (812 204)  (812 204)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (21 14)  (783 206)  (783 206)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g3_7
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (42 14)  (804 206)  (804 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (26 15)  (788 207)  (788 207)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (40 15)  (802 207)  (802 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (25 0)  (841 192)  (841 192)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g0_2
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (860 192)  (860 192)  LC_0 Logic Functioning bit
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g0_2
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.input_2_0
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (21 2)  (837 194)  (837 194)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g0_7
 (25 2)  (841 194)  (841 194)  routing T_16_12.lft_op_6 <X> T_16_12.lc_trk_g0_6
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (44 2)  (860 194)  (860 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (15 3)  (831 195)  (831 195)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.lft_op_6 <X> T_16_12.lc_trk_g0_6
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (25 4)  (841 196)  (841 196)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g1_2
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (44 4)  (860 196)  (860 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (46 4)  (862 196)  (862 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (25 6)  (841 198)  (841 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (44 6)  (860 198)  (860 198)  LC_3 Logic Functioning bit
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (44 8)  (860 200)  (860 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 201)  (840 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (44 10)  (860 202)  (860 202)  LC_5 Logic Functioning bit
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 203)  (856 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (42 11)  (858 203)  (858 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (44 12)  (860 204)  (860 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (14 14)  (830 206)  (830 206)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g3_4
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (44 14)  (860 206)  (860 206)  LC_7 Logic Functioning bit
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


IO_Tile_0_11

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_13_11

 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 176)  (677 176)  routing T_13_11.sp12_h_l_16 <X> T_13_11.lc_trk_g0_3
 (21 1)  (675 177)  (675 177)  routing T_13_11.sp12_h_l_16 <X> T_13_11.lc_trk_g0_3
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (40 4)  (694 180)  (694 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (47 4)  (701 180)  (701 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (677 186)  (677 186)  routing T_13_11.sp12_v_b_23 <X> T_13_11.lc_trk_g2_7
 (21 11)  (675 187)  (675 187)  routing T_13_11.sp12_v_b_23 <X> T_13_11.lc_trk_g2_7


LogicTile_19_11

 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0


LogicTile_31_11

 (3 1)  (1621 177)  (1621 177)  routing T_31_11.sp12_h_l_23 <X> T_31_11.sp12_v_b_0


LogicTile_13_10

 (25 0)  (679 160)  (679 160)  routing T_13_10.sp4_v_b_2 <X> T_13_10.lc_trk_g0_2
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 161)  (677 161)  routing T_13_10.sp4_v_b_2 <X> T_13_10.lc_trk_g0_2
 (3 4)  (657 164)  (657 164)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_h_r_0
 (14 4)  (668 164)  (668 164)  routing T_13_10.sp12_h_r_0 <X> T_13_10.lc_trk_g1_0
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 164)  (688 164)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (38 4)  (692 164)  (692 164)  LC_2 Logic Functioning bit
 (40 4)  (694 164)  (694 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (43 4)  (697 164)  (697 164)  LC_2 Logic Functioning bit
 (47 4)  (701 164)  (701 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (668 165)  (668 165)  routing T_13_10.sp12_h_r_0 <X> T_13_10.lc_trk_g1_0
 (15 5)  (669 165)  (669 165)  routing T_13_10.sp12_h_r_0 <X> T_13_10.lc_trk_g1_0
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (680 165)  (680 165)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 165)  (691 165)  LC_2 Logic Functioning bit
 (39 5)  (693 165)  (693 165)  LC_2 Logic Functioning bit
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (43 5)  (697 165)  (697 165)  LC_2 Logic Functioning bit


LogicTile_19_10

 (3 5)  (985 165)  (985 165)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_h_r_0


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23
 (3 6)  (1459 150)  (1459 150)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_v_t_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_16_7

 (36 0)  (852 112)  (852 112)  LC_0 Logic Functioning bit
 (37 0)  (853 112)  (853 112)  LC_0 Logic Functioning bit
 (38 0)  (854 112)  (854 112)  LC_0 Logic Functioning bit
 (39 0)  (855 112)  (855 112)  LC_0 Logic Functioning bit
 (40 0)  (856 112)  (856 112)  LC_0 Logic Functioning bit
 (41 0)  (857 112)  (857 112)  LC_0 Logic Functioning bit
 (42 0)  (858 112)  (858 112)  LC_0 Logic Functioning bit
 (43 0)  (859 112)  (859 112)  LC_0 Logic Functioning bit
 (36 1)  (852 113)  (852 113)  LC_0 Logic Functioning bit
 (37 1)  (853 113)  (853 113)  LC_0 Logic Functioning bit
 (38 1)  (854 113)  (854 113)  LC_0 Logic Functioning bit
 (39 1)  (855 113)  (855 113)  LC_0 Logic Functioning bit
 (40 1)  (856 113)  (856 113)  LC_0 Logic Functioning bit
 (41 1)  (857 113)  (857 113)  LC_0 Logic Functioning bit
 (42 1)  (858 113)  (858 113)  LC_0 Logic Functioning bit
 (43 1)  (859 113)  (859 113)  LC_0 Logic Functioning bit
 (46 1)  (862 113)  (862 113)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0


LogicTile_20_7

 (4 0)  (1040 112)  (1040 112)  routing T_20_7.sp4_h_l_37 <X> T_20_7.sp4_v_b_0
 (5 1)  (1041 113)  (1041 113)  routing T_20_7.sp4_h_l_37 <X> T_20_7.sp4_v_b_0


LogicTile_31_7

 (19 2)  (1637 114)  (1637 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_6

 (11 2)  (665 98)  (665 98)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_39
 (19 7)  (673 103)  (673 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_6

 (19 4)  (1637 100)  (1637 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_0_5

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_28_5

 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_v_t_23


IO_Tile_33_5

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_16_4

 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_31_4

 (10 8)  (1628 72)  (1628 72)  routing T_31_4.sp4_v_t_39 <X> T_31_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



LogicTile_13_3

 (9 9)  (663 57)  (663 57)  routing T_13_3.sp4_v_t_42 <X> T_13_3.sp4_v_b_7


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_37 <X> T_20_3.sp4_v_b_0


LogicTile_31_3

 (9 4)  (1627 52)  (1627 52)  routing T_31_3.sp4_v_t_41 <X> T_31_3.sp4_h_r_4


IO_Tile_33_3

 (5 0)  (1731 48)  (1731 48)  routing T_33_3.span4_horz_17 <X> T_33_3.lc_trk_g0_1
 (6 0)  (1732 48)  (1732 48)  routing T_33_3.span4_horz_17 <X> T_33_3.lc_trk_g0_1
 (7 0)  (1733 48)  (1733 48)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_18_2

 (3 12)  (931 44)  (931 44)  routing T_18_2.sp12_v_t_22 <X> T_18_2.sp12_h_r_1


LogicTile_21_2

 (19 14)  (1109 46)  (1109 46)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_2

 (13 0)  (1265 32)  (1265 32)  routing T_24_2.sp4_h_l_39 <X> T_24_2.sp4_v_b_2
 (12 1)  (1264 33)  (1264 33)  routing T_24_2.sp4_h_l_39 <X> T_24_2.sp4_v_b_2


LogicTile_15_1

 (3 4)  (765 20)  (765 20)  routing T_15_1.sp12_v_t_23 <X> T_15_1.sp12_h_r_0


LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


LogicTile_19_1

 (2 0)  (984 16)  (984 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_1

 (11 12)  (1155 28)  (1155 28)  routing T_22_1.sp4_h_l_40 <X> T_22_1.sp4_v_b_11
 (13 12)  (1157 28)  (1157 28)  routing T_22_1.sp4_h_l_40 <X> T_22_1.sp4_v_b_11
 (12 13)  (1156 29)  (1156 29)  routing T_22_1.sp4_h_l_40 <X> T_22_1.sp4_v_b_11


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 5)  (185 10)  (185 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_13_0

 (13 3)  (689 13)  (689 13)  routing T_13_0.span4_vert_31 <X> T_13_0.span4_horz_r_1
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_5 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_5 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 12)  (833 3)  (833 3)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g1_5
 (7 12)  (835 3)  (835 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (836 3)  (836 3)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g1_5
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_11 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_11 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_11 <X> T_22_0.lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 14)  (1270 0)  (1270 0)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1272 0)  (1272 0)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g1_7
 (8 15)  (1272 1)  (1272 1)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g1_7


IO_Tile_28_0

 (17 2)  (1461 12)  (1461 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0


