// Seed: 4105352651
module module_0 (
    output wor module_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply1 id_7
);
  assign id_0 = id_1 == id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd39
) (
    input tri1 id_0,
    output tri1 id_1,
    output wire id_2,
    output wire id_3,
    input tri id_4,
    output supply1 id_5,
    input supply1 _id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    output uwire id_10,
    output uwire id_11,
    input wor id_12,
    input wand id_13,
    output supply0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    output supply0 id_17,
    output supply0 id_18,
    input supply0 id_19
    , id_23,
    input tri1 id_20,
    input supply1 id_21
);
  module_0 modCall_1 (
      id_2,
      id_16,
      id_8,
      id_3,
      id_0,
      id_19,
      id_0,
      id_12
  );
  logic [1 : id_6] id_24;
endmodule
