#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_00000249fd7fe540 .scope module, "div_TB" "div_TB" 2 3;
 .timescale -9 -12;
P_00000249fd73ad40 .param/l "PERIODO" 0 2 22, +C4<00000000000000000000000000010100>;
v00000249fd850ec0_0 .var "clock", 0 0;
v00000249fd850f60_0 .net "cociente", 31 0, v00000249fd736850_0;  1 drivers
v00000249fd850ce0_0 .var "comenzar", 0 0;
v00000249fd850380_0 .var "dividendo", 15 0;
v00000249fd850e20_0 .var "divisor", 15 0;
v00000249fd850240_0 .net "finalizado", 0 0, v00000249fd850100_0;  1 drivers
v00000249fd850a60_0 .var "rst", 0 0;
E_00000249fd73af40 .event posedge, v00000249fd7367b0_0;
E_00000249fd73b240 .event negedge, v00000249fd7367b0_0;
S_00000249fd7fe6d0 .scope begin, "CASO_PRUEBA" "CASO_PRUEBA" 2 49, 2 49 0, S_00000249fd7fe540;
 .timescale -9 -12;
S_00000249fd7364e0 .scope module, "uut" "div" 2 12, 3 1 0, S_00000249fd7fe540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "comenzar";
    .port_info 3 /OUTPUT 1 "finalizado";
    .port_info 4 /OUTPUT 32 "cociente";
    .port_info 5 /INPUT 16 "dividendo";
    .port_info 6 /INPUT 16 "divisor";
P_00000249fd7fe860 .param/l "CARGAR_OPERANDOS" 0 3 16, C4<101>;
P_00000249fd7fe898 .param/l "COMPARAR" 0 3 12, C4<001>;
P_00000249fd7fe8d0 .param/l "DESPLAZAR" 0 3 14, C4<010>;
P_00000249fd7fe908 .param/l "REPOSO" 0 3 11, C4<000>;
P_00000249fd7fe940 .param/l "TERMINADO" 0 3 15, C4<100>;
P_00000249fd7fe978 .param/l "VERIFICAR_FIN" 0 3 13, C4<011>;
L_00000249fd7ff0a0 .functor NOT 16, v00000249fd8501a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000249fd7e97b0_0 .net *"_ivl_1", 15 0, L_00000249fd8502e0;  1 drivers
v00000249fd736b40_0 .net *"_ivl_2", 15 0, L_00000249fd7ff0a0;  1 drivers
L_00000249fd851028 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v00000249fd736670_0 .net/2u *"_ivl_4", 15 0, L_00000249fd851028;  1 drivers
v00000249fd736710_0 .net *"_ivl_6", 15 0, L_00000249fd850420;  1 drivers
v00000249fd7367b0_0 .net "clock", 0 0, v00000249fd850ec0_0;  1 drivers
v00000249fd736850_0 .var "cociente", 31 0;
v00000249fd7f3cd0_0 .net "comenzar", 0 0, v00000249fd850ce0_0;  1 drivers
v00000249fd7f3d70_0 .var "contador_ciclos", 4 0;
v00000249fd7f3e10_0 .net "dividendo", 15 0, v00000249fd850380_0;  1 drivers
v00000249fd7f3eb0_0 .net "divisor", 15 0, v00000249fd850e20_0;  1 drivers
v00000249fd850c40_0 .var "estado_actual", 2 0;
v00000249fd850100_0 .var "finalizado", 0 0;
v00000249fd850d80_0 .var "registro_A", 31 0;
v00000249fd8501a0_0 .var "registro_B", 15 0;
v00000249fd850060_0 .net "resta_AB", 15 0, L_00000249fd8504c0;  1 drivers
v00000249fd850ba0_0 .net "rst", 0 0, v00000249fd850a60_0;  1 drivers
E_00000249fd73b400 .event posedge, v00000249fd850ba0_0, v00000249fd7367b0_0;
L_00000249fd8502e0 .part v00000249fd850d80_0, 16, 16;
L_00000249fd850420 .arith/sum 16, L_00000249fd7ff0a0, L_00000249fd851028;
L_00000249fd8504c0 .arith/sum 16, L_00000249fd8502e0, L_00000249fd850420;
    .scope S_00000249fd7364e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249fd736850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850100_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000249fd7364e0;
T_1 ;
    %wait E_00000249fd73b400;
    %load/vec4 v00000249fd850ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249fd850100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000249fd736850_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000249fd850c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000249fd7f3d70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249fd850100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249fd736850_0, 0, 32;
    %load/vec4 v00000249fd7f3cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000249fd7f3e10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000249fd850d80_0, 0;
    %load/vec4 v00000249fd7f3eb0_0;
    %assign/vec4 v00000249fd8501a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249fd850100_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000249fd736850_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000249fd850d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000249fd850d80_0, 0, 32;
    %load/vec4 v00000249fd7f3d70_0;
    %subi 1, 0, 5;
    %store/vec4 v00000249fd7f3d70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850100_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v00000249fd850060_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000249fd850d80_0, 4, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000249fd850d80_0, 4, 1;
    %load/vec4 v00000249fd850060_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000249fd850d80_0, 4, 16;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850100_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v00000249fd7f3d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v00000249fd850d80_0;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000249fd736850_0, 4, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000249fd850c40_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249fd850100_0, 0, 1;
    %load/vec4 v00000249fd7f3d70_0;
    %addi 1, 0, 5;
    %store/vec4 v00000249fd7f3d70_0, 0, 5;
    %load/vec4 v00000249fd7f3d70_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v00000249fd850c40_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000249fd7fe540;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850ce0_0, 0, 1;
    %pushi/vec4 1000, 0, 16;
    %store/vec4 v00000249fd850380_0, 0, 16;
    %pushi/vec4 25, 0, 16;
    %store/vec4 v00000249fd850e20_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_00000249fd7fe540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000249fd850ec0_0, 0;
    %end;
    .thread T_3;
    .scope S_00000249fd7fe540;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v00000249fd850ec0_0;
    %inv;
    %assign/vec4 v00000249fd850ec0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000249fd7fe540;
T_5 ;
    %wait E_00000249fd73b240;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249fd850a60_0, 0, 1;
    %wait E_00000249fd73b240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850a60_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850ce0_0, 0, 1;
    %wait E_00000249fd73af40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000249fd850ce0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000249fd850ce0_0, 0, 1;
    %delay 1200000, 0;
    %end;
    .thread T_5;
    .scope S_00000249fd7fe540;
T_6 ;
    %fork t_1, S_00000249fd7fe6d0;
    %jmp t_0;
    .scope S_00000249fd7fe6d0;
t_1 ;
    %vpi_call 2 50 "$dumpfile", "div_TB.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb11111111111111111111111111111111, S_00000249fd7fe540 {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .scope S_00000249fd7fe540;
t_0 %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "div_TB.v";
    "div.v";
