/* Generated by Yosys 0.11+20 (git sha1 UNKNOWN, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:3.1-25.10" *)
module newcwp(\CWP<6> , \CWP<5> , \CWP<4> , changeCWP2, \CWP+1<2> , \CWP+1<1> , \CWP+1<0> , \CWPm1<1> , \CWPm1<2> );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:7.34-7.43" *)
  output \CWP+1<0> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:7.22-7.31" *)
  output \CWP+1<1> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:7.10-7.19" *)
  output \CWP+1<2> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:6.30-6.37" *)
  input \CWP<4> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:6.20-6.27" *)
  input \CWP<5> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:6.10-6.17" *)
  input \CWP<6> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:7.46-7.55" *)
  output \CWPm1<1> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:7.58-7.67" *)
  output \CWPm1<2> ;
  (* src = "/home/zousunan/nas/PowerAwareSynthesis/netlist/yosys/PAS_syn_newcwp1245861.v:6.40-6.50" *)
  input changeCWP2;
  INVX1 _06_ (
    .A(\CWP<4> ),
    .Y(\CWP+1<0> )
  );
  NOR2X1 _07_ (
    .A(\CWP<4> ),
    .B(\CWP<5> ),
    .Y(_00_)
  );
  XOR2X1 _08_ (
    .A(\CWP<6> ),
    .B(_00_),
    .Y(\CWPm1<2> )
  );
  XNOR2X1 _09_ (
    .A(\CWP<4> ),
    .B(\CWP<5> ),
    .Y(\CWPm1<1> )
  );
  XOR2X1 _10_ (
    .A(changeCWP2),
    .B(\CWPm1<1> ),
    .Y(\CWP+1<1> )
  );
  OAI21X1 _11_ (
    .A(\CWP<4> ),
    .B(\CWP<5> ),
    .C(\CWP<6> ),
    .Y(_01_)
  );
  XOR2X1 _12_ (
    .A(\CWP<4> ),
    .B(\CWP<5> ),
    .Y(_02_)
  );
  INVX1 _13_ (
    .A(changeCWP2),
    .Y(_03_)
  );
  AND2X2 _14_ (
    .A(_03_),
    .B(\CWP<6> ),
    .Y(_04_)
  );
  OR2X2 _15_ (
    .A(_02_),
    .B(_04_),
    .Y(_05_)
  );
  XOR2X1 _16_ (
    .A(_01_),
    .B(_05_),
    .Y(\CWP+1<2> )
  );
endmodule
