Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 29 18:01:23 2022
| Host         : kemble.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.5 (Ootpa)
| Command      : report_methodology -file self_test_system_methodology_drc_routed.rpt -pb self_test_system_methodology_drc_routed.pb -rpx self_test_system_methodology_drc_routed.rpx
| Design       : self_test_system
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 13         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SA relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SB relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on DIR_synch relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on EN_synch relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on abcdefg[0] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on abcdefg[1] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on abcdefg[2] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on abcdefg[3] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on abcdefg[4] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on abcdefg[5] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on abcdefg[6] relative to clock(s) clk100hz
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on c relative to clock(s) clk100hz
Related violations: <none>


