

================================================================
== Vivado HLS Report for 'xillybus_wrapper_xilly_decprint'
================================================================
* Date:           Wed Oct 14 17:26:12 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    184|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      44|      7|
|Multiplexer      |        -|      -|       -|    154|
|Register         |        -|      -|     266|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     310|    345|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |                  Module                  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |out_U       |xillybus_wrapper_xilly_decprint_out       |        0|  16|   2|    11|    8|     1|           88|
    |powers10_U  |xillybus_wrapper_xilly_decprint_powers10  |        0|  28|   5|    10|   28|     1|          280|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                                          |        0|  44|   7|    21|   36|     2|          368|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_146_p2         |     +    |      0|  0|   4|           4|           1|
    |p_rec_i_fu_238_p2   |     +    |      0|  0|  64|           1|          64|
    |sum_i_fu_228_p2     |     +    |      0|  0|   5|           5|           5|
    |x_1_fu_177_p2       |     +    |      0|  0|   8|           8|           1|
    |v_1_fu_183_p2       |     -    |      0|  0|  32|          32|          32|
    |first_1_fu_217_p3   |  Select  |      0|  0|  32|           1|          32|
    |or_cond_fu_211_p2   |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_140_p2  |   icmp   |      0|  0|   2|           4|           4|
    |tmp1_i_fu_244_p2    |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_fu_172_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_200_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_7_fu_206_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_193_p2     |    or    |      0|  0|   8|           8|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 184|         144|         212|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          8|    1|          8|
    |first_2_reg_97     |   4|          2|    4|          8|
    |first_reg_85       |  32|          2|   32|         64|
    |out_address0       |   4|          4|    4|         16|
    |out_d0             |   8|          3|    8|         24|
    |p_0_rec_i_reg_119  |  64|          2|   64|        128|
    |v_fu_32            |  32|          2|   32|         64|
    |x_reg_108          |   8|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 154|         25|  153|        328|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   7|   0|    7|          0|
    |first_2_cast1_reg_270       |   4|   0|   32|         28|
    |first_2_reg_97              |   4|   0|    4|          0|
    |first_reg_85                |  32|   0|   32|          0|
    |i_reg_279                   |   4|   0|    4|          0|
    |out_load_reg_328            |   8|   0|    8|          0|
    |p_0_rec_i_reg_119           |  64|   0|   64|          0|
    |p_rec_i_reg_323             |  64|   0|   64|          0|
    |powers10_load_cast_reg_299  |  30|   0|   32|          2|
    |tmp_3_reg_284               |   4|   0|   64|         60|
    |tmp_reg_294                 |   5|   0|    5|          0|
    |v_fu_32                     |  32|   0|   32|          0|
    |x_reg_108                   |   8|   0|    8|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 266|   0|  356|         90|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_start          |  in |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_done           | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_idle           | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|ap_ready          | out |    1| ap_ctrl_hs | xillybus_wrapper_xilly_decprint | return value |
|val_r             |  in |   32|   ap_none  |              val_r              |    scalar    |
|debug_ready       |  in |    8|   ap_none  |           debug_ready           |    pointer   |
|debug_out         | out |    8|   ap_vld   |            debug_out            |    pointer   |
|debug_out_ap_vld  | out |    1|   ap_vld   |            debug_out            |    pointer   |
+------------------+-----+-----+------------+---------------------------------+--------------+

