-------------------------------------------------------------------------
-- Holly Dickens 
-- 01/31/2021
-- Lab 1 part 2 sample code 
-- This example code demonstrates how to instantiate the NIOSII processor.
-- **WARNING**: There are intentional bugs in this design. Be sure to review 
-- entire file and fix mistakes before running on your board. 
-------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

ENTITY lab4 is
  port (
    CLOCK_50  : in  std_logic;
	 pwm_out	  : out std_logic

	 );
end entity lab4;

architecture rtl of lab4 is
  
signal counter : integer range 0 to 500000
  

begin


	process(CLOCK_50)
	begin
		if rising_edge(Clock_50) then
			if counter > 499999 then
				counter = 0;
			else
				counter <= counter + 1;
			end if;
		end if;
  end process;



end architecture rtl;
