

================================================================
== Vitis HLS Report for 'systolic_modulate'
================================================================
* Date:           Mon Nov  4 21:47:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1724|     1724|  17.240 us|  17.240 us|  1725|  1725|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                            |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance          |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_l_ni_1_U0  |dataflow_in_loop_l_ni_1  |      158|      158|  1.580 us|  1.580 us|   68|   68|  dataflow|
        +----------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_ni    |     1723|     1723|       160|          -|          -|    24|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       78|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    40|     5288|     6293|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    40|     5376|     6332|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_l_ni_1_U0  |dataflow_in_loop_l_ni_1  |        0|  40|  5288|  6293|    0|
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |Total                       |                         |        0|  40|  5288|  6293|    0|
    +----------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  26|   7|           5|           1|
    |loop_dataflow_output_count  |         +|   0|  26|   7|           5|           1|
    |bound_minus_1               |         -|   0|  26|   7|           5|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  78|  21|          15|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    5|         10|
    |loop_dataflow_output_count  |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  5|   0|    5|          0|
    |loop_dataflow_output_count  |  5|   0|    5|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 10|   0|   10|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|v217_address0  |  out|    3|   ap_memory|               v217|         array|
|v217_ce0       |  out|    1|   ap_memory|               v217|         array|
|v217_d0        |  out|   32|   ap_memory|               v217|         array|
|v217_q0        |   in|   32|   ap_memory|               v217|         array|
|v217_we0       |  out|    1|   ap_memory|               v217|         array|
|v217_address1  |  out|    3|   ap_memory|               v217|         array|
|v217_ce1       |  out|    1|   ap_memory|               v217|         array|
|v217_d1        |  out|   32|   ap_memory|               v217|         array|
|v217_q1        |   in|   32|   ap_memory|               v217|         array|
|v217_we1       |  out|    1|   ap_memory|               v217|         array|
|v218_address0  |  out|   11|   ap_memory|               v218|         array|
|v218_ce0       |  out|    1|   ap_memory|               v218|         array|
|v218_d0        |  out|   32|   ap_memory|               v218|         array|
|v218_q0        |   in|   32|   ap_memory|               v218|         array|
|v218_we0       |  out|    1|   ap_memory|               v218|         array|
|v218_address1  |  out|   11|   ap_memory|               v218|         array|
|v218_ce1       |  out|    1|   ap_memory|               v218|         array|
|v218_d1        |  out|   32|   ap_memory|               v218|         array|
|v218_q1        |   in|   32|   ap_memory|               v218|         array|
|v218_we1       |  out|    1|   ap_memory|               v218|         array|
|v219_address0  |  out|    8|   ap_memory|               v219|         array|
|v219_ce0       |  out|    1|   ap_memory|               v219|         array|
|v219_d0        |  out|   32|   ap_memory|               v219|         array|
|v219_q0        |   in|   32|   ap_memory|               v219|         array|
|v219_we0       |  out|    1|   ap_memory|               v219|         array|
|v219_address1  |  out|    8|   ap_memory|               v219|         array|
|v219_ce1       |  out|    1|   ap_memory|               v219|         array|
|v219_d1        |  out|   32|   ap_memory|               v219|         array|
|v219_q1        |   in|   32|   ap_memory|               v219|         array|
|v219_we1       |  out|    1|   ap_memory|               v219|         array|
|ap_clk         |   in|    1|  ap_ctrl_hs|  systolic_modulate|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  systolic_modulate|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  systolic_modulate|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  systolic_modulate|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  systolic_modulate|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  systolic_modulate|  return value|
+---------------+-----+-----+------------+-------------------+--------------+

