

================================================================
== Vivado HLS Report for 'initializeSensor'
================================================================
* Date:           Tue Aug 14 14:00:53 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        bmesensor
* Solution:       bmesensor
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|      20|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      20|    208|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ap_block_state10_io  |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  93|         19|    1|         19|
    |ap_sig_ioackin_m_axi_iic2_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_iic2_WREADY   |   9|          2|    1|          2|
    |iic2_blk_n_AW                      |   9|          2|    1|          2|
    |iic2_blk_n_B                       |   9|          2|    1|          2|
    |iic2_blk_n_W                       |   9|          2|    1|          2|
    |m_axi_iic2_AWADDR                  |  15|          3|   32|         96|
    |m_axi_iic2_WDATA                   |  47|         10|   32|        320|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 200|         42|   70|        445|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  18|   0|   18|          0|
    |ap_reg_ioackin_m_axi_iic2_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_iic2_WREADY   |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  20|   0|   20|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | initializeSensor | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | initializeSensor | return value |
|ap_start             |  in |    1| ap_ctrl_hs | initializeSensor | return value |
|ap_done              | out |    1| ap_ctrl_hs | initializeSensor | return value |
|ap_idle              | out |    1| ap_ctrl_hs | initializeSensor | return value |
|ap_ready             | out |    1| ap_ctrl_hs | initializeSensor | return value |
|m_axi_iic2_AWVALID   | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWREADY   |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWADDR    | out |   32|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWID      | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWLEN     | out |   32|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWSIZE    | out |    3|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWBURST   | out |    2|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWLOCK    | out |    2|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWCACHE   | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWPROT    | out |    3|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWQOS     | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWREGION  | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_AWUSER    | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WVALID    | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WREADY    |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WDATA     | out |   32|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WSTRB     | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WLAST     | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WID       | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_WUSER     | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARVALID   | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARREADY   |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARADDR    | out |   32|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARID      | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARLEN     | out |   32|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARSIZE    | out |    3|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARBURST   | out |    2|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARLOCK    | out |    2|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARCACHE   | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARPROT    | out |    3|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARQOS     | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARREGION  | out |    4|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_ARUSER    | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RVALID    |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RREADY    | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RDATA     |  in |   32|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RLAST     |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RID       |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RUSER     |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_RRESP     |  in |    2|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_BVALID    |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_BREADY    | out |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_BRESP     |  in |    2|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_BID       |  in |    1|    m_axi   |       iic2       |    pointer   |
|m_axi_iic2_BUSER     |  in |    1|    m_axi   |       iic2       |    pointer   |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%iic2_addr = getelementptr i32* %iic2, i64 268436546"
ST_1 : Operation 20 [1/1] (3.50ns)   --->   "%iic2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 21 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 492, i4 -1)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 22 [1/1] (3.50ns)   --->   "%iic2_addr_req1 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 23 [5/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 224, i4 -1)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (3.50ns)   --->   "%iic2_addr_req3 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 26 [4/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 27 [5/5] (3.50ns)   --->   "%iic2_addr_resp2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 28 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 182, i4 -1)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 29 [1/1] (3.50ns)   --->   "%iic2_addr_req5 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 30 [3/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 31 [4/5] (3.50ns)   --->   "%iic2_addr_resp2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 32 [5/5] (3.50ns)   --->   "%iic2_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 33 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 492, i4 -1)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [1/1] (3.50ns)   --->   "%iic2_addr_req7 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 35 [2/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 36 [3/5] (3.50ns)   --->   "%iic2_addr_resp2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 37 [4/5] (3.50ns)   --->   "%iic2_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 38 [5/5] (3.50ns)   --->   "%iic2_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 39 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 242, i4 -1)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 40 [1/1] (3.50ns)   --->   "%iic2_addr_req9 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 41 [1/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:295]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 42 [2/5] (3.50ns)   --->   "%iic2_addr_resp2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 43 [3/5] (3.50ns)   --->   "%iic2_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 44 [4/5] (3.50ns)   --->   "%iic2_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 45 [5/5] (3.50ns)   --->   "%iic2_addr_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 46 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 0, i4 -1)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [1/1] (3.50ns)   --->   "%iic2_addr_req11 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 48 [1/5] (3.50ns)   --->   "%iic2_addr_resp2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:296]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 49 [2/5] (3.50ns)   --->   "%iic2_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 50 [3/5] (3.50ns)   --->   "%iic2_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [4/5] (3.50ns)   --->   "%iic2_addr_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 52 [5/5] (3.50ns)   --->   "%iic2_addr_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 53 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 492, i4 -1)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [1/1] (3.50ns)   --->   "%iic2_addr_req13 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 55 [1/5] (3.50ns)   --->   "%iic2_addr_resp4 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [2/5] (3.50ns)   --->   "%iic2_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 57 [3/5] (3.50ns)   --->   "%iic2_addr_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [4/5] (3.50ns)   --->   "%iic2_addr_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [5/5] (3.50ns)   --->   "%iic2_addr_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 60 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 244, i4 -1)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 61 [1/1] (3.50ns)   --->   "%iic2_addr_req15 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 62 [1/5] (3.50ns)   --->   "%iic2_addr_resp6 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:300]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 63 [2/5] (3.50ns)   --->   "%iic2_addr_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 64 [3/5] (3.50ns)   --->   "%iic2_addr_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 65 [4/5] (3.50ns)   --->   "%iic2_addr_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 66 [5/5] (3.50ns)   --->   "%iic2_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 67 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 23, i4 -1)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 68 [1/1] (3.50ns)   --->   "%iic2_addr_req17 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 69 [1/5] (3.50ns)   --->   "%iic2_addr_resp8 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:301]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 70 [2/5] (3.50ns)   --->   "%iic2_addr_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 71 [3/5] (3.50ns)   --->   "%iic2_addr_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 72 [4/5] (3.50ns)   --->   "%iic2_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 73 [5/5] (3.50ns)   --->   "%iic2_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 74 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 492, i4 -1)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 75 [1/1] (3.50ns)   --->   "%iic2_addr_req19 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 76 [1/5] (3.50ns)   --->   "%iic2_addr_resp10 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:302]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 77 [2/5] (3.50ns)   --->   "%iic2_addr_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 78 [3/5] (3.50ns)   --->   "%iic2_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 79 [4/5] (3.50ns)   --->   "%iic2_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 80 [5/5] (3.50ns)   --->   "%iic2_addr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 81 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 245, i4 -1)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 82 [1/1] (3.50ns)   --->   "%iic2_addr_req21 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 83 [1/5] (3.50ns)   --->   "%iic2_addr_resp12 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:305]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 84 [2/5] (3.50ns)   --->   "%iic2_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 85 [3/5] (3.50ns)   --->   "%iic2_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 86 [4/5] (3.50ns)   --->   "%iic2_addr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 87 [5/5] (3.50ns)   --->   "%iic2_addr_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 88 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %iic2_addr, i32 36, i4 -1)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 89 [1/5] (3.50ns)   --->   "%iic2_addr_resp14 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:306]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 90 [2/5] (3.50ns)   --->   "%iic2_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 91 [3/5] (3.50ns)   --->   "%iic2_addr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 92 [4/5] (3.50ns)   --->   "%iic2_addr_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 93 [5/5] (3.50ns)   --->   "%iic2_addr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 94 [1/5] (3.50ns)   --->   "%iic2_addr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:307]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 95 [2/5] (3.50ns)   --->   "%iic2_addr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 96 [3/5] (3.50ns)   --->   "%iic2_addr_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 97 [4/5] (3.50ns)   --->   "%iic2_addr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 98 [1/5] (3.50ns)   --->   "%iic2_addr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:310]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 99 [2/5] (3.50ns)   --->   "%iic2_addr_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 100 [3/5] (3.50ns)   --->   "%iic2_addr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 101 [1/5] (3.50ns)   --->   "%iic2_addr_resp20 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:311]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 102 [2/5] (3.50ns)   --->   "%iic2_addr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic2, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_18 : Operation 104 [1/5] (3.50ns)   --->   "%iic2_addr_resp22 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [bmesensor.cpp:312]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "ret void" [bmesensor.cpp:313]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic2_addr        (getelementptr) [ 0011111111111111111]
iic2_addr_req    (writereq     ) [ 0000000000000000000]
StgValue_21      (write        ) [ 0000000000000000000]
iic2_addr_req1   (writereq     ) [ 0000000000000000000]
StgValue_24      (write        ) [ 0000000000000000000]
iic2_addr_req3   (writereq     ) [ 0000000000000000000]
StgValue_28      (write        ) [ 0000000000000000000]
iic2_addr_req5   (writereq     ) [ 0000000000000000000]
StgValue_33      (write        ) [ 0000000000000000000]
iic2_addr_req7   (writereq     ) [ 0000000000000000000]
StgValue_39      (write        ) [ 0000000000000000000]
iic2_addr_req9   (writereq     ) [ 0000000000000000000]
iic2_addr_resp   (writeresp    ) [ 0000000000000000000]
StgValue_46      (write        ) [ 0000000000000000000]
iic2_addr_req11  (writereq     ) [ 0000000000000000000]
iic2_addr_resp2  (writeresp    ) [ 0000000000000000000]
StgValue_53      (write        ) [ 0000000000000000000]
iic2_addr_req13  (writereq     ) [ 0000000000000000000]
iic2_addr_resp4  (writeresp    ) [ 0000000000000000000]
StgValue_60      (write        ) [ 0000000000000000000]
iic2_addr_req15  (writereq     ) [ 0000000000000000000]
iic2_addr_resp6  (writeresp    ) [ 0000000000000000000]
StgValue_67      (write        ) [ 0000000000000000000]
iic2_addr_req17  (writereq     ) [ 0000000000000000000]
iic2_addr_resp8  (writeresp    ) [ 0000000000000000000]
StgValue_74      (write        ) [ 0000000000000000000]
iic2_addr_req19  (writereq     ) [ 0000000000000000000]
iic2_addr_resp10 (writeresp    ) [ 0000000000000000000]
StgValue_81      (write        ) [ 0000000000000000000]
iic2_addr_req21  (writereq     ) [ 0000000000000000000]
iic2_addr_resp12 (writeresp    ) [ 0000000000000000000]
StgValue_88      (write        ) [ 0000000000000000000]
iic2_addr_resp14 (writeresp    ) [ 0000000000000000000]
iic2_addr_resp16 (writeresp    ) [ 0000000000000000000]
iic2_addr_resp18 (writeresp    ) [ 0000000000000000000]
iic2_addr_resp20 (writeresp    ) [ 0000000000000000000]
StgValue_103     (specinterface) [ 0000000000000000000]
iic2_addr_resp22 (writeresp    ) [ 0000000000000000000]
StgValue_105     (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="grp_writeresp_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic2_addr_req/1 iic2_addr_req1/2 iic2_addr_resp/3 iic2_addr_req3/3 iic2_addr_resp2/4 iic2_addr_req5/4 iic2_addr_resp4/5 iic2_addr_req7/5 iic2_addr_resp6/6 iic2_addr_req9/6 iic2_addr_resp8/7 iic2_addr_req11/7 iic2_addr_resp10/8 iic2_addr_req13/8 iic2_addr_resp12/9 iic2_addr_req15/9 iic2_addr_resp14/10 iic2_addr_req17/10 iic2_addr_resp16/11 iic2_addr_req19/11 iic2_addr_resp18/12 iic2_addr_req21/12 iic2_addr_resp20/13 iic2_addr_resp22/14 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_write_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="0" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="1"/>
<pin id="50" dir="0" index="2" bw="10" slack="0"/>
<pin id="51" dir="0" index="3" bw="1" slack="0"/>
<pin id="52" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/2 StgValue_33/5 StgValue_53/8 StgValue_74/11 "/>
</bind>
</comp>

<comp id="57" class="1004" name="StgValue_24_write_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2"/>
<pin id="60" dir="0" index="2" bw="9" slack="0"/>
<pin id="61" dir="0" index="3" bw="1" slack="0"/>
<pin id="62" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_28_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="3"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="StgValue_39_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="5"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="0" index="3" bw="1" slack="0"/>
<pin id="80" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_46_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="6"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="StgValue_60_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="8"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="0" index="3" bw="1" slack="0"/>
<pin id="98" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_67_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="9"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_81_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="11"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="0" index="3" bw="1" slack="0"/>
<pin id="116" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/12 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_88_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="12"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="0" index="3" bw="1" slack="0"/>
<pin id="125" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/13 "/>
</bind>
</comp>

<comp id="129" class="1004" name="iic2_addr_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic2_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="iic2_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="47" pin=3"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic2 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: initializeSensor : iic2 | {}
  - Chain level:
	State 1
		iic2_addr_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
| writeresp|    grp_writeresp_fu_40   |
|----------|--------------------------|
|          |      grp_write_fu_47     |
|          |  StgValue_24_write_fu_57 |
|          |  StgValue_28_write_fu_66 |
|          |  StgValue_39_write_fu_75 |
|   write  |  StgValue_46_write_fu_84 |
|          |  StgValue_60_write_fu_93 |
|          | StgValue_67_write_fu_102 |
|          | StgValue_81_write_fu_111 |
|          | StgValue_88_write_fu_120 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|iic2_addr_reg_136|   32   |
+-----------------+--------+
|      Total      |   32   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_40 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_40 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  3.538  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   32   |    9   |
+-----------+--------+--------+--------+
