Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Mar 11 21:50:58 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.207      -12.300                      2                  388        0.139        0.000                      0                  388        3.000        0.000                       0                   185  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.207      -12.300                      2                  388        0.139        0.000                      0                  388       19.020        0.000                       0                   181  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -6.207ns,  Total Violation      -12.300ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.207ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.176ns  (logic 29.187ns (63.208%)  route 16.989ns (36.792%))
  Logic Levels:           93  (CARRY4=69 DSP48E1=2 LUT1=1 LUT2=8 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    -0.952    v1/clk_out1
    SLICE_X15Y17         FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  v1/vcounter_reg[1]/Q
                         net (fo=24, routed)          0.538     0.005    v1/Q[1]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.297     0.302 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.302    v1/d0_i_13_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.835 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_3_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.952    v1/d0_i_2_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.267 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          1.012     2.279    S1/d1[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034     6.313 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.315    S1/d0__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.833 r  S1/d0__1/P[0]
                         net (fo=2, routed)           0.815     8.648    S1/d0__1_n_105
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  S1/Green[0]_i_986/O
                         net (fo=1, routed)           0.000     8.772    S1/Green[0]_i_986_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  S1/Green_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.322    S1/Green_reg[0]_i_869_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.656 f  S1/Green_reg[0]_i_731/O[1]
                         net (fo=1, routed)           0.518    10.174    S1_n_41
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.303    10.477 r  Green[0]_i_580/O
                         net (fo=1, routed)           0.000    10.477    S1/d0__1_2[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.990 r  S1/Green_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    10.990    S1/Green_reg[0]_i_467_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.107 r  S1/Green_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    11.107    S1/Green_reg[0]_i_382_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.430 f  S1/Green_reg[0]_i_288/O[1]
                         net (fo=21, routed)          0.670    12.100    p_0_in[0]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.306    12.406 r  Green[0]_i_475/O
                         net (fo=1, routed)           0.000    12.406    Green[0]_i_475_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  Green_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    12.782    Green_reg[0]_i_386_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.036 r  Green_reg[0]_i_289/CO[0]
                         net (fo=19, routed)          0.662    13.698    Green_reg[0]_i_289_n_3
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.367    14.065 r  Green[0]_i_480/O
                         net (fo=1, routed)           0.000    14.065    Green[0]_i_480_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.441 r  Green_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    14.441    Green_reg[0]_i_387_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.558 r  Green_reg[0]_i_290/CO[3]
                         net (fo=19, routed)          1.087    15.644    Green_reg[0]_i_290_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.768 r  Green[0]_i_489/O
                         net (fo=1, routed)           0.000    15.768    Green[0]_i_489_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.300 r  Green_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.300    Green_reg[0]_i_391_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.634 r  Green_reg[0]_i_291/O[1]
                         net (fo=3, routed)           0.933    17.567    Green_reg[0]_i_291_n_6
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.303    17.870 r  Green[0]_i_457/O
                         net (fo=1, routed)           0.000    17.870    Green[0]_i_457_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.327 r  Green_reg[0]_i_378/CO[1]
                         net (fo=19, routed)          0.598    18.925    Green_reg[0]_i_378_n_2
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.329    19.254 r  Green[0]_i_714/O
                         net (fo=1, routed)           0.000    19.254    Green[0]_i_714_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.804 r  Green_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.804    Green_reg[0]_i_561_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  Green_reg[0]_i_458/CO[3]
                         net (fo=1, routed)           0.000    19.918    Green_reg[0]_i_458_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  Green_reg[0]_i_379/CO[3]
                         net (fo=17, routed)          1.363    21.395    Green_reg[0]_i_379_n_0
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.124    21.519 r  Green[0]_i_855/O
                         net (fo=1, routed)           0.000    21.519    Green[0]_i_855_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.895 r  Green_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000    21.895    Green_reg[0]_i_716_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  Green_reg[0]_i_566/CO[3]
                         net (fo=1, routed)           0.000    22.012    Green_reg[0]_i_566_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  Green_reg[0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    22.129    Green_reg[0]_i_463_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.348 r  Green_reg[0]_i_380/O[0]
                         net (fo=18, routed)          0.563    22.912    Green_reg[0]_i_380_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.295    23.207 r  Green[0]_i_975/O
                         net (fo=1, routed)           0.000    23.207    Green[0]_i_975_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.583 r  Green_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    23.583    Green_reg[0]_i_859_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.700 r  Green_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000    23.700    Green_reg[0]_i_721_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.817 r  Green_reg[0]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.817    Green_reg[0]_i_571_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.934 r  Green_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.009    23.943    Green_reg[0]_i_465_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.162 r  Green_reg[0]_i_381/O[0]
                         net (fo=18, routed)          0.772    24.933    Green_reg[0]_i_381_n_7
    SLICE_X11Y20         LUT3 (Prop_lut3_I1_O)        0.295    25.228 r  Green[0]_i_1027/O
                         net (fo=1, routed)           0.000    25.228    Green[0]_i_1027_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.629 r  Green_reg[0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.629    Green_reg[0]_i_931_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  Green_reg[0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.743    Green_reg[0]_i_805_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  Green_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.857    Green_reg[0]_i_663_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.971 r  Green_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.971    Green_reg[0]_i_540_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.193 r  Green_reg[0]_i_448/O[0]
                         net (fo=18, routed)          0.665    26.858    Green_reg[0]_i_448_n_7
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.299    27.157 r  Green[0]_i_1031/O
                         net (fo=1, routed)           0.000    27.157    Green[0]_i_1031_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.533 r  Green_reg[0]_i_936/CO[3]
                         net (fo=1, routed)           0.000    27.533    Green_reg[0]_i_936_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.650 r  Green_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.650    Green_reg[0]_i_810_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.767 r  Green_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.767    Green_reg[0]_i_668_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.884 r  Green_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.009    27.893    Green_reg[0]_i_542_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.112 r  Green_reg[0]_i_449/O[0]
                         net (fo=18, routed)          0.698    28.810    Green_reg[0]_i_449_n_7
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295    29.105 r  Green[0]_i_944/O
                         net (fo=1, routed)           0.000    29.105    Green[0]_i_944_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.655 r  Green_reg[0]_i_815/CO[3]
                         net (fo=1, routed)           0.009    29.664    Green_reg[0]_i_815_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.778 r  Green_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.778    Green_reg[0]_i_673_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.892 r  Green_reg[0]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.892    Green_reg[0]_i_544_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.114 r  Green_reg[0]_i_450/O[0]
                         net (fo=18, routed)          0.712    30.826    Green_reg[0]_i_450_n_7
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.299    31.125 r  Green[0]_i_1039/O
                         net (fo=1, routed)           0.000    31.125    Green[0]_i_1039_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.501 r  Green_reg[0]_i_946/CO[3]
                         net (fo=1, routed)           0.009    31.510    Green_reg[0]_i_946_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  Green_reg[0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.627    Green_reg[0]_i_820_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  Green_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.744    Green_reg[0]_i_678_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.861 r  Green_reg[0]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.861    Green_reg[0]_i_546_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.080 r  Green_reg[0]_i_451/O[0]
                         net (fo=18, routed)          0.576    32.656    Green_reg[0]_i_451_n_7
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.295    32.951 r  Green[0]_i_1043/O
                         net (fo=1, routed)           0.000    32.951    Green[0]_i_1043_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.352 r  Green_reg[0]_i_951/CO[3]
                         net (fo=1, routed)           0.000    33.352    Green_reg[0]_i_951_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  Green_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    33.466    Green_reg[0]_i_825_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  Green_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    33.580    Green_reg[0]_i_683_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.694 r  Green_reg[0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    33.694    Green_reg[0]_i_548_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.916 r  Green_reg[0]_i_452/O[0]
                         net (fo=18, routed)          0.538    34.455    Green_reg[0]_i_452_n_7
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.299    34.754 r  Green[0]_i_959/O
                         net (fo=1, routed)           0.000    34.754    Green[0]_i_959_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.287 r  Green_reg[0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    35.287    Green_reg[0]_i_830_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.404 r  Green_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    35.404    Green_reg[0]_i_688_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.521 r  Green_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    35.521    Green_reg[0]_i_550_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.740 r  Green_reg[0]_i_453/O[0]
                         net (fo=17, routed)          0.656    36.395    Green_reg[0]_i_453_n_7
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.295    36.690 r  Green[0]_i_963/O
                         net (fo=1, routed)           0.000    36.690    Green[0]_i_963_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.088 r  Green_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    37.088    Green_reg[0]_i_835_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  Green_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    37.202    Green_reg[0]_i_693_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  Green_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    37.316    Green_reg[0]_i_552_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.538 r  Green_reg[0]_i_454/O[0]
                         net (fo=17, routed)          0.734    38.273    Green_reg[0]_i_454_n_7
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.299    38.572 r  Green[0]_i_1056/O
                         net (fo=1, routed)           0.000    38.572    S1/d0__0_1[3]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.948 r  S1/Green_reg[0]_i_966/CO[3]
                         net (fo=1, routed)           0.000    38.948    S1/Green_reg[0]_i_966_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.065 r  S1/Green_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    39.065    S1/Green_reg[0]_i_840_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.182 r  S1/Green_reg[0]_i_699/CO[3]
                         net (fo=1, routed)           0.000    39.182    S1/Green_reg[0]_i_699_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.299 r  S1/Green_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    39.299    S1/Green_reg[0]_i_554_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.518 r  S1/Green_reg[0]_i_455/O[0]
                         net (fo=2, routed)           0.484    40.002    S1/Green_reg[0]_i_455_n_7
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.295    40.297 r  S1/Green[0]_i_377/O
                         net (fo=1, routed)           0.000    40.297    S1/Green[0]_i_377_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.810 r  S1/Green_reg[0]_i_283/CO[3]
                         net (fo=1, routed)           0.000    40.810    S1/Green_reg[0]_i_283_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.927 r  S1/Green_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.927    S1/Green_reg[0]_i_282_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.242 f  S1/Green_reg[0]_i_184/O[3]
                         net (fo=5, routed)           0.752    41.994    v1/x_pos_reg[8]_8[3]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.307    42.301 r  v1/Green[0]_i_99/O
                         net (fo=1, routed)           0.000    42.301    v1/Green[0]_i_99_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.851 r  v1/Green_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.851    v1/Green_reg[0]_i_30_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.122 r  v1/Green_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           1.190    44.312    v1/S1/Green140_in
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.373    44.685 r  v1/Green[0]_i_2/O
                         net (fo=2, routed)           0.416    45.101    v1/Green[0]_i_2_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.124    45.225 r  v1/Green[0]_i_1/O
                         net (fo=1, routed)           0.000    45.225    S1/Green0
    SLICE_X5Y41          FDRE                                         r  S1/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.516    38.521    S1/clk_out1
    SLICE_X5Y41          FDRE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)        0.031    39.018    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -45.225    
  -------------------------------------------------------------------
                         slack                                 -6.207    

Slack (VIOLATED) :        -6.093ns  (required time - arrival time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.059ns  (logic 29.187ns (63.368%)  route 16.872ns (36.632%))
  Logic Levels:           93  (CARRY4=69 DSP48E1=2 LUT1=1 LUT2=8 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.560    -0.952    v1/clk_out1
    SLICE_X15Y17         FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  v1/vcounter_reg[1]/Q
                         net (fo=24, routed)          0.538     0.005    v1/Q[1]
    SLICE_X14Y17         LUT2 (Prop_lut2_I0_O)        0.297     0.302 r  v1/d0_i_13/O
                         net (fo=1, routed)           0.000     0.302    v1/d0_i_13_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.835 r  v1/d0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_3_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.952 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.952    v1/d0_i_2_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.267 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          1.012     2.279    S1/d1[11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.034     6.313 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.315    S1/d0__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.833 r  S1/d0__1/P[0]
                         net (fo=2, routed)           0.815     8.648    S1/d0__1_n_105
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.772 r  S1/Green[0]_i_986/O
                         net (fo=1, routed)           0.000     8.772    S1/Green[0]_i_986_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.322 r  S1/Green_reg[0]_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.322    S1/Green_reg[0]_i_869_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.656 f  S1/Green_reg[0]_i_731/O[1]
                         net (fo=1, routed)           0.518    10.174    S1_n_41
    SLICE_X12Y13         LUT1 (Prop_lut1_I0_O)        0.303    10.477 r  Green[0]_i_580/O
                         net (fo=1, routed)           0.000    10.477    S1/d0__1_2[0]
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.990 r  S1/Green_reg[0]_i_467/CO[3]
                         net (fo=1, routed)           0.000    10.990    S1/Green_reg[0]_i_467_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.107 r  S1/Green_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    11.107    S1/Green_reg[0]_i_382_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.430 f  S1/Green_reg[0]_i_288/O[1]
                         net (fo=21, routed)          0.670    12.100    p_0_in[0]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.306    12.406 r  Green[0]_i_475/O
                         net (fo=1, routed)           0.000    12.406    Green[0]_i_475_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  Green_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    12.782    Green_reg[0]_i_386_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.036 r  Green_reg[0]_i_289/CO[0]
                         net (fo=19, routed)          0.662    13.698    Green_reg[0]_i_289_n_3
    SLICE_X14Y13         LUT2 (Prop_lut2_I1_O)        0.367    14.065 r  Green[0]_i_480/O
                         net (fo=1, routed)           0.000    14.065    Green[0]_i_480_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.441 r  Green_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    14.441    Green_reg[0]_i_387_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.558 r  Green_reg[0]_i_290/CO[3]
                         net (fo=19, routed)          1.087    15.644    Green_reg[0]_i_290_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.768 r  Green[0]_i_489/O
                         net (fo=1, routed)           0.000    15.768    Green[0]_i_489_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.300 r  Green_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    16.300    Green_reg[0]_i_391_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.634 r  Green_reg[0]_i_291/O[1]
                         net (fo=3, routed)           0.933    17.567    Green_reg[0]_i_291_n_6
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.303    17.870 r  Green[0]_i_457/O
                         net (fo=1, routed)           0.000    17.870    Green[0]_i_457_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.327 r  Green_reg[0]_i_378/CO[1]
                         net (fo=19, routed)          0.598    18.925    Green_reg[0]_i_378_n_2
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.329    19.254 r  Green[0]_i_714/O
                         net (fo=1, routed)           0.000    19.254    Green[0]_i_714_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.804 r  Green_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    19.804    Green_reg[0]_i_561_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  Green_reg[0]_i_458/CO[3]
                         net (fo=1, routed)           0.000    19.918    Green_reg[0]_i_458_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  Green_reg[0]_i_379/CO[3]
                         net (fo=17, routed)          1.363    21.395    Green_reg[0]_i_379_n_0
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.124    21.519 r  Green[0]_i_855/O
                         net (fo=1, routed)           0.000    21.519    Green[0]_i_855_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.895 r  Green_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000    21.895    Green_reg[0]_i_716_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  Green_reg[0]_i_566/CO[3]
                         net (fo=1, routed)           0.000    22.012    Green_reg[0]_i_566_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  Green_reg[0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    22.129    Green_reg[0]_i_463_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.348 r  Green_reg[0]_i_380/O[0]
                         net (fo=18, routed)          0.563    22.912    Green_reg[0]_i_380_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.295    23.207 r  Green[0]_i_975/O
                         net (fo=1, routed)           0.000    23.207    Green[0]_i_975_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.583 r  Green_reg[0]_i_859/CO[3]
                         net (fo=1, routed)           0.000    23.583    Green_reg[0]_i_859_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.700 r  Green_reg[0]_i_721/CO[3]
                         net (fo=1, routed)           0.000    23.700    Green_reg[0]_i_721_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.817 r  Green_reg[0]_i_571/CO[3]
                         net (fo=1, routed)           0.000    23.817    Green_reg[0]_i_571_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.934 r  Green_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.009    23.943    Green_reg[0]_i_465_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.162 r  Green_reg[0]_i_381/O[0]
                         net (fo=18, routed)          0.772    24.933    Green_reg[0]_i_381_n_7
    SLICE_X11Y20         LUT3 (Prop_lut3_I1_O)        0.295    25.228 r  Green[0]_i_1027/O
                         net (fo=1, routed)           0.000    25.228    Green[0]_i_1027_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.629 r  Green_reg[0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    25.629    Green_reg[0]_i_931_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.743 r  Green_reg[0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    25.743    Green_reg[0]_i_805_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.857 r  Green_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    25.857    Green_reg[0]_i_663_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.971 r  Green_reg[0]_i_540/CO[3]
                         net (fo=1, routed)           0.000    25.971    Green_reg[0]_i_540_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.193 r  Green_reg[0]_i_448/O[0]
                         net (fo=18, routed)          0.665    26.858    Green_reg[0]_i_448_n_7
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.299    27.157 r  Green[0]_i_1031/O
                         net (fo=1, routed)           0.000    27.157    Green[0]_i_1031_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.533 r  Green_reg[0]_i_936/CO[3]
                         net (fo=1, routed)           0.000    27.533    Green_reg[0]_i_936_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.650 r  Green_reg[0]_i_810/CO[3]
                         net (fo=1, routed)           0.000    27.650    Green_reg[0]_i_810_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.767 r  Green_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    27.767    Green_reg[0]_i_668_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.884 r  Green_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.009    27.893    Green_reg[0]_i_542_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.112 r  Green_reg[0]_i_449/O[0]
                         net (fo=18, routed)          0.698    28.810    Green_reg[0]_i_449_n_7
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295    29.105 r  Green[0]_i_944/O
                         net (fo=1, routed)           0.000    29.105    Green[0]_i_944_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.655 r  Green_reg[0]_i_815/CO[3]
                         net (fo=1, routed)           0.009    29.664    Green_reg[0]_i_815_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.778 r  Green_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    29.778    Green_reg[0]_i_673_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.892 r  Green_reg[0]_i_544/CO[3]
                         net (fo=1, routed)           0.000    29.892    Green_reg[0]_i_544_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.114 r  Green_reg[0]_i_450/O[0]
                         net (fo=18, routed)          0.712    30.826    Green_reg[0]_i_450_n_7
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.299    31.125 r  Green[0]_i_1039/O
                         net (fo=1, routed)           0.000    31.125    Green[0]_i_1039_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.501 r  Green_reg[0]_i_946/CO[3]
                         net (fo=1, routed)           0.009    31.510    Green_reg[0]_i_946_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.627 r  Green_reg[0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    31.627    Green_reg[0]_i_820_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.744 r  Green_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.744    Green_reg[0]_i_678_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.861 r  Green_reg[0]_i_546/CO[3]
                         net (fo=1, routed)           0.000    31.861    Green_reg[0]_i_546_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.080 r  Green_reg[0]_i_451/O[0]
                         net (fo=18, routed)          0.576    32.656    Green_reg[0]_i_451_n_7
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.295    32.951 r  Green[0]_i_1043/O
                         net (fo=1, routed)           0.000    32.951    Green[0]_i_1043_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.352 r  Green_reg[0]_i_951/CO[3]
                         net (fo=1, routed)           0.000    33.352    Green_reg[0]_i_951_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  Green_reg[0]_i_825/CO[3]
                         net (fo=1, routed)           0.000    33.466    Green_reg[0]_i_825_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  Green_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    33.580    Green_reg[0]_i_683_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.694 r  Green_reg[0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    33.694    Green_reg[0]_i_548_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.916 r  Green_reg[0]_i_452/O[0]
                         net (fo=18, routed)          0.538    34.455    Green_reg[0]_i_452_n_7
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.299    34.754 r  Green[0]_i_959/O
                         net (fo=1, routed)           0.000    34.754    Green[0]_i_959_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.287 r  Green_reg[0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    35.287    Green_reg[0]_i_830_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.404 r  Green_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    35.404    Green_reg[0]_i_688_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.521 r  Green_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    35.521    Green_reg[0]_i_550_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.740 r  Green_reg[0]_i_453/O[0]
                         net (fo=17, routed)          0.656    36.395    Green_reg[0]_i_453_n_7
    SLICE_X13Y32         LUT3 (Prop_lut3_I0_O)        0.295    36.690 r  Green[0]_i_963/O
                         net (fo=1, routed)           0.000    36.690    Green[0]_i_963_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.088 r  Green_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    37.088    Green_reg[0]_i_835_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.202 r  Green_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    37.202    Green_reg[0]_i_693_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.316 r  Green_reg[0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    37.316    Green_reg[0]_i_552_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.538 r  Green_reg[0]_i_454/O[0]
                         net (fo=17, routed)          0.734    38.273    Green_reg[0]_i_454_n_7
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.299    38.572 r  Green[0]_i_1056/O
                         net (fo=1, routed)           0.000    38.572    S1/d0__0_1[3]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.948 r  S1/Green_reg[0]_i_966/CO[3]
                         net (fo=1, routed)           0.000    38.948    S1/Green_reg[0]_i_966_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.065 r  S1/Green_reg[0]_i_840/CO[3]
                         net (fo=1, routed)           0.000    39.065    S1/Green_reg[0]_i_840_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.182 r  S1/Green_reg[0]_i_699/CO[3]
                         net (fo=1, routed)           0.000    39.182    S1/Green_reg[0]_i_699_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.299 r  S1/Green_reg[0]_i_554/CO[3]
                         net (fo=1, routed)           0.000    39.299    S1/Green_reg[0]_i_554_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.518 r  S1/Green_reg[0]_i_455/O[0]
                         net (fo=2, routed)           0.484    40.002    S1/Green_reg[0]_i_455_n_7
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.295    40.297 r  S1/Green[0]_i_377/O
                         net (fo=1, routed)           0.000    40.297    S1/Green[0]_i_377_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.810 r  S1/Green_reg[0]_i_283/CO[3]
                         net (fo=1, routed)           0.000    40.810    S1/Green_reg[0]_i_283_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.927 r  S1/Green_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.927    S1/Green_reg[0]_i_282_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.242 f  S1/Green_reg[0]_i_184/O[3]
                         net (fo=5, routed)           0.752    41.994    v1/x_pos_reg[8]_8[3]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.307    42.301 r  v1/Green[0]_i_99/O
                         net (fo=1, routed)           0.000    42.301    v1/Green[0]_i_99_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.851 r  v1/Green_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.851    v1/Green_reg[0]_i_30_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.122 r  v1/Green_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           1.190    44.312    v1/S1/Green140_in
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.373    44.685 r  v1/Green[0]_i_2/O
                         net (fo=2, routed)           0.299    44.984    v1/Green[0]_i_2_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.124    45.108 r  v1/Red[0]_i_1/O
                         net (fo=1, routed)           0.000    45.108    S1/collide_reg_0
    SLICE_X7Y40          FDRE                                         r  S1/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.515    38.520    S1/clk_out1
    SLICE_X7Y40          FDRE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.098    38.986    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    39.015    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         39.015    
                         arrival time                         -45.108    
  -------------------------------------------------------------------
                         slack                                 -6.093    

Slack (MET) :             24.427ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 6.041ns (40.506%)  route 8.873ns (59.494%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.085    14.032    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.512    38.517    S1/clk_out1
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[21]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    38.459    S1/sync_count_reg[21]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 24.427    

Slack (MET) :             24.427ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 6.041ns (40.506%)  route 8.873ns (59.494%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.085    14.032    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.512    38.517    S1/clk_out1
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[22]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    38.459    S1/sync_count_reg[22]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 24.427    

Slack (MET) :             24.427ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 6.041ns (40.506%)  route 8.873ns (59.494%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.085    14.032    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.512    38.517    S1/clk_out1
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[23]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    38.459    S1/sync_count_reg[23]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 24.427    

Slack (MET) :             24.427ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 6.041ns (40.506%)  route 8.873ns (59.494%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.085    14.032    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.512    38.517    S1/clk_out1
    SLICE_X2Y16          FDRE                                         r  S1/sync_count_reg[24]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    38.459    S1/sync_count_reg[24]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 24.427    

Slack (MET) :             24.433ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 6.041ns (40.531%)  route 8.864ns (59.469%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.076    14.023    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  S1/sync_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.509    38.514    S1/clk_out1
    SLICE_X2Y18          FDRE                                         r  S1/sync_count_reg[29]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    38.456    S1/sync_count_reg[29]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 24.433    

Slack (MET) :             24.433ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 6.041ns (40.531%)  route 8.864ns (59.469%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.076    14.023    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  S1/sync_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.509    38.514    S1/clk_out1
    SLICE_X2Y18          FDRE                                         r  S1/sync_count_reg[30]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    38.456    S1/sync_count_reg[30]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 24.433    

Slack (MET) :             24.433ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 6.041ns (40.531%)  route 8.864ns (59.469%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.076    14.023    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  S1/sync_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.509    38.514    S1/clk_out1
    SLICE_X2Y18          FDRE                                         r  S1/sync_count_reg[31]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524    38.456    S1/sync_count_reg[31]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 24.433    

Slack (MET) :             24.481ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/sync_count_reg_rep[7]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.967ns  (logic 6.041ns (40.361%)  route 8.926ns (59.639%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.630    -0.882    S1/clk_out1
    SLICE_X4Y13          FDRE                                         r  S1/sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  S1/sync_count_reg[0]/Q
                         net (fo=20, routed)          1.764     1.339    S1/sync_count[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I0_O)        0.124     1.463 r  S1/sync_count_rep[8]_i_138/O
                         net (fo=1, routed)           0.000     1.463    S1/sync_count_rep[8]_i_138_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.861 r  S1/sync_count_reg_rep[8]_i_116/CO[3]
                         net (fo=1, routed)           0.000     1.861    S1/sync_count_reg_rep[8]_i_116_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.195 r  S1/sync_count_reg_rep[8]_i_164/O[1]
                         net (fo=1, routed)           1.022     3.217    S1/sync_count_reg_rep[8]_i_164_n_6
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.303     3.520 r  S1/sync_count_rep[8]_i_151/O
                         net (fo=1, routed)           0.000     3.520    S1/sync_count_rep[8]_i_151_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.160 r  S1/sync_count_reg_rep[8]_i_129/O[3]
                         net (fo=2, routed)           0.581     4.742    S1/sync_count_reg_rep[8]_i_129_n_4
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.332     5.074 r  S1/sync_count_rep[8]_i_121/O
                         net (fo=2, routed)           1.210     6.284    S1/sync_count_rep[8]_i_121_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.326     6.610 r  S1/sync_count_rep[8]_i_125/O
                         net (fo=1, routed)           0.000     6.610    S1/sync_count_rep[8]_i_125_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.250 r  S1/sync_count_reg_rep[8]_i_79/O[3]
                         net (fo=2, routed)           0.998     8.248    S1/count2[17]
    SLICE_X5Y14          LUT4 (Prop_lut4_I3_O)        0.306     8.554 r  S1/sync_count_rep[8]_i_55/O
                         net (fo=1, routed)           0.000     8.554    S1/sync_count_rep[8]_i_55_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.104 r  S1/sync_count_reg_rep[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.104    S1/sync_count_reg_rep[8]_i_33_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.218 r  S1/sync_count_reg_rep[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.218    S1/sync_count_reg_rep[8]_i_32_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.332 r  S1/sync_count_reg_rep[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.332    S1/sync_count_reg_rep[8]_i_27_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.554 r  S1/sync_count_reg_rep[8]_i_26/O[0]
                         net (fo=1, routed)           0.962    10.515    S1/count1[28]
    SLICE_X4Y15          LUT6 (Prop_lut6_I2_O)        0.299    10.814 r  S1/sync_count_rep[8]_i_10/O
                         net (fo=1, routed)           0.000    10.814    S1/sync_count_rep[8]_i_10_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.384 r  S1/sync_count_reg_rep[8]_i_2/CO[2]
                         net (fo=101, routed)         1.250    12.635    S1/sync_count_reg_rep[8]_i_2_n_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.313    12.948 r  S1/sync_count_rep[8]_i_1/O
                         net (fo=50, routed)          1.138    14.086    S1/sync_count_rep[8]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  S1/sync_count_reg_rep[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         1.512    38.517    S1/clk_out1
    SLICE_X5Y14          FDRE                                         r  S1/sync_count_reg_rep[7]__0/C
                         clock pessimism              0.577    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X5Y14          FDRE (Setup_fdre_C_R)       -0.429    38.567    S1/sync_count_reg_rep[7]__0
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                 24.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.953%)  route 0.218ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.218    -0.242    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.467%)  route 0.223ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X9Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.223    -0.273    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.435    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 v1/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.697%)  route 0.126ns (40.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.565    -0.616    v1/clk_out1
    SLICE_X11Y7          FDRE                                         r  v1/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  v1/hcounter_reg[6]/Q
                         net (fo=24, routed)          0.126    -0.350    v1/d0__3[6]
    SLICE_X10Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  v1/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    v1/plusOp__0[9]
    SLICE_X10Y7          FDRE                                         r  v1/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.835    -0.855    v1/clk_out1
    SLICE_X10Y7          FDRE                                         r  v1/hcounter_reg[9]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.121    -0.482    v1/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.225%)  route 0.277ns (62.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X8Y30          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.277    -0.183    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.843%)  route 0.281ns (63.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X8Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.281    -0.179    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.972%)  route 0.280ns (63.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X8Y29          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.280    -0.181    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.546%)  route 0.311ns (65.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X10Y29         FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.311    -0.150    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.361    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.660%)  route 0.309ns (65.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.557    -0.624    W1/clk_out1
    SLICE_X10Y29         FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.309    -0.151    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.363    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y10      S1/increase_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y11      S1/punch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y11      S1/punch_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y13      S1/sync_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y13      S1/sync_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y13      S1/sync_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      S1/sync_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      S1/sync_count_reg[18]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y30      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y10      S1/increase_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y13      S1/sync_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



