$date
	Mon May  5 12:08:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_TOP_CTR_NEG $end
$var wire 4 ! cnt [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST_X $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # RST_X $end
$var reg 4 $ cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5000
1"
#10000
b0 !
b0 $
0"
0#
#15000
1"
#20000
0"
1#
#25000
b1 !
b1 $
1"
#30000
0"
#35000
b10 !
b10 $
1"
#40000
0"
#45000
b11 !
b11 $
1"
#50000
0"
#55000
b100 !
b100 $
1"
#60000
0"
#65000
b101 !
b101 $
1"
#70000
0"
#75000
b110 !
b110 $
1"
#80000
0"
#85000
b111 !
b111 $
1"
#90000
0"
#95000
b1000 !
b1000 $
1"
#100000
0"
#105000
b1001 !
b1001 $
1"
#110000
0"
#115000
b1010 !
b1010 $
1"
#120000
0"
