
Efinix FPGA Placement and Routing.
Version: 2022.1.226.1.9 
Compiled: Sep 16 2022.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8Q144" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from D:/Program_Files/Efinity/arch/./ipin_oph.xml
Finished parsing ipin pattern file 'D:/Program_Files/Efinity/arch/./ipin_oph.xdb'.
Finished parsing switch_block file 'D:/Program_Files/Efinity/arch/.\sb_connectivity_subset.xdb'.
BuildGraph process took 5.22397 seconds.
	BuildGraph process took 5.125 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 45.412 MB, end = 416.988 MB, delta = 371.576 MB
	BuildGraph process peak virtual memory usage = 423.536 MB
BuildGraph process resident set memory usage: begin = 51.96 MB, end = 415.88 MB, delta = 363.92 MB
	BuildGraph process peak resident set memory usage = 422.036 MB
check rr_graph process took 0.10409 seconds.
	check rr_graph process took 0.109375 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 454.764 MB, end = 454.764 MB, delta = 0 MB
	check rr_graph process peak virtual memory usage = 465.072 MB
check rr_graph process resident set memory usage: begin = 453.592 MB, end = 453.652 MB, delta = 0.06 MB
	check rr_graph process peak resident set memory usage = 463.944 MB
Generated 1169581 RR nodes and 4444563 RR edges
This design has 0 global control net(s). See D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow\TrionT8_KIT.route.rpt for details.
Routing graph took 5.43595 seconds.
	Routing graph took 5.26562 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 43.74 MB, end = 407.444 MB, delta = 363.704 MB
	Routing graph peak virtual memory usage = 465.072 MB
Routing graph resident set memory usage: begin = 50.72 MB, end = 407.116 MB, delta = 356.396 MB
	Routing graph peak resident set memory usage = 463.944 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****
WARNING(1): [SDC line 3] Specified get_ports name or regular expression "quartz_clk" does not correspond to any ports.
WARNING(2): [SDC line 3] Clock(s) not specified.
Unable to create clock due to warning found

SDC file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/prj_file/timing_constraint.sdc' blank or does not contain valid constraint or not found.
Using default timing constraint of 1 ns.

SDC file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/prj_file/timing_constraint.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1         2174              15.06              0.187
         2          383              14.57              0.235
         3          153              14.71              0.138
         4           41              14.71              0.102
         5           13              14.71             0.0563
         6            8              14.53             0.0485
         7            3              15.01             0.0436
         8            3              14.83             0.0442
         9            3              15.09             0.0435
        10            0              15.33             0.0448

Successfully routed netlist after 10 routing iterations and 2640424 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 89358884
Netlist fully routed.

Successfully created FPGA route file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.route'
Routing took 1.30228 seconds.
	Routing took 1.26562 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 407.444 MB, end = 407.344 MB, delta = -0.1 MB
	Routing peak virtual memory usage = 500.032 MB
Routing resident set memory usage: begin = 407.12 MB, end = 408.212 MB, delta = 1.092 MB
	Routing peak resident set memory usage = 477.856 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   clk100       15.487        64.570         (R-R)

Geomean max period: 15.487

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk100           clk100           1.000           -14.487           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk100           clk100           0.000            0.219            (R-R)

WARNING(3): Clock domain between clk100 (rising) and clk100 (rising) may not meet (slack: -14.487 ns) the setup (max) timing requirement

Write Timing Report to "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow\TrionT8_KIT.timing.rpt" ...
final timing analysis took 0.188946 seconds.
	final timing analysis took 0.1875 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 407.344 MB, end = 407.344 MB, delta = 0 MB
	final timing analysis peak virtual memory usage = 500.032 MB
final timing analysis resident set memory usage: begin = 408.22 MB, end = 408.608 MB, delta = 0.388 MB
	final timing analysis peak resident set memory usage = 477.856 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.interface.csv'.
Successfully processed interface constraints file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.interface.csv".
Finished writing bitstream file D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/work_pnr\TrionT8_KIT.lbf.
Bitstream generation took 0.617961 seconds.
	Bitstream generation took 0.609375 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 407.344 MB, end = 453.536 MB, delta = 46.192 MB
	Bitstream generation peak virtual memory usage = 500.032 MB
Bitstream generation resident set memory usage: begin = 408.636 MB, end = 453.388 MB, delta = 44.752 MB
	Bitstream generation peak resident set memory usage = 477.856 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 15.536 seconds.
	The entire flow of EFX_PNR took 13.8125 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.312 MB, end = 65.364 MB, delta = 60.052 MB
	The entire flow of EFX_PNR peak virtual memory usage = 500.032 MB
The entire flow of EFX_PNR resident set memory usage: begin = 10.856 MB, end = 71.352 MB, delta = 60.496 MB
	The entire flow of EFX_PNR peak resident set memory usage = 477.856 MB
