\chapter{\hvhdl{}: a target hardware description language}
\label{chap:hvhdl}

\begin{todobox}
  \begin{itemize}
  \item Make a remark on the notation of design states,
    e.g. $\mathcal{E}''$ refers to the set of events of design state
    $\sigma''$ when there is no ambiguity.
  \end{itemize}
\end{todobox}

\section{Presentation of the VHDL language}
\label{sec:vhdl-lang-pres}
\input{Chapters/H-VHDL/vhdl-lang-pres}

\section{Choosing a formal semantics for VHDL}
\label{sec:choosing-vhdl}
\input{Chapters/H-VHDL/litReview}

\section{Abstract syntax for $\mathcal{H}$-VHDL}
\label{sec:abstractSyntax}
\input{Chapters/H-VHDL/abstractSyntax}

\section{Preliminaries to $\mathcal{H}$-VHDL semantics}
\label{sec:sem-rules}
\input{Chapters/H-VHDL/preliminaries}

\section{Elaboration rules.}
\label{sec:elab-rules}
\input{Chapters/H-VHDL/elaboration}

\section{Static type-checking rules.}
\label{sec:type-checking}
\input{Chapters/H-VHDL/type-checking}

\section{Simulation rules.}
\label{sec:sim-rules}
\input{Chapters/H-VHDL/sim-rules}


%%% Local Variables:
%%% mode: latex
%%% TeX-master: "../main"
%%% End:
