

================================================================
== Vitis HLS Report for 'input_bucket_5_3'
================================================================
* Date:           Mon Apr 17 17:20:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.733 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       15|       15|         3|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_read, i2 0"   --->   Operation 7 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %mul" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 8 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln20 = store i5 20, i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 9 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 10 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 11 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %j_3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 12 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_eq  i5 %j_3, i5 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 13 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split, void %for.end" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 15 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln20_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 16 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.69ns)   --->   "%sorted_data_load = load i4 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 17 'load' 'sorted_data_load' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln20 = add i5 %j_3, i5 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 18 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln20 = store i5 %add_ln20, i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 19 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:26]   --->   Operation 20 'ret' 'ret_ln26' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 21 [1/2] (0.69ns)   --->   "%sorted_data_load = load i4 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 21 'load' 'sorted_data_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 22 [1/1] (1.05ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln20" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 22 'ashr' 'shifted' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 23 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 24 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln23" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 25 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.69ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 26 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 27 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ith_radix, i3 0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 28 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_5" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 29 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ith_radix, i1 0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 30 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %tmp_7" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 31 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i8 %zext_ln23_1, i8 %zext_ln23_2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 32 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/2] (0.69ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 33 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bucket_pointer_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 34 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i8 %add_ln23, i8 %trunc_ln23" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 35 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i8 %add_ln23_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 36 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln23_3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 37 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.19ns)   --->   "%store_ln23 = store i32 %sorted_data_load, i8 %bucket_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln24 = add i32 %bucket_pointer_load, i32 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24]   --->   Operation 39 'add' 'add_ln24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln24 = store i32 %add_ln24, i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24]   --->   Operation 40 'store' 'store_ln24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 41 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'store' operation ('store_ln20', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) of constant 20 on local variable 'j' [9]  (0.387 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'load' operation ('j', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) on local variable 'j' [12]  (0 ns)
	'add' operation ('add_ln20', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) [38]  (0.707 ns)
	'store' operation ('store_ln20', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20) of variable 'add_ln20', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20 on local variable 'j' [39]  (0.387 ns)

 <State 3>: 2.45ns
The critical path consists of the following:
	'load' operation ('sorted_data_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21) on array 'sorted_data' [20]  (0.699 ns)
	'ashr' operation ('shifted', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21) [21]  (1.05 ns)
	'getelementptr' operation ('bucket_pointer_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23) [29]  (0 ns)
	'load' operation ('bucket_pointer_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23) on array 'bucket_pointer' [30]  (0.699 ns)

 <State 4>: 2.73ns
The critical path consists of the following:
	'load' operation ('bucket_pointer_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23) on array 'bucket_pointer' [30]  (0.699 ns)
	'add' operation ('add_ln23_1', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23) [32]  (0.838 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23) [34]  (0 ns)
	'store' operation ('store_ln23', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21 on array 'bucket' [35]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
