

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_VITIS_LOOP_348_11'
================================================================
* Date:           Fri Dec 13 13:11:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_348_11  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%icmp_ln1019_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1019_16"   --->   Operation 6 'read' 'icmp_ln1019_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln840_4_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln840_4"   --->   Operation 7 'read' 'zext_ln840_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body407"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_9 = load i7 %i_V"   --->   Operation 10 'load' 'i_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln1027 = icmp_eq  i7 %i_V_9, i7 64"   --->   Operation 12 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln840 = add i7 %i_V_9, i7 1"   --->   Operation 14 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln1027, void %for.body407.split, void %for.end432_ifconv.exitStub" [Accel.cpp:348]   --->   Operation 15 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_V_10_cast = zext i7 %i_V_9"   --->   Operation 16 'zext' 'i_V_10_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i7 %i_V_9"   --->   Operation 17 'zext' 'zext_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%add_ln840_29 = add i11 %zext_ln840_4_read, i11 %zext_ln840"   --->   Operation 18 'add' 'add_ln840_29' <Predicate = (!icmp_ln1027)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln840_14 = zext i11 %add_ln840_29"   --->   Operation 19 'zext' 'zext_ln840_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_14"   --->   Operation 20 'getelementptr' 'fixed_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_out_buffer_V_addr = getelementptr i5 %conv_out_buffer_V, i64 0, i64 %i_V_10_cast"   --->   Operation 21 'getelementptr' 'conv_out_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.22ns)   --->   "%xor_ln840 = xor i7 %i_V_9, i7 64"   --->   Operation 22 'xor' 'xor_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln840_15 = zext i7 %xor_ln840"   --->   Operation 23 'zext' 'zext_ln840_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_out_buffer_V_addr_1 = getelementptr i5 %conv_out_buffer_V, i64 0, i64 %zext_ln840_15"   --->   Operation 24 'getelementptr' 'conv_out_buffer_V_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Accel.cpp:348]   --->   Operation 25 'specloopname' 'specloopname_ln348' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln1019_16_read, void %for.inc420.split.0, void %for.inc430" [Accel.cpp:350]   --->   Operation 26 'br' 'br_ln350' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.56ns)   --->   "%conv_out_buffer_V_load = load i7 %conv_out_buffer_V_addr"   --->   Operation 27 'load' 'conv_out_buffer_V_load' <Predicate = (!icmp_ln1027 & !icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_1 : Operation 28 [2/2] (0.56ns)   --->   "%conv_out_buffer_V_load_1 = load i7 %conv_out_buffer_V_addr_1"   --->   Operation 28 'load' 'conv_out_buffer_V_load_1' <Predicate = (!icmp_ln1027 & !icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_1 : Operation 29 [2/2] (1.20ns)   --->   "%fixed_buffer_V_load = load i11 %fixed_buffer_V_addr"   --->   Operation 29 'load' 'fixed_buffer_V_load' <Predicate = (!icmp_ln1027 & !icmp_ln1019_16_read)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln348 = store i7 %add_ln840, i7 %i_V" [Accel.cpp:348]   --->   Operation 30 'store' 'store_ln348' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.body407" [Accel.cpp:348]   --->   Operation 31 'br' 'br_ln348' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 32 [1/2] (0.56ns)   --->   "%conv_out_buffer_V_load = load i7 %conv_out_buffer_V_addr"   --->   Operation 32 'load' 'conv_out_buffer_V_load' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln840 = sext i5 %conv_out_buffer_V_load"   --->   Operation 33 'sext' 'sext_ln840' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.56ns)   --->   "%conv_out_buffer_V_load_1 = load i7 %conv_out_buffer_V_addr_1"   --->   Operation 34 'load' 'conv_out_buffer_V_load_1' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln840_8 = sext i5 %conv_out_buffer_V_load_1"   --->   Operation 35 'sext' 'sext_ln840_8' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (1.20ns)   --->   "%fixed_buffer_V_load = load i11 %fixed_buffer_V_addr"   --->   Operation 36 'load' 'fixed_buffer_V_load' <Predicate = (!icmp_ln1019_16_read)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln840_30 = add i6 %sext_ln840_8, i6 %sext_ln840"   --->   Operation 37 'add' 'add_ln840_30' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln840_9 = sext i6 %add_ln840_30"   --->   Operation 38 'sext' 'sext_ln840_9' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.74ns)   --->   "%add_ln840_31 = add i12 %sext_ln840_9, i12 %fixed_buffer_V_load"   --->   Operation 39 'add' 'add_ln840_31' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln840 = store i12 %add_ln840_31, i11 %fixed_buffer_V_addr"   --->   Operation 40 'store' 'store_ln840' <Predicate = (!icmp_ln1019_16_read)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln355 = br void %for.inc430" [Accel.cpp:355]   --->   Operation 41 'br' 'br_ln355' <Predicate = (!icmp_ln1019_16_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'alloca' operation ('i.V') [5]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [11]  (0 ns)
	'add' operation ('add_ln840_29') [20]  (0.735 ns)
	'getelementptr' operation ('fixed_buffer_V_addr') [22]  (0 ns)
	'load' operation ('fixed_buffer_V_load') on array 'fixed_buffer_V' [34]  (1.2 ns)

 <State 2>: 3.22ns
The critical path consists of the following:
	'load' operation ('conv_out_buffer_V_load') on array 'conv_out_buffer_V' [30]  (0.569 ns)
	'add' operation ('add_ln840_30') [35]  (0.707 ns)
	'add' operation ('add_ln840_31') [37]  (0.745 ns)
	'store' operation ('store_ln840') of variable 'add_ln840_31' on array 'fixed_buffer_V' [38]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
