### unknown.

a risc-v core with a 32-bit instruction set implementing
the rv32i specification written in verilog.

### features.

- minimalisitic core.
- single cycle instruction execution.
