Return-Path: <linux-kernel+bounces-609362-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id 5C40FA9213D
	for <lists+linux-kernel@lfdr.de>; Thu, 17 Apr 2025 17:20:12 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id B15EE1B6021F
	for <lists+linux-kernel@lfdr.de>; Thu, 17 Apr 2025 15:20:16 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id D889825485A;
	Thu, 17 Apr 2025 15:19:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Hv29kOzf"
Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 09B16253356
	for <linux-kernel@vger.kernel.org>; Thu, 17 Apr 2025 15:16:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1744903140; cv=none; b=OvmHdrG5hWTpffciomeOwDfMRwbxzMiF77q0Wi3BIH4qce3vZVwkY2dHWfo72zoOCfSwYQwyeJnjP6oCa4KzOGTlQ9m4ZbGTB+zvZy2CquVcxGnthQ4WvgU5rAyJWvTC+ywGAIqN4dgfOiAIcWIG9AIJY8L1P9jywSXP8Q8xgYQ=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1744903140; c=relaxed/simple;
	bh=vgcQc3hMv/S561PGVXQs/kErzvgnoUzmHYPhRJdiJxQ=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=loDzOE4O/fVo8gRP6r2lMMB8z9Bgd4/fmswwZM/9acS/tESEHaTD+SvtXUFMaGLRu+IKiD/2PJ3Pqo1ePWhB8cQkEFBVnGIlsgWcARuFQ4kUeOuDCd61mqFv3FjwJX3+D5wi7pKAjPfxMTl6e/hG8eZGVjBGMVbLIgCdaCWrJ0k=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Hv29kOzf; arc=none smtp.client-ip=209.85.221.50
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org
Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3914bc3e01aso583355f8f.2
        for <linux-kernel@vger.kernel.org>; Thu, 17 Apr 2025 08:16:50 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google; t=1744903009; x=1745507809; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=G+Z5tO3GODKfqrnPsiikglYSIdtJzrzy+9eK4sw+PJo=;
        b=Hv29kOzfQS/tKcqsy5aduhT0XXIr9BE6uks75mTsDGMAcu22F4wnIn8ss2YY5gY2wE
         cXT4t0R6uIxIBbcT9UoXOnKfzRLL/Q9PZyTL86IMq5LlZ1nNOnfXZyO1+mRwEs7TAjXg
         BbalWo7QPdr2hZFSn3zwlWCJGbPVMn1gyt9nz5cZ+5hR9GGVRRld4PqWj1JMiBIfJBCx
         2EAdeqME4jf58X1i2mO91NyvGuuS8FexNpsWHz6UTZe7za8NRxkmdfBjTr5iCLixau1D
         xbo9+i+1UNF7iRdH2si6PUOg6osPR8Ht2BtKReoC2h72KJuM0d+L7ElK+8ys9Hu02/QJ
         NidQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1744903009; x=1745507809;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=G+Z5tO3GODKfqrnPsiikglYSIdtJzrzy+9eK4sw+PJo=;
        b=ahptL5b4w2P3QI2mgJs/ziqiYTW1Xgx7HcsKe7XYyNiDja0n8lNrPAiKxMm2EdMBXS
         siSu3OxHKO4KeQnfB60XRp/PF2nY3PX2v0/tEzkF9XZCFyzYfRSYZcDfIbjePkopShOw
         5aqxAZkBecpvbQZ7x1/RofWeFK5I3o3xDPHyfDFT1JveEU2aTz5Pp9pObgSXeDFmloQg
         KJVyGsy0c50n015bDa1VPGKskqvFOoCVwCvL7dIpr61zdkfVkurzhW4+mKQT1XAGRQvh
         ThNULqChhQZ2JfKRp+05hRYYM57x7mO+Al8I7veMpHQ1s43kgiqSae12V75lba1+4T3T
         rJMg==
X-Gm-Message-State: AOJu0YybD1E5wVKSqGa2Q3wZFAgDKUX7xxuepdGYkSrEDBeq2UaxTlYq
	blmyhsXiaxBN+N8woM//ufWAVZy4v1Y4LKQAEoo/dPIuoi6szXXFrFYnohcKTkE=
X-Gm-Gg: ASbGncv7ajrSL/fAKDEZeJdyUWD7F4JZP1ZemIqlBqYO3fkL930ppVz2oo4SfV4XiFm
	wtRD4YJuyRxL7x0N2I9ST3c/Qsl14nookIvXGsXRIa0A1ZdEm7B9fgcr1kG36nTXoOQqDF2Fs7t
	GkVVQJ7XYN9Wu5gSDa5MXU6JX9fjcIpKZzTFOfI+VbYbFyOBxvik16mYvavCndsOpEHkLRvdbH9
	FoakuCVTupUn6nIzG/MNry/A822maQCn6WEK6jzXgRVDcY/xVH/nqtJvSWCkX9MJzeGkN3Q+ofU
	X371Q9kRtGqWX2YMlm/ItLLGUvR/mHZFjaKMyCZAe2hhQNQp+2oDyy7pVTUSMnYpA7o=
X-Google-Smtp-Source: AGHT+IFZYzUX82Ksuo0S1uAg+PqHG6T59fFdOzMPnqwGCV02MTZaP2xSEO83gicXA+9vGukmp3V9xw==
X-Received: by 2002:a05:6000:4014:b0:391:3aab:a7d0 with SMTP id ffacd0b85a97d-39ee5b19f5cmr4872897f8f.19.1744903009074;
        Thu, 17 Apr 2025 08:16:49 -0700 (PDT)
Received: from mai.. (146725694.box.freepro.com. [130.180.211.218])
        by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eaf445315sm20528346f8f.82.2025.04.17.08.16.48
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 17 Apr 2025 08:16:48 -0700 (PDT)
From: Daniel Lezcano <daniel.lezcano@linaro.org>
To: daniel.lezcano@linaro.org,
	tglx@linutronix.de
Cc: linux-kernel@vger.kernel.org,
	thomas.fossati@linaro.org,
	Larisa.Grigore@nxp.com,
	ghennadi.procopciuc@nxp.com,
	krzysztof.kozlowski@linaro.org,
	S32@nxp.com,
	Ghennadi Procopciuc <ghennadi.procopciuc@oss.nxp.com>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Maxime Coquelin <mcoquelin.stm32@gmail.com>,
	Alexandre Torgue <alexandre.torgue@foss.st.com>,
	devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS),
	linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE),
	linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE)
Subject: [PATCH v5 1/2] dt-bindings: timer: Add NXP System Timer Module
Date: Thu, 17 Apr 2025 17:16:18 +0200
Message-ID: <20250417151623.121109-2-daniel.lezcano@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20250417151623.121109-1-daniel.lezcano@linaro.org>
References: <20250417151623.121109-1-daniel.lezcano@linaro.org>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

Add the System Timer Module description found on the NXP s32 platform
and the compatible for the s32g2 variant.

Cc: Ghennadi Procopciuc <ghennadi.procopciuc@oss.nxp.com>
Cc: Thomas Fossati <thomas.fossati@linaro.org>
Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
---
 .../bindings/timer/nxp,s32g2-stm.yaml         | 64 +++++++++++++++++++
 1 file changed, 64 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml

diff --git a/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml b/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml
new file mode 100644
index 000000000000..b44b9794bb85
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml
@@ -0,0 +1,64 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/nxp,s32g2-stm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: NXP System Timer Module (STM)
+
+maintainers:
+  - Daniel Lezcano <daniel.lezcano@kernel.org>
+
+description:
+  The System Timer Module supports commonly required system and application
+  software timing functions. STM includes a 32-bit count-up timer and four
+  32-bit compare channels with a separate interrupt source for each channel.
+  The timer is driven by the STM module clock divided by an 8-bit prescale
+  value.
+
+properties:
+  compatible:
+    oneOf:
+      - const: nxp,s32g2-stm
+      - items:
+          - const: nxp,s32g3-stm
+          - const: nxp,s32g2-stm
+
+  reg:
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  clocks:
+    items:
+      - description: Counter clock
+      - description: Module clock
+      - description: Register clock
+
+  clock-names:
+    items:
+      - const: counter
+      - const: module
+      - const: register
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - clocks
+  - clock-names
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+
+    timer@4011c000 {
+        compatible = "nxp,s32g2-stm";
+        reg = <0x4011c000 0x3000>;
+        interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
+        clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>;
+        clock-names = "counter", "module", "register";
+    };
-- 
2.43.0


