	component cpuqsys is
		port (
			clk_clk                                   : in  std_logic                    := 'X'; -- clk
			pio_continue_0_external_connection_export : in  std_logic                    := 'X'; -- export
			pio_leds_0_external_connection_export     : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n                             : in  std_logic                    := 'X'  -- reset_n
		);
	end component cpuqsys;

