All component files, along with the main Verilog file, have been uploaded for record-keeping purposes.  
Please refer to `CPU_multicycle.v` as the top-level entity.
