// Seed: 2960580235
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1
    , id_4,
    input logic id_2,
    input id_3
);
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = id_0;
  type_16(
      1, 1'b0, id_8, 'd0, id_2
  );
  assign id_6 = 1;
endmodule
