// Seed: 1492773442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_5 = id_4;
  type_10(
      1, 1'b0, id_2 & 1 - 1 & id_6 & 1, id_1
  );
  logic id_9;
  assign id_9 = {id_3, id_4};
endmodule
