{"vcs1":{"timestamp_begin":1678940820.672190259, "rt":0.42, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1678940821.156471968, "rt":0.40, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678940821.604862953, "rt":0.22, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678940820.388255145}
{"VCS_COMP_START_TIME": 1678940820.388255145}
{"VCS_COMP_END_TIME": 1678940821.888243969}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 339040}}
{"stitch_vcselab": {"peak_mem": 238956}}
