                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 8]         [9]       [10]
Mult.d F2 F1 F0     [1]       [10, 14]       []             [15]      [16]
Add.d F3 F3 F2      [1]       [16, 18]       []             [19]      [20]
Mult.d F2 F1 F1     [1]       [11, 15]       []             [16]      [20]
Add.d F4 F2 F4      [2]       [17, 19]       []             [20]      [21]
Addi R1 R1 8        [2]       [3, 3]         []             [4]       [21]
Ld F1 0(R1)         [2]       [5, 5]         [6, 11]        [12]      [21]
Mult.d F2 F1 F0     [2]       [13, 17]       []             [18]      [21]
Add.d F3 F3 F2      [3]       [20, 22]       []             [23]      [24]
Mult.d F2 F1 F1     [3]       [14, 18]       []             [19]      [24]
Add.d F4 F2 F4      [3]       [21, 23]       []             [24]      [25]
Addi R1 R1 8        [3]       [5, 5]         []             [6]       [25]
Ld F1 0(R1)         [4]       [7, 7]         [8, 13]        [14]      [25]
Mult.d F2 F1 F0     [10]      [15, 19]       []             [20]      [25]
Add.d F3 F3 F2      [16]      [24, 26]       []             [27]      [28]
Mult.d F2 F1 F1     [16]      [17, 21]       []             [22]      [28]
Add.d F4 F2 F4      [17]      [25, 27]       []             [28]      [29]
