INFO-FLOW: Workspace /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1 opened at Wed Jun 24 14:45:10 EDT 2020
Execute     set_part xcvu9p-fsgd2104-2-i 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data single -quiet 
Command       ap_part_info done; 0.63 sec.
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-fsgd2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcvu9p-fsgd2104-2-i 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data resources 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-2-i'
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.84 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../kernels/enigma.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ../kernels/enigma.cpp as C++
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
Execute         is_encrypted ../kernels/enigma.cpp 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../kernels/enigma.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../kernels/enigma.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp
Command         clang done; 1.77 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.75 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp"  -o "/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/useless.bc
Command         clang done; 2.05 sec.
INFO-FLOW: Done: GCC PP time: 4.6 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp std=gnu++98 -directive=/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.62 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp std=gnu++98 -directive=/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.57 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/xilinx-dataflow-lawyer.enigma.pp.0.cpp.diag.yml /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/xilinx-dataflow-lawyer.enigma.pp.0.cpp.out.log 2> /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/xilinx-dataflow-lawyer.enigma.pp.0.cpp.err.log 
Command         ap_eval done; 0.48 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/tidy-3.1.enigma.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/tidy-3.1.enigma.pp.0.cpp.out.log 2> /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/tidy-3.1.enigma.pp.0.cpp.err.log 
Command           ap_eval done; 1.15 sec.
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/xilinx-legacy-rewriter.enigma.pp.0.cpp.out.log 2> /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/xilinx-legacy-rewriter.enigma.pp.0.cpp.err.log 
Command           ap_eval done; 0.5 sec.
Command         tidy_31 done; 1.83 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.22 sec.
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.bc
Command         clang done; 2.04 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/enigma.g.bc -hls-opt -except-internalize topkernel -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 826.742 ; gain = 128.000 ; free physical = 172882 ; free virtual = 245687
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 826.742 ; gain = 128.000 ; free physical = 172882 ; free virtual = 245687
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.pp.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.87 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top topkernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.0.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'get_num_source_partitions' into 'loadclopparams' (../kernels/enigma.cpp:428).
INFO: [XFORM 203-603] Inlining function 'getsourceskipsize' into 'loadclopparams' (../kernels/enigma.cpp:435).
INFO: [XFORM 203-603] Inlining function 'getsourceskipsize' into 'loadclopparams' (../kernels/enigma.cpp:433).
INFO: [XFORM 203-603] Inlining function 'getdestskipsize' into 'loadclopparams' (../kernels/enigma.cpp:436).
INFO: [XFORM 203-603] Inlining function 'getdestskipsize' into 'loadclopparams' (../kernels/enigma.cpp:434).
INFO: [XFORM 203-603] Inlining function 'getdestskipsize' into 'storedeststats' (../kernels/enigma.cpp:360).
INFO: [XFORM 203-603] Inlining function 'getdestskipsize' into 'loaddeststats' (../kernels/enigma.cpp:344).
INFO: [XFORM 203-603] Inlining function 'loadclopparams' into 'generatepartitions0' (../kernels/enigma.cpp:1167).
INFO: [XFORM 203-603] Inlining function 'loadclopparams' into 'generatepartitions0' (../kernels/enigma.cpp:548).
INFO: [XFORM 203-603] Inlining function 'getstatsAddr' into 'generatepartitions0' (../kernels/enigma.cpp:1179).
INFO: [XFORM 203-603] Inlining function 'getstatsAddr' into 'generatepartitions0' (../kernels/enigma.cpp:566).
INFO: [XFORM 203-603] Inlining function 'getstatsAddr' into 'storedeststats' (../kernels/enigma.cpp:365).
INFO: [XFORM 203-603] Inlining function 'getstatsAddr' into 'loaddeststats' (../kernels/enigma.cpp:349).
INFO: [XFORM 203-603] Inlining function 'loaddeststats' into 'generatepartitions0' (../kernels/enigma.cpp:560).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:789).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:790).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:791).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:792).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:793).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:794).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:795).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:796).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:860).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:861).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:862).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:863).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:864).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:865).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:866).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:867).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1331).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1332).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1333).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1334).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1335).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1336).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1337).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1338).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1369).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1370).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1371).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1372).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1373).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1374).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1375).
INFO: [XFORM 203-603] Inlining function 'getkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1376).
INFO: [XFORM 203-603] Inlining function 'preparecapsules' into 'generatepartitions0' (../kernels/enigma.cpp:853).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:888).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:889).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:890).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:891).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:892).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:893).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:894).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:895).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1396).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1397).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1398).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1399).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1400).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1401).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1402).
INFO: [XFORM 203-603] Inlining function 'setkeyvalue' into 'generatepartitions0' (../kernels/enigma.cpp:1403).
INFO: [XFORM 203-603] Inlining function 'storedeststats' into 'generatepartitions0' (../kernels/enigma.cpp:1144).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1378).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1379).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1380).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1381).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1382).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1383).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1384).
INFO: [XFORM 203-603] Inlining function 'reducefunc' into 'generatepartitions0' (../kernels/enigma.cpp:1385).
Command           transform done; 1.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 826.742 ; gain = 128.000 ; free physical = 172867 ; free virtual = 245673
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.1.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'getpartition' into 'generatepartitions0' (../kernels/enigma.cpp:798) automatically.
INFO: [XFORM 203-602] Inlining function 'allignhigher_KV' into 'generatepartitions0' (../kernels/enigma.cpp:968) automatically.
Command           transform done; 2.91 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 826.742 ; gain = 128.000 ; free physical = 172853 ; free virtual = 245659
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.g.1.bc to /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.1.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'kvdramA' (../kernels/enigma.cpp:1532) into a 64-bit variable.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8192 for loop 'EXTRACTCAPSULES_LOOP2' (../kernels/enigma.cpp:787:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8192 for loop 'PARTITION_LOOP2' (../kernels/enigma.cpp:858:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-13-0' (../kernels/enigma.cpp:958:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-15-0' (../kernels/enigma.cpp:982:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-17-0' (../kernels/enigma.cpp:1006:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-19-0' (../kernels/enigma.cpp:1030:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-21-0' (../kernels/enigma.cpp:1054:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-23-0' (../kernels/enigma.cpp:1078:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-25-0' (../kernels/enigma.cpp:1102:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0-5-4-27-0' (../kernels/enigma.cpp:1126:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 8192 for loop 'REDUCEPHASE_REDUCE_LOOP2' (../kernels/enigma.cpp:1329:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8192 for loop 'REDUCEPHASE_REDUCE_LOOP2' (../kernels/enigma.cpp:1329:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER0_LOOP1' (../kernels/enigma.cpp:1418:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER1_LOOP1' (../kernels/enigma.cpp:1431:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER2_LOOP1' (../kernels/enigma.cpp:1444:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER3_LOOP1' (../kernels/enigma.cpp:1457:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER4_LOOP1' (../kernels/enigma.cpp:1470:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER5_LOOP1' (../kernels/enigma.cpp:1483:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER6_LOOP1' (../kernels/enigma.cpp:1496:1) in function 'generatepartitions0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'REDUCEPHASE_SAVEBUFFER7_LOOP1' (../kernels/enigma.cpp:1509:1) in function 'generatepartitions0'.
INFO: [XFORM 203-602] Inlining function 'allignhigher_KV' into 'generatepartitions0' (../kernels/enigma.cpp:968) automatically.
Command           transform done; 7.35 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernels/enigma.cpp:786:66) to (../kernels/enigma.cpp:808:6) in function 'generatepartitions0'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernels/enigma.cpp:857:60) to (../kernels/enigma.cpp:248:1) in function 'generatepartitions0'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernels/enigma.cpp:579:114) to (../kernels/enigma.cpp:668:45) in function 'generatepartitions0'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../kernels/enigma.cpp:1328:69) to (../kernels/enigma.cpp:248:1) in function 'generatepartitions0'... converting 257 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'generatepartitions0' (../kernels/enigma.cpp:475)...18 expression(s) balanced.
Command           transform done; 4.82 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 890.742 ; gain = 192.000 ; free physical = 172799 ; free virtual = 245606
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.2.bc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER0_LOOP1' (../kernels/enigma.cpp:945:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER1_LOOP1' (../kernels/enigma.cpp:969:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER2_LOOP1' (../kernels/enigma.cpp:993:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER3_LOOP1' (../kernels/enigma.cpp:1017:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER4_LOOP1' (../kernels/enigma.cpp:1041:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER5_LOOP1' (../kernels/enigma.cpp:1065:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER6_LOOP1' (../kernels/enigma.cpp:1089:66) in function 'generatepartitions0'.
INFO: [XFORM 203-541] Flattening a loop nest 'SAVEBUFFER7_LOOP1' (../kernels/enigma.cpp:1113:66) in function 'generatepartitions0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'PARTITIONPHASE_LOOP3' (../kernels/enigma.cpp:579:114) in function 'generatepartitions0' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'PARTITIONPHASE_LOOP2' (../kernels/enigma.cpp:554:133) in function 'generatepartitions0' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'PARTITIONPHASE_LOOP1' (../kernels/enigma.cpp:543:116) in function 'generatepartitions0' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'REDUCEPHASE_REDUCEPARTITION_LOOP' (../kernels/enigma.cpp:1189:157) in function 'generatepartitions0' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'REDUCEPHASE_LOOP1' (../kernels/enigma.cpp:1173:130) in function 'generatepartitions0' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1215:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1230:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1245:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1260:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1275:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1290:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1305:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:1320:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:671:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:686:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:701:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:716:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:731:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:746:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:761:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'kvsetdram.V' (../kernels/enigma.cpp:776:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1419:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1432:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1445:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1458:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1471:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1484:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1497:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'kvsetdram.V' (../kernels/enigma.cpp:1510:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:1008:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:1032:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:1056:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:1080:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:1104:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:1128:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:960:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'kvsetdram.V' (../kernels/enigma.cpp:984:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local0.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local1.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local2.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local3.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local4.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local5.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local6.V' (../kernels/enigma.cpp:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:250:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:254:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:258:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:262:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:266:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:270:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:274:3)
INFO: [HLS 200-472] Inferring partial write operation for 'result_local7.V' (../kernels/enigma.cpp:278:3)
Command           transform done; 52.33 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 890.742 ; gain = 192.000 ; free physical = 172783 ; free virtual = 245591
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 69.72 sec.
Command       elaborate done; 82.63 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'topkernel' ...
Execute         ap_set_top_model topkernel 
Execute         get_model_list topkernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model topkernel 
Execute         preproc_iomode -model generatepartitions0 
Execute         preproc_iomode -model getpartition 
Execute         get_model_list topkernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: getpartition generatepartitions0 topkernel
INFO-FLOW: Configuring Module : getpartition ...
Execute         set_default_model getpartition 
Execute         apply_spec_resource_limit getpartition 
INFO-FLOW: Configuring Module : generatepartitions0 ...
Execute         set_default_model generatepartitions0 
Execute         apply_spec_resource_limit generatepartitions0 
INFO-FLOW: Configuring Module : topkernel ...
Execute         set_default_model topkernel 
Execute         apply_spec_resource_limit topkernel 
INFO-FLOW: Model list for preprocess: getpartition generatepartitions0 topkernel
INFO-FLOW: Preprocessing Module: getpartition ...
Execute         set_default_model getpartition 
Execute         cdfg_preprocess -model getpartition 
Execute         rtl_gen_preprocess getpartition 
INFO-FLOW: Preprocessing Module: generatepartitions0 ...
Execute         set_default_model generatepartitions0 
Execute         cdfg_preprocess -model generatepartitions0 
Command         cdfg_preprocess done; 0.16 sec.
Execute         rtl_gen_preprocess generatepartitions0 
INFO-FLOW: Preprocessing Module: topkernel ...
Execute         set_default_model topkernel 
Execute         cdfg_preprocess -model topkernel 
Execute         rtl_gen_preprocess topkernel 
INFO-FLOW: Model list for synthesis: getpartition generatepartitions0 topkernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getpartition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model getpartition 
Execute         schedule -model getpartition 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getpartition'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.95 seconds; current allocated memory: 194.410 MB.
Execute         syn_report -verbosereport -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.verbose.sched.rpt 
Execute         db_write -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.sched.adb -f 
INFO-FLOW: Finish scheduling getpartition.
Execute         set_default_model getpartition 
Execute         bind -model getpartition 
BIND OPTION: model=getpartition
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 194.470 MB.
Execute         syn_report -verbosereport -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.verbose.bind.rpt 
Execute         db_write -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.bind.adb -f 
INFO-FLOW: Finish binding getpartition.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generatepartitions0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generatepartitions0 
Execute         schedule -model generatepartitions0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOADDESTSTATS_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOADDESTSTATS_LOOP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'GENERATEPARTITIONS_INITKVDRAMREACKER_LOOP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER0_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER1_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER2_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER3_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER4_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER5_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER6_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'READBUFFER7_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'EXTRACTCAPSULES_LOOP2'.
WARNING: [SCHED 204-68] The II Violation in module 'generatepartitions0' (Loop: EXTRACTCAPSULES_LOOP2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('capsule0_value_addr_4_write_ln808', ../kernels/enigma.cpp:808) of variable 'add_ln808', ../kernels/enigma.cpp:808 on array 'capsule0.value', ../kernels/enigma.cpp:491 and 'load' operation ('capsule0_value_load_1', ../kernels/enigma.cpp:808) on array 'capsule0.value', ../kernels/enigma.cpp:491.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'PARTITION_LOOP2'.
WARNING: [SCHED 204-68] The II Violation in module 'generatepartitions0' (Loop: PARTITION_LOOP2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('capsule0_value_addr_5_write_ln898', ../kernels/enigma.cpp:898) of variable 'add_ln898', ../kernels/enigma.cpp:898 on array 'capsule0.value', ../kernels/enigma.cpp:491 and 'load' operation ('capsule0_value_load_2', ../kernels/enigma.cpp:888) on array 'capsule0.value', ../kernels/enigma.cpp:491.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER0_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER1_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER2_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER3_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER4_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER5_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER6_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'SAVEBUFFER7_LOOP1_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'STOREDESTSTATS_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'STOREDESTSTATS_LOOP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER0_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER1_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER2_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER3_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER4_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER5_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER6_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_READBUFFER7_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_REDUCE_LOOP2'.
WARNING: [SCHED 204-68] The II Violation in module 'generatepartitions0' (Loop: REDUCEPHASE_REDUCE_LOOP2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('result_local0_V_addr_2_write_ln278', ../kernels/enigma.cpp:278->../kernels/enigma.cpp:1396) of constant <constant:_ssdm_op_Write.bram.i512> on array 'result_local0.V', ../kernels/enigma.cpp:490 and 'load' operation ('__Val2__', ../kernels/enigma.cpp:197->../kernels/enigma.cpp:1369) on array 'result_local0.V', ../kernels/enigma.cpp:490.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER0_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER1_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER2_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER3_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER4_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER5_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER6_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'REDUCEPHASE_SAVEBUFFER7_LOOP1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 10.86 sec.
INFO: [HLS 200-111]  Elapsed time: 10.89 seconds; current allocated memory: 207.926 MB.
Execute         syn_report -verbosereport -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.verbose.sched.rpt 
INFO: [HLS 200-434] Only 40 loops out of a total 65 loops have been pipelined in this design.
Command         syn_report done; 4.21 sec.
Execute         db_write -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.sched.adb -f 
Command         db_write done; 1.37 sec.
INFO-FLOW: Finish scheduling generatepartitions0.
Execute         set_default_model generatepartitions0 
Execute         bind -model generatepartitions0 
BIND OPTION: model=generatepartitions0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.1 sec.
INFO: [HLS 200-111]  Elapsed time: 8.68 seconds; current allocated memory: 228.636 MB.
Execute         syn_report -verbosereport -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.verbose.bind.rpt 
Command         syn_report done; 3.56 sec.
Execute         db_write -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.bind.adb -f 
Command         db_write done; 1.38 sec.
INFO-FLOW: Finish binding generatepartitions0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'topkernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model topkernel 
Execute         schedule -model topkernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 222.458 MB.
Execute         syn_report -verbosereport -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.verbose.sched.rpt 
Execute         db_write -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.sched.adb -f 
INFO-FLOW: Finish scheduling topkernel.
Execute         set_default_model topkernel 
Execute         bind -model topkernel 
BIND OPTION: model=topkernel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 223.148 MB.
Execute         syn_report -verbosereport -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.verbose.bind.rpt 
Command         syn_report done; 1.2 sec.
Execute         db_write -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.bind.adb -f 
INFO-FLOW: Finish binding topkernel.
Execute         get_model_list topkernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess getpartition 
Execute         rtl_gen_preprocess generatepartitions0 
Execute         rtl_gen_preprocess topkernel 
INFO-FLOW: Model list for RTL generation: getpartition generatepartitions0 topkernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getpartition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model getpartition -vendor xilinx -mg_file /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getpartition'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 224.651 MB.
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl getpartition -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/systemc/getpartition -synmodules getpartition generatepartitions0 topkernel 
Execute         gen_rtl getpartition -style xilinx -f -lang vhdl -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/vhdl/getpartition 
Execute         gen_rtl getpartition -style xilinx -f -lang vlog -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/verilog/getpartition 
Execute         syn_report -csynth -model getpartition -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/report/getpartition_csynth.rpt 
Execute         syn_report -rtlxml -model getpartition -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/report/getpartition_csynth.xml 
Execute         syn_report -verbosereport -model getpartition -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.verbose.rpt 
Execute         db_write -model getpartition -f -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.adb 
Execute         gen_tb_info getpartition -p /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generatepartitions0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generatepartitions0 -vendor xilinx -mg_file /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'topkernel_urem_32ns_17ns_30_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'topkernel_urem_32ns_17ns_30_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generatepartitions0'.
Command         create_rtl_model done; 1.72 sec.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 253.054 MB.
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl generatepartitions0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/systemc/generatepartitions0 -synmodules getpartition generatepartitions0 topkernel 
Execute         gen_rtl generatepartitions0 -style xilinx -f -lang vhdl -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/vhdl/generatepartitions0 
Execute         gen_rtl generatepartitions0 -style xilinx -f -lang vlog -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/verilog/generatepartitions0 
Execute         syn_report -csynth -model generatepartitions0 -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/report/generatepartitions0_csynth.rpt 
Command         syn_report done; 0.99 sec.
Execute         syn_report -rtlxml -model generatepartitions0 -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/report/generatepartitions0_csynth.xml 
Command         syn_report done; 0.48 sec.
Execute         syn_report -verbosereport -model generatepartitions0 -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.verbose.rpt 
Command         syn_report done; 4.01 sec.
Execute         db_write -model generatepartitions0 -f -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.adb 
Command         db_write done; 2.75 sec.
Execute         gen_tb_info generatepartitions0 -p /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'topkernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model topkernel -vendor xilinx -mg_file /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'topkernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topkernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topkernel/kvsetdramA_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topkernel/kvdramA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'topkernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'kvsetdramA_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'topkernel'.
INFO: [HLS 200-111]  Elapsed time: 9.18 seconds; current allocated memory: 321.022 MB.
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl topkernel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/systemc/topkernel -synmodules getpartition generatepartitions0 topkernel 
Execute         gen_rtl topkernel -istop -style xilinx -f -lang vhdl -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/vhdl/topkernel 
Execute         gen_rtl topkernel -istop -style xilinx -f -lang vlog -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/verilog/topkernel 
Execute         syn_report -csynth -model topkernel -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/report/topkernel_csynth.rpt 
Execute         syn_report -rtlxml -model topkernel -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/syn/report/topkernel_csynth.xml 
Execute         syn_report -verbosereport -model topkernel -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.verbose.rpt 
Command         syn_report done; 1.3 sec.
Execute         db_write -model topkernel -f -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.adb 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info topkernel -p /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel 
Execute         export_constraint_db -f -tool general -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.constraint.tcl 
Execute         syn_report -designview -model topkernel -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.design.xml 
Command         syn_report done; 1.05 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model topkernel -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model topkernel -o /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks topkernel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain topkernel 
INFO-FLOW: Model list for RTL component generation: getpartition generatepartitions0 topkernel
INFO-FLOW: Handling components in module [getpartition] ... 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
INFO-FLOW: Handling components in module [generatepartitions0] ... 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
INFO-FLOW: Found component topkernel_urem_32ns_17ns_30_36_1.
INFO-FLOW: Append model topkernel_urem_32ns_17ns_30_36_1
INFO-FLOW: Found component topkernel_urem_32ns_17ns_30_36_seq_1.
INFO-FLOW: Append model topkernel_urem_32ns_17ns_30_36_seq_1
INFO-FLOW: Found component generatepartitions0_v1_local0_V.
INFO-FLOW: Append model generatepartitions0_v1_local0_V
INFO-FLOW: Found component generatepartitions0_result_local0_V.
INFO-FLOW: Append model generatepartitions0_result_local0_V
INFO-FLOW: Found component generatepartitions0_capsule0_key.
INFO-FLOW: Append model generatepartitions0_capsule0_key
INFO-FLOW: Found component generatepartitions0_kvdeststats_tmp_key.
INFO-FLOW: Append model generatepartitions0_kvdeststats_tmp_key
INFO-FLOW: Found component generatepartitions0_kvdeststats_tmp_valu.
INFO-FLOW: Append model generatepartitions0_kvdeststats_tmp_valu
INFO-FLOW: Handling components in module [topkernel] ... 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
INFO-FLOW: Found component topkernel_control_s_axi.
INFO-FLOW: Append model topkernel_control_s_axi
INFO-FLOW: Found component topkernel_gmem0_m_axi.
INFO-FLOW: Append model topkernel_gmem0_m_axi
INFO-FLOW: Found component topkernel_gmem1_m_axi.
INFO-FLOW: Append model topkernel_gmem1_m_axi
INFO-FLOW: Append model getpartition
INFO-FLOW: Append model generatepartitions0
INFO-FLOW: Append model topkernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: topkernel_urem_32ns_17ns_30_36_1 topkernel_urem_32ns_17ns_30_36_seq_1 generatepartitions0_v1_local0_V generatepartitions0_result_local0_V generatepartitions0_capsule0_key generatepartitions0_kvdeststats_tmp_key generatepartitions0_kvdeststats_tmp_valu topkernel_control_s_axi topkernel_gmem0_m_axi topkernel_gmem1_m_axi getpartition generatepartitions0 topkernel
INFO-FLOW: To file: write model topkernel_urem_32ns_17ns_30_36_1
INFO-FLOW: To file: write model topkernel_urem_32ns_17ns_30_36_seq_1
INFO-FLOW: To file: write model generatepartitions0_v1_local0_V
INFO-FLOW: To file: write model generatepartitions0_result_local0_V
INFO-FLOW: To file: write model generatepartitions0_capsule0_key
INFO-FLOW: To file: write model generatepartitions0_kvdeststats_tmp_key
INFO-FLOW: To file: write model generatepartitions0_kvdeststats_tmp_valu
INFO-FLOW: To file: write model topkernel_control_s_axi
INFO-FLOW: To file: write model topkernel_gmem0_m_axi
INFO-FLOW: To file: write model topkernel_gmem1_m_axi
INFO-FLOW: To file: write model getpartition
INFO-FLOW: To file: write model generatepartitions0
INFO-FLOW: To file: write model topkernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'topkernel_urem_32ns_17ns_30_36_1_div'
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'topkernel_urem_32ns_17ns_30_36_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'generatepartitions0_v1_local0_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'generatepartitions0_result_local0_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'generatepartitions0_capsule0_key_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'generatepartitions0_kvdeststats_tmp_key_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'generatepartitions0_kvdeststats_tmp_valu_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=topkernel xml_exists=0
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute           ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.constraint.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=13 #gSsdmPorts=0
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.dataonly.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.dataonly.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.dataonly.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.constraint.tcl 
Execute         sc_get_clocks topkernel 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.tbgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.tbgen.tcl 
Execute         source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:00 ; elapsed = 00:02:05 . Memory (MB): peak = 1050.758 ; gain = 352.016 ; free physical = 172548 ; free virtual = 245430
INFO: [VHDL 208-304] Generating VHDL RTL for topkernel.
INFO: [VLOG 209-307] Generating Verilog RTL for topkernel.
Command       autosyn done; 41.1 sec.
Command     csynth_design done; 123.74 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/getpartition.compgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/generatepartitions0.compgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.tcl 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.constraint.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.dataonly.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.compgen.dataonly.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=topkernel
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=topkernel
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.rtl_wrap.cfg.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.constraint.tcl 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/topkernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-fsgd2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/oj2zf/Documents/ActsOfAGraph/vhls_proj/actsofagraph/solution1/impl/ip/pack.sh
Command     export_design done; 11.28 sec.
Command   ap_source done; 135.88 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.15 sec.
