library ieee;                                	
use ieee.std_logic_1164.all;           	
                                             		
entity Majority is port (                 	
    A, B, C: in std_logic; 			
    Y: out std_logic);            		
end Majority;                   	

architecture behavioral of Majority is
begin
	mylabel:PROCESS(A,B,C)
	begin
	if (A and B)='1' or (B and C)='1' or (C and A)='1' then
		Y<='1';
	else
		Y<='0';
	  end if;
 end process;
end behavioral;
