Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Test_Procesador1_isim_beh.exe" -prj "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Test_Procesador1_beh.prj" "work.Test_Procesador1" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Unidad_Control.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Unidad_Aritmetica.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Register_File.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Next_Program_Counter.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/InstructionMemory.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Adder.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Procesador_Sin_Inmediato.vhd" into library work
Parsing VHDL file "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Test_Procesador1.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1196 - "C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/InstructionMemory.vhd" Line 50: Readline called past the end of file romfile
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity Next_Program_Counter [next_program_counter_default]
Compiling architecture behavioral of entity InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity Unidad_Control [unidad_control_default]
Compiling architecture behavioral of entity Register_File [register_file_default]
Compiling architecture behavioral of entity Unidad_Aritmetica [unidad_aritmetica_default]
Compiling architecture behavioral of entity Procesador_Sin_Inmediato [procesador_sin_inmediato_default]
Compiling architecture behavior of entity test_procesador1
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/Cesar/Documents/GitHub/Arquitectura-de-computadores/Nueva carpeta/Procesador1/Test_Procesador1_isim_beh.exe
Fuse Memory Usage: 33088 KB
Fuse CPU Usage: 2058 ms
