

================================================================
== Vivado HLS Report for 'dataflow_in_loop_bat'
================================================================
* Date:           Sun Mar 28 21:17:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.871 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |            |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |  Instance  |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |compute_U0  |compute  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |store_U0    |store    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load28_U0   |load28   |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       12|    -|
|FIFO                 |        0|      -|       30|      264|    -|
|Instance             |        -|     18|      621|     1002|    -|
|Memory               |       17|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|        1|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       17|     18|      652|     1287|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      3|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+-------+-----+-----+-----+
    |  Instance  |  Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------+---------+---------+-------+-----+-----+-----+
    |compute_U0  |compute  |        0|      6|  386|  555|    0|
    |load28_U0   |load28   |        0|      6|   69|  202|    0|
    |store_U0    |store    |        0|      6|  166|  245|    0|
    +------------+---------+---------+-------+-----+-----+-----+
    |Total       |         |        0|     18|  621| 1002|    0|
    +------------+---------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_inbuff_V_U   |dataflow_in_loop_bkb  |       16|  0|   0|    0|  6400|   32|     2|       409600|
    |p_outbuff_V_U  |dataflow_in_loop_cud  |        1|  0|   0|    0|   100|   32|     2|         6400|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |       17|  0|   0|    0|  6500|   64|     4|       416000|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |b_0_c_U                   |        0|  5|   0|    -|     3|   32|       96|
    |conf_info_mac_len_c2_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |conf_info_mac_len_c_U     |        0|  5|   0|    -|     2|   32|       64|
    |conf_info_mac_n_c_U       |        0|  5|   0|    -|     3|   32|       96|
    |conf_info_mac_vec_c1_1_U  |        0|  5|   0|    -|     2|   32|       64|
    |conf_info_mac_vec_c_U     |        0|  5|   0|    -|     2|   32|       64|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |Total                     |        0| 30|   0|    0|    14|  192|      448|
    +--------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_p_inbuff_V        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                      |    and   |      0|  0|   2|           1|           1|
    |load28_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_inbuff_V  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  12|           6|           6|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_p_inbuff_V  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_p_inbuff_V  |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|ap_done                   | out |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | dataflow_in_loop_bat | return value |
|in1_word_V_dout           |  in |   32|   ap_fifo  |      in1_word_V      |    pointer   |
|in1_word_V_empty_n        |  in |    1|   ap_fifo  |      in1_word_V      |    pointer   |
|in1_word_V_read           | out |    1|   ap_fifo  |      in1_word_V      |    pointer   |
|conf_info_mac_vec         |  in |   32|   ap_none  |   conf_info_mac_vec  |    scalar    |
|conf_info_mac_vec_ap_vld  |  in |    1|   ap_none  |   conf_info_mac_vec  |    scalar    |
|conf_info_mac_len         |  in |   32|   ap_none  |   conf_info_mac_len  |    scalar    |
|conf_info_mac_len_ap_vld  |  in |    1|   ap_none  |   conf_info_mac_len  |    scalar    |
|load_ctrl                 | out |   96|    ap_hs   |       load_ctrl      |    pointer   |
|load_ctrl_ap_vld          | out |    1|    ap_hs   |       load_ctrl      |    pointer   |
|load_ctrl_ap_ack          |  in |    1|    ap_hs   |       load_ctrl      |    pointer   |
|b_0                       |  in |   32|   ap_none  |          b_0         |    scalar    |
|b_0_ap_vld                |  in |    1|   ap_none  |          b_0         |    scalar    |
|out_word_V_din            | out |   32|   ap_fifo  |      out_word_V      |    pointer   |
|out_word_V_full_n         |  in |    1|   ap_fifo  |      out_word_V      |    pointer   |
|out_word_V_write          | out |    1|   ap_fifo  |      out_word_V      |    pointer   |
|conf_info_mac_n           |  in |   32|   ap_none  |    conf_info_mac_n   |    scalar    |
|conf_info_mac_n_ap_vld    |  in |    1|   ap_none  |    conf_info_mac_n   |    scalar    |
|store_ctrl                | out |   96|    ap_hs   |      store_ctrl      |    pointer   |
|store_ctrl_ap_vld         | out |    1|    ap_hs   |      store_ctrl      |    pointer   |
|store_ctrl_ap_ack         |  in |    1|    ap_hs   |      store_ctrl      |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

