# do {tb.fdo} 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture archi of tb
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb(archi)
# ** Warning: (vsim-3473) Component instance "uut : Circuit_PLL" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: tb.vhd
# 
# <EOF> 
