<?xml version="1.0" encoding="UTF-8"?>
<project name="tutorial">
  <platform vendor="xilinx.com" boardid="xd" name="xilinx_vck190_base_202410_1" featureRomTime="0">
    <version major="202410" minor="1"/>
    <description/>
    <board name="xilinx.com:vck190:3.3" vendor="xilinx.com" fpga="xcvc1902-vsva2197-2MP-e-S">
      <interfaces/>
      <memories>
        <memory name="noc_ddr4" type="ddr4" size="2.00GB"/>
        <memory name="noc_lpddr4" type="lpddr4" size="8.00GB"/>
      </memories>
      <images>
        <image name="vck190_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="versal:xcvc1902:vsva2197:-2MP:e:S" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="63">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="104.166666MHz"/>
          <clock port="DATA_CLK" frequency="156.250000MHz"/>
        </kernelClocks>
        <kernel name="mm2s" language="c" vlnv="xilinx.com:hls:mm2s:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="mem" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="s" addressQualifier="4" id="1" port="S" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" memSize="0x4" origName="s" origUse="variable"/>
          <arg name="size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="mm2s_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <instance name="mm2s_2">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
        </kernel>
        <kernel name="s2mm" language="c" vlnv="xilinx.com:hls:s2mm:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="mem" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="s" addressQualifier="4" id="1" port="S" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" memSize="0x4" origName="s" origUse="variable"/>
          <arg name="size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="s2mm">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="icn_ctrl_1_M06_AXI" dstType="kernel" dstInst="mm2s_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="noc_ddr4_S00_AXI" dstType="kernel" dstInst="mm2s_1" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="icn_ctrl_1_M06_AXI" dstType="kernel" dstInst="mm2s_2" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="noc_ddr4_S01_AXI" dstType="kernel" dstInst="mm2s_2" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="icn_ctrl_1_M06_AXI" dstType="kernel" dstInst="s2mm" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="noc_ddr4_S02_AXI" dstType="kernel" dstInst="s2mm" dstPort="M_AXI_GMEM"/>
      </core>
    </device>
  </platform>
</project>
