usage is 44640 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     773 out of  4,704   16%
    Number used as Flip Flops:                    413
    Number used as Latches:                       360
  Number of 4 input LUTs:           587 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,324 out of  2,352   56%
    Number of Slices containing only related logic:  1,324 out of  1,324  100%
    Number of Slices containing unrelated logic:         0 out of  1,324    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,003 out of  4,704   21%
      Number used as logic:                       587
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,867
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx/6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1324 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a318) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......................................
Phase 5.8 (Checksum:d1f087) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6069 unrouted;       REAL time: 2 secs 

Phase 2: 4931 unrouted;       REAL time: 4 secs 

Phase 3: 1146 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.064     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |Low-Skew  |    4   |  0.076     |  4.264      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   87   |  1.633     |  4.632      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd2    |   Local  |    4   |  0.056     |  3.181      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd6    |   Local  |    2   |  0.000     |  2.136      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 11 10:43:39 2011
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "testcounter.v"
Module <testcounter> compiled
No errors in compilation
Analysis of file <testcounter.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <testcounter>.
Module <testcounter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  1-bit register                   : 1
# Counters                         : 1
  20-bit up counter                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testcounter> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testcounter, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      25  out of   2352     1%  
 Number of Slice Flip Flops:            21  out of   4704     0%  
 Number of 4 input LUTs:                36  out of   4704     0%  
 Number of bonded IOBs:                  6  out of    144     4%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 9.073ns (Maximum Frequency: 110.217MHz)
   Minimum input arrival time before clock: 4.390ns
   Maximum output required time after clock: 15.176ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "testcounter.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "cu_hmiold.v"
ERROR:HDLCompilers:207 - cu_hmiold.v line 18 Signal 'startup' is not referenced in the module port list
Module <cu_hmi> compiled
Analysis of file <cu_hmi.prj> failed.
--> 

Total memory usage is 47496 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "cu_hmiold.v"
Module <cu_hmi> compiled
No errors in compilation
Analysis of file <cu_hmi.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  3-bit register                   : 1
  6-bit register                   : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cu_hmi> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cu_hmi, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      20  out of   2352     0%  
 Number of Slice Flip Flops:            33  out of   4704     0%  
 Number of 4 input LUTs:                20  out of   4704     0%  
 Number of bonded IOBs:                 35  out of    144    24%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.016ns (Maximum Frequency: 166.223MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.298ns
   Maximum combinational path delay: 9.989ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
No errors in compilation
Analysis of file <IR_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 27
  1-bit register                   : 21
  6-bit register                   : 1
  8-bit register                   : 3
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 5
  8-bit up counter                 : 1
  4-bit up counter                 : 4
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IR_decoder> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <UA_Transmitter1> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IR_decoder, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      77  out of   2352     3%  
 Number of Slice Flip Flops:           105  out of   4704     2%  
 Number of 4 input LUTs:                88  out of   4704     1%  
 Number of bonded IOBs:                 38  out of    144    26%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
u2_startbitsync(u2__n00091:O)      | NONE(*)(u2_start)      | 1     |
c2_cstate_FFd7:Q                   | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.332ns (Maximum Frequency: 96.787MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.658ns
   Maximum combinational path delay: 9.989ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "IR_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "TDC16_v2.vf"
Module <tdc16_v2> compiled
No errors in compilation
Analysis of file <tdc16_v2.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tdc16_v2>.
WARNING:Xst:852 - TDC16_v2.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - TDC16_v2.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <tdc16_v2> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <tdc16_v2>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
Analyzing module <XOR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <tdc16_v2>.
    Related source file is TDC16_v2.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <tdc16_v2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <tdc16_v2> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tdc16_v2, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     886  out of   2352    37%  
 Number of Slice Flip Flops:           780  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 259   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
-uc tdc16_v2.ucf -p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file "E:/P/TDC/2011/TDC32_20110309/TDC32/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2011\tdc32_20110309\tdc32\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 44640 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     775 out of  4,704   16%
    Number used as Flip Flops:                    415
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,327 out of  2,352   56%
    Number of Slices containing only related logic:  1,327 out of  1,327  100%
    Number of Slices containing unrelated logic:         0 out of  1,327    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,901
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx/6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1327 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a345) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d2d204) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6091 unrouted;       REAL time: 0 secs 

Phase 2: 4954 unrouted;       REAL time: 4 secs 

Phase 3: 1069 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.046     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.608     |  4.607      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.008     |  2.881      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.065     |  3.141      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.123      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 11 11:15:01 2011
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "TDC16_v2.vf"
Module <tdc16_v2> compiled
No errors in compilation
Analysis of file <tdc16_v2.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tdc16_v2>.
WARNING:Xst:852 - TDC16_v2.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - TDC16_v2.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <tdc16_v2> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <tdc16_v2>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
Analyzing module <XOR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <tdc16_v2>.
    Related source file is TDC16_v2.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <tdc16_v2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <tdc16_v2> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tdc16_v2, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     886  out of   2352    37%  
 Number of Slice Flip Flops:           780  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 259   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
-uc tdc16_v2.ucf -p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file "E:/P/TDC/2011/TDC32_20110309/TDC32/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2011\tdc32_20110309\tdc32\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 44640 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     775 out of  4,704   16%
    Number used as Flip Flops:                    415
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,327 out of  2,352   56%
    Number of Slices containing only related logic:  1,327 out of  1,327  100%
    Number of Slices containing unrelated logic:         0 out of  1,327    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,901
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx/6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1327 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a345) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d2d204) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6091 unrouted;       REAL time: 0 secs 

Phase 2: 4954 unrouted;       REAL time: 3 secs 

Phase 3: 1069 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.046     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.608     |  4.607      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.008     |  2.881      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.065     |  3.141      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.123      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon May 23 10:08:32 2011
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "TDC16_v2.vf"
Module <tdc16_v2> compiled
No errors in compilation
Analysis of file <tdc16_v2.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tdc16_v2>.
WARNING:Xst:852 - TDC16_v2.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - TDC16_v2.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <tdc16_v2> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <tdc16_v2>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
Analyzing module <XOR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <tdc16_v2>.
    Related source file is TDC16_v2.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <tdc16_v2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <tdc16_v2> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tdc16_v2, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     886  out of   2352    37%  
 Number of Slice Flip Flops:           780  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 259   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
-uc tdc16_v2.ucf -p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file "E:/P/TDC/2011/TDC32_20110309/TDC32/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2011\tdc32_20110309\tdc32\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 44640 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     775 out of  4,704   16%
    Number used as Flip Flops:                    415
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,327 out of  2,352   56%
    Number of Slices containing only related logic:  1,327 out of  1,327  100%
    Number of Slices containing unrelated logic:         0 out of  1,327    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,901
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx/6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1327 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a345) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d2d204) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6091 unrouted;       REAL time: 2 secs 

Phase 2: 4954 unrouted;       REAL time: 4 secs 

Phase 3: 1069 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.046     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.608     |  4.607      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.008     |  2.881      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.065     |  3.141      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.123      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon May 23 15:01:04 2011
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "TDC16_v2.vf"
Module <tdc16_v2> compiled
No errors in compilation
Analysis of file <tdc16_v2.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tdc16_v2>.
WARNING:Xst:852 - TDC16_v2.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - TDC16_v2.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <tdc16_v2> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <tdc16_v2>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
Analyzing module <XOR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <tdc16_v2>.
    Related source file is TDC16_v2.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <tdc16_v2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <tdc16_v2> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx/6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tdc16_v2, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     886  out of   2352    37%  
 Number of Slice Flip Flops:           780  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 259   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 31.680ns (Maximum Frequency: 31.566MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
-uc tdc16_v2.ucf -p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file "E:/P/TDC/2011/TDC32_20110309/TDC32/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2011\tdc32_20110309\tdc32\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 44640 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     775 out of  4,704   16%
    Number used as Flip Flops:                    415
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,327 out of  2,352   56%
    Number of Slices containing only related logic:  1,327 out of  1,327  100%
    Number of Slices containing unrelated logic:         0 out of  1,327    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,901
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx/6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1327 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a345) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d2d204) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6091 unrouted;       REAL time: 0 secs 

Phase 2: 4954 unrouted;       REAL time: 3 secs 

Phase 3: 1069 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.046     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.608     |  4.607      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.008     |  2.881      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.065     |  3.141      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.123      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Sat May 28 15:00:34 2011
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
e:\p\tdc\2013\chrono32c_67_march2013_cd\code\veriloq_ise_6.1\tdc32_20110309\tdc3
2/_ngo -uc tdc16_v2.ucf -p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file
"E:/P/TDC/2013/Chrono32C_67_March2013_CD/Code/Veriloq_ISE_6.1/TDC32_20110309/TDC
32/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module
"e:\p\tdc\2013\chrono32c_67_march2013_cd\code\veriloq_ise_6.1\tdc32_20110309\tdc
32\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 43728 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     775 out of  4,704   16%
    Number used as Flip Flops:                    415
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,327 out of  2,352   56%
    Number of Slices containing only related logic:  1,327 out of  1,327  100%
    Number of Slices containing unrelated logic:         0 out of  1,327    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,901
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1327 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a345) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................................
Phase 5.8 (Checksum:d35c4c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6091 unrouted;       REAL time: 2 secs 

Phase 2: 4957 unrouted;       REAL time: 4 secs 

Phase 3: 1129 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.064     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.515     |  4.514      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.449     |  1.520      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.234     |  1.500      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.101      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon May 13 16:07:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "TDC16_v2.vf"
Module <tdc16_v2> compiled
No errors in compilation
Analysis of file <tdc16_v2.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tdc16_v2>.
WARNING:Xst:852 - TDC16_v2.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - TDC16_v2.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <tdc16_v2> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <tdc16_v2>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <tdc16_v2>.
    Related source file is TDC16_v2.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <tdc16_v2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <tdc16_v2> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tdc16_v2, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     886  out of   2352    37%  
 Number of Slice Flip Flops:           780  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 259   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\tdc32_current/_ngo -uc tdc16_v2.ucf
-p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file "F:/TDC32_current/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "f:\tdc32_current\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 44648 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     775 out of  4,704   16%
    Number used as Flip Flops:                    415
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,328 out of  2,352   56%
    Number of Slices containing only related logic:  1,328 out of  1,328  100%
    Number of Slices containing unrelated logic:         0 out of  1,328    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,901
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1328 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a354) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d32376) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 6099 unrouted;       REAL time: 2 secs 

Phase 2: 4963 unrouted;       REAL time: 6 secs 

Phase 3: 1105 unrouted;       REAL time: 7 secs 

Phase 4: 0 unrouted;       REAL time: 7 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  242   |  0.066     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.558     |  4.557      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.037     |  3.261      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.039     |  1.152      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.045      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  1.099      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 15 14:51:09 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "TDC16_v2.vf"
Module <tdc16_v2> compiled
No errors in compilation
Analysis of file <tdc16_v2.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tdc16_v2>.
WARNING:Xst:852 - TDC16_v2.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - TDC16_v2.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <tdc16_v2> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <tdc16_v2>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <tdc16_v2>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <tdc16_v2>.
    Related source file is TDC16_v2.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <tdc16_v2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <tdc16_v2> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tdc16_v2, actual ratio is 39.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     894  out of   2352    38%  
 Number of Slice Flip Flops:           788  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 267   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\tdc32_current/_ngo -uc tdc16_v2.ucf
-p xc2s200-pq208-6 tdc16_v2.ngc tdc16_v2.ngd 

Reading NGO file "F:/TDC32_current/tdc16_v2.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "f:\tdc32_current\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "tdc16_v2.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 44648 kilobytes

Writing NGD file "tdc16_v2.ngd" ...

Writing NGDBUILD log file "tdc16_v2.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     783 out of  4,704   16%
    Number used as Flip Flops:                    423
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,337 out of  2,352   56%
    Number of Slices containing only related logic:  1,337 out of  1,337  100%
    Number of Slices containing unrelated logic:         0 out of  1,337    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,965
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tdc16_v2_map.mrp" for details.
Completed process "Map".

Mapping Module tdc16_v2 . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o tdc16_v2_map.ncd tdc16_v2.ngd tdc16_v2.pcf
Mapping Module tdc16_v2: DONE



Started process "Place & Route".





Constraints file: tdc16_v2.pcf

Loading device database for application Par from file "tdc16_v2_map.ncd".
   "tdc16_v2" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1337 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a3db) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d2e861) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file tdc16_v2.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 6123 unrouted;       REAL time: 2 secs 

Phase 2: 4979 unrouted;       REAL time: 7 secs 

Phase 3: 1116 unrouted;       REAL time: 7 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 8 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  250   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.663     |  5.091      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.372     |  1.303      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.201     |  3.243      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.113      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file tdc16_v2.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 15 15:13:05 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tdc16_v2 . . .
PAR command line: par -w -intstyle ise -ol std -t 1 tdc16_v2_map.ncd tdc16_v2.ncd tdc16_v2.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
No errors in compilation
Analysis of file <chrono32b.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono32b>.
WARNING:Xst:852 - Chrono32b.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - Chrono32b.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <chrono32b> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <chrono32b>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <chrono32b>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <chrono32b>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <chrono32b>.
    Related source file is Chrono32b.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <chrono32b> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <chrono32b> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chrono32b, actual ratio is 39.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     894  out of   2352    38%  
 Number of Slice Flip Flops:           788  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 267   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\chrono32b_current/_ngo -i -p
xc2s200-pq208-6 chrono32b.ngc chrono32b.ngd 

Reading NGO file "F:/Chrono32B_current/chrono32b.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "f:\chrono32b_current\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 43624 kilobytes

Writing NGD file "chrono32b.ngd" ...

Writing NGDBUILD log file "chrono32b.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     783 out of  4,704   16%
    Number used as Flip Flops:                    423
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,337 out of  2,352   56%
    Number of Slices containing only related logic:  1,337 out of  1,337  100%
    Number of Slices containing unrelated logic:         0 out of  1,337    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,965
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono32b_map.mrp" for details.
Completed process "Map".

Mapping Module chrono32b . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono32b_map.ncd chrono32b.ngd chrono32b.pcf
Mapping Module chrono32b: DONE



Started process "Place & Route".





Constraints file: chrono32b.pcf

Loading device database for application Par from file "chrono32b_map.ncd".
   "chrono32b" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs    0 out of 27      0%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1337 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a3db) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
........................................
Phase 5.8 (Checksum:d3c993) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file chrono32b.ncd.

Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 2 secs 


Phase 1: 6123 unrouted;       REAL time: 3 secs 

Phase 2: 4976 unrouted;       REAL time: 7 secs 

Phase 3: 1075 unrouted;       REAL time: 8 secs 

Phase 4: 0 unrouted;       REAL time: 8 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 8 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  250   |  0.078     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.596      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.691     |  5.076      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.065     |  3.125      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.047     |  2.808      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.292      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 8 secs 

Peak Memory Usage:  74 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono32b.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 15 16:23:47 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono32b . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono32b_map.ncd chrono32b.ncd chrono32b.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop_10bits_out(39:0)" is connected to too
   many source pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
No errors in compilation
Analysis of file <chrono32b.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono32b>.
WARNING:Xst:852 - Chrono32b.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - Chrono32b.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <chrono32b> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <chrono32b>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <chrono32b>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <chrono32b>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <chrono32b>.
    Related source file is Chrono32b.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <chrono32b> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <chrono32b> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chrono32b, actual ratio is 39.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     894  out of   2352    38%  
 Number of Slice Flip Flops:           788  out of   4704    16%  
 Number of 4 input LUTs:               277  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 267   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 144   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2013\chrono32b_fpga_r1/_ngo
-uc chrono32b.ucf -p xc2s200-pq208-6 chrono32b.ngc chrono32b.ngd 

Reading NGO file "E:/P/TDC/2013/Chrono32B_FPGA_R1/chrono32b.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2013\chrono32b_fpga_r1\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "chrono32b.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 43728 kilobytes

Writing NGD file "chrono32b.ngd" ...

Writing NGDBUILD log file "chrono32b.bld"...

NGDBUILD done.
Completed process "Translate".




Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     783 out of  4,704   16%
    Number used as Flip Flops:                    423
    Number used as Latches:                       360
  Number of 4 input LUTs:           590 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,337 out of  2,352   56%
    Number of Slices containing only related logic:  1,337 out of  1,337  100%
    Number of Slices containing unrelated logic:         0 out of  1,337    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:        1,006 out of  4,704   21%
      Number used as logic:                       590
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,965
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono32b_map.mrp" for details.
Completed process "Map".

Mapping Module chrono32b . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono32b_map.ncd chrono32b.ngd chrono32b.pcf
Mapping Module chrono32b: DONE



Started process "Place & Route".





Constraints file: chrono32b.pcf

Loading device database for application Par from file "chrono32b_map.ncd".
   "chrono32b" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1337 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a3db) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.......................................
Phase 5.8 (Checksum:d2e861) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono32b.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6123 unrouted;       REAL time: 2 secs 

Phase 2: 4979 unrouted;       REAL time: 4 secs 

Phase 3: 1116 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  250   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   89   |  1.663     |  5.091      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.372     |  1.303      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.201     |  3.243      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  2.113      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono32b.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri May 17 12:04:14 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono32b . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono32b_map.ncd chrono32b.ncd chrono32b.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
ERROR:HDLCompilers:26 - DACSimple.v line 82 expecting 'endcase', found '*'
Module <DACSimple> compiled
ERROR:HDLCompilers:26 - DACSimple.v line 83 expecting 'endmodule', found 'default'
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
Analysis of file <chrono32b.prj> failed.
--> 

Total memory usage is 47608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop_10bits_out(39:0)" is connected to too
   many source pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
ERROR:HDLCompilers:26 - DACSimple.v line 82 expecting 'endcase', found '*'
Module <DACSimple> compiled
ERROR:HDLCompilers:26 - DACSimple.v line 83 expecting 'endmodule', found 'default'
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
Analysis of file <chrono32b.prj> failed.
--> 

Total memory usage is 47608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop_10bits_out(39:0)" is connected to too
   many source pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
ERROR:HDLCompilers:26 - DACSimple.v line 82 expecting 'endcase', found '*'
Module <DACSimple> compiled
ERROR:HDLCompilers:26 - DACSimple.v line 83 expecting 'endmodule', found 'default'
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
Analysis of file <chrono32b.prj> failed.
--> 

Total memory usage is 47608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
ERROR:HDLCompilers:26 - DACSimple.v line 82 expecting 'endcase', found '*'
Module <DACSimple> compiled
ERROR:HDLCompilers:26 - DACSimple.v line 83 expecting 'endmodule', found 'default'
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
Analysis of file <chrono32b.prj> failed.
--> 

Total memory usage is 47608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop_10bits_out(39:0)" is connected to too
   many source pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
ERROR:HDLCompilers:26 - DACSimple.v line 82 expecting 'endcase', found '*'
Module <DACSimple> compiled
ERROR:HDLCompilers:26 - DACSimple.v line 83 expecting 'endmodule', found 'default'
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
Analysis of file <chrono32b.prj> failed.
--> 

Total memory usage is 47608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
No errors in compilation
Analysis of file <control_unit.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Registers                        : 28
  1-bit register                   : 22
  6-bit register                   : 1
  8-bit register                   : 3
  9-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 6
  8-bit up counter                 : 1
  4-bit up counter                 : 4
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 3
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <control_unit> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <testcounter> ...

Optimizing unit <UA_Transmitter1> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_unit, actual ratio is 4.
FlipFlop XLXI_41_c2_cstate_FFd2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     103  out of   2352     4%  
 Number of Slice Flip Flops:           127  out of   4704     2%  
 Number of 4 input LUTs:               130  out of   4704     2%  
 Number of bonded IOBs:                105  out of    144    72%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG                  | 127   |
XLXI_41_u2_startbitsync(XLXI_41_u2__n00091:O)| NONE(*)(XLXI_41_u2_start)| 1     |
XLXI_41_c2_cstate_FFd7:Q           | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 10.332ns (Maximum Frequency: 96.787MHz)
   Minimum input arrival time before clock: 3.600ns
   Maximum output required time after clock: 16.931ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
ERROR:HDLCompilers:26 - DACSimple.v line 82 expecting 'endcase', found '*'
Module <DACSimple> compiled
ERROR:HDLCompilers:26 - DACSimple.v line 83 expecting 'endmodule', found 'default'
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
Analysis of file <chrono32b.prj> failed.
--> 

Total memory usage is 47608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32b.vf"
Module <chrono32b> compiled
No errors in compilation
Analysis of file <chrono32b.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono32b>.
WARNING:Xst:852 - Chrono32b.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - Chrono32b.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <chrono32b> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <chrono32b>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <chrono32b>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <chrono32b>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <chrono32b>.
    Related source file is Chrono32b.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <chrono32b> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <chrono32b> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_26_Accum_0> is unconnected in block <chrono32b>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_26_Accum_1> is unconnected in block <chrono32b>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_9_Accum_0> is unconnected in block <chrono32b>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_9_Accum_1> is unconnected in block <chrono32b>.
Found area constraint ratio of 100 (+ 5) on block chrono32b, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     890  out of   2352    37%  
 Number of Slice Flip Flops:           784  out of   4704    16%  
 Number of 4 input LUTs:               269  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 267   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 140   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2013\chrono32b_fpga_r1/_ngo
-uc chrono32b.ucf -p xc2s200-pq208-6 chrono32b.ngc chrono32b.ngd 

Reading NGO file "E:/P/TDC/2013/Chrono32B_FPGA_R1/chrono32b.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2013\chrono32b_fpga_r1\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "chrono32b.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 43728 kilobytes

Writing NGD file "chrono32b.ngd" ...

Writing NGDBUILD log file "chrono32b.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     779 out of  4,704   16%
    Number used as Flip Flops:                    419
    Number used as Latches:                       360
  Number of 4 input LUTs:           582 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,332 out of  2,352   56%
    Number of Slices containing only related logic:  1,332 out of  1,332  100%
    Number of Slices containing unrelated logic:         0 out of  1,332    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          998 out of  4,704   21%
      Number used as logic:                       582
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,861
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  79 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono32b_map.mrp" for details.
Completed process "Map".

Mapping Module chrono32b . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono32b_map.ncd chrono32b.ngd chrono32b.pcf
Mapping Module chrono32b: DONE



Started process "Place & Route".





Constraints file: chrono32b.pcf

Loading device database for application Par from file "chrono32b_map.ncd".
   "chrono32b" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1332 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a2cd) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....................................
Phase 5.8 (Checksum:d2e5f0) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono32b.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6093 unrouted;       REAL time: 0 secs 

Phase 2: 4948 unrouted;       REAL time: 4 secs 

Phase 3: 1111 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  250   |  0.077     |  0.543      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.596      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   87   |  1.586     |  4.585      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.056     |  3.155      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.010     |  3.274      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  3.018      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono32b.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri May 31 09:10:50 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono32b . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono32b_map.ncd chrono32b.ncd chrono32b.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop_10bits_out(39:0)" is connected to too
   many source pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32c.vf"
Module <chrono32c> compiled
No errors in compilation
Analysis of file <chrono32c.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono32c>.
WARNING:Xst:852 - Chrono32c.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - Chrono32c.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <chrono32c> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <chrono32c>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <chrono32c>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <chrono32c>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <chrono32c>.
    Related source file is Chrono32c.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <chrono32c> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <chrono32c> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_26_Accum_0> is unconnected in block <chrono32c>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_26_Accum_1> is unconnected in block <chrono32c>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_9_Accum_0> is unconnected in block <chrono32c>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_9_Accum_1> is unconnected in block <chrono32c>.
Found area constraint ratio of 100 (+ 5) on block chrono32c, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     890  out of   2352    37%  
 Number of Slice Flip Flops:           784  out of   4704    16%  
 Number of 4 input LUTs:               269  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 267   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 140   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2013\chrono32c_fpga_r2/_ngo
-uc chrono32c.ucf -p xc2s200-pq208-6 chrono32c.ngc chrono32c.ngd 

Reading NGO file "E:/P/TDC/2013/Chrono32C_FPGA_R2/chrono32c.ngc" ...
Reading component libraries for design expansion...
Launcher: "drom.ngo" is up to date.
Loading design module "e:\p\tdc\2013\chrono32c_fpga_r2\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "chrono32c.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 43728 kilobytes

Writing NGD file "chrono32c.ngd" ...

Writing NGDBUILD log file "chrono32c.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     779 out of  4,704   16%
    Number used as Flip Flops:                    419
    Number used as Latches:                       360
  Number of 4 input LUTs:           582 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,332 out of  2,352   56%
    Number of Slices containing only related logic:  1,332 out of  1,332  100%
    Number of Slices containing unrelated logic:         0 out of  1,332    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          998 out of  4,704   21%
      Number used as logic:                       582
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,861
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono32c_map.mrp" for details.
Completed process "Map".

Mapping Module chrono32c . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono32c_map.ncd chrono32c.ngd chrono32c.pcf
Mapping Module chrono32c: DONE



Started process "Place & Route".





Constraints file: chrono32c.pcf

Loading device database for application Par from file "chrono32c_map.ncd".
   "chrono32c" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1332 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a2cd) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................................
Phase 5.8 (Checksum:d3840b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono32c.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6093 unrouted;       REAL time: 2 secs 

Phase 2: 4951 unrouted;       REAL time: 4 secs 

Phase 3: 1150 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  250   |  0.078     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   87   |  1.563     |  4.562      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.036     |  3.096      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.036     |  3.080      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  1.769      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono32c.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 04 14:58:41 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono32c . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono32c_map.ncd chrono32c.ncd chrono32c.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/Measuring_Unit_jhdparse_tcl.rsp
deleting __projnav/TDC16_v2_jhdparse_tcl.rsp
deleting tdc16_v2.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ngc
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting ildce40_1_gebus.lso
deleting ildce40_1_gebus.syr
deleting ildce40_1_gebus.prj
deleting ildce40_1_gebus.sprj
deleting ildce40_1_gebus.ana
deleting ildce40_1_gebus.stx
deleting ildce40_1_gebus.cmd_log
deleting ildce40_1_gebus.ngc
deleting ildce40_1_gebus.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting ildce40_1_gebus.ngd
deleting ildce40_1_gebus_ngdbuild.nav
deleting ildce40_1_gebus.bld
deleting .untf
deleting ildce40_1_gebus.cmd_log
deleting ildce40_1_gebus_map.ncd
deleting ildce40_1_gebus.ngm
deleting ildce40_1_gebus.pcf
deleting ildce40_1_gebus.nc1
deleting ildce40_1_gebus.mrp
deleting ildce40_1_gebus_map.mrp
deleting ildce40_1_gebus.mdf
deleting __projnav/map.log
deleting ildce40_1_gebus.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting ildce40_1_gebus.twr
deleting ildce40_1_gebus.twx
deleting ildce40_1_gebus.tsi
deleting ildce40_1_gebus.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting ildce40_1_gebus.ncd
deleting ildce40_1_gebus.par
deleting ildce40_1_gebus.pad
deleting ildce40_1_gebus_pad.txt
deleting ildce40_1_gebus_pad.csv
deleting ildce40_1_gebus.pad_txt
deleting ildce40_1_gebus.dly
deleting reportgen.log
deleting ildce40_1_gebus.xpi
deleting ildce40_1_gebus.grf
deleting ildce40_1_gebus.itr
deleting ildce40_1_gebus_last_par.ncd
deleting __projnav/par.log
deleting ildce40_1_gebus.placed_ncd_tracker
deleting ildce40_1_gebus.routed_ncd_tracker
deleting ildce40_1_gebus.cmd_log
deleting ildce40_1_gebus_map_fpga_editor.log
deleting ildce40_1_gebus_fpga_editor.out
deleting ildce40_1_gebus_fpga_editor.log
deleting __projnav/pfea_tcl.rsp
deleting __projnav/parFloorPlanner.rsp
deleting ildce40_1_gebus.mfp
deleting vernier40.lso
deleting vernier40.syr
deleting vernier40.prj
deleting vernier40.sprj
deleting vernier40.ana
deleting vernier40.stx
deleting vernier40.cmd_log
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting vernier40.ngd
deleting vernier40_ngdbuild.nav
deleting vernier40.bld
deleting .untf
deleting vernier40.cmd_log
deleting vernier40_map.ncd
deleting vernier40.ngm
deleting vernier40.pcf
deleting vernier40.nc1
deleting vernier40.mrp
deleting vernier40_map.mrp
deleting vernier40.mdf
deleting __projnav/map.log
deleting vernier40.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting vernier40.twr
deleting vernier40.twx
deleting vernier40.tsi
deleting vernier40.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting vernier40.ncd
deleting vernier40.par
deleting vernier40.pad
deleting vernier40_pad.txt
deleting vernier40_pad.csv
deleting vernier40.pad_txt
deleting vernier40.dly
deleting reportgen.log
deleting vernier40.xpi
deleting vernier40.grf
deleting vernier40.itr
deleting vernier40_last_par.ncd
deleting __projnav/par.log
deleting vernier40.placed_ncd_tracker
deleting vernier40.routed_ncd_tracker
deleting vernier40.cmd_log
deleting vernier40_map_fpga_editor.log
deleting vernier40_fpga_editor.out
deleting vernier40_fpga_editor.log
deleting __projnav/pfea_tcl.rsp
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting testcounter.lso
deleting testcounter.syr
deleting testcounter.prj
deleting testcounter.sprj
deleting testcounter.ana
deleting testcounter.stx
deleting testcounter.cmd_log
deleting testcounter.lso
deleting testcounter.syr
deleting testcounter.prj
deleting testcounter.sprj
deleting testcounter.ana
deleting testcounter.stx
deleting testcounter.cmd_log
deleting testcounter.ngc
deleting testcounter.ngr
deleting testcounter.spl
deleting __projnav/jhdparse.log
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting testcounter.lso
deleting testcounter.syr
deleting testcounter.prj
deleting testcounter.sprj
deleting testcounter.ana
deleting testcounter.stx
deleting testcounter.cmd_log
deleting testcounter.ngc
deleting testcounter.ngr
deleting testcounter.spl
deleting __projnav/jhdparse.log
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting control_unit.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting control_unit.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting __projnav/TDC16_v2_jhdparse_tcl.rsp
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting tdc16_v2.vf
deleting control_unit.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting testcounter.lso
deleting testcounter.syr
deleting testcounter.prj
deleting testcounter.sprj
deleting testcounter.ana
deleting testcounter.stx
deleting testcounter.cmd_log
deleting testcounter.ngc
deleting testcounter.ngr
deleting testcounter.spl
deleting __projnav/jhdparse.log
deleting cu_hmi.lso
deleting cu_hmi.syr
deleting cu_hmi.prj
deleting cu_hmi.sprj
deleting cu_hmi.ana
deleting cu_hmi.stx
deleting cu_hmi.cmd_log
deleting cu_hmi.lso
deleting cu_hmi.syr
deleting cu_hmi.prj
deleting cu_hmi.sprj
deleting cu_hmi.ana
deleting cu_hmi.stx
deleting cu_hmi.cmd_log
deleting cu_hmi.ngc
deleting cu_hmi.ngr
deleting IR_decoder.lso
deleting IR_decoder.syr
deleting IR_decoder.prj
deleting IR_decoder.sprj
deleting IR_decoder.ana
deleting IR_decoder.stx
deleting IR_decoder.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting IR_decoder.spl
deleting __projnav/jhdparse.log
deleting __projnav/Control_Unit_jhdparse_tcl.rsp
deleting control_unit.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2011\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2013\chrono32c_67_march2013_cd\code\veriloq_ise_6.1\tdc32_20110309\tdc32/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/stop_channel_jhdparse_tcl.rsp
deleting __projnav/TDC16_v2_jhdparse_tcl.rsp
deleting stop_channel.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\tdc32_current/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.prm
deleting tdc16_v2.isc
deleting tdc16_v2.svf
deleting xilinx.sys
deleting tdc16_v2.mcs
deleting tdc16_v2.exo
deleting tdc16_v2.hex
deleting tdc16_v2.tek
deleting tdc16_v2.dst
deleting tdc16_v2.dst_compressed
deleting tdc16_v2.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/Registers_26bit_jhdparse_tcl.rsp
deleting __projnav/stop_channel_jhdparse_tcl.rsp
deleting __projnav/Registers_26bit_jhdparse_tcl.rsp
deleting registers_26bit.vf
deleting stop_channel.vf
deleting tdc16_v2.lso
deleting tdc16_v2.syr
deleting tdc16_v2.prj
deleting tdc16_v2.sprj
deleting tdc16_v2.ana
deleting tdc16_v2.stx
deleting tdc16_v2.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting tdc16_v2.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting tdc16_v2.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\tdc32_current/_ngo
deleting tdc16_v2.ngd
deleting tdc16_v2_ngdbuild.nav
deleting tdc16_v2.bld
deleting tdc16_v2.ucf.untf
deleting tdc16_v2.cmd_log
deleting tdc16_v2_map.ncd
deleting tdc16_v2.ngm
deleting tdc16_v2.pcf
deleting tdc16_v2.nc1
deleting tdc16_v2.mrp
deleting tdc16_v2_map.mrp
deleting tdc16_v2.mdf
deleting __projnav/map.log
deleting tdc16_v2.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting tdc16_v2.twr
deleting tdc16_v2.twx
deleting tdc16_v2.tsi
deleting tdc16_v2.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting tdc16_v2.ncd
deleting tdc16_v2.par
deleting tdc16_v2.pad
deleting tdc16_v2_pad.txt
deleting tdc16_v2_pad.csv
deleting tdc16_v2.pad_txt
deleting tdc16_v2.dly
deleting reportgen.log
deleting tdc16_v2.xpi
deleting tdc16_v2.grf
deleting tdc16_v2.itr
deleting tdc16_v2_last_par.ncd
deleting __projnav/par.log
deleting tdc16_v2.placed_ncd_tracker
deleting tdc16_v2.routed_ncd_tracker
deleting tdc16_v2.cmd_log
deleting __projnav/tdc16_v2_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting tdc16_v2.ut
deleting tdc16_v2.bgn
deleting tdc16_v2.rbt
deleting tdc16_v2.ll
deleting tdc16_v2.msk
deleting tdc16_v2.drc
deleting tdc16_v2.nky
deleting tdc16_v2.bit
deleting tdc16_v2.bin
deleting tdc16_v2.isc
deleting tdc16_v2.cmd_log
deleting tdc16_v2.ace
deleting xilinx.sys
deleting tdc16_v2.mpm
deleting tdc16_v2.mcs
deleting tdc16_v2.prm
deleting tdc16_v2.dst
deleting tdc16_v2.exo
deleting tdc16_v2.tek
deleting tdc16_v2.hex
deleting tdc16_v2.svf
deleting tdc16_v2.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.prm
deleting tdc16_v2.isc
deleting tdc16_v2.svf
deleting xilinx.sys
deleting tdc16_v2.mcs
deleting tdc16_v2.exo
deleting tdc16_v2.hex
deleting tdc16_v2.tek
deleting tdc16_v2.dst
deleting tdc16_v2.dst_compressed
deleting tdc16_v2.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/stop_channel_jhdparse_tcl.rsp
deleting __projnav/Registers_26bit_jhdparse_tcl.rsp
deleting __projnav/TDC16_v2_jhdparse_tcl.rsp
deleting __projnav/Chrono32b_jhdparse_tcl.rsp
deleting chrono32b.vf
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\chrono32b_current/_ngo
deleting chrono32b.ngd
deleting chrono32b_ngdbuild.nav
deleting chrono32b.bld
deleting .untf
deleting chrono32b.cmd_log
deleting chrono32b_map.ncd
deleting chrono32b.ngm
deleting chrono32b.pcf
deleting chrono32b.nc1
deleting chrono32b.mrp
deleting chrono32b_map.mrp
deleting chrono32b.mdf
deleting __projnav/map.log
deleting chrono32b.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting chrono32b.twr
deleting chrono32b.twx
deleting chrono32b.tsi
deleting chrono32b.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting chrono32b.ncd
deleting chrono32b.par
deleting chrono32b.pad
deleting chrono32b_pad.txt
deleting chrono32b_pad.csv
deleting chrono32b.pad_txt
deleting chrono32b.dly
deleting reportgen.log
deleting chrono32b.xpi
deleting chrono32b.grf
deleting chrono32b.itr
deleting chrono32b_last_par.ncd
deleting __projnav/par.log
deleting chrono32b.placed_ncd_tracker
deleting chrono32b.routed_ncd_tracker
deleting chrono32b.cmd_log
deleting __projnav/chrono32b_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting chrono32b.ut
deleting chrono32b.bgn
deleting chrono32b.rbt
deleting chrono32b.ll
deleting chrono32b.msk
deleting chrono32b.drc
deleting chrono32b.nky
deleting chrono32b.bit
deleting chrono32b.bin
deleting chrono32b.isc
deleting chrono32b.cmd_log
deleting chrono32b.ace
deleting xilinx.sys
deleting chrono32b.mpm
deleting chrono32b.mcs
deleting chrono32b.prm
deleting chrono32b.dst
deleting chrono32b.exo
deleting chrono32b.tek
deleting chrono32b.hex
deleting chrono32b.svf
deleting chrono32b.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/stop_channel_jhdparse_tcl.rsp
deleting __projnav/Registers_26bit_jhdparse_tcl.rsp
deleting __projnav/Chrono32b_jhdparse_tcl.rsp
deleting chrono32b.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2013\chrono32b_fpga_r1/_ngo
deleting chrono32b.ngd
deleting chrono32b_ngdbuild.nav
deleting chrono32b.bld
deleting chrono32b.ucf.untf
deleting chrono32b.cmd_log
deleting chrono32b_map.ncd
deleting chrono32b.ngm
deleting chrono32b.pcf
deleting chrono32b.nc1
deleting chrono32b.mrp
deleting chrono32b_map.mrp
deleting chrono32b.mdf
deleting __projnav/map.log
deleting chrono32b.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting chrono32b.twr
deleting chrono32b.twx
deleting chrono32b.tsi
deleting chrono32b.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting chrono32b.ncd
deleting chrono32b.par
deleting chrono32b.pad
deleting chrono32b_pad.txt
deleting chrono32b_pad.csv
deleting chrono32b.pad_txt
deleting chrono32b.dly
deleting reportgen.log
deleting chrono32b.xpi
deleting chrono32b.grf
deleting chrono32b.itr
deleting chrono32b_last_par.ncd
deleting __projnav/par.log
deleting chrono32b.placed_ncd_tracker
deleting chrono32b.routed_ncd_tracker
deleting chrono32b.cmd_log
deleting __projnav/chrono32b_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting chrono32b.ut
deleting chrono32b.bgn
deleting chrono32b.rbt
deleting chrono32b.ll
deleting chrono32b.msk
deleting chrono32b.drc
deleting chrono32b.nky
deleting chrono32b.bit
deleting chrono32b.bin
deleting chrono32b.isc
deleting chrono32b.cmd_log
deleting chrono32b.ace
deleting xilinx.sys
deleting chrono32b.mpm
deleting chrono32b.mcs
deleting chrono32b.prm
deleting chrono32b.dst
deleting chrono32b.exo
deleting chrono32b.tek
deleting chrono32b.hex
deleting chrono32b.svf
deleting chrono32b.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting chrono32b.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting chrono32b.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting chrono32b.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting control_unit.lso
deleting control_unit.syr
deleting control_unit.prj
deleting control_unit.sprj
deleting control_unit.ana
deleting control_unit.stx
deleting control_unit.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting control_unit.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting control_unit.ngr
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting control_unit.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting control_unit.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting chrono32b.lso
deleting chrono32b.syr
deleting chrono32b.prj
deleting chrono32b.sprj
deleting chrono32b.ana
deleting chrono32b.stx
deleting chrono32b.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting control_unit.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32b.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting control_unit.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32b.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2013\chrono32b_fpga_r1/_ngo
deleting chrono32b.ngd
deleting chrono32b_ngdbuild.nav
deleting chrono32b.bld
deleting chrono32b.ucf.untf
deleting chrono32b.cmd_log
deleting chrono32b_map.ncd
deleting chrono32b.ngm
deleting chrono32b.pcf
deleting chrono32b.nc1
deleting chrono32b.mrp
deleting chrono32b_map.mrp
deleting chrono32b.mdf
deleting __projnav/map.log
deleting chrono32b.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting chrono32b.twr
deleting chrono32b.twx
deleting chrono32b.tsi
deleting chrono32b.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting chrono32b.ncd
deleting chrono32b.par
deleting chrono32b.pad
deleting chrono32b_pad.txt
deleting chrono32b_pad.csv
deleting chrono32b.pad_txt
deleting chrono32b.dly
deleting reportgen.log
deleting chrono32b.xpi
deleting chrono32b.grf
deleting chrono32b.itr
deleting chrono32b_last_par.ncd
deleting __projnav/par.log
deleting chrono32b.placed_ncd_tracker
deleting chrono32b.routed_ncd_tracker
deleting chrono32b.cmd_log
deleting __projnav/chrono32b_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting chrono32b.ut
deleting chrono32b.bgn
deleting chrono32b.rbt
deleting chrono32b.ll
deleting chrono32b.msk
deleting chrono32b.drc
deleting chrono32b.nky
deleting chrono32b.bit
deleting chrono32b.bin
deleting chrono32b.isc
deleting chrono32b.cmd_log
deleting chrono32b.ace
deleting xilinx.sys
deleting chrono32b.mpm
deleting chrono32b.mcs
deleting chrono32b.prm
deleting chrono32b.dst
deleting chrono32b.exo
deleting chrono32b.tek
deleting chrono32b.hex
deleting chrono32b.svf
deleting chrono32b.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/Chrono32c_jhdparse_tcl.rsp
deleting chrono32c.vf
deleting control_unit.vf
deleting top_drom.vf
deleting clk_mul.vf
deleting dacs.vf
deleting start_channel.vf
deleting vernier40.vf
deleting ildce40_1_gebus.vf
deleting ildce16_1_gebus.vf
deleting ildce8_1_gebus.vf
deleting imult_andline40.vf
deleting imult_andline16.vf
deleting imult_andline8.vf
deleting ixorcyline40_d.vf
deleting ixorcyline16_d.vf
deleting ixorcyline8_d.vf
deleting synclogic1.vf
deleting maincount8channel.vf
deleting cc24ce.vf
deleting cc8ce1.vf
deleting registers_26bit.vf
deleting dff_26bits.vf
deleting myfd8ce.vf
deleting eight_stop_channels.vf
deleting stop_channel.vf
deleting chrono32c.lso
deleting chrono32c.syr
deleting chrono32c.prj
deleting chrono32c.sprj
deleting chrono32c.ana
deleting chrono32c.stx
deleting chrono32c.cmd_log
deleting cu_hmi.ngc
deleting IR_decoder.ngc
deleting testcounter.ngc
deleting control_unit.ngc
deleting ildce40_1_gebus.ngc
deleting vernier40.ngc
deleting chrono32c.ngc
deleting cu_hmi.ngr
deleting IR_decoder.ngr
deleting testcounter.ngr
deleting control_unit.ngr
deleting ildce40_1_gebus.ngr
deleting vernier40.ngr
deleting chrono32c.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting e:\p\tdc\2013\chrono32c_fpga_r2/_ngo
deleting chrono32c.ngd
deleting chrono32c_ngdbuild.nav
deleting chrono32c.bld
deleting chrono32c.ucf.untf
deleting chrono32c.cmd_log
deleting chrono32c_map.ncd
deleting chrono32c.ngm
deleting chrono32c.pcf
deleting chrono32c.nc1
deleting chrono32c.mrp
deleting chrono32c_map.mrp
deleting chrono32c.mdf
deleting __projnav/map.log
deleting chrono32c.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting chrono32c.twr
deleting chrono32c.twx
deleting chrono32c.tsi
deleting chrono32c.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting chrono32c.ncd
deleting chrono32c.par
deleting chrono32c.pad
deleting chrono32c_pad.txt
deleting chrono32c_pad.csv
deleting chrono32c.pad_txt
deleting chrono32c.dly
deleting reportgen.log
deleting chrono32c.xpi
ERROR: error deleting "chrono32c.xpi": permission denied
deleting chrono32c.grf
deleting chrono32c.itr
deleting chrono32c_last_par.ncd
deleting __projnav/par.log
deleting chrono32c.placed_ncd_tracker
deleting chrono32c.routed_ncd_tracker
deleting chrono32c.cmd_log
deleting __projnav/chrono32c_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting chrono32c.ut
deleting chrono32c.bgn
deleting chrono32c.rbt
deleting chrono32c.ll
deleting chrono32c.msk
deleting chrono32c.drc
deleting chrono32c.nky
deleting chrono32c.bit
deleting chrono32c.bin
deleting chrono32c.isc
deleting chrono32c.cmd_log
deleting chrono32c.ace
deleting xilinx.sys
deleting chrono32c.mpm
deleting chrono32c.mcs
deleting chrono32c.prm
deleting chrono32c.dst
deleting chrono32c.exo
deleting chrono32c.tek
deleting chrono32c.hex
deleting chrono32c.svf
deleting chrono32c.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting ildce40_1_gebus.prj
deleting ildce40_1_gebus.prj
deleting __projnav/ildce40_1_gebus.xst
deleting ./xst
deleting vernier40.prj
deleting vernier40.prj
deleting __projnav/vernier40.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting testcounter.prj
deleting testcounter.prj
deleting __projnav/testcounter.xst
deleting ./xst
deleting testcounter.prj
deleting testcounter.prj
deleting __projnav/testcounter.xst
deleting ./xst
deleting testcounter.prj
deleting testcounter.prj
deleting __projnav/testcounter.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting testcounter.prj
deleting testcounter.prj
deleting __projnav/testcounter.xst
deleting ./xst
deleting cu_hmi.prj
deleting cu_hmi.prj
deleting __projnav/cu_hmi.xst
deleting ./xst
deleting cu_hmi.prj
deleting cu_hmi.prj
deleting __projnav/cu_hmi.xst
deleting ./xst
deleting IR_decoder.prj
deleting IR_decoder.prj
deleting __projnav/IR_decoder.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting tdc16_v2.prj
deleting tdc16_v2.prj
deleting __projnav/tdc16_v2.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting control_unit.prj
deleting control_unit.prj
deleting __projnav/control_unit.xst
deleting ./xst
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32b.prj
deleting chrono32b.prj
deleting __projnav/chrono32b.xst
deleting ./xst
deleting chrono32c.prj
deleting chrono32c.prj
deleting __projnav/chrono32c.xst
deleting ./xst
deleting __projnav/32V7.gfl
deleting __projnav/32V7_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "teststart" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "StopSync(7:0)" is connected to source pins and/or
   IO ports while there is no load pin connected to it
WARNING:DesignEntry:15 - Bus "XLXN_12(39:0)" is connected to too many source
   pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "doutrdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "rx1out" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "count(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "ovf26" is connected to source pins and/or IO ports
   while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "ver_stop_10bits_out(39:0)" is connected to too
   many source pins and/or IO Ports. A Wired Or connection will be used
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".



Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:Xst:878 - drom.v line 96: Unrecognized directive. Ignoring.
Compiling source file "drom.v"
Module <drom> compiled
Compiling source file "select_out.v"
Module <select_out> compiled
Compiling source file "top_drom.vf"
Module <top_drom> compiled
Compiling source file "cu_hmiold.v"
Compiling source file "UA_Transmitte1.v"
Module <cu_hmi> compiled
Module <UA_Transmitter1> compiled
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "IR_decoder.v"
Module <IR_decoder> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "Control_Unit.vf"
Module <IBUF8_MXILINX_control_unit> compiled
Module <control_unit> compiled
Compiling source file "DACSimple.v"
Module <DACSimple> compiled
Compiling source file "DACs.vf"
Module <dacs> compiled
Compiling source file "fpgaselout.v"
Module <fpgaselout> compiled
Compiling source file "ildce16_1_GEbus.vf"
Module <ildce16_1_gebus> compiled
Compiling source file "ildce8_1_GEbus.vf"
Module <ildce8_1_gebus> compiled
Compiling source file "ildce40_1_gebus.vf"
Module <ildce40_1_gebus> compiled
Compiling source file "imult_andline16.vf"
Module <imult_andline16> compiled
Compiling source file "imult_andline8.vf"
Module <imult_andline8> compiled
Compiling source file "imult_andline40.vf"
Module <imult_andline40> compiled
Compiling source file "ixorcyline16_d.vf"
Module <ixorcyline16_d> compiled
Compiling source file "ixorcyline8_d.vf"
Module <ixorcyline8_d> compiled
Compiling source file "ixorcyline40_d.vf"
Module <ixorcyline40_d> compiled
Compiling source file "sel_vernier.v"
Module <sel_vernier> compiled
Compiling source file "vernier40.vf"
Module <vernier40> compiled
Compiling source file "synclogic1.vf"
Module <synclogic1> compiled
Compiling source file "start_channel.vf"
Module <start_channel> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "myfd8ce.vf"
Module <myfd8ce> compiled
Compiling source file "DFF_26bits.vf"
Module <dff_26bits> compiled
Compiling source file "Registers_26bit.vf"
Module <registers_26bit> compiled
Compiling source file "Registers26bit_interface.v"
Module <Registers26bit_interface> compiled
Compiling source file "MainCount8Channel.vf"
Module <maincount8channel> compiled
Compiling source file "pencoder40_binary.v"
Module <pencoder40_binary> compiled
Compiling source file "stop_channel.vf"
Module <stop_channel> compiled
Compiling source file "eight_stop_channels.vf"
Module <eight_stop_channels> compiled
Compiling source file "Chrono32c.vf"
Module <chrono32c> compiled
No errors in compilation
Analysis of file <chrono32c.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono32c>.
WARNING:Xst:852 - Chrono32c.vf line 69: Unconnected input port 'sel_flag' of instance 'Main_Reading' is tied to GND.
WARNING:Xst:852 - Chrono32c.vf line 73: Unconnected input port 'teststart' of instance 'start_vernier' is tied to GND.
Module <chrono32c> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R5C26" for instance <Main_Reading> in unit <chrono32c>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <start_vernier> in unit <chrono32c>.
    Set user-defined property "RLOC_ORIGIN =  R8C3" for instance <XLXI_29> in unit <chrono32c>.
Analyzing module <control_unit>.
Module <control_unit> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <control_unit>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <IBUF8_MXILINX_control_unit>.
Module <IBUF8_MXILINX_control_unit> is correct for synthesis.
 
Analyzing module <top_drom>.
Module <top_drom> is correct for synthesis.
 
Analyzing module <drom>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Analyzing module <select_out>.
Module <select_out> is correct for synthesis.
 
Analyzing module <IR_decoder>.
Module <IR_decoder> is correct for synthesis.
 
Analyzing module <cu_hmi>.
Module <cu_hmi> is correct for synthesis.
 
Analyzing module <UA_Transmitter1>.
Module <UA_Transmitter1> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <OBUF>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <AND2B1>.
Analyzing module <dacs>.
Module <dacs> is correct for synthesis.
 
Analyzing module <DACSimple>.
Module <DACSimple> is correct for synthesis.
 
Analyzing module <OBUF_F_24>.
Analyzing module <fpgaselout>.
Module <fpgaselout> is correct for synthesis.
 
Analyzing module <maincount8channel>.
WARNING:Xst:852 - MainCount8Channel.vf line 44: Unconnected input port 'tc' of instance 'XLXI_3' is tied to GND.
Module <maincount8channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <maincount8channel>.
    Set user-defined property "RLOC =  R5C3" for instance <XLXI_2> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <maincount8channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <maincount8channel>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <registers_26bit>.
Module <registers_26bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_37> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_38> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_39> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R3C0" for instance <XLXI_40> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_41> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R5C0" for instance <XLXI_42> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_43> in unit <registers_26bit>.
    Set user-defined property "RLOC =  R7C0" for instance <XLXI_44> in unit <registers_26bit>.
Analyzing module <dff_26bits>.
Module <dff_26bits> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C4" for instance <XLXI_5> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C8" for instance <XLXI_6> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S1" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C12.S0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <dff_26bits>.
    Set user-defined property "RLOC =  R0C13.S1" for instance <XLXI_10> in unit <dff_26bits>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <dff_26bits>.
Analyzing module <myfd8ce>.
Module <myfd8ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <myfd8ce>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <I_Q7> in unit <myfd8ce>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <myfd8ce>.
Analyzing module <Registers26bit_interface>.
Module <Registers26bit_interface> is correct for synthesis.
 
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <start_channel>.
Module <start_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C2" for instance <XLXI_1> in unit <start_channel>.
    Set user-defined property "RLOC =  R1C0" for instance <XLXI_2> in unit <start_channel>.
Analyzing module <vernier40>.
Module <vernier40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <latchline> in unit <vernier40>.
    Set user-defined property "RLOC =  R1C0" for instance <xorline> in unit <vernier40>.
Analyzing module <imult_andline40>.
Module <imult_andline40> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <andline_a> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C8" for instance <andline_b> in unit <imult_andline40>.
    Set user-defined property "RLOC =  R0C16" for instance <andline_c> in unit <imult_andline40>.
Analyzing module <imult_andline16>.
Module <imult_andline16> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <and_8> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <and_9> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <and_10> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <and_11> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <and_12> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <and_13> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <and_14> in unit <imult_andline16>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <and_15> in unit <imult_andline16>.
Analyzing module <MULT_AND>.
Analyzing module <imult_andline8>.
Module <imult_andline8> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <and_0> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <and_1> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <and_2> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <and_3> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <and_4> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <and_5> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <and_6> in unit <imult_andline8>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <and_7> in unit <imult_andline8>.
Analyzing module <ildce40_1_gebus>.
Module <ildce40_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <latchline_a> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C8" for instance <latchline_b> in unit <ildce40_1_gebus>.
    Set user-defined property "RLOC =  R0C16" for instance <latchline_c> in unit <ildce40_1_gebus>.
Analyzing module <ildce16_1_gebus>.
Module <ildce16_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_8> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_9> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_10> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_11> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_12> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_13> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_14> in unit <ildce16_1_gebus>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <latch_15> in unit <ildce16_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_15> in unit <ildce16_1_gebus>.
Analyzing module <LDCE_1>.
Analyzing module <ildce8_1_gebus>.
Module <ildce8_1_gebus> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_0> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_1> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_2> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_3> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_4> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_5> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_6> in unit <ildce8_1_gebus>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <latch_7> in unit <ildce8_1_gebus>.
    Set user-defined property "INIT =  0" for instance <latch_7> in unit <ildce8_1_gebus>.
Analyzing module <sel_vernier>.
Module <sel_vernier> is correct for synthesis.
 
Analyzing module <ixorcyline40_d>.
Module <ixorcyline40_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_3> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C0" for instance <xorline_a> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C8" for instance <xorline_b> in unit <ixorcyline40_d>.
    Set user-defined property "RLOC =  R0C16" for instance <xorline_c> in unit <ixorcyline40_d>.
Analyzing module <FMAP>.
Analyzing module <ixorcyline16_d>.
Module <ixorcyline16_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S1" for instance <xor_8> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C4.S0" for instance <xor_9> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S1" for instance <xor_10> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C5.S0" for instance <xor_11> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S1" for instance <xor_12> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C6.S0" for instance <xor_13> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S1" for instance <xor_14> in unit <ixorcyline16_d>.
    Set user-defined property "RLOC =  R0C7.S0" for instance <xor_15> in unit <ixorcyline16_d>.
Analyzing module <XORCY_D>.
Analyzing module <ixorcyline8_d>.
Module <ixorcyline8_d> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S1" for instance <xor_0> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <xor_1> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S1" for instance <xor_2> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C1.S0" for instance <xor_3> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S1" for instance <xor_4> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C2.S0" for instance <xor_5> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S1" for instance <xor_6> in unit <ixorcyline8_d>.
    Set user-defined property "RLOC =  R0C3.S0" for instance <xor_7> in unit <ixorcyline8_d>.
Analyzing module <synclogic1>.
Module <synclogic1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic1>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic1>.
Analyzing module <FDC>.
Analyzing module <pencoder40_binary>.
Module <pencoder40_binary> is correct for synthesis.
 
Analyzing module <eight_stop_channels>.
Module <eight_stop_channels> is correct for synthesis.
 
    Set user-defined property "RLOC =  R14C0" for instance <XLXI_2> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_3> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R10C0" for instance <XLXI_4> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_5> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R6C0" for instance <XLXI_6> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_7> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R2C0" for instance <XLXI_8> in unit <eight_stop_channels>.
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_9> in unit <eight_stop_channels>.
Analyzing module <stop_channel>.
Module <stop_channel> is correct for synthesis.
 
    Set user-defined property "RLOC =  R1C0" for instance <synclogic_stop3> in unit <stop_channel>.
    Set user-defined property "RLOC =  R0C1" for instance <ver_stop3> in unit <stop_channel>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <stop_channel>.
Analyzing module <XOR2>.
Analyzing module <AND2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <tc1_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc2_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc3_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc4_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc5_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc6_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc7_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tc8_reg> in unit <Registers26bit_interface> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <stop_channel>.
    Related source file is stop_channel.vf.
Unit <stop_channel> synthesized.


Synthesizing Unit <ixorcyline8_d>.
    Related source file is ixorcyline8_d.vf.
Unit <ixorcyline8_d> synthesized.


Synthesizing Unit <ixorcyline16_d>.
    Related source file is ixorcyline16_d.vf.
Unit <ixorcyline16_d> synthesized.


Synthesizing Unit <ildce8_1_gebus>.
    Related source file is ildce8_1_GEbus.vf.
Unit <ildce8_1_gebus> synthesized.


Synthesizing Unit <ildce16_1_gebus>.
    Related source file is ildce16_1_GEbus.vf.
Unit <ildce16_1_gebus> synthesized.


Synthesizing Unit <imult_andline8>.
    Related source file is imult_andline8.vf.
Unit <imult_andline8> synthesized.


Synthesizing Unit <imult_andline16>.
    Related source file is imult_andline16.vf.
Unit <imult_andline16> synthesized.


Synthesizing Unit <ixorcyline40_d>.
    Related source file is ixorcyline40_d.vf.
Unit <ixorcyline40_d> synthesized.


Synthesizing Unit <sel_vernier>.
    Related source file is sel_vernier.v.
    Found 40-bit tristate buffer for signal <Vout>.
    Summary:
	inferred  40 Tristate(s).
Unit <sel_vernier> synthesized.


Synthesizing Unit <ildce40_1_gebus>.
    Related source file is ildce40_1_gebus.vf.
Unit <ildce40_1_gebus> synthesized.


Synthesizing Unit <imult_andline40>.
    Related source file is imult_andline40.vf.
Unit <imult_andline40> synthesized.


Synthesizing Unit <synclogic1>.
    Related source file is synclogic1.vf.
Unit <synclogic1> synthesized.


Synthesizing Unit <vernier40>.
    Related source file is vernier40.vf.
Unit <vernier40> synthesized.


Synthesizing Unit <myfd8ce>.
    Related source file is myfd8ce.vf.
Unit <myfd8ce> synthesized.


Synthesizing Unit <dff_26bits>.
    Related source file is DFF_26bits.vf.
Unit <dff_26bits> synthesized.


Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <Registers26bit_interface>.
    Related source file is Registers26bit_interface.v.
WARNING:Xst:646 - Signal <tc8_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc4_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc5_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc1_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc6_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc2_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc7_reg> is assigned but never used.
WARNING:Xst:646 - Signal <tc3_reg> is assigned but never used.
    Found 8-bit tristate buffer for signal <count1>.
    Found 8-bit tristate buffer for signal <count2>.
    Found 8-bit tristate buffer for signal <count3>.
    Found 8-bit tristate buffer for signal <count4>.
    Found 8-bit tristate buffer for signal <count5>.
    Found 8-bit tristate buffer for signal <count6>.
    Found 8-bit tristate buffer for signal <count7>.
    Found 8-bit tristate buffer for signal <count8>.
    Summary:
	inferred 256 Tristate(s).
Unit <Registers26bit_interface> synthesized.


Synthesizing Unit <registers_26bit>.
    Related source file is Registers_26bit.vf.
Unit <registers_26bit> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <DACSimple>.
    Related source file is DACSimple.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DACSimple> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <UA_Transmitter1>.
    Related source file is UA_Transmitte1.v.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter1> synthesized.


Synthesizing Unit <cu_hmi>.
    Related source file is cu_hmiold.v.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000001                                   |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <address>.
    Found 3-bit comparator equal for signal <$n0028> created at line 206.
    Found 8-bit register for signal <data_reg>.
    Found 3-bit register for signal <sel_fpga_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cu_hmi> synthesized.


Synthesizing Unit <select_out>.
    Related source file is select_out.v.
WARNING:Xst:647 - Input <sel_in<63:49>> is never used.
WARNING:Xst:647 - Input <sel_in<47:46>> is never used.
WARNING:Xst:647 - Input <sel_in<43>> is never used.
Unit <select_out> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_pc>.
    Found 1-bit tristate buffer for signal <tx_pr>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <IR_decoder>.
    Related source file is IR_decoder.v.
Unit <IR_decoder> synthesized.


Synthesizing Unit <top_drom>.
    Related source file is top_drom.vf.
Unit <top_drom> synthesized.


Synthesizing Unit <IBUF8_MXILINX_control_unit>.
    Related source file is Control_Unit.vf.
Unit <IBUF8_MXILINX_control_unit> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <eight_stop_channels>.
    Related source file is eight_stop_channels.vf.
Unit <eight_stop_channels> synthesized.


Synthesizing Unit <pencoder40_binary>.
    Related source file is pencoder40_binary.v.
    Found 8-bit tristate buffer for signal <dataOutz>.
    Summary:
	inferred   8 Tristate(s).
Unit <pencoder40_binary> synthesized.


Synthesizing Unit <start_channel>.
    Related source file is start_channel.vf.
Unit <start_channel> synthesized.


Synthesizing Unit <maincount8channel>.
    Related source file is MainCount8Channel.vf.
WARNING:Xst:646 - Signal <Q<31:27>> is assigned but never used.
Unit <maincount8channel> synthesized.


Synthesizing Unit <fpgaselout>.
    Related source file is fpgaselout.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpgaselout> synthesized.


Synthesizing Unit <dacs>.
    Related source file is DACs.vf.
Unit <dacs> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is Control_Unit.vf.
WARNING:Xst:646 - Signal <rx1out> is assigned but never used.
WARNING:Xst:646 - Signal <doutrdy> is assigned but never used.
Unit <control_unit> synthesized.


Synthesizing Unit <chrono32c>.
    Related source file is Chrono32c.vf.
WARNING:Xst:646 - Signal <StopSync> is assigned but never used.
WARNING:Xst:646 - Signal <teststart> is assigned but never used.
Unit <chrono32c> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 2
# Registers                        : 30
  8-bit register                   : 5
  3-bit register                   : 1
  6-bit register                   : 1
  1-bit register                   : 22
  9-bit register                   : 1
# Counters                         : 8
  4-bit up counter                 : 6
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 48
  1-bit tristate buffer            : 3
  40-bit tristate buffer           : 9
  8-bit tristate buffer            : 36
# Adders/Subtractors               : 2
  8-bit adder carry out            : 2
# Comparators                      : 1
  3-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "drom.ngo" is up to date.
Loading core <drom> for timing and area information for instance <XLXI_1>.

Optimizing unit <chrono32c> ...

Optimizing unit <pencoder40_binary> ...

Optimizing unit <IBUF8_MXILINX_control_unit> ...

Optimizing unit <cu_hmi> ...

Optimizing unit <UA_Receiver> ...

Optimizing unit <clk_gen> ...

Optimizing unit <DACSimple> ...

Optimizing unit <Registers26bit_interface> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <myfd8ce> ...

Optimizing unit <synclogic1> ...

Optimizing unit <sel_vernier> ...

Optimizing unit <imult_andline16> ...

Optimizing unit <imult_andline8> ...

Optimizing unit <ildce16_1_gebus> ...

Optimizing unit <ildce8_1_gebus> ...

Optimizing unit <ixorcyline16_d> ...

Optimizing unit <ixorcyline8_d> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <dff_26bits> ...

Optimizing unit <imult_andline40> ...

Optimizing unit <ildce40_1_gebus> ...

Optimizing unit <ixorcyline40_d> ...

Optimizing unit <UA_Transmitter1> ...

Optimizing unit <registers_26bit> ...

Optimizing unit <vernier40> ...

Optimizing unit <maincount8channel> ...

Optimizing unit <start_channel> ...

Optimizing unit <stop_channel> ...

Optimizing unit <eight_stop_channels> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_26_Accum_0> is unconnected in block <chrono32c>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_26_Accum_1> is unconnected in block <chrono32c>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_9_Accum_0> is unconnected in block <chrono32c>.
WARNING:Xst:1291 - FF/Latch <DACS1_XLXI_9_Accum_1> is unconnected in block <chrono32c>.
Found area constraint ratio of 100 (+ 5) on block chrono32c, actual ratio is 38.
FlipFlop Control_Unit1_XLXI_41_c2_cstate_FFd6 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     890  out of   2352    37%  
 Number of Slice Flip Flops:           784  out of   4704    16%  
 Number of 4 input LUTs:               269  out of   4704     5%  
 Number of bonded IOBs:                 29  out of    144    20%  
 Number of TBUFs:                      648  out of   2352    27%  
 Number of BRAMs:                        2  out of      7    28%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Control_Unit1_Clock_Mul_XLXI_1:CLK2X+Control_Unit1_Clock_Mul_XLXI_2:CLK2X| 267   |
out_pulse(XLXI_29/XLXI_9/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_9/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_9/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_8/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_8/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_8/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_7/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_7/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_7/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_6/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_6/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_6/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_2/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_2/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_2/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_3/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_3/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_3/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_4/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_4/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_4/XLXI_9:G            | NONE                   | 40    |
out_pulse(XLXI_29/XLXI_5/synclogic_stop3/XLXI_5:O)| NONE(*)(XLXI_29/XLXI_5/synclogic_stop3/XLXI_4)| 1     |
XLXI_29/XLXI_5/XLXI_9:G            | NONE                   | 40    |
clk                                | IBUFG                  | 140   |
start_vernier/XLXI_3:G             | NONE                   | 40    |
out_pulse(start_vernier/XLXI_2/XLXI_5:O)| NONE(*)(start_vernier/XLXI_2/XLXI_4)| 1     |
Control_Unit1_XLXI_41_u2_startbitsync(Control_Unit1_XLXI_41_u2__n00091:O)| NONE(*)(Control_Unit1_XLXI_41_u2_start)| 1     |
Control_Unit1_XLXI_41_c2_cstate_FFd3:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd4:Q| NONE                   | 4     |
Control_Unit1_XLXI_41_c2_cstate_FFd7:Q| NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 34.560ns (Maximum Frequency: 28.935MHz)
   Minimum input arrival time before clock: 7.191ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd e:\p\tdc\2013\chrono32c_fpga_r2/_ngo
-uc chrono32c.ucf -p xc2s200-pq208-6 chrono32c.ngc chrono32c.ngd 

Reading NGO file "E:/P/TDC/2013/Chrono32C_FPGA_R2/chrono32c.ngc" ...
Reading component libraries for design expansion...
Launcher: Executing edif2ngd -noa "drom.edn"
"e:\p\tdc\2013\chrono32c_fpga_r2\_ngo\drom.ngo"
INFO:NgdBuild - Release 6.1i - edif2ngd G.23
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "e:/p/tdc/2013/chrono32c_fpga_r2/_ngo/drom.ngo"...
Loading design module "e:\p\tdc\2013\chrono32c_fpga_r2\_ngo\drom.ngo"...
blkmemsp_v5_0, Coregen 6.1i

Annotating constraints to design from file "chrono32c.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'Main_Reading/XLXI_1/CO' has no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<51>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<46>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<52>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<47>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<53>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<54>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<55>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<56>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<57>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<58>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<59>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<60>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<61>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<62>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<63>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<48>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<43>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<49>' has
   no load
WARNING:NgdBuild:454 - logical net 'Control_Unit1_XLXI_40_XLXI_1/dout<50>' has
   no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 43924 kilobytes

Writing NGD file "chrono32c.ngd" ...

Writing NGDBUILD log file "chrono32c.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   61
Logic Utilization:
  Total Number Slice Registers:     779 out of  4,704   16%
    Number used as Flip Flops:                    419
    Number used as Latches:                       360
  Number of 4 input LUTs:           582 out of  4,704   12%
Logic Distribution:
    Number of occupied Slices:                       1,332 out of  2,352   56%
    Number of Slices containing only related logic:  1,332 out of  1,332  100%
    Number of Slices containing unrelated logic:         0 out of  1,332    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          998 out of  4,704   21%
      Number used as logic:                       582
      Number used as a route-thru:                416
   Number of bonded IOBs:            27 out of    140   19%
   Number of Block RAMs:              2 out of     14   14%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            3
Total equivalent gate count for design:  59,861
Additional JTAG gate count for IOBs:  1,344
Peak Memory Usage:  78 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono32c_map.mrp" for details.
Completed process "Map".

Mapping Module chrono32c . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono32c_map.ncd chrono32c.ngd chrono32c.pcf
Mapping Module chrono32c: DONE



Started process "Place & Route".





Constraints file: chrono32c.pcf

Loading device database for application Par from file "chrono32c_map.ncd".
   "chrono32c" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            27 out of 140    19%
      Number of LOCed External IOBs   27 out of 27    100%

   Number of BLOCKRAMs                 2 out of 14     14%
   Number of SLICEs                 1332 out of 2352   56%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98a2cd) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................................
Phase 5.8 (Checksum:d3840b) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono32c.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 6093 unrouted;       REAL time: 0 secs 

Phase 2: 4951 unrouted;       REAL time: 4 secs 

Phase 3: 1150 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|             clk2x          |  Global  |  250   |  0.078     |  0.544      |
+----------------------------+----------+--------+------------+-------------+
|start_vernier/XLXI_2/out    |          |        |            |             |
|                  _pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_4/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_3/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_2/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_8/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_7/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.583      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_6/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_5/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.592      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_29/XLXI_9/synclogic    |          |        |            |             |
|        _stop3/out_pulse    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|            clkdiv          |   Local  |   87   |  1.563     |  4.562      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd4    |   Local  |    4   |  0.036     |  3.096      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd3    |   Local  |    4   |  0.036     |  3.080      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_c2    |          |        |            |             |
|            _cstate_FFd7    |   Local  |    2   |  0.000     |  1.769      |
+----------------------------+----------+--------+------------+-------------+
|Control_Unit1_XLXI_41_u2    |          |        |            |             |
|           _startbitsync    |   Local  |    1   |  0.000     |  0.702      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  73 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono32c.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 04 15:00:26 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono32c . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono32c_map.ncd chrono32c.ncd chrono32c.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


