
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 394.633 ; gain = 61.434
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14584
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.871 ; gain = 407.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/top.vhd:41]
INFO: [Synth 8-3491] module 'async_clk' declared at 'J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/async_clk.vhd:34' bound to instance 'clk' of component 'async_clk' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'async_clk' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/async_clk.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'async_clk' (0#1) [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/async_clk.vhd:40]
INFO: [Synth 8-3491] module 'rs232_controller' declared at 'J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/rs232_controller.vhd:35' bound to instance 'controller' of component 'rs232_controller' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'rs232_controller' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/rs232_controller.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rs232_controller' (0#1) [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/rs232_controller.vhd:46]
INFO: [Synth 8-3491] module 'sum' declared at 'J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/sum.vhd:36' bound to instance 'sumator' of component 'sum' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'sum' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/sum.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sum' (0#1) [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/sum.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/top.vhd:41]
WARNING: [Synth 8-7129] Port rst_i in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.727 ; gain = 500.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.727 ; gain = 500.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.727 ; gain = 500.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1311.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/constrs_1/new/constrains.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1364.355 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rs232_state_reg' in module 'rs232_controller'
WARNING: [Synth 8-327] inferring latch for variable 'clock_state_reg' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/async_clk.vhd:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE8 |                             0101 |                             0101
                 iSTATE6 |                             0110 |                             0110
                 iSTATE5 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE4 |                             1001 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs232_state_reg' using encoding 'sequential' in module 'rs232_controller'
WARNING: [Synth 8-327] inferring latch for variable 'rs232_dir_reg' [J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.srcs/sources_1/new/rs232_controller.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rst_i in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     6|
|3     |LUT2   |     9|
|4     |LUT3   |     5|
|5     |LUT4   |     6|
|6     |LUT5   |     2|
|7     |LUT6   |    23|
|8     |FDCE   |    17|
|9     |FDRE   |    23|
|10    |LD     |     2|
|11    |LDC    |     1|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1364.355 ; gain = 500.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1364.355 ; gain = 552.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1364.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: bc6712f0
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1364.355 ; gain = 969.723
INFO: [Common 17-1381] The checkpoint 'J:/Kody/vhdl/IUP_Laby/_RS_232_VIVADO_2022_2/_RS_232_VIVADO_2022_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 22:32:39 2023...
