
Sercom Module 2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034a8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000034  20000000  000034a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020034  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020034  2**0
                  CONTENTS
  4 .bss          0000008c  20000034  000034dc  00020034  2**2
                  ALLOC
  5 .stack        00010000  200000c0  00003568  00020034  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020062  2**0
                  CONTENTS, READONLY
  8 .debug_info   00014d1a  00000000  00000000  000200bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001e99  00000000  00000000  00034dd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000082da  00000000  00000000  00036c6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e68  00000000  00000000  0003ef48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d58  00000000  00000000  0003fdb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00030bcb  00000000  00000000  00040b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fa9d  00000000  00000000  000716d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001149bc  00000000  00000000  00081170  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003c58  00000000  00000000  00195b2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c0 00 01 20 e1 02 00 00 7d 03 00 00 7d 03 00 00     ... ....}...}...
      10:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      2c:	7d 03 00 00 7d 03 00 00 00 00 00 00 7d 03 00 00     }...}.......}...
      3c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      4c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      5c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      6c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      7c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      8c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      9c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      ac:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      bc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      cc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      dc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      f4:	1d 16 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     ....}...}...}...
     104:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     114:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     124:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     134:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     144:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     154:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     164:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     174:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     184:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     194:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1a4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1b4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1c4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1d4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1e4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1f4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     204:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     214:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     224:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     234:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     244:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     254:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000034 	.word	0x20000034
     280:	00000000 	.word	0x00000000
     284:	000034a8 	.word	0x000034a8

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	000034a8 	.word	0x000034a8
     2c4:	20000038 	.word	0x20000038
     2c8:	000034a8 	.word	0x000034a8
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	af00      	add	r7, sp, #0
	system_init();
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <atmel_start_init+0xc>)
     2d6:	4798      	blx	r3
}
     2d8:	bf00      	nop
     2da:	bd80      	pop	{r7, pc}
     2dc:	00000ba1 	.word	0x00000ba1

000002e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     2e6:	4b1c      	ldr	r3, [pc, #112]	; (358 <Reset_Handler+0x78>)
     2e8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x7c>)
     2ec:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     2ee:	687a      	ldr	r2, [r7, #4]
     2f0:	683b      	ldr	r3, [r7, #0]
     2f2:	429a      	cmp	r2, r3
     2f4:	d00c      	beq.n	310 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     2f6:	e007      	b.n	308 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     2f8:	683b      	ldr	r3, [r7, #0]
     2fa:	1d1a      	adds	r2, r3, #4
     2fc:	603a      	str	r2, [r7, #0]
     2fe:	687a      	ldr	r2, [r7, #4]
     300:	1d11      	adds	r1, r2, #4
     302:	6079      	str	r1, [r7, #4]
     304:	6812      	ldr	r2, [r2, #0]
     306:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     308:	683b      	ldr	r3, [r7, #0]
     30a:	4a15      	ldr	r2, [pc, #84]	; (360 <Reset_Handler+0x80>)
     30c:	4293      	cmp	r3, r2
     30e:	d3f3      	bcc.n	2f8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     310:	4b14      	ldr	r3, [pc, #80]	; (364 <Reset_Handler+0x84>)
     312:	603b      	str	r3, [r7, #0]
     314:	e004      	b.n	320 <Reset_Handler+0x40>
                *pDest++ = 0;
     316:	683b      	ldr	r3, [r7, #0]
     318:	1d1a      	adds	r2, r3, #4
     31a:	603a      	str	r2, [r7, #0]
     31c:	2200      	movs	r2, #0
     31e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     320:	683b      	ldr	r3, [r7, #0]
     322:	4a11      	ldr	r2, [pc, #68]	; (368 <Reset_Handler+0x88>)
     324:	4293      	cmp	r3, r2
     326:	d3f6      	bcc.n	316 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     328:	4b10      	ldr	r3, [pc, #64]	; (36c <Reset_Handler+0x8c>)
     32a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     32c:	4a10      	ldr	r2, [pc, #64]	; (370 <Reset_Handler+0x90>)
     32e:	687b      	ldr	r3, [r7, #4]
     330:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     334:	6093      	str	r3, [r2, #8]

#if __FPU_USED
        /* Enable FPU */
        SCB->CPACR |=  (0xFu << 20);
     336:	4a0e      	ldr	r2, [pc, #56]	; (370 <Reset_Handler+0x90>)
     338:	4b0d      	ldr	r3, [pc, #52]	; (370 <Reset_Handler+0x90>)
     33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     33e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34a:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();
#endif

        /* Initialize the C library */
        __libc_init_array();
     34e:	4b09      	ldr	r3, [pc, #36]	; (374 <Reset_Handler+0x94>)
     350:	4798      	blx	r3

        /* Branch to main function */
        main();
     352:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x98>)
     354:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     356:	e7fe      	b.n	356 <Reset_Handler+0x76>
     358:	000034a8 	.word	0x000034a8
     35c:	20000000 	.word	0x20000000
     360:	20000034 	.word	0x20000034
     364:	20000034 	.word	0x20000034
     368:	200000c0 	.word	0x200000c0
     36c:	00000000 	.word	0x00000000
     370:	e000ed00 	.word	0xe000ed00
     374:	0000336d 	.word	0x0000336d
     378:	00003085 	.word	0x00003085

0000037c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     37c:	b480      	push	{r7}
     37e:	af00      	add	r7, sp, #0
        while (1) {
     380:	e7fe      	b.n	380 <Dummy_Handler+0x4>

00000382 <hri_gclk_write_PCHCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
     382:	b480      	push	{r7}
     384:	b085      	sub	sp, #20
     386:	af00      	add	r7, sp, #0
     388:	60f8      	str	r0, [r7, #12]
     38a:	460b      	mov	r3, r1
     38c:	607a      	str	r2, [r7, #4]
     38e:	72fb      	strb	r3, [r7, #11]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     390:	7afa      	ldrb	r2, [r7, #11]
     392:	68fb      	ldr	r3, [r7, #12]
     394:	3220      	adds	r2, #32
     396:	6879      	ldr	r1, [r7, #4]
     398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     39c:	bf00      	nop
     39e:	3714      	adds	r7, #20
     3a0:	46bd      	mov	sp, r7
     3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3a6:	4770      	bx	lr

000003a8 <hri_mclk_set_APBBMASK_SERCOM2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_EVSYS;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM2_bit(const void *const hw)
{
     3a8:	b480      	push	{r7}
     3aa:	b083      	sub	sp, #12
     3ac:	af00      	add	r7, sp, #0
     3ae:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     3b0:	687b      	ldr	r3, [r7, #4]
     3b2:	699b      	ldr	r3, [r3, #24]
     3b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3bc:	bf00      	nop
     3be:	370c      	adds	r7, #12
     3c0:	46bd      	mov	sp, r7
     3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3c6:	4770      	bx	lr

000003c8 <hri_mclk_set_APBDMASK_SERCOM6_bit>:
	((Mclk *)hw)->APBDMASK.reg ^= MCLK_APBDMASK_SERCOM5;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBDMASK_SERCOM6_bit(const void *const hw)
{
     3c8:	b480      	push	{r7}
     3ca:	b083      	sub	sp, #12
     3cc:	af00      	add	r7, sp, #0
     3ce:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     3d0:	687b      	ldr	r3, [r7, #4]
     3d2:	6a1b      	ldr	r3, [r3, #32]
     3d4:	f043 0204 	orr.w	r2, r3, #4
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	621a      	str	r2, [r3, #32]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3dc:	bf00      	nop
     3de:	370c      	adds	r7, #12
     3e0:	46bd      	mov	sp, r7
     3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3e6:	4770      	bx	lr

000003e8 <hri_mclk_set_APBDMASK_SERCOM7_bit>:
	((Mclk *)hw)->APBDMASK.reg ^= MCLK_APBDMASK_SERCOM6;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBDMASK_SERCOM7_bit(const void *const hw)
{
     3e8:	b480      	push	{r7}
     3ea:	b083      	sub	sp, #12
     3ec:	af00      	add	r7, sp, #0
     3ee:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     3f0:	687b      	ldr	r3, [r7, #4]
     3f2:	6a1b      	ldr	r3, [r3, #32]
     3f4:	f043 0208 	orr.w	r2, r3, #8
     3f8:	687b      	ldr	r3, [r7, #4]
     3fa:	621a      	str	r2, [r3, #32]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3fc:	bf00      	nop
     3fe:	370c      	adds	r7, #12
     400:	46bd      	mov	sp, r7
     402:	f85d 7b04 	ldr.w	r7, [sp], #4
     406:	4770      	bx	lr

00000408 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     408:	b480      	push	{r7}
     40a:	b085      	sub	sp, #20
     40c:	af00      	add	r7, sp, #0
     40e:	60f8      	str	r0, [r7, #12]
     410:	460b      	mov	r3, r1
     412:	607a      	str	r2, [r7, #4]
     414:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     416:	7afb      	ldrb	r3, [r7, #11]
     418:	68fa      	ldr	r2, [r7, #12]
     41a:	01db      	lsls	r3, r3, #7
     41c:	4413      	add	r3, r2
     41e:	3308      	adds	r3, #8
     420:	687a      	ldr	r2, [r7, #4]
     422:	601a      	str	r2, [r3, #0]
}
     424:	bf00      	nop
     426:	3714      	adds	r7, #20
     428:	46bd      	mov	sp, r7
     42a:	f85d 7b04 	ldr.w	r7, [sp], #4
     42e:	4770      	bx	lr

00000430 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     430:	b480      	push	{r7}
     432:	b085      	sub	sp, #20
     434:	af00      	add	r7, sp, #0
     436:	60f8      	str	r0, [r7, #12]
     438:	460b      	mov	r3, r1
     43a:	607a      	str	r2, [r7, #4]
     43c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     43e:	7afb      	ldrb	r3, [r7, #11]
     440:	68fa      	ldr	r2, [r7, #12]
     442:	01db      	lsls	r3, r3, #7
     444:	4413      	add	r3, r2
     446:	3304      	adds	r3, #4
     448:	687a      	ldr	r2, [r7, #4]
     44a:	601a      	str	r2, [r3, #0]
}
     44c:	bf00      	nop
     44e:	3714      	adds	r7, #20
     450:	46bd      	mov	sp, r7
     452:	f85d 7b04 	ldr.w	r7, [sp], #4
     456:	4770      	bx	lr

00000458 <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     458:	b480      	push	{r7}
     45a:	b085      	sub	sp, #20
     45c:	af00      	add	r7, sp, #0
     45e:	60f8      	str	r0, [r7, #12]
     460:	460b      	mov	r3, r1
     462:	607a      	str	r2, [r7, #4]
     464:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     466:	7afb      	ldrb	r3, [r7, #11]
     468:	68fa      	ldr	r2, [r7, #12]
     46a:	01db      	lsls	r3, r3, #7
     46c:	4413      	add	r3, r2
     46e:	3318      	adds	r3, #24
     470:	687a      	ldr	r2, [r7, #4]
     472:	601a      	str	r2, [r3, #0]
}
     474:	bf00      	nop
     476:	3714      	adds	r7, #20
     478:	46bd      	mov	sp, r7
     47a:	f85d 7b04 	ldr.w	r7, [sp], #4
     47e:	4770      	bx	lr

00000480 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     480:	b480      	push	{r7}
     482:	b085      	sub	sp, #20
     484:	af00      	add	r7, sp, #0
     486:	60f8      	str	r0, [r7, #12]
     488:	460b      	mov	r3, r1
     48a:	607a      	str	r2, [r7, #4]
     48c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     48e:	7afb      	ldrb	r3, [r7, #11]
     490:	68fa      	ldr	r2, [r7, #12]
     492:	01db      	lsls	r3, r3, #7
     494:	4413      	add	r3, r2
     496:	3314      	adds	r3, #20
     498:	687a      	ldr	r2, [r7, #4]
     49a:	601a      	str	r2, [r3, #0]
}
     49c:	bf00      	nop
     49e:	3714      	adds	r7, #20
     4a0:	46bd      	mov	sp, r7
     4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     4a6:	4770      	bx	lr

000004a8 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     4a8:	b480      	push	{r7}
     4aa:	b085      	sub	sp, #20
     4ac:	af00      	add	r7, sp, #0
     4ae:	6078      	str	r0, [r7, #4]
     4b0:	4608      	mov	r0, r1
     4b2:	4611      	mov	r1, r2
     4b4:	461a      	mov	r2, r3
     4b6:	4603      	mov	r3, r0
     4b8:	70fb      	strb	r3, [r7, #3]
     4ba:	460b      	mov	r3, r1
     4bc:	70bb      	strb	r3, [r7, #2]
     4be:	4613      	mov	r3, r2
     4c0:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4c2:	78fa      	ldrb	r2, [r7, #3]
     4c4:	78bb      	ldrb	r3, [r7, #2]
     4c6:	6879      	ldr	r1, [r7, #4]
     4c8:	01d2      	lsls	r2, r2, #7
     4ca:	440a      	add	r2, r1
     4cc:	4413      	add	r3, r2
     4ce:	3330      	adds	r3, #48	; 0x30
     4d0:	781b      	ldrb	r3, [r3, #0]
     4d2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4d4:	7bfb      	ldrb	r3, [r7, #15]
     4d6:	f023 030f 	bic.w	r3, r3, #15
     4da:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXE(data);
     4dc:	787b      	ldrb	r3, [r7, #1]
     4de:	f003 030f 	and.w	r3, r3, #15
     4e2:	b2da      	uxtb	r2, r3
     4e4:	7bfb      	ldrb	r3, [r7, #15]
     4e6:	4313      	orrs	r3, r2
     4e8:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4ea:	78fa      	ldrb	r2, [r7, #3]
     4ec:	78bb      	ldrb	r3, [r7, #2]
     4ee:	6879      	ldr	r1, [r7, #4]
     4f0:	01d2      	lsls	r2, r2, #7
     4f2:	440a      	add	r2, r1
     4f4:	4413      	add	r3, r2
     4f6:	3330      	adds	r3, #48	; 0x30
     4f8:	7bfa      	ldrb	r2, [r7, #15]
     4fa:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     4fc:	bf00      	nop
     4fe:	3714      	adds	r7, #20
     500:	46bd      	mov	sp, r7
     502:	f85d 7b04 	ldr.w	r7, [sp], #4
     506:	4770      	bx	lr

00000508 <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     508:	b480      	push	{r7}
     50a:	b085      	sub	sp, #20
     50c:	af00      	add	r7, sp, #0
     50e:	6078      	str	r0, [r7, #4]
     510:	4608      	mov	r0, r1
     512:	4611      	mov	r1, r2
     514:	461a      	mov	r2, r3
     516:	4603      	mov	r3, r0
     518:	70fb      	strb	r3, [r7, #3]
     51a:	460b      	mov	r3, r1
     51c:	70bb      	strb	r3, [r7, #2]
     51e:	4613      	mov	r3, r2
     520:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     522:	78fa      	ldrb	r2, [r7, #3]
     524:	78bb      	ldrb	r3, [r7, #2]
     526:	6879      	ldr	r1, [r7, #4]
     528:	01d2      	lsls	r2, r2, #7
     52a:	440a      	add	r2, r1
     52c:	4413      	add	r3, r2
     52e:	3330      	adds	r3, #48	; 0x30
     530:	781b      	ldrb	r3, [r3, #0]
     532:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     534:	7bfb      	ldrb	r3, [r7, #15]
     536:	f003 030f 	and.w	r3, r3, #15
     53a:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXO(data);
     53c:	787b      	ldrb	r3, [r7, #1]
     53e:	011b      	lsls	r3, r3, #4
     540:	b2da      	uxtb	r2, r3
     542:	7bfb      	ldrb	r3, [r7, #15]
     544:	4313      	orrs	r3, r2
     546:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     548:	78fa      	ldrb	r2, [r7, #3]
     54a:	78bb      	ldrb	r3, [r7, #2]
     54c:	6879      	ldr	r1, [r7, #4]
     54e:	01d2      	lsls	r2, r2, #7
     550:	440a      	add	r2, r1
     552:	4413      	add	r3, r2
     554:	3330      	adds	r3, #48	; 0x30
     556:	7bfa      	ldrb	r2, [r7, #15]
     558:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     55a:	bf00      	nop
     55c:	3714      	adds	r7, #20
     55e:	46bd      	mov	sp, r7
     560:	f85d 7b04 	ldr.w	r7, [sp], #4
     564:	4770      	bx	lr

00000566 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     566:	b480      	push	{r7}
     568:	b085      	sub	sp, #20
     56a:	af00      	add	r7, sp, #0
     56c:	6078      	str	r0, [r7, #4]
     56e:	4608      	mov	r0, r1
     570:	4611      	mov	r1, r2
     572:	461a      	mov	r2, r3
     574:	4603      	mov	r3, r0
     576:	70fb      	strb	r3, [r7, #3]
     578:	460b      	mov	r3, r1
     57a:	70bb      	strb	r3, [r7, #2]
     57c:	4613      	mov	r3, r2
     57e:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     580:	78fa      	ldrb	r2, [r7, #3]
     582:	78bb      	ldrb	r3, [r7, #2]
     584:	6879      	ldr	r1, [r7, #4]
     586:	01d2      	lsls	r2, r2, #7
     588:	440a      	add	r2, r1
     58a:	4413      	add	r3, r2
     58c:	3340      	adds	r3, #64	; 0x40
     58e:	781b      	ldrb	r3, [r3, #0]
     590:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PINCFG_PMUXEN;
     592:	7bfb      	ldrb	r3, [r7, #15]
     594:	f023 0301 	bic.w	r3, r3, #1
     598:	73fb      	strb	r3, [r7, #15]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     59a:	787a      	ldrb	r2, [r7, #1]
     59c:	7bfb      	ldrb	r3, [r7, #15]
     59e:	4313      	orrs	r3, r2
     5a0:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5a2:	78fa      	ldrb	r2, [r7, #3]
     5a4:	78bb      	ldrb	r3, [r7, #2]
     5a6:	6879      	ldr	r1, [r7, #4]
     5a8:	01d2      	lsls	r2, r2, #7
     5aa:	440a      	add	r2, r1
     5ac:	4413      	add	r3, r2
     5ae:	3340      	adds	r3, #64	; 0x40
     5b0:	7bfa      	ldrb	r2, [r7, #15]
     5b2:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5b4:	bf00      	nop
     5b6:	3714      	adds	r7, #20
     5b8:	46bd      	mov	sp, r7
     5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
     5be:	4770      	bx	lr

000005c0 <hri_port_set_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg ^= PORT_PINCFG_INEN;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     5c0:	b490      	push	{r4, r7}
     5c2:	b082      	sub	sp, #8
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
     5c8:	460b      	mov	r3, r1
     5ca:	70fb      	strb	r3, [r7, #3]
     5cc:	4613      	mov	r3, r2
     5ce:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     5d0:	78fa      	ldrb	r2, [r7, #3]
     5d2:	78bb      	ldrb	r3, [r7, #2]
     5d4:	78f8      	ldrb	r0, [r7, #3]
     5d6:	78b9      	ldrb	r1, [r7, #2]
     5d8:	687c      	ldr	r4, [r7, #4]
     5da:	01c0      	lsls	r0, r0, #7
     5dc:	4420      	add	r0, r4
     5de:	4401      	add	r1, r0
     5e0:	3140      	adds	r1, #64	; 0x40
     5e2:	7809      	ldrb	r1, [r1, #0]
     5e4:	b2c9      	uxtb	r1, r1
     5e6:	f041 0104 	orr.w	r1, r1, #4
     5ea:	b2c8      	uxtb	r0, r1
     5ec:	6879      	ldr	r1, [r7, #4]
     5ee:	01d2      	lsls	r2, r2, #7
     5f0:	440a      	add	r2, r1
     5f2:	4413      	add	r3, r2
     5f4:	3340      	adds	r3, #64	; 0x40
     5f6:	4602      	mov	r2, r0
     5f8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5fa:	bf00      	nop
     5fc:	3708      	adds	r7, #8
     5fe:	46bd      	mov	sp, r7
     600:	bc90      	pop	{r4, r7}
     602:	4770      	bx	lr

00000604 <hri_port_clear_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     604:	b490      	push	{r4, r7}
     606:	b082      	sub	sp, #8
     608:	af00      	add	r7, sp, #0
     60a:	6078      	str	r0, [r7, #4]
     60c:	460b      	mov	r3, r1
     60e:	70fb      	strb	r3, [r7, #3]
     610:	4613      	mov	r3, r2
     612:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     614:	78fa      	ldrb	r2, [r7, #3]
     616:	78bb      	ldrb	r3, [r7, #2]
     618:	78f8      	ldrb	r0, [r7, #3]
     61a:	78b9      	ldrb	r1, [r7, #2]
     61c:	687c      	ldr	r4, [r7, #4]
     61e:	01c0      	lsls	r0, r0, #7
     620:	4420      	add	r0, r4
     622:	4401      	add	r1, r0
     624:	3140      	adds	r1, #64	; 0x40
     626:	7809      	ldrb	r1, [r1, #0]
     628:	b2c9      	uxtb	r1, r1
     62a:	f021 0104 	bic.w	r1, r1, #4
     62e:	b2c8      	uxtb	r0, r1
     630:	6879      	ldr	r1, [r7, #4]
     632:	01d2      	lsls	r2, r2, #7
     634:	440a      	add	r2, r1
     636:	4413      	add	r3, r2
     638:	3340      	adds	r3, #64	; 0x40
     63a:	4602      	mov	r2, r0
     63c:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     63e:	bf00      	nop
     640:	3708      	adds	r7, #8
     642:	46bd      	mov	sp, r7
     644:	bc90      	pop	{r4, r7}
     646:	4770      	bx	lr

00000648 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     648:	b480      	push	{r7}
     64a:	b085      	sub	sp, #20
     64c:	af00      	add	r7, sp, #0
     64e:	60f8      	str	r0, [r7, #12]
     650:	460b      	mov	r3, r1
     652:	607a      	str	r2, [r7, #4]
     654:	72fb      	strb	r3, [r7, #11]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     656:	7afb      	ldrb	r3, [r7, #11]
     658:	68fa      	ldr	r2, [r7, #12]
     65a:	01db      	lsls	r3, r3, #7
     65c:	4413      	add	r3, r2
     65e:	3328      	adds	r3, #40	; 0x28
     660:	687a      	ldr	r2, [r7, #4]
     662:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     664:	bf00      	nop
     666:	3714      	adds	r7, #20
     668:	46bd      	mov	sp, r7
     66a:	f85d 7b04 	ldr.w	r7, [sp], #4
     66e:	4770      	bx	lr

00000670 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     670:	b580      	push	{r7, lr}
     672:	b082      	sub	sp, #8
     674:	af00      	add	r7, sp, #0
     676:	4603      	mov	r3, r0
     678:	6039      	str	r1, [r7, #0]
     67a:	71fb      	strb	r3, [r7, #7]
     67c:	4613      	mov	r3, r2
     67e:	71bb      	strb	r3, [r7, #6]
	switch (direction) {
     680:	79bb      	ldrb	r3, [r7, #6]
     682:	2b01      	cmp	r3, #1
     684:	d01c      	beq.n	6c0 <_gpio_set_direction+0x50>
     686:	2b02      	cmp	r3, #2
     688:	d037      	beq.n	6fa <_gpio_set_direction+0x8a>
     68a:	2b00      	cmp	r3, #0
     68c:	d14e      	bne.n	72c <_gpio_set_direction+0xbc>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT, port, mask);
     68e:	79fb      	ldrb	r3, [r7, #7]
     690:	683a      	ldr	r2, [r7, #0]
     692:	4619      	mov	r1, r3
     694:	482a      	ldr	r0, [pc, #168]	; (740 <_gpio_set_direction+0xd0>)
     696:	4b2b      	ldr	r3, [pc, #172]	; (744 <_gpio_set_direction+0xd4>)
     698:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     69a:	683b      	ldr	r3, [r7, #0]
     69c:	b29b      	uxth	r3, r3
     69e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     6a2:	79fb      	ldrb	r3, [r7, #7]
     6a4:	4619      	mov	r1, r3
     6a6:	4826      	ldr	r0, [pc, #152]	; (740 <_gpio_set_direction+0xd0>)
     6a8:	4b27      	ldr	r3, [pc, #156]	; (748 <_gpio_set_direction+0xd8>)
     6aa:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     6ac:	683b      	ldr	r3, [r7, #0]
     6ae:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     6b0:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     6b4:	79fb      	ldrb	r3, [r7, #7]
     6b6:	4619      	mov	r1, r3
     6b8:	4821      	ldr	r0, [pc, #132]	; (740 <_gpio_set_direction+0xd0>)
     6ba:	4b23      	ldr	r3, [pc, #140]	; (748 <_gpio_set_direction+0xd8>)
     6bc:	4798      	blx	r3
		break;
     6be:	e03a      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT, port, mask);
     6c0:	79fb      	ldrb	r3, [r7, #7]
     6c2:	683a      	ldr	r2, [r7, #0]
     6c4:	4619      	mov	r1, r3
     6c6:	481e      	ldr	r0, [pc, #120]	; (740 <_gpio_set_direction+0xd0>)
     6c8:	4b1e      	ldr	r3, [pc, #120]	; (744 <_gpio_set_direction+0xd4>)
     6ca:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     6cc:	683b      	ldr	r3, [r7, #0]
     6ce:	b29b      	uxth	r3, r3
     6d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
     6d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6d8:	79f9      	ldrb	r1, [r7, #7]
     6da:	461a      	mov	r2, r3
     6dc:	4818      	ldr	r0, [pc, #96]	; (740 <_gpio_set_direction+0xd0>)
     6de:	4b1a      	ldr	r3, [pc, #104]	; (748 <_gpio_set_direction+0xd8>)
     6e0:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     6e6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
     6ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6ee:	79f9      	ldrb	r1, [r7, #7]
     6f0:	461a      	mov	r2, r3
     6f2:	4813      	ldr	r0, [pc, #76]	; (740 <_gpio_set_direction+0xd0>)
     6f4:	4b14      	ldr	r3, [pc, #80]	; (748 <_gpio_set_direction+0xd8>)
     6f6:	4798      	blx	r3
		break;
     6f8:	e01d      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT, port, mask);
     6fa:	79fb      	ldrb	r3, [r7, #7]
     6fc:	683a      	ldr	r2, [r7, #0]
     6fe:	4619      	mov	r1, r3
     700:	480f      	ldr	r0, [pc, #60]	; (740 <_gpio_set_direction+0xd0>)
     702:	4b12      	ldr	r3, [pc, #72]	; (74c <_gpio_set_direction+0xdc>)
     704:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     706:	683b      	ldr	r3, [r7, #0]
     708:	b29b      	uxth	r3, r3
     70a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     70e:	79fb      	ldrb	r3, [r7, #7]
     710:	4619      	mov	r1, r3
     712:	480b      	ldr	r0, [pc, #44]	; (740 <_gpio_set_direction+0xd0>)
     714:	4b0c      	ldr	r3, [pc, #48]	; (748 <_gpio_set_direction+0xd8>)
     716:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     718:	683b      	ldr	r3, [r7, #0]
     71a:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     71c:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     720:	79fb      	ldrb	r3, [r7, #7]
     722:	4619      	mov	r1, r3
     724:	4806      	ldr	r0, [pc, #24]	; (740 <_gpio_set_direction+0xd0>)
     726:	4b08      	ldr	r3, [pc, #32]	; (748 <_gpio_set_direction+0xd8>)
     728:	4798      	blx	r3
		break;
     72a:	e004      	b.n	736 <_gpio_set_direction+0xc6>

	default:
		ASSERT(false);
     72c:	2246      	movs	r2, #70	; 0x46
     72e:	4908      	ldr	r1, [pc, #32]	; (750 <_gpio_set_direction+0xe0>)
     730:	2000      	movs	r0, #0
     732:	4b08      	ldr	r3, [pc, #32]	; (754 <_gpio_set_direction+0xe4>)
     734:	4798      	blx	r3
	}
}
     736:	bf00      	nop
     738:	3708      	adds	r7, #8
     73a:	46bd      	mov	sp, r7
     73c:	bd80      	pop	{r7, pc}
     73e:	bf00      	nop
     740:	41008000 	.word	0x41008000
     744:	00000431 	.word	0x00000431
     748:	00000649 	.word	0x00000649
     74c:	00000409 	.word	0x00000409
     750:	000033b4 	.word	0x000033b4
     754:	0000132d 	.word	0x0000132d

00000758 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     758:	b580      	push	{r7, lr}
     75a:	b082      	sub	sp, #8
     75c:	af00      	add	r7, sp, #0
     75e:	4603      	mov	r3, r0
     760:	6039      	str	r1, [r7, #0]
     762:	71fb      	strb	r3, [r7, #7]
     764:	4613      	mov	r3, r2
     766:	71bb      	strb	r3, [r7, #6]
	if (level) {
     768:	79bb      	ldrb	r3, [r7, #6]
     76a:	2b00      	cmp	r3, #0
     76c:	d006      	beq.n	77c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
     76e:	79fb      	ldrb	r3, [r7, #7]
     770:	683a      	ldr	r2, [r7, #0]
     772:	4619      	mov	r1, r3
     774:	4806      	ldr	r0, [pc, #24]	; (790 <_gpio_set_level+0x38>)
     776:	4b07      	ldr	r3, [pc, #28]	; (794 <_gpio_set_level+0x3c>)
     778:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
     77a:	e005      	b.n	788 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
     77c:	79fb      	ldrb	r3, [r7, #7]
     77e:	683a      	ldr	r2, [r7, #0]
     780:	4619      	mov	r1, r3
     782:	4803      	ldr	r0, [pc, #12]	; (790 <_gpio_set_level+0x38>)
     784:	4b04      	ldr	r3, [pc, #16]	; (798 <_gpio_set_level+0x40>)
     786:	4798      	blx	r3
}
     788:	bf00      	nop
     78a:	3708      	adds	r7, #8
     78c:	46bd      	mov	sp, r7
     78e:	bd80      	pop	{r7, pc}
     790:	41008000 	.word	0x41008000
     794:	00000459 	.word	0x00000459
     798:	00000481 	.word	0x00000481

0000079c <_gpio_set_pin_pull_mode>:
/**
 * \brief Set pin pull mode
 */
static inline void _gpio_set_pin_pull_mode(const enum gpio_port port, const uint8_t pin,
                                           const enum gpio_pull_mode pull_mode)
{
     79c:	b580      	push	{r7, lr}
     79e:	b082      	sub	sp, #8
     7a0:	af00      	add	r7, sp, #0
     7a2:	4603      	mov	r3, r0
     7a4:	71fb      	strb	r3, [r7, #7]
     7a6:	460b      	mov	r3, r1
     7a8:	71bb      	strb	r3, [r7, #6]
     7aa:	4613      	mov	r3, r2
     7ac:	717b      	strb	r3, [r7, #5]
	switch (pull_mode) {
     7ae:	797b      	ldrb	r3, [r7, #5]
     7b0:	2b01      	cmp	r3, #1
     7b2:	d00a      	beq.n	7ca <_gpio_set_pin_pull_mode+0x2e>
     7b4:	2b02      	cmp	r3, #2
     7b6:	d01f      	beq.n	7f8 <_gpio_set_pin_pull_mode+0x5c>
     7b8:	2b00      	cmp	r3, #0
     7ba:	d134      	bne.n	826 <_gpio_set_pin_pull_mode+0x8a>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
     7bc:	79ba      	ldrb	r2, [r7, #6]
     7be:	79fb      	ldrb	r3, [r7, #7]
     7c0:	4619      	mov	r1, r3
     7c2:	481e      	ldr	r0, [pc, #120]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7c4:	4b1e      	ldr	r3, [pc, #120]	; (840 <_gpio_set_pin_pull_mode+0xa4>)
     7c6:	4798      	blx	r3
		break;
     7c8:	e033      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7ca:	79bb      	ldrb	r3, [r7, #6]
     7cc:	2201      	movs	r2, #1
     7ce:	409a      	lsls	r2, r3
     7d0:	79fb      	ldrb	r3, [r7, #7]
     7d2:	4619      	mov	r1, r3
     7d4:	4819      	ldr	r0, [pc, #100]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7d6:	4b1b      	ldr	r3, [pc, #108]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     7d8:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     7da:	79ba      	ldrb	r2, [r7, #6]
     7dc:	79fb      	ldrb	r3, [r7, #7]
     7de:	4619      	mov	r1, r3
     7e0:	4816      	ldr	r0, [pc, #88]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7e2:	4b19      	ldr	r3, [pc, #100]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     7e4:	4798      	blx	r3
		hri_port_set_OUT_reg(PORT, port, 1U << pin);
     7e6:	79bb      	ldrb	r3, [r7, #6]
     7e8:	2201      	movs	r2, #1
     7ea:	409a      	lsls	r2, r3
     7ec:	79fb      	ldrb	r3, [r7, #7]
     7ee:	4619      	mov	r1, r3
     7f0:	4812      	ldr	r0, [pc, #72]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7f2:	4b16      	ldr	r3, [pc, #88]	; (84c <_gpio_set_pin_pull_mode+0xb0>)
     7f4:	4798      	blx	r3
		break;
     7f6:	e01c      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7f8:	79bb      	ldrb	r3, [r7, #6]
     7fa:	2201      	movs	r2, #1
     7fc:	409a      	lsls	r2, r3
     7fe:	79fb      	ldrb	r3, [r7, #7]
     800:	4619      	mov	r1, r3
     802:	480e      	ldr	r0, [pc, #56]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     804:	4b0f      	ldr	r3, [pc, #60]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     806:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     808:	79ba      	ldrb	r2, [r7, #6]
     80a:	79fb      	ldrb	r3, [r7, #7]
     80c:	4619      	mov	r1, r3
     80e:	480b      	ldr	r0, [pc, #44]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     810:	4b0d      	ldr	r3, [pc, #52]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     812:	4798      	blx	r3
		hri_port_clear_OUT_reg(PORT, port, 1U << pin);
     814:	79bb      	ldrb	r3, [r7, #6]
     816:	2201      	movs	r2, #1
     818:	409a      	lsls	r2, r3
     81a:	79fb      	ldrb	r3, [r7, #7]
     81c:	4619      	mov	r1, r3
     81e:	4807      	ldr	r0, [pc, #28]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     820:	4b0b      	ldr	r3, [pc, #44]	; (850 <_gpio_set_pin_pull_mode+0xb4>)
     822:	4798      	blx	r3
		break;
     824:	e005      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	default:
		ASSERT(false);
     826:	2289      	movs	r2, #137	; 0x89
     828:	490a      	ldr	r1, [pc, #40]	; (854 <_gpio_set_pin_pull_mode+0xb8>)
     82a:	2000      	movs	r0, #0
     82c:	4b0a      	ldr	r3, [pc, #40]	; (858 <_gpio_set_pin_pull_mode+0xbc>)
     82e:	4798      	blx	r3
		break;
     830:	bf00      	nop
	}
}
     832:	bf00      	nop
     834:	3708      	adds	r7, #8
     836:	46bd      	mov	sp, r7
     838:	bd80      	pop	{r7, pc}
     83a:	bf00      	nop
     83c:	41008000 	.word	0x41008000
     840:	00000605 	.word	0x00000605
     844:	00000431 	.word	0x00000431
     848:	000005c1 	.word	0x000005c1
     84c:	00000459 	.word	0x00000459
     850:	00000481 	.word	0x00000481
     854:	000033b4 	.word	0x000033b4
     858:	0000132d 	.word	0x0000132d

0000085c <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     85c:	b590      	push	{r4, r7, lr}
     85e:	b085      	sub	sp, #20
     860:	af00      	add	r7, sp, #0
     862:	6078      	str	r0, [r7, #4]
     864:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     866:	687b      	ldr	r3, [r7, #4]
     868:	095b      	lsrs	r3, r3, #5
     86a:	73fb      	strb	r3, [r7, #15]
	uint8_t pin  = GPIO_PIN(gpio);
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	b2db      	uxtb	r3, r3
     870:	f003 031f 	and.w	r3, r3, #31
     874:	73bb      	strb	r3, [r7, #14]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     876:	683b      	ldr	r3, [r7, #0]
     878:	f1b3 3fff 	cmp.w	r3, #4294967295
     87c:	d106      	bne.n	88c <_gpio_set_pin_function+0x30>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     87e:	7bba      	ldrb	r2, [r7, #14]
     880:	7bf9      	ldrb	r1, [r7, #15]
     882:	2300      	movs	r3, #0
     884:	4812      	ldr	r0, [pc, #72]	; (8d0 <_gpio_set_pin_function+0x74>)
     886:	4c13      	ldr	r4, [pc, #76]	; (8d4 <_gpio_set_pin_function+0x78>)
     888:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     88a:	e01d      	b.n	8c8 <_gpio_set_pin_function+0x6c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     88c:	7bba      	ldrb	r2, [r7, #14]
     88e:	7bf9      	ldrb	r1, [r7, #15]
     890:	2301      	movs	r3, #1
     892:	480f      	ldr	r0, [pc, #60]	; (8d0 <_gpio_set_pin_function+0x74>)
     894:	4c0f      	ldr	r4, [pc, #60]	; (8d4 <_gpio_set_pin_function+0x78>)
     896:	47a0      	blx	r4
		if (pin & 1) {
     898:	7bbb      	ldrb	r3, [r7, #14]
     89a:	f003 0301 	and.w	r3, r3, #1
     89e:	2b00      	cmp	r3, #0
     8a0:	d009      	beq.n	8b6 <_gpio_set_pin_function+0x5a>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     8a2:	7bbb      	ldrb	r3, [r7, #14]
     8a4:	085b      	lsrs	r3, r3, #1
     8a6:	b2da      	uxtb	r2, r3
     8a8:	683b      	ldr	r3, [r7, #0]
     8aa:	b2db      	uxtb	r3, r3
     8ac:	7bf9      	ldrb	r1, [r7, #15]
     8ae:	4808      	ldr	r0, [pc, #32]	; (8d0 <_gpio_set_pin_function+0x74>)
     8b0:	4c09      	ldr	r4, [pc, #36]	; (8d8 <_gpio_set_pin_function+0x7c>)
     8b2:	47a0      	blx	r4
}
     8b4:	e008      	b.n	8c8 <_gpio_set_pin_function+0x6c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     8b6:	7bbb      	ldrb	r3, [r7, #14]
     8b8:	085b      	lsrs	r3, r3, #1
     8ba:	b2da      	uxtb	r2, r3
     8bc:	683b      	ldr	r3, [r7, #0]
     8be:	b2db      	uxtb	r3, r3
     8c0:	7bf9      	ldrb	r1, [r7, #15]
     8c2:	4803      	ldr	r0, [pc, #12]	; (8d0 <_gpio_set_pin_function+0x74>)
     8c4:	4c05      	ldr	r4, [pc, #20]	; (8dc <_gpio_set_pin_function+0x80>)
     8c6:	47a0      	blx	r4
}
     8c8:	bf00      	nop
     8ca:	3714      	adds	r7, #20
     8cc:	46bd      	mov	sp, r7
     8ce:	bd90      	pop	{r4, r7, pc}
     8d0:	41008000 	.word	0x41008000
     8d4:	00000567 	.word	0x00000567
     8d8:	00000509 	.word	0x00000509
     8dc:	000004a9 	.word	0x000004a9

000008e0 <gpio_set_pin_pull_mode>:
 * \param[in] pull_mode GPIO_PULL_DOWN = Pull pin low with internal resistor
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
     8e0:	b580      	push	{r7, lr}
     8e2:	b082      	sub	sp, #8
     8e4:	af00      	add	r7, sp, #0
     8e6:	4603      	mov	r3, r0
     8e8:	460a      	mov	r2, r1
     8ea:	71fb      	strb	r3, [r7, #7]
     8ec:	4613      	mov	r3, r2
     8ee:	71bb      	strb	r3, [r7, #6]
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     8f0:	79fb      	ldrb	r3, [r7, #7]
     8f2:	095b      	lsrs	r3, r3, #5
     8f4:	b2d8      	uxtb	r0, r3
     8f6:	79fb      	ldrb	r3, [r7, #7]
     8f8:	f003 031f 	and.w	r3, r3, #31
     8fc:	b2db      	uxtb	r3, r3
     8fe:	79ba      	ldrb	r2, [r7, #6]
     900:	4619      	mov	r1, r3
     902:	4b03      	ldr	r3, [pc, #12]	; (910 <gpio_set_pin_pull_mode+0x30>)
     904:	4798      	blx	r3
}
     906:	bf00      	nop
     908:	3708      	adds	r7, #8
     90a:	46bd      	mov	sp, r7
     90c:	bd80      	pop	{r7, pc}
     90e:	bf00      	nop
     910:	0000079d 	.word	0x0000079d

00000914 <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     914:	b580      	push	{r7, lr}
     916:	b082      	sub	sp, #8
     918:	af00      	add	r7, sp, #0
     91a:	6078      	str	r0, [r7, #4]
     91c:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     91e:	6839      	ldr	r1, [r7, #0]
     920:	6878      	ldr	r0, [r7, #4]
     922:	4b03      	ldr	r3, [pc, #12]	; (930 <gpio_set_pin_function+0x1c>)
     924:	4798      	blx	r3
}
     926:	bf00      	nop
     928:	3708      	adds	r7, #8
     92a:	46bd      	mov	sp, r7
     92c:	bd80      	pop	{r7, pc}
     92e:	bf00      	nop
     930:	0000085d 	.word	0x0000085d

00000934 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     934:	b580      	push	{r7, lr}
     936:	b082      	sub	sp, #8
     938:	af00      	add	r7, sp, #0
     93a:	4603      	mov	r3, r0
     93c:	460a      	mov	r2, r1
     93e:	71fb      	strb	r3, [r7, #7]
     940:	4613      	mov	r3, r2
     942:	71bb      	strb	r3, [r7, #6]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     944:	79fb      	ldrb	r3, [r7, #7]
     946:	095b      	lsrs	r3, r3, #5
     948:	b2d8      	uxtb	r0, r3
     94a:	79fb      	ldrb	r3, [r7, #7]
     94c:	f003 031f 	and.w	r3, r3, #31
     950:	2201      	movs	r2, #1
     952:	fa02 f303 	lsl.w	r3, r2, r3
     956:	79ba      	ldrb	r2, [r7, #6]
     958:	4619      	mov	r1, r3
     95a:	4b03      	ldr	r3, [pc, #12]	; (968 <gpio_set_pin_direction+0x34>)
     95c:	4798      	blx	r3
}
     95e:	bf00      	nop
     960:	3708      	adds	r7, #8
     962:	46bd      	mov	sp, r7
     964:	bd80      	pop	{r7, pc}
     966:	bf00      	nop
     968:	00000671 	.word	0x00000671

0000096c <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     96c:	b580      	push	{r7, lr}
     96e:	b082      	sub	sp, #8
     970:	af00      	add	r7, sp, #0
     972:	4603      	mov	r3, r0
     974:	460a      	mov	r2, r1
     976:	71fb      	strb	r3, [r7, #7]
     978:	4613      	mov	r3, r2
     97a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     97c:	79fb      	ldrb	r3, [r7, #7]
     97e:	095b      	lsrs	r3, r3, #5
     980:	b2d8      	uxtb	r0, r3
     982:	79fb      	ldrb	r3, [r7, #7]
     984:	f003 031f 	and.w	r3, r3, #31
     988:	2201      	movs	r2, #1
     98a:	fa02 f303 	lsl.w	r3, r2, r3
     98e:	79ba      	ldrb	r2, [r7, #6]
     990:	4619      	mov	r1, r3
     992:	4b03      	ldr	r3, [pc, #12]	; (9a0 <gpio_set_pin_level+0x34>)
     994:	4798      	blx	r3
}
     996:	bf00      	nop
     998:	3708      	adds	r7, #8
     99a:	46bd      	mov	sp, r7
     99c:	bd80      	pop	{r7, pc}
     99e:	bf00      	nop
     9a0:	00000759 	.word	0x00000759

000009a4 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     9a4:	b580      	push	{r7, lr}
     9a6:	af00      	add	r7, sp, #0
	_init_chip();
     9a8:	4b01      	ldr	r3, [pc, #4]	; (9b0 <init_mcu+0xc>)
     9aa:	4798      	blx	r3
}
     9ac:	bf00      	nop
     9ae:	bd80      	pop	{r7, pc}
     9b0:	00001389 	.word	0x00001389

000009b4 <EDBG_UART_PORT_init>:
struct usart_sync_descriptor EDBG_UART;

struct i2c_m_sync_desc I2C_0;

void EDBG_UART_PORT_init(void)
{
     9b4:	b580      	push	{r7, lr}
     9b6:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);
     9b8:	4904      	ldr	r1, [pc, #16]	; (9cc <EDBG_UART_PORT_init+0x18>)
     9ba:	2039      	movs	r0, #57	; 0x39
     9bc:	4b04      	ldr	r3, [pc, #16]	; (9d0 <EDBG_UART_PORT_init+0x1c>)
     9be:	4798      	blx	r3

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
     9c0:	4904      	ldr	r1, [pc, #16]	; (9d4 <EDBG_UART_PORT_init+0x20>)
     9c2:	2038      	movs	r0, #56	; 0x38
     9c4:	4b02      	ldr	r3, [pc, #8]	; (9d0 <EDBG_UART_PORT_init+0x1c>)
     9c6:	4798      	blx	r3
}
     9c8:	bf00      	nop
     9ca:	bd80      	pop	{r7, pc}
     9cc:	00390003 	.word	0x00390003
     9d0:	00000915 	.word	0x00000915
     9d4:	00380003 	.word	0x00380003

000009d8 <EDBG_UART_CLOCK_init>:

void EDBG_UART_CLOCK_init(void)
{
     9d8:	b580      	push	{r7, lr}
     9da:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     9dc:	2240      	movs	r2, #64	; 0x40
     9de:	2117      	movs	r1, #23
     9e0:	4806      	ldr	r0, [pc, #24]	; (9fc <EDBG_UART_CLOCK_init+0x24>)
     9e2:	4b07      	ldr	r3, [pc, #28]	; (a00 <EDBG_UART_CLOCK_init+0x28>)
     9e4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     9e6:	2243      	movs	r2, #67	; 0x43
     9e8:	2103      	movs	r1, #3
     9ea:	4804      	ldr	r0, [pc, #16]	; (9fc <EDBG_UART_CLOCK_init+0x24>)
     9ec:	4b04      	ldr	r3, [pc, #16]	; (a00 <EDBG_UART_CLOCK_init+0x28>)
     9ee:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
     9f0:	4804      	ldr	r0, [pc, #16]	; (a04 <EDBG_UART_CLOCK_init+0x2c>)
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <EDBG_UART_CLOCK_init+0x30>)
     9f4:	4798      	blx	r3
}
     9f6:	bf00      	nop
     9f8:	bd80      	pop	{r7, pc}
     9fa:	bf00      	nop
     9fc:	40001c00 	.word	0x40001c00
     a00:	00000383 	.word	0x00000383
     a04:	40000800 	.word	0x40000800
     a08:	000003a9 	.word	0x000003a9

00000a0c <EDBG_UART_init>:

void EDBG_UART_init(void)
{
     a0c:	b580      	push	{r7, lr}
     a0e:	af00      	add	r7, sp, #0
	EDBG_UART_CLOCK_init();
     a10:	4b05      	ldr	r3, [pc, #20]	; (a28 <EDBG_UART_init+0x1c>)
     a12:	4798      	blx	r3
	usart_sync_init(&EDBG_UART, SERCOM2, (void *)NULL);
     a14:	2200      	movs	r2, #0
     a16:	4905      	ldr	r1, [pc, #20]	; (a2c <EDBG_UART_init+0x20>)
     a18:	4805      	ldr	r0, [pc, #20]	; (a30 <EDBG_UART_init+0x24>)
     a1a:	4b06      	ldr	r3, [pc, #24]	; (a34 <EDBG_UART_init+0x28>)
     a1c:	4798      	blx	r3
	EDBG_UART_PORT_init();
     a1e:	4b06      	ldr	r3, [pc, #24]	; (a38 <EDBG_UART_init+0x2c>)
     a20:	4798      	blx	r3
}
     a22:	bf00      	nop
     a24:	bd80      	pop	{r7, pc}
     a26:	bf00      	nop
     a28:	000009d9 	.word	0x000009d9
     a2c:	41012000 	.word	0x41012000
     a30:	20000060 	.word	0x20000060
     a34:	000010dd 	.word	0x000010dd
     a38:	000009b5 	.word	0x000009b5

00000a3c <SPI_0_PORT_init>:

void SPI_0_PORT_init(void)
{
     a3c:	b580      	push	{r7, lr}
     a3e:	af00      	add	r7, sp, #0

	gpio_set_pin_level(MOSI,
     a40:	2100      	movs	r1, #0
     a42:	2044      	movs	r0, #68	; 0x44
     a44:	4b11      	ldr	r3, [pc, #68]	; (a8c <SPI_0_PORT_init+0x50>)
     a46:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MOSI, GPIO_DIRECTION_OUT);
     a48:	2102      	movs	r1, #2
     a4a:	2044      	movs	r0, #68	; 0x44
     a4c:	4b10      	ldr	r3, [pc, #64]	; (a90 <SPI_0_PORT_init+0x54>)
     a4e:	4798      	blx	r3

	gpio_set_pin_function(MOSI, PINMUX_PC04C_SERCOM6_PAD0);
     a50:	4910      	ldr	r1, [pc, #64]	; (a94 <SPI_0_PORT_init+0x58>)
     a52:	2044      	movs	r0, #68	; 0x44
     a54:	4b10      	ldr	r3, [pc, #64]	; (a98 <SPI_0_PORT_init+0x5c>)
     a56:	4798      	blx	r3

	gpio_set_pin_level(PC05,
     a58:	2100      	movs	r1, #0
     a5a:	2045      	movs	r0, #69	; 0x45
     a5c:	4b0b      	ldr	r3, [pc, #44]	; (a8c <SPI_0_PORT_init+0x50>)
     a5e:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PC05, GPIO_DIRECTION_OUT);
     a60:	2102      	movs	r1, #2
     a62:	2045      	movs	r0, #69	; 0x45
     a64:	4b0a      	ldr	r3, [pc, #40]	; (a90 <SPI_0_PORT_init+0x54>)
     a66:	4798      	blx	r3

	gpio_set_pin_function(PC05, PINMUX_PC05C_SERCOM6_PAD1);
     a68:	490c      	ldr	r1, [pc, #48]	; (a9c <SPI_0_PORT_init+0x60>)
     a6a:	2045      	movs	r0, #69	; 0x45
     a6c:	4b0a      	ldr	r3, [pc, #40]	; (a98 <SPI_0_PORT_init+0x5c>)
     a6e:	4798      	blx	r3

	// Set pin direction to input
	gpio_set_pin_direction(PC06, GPIO_DIRECTION_IN);
     a70:	2101      	movs	r1, #1
     a72:	2046      	movs	r0, #70	; 0x46
     a74:	4b06      	ldr	r3, [pc, #24]	; (a90 <SPI_0_PORT_init+0x54>)
     a76:	4798      	blx	r3

	gpio_set_pin_pull_mode(PC06,
     a78:	2100      	movs	r1, #0
     a7a:	2046      	movs	r0, #70	; 0x46
     a7c:	4b08      	ldr	r3, [pc, #32]	; (aa0 <SPI_0_PORT_init+0x64>)
     a7e:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PC06, PINMUX_PC06C_SERCOM6_PAD2);
     a80:	4908      	ldr	r1, [pc, #32]	; (aa4 <SPI_0_PORT_init+0x68>)
     a82:	2046      	movs	r0, #70	; 0x46
     a84:	4b04      	ldr	r3, [pc, #16]	; (a98 <SPI_0_PORT_init+0x5c>)
     a86:	4798      	blx	r3
}
     a88:	bf00      	nop
     a8a:	bd80      	pop	{r7, pc}
     a8c:	0000096d 	.word	0x0000096d
     a90:	00000935 	.word	0x00000935
     a94:	00440002 	.word	0x00440002
     a98:	00000915 	.word	0x00000915
     a9c:	00450002 	.word	0x00450002
     aa0:	000008e1 	.word	0x000008e1
     aa4:	00460002 	.word	0x00460002

00000aa8 <SPI_0_CLOCK_init>:

void SPI_0_CLOCK_init(void)
{
     aa8:	b580      	push	{r7, lr}
     aaa:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM6_GCLK_ID_CORE, CONF_GCLK_SERCOM6_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     aac:	2240      	movs	r2, #64	; 0x40
     aae:	2124      	movs	r1, #36	; 0x24
     ab0:	4806      	ldr	r0, [pc, #24]	; (acc <SPI_0_CLOCK_init+0x24>)
     ab2:	4b07      	ldr	r3, [pc, #28]	; (ad0 <SPI_0_CLOCK_init+0x28>)
     ab4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM6_GCLK_ID_SLOW, CONF_GCLK_SERCOM6_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     ab6:	2243      	movs	r2, #67	; 0x43
     ab8:	2103      	movs	r1, #3
     aba:	4804      	ldr	r0, [pc, #16]	; (acc <SPI_0_CLOCK_init+0x24>)
     abc:	4b04      	ldr	r3, [pc, #16]	; (ad0 <SPI_0_CLOCK_init+0x28>)
     abe:	4798      	blx	r3

	hri_mclk_set_APBDMASK_SERCOM6_bit(MCLK);
     ac0:	4804      	ldr	r0, [pc, #16]	; (ad4 <SPI_0_CLOCK_init+0x2c>)
     ac2:	4b05      	ldr	r3, [pc, #20]	; (ad8 <SPI_0_CLOCK_init+0x30>)
     ac4:	4798      	blx	r3
}
     ac6:	bf00      	nop
     ac8:	bd80      	pop	{r7, pc}
     aca:	bf00      	nop
     acc:	40001c00 	.word	0x40001c00
     ad0:	00000383 	.word	0x00000383
     ad4:	40000800 	.word	0x40000800
     ad8:	000003c9 	.word	0x000003c9

00000adc <SPI_0_init>:

void SPI_0_init(void)
{
     adc:	b580      	push	{r7, lr}
     ade:	af00      	add	r7, sp, #0
	SPI_0_CLOCK_init();
     ae0:	4b04      	ldr	r3, [pc, #16]	; (af4 <SPI_0_init+0x18>)
     ae2:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM6);
     ae4:	4904      	ldr	r1, [pc, #16]	; (af8 <SPI_0_init+0x1c>)
     ae6:	4805      	ldr	r0, [pc, #20]	; (afc <SPI_0_init+0x20>)
     ae8:	4b05      	ldr	r3, [pc, #20]	; (b00 <SPI_0_init+0x24>)
     aea:	4798      	blx	r3
	SPI_0_PORT_init();
     aec:	4b05      	ldr	r3, [pc, #20]	; (b04 <SPI_0_init+0x28>)
     aee:	4798      	blx	r3
}
     af0:	bf00      	nop
     af2:	bd80      	pop	{r7, pc}
     af4:	00000aa9 	.word	0x00000aa9
     af8:	43000800 	.word	0x43000800
     afc:	2000006c 	.word	0x2000006c
     b00:	00000ec5 	.word	0x00000ec5
     b04:	00000a3d 	.word	0x00000a3d

00000b08 <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     b08:	b580      	push	{r7, lr}
     b0a:	af00      	add	r7, sp, #0

	gpio_set_pin_pull_mode(PD08,
     b0c:	2100      	movs	r1, #0
     b0e:	2068      	movs	r0, #104	; 0x68
     b10:	4b07      	ldr	r3, [pc, #28]	; (b30 <I2C_0_PORT_init+0x28>)
     b12:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PD08, PINMUX_PD08C_SERCOM7_PAD0);
     b14:	4907      	ldr	r1, [pc, #28]	; (b34 <I2C_0_PORT_init+0x2c>)
     b16:	2068      	movs	r0, #104	; 0x68
     b18:	4b07      	ldr	r3, [pc, #28]	; (b38 <I2C_0_PORT_init+0x30>)
     b1a:	4798      	blx	r3

	gpio_set_pin_pull_mode(PD09,
     b1c:	2100      	movs	r1, #0
     b1e:	2069      	movs	r0, #105	; 0x69
     b20:	4b03      	ldr	r3, [pc, #12]	; (b30 <I2C_0_PORT_init+0x28>)
     b22:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PD09, PINMUX_PD09C_SERCOM7_PAD1);
     b24:	4905      	ldr	r1, [pc, #20]	; (b3c <I2C_0_PORT_init+0x34>)
     b26:	2069      	movs	r0, #105	; 0x69
     b28:	4b03      	ldr	r3, [pc, #12]	; (b38 <I2C_0_PORT_init+0x30>)
     b2a:	4798      	blx	r3
}
     b2c:	bf00      	nop
     b2e:	bd80      	pop	{r7, pc}
     b30:	000008e1 	.word	0x000008e1
     b34:	00680002 	.word	0x00680002
     b38:	00000915 	.word	0x00000915
     b3c:	00690002 	.word	0x00690002

00000b40 <I2C_0_CLOCK_init>:

void I2C_0_CLOCK_init(void)
{
     b40:	b580      	push	{r7, lr}
     b42:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM7_GCLK_ID_CORE, CONF_GCLK_SERCOM7_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     b44:	2240      	movs	r2, #64	; 0x40
     b46:	2125      	movs	r1, #37	; 0x25
     b48:	4806      	ldr	r0, [pc, #24]	; (b64 <I2C_0_CLOCK_init+0x24>)
     b4a:	4b07      	ldr	r3, [pc, #28]	; (b68 <I2C_0_CLOCK_init+0x28>)
     b4c:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM7_GCLK_ID_SLOW, CONF_GCLK_SERCOM7_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     b4e:	2243      	movs	r2, #67	; 0x43
     b50:	2103      	movs	r1, #3
     b52:	4804      	ldr	r0, [pc, #16]	; (b64 <I2C_0_CLOCK_init+0x24>)
     b54:	4b04      	ldr	r3, [pc, #16]	; (b68 <I2C_0_CLOCK_init+0x28>)
     b56:	4798      	blx	r3

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
     b58:	4804      	ldr	r0, [pc, #16]	; (b6c <I2C_0_CLOCK_init+0x2c>)
     b5a:	4b05      	ldr	r3, [pc, #20]	; (b70 <I2C_0_CLOCK_init+0x30>)
     b5c:	4798      	blx	r3
}
     b5e:	bf00      	nop
     b60:	bd80      	pop	{r7, pc}
     b62:	bf00      	nop
     b64:	40001c00 	.word	0x40001c00
     b68:	00000383 	.word	0x00000383
     b6c:	40000800 	.word	0x40000800
     b70:	000003e9 	.word	0x000003e9

00000b74 <I2C_0_init>:

void I2C_0_init(void)
{
     b74:	b580      	push	{r7, lr}
     b76:	af00      	add	r7, sp, #0
	I2C_0_CLOCK_init();
     b78:	4b04      	ldr	r3, [pc, #16]	; (b8c <I2C_0_init+0x18>)
     b7a:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM7);
     b7c:	4904      	ldr	r1, [pc, #16]	; (b90 <I2C_0_init+0x1c>)
     b7e:	4805      	ldr	r0, [pc, #20]	; (b94 <I2C_0_init+0x20>)
     b80:	4b05      	ldr	r3, [pc, #20]	; (b98 <I2C_0_init+0x24>)
     b82:	4798      	blx	r3
	I2C_0_PORT_init();
     b84:	4b05      	ldr	r3, [pc, #20]	; (b9c <I2C_0_init+0x28>)
     b86:	4798      	blx	r3
}
     b88:	bf00      	nop
     b8a:	bd80      	pop	{r7, pc}
     b8c:	00000b41 	.word	0x00000b41
     b90:	43000c00 	.word	0x43000c00
     b94:	20000084 	.word	0x20000084
     b98:	00000d49 	.word	0x00000d49
     b9c:	00000b09 	.word	0x00000b09

00000ba0 <system_init>:

void system_init(void)
{
     ba0:	b580      	push	{r7, lr}
     ba2:	af00      	add	r7, sp, #0
	init_mcu();
     ba4:	4b38      	ldr	r3, [pc, #224]	; (c88 <system_init+0xe8>)
     ba6:	4798      	blx	r3

	// GPIO on PB01

	gpio_set_pin_level(SPI_CS,
     ba8:	2101      	movs	r1, #1
     baa:	2021      	movs	r0, #33	; 0x21
     bac:	4b37      	ldr	r3, [pc, #220]	; (c8c <system_init+0xec>)
     bae:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   true);

	// Set pin direction to output
	gpio_set_pin_direction(SPI_CS, GPIO_DIRECTION_OUT);
     bb0:	2102      	movs	r1, #2
     bb2:	2021      	movs	r0, #33	; 0x21
     bb4:	4b36      	ldr	r3, [pc, #216]	; (c90 <system_init+0xf0>)
     bb6:	4798      	blx	r3

	gpio_set_pin_function(SPI_CS, GPIO_PIN_FUNCTION_OFF);
     bb8:	f04f 31ff 	mov.w	r1, #4294967295
     bbc:	2021      	movs	r0, #33	; 0x21
     bbe:	4b35      	ldr	r3, [pc, #212]	; (c94 <system_init+0xf4>)
     bc0:	4798      	blx	r3

	// GPIO on PB04

	gpio_set_pin_level(LED_green2,
     bc2:	2100      	movs	r1, #0
     bc4:	2024      	movs	r0, #36	; 0x24
     bc6:	4b31      	ldr	r3, [pc, #196]	; (c8c <system_init+0xec>)
     bc8:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(LED_green2, GPIO_DIRECTION_OUT);
     bca:	2102      	movs	r1, #2
     bcc:	2024      	movs	r0, #36	; 0x24
     bce:	4b30      	ldr	r3, [pc, #192]	; (c90 <system_init+0xf0>)
     bd0:	4798      	blx	r3

	gpio_set_pin_function(LED_green2, GPIO_PIN_FUNCTION_OFF);
     bd2:	f04f 31ff 	mov.w	r1, #4294967295
     bd6:	2024      	movs	r0, #36	; 0x24
     bd8:	4b2e      	ldr	r3, [pc, #184]	; (c94 <system_init+0xf4>)
     bda:	4798      	blx	r3

	// GPIO on PB05

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT1, GPIO_DIRECTION_IN);
     bdc:	2101      	movs	r1, #1
     bde:	2025      	movs	r0, #37	; 0x25
     be0:	4b2b      	ldr	r3, [pc, #172]	; (c90 <system_init+0xf0>)
     be2:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT1,
     be4:	2101      	movs	r1, #1
     be6:	2025      	movs	r0, #37	; 0x25
     be8:	4b2b      	ldr	r3, [pc, #172]	; (c98 <system_init+0xf8>)
     bea:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT1, GPIO_PIN_FUNCTION_OFF);
     bec:	f04f 31ff 	mov.w	r1, #4294967295
     bf0:	2025      	movs	r0, #37	; 0x25
     bf2:	4b28      	ldr	r3, [pc, #160]	; (c94 <system_init+0xf4>)
     bf4:	4798      	blx	r3

	// GPIO on PB06

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT2, GPIO_DIRECTION_IN);
     bf6:	2101      	movs	r1, #1
     bf8:	2026      	movs	r0, #38	; 0x26
     bfa:	4b25      	ldr	r3, [pc, #148]	; (c90 <system_init+0xf0>)
     bfc:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT2,
     bfe:	2101      	movs	r1, #1
     c00:	2026      	movs	r0, #38	; 0x26
     c02:	4b25      	ldr	r3, [pc, #148]	; (c98 <system_init+0xf8>)
     c04:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT2, GPIO_PIN_FUNCTION_OFF);
     c06:	f04f 31ff 	mov.w	r1, #4294967295
     c0a:	2026      	movs	r0, #38	; 0x26
     c0c:	4b21      	ldr	r3, [pc, #132]	; (c94 <system_init+0xf4>)
     c0e:	4798      	blx	r3

	// GPIO on PB14

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT3, GPIO_DIRECTION_IN);
     c10:	2101      	movs	r1, #1
     c12:	202e      	movs	r0, #46	; 0x2e
     c14:	4b1e      	ldr	r3, [pc, #120]	; (c90 <system_init+0xf0>)
     c16:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT3,
     c18:	2101      	movs	r1, #1
     c1a:	202e      	movs	r0, #46	; 0x2e
     c1c:	4b1e      	ldr	r3, [pc, #120]	; (c98 <system_init+0xf8>)
     c1e:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT3, GPIO_PIN_FUNCTION_OFF);
     c20:	f04f 31ff 	mov.w	r1, #4294967295
     c24:	202e      	movs	r0, #46	; 0x2e
     c26:	4b1b      	ldr	r3, [pc, #108]	; (c94 <system_init+0xf4>)
     c28:	4798      	blx	r3

	// GPIO on PB15

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT4, GPIO_DIRECTION_IN);
     c2a:	2101      	movs	r1, #1
     c2c:	202f      	movs	r0, #47	; 0x2f
     c2e:	4b18      	ldr	r3, [pc, #96]	; (c90 <system_init+0xf0>)
     c30:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT4,
     c32:	2101      	movs	r1, #1
     c34:	202f      	movs	r0, #47	; 0x2f
     c36:	4b18      	ldr	r3, [pc, #96]	; (c98 <system_init+0xf8>)
     c38:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT4, GPIO_PIN_FUNCTION_OFF);
     c3a:	f04f 31ff 	mov.w	r1, #4294967295
     c3e:	202f      	movs	r0, #47	; 0x2f
     c40:	4b14      	ldr	r3, [pc, #80]	; (c94 <system_init+0xf4>)
     c42:	4798      	blx	r3

	// GPIO on PB31

	// Set pin direction to input
	gpio_set_pin_direction(SW0, GPIO_DIRECTION_IN);
     c44:	2101      	movs	r1, #1
     c46:	203f      	movs	r0, #63	; 0x3f
     c48:	4b11      	ldr	r3, [pc, #68]	; (c90 <system_init+0xf0>)
     c4a:	4798      	blx	r3

	gpio_set_pin_pull_mode(SW0,
     c4c:	2101      	movs	r1, #1
     c4e:	203f      	movs	r0, #63	; 0x3f
     c50:	4b11      	ldr	r3, [pc, #68]	; (c98 <system_init+0xf8>)
     c52:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(SW0, GPIO_PIN_FUNCTION_OFF);
     c54:	f04f 31ff 	mov.w	r1, #4294967295
     c58:	203f      	movs	r0, #63	; 0x3f
     c5a:	4b0e      	ldr	r3, [pc, #56]	; (c94 <system_init+0xf4>)
     c5c:	4798      	blx	r3

	// GPIO on PC18

	gpio_set_pin_level(LED0,
     c5e:	2100      	movs	r1, #0
     c60:	2052      	movs	r0, #82	; 0x52
     c62:	4b0a      	ldr	r3, [pc, #40]	; (c8c <system_init+0xec>)
     c64:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
     c66:	2102      	movs	r1, #2
     c68:	2052      	movs	r0, #82	; 0x52
     c6a:	4b09      	ldr	r3, [pc, #36]	; (c90 <system_init+0xf0>)
     c6c:	4798      	blx	r3

	gpio_set_pin_function(LED0, GPIO_PIN_FUNCTION_OFF);
     c6e:	f04f 31ff 	mov.w	r1, #4294967295
     c72:	2052      	movs	r0, #82	; 0x52
     c74:	4b07      	ldr	r3, [pc, #28]	; (c94 <system_init+0xf4>)
     c76:	4798      	blx	r3

	EDBG_UART_init();
     c78:	4b08      	ldr	r3, [pc, #32]	; (c9c <system_init+0xfc>)
     c7a:	4798      	blx	r3

	SPI_0_init();
     c7c:	4b08      	ldr	r3, [pc, #32]	; (ca0 <system_init+0x100>)
     c7e:	4798      	blx	r3

	I2C_0_init();
     c80:	4b08      	ldr	r3, [pc, #32]	; (ca4 <system_init+0x104>)
     c82:	4798      	blx	r3
}
     c84:	bf00      	nop
     c86:	bd80      	pop	{r7, pc}
     c88:	000009a5 	.word	0x000009a5
     c8c:	0000096d 	.word	0x0000096d
     c90:	00000935 	.word	0x00000935
     c94:	00000915 	.word	0x00000915
     c98:	000008e1 	.word	0x000008e1
     c9c:	00000a0d 	.word	0x00000a0d
     ca0:	00000add 	.word	0x00000add
     ca4:	00000b75 	.word	0x00000b75

00000ca8 <i2c_m_sync_read>:

/**
 * \brief Sync version of I2C I/O read
 */
static int32_t i2c_m_sync_read(struct io_descriptor *io, uint8_t *buf, const uint16_t n)
{
     ca8:	b580      	push	{r7, lr}
     caa:	b08a      	sub	sp, #40	; 0x28
     cac:	af00      	add	r7, sp, #0
     cae:	60f8      	str	r0, [r7, #12]
     cb0:	60b9      	str	r1, [r7, #8]
     cb2:	4613      	mov	r3, r2
     cb4:	80fb      	strh	r3, [r7, #6]
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
     cb6:	68fb      	ldr	r3, [r7, #12]
     cb8:	3b14      	subs	r3, #20
     cba:	627b      	str	r3, [r7, #36]	; 0x24
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cbe:	8b9b      	ldrh	r3, [r3, #28]
     cc0:	82bb      	strh	r3, [r7, #20]
	msg.len    = n;
     cc2:	88fb      	ldrh	r3, [r7, #6]
     cc4:	61bb      	str	r3, [r7, #24]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     cc6:	f248 0301 	movw	r3, #32769	; 0x8001
     cca:	82fb      	strh	r3, [r7, #22]
	msg.buffer = buf;
     ccc:	68bb      	ldr	r3, [r7, #8]
     cce:	61fb      	str	r3, [r7, #28]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cd2:	f107 0214 	add.w	r2, r7, #20
     cd6:	4611      	mov	r1, r2
     cd8:	4618      	mov	r0, r3
     cda:	4b06      	ldr	r3, [pc, #24]	; (cf4 <i2c_m_sync_read+0x4c>)
     cdc:	4798      	blx	r3
     cde:	6238      	str	r0, [r7, #32]

	if (ret) {
     ce0:	6a3b      	ldr	r3, [r7, #32]
     ce2:	2b00      	cmp	r3, #0
     ce4:	d001      	beq.n	cea <i2c_m_sync_read+0x42>
		return ret;
     ce6:	6a3b      	ldr	r3, [r7, #32]
     ce8:	e000      	b.n	cec <i2c_m_sync_read+0x44>
	}

	return n;
     cea:	88fb      	ldrh	r3, [r7, #6]
}
     cec:	4618      	mov	r0, r3
     cee:	3728      	adds	r7, #40	; 0x28
     cf0:	46bd      	mov	sp, r7
     cf2:	bd80      	pop	{r7, pc}
     cf4:	00002731 	.word	0x00002731

00000cf8 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     cf8:	b580      	push	{r7, lr}
     cfa:	b08a      	sub	sp, #40	; 0x28
     cfc:	af00      	add	r7, sp, #0
     cfe:	60f8      	str	r0, [r7, #12]
     d00:	60b9      	str	r1, [r7, #8]
     d02:	4613      	mov	r3, r2
     d04:	80fb      	strh	r3, [r7, #6]
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
     d06:	68fb      	ldr	r3, [r7, #12]
     d08:	3b14      	subs	r3, #20
     d0a:	627b      	str	r3, [r7, #36]	; 0x24
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d0e:	8b9b      	ldrh	r3, [r3, #28]
     d10:	82bb      	strh	r3, [r7, #20]
	msg.len    = n;
     d12:	88fb      	ldrh	r3, [r7, #6]
     d14:	61bb      	str	r3, [r7, #24]
	msg.flags  = I2C_M_STOP;
     d16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     d1a:	82fb      	strh	r3, [r7, #22]
	msg.buffer = (uint8_t *)buf;
     d1c:	68bb      	ldr	r3, [r7, #8]
     d1e:	61fb      	str	r3, [r7, #28]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d22:	f107 0214 	add.w	r2, r7, #20
     d26:	4611      	mov	r1, r2
     d28:	4618      	mov	r0, r3
     d2a:	4b06      	ldr	r3, [pc, #24]	; (d44 <i2c_m_sync_write+0x4c>)
     d2c:	4798      	blx	r3
     d2e:	6238      	str	r0, [r7, #32]

	if (ret) {
     d30:	6a3b      	ldr	r3, [r7, #32]
     d32:	2b00      	cmp	r3, #0
     d34:	d001      	beq.n	d3a <i2c_m_sync_write+0x42>
		return ret;
     d36:	6a3b      	ldr	r3, [r7, #32]
     d38:	e000      	b.n	d3c <i2c_m_sync_write+0x44>
	}

	return n;
     d3a:	88fb      	ldrh	r3, [r7, #6]
}
     d3c:	4618      	mov	r0, r3
     d3e:	3728      	adds	r7, #40	; 0x28
     d40:	46bd      	mov	sp, r7
     d42:	bd80      	pop	{r7, pc}
     d44:	00002731 	.word	0x00002731

00000d48 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     d48:	b580      	push	{r7, lr}
     d4a:	b084      	sub	sp, #16
     d4c:	af00      	add	r7, sp, #0
     d4e:	6078      	str	r0, [r7, #4]
     d50:	6039      	str	r1, [r7, #0]
	int32_t init_status;
	ASSERT(i2c);
     d52:	687b      	ldr	r3, [r7, #4]
     d54:	2b00      	cmp	r3, #0
     d56:	bf14      	ite	ne
     d58:	2301      	movne	r3, #1
     d5a:	2300      	moveq	r3, #0
     d5c:	b2db      	uxtb	r3, r3
     d5e:	225e      	movs	r2, #94	; 0x5e
     d60:	490c      	ldr	r1, [pc, #48]	; (d94 <i2c_m_sync_init+0x4c>)
     d62:	4618      	mov	r0, r3
     d64:	4b0c      	ldr	r3, [pc, #48]	; (d98 <i2c_m_sync_init+0x50>)
     d66:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     d68:	687b      	ldr	r3, [r7, #4]
     d6a:	6839      	ldr	r1, [r7, #0]
     d6c:	4618      	mov	r0, r3
     d6e:	4b0b      	ldr	r3, [pc, #44]	; (d9c <i2c_m_sync_init+0x54>)
     d70:	4798      	blx	r3
     d72:	60f8      	str	r0, [r7, #12]
	if (init_status) {
     d74:	68fb      	ldr	r3, [r7, #12]
     d76:	2b00      	cmp	r3, #0
     d78:	d001      	beq.n	d7e <i2c_m_sync_init+0x36>
		return init_status;
     d7a:	68fb      	ldr	r3, [r7, #12]
     d7c:	e006      	b.n	d8c <i2c_m_sync_init+0x44>
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     d7e:	687b      	ldr	r3, [r7, #4]
     d80:	4a07      	ldr	r2, [pc, #28]	; (da0 <i2c_m_sync_init+0x58>)
     d82:	619a      	str	r2, [r3, #24]
	i2c->io.write = i2c_m_sync_write;
     d84:	687b      	ldr	r3, [r7, #4]
     d86:	4a07      	ldr	r2, [pc, #28]	; (da4 <i2c_m_sync_init+0x5c>)
     d88:	615a      	str	r2, [r3, #20]

	return ERR_NONE;
     d8a:	2300      	movs	r3, #0
}
     d8c:	4618      	mov	r0, r3
     d8e:	3710      	adds	r7, #16
     d90:	46bd      	mov	sp, r7
     d92:	bd80      	pop	{r7, pc}
     d94:	000033d0 	.word	0x000033d0
     d98:	0000132d 	.word	0x0000132d
     d9c:	0000252d 	.word	0x0000252d
     da0:	00000ca9 	.word	0x00000ca9
     da4:	00000cf9 	.word	0x00000cf9

00000da8 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     da8:	b580      	push	{r7, lr}
     daa:	b082      	sub	sp, #8
     dac:	af00      	add	r7, sp, #0
     dae:	6078      	str	r0, [r7, #4]
	return _i2c_m_sync_enable(&i2c->device);
     db0:	687b      	ldr	r3, [r7, #4]
     db2:	4618      	mov	r0, r3
     db4:	4b03      	ldr	r3, [pc, #12]	; (dc4 <i2c_m_sync_enable+0x1c>)
     db6:	4798      	blx	r3
     db8:	4603      	mov	r3, r0
}
     dba:	4618      	mov	r0, r3
     dbc:	3708      	adds	r7, #8
     dbe:	46bd      	mov	sp, r7
     dc0:	bd80      	pop	{r7, pc}
     dc2:	bf00      	nop
     dc4:	00002575 	.word	0x00002575

00000dc8 <i2c_m_sync_set_slaveaddr>:

/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
     dc8:	b480      	push	{r7}
     dca:	b085      	sub	sp, #20
     dcc:	af00      	add	r7, sp, #0
     dce:	60f8      	str	r0, [r7, #12]
     dd0:	460b      	mov	r3, r1
     dd2:	607a      	str	r2, [r7, #4]
     dd4:	817b      	strh	r3, [r7, #10]
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     dd6:	897b      	ldrh	r3, [r7, #10]
     dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
     ddc:	b21a      	sxth	r2, r3
     dde:	687b      	ldr	r3, [r7, #4]
     de0:	b21b      	sxth	r3, r3
     de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     de6:	b21b      	sxth	r3, r3
     de8:	4313      	orrs	r3, r2
     dea:	b21b      	sxth	r3, r3
     dec:	b29a      	uxth	r2, r3
     dee:	68fb      	ldr	r3, [r7, #12]
     df0:	839a      	strh	r2, [r3, #28]
     df2:	68fb      	ldr	r3, [r7, #12]
     df4:	8b9b      	ldrh	r3, [r3, #28]
}
     df6:	4618      	mov	r0, r3
     df8:	3714      	adds	r7, #20
     dfa:	46bd      	mov	sp, r7
     dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
     e00:	4770      	bx	lr

00000e02 <i2c_m_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
     e02:	b480      	push	{r7}
     e04:	b083      	sub	sp, #12
     e06:	af00      	add	r7, sp, #0
     e08:	6078      	str	r0, [r7, #4]
     e0a:	6039      	str	r1, [r7, #0]
	*io = &i2c->io;
     e0c:	687b      	ldr	r3, [r7, #4]
     e0e:	f103 0214 	add.w	r2, r3, #20
     e12:	683b      	ldr	r3, [r7, #0]
     e14:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
     e16:	2300      	movs	r3, #0
}
     e18:	4618      	mov	r0, r3
     e1a:	370c      	adds	r7, #12
     e1c:	46bd      	mov	sp, r7
     e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
     e22:	4770      	bx	lr

00000e24 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     e24:	b580      	push	{r7, lr}
     e26:	b084      	sub	sp, #16
     e28:	af00      	add	r7, sp, #0
     e2a:	60f8      	str	r0, [r7, #12]
     e2c:	60b9      	str	r1, [r7, #8]
     e2e:	4613      	mov	r3, r2
     e30:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e32:	68fb      	ldr	r3, [r7, #12]
     e34:	2b00      	cmp	r3, #0
     e36:	d004      	beq.n	e42 <io_write+0x1e>
     e38:	68bb      	ldr	r3, [r7, #8]
     e3a:	2b00      	cmp	r3, #0
     e3c:	d001      	beq.n	e42 <io_write+0x1e>
     e3e:	2301      	movs	r3, #1
     e40:	e000      	b.n	e44 <io_write+0x20>
     e42:	2300      	movs	r3, #0
     e44:	f003 0301 	and.w	r3, r3, #1
     e48:	b2db      	uxtb	r3, r3
     e4a:	2234      	movs	r2, #52	; 0x34
     e4c:	4907      	ldr	r1, [pc, #28]	; (e6c <io_write+0x48>)
     e4e:	4618      	mov	r0, r3
     e50:	4b07      	ldr	r3, [pc, #28]	; (e70 <io_write+0x4c>)
     e52:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     e54:	68fb      	ldr	r3, [r7, #12]
     e56:	681b      	ldr	r3, [r3, #0]
     e58:	88fa      	ldrh	r2, [r7, #6]
     e5a:	68b9      	ldr	r1, [r7, #8]
     e5c:	68f8      	ldr	r0, [r7, #12]
     e5e:	4798      	blx	r3
     e60:	4603      	mov	r3, r0
}
     e62:	4618      	mov	r0, r3
     e64:	3710      	adds	r7, #16
     e66:	46bd      	mov	sp, r7
     e68:	bd80      	pop	{r7, pc}
     e6a:	bf00      	nop
     e6c:	000033ec 	.word	0x000033ec
     e70:	0000132d 	.word	0x0000132d

00000e74 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     e74:	b580      	push	{r7, lr}
     e76:	b084      	sub	sp, #16
     e78:	af00      	add	r7, sp, #0
     e7a:	60f8      	str	r0, [r7, #12]
     e7c:	60b9      	str	r1, [r7, #8]
     e7e:	4613      	mov	r3, r2
     e80:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e82:	68fb      	ldr	r3, [r7, #12]
     e84:	2b00      	cmp	r3, #0
     e86:	d004      	beq.n	e92 <io_read+0x1e>
     e88:	68bb      	ldr	r3, [r7, #8]
     e8a:	2b00      	cmp	r3, #0
     e8c:	d001      	beq.n	e92 <io_read+0x1e>
     e8e:	2301      	movs	r3, #1
     e90:	e000      	b.n	e94 <io_read+0x20>
     e92:	2300      	movs	r3, #0
     e94:	f003 0301 	and.w	r3, r3, #1
     e98:	b2db      	uxtb	r3, r3
     e9a:	223d      	movs	r2, #61	; 0x3d
     e9c:	4907      	ldr	r1, [pc, #28]	; (ebc <io_read+0x48>)
     e9e:	4618      	mov	r0, r3
     ea0:	4b07      	ldr	r3, [pc, #28]	; (ec0 <io_read+0x4c>)
     ea2:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     ea4:	68fb      	ldr	r3, [r7, #12]
     ea6:	685b      	ldr	r3, [r3, #4]
     ea8:	88fa      	ldrh	r2, [r7, #6]
     eaa:	68b9      	ldr	r1, [r7, #8]
     eac:	68f8      	ldr	r0, [r7, #12]
     eae:	4798      	blx	r3
     eb0:	4603      	mov	r3, r0
}
     eb2:	4618      	mov	r0, r3
     eb4:	3710      	adds	r7, #16
     eb6:	46bd      	mov	sp, r7
     eb8:	bd80      	pop	{r7, pc}
     eba:	bf00      	nop
     ebc:	000033ec 	.word	0x000033ec
     ec0:	0000132d 	.word	0x0000132d

00000ec4 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
     ec4:	b580      	push	{r7, lr}
     ec6:	b084      	sub	sp, #16
     ec8:	af00      	add	r7, sp, #0
     eca:	6078      	str	r0, [r7, #4]
     ecc:	6039      	str	r1, [r7, #0]
	int32_t rc = 0;
     ece:	2300      	movs	r3, #0
     ed0:	60fb      	str	r3, [r7, #12]
	ASSERT(spi && hw);
     ed2:	687b      	ldr	r3, [r7, #4]
     ed4:	2b00      	cmp	r3, #0
     ed6:	d004      	beq.n	ee2 <spi_m_sync_init+0x1e>
     ed8:	683b      	ldr	r3, [r7, #0]
     eda:	2b00      	cmp	r3, #0
     edc:	d001      	beq.n	ee2 <spi_m_sync_init+0x1e>
     ede:	2301      	movs	r3, #1
     ee0:	e000      	b.n	ee4 <spi_m_sync_init+0x20>
     ee2:	2300      	movs	r3, #0
     ee4:	f003 0301 	and.w	r3, r3, #1
     ee8:	b2db      	uxtb	r3, r3
     eea:	2240      	movs	r2, #64	; 0x40
     eec:	4910      	ldr	r1, [pc, #64]	; (f30 <spi_m_sync_init+0x6c>)
     eee:	4618      	mov	r0, r3
     ef0:	4b10      	ldr	r3, [pc, #64]	; (f34 <spi_m_sync_init+0x70>)
     ef2:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
     ef4:	687b      	ldr	r3, [r7, #4]
     ef6:	683a      	ldr	r2, [r7, #0]
     ef8:	605a      	str	r2, [r3, #4]
	rc            = _spi_m_sync_init(&spi->dev, hw);
     efa:	687b      	ldr	r3, [r7, #4]
     efc:	3304      	adds	r3, #4
     efe:	6839      	ldr	r1, [r7, #0]
     f00:	4618      	mov	r0, r3
     f02:	4b0d      	ldr	r3, [pc, #52]	; (f38 <spi_m_sync_init+0x74>)
     f04:	4798      	blx	r3
     f06:	60f8      	str	r0, [r7, #12]

	if (rc < 0) {
     f08:	68fb      	ldr	r3, [r7, #12]
     f0a:	2b00      	cmp	r3, #0
     f0c:	da01      	bge.n	f12 <spi_m_sync_init+0x4e>
		return rc;
     f0e:	68fb      	ldr	r3, [r7, #12]
     f10:	e00a      	b.n	f28 <spi_m_sync_init+0x64>
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
     f12:	687b      	ldr	r3, [r7, #4]
     f14:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     f18:	829a      	strh	r2, [r3, #20]
	spi->io.read  = _spi_m_sync_io_read;
     f1a:	687b      	ldr	r3, [r7, #4]
     f1c:	4a07      	ldr	r2, [pc, #28]	; (f3c <spi_m_sync_init+0x78>)
     f1e:	611a      	str	r2, [r3, #16]
	spi->io.write = _spi_m_sync_io_write;
     f20:	687b      	ldr	r3, [r7, #4]
     f22:	4a07      	ldr	r2, [pc, #28]	; (f40 <spi_m_sync_init+0x7c>)
     f24:	60da      	str	r2, [r3, #12]

	return ERR_NONE;
     f26:	2300      	movs	r3, #0
}
     f28:	4618      	mov	r0, r3
     f2a:	3710      	adds	r7, #16
     f2c:	46bd      	mov	sp, r7
     f2e:	bd80      	pop	{r7, pc}
     f30:	00003400 	.word	0x00003400
     f34:	0000132d 	.word	0x0000132d
     f38:	00002bed 	.word	0x00002bed
     f3c:	00000f81 	.word	0x00000f81
     f40:	00000fd9 	.word	0x00000fd9

00000f44 <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
     f44:	b580      	push	{r7, lr}
     f46:	b082      	sub	sp, #8
     f48:	af00      	add	r7, sp, #0
     f4a:	6078      	str	r0, [r7, #4]
	ASSERT(spi);
     f4c:	687b      	ldr	r3, [r7, #4]
     f4e:	2b00      	cmp	r3, #0
     f50:	bf14      	ite	ne
     f52:	2301      	movne	r3, #1
     f54:	2300      	moveq	r3, #0
     f56:	b2db      	uxtb	r3, r3
     f58:	2257      	movs	r2, #87	; 0x57
     f5a:	4906      	ldr	r1, [pc, #24]	; (f74 <spi_m_sync_enable+0x30>)
     f5c:	4618      	mov	r0, r3
     f5e:	4b06      	ldr	r3, [pc, #24]	; (f78 <spi_m_sync_enable+0x34>)
     f60:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
     f62:	687b      	ldr	r3, [r7, #4]
     f64:	3304      	adds	r3, #4
     f66:	4618      	mov	r0, r3
     f68:	4b04      	ldr	r3, [pc, #16]	; (f7c <spi_m_sync_enable+0x38>)
     f6a:	4798      	blx	r3
}
     f6c:	bf00      	nop
     f6e:	3708      	adds	r7, #8
     f70:	46bd      	mov	sp, r7
     f72:	bd80      	pop	{r7, pc}
     f74:	00003400 	.word	0x00003400
     f78:	0000132d 	.word	0x0000132d
     f7c:	00002cf9 	.word	0x00002cf9

00000f80 <_spi_m_sync_io_read>:
 *  \return Operation status.
 *  \retval size Success.
 *  \retval >=0 Time out, with number of characters read.
 */
static int32_t _spi_m_sync_io_read(struct io_descriptor *io, uint8_t *buf, const uint16_t length)
{
     f80:	b580      	push	{r7, lr}
     f82:	b088      	sub	sp, #32
     f84:	af00      	add	r7, sp, #0
     f86:	60f8      	str	r0, [r7, #12]
     f88:	60b9      	str	r1, [r7, #8]
     f8a:	4613      	mov	r3, r2
     f8c:	80fb      	strh	r3, [r7, #6]
	ASSERT(io);
     f8e:	68fb      	ldr	r3, [r7, #12]
     f90:	2b00      	cmp	r3, #0
     f92:	bf14      	ite	ne
     f94:	2301      	movne	r3, #1
     f96:	2300      	moveq	r3, #0
     f98:	b2db      	uxtb	r3, r3
     f9a:	2287      	movs	r2, #135	; 0x87
     f9c:	490b      	ldr	r1, [pc, #44]	; (fcc <_spi_m_sync_io_read+0x4c>)
     f9e:	4618      	mov	r0, r3
     fa0:	4b0b      	ldr	r3, [pc, #44]	; (fd0 <_spi_m_sync_io_read+0x50>)
     fa2:	4798      	blx	r3

	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     fa4:	68fb      	ldr	r3, [r7, #12]
     fa6:	3b0c      	subs	r3, #12
     fa8:	61fb      	str	r3, [r7, #28]
	struct spi_xfer               xfer;

	xfer.rxbuf = buf;
     faa:	68bb      	ldr	r3, [r7, #8]
     fac:	617b      	str	r3, [r7, #20]
	xfer.txbuf = 0;
     fae:	2300      	movs	r3, #0
     fb0:	613b      	str	r3, [r7, #16]
	xfer.size  = length;
     fb2:	88fb      	ldrh	r3, [r7, #6]
     fb4:	61bb      	str	r3, [r7, #24]

	return spi_m_sync_transfer(spi, &xfer);
     fb6:	f107 0310 	add.w	r3, r7, #16
     fba:	4619      	mov	r1, r3
     fbc:	69f8      	ldr	r0, [r7, #28]
     fbe:	4b05      	ldr	r3, [pc, #20]	; (fd4 <_spi_m_sync_io_read+0x54>)
     fc0:	4798      	blx	r3
     fc2:	4603      	mov	r3, r0
}
     fc4:	4618      	mov	r0, r3
     fc6:	3720      	adds	r7, #32
     fc8:	46bd      	mov	sp, r7
     fca:	bd80      	pop	{r7, pc}
     fcc:	00003400 	.word	0x00003400
     fd0:	0000132d 	.word	0x0000132d
     fd4:	00001031 	.word	0x00001031

00000fd8 <_spi_m_sync_io_write>:
 *  \return Operation status.
 *  \retval size Success.
 *  \retval >=0 Timeout, with number of characters transferred.
 */
static int32_t _spi_m_sync_io_write(struct io_descriptor *const io, const uint8_t *const buf, const uint16_t length)
{
     fd8:	b580      	push	{r7, lr}
     fda:	b088      	sub	sp, #32
     fdc:	af00      	add	r7, sp, #0
     fde:	60f8      	str	r0, [r7, #12]
     fe0:	60b9      	str	r1, [r7, #8]
     fe2:	4613      	mov	r3, r2
     fe4:	80fb      	strh	r3, [r7, #6]
	ASSERT(io);
     fe6:	68fb      	ldr	r3, [r7, #12]
     fe8:	2b00      	cmp	r3, #0
     fea:	bf14      	ite	ne
     fec:	2301      	movne	r3, #1
     fee:	2300      	moveq	r3, #0
     ff0:	b2db      	uxtb	r3, r3
     ff2:	22a3      	movs	r2, #163	; 0xa3
     ff4:	490b      	ldr	r1, [pc, #44]	; (1024 <_spi_m_sync_io_write+0x4c>)
     ff6:	4618      	mov	r0, r3
     ff8:	4b0b      	ldr	r3, [pc, #44]	; (1028 <_spi_m_sync_io_write+0x50>)
     ffa:	4798      	blx	r3

	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     ffc:	68fb      	ldr	r3, [r7, #12]
     ffe:	3b0c      	subs	r3, #12
    1000:	61fb      	str	r3, [r7, #28]
	struct spi_xfer               xfer;

	xfer.rxbuf = 0;
    1002:	2300      	movs	r3, #0
    1004:	617b      	str	r3, [r7, #20]
	xfer.txbuf = (uint8_t *)buf;
    1006:	68bb      	ldr	r3, [r7, #8]
    1008:	613b      	str	r3, [r7, #16]
	xfer.size  = length;
    100a:	88fb      	ldrh	r3, [r7, #6]
    100c:	61bb      	str	r3, [r7, #24]

	return spi_m_sync_transfer(spi, &xfer);
    100e:	f107 0310 	add.w	r3, r7, #16
    1012:	4619      	mov	r1, r3
    1014:	69f8      	ldr	r0, [r7, #28]
    1016:	4b05      	ldr	r3, [pc, #20]	; (102c <_spi_m_sync_io_write+0x54>)
    1018:	4798      	blx	r3
    101a:	4603      	mov	r3, r0
}
    101c:	4618      	mov	r0, r3
    101e:	3720      	adds	r7, #32
    1020:	46bd      	mov	sp, r7
    1022:	bd80      	pop	{r7, pc}
    1024:	00003400 	.word	0x00003400
    1028:	0000132d 	.word	0x0000132d
    102c:	00001031 	.word	0x00001031

00001030 <spi_m_sync_transfer>:

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
    1030:	b580      	push	{r7, lr}
    1032:	b086      	sub	sp, #24
    1034:	af00      	add	r7, sp, #0
    1036:	6078      	str	r0, [r7, #4]
    1038:	6039      	str	r1, [r7, #0]
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
    103a:	687b      	ldr	r3, [r7, #4]
    103c:	2b00      	cmp	r3, #0
    103e:	d004      	beq.n	104a <spi_m_sync_transfer+0x1a>
    1040:	683b      	ldr	r3, [r7, #0]
    1042:	2b00      	cmp	r3, #0
    1044:	d001      	beq.n	104a <spi_m_sync_transfer+0x1a>
    1046:	2301      	movs	r3, #1
    1048:	e000      	b.n	104c <spi_m_sync_transfer+0x1c>
    104a:	2300      	movs	r3, #0
    104c:	f003 0301 	and.w	r3, r3, #1
    1050:	b2db      	uxtb	r3, r3
    1052:	22b3      	movs	r2, #179	; 0xb3
    1054:	490c      	ldr	r1, [pc, #48]	; (1088 <spi_m_sync_transfer+0x58>)
    1056:	4618      	mov	r0, r3
    1058:	4b0c      	ldr	r3, [pc, #48]	; (108c <spi_m_sync_transfer+0x5c>)
    105a:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
    105c:	683b      	ldr	r3, [r7, #0]
    105e:	681b      	ldr	r3, [r3, #0]
    1060:	60fb      	str	r3, [r7, #12]
	msg.rxbuf = p_xfer->rxbuf;
    1062:	683b      	ldr	r3, [r7, #0]
    1064:	685b      	ldr	r3, [r3, #4]
    1066:	613b      	str	r3, [r7, #16]
	msg.size  = p_xfer->size;
    1068:	683b      	ldr	r3, [r7, #0]
    106a:	689b      	ldr	r3, [r3, #8]
    106c:	617b      	str	r3, [r7, #20]
	return _spi_m_sync_trans(&spi->dev, &msg);
    106e:	687b      	ldr	r3, [r7, #4]
    1070:	3304      	adds	r3, #4
    1072:	f107 020c 	add.w	r2, r7, #12
    1076:	4611      	mov	r1, r2
    1078:	4618      	mov	r0, r3
    107a:	4b05      	ldr	r3, [pc, #20]	; (1090 <spi_m_sync_transfer+0x60>)
    107c:	4798      	blx	r3
    107e:	4603      	mov	r3, r0
}
    1080:	4618      	mov	r0, r3
    1082:	3718      	adds	r7, #24
    1084:	46bd      	mov	sp, r7
    1086:	bd80      	pop	{r7, pc}
    1088:	00003400 	.word	0x00003400
    108c:	0000132d 	.word	0x0000132d
    1090:	00002e9d 	.word	0x00002e9d

00001094 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
    1094:	b580      	push	{r7, lr}
    1096:	b082      	sub	sp, #8
    1098:	af00      	add	r7, sp, #0
    109a:	6078      	str	r0, [r7, #4]
    109c:	6039      	str	r1, [r7, #0]
	ASSERT(spi && io);
    109e:	687b      	ldr	r3, [r7, #4]
    10a0:	2b00      	cmp	r3, #0
    10a2:	d004      	beq.n	10ae <spi_m_sync_get_io_descriptor+0x1a>
    10a4:	683b      	ldr	r3, [r7, #0]
    10a6:	2b00      	cmp	r3, #0
    10a8:	d001      	beq.n	10ae <spi_m_sync_get_io_descriptor+0x1a>
    10aa:	2301      	movs	r3, #1
    10ac:	e000      	b.n	10b0 <spi_m_sync_get_io_descriptor+0x1c>
    10ae:	2300      	movs	r3, #0
    10b0:	f003 0301 	and.w	r3, r3, #1
    10b4:	b2db      	uxtb	r3, r3
    10b6:	22bd      	movs	r2, #189	; 0xbd
    10b8:	4906      	ldr	r1, [pc, #24]	; (10d4 <spi_m_sync_get_io_descriptor+0x40>)
    10ba:	4618      	mov	r0, r3
    10bc:	4b06      	ldr	r3, [pc, #24]	; (10d8 <spi_m_sync_get_io_descriptor+0x44>)
    10be:	4798      	blx	r3
	*io = &spi->io;
    10c0:	687b      	ldr	r3, [r7, #4]
    10c2:	f103 020c 	add.w	r2, r3, #12
    10c6:	683b      	ldr	r3, [r7, #0]
    10c8:	601a      	str	r2, [r3, #0]
	return 0;
    10ca:	2300      	movs	r3, #0
}
    10cc:	4618      	mov	r0, r3
    10ce:	3708      	adds	r7, #8
    10d0:	46bd      	mov	sp, r7
    10d2:	bd80      	pop	{r7, pc}
    10d4:	00003400 	.word	0x00003400
    10d8:	0000132d 	.word	0x0000132d

000010dc <usart_sync_init>:

/**
 * \brief Initialize usart interface
 */
int32_t usart_sync_init(struct usart_sync_descriptor *const descr, void *const hw, void *const func)
{
    10dc:	b580      	push	{r7, lr}
    10de:	b086      	sub	sp, #24
    10e0:	af00      	add	r7, sp, #0
    10e2:	60f8      	str	r0, [r7, #12]
    10e4:	60b9      	str	r1, [r7, #8]
    10e6:	607a      	str	r2, [r7, #4]
	int32_t init_status;
	ASSERT(descr && hw);
    10e8:	68fb      	ldr	r3, [r7, #12]
    10ea:	2b00      	cmp	r3, #0
    10ec:	d004      	beq.n	10f8 <usart_sync_init+0x1c>
    10ee:	68bb      	ldr	r3, [r7, #8]
    10f0:	2b00      	cmp	r3, #0
    10f2:	d001      	beq.n	10f8 <usart_sync_init+0x1c>
    10f4:	2301      	movs	r3, #1
    10f6:	e000      	b.n	10fa <usart_sync_init+0x1e>
    10f8:	2300      	movs	r3, #0
    10fa:	f003 0301 	and.w	r3, r3, #1
    10fe:	b2db      	uxtb	r3, r3
    1100:	2234      	movs	r2, #52	; 0x34
    1102:	490d      	ldr	r1, [pc, #52]	; (1138 <usart_sync_init+0x5c>)
    1104:	4618      	mov	r0, r3
    1106:	4b0d      	ldr	r3, [pc, #52]	; (113c <usart_sync_init+0x60>)
    1108:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    110a:	68fb      	ldr	r3, [r7, #12]
    110c:	3308      	adds	r3, #8
    110e:	68b9      	ldr	r1, [r7, #8]
    1110:	4618      	mov	r0, r3
    1112:	4b0b      	ldr	r3, [pc, #44]	; (1140 <usart_sync_init+0x64>)
    1114:	4798      	blx	r3
    1116:	6178      	str	r0, [r7, #20]
	if (init_status) {
    1118:	697b      	ldr	r3, [r7, #20]
    111a:	2b00      	cmp	r3, #0
    111c:	d001      	beq.n	1122 <usart_sync_init+0x46>
		return init_status;
    111e:	697b      	ldr	r3, [r7, #20]
    1120:	e006      	b.n	1130 <usart_sync_init+0x54>
	}

	descr->io.read  = usart_sync_read;
    1122:	68fb      	ldr	r3, [r7, #12]
    1124:	4a07      	ldr	r2, [pc, #28]	; (1144 <usart_sync_init+0x68>)
    1126:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_sync_write;
    1128:	68fb      	ldr	r3, [r7, #12]
    112a:	4a07      	ldr	r2, [pc, #28]	; (1148 <usart_sync_init+0x6c>)
    112c:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    112e:	2300      	movs	r3, #0
}
    1130:	4618      	mov	r0, r3
    1132:	3718      	adds	r7, #24
    1134:	46bd      	mov	sp, r7
    1136:	bd80      	pop	{r7, pc}
    1138:	0000341c 	.word	0x0000341c
    113c:	0000132d 	.word	0x0000132d
    1140:	00001ee9 	.word	0x00001ee9
    1144:	00001299 	.word	0x00001299
    1148:	000011d1 	.word	0x000011d1

0000114c <usart_sync_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_sync_enable(struct usart_sync_descriptor *const descr)
{
    114c:	b580      	push	{r7, lr}
    114e:	b082      	sub	sp, #8
    1150:	af00      	add	r7, sp, #0
    1152:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    1154:	687b      	ldr	r3, [r7, #4]
    1156:	2b00      	cmp	r3, #0
    1158:	bf14      	ite	ne
    115a:	2301      	movne	r3, #1
    115c:	2300      	moveq	r3, #0
    115e:	b2db      	uxtb	r3, r3
    1160:	2253      	movs	r2, #83	; 0x53
    1162:	4907      	ldr	r1, [pc, #28]	; (1180 <usart_sync_enable+0x34>)
    1164:	4618      	mov	r0, r3
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <usart_sync_enable+0x38>)
    1168:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    116a:	687b      	ldr	r3, [r7, #4]
    116c:	3308      	adds	r3, #8
    116e:	4618      	mov	r0, r3
    1170:	4b05      	ldr	r3, [pc, #20]	; (1188 <usart_sync_enable+0x3c>)
    1172:	4798      	blx	r3

	return ERR_NONE;
    1174:	2300      	movs	r3, #0
}
    1176:	4618      	mov	r0, r3
    1178:	3708      	adds	r7, #8
    117a:	46bd      	mov	sp, r7
    117c:	bd80      	pop	{r7, pc}
    117e:	bf00      	nop
    1180:	0000341c 	.word	0x0000341c
    1184:	0000132d 	.word	0x0000132d
    1188:	00001f2d 	.word	0x00001f2d

0000118c <usart_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_sync_get_io_descriptor(struct usart_sync_descriptor *const descr, struct io_descriptor **io)
{
    118c:	b580      	push	{r7, lr}
    118e:	b082      	sub	sp, #8
    1190:	af00      	add	r7, sp, #0
    1192:	6078      	str	r0, [r7, #4]
    1194:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
    1196:	687b      	ldr	r3, [r7, #4]
    1198:	2b00      	cmp	r3, #0
    119a:	d004      	beq.n	11a6 <usart_sync_get_io_descriptor+0x1a>
    119c:	683b      	ldr	r3, [r7, #0]
    119e:	2b00      	cmp	r3, #0
    11a0:	d001      	beq.n	11a6 <usart_sync_get_io_descriptor+0x1a>
    11a2:	2301      	movs	r3, #1
    11a4:	e000      	b.n	11a8 <usart_sync_get_io_descriptor+0x1c>
    11a6:	2300      	movs	r3, #0
    11a8:	f003 0301 	and.w	r3, r3, #1
    11ac:	b2db      	uxtb	r3, r3
    11ae:	2269      	movs	r2, #105	; 0x69
    11b0:	4905      	ldr	r1, [pc, #20]	; (11c8 <usart_sync_get_io_descriptor+0x3c>)
    11b2:	4618      	mov	r0, r3
    11b4:	4b05      	ldr	r3, [pc, #20]	; (11cc <usart_sync_get_io_descriptor+0x40>)
    11b6:	4798      	blx	r3

	*io = &descr->io;
    11b8:	687a      	ldr	r2, [r7, #4]
    11ba:	683b      	ldr	r3, [r7, #0]
    11bc:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    11be:	2300      	movs	r3, #0
}
    11c0:	4618      	mov	r0, r3
    11c2:	3708      	adds	r7, #8
    11c4:	46bd      	mov	sp, r7
    11c6:	bd80      	pop	{r7, pc}
    11c8:	0000341c 	.word	0x0000341c
    11cc:	0000132d 	.word	0x0000132d

000011d0 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    11d0:	b580      	push	{r7, lr}
    11d2:	b086      	sub	sp, #24
    11d4:	af00      	add	r7, sp, #0
    11d6:	60f8      	str	r0, [r7, #12]
    11d8:	60b9      	str	r1, [r7, #8]
    11da:	4613      	mov	r3, r2
    11dc:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    11de:	2300      	movs	r3, #0
    11e0:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    11e2:	68fb      	ldr	r3, [r7, #12]
    11e4:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    11e6:	68fb      	ldr	r3, [r7, #12]
    11e8:	2b00      	cmp	r3, #0
    11ea:	d007      	beq.n	11fc <usart_sync_write+0x2c>
    11ec:	68bb      	ldr	r3, [r7, #8]
    11ee:	2b00      	cmp	r3, #0
    11f0:	d004      	beq.n	11fc <usart_sync_write+0x2c>
    11f2:	88fb      	ldrh	r3, [r7, #6]
    11f4:	2b00      	cmp	r3, #0
    11f6:	d001      	beq.n	11fc <usart_sync_write+0x2c>
    11f8:	2301      	movs	r3, #1
    11fa:	e000      	b.n	11fe <usart_sync_write+0x2e>
    11fc:	2300      	movs	r3, #0
    11fe:	f003 0301 	and.w	r3, r3, #1
    1202:	b2db      	uxtb	r3, r3
    1204:	22f1      	movs	r2, #241	; 0xf1
    1206:	491f      	ldr	r1, [pc, #124]	; (1284 <usart_sync_write+0xb4>)
    1208:	4618      	mov	r0, r3
    120a:	4b1f      	ldr	r3, [pc, #124]	; (1288 <usart_sync_write+0xb8>)
    120c:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    120e:	bf00      	nop
    1210:	693b      	ldr	r3, [r7, #16]
    1212:	3308      	adds	r3, #8
    1214:	4618      	mov	r0, r3
    1216:	4b1d      	ldr	r3, [pc, #116]	; (128c <usart_sync_write+0xbc>)
    1218:	4798      	blx	r3
    121a:	4603      	mov	r3, r0
    121c:	f083 0301 	eor.w	r3, r3, #1
    1220:	b2db      	uxtb	r3, r3
    1222:	2b00      	cmp	r3, #0
    1224:	d1f4      	bne.n	1210 <usart_sync_write+0x40>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    1226:	693b      	ldr	r3, [r7, #16]
    1228:	f103 0008 	add.w	r0, r3, #8
    122c:	68ba      	ldr	r2, [r7, #8]
    122e:	697b      	ldr	r3, [r7, #20]
    1230:	4413      	add	r3, r2
    1232:	781b      	ldrb	r3, [r3, #0]
    1234:	4619      	mov	r1, r3
    1236:	4b16      	ldr	r3, [pc, #88]	; (1290 <usart_sync_write+0xc0>)
    1238:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
    123a:	bf00      	nop
    123c:	693b      	ldr	r3, [r7, #16]
    123e:	3308      	adds	r3, #8
    1240:	4618      	mov	r0, r3
    1242:	4b12      	ldr	r3, [pc, #72]	; (128c <usart_sync_write+0xbc>)
    1244:	4798      	blx	r3
    1246:	4603      	mov	r3, r0
    1248:	f083 0301 	eor.w	r3, r3, #1
    124c:	b2db      	uxtb	r3, r3
    124e:	2b00      	cmp	r3, #0
    1250:	d1f4      	bne.n	123c <usart_sync_write+0x6c>
			;
	} while (++offset < length);
    1252:	697b      	ldr	r3, [r7, #20]
    1254:	3301      	adds	r3, #1
    1256:	617b      	str	r3, [r7, #20]
    1258:	88fb      	ldrh	r3, [r7, #6]
    125a:	697a      	ldr	r2, [r7, #20]
    125c:	429a      	cmp	r2, r3
    125e:	d3e2      	bcc.n	1226 <usart_sync_write+0x56>
	while (!_usart_sync_is_transmit_done(&descr->device))
    1260:	bf00      	nop
    1262:	693b      	ldr	r3, [r7, #16]
    1264:	3308      	adds	r3, #8
    1266:	4618      	mov	r0, r3
    1268:	4b0a      	ldr	r3, [pc, #40]	; (1294 <usart_sync_write+0xc4>)
    126a:	4798      	blx	r3
    126c:	4603      	mov	r3, r0
    126e:	f083 0301 	eor.w	r3, r3, #1
    1272:	b2db      	uxtb	r3, r3
    1274:	2b00      	cmp	r3, #0
    1276:	d1f4      	bne.n	1262 <usart_sync_write+0x92>
		;
	return (int32_t)offset;
    1278:	697b      	ldr	r3, [r7, #20]
}
    127a:	4618      	mov	r0, r3
    127c:	3718      	adds	r7, #24
    127e:	46bd      	mov	sp, r7
    1280:	bd80      	pop	{r7, pc}
    1282:	bf00      	nop
    1284:	0000341c 	.word	0x0000341c
    1288:	0000132d 	.word	0x0000132d
    128c:	00001f99 	.word	0x00001f99
    1290:	00001f4d 	.word	0x00001f4d
    1294:	00001fb9 	.word	0x00001fb9

00001298 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1298:	b590      	push	{r4, r7, lr}
    129a:	b087      	sub	sp, #28
    129c:	af00      	add	r7, sp, #0
    129e:	60f8      	str	r0, [r7, #12]
    12a0:	60b9      	str	r1, [r7, #8]
    12a2:	4613      	mov	r3, r2
    12a4:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    12a6:	2300      	movs	r3, #0
    12a8:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    12aa:	68fb      	ldr	r3, [r7, #12]
    12ac:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    12ae:	68fb      	ldr	r3, [r7, #12]
    12b0:	2b00      	cmp	r3, #0
    12b2:	d007      	beq.n	12c4 <usart_sync_read+0x2c>
    12b4:	68bb      	ldr	r3, [r7, #8]
    12b6:	2b00      	cmp	r3, #0
    12b8:	d004      	beq.n	12c4 <usart_sync_read+0x2c>
    12ba:	88fb      	ldrh	r3, [r7, #6]
    12bc:	2b00      	cmp	r3, #0
    12be:	d001      	beq.n	12c4 <usart_sync_read+0x2c>
    12c0:	2301      	movs	r3, #1
    12c2:	e000      	b.n	12c6 <usart_sync_read+0x2e>
    12c4:	2300      	movs	r3, #0
    12c6:	f003 0301 	and.w	r3, r3, #1
    12ca:	b2db      	uxtb	r3, r3
    12cc:	f44f 7286 	mov.w	r2, #268	; 0x10c
    12d0:	4912      	ldr	r1, [pc, #72]	; (131c <usart_sync_read+0x84>)
    12d2:	4618      	mov	r0, r3
    12d4:	4b12      	ldr	r3, [pc, #72]	; (1320 <usart_sync_read+0x88>)
    12d6:	4798      	blx	r3
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    12d8:	bf00      	nop
    12da:	693b      	ldr	r3, [r7, #16]
    12dc:	3308      	adds	r3, #8
    12de:	4618      	mov	r0, r3
    12e0:	4b10      	ldr	r3, [pc, #64]	; (1324 <usart_sync_read+0x8c>)
    12e2:	4798      	blx	r3
    12e4:	4603      	mov	r3, r0
    12e6:	f083 0301 	eor.w	r3, r3, #1
    12ea:	b2db      	uxtb	r3, r3
    12ec:	2b00      	cmp	r3, #0
    12ee:	d1f4      	bne.n	12da <usart_sync_read+0x42>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    12f0:	68ba      	ldr	r2, [r7, #8]
    12f2:	697b      	ldr	r3, [r7, #20]
    12f4:	18d4      	adds	r4, r2, r3
    12f6:	693b      	ldr	r3, [r7, #16]
    12f8:	3308      	adds	r3, #8
    12fa:	4618      	mov	r0, r3
    12fc:	4b0a      	ldr	r3, [pc, #40]	; (1328 <usart_sync_read+0x90>)
    12fe:	4798      	blx	r3
    1300:	4603      	mov	r3, r0
    1302:	7023      	strb	r3, [r4, #0]
	} while (++offset < length);
    1304:	697b      	ldr	r3, [r7, #20]
    1306:	3301      	adds	r3, #1
    1308:	617b      	str	r3, [r7, #20]
    130a:	88fb      	ldrh	r3, [r7, #6]
    130c:	697a      	ldr	r2, [r7, #20]
    130e:	429a      	cmp	r2, r3
    1310:	d3e2      	bcc.n	12d8 <usart_sync_read+0x40>

	return (int32_t)offset;
    1312:	697b      	ldr	r3, [r7, #20]
}
    1314:	4618      	mov	r0, r3
    1316:	371c      	adds	r7, #28
    1318:	46bd      	mov	sp, r7
    131a:	bd90      	pop	{r4, r7, pc}
    131c:	0000341c 	.word	0x0000341c
    1320:	0000132d 	.word	0x0000132d
    1324:	00001fd9 	.word	0x00001fd9
    1328:	00001f75 	.word	0x00001f75

0000132c <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    132c:	b480      	push	{r7}
    132e:	b085      	sub	sp, #20
    1330:	af00      	add	r7, sp, #0
    1332:	4603      	mov	r3, r0
    1334:	60b9      	str	r1, [r7, #8]
    1336:	607a      	str	r2, [r7, #4]
    1338:	73fb      	strb	r3, [r7, #15]
	if (!(condition)) {
    133a:	7bfb      	ldrb	r3, [r7, #15]
    133c:	f083 0301 	eor.w	r3, r3, #1
    1340:	b2db      	uxtb	r3, r3
    1342:	2b00      	cmp	r3, #0
    1344:	d000      	beq.n	1348 <assert+0x1c>
		__asm("BKPT #0");
    1346:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    1348:	bf00      	nop
    134a:	3714      	adds	r7, #20
    134c:	46bd      	mov	sp, r7
    134e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1352:	4770      	bx	lr

00001354 <hri_nvmctrl_set_CTRLA_RWS_bf>:
	tmp = (tmp & NVMCTRL_CTRLA_PRM_Msk) >> NVMCTRL_CTRLA_PRM_Pos;
	return tmp;
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
    1354:	b480      	push	{r7}
    1356:	b083      	sub	sp, #12
    1358:	af00      	add	r7, sp, #0
    135a:	6078      	str	r0, [r7, #4]
    135c:	460b      	mov	r3, r1
    135e:	807b      	strh	r3, [r7, #2]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    1360:	687b      	ldr	r3, [r7, #4]
    1362:	881b      	ldrh	r3, [r3, #0]
    1364:	b29a      	uxth	r2, r3
    1366:	887b      	ldrh	r3, [r7, #2]
    1368:	021b      	lsls	r3, r3, #8
    136a:	b29b      	uxth	r3, r3
    136c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    1370:	b29b      	uxth	r3, r3
    1372:	4313      	orrs	r3, r2
    1374:	b29a      	uxth	r2, r3
    1376:	687b      	ldr	r3, [r7, #4]
    1378:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    137a:	bf00      	nop
    137c:	370c      	adds	r7, #12
    137e:	46bd      	mov	sp, r7
    1380:	f85d 7b04 	ldr.w	r7, [sp], #4
    1384:	4770      	bx	lr
	...

00001388 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1388:	b580      	push	{r7, lr}
    138a:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    138c:	2100      	movs	r1, #0
    138e:	4808      	ldr	r0, [pc, #32]	; (13b0 <_init_chip+0x28>)
    1390:	4b08      	ldr	r3, [pc, #32]	; (13b4 <_init_chip+0x2c>)
    1392:	4798      	blx	r3

	_osc32kctrl_init_sources();
    1394:	4b08      	ldr	r3, [pc, #32]	; (13b8 <_init_chip+0x30>)
    1396:	4798      	blx	r3
	_oscctrl_init_sources();
    1398:	4b08      	ldr	r3, [pc, #32]	; (13bc <_init_chip+0x34>)
    139a:	4798      	blx	r3
	_mclk_init();
    139c:	4b08      	ldr	r3, [pc, #32]	; (13c0 <_init_chip+0x38>)
    139e:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    13a0:	4b08      	ldr	r3, [pc, #32]	; (13c4 <_init_chip+0x3c>)
    13a2:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    13a4:	f640 70ff 	movw	r0, #4095	; 0xfff
    13a8:	4b07      	ldr	r3, [pc, #28]	; (13c8 <_init_chip+0x40>)
    13aa:	4798      	blx	r3
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    13ac:	bf00      	nop
    13ae:	bd80      	pop	{r7, pc}
    13b0:	41004000 	.word	0x41004000
    13b4:	00001355 	.word	0x00001355
    13b8:	000014f5 	.word	0x000014f5
    13bc:	0000158d 	.word	0x0000158d
    13c0:	00001471 	.word	0x00001471
    13c4:	000015cd 	.word	0x000015cd
    13c8:	00001421 	.word	0x00001421

000013cc <hri_gclk_wait_for_sync>:
{
    13cc:	b480      	push	{r7}
    13ce:	b083      	sub	sp, #12
    13d0:	af00      	add	r7, sp, #0
    13d2:	6078      	str	r0, [r7, #4]
    13d4:	6039      	str	r1, [r7, #0]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    13d6:	bf00      	nop
    13d8:	687b      	ldr	r3, [r7, #4]
    13da:	685a      	ldr	r2, [r3, #4]
    13dc:	683b      	ldr	r3, [r7, #0]
    13de:	4013      	ands	r3, r2
    13e0:	2b00      	cmp	r3, #0
    13e2:	d1f9      	bne.n	13d8 <hri_gclk_wait_for_sync+0xc>
}
    13e4:	bf00      	nop
    13e6:	370c      	adds	r7, #12
    13e8:	46bd      	mov	sp, r7
    13ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    13ee:	4770      	bx	lr

000013f0 <hri_gclk_write_GENCTRL_reg>:
{
    13f0:	b580      	push	{r7, lr}
    13f2:	b084      	sub	sp, #16
    13f4:	af00      	add	r7, sp, #0
    13f6:	60f8      	str	r0, [r7, #12]
    13f8:	460b      	mov	r3, r1
    13fa:	607a      	str	r2, [r7, #4]
    13fc:	72fb      	strb	r3, [r7, #11]
	((Gclk *)hw)->GENCTRL[index].reg = data;
    13fe:	7afa      	ldrb	r2, [r7, #11]
    1400:	68fb      	ldr	r3, [r7, #12]
    1402:	3208      	adds	r2, #8
    1404:	6879      	ldr	r1, [r7, #4]
    1406:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    140a:	f643 71fd 	movw	r1, #16381	; 0x3ffd
    140e:	68f8      	ldr	r0, [r7, #12]
    1410:	4b02      	ldr	r3, [pc, #8]	; (141c <hri_gclk_write_GENCTRL_reg+0x2c>)
    1412:	4798      	blx	r3
}
    1414:	bf00      	nop
    1416:	3710      	adds	r7, #16
    1418:	46bd      	mov	sp, r7
    141a:	bd80      	pop	{r7, pc}
    141c:	000013cd 	.word	0x000013cd

00001420 <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    1420:	b580      	push	{r7, lr}
    1422:	b082      	sub	sp, #8
    1424:	af00      	add	r7, sp, #0
    1426:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1428:	687b      	ldr	r3, [r7, #4]
    142a:	f003 0301 	and.w	r3, r3, #1
    142e:	2b00      	cmp	r3, #0
    1430:	d004      	beq.n	143c <_gclk_init_generators_by_fref+0x1c>
		hri_gclk_write_GENCTRL_reg(
    1432:	4a04      	ldr	r2, [pc, #16]	; (1444 <_gclk_init_generators_by_fref+0x24>)
    1434:	2100      	movs	r1, #0
    1436:	4804      	ldr	r0, [pc, #16]	; (1448 <_gclk_init_generators_by_fref+0x28>)
    1438:	4b04      	ldr	r3, [pc, #16]	; (144c <_gclk_init_generators_by_fref+0x2c>)
    143a:	4798      	blx	r3
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    143c:	bf00      	nop
    143e:	3708      	adds	r7, #8
    1440:	46bd      	mov	sp, r7
    1442:	bd80      	pop	{r7, pc}
    1444:	00010101 	.word	0x00010101
    1448:	40001c00 	.word	0x40001c00
    144c:	000013f1 	.word	0x000013f1

00001450 <hri_mclk_write_CPUDIV_reg>:
{
    1450:	b480      	push	{r7}
    1452:	b083      	sub	sp, #12
    1454:	af00      	add	r7, sp, #0
    1456:	6078      	str	r0, [r7, #4]
    1458:	460b      	mov	r3, r1
    145a:	70fb      	strb	r3, [r7, #3]
	((Mclk *)hw)->CPUDIV.reg = data;
    145c:	687b      	ldr	r3, [r7, #4]
    145e:	78fa      	ldrb	r2, [r7, #3]
    1460:	715a      	strb	r2, [r3, #5]
}
    1462:	bf00      	nop
    1464:	370c      	adds	r7, #12
    1466:	46bd      	mov	sp, r7
    1468:	f85d 7b04 	ldr.w	r7, [sp], #4
    146c:	4770      	bx	lr
	...

00001470 <_mclk_init>:

/**
 * \brief Initialize master clock generator
 */
void _mclk_init(void)
{
    1470:	b580      	push	{r7, lr}
    1472:	b082      	sub	sp, #8
    1474:	af00      	add	r7, sp, #0
	void *hw = (void *)MCLK;
    1476:	4b05      	ldr	r3, [pc, #20]	; (148c <_mclk_init+0x1c>)
    1478:	607b      	str	r3, [r7, #4]
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
    147a:	2101      	movs	r1, #1
    147c:	6878      	ldr	r0, [r7, #4]
    147e:	4b04      	ldr	r3, [pc, #16]	; (1490 <_mclk_init+0x20>)
    1480:	4798      	blx	r3
}
    1482:	bf00      	nop
    1484:	3708      	adds	r7, #8
    1486:	46bd      	mov	sp, r7
    1488:	bd80      	pop	{r7, pc}
    148a:	bf00      	nop
    148c:	40000800 	.word	0x40000800
    1490:	00001451 	.word	0x00001451

00001494 <hri_osc32kctrl_write_RTCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
    1494:	b480      	push	{r7}
    1496:	b083      	sub	sp, #12
    1498:	af00      	add	r7, sp, #0
    149a:	6078      	str	r0, [r7, #4]
    149c:	460b      	mov	r3, r1
    149e:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    14a0:	687b      	ldr	r3, [r7, #4]
    14a2:	78fa      	ldrb	r2, [r7, #3]
    14a4:	741a      	strb	r2, [r3, #16]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    14a6:	bf00      	nop
    14a8:	370c      	adds	r7, #12
    14aa:	46bd      	mov	sp, r7
    14ac:	f85d 7b04 	ldr.w	r7, [sp], #4
    14b0:	4770      	bx	lr

000014b2 <hri_osc32kctrl_read_OSCULP32K_CALIB_bf>:
	((Osc32kctrl *)hw)->OSCULP32K.reg ^= OSC32KCTRL_OSCULP32K_CALIB(mask);
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    14b2:	b480      	push	{r7}
    14b4:	b085      	sub	sp, #20
    14b6:	af00      	add	r7, sp, #0
    14b8:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    14ba:	687b      	ldr	r3, [r7, #4]
    14bc:	69db      	ldr	r3, [r3, #28]
    14be:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    14c0:	68fb      	ldr	r3, [r7, #12]
    14c2:	0a1b      	lsrs	r3, r3, #8
    14c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    14c8:	60fb      	str	r3, [r7, #12]
	return tmp;
    14ca:	68fb      	ldr	r3, [r7, #12]
}
    14cc:	4618      	mov	r0, r3
    14ce:	3714      	adds	r7, #20
    14d0:	46bd      	mov	sp, r7
    14d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    14d6:	4770      	bx	lr

000014d8 <hri_osc32kctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
    14d8:	b480      	push	{r7}
    14da:	b083      	sub	sp, #12
    14dc:	af00      	add	r7, sp, #0
    14de:	6078      	str	r0, [r7, #4]
    14e0:	6039      	str	r1, [r7, #0]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    14e2:	687b      	ldr	r3, [r7, #4]
    14e4:	683a      	ldr	r2, [r7, #0]
    14e6:	61da      	str	r2, [r3, #28]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    14e8:	bf00      	nop
    14ea:	370c      	adds	r7, #12
    14ec:	46bd      	mov	sp, r7
    14ee:	f85d 7b04 	ldr.w	r7, [sp], #4
    14f2:	4770      	bx	lr

000014f4 <_osc32kctrl_init_sources>:

/**
 * \brief Initialize 32 kHz clock sources
 */
void _osc32kctrl_init_sources(void)
{
    14f4:	b580      	push	{r7, lr}
    14f6:	b082      	sub	sp, #8
    14f8:	af00      	add	r7, sp, #0
	void *   hw    = (void *)OSC32KCTRL;
    14fa:	4b0c      	ldr	r3, [pc, #48]	; (152c <_osc32kctrl_init_sources+0x38>)
    14fc:	607b      	str	r3, [r7, #4]
	uint16_t calib = 0;
    14fe:	2300      	movs	r3, #0
    1500:	807b      	strh	r3, [r7, #2]

	hri_osc32kctrl_write_EVCTRL_reg(hw, (CONF_XOSC32K_CFDEO << OSC32KCTRL_EVCTRL_CFDEO_Pos));
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
    1502:	6878      	ldr	r0, [r7, #4]
    1504:	4b0a      	ldr	r3, [pc, #40]	; (1530 <_osc32kctrl_init_sources+0x3c>)
    1506:	4798      	blx	r3
    1508:	4603      	mov	r3, r0
    150a:	807b      	strh	r3, [r7, #2]
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    150c:	887b      	ldrh	r3, [r7, #2]
    150e:	021b      	lsls	r3, r3, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    1510:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    1514:	4619      	mov	r1, r3
    1516:	6878      	ldr	r0, [r7, #4]
    1518:	4b06      	ldr	r3, [pc, #24]	; (1534 <_osc32kctrl_init_sources+0x40>)
    151a:	4798      	blx	r3
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
		;
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
    151c:	2101      	movs	r1, #1
    151e:	6878      	ldr	r0, [r7, #4]
    1520:	4b05      	ldr	r3, [pc, #20]	; (1538 <_osc32kctrl_init_sources+0x44>)
    1522:	4798      	blx	r3
	(void)calib;
}
    1524:	bf00      	nop
    1526:	3708      	adds	r7, #8
    1528:	46bd      	mov	sp, r7
    152a:	bd80      	pop	{r7, pc}
    152c:	40001400 	.word	0x40001400
    1530:	000014b3 	.word	0x000014b3
    1534:	000014d9 	.word	0x000014d9
    1538:	00001495 	.word	0x00001495

0000153c <hri_oscctrl_get_STATUS_XOSCRDY1_bit>:
{
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY0) >> OSCCTRL_STATUS_XOSCRDY0_Pos;
}

static inline bool hri_oscctrl_get_STATUS_XOSCRDY1_bit(const void *const hw)
{
    153c:	b480      	push	{r7}
    153e:	b083      	sub	sp, #12
    1540:	af00      	add	r7, sp, #0
    1542:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    1544:	687b      	ldr	r3, [r7, #4]
    1546:	691b      	ldr	r3, [r3, #16]
    1548:	085b      	lsrs	r3, r3, #1
    154a:	f003 0301 	and.w	r3, r3, #1
    154e:	2b00      	cmp	r3, #0
    1550:	bf14      	ite	ne
    1552:	2301      	movne	r3, #1
    1554:	2300      	moveq	r3, #0
    1556:	b2db      	uxtb	r3, r3
}
    1558:	4618      	mov	r0, r3
    155a:	370c      	adds	r7, #12
    155c:	46bd      	mov	sp, r7
    155e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1562:	4770      	bx	lr

00001564 <hri_oscctrl_write_XOSCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
    1564:	b480      	push	{r7}
    1566:	b085      	sub	sp, #20
    1568:	af00      	add	r7, sp, #0
    156a:	60f8      	str	r0, [r7, #12]
    156c:	460b      	mov	r3, r1
    156e:	607a      	str	r2, [r7, #4]
    1570:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    1572:	7afb      	ldrb	r3, [r7, #11]
    1574:	68fa      	ldr	r2, [r7, #12]
    1576:	3304      	adds	r3, #4
    1578:	009b      	lsls	r3, r3, #2
    157a:	4413      	add	r3, r2
    157c:	687a      	ldr	r2, [r7, #4]
    157e:	605a      	str	r2, [r3, #4]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1580:	bf00      	nop
    1582:	3714      	adds	r7, #20
    1584:	46bd      	mov	sp, r7
    1586:	f85d 7b04 	ldr.w	r7, [sp], #4
    158a:	4770      	bx	lr

0000158c <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    158c:	b580      	push	{r7, lr}
    158e:	b082      	sub	sp, #8
    1590:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    1592:	4b0a      	ldr	r3, [pc, #40]	; (15bc <_oscctrl_init_sources+0x30>)
    1594:	607b      	str	r3, [r7, #4]
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 0);
#endif
#endif

#if CONF_XOSC1_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    1596:	4a0a      	ldr	r2, [pc, #40]	; (15c0 <_oscctrl_init_sources+0x34>)
    1598:	2101      	movs	r1, #1
    159a:	6878      	ldr	r0, [r7, #4]
    159c:	4b09      	ldr	r3, [pc, #36]	; (15c4 <_oscctrl_init_sources+0x38>)
    159e:	4798      	blx	r3
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    15a0:	bf00      	nop
    15a2:	6878      	ldr	r0, [r7, #4]
    15a4:	4b08      	ldr	r3, [pc, #32]	; (15c8 <_oscctrl_init_sources+0x3c>)
    15a6:	4798      	blx	r3
    15a8:	4603      	mov	r3, r0
    15aa:	f083 0301 	eor.w	r3, r3, #1
    15ae:	b2db      	uxtb	r3, r3
    15b0:	2b00      	cmp	r3, #0
    15b2:	d1f6      	bne.n	15a2 <_oscctrl_init_sources+0x16>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    15b4:	bf00      	nop
    15b6:	3708      	adds	r7, #8
    15b8:	46bd      	mov	sp, r7
    15ba:	bd80      	pop	{r7, pc}
    15bc:	40001000 	.word	0x40001000
    15c0:	03002606 	.word	0x03002606
    15c4:	00001565 	.word	0x00001565
    15c8:	0000153d 	.word	0x0000153d

000015cc <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
    15cc:	b480      	push	{r7}
    15ce:	b083      	sub	sp, #12
    15d0:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    15d2:	4b04      	ldr	r3, [pc, #16]	; (15e4 <_oscctrl_init_referenced_generators+0x18>)
    15d4:	607b      	str	r3, [r7, #4]
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
		;
#endif
	(void)hw;
}
    15d6:	bf00      	nop
    15d8:	370c      	adds	r7, #12
    15da:	46bd      	mov	sp, r7
    15dc:	f85d 7b04 	ldr.w	r7, [sp], #4
    15e0:	4770      	bx	lr
    15e2:	bf00      	nop
    15e4:	40001000 	.word	0x40001000

000015e8 <hri_ramecc_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
    15e8:	b480      	push	{r7}
    15ea:	b083      	sub	sp, #12
    15ec:	af00      	add	r7, sp, #0
    15ee:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->INTFLAG.reg;
    15f0:	687b      	ldr	r3, [r7, #4]
    15f2:	789b      	ldrb	r3, [r3, #2]
    15f4:	b2db      	uxtb	r3, r3
}
    15f6:	4618      	mov	r0, r3
    15f8:	370c      	adds	r7, #12
    15fa:	46bd      	mov	sp, r7
    15fc:	f85d 7b04 	ldr.w	r7, [sp], #4
    1600:	4770      	bx	lr

00001602 <hri_ramecc_read_ERRADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
    1602:	b480      	push	{r7}
    1604:	b083      	sub	sp, #12
    1606:	af00      	add	r7, sp, #0
    1608:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->ERRADDR.reg;
    160a:	687b      	ldr	r3, [r7, #4]
    160c:	685b      	ldr	r3, [r3, #4]
}
    160e:	4618      	mov	r0, r3
    1610:	370c      	adds	r7, #12
    1612:	46bd      	mov	sp, r7
    1614:	f85d 7b04 	ldr.w	r7, [sp], #4
    1618:	4770      	bx	lr
	...

0000161c <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    161c:	b590      	push	{r4, r7, lr}
    161e:	b083      	sub	sp, #12
    1620:	af00      	add	r7, sp, #0
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
    1622:	4b17      	ldr	r3, [pc, #92]	; (1680 <RAMECC_Handler+0x64>)
    1624:	607b      	str	r3, [r7, #4]
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    1626:	4817      	ldr	r0, [pc, #92]	; (1684 <RAMECC_Handler+0x68>)
    1628:	4b17      	ldr	r3, [pc, #92]	; (1688 <RAMECC_Handler+0x6c>)
    162a:	4798      	blx	r3
    162c:	4603      	mov	r3, r0
    162e:	603b      	str	r3, [r7, #0]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    1630:	683b      	ldr	r3, [r7, #0]
    1632:	f003 0302 	and.w	r3, r3, #2
    1636:	2b00      	cmp	r3, #0
    1638:	d00c      	beq.n	1654 <RAMECC_Handler+0x38>
    163a:	687b      	ldr	r3, [r7, #4]
    163c:	681b      	ldr	r3, [r3, #0]
    163e:	2b00      	cmp	r3, #0
    1640:	d008      	beq.n	1654 <RAMECC_Handler+0x38>
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1642:	687b      	ldr	r3, [r7, #4]
    1644:	681c      	ldr	r4, [r3, #0]
    1646:	480f      	ldr	r0, [pc, #60]	; (1684 <RAMECC_Handler+0x68>)
    1648:	4b10      	ldr	r3, [pc, #64]	; (168c <RAMECC_Handler+0x70>)
    164a:	4798      	blx	r3
    164c:	4603      	mov	r3, r0
    164e:	4618      	mov	r0, r3
    1650:	47a0      	blx	r4
    1652:	e012      	b.n	167a <RAMECC_Handler+0x5e>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    1654:	683b      	ldr	r3, [r7, #0]
    1656:	f003 0301 	and.w	r3, r3, #1
    165a:	2b00      	cmp	r3, #0
    165c:	d00c      	beq.n	1678 <RAMECC_Handler+0x5c>
    165e:	687b      	ldr	r3, [r7, #4]
    1660:	685b      	ldr	r3, [r3, #4]
    1662:	2b00      	cmp	r3, #0
    1664:	d008      	beq.n	1678 <RAMECC_Handler+0x5c>
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1666:	687b      	ldr	r3, [r7, #4]
    1668:	685c      	ldr	r4, [r3, #4]
    166a:	4806      	ldr	r0, [pc, #24]	; (1684 <RAMECC_Handler+0x68>)
    166c:	4b07      	ldr	r3, [pc, #28]	; (168c <RAMECC_Handler+0x70>)
    166e:	4798      	blx	r3
    1670:	4603      	mov	r3, r0
    1672:	4618      	mov	r0, r3
    1674:	47a0      	blx	r4
    1676:	e000      	b.n	167a <RAMECC_Handler+0x5e>
	} else {
		return;
    1678:	bf00      	nop
	}
}
    167a:	370c      	adds	r7, #12
    167c:	46bd      	mov	sp, r7
    167e:	bd90      	pop	{r4, r7, pc}
    1680:	200000a4 	.word	0x200000a4
    1684:	41020000 	.word	0x41020000
    1688:	000015e9 	.word	0x000015e9
    168c:	00001603 	.word	0x00001603

00001690 <hri_sercomi2cm_wait_for_sync>:
typedef uint8_t  hri_sercomusart_intflag_reg_t;
typedef uint8_t  hri_sercomusart_rxerrcnt_reg_t;
typedef uint8_t  hri_sercomusart_rxpl_reg_t;

static inline void hri_sercomi2cm_wait_for_sync(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
    1690:	b480      	push	{r7}
    1692:	b083      	sub	sp, #12
    1694:	af00      	add	r7, sp, #0
    1696:	6078      	str	r0, [r7, #4]
    1698:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    169a:	bf00      	nop
    169c:	687b      	ldr	r3, [r7, #4]
    169e:	69da      	ldr	r2, [r3, #28]
    16a0:	683b      	ldr	r3, [r7, #0]
    16a2:	4013      	ands	r3, r2
    16a4:	2b00      	cmp	r3, #0
    16a6:	d1f9      	bne.n	169c <hri_sercomi2cm_wait_for_sync+0xc>
	};
}
    16a8:	bf00      	nop
    16aa:	370c      	adds	r7, #12
    16ac:	46bd      	mov	sp, r7
    16ae:	f85d 7b04 	ldr.w	r7, [sp], #4
    16b2:	4770      	bx	lr

000016b4 <hri_sercomi2cm_is_syncing>:

static inline bool hri_sercomi2cm_is_syncing(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
    16b4:	b480      	push	{r7}
    16b6:	b083      	sub	sp, #12
    16b8:	af00      	add	r7, sp, #0
    16ba:	6078      	str	r0, [r7, #4]
    16bc:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    16be:	687b      	ldr	r3, [r7, #4]
    16c0:	69da      	ldr	r2, [r3, #28]
    16c2:	683b      	ldr	r3, [r7, #0]
    16c4:	4013      	ands	r3, r2
    16c6:	2b00      	cmp	r3, #0
    16c8:	bf14      	ite	ne
    16ca:	2301      	movne	r3, #1
    16cc:	2300      	moveq	r3, #0
    16ce:	b2db      	uxtb	r3, r3
}
    16d0:	4618      	mov	r0, r3
    16d2:	370c      	adds	r7, #12
    16d4:	46bd      	mov	sp, r7
    16d6:	f85d 7b04 	ldr.w	r7, [sp], #4
    16da:	4770      	bx	lr

000016dc <hri_sercomspi_wait_for_sync>:
{
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
    16dc:	b480      	push	{r7}
    16de:	b083      	sub	sp, #12
    16e0:	af00      	add	r7, sp, #0
    16e2:	6078      	str	r0, [r7, #4]
    16e4:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    16e6:	bf00      	nop
    16e8:	687b      	ldr	r3, [r7, #4]
    16ea:	69da      	ldr	r2, [r3, #28]
    16ec:	683b      	ldr	r3, [r7, #0]
    16ee:	4013      	ands	r3, r2
    16f0:	2b00      	cmp	r3, #0
    16f2:	d1f9      	bne.n	16e8 <hri_sercomspi_wait_for_sync+0xc>
	};
}
    16f4:	bf00      	nop
    16f6:	370c      	adds	r7, #12
    16f8:	46bd      	mov	sp, r7
    16fa:	f85d 7b04 	ldr.w	r7, [sp], #4
    16fe:	4770      	bx	lr

00001700 <hri_sercomspi_is_syncing>:

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
    1700:	b480      	push	{r7}
    1702:	b083      	sub	sp, #12
    1704:	af00      	add	r7, sp, #0
    1706:	6078      	str	r0, [r7, #4]
    1708:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    170a:	687b      	ldr	r3, [r7, #4]
    170c:	69da      	ldr	r2, [r3, #28]
    170e:	683b      	ldr	r3, [r7, #0]
    1710:	4013      	ands	r3, r2
    1712:	2b00      	cmp	r3, #0
    1714:	bf14      	ite	ne
    1716:	2301      	movne	r3, #1
    1718:	2300      	moveq	r3, #0
    171a:	b2db      	uxtb	r3, r3
}
    171c:	4618      	mov	r0, r3
    171e:	370c      	adds	r7, #12
    1720:	46bd      	mov	sp, r7
    1722:	f85d 7b04 	ldr.w	r7, [sp], #4
    1726:	4770      	bx	lr

00001728 <hri_sercomusart_wait_for_sync>:

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1728:	b480      	push	{r7}
    172a:	b083      	sub	sp, #12
    172c:	af00      	add	r7, sp, #0
    172e:	6078      	str	r0, [r7, #4]
    1730:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1732:	bf00      	nop
    1734:	687b      	ldr	r3, [r7, #4]
    1736:	69da      	ldr	r2, [r3, #28]
    1738:	683b      	ldr	r3, [r7, #0]
    173a:	4013      	ands	r3, r2
    173c:	2b00      	cmp	r3, #0
    173e:	d1f9      	bne.n	1734 <hri_sercomusart_wait_for_sync+0xc>
	};
}
    1740:	bf00      	nop
    1742:	370c      	adds	r7, #12
    1744:	46bd      	mov	sp, r7
    1746:	f85d 7b04 	ldr.w	r7, [sp], #4
    174a:	4770      	bx	lr

0000174c <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    174c:	b480      	push	{r7}
    174e:	b083      	sub	sp, #12
    1750:	af00      	add	r7, sp, #0
    1752:	6078      	str	r0, [r7, #4]
    1754:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    1756:	687b      	ldr	r3, [r7, #4]
    1758:	69da      	ldr	r2, [r3, #28]
    175a:	683b      	ldr	r3, [r7, #0]
    175c:	4013      	ands	r3, r2
    175e:	2b00      	cmp	r3, #0
    1760:	bf14      	ite	ne
    1762:	2301      	movne	r3, #1
    1764:	2300      	moveq	r3, #0
    1766:	b2db      	uxtb	r3, r3
}
    1768:	4618      	mov	r0, r3
    176a:	370c      	adds	r7, #12
    176c:	46bd      	mov	sp, r7
    176e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1772:	4770      	bx	lr

00001774 <hri_sercomi2cm_clear_interrupt_MB_bit>:
{
	return (((Sercom *)hw)->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) >> SERCOM_I2CM_INTFLAG_MB_Pos;
}

static inline void hri_sercomi2cm_clear_interrupt_MB_bit(const void *const hw)
{
    1774:	b480      	push	{r7}
    1776:	b083      	sub	sp, #12
    1778:	af00      	add	r7, sp, #0
    177a:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    177c:	687b      	ldr	r3, [r7, #4]
    177e:	2201      	movs	r2, #1
    1780:	761a      	strb	r2, [r3, #24]
}
    1782:	bf00      	nop
    1784:	370c      	adds	r7, #12
    1786:	46bd      	mov	sp, r7
    1788:	f85d 7b04 	ldr.w	r7, [sp], #4
    178c:	4770      	bx	lr

0000178e <hri_sercomi2cm_clear_interrupt_SB_bit>:
{
	return (((Sercom *)hw)->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) >> SERCOM_I2CM_INTFLAG_SB_Pos;
}

static inline void hri_sercomi2cm_clear_interrupt_SB_bit(const void *const hw)
{
    178e:	b480      	push	{r7}
    1790:	b083      	sub	sp, #12
    1792:	af00      	add	r7, sp, #0
    1794:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1796:	687b      	ldr	r3, [r7, #4]
    1798:	2202      	movs	r2, #2
    179a:	761a      	strb	r2, [r3, #24]
}
    179c:	bf00      	nop
    179e:	370c      	adds	r7, #12
    17a0:	46bd      	mov	sp, r7
    17a2:	f85d 7b04 	ldr.w	r7, [sp], #4
    17a6:	4770      	bx	lr

000017a8 <hri_sercomi2cm_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_sercomi2cm_intflag_reg_t hri_sercomi2cm_read_INTFLAG_reg(const void *const hw)
{
    17a8:	b480      	push	{r7}
    17aa:	b083      	sub	sp, #12
    17ac:	af00      	add	r7, sp, #0
    17ae:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    17b0:	687b      	ldr	r3, [r7, #4]
    17b2:	7e1b      	ldrb	r3, [r3, #24]
    17b4:	b2db      	uxtb	r3, r3
}
    17b6:	4618      	mov	r0, r3
    17b8:	370c      	adds	r7, #12
    17ba:	46bd      	mov	sp, r7
    17bc:	f85d 7b04 	ldr.w	r7, [sp], #4
    17c0:	4770      	bx	lr

000017c2 <hri_sercomspi_get_INTFLAG_reg>:
	((Sercom *)hw)->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_ERROR;
}

static inline hri_sercomspi_intflag_reg_t hri_sercomspi_get_INTFLAG_reg(const void *const           hw,
                                                                        hri_sercomspi_intflag_reg_t mask)
{
    17c2:	b480      	push	{r7}
    17c4:	b085      	sub	sp, #20
    17c6:	af00      	add	r7, sp, #0
    17c8:	6078      	str	r0, [r7, #4]
    17ca:	460b      	mov	r3, r1
    17cc:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    17ce:	687b      	ldr	r3, [r7, #4]
    17d0:	7e1b      	ldrb	r3, [r3, #24]
    17d2:	73fb      	strb	r3, [r7, #15]
	tmp &= mask;
    17d4:	7bfa      	ldrb	r2, [r7, #15]
    17d6:	78fb      	ldrb	r3, [r7, #3]
    17d8:	4013      	ands	r3, r2
    17da:	73fb      	strb	r3, [r7, #15]
	return tmp;
    17dc:	7bfb      	ldrb	r3, [r7, #15]
}
    17de:	4618      	mov	r0, r3
    17e0:	3714      	adds	r7, #20
    17e2:	46bd      	mov	sp, r7
    17e4:	f85d 7b04 	ldr.w	r7, [sp], #4
    17e8:	4770      	bx	lr

000017ea <hri_sercomspi_read_INTFLAG_reg>:

static inline hri_sercomspi_intflag_reg_t hri_sercomspi_read_INTFLAG_reg(const void *const hw)
{
    17ea:	b480      	push	{r7}
    17ec:	b083      	sub	sp, #12
    17ee:	af00      	add	r7, sp, #0
    17f0:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    17f2:	687b      	ldr	r3, [r7, #4]
    17f4:	7e1b      	ldrb	r3, [r3, #24]
    17f6:	b2db      	uxtb	r3, r3
}
    17f8:	4618      	mov	r0, r3
    17fa:	370c      	adds	r7, #12
    17fc:	46bd      	mov	sp, r7
    17fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    1802:	4770      	bx	lr

00001804 <hri_sercomspi_clear_INTFLAG_reg>:

static inline void hri_sercomspi_clear_INTFLAG_reg(const void *const hw, hri_sercomspi_intflag_reg_t mask)
{
    1804:	b480      	push	{r7}
    1806:	b083      	sub	sp, #12
    1808:	af00      	add	r7, sp, #0
    180a:	6078      	str	r0, [r7, #4]
    180c:	460b      	mov	r3, r1
    180e:	70fb      	strb	r3, [r7, #3]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    1810:	687b      	ldr	r3, [r7, #4]
    1812:	78fa      	ldrb	r2, [r7, #3]
    1814:	761a      	strb	r2, [r3, #24]
}
    1816:	bf00      	nop
    1818:	370c      	adds	r7, #12
    181a:	46bd      	mov	sp, r7
    181c:	f85d 7b04 	ldr.w	r7, [sp], #4
    1820:	4770      	bx	lr

00001822 <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    1822:	b480      	push	{r7}
    1824:	b083      	sub	sp, #12
    1826:	af00      	add	r7, sp, #0
    1828:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    182a:	687b      	ldr	r3, [r7, #4]
    182c:	7e1b      	ldrb	r3, [r3, #24]
    182e:	b2db      	uxtb	r3, r3
    1830:	f003 0301 	and.w	r3, r3, #1
    1834:	2b00      	cmp	r3, #0
    1836:	bf14      	ite	ne
    1838:	2301      	movne	r3, #1
    183a:	2300      	moveq	r3, #0
    183c:	b2db      	uxtb	r3, r3
}
    183e:	4618      	mov	r0, r3
    1840:	370c      	adds	r7, #12
    1842:	46bd      	mov	sp, r7
    1844:	f85d 7b04 	ldr.w	r7, [sp], #4
    1848:	4770      	bx	lr

0000184a <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    184a:	b480      	push	{r7}
    184c:	b083      	sub	sp, #12
    184e:	af00      	add	r7, sp, #0
    1850:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1852:	687b      	ldr	r3, [r7, #4]
    1854:	7e1b      	ldrb	r3, [r3, #24]
    1856:	b2db      	uxtb	r3, r3
    1858:	085b      	lsrs	r3, r3, #1
    185a:	f003 0301 	and.w	r3, r3, #1
    185e:	2b00      	cmp	r3, #0
    1860:	bf14      	ite	ne
    1862:	2301      	movne	r3, #1
    1864:	2300      	moveq	r3, #0
    1866:	b2db      	uxtb	r3, r3
}
    1868:	4618      	mov	r0, r3
    186a:	370c      	adds	r7, #12
    186c:	46bd      	mov	sp, r7
    186e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1872:	4770      	bx	lr

00001874 <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    1874:	b480      	push	{r7}
    1876:	b083      	sub	sp, #12
    1878:	af00      	add	r7, sp, #0
    187a:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    187c:	687b      	ldr	r3, [r7, #4]
    187e:	7e1b      	ldrb	r3, [r3, #24]
    1880:	b2db      	uxtb	r3, r3
    1882:	089b      	lsrs	r3, r3, #2
    1884:	f003 0301 	and.w	r3, r3, #1
    1888:	2b00      	cmp	r3, #0
    188a:	bf14      	ite	ne
    188c:	2301      	movne	r3, #1
    188e:	2300      	moveq	r3, #0
    1890:	b2db      	uxtb	r3, r3
}
    1892:	4618      	mov	r0, r3
    1894:	370c      	adds	r7, #12
    1896:	46bd      	mov	sp, r7
    1898:	f85d 7b04 	ldr.w	r7, [sp], #4
    189c:	4770      	bx	lr
	...

000018a0 <hri_sercomi2cm_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_I2CM_CTRLA_SWRST) >> SERCOM_I2CM_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomi2cm_set_CTRLA_ENABLE_bit(const void *const hw)
{
    18a0:	b580      	push	{r7, lr}
    18a2:	b082      	sub	sp, #8
    18a4:	af00      	add	r7, sp, #0
    18a6:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    18a8:	687b      	ldr	r3, [r7, #4]
    18aa:	681b      	ldr	r3, [r3, #0]
    18ac:	f043 0202 	orr.w	r2, r3, #2
    18b0:	687b      	ldr	r3, [r7, #4]
    18b2:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    18b4:	2103      	movs	r1, #3
    18b6:	6878      	ldr	r0, [r7, #4]
    18b8:	4b02      	ldr	r3, [pc, #8]	; (18c4 <hri_sercomi2cm_set_CTRLA_ENABLE_bit+0x24>)
    18ba:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    18bc:	bf00      	nop
    18be:	3708      	adds	r7, #8
    18c0:	46bd      	mov	sp, r7
    18c2:	bd80      	pop	{r7, pc}
    18c4:	00001691 	.word	0x00001691

000018c8 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    18c8:	b580      	push	{r7, lr}
    18ca:	b082      	sub	sp, #8
    18cc:	af00      	add	r7, sp, #0
    18ce:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    18d0:	687b      	ldr	r3, [r7, #4]
    18d2:	681b      	ldr	r3, [r3, #0]
    18d4:	f023 0202 	bic.w	r2, r3, #2
    18d8:	687b      	ldr	r3, [r7, #4]
    18da:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    18dc:	2103      	movs	r1, #3
    18de:	6878      	ldr	r0, [r7, #4]
    18e0:	4b02      	ldr	r3, [pc, #8]	; (18ec <hri_sercomi2cm_clear_CTRLA_ENABLE_bit+0x24>)
    18e2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    18e4:	bf00      	nop
    18e6:	3708      	adds	r7, #8
    18e8:	46bd      	mov	sp, r7
    18ea:	bd80      	pop	{r7, pc}
    18ec:	00001691 	.word	0x00001691

000018f0 <hri_sercomi2cm_get_CTRLA_SCLSM_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_MASK);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline bool hri_sercomi2cm_get_CTRLA_SCLSM_bit(const void *const hw)
{
    18f0:	b480      	push	{r7}
    18f2:	b085      	sub	sp, #20
    18f4:	af00      	add	r7, sp, #0
    18f6:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	681b      	ldr	r3, [r3, #0]
    18fc:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    18fe:	68fb      	ldr	r3, [r7, #12]
    1900:	0edb      	lsrs	r3, r3, #27
    1902:	f003 0301 	and.w	r3, r3, #1
    1906:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    1908:	68fb      	ldr	r3, [r7, #12]
    190a:	2b00      	cmp	r3, #0
    190c:	bf14      	ite	ne
    190e:	2301      	movne	r3, #1
    1910:	2300      	moveq	r3, #0
    1912:	b2db      	uxtb	r3, r3
}
    1914:	4618      	mov	r0, r3
    1916:	3714      	adds	r7, #20
    1918:	46bd      	mov	sp, r7
    191a:	f85d 7b04 	ldr.w	r7, [sp], #4
    191e:	4770      	bx	lr

00001920 <hri_sercomi2cm_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_ctrla_reg_t hri_sercomi2cm_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cm_ctrla_reg_t mask)
{
    1920:	b580      	push	{r7, lr}
    1922:	b084      	sub	sp, #16
    1924:	af00      	add	r7, sp, #0
    1926:	6078      	str	r0, [r7, #4]
    1928:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    192a:	2103      	movs	r1, #3
    192c:	6878      	ldr	r0, [r7, #4]
    192e:	4b07      	ldr	r3, [pc, #28]	; (194c <hri_sercomi2cm_get_CTRLA_reg+0x2c>)
    1930:	4798      	blx	r3
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1932:	687b      	ldr	r3, [r7, #4]
    1934:	681b      	ldr	r3, [r3, #0]
    1936:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1938:	68fa      	ldr	r2, [r7, #12]
    193a:	683b      	ldr	r3, [r7, #0]
    193c:	4013      	ands	r3, r2
    193e:	60fb      	str	r3, [r7, #12]
	return tmp;
    1940:	68fb      	ldr	r3, [r7, #12]
}
    1942:	4618      	mov	r0, r3
    1944:	3710      	adds	r7, #16
    1946:	46bd      	mov	sp, r7
    1948:	bd80      	pop	{r7, pc}
    194a:	bf00      	nop
    194c:	00001691 	.word	0x00001691

00001950 <hri_sercomi2cm_write_CTRLA_reg>:

static inline void hri_sercomi2cm_write_CTRLA_reg(const void *const hw, hri_sercomi2cm_ctrla_reg_t data)
{
    1950:	b580      	push	{r7, lr}
    1952:	b082      	sub	sp, #8
    1954:	af00      	add	r7, sp, #0
    1956:	6078      	str	r0, [r7, #4]
    1958:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    195a:	687b      	ldr	r3, [r7, #4]
    195c:	683a      	ldr	r2, [r7, #0]
    195e:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    1960:	2103      	movs	r1, #3
    1962:	6878      	ldr	r0, [r7, #4]
    1964:	4b02      	ldr	r3, [pc, #8]	; (1970 <hri_sercomi2cm_write_CTRLA_reg+0x20>)
    1966:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1968:	bf00      	nop
    196a:	3708      	adds	r7, #8
    196c:	46bd      	mov	sp, r7
    196e:	bd80      	pop	{r7, pc}
    1970:	00001691 	.word	0x00001691

00001974 <hri_sercomspi_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_SPI_CTRLA_SWRST) >> SERCOM_SPI_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomspi_set_CTRLA_ENABLE_bit(const void *const hw)
{
    1974:	b580      	push	{r7, lr}
    1976:	b082      	sub	sp, #8
    1978:	af00      	add	r7, sp, #0
    197a:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    197c:	687b      	ldr	r3, [r7, #4]
    197e:	681b      	ldr	r3, [r3, #0]
    1980:	f043 0202 	orr.w	r2, r3, #2
    1984:	687b      	ldr	r3, [r7, #4]
    1986:	601a      	str	r2, [r3, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    1988:	2103      	movs	r1, #3
    198a:	6878      	ldr	r0, [r7, #4]
    198c:	4b02      	ldr	r3, [pc, #8]	; (1998 <hri_sercomspi_set_CTRLA_ENABLE_bit+0x24>)
    198e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1990:	bf00      	nop
    1992:	3708      	adds	r7, #8
    1994:	46bd      	mov	sp, r7
    1996:	bd80      	pop	{r7, pc}
    1998:	000016dd 	.word	0x000016dd

0000199c <hri_sercomspi_get_CTRLA_ENABLE_bit>:

static inline bool hri_sercomspi_get_CTRLA_ENABLE_bit(const void *const hw)
{
    199c:	b580      	push	{r7, lr}
    199e:	b084      	sub	sp, #16
    19a0:	af00      	add	r7, sp, #0
    19a2:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    19a4:	2103      	movs	r1, #3
    19a6:	6878      	ldr	r0, [r7, #4]
    19a8:	4b09      	ldr	r3, [pc, #36]	; (19d0 <hri_sercomspi_get_CTRLA_ENABLE_bit+0x34>)
    19aa:	4798      	blx	r3
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    19ac:	687b      	ldr	r3, [r7, #4]
    19ae:	681b      	ldr	r3, [r3, #0]
    19b0:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SERCOM_SPI_CTRLA_ENABLE) >> SERCOM_SPI_CTRLA_ENABLE_Pos;
    19b2:	68fb      	ldr	r3, [r7, #12]
    19b4:	085b      	lsrs	r3, r3, #1
    19b6:	f003 0301 	and.w	r3, r3, #1
    19ba:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    19bc:	68fb      	ldr	r3, [r7, #12]
    19be:	2b00      	cmp	r3, #0
    19c0:	bf14      	ite	ne
    19c2:	2301      	movne	r3, #1
    19c4:	2300      	moveq	r3, #0
    19c6:	b2db      	uxtb	r3, r3
}
    19c8:	4618      	mov	r0, r3
    19ca:	3710      	adds	r7, #16
    19cc:	46bd      	mov	sp, r7
    19ce:	bd80      	pop	{r7, pc}
    19d0:	000016dd 	.word	0x000016dd

000019d4 <hri_sercomspi_clear_CTRLA_ENABLE_bit>:
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomspi_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    19d4:	b580      	push	{r7, lr}
    19d6:	b082      	sub	sp, #8
    19d8:	af00      	add	r7, sp, #0
    19da:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    19dc:	687b      	ldr	r3, [r7, #4]
    19de:	681b      	ldr	r3, [r3, #0]
    19e0:	f023 0202 	bic.w	r2, r3, #2
    19e4:	687b      	ldr	r3, [r7, #4]
    19e6:	601a      	str	r2, [r3, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    19e8:	2103      	movs	r1, #3
    19ea:	6878      	ldr	r0, [r7, #4]
    19ec:	4b02      	ldr	r3, [pc, #8]	; (19f8 <hri_sercomspi_clear_CTRLA_ENABLE_bit+0x24>)
    19ee:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    19f0:	bf00      	nop
    19f2:	3708      	adds	r7, #8
    19f4:	46bd      	mov	sp, r7
    19f6:	bd80      	pop	{r7, pc}
    19f8:	000016dd 	.word	0x000016dd

000019fc <hri_sercomspi_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomspi_ctrla_reg_t hri_sercomspi_get_CTRLA_reg(const void *const         hw,
                                                                    hri_sercomspi_ctrla_reg_t mask)
{
    19fc:	b580      	push	{r7, lr}
    19fe:	b084      	sub	sp, #16
    1a00:	af00      	add	r7, sp, #0
    1a02:	6078      	str	r0, [r7, #4]
    1a04:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    1a06:	2103      	movs	r1, #3
    1a08:	6878      	ldr	r0, [r7, #4]
    1a0a:	4b07      	ldr	r3, [pc, #28]	; (1a28 <hri_sercomspi_get_CTRLA_reg+0x2c>)
    1a0c:	4798      	blx	r3
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    1a0e:	687b      	ldr	r3, [r7, #4]
    1a10:	681b      	ldr	r3, [r3, #0]
    1a12:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1a14:	68fa      	ldr	r2, [r7, #12]
    1a16:	683b      	ldr	r3, [r7, #0]
    1a18:	4013      	ands	r3, r2
    1a1a:	60fb      	str	r3, [r7, #12]
	return tmp;
    1a1c:	68fb      	ldr	r3, [r7, #12]
}
    1a1e:	4618      	mov	r0, r3
    1a20:	3710      	adds	r7, #16
    1a22:	46bd      	mov	sp, r7
    1a24:	bd80      	pop	{r7, pc}
    1a26:	bf00      	nop
    1a28:	000016dd 	.word	0x000016dd

00001a2c <hri_sercomspi_write_CTRLA_reg>:

static inline void hri_sercomspi_write_CTRLA_reg(const void *const hw, hri_sercomspi_ctrla_reg_t data)
{
    1a2c:	b580      	push	{r7, lr}
    1a2e:	b082      	sub	sp, #8
    1a30:	af00      	add	r7, sp, #0
    1a32:	6078      	str	r0, [r7, #4]
    1a34:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1a36:	687b      	ldr	r3, [r7, #4]
    1a38:	683a      	ldr	r2, [r7, #0]
    1a3a:	601a      	str	r2, [r3, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    1a3c:	2103      	movs	r1, #3
    1a3e:	6878      	ldr	r0, [r7, #4]
    1a40:	4b02      	ldr	r3, [pc, #8]	; (1a4c <hri_sercomspi_write_CTRLA_reg+0x20>)
    1a42:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a44:	bf00      	nop
    1a46:	3708      	adds	r7, #8
    1a48:	46bd      	mov	sp, r7
    1a4a:	bd80      	pop	{r7, pc}
    1a4c:	000016dd 	.word	0x000016dd

00001a50 <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    1a50:	b580      	push	{r7, lr}
    1a52:	b082      	sub	sp, #8
    1a54:	af00      	add	r7, sp, #0
    1a56:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1a58:	687b      	ldr	r3, [r7, #4]
    1a5a:	681b      	ldr	r3, [r3, #0]
    1a5c:	f043 0202 	orr.w	r2, r3, #2
    1a60:	687b      	ldr	r3, [r7, #4]
    1a62:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1a64:	2103      	movs	r1, #3
    1a66:	6878      	ldr	r0, [r7, #4]
    1a68:	4b02      	ldr	r3, [pc, #8]	; (1a74 <hri_sercomusart_set_CTRLA_ENABLE_bit+0x24>)
    1a6a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a6c:	bf00      	nop
    1a6e:	3708      	adds	r7, #8
    1a70:	46bd      	mov	sp, r7
    1a72:	bd80      	pop	{r7, pc}
    1a74:	00001729 	.word	0x00001729

00001a78 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    1a78:	b580      	push	{r7, lr}
    1a7a:	b082      	sub	sp, #8
    1a7c:	af00      	add	r7, sp, #0
    1a7e:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    1a80:	687b      	ldr	r3, [r7, #4]
    1a82:	681b      	ldr	r3, [r3, #0]
    1a84:	f023 0202 	bic.w	r2, r3, #2
    1a88:	687b      	ldr	r3, [r7, #4]
    1a8a:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1a8c:	2103      	movs	r1, #3
    1a8e:	6878      	ldr	r0, [r7, #4]
    1a90:	4b02      	ldr	r3, [pc, #8]	; (1a9c <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x24>)
    1a92:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a94:	bf00      	nop
    1a96:	3708      	adds	r7, #8
    1a98:	46bd      	mov	sp, r7
    1a9a:	bd80      	pop	{r7, pc}
    1a9c:	00001729 	.word	0x00001729

00001aa0 <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    1aa0:	b580      	push	{r7, lr}
    1aa2:	b084      	sub	sp, #16
    1aa4:	af00      	add	r7, sp, #0
    1aa6:	6078      	str	r0, [r7, #4]
    1aa8:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1aaa:	2103      	movs	r1, #3
    1aac:	6878      	ldr	r0, [r7, #4]
    1aae:	4b07      	ldr	r3, [pc, #28]	; (1acc <hri_sercomusart_get_CTRLA_reg+0x2c>)
    1ab0:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1ab2:	687b      	ldr	r3, [r7, #4]
    1ab4:	681b      	ldr	r3, [r3, #0]
    1ab6:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1ab8:	68fa      	ldr	r2, [r7, #12]
    1aba:	683b      	ldr	r3, [r7, #0]
    1abc:	4013      	ands	r3, r2
    1abe:	60fb      	str	r3, [r7, #12]
	return tmp;
    1ac0:	68fb      	ldr	r3, [r7, #12]
}
    1ac2:	4618      	mov	r0, r3
    1ac4:	3710      	adds	r7, #16
    1ac6:	46bd      	mov	sp, r7
    1ac8:	bd80      	pop	{r7, pc}
    1aca:	bf00      	nop
    1acc:	00001729 	.word	0x00001729

00001ad0 <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    1ad0:	b580      	push	{r7, lr}
    1ad2:	b082      	sub	sp, #8
    1ad4:	af00      	add	r7, sp, #0
    1ad6:	6078      	str	r0, [r7, #4]
    1ad8:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1ada:	687b      	ldr	r3, [r7, #4]
    1adc:	683a      	ldr	r2, [r7, #0]
    1ade:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1ae0:	2103      	movs	r1, #3
    1ae2:	6878      	ldr	r0, [r7, #4]
    1ae4:	4b02      	ldr	r3, [pc, #8]	; (1af0 <hri_sercomusart_write_CTRLA_reg+0x20>)
    1ae6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1ae8:	bf00      	nop
    1aea:	3708      	adds	r7, #8
    1aec:	46bd      	mov	sp, r7
    1aee:	bd80      	pop	{r7, pc}
    1af0:	00001729 	.word	0x00001729

00001af4 <hri_sercomi2cm_set_CTRLB_SMEN_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	return ((Sercom *)hw)->USART.CTRLA.reg;
}

static inline void hri_sercomi2cm_set_CTRLB_SMEN_bit(const void *const hw)
{
    1af4:	b580      	push	{r7, lr}
    1af6:	b082      	sub	sp, #8
    1af8:	af00      	add	r7, sp, #0
    1afa:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    1afc:	687b      	ldr	r3, [r7, #4]
    1afe:	685b      	ldr	r3, [r3, #4]
    1b00:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    1b04:	687b      	ldr	r3, [r7, #4]
    1b06:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1b08:	2104      	movs	r1, #4
    1b0a:	6878      	ldr	r0, [r7, #4]
    1b0c:	4b02      	ldr	r3, [pc, #8]	; (1b18 <hri_sercomi2cm_set_CTRLB_SMEN_bit+0x24>)
    1b0e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1b10:	bf00      	nop
    1b12:	3708      	adds	r7, #8
    1b14:	46bd      	mov	sp, r7
    1b16:	bd80      	pop	{r7, pc}
    1b18:	00001691 	.word	0x00001691

00001b1c <hri_sercomi2cm_clear_CTRLB_SMEN_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLB_SMEN_bit(const void *const hw)
{
    1b1c:	b580      	push	{r7, lr}
    1b1e:	b082      	sub	sp, #8
    1b20:	af00      	add	r7, sp, #0
    1b22:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    1b24:	687b      	ldr	r3, [r7, #4]
    1b26:	685b      	ldr	r3, [r3, #4]
    1b28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    1b2c:	687b      	ldr	r3, [r7, #4]
    1b2e:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1b30:	2104      	movs	r1, #4
    1b32:	6878      	ldr	r0, [r7, #4]
    1b34:	4b02      	ldr	r3, [pc, #8]	; (1b40 <hri_sercomi2cm_clear_CTRLB_SMEN_bit+0x24>)
    1b36:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1b38:	bf00      	nop
    1b3a:	3708      	adds	r7, #8
    1b3c:	46bd      	mov	sp, r7
    1b3e:	bd80      	pop	{r7, pc}
    1b40:	00001691 	.word	0x00001691

00001b44 <hri_sercomi2cm_set_CTRLB_ACKACT_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_set_CTRLB_ACKACT_bit(const void *const hw)
{
    1b44:	b580      	push	{r7, lr}
    1b46:	b082      	sub	sp, #8
    1b48:	af00      	add	r7, sp, #0
    1b4a:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1b4c:	687b      	ldr	r3, [r7, #4]
    1b4e:	685b      	ldr	r3, [r3, #4]
    1b50:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
    1b54:	687b      	ldr	r3, [r7, #4]
    1b56:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1b58:	2104      	movs	r1, #4
    1b5a:	6878      	ldr	r0, [r7, #4]
    1b5c:	4b02      	ldr	r3, [pc, #8]	; (1b68 <hri_sercomi2cm_set_CTRLB_ACKACT_bit+0x24>)
    1b5e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1b60:	bf00      	nop
    1b62:	3708      	adds	r7, #8
    1b64:	46bd      	mov	sp, r7
    1b66:	bd80      	pop	{r7, pc}
    1b68:	00001691 	.word	0x00001691

00001b6c <hri_sercomi2cm_clear_CTRLB_ACKACT_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLB_ACKACT_bit(const void *const hw)
{
    1b6c:	b580      	push	{r7, lr}
    1b6e:	b082      	sub	sp, #8
    1b70:	af00      	add	r7, sp, #0
    1b72:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1b74:	687b      	ldr	r3, [r7, #4]
    1b76:	685b      	ldr	r3, [r3, #4]
    1b78:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
    1b7c:	687b      	ldr	r3, [r7, #4]
    1b7e:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1b80:	2104      	movs	r1, #4
    1b82:	6878      	ldr	r0, [r7, #4]
    1b84:	4b02      	ldr	r3, [pc, #8]	; (1b90 <hri_sercomi2cm_clear_CTRLB_ACKACT_bit+0x24>)
    1b86:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1b88:	bf00      	nop
    1b8a:	3708      	adds	r7, #8
    1b8c:	46bd      	mov	sp, r7
    1b8e:	bd80      	pop	{r7, pc}
    1b90:	00001691 	.word	0x00001691

00001b94 <hri_sercomi2cm_set_CTRLB_CMD_bf>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_set_CTRLB_CMD_bf(const void *const hw, hri_sercomi2cm_ctrlb_reg_t mask)
{
    1b94:	b580      	push	{r7, lr}
    1b96:	b082      	sub	sp, #8
    1b98:	af00      	add	r7, sp, #0
    1b9a:	6078      	str	r0, [r7, #4]
    1b9c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1b9e:	687b      	ldr	r3, [r7, #4]
    1ba0:	685a      	ldr	r2, [r3, #4]
    1ba2:	683b      	ldr	r3, [r7, #0]
    1ba4:	041b      	lsls	r3, r3, #16
    1ba6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    1baa:	431a      	orrs	r2, r3
    1bac:	687b      	ldr	r3, [r7, #4]
    1bae:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1bb0:	2104      	movs	r1, #4
    1bb2:	6878      	ldr	r0, [r7, #4]
    1bb4:	4b02      	ldr	r3, [pc, #8]	; (1bc0 <hri_sercomi2cm_set_CTRLB_CMD_bf+0x2c>)
    1bb6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1bb8:	bf00      	nop
    1bba:	3708      	adds	r7, #8
    1bbc:	46bd      	mov	sp, r7
    1bbe:	bd80      	pop	{r7, pc}
    1bc0:	00001691 	.word	0x00001691

00001bc4 <hri_sercomi2cm_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
    1bc4:	b580      	push	{r7, lr}
    1bc6:	b082      	sub	sp, #8
    1bc8:	af00      	add	r7, sp, #0
    1bca:	6078      	str	r0, [r7, #4]
    1bcc:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    1bce:	687b      	ldr	r3, [r7, #4]
    1bd0:	683a      	ldr	r2, [r7, #0]
    1bd2:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1bd4:	2104      	movs	r1, #4
    1bd6:	6878      	ldr	r0, [r7, #4]
    1bd8:	4b02      	ldr	r3, [pc, #8]	; (1be4 <hri_sercomi2cm_write_CTRLB_reg+0x20>)
    1bda:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1bdc:	bf00      	nop
    1bde:	3708      	adds	r7, #8
    1be0:	46bd      	mov	sp, r7
    1be2:	bd80      	pop	{r7, pc}
    1be4:	00001691 	.word	0x00001691

00001be8 <hri_sercomspi_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomspi_write_CTRLB_reg(const void *const hw, hri_sercomspi_ctrlb_reg_t data)
{
    1be8:	b580      	push	{r7, lr}
    1bea:	b082      	sub	sp, #8
    1bec:	af00      	add	r7, sp, #0
    1bee:	6078      	str	r0, [r7, #4]
    1bf0:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    1bf2:	687b      	ldr	r3, [r7, #4]
    1bf4:	683a      	ldr	r2, [r7, #0]
    1bf6:	605a      	str	r2, [r3, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
    1bf8:	2117      	movs	r1, #23
    1bfa:	6878      	ldr	r0, [r7, #4]
    1bfc:	4b02      	ldr	r3, [pc, #8]	; (1c08 <hri_sercomspi_write_CTRLB_reg+0x20>)
    1bfe:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1c00:	bf00      	nop
    1c02:	3708      	adds	r7, #8
    1c04:	46bd      	mov	sp, r7
    1c06:	bd80      	pop	{r7, pc}
    1c08:	000016dd 	.word	0x000016dd

00001c0c <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    1c0c:	b580      	push	{r7, lr}
    1c0e:	b082      	sub	sp, #8
    1c10:	af00      	add	r7, sp, #0
    1c12:	6078      	str	r0, [r7, #4]
    1c14:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    1c16:	687b      	ldr	r3, [r7, #4]
    1c18:	683a      	ldr	r2, [r7, #0]
    1c1a:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    1c1c:	211f      	movs	r1, #31
    1c1e:	6878      	ldr	r0, [r7, #4]
    1c20:	4b02      	ldr	r3, [pc, #8]	; (1c2c <hri_sercomusart_write_CTRLB_reg+0x20>)
    1c22:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1c24:	bf00      	nop
    1c26:	3708      	adds	r7, #8
    1c28:	46bd      	mov	sp, r7
    1c2a:	bd80      	pop	{r7, pc}
    1c2c:	00001729 	.word	0x00001729

00001c30 <hri_sercomusart_write_CTRLC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
    1c30:	b480      	push	{r7}
    1c32:	b083      	sub	sp, #12
    1c34:	af00      	add	r7, sp, #0
    1c36:	6078      	str	r0, [r7, #4]
    1c38:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    1c3a:	687b      	ldr	r3, [r7, #4]
    1c3c:	683a      	ldr	r2, [r7, #0]
    1c3e:	609a      	str	r2, [r3, #8]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1c40:	bf00      	nop
    1c42:	370c      	adds	r7, #12
    1c44:	46bd      	mov	sp, r7
    1c46:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c4a:	4770      	bx	lr

00001c4c <hri_sercomi2cm_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
    1c4c:	b480      	push	{r7}
    1c4e:	b083      	sub	sp, #12
    1c50:	af00      	add	r7, sp, #0
    1c52:	6078      	str	r0, [r7, #4]
    1c54:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    1c56:	687b      	ldr	r3, [r7, #4]
    1c58:	683a      	ldr	r2, [r7, #0]
    1c5a:	60da      	str	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1c5c:	bf00      	nop
    1c5e:	370c      	adds	r7, #12
    1c60:	46bd      	mov	sp, r7
    1c62:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c66:	4770      	bx	lr

00001c68 <hri_sercomspi_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomspi_write_BAUD_reg(const void *const hw, hri_sercomspi_baud_reg_t data)
{
    1c68:	b480      	push	{r7}
    1c6a:	b083      	sub	sp, #12
    1c6c:	af00      	add	r7, sp, #0
    1c6e:	6078      	str	r0, [r7, #4]
    1c70:	460b      	mov	r3, r1
    1c72:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.BAUD.reg = data;
    1c74:	687b      	ldr	r3, [r7, #4]
    1c76:	78fa      	ldrb	r2, [r7, #3]
    1c78:	731a      	strb	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1c7a:	bf00      	nop
    1c7c:	370c      	adds	r7, #12
    1c7e:	46bd      	mov	sp, r7
    1c80:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c84:	4770      	bx	lr

00001c86 <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    1c86:	b480      	push	{r7}
    1c88:	b083      	sub	sp, #12
    1c8a:	af00      	add	r7, sp, #0
    1c8c:	6078      	str	r0, [r7, #4]
    1c8e:	460b      	mov	r3, r1
    1c90:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    1c92:	687b      	ldr	r3, [r7, #4]
    1c94:	887a      	ldrh	r2, [r7, #2]
    1c96:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1c98:	bf00      	nop
    1c9a:	370c      	adds	r7, #12
    1c9c:	46bd      	mov	sp, r7
    1c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ca2:	4770      	bx	lr

00001ca4 <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    1ca4:	b480      	push	{r7}
    1ca6:	b083      	sub	sp, #12
    1ca8:	af00      	add	r7, sp, #0
    1caa:	6078      	str	r0, [r7, #4]
    1cac:	460b      	mov	r3, r1
    1cae:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    1cb0:	687b      	ldr	r3, [r7, #4]
    1cb2:	78fa      	ldrb	r2, [r7, #3]
    1cb4:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1cb6:	bf00      	nop
    1cb8:	370c      	adds	r7, #12
    1cba:	46bd      	mov	sp, r7
    1cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
    1cc0:	4770      	bx	lr
	...

00001cc4 <hri_sercomi2cm_write_ADDR_HS_bit>:
	tmp = (tmp & SERCOM_I2CM_ADDR_HS) >> SERCOM_I2CM_ADDR_HS_Pos;
	return (bool)tmp;
}

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
    1cc4:	b580      	push	{r7, lr}
    1cc6:	b084      	sub	sp, #16
    1cc8:	af00      	add	r7, sp, #0
    1cca:	6078      	str	r0, [r7, #4]
    1ccc:	460b      	mov	r3, r1
    1cce:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    1cd0:	687b      	ldr	r3, [r7, #4]
    1cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1cd4:	60fb      	str	r3, [r7, #12]
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    1cd6:	68fb      	ldr	r3, [r7, #12]
    1cd8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    1cdc:	60fb      	str	r3, [r7, #12]
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    1cde:	78fb      	ldrb	r3, [r7, #3]
    1ce0:	039b      	lsls	r3, r3, #14
    1ce2:	461a      	mov	r2, r3
    1ce4:	68fb      	ldr	r3, [r7, #12]
    1ce6:	4313      	orrs	r3, r2
    1ce8:	60fb      	str	r3, [r7, #12]
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    1cea:	687b      	ldr	r3, [r7, #4]
    1cec:	68fa      	ldr	r2, [r7, #12]
    1cee:	625a      	str	r2, [r3, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1cf0:	2104      	movs	r1, #4
    1cf2:	6878      	ldr	r0, [r7, #4]
    1cf4:	4b02      	ldr	r3, [pc, #8]	; (1d00 <hri_sercomi2cm_write_ADDR_HS_bit+0x3c>)
    1cf6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1cf8:	bf00      	nop
    1cfa:	3710      	adds	r7, #16
    1cfc:	46bd      	mov	sp, r7
    1cfe:	bd80      	pop	{r7, pc}
    1d00:	00001691 	.word	0x00001691

00001d04 <hri_sercomi2cm_write_ADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_ADDR_reg(const void *const hw, hri_sercomi2cm_addr_reg_t data)
{
    1d04:	b580      	push	{r7, lr}
    1d06:	b082      	sub	sp, #8
    1d08:	af00      	add	r7, sp, #0
    1d0a:	6078      	str	r0, [r7, #4]
    1d0c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1d0e:	687b      	ldr	r3, [r7, #4]
    1d10:	683a      	ldr	r2, [r7, #0]
    1d12:	625a      	str	r2, [r3, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1d14:	2104      	movs	r1, #4
    1d16:	6878      	ldr	r0, [r7, #4]
    1d18:	4b02      	ldr	r3, [pc, #8]	; (1d24 <hri_sercomi2cm_write_ADDR_reg+0x20>)
    1d1a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1d1c:	bf00      	nop
    1d1e:	3708      	adds	r7, #8
    1d20:	46bd      	mov	sp, r7
    1d22:	bd80      	pop	{r7, pc}
    1d24:	00001691 	.word	0x00001691

00001d28 <hri_sercomi2cm_read_ADDR_reg>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
    1d28:	b580      	push	{r7, lr}
    1d2a:	b082      	sub	sp, #8
    1d2c:	af00      	add	r7, sp, #0
    1d2e:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1d30:	2104      	movs	r1, #4
    1d32:	6878      	ldr	r0, [r7, #4]
    1d34:	4b03      	ldr	r3, [pc, #12]	; (1d44 <hri_sercomi2cm_read_ADDR_reg+0x1c>)
    1d36:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    1d38:	687b      	ldr	r3, [r7, #4]
    1d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    1d3c:	4618      	mov	r0, r3
    1d3e:	3708      	adds	r7, #8
    1d40:	46bd      	mov	sp, r7
    1d42:	bd80      	pop	{r7, pc}
    1d44:	00001691 	.word	0x00001691

00001d48 <hri_sercomspi_write_ADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomspi_write_ADDR_reg(const void *const hw, hri_sercomspi_addr_reg_t data)
{
    1d48:	b480      	push	{r7}
    1d4a:	b083      	sub	sp, #12
    1d4c:	af00      	add	r7, sp, #0
    1d4e:	6078      	str	r0, [r7, #4]
    1d50:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.ADDR.reg = data;
    1d52:	687b      	ldr	r3, [r7, #4]
    1d54:	683a      	ldr	r2, [r7, #0]
    1d56:	625a      	str	r2, [r3, #36]	; 0x24
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1d58:	bf00      	nop
    1d5a:	370c      	adds	r7, #12
    1d5c:	46bd      	mov	sp, r7
    1d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1d62:	4770      	bx	lr

00001d64 <hri_sercomi2cm_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_DATA_reg(const void *const hw, hri_sercomi2cm_data_reg_t data)
{
    1d64:	b580      	push	{r7, lr}
    1d66:	b082      	sub	sp, #8
    1d68:	af00      	add	r7, sp, #0
    1d6a:	6078      	str	r0, [r7, #4]
    1d6c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.DATA.reg = data;
    1d6e:	687b      	ldr	r3, [r7, #4]
    1d70:	683a      	ldr	r2, [r7, #0]
    1d72:	629a      	str	r2, [r3, #40]	; 0x28
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1d74:	2104      	movs	r1, #4
    1d76:	6878      	ldr	r0, [r7, #4]
    1d78:	4b02      	ldr	r3, [pc, #8]	; (1d84 <hri_sercomi2cm_write_DATA_reg+0x20>)
    1d7a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1d7c:	bf00      	nop
    1d7e:	3708      	adds	r7, #8
    1d80:	46bd      	mov	sp, r7
    1d82:	bd80      	pop	{r7, pc}
    1d84:	00001691 	.word	0x00001691

00001d88 <hri_sercomi2cm_read_DATA_reg>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_data_reg_t hri_sercomi2cm_read_DATA_reg(const void *const hw)
{
    1d88:	b580      	push	{r7, lr}
    1d8a:	b082      	sub	sp, #8
    1d8c:	af00      	add	r7, sp, #0
    1d8e:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1d90:	2104      	movs	r1, #4
    1d92:	6878      	ldr	r0, [r7, #4]
    1d94:	4b03      	ldr	r3, [pc, #12]	; (1da4 <hri_sercomi2cm_read_DATA_reg+0x1c>)
    1d96:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1d98:	687b      	ldr	r3, [r7, #4]
    1d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    1d9c:	4618      	mov	r0, r3
    1d9e:	3708      	adds	r7, #8
    1da0:	46bd      	mov	sp, r7
    1da2:	bd80      	pop	{r7, pc}
    1da4:	00001691 	.word	0x00001691

00001da8 <hri_sercomspi_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomspi_write_DATA_reg(const void *const hw, hri_sercomspi_data_reg_t data)
{
    1da8:	b480      	push	{r7}
    1daa:	b083      	sub	sp, #12
    1dac:	af00      	add	r7, sp, #0
    1dae:	6078      	str	r0, [r7, #4]
    1db0:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.DATA.reg = data;
    1db2:	687b      	ldr	r3, [r7, #4]
    1db4:	683a      	ldr	r2, [r7, #0]
    1db6:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1db8:	bf00      	nop
    1dba:	370c      	adds	r7, #12
    1dbc:	46bd      	mov	sp, r7
    1dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
    1dc2:	4770      	bx	lr

00001dc4 <hri_sercomspi_read_DATA_reg>:
	((Sercom *)hw)->SPI.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomspi_data_reg_t hri_sercomspi_read_DATA_reg(const void *const hw)
{
    1dc4:	b480      	push	{r7}
    1dc6:	b083      	sub	sp, #12
    1dc8:	af00      	add	r7, sp, #0
    1dca:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->SPI.DATA.reg;
    1dcc:	687b      	ldr	r3, [r7, #4]
    1dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    1dd0:	4618      	mov	r0, r3
    1dd2:	370c      	adds	r7, #12
    1dd4:	46bd      	mov	sp, r7
    1dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1dda:	4770      	bx	lr

00001ddc <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    1ddc:	b480      	push	{r7}
    1dde:	b083      	sub	sp, #12
    1de0:	af00      	add	r7, sp, #0
    1de2:	6078      	str	r0, [r7, #4]
    1de4:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    1de6:	687b      	ldr	r3, [r7, #4]
    1de8:	683a      	ldr	r2, [r7, #0]
    1dea:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1dec:	bf00      	nop
    1dee:	370c      	adds	r7, #12
    1df0:	46bd      	mov	sp, r7
    1df2:	f85d 7b04 	ldr.w	r7, [sp], #4
    1df6:	4770      	bx	lr

00001df8 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    1df8:	b480      	push	{r7}
    1dfa:	b083      	sub	sp, #12
    1dfc:	af00      	add	r7, sp, #0
    1dfe:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    1e00:	687b      	ldr	r3, [r7, #4]
    1e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    1e04:	4618      	mov	r0, r3
    1e06:	370c      	adds	r7, #12
    1e08:	46bd      	mov	sp, r7
    1e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e0e:	4770      	bx	lr

00001e10 <hri_sercomspi_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomspi_write_DBGCTRL_reg(const void *const hw, hri_sercomspi_dbgctrl_reg_t data)
{
    1e10:	b480      	push	{r7}
    1e12:	b083      	sub	sp, #12
    1e14:	af00      	add	r7, sp, #0
    1e16:	6078      	str	r0, [r7, #4]
    1e18:	460b      	mov	r3, r1
    1e1a:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    1e1c:	687b      	ldr	r3, [r7, #4]
    1e1e:	78fa      	ldrb	r2, [r7, #3]
    1e20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1e24:	bf00      	nop
    1e26:	370c      	adds	r7, #12
    1e28:	46bd      	mov	sp, r7
    1e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e2e:	4770      	bx	lr

00001e30 <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    1e30:	b480      	push	{r7}
    1e32:	b083      	sub	sp, #12
    1e34:	af00      	add	r7, sp, #0
    1e36:	6078      	str	r0, [r7, #4]
    1e38:	460b      	mov	r3, r1
    1e3a:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    1e3c:	687b      	ldr	r3, [r7, #4]
    1e3e:	78fa      	ldrb	r2, [r7, #3]
    1e40:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1e44:	bf00      	nop
    1e46:	370c      	adds	r7, #12
    1e48:	46bd      	mov	sp, r7
    1e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e4e:	4770      	bx	lr

00001e50 <hri_sercomspi_clear_STATUS_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomspi_clear_STATUS_reg(const void *const hw, hri_sercomspi_status_reg_t mask)
{
    1e50:	b480      	push	{r7}
    1e52:	b083      	sub	sp, #12
    1e54:	af00      	add	r7, sp, #0
    1e56:	6078      	str	r0, [r7, #4]
    1e58:	460b      	mov	r3, r1
    1e5a:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    1e5c:	687b      	ldr	r3, [r7, #4]
    1e5e:	887a      	ldrh	r2, [r7, #2]
    1e60:	835a      	strh	r2, [r3, #26]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1e62:	bf00      	nop
    1e64:	370c      	adds	r7, #12
    1e66:	46bd      	mov	sp, r7
    1e68:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e6c:	4770      	bx	lr
	...

00001e70 <hri_sercomi2cm_read_STATUS_BUSSTATE_bf>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_BUSSTATE_bf(const void *const hw)
{
    1e70:	b580      	push	{r7, lr}
    1e72:	b082      	sub	sp, #8
    1e74:	af00      	add	r7, sp, #0
    1e76:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1e78:	2104      	movs	r1, #4
    1e7a:	6878      	ldr	r0, [r7, #4]
    1e7c:	4b06      	ldr	r3, [pc, #24]	; (1e98 <hri_sercomi2cm_read_STATUS_BUSSTATE_bf+0x28>)
    1e7e:	4798      	blx	r3
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    1e80:	687b      	ldr	r3, [r7, #4]
    1e82:	8b5b      	ldrh	r3, [r3, #26]
    1e84:	b29b      	uxth	r3, r3
    1e86:	091b      	lsrs	r3, r3, #4
    1e88:	b29b      	uxth	r3, r3
    1e8a:	f003 0303 	and.w	r3, r3, #3
    1e8e:	b29b      	uxth	r3, r3
}
    1e90:	4618      	mov	r0, r3
    1e92:	3708      	adds	r7, #8
    1e94:	46bd      	mov	sp, r7
    1e96:	bd80      	pop	{r7, pc}
    1e98:	00001691 	.word	0x00001691

00001e9c <hri_sercomi2cm_read_STATUS_reg>:
{
	((Sercom *)hw)->I2CM.STATUS.reg |= mask;
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
    1e9c:	b580      	push	{r7, lr}
    1e9e:	b082      	sub	sp, #8
    1ea0:	af00      	add	r7, sp, #0
    1ea2:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1ea4:	2104      	movs	r1, #4
    1ea6:	6878      	ldr	r0, [r7, #4]
    1ea8:	4b04      	ldr	r3, [pc, #16]	; (1ebc <hri_sercomi2cm_read_STATUS_reg+0x20>)
    1eaa:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    1eac:	687b      	ldr	r3, [r7, #4]
    1eae:	8b5b      	ldrh	r3, [r3, #26]
    1eb0:	b29b      	uxth	r3, r3
}
    1eb2:	4618      	mov	r0, r3
    1eb4:	3708      	adds	r7, #8
    1eb6:	46bd      	mov	sp, r7
    1eb8:	bd80      	pop	{r7, pc}
    1eba:	bf00      	nop
    1ebc:	00001691 	.word	0x00001691

00001ec0 <hri_sercomi2cm_clear_STATUS_reg>:
{
	((Sercom *)hw)->I2CM.STATUS.reg ^= mask;
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
    1ec0:	b580      	push	{r7, lr}
    1ec2:	b082      	sub	sp, #8
    1ec4:	af00      	add	r7, sp, #0
    1ec6:	6078      	str	r0, [r7, #4]
    1ec8:	460b      	mov	r3, r1
    1eca:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    1ecc:	687b      	ldr	r3, [r7, #4]
    1ece:	887a      	ldrh	r2, [r7, #2]
    1ed0:	835a      	strh	r2, [r3, #26]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    1ed2:	2104      	movs	r1, #4
    1ed4:	6878      	ldr	r0, [r7, #4]
    1ed6:	4b03      	ldr	r3, [pc, #12]	; (1ee4 <hri_sercomi2cm_clear_STATUS_reg+0x24>)
    1ed8:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1eda:	bf00      	nop
    1edc:	3708      	adds	r7, #8
    1ede:	46bd      	mov	sp, r7
    1ee0:	bd80      	pop	{r7, pc}
    1ee2:	bf00      	nop
    1ee4:	00001691 	.word	0x00001691

00001ee8 <_usart_sync_init>:

/**
 * \brief Initialize synchronous SERCOM USART
 */
int32_t _usart_sync_init(struct _usart_sync_device *const device, void *const hw)
{
    1ee8:	b580      	push	{r7, lr}
    1eea:	b082      	sub	sp, #8
    1eec:	af00      	add	r7, sp, #0
    1eee:	6078      	str	r0, [r7, #4]
    1ef0:	6039      	str	r1, [r7, #0]
	ASSERT(device);
    1ef2:	687b      	ldr	r3, [r7, #4]
    1ef4:	2b00      	cmp	r3, #0
    1ef6:	bf14      	ite	ne
    1ef8:	2301      	movne	r3, #1
    1efa:	2300      	moveq	r3, #0
    1efc:	b2db      	uxtb	r3, r3
    1efe:	22bb      	movs	r2, #187	; 0xbb
    1f00:	4907      	ldr	r1, [pc, #28]	; (1f20 <_usart_sync_init+0x38>)
    1f02:	4618      	mov	r0, r3
    1f04:	4b07      	ldr	r3, [pc, #28]	; (1f24 <_usart_sync_init+0x3c>)
    1f06:	4798      	blx	r3

	device->hw = hw;
    1f08:	687b      	ldr	r3, [r7, #4]
    1f0a:	683a      	ldr	r2, [r7, #0]
    1f0c:	601a      	str	r2, [r3, #0]

	return _usart_init(hw);
    1f0e:	6838      	ldr	r0, [r7, #0]
    1f10:	4b05      	ldr	r3, [pc, #20]	; (1f28 <_usart_sync_init+0x40>)
    1f12:	4798      	blx	r3
    1f14:	4603      	mov	r3, r0
}
    1f16:	4618      	mov	r0, r3
    1f18:	3708      	adds	r7, #8
    1f1a:	46bd      	mov	sp, r7
    1f1c:	bd80      	pop	{r7, pc}
    1f1e:	bf00      	nop
    1f20:	00003438 	.word	0x00003438
    1f24:	0000132d 	.word	0x0000132d
    1f28:	000020b9 	.word	0x000020b9

00001f2c <_usart_sync_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_sync_enable(struct _usart_sync_device *const device)
{
    1f2c:	b580      	push	{r7, lr}
    1f2e:	b082      	sub	sp, #8
    1f30:	af00      	add	r7, sp, #0
    1f32:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    1f34:	687b      	ldr	r3, [r7, #4]
    1f36:	681b      	ldr	r3, [r3, #0]
    1f38:	4618      	mov	r0, r3
    1f3a:	4b03      	ldr	r3, [pc, #12]	; (1f48 <_usart_sync_enable+0x1c>)
    1f3c:	4798      	blx	r3
}
    1f3e:	bf00      	nop
    1f40:	3708      	adds	r7, #8
    1f42:	46bd      	mov	sp, r7
    1f44:	bd80      	pop	{r7, pc}
    1f46:	bf00      	nop
    1f48:	00001a51 	.word	0x00001a51

00001f4c <_usart_sync_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_sync_write_byte(struct _usart_sync_device *const device, uint8_t data)
{
    1f4c:	b580      	push	{r7, lr}
    1f4e:	b082      	sub	sp, #8
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
    1f54:	460b      	mov	r3, r1
    1f56:	70fb      	strb	r3, [r7, #3]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1f58:	687b      	ldr	r3, [r7, #4]
    1f5a:	681b      	ldr	r3, [r3, #0]
    1f5c:	78fa      	ldrb	r2, [r7, #3]
    1f5e:	4611      	mov	r1, r2
    1f60:	4618      	mov	r0, r3
    1f62:	4b03      	ldr	r3, [pc, #12]	; (1f70 <_usart_sync_write_byte+0x24>)
    1f64:	4798      	blx	r3
}
    1f66:	bf00      	nop
    1f68:	3708      	adds	r7, #8
    1f6a:	46bd      	mov	sp, r7
    1f6c:	bd80      	pop	{r7, pc}
    1f6e:	bf00      	nop
    1f70:	00001ddd 	.word	0x00001ddd

00001f74 <_usart_sync_read_byte>:

/**
 * \brief Read a byte from the given SERCOM USART instance
 */
uint8_t _usart_sync_read_byte(const struct _usart_sync_device *const device)
{
    1f74:	b580      	push	{r7, lr}
    1f76:	b082      	sub	sp, #8
    1f78:	af00      	add	r7, sp, #0
    1f7a:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_read_DATA_reg(device->hw);
    1f7c:	687b      	ldr	r3, [r7, #4]
    1f7e:	681b      	ldr	r3, [r3, #0]
    1f80:	4618      	mov	r0, r3
    1f82:	4b04      	ldr	r3, [pc, #16]	; (1f94 <_usart_sync_read_byte+0x20>)
    1f84:	4798      	blx	r3
    1f86:	4603      	mov	r3, r0
    1f88:	b2db      	uxtb	r3, r3
}
    1f8a:	4618      	mov	r0, r3
    1f8c:	3708      	adds	r7, #8
    1f8e:	46bd      	mov	sp, r7
    1f90:	bd80      	pop	{r7, pc}
    1f92:	bf00      	nop
    1f94:	00001df9 	.word	0x00001df9

00001f98 <_usart_sync_is_ready_to_send>:

/**
 * \brief Check if USART is ready to send next byte
 */
bool _usart_sync_is_ready_to_send(const struct _usart_sync_device *const device)
{
    1f98:	b580      	push	{r7, lr}
    1f9a:	b082      	sub	sp, #8
    1f9c:	af00      	add	r7, sp, #0
    1f9e:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    1fa0:	687b      	ldr	r3, [r7, #4]
    1fa2:	681b      	ldr	r3, [r3, #0]
    1fa4:	4618      	mov	r0, r3
    1fa6:	4b03      	ldr	r3, [pc, #12]	; (1fb4 <_usart_sync_is_ready_to_send+0x1c>)
    1fa8:	4798      	blx	r3
    1faa:	4603      	mov	r3, r0
}
    1fac:	4618      	mov	r0, r3
    1fae:	3708      	adds	r7, #8
    1fb0:	46bd      	mov	sp, r7
    1fb2:	bd80      	pop	{r7, pc}
    1fb4:	00001823 	.word	0x00001823

00001fb8 <_usart_sync_is_transmit_done>:

/**
 * \brief Check if USART transmission complete
 */
bool _usart_sync_is_transmit_done(const struct _usart_sync_device *const device)
{
    1fb8:	b580      	push	{r7, lr}
    1fba:	b082      	sub	sp, #8
    1fbc:	af00      	add	r7, sp, #0
    1fbe:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    1fc0:	687b      	ldr	r3, [r7, #4]
    1fc2:	681b      	ldr	r3, [r3, #0]
    1fc4:	4618      	mov	r0, r3
    1fc6:	4b03      	ldr	r3, [pc, #12]	; (1fd4 <_usart_sync_is_transmit_done+0x1c>)
    1fc8:	4798      	blx	r3
    1fca:	4603      	mov	r3, r0
}
    1fcc:	4618      	mov	r0, r3
    1fce:	3708      	adds	r7, #8
    1fd0:	46bd      	mov	sp, r7
    1fd2:	bd80      	pop	{r7, pc}
    1fd4:	0000184b 	.word	0x0000184b

00001fd8 <_usart_sync_is_byte_received>:

/**
 * \brief Check if there is data received by USART
 */
bool _usart_sync_is_byte_received(const struct _usart_sync_device *const device)
{
    1fd8:	b580      	push	{r7, lr}
    1fda:	b082      	sub	sp, #8
    1fdc:	af00      	add	r7, sp, #0
    1fde:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    1fe0:	687b      	ldr	r3, [r7, #4]
    1fe2:	681b      	ldr	r3, [r3, #0]
    1fe4:	4618      	mov	r0, r3
    1fe6:	4b03      	ldr	r3, [pc, #12]	; (1ff4 <_usart_sync_is_byte_received+0x1c>)
    1fe8:	4798      	blx	r3
    1fea:	4603      	mov	r3, r0
}
    1fec:	4618      	mov	r0, r3
    1fee:	3708      	adds	r7, #8
    1ff0:	46bd      	mov	sp, r7
    1ff2:	bd80      	pop	{r7, pc}
    1ff4:	00001875 	.word	0x00001875

00001ff8 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    1ff8:	b4b0      	push	{r4, r5, r7}
    1ffa:	b08d      	sub	sp, #52	; 0x34
    1ffc:	af00      	add	r7, sp, #0
    1ffe:	6078      	str	r0, [r7, #4]
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    2000:	4b13      	ldr	r3, [pc, #76]	; (2050 <_sercom_get_hardware_index+0x58>)
    2002:	f107 040c 	add.w	r4, r7, #12
    2006:	461d      	mov	r5, r3
    2008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    200a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    200c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    2010:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2014:	2300      	movs	r3, #0
    2016:	62fb      	str	r3, [r7, #44]	; 0x2c
    2018:	e010      	b.n	203c <_sercom_get_hardware_index+0x44>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    201a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    201c:	009b      	lsls	r3, r3, #2
    201e:	f107 0230 	add.w	r2, r7, #48	; 0x30
    2022:	4413      	add	r3, r2
    2024:	f853 3c24 	ldr.w	r3, [r3, #-36]
    2028:	461a      	mov	r2, r3
    202a:	687b      	ldr	r3, [r7, #4]
    202c:	429a      	cmp	r2, r3
    202e:	d102      	bne.n	2036 <_sercom_get_hardware_index+0x3e>
			return i;
    2030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2032:	b2db      	uxtb	r3, r3
    2034:	e006      	b.n	2044 <_sercom_get_hardware_index+0x4c>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2038:	3301      	adds	r3, #1
    203a:	62fb      	str	r3, [r7, #44]	; 0x2c
    203c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    203e:	2b07      	cmp	r3, #7
    2040:	d9eb      	bls.n	201a <_sercom_get_hardware_index+0x22>
		}
	}
	return 0;
    2042:	2300      	movs	r3, #0
}
    2044:	4618      	mov	r0, r3
    2046:	3734      	adds	r7, #52	; 0x34
    2048:	46bd      	mov	sp, r7
    204a:	bcb0      	pop	{r4, r5, r7}
    204c:	4770      	bx	lr
    204e:	bf00      	nop
    2050:	00003454 	.word	0x00003454

00002054 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    2054:	b580      	push	{r7, lr}
    2056:	b084      	sub	sp, #16
    2058:	af00      	add	r7, sp, #0
    205a:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    205c:	6878      	ldr	r0, [r7, #4]
    205e:	4b12      	ldr	r3, [pc, #72]	; (20a8 <_get_sercom_index+0x54>)
    2060:	4798      	blx	r3
    2062:	4603      	mov	r3, r0
    2064:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2066:	2300      	movs	r3, #0
    2068:	73fb      	strb	r3, [r7, #15]
    206a:	e00f      	b.n	208c <_get_sercom_index+0x38>
		if (_usarts[i].number == sercom_offset) {
    206c:	7bfa      	ldrb	r2, [r7, #15]
    206e:	490f      	ldr	r1, [pc, #60]	; (20ac <_get_sercom_index+0x58>)
    2070:	4613      	mov	r3, r2
    2072:	005b      	lsls	r3, r3, #1
    2074:	4413      	add	r3, r2
    2076:	00db      	lsls	r3, r3, #3
    2078:	440b      	add	r3, r1
    207a:	781b      	ldrb	r3, [r3, #0]
    207c:	7bba      	ldrb	r2, [r7, #14]
    207e:	429a      	cmp	r2, r3
    2080:	d101      	bne.n	2086 <_get_sercom_index+0x32>
			return i;
    2082:	7bfb      	ldrb	r3, [r7, #15]
    2084:	e00c      	b.n	20a0 <_get_sercom_index+0x4c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2086:	7bfb      	ldrb	r3, [r7, #15]
    2088:	3301      	adds	r3, #1
    208a:	73fb      	strb	r3, [r7, #15]
    208c:	7bfb      	ldrb	r3, [r7, #15]
    208e:	2b00      	cmp	r3, #0
    2090:	d0ec      	beq.n	206c <_get_sercom_index+0x18>
		}
	}

	ASSERT(false);
    2092:	f240 2247 	movw	r2, #583	; 0x247
    2096:	4906      	ldr	r1, [pc, #24]	; (20b0 <_get_sercom_index+0x5c>)
    2098:	2000      	movs	r0, #0
    209a:	4b06      	ldr	r3, [pc, #24]	; (20b4 <_get_sercom_index+0x60>)
    209c:	4798      	blx	r3
	return 0;
    209e:	2300      	movs	r3, #0
}
    20a0:	4618      	mov	r0, r3
    20a2:	3710      	adds	r7, #16
    20a4:	46bd      	mov	sp, r7
    20a6:	bd80      	pop	{r7, pc}
    20a8:	00001ff9 	.word	0x00001ff9
    20ac:	20000000 	.word	0x20000000
    20b0:	00003438 	.word	0x00003438
    20b4:	0000132d 	.word	0x0000132d

000020b8 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    20b8:	b580      	push	{r7, lr}
    20ba:	b084      	sub	sp, #16
    20bc:	af00      	add	r7, sp, #0
    20be:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    20c0:	6878      	ldr	r0, [r7, #4]
    20c2:	4b61      	ldr	r3, [pc, #388]	; (2248 <_usart_init+0x190>)
    20c4:	4798      	blx	r3
    20c6:	4603      	mov	r3, r0
    20c8:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    20ca:	2101      	movs	r1, #1
    20cc:	6878      	ldr	r0, [r7, #4]
    20ce:	4b5f      	ldr	r3, [pc, #380]	; (224c <_usart_init+0x194>)
    20d0:	4798      	blx	r3
    20d2:	4603      	mov	r3, r0
    20d4:	f083 0301 	eor.w	r3, r3, #1
    20d8:	b2db      	uxtb	r3, r3
    20da:	2b00      	cmp	r3, #0
    20dc:	d020      	beq.n	2120 <_usart_init+0x68>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    20de:	7bfa      	ldrb	r2, [r7, #15]
    20e0:	495b      	ldr	r1, [pc, #364]	; (2250 <_usart_init+0x198>)
    20e2:	4613      	mov	r3, r2
    20e4:	005b      	lsls	r3, r3, #1
    20e6:	4413      	add	r3, r2
    20e8:	00db      	lsls	r3, r3, #3
    20ea:	440b      	add	r3, r1
    20ec:	3304      	adds	r3, #4
    20ee:	681b      	ldr	r3, [r3, #0]
    20f0:	f003 031c 	and.w	r3, r3, #28
    20f4:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    20f6:	2102      	movs	r1, #2
    20f8:	6878      	ldr	r0, [r7, #4]
    20fa:	4b56      	ldr	r3, [pc, #344]	; (2254 <_usart_init+0x19c>)
    20fc:	4798      	blx	r3
    20fe:	4603      	mov	r3, r0
    2100:	2b00      	cmp	r3, #0
    2102:	d006      	beq.n	2112 <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    2104:	6878      	ldr	r0, [r7, #4]
    2106:	4b54      	ldr	r3, [pc, #336]	; (2258 <_usart_init+0x1a0>)
    2108:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    210a:	2102      	movs	r1, #2
    210c:	6878      	ldr	r0, [r7, #4]
    210e:	4b53      	ldr	r3, [pc, #332]	; (225c <_usart_init+0x1a4>)
    2110:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    2112:	68bb      	ldr	r3, [r7, #8]
    2114:	f043 0301 	orr.w	r3, r3, #1
    2118:	4619      	mov	r1, r3
    211a:	6878      	ldr	r0, [r7, #4]
    211c:	4b50      	ldr	r3, [pc, #320]	; (2260 <_usart_init+0x1a8>)
    211e:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    2120:	2101      	movs	r1, #1
    2122:	6878      	ldr	r0, [r7, #4]
    2124:	4b4d      	ldr	r3, [pc, #308]	; (225c <_usart_init+0x1a4>)
    2126:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    2128:	7bfa      	ldrb	r2, [r7, #15]
    212a:	4949      	ldr	r1, [pc, #292]	; (2250 <_usart_init+0x198>)
    212c:	4613      	mov	r3, r2
    212e:	005b      	lsls	r3, r3, #1
    2130:	4413      	add	r3, r2
    2132:	00db      	lsls	r3, r3, #3
    2134:	440b      	add	r3, r1
    2136:	3304      	adds	r3, #4
    2138:	681b      	ldr	r3, [r3, #0]
    213a:	4619      	mov	r1, r3
    213c:	6878      	ldr	r0, [r7, #4]
    213e:	4b48      	ldr	r3, [pc, #288]	; (2260 <_usart_init+0x1a8>)
    2140:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    2142:	7bfa      	ldrb	r2, [r7, #15]
    2144:	4942      	ldr	r1, [pc, #264]	; (2250 <_usart_init+0x198>)
    2146:	4613      	mov	r3, r2
    2148:	005b      	lsls	r3, r3, #1
    214a:	4413      	add	r3, r2
    214c:	00db      	lsls	r3, r3, #3
    214e:	440b      	add	r3, r1
    2150:	3308      	adds	r3, #8
    2152:	681b      	ldr	r3, [r3, #0]
    2154:	4619      	mov	r1, r3
    2156:	6878      	ldr	r0, [r7, #4]
    2158:	4b42      	ldr	r3, [pc, #264]	; (2264 <_usart_init+0x1ac>)
    215a:	4798      	blx	r3
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    215c:	7bfa      	ldrb	r2, [r7, #15]
    215e:	493c      	ldr	r1, [pc, #240]	; (2250 <_usart_init+0x198>)
    2160:	4613      	mov	r3, r2
    2162:	005b      	lsls	r3, r3, #1
    2164:	4413      	add	r3, r2
    2166:	00db      	lsls	r3, r3, #3
    2168:	440b      	add	r3, r1
    216a:	330c      	adds	r3, #12
    216c:	681b      	ldr	r3, [r3, #0]
    216e:	4619      	mov	r1, r3
    2170:	6878      	ldr	r0, [r7, #4]
    2172:	4b3d      	ldr	r3, [pc, #244]	; (2268 <_usart_init+0x1b0>)
    2174:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    2176:	7bfa      	ldrb	r2, [r7, #15]
    2178:	4935      	ldr	r1, [pc, #212]	; (2250 <_usart_init+0x198>)
    217a:	4613      	mov	r3, r2
    217c:	005b      	lsls	r3, r3, #1
    217e:	4413      	add	r3, r2
    2180:	00db      	lsls	r3, r3, #3
    2182:	440b      	add	r3, r1
    2184:	3304      	adds	r3, #4
    2186:	681b      	ldr	r3, [r3, #0]
    2188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    218c:	2b00      	cmp	r3, #0
    218e:	d10c      	bne.n	21aa <_usart_init+0xf2>
    2190:	7bfa      	ldrb	r2, [r7, #15]
    2192:	492f      	ldr	r1, [pc, #188]	; (2250 <_usart_init+0x198>)
    2194:	4613      	mov	r3, r2
    2196:	005b      	lsls	r3, r3, #1
    2198:	4413      	add	r3, r2
    219a:	00db      	lsls	r3, r3, #3
    219c:	440b      	add	r3, r1
    219e:	3304      	adds	r3, #4
    21a0:	681b      	ldr	r3, [r3, #0]
    21a2:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
    21a6:	2b00      	cmp	r3, #0
    21a8:	d022      	beq.n	21f0 <_usart_init+0x138>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    21aa:	7bfa      	ldrb	r2, [r7, #15]
    21ac:	4928      	ldr	r1, [pc, #160]	; (2250 <_usart_init+0x198>)
    21ae:	4613      	mov	r3, r2
    21b0:	005b      	lsls	r3, r3, #1
    21b2:	4413      	add	r3, r2
    21b4:	00db      	lsls	r3, r3, #3
    21b6:	440b      	add	r3, r1
    21b8:	3310      	adds	r3, #16
    21ba:	881b      	ldrh	r3, [r3, #0]
    21bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
    21c0:	b299      	uxth	r1, r3
    21c2:	687a      	ldr	r2, [r7, #4]
    21c4:	8993      	ldrh	r3, [r2, #12]
    21c6:	f361 030c 	bfi	r3, r1, #0, #13
    21ca:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    21cc:	7bfa      	ldrb	r2, [r7, #15]
    21ce:	4920      	ldr	r1, [pc, #128]	; (2250 <_usart_init+0x198>)
    21d0:	4613      	mov	r3, r2
    21d2:	005b      	lsls	r3, r3, #1
    21d4:	4413      	add	r3, r2
    21d6:	00db      	lsls	r3, r3, #3
    21d8:	440b      	add	r3, r1
    21da:	3312      	adds	r3, #18
    21dc:	781b      	ldrb	r3, [r3, #0]
    21de:	f003 0307 	and.w	r3, r3, #7
    21e2:	b2d9      	uxtb	r1, r3
    21e4:	687a      	ldr	r2, [r7, #4]
    21e6:	8993      	ldrh	r3, [r2, #12]
    21e8:	f361 334f 	bfi	r3, r1, #13, #3
    21ec:	8193      	strh	r3, [r2, #12]
    21ee:	e00c      	b.n	220a <_usart_init+0x152>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    21f0:	7bfa      	ldrb	r2, [r7, #15]
    21f2:	4917      	ldr	r1, [pc, #92]	; (2250 <_usart_init+0x198>)
    21f4:	4613      	mov	r3, r2
    21f6:	005b      	lsls	r3, r3, #1
    21f8:	4413      	add	r3, r2
    21fa:	00db      	lsls	r3, r3, #3
    21fc:	440b      	add	r3, r1
    21fe:	3310      	adds	r3, #16
    2200:	881b      	ldrh	r3, [r3, #0]
    2202:	4619      	mov	r1, r3
    2204:	6878      	ldr	r0, [r7, #4]
    2206:	4b19      	ldr	r3, [pc, #100]	; (226c <_usart_init+0x1b4>)
    2208:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    220a:	7bfa      	ldrb	r2, [r7, #15]
    220c:	4910      	ldr	r1, [pc, #64]	; (2250 <_usart_init+0x198>)
    220e:	4613      	mov	r3, r2
    2210:	005b      	lsls	r3, r3, #1
    2212:	4413      	add	r3, r2
    2214:	00db      	lsls	r3, r3, #3
    2216:	440b      	add	r3, r1
    2218:	3313      	adds	r3, #19
    221a:	781b      	ldrb	r3, [r3, #0]
    221c:	4619      	mov	r1, r3
    221e:	6878      	ldr	r0, [r7, #4]
    2220:	4b13      	ldr	r3, [pc, #76]	; (2270 <_usart_init+0x1b8>)
    2222:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    2224:	7bfa      	ldrb	r2, [r7, #15]
    2226:	490a      	ldr	r1, [pc, #40]	; (2250 <_usart_init+0x198>)
    2228:	4613      	mov	r3, r2
    222a:	005b      	lsls	r3, r3, #1
    222c:	4413      	add	r3, r2
    222e:	00db      	lsls	r3, r3, #3
    2230:	440b      	add	r3, r1
    2232:	3314      	adds	r3, #20
    2234:	781b      	ldrb	r3, [r3, #0]
    2236:	4619      	mov	r1, r3
    2238:	6878      	ldr	r0, [r7, #4]
    223a:	4b0e      	ldr	r3, [pc, #56]	; (2274 <_usart_init+0x1bc>)
    223c:	4798      	blx	r3

	return ERR_NONE;
    223e:	2300      	movs	r3, #0
}
    2240:	4618      	mov	r0, r3
    2242:	3710      	adds	r7, #16
    2244:	46bd      	mov	sp, r7
    2246:	bd80      	pop	{r7, pc}
    2248:	00002055 	.word	0x00002055
    224c:	0000174d 	.word	0x0000174d
    2250:	20000000 	.word	0x20000000
    2254:	00001aa1 	.word	0x00001aa1
    2258:	00001a79 	.word	0x00001a79
    225c:	00001729 	.word	0x00001729
    2260:	00001ad1 	.word	0x00001ad1
    2264:	00001c0d 	.word	0x00001c0d
    2268:	00001c31 	.word	0x00001c31
    226c:	00001c87 	.word	0x00001c87
    2270:	00001ca5 	.word	0x00001ca5
    2274:	00001e31 	.word	0x00001e31

00002278 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    2278:	b580      	push	{r7, lr}
    227a:	b084      	sub	sp, #16
    227c:	af00      	add	r7, sp, #0
    227e:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2280:	6878      	ldr	r0, [r7, #4]
    2282:	4b13      	ldr	r3, [pc, #76]	; (22d0 <_get_i2cm_index+0x58>)
    2284:	4798      	blx	r3
    2286:	4603      	mov	r3, r0
    2288:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    228a:	2300      	movs	r3, #0
    228c:	73fb      	strb	r3, [r7, #15]
    228e:	e010      	b.n	22b2 <_get_i2cm_index+0x3a>
		if (_i2cms[i].number == sercom_offset) {
    2290:	7bfa      	ldrb	r2, [r7, #15]
    2292:	4910      	ldr	r1, [pc, #64]	; (22d4 <_get_i2cm_index+0x5c>)
    2294:	4613      	mov	r3, r2
    2296:	005b      	lsls	r3, r3, #1
    2298:	4413      	add	r3, r2
    229a:	00db      	lsls	r3, r3, #3
    229c:	440b      	add	r3, r1
    229e:	781b      	ldrb	r3, [r3, #0]
    22a0:	7bba      	ldrb	r2, [r7, #14]
    22a2:	429a      	cmp	r2, r3
    22a4:	d102      	bne.n	22ac <_get_i2cm_index+0x34>
			return i;
    22a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
    22aa:	e00d      	b.n	22c8 <_get_i2cm_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    22ac:	7bfb      	ldrb	r3, [r7, #15]
    22ae:	3301      	adds	r3, #1
    22b0:	73fb      	strb	r3, [r7, #15]
    22b2:	7bfb      	ldrb	r3, [r7, #15]
    22b4:	2b00      	cmp	r3, #0
    22b6:	d0eb      	beq.n	2290 <_get_i2cm_index+0x18>
		}
	}

	ASSERT(false);
    22b8:	f240 32a6 	movw	r2, #934	; 0x3a6
    22bc:	4906      	ldr	r1, [pc, #24]	; (22d8 <_get_i2cm_index+0x60>)
    22be:	2000      	movs	r0, #0
    22c0:	4b06      	ldr	r3, [pc, #24]	; (22dc <_get_i2cm_index+0x64>)
    22c2:	4798      	blx	r3
	return -1;
    22c4:	f04f 33ff 	mov.w	r3, #4294967295
}
    22c8:	4618      	mov	r0, r3
    22ca:	3710      	adds	r7, #16
    22cc:	46bd      	mov	sp, r7
    22ce:	bd80      	pop	{r7, pc}
    22d0:	00001ff9 	.word	0x00001ff9
    22d4:	20000018 	.word	0x20000018
    22d8:	00003438 	.word	0x00003438
    22dc:	0000132d 	.word	0x0000132d

000022e0 <_sercom_i2c_send_stop>:

static inline void _sercom_i2c_send_stop(void *const hw)
{
    22e0:	b580      	push	{r7, lr}
    22e2:	b082      	sub	sp, #8
    22e4:	af00      	add	r7, sp, #0
    22e6:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_set_CTRLB_CMD_bf(hw, CMD_STOP);
    22e8:	2103      	movs	r1, #3
    22ea:	6878      	ldr	r0, [r7, #4]
    22ec:	4b02      	ldr	r3, [pc, #8]	; (22f8 <_sercom_i2c_send_stop+0x18>)
    22ee:	4798      	blx	r3
}
    22f0:	bf00      	nop
    22f2:	3708      	adds	r7, #8
    22f4:	46bd      	mov	sp, r7
    22f6:	bd80      	pop	{r7, pc}
    22f8:	00001b95 	.word	0x00001b95

000022fc <_sercom_i2c_sync_analyse_flags>:

/**
 * \brief SERCOM I2CM analyze hardware status and transfer next byte
 */
static inline int32_t _sercom_i2c_sync_analyse_flags(void *const hw, uint32_t flags, struct _i2c_m_msg *const msg)
{
    22fc:	b590      	push	{r4, r7, lr}
    22fe:	b087      	sub	sp, #28
    2300:	af00      	add	r7, sp, #0
    2302:	60f8      	str	r0, [r7, #12]
    2304:	60b9      	str	r1, [r7, #8]
    2306:	607a      	str	r2, [r7, #4]
	int      sclsm  = hri_sercomi2cm_get_CTRLA_SCLSM_bit(hw);
    2308:	68f8      	ldr	r0, [r7, #12]
    230a:	4b7d      	ldr	r3, [pc, #500]	; (2500 <_sercom_i2c_sync_analyse_flags+0x204>)
    230c:	4798      	blx	r3
    230e:	4603      	mov	r3, r0
    2310:	617b      	str	r3, [r7, #20]
	uint16_t status = hri_sercomi2cm_read_STATUS_reg(hw);
    2312:	68f8      	ldr	r0, [r7, #12]
    2314:	4b7b      	ldr	r3, [pc, #492]	; (2504 <_sercom_i2c_sync_analyse_flags+0x208>)
    2316:	4798      	blx	r3
    2318:	4603      	mov	r3, r0
    231a:	827b      	strh	r3, [r7, #18]

	if (flags & MB_FLAG) {
    231c:	68bb      	ldr	r3, [r7, #8]
    231e:	f003 0301 	and.w	r3, r3, #1
    2322:	2b00      	cmp	r3, #0
    2324:	f000 8095 	beq.w	2452 <_sercom_i2c_sync_analyse_flags+0x156>
		/* tx error */
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    2328:	8a7b      	ldrh	r3, [r7, #18]
    232a:	f003 0302 	and.w	r3, r3, #2
    232e:	2b00      	cmp	r3, #0
    2330:	d01d      	beq.n	236e <_sercom_i2c_sync_analyse_flags+0x72>
			hri_sercomi2cm_clear_interrupt_MB_bit(hw);
    2332:	68f8      	ldr	r0, [r7, #12]
    2334:	4b74      	ldr	r3, [pc, #464]	; (2508 <_sercom_i2c_sync_analyse_flags+0x20c>)
    2336:	4798      	blx	r3
			msg->flags |= I2C_M_FAIL;
    2338:	687b      	ldr	r3, [r7, #4]
    233a:	885b      	ldrh	r3, [r3, #2]
    233c:	b29b      	uxth	r3, r3
    233e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    2342:	b29a      	uxth	r2, r3
    2344:	687b      	ldr	r3, [r7, #4]
    2346:	805a      	strh	r2, [r3, #2]
			msg->flags &= ~I2C_M_BUSY;
    2348:	687b      	ldr	r3, [r7, #4]
    234a:	885b      	ldrh	r3, [r3, #2]
    234c:	b29b      	uxth	r3, r3
    234e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2352:	b29a      	uxth	r2, r3
    2354:	687b      	ldr	r3, [r7, #4]
    2356:	805a      	strh	r2, [r3, #2]

			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    2358:	8a7b      	ldrh	r3, [r7, #18]
    235a:	f003 0301 	and.w	r3, r3, #1
    235e:	2b00      	cmp	r3, #0
    2360:	d002      	beq.n	2368 <_sercom_i2c_sync_analyse_flags+0x6c>
				return I2C_ERR_BUS;
    2362:	f06f 0304 	mvn.w	r3, #4
    2366:	e0c6      	b.n	24f6 <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			return I2C_ERR_BAD_ADDRESS;
    2368:	f06f 0303 	mvn.w	r3, #3
    236c:	e0c3      	b.n	24f6 <_sercom_i2c_sync_analyse_flags+0x1fa>
		} else {
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    236e:	8a7b      	ldrh	r3, [r7, #18]
    2370:	f003 0304 	and.w	r3, r3, #4
    2374:	2b00      	cmp	r3, #0
    2376:	d01f      	beq.n	23b8 <_sercom_i2c_sync_analyse_flags+0xbc>

				/* Slave rejects to receive more data */
				if (msg->len > 0) {
    2378:	687b      	ldr	r3, [r7, #4]
    237a:	685b      	ldr	r3, [r3, #4]
    237c:	2b00      	cmp	r3, #0
    237e:	dd07      	ble.n	2390 <_sercom_i2c_sync_analyse_flags+0x94>
					msg->flags |= I2C_M_FAIL;
    2380:	687b      	ldr	r3, [r7, #4]
    2382:	885b      	ldrh	r3, [r3, #2]
    2384:	b29b      	uxth	r3, r3
    2386:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    238a:	b29a      	uxth	r2, r3
    238c:	687b      	ldr	r3, [r7, #4]
    238e:	805a      	strh	r2, [r3, #2]
				}

				if (msg->flags & I2C_M_STOP) {
    2390:	687b      	ldr	r3, [r7, #4]
    2392:	885b      	ldrh	r3, [r3, #2]
    2394:	b29b      	uxth	r3, r3
    2396:	b21b      	sxth	r3, r3
    2398:	2b00      	cmp	r3, #0
    239a:	da02      	bge.n	23a2 <_sercom_i2c_sync_analyse_flags+0xa6>
					_sercom_i2c_send_stop(hw);
    239c:	68f8      	ldr	r0, [r7, #12]
    239e:	4b5b      	ldr	r3, [pc, #364]	; (250c <_sercom_i2c_sync_analyse_flags+0x210>)
    23a0:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    23a2:	687b      	ldr	r3, [r7, #4]
    23a4:	885b      	ldrh	r3, [r3, #2]
    23a6:	b29b      	uxth	r3, r3
    23a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    23ac:	b29a      	uxth	r2, r3
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	805a      	strh	r2, [r3, #2]

				return I2C_NACK;
    23b2:	f06f 0301 	mvn.w	r3, #1
    23b6:	e09e      	b.n	24f6 <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			if (msg->flags & I2C_M_TEN) {
    23b8:	687b      	ldr	r3, [r7, #4]
    23ba:	885b      	ldrh	r3, [r3, #2]
    23bc:	b29b      	uxth	r3, r3
    23be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    23c2:	2b00      	cmp	r3, #0
    23c4:	d01c      	beq.n	2400 <_sercom_i2c_sync_analyse_flags+0x104>
				hri_sercomi2cm_write_ADDR_reg(hw,
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    23c6:	687b      	ldr	r3, [r7, #4]
    23c8:	881b      	ldrh	r3, [r3, #0]
    23ca:	121b      	asrs	r3, r3, #8
    23cc:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    23ce:	f003 0406 	and.w	r4, r3, #6
    23d2:	68f8      	ldr	r0, [r7, #12]
    23d4:	4b4e      	ldr	r3, [pc, #312]	; (2510 <_sercom_i2c_sync_analyse_flags+0x214>)
    23d6:	4798      	blx	r3
    23d8:	4603      	mov	r3, r0
    23da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    23de:	4323      	orrs	r3, r4
				hri_sercomi2cm_write_ADDR_reg(hw,
    23e0:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    23e4:	4619      	mov	r1, r3
    23e6:	68f8      	ldr	r0, [r7, #12]
    23e8:	4b4a      	ldr	r3, [pc, #296]	; (2514 <_sercom_i2c_sync_analyse_flags+0x218>)
    23ea:	4798      	blx	r3
				msg->flags &= ~I2C_M_TEN;
    23ec:	687b      	ldr	r3, [r7, #4]
    23ee:	885b      	ldrh	r3, [r3, #2]
    23f0:	b29b      	uxth	r3, r3
    23f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    23f6:	b29a      	uxth	r2, r3
    23f8:	687b      	ldr	r3, [r7, #4]
    23fa:	805a      	strh	r2, [r3, #2]

				return I2C_OK;
    23fc:	2300      	movs	r3, #0
    23fe:	e07a      	b.n	24f6 <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			if (msg->len == 0) {
    2400:	687b      	ldr	r3, [r7, #4]
    2402:	685b      	ldr	r3, [r3, #4]
    2404:	2b00      	cmp	r3, #0
    2406:	d111      	bne.n	242c <_sercom_i2c_sync_analyse_flags+0x130>
				if (msg->flags & I2C_M_STOP) {
    2408:	687b      	ldr	r3, [r7, #4]
    240a:	885b      	ldrh	r3, [r3, #2]
    240c:	b29b      	uxth	r3, r3
    240e:	b21b      	sxth	r3, r3
    2410:	2b00      	cmp	r3, #0
    2412:	da02      	bge.n	241a <_sercom_i2c_sync_analyse_flags+0x11e>
					_sercom_i2c_send_stop(hw);
    2414:	68f8      	ldr	r0, [r7, #12]
    2416:	4b3d      	ldr	r3, [pc, #244]	; (250c <_sercom_i2c_sync_analyse_flags+0x210>)
    2418:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    241a:	687b      	ldr	r3, [r7, #4]
    241c:	885b      	ldrh	r3, [r3, #2]
    241e:	b29b      	uxth	r3, r3
    2420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2424:	b29a      	uxth	r2, r3
    2426:	687b      	ldr	r3, [r7, #4]
    2428:	805a      	strh	r2, [r3, #2]
    242a:	e010      	b.n	244e <_sercom_i2c_sync_analyse_flags+0x152>
			} else {
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    242c:	687b      	ldr	r3, [r7, #4]
    242e:	689b      	ldr	r3, [r3, #8]
    2430:	781b      	ldrb	r3, [r3, #0]
    2432:	4619      	mov	r1, r3
    2434:	68f8      	ldr	r0, [r7, #12]
    2436:	4b38      	ldr	r3, [pc, #224]	; (2518 <_sercom_i2c_sync_analyse_flags+0x21c>)
    2438:	4798      	blx	r3
				msg->buffer++;
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	689b      	ldr	r3, [r3, #8]
    243e:	1c5a      	adds	r2, r3, #1
    2440:	687b      	ldr	r3, [r7, #4]
    2442:	609a      	str	r2, [r3, #8]
				msg->len--;
    2444:	687b      	ldr	r3, [r7, #4]
    2446:	685b      	ldr	r3, [r3, #4]
    2448:	1e5a      	subs	r2, r3, #1
    244a:	687b      	ldr	r3, [r7, #4]
    244c:	605a      	str	r2, [r3, #4]
			}

			return I2C_OK;
    244e:	2300      	movs	r3, #0
    2450:	e051      	b.n	24f6 <_sercom_i2c_sync_analyse_flags+0x1fa>
		}
	} else if (flags & SB_FLAG) {
    2452:	68bb      	ldr	r3, [r7, #8]
    2454:	f003 0302 	and.w	r3, r3, #2
    2458:	2b00      	cmp	r3, #0
    245a:	d04b      	beq.n	24f4 <_sercom_i2c_sync_analyse_flags+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    245c:	687b      	ldr	r3, [r7, #4]
    245e:	685b      	ldr	r3, [r3, #4]
    2460:	2b00      	cmp	r3, #0
    2462:	d041      	beq.n	24e8 <_sercom_i2c_sync_analyse_flags+0x1ec>
    2464:	8a7b      	ldrh	r3, [r7, #18]
    2466:	f003 0304 	and.w	r3, r3, #4
    246a:	2b00      	cmp	r3, #0
    246c:	d13c      	bne.n	24e8 <_sercom_i2c_sync_analyse_flags+0x1ec>
			msg->len--;
    246e:	687b      	ldr	r3, [r7, #4]
    2470:	685b      	ldr	r3, [r3, #4]
    2472:	1e5a      	subs	r2, r3, #1
    2474:	687b      	ldr	r3, [r7, #4]
    2476:	605a      	str	r2, [r3, #4]

			/* last byte, send nack */
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    2478:	687b      	ldr	r3, [r7, #4]
    247a:	685b      	ldr	r3, [r3, #4]
    247c:	2b00      	cmp	r3, #0
    247e:	d102      	bne.n	2486 <_sercom_i2c_sync_analyse_flags+0x18a>
    2480:	697b      	ldr	r3, [r7, #20]
    2482:	2b00      	cmp	r3, #0
    2484:	d006      	beq.n	2494 <_sercom_i2c_sync_analyse_flags+0x198>
    2486:	687b      	ldr	r3, [r7, #4]
    2488:	685b      	ldr	r3, [r3, #4]
    248a:	2b01      	cmp	r3, #1
    248c:	d105      	bne.n	249a <_sercom_i2c_sync_analyse_flags+0x19e>
    248e:	697b      	ldr	r3, [r7, #20]
    2490:	2b00      	cmp	r3, #0
    2492:	d002      	beq.n	249a <_sercom_i2c_sync_analyse_flags+0x19e>
				hri_sercomi2cm_set_CTRLB_ACKACT_bit(hw);
    2494:	68f8      	ldr	r0, [r7, #12]
    2496:	4b21      	ldr	r3, [pc, #132]	; (251c <_sercom_i2c_sync_analyse_flags+0x220>)
    2498:	4798      	blx	r3
			}

			if (msg->len == 0) {
    249a:	687b      	ldr	r3, [r7, #4]
    249c:	685b      	ldr	r3, [r3, #4]
    249e:	2b00      	cmp	r3, #0
    24a0:	d113      	bne.n	24ca <_sercom_i2c_sync_analyse_flags+0x1ce>
				if (msg->flags & I2C_M_STOP) {
    24a2:	687b      	ldr	r3, [r7, #4]
    24a4:	885b      	ldrh	r3, [r3, #2]
    24a6:	b29b      	uxth	r3, r3
    24a8:	b21b      	sxth	r3, r3
    24aa:	2b00      	cmp	r3, #0
    24ac:	da05      	bge.n	24ba <_sercom_i2c_sync_analyse_flags+0x1be>
					hri_sercomi2cm_clear_CTRLB_SMEN_bit(hw);
    24ae:	68f8      	ldr	r0, [r7, #12]
    24b0:	4b1b      	ldr	r3, [pc, #108]	; (2520 <_sercom_i2c_sync_analyse_flags+0x224>)
    24b2:	4798      	blx	r3
					_sercom_i2c_send_stop(hw);
    24b4:	68f8      	ldr	r0, [r7, #12]
    24b6:	4b15      	ldr	r3, [pc, #84]	; (250c <_sercom_i2c_sync_analyse_flags+0x210>)
    24b8:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    24ba:	687b      	ldr	r3, [r7, #4]
    24bc:	885b      	ldrh	r3, [r3, #2]
    24be:	b29b      	uxth	r3, r3
    24c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    24c4:	b29a      	uxth	r2, r3
    24c6:	687b      	ldr	r3, [r7, #4]
    24c8:	805a      	strh	r2, [r3, #2]

			/* Accessing DATA.DATA auto-triggers I2C bus operations.
			 * The operation performed depends on the state of
			 * CTRLB.ACKACT, CTRLB.SMEN
			 **/
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    24ca:	687b      	ldr	r3, [r7, #4]
    24cc:	689c      	ldr	r4, [r3, #8]
    24ce:	1c62      	adds	r2, r4, #1
    24d0:	687b      	ldr	r3, [r7, #4]
    24d2:	609a      	str	r2, [r3, #8]
    24d4:	68f8      	ldr	r0, [r7, #12]
    24d6:	4b13      	ldr	r3, [pc, #76]	; (2524 <_sercom_i2c_sync_analyse_flags+0x228>)
    24d8:	4798      	blx	r3
    24da:	4603      	mov	r3, r0
    24dc:	b2db      	uxtb	r3, r3
    24de:	7023      	strb	r3, [r4, #0]
		} else {
			hri_sercomi2cm_clear_interrupt_SB_bit(hw);
			return I2C_NACK;
		}

		hri_sercomi2cm_clear_interrupt_SB_bit(hw);
    24e0:	68f8      	ldr	r0, [r7, #12]
    24e2:	4b11      	ldr	r3, [pc, #68]	; (2528 <_sercom_i2c_sync_analyse_flags+0x22c>)
    24e4:	4798      	blx	r3
    24e6:	e005      	b.n	24f4 <_sercom_i2c_sync_analyse_flags+0x1f8>
			hri_sercomi2cm_clear_interrupt_SB_bit(hw);
    24e8:	68f8      	ldr	r0, [r7, #12]
    24ea:	4b0f      	ldr	r3, [pc, #60]	; (2528 <_sercom_i2c_sync_analyse_flags+0x22c>)
    24ec:	4798      	blx	r3
			return I2C_NACK;
    24ee:	f06f 0301 	mvn.w	r3, #1
    24f2:	e000      	b.n	24f6 <_sercom_i2c_sync_analyse_flags+0x1fa>
	}

	return I2C_OK;
    24f4:	2300      	movs	r3, #0
}
    24f6:	4618      	mov	r0, r3
    24f8:	371c      	adds	r7, #28
    24fa:	46bd      	mov	sp, r7
    24fc:	bd90      	pop	{r4, r7, pc}
    24fe:	bf00      	nop
    2500:	000018f1 	.word	0x000018f1
    2504:	00001e9d 	.word	0x00001e9d
    2508:	00001775 	.word	0x00001775
    250c:	000022e1 	.word	0x000022e1
    2510:	00001d29 	.word	0x00001d29
    2514:	00001d05 	.word	0x00001d05
    2518:	00001d65 	.word	0x00001d65
    251c:	00001b45 	.word	0x00001b45
    2520:	00001b1d 	.word	0x00001b1d
    2524:	00001d89 	.word	0x00001d89
    2528:	0000178f 	.word	0x0000178f

0000252c <_i2c_m_sync_init>:
 * \brief Initialize sercom i2c module to use in sync mode
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
int32_t _i2c_m_sync_init(struct _i2c_m_sync_device *const i2c_dev, void *const hw)
{
    252c:	b580      	push	{r7, lr}
    252e:	b082      	sub	sp, #8
    2530:	af00      	add	r7, sp, #0
    2532:	6078      	str	r0, [r7, #4]
    2534:	6039      	str	r1, [r7, #0]
	ASSERT(i2c_dev);
    2536:	687b      	ldr	r3, [r7, #4]
    2538:	2b00      	cmp	r3, #0
    253a:	bf14      	ite	ne
    253c:	2301      	movne	r3, #1
    253e:	2300      	moveq	r3, #0
    2540:	b2db      	uxtb	r3, r3
    2542:	f44f 62a3 	mov.w	r2, #1304	; 0x518
    2546:	4908      	ldr	r1, [pc, #32]	; (2568 <_i2c_m_sync_init+0x3c>)
    2548:	4618      	mov	r0, r3
    254a:	4b08      	ldr	r3, [pc, #32]	; (256c <_i2c_m_sync_init+0x40>)
    254c:	4798      	blx	r3

	i2c_dev->hw = hw;
    254e:	687b      	ldr	r3, [r7, #4]
    2550:	683a      	ldr	r2, [r7, #0]
    2552:	611a      	str	r2, [r3, #16]

	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    2554:	687b      	ldr	r3, [r7, #4]
    2556:	6839      	ldr	r1, [r7, #0]
    2558:	4618      	mov	r0, r3
    255a:	4b05      	ldr	r3, [pc, #20]	; (2570 <_i2c_m_sync_init+0x44>)
    255c:	4798      	blx	r3
    255e:	4603      	mov	r3, r0
}
    2560:	4618      	mov	r0, r3
    2562:	3708      	adds	r7, #8
    2564:	46bd      	mov	sp, r7
    2566:	bd80      	pop	{r7, pc}
    2568:	00003438 	.word	0x00003438
    256c:	0000132d 	.word	0x0000132d
    2570:	000028e9 	.word	0x000028e9

00002574 <_i2c_m_sync_enable>:
 * \brief Enable the i2c master module
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
int32_t _i2c_m_sync_enable(struct _i2c_m_sync_device *const i2c_dev)
{
    2574:	b580      	push	{r7, lr}
    2576:	b082      	sub	sp, #8
    2578:	af00      	add	r7, sp, #0
    257a:	6078      	str	r0, [r7, #4]
	ASSERT(i2c_dev);
    257c:	687b      	ldr	r3, [r7, #4]
    257e:	2b00      	cmp	r3, #0
    2580:	bf14      	ite	ne
    2582:	2301      	movne	r3, #1
    2584:	2300      	moveq	r3, #0
    2586:	b2db      	uxtb	r3, r3
    2588:	f240 5235 	movw	r2, #1333	; 0x535
    258c:	4906      	ldr	r1, [pc, #24]	; (25a8 <_i2c_m_sync_enable+0x34>)
    258e:	4618      	mov	r0, r3
    2590:	4b06      	ldr	r3, [pc, #24]	; (25ac <_i2c_m_sync_enable+0x38>)
    2592:	4798      	blx	r3

	return _i2c_m_enable_implementation(i2c_dev->hw);
    2594:	687b      	ldr	r3, [r7, #4]
    2596:	691b      	ldr	r3, [r3, #16]
    2598:	4618      	mov	r0, r3
    259a:	4b05      	ldr	r3, [pc, #20]	; (25b0 <_i2c_m_sync_enable+0x3c>)
    259c:	4798      	blx	r3
    259e:	4603      	mov	r3, r0
}
    25a0:	4618      	mov	r0, r3
    25a2:	3708      	adds	r7, #8
    25a4:	46bd      	mov	sp, r7
    25a6:	bd80      	pop	{r7, pc}
    25a8:	00003438 	.word	0x00003438
    25ac:	0000132d 	.word	0x0000132d
    25b0:	0000285d 	.word	0x0000285d

000025b4 <_sercom_i2c_sync_wait_bus>:
 * \return Bus response status.
 * \retval 0 Bus response status OK
 * \retval <0 Bus response fail
 */
inline static int32_t _sercom_i2c_sync_wait_bus(struct _i2c_m_sync_device *const i2c_dev, uint32_t *flags)
{
    25b4:	b580      	push	{r7, lr}
    25b6:	b084      	sub	sp, #16
    25b8:	af00      	add	r7, sp, #0
    25ba:	6078      	str	r0, [r7, #4]
    25bc:	6039      	str	r1, [r7, #0]
	uint32_t timeout = 65535;
    25be:	f64f 73ff 	movw	r3, #65535	; 0xffff
    25c2:	60fb      	str	r3, [r7, #12]
	void *   hw      = i2c_dev->hw;
    25c4:	687b      	ldr	r3, [r7, #4]
    25c6:	691b      	ldr	r3, [r3, #16]
    25c8:	60bb      	str	r3, [r7, #8]

	do {
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    25ca:	68b8      	ldr	r0, [r7, #8]
    25cc:	4b0f      	ldr	r3, [pc, #60]	; (260c <_sercom_i2c_sync_wait_bus+0x58>)
    25ce:	4798      	blx	r3
    25d0:	4603      	mov	r3, r0
    25d2:	461a      	mov	r2, r3
    25d4:	683b      	ldr	r3, [r7, #0]
    25d6:	601a      	str	r2, [r3, #0]

		if (timeout-- == 0) {
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	1e5a      	subs	r2, r3, #1
    25dc:	60fa      	str	r2, [r7, #12]
    25de:	2b00      	cmp	r3, #0
    25e0:	d102      	bne.n	25e8 <_sercom_i2c_sync_wait_bus+0x34>
			return I2C_ERR_BUS;
    25e2:	f06f 0304 	mvn.w	r3, #4
    25e6:	e00c      	b.n	2602 <_sercom_i2c_sync_wait_bus+0x4e>
		}
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    25e8:	683b      	ldr	r3, [r7, #0]
    25ea:	681b      	ldr	r3, [r3, #0]
    25ec:	f003 0301 	and.w	r3, r3, #1
    25f0:	2b00      	cmp	r3, #0
    25f2:	d105      	bne.n	2600 <_sercom_i2c_sync_wait_bus+0x4c>
    25f4:	683b      	ldr	r3, [r7, #0]
    25f6:	681b      	ldr	r3, [r3, #0]
    25f8:	f003 0302 	and.w	r3, r3, #2
    25fc:	2b00      	cmp	r3, #0
    25fe:	d0e4      	beq.n	25ca <_sercom_i2c_sync_wait_bus+0x16>

	return I2C_OK;
    2600:	2300      	movs	r3, #0
}
    2602:	4618      	mov	r0, r3
    2604:	3710      	adds	r7, #16
    2606:	46bd      	mov	sp, r7
    2608:	bd80      	pop	{r7, pc}
    260a:	bf00      	nop
    260c:	000017a9 	.word	0x000017a9

00002610 <_sercom_i2c_sync_send_address>:
 * \brief Send the slave address to bus, which will start the transfer
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
static int32_t _sercom_i2c_sync_send_address(struct _i2c_m_sync_device *const i2c_dev)
{
    2610:	b590      	push	{r4, r7, lr}
    2612:	b087      	sub	sp, #28
    2614:	af00      	add	r7, sp, #0
    2616:	6078      	str	r0, [r7, #4]
	void *             hw    = i2c_dev->hw;
    2618:	687b      	ldr	r3, [r7, #4]
    261a:	691b      	ldr	r3, [r3, #16]
    261c:	617b      	str	r3, [r7, #20]
	struct _i2c_m_msg *msg   = &i2c_dev->service.msg;
    261e:	687b      	ldr	r3, [r7, #4]
    2620:	613b      	str	r3, [r7, #16]
	int                sclsm = hri_sercomi2cm_get_CTRLA_SCLSM_bit(hw);
    2622:	6978      	ldr	r0, [r7, #20]
    2624:	4b39      	ldr	r3, [pc, #228]	; (270c <_sercom_i2c_sync_send_address+0xfc>)
    2626:	4798      	blx	r3
    2628:	4603      	mov	r3, r0
    262a:	60fb      	str	r3, [r7, #12]
	uint32_t           flags;

	ASSERT(i2c_dev);
    262c:	687b      	ldr	r3, [r7, #4]
    262e:	2b00      	cmp	r3, #0
    2630:	bf14      	ite	ne
    2632:	2301      	movne	r3, #1
    2634:	2300      	moveq	r3, #0
    2636:	b2db      	uxtb	r3, r3
    2638:	f240 52a5 	movw	r2, #1445	; 0x5a5
    263c:	4934      	ldr	r1, [pc, #208]	; (2710 <_sercom_i2c_sync_send_address+0x100>)
    263e:	4618      	mov	r0, r3
    2640:	4b34      	ldr	r3, [pc, #208]	; (2714 <_sercom_i2c_sync_send_address+0x104>)
    2642:	4798      	blx	r3

	if (msg->len == 1 && sclsm) {
    2644:	693b      	ldr	r3, [r7, #16]
    2646:	685b      	ldr	r3, [r3, #4]
    2648:	2b01      	cmp	r3, #1
    264a:	d106      	bne.n	265a <_sercom_i2c_sync_send_address+0x4a>
    264c:	68fb      	ldr	r3, [r7, #12]
    264e:	2b00      	cmp	r3, #0
    2650:	d003      	beq.n	265a <_sercom_i2c_sync_send_address+0x4a>
		hri_sercomi2cm_set_CTRLB_ACKACT_bit(hw);
    2652:	6978      	ldr	r0, [r7, #20]
    2654:	4b30      	ldr	r3, [pc, #192]	; (2718 <_sercom_i2c_sync_send_address+0x108>)
    2656:	4798      	blx	r3
    2658:	e002      	b.n	2660 <_sercom_i2c_sync_send_address+0x50>
	} else {
		hri_sercomi2cm_clear_CTRLB_ACKACT_bit(hw);
    265a:	6978      	ldr	r0, [r7, #20]
    265c:	4b2f      	ldr	r3, [pc, #188]	; (271c <_sercom_i2c_sync_send_address+0x10c>)
    265e:	4798      	blx	r3
	}

	/* ten bit address */
	if (msg->addr & I2C_M_TEN) {
    2660:	693b      	ldr	r3, [r7, #16]
    2662:	881b      	ldrh	r3, [r3, #0]
    2664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    2668:	2b00      	cmp	r3, #0
    266a:	d022      	beq.n	26b2 <_sercom_i2c_sync_send_address+0xa2>
		if (msg->flags & I2C_M_RD) {
    266c:	693b      	ldr	r3, [r7, #16]
    266e:	885b      	ldrh	r3, [r3, #2]
    2670:	b29b      	uxth	r3, r3
    2672:	f003 0301 	and.w	r3, r3, #1
    2676:	2b00      	cmp	r3, #0
    2678:	d007      	beq.n	268a <_sercom_i2c_sync_send_address+0x7a>
			msg->flags |= I2C_M_TEN;
    267a:	693b      	ldr	r3, [r7, #16]
    267c:	885b      	ldrh	r3, [r3, #2]
    267e:	b29b      	uxth	r3, r3
    2680:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2684:	b29a      	uxth	r2, r3
    2686:	693b      	ldr	r3, [r7, #16]
    2688:	805a      	strh	r2, [r3, #2]
		}

		hri_sercomi2cm_write_ADDR_reg(hw,
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    268a:	693b      	ldr	r3, [r7, #16]
    268c:	881b      	ldrh	r3, [r3, #0]
    268e:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2690:	f240 74fe 	movw	r4, #2046	; 0x7fe
    2694:	401c      	ands	r4, r3
    2696:	6978      	ldr	r0, [r7, #20]
    2698:	4b21      	ldr	r3, [pc, #132]	; (2720 <_sercom_i2c_sync_send_address+0x110>)
    269a:	4798      	blx	r3
    269c:	4603      	mov	r3, r0
    269e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    26a2:	4323      	orrs	r3, r4
		hri_sercomi2cm_write_ADDR_reg(hw,
    26a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    26a8:	4619      	mov	r1, r3
    26aa:	6978      	ldr	r0, [r7, #20]
    26ac:	4b1d      	ldr	r3, [pc, #116]	; (2724 <_sercom_i2c_sync_send_address+0x114>)
    26ae:	4798      	blx	r3
    26b0:	e01a      	b.n	26e8 <_sercom_i2c_sync_send_address+0xd8>
	} else {
		hri_sercomi2cm_write_ADDR_reg(hw,
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    26b2:	693b      	ldr	r3, [r7, #16]
    26b4:	881b      	ldrh	r3, [r3, #0]
    26b6:	005b      	lsls	r3, r3, #1
    26b8:	b2db      	uxtb	r3, r3
    26ba:	693a      	ldr	r2, [r7, #16]
    26bc:	8852      	ldrh	r2, [r2, #2]
    26be:	b292      	uxth	r2, r2
    26c0:	f002 0201 	and.w	r2, r2, #1
    26c4:	2a00      	cmp	r2, #0
    26c6:	bf14      	ite	ne
    26c8:	2201      	movne	r2, #1
    26ca:	2200      	moveq	r2, #0
    26cc:	b2d2      	uxtb	r2, r2
    26ce:	4313      	orrs	r3, r2
    26d0:	461c      	mov	r4, r3
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    26d2:	6978      	ldr	r0, [r7, #20]
    26d4:	4b12      	ldr	r3, [pc, #72]	; (2720 <_sercom_i2c_sync_send_address+0x110>)
    26d6:	4798      	blx	r3
    26d8:	4603      	mov	r3, r0
    26da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    26de:	4323      	orrs	r3, r4
    26e0:	4619      	mov	r1, r3
    26e2:	6978      	ldr	r0, [r7, #20]
    26e4:	4b0f      	ldr	r3, [pc, #60]	; (2724 <_sercom_i2c_sync_send_address+0x114>)
    26e6:	4798      	blx	r3
	}

	_sercom_i2c_sync_wait_bus(i2c_dev, &flags);
    26e8:	f107 0308 	add.w	r3, r7, #8
    26ec:	4619      	mov	r1, r3
    26ee:	6878      	ldr	r0, [r7, #4]
    26f0:	4b0d      	ldr	r3, [pc, #52]	; (2728 <_sercom_i2c_sync_send_address+0x118>)
    26f2:	4798      	blx	r3
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    26f4:	68bb      	ldr	r3, [r7, #8]
    26f6:	693a      	ldr	r2, [r7, #16]
    26f8:	4619      	mov	r1, r3
    26fa:	6978      	ldr	r0, [r7, #20]
    26fc:	4b0b      	ldr	r3, [pc, #44]	; (272c <_sercom_i2c_sync_send_address+0x11c>)
    26fe:	4798      	blx	r3
    2700:	4603      	mov	r3, r0
}
    2702:	4618      	mov	r0, r3
    2704:	371c      	adds	r7, #28
    2706:	46bd      	mov	sp, r7
    2708:	bd90      	pop	{r4, r7, pc}
    270a:	bf00      	nop
    270c:	000018f1 	.word	0x000018f1
    2710:	00003438 	.word	0x00003438
    2714:	0000132d 	.word	0x0000132d
    2718:	00001b45 	.word	0x00001b45
    271c:	00001b6d 	.word	0x00001b6d
    2720:	00001d29 	.word	0x00001d29
    2724:	00001d05 	.word	0x00001d05
    2728:	000025b5 	.word	0x000025b5
    272c:	000022fd 	.word	0x000022fd

00002730 <_i2c_m_sync_transfer>:
 * \return Transfer status.
 * \retval 0 Transfer success
 * \retval <0 Transfer fail or partial fail, return the error code
 */
int32_t _i2c_m_sync_transfer(struct _i2c_m_sync_device *const i2c_dev, struct _i2c_m_msg *msg)
{
    2730:	b580      	push	{r7, lr}
    2732:	b086      	sub	sp, #24
    2734:	af00      	add	r7, sp, #0
    2736:	6078      	str	r0, [r7, #4]
    2738:	6039      	str	r1, [r7, #0]
	uint32_t flags;
	int      ret;
	void *   hw = i2c_dev->hw;
    273a:	687b      	ldr	r3, [r7, #4]
    273c:	691b      	ldr	r3, [r3, #16]
    273e:	613b      	str	r3, [r7, #16]

	ASSERT(i2c_dev);
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	2b00      	cmp	r3, #0
    2744:	bf14      	ite	ne
    2746:	2301      	movne	r3, #1
    2748:	2300      	moveq	r3, #0
    274a:	b2db      	uxtb	r3, r3
    274c:	f44f 62ba 	mov.w	r2, #1488	; 0x5d0
    2750:	493b      	ldr	r1, [pc, #236]	; (2840 <_i2c_m_sync_transfer+0x110>)
    2752:	4618      	mov	r0, r3
    2754:	4b3b      	ldr	r3, [pc, #236]	; (2844 <_i2c_m_sync_transfer+0x114>)
    2756:	4798      	blx	r3
	ASSERT(i2c_dev->hw);
    2758:	687b      	ldr	r3, [r7, #4]
    275a:	691b      	ldr	r3, [r3, #16]
    275c:	2b00      	cmp	r3, #0
    275e:	bf14      	ite	ne
    2760:	2301      	movne	r3, #1
    2762:	2300      	moveq	r3, #0
    2764:	b2db      	uxtb	r3, r3
    2766:	f240 52d1 	movw	r2, #1489	; 0x5d1
    276a:	4935      	ldr	r1, [pc, #212]	; (2840 <_i2c_m_sync_transfer+0x110>)
    276c:	4618      	mov	r0, r3
    276e:	4b35      	ldr	r3, [pc, #212]	; (2844 <_i2c_m_sync_transfer+0x114>)
    2770:	4798      	blx	r3
	ASSERT(msg);
    2772:	683b      	ldr	r3, [r7, #0]
    2774:	2b00      	cmp	r3, #0
    2776:	bf14      	ite	ne
    2778:	2301      	movne	r3, #1
    277a:	2300      	moveq	r3, #0
    277c:	b2db      	uxtb	r3, r3
    277e:	f240 52d2 	movw	r2, #1490	; 0x5d2
    2782:	492f      	ldr	r1, [pc, #188]	; (2840 <_i2c_m_sync_transfer+0x110>)
    2784:	4618      	mov	r0, r3
    2786:	4b2f      	ldr	r3, [pc, #188]	; (2844 <_i2c_m_sync_transfer+0x114>)
    2788:	4798      	blx	r3

	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    278a:	687b      	ldr	r3, [r7, #4]
    278c:	885b      	ldrh	r3, [r3, #2]
    278e:	b29b      	uxth	r3, r3
    2790:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2794:	2b00      	cmp	r3, #0
    2796:	d002      	beq.n	279e <_i2c_m_sync_transfer+0x6e>
		return I2C_ERR_BUSY;
    2798:	f06f 0305 	mvn.w	r3, #5
    279c:	e04c      	b.n	2838 <_i2c_m_sync_transfer+0x108>
	}

	msg->flags |= I2C_M_BUSY;
    279e:	683b      	ldr	r3, [r7, #0]
    27a0:	885b      	ldrh	r3, [r3, #2]
    27a2:	b29b      	uxth	r3, r3
    27a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    27a8:	b29a      	uxth	r2, r3
    27aa:	683b      	ldr	r3, [r7, #0]
    27ac:	805a      	strh	r2, [r3, #2]
	i2c_dev->service.msg = *msg;
    27ae:	687b      	ldr	r3, [r7, #4]
    27b0:	683a      	ldr	r2, [r7, #0]
    27b2:	ca07      	ldmia	r2, {r0, r1, r2}
    27b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(hw);
    27b8:	6938      	ldr	r0, [r7, #16]
    27ba:	4b23      	ldr	r3, [pc, #140]	; (2848 <_i2c_m_sync_transfer+0x118>)
    27bc:	4798      	blx	r3

	ret = _sercom_i2c_sync_send_address(i2c_dev);
    27be:	6878      	ldr	r0, [r7, #4]
    27c0:	4b22      	ldr	r3, [pc, #136]	; (284c <_i2c_m_sync_transfer+0x11c>)
    27c2:	4798      	blx	r3
    27c4:	6178      	str	r0, [r7, #20]

	if (ret) {
    27c6:	697b      	ldr	r3, [r7, #20]
    27c8:	2b00      	cmp	r3, #0
    27ca:	d02d      	beq.n	2828 <_i2c_m_sync_transfer+0xf8>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    27cc:	687b      	ldr	r3, [r7, #4]
    27ce:	885b      	ldrh	r3, [r3, #2]
    27d0:	b29b      	uxth	r3, r3
    27d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    27d6:	b29a      	uxth	r2, r3
    27d8:	687b      	ldr	r3, [r7, #4]
    27da:	805a      	strh	r2, [r3, #2]

		return ret;
    27dc:	697b      	ldr	r3, [r7, #20]
    27de:	e02b      	b.n	2838 <_i2c_m_sync_transfer+0x108>
	}

	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
		ret = _sercom_i2c_sync_wait_bus(i2c_dev, &flags);
    27e0:	f107 030c 	add.w	r3, r7, #12
    27e4:	4619      	mov	r1, r3
    27e6:	6878      	ldr	r0, [r7, #4]
    27e8:	4b19      	ldr	r3, [pc, #100]	; (2850 <_i2c_m_sync_transfer+0x120>)
    27ea:	4798      	blx	r3
    27ec:	6178      	str	r0, [r7, #20]

		if (ret) {
    27ee:	697b      	ldr	r3, [r7, #20]
    27f0:	2b00      	cmp	r3, #0
    27f2:	d012      	beq.n	281a <_i2c_m_sync_transfer+0xea>
			if (msg->flags & I2C_M_STOP) {
    27f4:	683b      	ldr	r3, [r7, #0]
    27f6:	885b      	ldrh	r3, [r3, #2]
    27f8:	b29b      	uxth	r3, r3
    27fa:	b21b      	sxth	r3, r3
    27fc:	2b00      	cmp	r3, #0
    27fe:	da02      	bge.n	2806 <_i2c_m_sync_transfer+0xd6>
				_sercom_i2c_send_stop(hw);
    2800:	6938      	ldr	r0, [r7, #16]
    2802:	4b14      	ldr	r3, [pc, #80]	; (2854 <_i2c_m_sync_transfer+0x124>)
    2804:	4798      	blx	r3
			}

			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    2806:	687b      	ldr	r3, [r7, #4]
    2808:	885b      	ldrh	r3, [r3, #2]
    280a:	b29b      	uxth	r3, r3
    280c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2810:	b29a      	uxth	r2, r3
    2812:	687b      	ldr	r3, [r7, #4]
    2814:	805a      	strh	r2, [r3, #2]

			return ret;
    2816:	697b      	ldr	r3, [r7, #20]
    2818:	e00e      	b.n	2838 <_i2c_m_sync_transfer+0x108>
		}

		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    281a:	68fb      	ldr	r3, [r7, #12]
    281c:	687a      	ldr	r2, [r7, #4]
    281e:	4619      	mov	r1, r3
    2820:	6938      	ldr	r0, [r7, #16]
    2822:	4b0d      	ldr	r3, [pc, #52]	; (2858 <_i2c_m_sync_transfer+0x128>)
    2824:	4798      	blx	r3
    2826:	6178      	str	r0, [r7, #20]
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    2828:	687b      	ldr	r3, [r7, #4]
    282a:	885b      	ldrh	r3, [r3, #2]
    282c:	b29b      	uxth	r3, r3
    282e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2832:	2b00      	cmp	r3, #0
    2834:	d1d4      	bne.n	27e0 <_i2c_m_sync_transfer+0xb0>
	}

	return ret;
    2836:	697b      	ldr	r3, [r7, #20]
}
    2838:	4618      	mov	r0, r3
    283a:	3718      	adds	r7, #24
    283c:	46bd      	mov	sp, r7
    283e:	bd80      	pop	{r7, pc}
    2840:	00003438 	.word	0x00003438
    2844:	0000132d 	.word	0x0000132d
    2848:	00001af5 	.word	0x00001af5
    284c:	00002611 	.word	0x00002611
    2850:	000025b5 	.word	0x000025b5
    2854:	000022e1 	.word	0x000022e1
    2858:	000022fd 	.word	0x000022fd

0000285c <_i2c_m_enable_implementation>:

	return I2C_OK;
}

static inline int32_t _i2c_m_enable_implementation(void *const hw)
{
    285c:	b580      	push	{r7, lr}
    285e:	b084      	sub	sp, #16
    2860:	af00      	add	r7, sp, #0
    2862:	6078      	str	r0, [r7, #4]
	int timeout         = 65535;
    2864:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2868:	60fb      	str	r3, [r7, #12]
	int timeout_attempt = 4;
    286a:	2304      	movs	r3, #4
    286c:	60bb      	str	r3, [r7, #8]

	ASSERT(hw);
    286e:	687b      	ldr	r3, [r7, #4]
    2870:	2b00      	cmp	r3, #0
    2872:	bf14      	ite	ne
    2874:	2301      	movne	r3, #1
    2876:	2300      	moveq	r3, #0
    2878:	b2db      	uxtb	r3, r3
    287a:	f240 6205 	movw	r2, #1541	; 0x605
    287e:	4915      	ldr	r1, [pc, #84]	; (28d4 <_i2c_m_enable_implementation+0x78>)
    2880:	4618      	mov	r0, r3
    2882:	4b15      	ldr	r3, [pc, #84]	; (28d8 <_i2c_m_enable_implementation+0x7c>)
    2884:	4798      	blx	r3

	/* Enable interrupts */
	hri_sercomi2cm_set_CTRLA_ENABLE_bit(hw);
    2886:	6878      	ldr	r0, [r7, #4]
    2888:	4b14      	ldr	r3, [pc, #80]	; (28dc <_i2c_m_enable_implementation+0x80>)
    288a:	4798      	blx	r3

	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    288c:	e016      	b.n	28bc <_i2c_m_enable_implementation+0x60>
		timeout--;
    288e:	68fb      	ldr	r3, [r7, #12]
    2890:	3b01      	subs	r3, #1
    2892:	60fb      	str	r3, [r7, #12]

		if (timeout <= 0) {
    2894:	68fb      	ldr	r3, [r7, #12]
    2896:	2b00      	cmp	r3, #0
    2898:	dc10      	bgt.n	28bc <_i2c_m_enable_implementation+0x60>
			if (--timeout_attempt)
    289a:	68bb      	ldr	r3, [r7, #8]
    289c:	3b01      	subs	r3, #1
    289e:	60bb      	str	r3, [r7, #8]
    28a0:	68bb      	ldr	r3, [r7, #8]
    28a2:	2b00      	cmp	r3, #0
    28a4:	d007      	beq.n	28b6 <_i2c_m_enable_implementation+0x5a>
				timeout = 65535;
    28a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    28aa:	60fb      	str	r3, [r7, #12]
			else
				return I2C_ERR_BUSY;
			hri_sercomi2cm_clear_STATUS_reg(hw, SERCOM_I2CM_STATUS_BUSSTATE(I2C_IDLE));
    28ac:	2110      	movs	r1, #16
    28ae:	6878      	ldr	r0, [r7, #4]
    28b0:	4b0b      	ldr	r3, [pc, #44]	; (28e0 <_i2c_m_enable_implementation+0x84>)
    28b2:	4798      	blx	r3
    28b4:	e002      	b.n	28bc <_i2c_m_enable_implementation+0x60>
				return I2C_ERR_BUSY;
    28b6:	f06f 0305 	mvn.w	r3, #5
    28ba:	e006      	b.n	28ca <_i2c_m_enable_implementation+0x6e>
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    28bc:	6878      	ldr	r0, [r7, #4]
    28be:	4b09      	ldr	r3, [pc, #36]	; (28e4 <_i2c_m_enable_implementation+0x88>)
    28c0:	4798      	blx	r3
    28c2:	4603      	mov	r3, r0
    28c4:	2b01      	cmp	r3, #1
    28c6:	d1e2      	bne.n	288e <_i2c_m_enable_implementation+0x32>
		}
	}
	return ERR_NONE;
    28c8:	2300      	movs	r3, #0
}
    28ca:	4618      	mov	r0, r3
    28cc:	3710      	adds	r7, #16
    28ce:	46bd      	mov	sp, r7
    28d0:	bd80      	pop	{r7, pc}
    28d2:	bf00      	nop
    28d4:	00003438 	.word	0x00003438
    28d8:	0000132d 	.word	0x0000132d
    28dc:	000018a1 	.word	0x000018a1
    28e0:	00001ec1 	.word	0x00001ec1
    28e4:	00001e71 	.word	0x00001e71

000028e8 <_i2c_m_sync_init_impl>:

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    28e8:	b580      	push	{r7, lr}
    28ea:	b084      	sub	sp, #16
    28ec:	af00      	add	r7, sp, #0
    28ee:	6078      	str	r0, [r7, #4]
    28f0:	6039      	str	r1, [r7, #0]
	uint8_t i = _get_i2cm_index(hw);
    28f2:	6838      	ldr	r0, [r7, #0]
    28f4:	4b42      	ldr	r3, [pc, #264]	; (2a00 <_i2c_m_sync_init_impl+0x118>)
    28f6:	4798      	blx	r3
    28f8:	4603      	mov	r3, r0
    28fa:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    28fc:	2101      	movs	r1, #1
    28fe:	6838      	ldr	r0, [r7, #0]
    2900:	4b40      	ldr	r3, [pc, #256]	; (2a04 <_i2c_m_sync_init_impl+0x11c>)
    2902:	4798      	blx	r3
    2904:	4603      	mov	r3, r0
    2906:	f083 0301 	eor.w	r3, r3, #1
    290a:	b2db      	uxtb	r3, r3
    290c:	2b00      	cmp	r3, #0
    290e:	d020      	beq.n	2952 <_i2c_m_sync_init_impl+0x6a>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    2910:	7bfa      	ldrb	r2, [r7, #15]
    2912:	493d      	ldr	r1, [pc, #244]	; (2a08 <_i2c_m_sync_init_impl+0x120>)
    2914:	4613      	mov	r3, r2
    2916:	005b      	lsls	r3, r3, #1
    2918:	4413      	add	r3, r2
    291a:	00db      	lsls	r3, r3, #3
    291c:	440b      	add	r3, r1
    291e:	3304      	adds	r3, #4
    2920:	681b      	ldr	r3, [r3, #0]
    2922:	f003 031c 	and.w	r3, r3, #28
    2926:	60bb      	str	r3, [r7, #8]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    2928:	2102      	movs	r1, #2
    292a:	6838      	ldr	r0, [r7, #0]
    292c:	4b37      	ldr	r3, [pc, #220]	; (2a0c <_i2c_m_sync_init_impl+0x124>)
    292e:	4798      	blx	r3
    2930:	4603      	mov	r3, r0
    2932:	2b00      	cmp	r3, #0
    2934:	d006      	beq.n	2944 <_i2c_m_sync_init_impl+0x5c>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
    2936:	6838      	ldr	r0, [r7, #0]
    2938:	4b35      	ldr	r3, [pc, #212]	; (2a10 <_i2c_m_sync_init_impl+0x128>)
    293a:	4798      	blx	r3
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
    293c:	2102      	movs	r1, #2
    293e:	6838      	ldr	r0, [r7, #0]
    2940:	4b34      	ldr	r3, [pc, #208]	; (2a14 <_i2c_m_sync_init_impl+0x12c>)
    2942:	4798      	blx	r3
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    2944:	68bb      	ldr	r3, [r7, #8]
    2946:	f043 0301 	orr.w	r3, r3, #1
    294a:	4619      	mov	r1, r3
    294c:	6838      	ldr	r0, [r7, #0]
    294e:	4b32      	ldr	r3, [pc, #200]	; (2a18 <_i2c_m_sync_init_impl+0x130>)
    2950:	4798      	blx	r3
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);
    2952:	2101      	movs	r1, #1
    2954:	6838      	ldr	r0, [r7, #0]
    2956:	4b2f      	ldr	r3, [pc, #188]	; (2a14 <_i2c_m_sync_init_impl+0x12c>)
    2958:	4798      	blx	r3

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    295a:	7bfa      	ldrb	r2, [r7, #15]
    295c:	492a      	ldr	r1, [pc, #168]	; (2a08 <_i2c_m_sync_init_impl+0x120>)
    295e:	4613      	mov	r3, r2
    2960:	005b      	lsls	r3, r3, #1
    2962:	4413      	add	r3, r2
    2964:	00db      	lsls	r3, r3, #3
    2966:	440b      	add	r3, r1
    2968:	3304      	adds	r3, #4
    296a:	681b      	ldr	r3, [r3, #0]
    296c:	4619      	mov	r1, r3
    296e:	6838      	ldr	r0, [r7, #0]
    2970:	4b29      	ldr	r3, [pc, #164]	; (2a18 <_i2c_m_sync_init_impl+0x130>)
    2972:	4798      	blx	r3
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    2974:	7bfa      	ldrb	r2, [r7, #15]
    2976:	4924      	ldr	r1, [pc, #144]	; (2a08 <_i2c_m_sync_init_impl+0x120>)
    2978:	4613      	mov	r3, r2
    297a:	005b      	lsls	r3, r3, #1
    297c:	4413      	add	r3, r2
    297e:	00db      	lsls	r3, r3, #3
    2980:	440b      	add	r3, r1
    2982:	3308      	adds	r3, #8
    2984:	681b      	ldr	r3, [r3, #0]
    2986:	4619      	mov	r1, r3
    2988:	6838      	ldr	r0, [r7, #0]
    298a:	4b24      	ldr	r3, [pc, #144]	; (2a1c <_i2c_m_sync_init_impl+0x134>)
    298c:	4798      	blx	r3
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    298e:	7bfa      	ldrb	r2, [r7, #15]
    2990:	491d      	ldr	r1, [pc, #116]	; (2a08 <_i2c_m_sync_init_impl+0x120>)
    2992:	4613      	mov	r3, r2
    2994:	005b      	lsls	r3, r3, #1
    2996:	4413      	add	r3, r2
    2998:	00db      	lsls	r3, r3, #3
    299a:	440b      	add	r3, r1
    299c:	330c      	adds	r3, #12
    299e:	681b      	ldr	r3, [r3, #0]
    29a0:	4619      	mov	r1, r3
    29a2:	6838      	ldr	r0, [r7, #0]
    29a4:	4b1e      	ldr	r3, [pc, #120]	; (2a20 <_i2c_m_sync_init_impl+0x138>)
    29a6:	4798      	blx	r3

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    29a8:	7bfa      	ldrb	r2, [r7, #15]
    29aa:	4917      	ldr	r1, [pc, #92]	; (2a08 <_i2c_m_sync_init_impl+0x120>)
    29ac:	4613      	mov	r3, r2
    29ae:	005b      	lsls	r3, r3, #1
    29b0:	4413      	add	r3, r2
    29b2:	00db      	lsls	r3, r3, #3
    29b4:	440b      	add	r3, r1
    29b6:	3304      	adds	r3, #4
    29b8:	681b      	ldr	r3, [r3, #0]
    29ba:	0e1b      	lsrs	r3, r3, #24
    29bc:	b29b      	uxth	r3, r3
    29be:	f003 0303 	and.w	r3, r3, #3
    29c2:	b29a      	uxth	r2, r3
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	819a      	strh	r2, [r3, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    29c8:	687b      	ldr	r3, [r7, #4]
    29ca:	899b      	ldrh	r3, [r3, #12]
    29cc:	2b01      	cmp	r3, #1
    29ce:	bf8c      	ite	hi
    29d0:	2301      	movhi	r3, #1
    29d2:	2300      	movls	r3, #0
    29d4:	b2db      	uxtb	r3, r3
    29d6:	4619      	mov	r1, r3
    29d8:	6838      	ldr	r0, [r7, #0]
    29da:	4b12      	ldr	r3, [pc, #72]	; (2a24 <_i2c_m_sync_init_impl+0x13c>)
    29dc:	4798      	blx	r3

	service->trise = _i2cms[i].trise;
    29de:	7bfa      	ldrb	r2, [r7, #15]
    29e0:	4909      	ldr	r1, [pc, #36]	; (2a08 <_i2c_m_sync_init_impl+0x120>)
    29e2:	4613      	mov	r3, r2
    29e4:	005b      	lsls	r3, r3, #1
    29e6:	4413      	add	r3, r2
    29e8:	00db      	lsls	r3, r3, #3
    29ea:	440b      	add	r3, r1
    29ec:	3312      	adds	r3, #18
    29ee:	881a      	ldrh	r2, [r3, #0]
    29f0:	687b      	ldr	r3, [r7, #4]
    29f2:	81da      	strh	r2, [r3, #14]

	return ERR_NONE;
    29f4:	2300      	movs	r3, #0
}
    29f6:	4618      	mov	r0, r3
    29f8:	3710      	adds	r7, #16
    29fa:	46bd      	mov	sp, r7
    29fc:	bd80      	pop	{r7, pc}
    29fe:	bf00      	nop
    2a00:	00002279 	.word	0x00002279
    2a04:	000016b5 	.word	0x000016b5
    2a08:	20000018 	.word	0x20000018
    2a0c:	00001921 	.word	0x00001921
    2a10:	000018c9 	.word	0x000018c9
    2a14:	00001691 	.word	0x00001691
    2a18:	00001951 	.word	0x00001951
    2a1c:	00001bc5 	.word	0x00001bc5
    2a20:	00001c4d 	.word	0x00001c4d
    2a24:	00001cc5 	.word	0x00001cc5

00002a28 <_spi_sync_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
    2a28:	b580      	push	{r7, lr}
    2a2a:	b082      	sub	sp, #8
    2a2c:	af00      	add	r7, sp, #0
    2a2e:	6078      	str	r0, [r7, #4]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    2a30:	2101      	movs	r1, #1
    2a32:	6878      	ldr	r0, [r7, #4]
    2a34:	4b07      	ldr	r3, [pc, #28]	; (2a54 <_spi_sync_enable+0x2c>)
    2a36:	4798      	blx	r3
    2a38:	4603      	mov	r3, r0
    2a3a:	2b00      	cmp	r3, #0
    2a3c:	d002      	beq.n	2a44 <_spi_sync_enable+0x1c>
		return ERR_BUSY;
    2a3e:	f06f 0303 	mvn.w	r3, #3
    2a42:	e003      	b.n	2a4c <_spi_sync_enable+0x24>
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);
    2a44:	6878      	ldr	r0, [r7, #4]
    2a46:	4b04      	ldr	r3, [pc, #16]	; (2a58 <_spi_sync_enable+0x30>)
    2a48:	4798      	blx	r3

	return ERR_NONE;
    2a4a:	2300      	movs	r3, #0
}
    2a4c:	4618      	mov	r0, r3
    2a4e:	3708      	adds	r7, #8
    2a50:	46bd      	mov	sp, r7
    2a52:	bd80      	pop	{r7, pc}
    2a54:	00001701 	.word	0x00001701
    2a58:	00001975 	.word	0x00001975

00002a5c <_spi_load_regs_master>:
 *  are ignored.
 *  \param[in, out] hw Pointer to the hardware register base.
 *  \param[in] regs Pointer to register configuration values.
 */
static inline void _spi_load_regs_master(void *const hw, const struct sercomspi_regs_cfg *regs)
{
    2a5c:	b580      	push	{r7, lr}
    2a5e:	b082      	sub	sp, #8
    2a60:	af00      	add	r7, sp, #0
    2a62:	6078      	str	r0, [r7, #4]
    2a64:	6039      	str	r1, [r7, #0]
	ASSERT(hw && regs);
    2a66:	687b      	ldr	r3, [r7, #4]
    2a68:	2b00      	cmp	r3, #0
    2a6a:	d004      	beq.n	2a76 <_spi_load_regs_master+0x1a>
    2a6c:	683b      	ldr	r3, [r7, #0]
    2a6e:	2b00      	cmp	r3, #0
    2a70:	d001      	beq.n	2a76 <_spi_load_regs_master+0x1a>
    2a72:	2301      	movs	r3, #1
    2a74:	e000      	b.n	2a78 <_spi_load_regs_master+0x1c>
    2a76:	2300      	movs	r3, #0
    2a78:	f003 0301 	and.w	r3, r3, #1
    2a7c:	b2db      	uxtb	r3, r3
    2a7e:	f640 1209 	movw	r2, #2313	; 0x909
    2a82:	4915      	ldr	r1, [pc, #84]	; (2ad8 <_spi_load_regs_master+0x7c>)
    2a84:	4618      	mov	r0, r3
    2a86:	4b15      	ldr	r3, [pc, #84]	; (2adc <_spi_load_regs_master+0x80>)
    2a88:	4798      	blx	r3
	hri_sercomspi_write_CTRLA_reg(
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    2a8a:	683b      	ldr	r3, [r7, #0]
    2a8c:	681b      	ldr	r3, [r3, #0]
	hri_sercomspi_write_CTRLA_reg(
    2a8e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    2a92:	f023 0301 	bic.w	r3, r3, #1
    2a96:	4619      	mov	r1, r3
    2a98:	6878      	ldr	r0, [r7, #4]
    2a9a:	4b11      	ldr	r3, [pc, #68]	; (2ae0 <_spi_load_regs_master+0x84>)
    2a9c:	4798      	blx	r3
	hri_sercomspi_write_CTRLB_reg(
	    hw,
	    (regs->ctrlb
    2a9e:	683b      	ldr	r3, [r7, #0]
    2aa0:	685b      	ldr	r3, [r3, #4]
	     & ~(SERCOM_SPI_CTRLB_MSSEN | SERCOM_SPI_CTRLB_AMODE_Msk | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN))
	        | (SERCOM_SPI_CTRLB_RXEN));
    2aa2:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    2aa6:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    2aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    2aae:	4619      	mov	r1, r3
    2ab0:	6878      	ldr	r0, [r7, #4]
    2ab2:	4b0c      	ldr	r3, [pc, #48]	; (2ae4 <_spi_load_regs_master+0x88>)
    2ab4:	4798      	blx	r3
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    2ab6:	683b      	ldr	r3, [r7, #0]
    2ab8:	7b1b      	ldrb	r3, [r3, #12]
    2aba:	4619      	mov	r1, r3
    2abc:	6878      	ldr	r0, [r7, #4]
    2abe:	4b0a      	ldr	r3, [pc, #40]	; (2ae8 <_spi_load_regs_master+0x8c>)
    2ac0:	4798      	blx	r3
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    2ac2:	683b      	ldr	r3, [r7, #0]
    2ac4:	7b5b      	ldrb	r3, [r3, #13]
    2ac6:	4619      	mov	r1, r3
    2ac8:	6878      	ldr	r0, [r7, #4]
    2aca:	4b08      	ldr	r3, [pc, #32]	; (2aec <_spi_load_regs_master+0x90>)
    2acc:	4798      	blx	r3
}
    2ace:	bf00      	nop
    2ad0:	3708      	adds	r7, #8
    2ad2:	46bd      	mov	sp, r7
    2ad4:	bd80      	pop	{r7, pc}
    2ad6:	bf00      	nop
    2ad8:	00003438 	.word	0x00003438
    2adc:	0000132d 	.word	0x0000132d
    2ae0:	00001a2d 	.word	0x00001a2d
    2ae4:	00001be9 	.word	0x00001be9
    2ae8:	00001c69 	.word	0x00001c69
    2aec:	00001e11 	.word	0x00001e11

00002af0 <_spi_load_regs_slave>:
 *  are ignored.
 *  \param[in, out] hw Pointer to the hardware register base.
 *  \param[in] regs Pointer to register configuration values.
 */
static inline void _spi_load_regs_slave(void *const hw, const struct sercomspi_regs_cfg *regs)
{
    2af0:	b580      	push	{r7, lr}
    2af2:	b082      	sub	sp, #8
    2af4:	af00      	add	r7, sp, #0
    2af6:	6078      	str	r0, [r7, #4]
    2af8:	6039      	str	r1, [r7, #0]
	ASSERT(hw && regs);
    2afa:	687b      	ldr	r3, [r7, #4]
    2afc:	2b00      	cmp	r3, #0
    2afe:	d004      	beq.n	2b0a <_spi_load_regs_slave+0x1a>
    2b00:	683b      	ldr	r3, [r7, #0]
    2b02:	2b00      	cmp	r3, #0
    2b04:	d001      	beq.n	2b0a <_spi_load_regs_slave+0x1a>
    2b06:	2301      	movs	r3, #1
    2b08:	e000      	b.n	2b0c <_spi_load_regs_slave+0x1c>
    2b0a:	2300      	movs	r3, #0
    2b0c:	f003 0301 	and.w	r3, r3, #1
    2b10:	b2db      	uxtb	r3, r3
    2b12:	f640 121d 	movw	r2, #2333	; 0x91d
    2b16:	491a      	ldr	r1, [pc, #104]	; (2b80 <_spi_load_regs_slave+0x90>)
    2b18:	4618      	mov	r0, r3
    2b1a:	4b1a      	ldr	r3, [pc, #104]	; (2b84 <_spi_load_regs_slave+0x94>)
    2b1c:	4798      	blx	r3
	hri_sercomspi_write_CTRLA_reg(
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    2b1e:	683b      	ldr	r3, [r7, #0]
    2b20:	681b      	ldr	r3, [r3, #0]
	hri_sercomspi_write_CTRLA_reg(
    2b22:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    2b26:	f023 0301 	bic.w	r3, r3, #1
    2b2a:	4619      	mov	r1, r3
    2b2c:	6878      	ldr	r0, [r7, #4]
    2b2e:	4b16      	ldr	r3, [pc, #88]	; (2b88 <_spi_load_regs_slave+0x98>)
    2b30:	4798      	blx	r3
	hri_sercomspi_write_CTRLB_reg(hw,
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    2b32:	683b      	ldr	r3, [r7, #0]
    2b34:	685b      	ldr	r3, [r3, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    2b36:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    2b3a:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    2b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    2b42:	f443 7310 	orr.w	r3, r3, #576	; 0x240
    2b46:	4619      	mov	r1, r3
    2b48:	6878      	ldr	r0, [r7, #4]
    2b4a:	4b10      	ldr	r3, [pc, #64]	; (2b8c <_spi_load_regs_slave+0x9c>)
    2b4c:	4798      	blx	r3
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    2b4e:	683b      	ldr	r3, [r7, #0]
    2b50:	689b      	ldr	r3, [r3, #8]
    2b52:	4619      	mov	r1, r3
    2b54:	6878      	ldr	r0, [r7, #4]
    2b56:	4b0e      	ldr	r3, [pc, #56]	; (2b90 <_spi_load_regs_slave+0xa0>)
    2b58:	4798      	blx	r3
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    2b5a:	683b      	ldr	r3, [r7, #0]
    2b5c:	7b5b      	ldrb	r3, [r3, #13]
    2b5e:	4619      	mov	r1, r3
    2b60:	6878      	ldr	r0, [r7, #4]
    2b62:	4b0c      	ldr	r3, [pc, #48]	; (2b94 <_spi_load_regs_slave+0xa4>)
    2b64:	4798      	blx	r3
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    2b66:	bf00      	nop
    2b68:	f04f 31ff 	mov.w	r1, #4294967295
    2b6c:	6878      	ldr	r0, [r7, #4]
    2b6e:	4b0a      	ldr	r3, [pc, #40]	; (2b98 <_spi_load_regs_slave+0xa8>)
    2b70:	4798      	blx	r3
    2b72:	4603      	mov	r3, r0
    2b74:	2b00      	cmp	r3, #0
    2b76:	d1f7      	bne.n	2b68 <_spi_load_regs_slave+0x78>
		;
}
    2b78:	bf00      	nop
    2b7a:	3708      	adds	r7, #8
    2b7c:	46bd      	mov	sp, r7
    2b7e:	bd80      	pop	{r7, pc}
    2b80:	00003438 	.word	0x00003438
    2b84:	0000132d 	.word	0x0000132d
    2b88:	00001a2d 	.word	0x00001a2d
    2b8c:	00001be9 	.word	0x00001be9
    2b90:	00001d49 	.word	0x00001d49
    2b94:	00001e11 	.word	0x00001e11
    2b98:	00001701 	.word	0x00001701

00002b9c <_spi_get_regs>:
/** \brief Return the pointer to register settings of specific SERCOM
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific SERCOM.
 */
static inline const struct sercomspi_regs_cfg *_spi_get_regs(const uint32_t hw_addr)
{
    2b9c:	b580      	push	{r7, lr}
    2b9e:	b084      	sub	sp, #16
    2ba0:	af00      	add	r7, sp, #0
    2ba2:	6078      	str	r0, [r7, #4]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	4618      	mov	r0, r3
    2ba8:	4b0e      	ldr	r3, [pc, #56]	; (2be4 <_spi_get_regs+0x48>)
    2baa:	4798      	blx	r3
    2bac:	4603      	mov	r3, r0
    2bae:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    2bb0:	2300      	movs	r3, #0
    2bb2:	73fb      	strb	r3, [r7, #15]
    2bb4:	e00d      	b.n	2bd2 <_spi_get_regs+0x36>
		if (sercomspi_regs[i].n == n) {
    2bb6:	2206      	movs	r2, #6
    2bb8:	7bbb      	ldrb	r3, [r7, #14]
    2bba:	4293      	cmp	r3, r2
    2bbc:	d106      	bne.n	2bcc <_spi_get_regs+0x30>
			return &sercomspi_regs[i];
    2bbe:	7bfa      	ldrb	r2, [r7, #15]
    2bc0:	4613      	mov	r3, r2
    2bc2:	011b      	lsls	r3, r3, #4
    2bc4:	4413      	add	r3, r2
    2bc6:	4a08      	ldr	r2, [pc, #32]	; (2be8 <_spi_get_regs+0x4c>)
    2bc8:	4413      	add	r3, r2
    2bca:	e006      	b.n	2bda <_spi_get_regs+0x3e>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    2bcc:	7bfb      	ldrb	r3, [r7, #15]
    2bce:	3301      	adds	r3, #1
    2bd0:	73fb      	strb	r3, [r7, #15]
    2bd2:	7bfb      	ldrb	r3, [r7, #15]
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d0ee      	beq.n	2bb6 <_spi_get_regs+0x1a>
		}
	}

	return NULL;
    2bd8:	2300      	movs	r3, #0
}
    2bda:	4618      	mov	r0, r3
    2bdc:	3710      	adds	r7, #16
    2bde:	46bd      	mov	sp, r7
    2be0:	bd80      	pop	{r7, pc}
    2be2:	bf00      	nop
    2be4:	00001ff9 	.word	0x00001ff9
    2be8:	00003474 	.word	0x00003474

00002bec <_spi_m_sync_init>:

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    2bec:	b580      	push	{r7, lr}
    2bee:	b084      	sub	sp, #16
    2bf0:	af00      	add	r7, sp, #0
    2bf2:	6078      	str	r0, [r7, #4]
    2bf4:	6039      	str	r1, [r7, #0]
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
    2bf6:	683b      	ldr	r3, [r7, #0]
    2bf8:	4618      	mov	r0, r3
    2bfa:	4b35      	ldr	r3, [pc, #212]	; (2cd0 <_spi_m_sync_init+0xe4>)
    2bfc:	4798      	blx	r3
    2bfe:	60f8      	str	r0, [r7, #12]

	ASSERT(dev && hw);
    2c00:	687b      	ldr	r3, [r7, #4]
    2c02:	2b00      	cmp	r3, #0
    2c04:	d004      	beq.n	2c10 <_spi_m_sync_init+0x24>
    2c06:	683b      	ldr	r3, [r7, #0]
    2c08:	2b00      	cmp	r3, #0
    2c0a:	d001      	beq.n	2c10 <_spi_m_sync_init+0x24>
    2c0c:	2301      	movs	r3, #1
    2c0e:	e000      	b.n	2c12 <_spi_m_sync_init+0x26>
    2c10:	2300      	movs	r3, #0
    2c12:	f003 0301 	and.w	r3, r3, #1
    2c16:	b2db      	uxtb	r3, r3
    2c18:	f640 123f 	movw	r2, #2367	; 0x93f
    2c1c:	492d      	ldr	r1, [pc, #180]	; (2cd4 <_spi_m_sync_init+0xe8>)
    2c1e:	4618      	mov	r0, r3
    2c20:	4b2d      	ldr	r3, [pc, #180]	; (2cd8 <_spi_m_sync_init+0xec>)
    2c22:	4798      	blx	r3

	if (regs == NULL) {
    2c24:	68fb      	ldr	r3, [r7, #12]
    2c26:	2b00      	cmp	r3, #0
    2c28:	d102      	bne.n	2c30 <_spi_m_sync_init+0x44>
		return ERR_INVALID_ARG;
    2c2a:	f06f 030c 	mvn.w	r3, #12
    2c2e:	e04a      	b.n	2cc6 <_spi_m_sync_init+0xda>
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    2c30:	2101      	movs	r1, #1
    2c32:	6838      	ldr	r0, [r7, #0]
    2c34:	4b29      	ldr	r3, [pc, #164]	; (2cdc <_spi_m_sync_init+0xf0>)
    2c36:	4798      	blx	r3
    2c38:	4603      	mov	r3, r0
    2c3a:	f083 0301 	eor.w	r3, r3, #1
    2c3e:	b2db      	uxtb	r3, r3
    2c40:	2b00      	cmp	r3, #0
    2c42:	d019      	beq.n	2c78 <_spi_m_sync_init+0x8c>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    2c44:	68fb      	ldr	r3, [r7, #12]
    2c46:	681b      	ldr	r3, [r3, #0]
    2c48:	f003 031c 	and.w	r3, r3, #28
    2c4c:	60bb      	str	r3, [r7, #8]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    2c4e:	2102      	movs	r1, #2
    2c50:	6838      	ldr	r0, [r7, #0]
    2c52:	4b23      	ldr	r3, [pc, #140]	; (2ce0 <_spi_m_sync_init+0xf4>)
    2c54:	4798      	blx	r3
    2c56:	4603      	mov	r3, r0
    2c58:	2b00      	cmp	r3, #0
    2c5a:	d006      	beq.n	2c6a <_spi_m_sync_init+0x7e>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
    2c5c:	6838      	ldr	r0, [r7, #0]
    2c5e:	4b21      	ldr	r3, [pc, #132]	; (2ce4 <_spi_m_sync_init+0xf8>)
    2c60:	4798      	blx	r3
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
    2c62:	2102      	movs	r1, #2
    2c64:	6838      	ldr	r0, [r7, #0]
    2c66:	4b20      	ldr	r3, [pc, #128]	; (2ce8 <_spi_m_sync_init+0xfc>)
    2c68:	4798      	blx	r3
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    2c6a:	68bb      	ldr	r3, [r7, #8]
    2c6c:	f043 0301 	orr.w	r3, r3, #1
    2c70:	4619      	mov	r1, r3
    2c72:	6838      	ldr	r0, [r7, #0]
    2c74:	4b1d      	ldr	r3, [pc, #116]	; (2cec <_spi_m_sync_init+0x100>)
    2c76:	4798      	blx	r3
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
    2c78:	2101      	movs	r1, #1
    2c7a:	6838      	ldr	r0, [r7, #0]
    2c7c:	4b1a      	ldr	r3, [pc, #104]	; (2ce8 <_spi_m_sync_init+0xfc>)
    2c7e:	4798      	blx	r3

	dev->prvt = hw;
    2c80:	687b      	ldr	r3, [r7, #4]
    2c82:	683a      	ldr	r2, [r7, #0]
    2c84:	601a      	str	r2, [r3, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    2c86:	68fb      	ldr	r3, [r7, #12]
    2c88:	681b      	ldr	r3, [r3, #0]
    2c8a:	f003 031c 	and.w	r3, r3, #28
    2c8e:	2b08      	cmp	r3, #8
    2c90:	d104      	bne.n	2c9c <_spi_m_sync_init+0xb0>
		_spi_load_regs_slave(hw, regs);
    2c92:	68f9      	ldr	r1, [r7, #12]
    2c94:	6838      	ldr	r0, [r7, #0]
    2c96:	4b16      	ldr	r3, [pc, #88]	; (2cf0 <_spi_m_sync_init+0x104>)
    2c98:	4798      	blx	r3
    2c9a:	e003      	b.n	2ca4 <_spi_m_sync_init+0xb8>
	} else {
		_spi_load_regs_master(hw, regs);
    2c9c:	68f9      	ldr	r1, [r7, #12]
    2c9e:	6838      	ldr	r0, [r7, #0]
    2ca0:	4b14      	ldr	r3, [pc, #80]	; (2cf4 <_spi_m_sync_init+0x108>)
    2ca2:	4798      	blx	r3
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    2ca4:	68fb      	ldr	r3, [r7, #12]
    2ca6:	685b      	ldr	r3, [r3, #4]
    2ca8:	f003 0307 	and.w	r3, r3, #7
    2cac:	2b00      	cmp	r3, #0
    2cae:	d101      	bne.n	2cb4 <_spi_m_sync_init+0xc8>
    2cb0:	2201      	movs	r2, #1
    2cb2:	e000      	b.n	2cb6 <_spi_m_sync_init+0xca>
    2cb4:	2202      	movs	r2, #2
    2cb6:	687b      	ldr	r3, [r7, #4]
    2cb8:	711a      	strb	r2, [r3, #4]

	dev->dummy_byte = regs->dummy_byte;
    2cba:	68fb      	ldr	r3, [r7, #12]
    2cbc:	89db      	ldrh	r3, [r3, #14]
    2cbe:	b29a      	uxth	r2, r3
    2cc0:	687b      	ldr	r3, [r7, #4]
    2cc2:	80da      	strh	r2, [r3, #6]

	return ERR_NONE;
    2cc4:	2300      	movs	r3, #0
}
    2cc6:	4618      	mov	r0, r3
    2cc8:	3710      	adds	r7, #16
    2cca:	46bd      	mov	sp, r7
    2ccc:	bd80      	pop	{r7, pc}
    2cce:	bf00      	nop
    2cd0:	00002b9d 	.word	0x00002b9d
    2cd4:	00003438 	.word	0x00003438
    2cd8:	0000132d 	.word	0x0000132d
    2cdc:	00001701 	.word	0x00001701
    2ce0:	000019fd 	.word	0x000019fd
    2ce4:	000019d5 	.word	0x000019d5
    2ce8:	000016dd 	.word	0x000016dd
    2cec:	00001a2d 	.word	0x00001a2d
    2cf0:	00002af1 	.word	0x00002af1
    2cf4:	00002a5d 	.word	0x00002a5d

00002cf8 <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    2cf8:	b580      	push	{r7, lr}
    2cfa:	b082      	sub	sp, #8
    2cfc:	af00      	add	r7, sp, #0
    2cfe:	6078      	str	r0, [r7, #4]
	ASSERT(dev && dev->prvt);
    2d00:	687b      	ldr	r3, [r7, #4]
    2d02:	2b00      	cmp	r3, #0
    2d04:	d005      	beq.n	2d12 <_spi_m_sync_enable+0x1a>
    2d06:	687b      	ldr	r3, [r7, #4]
    2d08:	681b      	ldr	r3, [r3, #0]
    2d0a:	2b00      	cmp	r3, #0
    2d0c:	d001      	beq.n	2d12 <_spi_m_sync_enable+0x1a>
    2d0e:	2301      	movs	r3, #1
    2d10:	e000      	b.n	2d14 <_spi_m_sync_enable+0x1c>
    2d12:	2300      	movs	r3, #0
    2d14:	f003 0301 	and.w	r3, r3, #1
    2d18:	b2db      	uxtb	r3, r3
    2d1a:	f640 129e 	movw	r2, #2462	; 0x99e
    2d1e:	4907      	ldr	r1, [pc, #28]	; (2d3c <_spi_m_sync_enable+0x44>)
    2d20:	4618      	mov	r0, r3
    2d22:	4b07      	ldr	r3, [pc, #28]	; (2d40 <_spi_m_sync_enable+0x48>)
    2d24:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    2d26:	687b      	ldr	r3, [r7, #4]
    2d28:	681b      	ldr	r3, [r3, #0]
    2d2a:	4618      	mov	r0, r3
    2d2c:	4b05      	ldr	r3, [pc, #20]	; (2d44 <_spi_m_sync_enable+0x4c>)
    2d2e:	4798      	blx	r3
    2d30:	4603      	mov	r3, r0
}
    2d32:	4618      	mov	r0, r3
    2d34:	3708      	adds	r7, #8
    2d36:	46bd      	mov	sp, r7
    2d38:	bd80      	pop	{r7, pc}
    2d3a:	bf00      	nop
    2d3c:	00003438 	.word	0x00003438
    2d40:	0000132d 	.word	0x0000132d
    2d44:	00002a29 	.word	0x00002a29

00002d48 <_spi_wait_bus_idle>:
	return _spi_set_data_order(dev->prvt, dord);
}

/** Wait until SPI bus idle. */
static inline void _spi_wait_bus_idle(void *const hw)
{
    2d48:	b580      	push	{r7, lr}
    2d4a:	b082      	sub	sp, #8
    2d4c:	af00      	add	r7, sp, #0
    2d4e:	6078      	str	r0, [r7, #4]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    2d50:	bf00      	nop
    2d52:	2103      	movs	r1, #3
    2d54:	6878      	ldr	r0, [r7, #4]
    2d56:	4b06      	ldr	r3, [pc, #24]	; (2d70 <_spi_wait_bus_idle+0x28>)
    2d58:	4798      	blx	r3
    2d5a:	4603      	mov	r3, r0
    2d5c:	2b00      	cmp	r3, #0
    2d5e:	d0f8      	beq.n	2d52 <_spi_wait_bus_idle+0xa>
		;
	}
	hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE);
    2d60:	2103      	movs	r1, #3
    2d62:	6878      	ldr	r0, [r7, #4]
    2d64:	4b03      	ldr	r3, [pc, #12]	; (2d74 <_spi_wait_bus_idle+0x2c>)
    2d66:	4798      	blx	r3
}
    2d68:	bf00      	nop
    2d6a:	3708      	adds	r7, #8
    2d6c:	46bd      	mov	sp, r7
    2d6e:	bd80      	pop	{r7, pc}
    2d70:	000017c3 	.word	0x000017c3
    2d74:	00001805 	.word	0x00001805

00002d78 <_spi_rx_check_and_receive>:
	uint8_t char_size;
};

/** Check interrupt flag of RXC and update transaction runtime information. */
static inline bool _spi_rx_check_and_receive(void *const hw, const uint32_t iflag, struct _spi_trans_ctrl *ctrl)
{
    2d78:	b580      	push	{r7, lr}
    2d7a:	b086      	sub	sp, #24
    2d7c:	af00      	add	r7, sp, #0
    2d7e:	60f8      	str	r0, [r7, #12]
    2d80:	60b9      	str	r1, [r7, #8]
    2d82:	607a      	str	r2, [r7, #4]
	uint32_t data;

	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    2d84:	68bb      	ldr	r3, [r7, #8]
    2d86:	f003 0304 	and.w	r3, r3, #4
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d101      	bne.n	2d92 <_spi_rx_check_and_receive+0x1a>
		return false;
    2d8e:	2300      	movs	r3, #0
    2d90:	e022      	b.n	2dd8 <_spi_rx_check_and_receive+0x60>
	}

	data = hri_sercomspi_read_DATA_reg(hw);
    2d92:	68f8      	ldr	r0, [r7, #12]
    2d94:	4b12      	ldr	r3, [pc, #72]	; (2de0 <_spi_rx_check_and_receive+0x68>)
    2d96:	4798      	blx	r3
    2d98:	6178      	str	r0, [r7, #20]

	if (ctrl->rxbuf) {
    2d9a:	687b      	ldr	r3, [r7, #4]
    2d9c:	685b      	ldr	r3, [r3, #4]
    2d9e:	2b00      	cmp	r3, #0
    2da0:	d014      	beq.n	2dcc <_spi_rx_check_and_receive+0x54>
		*ctrl->rxbuf++ = (uint8_t)data;
    2da2:	687b      	ldr	r3, [r7, #4]
    2da4:	685b      	ldr	r3, [r3, #4]
    2da6:	1c59      	adds	r1, r3, #1
    2da8:	687a      	ldr	r2, [r7, #4]
    2daa:	6051      	str	r1, [r2, #4]
    2dac:	697a      	ldr	r2, [r7, #20]
    2dae:	b2d2      	uxtb	r2, r2
    2db0:	701a      	strb	r2, [r3, #0]

		if (ctrl->char_size > 1) {
    2db2:	687b      	ldr	r3, [r7, #4]
    2db4:	7c1b      	ldrb	r3, [r3, #16]
    2db6:	2b01      	cmp	r3, #1
    2db8:	d908      	bls.n	2dcc <_spi_rx_check_and_receive+0x54>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    2dba:	687b      	ldr	r3, [r7, #4]
    2dbc:	685b      	ldr	r3, [r3, #4]
    2dbe:	1c59      	adds	r1, r3, #1
    2dc0:	687a      	ldr	r2, [r7, #4]
    2dc2:	6051      	str	r1, [r2, #4]
    2dc4:	697a      	ldr	r2, [r7, #20]
    2dc6:	0a12      	lsrs	r2, r2, #8
    2dc8:	b2d2      	uxtb	r2, r2
    2dca:	701a      	strb	r2, [r3, #0]
		}
	}

	ctrl->rxcnt++;
    2dcc:	687b      	ldr	r3, [r7, #4]
    2dce:	68db      	ldr	r3, [r3, #12]
    2dd0:	1c5a      	adds	r2, r3, #1
    2dd2:	687b      	ldr	r3, [r7, #4]
    2dd4:	60da      	str	r2, [r3, #12]

	return true;
    2dd6:	2301      	movs	r3, #1
}
    2dd8:	4618      	mov	r0, r3
    2dda:	3718      	adds	r7, #24
    2ddc:	46bd      	mov	sp, r7
    2dde:	bd80      	pop	{r7, pc}
    2de0:	00001dc5 	.word	0x00001dc5

00002de4 <_spi_tx_check_and_send>:

/** Check interrupt flag of DRE and update transaction runtime information. */
static inline void _spi_tx_check_and_send(void *const hw, const uint32_t iflag, struct _spi_trans_ctrl *ctrl,
                                          uint16_t dummy)
{
    2de4:	b580      	push	{r7, lr}
    2de6:	b086      	sub	sp, #24
    2de8:	af00      	add	r7, sp, #0
    2dea:	60f8      	str	r0, [r7, #12]
    2dec:	60b9      	str	r1, [r7, #8]
    2dee:	607a      	str	r2, [r7, #4]
    2df0:	807b      	strh	r3, [r7, #2]
	uint32_t data;

	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    2df2:	68bb      	ldr	r3, [r7, #8]
    2df4:	f003 0301 	and.w	r3, r3, #1
    2df8:	2b00      	cmp	r3, #0
    2dfa:	d028      	beq.n	2e4e <_spi_tx_check_and_send+0x6a>
		return;
	}

	if (ctrl->txbuf) {
    2dfc:	687b      	ldr	r3, [r7, #4]
    2dfe:	681b      	ldr	r3, [r3, #0]
    2e00:	2b00      	cmp	r3, #0
    2e02:	d018      	beq.n	2e36 <_spi_tx_check_and_send+0x52>
		data = *ctrl->txbuf++;
    2e04:	687b      	ldr	r3, [r7, #4]
    2e06:	681b      	ldr	r3, [r3, #0]
    2e08:	1c59      	adds	r1, r3, #1
    2e0a:	687a      	ldr	r2, [r7, #4]
    2e0c:	6011      	str	r1, [r2, #0]
    2e0e:	781b      	ldrb	r3, [r3, #0]
    2e10:	617b      	str	r3, [r7, #20]

		if (ctrl->char_size > 1) {
    2e12:	687b      	ldr	r3, [r7, #4]
    2e14:	7c1b      	ldrb	r3, [r3, #16]
    2e16:	2b01      	cmp	r3, #1
    2e18:	d90f      	bls.n	2e3a <_spi_tx_check_and_send+0x56>
			data |= (*ctrl->txbuf) << 8;
    2e1a:	687b      	ldr	r3, [r7, #4]
    2e1c:	681b      	ldr	r3, [r3, #0]
    2e1e:	781b      	ldrb	r3, [r3, #0]
    2e20:	021b      	lsls	r3, r3, #8
    2e22:	461a      	mov	r2, r3
    2e24:	697b      	ldr	r3, [r7, #20]
    2e26:	4313      	orrs	r3, r2
    2e28:	617b      	str	r3, [r7, #20]
			ctrl->txbuf++;
    2e2a:	687b      	ldr	r3, [r7, #4]
    2e2c:	681b      	ldr	r3, [r3, #0]
    2e2e:	1c5a      	adds	r2, r3, #1
    2e30:	687b      	ldr	r3, [r7, #4]
    2e32:	601a      	str	r2, [r3, #0]
    2e34:	e001      	b.n	2e3a <_spi_tx_check_and_send+0x56>
		}
	} else {
		data = dummy;
    2e36:	887b      	ldrh	r3, [r7, #2]
    2e38:	617b      	str	r3, [r7, #20]
	}

	ctrl->txcnt++;
    2e3a:	687b      	ldr	r3, [r7, #4]
    2e3c:	689b      	ldr	r3, [r3, #8]
    2e3e:	1c5a      	adds	r2, r3, #1
    2e40:	687b      	ldr	r3, [r7, #4]
    2e42:	609a      	str	r2, [r3, #8]
	hri_sercomspi_write_DATA_reg(hw, data);
    2e44:	6979      	ldr	r1, [r7, #20]
    2e46:	68f8      	ldr	r0, [r7, #12]
    2e48:	4b03      	ldr	r3, [pc, #12]	; (2e58 <_spi_tx_check_and_send+0x74>)
    2e4a:	4798      	blx	r3
    2e4c:	e000      	b.n	2e50 <_spi_tx_check_and_send+0x6c>
		return;
    2e4e:	bf00      	nop
}
    2e50:	3718      	adds	r7, #24
    2e52:	46bd      	mov	sp, r7
    2e54:	bd80      	pop	{r7, pc}
    2e56:	bf00      	nop
    2e58:	00001da9 	.word	0x00001da9

00002e5c <_spi_err_check>:

/** Check interrupt flag of ERROR and update transaction runtime information. */
static inline int32_t _spi_err_check(const uint32_t iflag, void *const hw)
{
    2e5c:	b580      	push	{r7, lr}
    2e5e:	b082      	sub	sp, #8
    2e60:	af00      	add	r7, sp, #0
    2e62:	6078      	str	r0, [r7, #4]
    2e64:	6039      	str	r1, [r7, #0]
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    2e66:	687b      	ldr	r3, [r7, #4]
    2e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
    2e6c:	2b00      	cmp	r3, #0
    2e6e:	d00b      	beq.n	2e88 <_spi_err_check+0x2c>
		hri_sercomspi_clear_STATUS_reg(hw, ~0);
    2e70:	f64f 71ff 	movw	r1, #65535	; 0xffff
    2e74:	6838      	ldr	r0, [r7, #0]
    2e76:	4b07      	ldr	r3, [pc, #28]	; (2e94 <_spi_err_check+0x38>)
    2e78:	4798      	blx	r3
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
    2e7a:	2180      	movs	r1, #128	; 0x80
    2e7c:	6838      	ldr	r0, [r7, #0]
    2e7e:	4b06      	ldr	r3, [pc, #24]	; (2e98 <_spi_err_check+0x3c>)
    2e80:	4798      	blx	r3
		return ERR_OVERFLOW;
    2e82:	f06f 0312 	mvn.w	r3, #18
    2e86:	e000      	b.n	2e8a <_spi_err_check+0x2e>
	}

	return ERR_NONE;
    2e88:	2300      	movs	r3, #0
}
    2e8a:	4618      	mov	r0, r3
    2e8c:	3708      	adds	r7, #8
    2e8e:	46bd      	mov	sp, r7
    2e90:	bd80      	pop	{r7, pc}
    2e92:	bf00      	nop
    2e94:	00001e51 	.word	0x00001e51
    2e98:	00001805 	.word	0x00001805

00002e9c <_spi_m_sync_trans>:

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    2e9c:	b590      	push	{r4, r7, lr}
    2e9e:	b08b      	sub	sp, #44	; 0x2c
    2ea0:	af00      	add	r7, sp, #0
    2ea2:	6078      	str	r0, [r7, #4]
    2ea4:	6039      	str	r1, [r7, #0]
	void *                 hw   = dev->prvt;
    2ea6:	687b      	ldr	r3, [r7, #4]
    2ea8:	681b      	ldr	r3, [r3, #0]
    2eaa:	623b      	str	r3, [r7, #32]
	int32_t                rc   = 0;
    2eac:	2300      	movs	r3, #0
    2eae:	627b      	str	r3, [r7, #36]	; 0x24
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    2eb0:	683b      	ldr	r3, [r7, #0]
    2eb2:	681b      	ldr	r3, [r3, #0]
    2eb4:	60bb      	str	r3, [r7, #8]
    2eb6:	683b      	ldr	r3, [r7, #0]
    2eb8:	685b      	ldr	r3, [r3, #4]
    2eba:	60fb      	str	r3, [r7, #12]
    2ebc:	2300      	movs	r3, #0
    2ebe:	613b      	str	r3, [r7, #16]
    2ec0:	2300      	movs	r3, #0
    2ec2:	617b      	str	r3, [r7, #20]
    2ec4:	687b      	ldr	r3, [r7, #4]
    2ec6:	791b      	ldrb	r3, [r3, #4]
    2ec8:	763b      	strb	r3, [r7, #24]

	ASSERT(dev && hw);
    2eca:	687b      	ldr	r3, [r7, #4]
    2ecc:	2b00      	cmp	r3, #0
    2ece:	d004      	beq.n	2eda <_spi_m_sync_trans+0x3e>
    2ed0:	6a3b      	ldr	r3, [r7, #32]
    2ed2:	2b00      	cmp	r3, #0
    2ed4:	d001      	beq.n	2eda <_spi_m_sync_trans+0x3e>
    2ed6:	2301      	movs	r3, #1
    2ed8:	e000      	b.n	2edc <_spi_m_sync_trans+0x40>
    2eda:	2300      	movs	r3, #0
    2edc:	f003 0301 	and.w	r3, r3, #1
    2ee0:	b2db      	uxtb	r3, r3
    2ee2:	f640 22a3 	movw	r2, #2723	; 0xaa3
    2ee6:	492b      	ldr	r1, [pc, #172]	; (2f94 <_spi_m_sync_trans+0xf8>)
    2ee8:	4618      	mov	r0, r3
    2eea:	4b2b      	ldr	r3, [pc, #172]	; (2f98 <_spi_m_sync_trans+0xfc>)
    2eec:	4798      	blx	r3

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    2eee:	2107      	movs	r1, #7
    2ef0:	6a38      	ldr	r0, [r7, #32]
    2ef2:	4b2a      	ldr	r3, [pc, #168]	; (2f9c <_spi_m_sync_trans+0x100>)
    2ef4:	4798      	blx	r3
    2ef6:	4603      	mov	r3, r0
    2ef8:	2b00      	cmp	r3, #0
    2efa:	d002      	beq.n	2f02 <_spi_m_sync_trans+0x66>
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
    2efc:	f06f 0303 	mvn.w	r3, #3
    2f00:	e043      	b.n	2f8a <_spi_m_sync_trans+0xee>
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    2f02:	6a38      	ldr	r0, [r7, #32]
    2f04:	4b26      	ldr	r3, [pc, #152]	; (2fa0 <_spi_m_sync_trans+0x104>)
    2f06:	4798      	blx	r3
    2f08:	4603      	mov	r3, r0
    2f0a:	f083 0301 	eor.w	r3, r3, #1
    2f0e:	b2db      	uxtb	r3, r3
    2f10:	2b00      	cmp	r3, #0
    2f12:	d002      	beq.n	2f1a <_spi_m_sync_trans+0x7e>
		return ERR_NOT_INITIALIZED;
    2f14:	f06f 0313 	mvn.w	r3, #19
    2f18:	e037      	b.n	2f8a <_spi_m_sync_trans+0xee>
	}

	for (;;) {
		uint32_t iflag = hri_sercomspi_read_INTFLAG_reg(hw);
    2f1a:	6a38      	ldr	r0, [r7, #32]
    2f1c:	4b21      	ldr	r3, [pc, #132]	; (2fa4 <_spi_m_sync_trans+0x108>)
    2f1e:	4798      	blx	r3
    2f20:	4603      	mov	r3, r0
    2f22:	61fb      	str	r3, [r7, #28]

		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
    2f24:	f107 0308 	add.w	r3, r7, #8
    2f28:	461a      	mov	r2, r3
    2f2a:	69f9      	ldr	r1, [r7, #28]
    2f2c:	6a38      	ldr	r0, [r7, #32]
    2f2e:	4b1e      	ldr	r3, [pc, #120]	; (2fa8 <_spi_m_sync_trans+0x10c>)
    2f30:	4798      	blx	r3
    2f32:	4603      	mov	r3, r0
    2f34:	f083 0301 	eor.w	r3, r3, #1
    2f38:	b2db      	uxtb	r3, r3
    2f3a:	2b00      	cmp	r3, #0
    2f3c:	d00b      	beq.n	2f56 <_spi_m_sync_trans+0xba>
			/* In master mode, do not start next byte before previous byte received
			 * to make better output waveform */
			if (ctrl.rxcnt >= ctrl.txcnt) {
    2f3e:	697a      	ldr	r2, [r7, #20]
    2f40:	693b      	ldr	r3, [r7, #16]
    2f42:	429a      	cmp	r2, r3
    2f44:	d307      	bcc.n	2f56 <_spi_m_sync_trans+0xba>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    2f46:	687b      	ldr	r3, [r7, #4]
    2f48:	88db      	ldrh	r3, [r3, #6]
    2f4a:	f107 0208 	add.w	r2, r7, #8
    2f4e:	69f9      	ldr	r1, [r7, #28]
    2f50:	6a38      	ldr	r0, [r7, #32]
    2f52:	4c16      	ldr	r4, [pc, #88]	; (2fac <_spi_m_sync_trans+0x110>)
    2f54:	47a0      	blx	r4
			}
		}

		rc = _spi_err_check(iflag, hw);
    2f56:	6a39      	ldr	r1, [r7, #32]
    2f58:	69f8      	ldr	r0, [r7, #28]
    2f5a:	4b15      	ldr	r3, [pc, #84]	; (2fb0 <_spi_m_sync_trans+0x114>)
    2f5c:	4798      	blx	r3
    2f5e:	6278      	str	r0, [r7, #36]	; 0x24

		if (rc < 0) {
    2f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2f62:	2b00      	cmp	r3, #0
    2f64:	db0c      	blt.n	2f80 <_spi_m_sync_trans+0xe4>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    2f66:	693a      	ldr	r2, [r7, #16]
    2f68:	683b      	ldr	r3, [r7, #0]
    2f6a:	689b      	ldr	r3, [r3, #8]
    2f6c:	429a      	cmp	r2, r3
    2f6e:	d3d4      	bcc.n	2f1a <_spi_m_sync_trans+0x7e>
    2f70:	697a      	ldr	r2, [r7, #20]
    2f72:	683b      	ldr	r3, [r7, #0]
    2f74:	689b      	ldr	r3, [r3, #8]
    2f76:	429a      	cmp	r2, r3
    2f78:	d3cf      	bcc.n	2f1a <_spi_m_sync_trans+0x7e>
			rc = ctrl.txcnt;
    2f7a:	693b      	ldr	r3, [r7, #16]
    2f7c:	627b      	str	r3, [r7, #36]	; 0x24
			break;
    2f7e:	e000      	b.n	2f82 <_spi_m_sync_trans+0xe6>
			break;
    2f80:	bf00      	nop
		}
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);
    2f82:	6a38      	ldr	r0, [r7, #32]
    2f84:	4b0b      	ldr	r3, [pc, #44]	; (2fb4 <_spi_m_sync_trans+0x118>)
    2f86:	4798      	blx	r3

	return rc;
    2f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    2f8a:	4618      	mov	r0, r3
    2f8c:	372c      	adds	r7, #44	; 0x2c
    2f8e:	46bd      	mov	sp, r7
    2f90:	bd90      	pop	{r4, r7, pc}
    2f92:	bf00      	nop
    2f94:	00003438 	.word	0x00003438
    2f98:	0000132d 	.word	0x0000132d
    2f9c:	00001701 	.word	0x00001701
    2fa0:	0000199d 	.word	0x0000199d
    2fa4:	000017eb 	.word	0x000017eb
    2fa8:	00002d79 	.word	0x00002d79
    2fac:	00002de5 	.word	0x00002de5
    2fb0:	00002e5d 	.word	0x00002e5d
    2fb4:	00002d49 	.word	0x00002d49

00002fb8 <hri_port_set_OUT_reg>:
{
    2fb8:	b480      	push	{r7}
    2fba:	b085      	sub	sp, #20
    2fbc:	af00      	add	r7, sp, #0
    2fbe:	60f8      	str	r0, [r7, #12]
    2fc0:	460b      	mov	r3, r1
    2fc2:	607a      	str	r2, [r7, #4]
    2fc4:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2fc6:	7afb      	ldrb	r3, [r7, #11]
    2fc8:	68fa      	ldr	r2, [r7, #12]
    2fca:	01db      	lsls	r3, r3, #7
    2fcc:	4413      	add	r3, r2
    2fce:	3318      	adds	r3, #24
    2fd0:	687a      	ldr	r2, [r7, #4]
    2fd2:	601a      	str	r2, [r3, #0]
}
    2fd4:	bf00      	nop
    2fd6:	3714      	adds	r7, #20
    2fd8:	46bd      	mov	sp, r7
    2fda:	f85d 7b04 	ldr.w	r7, [sp], #4
    2fde:	4770      	bx	lr

00002fe0 <hri_port_clear_OUT_reg>:
{
    2fe0:	b480      	push	{r7}
    2fe2:	b085      	sub	sp, #20
    2fe4:	af00      	add	r7, sp, #0
    2fe6:	60f8      	str	r0, [r7, #12]
    2fe8:	460b      	mov	r3, r1
    2fea:	607a      	str	r2, [r7, #4]
    2fec:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2fee:	7afb      	ldrb	r3, [r7, #11]
    2ff0:	68fa      	ldr	r2, [r7, #12]
    2ff2:	01db      	lsls	r3, r3, #7
    2ff4:	4413      	add	r3, r2
    2ff6:	3314      	adds	r3, #20
    2ff8:	687a      	ldr	r2, [r7, #4]
    2ffa:	601a      	str	r2, [r3, #0]
}
    2ffc:	bf00      	nop
    2ffe:	3714      	adds	r7, #20
    3000:	46bd      	mov	sp, r7
    3002:	f85d 7b04 	ldr.w	r7, [sp], #4
    3006:	4770      	bx	lr

00003008 <_gpio_set_level>:
{
    3008:	b580      	push	{r7, lr}
    300a:	b082      	sub	sp, #8
    300c:	af00      	add	r7, sp, #0
    300e:	4603      	mov	r3, r0
    3010:	6039      	str	r1, [r7, #0]
    3012:	71fb      	strb	r3, [r7, #7]
    3014:	4613      	mov	r3, r2
    3016:	71bb      	strb	r3, [r7, #6]
	if (level) {
    3018:	79bb      	ldrb	r3, [r7, #6]
    301a:	2b00      	cmp	r3, #0
    301c:	d006      	beq.n	302c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
    301e:	79fb      	ldrb	r3, [r7, #7]
    3020:	683a      	ldr	r2, [r7, #0]
    3022:	4619      	mov	r1, r3
    3024:	4806      	ldr	r0, [pc, #24]	; (3040 <_gpio_set_level+0x38>)
    3026:	4b07      	ldr	r3, [pc, #28]	; (3044 <_gpio_set_level+0x3c>)
    3028:	4798      	blx	r3
}
    302a:	e005      	b.n	3038 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
    302c:	79fb      	ldrb	r3, [r7, #7]
    302e:	683a      	ldr	r2, [r7, #0]
    3030:	4619      	mov	r1, r3
    3032:	4803      	ldr	r0, [pc, #12]	; (3040 <_gpio_set_level+0x38>)
    3034:	4b04      	ldr	r3, [pc, #16]	; (3048 <_gpio_set_level+0x40>)
    3036:	4798      	blx	r3
}
    3038:	bf00      	nop
    303a:	3708      	adds	r7, #8
    303c:	46bd      	mov	sp, r7
    303e:	bd80      	pop	{r7, pc}
    3040:	41008000 	.word	0x41008000
    3044:	00002fb9 	.word	0x00002fb9
    3048:	00002fe1 	.word	0x00002fe1

0000304c <gpio_set_pin_level>:
{
    304c:	b580      	push	{r7, lr}
    304e:	b082      	sub	sp, #8
    3050:	af00      	add	r7, sp, #0
    3052:	4603      	mov	r3, r0
    3054:	460a      	mov	r2, r1
    3056:	71fb      	strb	r3, [r7, #7]
    3058:	4613      	mov	r3, r2
    305a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    305c:	79fb      	ldrb	r3, [r7, #7]
    305e:	095b      	lsrs	r3, r3, #5
    3060:	b2d8      	uxtb	r0, r3
    3062:	79fb      	ldrb	r3, [r7, #7]
    3064:	f003 031f 	and.w	r3, r3, #31
    3068:	2201      	movs	r2, #1
    306a:	fa02 f303 	lsl.w	r3, r2, r3
    306e:	79ba      	ldrb	r2, [r7, #6]
    3070:	4619      	mov	r1, r3
    3072:	4b03      	ldr	r3, [pc, #12]	; (3080 <gpio_set_pin_level+0x34>)
    3074:	4798      	blx	r3
}
    3076:	bf00      	nop
    3078:	3708      	adds	r7, #8
    307a:	46bd      	mov	sp, r7
    307c:	bd80      	pop	{r7, pc}
    307e:	bf00      	nop
    3080:	00003009 	.word	0x00003009

00003084 <main>:

uint8_t pot_incr = 0b00000100;
uint8_t pot_decr = 0b00001000;

int main(void)
{
    3084:	b580      	push	{r7, lr}
    3086:	b084      	sub	sp, #16
    3088:	af00      	add	r7, sp, #0
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    308a:	4b51      	ldr	r3, [pc, #324]	; (31d0 <main+0x14c>)
    308c:	4798      	blx	r3

	/* Initialization of the UART communication */
	//usart_sync_register_callback(&EDBG_UART, USART_ASYNC_RXC_CB, rx_cb_USART_0);
	usart_sync_get_io_descriptor(&EDBG_UART, &io_UART);
    308e:	4951      	ldr	r1, [pc, #324]	; (31d4 <main+0x150>)
    3090:	4851      	ldr	r0, [pc, #324]	; (31d8 <main+0x154>)
    3092:	4b52      	ldr	r3, [pc, #328]	; (31dc <main+0x158>)
    3094:	4798      	blx	r3
	usart_sync_enable(&EDBG_UART);
    3096:	4850      	ldr	r0, [pc, #320]	; (31d8 <main+0x154>)
    3098:	4b51      	ldr	r3, [pc, #324]	; (31e0 <main+0x15c>)
    309a:	4798      	blx	r3
	
	/* Initialization of the SPI communication */
	spi_m_sync_get_io_descriptor(&SPI_0, &io_SPI);
    309c:	4951      	ldr	r1, [pc, #324]	; (31e4 <main+0x160>)
    309e:	4852      	ldr	r0, [pc, #328]	; (31e8 <main+0x164>)
    30a0:	4b52      	ldr	r3, [pc, #328]	; (31ec <main+0x168>)
    30a2:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    30a4:	4850      	ldr	r0, [pc, #320]	; (31e8 <main+0x164>)
    30a6:	4b52      	ldr	r3, [pc, #328]	; (31f0 <main+0x16c>)
    30a8:	4798      	blx	r3
	
	gpio_set_pin_level(SPI_CS,false);
    30aa:	2100      	movs	r1, #0
    30ac:	2021      	movs	r0, #33	; 0x21
    30ae:	4b51      	ldr	r3, [pc, #324]	; (31f4 <main+0x170>)
    30b0:	4798      	blx	r3
	for(int i=0; i < 257; i++){
    30b2:	2300      	movs	r3, #0
    30b4:	60fb      	str	r3, [r7, #12]
    30b6:	e009      	b.n	30cc <main+0x48>
		io_write(io_SPI, &pot_incr, 1);
    30b8:	4b4a      	ldr	r3, [pc, #296]	; (31e4 <main+0x160>)
    30ba:	681b      	ldr	r3, [r3, #0]
    30bc:	2201      	movs	r2, #1
    30be:	494e      	ldr	r1, [pc, #312]	; (31f8 <main+0x174>)
    30c0:	4618      	mov	r0, r3
    30c2:	4b4e      	ldr	r3, [pc, #312]	; (31fc <main+0x178>)
    30c4:	4798      	blx	r3
	for(int i=0; i < 257; i++){
    30c6:	68fb      	ldr	r3, [r7, #12]
    30c8:	3301      	adds	r3, #1
    30ca:	60fb      	str	r3, [r7, #12]
    30cc:	68fb      	ldr	r3, [r7, #12]
    30ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    30d2:	ddf1      	ble.n	30b8 <main+0x34>
	}
	gpio_set_pin_level(SPI_CS,true);
    30d4:	2101      	movs	r1, #1
    30d6:	2021      	movs	r0, #33	; 0x21
    30d8:	4b46      	ldr	r3, [pc, #280]	; (31f4 <main+0x170>)
    30da:	4798      	blx	r3
	
	/* Initialization of the I2C communication */
	i2c_m_sync_get_io_descriptor(&I2C_0, &io_I2C);
    30dc:	4948      	ldr	r1, [pc, #288]	; (3200 <main+0x17c>)
    30de:	4849      	ldr	r0, [pc, #292]	; (3204 <main+0x180>)
    30e0:	4b49      	ldr	r3, [pc, #292]	; (3208 <main+0x184>)
    30e2:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    30e4:	4847      	ldr	r0, [pc, #284]	; (3204 <main+0x180>)
    30e6:	4b49      	ldr	r3, [pc, #292]	; (320c <main+0x188>)
    30e8:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, 0x56, I2C_M_SEVEN);
    30ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
    30ee:	2156      	movs	r1, #86	; 0x56
    30f0:	4844      	ldr	r0, [pc, #272]	; (3204 <main+0x180>)
    30f2:	4b47      	ldr	r3, [pc, #284]	; (3210 <main+0x18c>)
    30f4:	4798      	blx	r3
	
	//At the startup read the stored value of the potentiometer value
	io_read(io_I2C,&incr, 1);
    30f6:	4b42      	ldr	r3, [pc, #264]	; (3200 <main+0x17c>)
    30f8:	681b      	ldr	r3, [r3, #0]
    30fa:	2201      	movs	r2, #1
    30fc:	4945      	ldr	r1, [pc, #276]	; (3214 <main+0x190>)
    30fe:	4618      	mov	r0, r3
    3100:	4b45      	ldr	r3, [pc, #276]	; (3218 <main+0x194>)
    3102:	4798      	blx	r3
 	gpio_set_pin_level(SPI_CS,false);
    3104:	2100      	movs	r1, #0
    3106:	2021      	movs	r0, #33	; 0x21
    3108:	4b3a      	ldr	r3, [pc, #232]	; (31f4 <main+0x170>)
    310a:	4798      	blx	r3
 	for(int i=0; i < incr; i++){
    310c:	2300      	movs	r3, #0
    310e:	60bb      	str	r3, [r7, #8]
    3110:	e009      	b.n	3126 <main+0xa2>
 		io_write(io_SPI, &pot_incr, 1);
    3112:	4b34      	ldr	r3, [pc, #208]	; (31e4 <main+0x160>)
    3114:	681b      	ldr	r3, [r3, #0]
    3116:	2201      	movs	r2, #1
    3118:	4937      	ldr	r1, [pc, #220]	; (31f8 <main+0x174>)
    311a:	4618      	mov	r0, r3
    311c:	4b37      	ldr	r3, [pc, #220]	; (31fc <main+0x178>)
    311e:	4798      	blx	r3
 	for(int i=0; i < incr; i++){
    3120:	68bb      	ldr	r3, [r7, #8]
    3122:	3301      	adds	r3, #1
    3124:	60bb      	str	r3, [r7, #8]
    3126:	4b3b      	ldr	r3, [pc, #236]	; (3214 <main+0x190>)
    3128:	681b      	ldr	r3, [r3, #0]
    312a:	68ba      	ldr	r2, [r7, #8]
    312c:	429a      	cmp	r2, r3
    312e:	dbf0      	blt.n	3112 <main+0x8e>
 	}
 	gpio_set_pin_level(SPI_CS,true);
    3130:	2101      	movs	r1, #1
    3132:	2021      	movs	r0, #33	; 0x21
    3134:	4b2f      	ldr	r3, [pc, #188]	; (31f4 <main+0x170>)
    3136:	4798      	blx	r3

	while (1){
		
		//Read input command from terminal
		io_read(io_UART,&buff,1);
    3138:	4b26      	ldr	r3, [pc, #152]	; (31d4 <main+0x150>)
    313a:	681b      	ldr	r3, [r3, #0]
    313c:	2201      	movs	r2, #1
    313e:	4937      	ldr	r1, [pc, #220]	; (321c <main+0x198>)
    3140:	4618      	mov	r0, r3
    3142:	4b35      	ldr	r3, [pc, #212]	; (3218 <main+0x194>)
    3144:	4798      	blx	r3
		
		/* Receive completed */
		gpio_set_pin_level(SPI_CS,false);
    3146:	2100      	movs	r1, #0
    3148:	2021      	movs	r0, #33	; 0x21
    314a:	4b2a      	ldr	r3, [pc, #168]	; (31f4 <main+0x170>)
    314c:	4798      	blx	r3
		for(int i=0; i < incr; i++){
    314e:	2300      	movs	r3, #0
    3150:	607b      	str	r3, [r7, #4]
    3152:	e009      	b.n	3168 <main+0xe4>
			io_write(io_SPI, &pot_decr, 1);
    3154:	4b23      	ldr	r3, [pc, #140]	; (31e4 <main+0x160>)
    3156:	681b      	ldr	r3, [r3, #0]
    3158:	2201      	movs	r2, #1
    315a:	4931      	ldr	r1, [pc, #196]	; (3220 <main+0x19c>)
    315c:	4618      	mov	r0, r3
    315e:	4b27      	ldr	r3, [pc, #156]	; (31fc <main+0x178>)
    3160:	4798      	blx	r3
		for(int i=0; i < incr; i++){
    3162:	687b      	ldr	r3, [r7, #4]
    3164:	3301      	adds	r3, #1
    3166:	607b      	str	r3, [r7, #4]
    3168:	4b2a      	ldr	r3, [pc, #168]	; (3214 <main+0x190>)
    316a:	681b      	ldr	r3, [r3, #0]
    316c:	687a      	ldr	r2, [r7, #4]
    316e:	429a      	cmp	r2, r3
    3170:	dbf0      	blt.n	3154 <main+0xd0>
		}
		gpio_set_pin_level(SPI_CS,true);
    3172:	2101      	movs	r1, #1
    3174:	2021      	movs	r0, #33	; 0x21
    3176:	4b1f      	ldr	r3, [pc, #124]	; (31f4 <main+0x170>)
    3178:	4798      	blx	r3
		
		//Set the number of increment for the potentiometer
		incr = set_duty(buff);
    317a:	4b28      	ldr	r3, [pc, #160]	; (321c <main+0x198>)
    317c:	781b      	ldrb	r3, [r3, #0]
    317e:	4618      	mov	r0, r3
    3180:	4b28      	ldr	r3, [pc, #160]	; (3224 <main+0x1a0>)
    3182:	4798      	blx	r3
    3184:	4602      	mov	r2, r0
    3186:	4b23      	ldr	r3, [pc, #140]	; (3214 <main+0x190>)
    3188:	601a      	str	r2, [r3, #0]
		
		//Send to the potentiometer through the SPI
		gpio_set_pin_level(SPI_CS,false);
    318a:	2100      	movs	r1, #0
    318c:	2021      	movs	r0, #33	; 0x21
    318e:	4b19      	ldr	r3, [pc, #100]	; (31f4 <main+0x170>)
    3190:	4798      	blx	r3
		for(int i=0; i < incr; i++){
    3192:	2300      	movs	r3, #0
    3194:	603b      	str	r3, [r7, #0]
    3196:	e009      	b.n	31ac <main+0x128>
			io_write(io_SPI, &pot_incr, 1);
    3198:	4b12      	ldr	r3, [pc, #72]	; (31e4 <main+0x160>)
    319a:	681b      	ldr	r3, [r3, #0]
    319c:	2201      	movs	r2, #1
    319e:	4916      	ldr	r1, [pc, #88]	; (31f8 <main+0x174>)
    31a0:	4618      	mov	r0, r3
    31a2:	4b16      	ldr	r3, [pc, #88]	; (31fc <main+0x178>)
    31a4:	4798      	blx	r3
		for(int i=0; i < incr; i++){
    31a6:	683b      	ldr	r3, [r7, #0]
    31a8:	3301      	adds	r3, #1
    31aa:	603b      	str	r3, [r7, #0]
    31ac:	4b19      	ldr	r3, [pc, #100]	; (3214 <main+0x190>)
    31ae:	681b      	ldr	r3, [r3, #0]
    31b0:	683a      	ldr	r2, [r7, #0]
    31b2:	429a      	cmp	r2, r3
    31b4:	dbf0      	blt.n	3198 <main+0x114>
		}
		gpio_set_pin_level(SPI_CS,true);
    31b6:	2101      	movs	r1, #1
    31b8:	2021      	movs	r0, #33	; 0x21
    31ba:	4b0e      	ldr	r3, [pc, #56]	; (31f4 <main+0x170>)
    31bc:	4798      	blx	r3
		
		//Write to memory after the new value is sent to the potentiometer
		io_write(io_I2C, &incr, 1);	
    31be:	4b10      	ldr	r3, [pc, #64]	; (3200 <main+0x17c>)
    31c0:	681b      	ldr	r3, [r3, #0]
    31c2:	2201      	movs	r2, #1
    31c4:	4913      	ldr	r1, [pc, #76]	; (3214 <main+0x190>)
    31c6:	4618      	mov	r0, r3
    31c8:	4b0c      	ldr	r3, [pc, #48]	; (31fc <main+0x178>)
    31ca:	4798      	blx	r3
		io_read(io_UART,&buff,1);
    31cc:	e7b4      	b.n	3138 <main+0xb4>
    31ce:	bf00      	nop
    31d0:	000002d1 	.word	0x000002d1
    31d4:	200000b8 	.word	0x200000b8
    31d8:	20000060 	.word	0x20000060
    31dc:	0000118d 	.word	0x0000118d
    31e0:	0000114d 	.word	0x0000114d
    31e4:	200000b4 	.word	0x200000b4
    31e8:	2000006c 	.word	0x2000006c
    31ec:	00001095 	.word	0x00001095
    31f0:	00000f45 	.word	0x00000f45
    31f4:	0000304d 	.word	0x0000304d
    31f8:	20000030 	.word	0x20000030
    31fc:	00000e25 	.word	0x00000e25
    3200:	200000bc 	.word	0x200000bc
    3204:	20000084 	.word	0x20000084
    3208:	00000e03 	.word	0x00000e03
    320c:	00000da9 	.word	0x00000da9
    3210:	00000dc9 	.word	0x00000dc9
    3214:	20000054 	.word	0x20000054
    3218:	00000e75 	.word	0x00000e75
    321c:	20000050 	.word	0x20000050
    3220:	20000031 	.word	0x20000031
    3224:	00003229 	.word	0x00003229

00003228 <set_duty>:
#include <set_duty.h>

int set_duty(uint8_t number){
    3228:	b480      	push	{r7}
    322a:	b083      	sub	sp, #12
    322c:	af00      	add	r7, sp, #0
    322e:	4603      	mov	r3, r0
    3230:	71fb      	strb	r3, [r7, #7]
	// 	number 8 -> ASCII 56 -> binary 111000
	// 	number 9 -> ASCII 57 -> binary 111001
	// 	   +     -> ASCII 43 -> binary 101011
	// 	   -     -> ASCII 45 -> binary 101101

	if(number != 48 && number != 49 && number != 50 && number != 51 && number != 52 && number != 53 && number != 54 && number != 55 && number != 56 && number != 57 && number != 43 && number != 45){
    3232:	79fb      	ldrb	r3, [r7, #7]
    3234:	2b30      	cmp	r3, #48	; 0x30
    3236:	d020      	beq.n	327a <set_duty+0x52>
    3238:	79fb      	ldrb	r3, [r7, #7]
    323a:	2b31      	cmp	r3, #49	; 0x31
    323c:	d01d      	beq.n	327a <set_duty+0x52>
    323e:	79fb      	ldrb	r3, [r7, #7]
    3240:	2b32      	cmp	r3, #50	; 0x32
    3242:	d01a      	beq.n	327a <set_duty+0x52>
    3244:	79fb      	ldrb	r3, [r7, #7]
    3246:	2b33      	cmp	r3, #51	; 0x33
    3248:	d017      	beq.n	327a <set_duty+0x52>
    324a:	79fb      	ldrb	r3, [r7, #7]
    324c:	2b34      	cmp	r3, #52	; 0x34
    324e:	d014      	beq.n	327a <set_duty+0x52>
    3250:	79fb      	ldrb	r3, [r7, #7]
    3252:	2b35      	cmp	r3, #53	; 0x35
    3254:	d011      	beq.n	327a <set_duty+0x52>
    3256:	79fb      	ldrb	r3, [r7, #7]
    3258:	2b36      	cmp	r3, #54	; 0x36
    325a:	d00e      	beq.n	327a <set_duty+0x52>
    325c:	79fb      	ldrb	r3, [r7, #7]
    325e:	2b37      	cmp	r3, #55	; 0x37
    3260:	d00b      	beq.n	327a <set_duty+0x52>
    3262:	79fb      	ldrb	r3, [r7, #7]
    3264:	2b38      	cmp	r3, #56	; 0x38
    3266:	d008      	beq.n	327a <set_duty+0x52>
    3268:	79fb      	ldrb	r3, [r7, #7]
    326a:	2b39      	cmp	r3, #57	; 0x39
    326c:	d005      	beq.n	327a <set_duty+0x52>
    326e:	79fb      	ldrb	r3, [r7, #7]
    3270:	2b2b      	cmp	r3, #43	; 0x2b
    3272:	d002      	beq.n	327a <set_duty+0x52>
    3274:	79fb      	ldrb	r3, [r7, #7]
    3276:	2b2d      	cmp	r3, #45	; 0x2d
    3278:	d102      	bne.n	3280 <set_duty+0x58>
		}else{
		CurrentState = number;
    327a:	79fb      	ldrb	r3, [r7, #7]
    327c:	4a39      	ldr	r2, [pc, #228]	; (3364 <set_duty+0x13c>)
    327e:	6013      	str	r3, [r2, #0]
	}
	
	switch (CurrentState){
    3280:	4b38      	ldr	r3, [pc, #224]	; (3364 <set_duty+0x13c>)
    3282:	681b      	ldr	r3, [r3, #0]
    3284:	3b2b      	subs	r3, #43	; 0x2b
    3286:	2b0e      	cmp	r3, #14
    3288:	d854      	bhi.n	3334 <set_duty+0x10c>
    328a:	a201      	add	r2, pc, #4	; (adr r2, 3290 <set_duty+0x68>)
    328c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3290:	00003329 	.word	0x00003329
    3294:	00003335 	.word	0x00003335
    3298:	0000331d 	.word	0x0000331d
    329c:	00003335 	.word	0x00003335
    32a0:	00003335 	.word	0x00003335
    32a4:	000032cd 	.word	0x000032cd
    32a8:	000032d5 	.word	0x000032d5
    32ac:	000032dd 	.word	0x000032dd
    32b0:	000032e5 	.word	0x000032e5
    32b4:	000032ed 	.word	0x000032ed
    32b8:	000032f5 	.word	0x000032f5
    32bc:	000032fd 	.word	0x000032fd
    32c0:	00003305 	.word	0x00003305
    32c4:	0000330d 	.word	0x0000330d
    32c8:	00003315 	.word	0x00003315
		case 48:
		output = 255;
    32cc:	4b26      	ldr	r3, [pc, #152]	; (3368 <set_duty+0x140>)
    32ce:	22ff      	movs	r2, #255	; 0xff
    32d0:	601a      	str	r2, [r3, #0]
		break;
    32d2:	e02f      	b.n	3334 <set_duty+0x10c>
		case 49:
		output = 220;
    32d4:	4b24      	ldr	r3, [pc, #144]	; (3368 <set_duty+0x140>)
    32d6:	22dc      	movs	r2, #220	; 0xdc
    32d8:	601a      	str	r2, [r3, #0]
		break;
    32da:	e02b      	b.n	3334 <set_duty+0x10c>
		case 50:
		output = 180;
    32dc:	4b22      	ldr	r3, [pc, #136]	; (3368 <set_duty+0x140>)
    32de:	22b4      	movs	r2, #180	; 0xb4
    32e0:	601a      	str	r2, [r3, #0]
		break;
    32e2:	e027      	b.n	3334 <set_duty+0x10c>
		case 51:
		output = 160;
    32e4:	4b20      	ldr	r3, [pc, #128]	; (3368 <set_duty+0x140>)
    32e6:	22a0      	movs	r2, #160	; 0xa0
    32e8:	601a      	str	r2, [r3, #0]
		break;
    32ea:	e023      	b.n	3334 <set_duty+0x10c>
		case 52:
		output = 125;
    32ec:	4b1e      	ldr	r3, [pc, #120]	; (3368 <set_duty+0x140>)
    32ee:	227d      	movs	r2, #125	; 0x7d
    32f0:	601a      	str	r2, [r3, #0]
		break;
    32f2:	e01f      	b.n	3334 <set_duty+0x10c>
		case 53:
		output = 100;
    32f4:	4b1c      	ldr	r3, [pc, #112]	; (3368 <set_duty+0x140>)
    32f6:	2264      	movs	r2, #100	; 0x64
    32f8:	601a      	str	r2, [r3, #0]
		break;
    32fa:	e01b      	b.n	3334 <set_duty+0x10c>
		case 54:
		output = 75;
    32fc:	4b1a      	ldr	r3, [pc, #104]	; (3368 <set_duty+0x140>)
    32fe:	224b      	movs	r2, #75	; 0x4b
    3300:	601a      	str	r2, [r3, #0]
		break;
    3302:	e017      	b.n	3334 <set_duty+0x10c>
		case 55:
		output = 50;
    3304:	4b18      	ldr	r3, [pc, #96]	; (3368 <set_duty+0x140>)
    3306:	2232      	movs	r2, #50	; 0x32
    3308:	601a      	str	r2, [r3, #0]
		break;
    330a:	e013      	b.n	3334 <set_duty+0x10c>
		case 56:
		output = 25;
    330c:	4b16      	ldr	r3, [pc, #88]	; (3368 <set_duty+0x140>)
    330e:	2219      	movs	r2, #25
    3310:	601a      	str	r2, [r3, #0]
		break;
    3312:	e00f      	b.n	3334 <set_duty+0x10c>
		case 57:
		output = 0;
    3314:	4b14      	ldr	r3, [pc, #80]	; (3368 <set_duty+0x140>)
    3316:	2200      	movs	r2, #0
    3318:	601a      	str	r2, [r3, #0]
		break;
    331a:	e00b      	b.n	3334 <set_duty+0x10c>
		case 45:
		output += 25;
    331c:	4b12      	ldr	r3, [pc, #72]	; (3368 <set_duty+0x140>)
    331e:	681b      	ldr	r3, [r3, #0]
    3320:	3319      	adds	r3, #25
    3322:	4a11      	ldr	r2, [pc, #68]	; (3368 <set_duty+0x140>)
    3324:	6013      	str	r3, [r2, #0]
		break;
    3326:	e005      	b.n	3334 <set_duty+0x10c>
		case 43:
		output -= 25;
    3328:	4b0f      	ldr	r3, [pc, #60]	; (3368 <set_duty+0x140>)
    332a:	681b      	ldr	r3, [r3, #0]
    332c:	3b19      	subs	r3, #25
    332e:	4a0e      	ldr	r2, [pc, #56]	; (3368 <set_duty+0x140>)
    3330:	6013      	str	r3, [r2, #0]
		break;
    3332:	bf00      	nop
	}
	
	//check that the value of duty is between 0 and 1
	if(output >= 250){
    3334:	4b0c      	ldr	r3, [pc, #48]	; (3368 <set_duty+0x140>)
    3336:	681b      	ldr	r3, [r3, #0]
    3338:	2bf9      	cmp	r3, #249	; 0xf9
    333a:	dd03      	ble.n	3344 <set_duty+0x11c>
		output = 250;
    333c:	4b0a      	ldr	r3, [pc, #40]	; (3368 <set_duty+0x140>)
    333e:	22fa      	movs	r2, #250	; 0xfa
    3340:	601a      	str	r2, [r3, #0]
    3342:	e006      	b.n	3352 <set_duty+0x12a>
		}else if(output <= 0){
    3344:	4b08      	ldr	r3, [pc, #32]	; (3368 <set_duty+0x140>)
    3346:	681b      	ldr	r3, [r3, #0]
    3348:	2b00      	cmp	r3, #0
    334a:	dc02      	bgt.n	3352 <set_duty+0x12a>
		output = 0;
    334c:	4b06      	ldr	r3, [pc, #24]	; (3368 <set_duty+0x140>)
    334e:	2200      	movs	r2, #0
    3350:	601a      	str	r2, [r3, #0]
	}
	return output;
    3352:	4b05      	ldr	r3, [pc, #20]	; (3368 <set_duty+0x140>)
    3354:	681b      	ldr	r3, [r3, #0]
    3356:	4618      	mov	r0, r3
    3358:	370c      	adds	r7, #12
    335a:	46bd      	mov	sp, r7
    335c:	f85d 7b04 	ldr.w	r7, [sp], #4
    3360:	4770      	bx	lr
    3362:	bf00      	nop
    3364:	20000058 	.word	0x20000058
    3368:	2000005c 	.word	0x2000005c

0000336c <__libc_init_array>:
    336c:	b570      	push	{r4, r5, r6, lr}
    336e:	4e0d      	ldr	r6, [pc, #52]	; (33a4 <__libc_init_array+0x38>)
    3370:	4c0d      	ldr	r4, [pc, #52]	; (33a8 <__libc_init_array+0x3c>)
    3372:	1ba4      	subs	r4, r4, r6
    3374:	10a4      	asrs	r4, r4, #2
    3376:	2500      	movs	r5, #0
    3378:	42a5      	cmp	r5, r4
    337a:	d109      	bne.n	3390 <__libc_init_array+0x24>
    337c:	4e0b      	ldr	r6, [pc, #44]	; (33ac <__libc_init_array+0x40>)
    337e:	4c0c      	ldr	r4, [pc, #48]	; (33b0 <__libc_init_array+0x44>)
    3380:	f000 f882 	bl	3488 <_init>
    3384:	1ba4      	subs	r4, r4, r6
    3386:	10a4      	asrs	r4, r4, #2
    3388:	2500      	movs	r5, #0
    338a:	42a5      	cmp	r5, r4
    338c:	d105      	bne.n	339a <__libc_init_array+0x2e>
    338e:	bd70      	pop	{r4, r5, r6, pc}
    3390:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    3394:	4798      	blx	r3
    3396:	3501      	adds	r5, #1
    3398:	e7ee      	b.n	3378 <__libc_init_array+0xc>
    339a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    339e:	4798      	blx	r3
    33a0:	3501      	adds	r5, #1
    33a2:	e7f2      	b.n	338a <__libc_init_array+0x1e>
    33a4:	00003494 	.word	0x00003494
    33a8:	00003494 	.word	0x00003494
    33ac:	00003494 	.word	0x00003494
    33b0:	00003498 	.word	0x00003498
    33b4:	682f2e2e 	.word	0x682f2e2e
    33b8:	702f6c70 	.word	0x702f6c70
    33bc:	2f74726f 	.word	0x2f74726f
    33c0:	5f6c7068 	.word	0x5f6c7068
    33c4:	6f697067 	.word	0x6f697067
    33c8:	7361625f 	.word	0x7361625f
    33cc:	00682e65 	.word	0x00682e65
    33d0:	682f2e2e 	.word	0x682f2e2e
    33d4:	732f6c61 	.word	0x732f6c61
    33d8:	682f6372 	.word	0x682f6372
    33dc:	695f6c61 	.word	0x695f6c61
    33e0:	6d5f6332 	.word	0x6d5f6332
    33e4:	6e79735f 	.word	0x6e79735f
    33e8:	00632e63 	.word	0x00632e63
    33ec:	682f2e2e 	.word	0x682f2e2e
    33f0:	732f6c61 	.word	0x732f6c61
    33f4:	682f6372 	.word	0x682f6372
    33f8:	695f6c61 	.word	0x695f6c61
    33fc:	00632e6f 	.word	0x00632e6f
    3400:	682f2e2e 	.word	0x682f2e2e
    3404:	732f6c61 	.word	0x732f6c61
    3408:	682f6372 	.word	0x682f6372
    340c:	735f6c61 	.word	0x735f6c61
    3410:	6d5f6970 	.word	0x6d5f6970
    3414:	6e79735f 	.word	0x6e79735f
    3418:	00632e63 	.word	0x00632e63
    341c:	682f2e2e 	.word	0x682f2e2e
    3420:	732f6c61 	.word	0x732f6c61
    3424:	682f6372 	.word	0x682f6372
    3428:	755f6c61 	.word	0x755f6c61
    342c:	74726173 	.word	0x74726173
    3430:	6e79735f 	.word	0x6e79735f
    3434:	00632e63 	.word	0x00632e63
    3438:	682f2e2e 	.word	0x682f2e2e
    343c:	732f6c70 	.word	0x732f6c70
    3440:	6f637265 	.word	0x6f637265
    3444:	70682f6d 	.word	0x70682f6d
    3448:	65735f6c 	.word	0x65735f6c
    344c:	6d6f6372 	.word	0x6d6f6372
    3450:	0000632e 	.word	0x0000632e
    3454:	40003000 	.word	0x40003000
    3458:	40003400 	.word	0x40003400
    345c:	41012000 	.word	0x41012000
    3460:	41014000 	.word	0x41014000
    3464:	43000000 	.word	0x43000000
    3468:	43000400 	.word	0x43000400
    346c:	43000800 	.word	0x43000800
    3470:	43000c00 	.word	0x43000c00

00003474 <sercomspi_regs>:
    3474:	0020000c 00020000 00000000 01ff00ff     .. .............
    3484:	00000006                                ....

00003488 <_init>:
    3488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    348a:	bf00      	nop
    348c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    348e:	bc08      	pop	{r3}
    3490:	469e      	mov	lr, r3
    3492:	4770      	bx	lr

00003494 <__init_array_start>:
    3494:	00000289 	.word	0x00000289

00003498 <_fini>:
    3498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    349a:	bf00      	nop
    349c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    349e:	bc08      	pop	{r3}
    34a0:	469e      	mov	lr, r3
    34a2:	4770      	bx	lr

000034a4 <__fini_array_start>:
    34a4:	00000265 	.word	0x00000265
