EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# DSPIC30F3012-30I/P
#
DEF DSPIC30F3012-30I/P U 0 40 Y Y 1 L N
F0 "U" -245 1012 50 H V L BNN
F1 "DSPIC30F3012-30I/P" -353 -1288 50 H V L BNN
F2 "DIP254P762X533-18" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "9385860" 0 0 50 H I L BNN "OC_FARNELL"
F5 "DSPIC30F3012-30I/P" 0 0 50 H I L BNN "MPN"
F6 "DIP-18" 0 0 50 H I L BNN "PACKAGE"
F7 "71J3656" 0 0 50 H I L BNN "OC_NEWARK"
F8 "Microchip" 0 0 50 H I L BNN "SUPPLIER"
DRAW
S -1900 -1100 1900 900 0 0 6 f
X VDD 14 -2100 700 200 R 40 40 0 0 W 
X AVDD 18 -2100 600 200 R 40 40 0 0 W 
X ~MCLR 1 -2100 400 200 R 40 40 0 0 I 
X OSC1/CLKI 6 -2100 300 200 R 40 40 0 0 I 
X EMUD3/AN0/VREF+/CN2/RB0 2 -2100 100 200 R 40 40 0 0 B 
X EMUC3/AN1/VREF-/CN3/RB1 3 -2100 0 200 R 40 40 0 0 B 
X AN2/~SS1/LVDIN/CN4/RB2 4 -2100 -100 200 R 40 40 0 0 B 
X AN3/CN5/RB3 5 -2100 -200 200 R 40 40 0 0 B 
X PGD/EMUD/AN4/U1TX/SDO1/SCL/CN6/RB4 11 -2100 -300 200 R 40 40 0 0 B 
X PGC/EMUC/AN5/U1RX/SDI1/SDA/CN7/RB5 12 -2100 -400 200 R 40 40 0 0 B 
X AN6/SCK1/INT0/OCFA/RB6 16 -2100 -500 200 R 40 40 0 0 B 
X EMUD2/AN7/OC2/IC2/INT2/RB7 15 -2100 -600 200 R 40 40 0 0 B 
X VSS 13 -2100 -800 200 R 40 40 0 0 B 
X AVSS 17 -2100 -900 200 R 40 40 0 0 W 
X EMUC2/OC1/IC1/INT1/RD0 10 2100 700 200 L 40 40 0 0 B 
X EMUD1/SOSCI/T2CK/U1ATX/CN1/RC13 8 2100 500 200 L 40 40 0 0 B 
X EMUC1/SOSCO/T1CK/U1ARX/CN0/RC14 9 2100 400 200 L 40 40 0 0 B 
X OSC2/CLKO/RC15 7 2100 300 200 L 40 40 0 0 B 
ENDDRAW
ENDDEF
#
# End Library