// Seed: 2371068300
module module_0;
  always @(posedge id_0 == id_0 or posedge 1) begin : LABEL_0
    wait (id_10);
    if (id_0) begin : LABEL_0
      id_6 <= 1'b0;
    end
    if (1) id_6 <= 1'b0;
  end
  assign module_1.id_0 = 0;
  wire id_11;
  module_2 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output wire id_2
);
  tri0 id_4 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = (1) ? 1 : 1;
  integer id_4 (
      id_2,
      1'b0,
      1
  );
  wire id_5;
endmodule
