// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pp_pipeline_accel_scaleCompute_17_42_20_48_16_1_s (
        ap_ready,
        currindex,
        inscale,
        ap_return
);


output   ap_ready;
input  [31:0] currindex;
input  [47:0] inscale;
output  [41:0] ap_return;

wire   [19:0] trunc_ln884_fu_34_p1;
wire   [41:0] lhs_fu_38_p3;
wire  signed [41:0] ret_V_2_fu_46_p2;
wire   [47:0] r_V_1_fu_60_p0;
wire   [73:0] r_V_1_fu_60_p2;
wire   [73:0] ret_V_fu_66_p2;
wire   [73:0] r_V_1_fu_60_p00;

pp_pipeline_accel_mul_48ns_42s_74_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 74 ))
mul_48ns_42s_74_1_1_U187(
    .din0(r_V_1_fu_60_p0),
    .din1(ret_V_2_fu_46_p2),
    .dout(r_V_1_fu_60_p2)
);

assign ap_ready = 1'b1;

assign ap_return = {{ret_V_fu_66_p2[73:32]}};

assign lhs_fu_38_p3 = {{trunc_ln884_fu_34_p1}, {22'd0}};

assign r_V_1_fu_60_p0 = r_V_1_fu_60_p00;

assign r_V_1_fu_60_p00 = inscale;

assign ret_V_2_fu_46_p2 = (lhs_fu_38_p3 | 42'd2097152);

assign ret_V_fu_66_p2 = ($signed(r_V_1_fu_60_p2) + $signed(74'd18889456924279326113792));

assign trunc_ln884_fu_34_p1 = currindex[19:0];

endmodule //pp_pipeline_accel_scaleCompute_17_42_20_48_16_1_s
