// SPDX-FileCopyrightText: © 2026 Andreas Wendleder
// SPDX-License-Identifier: CERN-OHL-S-2.0

package borg.link

import chisel3._
import chisel3.util._
import borg.{BorgMmioIf, GpuMemIO}
import hutt.HuttBus

class BorgLinkMasterIO(val p: LinkParams) extends Bundle with BorgMmioIf {

  /** Deliberately identical to `BorgIO`'s `mmio`, so this is a drop-in for Borg. */
  val mmio = Flipped(new HuttBus(10))

  /** Deliberately identical to `BorgIO`'s `gpuMem`, likewise. */
  val gpuMem = new GpuMemIO

  val dnPins = Output(new LinkPins(p.w))
  val upPins = Input(new LinkPins(p.w))

  /** Credit the far side returns for our M.A packets. */
  val dnCred = Input(Bool())

  /** Credit we return for consumed V.A packets. */
  val upCred = Output(Bool())

  val linkFast = Input(Bool())
  /** `link_narrow` strap: halve the lanes at runtime. Only load-bearing when
    * the build is narrowCapable; see LinkParams. */
  val narrow   = Input(Bool())

  /** The ASIC's `link_up` pin. */
  val farLinkUp = Input(Bool())

  val linkUp  = Output(Bool())
  val linkErr = Output(Bool())
}

/** FPGA-side link adapter -- the mirror of [[BorgLinkSlave]].
  *
  * The single most useful property of this module is that its IO is '''identical
  * to `BorgIO`'s''' `mmio` + `gpuMem`.  `Peripherals.scala` can therefore select
  * between a local `Borg` and this adapter behind one `borgIf` handle, and the rest
  * of the SoC -- address decode, arbitration, `wireGpuMem()`, HDMI scanout,
  * firmware, `borgvk` -- cannot tell which is underneath.
  *
  * That is what makes the whole bridge testable on the ULX3S with Borg still on the
  * FPGA, long before any silicon exists (rung A of the on-hardware ladder).
  *
  * It also defines the beat phase for the system: the master's divider free-runs and
  * it drives a training pattern until the slave reports `link_up` on a pin.
  */
class BorgLinkMaster(val p: LinkParams) extends Module {
  val io = IO(new BorgLinkMasterIO(p))

  val clkgen = Module(new BorgLinkClockGen(p, isMaster = true))
  val tx     = Module(new LinkTx(p))
  val rx     = Module(new LinkRx(p, isDn = false))

  clkgen.io.linkFast  := io.linkFast
  clkgen.io.narrow    := io.narrow
  clkgen.io.farLinkUp := io.farLinkUp
  clkgen.io.rxPins    := DontCare

  val beatEn = clkgen.io.beatEn
  val linkUp = clkgen.io.linkUp
  io.linkUp := linkUp

  tx.io.beatEn := beatEn
  tx.io.narrow := io.narrow
  rx.io.beatEn := beatEn
  rx.io.narrow := io.narrow
  rx.io.pins   := io.upPins

  // Drive the training pattern until the far side reports it has locked phase.
  io.dnPins := Mux(clkgen.io.trainActive, clkgen.io.trainPins, tx.io.pins)

  // Errors are only latched from a defined resynchronization point: the first
  // idle beat seen after link_up. Until then the receiver may still be chewing
  // on the far side's training pattern -- link_up rises here as soon as the
  // phase locks, but the master only stops training once farLinkUp has
  // propagated back, so training beats (which carry v=1) are still arriving and
  // get decoded as packets. Whether that leaves the receiver mid-packet when
  // training stops depends purely on how the training word happens to decode:
  // at w=16 it forms a 1-flit packet and completes every beat, at w=8 the two
  // beats assemble into a 3-flit header and it does not. Gating on the gap --
  // which LinkTx guarantees between packets, and which is the same
  // resynchronization point a real framing error recovers through -- makes that
  // an implementation detail rather than something the strap position can turn
  // into a spurious link_err.
  // RegNext to sit in the same cycle LinkRx does: it acts on a registered
  // capture of the pins, so gating on the raw pin would arm `synced` on the very
  // cycle the receiver aborts and latch the error we are trying to suppress.
  val idleSeen = RegNext(linkUp && !io.upPins.v, false.B)
  val synced   = RegInit(false.B)
  when(idleSeen) { synced := true.B }

  val errSticky = RegInit(false.B)
  when(rx.io.err && linkUp && synced) { errSticky := true.B }
  io.linkErr := errSticky

  val rxFire  = rx.io.out.valid && linkUp
  val rxHdr   = rx.io.hdr
  val rxIsV   = rxHdr.chan === LinkChan.V // V.A request from Borg
  val rxIsM   = rxHdr.chan === LinkChan.M // M.D response to one of our requests
  val rxFirst = rx.io.out.bits.first
  val rxFlit  = rx.io.out.bits.flit
  val rxIdx   = rx.io.out.bits.idx

  // ==========================================================================
  // MMIO path: SoC request -> M.A on DN, M.D back on UP -> SoC response
  // ==========================================================================
  val sMIdle :: sMSend :: sMWait :: sMResp :: Nil = Enum(4)
  val mState = RegInit(sMIdle)

  val mAddr  = Reg(UInt(10.W))
  val mSize  = Reg(UInt(2.W))
  val mWrite = Reg(Bool())
  val mData  = Reg(UInt(32.W))
  val mResp  = Reg(UInt(32.W))
  val mFlit  = RegInit(0.U(2.W))

  val mCredit = Module(new CreditCounter(p.creditDepth))
  mCredit.io.returnPin := io.dnCred

  io.mmio.req.ready := (mState === sMIdle) && linkUp && mCredit.io.available

  when(io.mmio.req.fire) {
    mAddr  := io.mmio.req.bits.addr
    mData  := io.mmio.req.bits.data
    mWrite := io.mmio.req.bits.write
    mSize  := io.mmio.req.bits.size
    mFlit  := 0.U
    mState := sMSend
  }

  val mSendLen = Mux(mWrite, 3.U, 1.U)
  val mHdr = LinkHeader(
    LinkChan.M,
    Mux(mWrite, TLOpcode.PutFullData, TLOpcode.Get),
    LinkHeader.mmioPayload(mSize, mAddr)
  ).asUInt

  tx.io.a.valid := mState === sMSend
  tx.io.a.bits.flit := MuxLookup(mFlit, mHdr)(
    Seq(0.U -> mHdr, 1.U -> mData(15, 0), 2.U -> mData(31, 16))
  )
  tx.io.a.bits.last := mFlit === (mSendLen - 1.U)

  mCredit.io.consume := tx.io.a.fire && tx.io.a.bits.last

  when(mState === sMSend && tx.io.a.fire) {
    when(tx.io.a.bits.last) {
      mState := sMWait
    }.otherwise {
      mFlit := mFlit + 1.U
    }
  }

  when(mState === sMWait && rxFire && rxIsM) {
    when(rxHdr.opcode === TLOpcode.AccessAckData) {
      when(rxIdx === 1.U) { mResp := Cat(mResp(31, 16), rxFlit) }
        .elsewhen(rxIdx === 2.U) {
          mResp  := Cat(rxFlit, mResp(15, 0))
          mState := sMResp
        }
    }.otherwise {
      // AccessAck: write complete, resp.bits is don't-care for writes.
      mState := sMResp
    }
  }

  io.mmio.resp.valid := mState === sMResp
  io.mmio.resp.bits  := mResp
  when(io.mmio.resp.fire) { mState := sMIdle }

  // ==========================================================================
  // gpuMem path: V.A in on UP -> replay on the local memory port -> V.D on DN
  // ==========================================================================
  val sVIdle :: sVAddr :: sVCollect :: sVIssue :: sVSend :: Nil = Enum(5)
  val vState = RegInit(sVIdle)

  val vAddr     = Reg(UInt(25.W))
  val vWrite    = Reg(Bool())
  val vWlenLog2 = Reg(UInt(3.W))
  val vBuf      = Reg(Vec(p.maxBurst, UInt(16.W)))
  val vCnt      = RegInit(0.U(log2Ceil(p.maxBurst + 1).W))
  val vFlit     = RegInit(0.U(2.W))
  val vData     = Reg(UInt(32.W))

  val vWords = (1.U << vWlenLog2).asUInt
  // vCnt is sized to count up to maxBurst inclusive (as a completion check
  // below), one bit wider than a bare index into the maxBurst-entry vBuf.
  val vCntIdx = vCnt(log2Ceil(p.maxBurst) - 1, 0)

  io.gpuMem.addr  := vAddr
  io.gpuMem.req   := (vState === sVIssue) && !vWrite
  io.gpuMem.wr    := (vState === sVIssue) && vWrite
  // A header claiming wlenLog2 > maxBurstLog2 is already rejected by LinkRx's
  // length check, so vWords cannot exceed maxBurst here.
  io.gpuMem.wlen  := vWords(6, 0)
  io.gpuMem.wdata := vBuf(vCntIdx)

  val vCredRet = RegInit(false.B)
  io.upCred := vCredRet

  switch(vState) {
    is(sVIdle) {
      when(rxFire && rxIsV && rxFirst) {
        vWrite    := rxHdr.opcode =/= TLOpcode.Get
        vWlenLog2 := LinkHeader.vramWlenLog2(rxHdr)
        vAddr     := Cat(LinkHeader.vramAddrHi(rxHdr), 0.U(16.W))
        vCnt      := 0.U
        vState    := sVAddr
      }
    }
    is(sVAddr) {
      when(rxFire) {
        vAddr := Cat(vAddr(24, 16), rxFlit)
        when(vWrite) { vState := sVCollect }.otherwise { vState := sVIssue }
      }
    }
    is(sVCollect) {
      when(rxFire) {
        vBuf(vCntIdx) := rxFlit
        vCnt       := vCnt + 1.U
        when(vCnt === (vWords - 1.U)) {
          vCnt   := 0.U
          vState := sVIssue
        }
      }
    }
    is(sVIssue) {
      // Advance the burst word on each waccept, exactly as Borg would locally.
      when(io.gpuMem.waccept) { vCnt := vCnt + 1.U }
      when(io.gpuMem.ready) {
        vData  := io.gpuMem.data
        vCnt   := 0.U
        vFlit  := 0.U
        vState := sVSend
      }
    }
    is(sVSend) { /* advanced by the transmit handshake below */ }
  }

  val vSendLen = Mux(vWrite, 1.U, 3.U)
  val vHdr = LinkHeader(
    LinkChan.V,
    Mux(vWrite, TLOpcode.AccessAck, TLOpcode.AccessAckData),
    0.U
  ).asUInt

  tx.io.d.valid := vState === sVSend
  tx.io.d.bits.flit := MuxLookup(vFlit, vHdr)(
    Seq(0.U -> vHdr, 1.U -> vData(15, 0), 2.U -> vData(31, 16))
  )
  tx.io.d.bits.last := vFlit === (vSendLen - 1.U)

  when(vState === sVSend && tx.io.d.fire) {
    when(tx.io.d.bits.last) {
      vState   := sVIdle
      vCredRet := !vCredRet
    }.otherwise {
      vFlit := vFlit + 1.U
    }
  }
}
