#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 19 14:52:08 2020
# Process ID: 23812
# Current directory: D:/code/zed-68k
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24544 D:\code\zed-68k\zed68k.xpr
# Log file: D:/code/zed-68k/vivado.log
# Journal file: D:/code/zed-68k\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/code/zed-68k/zed68k.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_control.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_interrupt_controller.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_opcode_decoder.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_address_registers.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_data_registers.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_alu.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_shifter.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_bus_interface.vhd] -no_script -reset -force -quiet
remove_files  {D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_control.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_interrupt_controller.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_opcode_decoder.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_address_registers.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_data_registers.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_alu.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_shifter.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_bus_interface.vhd}
file delete -force D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_control.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_interrupt_controller.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_opcode_decoder.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_address_registers.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_data_registers.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_alu.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_shifter.vhd D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_bus_interface.vhd
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_top_soc.vhd] -no_script -reset -force -quiet
remove_files  D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_top_soc.vhd
file delete -force D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_top_soc.vhd
export_ip_user_files -of_objects  [get_files D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_top.vhd] -no_script -reset -force -quiet
remove_files  D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_top.vhd
file delete -force D:/code/zed-68k/zed68k.srcs/sources_1/imports/68K00/wf68k00ip_top.vhd
open_project D:/code/multicomp/zedmulti/zedmulti.xpr
update_compile_order -fileset sources_1
current_project zed68k
close_project
create_project spimem D:/code/spi_memory -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
file mkdir D:/code/spi_memory/spimem.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/code/spi_memory/spimem.srcs/sim_1/new/spi_tb.vhd w ]
add_files -fileset sim_1 D:/code/spi_memory/spimem.srcs/sim_1/new/spi_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes D:/downloads/23LCV1024.v
import_files -fileset sim_1 -norecurse D:/downloads/23LCV1024.v
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes D:/downloads/sd_controller.vhd
import_files -norecurse D:/downloads/sd_controller.vhd
update_compile_order -fileset sources_1
current_project zedmulti
current_project spimem
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property location {0.5 -73 -120} [get_bd_cells dist_mem_gen_0]
set_property  ip_repo_paths  D:/xilinx/Downloads/vivado-library-master/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodSF3:1.0 PmodSF3_0
endgroup
delete_bd_objs [get_bd_cells PmodSF3_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:iomodule:3.1 iomodule_0
endgroup
delete_bd_objs [get_bd_cells iomodule_0]
delete_bd_objs [get_bd_cells dist_mem_gen_0]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
export_ip_user_files -of_objects  [get_files D:/code/spi_memory/spimem.srcs/sources_1/imports/downloads/sd_controller.vhd] -no_script -reset -force -quiet
remove_files  D:/code/spi_memory/spimem.srcs/sources_1/imports/downloads/sd_controller.vhd
file delete -force D:/code/spi_memory/spimem.srcs/sources_1/imports/downloads/sd_controller.vhd
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes D:/xilinx/Downloads/flashmemory/spiflashcontroller/trunk/spi_ctrl.vhd
import_files -norecurse D:/xilinx/Downloads/flashmemory/spiflashcontroller/trunk/spi_ctrl.vhd
export_ip_user_files -of_objects  [get_files D:/code/spi_memory/spimem.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/code/spi_memory/spimem.srcs/sources_1/bd/design_1/design_1.bd
file delete -force D:/code/spi_memory/spimem.srcs/sources_1/bd/design_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes D:/xilinx/Downloads/flashmemory/spiflashcontroller/trunk/tb_spi_ctrl.vhd
import_files -fileset sim_1 -norecurse D:/xilinx/Downloads/flashmemory/spiflashcontroller/trunk/tb_spi_ctrl.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property library work [get_files  D:/code/spi_memory/spimem.srcs/sim_1/imports/downloads/23LCV1024.v]
update_compile_order -fileset sim_1
launch_simulation
move_files -fileset sim_1 [get_files  D:/code/spi_memory/spimem.srcs/sources_1/imports/trunk/spi_ctrl.vhd]
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  D:/code/spi_memory/spimem.srcs/sources_1/imports/trunk/spi_ctrl.vhd]
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
set_property library xil_defaultlib [get_files  D:/code/spi_memory/spimem.srcs/sim_1/imports/downloads/23LCV1024.v]
launch_simulation
source test_spi_ctrl.tcl
run 1000 us
run all
add_bp {D:/code/spi_memory/spimem.srcs/sim_1/imports/trunk/tb_spi_ctrl.vhd} 203
remove_bps -file {D:/code/spi_memory/spimem.srcs/sim_1/imports/trunk/tb_spi_ctrl.vhd} -line 203
close_sim
launch_simulation
source test_spi_ctrl.tcl
run 100 us
run 100 us
run 100 us
close_sim
create_bd_design -srcset sim_1 "design_1"
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/code/spi_memory/spimem.srcs/sim_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/code/spi_memory/spimem.srcs/sim_1/bd/design_1/design_1.bd
file delete -force D:/code/spi_memory/spimem.srcs/sim_1/bd/design_1
create_bd_design "design_1"
move_files [get_files  D:/code/spi_memory/spimem.srcs/sim_1/imports/downloads/23LCV1024.v]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference M23LCV1024 M23LCV1024_0
set_property location {1.5 349 5} [get_bd_cells M23LCV1024_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {0.5 6 85} [get_bd_cells axi_quad_spi_0]
set_property -dict [list CONFIG.C_SPI_MEMORY {0} CONFIG.C_SPI_MODE {0} CONFIG.C_SCK_RATIO {16}] [get_bd_cells axi_quad_spi_0]
set_property location {1 -82 -1} [get_bd_cells axi_quad_spi_0]
set_property location {0.5 -116 6} [get_bd_cells axi_quad_spi_0]
update_module_reference design_1_M23LCV1024_0_0
