#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 15 15:11:45 2025
# Process ID: 4536
# Current directory: C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1908 C:\work\CPU Design and Verification\250410_ALL_Type_fixed\250410_ALL_Type_check\250410_ALL_Type\250414_RISC_V_ALL\250414_RISC_V_ALL.xpr
# Log file: C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/vivado.log
# Journal file: C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.266 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol PCSrcMuxSel, assumed default net type wire [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:37]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module LoadExt
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_3x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sim_1/imports/codes_0410/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
"xelab -wto c06a030fa1a64229aee400c268cb12f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c06a030fa1a64229aee400c268cb12f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.LoadExt
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_3x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/work/CPU -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/work/CPU" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 15 15:12:35 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_behav -key {Behavioral:sim_1:Functional:tb_RV32I} -tclbatch {tb_RV32I.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_RV32I.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sim_1/imports/codes_0410/tb_RV32I.sv" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.266 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol PCSrcMuxSel, assumed default net type wire [C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/DataPath.sv:37]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module LoadExt
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_3x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/RV32I_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_Type/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sim_1/imports/codes_0410/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.sim/sim_1/behav/xsim'
"xelab -wto c06a030fa1a64229aee400c268cb12f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c06a030fa1a64229aee400c268cb12f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.LoadExt
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.mux_5x1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux_3x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I_Core
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/work/CPU Design and Verification/250410_ALL_Type_fixed/250410_ALL_Type_check/250410_ALL_Type/250414_RISC_V_ALL/250414_RISC_V_ALL.srcs/sim_1/imports/codes_0410/tb_RV32I.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 15:14:15 2025...
