data	,	V_4
uvd_power_gated	,	V_6
request_ps	,	V_17
fiji_update_uvd_dpm	,	F_3
fiji_update_vce_dpm	,	F_5
pnew_state	,	V_20
states	,	V_12
fiji_phm_powergate_samu	,	F_7
fiji_phm_powergate_uvd	,	F_2
vce_power_gated	,	V_7
hwmgr	,	V_2
samu_power_gated	,	V_8
pp_power_state	,	V_13
backend	,	V_5
fiji_phm_powergate_vce	,	F_4
current_ps	,	V_16
phm_set_power_state_input	,	V_11
hardware	,	V_19
pp_hwmgr	,	V_1
fiji_hwmgr	,	V_3
fiji_phm_powergate_acp	,	F_9
pcurrent	,	V_14
fiji_enable_disable_vce_dpm	,	F_6
pcurrent_state	,	V_18
fiji_update_samu_dpm	,	F_8
requested	,	V_15
fiji_update_acp_dpm	,	F_10
fiji_phm_disable_clock_power_gating	,	F_1
bgate	,	V_10
acp_power_gated	,	V_9
