Circuit: * C:\Users\nsa325\Documents\GitHub\vhdl-craziness\Circuits Lab\LTSpice\1.asc


Date: Wed May 01 00:06:05 2019
Total elapsed time: 0.032 seconds.

tnom = 27
temp = 27
method = trap
totiter = 0
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 9
fillins = 3
solver = Normal

