#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016df79d1f00 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v0000016df7a403b0_0 .var "CLK", 0 0;
o0000016df79d7268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016df7a3fb90_0 .net "LEDS", 31 0, o0000016df79d7268;  0 drivers
L_0000016df7a40da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df7a3f5f0_0 .net "RESET", 0 0, L_0000016df7a40da8;  1 drivers
v0000016df7a3fd70_0 .net "clk", 0 0, L_0000016df7a3f730;  1 drivers
v0000016df7a3f690_0 .var "prev_LEDS", 31 0;
S_0000016df79d26e0 .scope module, "divide" "clock_divider" 2 10, 3 275 0, S_0000016df79d1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_0000016df79bea50 .param/l "DIV" 0 3 280, +C4<00000000000000000000000000010010>;
v0000016df79cf7b0_0 .net "CLK", 0 0, v0000016df7a403b0_0;  1 drivers
v0000016df79cdc30_0 .net "RESET", 0 0, L_0000016df7a40da8;  alias, 1 drivers
v0000016df79ce950_0 .net "dCLK", 0 0, L_0000016df7a3f730;  alias, 1 drivers
v0000016df79cedb0_0 .var "divided_clk", 18 0;
E_0000016df79be410 .event posedge, v0000016df79cf7b0_0;
L_0000016df7a3f730 .part v0000016df79cedb0_0, 18, 1;
S_0000016df79d2870 .scope module, "test" "SOC" 2 16, 3 1 0, S_0000016df79d1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
v0000016df7a40a90_0 .net "CLK", 0 0, L_0000016df7a3f730;  alias, 1 drivers
v0000016df7a404f0_0 .net "LEDS", 31 0, o0000016df79d7268;  alias, 0 drivers
v0000016df7a40b30_0 .net "RESET", 0 0, L_0000016df7a40da8;  alias, 1 drivers
v0000016df7a40450_0 .net "address", 31 0, L_0000016df799dab0;  1 drivers
v0000016df7a40bd0_0 .net "data", 31 0, v0000016df7a40130_0;  1 drivers
v0000016df7a40090_0 .net "read", 0 0, L_0000016df7a3feb0;  1 drivers
S_0000016df7941910 .scope module, "CPU" "processor" 3 14, 3 27 0, S_0000016df79d2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /OUTPUT 32 "address";
    .port_info 3 /OUTPUT 1 "read";
P_0000016df79c8c60 .param/l "decode" 1 3 67, +C4<00000000000000000000000000000001>;
P_0000016df79c8c98 .param/l "execute" 1 3 68, +C4<00000000000000000000000000000010>;
P_0000016df79c8cd0 .param/l "fetch" 1 3 66, +C4<00000000000000000000000000000000>;
P_0000016df79c8d08 .param/l "memory" 1 3 69, +C4<00000000000000000000000000000011>;
P_0000016df79c8d40 .param/l "writeback" 1 3 70, +C4<00000000000000000000000000000100>;
L_0000016df799dab0 .functor BUFZ 32, v0000016df7a27cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016df799df10 .functor BUFZ 32, v0000016df79cef90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016df799cbd0 .functor OR 1, L_0000016df7a3e510, L_0000016df7a3ef10, C4<0>, C4<0>;
L_0000016df799e530 .functor OR 1, L_0000016df7a3ded0, L_0000016df7a3e8d0, C4<0>, C4<0>;
L_0000016df799cee0 .functor OR 1, L_0000016df799e530, L_0000016df7a3e510, C4<0>, C4<0>;
L_0000016df799e0d0 .functor OR 1, L_0000016df799cee0, L_0000016df7a3ef10, C4<0>, C4<0>;
L_0000016df799d110 .functor AND 1, L_0000016df799e0d0, L_0000016df7a3faf0, C4<1>, C4<1>;
L_0000016df799dd50 .functor BUFZ 1, L_0000016df7a3e8d0, C4<0>, C4<0>, C4<0>;
L_0000016df799dc70 .functor AND 1, L_0000016df7a3de30, v0000016df79ce3b0_0, C4<1>, C4<1>;
v0000016df7a27070_0 .net "ALU_I", 0 0, L_0000016df7a3ded0;  1 drivers
v0000016df7a27110_0 .net "ALUimm_I", 0 0, L_0000016df7a3e8d0;  1 drivers
v0000016df7a280b0_0 .net "AUIPC_I", 0 0, L_0000016df7a3e790;  1 drivers
v0000016df7a28470_0 .net "CLK", 0 0, L_0000016df7a3f730;  alias, 1 drivers
v0000016df7a28790_0 .net "JALR_I", 0 0, L_0000016df7a3ef10;  1 drivers
v0000016df7a28010_0 .net "JAL_I", 0 0, L_0000016df7a3e510;  1 drivers
v0000016df7a27610_0 .net "LEDS", 0 0, L_0000016df7a3f870;  1 drivers
v0000016df7a271b0_0 .var "LEDSoutput", 31 0;
v0000016df7a28bf0_0 .net "LUI_I", 0 0, L_0000016df7a3d570;  1 drivers
v0000016df7a27cf0_0 .var "PC", 31 0;
v0000016df7a28a10_0 .net *"_ivl_0", 31 0, L_0000016df7a3fa50;  1 drivers
v0000016df7a28c90_0 .net *"_ivl_103", 6 0, L_0000016df7a3d070;  1 drivers
L_0000016df7a412b8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000016df7a28d30_0 .net/2u *"_ivl_104", 6 0, L_0000016df7a412b8;  1 drivers
v0000016df7a27e30_0 .net *"_ivl_109", 6 0, L_0000016df7a3db10;  1 drivers
L_0000016df7a41300 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000016df7a27570_0 .net/2u *"_ivl_110", 6 0, L_0000016df7a41300;  1 drivers
v0000016df7a27930_0 .net *"_ivl_115", 6 0, L_0000016df7a3f550;  1 drivers
L_0000016df7a41348 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000016df7a28ab0_0 .net/2u *"_ivl_116", 6 0, L_0000016df7a41348;  1 drivers
v0000016df7a28dd0_0 .net *"_ivl_121", 6 0, L_0000016df7a3d1b0;  1 drivers
L_0000016df7a41390 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000016df7a28b50_0 .net/2u *"_ivl_122", 6 0, L_0000016df7a41390;  1 drivers
v0000016df7a27ed0_0 .net *"_ivl_127", 6 0, L_0000016df7a3f410;  1 drivers
L_0000016df7a413d8 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0000016df7a279d0_0 .net/2u *"_ivl_128", 6 0, L_0000016df7a413d8;  1 drivers
v0000016df7a28e70_0 .net *"_ivl_133", 6 0, L_0000016df7a3edd0;  1 drivers
L_0000016df7a41420 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0000016df7a27430_0 .net/2u *"_ivl_134", 6 0, L_0000016df7a41420;  1 drivers
v0000016df7a27250_0 .net *"_ivl_149", 0 0, L_0000016df7a3e010;  1 drivers
v0000016df7a274d0_0 .net *"_ivl_150", 19 0, L_0000016df7a3f230;  1 drivers
v0000016df7a276b0_0 .net *"_ivl_153", 11 0, L_0000016df7a3d430;  1 drivers
v0000016df7a277f0_0 .net *"_ivl_157", 19 0, L_0000016df7a3e290;  1 drivers
L_0000016df7a41468 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000016df7a28150_0 .net/2u *"_ivl_158", 11 0, L_0000016df7a41468;  1 drivers
v0000016df7a27d90_0 .net *"_ivl_163", 0 0, L_0000016df7a3e830;  1 drivers
v0000016df7a28510_0 .net *"_ivl_164", 19 0, L_0000016df7a3e970;  1 drivers
v0000016df7a285b0_0 .net *"_ivl_167", 6 0, L_0000016df7a3ea10;  1 drivers
v0000016df7a28650_0 .net *"_ivl_169", 4 0, L_0000016df7a3ebf0;  1 drivers
v0000016df7a27a70_0 .net *"_ivl_17", 0 0, L_0000016df799cbd0;  1 drivers
v0000016df7a27b10_0 .net *"_ivl_173", 0 0, L_0000016df7a3ed30;  1 drivers
v0000016df7a27bb0_0 .net *"_ivl_174", 19 0, L_0000016df7a3ee70;  1 drivers
v0000016df7a286f0_0 .net *"_ivl_177", 0 0, L_0000016df7aa71d0;  1 drivers
v0000016df7a28830_0 .net *"_ivl_179", 5 0, L_0000016df7aa7270;  1 drivers
L_0000016df7a40e80 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016df7a2a0c0_0 .net/2u *"_ivl_18", 31 0, L_0000016df7a40e80;  1 drivers
v0000016df7a29bc0_0 .net *"_ivl_181", 3 0, L_0000016df7aa6910;  1 drivers
L_0000016df7a414b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df7a2a7a0_0 .net/2u *"_ivl_182", 0 0, L_0000016df7a414b0;  1 drivers
v0000016df7a2ac00_0 .net *"_ivl_187", 0 0, L_0000016df7aa7090;  1 drivers
v0000016df7a2a160_0 .net *"_ivl_188", 11 0, L_0000016df7aa79f0;  1 drivers
v0000016df7a2aac0_0 .net *"_ivl_191", 7 0, L_0000016df7aa73b0;  1 drivers
v0000016df7a29c60_0 .net *"_ivl_193", 0 0, L_0000016df7aa69b0;  1 drivers
v0000016df7a2aa20_0 .net *"_ivl_195", 9 0, L_0000016df7aa6c30;  1 drivers
L_0000016df7a414f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df7a2aca0_0 .net/2u *"_ivl_196", 0 0, L_0000016df7a414f8;  1 drivers
v0000016df7a2ad40_0 .net *"_ivl_20", 31 0, L_0000016df7a401d0;  1 drivers
v0000016df7a2ae80_0 .net *"_ivl_22", 31 0, L_0000016df7a3ff50;  1 drivers
v0000016df7a2a840_0 .net *"_ivl_24", 31 0, L_0000016df7a40270;  1 drivers
v0000016df7a294e0_0 .net *"_ivl_26", 31 0, L_0000016df7a3f910;  1 drivers
L_0000016df7a40df0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016df7a2a340_0 .net *"_ivl_3", 28 0, L_0000016df7a40df0;  1 drivers
v0000016df7a2a5c0_0 .net *"_ivl_31", 0 0, L_0000016df799e530;  1 drivers
v0000016df7a2a3e0_0 .net *"_ivl_33", 0 0, L_0000016df799cee0;  1 drivers
v0000016df7a29e40_0 .net *"_ivl_35", 0 0, L_0000016df799e0d0;  1 drivers
v0000016df7a2a480_0 .net *"_ivl_36", 31 0, L_0000016df7a40810;  1 drivers
L_0000016df7a40ec8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016df7a29800_0 .net *"_ivl_39", 28 0, L_0000016df7a40ec8;  1 drivers
L_0000016df7a40e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016df7a291c0_0 .net/2u *"_ivl_4", 31 0, L_0000016df7a40e38;  1 drivers
L_0000016df7a40f10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016df7a29ee0_0 .net/2u *"_ivl_40", 31 0, L_0000016df7a40f10;  1 drivers
v0000016df7a2a520_0 .net *"_ivl_42", 0 0, L_0000016df7a3faf0;  1 drivers
v0000016df7a29940_0 .net *"_ivl_49", 0 0, L_0000016df799dc70;  1 drivers
v0000016df7a2a660_0 .net *"_ivl_50", 31 0, L_0000016df7a3fcd0;  1 drivers
v0000016df7a29620_0 .net *"_ivl_52", 31 0, L_0000016df7a40590;  1 drivers
v0000016df7a2a700_0 .net *"_ivl_55", 30 0, L_0000016df7a3fc30;  1 drivers
L_0000016df7a40f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df7a2ade0_0 .net/2u *"_ivl_56", 0 0, L_0000016df7a40f58;  1 drivers
v0000016df7a2ab60_0 .net *"_ivl_58", 31 0, L_0000016df7a3fff0;  1 drivers
L_0000016df7a40fa0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016df7a29120_0 .net/2u *"_ivl_60", 31 0, L_0000016df7a40fa0;  1 drivers
v0000016df7a28fe0_0 .net *"_ivl_62", 31 0, L_0000016df7a406d0;  1 drivers
v0000016df7a29760_0 .net *"_ivl_64", 31 0, L_0000016df7a3d7f0;  1 drivers
v0000016df7a29080_0 .net *"_ivl_66", 31 0, L_0000016df7a3e150;  1 drivers
v0000016df7a2a8e0_0 .net *"_ivl_73", 6 0, L_0000016df7a3d750;  1 drivers
L_0000016df7a41150 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000016df7a29260_0 .net/2u *"_ivl_74", 6 0, L_0000016df7a41150;  1 drivers
v0000016df7a2a980_0 .net *"_ivl_79", 6 0, L_0000016df7a3cfd0;  1 drivers
L_0000016df7a41198 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000016df7a29d00_0 .net/2u *"_ivl_80", 6 0, L_0000016df7a41198;  1 drivers
v0000016df7a29f80_0 .net *"_ivl_85", 6 0, L_0000016df7a3da70;  1 drivers
L_0000016df7a411e0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000016df7a293a0_0 .net/2u *"_ivl_86", 6 0, L_0000016df7a411e0;  1 drivers
v0000016df7a296c0_0 .net *"_ivl_91", 6 0, L_0000016df7a3dd90;  1 drivers
L_0000016df7a41228 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000016df7a29300_0 .net/2u *"_ivl_92", 6 0, L_0000016df7a41228;  1 drivers
v0000016df7a29440_0 .net *"_ivl_97", 6 0, L_0000016df7a3d930;  1 drivers
L_0000016df7a41270 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000016df7a298a0_0 .net/2u *"_ivl_98", 6 0, L_0000016df7a41270;  1 drivers
v0000016df7a29580_0 .net "addition", 31 0, L_0000016df799dff0;  1 drivers
v0000016df7a299e0_0 .net "address", 31 0, L_0000016df799dab0;  alias, 1 drivers
v0000016df7a29a80_0 .net "branchImmediate", 31 0, L_0000016df7aa6730;  1 drivers
v0000016df7a2a200_0 .net "branch_I", 0 0, L_0000016df7a3de30;  1 drivers
v0000016df7a29b20_0 .net "data", 31 0, v0000016df7a40130_0;  alias, 1 drivers
v0000016df7a29da0_0 .net "fence_I", 0 0, L_0000016df7a3f4b0;  1 drivers
v0000016df7a2a020_0 .net "funct3", 2 0, L_0000016df7a3eab0;  1 drivers
v0000016df7a2a2a0_0 .net "funct7", 6 0, L_0000016df7a3dc50;  1 drivers
v0000016df7a2d9a0_0 .net "immediate", 0 0, L_0000016df799dd50;  1 drivers
v0000016df7a2d040_0 .net "immediateImmediate", 31 0, L_0000016df7a3e0b0;  1 drivers
v0000016df7a2cbe0_0 .var "instruction", 31 0;
v0000016df7a2dcc0_0 .net "jumpImmediate", 31 0, L_0000016df7aa74f0;  1 drivers
v0000016df7a2d0e0_0 .net "load_I", 0 0, L_0000016df7a3cdf0;  1 drivers
v0000016df7a2dae0_0 .net "nextPC", 31 0, L_0000016df7a3e5b0;  1 drivers
v0000016df7a2c6e0_0 .net "rd", 4 0, L_0000016df7a3d610;  1 drivers
v0000016df7a2dd60_0 .net "read", 0 0, L_0000016df7a3feb0;  alias, 1 drivers
v0000016df7a2db80_0 .net "rs1", 4 0, L_0000016df7a3d2f0;  1 drivers
v0000016df7a2c780_0 .net "rs1Value", 31 0, v0000016df79cef90_0;  1 drivers
v0000016df7a2d720_0 .net "rs2", 4 0, L_0000016df7a3f0f0;  1 drivers
v0000016df7a2c000_0 .net "rs2Value", 31 0, v0000016df79cf0d0_0;  1 drivers
v0000016df7a2c820_0 .var "state", 2 0;
v0000016df7a2d360_0 .net "storeImmediate", 31 0, L_0000016df7a3ec90;  1 drivers
v0000016df7a2d5e0_0 .net "store_I", 0 0, L_0000016df7a3ce90;  1 drivers
v0000016df7a2c460_0 .net "system_I", 0 0, L_0000016df7a3d250;  1 drivers
v0000016df7a2c3c0_0 .net "takeBranch", 0 0, v0000016df79ce3b0_0;  1 drivers
v0000016df7a2d220_0 .net "upperImmediate", 31 0, L_0000016df7a3e330;  1 drivers
v0000016df7a2c8c0_0 .net "value1Register", 31 0, L_0000016df799df10;  1 drivers
v0000016df7a2d540_0 .net "value2Register", 31 0, L_0000016df7a3f7d0;  1 drivers
RS_0000016df79d3218 .resolv tri, L_0000016df7a3f9b0, v0000016df7a27f70_0;
v0000016df7a2d180_0 .net8 "writeData", 31 0, RS_0000016df79d3218;  2 drivers
o0000016df79d4ec8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016df7a2d400_0 .net "writeDataALU", 31 0, o0000016df79d4ec8;  0 drivers
v0000016df7a2c320_0 .net "writeEnable", 0 0, L_0000016df799d110;  1 drivers
L_0000016df7a3fa50 .concat [ 3 29 0 0], v0000016df7a2c820_0, L_0000016df7a40df0;
L_0000016df7a3feb0 .cmp/eq 32, L_0000016df7a3fa50, L_0000016df7a40e38;
L_0000016df7a3f7d0 .functor MUXZ 32, v0000016df79cf0d0_0, L_0000016df7a3e0b0, L_0000016df799dd50, C4<>;
L_0000016df7a3f870 .part v0000016df7a271b0_0, 0, 1;
L_0000016df7a401d0 .arith/sum 32, v0000016df7a27cf0_0, L_0000016df7a40e80;
L_0000016df7a3ff50 .arith/sum 32, v0000016df7a27cf0_0, L_0000016df7a3e330;
L_0000016df7a40270 .functor MUXZ 32, o0000016df79d4ec8, L_0000016df7a3ff50, L_0000016df7a3e790, C4<>;
L_0000016df7a3f910 .functor MUXZ 32, L_0000016df7a40270, L_0000016df7a3e330, L_0000016df7a3d570, C4<>;
L_0000016df7a3f9b0 .functor MUXZ 32, L_0000016df7a3f910, L_0000016df7a401d0, L_0000016df799cbd0, C4<>;
L_0000016df7a40810 .concat [ 3 29 0 0], v0000016df7a2c820_0, L_0000016df7a40ec8;
L_0000016df7a3faf0 .cmp/eq 32, L_0000016df7a40810, L_0000016df7a40f10;
L_0000016df7a3fcd0 .arith/sum 32, v0000016df7a27cf0_0, L_0000016df7aa6730;
L_0000016df7a40590 .arith/sum 32, v0000016df7a27cf0_0, L_0000016df7aa74f0;
L_0000016df7a3fc30 .part L_0000016df799dff0, 1, 31;
L_0000016df7a3fff0 .concat [ 1 31 0 0], L_0000016df7a40f58, L_0000016df7a3fc30;
L_0000016df7a406d0 .arith/sum 32, v0000016df7a27cf0_0, L_0000016df7a40fa0;
L_0000016df7a3d7f0 .functor MUXZ 32, L_0000016df7a406d0, L_0000016df7a3fff0, L_0000016df7a3ef10, C4<>;
L_0000016df7a3e150 .functor MUXZ 32, L_0000016df7a3d7f0, L_0000016df7a40590, L_0000016df7a3e510, C4<>;
L_0000016df7a3e5b0 .functor MUXZ 32, L_0000016df7a3e150, L_0000016df7a3fcd0, L_0000016df799dc70, C4<>;
L_0000016df7a3d750 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3d570 .cmp/eq 7, L_0000016df7a3d750, L_0000016df7a41150;
L_0000016df7a3cfd0 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3e790 .cmp/eq 7, L_0000016df7a3cfd0, L_0000016df7a41198;
L_0000016df7a3da70 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3e510 .cmp/eq 7, L_0000016df7a3da70, L_0000016df7a411e0;
L_0000016df7a3dd90 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3ef10 .cmp/eq 7, L_0000016df7a3dd90, L_0000016df7a41228;
L_0000016df7a3d930 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3e8d0 .cmp/eq 7, L_0000016df7a3d930, L_0000016df7a41270;
L_0000016df7a3d070 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3ded0 .cmp/eq 7, L_0000016df7a3d070, L_0000016df7a412b8;
L_0000016df7a3db10 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3de30 .cmp/eq 7, L_0000016df7a3db10, L_0000016df7a41300;
L_0000016df7a3f550 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3cdf0 .cmp/eq 7, L_0000016df7a3f550, L_0000016df7a41348;
L_0000016df7a3d1b0 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3ce90 .cmp/eq 7, L_0000016df7a3d1b0, L_0000016df7a41390;
L_0000016df7a3f410 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3f4b0 .cmp/eq 7, L_0000016df7a3f410, L_0000016df7a413d8;
L_0000016df7a3edd0 .part v0000016df7a2cbe0_0, 0, 7;
L_0000016df7a3d250 .cmp/eq 7, L_0000016df7a3edd0, L_0000016df7a41420;
L_0000016df7a3d2f0 .part v0000016df7a2cbe0_0, 15, 5;
L_0000016df7a3f0f0 .part v0000016df7a2cbe0_0, 20, 5;
L_0000016df7a3d610 .part v0000016df7a2cbe0_0, 7, 5;
L_0000016df7a3eab0 .part v0000016df7a2cbe0_0, 12, 3;
L_0000016df7a3dc50 .part v0000016df7a2cbe0_0, 25, 7;
L_0000016df7a3e010 .part v0000016df7a2cbe0_0, 31, 1;
LS_0000016df7a3f230_0_0 .concat [ 1 1 1 1], L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010;
LS_0000016df7a3f230_0_4 .concat [ 1 1 1 1], L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010;
LS_0000016df7a3f230_0_8 .concat [ 1 1 1 1], L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010;
LS_0000016df7a3f230_0_12 .concat [ 1 1 1 1], L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010;
LS_0000016df7a3f230_0_16 .concat [ 1 1 1 1], L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010, L_0000016df7a3e010;
LS_0000016df7a3f230_1_0 .concat [ 4 4 4 4], LS_0000016df7a3f230_0_0, LS_0000016df7a3f230_0_4, LS_0000016df7a3f230_0_8, LS_0000016df7a3f230_0_12;
LS_0000016df7a3f230_1_4 .concat [ 4 0 0 0], LS_0000016df7a3f230_0_16;
L_0000016df7a3f230 .concat [ 16 4 0 0], LS_0000016df7a3f230_1_0, LS_0000016df7a3f230_1_4;
L_0000016df7a3d430 .part v0000016df7a2cbe0_0, 20, 12;
L_0000016df7a3e0b0 .concat [ 12 20 0 0], L_0000016df7a3d430, L_0000016df7a3f230;
L_0000016df7a3e290 .part v0000016df7a2cbe0_0, 12, 20;
L_0000016df7a3e330 .concat [ 12 20 0 0], L_0000016df7a41468, L_0000016df7a3e290;
L_0000016df7a3e830 .part v0000016df7a2cbe0_0, 31, 1;
LS_0000016df7a3e970_0_0 .concat [ 1 1 1 1], L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830;
LS_0000016df7a3e970_0_4 .concat [ 1 1 1 1], L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830;
LS_0000016df7a3e970_0_8 .concat [ 1 1 1 1], L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830;
LS_0000016df7a3e970_0_12 .concat [ 1 1 1 1], L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830;
LS_0000016df7a3e970_0_16 .concat [ 1 1 1 1], L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830, L_0000016df7a3e830;
LS_0000016df7a3e970_1_0 .concat [ 4 4 4 4], LS_0000016df7a3e970_0_0, LS_0000016df7a3e970_0_4, LS_0000016df7a3e970_0_8, LS_0000016df7a3e970_0_12;
LS_0000016df7a3e970_1_4 .concat [ 4 0 0 0], LS_0000016df7a3e970_0_16;
L_0000016df7a3e970 .concat [ 16 4 0 0], LS_0000016df7a3e970_1_0, LS_0000016df7a3e970_1_4;
L_0000016df7a3ea10 .part v0000016df7a2cbe0_0, 25, 7;
L_0000016df7a3ebf0 .part v0000016df7a2cbe0_0, 7, 5;
L_0000016df7a3ec90 .concat [ 5 7 20 0], L_0000016df7a3ebf0, L_0000016df7a3ea10, L_0000016df7a3e970;
L_0000016df7a3ed30 .part v0000016df7a2cbe0_0, 31, 1;
LS_0000016df7a3ee70_0_0 .concat [ 1 1 1 1], L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30;
LS_0000016df7a3ee70_0_4 .concat [ 1 1 1 1], L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30;
LS_0000016df7a3ee70_0_8 .concat [ 1 1 1 1], L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30;
LS_0000016df7a3ee70_0_12 .concat [ 1 1 1 1], L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30;
LS_0000016df7a3ee70_0_16 .concat [ 1 1 1 1], L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30, L_0000016df7a3ed30;
LS_0000016df7a3ee70_1_0 .concat [ 4 4 4 4], LS_0000016df7a3ee70_0_0, LS_0000016df7a3ee70_0_4, LS_0000016df7a3ee70_0_8, LS_0000016df7a3ee70_0_12;
LS_0000016df7a3ee70_1_4 .concat [ 4 0 0 0], LS_0000016df7a3ee70_0_16;
L_0000016df7a3ee70 .concat [ 16 4 0 0], LS_0000016df7a3ee70_1_0, LS_0000016df7a3ee70_1_4;
L_0000016df7aa71d0 .part v0000016df7a2cbe0_0, 7, 1;
L_0000016df7aa7270 .part v0000016df7a2cbe0_0, 25, 6;
L_0000016df7aa6910 .part v0000016df7a2cbe0_0, 8, 4;
LS_0000016df7aa6730_0_0 .concat [ 1 4 6 1], L_0000016df7a414b0, L_0000016df7aa6910, L_0000016df7aa7270, L_0000016df7aa71d0;
LS_0000016df7aa6730_0_4 .concat [ 20 0 0 0], L_0000016df7a3ee70;
L_0000016df7aa6730 .concat [ 12 20 0 0], LS_0000016df7aa6730_0_0, LS_0000016df7aa6730_0_4;
L_0000016df7aa7090 .part v0000016df7a2cbe0_0, 31, 1;
LS_0000016df7aa79f0_0_0 .concat [ 1 1 1 1], L_0000016df7aa7090, L_0000016df7aa7090, L_0000016df7aa7090, L_0000016df7aa7090;
LS_0000016df7aa79f0_0_4 .concat [ 1 1 1 1], L_0000016df7aa7090, L_0000016df7aa7090, L_0000016df7aa7090, L_0000016df7aa7090;
LS_0000016df7aa79f0_0_8 .concat [ 1 1 1 1], L_0000016df7aa7090, L_0000016df7aa7090, L_0000016df7aa7090, L_0000016df7aa7090;
L_0000016df7aa79f0 .concat [ 4 4 4 0], LS_0000016df7aa79f0_0_0, LS_0000016df7aa79f0_0_4, LS_0000016df7aa79f0_0_8;
L_0000016df7aa73b0 .part v0000016df7a2cbe0_0, 12, 8;
L_0000016df7aa69b0 .part v0000016df7a2cbe0_0, 20, 1;
L_0000016df7aa6c30 .part v0000016df7a2cbe0_0, 21, 10;
LS_0000016df7aa74f0_0_0 .concat [ 1 10 1 8], L_0000016df7a414f8, L_0000016df7aa6c30, L_0000016df7aa69b0, L_0000016df7aa73b0;
LS_0000016df7aa74f0_0_4 .concat [ 12 0 0 0], L_0000016df7aa79f0;
L_0000016df7aa74f0 .concat [ 20 12 0 0], LS_0000016df7aa74f0_0_0, LS_0000016df7aa74f0_0_4;
S_0000016df7941aa0 .scope module, "bank" "registerBanks" 3 95, 3 293 0, S_0000016df7941910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v0000016df79cda50_0 .net "CLK", 0 0, L_0000016df7a3f730;  alias, 1 drivers
v0000016df79cf8f0_0 .var/i "i", 31 0;
v0000016df79ceef0 .array "integerRegisters", 31 0, 31 0;
v0000016df79cf030_0 .net "rd", 4 0, L_0000016df7a3d610;  alias, 1 drivers
L_0000016df7a40fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df79ce450_0 .net "registerType", 0 0, L_0000016df7a40fe8;  1 drivers
v0000016df79cec70_0 .net "rs1", 4 0, L_0000016df7a3d2f0;  alias, 1 drivers
v0000016df79ce130_0 .net "rs1Data", 31 0, v0000016df79cef90_0;  alias, 1 drivers
v0000016df79cef90_0 .var "rs1Out", 31 0;
v0000016df79ceb30_0 .net "rs2", 4 0, L_0000016df7a3f0f0;  alias, 1 drivers
v0000016df79cf350_0 .net "rs2Data", 31 0, v0000016df79cf0d0_0;  alias, 1 drivers
v0000016df79cf0d0_0 .var "rs2Out", 31 0;
v0000016df79cdcd0_0 .net8 "writeData", 31 0, RS_0000016df79d3218;  alias, 2 drivers
v0000016df79ce810_0 .net "writeEnable", 0 0, L_0000016df799d110;  alias, 1 drivers
E_0000016df79bef10 .event posedge, v0000016df79ce950_0;
S_0000016df78d4db0 .scope module, "compute" "ALU" 3 107, 3 171 0, S_0000016df7941910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
    .port_info 8 /OUTPUT 1 "takeBranch";
    .port_info 9 /OUTPUT 32 "addition";
L_0000016df799d490 .functor XOR 1, L_0000016df7a3e6f0, L_0000016df7a3dbb0, C4<0>, C4<0>;
L_0000016df799e060 .functor AND 1, L_0000016df7a3f370, L_0000016df7a3d6b0, C4<1>, C4<1>;
L_0000016df799dff0 .functor BUFZ 32, L_0000016df7a3e1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016df79cf670_0 .net "ALU", 0 0, L_0000016df7a3ded0;  alias, 1 drivers
v0000016df79ce9f0_0 .net8 "ALUresult", 31 0, RS_0000016df79d3218;  alias, 2 drivers
L_0000016df7a41030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df79cf5d0_0 .net/2u *"_ivl_0", 0 0, L_0000016df7a41030;  1 drivers
v0000016df79cf490_0 .net *"_ivl_11", 31 0, L_0000016df7a3d390;  1 drivers
L_0000016df7a410c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016df79ce6d0_0 .net/2u *"_ivl_12", 31 0, L_0000016df7a410c0;  1 drivers
v0000016df79cf530_0 .net *"_ivl_19", 0 0, L_0000016df7a3e6f0;  1 drivers
v0000016df79ce770_0 .net *"_ivl_2", 32 0, L_0000016df7a3e3d0;  1 drivers
v0000016df79cdaf0_0 .net *"_ivl_21", 0 0, L_0000016df7a3dbb0;  1 drivers
v0000016df79cf710_0 .net *"_ivl_22", 0 0, L_0000016df799d490;  1 drivers
v0000016df79cf3f0_0 .net *"_ivl_25", 0 0, L_0000016df7a3d890;  1 drivers
v0000016df79ce630_0 .net *"_ivl_27", 0 0, L_0000016df7a3f050;  1 drivers
L_0000016df7a41108 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000016df79cea90_0 .net/2u *"_ivl_32", 2 0, L_0000016df7a41108;  1 drivers
v0000016df79cf170_0 .net *"_ivl_34", 0 0, L_0000016df7a3f190;  1 drivers
v0000016df79cde10_0 .net *"_ivl_37", 31 0, L_0000016df7a3f2d0;  1 drivers
L_0000016df7a41078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000016df79cdb90_0 .net/2u *"_ivl_4", 0 0, L_0000016df7a41078;  1 drivers
v0000016df79cdeb0_0 .net *"_ivl_41", 0 0, L_0000016df7a3f370;  1 drivers
v0000016df79cdf50_0 .net *"_ivl_43", 0 0, L_0000016df7a3d6b0;  1 drivers
v0000016df79ce090_0 .net *"_ivl_44", 0 0, L_0000016df799e060;  1 drivers
v0000016df79cf210_0 .net *"_ivl_46", 32 0, L_0000016df7a3df70;  1 drivers
v0000016df79ce1d0_0 .net *"_ivl_51", 31 0, L_0000016df7a3d9d0;  1 drivers
v0000016df79ce310_0 .net *"_ivl_6", 32 0, L_0000016df7a3eb50;  1 drivers
v0000016df79cebd0_0 .net "add", 31 0, L_0000016df7a3e1f0;  1 drivers
v0000016df79ced10_0 .net "addition", 31 0, L_0000016df799dff0;  alias, 1 drivers
v0000016df79ce3b0_0 .var "branch", 0 0;
v0000016df79ce4f0_0 .net "equal", 0 0, L_0000016df7a3cf30;  1 drivers
v0000016df79ce590_0 .net "funct3", 2 0, L_0000016df7a3eab0;  alias, 1 drivers
v0000016df7a26fd0_0 .net "funct7", 6 0, L_0000016df7a3dc50;  alias, 1 drivers
v0000016df7a27750_0 .net "left_shift", 31 0, L_0000016df7a3e470;  1 drivers
v0000016df7a28330_0 .net "lessThan", 0 0, L_0000016df7a3dcf0;  1 drivers
v0000016df7a28290_0 .net "lessThanUnsigned", 0 0, L_0000016df7a3d4d0;  1 drivers
v0000016df7a27f70_0 .var "result", 31 0;
v0000016df7a27390_0 .net "rs1", 4 0, L_0000016df7a3d2f0;  alias, 1 drivers
v0000016df7a281f0_0 .net "rs2", 4 0, L_0000016df7a3f0f0;  alias, 1 drivers
v0000016df7a27c50_0 .net "shift_in", 31 0, L_0000016df7a3d110;  1 drivers
v0000016df7a288d0_0 .net "shifter", 32 0, L_0000016df7a3e650;  1 drivers
v0000016df7a283d0_0 .net "subtration", 32 0, L_0000016df7a3efb0;  1 drivers
v0000016df7a28970_0 .net "takeBranch", 0 0, v0000016df79ce3b0_0;  alias, 1 drivers
v0000016df7a272f0_0 .net "value1", 31 0, L_0000016df799df10;  alias, 1 drivers
v0000016df7a27890_0 .net "value2", 31 0, L_0000016df7a3f7d0;  alias, 1 drivers
E_0000016df79be890 .event anyedge, v0000016df79ce590_0, v0000016df79ce4f0_0, v0000016df7a28330_0, v0000016df7a28290_0;
E_0000016df79be990/0 .event anyedge, v0000016df79ce590_0, v0000016df79cf670_0, v0000016df7a26fd0_0, v0000016df7a283d0_0;
E_0000016df79be990/1 .event anyedge, v0000016df79cebd0_0, v0000016df7a27750_0, v0000016df7a28330_0, v0000016df7a28290_0;
E_0000016df79be990/2 .event anyedge, v0000016df7a272f0_0, v0000016df7a27890_0, v0000016df7a288d0_0;
E_0000016df79be990 .event/or E_0000016df79be990/0, E_0000016df79be990/1, E_0000016df79be990/2;
L_0000016df7a3e3d0 .concat [ 32 1 0 0], L_0000016df799df10, L_0000016df7a41030;
L_0000016df7a3eb50 .concat [ 32 1 0 0], L_0000016df7a3f7d0, L_0000016df7a41078;
L_0000016df7a3efb0 .arith/sub 33, L_0000016df7a3e3d0, L_0000016df7a3eb50;
L_0000016df7a3d390 .part L_0000016df7a3efb0, 0, 32;
L_0000016df7a3cf30 .cmp/eq 32, L_0000016df7a3d390, L_0000016df7a410c0;
L_0000016df7a3d4d0 .part L_0000016df7a3efb0, 32, 1;
L_0000016df7a3e6f0 .part L_0000016df799df10, 31, 1;
L_0000016df7a3dbb0 .part L_0000016df7a3f7d0, 31, 1;
L_0000016df7a3d890 .part L_0000016df799df10, 31, 1;
L_0000016df7a3f050 .part L_0000016df7a3efb0, 32, 1;
L_0000016df7a3dcf0 .functor MUXZ 1, L_0000016df7a3f050, L_0000016df7a3d890, L_0000016df799d490, C4<>;
L_0000016df7a3e1f0 .arith/sum 32, L_0000016df799df10, L_0000016df7a3f7d0;
L_0000016df7a3f190 .cmp/eq 3, L_0000016df7a3eab0, L_0000016df7a41108;
L_0000016df7a3f2d0 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_0000016df799df10 (v0000016df79cf850_0) S_0000016df78d4f40;
L_0000016df7a3d110 .functor MUXZ 32, L_0000016df799df10, L_0000016df7a3f2d0, L_0000016df7a3f190, C4<>;
L_0000016df7a3f370 .part L_0000016df7a3dc50, 5, 1;
L_0000016df7a3d6b0 .part L_0000016df799df10, 31, 1;
L_0000016df7a3df70 .concat [ 32 1 0 0], L_0000016df7a3d110, L_0000016df799e060;
L_0000016df7a3e650 .shift/rs 33, L_0000016df7a3df70, L_0000016df7a3f0f0;
L_0000016df7a3d9d0 .part L_0000016df7a3e650, 0, 32;
L_0000016df7a3e470 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_0000016df7a3d9d0 (v0000016df79cf850_0) S_0000016df78d4f40;
S_0000016df78d4f40 .scope function.vec4.s32, "flip" "flip" 3 184, 3 184 0, S_0000016df78d4db0;
 .timescale 0 0;
; Variable flip is vec4 return value of scope S_0000016df78d4f40
v0000016df79cf850_0 .var "in", 31 0;
TD_bench.test.CPU.compute.flip ;
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df79cf850_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip (store_vec4_to_lval)
    %end;
S_0000016df77ee610 .scope module, "rom" "program_memory" 3 7, 3 229 0, S_0000016df79d2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /OUTPUT 32 "data";
P_0000016df7a2dfd0 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_0000016df7a2e008 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_0000016df7a2e040 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_0000016df7a2e078 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_0000016df7a2e0b0 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_0000016df7a2e0e8 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_0000016df7a2e120 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_0000016df7a2e158 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_0000016df7a2e190 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_0000016df7a2e1c8 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_0000016df7a2e200 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_0000016df7a2e238 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_0000016df7a2e270 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_0000016df7a2e2a8 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_0000016df7a2e2e0 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_0000016df7a2e318 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_0000016df7a2e350 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_0000016df7a2e388 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_0000016df7a2e3c0 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_0000016df7a2e3f8 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_0000016df7a2e430 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_0000016df7a2e468 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_0000016df7a2e4a0 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_0000016df7a2e4d8 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_0000016df7a2e510 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_0000016df7a2e548 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_0000016df7a2e580 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_0000016df7a2e5b8 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_0000016df7a2e5f0 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_0000016df7a2e628 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_0000016df7a2e660 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_0000016df7a2e698 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_0000016df7a2e6d0 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_0000016df7a2e708 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_0000016df7a2e740 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_0000016df7a2e778 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_0000016df7a2e7b0 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_0000016df7a2e7e8 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_0000016df7a2e820 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_0000016df7a2e858 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_0000016df7a2e890 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_0000016df7a2e8c8 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_0000016df7a2e900 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_0000016df7a2e938 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_0000016df7a2e970 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_0000016df7a2e9a8 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_0000016df7a2e9e0 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_0000016df7a2ea18 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_0000016df7a2ea50 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_0000016df7a2ea88 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_0000016df7a2eac0 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_0000016df7a2eaf8 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_0000016df7a2eb30 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_0000016df7a2eb68 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_0000016df7a2eba0 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_0000016df7a2ebd8 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_0000016df7a2ec10 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_0000016df7a2ec48 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_0000016df7a2ec80 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_0000016df7a2ecb8 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_0000016df7a2ecf0 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_0000016df7a2ed28 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_0000016df7a2ed60 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_0000016df7a2ed98 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_0000016df7a2edd0 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_0000016df7a2ee08 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
v0000016df7a40630_0 .var/i "ASMerror", 31 0;
v0000016df7a408b0_0 .net "CLK", 0 0, L_0000016df7a3f730;  alias, 1 drivers
v0000016df7a40950_0 .var/i "L0_", 31 0;
v0000016df7a409f0 .array "MEM", 255 0, 31 0;
v0000016df7a40c70_0 .net "address", 31 0, L_0000016df799dab0;  alias, 1 drivers
v0000016df7a40130_0 .var "data", 31 0;
v0000016df7a40770_0 .var/i "memPC", 31 0;
v0000016df7a3fe10_0 .net "read", 0 0, L_0000016df7a3feb0;  alias, 1 drivers
S_0000016df79522d0 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2c500_0 .var "rd", 4 0;
v0000016df7a2c280_0 .var "rs1", 4 0;
v0000016df7a2d2c0_0 .var "rs2", 4 0;
TD_bench.test.rom.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a2c500_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a2c280_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a2d2c0_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7952460 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2da40_0 .var "imm", 31 0;
v0000016df7a2dc20_0 .var "rd", 4 0;
v0000016df7a2d4a0_0 .var "rs1", 4 0;
TD_bench.test.rom.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a2dc20_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a2d4a0_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a2da40_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df78bfdc0 .scope task, "AND" "AND" 4 146, 4 146 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2d680_0 .var "rd", 4 0;
v0000016df7a2dea0_0 .var "rs1", 4 0;
v0000016df7a2cc80_0 .var "rs2", 4 0;
TD_bench.test.rom.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a2d680_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a2dea0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a2cc80_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df78bff50 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2caa0_0 .var "imm", 31 0;
v0000016df7a2cd20_0 .var "rd", 4 0;
v0000016df7a2c960_0 .var "rs1", 4 0;
TD_bench.test.rom.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a2cd20_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a2c960_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a2caa0_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7872510 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2de00_0 .var "imm", 31 0;
v0000016df7a2ca00_0 .var "rd", 4 0;
TD_bench.test.rom.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0000016df7a38d70_0, 0, 7;
    %load/vec4 v0000016df7a2ca00_0;
    %store/vec4 v0000016df7a38f50_0, 0, 5;
    %load/vec4 v0000016df7a2de00_0;
    %store/vec4 v0000016df7a39f90_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_0000016df7a3c770;
    %join;
    %end;
S_0000016df78726a0 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2c640_0 .var "imm", 31 0;
v0000016df7a2cb40_0 .var "rs1", 4 0;
v0000016df7a2cdc0_0 .var "rs2", 4 0;
TD_bench.test.rom.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000016df7a31d00_0, 0, 7;
    %load/vec4 v0000016df7a2cb40_0;
    %store/vec4 v0000016df7a31e40_0, 0, 5;
    %load/vec4 v0000016df7a2cdc0_0;
    %store/vec4 v0000016df7a31580_0, 0, 5;
    %load/vec4 v0000016df7a2c640_0;
    %store/vec4 v0000016df7a30540_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a30900_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000016df7a2f670;
    %join;
    %end;
S_0000016df7a2ee50 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2c140_0 .var "imm", 31 0;
v0000016df7a2c5a0_0 .var "rs1", 4 0;
TD_bench.test.rom.BEQZ ;
    %load/vec4 v0000016df7a2c5a0_0;
    %store/vec4 v0000016df7a2cb40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2cdc0_0, 0, 5;
    %load/vec4 v0000016df7a2c140_0;
    %store/vec4 v0000016df7a2c640_0, 0, 32;
    %fork TD_bench.test.rom.BEQ, S_0000016df78726a0;
    %join;
    %end;
S_0000016df7a2efe0 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2d7c0_0 .var "imm", 31 0;
v0000016df7a2d860_0 .var "rs1", 4 0;
v0000016df7a2d900_0 .var "rs2", 4 0;
TD_bench.test.rom.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000016df7a31d00_0, 0, 7;
    %load/vec4 v0000016df7a2d860_0;
    %store/vec4 v0000016df7a31e40_0, 0, 5;
    %load/vec4 v0000016df7a2d900_0;
    %store/vec4 v0000016df7a31580_0, 0, 5;
    %load/vec4 v0000016df7a2d7c0_0;
    %store/vec4 v0000016df7a30540_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016df7a30900_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000016df7a2f670;
    %join;
    %end;
S_0000016df7a2f170 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2c0a0_0 .var "imm", 31 0;
v0000016df7a2c1e0_0 .var "rs1", 4 0;
v0000016df7a2ce60_0 .var "rs2", 4 0;
TD_bench.test.rom.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000016df7a31d00_0, 0, 7;
    %load/vec4 v0000016df7a2c1e0_0;
    %store/vec4 v0000016df7a31e40_0, 0, 5;
    %load/vec4 v0000016df7a2ce60_0;
    %store/vec4 v0000016df7a31580_0, 0, 5;
    %load/vec4 v0000016df7a2c0a0_0;
    %store/vec4 v0000016df7a30540_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000016df7a30900_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000016df7a2f670;
    %join;
    %end;
S_0000016df7a2f800 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a2cf00_0 .var "imm", 31 0;
v0000016df7a2cfa0_0 .var "rs1", 4 0;
v0000016df7a318a0_0 .var "rs2", 4 0;
TD_bench.test.rom.BGT ;
    %load/vec4 v0000016df7a318a0_0;
    %store/vec4 v0000016df7a30cc0_0, 0, 5;
    %load/vec4 v0000016df7a2cfa0_0;
    %store/vec4 v0000016df7a314e0_0, 0, 5;
    %load/vec4 v0000016df7a2cf00_0;
    %store/vec4 v0000016df7a31080_0, 0, 32;
    %fork TD_bench.test.rom.BLT, S_0000016df7a2ffd0;
    %join;
    %end;
S_0000016df7a2ffd0 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31080_0 .var "imm", 31 0;
v0000016df7a30cc0_0 .var "rs1", 4 0;
v0000016df7a314e0_0 .var "rs2", 4 0;
TD_bench.test.rom.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000016df7a31d00_0, 0, 7;
    %load/vec4 v0000016df7a30cc0_0;
    %store/vec4 v0000016df7a31e40_0, 0, 5;
    %load/vec4 v0000016df7a314e0_0;
    %store/vec4 v0000016df7a31580_0, 0, 5;
    %load/vec4 v0000016df7a31080_0;
    %store/vec4 v0000016df7a30540_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016df7a30900_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000016df7a2f670;
    %join;
    %end;
S_0000016df7a2fe40 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30fe0_0 .var "imm", 31 0;
v0000016df7a316c0_0 .var "rs1", 4 0;
v0000016df7a30d60_0 .var "rs2", 4 0;
TD_bench.test.rom.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000016df7a31d00_0, 0, 7;
    %load/vec4 v0000016df7a316c0_0;
    %store/vec4 v0000016df7a31e40_0, 0, 5;
    %load/vec4 v0000016df7a30d60_0;
    %store/vec4 v0000016df7a31580_0, 0, 5;
    %load/vec4 v0000016df7a30fe0_0;
    %store/vec4 v0000016df7a30540_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000016df7a30900_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000016df7a2f670;
    %join;
    %end;
S_0000016df7a2f990 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30400_0 .var "imm", 31 0;
v0000016df7a32200_0 .var "rs1", 4 0;
v0000016df7a31760_0 .var "rs2", 4 0;
TD_bench.test.rom.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000016df7a31d00_0, 0, 7;
    %load/vec4 v0000016df7a32200_0;
    %store/vec4 v0000016df7a31e40_0, 0, 5;
    %load/vec4 v0000016df7a31760_0;
    %store/vec4 v0000016df7a31580_0, 0, 5;
    %load/vec4 v0000016df7a30400_0;
    %store/vec4 v0000016df7a30540_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016df7a30900_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000016df7a2f670;
    %join;
    %end;
S_0000016df7a2f4e0 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a304a0_0 .var "imm", 31 0;
v0000016df7a30e00_0 .var "rs1", 4 0;
TD_bench.test.rom.BNEZ ;
    %load/vec4 v0000016df7a30e00_0;
    %store/vec4 v0000016df7a32200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a31760_0, 0, 5;
    %load/vec4 v0000016df7a304a0_0;
    %store/vec4 v0000016df7a30400_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_0000016df7a2f990;
    %join;
    %end;
S_0000016df7a2f670 .scope task, "BType" "BType" 4 297, 4 297 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30900_0 .var "funct3", 2 0;
v0000016df7a30540_0 .var "imm", 31 0;
v0000016df7a31d00_0 .var "opcode", 6 0;
v0000016df7a31e40_0 .var "rs1", 4 0;
v0000016df7a31580_0 .var "rs2", 4 0;
TD_bench.test.rom.BType ;
    %load/vec4 v0000016df7a30540_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000016df7a30540_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a31580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a31e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a30900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a30540_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a30540_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a31d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a2fcb0 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31620_0 .var "offset", 31 0;
TD_bench.test.rom.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000016df7a2ca00_0, 0, 5;
    %load/vec4 v0000016df7a31620_0;
    %store/vec4 v0000016df7a2de00_0, 0, 32;
    %fork TD_bench.test.rom.AUIPC, S_0000016df7872510;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a34f00_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000016df7a35f40_0, 0, 5;
    %load/vec4 v0000016df7a31620_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000016df7a35360_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_0000016df7a34070;
    %join;
    %end;
S_0000016df7a2fb20 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31120_0 .var "csr", 11 0;
v0000016df7a30ea0_0 .var "rd", 4 0;
v0000016df7a31800_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRC ;
    %load/vec4 v0000016df7a31120_0;
    %load/vec4 v0000016df7a31800_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0000016df7a30ea0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a30160 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a311c0_0 .var "csr", 11 0;
v0000016df7a31940_0 .var "imm", 31 0;
v0000016df7a30f40_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRCI ;
    %load/vec4 v0000016df7a311c0_0;
    %load/vec4 v0000016df7a31940_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0000016df7a30f40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a2f350 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a305e0_0 .var "csr", 11 0;
v0000016df7a30360_0 .var "rd", 4 0;
v0000016df7a319e0_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRS ;
    %load/vec4 v0000016df7a305e0_0;
    %load/vec4 v0000016df7a319e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0000016df7a30360_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a33bc0 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30720_0 .var "csr", 11 0;
v0000016df7a31440_0 .var "imm", 31 0;
v0000016df7a30860_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRSI ;
    %load/vec4 v0000016df7a30720_0;
    %load/vec4 v0000016df7a31440_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0000016df7a30860_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a330d0 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31a80_0 .var "csr", 11 0;
v0000016df7a31b20_0 .var "rd", 4 0;
v0000016df7a31da0_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRW ;
    %load/vec4 v0000016df7a31a80_0;
    %load/vec4 v0000016df7a31da0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0000016df7a31b20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a34200 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31260_0 .var "csr", 11 0;
v0000016df7a30680_0 .var "imm", 31 0;
v0000016df7a307c0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRWI ;
    %load/vec4 v0000016df7a31260_0;
    %load/vec4 v0000016df7a30680_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0000016df7a307c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a32db0 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a309a0_0 .var "b1", 7 0;
v0000016df7a31300_0 .var "b2", 7 0;
v0000016df7a32160_0 .var "b3", 7 0;
v0000016df7a313a0_0 .var "b4", 7 0;
TD_bench.test.rom.DATAB ;
    %load/vec4 v0000016df7a309a0_0;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000016df7a409f0, 4, 5;
    %load/vec4 v0000016df7a31300_0;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000016df7a409f0, 4, 5;
    %load/vec4 v0000016df7a32160_0;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000016df7a409f0, 4, 5;
    %load/vec4 v0000016df7a313a0_0;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000016df7a409f0, 4, 5;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a32770 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31ee0_0 .var "w", 31 0;
TD_bench.test.rom.DATAW ;
    %load/vec4 v0000016df7a31ee0_0;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a33710 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_0000016df77ee610;
 .timescale 0 0;
TD_bench.test.rom.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a33260 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_0000016df77ee610;
 .timescale 0 0;
TD_bench.test.rom.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a33d50 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a31bc0_0 .var "pred", 3 0;
v0000016df7a31c60_0 .var "succ", 3 0;
TD_bench.test.rom.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000016df7a31bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a31c60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a338a0 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_0000016df77ee610;
 .timescale 0 0;
TD_bench.test.rom.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a33ee0 .scope task, "IType" "IType" 4 160, 4 160 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30a40_0 .var "funct3", 2 0;
v0000016df7a31f80_0 .var "imm", 31 0;
v0000016df7a30ae0_0 .var "opcode", 6 0;
v0000016df7a32020_0 .var "rd", 4 0;
v0000016df7a320c0_0 .var "rs1", 4 0;
TD_bench.test.rom.IType ;
    %load/vec4 v0000016df7a31f80_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0000016df7a320c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a30a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a32020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a30ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a32900 .scope task, "J" "J" 4 742, 4 742 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30b80_0 .var "imm", 31 0;
TD_bench.test.rom.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a34fa0_0, 0, 5;
    %load/vec4 v0000016df7a30b80_0;
    %store/vec4 v0000016df7a30c20_0, 0, 32;
    %fork TD_bench.test.rom.JAL, S_0000016df7a33a30;
    %join;
    %end;
S_0000016df7a33a30 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a30c20_0 .var "imm", 31 0;
v0000016df7a34fa0_0 .var "rd", 4 0;
TD_bench.test.rom.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0000016df7a34d20_0, 0, 7;
    %load/vec4 v0000016df7a34fa0_0;
    %store/vec4 v0000016df7a35220_0, 0, 5;
    %load/vec4 v0000016df7a30c20_0;
    %store/vec4 v0000016df7a35400_0, 0, 32;
    %fork TD_bench.test.rom.JType, S_0000016df7a34520;
    %join;
    %end;
S_0000016df7a34070 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a35360_0 .var "imm", 31 0;
v0000016df7a34f00_0 .var "rd", 4 0;
v0000016df7a35f40_0 .var "rs1", 4 0;
TD_bench.test.rom.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a34f00_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a35f40_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a35360_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a34390 .scope task, "JR" "JR" 4 750, 4 750 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a36120_0 .var "imm", 31 0;
v0000016df7a35ea0_0 .var "rs1", 4 0;
TD_bench.test.rom.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a34f00_0, 0, 5;
    %load/vec4 v0000016df7a35ea0_0;
    %store/vec4 v0000016df7a35f40_0, 0, 5;
    %load/vec4 v0000016df7a36120_0;
    %store/vec4 v0000016df7a35360_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_0000016df7a34070;
    %join;
    %end;
S_0000016df7a34520 .scope task, "JType" "JType" 4 262, 4 262 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a35400_0 .var "imm", 31 0;
v0000016df7a34d20_0 .var "opcode", 6 0;
v0000016df7a35220_0 .var "rd", 4 0;
TD_bench.test.rom.JType ;
    %load/vec4 v0000016df7a35400_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000016df7a35400_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a35400_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a35400_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a35220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a34d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a33580 .scope task, "LB" "LB" 4 401, 4 401 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a36440_0 .var "imm", 31 0;
v0000016df7a36300_0 .var "rd", 4 0;
v0000016df7a34dc0_0 .var "rs1", 4 0;
TD_bench.test.rom.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a36300_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a34dc0_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a36440_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a32a90 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a34a00_0 .var "imm", 31 0;
v0000016df7a35fe0_0 .var "rd", 4 0;
v0000016df7a34e60_0 .var "rs1", 4 0;
TD_bench.test.rom.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a35fe0_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a34e60_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a34a00_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a32c20 .scope task, "LH" "LH" 4 410, 4 410 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a34c80_0 .var "imm", 31 0;
v0000016df7a35040_0 .var "rd", 4 0;
v0000016df7a36080_0 .var "rs1", 4 0;
TD_bench.test.rom.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a35040_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a36080_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a34c80_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a333f0 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a350e0_0 .var "imm", 31 0;
v0000016df7a354a0_0 .var "rd", 4 0;
v0000016df7a35cc0_0 .var "rs1", 4 0;
TD_bench.test.rom.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a354a0_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a35cc0_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a350e0_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a32f40 .scope task, "LI" "LI" 4 703, 4 703 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a35900_0 .var "imm", 31 0;
v0000016df7a35540_0 .var "rd", 4 0;
TD_bench.test.rom.LI ;
    %load/vec4 v0000016df7a35900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0000016df7a35540_0;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000016df7a35900_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v0000016df7a35900_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000016df7a35540_0;
    %store/vec4 v0000016df7a2dc20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d4a0_0, 0, 5;
    %load/vec4 v0000016df7a35900_0;
    %store/vec4 v0000016df7a2da40_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000016df7952460;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0000016df7a35540_0;
    %store/vec4 v0000016df7a34aa0_0, 0, 5;
    %load/vec4 v0000016df7a35900_0;
    %load/vec4 v0000016df7a35900_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000016df7a355e0_0, 0, 32;
    %fork TD_bench.test.rom.LUI, S_0000016df7a382a0;
    %join;
    %load/vec4 v0000016df7a35900_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v0000016df7a35540_0;
    %store/vec4 v0000016df7a2dc20_0, 0, 5;
    %load/vec4 v0000016df7a35540_0;
    %store/vec4 v0000016df7a2d4a0_0, 0, 5;
    %load/vec4 v0000016df7a35900_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000016df7a2da40_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000016df7952460;
    %join;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %end;
S_0000016df7a382a0 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a355e0_0 .var "imm", 31 0;
v0000016df7a34aa0_0 .var "rd", 4 0;
TD_bench.test.rom.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0000016df7a38d70_0, 0, 7;
    %load/vec4 v0000016df7a34aa0_0;
    %store/vec4 v0000016df7a38f50_0, 0, 5;
    %load/vec4 v0000016df7a355e0_0;
    %store/vec4 v0000016df7a39f90_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_0000016df7a3c770;
    %join;
    %end;
S_0000016df7a36b30 .scope task, "LW" "LW" 4 419, 4 419 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a364e0_0 .var "imm", 31 0;
v0000016df7a35180_0 .var "rd", 4 0;
v0000016df7a361c0_0 .var "rs1", 4 0;
TD_bench.test.rom.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a35180_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a361c0_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a364e0_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a38430 .scope task, "Label" "Label" 4 606, 4 606 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a34780_0 .var/i "L", 31 0;
TD_bench.test.rom.Label ;
    %end;
S_0000016df7a38110 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a34b40_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0000016df7a38110
TD_bench.test.rom.LabelRef ;
    %load/vec4 v0000016df7a34b40_0;
    %load/vec4 v0000016df7a40770_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0000016df7a37df0 .scope task, "MV" "MV" 4 734, 4 734 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a35680_0 .var "rd", 4 0;
v0000016df7a35720_0 .var "rs1", 4 0;
TD_bench.test.rom.MV ;
    %load/vec4 v0000016df7a35680_0;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %load/vec4 v0000016df7a35720_0;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %end;
S_0000016df7a385c0 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_0000016df77ee610;
 .timescale 0 0;
TD_bench.test.rom.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %end;
S_0000016df7a38750 .scope task, "OR" "OR" 4 139, 4 139 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a36260_0 .var "rd", 4 0;
v0000016df7a357c0_0 .var "rs1", 4 0;
v0000016df7a34be0_0 .var "rs2", 4 0;
TD_bench.test.rom.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a36260_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a357c0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a34be0_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a37490 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a363a0_0 .var "imm", 31 0;
v0000016df7a36580_0 .var "rd", 4 0;
v0000016df7a36620_0 .var "rs1", 4 0;
TD_bench.test.rom.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a36580_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a36620_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a363a0_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a369a0 .scope task, "RET" "RET" 4 728, 4 728 0, S_0000016df77ee610;
 .timescale 0 0;
TD_bench.test.rom.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a34f00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a35f40_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a35360_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_0000016df7a34070;
    %join;
    %end;
S_0000016df7a377b0 .scope task, "RType" "RType" 4 70, 4 70 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a34820_0 .var "funct3", 2 0;
v0000016df7a35860_0 .var "funct7", 6 0;
v0000016df7a348c0_0 .var "opcode", 6 0;
v0000016df7a35d60_0 .var "rd", 4 0;
v0000016df7a34960_0 .var "rs1", 4 0;
v0000016df7a359a0_0 .var "rs2", 4 0;
TD_bench.test.rom.RType ;
    %load/vec4 v0000016df7a35860_0;
    %load/vec4 v0000016df7a359a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a34960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a34820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a35d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a348c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a37c60 .scope task, "SB" "SB" 4 470, 4 470 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a35a40_0 .var "imm", 31 0;
v0000016df7a35ae0_0 .var "rs1", 4 0;
v0000016df7a35b80_0 .var "rs2", 4 0;
TD_bench.test.rom.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000016df7a3a350_0, 0, 7;
    %load/vec4 v0000016df7a35b80_0;
    %store/vec4 v0000016df7a39310_0, 0, 5;
    %load/vec4 v0000016df7a35ae0_0;
    %store/vec4 v0000016df7a38cd0_0, 0, 5;
    %load/vec4 v0000016df7a35a40_0;
    %store/vec4 v0000016df7a39270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a38af0_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_0000016df7a3b000;
    %join;
    %end;
S_0000016df7a36cc0 .scope task, "SH" "SH" 4 479, 4 479 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a35c20_0 .var "imm", 31 0;
v0000016df7a35e00_0 .var "rs1", 4 0;
v0000016df7a3a030_0 .var "rs2", 4 0;
TD_bench.test.rom.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000016df7a3a350_0, 0, 7;
    %load/vec4 v0000016df7a3a030_0;
    %store/vec4 v0000016df7a39310_0, 0, 5;
    %load/vec4 v0000016df7a35e00_0;
    %store/vec4 v0000016df7a38cd0_0, 0, 5;
    %load/vec4 v0000016df7a35c20_0;
    %store/vec4 v0000016df7a39270_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016df7a38af0_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_0000016df7a3b000;
    %join;
    %end;
S_0000016df7a37940 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a3a3f0_0 .var "rd", 4 0;
v0000016df7a3a5d0_0 .var "rs1", 4 0;
v0000016df7a39bd0_0 .var "rs2", 4 0;
TD_bench.test.rom.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a3a3f0_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a3a5d0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a39bd0_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a37ad0 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a396d0_0 .var "imm", 31 0;
v0000016df7a3a0d0_0 .var "rd", 4 0;
v0000016df7a38e10_0 .var "rs1", 4 0;
TD_bench.test.rom.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a3a0d0_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a38e10_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a396d0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a36e50 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a3a530_0 .var "rd", 4 0;
v0000016df7a38eb0_0 .var "rs1", 4 0;
v0000016df7a3a670_0 .var "rs2", 4 0;
TD_bench.test.rom.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a3a530_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a38eb0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a3a670_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a36fe0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a38a50_0 .var "imm", 31 0;
v0000016df7a39770_0 .var "rd", 4 0;
v0000016df7a38b90_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a39770_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a38b90_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a38a50_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a37f80 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39d10_0 .var "imm", 31 0;
v0000016df7a39db0_0 .var "rd", 4 0;
v0000016df7a3a170_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a39db0_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a3a170_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a39d10_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a37170 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39590_0 .var "rd", 4 0;
v0000016df7a3a850_0 .var "rs1", 4 0;
v0000016df7a3a490_0 .var "rs2", 4 0;
TD_bench.test.rom.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a39590_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a3a850_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a3a490_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a37300 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a3a710_0 .var "rd", 4 0;
v0000016df7a38ff0_0 .var "rs1", 4 0;
v0000016df7a39e50_0 .var "rs2", 4 0;
TD_bench.test.rom.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a3a710_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a38ff0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a39e50_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a37620 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39630_0 .var "imm", 31 0;
v0000016df7a39450_0 .var "rd", 4 0;
v0000016df7a39130_0 .var "rs1", 4 0;
TD_bench.test.rom.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a39450_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a39130_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a39630_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a3ace0 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39810_0 .var "rd", 4 0;
v0000016df7a39ef0_0 .var "rs1", 4 0;
v0000016df7a3a210_0 .var "rs2", 4 0;
TD_bench.test.rom.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a39810_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a39ef0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a3a210_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a3c450 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a398b0_0 .var "imm", 31 0;
v0000016df7a389b0_0 .var "rd", 4 0;
v0000016df7a3a7b0_0 .var "rs1", 4 0;
TD_bench.test.rom.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a389b0_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a3a7b0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a398b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a3b000 .scope task, "SType" "SType" 4 452, 4 452 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a38af0_0 .var "funct3", 2 0;
v0000016df7a39270_0 .var "imm", 31 0;
v0000016df7a3a350_0 .var "opcode", 6 0;
v0000016df7a39310_0 .var "rs1", 4 0;
v0000016df7a38cd0_0 .var "rs2", 4 0;
TD_bench.test.rom.SType ;
    %load/vec4 v0000016df7a39270_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0000016df7a38cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a39310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a38af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a39270_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a3a350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a3baf0 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39b30_0 .var "rd", 4 0;
v0000016df7a3a2b0_0 .var "rs1", 4 0;
v0000016df7a393b0_0 .var "rs2", 4 0;
TD_bench.test.rom.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a39b30_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a3a2b0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a393b0_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a3b190 .scope task, "SW" "SW" 4 488, 4 488 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a38c30_0 .var "imm", 31 0;
v0000016df7a394f0_0 .var "rs1", 4 0;
v0000016df7a39950_0 .var "rs2", 4 0;
TD_bench.test.rom.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000016df7a3a350_0, 0, 7;
    %load/vec4 v0000016df7a39950_0;
    %store/vec4 v0000016df7a39310_0, 0, 5;
    %load/vec4 v0000016df7a394f0_0;
    %store/vec4 v0000016df7a38cd0_0, 0, 5;
    %load/vec4 v0000016df7a38c30_0;
    %store/vec4 v0000016df7a39270_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000016df7a38af0_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_0000016df7a3b000;
    %join;
    %end;
S_0000016df7a3c770 .scope task, "UType" "UType" 4 369, 4 369 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39f90_0 .var "imm", 31 0;
v0000016df7a38d70_0 .var "opcode", 6 0;
v0000016df7a38f50_0 .var "rd", 4 0;
TD_bench.test.rom.UType ;
    %load/vec4 v0000016df7a39f90_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0000016df7a38f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a38d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016df7a40770_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000016df7a409f0, 4, 0;
    %load/vec4 v0000016df7a40770_0;
    %addi 4, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
S_0000016df7a3a9c0 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a39090_0 .var "rd", 4 0;
v0000016df7a399f0_0 .var "rs1", 4 0;
v0000016df7a39a90_0 .var "rs2", 4 0;
TD_bench.test.rom.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000016df7a348c0_0, 0, 7;
    %load/vec4 v0000016df7a39090_0;
    %store/vec4 v0000016df7a35d60_0, 0, 5;
    %load/vec4 v0000016df7a399f0_0;
    %store/vec4 v0000016df7a34960_0, 0, 5;
    %load/vec4 v0000016df7a39a90_0;
    %store/vec4 v0000016df7a359a0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016df7a34820_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000016df7a35860_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000016df7a377b0;
    %join;
    %end;
S_0000016df7a3bfa0 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_0000016df77ee610;
 .timescale 0 0;
v0000016df7a391d0_0 .var "imm", 31 0;
v0000016df7a39c70_0 .var "rd", 4 0;
v0000016df7a40310_0 .var "rs1", 4 0;
TD_bench.test.rom.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000016df7a30ae0_0, 0, 7;
    %load/vec4 v0000016df7a39c70_0;
    %store/vec4 v0000016df7a32020_0, 0, 5;
    %load/vec4 v0000016df7a40310_0;
    %store/vec4 v0000016df7a320c0_0, 0, 5;
    %load/vec4 v0000016df7a391d0_0;
    %store/vec4 v0000016df7a31f80_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000016df7a30a40_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000016df7a33ee0;
    %join;
    %end;
S_0000016df7a3b320 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_0000016df77ee610;
 .timescale 0 0;
TD_bench.test.rom.endASM ;
    %end;
    .scope S_0000016df79d26e0;
T_69 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0000016df79cedb0_0, 0, 19;
    %end;
    .thread T_69;
    .scope S_0000016df79d26e0;
T_70 ;
    %wait E_0000016df79be410;
    %load/vec4 v0000016df79cedb0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000016df79cedb0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0000016df77ee610;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a40630_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000016df7a40950_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_0000016df77ee610;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a40770_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_0000016df77ee610;
T_73 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2dc20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2d4a0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000016df7a2da40_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000016df7952460;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2dc20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2d4a0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000016df7a2da40_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000016df7952460;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2dc20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2d4a0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000016df7a2da40_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000016df7952460;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2dc20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2d4a0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000016df7a2da40_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000016df7952460;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a2c500_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a2c280_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000016df7a2d2c0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000016df79522d0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a389b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a3a7b0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000016df7a398b0_0, 0, 32;
    %fork TD_bench.test.rom.SRLI, S_0000016df7a3c450;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a3a0d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a38e10_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000016df7a396d0_0, 0, 32;
    %fork TD_bench.test.rom.SLLI, S_0000016df7a37ad0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a39450_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a39130_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000016df7a39630_0, 0, 32;
    %fork TD_bench.test.rom.SRAI, S_0000016df7a37620;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a389b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000016df7a3a7b0_0, 0, 5;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000016df7a398b0_0, 0, 32;
    %fork TD_bench.test.rom.SRLI, S_0000016df7a3c450;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000016df7a39b30_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a3a2b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000016df7a393b0_0, 0, 5;
    %fork TD_bench.test.rom.SUB, S_0000016df7a3baf0;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000016df7a39090_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000016df7a399f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000016df7a39a90_0, 0, 5;
    %fork TD_bench.test.rom.XOR, S_0000016df7a3a9c0;
    %join;
    %fork TD_bench.test.rom.EBREAK, S_0000016df7a33710;
    %join;
    %end;
    .thread T_73;
    .scope S_0000016df77ee610;
T_74 ;
    %wait E_0000016df79bef10;
    %load/vec4 v0000016df7a3fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0000016df7a40c70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000016df7a409f0, 4;
    %assign/vec4 v0000016df7a40130_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000016df7941aa0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df79cef90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df79cf0d0_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0000016df7941aa0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df79cf8f0_0, 0, 32;
T_76.0 ;
    %load/vec4 v0000016df79cf8f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000016df79cf8f0_0;
    %store/vec4a v0000016df79ceef0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016df79cf8f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000016df79cf8f0_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_0000016df7941aa0;
T_77 ;
    %wait E_0000016df79bef10;
    %load/vec4 v0000016df79ce450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.0, 4;
    %load/vec4 v0000016df79ce810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0000016df79cf030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0000016df79cdcd0_0;
    %load/vec4 v0000016df79cf030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016df79ceef0, 0, 4;
    %vpi_call 3 323 "$display", "%b", v0000016df79cdcd0_0 {0 0 0};
T_77.2 ;
    %load/vec4 v0000016df79cec70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016df79ceef0, 4;
    %assign/vec4 v0000016df79cef90_0, 0;
    %load/vec4 v0000016df79ceb30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000016df79ceef0, 4;
    %assign/vec4 v0000016df79cf0d0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000016df78d4db0;
T_78 ;
    %wait E_0000016df79be990;
    %load/vec4 v0000016df79ce590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.0 ;
    %load/vec4 v0000016df79cf670_0;
    %load/vec4 v0000016df7a26fd0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_78.9, 8;
    %load/vec4 v0000016df7a283d0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_78.10, 8;
T_78.9 ; End of true expr.
    %load/vec4 v0000016df79cebd0_0;
    %jmp/0 T_78.10, 8;
 ; End of false expr.
    %blend;
T_78.10;
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.1 ;
    %load/vec4 v0000016df7a27750_0;
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000016df7a28330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000016df7a28290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v0000016df7a272f0_0;
    %load/vec4 v0000016df7a27890_0;
    %xor;
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v0000016df7a288d0_0;
    %pad/u 32;
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v0000016df7a272f0_0;
    %load/vec4 v0000016df7a27890_0;
    %or;
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v0000016df7a272f0_0;
    %load/vec4 v0000016df7a27890_0;
    %and;
    %store/vec4 v0000016df7a27f70_0, 0, 32;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0000016df78d4db0;
T_79 ;
    %wait E_0000016df79be890;
    %load/vec4 v0000016df79ce590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.0 ;
    %load/vec4 v0000016df79ce4f0_0;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.1 ;
    %load/vec4 v0000016df79ce4f0_0;
    %nor/r;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.2 ;
    %load/vec4 v0000016df7a28330_0;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.3 ;
    %load/vec4 v0000016df7a28330_0;
    %nor/r;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.4 ;
    %load/vec4 v0000016df7a28290_0;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.5 ;
    %load/vec4 v0000016df7a28290_0;
    %nor/r;
    %store/vec4 v0000016df79ce3b0_0, 0, 1;
    %jmp T_79.7;
T_79.7 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000016df7941910;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a27cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a271b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000016df7a2c820_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a2cbe0_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_0000016df7941910;
T_81 ;
    %wait E_0000016df79bef10;
    %load/vec4 v0000016df7a2c820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %jmp T_81.5;
T_81.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000016df7a2c820_0, 0;
    %jmp T_81.5;
T_81.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000016df7a2c820_0, 0;
    %load/vec4 v0000016df7a29b20_0;
    %assign/vec4 v0000016df7a2cbe0_0, 0;
    %jmp T_81.5;
T_81.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000016df7a2c820_0, 0;
    %jmp T_81.5;
T_81.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000016df7a2c820_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0000016df7a2dae0_0;
    %assign/vec4 v0000016df7a27cf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016df7a2c820_0, 0;
    %jmp T_81.5;
T_81.5 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0000016df7941910;
T_82 ;
    %wait E_0000016df79bef10;
    %vpi_call 3 152 "$display", "PC=%0d", v0000016df7a27cf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000016df7a27070_0;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a27110_0;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a2a200_0;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a28010_0;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a28790_0;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a280b0_0;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a28bf0_0;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a2d0e0_0;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a2d5e0_0;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a2c460_0;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %load/vec4 v0000016df7a29da0_0;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %jmp T_82.11;
T_82.0 ;
    %vpi_call 3 154 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v0000016df7a2c6e0_0, v0000016df7a2db80_0, v0000016df7a2d720_0, v0000016df7a2a020_0 {0 0 0};
    %jmp T_82.11;
T_82.1 ;
    %vpi_call 3 155 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v0000016df7a2c6e0_0, v0000016df7a2db80_0, v0000016df7a2d040_0, v0000016df7a2a020_0 {0 0 0};
    %jmp T_82.11;
T_82.2 ;
    %vpi_call 3 156 "$display", "BRANCH" {0 0 0};
    %jmp T_82.11;
T_82.3 ;
    %vpi_call 3 157 "$display", "JAL" {0 0 0};
    %jmp T_82.11;
T_82.4 ;
    %vpi_call 3 158 "$display", "JALR" {0 0 0};
    %jmp T_82.11;
T_82.5 ;
    %vpi_call 3 159 "$display", "AUIPC" {0 0 0};
    %jmp T_82.11;
T_82.6 ;
    %vpi_call 3 160 "$display", "LUI" {0 0 0};
    %jmp T_82.11;
T_82.7 ;
    %vpi_call 3 161 "$display", "LOAD" {0 0 0};
    %jmp T_82.11;
T_82.8 ;
    %vpi_call 3 162 "$display", "STORE" {0 0 0};
    %jmp T_82.11;
T_82.9 ;
    %vpi_call 3 163 "$display", "SYSTEM" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call 3 164 "$display", "FENCE" {0 0 0};
    %jmp T_82.11;
T_82.11 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0000016df79d1f00;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016df7a3f690_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0000016df79d1f00;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016df7a403b0_0, 0, 1;
T_84.0 ;
    %delay 1, 0;
    %load/vec4 v0000016df7a403b0_0;
    %inv;
    %store/vec4 v0000016df7a403b0_0, 0, 1;
    %load/vec4 v0000016df7a3fb90_0;
    %load/vec4 v0000016df7a3f690_0;
    %cmp/ne;
    %jmp/0xz  T_84.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v0000016df7a3fb90_0 {0 0 0};
T_84.1 ;
    %load/vec4 v0000016df7a3fb90_0;
    %assign/vec4 v0000016df7a3f690_0, 0;
    %jmp T_84.0;
    %end;
    .thread T_84;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
