{"result": {"query": ":facetid:toc:\"db/conf/micro/micro2015.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "186.37"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "62", "@dc": "62", "@oc": "62", "@id": "40456792", "text": ":facetid:toc:db/conf/micro/micro2015.bht"}}, "hits": {"@total": "62", "@computed": "62", "@sent": "62", "@first": "0", "hit": [{"@score": "1", "@id": "3234156", "info": {"authors": {"author": [{"@pid": "173/9804", "text": "Jaehyung Ahn"}, {"@pid": "173/9795", "text": "Dongup Kwon"}, {"@pid": "147/1001", "text": "Youngsok Kim"}, {"@pid": "173/9805", "text": "Mohammadamin Ajdari"}, {"@pid": "41/2370", "text": "Jaewon Lee"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}]}, "title": "DCS: a fast and scalable device-centric server architecture.", "venue": "MICRO", "pages": "559-571", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AhnKKALK15", "doi": "10.1145/2830772.2830794", "ee": "https://doi.org/10.1145/2830772.2830794", "url": "https://dblp.org/rec/conf/micro/AhnKKALK15"}, "url": "URL#3234156"}, {"@score": "1", "@id": "3234157", "info": {"authors": {"author": [{"@pid": "53/7913", "text": "Newsha Ardalani"}, {"@pid": "173/9815", "text": "Clint Lestourgeon"}, {"@pid": "22/858", "text": "Karthikeyan Sankaralingam"}, {"@pid": "z/XiaojinZhu", "text": "Xiaojin Zhu 0001"}]}, "title": "Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance.", "venue": "MICRO", "pages": "725-737", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ArdalaniLSZ15", "doi": "10.1145/2830772.2830780", "ee": "https://doi.org/10.1145/2830772.2830780", "url": "https://dblp.org/rec/conf/micro/ArdalaniLSZ15"}, "url": "URL#3234157"}, {"@score": "1", "@id": "3234158", "info": {"authors": {"author": [{"@pid": "148/9765", "text": "Angelos Arelakis"}, {"@pid": "47/4262", "text": "Fredrik Dahlgren"}, {"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}]}, "title": "HyComp: a hybrid cache compression method for selection of data-type-specific compression methods.", "venue": "MICRO", "pages": "38-49", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ArelakisDS15", "doi": "10.1145/2830772.2830823", "ee": "https://doi.org/10.1145/2830772.2830823", "url": "https://dblp.org/rec/conf/micro/ArelakisDS15"}, "url": "URL#3234158"}, {"@score": "1", "@id": "3234159", "info": {"authors": {"author": [{"@pid": "24/10328", "text": "William Arthur"}, {"@pid": "173/9799", "text": "Sahil Madeka"}, {"@pid": "41/1231", "text": "Reetuparna Das"}, {"@pid": "a/ToddMAustin", "text": "Todd M. Austin"}]}, "title": "Locking down insecure indirection with hardware-based control-data isolation.", "venue": "MICRO", "pages": "115-127", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ArthurMDA15", "doi": "10.1145/2830772.2830801", "ee": "https://doi.org/10.1145/2830772.2830801", "url": "https://dblp.org/rec/conf/micro/ArthurMDA15"}, "url": "URL#3234159"}, {"@score": "1", "@id": "3234160", "info": {"authors": {"author": [{"@pid": "99/11514", "text": "Islam Atta"}, {"@pid": "86/2176-5", "text": "Xin Tong 0005"}, {"@pid": "05/6204", "text": "Vijayalakshmi Srinivasan"}, {"@pid": "140/2229", "text": "Ioana Baldini"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Self-contained, accurate precomputation prefetching.", "venue": "MICRO", "pages": "153-165", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/AttaTSBM15", "doi": "10.1145/2830772.2830816", "ee": "https://doi.org/10.1145/2830772.2830816", "url": "https://dblp.org/rec/conf/micro/AttaTSBM15"}, "url": "URL#3234160"}, {"@score": "1", "@id": "3234162", "info": {"authors": {"author": [{"@pid": "131/5120", "text": "Anys Bacha"}, {"@pid": "04/3074", "text": "Radu Teodorescu"}]}, "title": "Authenticache: harnessing cache ECC for system authentication.", "venue": "MICRO", "pages": "128-140", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/BachaT15", "doi": "10.1145/2830772.2830814", "ee": "https://doi.org/10.1145/2830772.2830814", "url": "https://dblp.org/rec/conf/micro/BachaT15"}, "url": "URL#3234162"}, {"@score": "1", "@id": "3234165", "info": {"authors": {"author": [{"@pid": "69/510-45", "text": "Tao Chen 0045"}, {"@pid": "173/9807", "text": "Alexander Rucker"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Execution time prediction for energy-efficient hardware accelerators.", "venue": "MICRO", "pages": "457-469", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenRS15", "doi": "10.1145/2830772.2830798", "ee": "https://doi.org/10.1145/2830772.2830798", "url": "https://dblp.org/rec/conf/micro/ChenRS15"}, "url": "URL#3234165"}, {"@score": "1", "@id": "3234166", "info": {"authors": {"author": [{"@pid": "151/5469", "text": "Guoyang Chen"}, {"@pid": "36/4172", "text": "Xipeng Shen"}]}, "title": "Free launch: optimizing GPU dynamic kernel launches through thread reuse.", "venue": "MICRO", "pages": "407-419", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ChenS15", "doi": "10.1145/2830772.2830818", "ee": "https://doi.org/10.1145/2830772.2830818", "url": "https://dblp.org/rec/conf/micro/ChenS15"}, "url": "URL#3234166"}, {"@score": "1", "@id": "3234167", "info": {"authors": {"author": [{"@pid": "44/11216", "text": "Zidong Du"}, {"@pid": "80/1973", "text": "Daniel D. Ben-Dayan Rubin"}, {"@pid": "48/474", "text": "Yunji Chen"}, {"@pid": "47/1699", "text": "Liqiang He"}, {"@pid": "60/419-2", "text": "Tianshi Chen 0002"}, {"@pid": "64/5666-8", "text": "Lei Zhang 0008"}, {"@pid": "47/382", "text": "Chengyong Wu"}, {"@pid": "35/1139", "text": "Olivier Temam"}]}, "title": "Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches.", "venue": "MICRO", "pages": "494-507", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/DuRCHCZWT15", "doi": "10.1145/2830772.2830789", "ee": "https://doi.org/10.1145/2830772.2830789", "url": "https://dblp.org/rec/conf/micro/DuRCHCZWT15"}, "url": "URL#3234167"}, {"@score": "1", "@id": "3234168", "info": {"authors": {"author": [{"@pid": "125/2460", "text": "Yuanwei Fang"}, {"@pid": "71/7434", "text": "Tung Thanh Hoang"}, {"@pid": "65/983", "text": "Michela Becchi"}, {"@pid": "c/AAChien", "text": "Andrew A. Chien"}]}, "title": "Fast support for unstructured data processing: the unified automata processor.", "venue": "MICRO", "pages": "533-545", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FangHBC15", "doi": "10.1145/2830772.2830809", "ee": "https://doi.org/10.1145/2830772.2830809", "url": "https://dblp.org/rec/conf/micro/FangHBC15"}, "url": "URL#3234168"}, {"@score": "1", "@id": "3234169", "info": {"authors": {"author": [{"@pid": "147/5196", "text": "Yaosheng Fu"}, {"@pid": "154/3537-3", "text": "Tri Minh Nguyen 0003"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "Coherence domain restriction on large scale systems.", "venue": "MICRO", "pages": "686-698", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/FuNW15", "doi": "10.1145/2830772.2830832", "ee": "https://doi.org/10.1145/2830772.2830832", "url": "https://dblp.org/rec/conf/micro/FuNW15"}, "url": "URL#3234169"}, {"@score": "1", "@id": "3234171", "info": {"authors": {"author": [{"@pid": "32/8198", "text": "Seong-Lyong Gong"}, {"@pid": "02/8105", "text": "Minsoo Rhu"}, {"@pid": "94/2042", "text": "Jungrae Kim"}, {"@pid": "116/7551", "text": "Jinsuk Chung"}, {"@pid": "95/2048", "text": "Mattan Erez"}]}, "title": "CLEAN-ECC: high reliability ECC for adaptive granularity memory system.", "venue": "MICRO", "pages": "611-622", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GongRKCE15", "doi": "10.1145/2830772.2830799", "ee": "https://doi.org/10.1145/2830772.2830799", "url": "https://dblp.org/rec/conf/micro/GongRKCE15"}, "url": "URL#3234171"}, {"@score": "1", "@id": "3234172", "info": {"authors": {"author": [{"@pid": "43/6410", "text": "Kathryn E. Gray"}, {"@pid": "95/8775", "text": "Gabriel Kerneis"}, {"@pid": "96/3526", "text": "Dominic P. Mulligan"}, {"@pid": "173/9501", "text": "Christopher Pulte"}, {"@pid": "99/365", "text": "Susmit Sarkar"}, {"@pid": "74/185", "text": "Peter Sewell"}]}, "title": "An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors.", "venue": "MICRO", "pages": "635-646", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GrayKMPSS15", "doi": "10.1145/2830772.2830775", "ee": "https://doi.org/10.1145/2830772.2830775", "url": "https://dblp.org/rec/conf/micro/GrayKMPSS15"}, "url": "URL#3234172"}, {"@score": "1", "@id": "3234173", "info": {"authors": {"author": [{"@pid": "67/398-1", "text": "Qi Guo 0001"}, {"@pid": "33/6378", "text": "Tze Meng Low"}, {"@pid": "14/7434", "text": "Nikolaos Alachiotis 0001"}, {"@pid": "92/10926", "text": "Berkin Akin"}, {"@pid": "p/LawrenceTPileggi", "text": "Larry T. Pileggi"}, {"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "53/6455", "text": "Franz Franchetti"}]}, "title": "Enabling portable energy efficiency with memory accelerated library.", "venue": "MICRO", "pages": "750-761", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/GuoLAAPHF15", "doi": "10.1145/2830772.2830788", "ee": "https://doi.org/10.1145/2830772.2830788", "url": "https://dblp.org/rec/conf/micro/GuoLAAPHF15"}, "url": "URL#3234173"}, {"@score": "1", "@id": "3234174", "info": {"authors": {"author": [{"@pid": "130/7622", "text": "Tae Jun Ham"}, {"@pid": "75/5591", "text": "Juan L. Arag\u00f3n"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}]}, "title": "DeSC: decoupled supply-compute communication management for heterogeneous architectures.", "venue": "MICRO", "pages": "191-203", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HamAM15", "doi": "10.1145/2830772.2830800", "ee": "https://doi.org/10.1145/2830772.2830800", "url": "https://dblp.org/rec/conf/micro/HamAM15"}, "url": "URL#3234174"}, {"@score": "1", "@id": "3234175", "info": {"authors": {"author": [{"@pid": "127/9046", "text": "Milad Hashemi"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Filtered runahead execution with a runahead buffer.", "venue": "MICRO", "pages": "358-369", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/HashemiP15", "doi": "10.1145/2830772.2830812", "ee": "https://doi.org/10.1145/2830772.2830812", "url": "https://dblp.org/rec/conf/micro/HashemiP15"}, "url": "URL#3234175"}, {"@score": "1", "@id": "3234176", "info": {"authors": {"author": [{"@pid": "38/7914", "text": "Mark C. Jeffrey"}, {"@pid": "129/7647", "text": "Suvinay Subramanian"}, {"@pid": "129/2744", "text": "Cong Yan"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "A scalable architecture for ordered parallelism.", "venue": "MICRO", "pages": "228-241", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JeffreySYES15", "doi": "10.1145/2830772.2830777", "ee": "https://doi.org/10.1145/2830772.2830777", "url": "https://dblp.org/rec/conf/micro/JeffreySYES15"}, "url": "URL#3234176"}, {"@score": "1", "@id": "3234177", "info": {"authors": {"author": [{"@pid": "56/9122", "text": "Hyeran Jeon"}, {"@pid": "173/9808", "text": "Gokul Subramanian Ravi"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "02/5812", "text": "Murali Annavaram"}]}, "title": "GPU register file virtualization.", "venue": "MICRO", "pages": "420-432", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JeonRKA15", "doi": "10.1145/2830772.2830784", "ee": "https://doi.org/10.1145/2830772.2830784", "url": "https://dblp.org/rec/conf/micro/JeonRKA15"}, "url": "URL#3234177"}, {"@score": "1", "@id": "3234179", "info": {"authors": {"author": [{"@pid": "84/9944", "text": "Arpit Joshi"}, {"@pid": "24/1972", "text": "Vijay Nagarajan"}, {"@pid": "73/5470", "text": "Marcelo Cintra"}, {"@pid": "v/SViglas", "text": "Stratis Viglas"}]}, "title": "Efficient persist barriers for multicores.", "venue": "MICRO", "pages": "660-671", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/JoshiNCV15", "doi": "10.1145/2830772.2830805", "ee": "https://doi.org/10.1145/2830772.2830805", "url": "https://dblp.org/rec/conf/micro/JoshiNCV15"}, "url": "URL#3234179"}, {"@score": "1", "@id": "3234180", "info": {"authors": {"author": [{"@pid": "121/3442", "text": "Ajaykumar Kannan"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}]}, "title": "Enabling interposer-based disintegration of multi-core processors.", "venue": "MICRO", "pages": "546-558", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KannanJL15", "doi": "10.1145/2830772.2830808", "ee": "https://doi.org/10.1145/2830772.2830808", "url": "https://dblp.org/rec/conf/micro/KannanJL15"}, "url": "URL#3234180"}, {"@score": "1", "@id": "3234181", "info": {"authors": {"author": [{"@pid": "16/9104", "text": "Harshad Kasture"}, {"@pid": "31/11471", "text": "Davide B. Bartolini"}, {"@pid": "42/7272", "text": "Nathan Beckmann"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Rubik: fast analytical power management for latency-critical systems.", "venue": "MICRO", "pages": "598-610", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KastureBBS15", "doi": "10.1145/2830772.2830797", "ee": "https://doi.org/10.1145/2830772.2830797", "url": "https://dblp.org/rec/conf/micro/KastureBBS15"}, "url": "URL#3234181"}, {"@score": "1", "@id": "3234182", "info": {"authors": {"author": [{"@pid": "23/10979", "text": "Cansu Kaynak"}, {"@pid": "78/50", "text": "Boris Grot"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}]}, "title": "Confluence: unified instruction supply for scale-out servers.", "venue": "MICRO", "pages": "166-177", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KaynakGF15", "doi": "10.1145/2830772.2830785", "ee": "https://doi.org/10.1145/2830772.2830785", "url": "https://dblp.org/rec/conf/micro/KaynakGF15"}, "url": "URL#3234182"}, {"@score": "1", "@id": "3234183", "info": {"authors": {"author": [{"@pid": "147/2060", "text": "Farzad Khorasani"}, {"@pid": "g/RajivGupta", "text": "Rajiv Gupta 0001"}, {"@pid": "b/LaxmiNBhuyan", "text": "Laxmi N. Bhuyan"}]}, "title": "Efficient warp execution in presence of divergence with collaborative context collection.", "venue": "MICRO", "pages": "204-215", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KhorasaniGB15", "doi": "10.1145/2830772.2830796", "ee": "https://doi.org/10.1145/2830772.2830796", "url": "https://dblp.org/rec/conf/micro/KhorasaniGB15"}, "url": "URL#3234183"}, {"@score": "1", "@id": "3234184", "info": {"authors": {"author": [{"@pid": "97/7677", "text": "Daehoon Kim"}, {"@pid": "48/3659", "text": "Hwanju Kim"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "83/5240", "text": "Jaehyuk Huh"}]}, "title": "vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments.", "venue": "MICRO", "pages": "623-634", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KimKKH15", "doi": "10.1145/2830772.2830825", "ee": "https://doi.org/10.1145/2830772.2830825", "url": "https://dblp.org/rec/conf/micro/KimKKH15"}, "url": "URL#3234184"}, {"@score": "1", "@id": "3234185", "info": {"authors": {"author": [{"@pid": "173/9796", "text": "John Kloosterman"}, {"@pid": "172/4651", "text": "Jonathan Beaumont"}, {"@pid": "173/9813", "text": "Mick Wollman"}, {"@pid": "68/9118", "text": "Ankit Sethia"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "WarpPool: sharing requests with inter-warp coalescing for throughput processors.", "venue": "MICRO", "pages": "433-444", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/KloostermanBWSD15", "doi": "10.1145/2830772.2830830", "ee": "https://doi.org/10.1145/2830772.2830830", "url": "https://dblp.org/rec/conf/micro/KloostermanBWSD15"}, "url": "URL#3234185"}, {"@score": "1", "@id": "3234186", "info": {"authors": {"author": [{"@pid": "173/9806", "text": "Gwangmu Lee"}, {"@pid": "173/9794", "text": "Hyunjoon Park"}, {"@pid": "173/9818", "text": "Seonyeong Heo"}, {"@pid": "24/3765", "text": "Kyung-Ah Chang"}, {"@pid": "97/6015", "text": "Hyogun Lee"}, {"@pid": "29/7934", "text": "Hanjun Kim 0001"}]}, "title": "Architecture-aware automatic computation offload for native applications.", "venue": "MICRO", "pages": "521-532", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LeePHCLK15", "doi": "10.1145/2830772.2830833", "ee": "https://doi.org/10.1145/2830772.2830833", "url": "https://dblp.org/rec/conf/micro/LeePHCLK15"}, "url": "URL#3234186"}, {"@score": "1", "@id": "3234187", "info": {"authors": {"author": [{"@pid": "131/5131", "text": "Jingwen Leng"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "58/8165", "text": "Ramon Bertran"}, {"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach.", "venue": "MICRO", "pages": "294-307", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LengBBBR15", "doi": "10.1145/2830772.2830811", "ee": "https://doi.org/10.1145/2830772.2830811", "url": "https://dblp.org/rec/conf/micro/LengBBBR15"}, "url": "URL#3234187"}, {"@score": "1", "@id": "3234188", "info": {"authors": {"author": [{"@pid": "94/5186", "text": "Jiwei Liu"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}]}, "title": "SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers.", "venue": "MICRO", "pages": "383-394", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LiuYM15", "doi": "10.1145/2830772.2830822", "ee": "https://doi.org/10.1145/2830772.2830822", "url": "https://dblp.org/rec/conf/micro/LiuYM15"}, "url": "URL#3234188"}, {"@score": "1", "@id": "3234189", "info": {"authors": {"author": [{"@pid": "08/7863", "text": "Daniel Lo"}, {"@pid": "173/9797", "text": "Taejoon Song"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Prediction-guided performance-energy trade-off for interactive applications.", "venue": "MICRO", "pages": "508-520", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LoSS15", "doi": "10.1145/2830772.2830776", "ee": "https://doi.org/10.1145/2830772.2830776", "url": "https://dblp.org/rec/conf/micro/LoSS15"}, "url": "URL#3234189"}, {"@score": "1", "@id": "3234190", "info": {"authors": {"author": [{"@pid": "35/5292", "text": "Shih-Lien Lu"}, {"@pid": "151/3987", "text": "Ying-Chen Lin"}, {"@pid": "03/711", "text": "Chia-Lin Yang"}]}, "title": "Improving DRAM latency with dynamic asymmetric subarray.", "venue": "MICRO", "pages": "255-266", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LuLY15", "doi": "10.1145/2830772.2830827", "ee": "https://doi.org/10.1145/2830772.2830827", "url": "https://dblp.org/rec/conf/micro/LuLY15"}, "url": "URL#3234190"}, {"@score": "1", "@id": "3234191", "info": {"authors": {"author": [{"@pid": "173/9802", "text": "Enrique de Lucas"}, {"@pid": "85/1247", "text": "Pedro Marcuello"}, {"@pid": "68/6550", "text": "Joan-Manuel Parcerisa"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "Ultra-low power render-based collision detection for CPU/GPU systems.", "venue": "MICRO", "pages": "445-456", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/LucasMPG15", "doi": "10.1145/2830772.2830783", "ee": "https://doi.org/10.1145/2830772.2830783", "url": "https://dblp.org/rec/conf/micro/LucasMPG15"}, "url": "URL#3234191"}, {"@score": "1", "@id": "3234192", "info": {"authors": {"author": [{"@pid": "173/9817", "text": "Yatin A. Manerkar"}, {"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}]}, "title": "CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface.", "venue": "MICRO", "pages": "26-37", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ManerkarLPM15", "doi": "10.1145/2830772.2830782", "ee": "https://doi.org/10.1145/2830772.2830782", "url": "https://dblp.org/rec/conf/micro/ManerkarLPM15"}, "url": "URL#3234192"}, {"@score": "1", "@id": "3234193", "info": {"authors": {"author": [{"@pid": "16/2038", "text": "Daniel S. McFarlin"}, {"@pid": "z/CraigBZilles", "text": "Craig B. Zilles"}]}, "title": "Bungee jumps: accelerating indirect branches through HW/SW co-design.", "venue": "MICRO", "pages": "370-382", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/McFarlinZ15", "doi": "10.1145/2830772.2830781", "ee": "https://doi.org/10.1145/2830772.2830781", "url": "https://dblp.org/rec/conf/micro/McFarlinZ15"}, "url": "URL#3234193"}, {"@score": "1", "@id": "3234194", "info": {"authors": {"author": [{"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "00/10861", "text": "Jorge Albericio"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}]}, "title": "Doppelg\u00e4nger: a cache for approximate computing.", "venue": "MICRO", "pages": "50-61", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/MiguelAMJ15", "doi": "10.1145/2830772.2830790", "ee": "https://doi.org/10.1145/2830772.2830790", "url": "https://dblp.org/rec/conf/micro/MiguelAMJ15"}, "url": "URL#3234194"}, {"@score": "1", "@id": "3234196", "info": {"authors": {"author": [{"@pid": "76/8682", "text": "Rajib Nath"}, {"@pid": "t/DeanMTullsen", "text": "Dean M. Tullsen"}]}, "title": "The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU.", "venue": "MICRO", "pages": "281-293", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NathT15", "doi": "10.1145/2830772.2830826", "ee": "https://doi.org/10.1145/2830772.2830826", "url": "https://dblp.org/rec/conf/micro/NathT15"}, "url": "URL#3234196"}, {"@score": "1", "@id": "3234197", "info": {"authors": {"author": [{"@pid": "154/3537-3", "text": "Tri Minh Nguyen 0003"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "MORC: a manycore-oriented compressed cache.", "venue": "MICRO", "pages": "76-88", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NguyenW15", "doi": "10.1145/2830772.2830828", "ee": "https://doi.org/10.1145/2830772.2830828", "url": "https://dblp.org/rec/conf/micro/NguyenW15"}, "url": "URL#3234197"}, {"@score": "1", "@id": "3234198", "info": {"authors": {"author": [{"@pid": "129/7698", "text": "Panagiota Nikolaou"}, {"@pid": "38/1130", "text": "Yiannakis Sazeides"}, {"@pid": "98/9927", "text": "Lorena Ndreu"}, {"@pid": "64/6510", "text": "Marios Kleanthous"}]}, "title": "Modeling the implications of DRAM failures and protection techniques on datacenter TCO.", "venue": "MICRO", "pages": "572-584", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/NikolaouSNK15", "doi": "10.1145/2830772.2830804", "ee": "https://doi.org/10.1145/2830772.2830804", "url": "https://dblp.org/rec/conf/micro/NikolaouSNK15"}, "url": "URL#3234198"}, {"@score": "1", "@id": "3234199", "info": {"authors": {"author": [{"@pid": "173/9798", "text": "Lena E. Olson"}, {"@pid": "138/4166", "text": "Jason Power"}, {"@pid": "h/MarkDHill", "text": "Mark D. Hill"}, {"@pid": "w/DavidAWood", "text": "David A. Wood 0001"}]}, "title": "Border control: sandboxing accelerators.", "venue": "MICRO", "pages": "470-481", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/OlsonPHW15", "doi": "10.1145/2830772.2830819", "ee": "https://doi.org/10.1145/2830772.2830819", "url": "https://dblp.org/rec/conf/micro/OlsonPHW15"}, "url": "URL#3234199"}, {"@score": "1", "@id": "3234201", "info": {"authors": {"author": [{"@pid": "127/9035", "text": "Shruti Padmanabha"}, {"@pid": "127/9042", "text": "Andrew Lukefahr"}, {"@pid": "41/1231", "text": "Reetuparna Das"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "DynaMOS: dynamic schedule migration for heterogeneous cores.", "venue": "MICRO", "pages": "322-333", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PadmanabhaLDM15", "doi": "10.1145/2830772.2830791", "ee": "https://doi.org/10.1145/2830772.2830791", "url": "https://dblp.org/rec/conf/micro/PadmanabhaLDM15"}, "url": "URL#3234201"}, {"@score": "1", "@id": "3234202", "info": {"authors": {"author": [{"@pid": "181/2751-3", "text": "Binh Pham 0003"}, {"@pid": "173/9812", "text": "J\u00e1n Vesel\u00fd"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}, {"@pid": "78/4478", "text": "Abhishek Bhattacharjee"}]}, "title": "Large pages and lightweight memory management in virtualized environments: can you have it both ways?", "venue": "MICRO", "pages": "1-12", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/PhamVLB15", "doi": "10.1145/2830772.2830773", "ee": "https://doi.org/10.1145/2830772.2830773", "url": "https://dblp.org/rec/conf/micro/PhamVLB15"}, "url": "URL#3234202"}, {"@score": "1", "@id": "3234203", "info": {"authors": {"author": [{"@pid": "39/2294", "text": "Steven Raasch"}, {"@pid": "16/5085", "text": "Arijit Biswas"}, {"@pid": "173/9803", "text": "Jon Stephan"}, {"@pid": "44/5513", "text": "Paul Racunas"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "A fast and accurate analytical technique to compute the AVF of sequential bits in a processor.", "venue": "MICRO", "pages": "738-749", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RaaschBSRE15", "doi": "10.1145/2830772.2830829", "ee": "https://doi.org/10.1145/2830772.2830829", "url": "https://dblp.org/rec/conf/micro/RaaschBSRE15"}, "url": "URL#3234203"}, {"@score": "1", "@id": "3234204", "info": {"authors": {"author": [{"@pid": "67/8972", "text": "Jinglei Ren"}, {"@pid": "66/8314", "text": "Jishen Zhao"}, {"@pid": "01/9032", "text": "Samira Manabi Khan"}, {"@pid": "61/4476", "text": "Jongmoo Choi"}, {"@pid": "38/880", "text": "Yongwei Wu"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "ThyNVM: enabling software-transparent crash consistency in persistent memory systems.", "venue": "MICRO", "pages": "672-685", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/RenZKCWM15", "doi": "10.1145/2830772.2830802", "ee": "https://doi.org/10.1145/2830772.2830802", "url": "https://dblp.org/rec/conf/micro/RenZKCWM15"}, "url": "URL#3234204"}, {"@score": "1", "@id": "3234205", "info": {"authors": {"author": [{"@pid": "115/4866", "text": "Andreas Sembrant"}, {"@pid": "37/10441", "text": "Trevor E. Carlson"}, {"@pid": "h/ErikHagersten", "text": "Erik Hagersten"}, {"@pid": "58/6781", "text": "David Black-Schaffer"}, {"@pid": "147/1005", "text": "Arthur Perais"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}, {"@pid": "84/2225", "text": "Pierre Michaud"}]}, "title": "Long term parking (LTP): criticality-aware resource allocation in OOO processors.", "venue": "MICRO", "pages": "334-346", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SembrantCHBPSM15", "doi": "10.1145/2830772.2830815", "ee": "https://doi.org/10.1145/2830772.2830815", "url": "https://dblp.org/rec/conf/micro/SembrantCHBPSM15"}, "url": "URL#3234205"}, {"@score": "1", "@id": "3234206", "info": {"authors": {"author": [{"@pid": "117/0561", "text": "Vivek Seshadri"}, {"@pid": "173/9809", "text": "Thomas Mullins"}, {"@pid": "142/2069", "text": "Amirali Boroumand"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "g/PhillipBGibbons", "text": "Phillip B. Gibbons"}, {"@pid": "59/5000", "text": "Michael A. Kozuch"}, {"@pid": "65/4120", "text": "Todd C. Mowry"}]}, "title": "Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses.", "venue": "MICRO", "pages": "267-280", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SeshadriMBMGKM15", "doi": "10.1145/2830772.2830820", "ee": "https://doi.org/10.1145/2830772.2830820", "url": "https://dblp.org/rec/conf/micro/SeshadriMBMGKM15"}, "url": "URL#3234206"}, {"@score": "1", "@id": "3234207", "info": {"authors": {"author": [{"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}, {"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "00/10861", "text": "Jorge Albericio"}]}, "title": "The inner most loop iteration counter: a new dimension in branch history.", "venue": "MICRO", "pages": "347-357", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SeznecMA15", "doi": "10.1145/2830772.2830831", "ee": "https://doi.org/10.1145/2830772.2830831", "url": "https://dblp.org/rec/conf/micro/SeznecMA15"}, "url": "URL#3234207"}, {"@score": "1", "@id": "3234208", "info": {"authors": {"author": [{"@pid": "87/9640", "text": "Ali Shafiee"}, {"@pid": "151/7531", "text": "Akhila Gundu"}, {"@pid": "86/11097", "text": "Manjunath Shevgoor"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}, {"@pid": "33/65", "text": "Mohit Tiwari"}]}, "title": "Avoiding information leakage in the memory controller with fixed service policies.", "venue": "MICRO", "pages": "89-101", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShafieeGSBT15", "doi": "10.1145/2830772.2830795", "ee": "https://doi.org/10.1145/2830772.2830795", "url": "https://dblp.org/rec/conf/micro/ShafieeGSBT15"}, "url": "URL#3234208"}, {"@score": "1", "@id": "3234209", "info": {"authors": {"author": [{"@pid": "86/11097", "text": "Manjunath Shevgoor"}, {"@pid": "173/9811", "text": "Sahil Koladiya"}, {"@pid": "20/6518", "text": "Rajeev Balasubramonian"}, {"@pid": "40/4137", "text": "Chris Wilkerson"}, {"@pid": "60/5498", "text": "Seth H. Pugsley"}, {"@pid": "80/4789", "text": "Zeshan Chishti"}]}, "title": "Efficiently prefetching complex address patterns.", "venue": "MICRO", "pages": "141-152", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ShevgoorKBWPC15", "doi": "10.1145/2830772.2830793", "ee": "https://doi.org/10.1145/2830772.2830793", "url": "https://dblp.org/rec/conf/micro/ShevgoorKBWPC15"}, "url": "URL#3234209"}, {"@score": "1", "@id": "3234210", "info": {"authors": {"author": [{"@pid": "27/9796", "text": "Matthew D. Sinclair"}, {"@pid": "162/9937", "text": "Johnathan Alsop"}, {"@pid": "97/4181", "text": "Sarita V. Adve"}]}, "title": "Efficient GPU synchronization without scopes: saying no to complex consistency models.", "venue": "MICRO", "pages": "647-659", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SinclairAA15", "doi": "10.1145/2830772.2830821", "ee": "https://doi.org/10.1145/2830772.2830821", "url": "https://dblp.org/rec/conf/micro/SinclairAA15"}, "url": "URL#3234210"}, {"@score": "1", "@id": "3234211", "info": {"authors": {"author": [{"@pid": "51/8166", "text": "Abhayendra Singh"}, {"@pid": "163/3510", "text": "Shaizeen Aga"}, {"@pid": "27/3820", "text": "Satish Narayanasamy"}]}, "title": "Efficiently enforcing strong memory ordering in GPUs.", "venue": "MICRO", "pages": "699-712", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SinghAN15", "doi": "10.1145/2830772.2830778", "ee": "https://doi.org/10.1145/2830772.2830778", "url": "https://dblp.org/rec/conf/micro/SinghAN15"}, "url": "URL#3234211"}, {"@score": "1", "@id": "3234212", "info": {"authors": {"author": [{"@pid": "54/9040", "text": "Yanwei Song"}, {"@pid": "i/EnginIpek", "text": "Engin Ipek"}]}, "title": "More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes.", "venue": "MICRO", "pages": "242-254", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SongI15", "doi": "10.1145/2830772.2830806", "ee": "https://doi.org/10.1145/2830772.2830806", "url": "https://dblp.org/rec/conf/micro/SongI15"}, "url": "URL#3234212"}, {"@score": "1", "@id": "3234213", "info": {"authors": {"author": [{"@pid": "10/10980", "text": "Lavanya Subramanian"}, {"@pid": "117/0561", "text": "Vivek Seshadri"}, {"@pid": "76/11467", "text": "Arnab Ghosh"}, {"@pid": "01/9032", "text": "Samira Manabi Khan"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory.", "venue": "MICRO", "pages": "62-75", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/SubramanianSGKM15", "doi": "10.1145/2830772.2830803", "ee": "https://doi.org/10.1145/2830772.2830803", "url": "https://dblp.org/rec/conf/micro/SubramanianSGKM15"}, "url": "URL#3234213"}, {"@score": "1", "@id": "3234214", "info": {"authors": {"author": [{"@pid": "18/8397", "text": "Balajee Vamanan"}, {"@pid": "160/9001", "text": "Hamza Bin Sohail"}, {"@pid": "28/1110", "text": "Jahangir Hasan"}, {"@pid": "25/4266", "text": "T. N. Vijaykumar"}]}, "title": "TimeTrader: exploiting latency tail to save datacenter energy for online search.", "venue": "MICRO", "pages": "585-597", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VamananSHV15", "doi": "10.1145/2830772.2830779", "ee": "https://doi.org/10.1145/2830772.2830779", "url": "https://dblp.org/rec/conf/micro/VamananSHV15"}, "url": "URL#3234214"}, {"@score": "1", "@id": "3234215", "info": {"authors": {"author": [{"@pid": "148/9791", "text": "Dani Voitsechov"}, {"@pid": "89/6105", "text": "Yoav Etsion"}]}, "title": "Control flow coalescing on a hybrid dataflow/von Neumann GPGPU.", "venue": "MICRO", "pages": "216-227", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/VoitsechovE15", "doi": "10.1145/2830772.2830817", "ee": "https://doi.org/10.1145/2830772.2830817", "url": "https://dblp.org/rec/conf/micro/VoitsechovE15"}, "url": "URL#3234215"}, {"@score": "1", "@id": "3234217", "info": {"authors": {"author": [{"@pid": "83/9047", "text": "Xiaolong Xie"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "146/2330", "text": "Xiuhong Li"}, {"@pid": "141/4725", "text": "Yudong Wu"}, {"@pid": "29/6473-3", "text": "Guangyu Sun 0003"}, {"@pid": "12/5838-4", "text": "Tao Wang 0004"}, {"@pid": "35/2456", "text": "Dongrui Fan"}]}, "title": "Enabling coordinated register allocation and thread-level parallelism optimization for GPUs.", "venue": "MICRO", "pages": "395-406", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/XieLLWSWF15", "doi": "10.1145/2830772.2830813", "ee": "https://doi.org/10.1145/2830772.2830813", "url": "https://dblp.org/rec/conf/micro/XieLLWSWF15"}, "url": "URL#3234217"}, {"@score": "1", "@id": "3234218", "info": {"authors": {"author": [{"@pid": "24/10405", "text": "Kaige Yan"}, {"@pid": "173/9816", "text": "Xingyao Zhang"}, {"@pid": "18/2495", "text": "Xin Fu"}]}, "title": "Characterizing, modeling, and improving the QoE of mobile devices with low battery level.", "venue": "MICRO", "pages": "713-724", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YanZF15", "doi": "10.1145/2830772.2830786", "ee": "https://doi.org/10.1145/2830772.2830786", "url": "https://dblp.org/rec/conf/micro/YanZF15"}, "url": "URL#3234218"}, {"@score": "1", "@id": "3234219", "info": {"authors": {"author": [{"@pid": "44/8745", "text": "Amir Yazdanbakhsh"}, {"@pid": "115/5952", "text": "Jongse Park"}, {"@pid": "173/9814", "text": "Hardik Sharma"}, {"@pid": "49/4847", "text": "Pejman Lotfi-Kamran"}, {"@pid": "00/809", "text": "Hadi Esmaeilzadeh"}]}, "title": "Neural acceleration for GPU throughput processors.", "venue": "MICRO", "pages": "482-493", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YazdanbakhshPSL15", "doi": "10.1145/2830772.2830810", "ee": "https://doi.org/10.1145/2830772.2830810", "url": "https://dblp.org/rec/conf/micro/YazdanbakhshPSL15"}, "url": "URL#3234219"}, {"@score": "1", "@id": "3234220", "info": {"authors": {"author": [{"@pid": "126/6015", "text": "Xiangyao Yu"}, {"@pid": "43/3660", "text": "Christopher J. Hughes"}, {"@pid": "29/1091", "text": "Nadathur Satish"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "IMP: indirect memory prefetcher.", "venue": "MICRO", "pages": "178-190", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/YuHSD15", "doi": "10.1145/2830772.2830807", "ee": "https://doi.org/10.1145/2830772.2830807", "url": "https://dblp.org/rec/conf/micro/YuHSD15"}, "url": "URL#3234220"}, {"@score": "1", "@id": "3234221", "info": {"authors": {"author": [{"@pid": "70/6271-2", "text": "Guowei Zhang 0002"}, {"@pid": "173/9801", "text": "Webb Horn"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems.", "venue": "MICRO", "pages": "13-25", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangHS15", "doi": "10.1145/2830772.2830774", "ee": "https://doi.org/10.1145/2830772.2830774", "url": "https://dblp.org/rec/conf/micro/ZhangHS15"}, "url": "URL#3234221"}, {"@score": "1", "@id": "3234222", "info": {"authors": {"author": [{"@pid": "56/5624-1", "text": "Xian Zhang 0001"}, {"@pid": "29/6473-3", "text": "Guangyu Sun 0003"}, {"@pid": "94/3019-7", "text": "Chao Zhang 0007"}, {"@pid": "57/10702", "text": "Weiqi Zhang"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "12/5838-4", "text": "Tao Wang 0004"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}, {"@pid": "69/1260", "text": "Jia Di"}]}, "title": "Fork path: improving efficiency of ORAM by removing redundant memory accesses.", "venue": "MICRO", "pages": "102-114", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhangSZZLWCD15", "doi": "10.1145/2830772.2830787", "ee": "https://doi.org/10.1145/2830772.2830787", "url": "https://dblp.org/rec/conf/micro/ZhangSZZLWCD15"}, "url": "URL#3234222"}, {"@score": "1", "@id": "3234223", "info": {"authors": {"author": [{"@pid": "72/8314-1", "text": "Yuhao Zhu 0001"}, {"@pid": "36/7957", "text": "Daniel Richins"}, {"@pid": "49/5740", "text": "Matthew Halpern"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "Microarchitectural implications of event-driven server-side web applications.", "venue": "MICRO", "pages": "762-774", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZhuRHR15", "doi": "10.1145/2830772.2830792", "ee": "https://doi.org/10.1145/2830772.2830792", "url": "https://dblp.org/rec/conf/micro/ZhuRHR15"}, "url": "URL#3234223"}, {"@score": "1", "@id": "3234224", "info": {"authors": {"author": [{"@pid": "145/0587", "text": "Yazhou Zu"}, {"@pid": "37/6803", "text": "Charles R. Lefurgy"}, {"@pid": "131/5131", "text": "Jingwen Leng"}, {"@pid": "49/5740", "text": "Matthew Halpern"}, {"@pid": "47/5853", "text": "Michael S. Floyd"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "Adaptive guardband scheduling to improve system-level efficiency of the POWER7+.", "venue": "MICRO", "pages": "308-321", "year": "2015", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/micro/ZuLLHFR15", "doi": "10.1145/2830772.2830824", "ee": "https://doi.org/10.1145/2830772.2830824", "url": "https://dblp.org/rec/conf/micro/ZuLLHFR15"}, "url": "URL#3234224"}, {"@score": "1", "@id": "3279947", "info": {"authors": {"author": {"@pid": "77/4185", "text": "Milos Prvulovic"}}, "title": "Proceedings of the 48th International Symposium on Microarchitecture, MICRO 2015, Waikiki, HI, USA, December 5-9, 2015", "venue": "MICRO", "publisher": "ACM", "year": "2015", "type": "Editorship", "key": "conf/micro/2015", "doi": "10.1145/2830772", "ee": "https://doi.org/10.1145/2830772", "url": "https://dblp.org/rec/conf/micro/2015"}, "url": "URL#3279947"}]}}}