<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC029FAE BSP: NUC029FAE Peripheral Pointer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC029FAE BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC029FAE</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">NUC029FAE Peripheral Pointer</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9646f603341e1ee220bf5d9948f05cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga9646f603341e1ee220bf5d9948f05cb0">WDT</a>&#160;&#160;&#160;((<a class="el" href="struct_w_d_t___t.html">WDT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>)</td></tr>
<tr class="memdesc:ga9646f603341e1ee220bf5d9948f05cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to WDT register structure.  <a href="#ga9646f603341e1ee220bf5d9948f05cb0">More...</a><br /></td></tr>
<tr class="separator:ga9646f603341e1ee220bf5d9948f05cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>)</td></tr>
<tr class="memdesc:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to Timer 0 register structure.  <a href="#gaf1b746ba5ab7d0ab657156ebda0f290c">More...</a><br /></td></tr>
<tr class="separator:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bf4f24c85f26e838f55701a5e69831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>)</td></tr>
<tr class="memdesc:ga63bf4f24c85f26e838f55701a5e69831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to Timer 1 register structure.  <a href="#ga63bf4f24c85f26e838f55701a5e69831">More...</a><br /></td></tr>
<tr class="separator:ga63bf4f24c85f26e838f55701a5e69831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457a9aa93dbb216459873a30bdb4d84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga457a9aa93dbb216459873a30bdb4d84a">I2C</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___t.html">I2C_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a>)</td></tr>
<tr class="memdesc:ga457a9aa93dbb216459873a30bdb4d84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to I2C register structure.  <a href="#ga457a9aa93dbb216459873a30bdb4d84a">More...</a><br /></td></tr>
<tr class="separator:ga457a9aa93dbb216459873a30bdb4d84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd93900fc87105fa3ef514675d4133b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaadd93900fc87105fa3ef514675d4133b">SPI</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a>)</td></tr>
<tr class="memdesc:gaadd93900fc87105fa3ef514675d4133b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to SPI register structure.  <a href="#gaadd93900fc87105fa3ef514675d4133b">More...</a><br /></td></tr>
<tr class="separator:gaadd93900fc87105fa3ef514675d4133b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538e3ec60828cfabae7e3011d73d2093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga538e3ec60828cfabae7e3011d73d2093">PWM</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_m___t.html">PWM_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>)</td></tr>
<tr class="memdesc:ga538e3ec60828cfabae7e3011d73d2093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to PWM register structure.  <a href="#ga538e3ec60828cfabae7e3011d73d2093">More...</a><br /></td></tr>
<tr class="separator:ga538e3ec60828cfabae7e3011d73d2093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7cb12b462b4594bd759d1b4e241ec4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf7cb12b462b4594bd759d1b4e241ec4c">UART</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___t.html">UART_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a>)</td></tr>
<tr class="memdesc:gaf7cb12b462b4594bd759d1b4e241ec4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to UART register structure.  <a href="#gaf7cb12b462b4594bd759d1b4e241ec4c">More...</a><br /></td></tr>
<tr class="separator:gaf7cb12b462b4594bd759d1b4e241ec4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___t.html">ADC_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="memdesc:ga54d148b91f3d356713f7e367a2243bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to ADC register structure.  <a href="#ga54d148b91f3d356713f7e367a2243bea">More...</a><br /></td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b90783a67cca84746999e2d4dfc735c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8b90783a67cca84746999e2d4dfc735c">ACMP</a>&#160;&#160;&#160;((<a class="el" href="struct_a_c_m_p___t.html">ACMP_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1c32d772e9e72f69156356e526790914">ACMP_BASE</a>)</td></tr>
<tr class="memdesc:ga8b90783a67cca84746999e2d4dfc735c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to ACMP register structure.  <a href="#ga8b90783a67cca84746999e2d4dfc735c">More...</a><br /></td></tr>
<tr class="separator:ga8b90783a67cca84746999e2d4dfc735c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d9f52a1a315303ad04f0576bd42a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s___t.html">SYS_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga0da045a8f147a1dffad9df645d6f55db">SYS_BASE</a>)</td></tr>
<tr class="memdesc:gae3d9f52a1a315303ad04f0576bd42a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to SYS register structure.  <a href="#gae3d9f52a1a315303ad04f0576bd42a25">More...</a><br /></td></tr>
<tr class="separator:gae3d9f52a1a315303ad04f0576bd42a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b355291fe6b8ba8e167ab0faa862e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>&#160;&#160;&#160;((<a class="el" href="struct_c_l_k___t.html">CLK_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga0385aaf8679955f827be0a0abda8566d">CLK_BASE</a>)</td></tr>
<tr class="memdesc:ga4b355291fe6b8ba8e167ab0faa862e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to CLK register structure.  <a href="#ga4b355291fe6b8ba8e167ab0faa862e45">More...</a><br /></td></tr>
<tr class="separator:ga4b355291fe6b8ba8e167ab0faa862e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gafeeffe52c8fd59db7c61cf8b02042dbf">INT</a>&#160;&#160;&#160;((<a class="el" href="struct_i_n_t___t.html">INT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gab83441b5ca9bd3c25e8e4489f2071f1f">INT_BASE</a>)</td></tr>
<tr class="memdesc:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to INT register structure.  <a href="#gafeeffe52c8fd59db7c61cf8b02042dbf">More...</a><br /></td></tr>
<tr class="separator:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1583b00a62bc1138f99bbfcd8ef81a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga1583b00a62bc1138f99bbfcd8ef81a6a">P0</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaa9ed78d6cfe5edd33af3e136c5938417">P0_BASE</a>)</td></tr>
<tr class="memdesc:ga1583b00a62bc1138f99bbfcd8ef81a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 0 register structure.  <a href="#ga1583b00a62bc1138f99bbfcd8ef81a6a">More...</a><br /></td></tr>
<tr class="separator:ga1583b00a62bc1138f99bbfcd8ef81a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2a9f7efd46f0160f3037869924d6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga6c2a9f7efd46f0160f3037869924d6ce">P1</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga656ca53ffcbf328100dddccf007b85ef">P1_BASE</a>)</td></tr>
<tr class="memdesc:ga6c2a9f7efd46f0160f3037869924d6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 1 register structure.  <a href="#ga6c2a9f7efd46f0160f3037869924d6ce">More...</a><br /></td></tr>
<tr class="separator:ga6c2a9f7efd46f0160f3037869924d6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00a52dba55d31948c377fa85d385b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae00a52dba55d31948c377fa85d385b87">P2</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gac015290d797bcba839812d71b6e07565">P2_BASE</a>)</td></tr>
<tr class="memdesc:gae00a52dba55d31948c377fa85d385b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 2 register structure.  <a href="#gae00a52dba55d31948c377fa85d385b87">More...</a><br /></td></tr>
<tr class="separator:gae00a52dba55d31948c377fa85d385b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0707a89c2f63bd260108e9dbb669358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga0707a89c2f63bd260108e9dbb669358e">P3</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga932e679bf1c1dd9873fa5948845394b7">P3_BASE</a>)</td></tr>
<tr class="memdesc:ga0707a89c2f63bd260108e9dbb669358e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 3 register structure.  <a href="#ga0707a89c2f63bd260108e9dbb669358e">More...</a><br /></td></tr>
<tr class="separator:ga0707a89c2f63bd260108e9dbb669358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc14a33d017f5f2dabce1cb0d85718e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gacbc14a33d017f5f2dabce1cb0d85718e">P4</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1bfcac8d536ed3cbf84dea67475311f4">P4_BASE</a>)</td></tr>
<tr class="memdesc:gacbc14a33d017f5f2dabce1cb0d85718e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 4 register structure.  <a href="#gacbc14a33d017f5f2dabce1cb0d85718e">More...</a><br /></td></tr>
<tr class="separator:gacbc14a33d017f5f2dabce1cb0d85718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ce5f7954a95865f12be8083ccb2719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga49ce5f7954a95865f12be8083ccb2719">P5</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga37447b491f1fb8b3cd8335bcf78c0dc7">P5_BASE</a>)</td></tr>
<tr class="memdesc:ga49ce5f7954a95865f12be8083ccb2719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 5 register structure.  <a href="#ga49ce5f7954a95865f12be8083ccb2719">More...</a><br /></td></tr>
<tr class="separator:ga49ce5f7954a95865f12be8083ccb2719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html">GPIO_DBNCECON_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga3f1d73ed683ccb8d50d543161f5cf635">GPIO_DBNCECON_BASE</a>)</td></tr>
<tr class="memdesc:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO de-bounce register structure.  <a href="#ga1037b18e2d226fe7d327d4a6f17a21c1">More...</a><br /></td></tr>
<tr class="separator:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bbf34d0c74ca0ac600523de30172c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga18bbf34d0c74ca0ac600523de30172c9">GPIOBIT0</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gafc66540366e1860d9fb99553a491c3f6">GPIOBIT0_BASE</a>)</td></tr>
<tr class="memdesc:ga18bbf34d0c74ca0ac600523de30172c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 0 bit access register structure.  <a href="#ga18bbf34d0c74ca0ac600523de30172c9">More...</a><br /></td></tr>
<tr class="separator:ga18bbf34d0c74ca0ac600523de30172c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aed577842b62c4dc3530ee14c59508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga11aed577842b62c4dc3530ee14c59508">GPIOBIT1</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga39d1fa060d7f441ad8b11be6d82f6508">GPIOBIT1_BASE</a>)</td></tr>
<tr class="memdesc:ga11aed577842b62c4dc3530ee14c59508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 1 bit access register structure.  <a href="#ga11aed577842b62c4dc3530ee14c59508">More...</a><br /></td></tr>
<tr class="separator:ga11aed577842b62c4dc3530ee14c59508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0785547433fa848afc9634ae02878d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga0785547433fa848afc9634ae02878d60">GPIOBIT2</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga569016b91164be7a013c75fe6c943c64">GPIOBIT2_BASE</a>)</td></tr>
<tr class="memdesc:ga0785547433fa848afc9634ae02878d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 2 bit access register structure.  <a href="#ga0785547433fa848afc9634ae02878d60">More...</a><br /></td></tr>
<tr class="separator:ga0785547433fa848afc9634ae02878d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8682b72ec967b93464670c859c6385c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8682b72ec967b93464670c859c6385c9">GPIOBIT3</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga4e4bdddfa16d90eb159d33cafbd73fd2">GPIOBIT3_BASE</a>)</td></tr>
<tr class="memdesc:ga8682b72ec967b93464670c859c6385c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 3 bit access register structure.  <a href="#ga8682b72ec967b93464670c859c6385c9">More...</a><br /></td></tr>
<tr class="separator:ga8682b72ec967b93464670c859c6385c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac939d592ac8387aea968f0db54810cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gac939d592ac8387aea968f0db54810cd4">GPIOBIT4</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gab3ad848e5dae1310ed55b1b05fbbef9c">GPIOBIT4_BASE</a>)</td></tr>
<tr class="memdesc:gac939d592ac8387aea968f0db54810cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 4 bit access register structure.  <a href="#gac939d592ac8387aea968f0db54810cd4">More...</a><br /></td></tr>
<tr class="separator:gac939d592ac8387aea968f0db54810cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcf5eb60eb0a1b8d2df2793f623e5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga1bcf5eb60eb0a1b8d2df2793f623e5f5">GPIOBIT5</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga3ae39872642c3a1869dd1a16b3606f50">GPIOBIT5_BASE</a>)</td></tr>
<tr class="memdesc:ga1bcf5eb60eb0a1b8d2df2793f623e5f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to GPIO port 5 bit access register structure.  <a href="#ga1bcf5eb60eb0a1b8d2df2793f623e5f5">More...</a><br /></td></tr>
<tr class="separator:ga1bcf5eb60eb0a1b8d2df2793f623e5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970254e6dadedc433f57d43709636664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga970254e6dadedc433f57d43709636664">FMC</a>&#160;&#160;&#160;((<a class="el" href="struct_f_m_c___t.html">FMC_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a>)</td></tr>
<tr class="memdesc:ga970254e6dadedc433f57d43709636664"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to FMC register structure.  <a href="#ga970254e6dadedc433f57d43709636664">More...</a><br /></td></tr>
<tr class="separator:ga970254e6dadedc433f57d43709636664"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The Declaration of NUC029FAE Peripheral </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8b90783a67cca84746999e2d4dfc735c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b90783a67cca84746999e2d4dfc735c">&#9670;&nbsp;</a></span>ACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP&#160;&#160;&#160;((<a class="el" href="struct_a_c_m_p___t.html">ACMP_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1c32d772e9e72f69156356e526790914">ACMP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to ACMP register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03224">3224</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga54d148b91f3d356713f7e367a2243bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d148b91f3d356713f7e367a2243bea">&#9670;&nbsp;</a></span>ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___t.html">ADC_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to ADC register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03223">3223</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga4b355291fe6b8ba8e167ab0faa862e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b355291fe6b8ba8e167ab0faa862e45">&#9670;&nbsp;</a></span>CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK&#160;&#160;&#160;((<a class="el" href="struct_c_l_k___t.html">CLK_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga0385aaf8679955f827be0a0abda8566d">CLK_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to CLK register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03227">3227</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga970254e6dadedc433f57d43709636664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970254e6dadedc433f57d43709636664">&#9670;&nbsp;</a></span>FMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC&#160;&#160;&#160;((<a class="el" href="struct_f_m_c___t.html">FMC_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to FMC register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03242">3242</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1037b18e2d226fe7d327d4a6f17a21c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1037b18e2d226fe7d327d4a6f17a21c1">&#9670;&nbsp;</a></span>GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html">GPIO_DBNCECON_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga3f1d73ed683ccb8d50d543161f5cf635">GPIO_DBNCECON_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO de-bounce register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03235">3235</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga18bbf34d0c74ca0ac600523de30172c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18bbf34d0c74ca0ac600523de30172c9">&#9670;&nbsp;</a></span>GPIOBIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOBIT0&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gafc66540366e1860d9fb99553a491c3f6">GPIOBIT0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 0 bit access register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03236">3236</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga11aed577842b62c4dc3530ee14c59508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11aed577842b62c4dc3530ee14c59508">&#9670;&nbsp;</a></span>GPIOBIT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOBIT1&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga39d1fa060d7f441ad8b11be6d82f6508">GPIOBIT1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 1 bit access register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03237">3237</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0785547433fa848afc9634ae02878d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0785547433fa848afc9634ae02878d60">&#9670;&nbsp;</a></span>GPIOBIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOBIT2&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga569016b91164be7a013c75fe6c943c64">GPIOBIT2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 2 bit access register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03238">3238</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga8682b72ec967b93464670c859c6385c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8682b72ec967b93464670c859c6385c9">&#9670;&nbsp;</a></span>GPIOBIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOBIT3&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga4e4bdddfa16d90eb159d33cafbd73fd2">GPIOBIT3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 3 bit access register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03239">3239</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gac939d592ac8387aea968f0db54810cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac939d592ac8387aea968f0db54810cd4">&#9670;&nbsp;</a></span>GPIOBIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOBIT4&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gab3ad848e5dae1310ed55b1b05fbbef9c">GPIOBIT4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 4 bit access register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03240">3240</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1bcf5eb60eb0a1b8d2df2793f623e5f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bcf5eb60eb0a1b8d2df2793f623e5f5">&#9670;&nbsp;</a></span>GPIOBIT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOBIT5&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga3ae39872642c3a1869dd1a16b3606f50">GPIOBIT5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 5 bit access register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03241">3241</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga457a9aa93dbb216459873a30bdb4d84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457a9aa93dbb216459873a30bdb4d84a">&#9670;&nbsp;</a></span>I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C&#160;&#160;&#160;((<a class="el" href="struct_i2_c___t.html">I2C_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to I2C register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03219">3219</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gafeeffe52c8fd59db7c61cf8b02042dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeeffe52c8fd59db7c61cf8b02042dbf">&#9670;&nbsp;</a></span>INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT&#160;&#160;&#160;((<a class="el" href="struct_i_n_t___t.html">INT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gab83441b5ca9bd3c25e8e4489f2071f1f">INT_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to INT register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03228">3228</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga1583b00a62bc1138f99bbfcd8ef81a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1583b00a62bc1138f99bbfcd8ef81a6a">&#9670;&nbsp;</a></span>P0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P0&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaa9ed78d6cfe5edd33af3e136c5938417">P0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 0 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03229">3229</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga6c2a9f7efd46f0160f3037869924d6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c2a9f7efd46f0160f3037869924d6ce">&#9670;&nbsp;</a></span>P1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P1&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga656ca53ffcbf328100dddccf007b85ef">P1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 1 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03230">3230</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae00a52dba55d31948c377fa85d385b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00a52dba55d31948c377fa85d385b87">&#9670;&nbsp;</a></span>P2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P2&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gac015290d797bcba839812d71b6e07565">P2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 2 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03231">3231</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga0707a89c2f63bd260108e9dbb669358e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0707a89c2f63bd260108e9dbb669358e">&#9670;&nbsp;</a></span>P3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P3&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga932e679bf1c1dd9873fa5948845394b7">P3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 3 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03232">3232</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gacbc14a33d017f5f2dabce1cb0d85718e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc14a33d017f5f2dabce1cb0d85718e">&#9670;&nbsp;</a></span>P4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P4&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1bfcac8d536ed3cbf84dea67475311f4">P4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 4 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03233">3233</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga49ce5f7954a95865f12be8083ccb2719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49ce5f7954a95865f12be8083ccb2719">&#9670;&nbsp;</a></span>P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P5&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___t.html">GPIO_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga37447b491f1fb8b3cd8335bcf78c0dc7">P5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to GPIO port 5 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03234">3234</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga538e3ec60828cfabae7e3011d73d2093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga538e3ec60828cfabae7e3011d73d2093">&#9670;&nbsp;</a></span>PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM&#160;&#160;&#160;((<a class="el" href="struct_p_w_m___t.html">PWM_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to PWM register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03221">3221</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaadd93900fc87105fa3ef514675d4133b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadd93900fc87105fa3ef514675d4133b">&#9670;&nbsp;</a></span>SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___t.html">SPI_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga4a3757b6bf87a9402b4cc6ff355dd015">SPI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to SPI register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03220">3220</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gae3d9f52a1a315303ad04f0576bd42a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d9f52a1a315303ad04f0576bd42a25">&#9670;&nbsp;</a></span>SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS&#160;&#160;&#160;((<a class="el" href="struct_s_y_s___t.html">SYS_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga0da045a8f147a1dffad9df645d6f55db">SYS_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to SYS register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03226">3226</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf1b746ba5ab7d0ab657156ebda0f290c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b746ba5ab7d0ab657156ebda0f290c">&#9670;&nbsp;</a></span>TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to Timer 0 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03217">3217</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga63bf4f24c85f26e838f55701a5e69831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63bf4f24c85f26e838f55701a5e69831">&#9670;&nbsp;</a></span>TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1&#160;&#160;&#160;((<a class="el" href="struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to Timer 1 register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03218">3218</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="gaf7cb12b462b4594bd759d1b4e241ec4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7cb12b462b4594bd759d1b4e241ec4c">&#9670;&nbsp;</a></span>UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___t.html">UART_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to UART register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03222">3222</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
<a id="ga9646f603341e1ee220bf5d9948f05cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9646f603341e1ee220bf5d9948f05cb0">&#9670;&nbsp;</a></span>WDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT&#160;&#160;&#160;((<a class="el" href="struct_w_d_t___t.html">WDT_T</a> *) <a class="el" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to WDT register structure. </p>

<p class="definition">Definition at line <a class="el" href="_n_u_c029_f_a_e_8h_source.html#l03216">3216</a> of file <a class="el" href="_n_u_c029_f_a_e_8h_source.html">NUC029FAE.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Nov 12 2019 14:07:06 for NUC029FAE BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
