

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_710_15'
================================================================
* Date:           Wed Jan 17 08:24:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       44|  0.190 us|  0.440 us|   19|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_710_15  |       17|       42|         2|          1|          1|  17 ~ 42|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mul_ln725_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln725"   --->   Operation 6 'read' 'mul_ln725_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %DFG_NodesCount_kernels_values_load"   --->   Operation 7 'read' 'DFG_NodesCount_kernels_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph43"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_16 = load i6 %i" [DynMap/DynMap_4HLS.cpp:710]   --->   Operation 10 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 42, i64 0"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.07ns)   --->   "%icmp_ln710 = icmp_eq  i6 %i_16, i6 %DFG_NodesCount_kernels_values_load_read" [DynMap/DynMap_4HLS.cpp:710]   --->   Operation 13 'icmp' 'icmp_ln710' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.28ns)   --->   "%i_17 = add i6 %i_16, i6 1" [DynMap/DynMap_4HLS.cpp:710]   --->   Operation 14 'add' 'i_17' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln710 = br i1 %icmp_ln710, void %.split17, void %._crit_edge44.loopexit.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:710]   --->   Operation 15 'br' 'br_ln710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln711_2 = zext i6 %i_16" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 16 'zext' 'zext_ln711_2' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.41ns)   --->   "%add_ln711 = add i10 %mul_ln725_read, i10 %zext_ln711_2" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 17 'add' 'add_ln711' <Predicate = (!icmp_ln710)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln711_3 = zext i10 %add_ln711" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 18 'zext' 'zext_ln711_3' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln711_3" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 19 'getelementptr' 'placement_static_kernels_values_addr' <Predicate = (!icmp_ln710)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 20 'load' 'placement_static_kernels_values_load' <Predicate = (!icmp_ln710)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln710 = store i6 %i_17, i6 %i" [DynMap/DynMap_4HLS.cpp:710]   --->   Operation 21 'store' 'store_ln710' <Predicate = (!icmp_ln710)> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln710)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln710 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54" [DynMap/DynMap_4HLS.cpp:710]   --->   Operation 22 'specloopname' 'specloopname_ln710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln711 = zext i6 %i_16" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 23 'zext' 'zext_ln711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 24 'load' 'placement_static_kernels_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln711_1 = zext i6 %placement_static_kernels_values_load" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 25 'zext' 'zext_ln711_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %zext_ln711" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 26 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.75ns)   --->   "%store_ln711 = store i8 %zext_ln711_1, i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:711]   --->   Operation 27 'store' 'store_ln711' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph43"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.19ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:710) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln711', DynMap/DynMap_4HLS.cpp:711) [21]  (1.42 ns)
	'getelementptr' operation ('placement_static_kernels_values_addr', DynMap/DynMap_4HLS.cpp:711) [23]  (0 ns)
	'load' operation ('placement_static_kernels_values_load', DynMap/DynMap_4HLS.cpp:711) on array 'placement_static_kernels_values' [24]  (2.77 ns)

 <State 2>: 4.53ns
The critical path consists of the following:
	'load' operation ('placement_static_kernels_values_load', DynMap/DynMap_4HLS.cpp:711) on array 'placement_static_kernels_values' [24]  (2.77 ns)
	'store' operation ('store_ln711', DynMap/DynMap_4HLS.cpp:711) of variable 'zext_ln711_1', DynMap/DynMap_4HLS.cpp:711 on array 'placement_dynamic_dict_Opt2Tile_keys' [27]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
