#!/bin/bash
set -euo pipefail

# An empty CUDA_VISIBLE_DEVICES breaks CUDA initialization.
if [[ "${CUDA_VISIBLE_DEVICES-}" == "" ]]; then
  unset CUDA_VISIBLE_DEVICES
fi

ROOT_DIR="$(cd "$(dirname "${BASH_SOURCE[0]}")" && pwd)"
BUILD_DIR="${ROOT_DIR}/build-rt"

## different strategy ==
: "${RT_GAS_ALLOW_UPDATE:=1}" # BVH tree refit，1: allow OptiX BVH tree update when primitive count unchanged.
: "${RT_REUSE_BUFFER:=1}" # memory buffer reuse ， 1: reuse BVH tree output + sphere/ray geometry work buffers to reduce cudaMalloc/cudaFree.
: "${RT_PRIMITIVE_TYPE:=triangle}" # triangle|sphere: choose the RTSpMSpM primitive used for OptiX traversal.
: "${RT_NNZ1_SPECIAL:=1}" # 1: enable diagonal and row_nnz=1 special fast paths; 0: force both kinds of gates through the regular RT path.
: "${RT_ENABLE_GATE_FUSION:=1}" # do gate fusion，1: enable Stage-1 gate fusion, 0: bypass fusion and directly pack primitive gates into Stage-2 ELL inputs.
: "${RT_USE_DAG_FUSION:=1}" # use DAG to do gate fusion planning 1: use DAG/dependency-graph gate fusion planning; 0: use sequential gate fusion with the same row-NNZ limit.
: "${RT_ELL_SORTING:=1}" # do ell sorting ， 1: lexicographically reorder fused ELL rows by access pattern before Stage-2 simulation.
: "${RT_ENABLE_BREAKDOWN:=1}" # 1: print and collect Stage-1/Stage-2 breakdown timing for main benchmarks.
: "${RT_DEBUG_INFO:=1}" # 1: keep per-benchmark debug logs and summarize suspicious fused blocks (ELL width > 4).

## == stage-1 traversal CSV dumps ==
: "${RT_DUMP_TREE_OWNER_AVG:=0}" # 1: dump build/rebuild-associated tree-owner gates with traversal averages to log/{refit,no_refit}_tree_owner/<circuit>_primitive_gates.csv.
: "${RT_DUMP_GATE_TRAVERSAL:=0}" # 1: dump every fused-block gate's pure traversal time to log/{refit,no_refit}_per_gate/<circuit>_per_gate.csv.

export RT_GAS_ALLOW_UPDATE
export RT_REUSE_BUFFER
export RT_PRIMITIVE_TYPE
export RT_NNZ1_SPECIAL
export RT_DUMP_TREE_OWNER_AVG
export RT_DUMP_GATE_TRAVERSAL
export RT_ENABLE_GATE_FUSION
export RT_USE_DAG_FUSION
export RT_ELL_SORTING
export RT_ENABLE_BREAKDOWN
export RT_DEBUG_INFO

echo "[rt_bqsim.sh] Numeric precision: fp64 (fixed)"

needs_compile=0
if [[ ! -x "${BUILD_DIR}/apps/RTBQSim" ]]; then
  needs_compile=1
  echo "[rt_bqsim.sh] Missing ${BUILD_DIR}/apps/RTBQSim, building..."
elif [[ -f "${BUILD_DIR}/CMakeCache.txt" ]]; then
  cache_arch="$(grep -E '^CMAKE_CUDA_ARCHITECTURES:' "${BUILD_DIR}/CMakeCache.txt" | cut -d= -f2- || true)"
  if [[ "${cache_arch}" == "87" ]]; then
    needs_compile=1
    echo "[rt_bqsim.sh] build-rt uses CUDA arch sm_87 (OptiX incompatible here), rebuilding with fallback arch..."
  fi
else
  needs_compile=1
  echo "[rt_bqsim.sh] Missing ${BUILD_DIR}/CMakeCache.txt, rebuilding..."
fi

if [[ "${needs_compile}" -eq 1 ]]; then
  bash "${ROOT_DIR}/rt_compile.sh"
fi

VERIFY_PYTHON="${ROOT_DIR}/.venv/bin/python"
if [[ ! -x "${VERIFY_PYTHON}" ]]; then
  VERIFY_PYTHON="python3"
fi

verify() {
  "${VERIFY_PYTHON}" "${ROOT_DIR}/verify.py" \
    -c "$1" \
    -n "$2" \
    --batch-size 32 \
    --num-batch 50 \
    --cuquantum-binary "${ROOT_DIR}/build/cuquantum_test/cuquantum"
}

mkdir -p "${ROOT_DIR}/log/results/state"
mkdir -p "${ROOT_DIR}/log/refit_tree_owner"
mkdir -p "${ROOT_DIR}/log/no_refit_tree_owner"
mkdir -p "${ROOT_DIR}/log/refit_per_gate"
mkdir -p "${ROOT_DIR}/log/no_refit_per_gate"
mkdir -p "${ROOT_DIR}/log/debug"

cd "${BUILD_DIR}/apps"

if [[ "${RT_ENABLE_GATE_FUSION}" != "1" ]]; then
  echo "[rt_bqsim.sh] Gate fusion disabled; using direct Stage-2 packing path."
fi
export BQSIM_ENABLE_BREAKDOWN="${RT_ENABLE_BREAKDOWN}"


# the harder testcases
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/tsp_n16.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/vqe_n12.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/vqe_n14.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/vqe_n16.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qv_n12.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qv_n14.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qaoa_n13.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qaoa_n15.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qft_n14.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qft_n16.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qft_n18.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/portfolio_vqe_n16.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/portfolio_vqe_n17.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/portfolio_vqe_n18.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/graph_state_n16.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/graph_state_n18.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/graph_state_n20.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qnn_n17.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qnn_n19.qasm --num_batch 50
./RTBQSim --ps --pv --batch_size 32 --file ../../circuits/qnn_n21.qasm --num_batch 50


verify tsp 16
verify vqe 12
verify vqe 14
verify vqe 16
verify qaoa 13
verify qaoa 15
verify qft 14
verify qft 16
verify qft 18
verify qv 12
verify qv 14
verify portfolio_vqe 16
verify portfolio_vqe 17
verify portfolio_vqe 18
verify graph_state 16
verify graph_state 18
verify graph_state 20
verify qnn 17
verify qnn 19
verify qnn 21
