static int F_1 ( T_1 * V_1 )\r\n{\r\nint V_2 = 0 ;\r\nif ( ( V_1 [ 0 ] & 0xF0 ) == 0xF0 ) {\r\nV_2 = 255 ;\r\n} else if ( ( V_1 [ 0 ] & 0xF0 ) == 0xE0 ) {\r\nV_2 = 4 ;\r\n} else if ( ( V_1 [ 0 ] & 0xE0 ) == 0xC0 ) {\r\nV_2 = 3 ;\r\n} else if ( ( V_1 [ 0 ] & 0xC0 ) == 0x80 ) {\r\nV_2 = 2 ;\r\n} else if ( ( V_1 [ 0 ] & 0x80 ) == 0x00 ) {\r\nV_2 = 1 ;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic int\r\nF_2 ( T_2 * V_3 , T_3 * V_4 , T_4 * V_5 , void * T_5 V_6 )\r\n{\r\nT_6 * V_7 ;\r\nT_4 * V_8 , * V_9 ;\r\nT_2 * V_10 ;\r\nT_7 V_11 , V_12 ;\r\nT_8 V_13 , V_1 , V_14 ;\r\nT_1 V_15 , V_16 , V_17 ;\r\nF_3 ( V_4 -> V_18 , V_19 , L_1 ) ;\r\nF_3 ( V_4 -> V_18 , V_20 , L_2 ) ;\r\nV_7 = F_4 ( V_5 , V_21 , V_3 , 0 , - 1 , V_22 ) ;\r\nV_8 = F_5 ( V_7 , V_23 ) ;\r\nV_12 = 0 ;\r\nF_4 ( V_8 ,\r\nV_24 , V_3 , V_12 , 1 , V_25 ) ;\r\nV_12 ++ ;\r\nV_1 = F_6 ( V_3 , V_12 ) ;\r\nV_13 = ( T_8 ) F_1 ( ( T_1 * ) & V_1 ) ;\r\nif ( V_13 == 2 )\r\nV_1 = F_7 ( V_3 , V_12 ) ;\r\nelse if ( V_13 == 3 )\r\nV_1 = F_8 ( V_3 , V_12 ) ;\r\nelse if ( V_13 == 4 )\r\nV_1 = F_9 ( V_3 , V_12 ) ;\r\nF_4 ( V_8 ,\r\nV_26 , V_3 , V_12 , V_13 , V_25 ) ;\r\nV_12 += V_13 ;\r\nV_15 = F_6 ( V_3 , V_12 ) ;\r\nwhile ( ( V_15 != V_27 ) && ( V_15 != V_28 ) && ( V_15 != V_29 ) )\r\n{\r\nV_12 ++ ;\r\nif ( V_15 == V_30 )\r\n{\r\nV_16 = F_6 ( V_3 , V_12 ) ;\r\nV_12 ++ ;\r\nF_4 ( V_8 ,\r\nV_31 , V_3 , V_12 , V_16 , V_25 ) ;\r\nV_12 += V_16 ;\r\n}\r\nelse if ( V_15 == V_32 )\r\n{\r\nV_16 = F_6 ( V_3 , V_12 ) ;\r\nV_12 ++ ;\r\nF_4 ( V_8 ,\r\nV_33 , V_3 , V_12 , V_16 , V_25 ) ;\r\nV_12 += V_16 ;\r\n}\r\nelse if ( V_15 == V_34 )\r\n{\r\nV_16 = F_6 ( V_3 , V_12 ) ;\r\nV_12 ++ ;\r\nF_4 ( V_8 ,\r\nV_35 , V_3 , V_12 , V_16 , V_25 ) ;\r\nV_12 += V_16 ;\r\n}\r\nV_15 = F_6 ( V_3 , V_12 ) ;\r\n}\r\nF_4 ( V_8 ,\r\nV_36 , V_3 , V_12 , 1 , V_25 ) ;\r\nV_12 ++ ;\r\nV_11 = F_10 ( V_3 , V_12 ) ;\r\nF_4 ( V_8 ,\r\nV_37 , V_3 , V_12 , 2 , V_25 ) ;\r\nV_12 += 2 ;\r\nif ( V_15 == V_28 )\r\n{\r\nV_17 = 1 ;\r\nV_14 = 0 ;\r\nwhile ( V_17 )\r\n{\r\nV_17 = F_6 ( V_3 , V_12 + V_14 ) ;\r\nV_17 = V_17 & 0x80 ;\r\nV_14 ++ ;\r\n}\r\nF_4 ( V_8 ,\r\nV_38 , V_3 , V_12 , V_14 , V_25 ) ;\r\nV_11 -= V_14 ;\r\nV_12 += V_14 ;\r\n}\r\nV_9 = F_11 ( V_8 , V_3 , V_12 , V_11 ,\r\nV_39 , NULL , L_3 ) ;\r\nV_10 = F_12 ( V_3 , V_12 , - 1 , V_11 ) ;\r\nif ( V_1 == 0xbff0 )\r\n{\r\nF_13 ( V_10 , V_4 , V_9 ) ;\r\n}\r\nreturn F_14 ( V_3 ) ;\r\n}\r\nvoid\r\nF_15 ( void )\r\n{\r\nstatic T_9 V_40 [] = {\r\n{ & V_24 ,\r\n{ L_4 , L_5 , V_41 , V_42 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_26 ,\r\n{ L_6 , L_7 , V_44 , V_45 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_31 ,\r\n{ L_8 , L_9 , V_41 , V_42 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_33 ,\r\n{ L_10 , L_11 , V_41 , V_42 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_35 ,\r\n{ L_12 , L_13 , V_41 , V_42 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_36 ,\r\n{ L_14 , L_15 , V_41 , V_42 , F_16 ( V_46 ) , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_37 ,\r\n{ L_16 , L_17 , V_47 , V_42 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n{ & V_38 ,\r\n{ L_18 , L_19 , V_41 , V_45 , NULL , 0x0 ,\r\nNULL , V_43 } } ,\r\n} ;\r\nstatic T_10 * V_48 [] = {\r\n& V_23 ,\r\n& V_39 ,\r\n} ;\r\nV_21 = F_17 ( L_20 ,\r\nL_1 , L_21 ) ;\r\nF_18 ( V_21 , V_40 , F_19 ( V_40 ) ) ;\r\nF_20 ( V_48 , F_19 ( V_48 ) ) ;\r\n}\r\nvoid\r\nF_21 ( void )\r\n{\r\nT_11 V_49 ;\r\nV_49 = F_22 ( F_2 , V_21 ) ;\r\nF_23 ( L_22 , V_50 , V_49 ) ;\r\n}
