<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › fsl › fsl_dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fsl_dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * mpc8610-pcm.h - ALSA PCM interface for the Freescale MPC8610 SoC</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MPC8610_PCM_H</span>
<span class="cp">#define _MPC8610_PCM_H</span>

<span class="k">struct</span> <span class="n">ccsr_dma</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">res0</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ccsr_dma_channel</span> <span class="p">{</span>
		<span class="n">__be32</span> <span class="n">mr</span><span class="p">;</span>      <span class="cm">/* Mode register */</span>
		<span class="n">__be32</span> <span class="n">sr</span><span class="p">;</span>      <span class="cm">/* Status register */</span>
		<span class="n">__be32</span> <span class="n">eclndar</span><span class="p">;</span> <span class="cm">/* Current link descriptor extended addr reg */</span>
		<span class="n">__be32</span> <span class="n">clndar</span><span class="p">;</span>  <span class="cm">/* Current link descriptor address register */</span>
		<span class="n">__be32</span> <span class="n">satr</span><span class="p">;</span>    <span class="cm">/* Source attributes register */</span>
		<span class="n">__be32</span> <span class="n">sar</span><span class="p">;</span>     <span class="cm">/* Source address register */</span>
		<span class="n">__be32</span> <span class="n">datr</span><span class="p">;</span>    <span class="cm">/* Destination attributes register */</span>
		<span class="n">__be32</span> <span class="n">dar</span><span class="p">;</span>     <span class="cm">/* Destination address register */</span>
		<span class="n">__be32</span> <span class="n">bcr</span><span class="p">;</span>     <span class="cm">/* Byte count register */</span>
		<span class="n">__be32</span> <span class="n">enlndar</span><span class="p">;</span> <span class="cm">/* Next link descriptor extended address reg */</span>
		<span class="n">__be32</span> <span class="n">nlndar</span><span class="p">;</span>  <span class="cm">/* Next link descriptor address register */</span>
		<span class="n">u8</span> <span class="n">res1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">__be32</span> <span class="n">eclsdar</span><span class="p">;</span> <span class="cm">/* Current list descriptor extended addr reg */</span>
		<span class="n">__be32</span> <span class="n">clsdar</span><span class="p">;</span>  <span class="cm">/* Current list descriptor address register */</span>
		<span class="n">__be32</span> <span class="n">enlsdar</span><span class="p">;</span> <span class="cm">/* Next list descriptor extended address reg */</span>
		<span class="n">__be32</span> <span class="n">nlsdar</span><span class="p">;</span>  <span class="cm">/* Next list descriptor address register */</span>
		<span class="n">__be32</span> <span class="n">ssr</span><span class="p">;</span>     <span class="cm">/* Source stride register */</span>
		<span class="n">__be32</span> <span class="n">dsr</span><span class="p">;</span>     <span class="cm">/* Destination stride register */</span>
		<span class="n">u8</span> <span class="n">res2</span><span class="p">[</span><span class="mh">0x38</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">channel</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">__be32</span> <span class="n">dgsr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CCSR_DMA_MR_BWC_DISABLED	0x0F000000</span>
<span class="cp">#define CCSR_DMA_MR_BWC_SHIFT   	24</span>
<span class="cp">#define CCSR_DMA_MR_BWC_MASK    	0x0F000000</span>
<span class="cp">#define CCSR_DMA_MR_BWC(x) \</span>
<span class="cp">	((ilog2(x) &lt;&lt; CCSR_DMA_MR_BWC_SHIFT) &amp; CCSR_DMA_MR_BWC_MASK)</span>
<span class="cp">#define CCSR_DMA_MR_EMP_EN      	0x00200000</span>
<span class="cp">#define CCSR_DMA_MR_EMS_EN      	0x00040000</span>
<span class="cp">#define CCSR_DMA_MR_DAHTS_MASK  	0x00030000</span>
<span class="cp">#define CCSR_DMA_MR_DAHTS_1     	0x00000000</span>
<span class="cp">#define CCSR_DMA_MR_DAHTS_2     	0x00010000</span>
<span class="cp">#define CCSR_DMA_MR_DAHTS_4     	0x00020000</span>
<span class="cp">#define CCSR_DMA_MR_DAHTS_8     	0x00030000</span>
<span class="cp">#define CCSR_DMA_MR_SAHTS_MASK  	0x0000C000</span>
<span class="cp">#define CCSR_DMA_MR_SAHTS_1     	0x00000000</span>
<span class="cp">#define CCSR_DMA_MR_SAHTS_2     	0x00004000</span>
<span class="cp">#define CCSR_DMA_MR_SAHTS_4     	0x00008000</span>
<span class="cp">#define CCSR_DMA_MR_SAHTS_8     	0x0000C000</span>
<span class="cp">#define CCSR_DMA_MR_DAHE		0x00002000</span>
<span class="cp">#define CCSR_DMA_MR_SAHE		0x00001000</span>
<span class="cp">#define CCSR_DMA_MR_SRW 		0x00000400</span>
<span class="cp">#define CCSR_DMA_MR_EOSIE       	0x00000200</span>
<span class="cp">#define CCSR_DMA_MR_EOLNIE      	0x00000100</span>
<span class="cp">#define CCSR_DMA_MR_EOLSIE      	0x00000080</span>
<span class="cp">#define CCSR_DMA_MR_EIE 		0x00000040</span>
<span class="cp">#define CCSR_DMA_MR_XFE 		0x00000020</span>
<span class="cp">#define CCSR_DMA_MR_CDSM_SWSM   	0x00000010</span>
<span class="cp">#define CCSR_DMA_MR_CA  		0x00000008</span>
<span class="cp">#define CCSR_DMA_MR_CTM 		0x00000004</span>
<span class="cp">#define CCSR_DMA_MR_CC  		0x00000002</span>
<span class="cp">#define CCSR_DMA_MR_CS  		0x00000001</span>

<span class="cp">#define CCSR_DMA_SR_TE  		0x00000080</span>
<span class="cp">#define CCSR_DMA_SR_CH  		0x00000020</span>
<span class="cp">#define CCSR_DMA_SR_PE  		0x00000010</span>
<span class="cp">#define CCSR_DMA_SR_EOLNI       	0x00000008</span>
<span class="cp">#define CCSR_DMA_SR_CB  		0x00000004</span>
<span class="cp">#define CCSR_DMA_SR_EOSI		0x00000002</span>
<span class="cp">#define CCSR_DMA_SR_EOLSI       	0x00000001</span>

<span class="cm">/* ECLNDAR takes bits 32-36 of the CLNDAR register */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">CCSR_DMA_ECLNDAR_ADDR</span><span class="p">(</span><span class="n">u64</span> <span class="n">x</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">x</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define CCSR_DMA_CLNDAR_ADDR(x) ((x) &amp; 0xFFFFFFFE)</span>
<span class="cp">#define CCSR_DMA_CLNDAR_EOSIE   	0x00000008</span>

<span class="cm">/* SATR and DATR, combined */</span>
<span class="cp">#define CCSR_DMA_ATR_PBATMU     	0x20000000</span>
<span class="cp">#define CCSR_DMA_ATR_TFLOWLVL_0 	0x00000000</span>
<span class="cp">#define CCSR_DMA_ATR_TFLOWLVL_1 	0x06000000</span>
<span class="cp">#define CCSR_DMA_ATR_TFLOWLVL_2 	0x08000000</span>
<span class="cp">#define CCSR_DMA_ATR_TFLOWLVL_3 	0x0C000000</span>
<span class="cp">#define CCSR_DMA_ATR_PCIORDER   	0x02000000</span>
<span class="cp">#define CCSR_DMA_ATR_SME		0x01000000</span>
<span class="cp">#define CCSR_DMA_ATR_NOSNOOP    	0x00040000</span>
<span class="cp">#define CCSR_DMA_ATR_SNOOP      	0x00050000</span>
<span class="cp">#define CCSR_DMA_ATR_ESAD_MASK  	0x0000000F</span>

<span class="cm">/**</span>
<span class="cm"> *  List Descriptor for extended chaining mode DMA operations.</span>
<span class="cm"> *</span>
<span class="cm"> *  The CLSDAR register points to the first (in a linked-list) List</span>
<span class="cm"> *  Descriptor.  Each object must be aligned on a 32-byte boundary. Each</span>
<span class="cm"> *  list descriptor points to a linked-list of link Descriptors.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fsl_dma_list_descriptor</span> <span class="p">{</span>
	<span class="n">__be64</span> <span class="n">next</span><span class="p">;</span>    	<span class="cm">/* Address of next list descriptor */</span>
	<span class="n">__be64</span> <span class="n">first_link</span><span class="p">;</span>      <span class="cm">/* Address of first link descriptor */</span>
	<span class="n">__be32</span> <span class="n">source</span><span class="p">;</span>  	<span class="cm">/* Source stride */</span>
	<span class="n">__be32</span> <span class="n">dest</span><span class="p">;</span>    	<span class="cm">/* Destination stride */</span>
	<span class="n">u8</span> <span class="n">res</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>      	<span class="cm">/* Reserved */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span> <span class="n">packed</span><span class="p">));</span>

<span class="cm">/**</span>
<span class="cm"> *  Link Descriptor for basic and extended chaining mode DMA operations.</span>
<span class="cm"> *</span>
<span class="cm"> *  A Link Descriptor points to a single DMA buffer.  Each link descriptor</span>
<span class="cm"> *  must be aligned on a 32-byte boundary.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fsl_dma_link_descriptor</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">source_attr</span><span class="p">;</span>     <span class="cm">/* Programmed into SATR register */</span>
	<span class="n">__be32</span> <span class="n">source_addr</span><span class="p">;</span>     <span class="cm">/* Programmed into SAR register */</span>
	<span class="n">__be32</span> <span class="n">dest_attr</span><span class="p">;</span>       <span class="cm">/* Programmed into DATR register */</span>
	<span class="n">__be32</span> <span class="n">dest_addr</span><span class="p">;</span>       <span class="cm">/* Programmed into DAR register */</span>
	<span class="n">__be64</span> <span class="n">next</span><span class="p">;</span>    <span class="cm">/* Address of next link descriptor */</span>
	<span class="n">__be32</span> <span class="n">count</span><span class="p">;</span>   <span class="cm">/* Byte count */</span>
	<span class="n">u8</span> <span class="n">res</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>      <span class="cm">/* Reserved */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span> <span class="n">packed</span><span class="p">));</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
