vendor_name = ModelSim
source_file = 1, D:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/Waveform.vwf
source_file = 1, D:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/TEST_RAM.qip
source_file = 1, D:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/TEST_RAM.vhd
source_file = 1, D:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/db/TEST_RAM.cmp.rdb
source_file = 1, D:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/Waveform1.vwf
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/all/3rdyear/term1/High level Design/VHDL_Code/TEST_RAM/db/altsyncram_v4p3.tdf
design_name = TEST_RAM
instance = comp, \q[0]~output\, q[0]~output, TEST_RAM, 1
instance = comp, \q[1]~output\, q[1]~output, TEST_RAM, 1
instance = comp, \q[2]~output\, q[2]~output, TEST_RAM, 1
instance = comp, \q[3]~output\, q[3]~output, TEST_RAM, 1
instance = comp, \q[4]~output\, q[4]~output, TEST_RAM, 1
instance = comp, \q[5]~output\, q[5]~output, TEST_RAM, 1
instance = comp, \q[6]~output\, q[6]~output, TEST_RAM, 1
instance = comp, \q[7]~output\, q[7]~output, TEST_RAM, 1
instance = comp, \wren~input\, wren~input, TEST_RAM, 1
instance = comp, \clock~input\, clock~input, TEST_RAM, 1
instance = comp, \aclr~input\, aclr~input, TEST_RAM, 1
instance = comp, \data[0]~input\, data[0]~input, TEST_RAM, 1
instance = comp, \address[0]~input\, address[0]~input, TEST_RAM, 1
instance = comp, \address[1]~input\, address[1]~input, TEST_RAM, 1
instance = comp, \address[2]~input\, address[2]~input, TEST_RAM, 1
instance = comp, \address[3]~input\, address[3]~input, TEST_RAM, 1
instance = comp, \address[4]~input\, address[4]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0\, altsyncram_component|auto_generated|ram_block1a0, TEST_RAM, 1
instance = comp, \data[1]~input\, data[1]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a1\, altsyncram_component|auto_generated|ram_block1a1, TEST_RAM, 1
instance = comp, \data[2]~input\, data[2]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a2\, altsyncram_component|auto_generated|ram_block1a2, TEST_RAM, 1
instance = comp, \data[3]~input\, data[3]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a3\, altsyncram_component|auto_generated|ram_block1a3, TEST_RAM, 1
instance = comp, \data[4]~input\, data[4]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a4\, altsyncram_component|auto_generated|ram_block1a4, TEST_RAM, 1
instance = comp, \data[5]~input\, data[5]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a5\, altsyncram_component|auto_generated|ram_block1a5, TEST_RAM, 1
instance = comp, \data[6]~input\, data[6]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a6\, altsyncram_component|auto_generated|ram_block1a6, TEST_RAM, 1
instance = comp, \data[7]~input\, data[7]~input, TEST_RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a7\, altsyncram_component|auto_generated|ram_block1a7, TEST_RAM, 1
