Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping, Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31 - September 2, 1992, Selected Papers	Herbert Grünbacher,Reiner W. Hartenstein	10.1007/3-540-57091-8
Automatic One-Hot Re-Encoding for FPLs.	Dave Allen	10.1007/3-540-57091-8_31
Novel High Performance Machine Paradigms and Fast- Turnaround ASIC Design Methods.	Andreas Ast,Reiner W. Hartenstein,Rainer Kress 0002,Helmut Reinig,Karin Schmidt	10.1007/3-540-57091-8_46
Overview of Complex Array-Based PLDs.	Günter Biehl	10.1007/3-540-57091-8_24
Self-Organizing Kohonen Maps for FPL Placement.	David C. Blight,Robert D. McLeod	10.1007/3-540-57091-8_33
Using FPLs to Prototoype a Self-Timed Computer.	Erik Brunvand	10.1007/3-540-57091-8_44
SRAM-Based FPLs Ease System Verification.	Bradly K. Fawcett	10.1007/3-540-57091-8_27
Patching Method for Lookup-Table Type FPLs.	Masahiro Fujita,Yuji Kukimoto	10.1007/3-540-57091-8_30
JAPROC - An 8 bit Micro Controller Design and Its Test Environment.	Herbert Grünbacher,Alexander Jaud	10.1007/3-540-57091-8_39
MONTAGNE: An FPL for Synchronous and Asynchronous Circuits.	Scott Hauck,Gaetano Borriello,Steven M. Burns,Carl Ebeling	10.1007/3-540-57091-8_28
Chameleon: A Workstation of a Different Colour.	Beat Heeb,Cuno Pfister	10.1007/3-540-57091-8_40
ORCA: A New Architecture for High-Performance FPLs.	Dwight D. Hill,Barry K. Britton,William Oswald,Nam Sung Woo,Satwant Singh,Che-Tsung Chen,Bob Krambeck	10.1007/3-540-57091-8_29
FPGA Implementation of Systolic Sequence Alignment.	Dzung T. Hoang,Daniel P. Lopresti	10.1007/3-540-57091-8_43
Technologies and Utilization fo Field Programmable Gate Arrays.	Jouni Isoaho,Arto Nummela,Hannu Tenhunen	10.1007/3-540-57091-8_25
FPL Based Logic Synthesis of Squarers Using VHDL.	Georg J. Kempa,Peter Jung	10.1007/3-540-57091-8_36
FPL Based Self-Test with Deterministic Test Patterns.	Arno Kunzmann	10.1007/3-540-57091-8_42
Using FPLs to Implement a Reconfigurable Highly Parallel Computer.	Arne Linde,Tomas Nordström,Mikael Taveniku	10.1007/3-540-57091-8_45
A Real-Time Kernel - Rapid Prototyping with VHDL and FPLs.	Lennart Lindh,Klaus D. Müller-Glaser,Hans Rauch,Frank Stanischewski	10.1007/3-540-57091-8_38
New Application of FPLs to Programmable Digital Communication Cirucits.	Naohisa Ohta,Kazuhisa Yamada,Akihiro Tsutsui,Hiroshi Nakada	10.1007/3-540-57091-8_35
High Level Synthesis in an FPL-Based Computer Aided Prototyping Environment.	Peter Poechmueller,Hans-Jürgen Herpel,Manfred Glesner,Fang Longsen	10.1007/3-540-57091-8_34
Some Considerations on Field-Programmable Gate Arrays and Their Impact on System Design.	Alberto L. Sangiovanni-Vincentelli	10.1007/3-540-57091-8_26
A Highly Parallel FPL-Based Machine and Its Formal Verification.	Paul Shaw,George J. Milne	10.1007/3-540-57091-8_41
Optimized Fuzzy Controller Architecture for Field Programmable Gate Arrays.	Hartmut Surmann,Ansgar Ungering,Karl Goser	10.1007/3-540-57091-8_37
Minimization of Permuted Reed-Muller Trees for Cellular Logic.	Li-Fei Wu,Marek A. Perkowski	10.1007/3-540-57091-8_32
