Analysis & Synthesis report for chip_top
Fri Jun 18 17:59:59 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |chip_top|chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner
 11. State Machine - |chip_top|chip:chip|uart:uart|uart_rx:uart_rx|state
 12. State Machine - |chip_top|chip:chip|uart:uart|uart_tx:uart_tx|state
 13. State Machine - |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state
 14. State Machine - |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated
 21. Source assignments for chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component|altsyncram_dtb1:auto_generated
 22. Parameter Settings for User Entity Instance: clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "chip:chip|bus:bus"
 28. Port Connectivity Checks: "chip:chip|cpu:cpu|mem_stage:mem_stage"
 29. Port Connectivity Checks: "chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if"
 30. Port Connectivity Checks: "chip:chip|cpu:cpu|if_stage:if_stage"
 31. Port Connectivity Checks: "chip:chip|cpu:cpu"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 18 17:59:58 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; chip_top                                        ;
; Top-level Entity Name              ; chip_top                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,657                                           ;
;     Total combinational functions  ; 3,473                                           ;
;     Dedicated logic registers      ; 1,907                                           ;
; Total registers                    ; 1907                                            ;
; Total pins                         ; 42                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 196,608                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; chip_top           ; chip_top           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; ../AZPR_RTL/altera/altera_sprom.v                                      ; yes             ; User Wizard-Generated File             ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v       ;         ;
; ../AZPR_RTL/altera/altera_dpram.v                                      ; yes             ; User Wizard-Generated File             ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v       ;         ;
; ../AZPR_RTL/altera/altera_dcm.v                                        ; yes             ; User Wizard-Generated File             ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v         ;         ;
; ../AZPR_RTL/top/rtl/clk_gen.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/clk_gen.v           ;         ;
; ../AZPR_RTL/top/rtl/chip_top.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v          ;         ;
; ../AZPR_RTL/top/rtl/chip.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v              ;         ;
; ../AZPR_RTL/top/include/stddef.h                                       ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/include/stddef.h        ;         ;
; ../AZPR_RTL/top/include/nettype.h                                      ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/include/nettype.h       ;         ;
; ../AZPR_RTL/top/include/global_config.h                                ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/include/global_config.h ;         ;
; ../AZPR_RTL/io/uart/rtl/uart_tx.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_tx.v       ;         ;
; ../AZPR_RTL/io/uart/rtl/uart_rx.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v       ;         ;
; ../AZPR_RTL/io/uart/rtl/uart_ctrl.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_ctrl.v     ;         ;
; ../AZPR_RTL/io/uart/rtl/uart.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v          ;         ;
; ../AZPR_RTL/io/uart/include/uart.h                                     ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/include/uart.h      ;         ;
; ../AZPR_RTL/io/timer/rtl/timer.v                                       ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/rtl/timer.v        ;         ;
; ../AZPR_RTL/io/timer/include/timer.h                                   ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/include/timer.h    ;         ;
; ../AZPR_RTL/io/rom/rtl/rom.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v            ;         ;
; ../AZPR_RTL/io/rom/include/rom.h                                       ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/include/rom.h        ;         ;
; ../AZPR_RTL/io/gpio/rtl/gpio.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/rtl/gpio.v          ;         ;
; ../AZPR_RTL/io/gpio/include/gpio.h                                     ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/include/gpio.h      ;         ;
; ../AZPR_RTL/cpu/rtl/spm.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/spm.v               ;         ;
; ../AZPR_RTL/cpu/rtl/mem_stage.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v         ;         ;
; ../AZPR_RTL/cpu/rtl/mem_reg.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_reg.v           ;         ;
; ../AZPR_RTL/cpu/rtl/mem_ctrl.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_ctrl.v          ;         ;
; ../AZPR_RTL/cpu/rtl/if_stage.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v          ;         ;
; ../AZPR_RTL/cpu/rtl/if_reg.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_reg.v            ;         ;
; ../AZPR_RTL/cpu/rtl/id_stage.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v          ;         ;
; ../AZPR_RTL/cpu/rtl/id_reg.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_reg.v            ;         ;
; ../AZPR_RTL/cpu/rtl/gpr.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/gpr.v               ;         ;
; ../AZPR_RTL/cpu/rtl/ex_stage.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v          ;         ;
; ../AZPR_RTL/cpu/rtl/ex_reg.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_reg.v            ;         ;
; ../AZPR_RTL/cpu/rtl/decoder.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/decoder.v           ;         ;
; ../AZPR_RTL/cpu/rtl/ctrl.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ctrl.v              ;         ;
; ../AZPR_RTL/cpu/rtl/cpu.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v               ;         ;
; ../AZPR_RTL/cpu/rtl/bus_if.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v            ;         ;
; ../AZPR_RTL/cpu/rtl/alu.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/alu.v               ;         ;
; ../AZPR_RTL/cpu/include/spm.h                                          ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/include/spm.h           ;         ;
; ../AZPR_RTL/cpu/include/isa.h                                          ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/include/isa.h           ;         ;
; ../AZPR_RTL/cpu/include/cpu.h                                          ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/include/cpu.h           ;         ;
; ../AZPR_RTL/bus/rtl/bus_slave_mux.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_slave_mux.v     ;         ;
; ../AZPR_RTL/bus/rtl/bus_master_mux.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_master_mux.v    ;         ;
; ../AZPR_RTL/bus/rtl/bus_arbiter.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_arbiter.v       ;         ;
; ../AZPR_RTL/bus/rtl/bus_addr_dec.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_addr_dec.v      ;         ;
; ../AZPR_RTL/bus/rtl/bus.v                                              ; yes             ; User Verilog HDL File                  ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v               ;         ;
; ../AZPR_RTL/bus/include/bus.h                                          ; yes             ; User File                              ; C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/include/bus.h           ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal181.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/altera_dcm_altpll.v                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altera_dcm_altpll.v          ;         ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_h2e2.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_h2e2.tdf          ;         ;
; db/altsyncram_dtb1.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_dtb1.tdf          ;         ;
; /users/zylinux/documents/github/computerv8/azpr_rtl/altera/minitop.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/zylinux/documents/github/computerv8/azpr_rtl/altera/minitop.mif            ;         ;
+------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,657                                                                                                                ;
;                                             ;                                                                                                                      ;
; Total combinational functions               ; 3473                                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                                      ;
;     -- 4 input functions                    ; 2444                                                                                                                 ;
;     -- 3 input functions                    ; 594                                                                                                                  ;
;     -- <=2 input functions                  ; 435                                                                                                                  ;
;                                             ;                                                                                                                      ;
; Logic elements by mode                      ;                                                                                                                      ;
;     -- normal mode                          ; 3274                                                                                                                 ;
;     -- arithmetic mode                      ; 199                                                                                                                  ;
;                                             ;                                                                                                                      ;
; Total registers                             ; 1907                                                                                                                 ;
;     -- Dedicated logic registers            ; 1907                                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                                    ;
;                                             ;                                                                                                                      ;
; I/O pins                                    ; 42                                                                                                                   ;
; Total memory bits                           ; 196608                                                                                                               ;
;                                             ;                                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                    ;
;                                             ;                                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                                    ;
;                                             ;                                                                                                                      ;
; Maximum fan-out node                        ; clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component|altera_dcm_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1973                                                                                                                 ;
; Total fan-out                               ; 21644                                                                                                                ;
; Average fan-out                             ; 3.90                                                                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Entity Name       ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |chip_top                                          ; 3473 (1)            ; 1907 (0)                  ; 196608      ; 0            ; 0       ; 0         ; 42   ; 0            ; |chip_top                                                                                                                   ; chip_top          ; work         ;
;    |chip:chip|                                     ; 3471 (0)            ; 1906 (0)                  ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip                                                                                                         ; chip              ; work         ;
;       |bus:bus|                                    ; 126 (0)             ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|bus:bus                                                                                                 ; bus               ; work         ;
;          |bus_addr_dec:bus_addr_dec|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|bus:bus|bus_addr_dec:bus_addr_dec                                                                       ; bus_addr_dec      ; work         ;
;          |bus_arbiter:bus_arbiter|                 ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|bus:bus|bus_arbiter:bus_arbiter                                                                         ; bus_arbiter       ; work         ;
;          |bus_master_mux:bus_master_mux|           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|bus:bus|bus_master_mux:bus_master_mux                                                                   ; bus_master_mux    ; work         ;
;          |bus_slave_mux:bus_slave_mux|             ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|bus:bus|bus_slave_mux:bus_slave_mux                                                                     ; bus_slave_mux     ; work         ;
;       |cpu:cpu|                                    ; 3098 (0)            ; 1660 (0)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu                                                                                                 ; cpu               ; work         ;
;          |ctrl:ctrl|                               ; 87 (87)             ; 107 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|ctrl:ctrl                                                                                       ; ctrl              ; work         ;
;          |ex_stage:ex_stage|                       ; 627 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage                                                                               ; ex_stage          ; work         ;
;             |alu:alu|                              ; 517 (517)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu                                                                       ; alu               ; work         ;
;             |ex_reg:ex_reg|                        ; 110 (110)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg                                                                 ; ex_reg            ; work         ;
;          |gpr:gpr|                                 ; 32 (32)             ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|gpr:gpr                                                                                         ; gpr               ; work         ;
;          |id_stage:id_stage|                       ; 1909 (0)            ; 145 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage                                                                               ; id_stage          ; work         ;
;             |decoder:decoder|                      ; 1613 (1613)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|decoder:decoder                                                               ; decoder           ; work         ;
;             |id_reg:id_reg|                        ; 296 (296)           ; 145 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg                                                                 ; id_reg            ; work         ;
;          |if_stage:if_stage|                       ; 157 (0)             ; 115 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage                                                                               ; if_stage          ; work         ;
;             |bus_if:bus_if|                        ; 27 (27)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if                                                                 ; bus_if            ; work         ;
;             |if_reg:if_reg|                        ; 130 (130)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg                                                                 ; if_reg            ; work         ;
;          |mem_stage:mem_stage|                     ; 284 (0)             ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage                                                                             ; mem_stage         ; work         ;
;             |bus_if:bus_if|                        ; 63 (63)             ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if                                                               ; bus_if            ; work         ;
;             |mem_ctrl:mem_ctrl|                    ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|mem_ctrl:mem_ctrl                                                           ; mem_ctrl          ; work         ;
;             |mem_reg:mem_reg|                      ; 91 (91)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg                                                             ; mem_reg           ; work         ;
;          |spm:spm|                                 ; 2 (2)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|spm:spm                                                                                         ; spm               ; work         ;
;             |altera_dpram:x_s3e_dpram|             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram                                                                ; altera_dpram      ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                   |altsyncram_h2e2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated ; altsyncram_h2e2   ; work         ;
;       |gpio:gpio|                                  ; 26 (26)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|gpio:gpio                                                                                               ; gpio              ; work         ;
;       |rom:rom|                                    ; 1 (1)               ; 1 (1)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|rom:rom                                                                                                 ; rom               ; work         ;
;          |altera_sprom:x_s3e_sprom|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|rom:rom|altera_sprom:x_s3e_sprom                                                                        ; altera_sprom      ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component                                        ; altsyncram        ; work         ;
;                |altsyncram_dtb1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component|altsyncram_dtb1:auto_generated         ; altsyncram_dtb1   ; work         ;
;       |timer:timer|                                ; 133 (133)           ; 100 (100)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|timer:timer                                                                                             ; timer             ; work         ;
;       |uart:uart|                                  ; 87 (0)              ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|uart:uart                                                                                               ; uart              ; work         ;
;          |uart_ctrl:uart_ctrl|                     ; 24 (24)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|uart:uart|uart_ctrl:uart_ctrl                                                                           ; uart_ctrl         ; work         ;
;          |uart_rx:uart_rx|                         ; 21 (21)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|uart:uart|uart_rx:uart_rx                                                                               ; uart_rx           ; work         ;
;          |uart_tx:uart_tx|                         ; 42 (42)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|chip:chip|uart:uart|uart_tx:uart_tx                                                                               ; uart_tx           ; work         ;
;    |clk_gen:clk_gen|                               ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|clk_gen:clk_gen                                                                                                   ; clk_gen           ; work         ;
;       |altera_dcm:altera_dcm_inst|                 ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|clk_gen:clk_gen|altera_dcm:altera_dcm_inst                                                                        ; altera_dcm        ; work         ;
;          |altpll:altpll_component|                 ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component                                                ; altpll            ; work         ;
;             |altera_dcm_altpll:auto_generated|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |chip_top|clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component|altera_dcm_altpll:auto_generated               ; altera_dcm_altpll ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                           ;
; chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component|altsyncram_dtb1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM            ; 2048         ; 32           ; --           ; --           ; 65536  ; ../AZPR_RTL/altera/minitop.mif ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |chip_top|chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram ; ../AZPR_RTL/altera/altera_dpram.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |chip_top|chip:chip|rom:rom|altera_sprom:x_s3e_sprom         ; ../AZPR_RTL/altera/altera_sprom.v ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |chip_top|clk_gen:clk_gen|altera_dcm:altera_dcm_inst         ; ../AZPR_RTL/altera/altera_dcm.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |chip_top|chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner ;
+----------+----------+----------+----------+-------------------------------+
; Name     ; owner.11 ; owner.10 ; owner.01 ; owner.00                      ;
+----------+----------+----------+----------+-------------------------------+
; owner.00 ; 0        ; 0        ; 0        ; 0                             ;
; owner.01 ; 0        ; 0        ; 1        ; 1                             ;
; owner.10 ; 0        ; 1        ; 0        ; 1                             ;
; owner.11 ; 1        ; 0        ; 0        ; 1                             ;
+----------+----------+----------+----------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |chip_top|chip:chip|uart:uart|uart_rx:uart_rx|state ;
+---------+-----------------------------------------------------------+
; Name    ; state.1                                                   ;
+---------+-----------------------------------------------------------+
; state.0 ; 0                                                         ;
; state.1 ; 1                                                         ;
+---------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |chip_top|chip:chip|uart:uart|uart_tx:uart_tx|state ;
+---------+-----------------------------------------------------------+
; Name    ; state.1                                                   ;
+---------+-----------------------------------------------------------+
; state.0 ; 0                                                         ;
; state.1 ; 1                                                         ;
+---------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state ;
+----------+----------+----------+----------+-----------------------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                                ;
+----------+----------+----------+----------+-----------------------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                                       ;
; state.01 ; 0        ; 0        ; 1        ; 1                                       ;
; state.10 ; 0        ; 1        ; 0        ; 1                                       ;
; state.11 ; 1        ; 0        ; 0        ; 1                                       ;
+----------+----------+----------+----------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state ;
+----------+----------+----------+----------+---------------------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                              ;
+----------+----------+----------+----------+---------------------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                                     ;
; state.01 ; 0        ; 0        ; 1        ; 1                                     ;
; state.10 ; 0        ; 1        ; 0        ; 1                                     ;
; state.11 ; 1        ; 0        ; 0        ; 1                                     ;
+----------+----------+----------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+----------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                           ;
+----------------------------------------------------------------------+------------------------------------------------------------------------------+
; chip:chip|gpio:gpio|rd_data[18..31]                                  ; Stuck at GND due to stuck port data_in                                       ;
; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[8..31]               ; Stuck at GND due to stuck port data_in                                       ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_wr_data[1..31] ; Merged with chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_wr_data[0] ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_rw             ; Stuck at VCC due to stuck port data_in                                       ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_wr_data[0]     ; Stuck at GND due to stuck port data_in                                       ;
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner~4                    ; Lost fanout                                                                  ;
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner~5                    ; Lost fanout                                                                  ;
; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state~4          ; Lost fanout                                                                  ;
; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state~5          ; Lost fanout                                                                  ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state~4            ; Lost fanout                                                                  ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state~5            ; Lost fanout                                                                  ;
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.10                   ; Lost fanout                                                                  ;
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.11                   ; Lost fanout                                                                  ;
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.00                   ; Merged with chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ;
; Total Number of Removed Registers = 80                               ;                                                                              ;
+----------------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+---------------------------------------------------+--------------------+----------------------------------------------------+
; Register name                                     ; Reason for Removal ; Registers Removed due to This Register             ;
+---------------------------------------------------+--------------------+----------------------------------------------------+
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner~4 ; Lost Fanouts       ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.11 ;
; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner~5 ; Lost Fanouts       ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.10 ;
+---------------------------------------------------+--------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1907  ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 116   ;
; Number of registers using Asynchronous Clear ; 1907  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1782  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; chip:chip|uart:uart|uart_rx:uart_rx|div_cnt[1]                    ; 2       ;
; chip:chip|uart:uart|uart_rx:uart_rx|div_cnt[7]                    ; 2       ;
; chip:chip|uart:uart|uart_tx:uart_tx|tx                            ; 2       ;
; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[8]                    ; 2       ;
; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[2]                    ; 2       ;
; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_rw        ; 9       ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_as_         ; 2       ;
; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_as_       ; 3       ;
; chip:chip|timer:timer|rdy_                                        ; 1       ;
; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rdy_                      ; 1       ;
; chip:chip|rom:rom|rdy_                                            ; 1       ;
; chip:chip|gpio:gpio|rdy_                                          ; 1       ;
; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_req_      ; 2       ;
; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_req_        ; 2       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[0]                               ; 2       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[1]                               ; 2       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[2]                               ; 2       ;
; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_gpr_we_ ; 34      ;
; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_gpr_we_      ; 4       ;
; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_gpr_we_      ; 3       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[5]                               ; 1       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[4]                               ; 1       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[7]                               ; 1       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[6]                               ; 1       ;
; chip:chip|cpu:cpu|ctrl:ctrl|mask[3]                               ; 1       ;
; Total number of inverted registers = 25                           ;         ;
+-------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |chip_top|chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chip_top|chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[7]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |chip_top|chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chip_top|chip:chip|gpio:gpio|rd_data[16]                                     ;
; 3:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[14]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_alu_op[0]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |chip_top|chip:chip|timer:timer|counter[29]                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |chip_top|chip:chip|cpu:cpu|ctrl:ctrl|epc[12]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|ctrl:ctrl|exp_code[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|ctrl:ctrl|pre_exe_mode[0]                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |chip_top|chip:chip|timer:timer|rd_data[21]                                   ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |chip_top|chip:chip|gpio:gpio|rd_data[15]                                     ;
; 4:1                ; 76 bits   ; 152 LEs       ; 152 LEs              ; 0 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_op[0]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|ctrl:ctrl|exe_mode[0]                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_alu_in_1[0]    ;
; 5:1                ; 46 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; Yes        ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[30] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[9]       ;
; 66:1               ; 4 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_dst_addr[3]    ;
; 29:1               ; 16 bits   ; 304 LEs       ; 32 LEs               ; 272 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_alu_in_1[29]   ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[5]        ;
; 24:1               ; 30 bits   ; 480 LEs       ; 120 LEs              ; 360 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]          ;
; 98:1               ; 2 bits    ; 130 LEs       ; 12 LEs               ; 118 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_alu_in_0[1]    ;
; 68:1               ; 24 bits   ; 1080 LEs      ; 264 LEs              ; 816 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_alu_in_0[11]   ;
; 68:1               ; 4 bits    ; 180 LEs       ; 16 LEs               ; 164 LEs                ; Yes        ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_alu_in_0[6]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_req_          ;
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |chip_top|chip:chip|bus:bus|bus_master_mux:bus_master_mux|s_wr_data[24]       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |chip_top|chip:chip|bus:bus|bus_slave_mux:bus_slave_mux|m_rd_data[15]         ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |chip_top|chip:chip|bus:bus|bus_slave_mux:bus_slave_mux|m_rd_data[3]          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |chip_top|chip:chip|bus:bus|bus_slave_mux:bus_slave_mux|m_rd_data[25]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Add0                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |chip_top|chip:chip|bus:bus|bus_arbiter:bus_arbiter|Selector2                 ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|decoder:decoder|jr_target[21]   ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|id_stage:id_stage|decoder:decoder|mem_wr_data[16] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|Selector35      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|Selector33      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|Selector35        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|Selector36        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux8                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux23                   ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Add0                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux5                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux27                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux3                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux29                   ;
; 12:1               ; 32 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; No         ; |chip_top|chip:chip|cpu:cpu|mem_stage:mem_stage|mem_ctrl:mem_ctrl|out         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux1                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |chip_top|chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu|Mux30                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component|altsyncram_dtb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+--------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                             ;
+-------------------------------+------------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altera_dcm ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                                          ;
; LOCK_LOW                      ; 1                            ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                          ;
; BANDWIDTH                     ; 0                            ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer                                   ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer                                   ;
; CLK0_DIVIDE_BY                ; 5                            ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 50000                        ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                          ;
; VCO_MIN                       ; 0                            ; Untyped                                          ;
; VCO_MAX                       ; 0                            ; Untyped                                          ;
; VCO_CENTER                    ; 0                            ; Untyped                                          ;
; PFD_MIN                       ; 0                            ; Untyped                                          ;
; PFD_MAX                       ; 0                            ; Untyped                                          ;
; M_INITIAL                     ; 0                            ; Untyped                                          ;
; M                             ; 0                            ; Untyped                                          ;
; N                             ; 1                            ; Untyped                                          ;
; M2                            ; 1                            ; Untyped                                          ;
; N2                            ; 1                            ; Untyped                                          ;
; SS                            ; 1                            ; Untyped                                          ;
; C0_HIGH                       ; 0                            ; Untyped                                          ;
; C1_HIGH                       ; 0                            ; Untyped                                          ;
; C2_HIGH                       ; 0                            ; Untyped                                          ;
; C3_HIGH                       ; 0                            ; Untyped                                          ;
; C4_HIGH                       ; 0                            ; Untyped                                          ;
; C5_HIGH                       ; 0                            ; Untyped                                          ;
; C6_HIGH                       ; 0                            ; Untyped                                          ;
; C7_HIGH                       ; 0                            ; Untyped                                          ;
; C8_HIGH                       ; 0                            ; Untyped                                          ;
; C9_HIGH                       ; 0                            ; Untyped                                          ;
; C0_LOW                        ; 0                            ; Untyped                                          ;
; C1_LOW                        ; 0                            ; Untyped                                          ;
; C2_LOW                        ; 0                            ; Untyped                                          ;
; C3_LOW                        ; 0                            ; Untyped                                          ;
; C4_LOW                        ; 0                            ; Untyped                                          ;
; C5_LOW                        ; 0                            ; Untyped                                          ;
; C6_LOW                        ; 0                            ; Untyped                                          ;
; C7_LOW                        ; 0                            ; Untyped                                          ;
; C8_LOW                        ; 0                            ; Untyped                                          ;
; C9_LOW                        ; 0                            ; Untyped                                          ;
; C0_INITIAL                    ; 0                            ; Untyped                                          ;
; C1_INITIAL                    ; 0                            ; Untyped                                          ;
; C2_INITIAL                    ; 0                            ; Untyped                                          ;
; C3_INITIAL                    ; 0                            ; Untyped                                          ;
; C4_INITIAL                    ; 0                            ; Untyped                                          ;
; C5_INITIAL                    ; 0                            ; Untyped                                          ;
; C6_INITIAL                    ; 0                            ; Untyped                                          ;
; C7_INITIAL                    ; 0                            ; Untyped                                          ;
; C8_INITIAL                    ; 0                            ; Untyped                                          ;
; C9_INITIAL                    ; 0                            ; Untyped                                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                                          ;
; C0_PH                         ; 0                            ; Untyped                                          ;
; C1_PH                         ; 0                            ; Untyped                                          ;
; C2_PH                         ; 0                            ; Untyped                                          ;
; C3_PH                         ; 0                            ; Untyped                                          ;
; C4_PH                         ; 0                            ; Untyped                                          ;
; C5_PH                         ; 0                            ; Untyped                                          ;
; C6_PH                         ; 0                            ; Untyped                                          ;
; C7_PH                         ; 0                            ; Untyped                                          ;
; C8_PH                         ; 0                            ; Untyped                                          ;
; C9_PH                         ; 0                            ; Untyped                                          ;
; L0_HIGH                       ; 1                            ; Untyped                                          ;
; L1_HIGH                       ; 1                            ; Untyped                                          ;
; G0_HIGH                       ; 1                            ; Untyped                                          ;
; G1_HIGH                       ; 1                            ; Untyped                                          ;
; G2_HIGH                       ; 1                            ; Untyped                                          ;
; G3_HIGH                       ; 1                            ; Untyped                                          ;
; E0_HIGH                       ; 1                            ; Untyped                                          ;
; E1_HIGH                       ; 1                            ; Untyped                                          ;
; E2_HIGH                       ; 1                            ; Untyped                                          ;
; E3_HIGH                       ; 1                            ; Untyped                                          ;
; L0_LOW                        ; 1                            ; Untyped                                          ;
; L1_LOW                        ; 1                            ; Untyped                                          ;
; G0_LOW                        ; 1                            ; Untyped                                          ;
; G1_LOW                        ; 1                            ; Untyped                                          ;
; G2_LOW                        ; 1                            ; Untyped                                          ;
; G3_LOW                        ; 1                            ; Untyped                                          ;
; E0_LOW                        ; 1                            ; Untyped                                          ;
; E1_LOW                        ; 1                            ; Untyped                                          ;
; E2_LOW                        ; 1                            ; Untyped                                          ;
; E3_LOW                        ; 1                            ; Untyped                                          ;
; L0_INITIAL                    ; 1                            ; Untyped                                          ;
; L1_INITIAL                    ; 1                            ; Untyped                                          ;
; G0_INITIAL                    ; 1                            ; Untyped                                          ;
; G1_INITIAL                    ; 1                            ; Untyped                                          ;
; G2_INITIAL                    ; 1                            ; Untyped                                          ;
; G3_INITIAL                    ; 1                            ; Untyped                                          ;
; E0_INITIAL                    ; 1                            ; Untyped                                          ;
; E1_INITIAL                    ; 1                            ; Untyped                                          ;
; E2_INITIAL                    ; 1                            ; Untyped                                          ;
; E3_INITIAL                    ; 1                            ; Untyped                                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                                          ;
; L0_PH                         ; 0                            ; Untyped                                          ;
; L1_PH                         ; 0                            ; Untyped                                          ;
; G0_PH                         ; 0                            ; Untyped                                          ;
; G1_PH                         ; 0                            ; Untyped                                          ;
; G2_PH                         ; 0                            ; Untyped                                          ;
; G3_PH                         ; 0                            ; Untyped                                          ;
; E0_PH                         ; 0                            ; Untyped                                          ;
; E1_PH                         ; 0                            ; Untyped                                          ;
; E2_PH                         ; 0                            ; Untyped                                          ;
; E3_PH                         ; 0                            ; Untyped                                          ;
; M_PH                          ; 0                            ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                          ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; CBXI_PARAMETER                ; altera_dcm_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                   ;
+-------------------------------+------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                              ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                           ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_h2e2        ; Untyped                                                           ;
+------------------------------------+------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                              ;
+------------------------------------+--------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                           ;
; WIDTH_A                            ; 32                             ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                             ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                           ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                           ;
; WIDTH_B                            ; 1                              ; Untyped                                           ;
; WIDTHAD_B                          ; 1                              ; Untyped                                           ;
; NUMWORDS_B                         ; 1                              ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                           ;
; BYTE_SIZE                          ; 8                              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                           ;
; INIT_FILE                          ; ../AZPR_RTL/altera/minitop.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_dtb1                ; Untyped                                           ;
+------------------------------------+--------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                       ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; Value                                                              ;
+-------------------------------+--------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                  ;
; Entity Instance               ; clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
+-------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                  ;
; Entity Instance                           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                 ;
;     -- NUMWORDS_B                         ; 4096                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chip:chip|bus:bus"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; m2_req_        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m2_addr        ; Input  ; Info     ; Stuck at GND                                                                        ;
; m2_as_         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m2_rw          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m2_wr_data     ; Input  ; Info     ; Stuck at GND                                                                        ;
; m2_grnt_       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m3_req_        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m3_addr        ; Input  ; Info     ; Stuck at GND                                                                        ;
; m3_as_         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m3_rw          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m3_wr_data     ; Input  ; Info     ; Stuck at GND                                                                        ;
; m3_grnt_       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_addr[29..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_rd_data     ; Input  ; Info     ; Stuck at GND                                                                        ;
; s1_rdy_        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s1_cs_         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s5_rd_data     ; Input  ; Info     ; Stuck at GND                                                                        ;
; s5_rdy_        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s5_cs_         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s6_rd_data     ; Input  ; Info     ; Stuck at GND                                                                        ;
; s6_rdy_        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s6_cs_         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s7_rd_data     ; Input  ; Info     ; Stuck at GND                                                                        ;
; s7_rdy_        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s7_cs_         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chip:chip|cpu:cpu|mem_stage:mem_stage"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; spm_addr[29..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; as_     ; Input ; Info     ; Stuck at GND                                     ;
; rw      ; Input ; Info     ; Stuck at VCC                                     ;
; wr_data ; Input ; Info     ; Stuck at GND                                     ;
+---------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chip:chip|cpu:cpu|if_stage:if_stage"                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; spm_addr[29..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "chip:chip|cpu:cpu"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; cpu_irq[7..3] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 1907                        ;
;     CLR               ; 107                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SCLR SLD      ; 15                          ;
;     ENA CLR           ; 1681                        ;
;     ENA CLR SCLR SLD  ; 92                          ;
;     ENA CLR SLD       ; 9                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3474                        ;
;     arith             ; 199                         ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 123                         ;
;     normal            ; 3275                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 340                         ;
;         3 data inputs ; 471                         ;
;         4 data inputs ; 2444                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 24.90                       ;
; Average LUT depth     ; 13.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Jun 18 17:59:31 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpuV8 -c chip_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_sprom.v
    Info (12023): Found entity 1: altera_sprom File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_dpram.v
    Info (12023): Found entity 1: altera_dpram File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/altera/altera_dcm.v
    Info (12023): Found entity 1: altera_dcm File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/test/alteratest/minitop_tb.v
    Info (12023): Found entity 1: minitop_tb File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/test/alteratest/minitop_tb.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/clk_gen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/chip_top.v
    Info (12023): Found entity 1: chip_top File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/rtl/chip.v
    Info (12023): Found entity 1: chip File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_sprom.v
    Info (12023): Found entity 1: x_s3e_sprom File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_sprom.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_dpram.v
    Info (12023): Found entity 1: x_s3e_dpram File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_dpram.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/top/lib/x_s3e_dcm.v
    Info (12023): Found entity 1: x_s3e_dcm File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/lib/x_s3e_dcm.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_tx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart_ctrl.v
    Info (12023): Found entity 1: uart_ctrl File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_ctrl.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/uart/rtl/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/timer/rtl/timer.v
    Info (12023): Found entity 1: timer File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/timer/rtl/timer.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/rom/rtl/rom.v
    Info (12023): Found entity 1: rom File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/io/gpio/rtl/gpio.v
    Info (12023): Found entity 1: gpio File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/gpio/rtl/gpio.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/spm.v
    Info (12023): Found entity 1: spm File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/spm.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_stage.v
    Info (12023): Found entity 1: mem_stage File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_reg.v
    Info (12023): Found entity 1: mem_reg File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_reg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/mem_ctrl.v
    Info (12023): Found entity 1: mem_ctrl File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_ctrl.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/if_stage.v
    Info (12023): Found entity 1: if_stage File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/if_reg.v
    Info (12023): Found entity 1: if_reg File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_reg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/id_stage.v
    Info (12023): Found entity 1: id_stage File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/id_reg.v
    Info (12023): Found entity 1: id_reg File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_reg.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/gpr.v
    Info (12023): Found entity 1: gpr File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/gpr.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ex_stage.v
    Info (12023): Found entity 1: ex_stage File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ex_reg.v
    Info (12023): Found entity 1: ex_reg File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_reg.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/decoder.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/ctrl.v
    Info (12023): Found entity 1: ctrl File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ctrl.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/bus_if.v
    Info (12023): Found entity 1: bus_if File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/bus_if.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/cpu/rtl/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/alu.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_slave_mux.v
    Info (12023): Found entity 1: bus_slave_mux File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_slave_mux.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_master_mux.v
    Info (12023): Found entity 1: bus_master_mux File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_master_mux.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_arbiter.v
    Info (12023): Found entity 1: bus_arbiter File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_arbiter.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus_addr_dec.v
    Info (12023): Found entity 1: bus_addr_dec File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus_addr_dec.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/zylinux/documents/github/computerv8/azpr_rtl/bus/rtl/bus.v
    Info (12023): Found entity 1: bus File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v Line: 8
Info (12127): Elaborating entity "chip_top" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v Line: 44
Info (12128): Elaborating entity "altera_dcm" for hierarchy "clk_gen:clk_gen|altera_dcm:altera_dcm_inst" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/clk_gen.v Line: 38
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v Line: 107
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v Line: 107
Info (12133): Instantiated megafunction "clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component" with the following parameter: File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dcm.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "50000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altera_dcm"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_dcm_altpll.v
    Info (12023): Found entity 1: altera_dcm_altpll File: C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altera_dcm_altpll.v Line: 30
Info (12128): Elaborating entity "altera_dcm_altpll" for hierarchy "clk_gen:clk_gen|altera_dcm:altera_dcm_inst|altpll:altpll_component|altera_dcm_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "chip" for hierarchy "chip:chip" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v Line: 68
Info (12128): Elaborating entity "cpu" for hierarchy "chip:chip|cpu:cpu" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 143
Info (12128): Elaborating entity "if_stage" for hierarchy "chip:chip|cpu:cpu|if_stage:if_stage" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 160
Info (12128): Elaborating entity "bus_if" for hierarchy "chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v Line: 70
Info (12128): Elaborating entity "if_reg" for hierarchy "chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/if_stage.v Line: 89
Info (12128): Elaborating entity "id_stage" for hierarchy "chip:chip|cpu:cpu|id_stage:id_stage" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 205
Info (12128): Elaborating entity "decoder" for hierarchy "chip:chip|cpu:cpu|id_stage:id_stage|decoder:decoder" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v Line: 105
Info (12128): Elaborating entity "id_reg" for hierarchy "chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/id_stage.v Line: 142
Info (12128): Elaborating entity "ex_stage" for hierarchy "chip:chip|cpu:cpu|ex_stage:ex_stage" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 240
Info (12128): Elaborating entity "alu" for hierarchy "chip:chip|cpu:cpu|ex_stage:ex_stage|alu:alu" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v Line: 57
Info (12128): Elaborating entity "ex_reg" for hierarchy "chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/ex_stage.v Line: 92
Info (12128): Elaborating entity "mem_stage" for hierarchy "chip:chip|cpu:cpu|mem_stage:mem_stage" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 286
Info (12128): Elaborating entity "mem_ctrl" for hierarchy "chip:chip|cpu:cpu|mem_stage:mem_stage|mem_ctrl:mem_ctrl" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v Line: 82
Info (10264): Verilog HDL Case Statement information at mem_ctrl.v(44): all case item expressions in this case statement are onehot File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_ctrl.v Line: 44
Info (12128): Elaborating entity "mem_reg" for hierarchy "chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/mem_stage.v Line: 142
Info (12128): Elaborating entity "ctrl" for hierarchy "chip:chip|cpu:cpu|ctrl:ctrl" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 325
Info (12128): Elaborating entity "gpr" for hierarchy "chip:chip|cpu:cpu|gpr:gpr" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 340
Warning (10240): Verilog HDL Always Construct warning at gpr.v(35): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/gpr.v Line: 35
Info (12128): Elaborating entity "spm" for hierarchy "chip:chip|cpu:cpu|spm:spm" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/cpu.v Line: 357
Info (12128): Elaborating entity "altera_dpram" for hierarchy "chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/cpu/rtl/spm.v Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v Line: 99
Info (12130): Elaborated megafunction instantiation "chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v Line: 99
Info (12133): Instantiated megafunction "chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_dpram.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2e2.tdf
    Info (12023): Found entity 1: altsyncram_h2e2 File: C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_h2e2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h2e2" for hierarchy "chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom" for hierarchy "chip:chip|rom:rom" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 170
Info (12128): Elaborating entity "altera_sprom" for hierarchy "chip:chip|rom:rom|altera_sprom:x_s3e_sprom" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/rom/rtl/rom.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v Line: 81
Info (12130): Elaborated megafunction instantiation "chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v Line: 81
Info (12133): Instantiated megafunction "chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/altera/altera_sprom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../AZPR_RTL/altera/minitop.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtb1.tdf
    Info (12023): Found entity 1: altsyncram_dtb1 File: C:/Users/zylinux/Documents/GitHub/computerV8/proj/db/altsyncram_dtb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtb1" for hierarchy "chip:chip|rom:rom|altera_sprom:x_s3e_sprom|altsyncram:altsyncram_component|altsyncram_dtb1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "timer" for hierarchy "chip:chip|timer:timer" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 191
Info (12128): Elaborating entity "uart" for hierarchy "chip:chip|uart:uart" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 216
Info (12128): Elaborating entity "uart_ctrl" for hierarchy "chip:chip|uart:uart|uart_ctrl:uart_ctrl" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v Line: 66
Info (12128): Elaborating entity "uart_tx" for hierarchy "chip:chip|uart:uart|uart_tx:uart_tx" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v Line: 79
Info (12128): Elaborating entity "uart_rx" for hierarchy "chip:chip|uart:uart|uart_rx:uart_rx" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart_rx.v(30): truncated value with size 32 to match size of target (9) File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v Line: 30
Warning (10230): Verilog HDL assignment warning at uart_rx.v(48): truncated value with size 32 to match size of target (9) File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_rx.v Line: 48
Info (12128): Elaborating entity "gpio" for hierarchy "chip:chip|gpio:gpio" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 247
Info (12128): Elaborating entity "bus" for hierarchy "chip:chip|bus:bus" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip.v Line: 339
Info (12128): Elaborating entity "bus_arbiter" for hierarchy "chip:chip|bus:bus|bus_arbiter:bus_arbiter" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v Line: 101
Info (12128): Elaborating entity "bus_master_mux" for hierarchy "chip:chip|bus:bus|bus_master_mux:bus_master_mux" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v Line: 135
Info (12128): Elaborating entity "bus_addr_dec" for hierarchy "chip:chip|bus:bus|bus_addr_dec:bus_addr_dec" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v Line: 150
Info (12128): Elaborating entity "bus_slave_mux" for hierarchy "chip:chip|bus:bus|bus_slave_mux:bus_slave_mux" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/bus/rtl/bus.v Line: 190
Info (13000): Registers with preset signals will power-up high File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/io/uart/rtl/uart_tx.v Line: 18
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "gpio_in[1]" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v Line: 22
    Warning (15610): No output dependent on input pin "gpio_in[2]" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v Line: 22
    Warning (15610): No output dependent on input pin "gpio_in[3]" File: C:/Users/zylinux/Documents/GitHub/computerV8/AZPR_RTL/top/rtl/chip_top.v Line: 22
Info (21057): Implemented 4891 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4784 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Fri Jun 18 17:59:59 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:37


