Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task3/Lab2-Task3.srcs/sources_1/imports/Lab2-Task2/1bitfulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlebitfulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task3/Lab2-Task3.srcs/sources_1/imports/Downloads/Tutorial_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate_Level_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task3/Lab2-Task3.srcs/sources_1/new/fourbitfulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitfulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task3/Lab2-Task3.srcs/sources_1/new/eightbitcarryselect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbitcarryselect
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task3/Lab2-Task3.srcs/sim_1/new/test-eightbitcarryselect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Structural_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/t/o/tobychen/Desktop/Lab2-Task3/Lab2-Task3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
