Oh no...

Cycle: 1
RARS instruction number: 2	Instruction: lh x2,0(x1)
Expected:	Register Write to Reg: 0x02 Val: 0xFFFF8000
Got     :	Register Write to Reg: 0x02 Val: 0x00008000
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: lh x3,4(x1)
Expected:	Register Write to Reg: 0x03 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x03 Val: 0x0000FFFF
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: lh x4,8(x1)
Expected:	Register Write to Reg: 0x04 Val: 0xFFFFAAAA
Got     :	Register Write to Reg: 0x04 Val: 0x0000AAAA
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


