# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 0.000128 2048 0.047 2550 92160 43.3781 17.7029 626.853 522.149 1210.25 1210.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 0.000128 2048 0.047 2550 92160 43.5442 17.6829 730.494 522.579 1314.47 1314.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 0.000128 2048 0.047 2550 92160 43.3988 17.6564 757.944 522.559 1341.73 1341.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 0.000128 2048 0.047 2550 92160 43.4713 17.7596 708.836 523.563 1293.8 1293.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 0.000128 2048 0.047 2550 92800 43.607 17.7288 722.569 523.961 1308.04 1308.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 0.000128 2048 0.047 2550 89600 43.5654 17.5636 716.542 520.019 1297.86 1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 0.000128 2048 0.047 2550 90240 43.6122 17.6199 723.861 520.652 1305.92 1306.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 0.000128 2048 0.047 2550 92160 43.3374 17.6783 715.545 522.396 1299.12 1299.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 0.000128 2048 0.047 2550 89088 43.5952 17.5663 697.533 519.746 1278.62 1278.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 0.000128 2048 0.047 2550 89600 43.228 17.4659 755.714 516.318 1332.89 1333.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 0.000128 2048 0.047 2550 90112 43.1926 17.4804 885.861 517.297 1464 1464.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 0.000128 2048 0.047 2550 93184 43.3455 17.6646 627.535 523.869 1212.58 1212.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 0.000128 2048 0.047 2550 92800 43.6264 17.7132 632.293 524.235 1218.03 1218.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 0.000128 2048 0.047 2550 92928 43.4407 17.6795 629.723 523.921 1214.94 1215.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 0.000128 2048 0.047 2550 92288 43.469 17.6568 641.504 521.786 1224.58 1224.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 0.000128 2048 0.047 2550 92160 43.3817 17.6489 644.307 522.574 1228.08 1228.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 0.000128 2048 0.047 2550 92160 43.5063 17.6722 743.211 522.882 1327.43 1327.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 0.000128 2048 0.047 2550 92160 43.3852 17.6903 726.296 522.683 1310.22 1310.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 0.000128 2048 0.047 2550 92160 43.4572 17.667 775.405 523.612 1360.31 1360.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 0.000128 2048 0.047 2550 92800 43.575 17.7218 773.578 524.457 1359.5 1359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 0.000128 2048 0.047 2550 91392 43.2501 17.5596 767.168 519.5 1347.64 1347.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 0.000128 2048 0.047 2550 90240 43.6237 17.7147 742.727 520.573 1324.8 1324.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 0.000128 2048 0.047 2550 92160 43.3505 17.6273 727.817 522.713 1311.67 1311.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 0.000128 2048 0.047 2550 89088 43.6028 17.549 825.47 520.225 1407.01 1407.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 0.000128 2048 0.047 2550 89600 43.2498 17.4674 836.313 516.076 1413.27 1413.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 0.000128 2048 0.047 2550 90112 43.1669 17.5244 763.418 517.637 1341.9 1342.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 0.000128 2048 0.047 2560 92160 43.4913 17.666 590.849 523.433 1175.61 1175.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 0.000128 2048 0.047 2560 92160 43.6975 17.7644 663.638 523.875 1249.14 1249.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 0.000128 2048 0.047 2560 92160 43.5825 17.7029 620.754 523.342 1205.56 1205.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 0.000128 2048 0.047 2560 91392 43.6076 17.6859 625.892 522.168 1209.52 1209.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 0.000128 2048 0.047 2560 91136 43.5275 17.6302 617.264 522.141 1200.73 1200.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 0.000128 2048 0.047 2560 91008 43.7094 17.7133 777.26 522.948 1361.8 1361.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 0.000128 2048 0.047 2560 89856 43.4666 17.5758 535.932 519.614 1116.75 1116.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 0.000128 2048 0.047 2560 90880 43.5732 17.6513 744.13 522.556 1328.08 1328.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 0.000128 2048 0.047 2560 89600 43.7116 17.6353 516.307 522.384 1100.2 1100.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 0.000128 2048 0.047 2560 92160 43.4847 17.6683 707.073 524.036 1292.42 1292.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 0.000128 2048 0.047 2560 89088 43.6055 17.5555 492.994 519.739 1074.06 1074.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 0.000128 2048 0.047 2560 91200 43.8684 17.725 732.896 524.454 1319.11 1319.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 0.000128 2048 0.047 2560 86400 43.746 17.4817 491.329 515.501 1068.23 1068.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 0.000128 2048 0.047 2560 89600 43.5288 17.5473 921.559 520.019 1502.82 1502.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 0.000128 2048 0.047 2560 89600 43.4428 17.5492 599.924 519.73 1180.82 1180.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 0.000128 2048 0.047 2560 90240 43.5948 17.6751 886.779 520.433 1468.65 1468.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 0.000128 2048 0.047 2560 88320 43.3576 17.4737 589.925 516.25 1167.17 1167.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 0.000128 2048 0.047 2560 90112 43.626 17.6384 858.955 522.813 1443.2 1443.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 0.000128 2048 0.047 2560 86016 43.7658 17.5084 553.185 517.155 1131.78 1131.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 0.000128 2048 0.047 2560 89088 43.5876 17.5553 742.736 520.119 1324.17 1324.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 0.000128 2048 0.047 2560 86016 43.216 17.3139 504.774 512.092 1077.56 1077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 0.000128 2048 0.047 2560 86400 43.7259 17.4873 750.792 515.655 1327.83 1327.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 0.000128 2048 0.047 2560 83200 44.1058 17.4592 520.052 516.041 1097.82 1097.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 0.000128 2048 0.047 2568 91648 43.5915 17.6716 580.661 523.456 1165.55 1165.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 0.000128 2048 0.047 2568 91520 43.7844 17.7303 614.621 523.973 1200.28 1200.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 0.000128 2048 0.047 2568 91392 43.6672 17.6957 607.48 523.803 1192.81 1192.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 0.000128 2048 0.047 2568 90624 43.6782 17.6671 387.413 523.598 972.523 972.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 0.000128 2048 0.047 2568 90496 43.6808 17.666 692.013 522.213 1275.74 1275.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 0.000128 2048 0.047 2568 89600 43.5703 17.5693 436.168 520.014 1017.49 1017.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 0.000128 2048 0.047 2568 91136 43.4985 17.6209 663.573 522.508 1247.37 1247.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 0.000128 2048 0.047 2568 90112 43.6516 17.7812 433.08 522.75 1017.43 1017.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 0.000128 2048 0.047 2568 91008 43.7108 17.689 743.423 522.885 1327.87 1328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 0.000128 2048 0.047 2568 89856 43.4839 17.6394 516.201 519.698 1097.2 1097.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 0.000128 2048 0.047 2568 90880 43.5901 17.6564 702.455 527.199 1299.93 1300.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 0.000128 2048 0.047 2568 89600 43.7154 17.7309 500.194 522.479 1084.29 1084.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 0.000128 2048 0.047 2568 90624 43.6789 17.666 904.752 524.034 1490.29 1490.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 0.000128 2048 0.047 2568 89088 43.6076 17.5629 567.612 519.739 1148.69 1148.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 0.000128 2048 0.047 2568 91200 43.8545 17.743 893.085 523.944 1478.8 1478.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 0.000128 2048 0.047 2568 86400 43.7389 17.4649 575 516.068 1152.44 1152.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 0.000128 2048 0.047 2568 89600 43.5443 17.6885 861.041 520.02 1442.46 1442.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 0.000128 2048 0.047 2568 89600 43.4729 17.5563 569.964 519.718 1150.88 1151.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 0.000128 2048 0.047 2568 90240 43.6055 17.7254 839.994 520.57 1422.06 1422.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 0.000128 2048 0.047 2568 88320 43.3609 17.6304 533.421 516.114 1110.69 1110.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 0.000128 2048 0.047 2568 90112 43.6211 17.6368 803.418 522.75 1387.6 1387.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 0.000128 2048 0.047 2568 86016 43.7655 17.5184 515.642 517.556 1094.65 1094.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 0.000128 2048 0.047 2550 92160 43.4426 17.6676 657.642 523.873 1242.8 1242.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 0.000128 2048 0.047 2550 92160 43.6847 17.7124 594.064 524.242 1179.87 1180.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 0.000128 2048 0.047 2550 90880 43.605 17.7091 379.253 522.734 963.469 963.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 0.000128 2048 0.047 2550 92160 43.5697 17.6846 630.866 523.48 1215.77 1215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 0.000128 2048 0.047 2550 92160 43.4707 17.7362 406.998 523.991 992.364 992.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 0.000128 2048 0.047 2550 91392 43.586 17.7031 670.691 521.704 1253.85 1253.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 0.000128 2048 0.047 2550 89600 43.5445 17.5635 417.493 520.005 998.772 998.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 0.000128 2048 0.047 2550 91136 43.4688 17.6273 691.188 522.224 1274.67 1274.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 0.000128 2048 0.047 2550 90112 43.6164 17.6538 447.093 522.809 1031.34 1031.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 0.000128 2048 0.047 2550 91008 43.7153 17.705 738.246 522.874 1322.7 1322.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 0.000128 2048 0.047 2550 89856 43.4712 17.5758 527.242 519.615 1108.07 1108.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 0.000128 2048 0.047 2550 90880 43.5938 17.6533 717.927 522.555 1301.9 1302.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 0.000128 2048 0.047 2550 89600 43.7231 17.7252 500.079 522.832 1084.53 1084.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 0.000128 2048 0.047 2550 92160 43.4644 17.6786 888.477 523.94 1473.73 1473.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 0.000128 2048 0.047 2550 89088 43.5862 17.5739 575.973 519.741 1157.04 1157.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 0.000128 2048 0.047 2550 91200 43.8245 17.7374 877.055 524.043 1462.82 1462.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 0.000128 2048 0.047 2550 86400 43.7253 17.4759 561.832 515.53 1138.73 1138.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 0.000128 2048 0.047 2550 89600 43.5516 17.5643 838.173 519.535 1419 1419.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 0.000128 2048 0.047 2550 89600 43.4718 17.5584 552.215 519.775 1133.19 1133.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 0.000128 2048 0.047 2550 90240 43.6344 17.6394 818.114 521.064 1400.62 1400.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 0.000128 2048 0.047 2550 88320 43.3758 17.4551 530.733 515.825 1107.56 1107.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 0.000128 2048 0.047 2550 90112 43.6282 17.6374 782.256 522.178 1365.87 1366.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 0.000128 2048 0.047 2550 86016 43.7959 17.4734 526.736 517.147 1105.32 1105.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 0.000128 2048 0.047 2560 90624 43.694 17.6684 571.172 523.82 1156.52 1156.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 0.000128 2048 0.047 2560 90112 43.6358 17.6538 367.24 522.215 950.914 951.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 0.000128 2048 0.047 2560 90240 43.9869 17.7275 581.874 523.772 1167.52 1167.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 0.000128 2048 0.047 2560 89600 43.7728 17.6823 371.815 527.453 960.901 961.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 0.000128 2048 0.047 2560 90624 43.735 17.7736 634.676 523.55 1219.91 1220.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 0.000128 2048 0.047 2560 90624 43.6702 17.6794 408.4 524.118 994.036 994.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 0.000128 2048 0.047 2560 89600 43.8333 17.6518 619.166 521.863 1202.68 1202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 0.000128 2048 0.047 2560 87808 43.7809 17.572 387.132 520.016 968.665 968.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 0.000128 2048 0.047 2560 88704 43.8159 17.5985 322.067 519.55 903.191 903.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 0.000128 2048 0.047 2560 90112 43.6406 17.6738 619.956 522.212 1203.65 1203.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 0.000128 2048 0.047 2560 90112 43.6374 17.6251 411.519 522.752 995.697 995.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 0.000128 2048 0.047 2560 89088 43.592 17.5514 340.592 519.824 921.723 921.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 0.000128 2048 0.047 2560 89856 43.8544 17.6798 900.54 522.596 1484.83 1484.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 0.000128 2048 0.047 2560 87552 43.8564 17.5841 552.605 519.621 1133.83 1133.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 0.000128 2048 0.047 2560 86400 44.1621 17.5964 451.314 519.804 1033.04 1033.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 0.000128 2048 0.047 2560 89600 43.7693 17.6927 832.889 522.107 1416.62 1416.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 0.000128 2048 0.047 2560 89600 43.7125 17.6312 564.004 522.395 1147.91 1148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 0.000128 2048 0.047 2560 84480 43.9196 17.4531 444.336 515.748 1021.62 1021.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 0.000128 2048 0.047 2560 90624 43.6598 17.6798 801.177 523.604 1386.28 1386.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 0.000128 2048 0.047 2560 89088 43.5936 17.5492 512.398 519.801 1093.51 1093.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 0.000128 2048 0.047 2560 87552 43.8237 17.5629 439.359 519.86 1020.77 1020.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 0.000128 2048 0.047 2560 89600 44.0645 17.7939 781.041 524.389 1367.45 1367.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 0.000128 2048 0.047 2560 86400 43.7396 17.464 522.212 515.994 1099.58 1099.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 0.000128 2048 0.047 2560 86400 43.8036 17.4919 435.02 515.909 1012.39 1012.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 0.000128 2048 0.047 2560 87808 43.7795 17.5666 741.67 524.51 1327.7 1327.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 0.000128 2048 0.047 2560 86016 44.0625 17.617 507.175 524.915 1093.94 1094.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 0.000128 2048 0.047 2560 86016 44.1504 17.6666 421.008 520.055 1003.05 1003.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 0.000128 2048 0.047 2560 88320 43.9057 17.6497 731.545 521.068 1314.34 1314.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 0.000128 2048 0.047 2560 84480 43.9199 17.4508 504.234 515.641 1081.41 1081.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 0.000128 2048 0.047 2560 80640 44.0443 17.273 397.601 510.917 970.001 970.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 0.000128 2048 0.047 2560 90112 43.6294 17.6309 753.219 522.317 1336.96 1337.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 0.000128 2048 0.047 2560 86016 43.7657 17.4983 488.034 517.525 1067 1067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 0.000128 2048 0.047 2560 86016 43.237 17.2921 441.357 512.007 1014.07 1014.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 0.000128 2048 0.047 2560 91136 43.5985 17.6652 585.986 523.795 1171.21 1171.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 0.000128 2048 0.047 2560 90112 43.6511 17.6369 371.925 522.59 955.968 956.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 0.000128 2048 0.047 2560 91520 43.7592 17.7727 670.82 524.164 1256.68 1256.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 0.000128 2048 0.047 2560 90880 43.5805 17.6488 424.326 522.56 1008.28 1008.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 500 0.000128 2048 0.047 2560 90240 43.6244 17.6299 345.41 521.142 927.973 928.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 0.000128 2048 0.047 2560 91392 43.6621 17.7152 614.231 523.713 1199.49 1199.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 0.000128 2048 0.047 2560 90624 43.6798 17.6968 401.892 524.038 987.472 987.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 500 0.000128 2048 0.047 2560 89856 43.4726 17.58 327.013 519.602 907.841 907.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 0.000128 2048 0.047 2560 90496 43.6761 17.6626 876.504 522.165 1460.17 1460.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 0.000128 2048 0.047 2560 89600 43.5397 17.5643 547.548 519.528 1128.35 1128.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 0.000128 2048 0.047 2560 88704 43.79 17.5924 441.158 520.119 1022.83 1022.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 0.000128 2048 0.047 2560 90112 43.6311 17.654 810.47 522.152 1394.07 1394.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 0.000128 2048 0.047 2560 90112 43.6347 17.6585 509.56 522.392 1093.41 1093.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 0.000128 2048 0.047 2560 89088 43.595 17.5575 413.386 519.744 994.46 994.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 0.000128 2048 0.047 2560 91008 43.7311 17.6824 841.344 522.944 1425.87 1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 0.000128 2048 0.047 2560 89856 43.473 17.5863 542.495 519.992 1123.72 1123.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 0.000128 2048 0.047 2560 89856 43.6495 17.5975 478.596 519.816 1059.83 1059.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 0.000128 2048 0.047 2560 87552 43.8041 17.5579 415.624 520.473 997.621 997.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 0.000128 2048 0.047 2560 90880 43.5745 17.6456 790.521 522.621 1374.53 1374.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 0.000128 2048 0.047 2560 89600 43.7077 17.6801 528.556 522.835 1112.94 1113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 0.000128 2048 0.047 2560 88320 43.3786 17.4548 438.545 516.235 1015.78 1015.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 0.000128 2048 0.047 2560 87040 44.2104 17.7162 427.892 522.806 1012.79 1012.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 0.000128 2048 0.047 2560 90624 43.6443 17.7254 739.974 523.544 1325.05 1325.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 0.000128 2048 0.047 2560 89088 43.5981 17.5545 520.183 520.149 1101.65 1101.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 0.000128 2048 0.047 2560 87552 43.8115 17.5783 422.287 520.018 1003.86 1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 0.000128 2048 0.047 2560 86016 43.2428 17.2698 391.78 512.014 964.47 964.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 0.000128 2048 0.047 2560 91200 43.8463 17.8122 773.835 523.952 1359.61 1359.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 0.000128 2048 0.047 2560 86400 43.7246 17.4731 501.623 515.545 1078.54 1078.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 0.000128 2048 0.047 2560 86400 43.7973 17.5193 435.272 516.344 1013.1 1013.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 0.000128 2048 0.047 2560 83200 44.0896 17.4534 385.658 516.611 963.981 964.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 0.000128 2048 0.047 2592 88576 44.0371 17.662 619.717 523.497 1205.08 1205.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 0.000128 2048 0.047 2592 88064 43.9922 17.637 399.343 522.531 983.668 983.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 500 0.000128 2048 0.047 2592 87552 44.1827 17.8499 328.938 524.085 915.215 915.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 0.000128 2048 0.047 2592 88960 44.1523 17.7254 602.689 524.275 1189.01 1189.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 0.000128 2048 0.047 2592 88320 43.9898 17.6579 395.396 522.183 979.395 979.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 500 0.000128 2048 0.047 2592 86400 44.2316 17.6162 314.882 520.568 897.456 897.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 0.000128 2048 0.047 2592 88320 44.1124 17.7339 839.893 523.967 1425.87 1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 0.000128 2048 0.047 2592 87552 44.1815 17.6676 524.965 523.571 1110.55 1110.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 500 0.000128 2048 0.047 2592 85248 44.1439 17.5737 412.194 519.61 993.688 993.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 500 0.000128 2048 0.047 2592 86016 44.0873 17.6515 352.441 519.813 934.156 934.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 0.000128 2048 0.047 2592 87808 44.1391 17.6947 771.839 521.645 1355.49 1355.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 0.000128 2048 0.047 2592 86016 44.1148 17.5878 478.484 519.91 1060.26 1060.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 0.000128 2048 0.047 2592 86016 44.2316 17.6024 393.954 519.624 975.59 975.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 500 0.000128 2048 0.047 2592 86016 44.0665 17.5599 355.925 520.325 938.043 938.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 0.000128 2048 0.047 2592 88064 43.9971 17.6607 742.338 522.531 1326.7 1326.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 0.000128 2048 0.047 2592 88064 44.042 17.6375 479.118 522.307 1063.27 1063.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 0.000128 2048 0.047 2592 86016 44.1091 17.5782 389.885 520.143 971.881 972.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 0.000128 2048 0.047 2592 86016 43.7963 17.4823 345.197 517.652 924.299 924.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 0.000128 2048 0.047 2592 87552 44.2445 17.7641 729.994 522.583 1314.75 1314.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 0.000128 2048 0.047 2592 85248 44.1379 17.5601 496.934 520.05 1078.85 1078.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 0.000128 2048 0.047 2592 86400 44.169 17.5968 427.728 520.302 1009.96 1010.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 0.000128 2048 0.047 2592 82944 44.4341 17.5657 412.668 519.986 994.819 994.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 0.000128 2048 0.047 2592 88320 43.9662 17.6973 730.45 522.624 1314.91 1315.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 0.000128 2048 0.047 2592 87040 44.1146 17.6913 516.154 522.826 1100.95 1101.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 0.000128 2048 0.047 2592 84480 43.9185 17.501 415.047 516.239 992.868 992.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 0.000128 2048 0.047 2592 87040 44.2154 17.6886 400.055 523.209 985.332 985.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 0.000128 2048 0.047 2550 90624 43.646 17.6742 653.877 523.51 1238.87 1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 0.000128 2048 0.047 2550 90112 43.6155 17.6449 415.728 522.63 999.785 999.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 500 0.000128 2048 0.047 2550 90624 43.6746 17.6685 343.762 524.104 929.375 929.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 0.000128 2048 0.047 2550 90880 43.8144 17.7222 611.605 523.791 1197.1 1197.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 500 0.000128 2048 0.047 2550 89600 43.7778 17.6824 389.049 522.625 973.303 973.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 500 0.000128 2048 0.047 2550 88320 43.8694 17.6251 319.723 521.167 902.546 902.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 500 0.000128 2048 0.047 2550 89600 43.7094 17.6605 279.712 522.987 864.233 864.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 0.000128 2048 0.047 2550 90624 43.7105 17.685 835.108 523.96 1420.63 1420.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 0.000128 2048 0.047 2550 90624 43.6555 17.6701 521.544 524.091 1107.13 1107.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 500 0.000128 2048 0.047 2550 87552 43.8624 17.5699 410.735 519.684 992.018 992.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 500 0.000128 2048 0.047 2550 89088 43.6086 17.5603 355.389 519.629 936.356 936.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 0.000128 2048 0.047 2550 89600 43.8109 17.6585 755.787 522.217 1339.64 1339.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 0.000128 2048 0.047 2550 87808 43.8018 17.5843 472.462 519.88 1053.89 1054.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 0.000128 2048 0.047 2550 88704 43.7956 17.6021 391.373 519.683 972.622 972.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 0.000128 2048 0.047 2550 86016 44.0771 17.5558 342.46 520.323 924.582 924.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 0.000128 2048 0.047 2550 90112 43.6322 17.6308 748.697 522.141 1332.27 1332.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 0.000128 2048 0.047 2550 90112 43.6508 17.6303 488.762 527.421 1077.63 1077.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 0.000128 2048 0.047 2550 89088 43.5653 17.55 403.952 520.169 985.402 985.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 0.000128 2048 0.047 2550 86016 43.818 17.4878 344.923 517.597 923.988 924.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 0.000128 2048 0.047 2550 89856 43.8475 17.7085 772.364 522.517 1356.6 1356.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 0.000128 2048 0.047 2550 87552 43.8403 17.5718 535.253 519.691 1116.52 1116.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 0.000128 2048 0.047 2550 86400 44.1728 17.5927 436.975 519.684 1018.59 1018.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 0.000128 2048 0.047 2550 87552 43.8301 17.5882 421.112 519.998 1002.7 1002.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 0.000128 2048 0.047 2550 80640 44.035 17.3808 356.584 510.989 929.155 929.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 0.000128 2048 0.047 2550 89600 43.7673 17.7535 744.003 522.621 1328.31 1328.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 0.000128 2048 0.047 2550 89600 43.7039 17.7631 516.31 522.271 1100.21 1100.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 0.000128 2048 0.047 2550 84480 43.9199 17.4679 412.955 515.62 990.129 990.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 0.000128 2048 0.047 2550 87040 44.1857 17.628 393.329 523.204 978.51 978.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 0.000128 2048 0.047 2550 83200 44.1193 17.5346 361.234 516.173 939.234 939.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 500 0.000128 2048 0.047 2580 89088 43.9396 17.7065 599.539 523.864 1185.22 1185.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 500 0.000128 2048 0.047 2580 88064 44.0116 17.623 391.542 522.223 975.563 975.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 500 0.000128 2048 0.047 2580 89088 43.9751 17.6572 320.56 523.588 905.952 906.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 500 0.000128 2048 0.047 2580 88064 44.0259 17.6396 274.791 522.286 858.915 859.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 500 0.000128 2048 0.047 2580 88960 44.1525 17.738 832.371 524.297 1418.72 1418.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 500 0.000128 2048 0.047 2580 88320 43.9531 17.6457 516.037 522.618 1100.42 1100.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 500 0.000128 2048 0.047 2580 86400 44.2466 17.688 410.51 520.538 993.148 993.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 500 0.000128 2048 0.047 2580 87040 44.1313 17.6394 350.327 522.84 935.102 935.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 0.000128 2048 0.047 2580 89088 44.0304 17.7111 763.467 523.554 1348.93 1349.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 0.000128 2048 0.047 2580 89088 43.9944 17.6617 481.011 524.094 1066.93 1067.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 0.000128 2048 0.047 2580 87552 43.8674 17.6255 388.523 520.049 970.226 970.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 500 0.000128 2048 0.047 2580 86016 44.1208 17.647 345.092 520.228 927.25 927.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 500 0.000128 2048 0.047 2580 84480 43.9523 17.4517 293.022 515.744 870.34 870.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 0.000128 2048 0.047 2580 87808 44.1543 17.6601 719.102 521.709 1302.79 1302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 0.000128 2048 0.047 2580 86016 44.0982 17.5641 450.088 519.909 1031.82 1031.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 0.000128 2048 0.047 2580 86016 44.2606 17.5944 376.791 520.068 958.879 959.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 0.000128 2048 0.047 2580 86016 44.0527 17.6507 331.907 519.831 913.608 913.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 500 0.000128 2048 0.047 2580 85120 44.1252 17.5553 290.781 517.566 870.191 870.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 0.000128 2048 0.047 2580 88064 44.028 17.6353 677.112 522.226 1261.17 1261.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 0.000128 2048 0.047 2580 88064 44.0363 17.839 458.956 522.386 1043.38 1043.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 0.000128 2048 0.047 2580 86016 44.1062 17.5987 372.451 519.744 954.068 954.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 0.000128 2048 0.047 2580 86016 43.8094 17.4814 342.009 517.656 921.122 921.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 0.000128 2048 0.047 2580 87040 44.2246 17.649 314.873 522.679 899.585 899.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 0.000128 2048 0.047 2560 90112 43.7653 17.6556 594.065 523.877 1179.53 1179.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 500 0.000128 2048 0.047 2560 89088 43.8181 17.7493 379.478 522.063 963.278 963.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 500 0.000128 2048 0.047 2560 89088 43.9604 17.7172 312.862 524.041 898.749 898.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 500 0.000128 2048 0.047 2560 88064 44.0334 17.6587 267.368 522.805 852.028 852.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 500 0.000128 2048 0.047 2560 90240 43.9318 17.8401 807.39 524.191 1393.52 1393.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 500 0.000128 2048 0.047 2560 89600 43.758 17.6477 490.277 522.188 1074.04 1074.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 500 0.000128 2048 0.047 2560 88320 43.907 17.6275 398.9 520.589 981.188 981.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 500 0.000128 2048 0.047 2560 89600 43.7132 17.7033 348.083 522.403 932.07 932.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 500 0.000128 2048 0.047 2560 86400 43.7402 17.4879 306.975 515.719 884.084 884.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 0.000128 2048 0.047 2560 89856 43.8605 17.7273 739.127 523.961 1324.84 1324.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 0.000128 2048 0.047 2560 89088 43.9531 17.6699 458.894 524.037 1044.73 1044.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 0.000128 2048 0.047 2560 87552 43.8586 17.578 371.884 519.54 953.029 953.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 500 0.000128 2048 0.047 2560 86016 44.1027 17.6377 325.428 519.741 907.08 907.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 500 0.000128 2048 0.047 2560 84480 43.9309 17.4469 281.052 516.182 858.777 858.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 0.000128 2048 0.047 2560 89600 43.8262 17.6624 695.032 522.214 1278.9 1279.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 0.000128 2048 0.047 2560 87808 43.8258 17.5657 431.751 519.879 1013.18 1013.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 0.000128 2048 0.047 2560 88704 43.8139 17.5944 368.735 519.754 950.061 950.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 0.000128 2048 0.047 2560 86016 44.0626 17.5634 314.464 519.814 896.067 896.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 0.000128 2048 0.047 2560 85120 44.1419 17.526 276.147 517.507 855.488 855.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 0.000128 2048 0.047 2560 89088 43.815 17.6927 673.902 522.227 1257.81 1257.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 0.000128 2048 0.047 2560 88064 44.0226 17.6598 444.599 522.811 1029.26 1029.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 0.000128 2048 0.047 2560 86016 44.1017 17.5473 359.734 520.231 941.786 941.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 0.000128 2048 0.047 2560 86016 43.7929 17.4961 328.842 517.16 907.459 907.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 0.000128 2048 0.047 2560 87040 44.2206 17.6578 305.679 522.907 890.631 890.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 0.000128 2048 0.047 2560 79872 44.1483 17.2853 265.322 512.508 839.427 839.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 500 0.000128 2048 0.047 2560 85504 44.4415 17.7488 575.074 523.877 1161.32 1161.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 500 0.000128 2048 0.047 2560 85504 44.354 17.6599 636.462 523.748 1222.39 1222.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 500 0.000128 2048 0.047 2560 84992 44.3852 17.6448 410.752 522.224 995.17 995.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 500 0.000128 2048 0.047 2560 84480 44.5463 17.7078 333.035 523.47 918.925 919.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 500 0.000128 2048 0.047 2560 83968 44.5587 17.6722 295.023 522.751 880.169 880.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 500 0.000128 2048 0.047 2560 84480 44.4028 17.6292 272.989 522.336 857.527 857.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 500 0.000128 2048 0.047 2560 82944 44.506 17.5468 249.17 519.74 831.131 831.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 500 0.000128 2048 0.047 2560 82432 44.5713 17.6238 234.62 520.208 817.19 817.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 500 0.000128 2048 0.047 2560 81920 44.3745 17.4732 219.905 517.139 799.054 799.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 500 0.000128 2048 0.047 2580 86016 44.0598 17.5812 244.568 520.15 826.531 826.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 500 0.000128 2048 0.047 2560 86016 44.079 17.5532 217.295 519.82 798.913 799.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 500 0.000128 2048 0.047 2550 85120 44.1327 17.5209 219.875 517.944 799.643 799.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 500 0.000128 2048 0.047 2592 85120 44.1402 17.537 244.321 518.005 824.172 824.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 500 0.000128 2048 0.047 2560 90112 43.6627 17.6343 285.186 522.81 869.459 869.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 500 0.000128 2048 0.047 2560 84480 43.9052 17.4285 382.549 516.758 960.805 960.93
