// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Sobel_512u_512u_s_HH_
#define _Sobel_512u_512u_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "canny_edge_detectg8j.h"
#include "canny_edge_detecthbi.h"
#include "canny_edge_detectibs.h"
#include "canny_edge_detectjbC.h"
#include "canny_edge_detectkbM.h"
#include "Sobel_512u_512u_sfYi.h"

namespace ap_rtl {

struct Sobel_512u_512u_s : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > fifo2_dout;
    sc_in< sc_logic > fifo2_empty_n;
    sc_out< sc_logic > fifo2_read;
    sc_out< sc_lv<8> > fifo3_value_din;
    sc_in< sc_logic > fifo3_value_full_n;
    sc_out< sc_logic > fifo3_value_write;
    sc_out< sc_lv<2> > fifo3_grad_din;
    sc_in< sc_logic > fifo3_grad_full_n;
    sc_out< sc_logic > fifo3_grad_write;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    Sobel_512u_512u_s(sc_module_name name);
    SC_HAS_PROCESS(Sobel_512u_512u_s);

    ~Sobel_512u_512u_s();

    sc_trace_file* mVcdFile;

    Sobel_512u_512u_sfYi* line_buf_U;
    canny_edge_detectg8j<1,5,32,32>* canny_edge_detectg8j_U22;
    canny_edge_detecthbi<1,12,32,32,32>* canny_edge_detecthbi_U23;
    canny_edge_detectibs<1,24,20,11,20>* canny_edge_detectibs_U24;
    canny_edge_detectjbC<1,1,11,11,22>* canny_edge_detectjbC_U25;
    canny_edge_detectkbM<1,1,11,11,22,22>* canny_edge_detectkbM_U26;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > fifo2_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959;
    sc_signal< sc_logic > fifo3_value_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter26_reg;
    sc_signal< sc_logic > fifo3_grad_blk_n;
    sc_signal< sc_lv<10> > xi_i_reg_242;
    sc_signal< sc_lv<1> > tmp_i_fu_272_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > yi_fu_278_p2;
    sc_signal< sc_lv<10> > yi_reg_949;
    sc_signal< sc_lv<1> > tmp3_fu_306_p2;
    sc_signal< sc_lv<1> > tmp3_reg_954;
    sc_signal< sc_lv<1> > tmp_3_i_fu_312_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter27;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_3_i_reg_959_pp0_iter25_reg;
    sc_signal< sc_lv<10> > xi_fu_318_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<9> > line_buf_addr_reg_968;
    sc_signal< sc_lv<1> > or_cond3_i_fu_357_p2;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter15_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter16_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter17_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter18_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter19_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter20_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter21_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter22_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter23_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter24_reg;
    sc_signal< sc_lv<1> > or_cond3_i_reg_974_pp0_iter25_reg;
    sc_signal< sc_lv<8> > window_buf_2_1_2_reg_978;
    sc_signal< sc_lv<8> > window_buf_1_2_reg_984;
    sc_signal< sc_lv<8> > window_buf_2_2_reg_989;
    sc_signal< sc_lv<11> > pix_h_sobel_2_1_1_i_fu_446_p2;
    sc_signal< sc_lv<11> > pix_h_sobel_2_1_1_i_reg_994;
    sc_signal< sc_lv<10> > pix_v_sobel_2_1_2_i_fu_474_p2;
    sc_signal< sc_lv<10> > pix_v_sobel_2_1_2_i_reg_999;
    sc_signal< sc_lv<11> > pix_h_sobel_2_2_2_i_fu_537_p2;
    sc_signal< sc_lv<11> > pix_h_sobel_2_2_2_i_reg_1004;
    sc_signal< sc_lv<11> > pix_v_sobel_2_2_2_i_fu_569_p2;
    sc_signal< sc_lv<11> > pix_v_sobel_2_2_2_i_reg_1010;
    sc_signal< sc_lv<11> > pix_v_sobel_2_2_2_i_reg_1010_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_16_i_fu_575_p2;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter15_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter16_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter19_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter20_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter21_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter22_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter23_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter24_reg;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1016_pp0_iter25_reg;
    sc_signal< sc_lv<22> > tmp_10_i_fu_896_p2;
    sc_signal< sc_lv<22> > tmp_10_i_reg_1020;
    sc_signal< sc_lv<22> > grp_fu_902_p3;
    sc_signal< sc_lv<22> > tmp_12_i_reg_1035;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > grp_fu_264_p1;
    sc_signal< sc_lv<32> > x_assign_reg_1045;
    sc_signal< sc_lv<32> > grp_fu_267_p2;
    sc_signal< sc_lv<32> > x_assign_2_reg_1050;
    sc_signal< sc_lv<1> > p_Result_s_reg_1055;
    sc_signal< sc_lv<32> > p_Val2_5_fu_736_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_1060;
    sc_signal< sc_lv<8> > tmp_28_i_fu_775_p3;
    sc_signal< sc_lv<8> > tmp_28_i_reg_1066;
    sc_signal< sc_lv<8> > tmp_28_i_reg_1066_pp0_iter24_reg;
    sc_signal< sc_lv<8> > tmp_28_i_reg_1066_pp0_iter25_reg;
    sc_signal< sc_lv<8> > tmp_28_i_reg_1066_pp0_iter26_reg;
    sc_signal< sc_lv<32> > t_int_fu_783_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<9> > line_buf_address0;
    sc_signal< sc_logic > line_buf_ce0;
    sc_signal< sc_lv<24> > line_buf_q0;
    sc_signal< sc_logic > line_buf_ce1;
    sc_signal< sc_logic > line_buf_we1;
    sc_signal< sc_lv<24> > line_buf_d1;
    sc_signal< sc_lv<10> > yi_i_reg_231;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_t_int1_i_reg_253;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_t_int1_i_reg_253;
    sc_signal< sc_lv<64> > tmp_4_i_fu_324_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > window_buf_0_1_fu_166;
    sc_signal< sc_lv<8> > window_buf_0_1_1_fu_170;
    sc_signal< sc_lv<8> > window_buf_0_2_fu_377_p4;
    sc_signal< sc_lv<8> > window_buf_1_1_fu_174;
    sc_signal< sc_lv<8> > window_buf_1_1_1_fu_178;
    sc_signal< sc_lv<8> > window_buf_2_1_fu_182;
    sc_signal< sc_lv<8> > window_buf_2_1_1_fu_186;
    sc_signal< sc_lv<32> > grp_fu_264_p0;
    sc_signal< sc_lv<8> > tmp_2_fu_284_p4;
    sc_signal< sc_lv<1> > icmp_fu_294_p2;
    sc_signal< sc_lv<1> > tmp_2_i_fu_300_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_329_p4;
    sc_signal< sc_lv<1> > icmp8_fu_339_p2;
    sc_signal< sc_lv<1> > tmp_26_i_fu_345_p2;
    sc_signal< sc_lv<1> > tmp2_fu_351_p2;
    sc_signal< sc_lv<16> > tmp_8_i_fu_397_p4;
    sc_signal< sc_lv<9> > tmp_23_0_cast10_i_ca_fu_416_p1;
    sc_signal< sc_lv<9> > tmp_23_0_2_cast9_i_c_fu_420_p1;
    sc_signal< sc_lv<9> > pix_h_sobel_2_0_2_i_fu_424_p2;
    sc_signal< sc_lv<9> > tmp_24_1_i_fu_434_p3;
    sc_signal< sc_lv<11> > tmp_24_1_cast_i_fu_442_p1;
    sc_signal< sc_lv<11> > pix_h_sobel_2_0_2_ca_fu_430_p1;
    sc_signal< sc_lv<9> > tmp_30_0_1_i_fu_452_p3;
    sc_signal< sc_lv<9> > tmp_fu_464_p2;
    sc_signal< sc_lv<10> > tmp_cast_fu_470_p1;
    sc_signal< sc_lv<10> > tmp_30_0_1_cast_i_fu_460_p1;
    sc_signal< sc_lv<9> > p_shl1_i_fu_508_p3;
    sc_signal< sc_lv<11> > p_shl1_cast_i_fu_515_p1;
    sc_signal< sc_lv<11> > pix_h_sobel_2_1_2_i_fu_519_p2;
    sc_signal< sc_lv<11> > tmp_23_2_cast_i_fu_524_p1;
    sc_signal< sc_lv<11> > pix_h_sobel_2_2_1_i_fu_528_p2;
    sc_signal< sc_lv<11> > tmp_23_2_2_cast_i_fu_534_p1;
    sc_signal< sc_lv<11> > pix_v_sobel_2_1_2_ca_fu_543_p1;
    sc_signal< sc_lv<9> > p_shl_i_fu_552_p3;
    sc_signal< sc_lv<11> > pix_v_sobel_2_2_i_fu_546_p2;
    sc_signal< sc_lv<11> > p_shl_cast_i_fu_559_p1;
    sc_signal< sc_lv<11> > pix_v_sobel_2_2_1_i_fu_563_p2;
    sc_signal< sc_lv<19> > tmp_25_tr_i_fu_588_p3;
    sc_signal< sc_lv<20> > grp_fu_602_p0;
    sc_signal< sc_lv<32> > p_Val2_s_fu_615_p1;
    sc_signal< sc_lv<23> > tmp_V_1_fu_636_p1;
    sc_signal< sc_lv<25> > mantissa_V_fu_640_p4;
    sc_signal< sc_lv<8> > tmp_V_fu_626_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_i_cast_i_fu_654_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_658_p2;
    sc_signal< sc_lv<8> > tmp_i_i_i_i_fu_672_p2;
    sc_signal< sc_lv<1> > isNeg_fu_664_p3;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast_i_fu_678_p1;
    sc_signal< sc_lv<9> > ush_fu_682_p3;
    sc_signal< sc_lv<32> > sh_assign_2_i_i_i_ca_fu_690_p1;
    sc_signal< sc_lv<25> > sh_assign_2_i_i_i_ca_1_fu_694_p1;
    sc_signal< sc_lv<79> > mantissa_V_1_i_i_i_c_fu_650_p1;
    sc_signal< sc_lv<79> > tmp_i_i_i_i_96_fu_698_p1;
    sc_signal< sc_lv<25> > r_V_fu_702_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_714_p3;
    sc_signal< sc_lv<79> > r_V_1_fu_708_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_722_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_726_p4;
    sc_signal< sc_lv<32> > result_V_1_fu_744_p2;
    sc_signal< sc_lv<32> > p_Val2_6_fu_749_p3;
    sc_signal< sc_lv<24> > tmp_9_fu_755_p4;
    sc_signal< sc_lv<1> > icmp5_fu_765_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_771_p1;
    sc_signal< sc_lv<20> > grp_fu_602_p2;
    sc_signal< sc_lv<1> > tmp_19_i_fu_787_p2;
    sc_signal< sc_lv<1> > tmp_20_i_fu_793_p2;
    sc_signal< sc_lv<1> > tmp_23_i_fu_817_p2;
    sc_signal< sc_lv<1> > tmp_24_i_fu_823_p2;
    sc_signal< sc_lv<1> > or_cond9_i_fu_829_p2;
    sc_signal< sc_lv<1> > sel_tmp1_demorgan_fu_843_p2;
    sc_signal< sc_lv<1> > tmp_22_i_fu_811_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_849_p2;
    sc_signal< sc_lv<1> > tmp1_fu_855_p2;
    sc_signal< sc_lv<1> > tmp_21_i_fu_805_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_861_p2;
    sc_signal< sc_lv<1> > not_sel_tmp2_fu_867_p2;
    sc_signal< sc_lv<1> > or_cond_i_fu_799_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_881_p2;
    sc_signal< sc_lv<2> > sel_tmp_cast_fu_873_p3;
    sc_signal< sc_lv<2> > grad_sobel_i_fu_835_p3;
    sc_signal< sc_lv<11> > tmp_10_i_fu_896_p0;
    sc_signal< sc_lv<22> > pix_h_sobel_2_2_2_ca_fu_585_p1;
    sc_signal< sc_lv<11> > tmp_10_i_fu_896_p1;
    sc_signal< sc_lv<11> > grp_fu_902_p0;
    sc_signal< sc_lv<22> > pix_v_sobel_2_2_2_ca_fu_608_p1;
    sc_signal< sc_lv<11> > grp_fu_902_p1;
    sc_signal< sc_logic > grp_fu_264_ce;
    sc_signal< sc_logic > grp_fu_267_ce;
    sc_signal< sc_logic > grp_fu_602_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state31;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<10> ap_const_lv10_1FD;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_FFFFFD96;
    static const sc_lv<32> ap_const_lv32_FFFFFF97;
    static const sc_lv<32> ap_const_lv32_FFFFFF96;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<32> ap_const_lv32_26A;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state31();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state26_pp0_stage0_iter23();
    void thread_ap_block_state27_pp0_stage0_iter24();
    void thread_ap_block_state28_pp0_stage0_iter25();
    void thread_ap_block_state29_pp0_stage0_iter26();
    void thread_ap_block_state30_pp0_stage0_iter27();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_t_int1_i_reg_253();
    void thread_ap_ready();
    void thread_fifo2_blk_n();
    void thread_fifo2_read();
    void thread_fifo3_grad_blk_n();
    void thread_fifo3_grad_din();
    void thread_fifo3_grad_write();
    void thread_fifo3_value_blk_n();
    void thread_fifo3_value_din();
    void thread_fifo3_value_write();
    void thread_grad_sobel_i_fu_835_p3();
    void thread_grp_fu_264_ce();
    void thread_grp_fu_264_p0();
    void thread_grp_fu_267_ce();
    void thread_grp_fu_602_ce();
    void thread_grp_fu_602_p0();
    void thread_grp_fu_902_p0();
    void thread_grp_fu_902_p1();
    void thread_icmp5_fu_765_p2();
    void thread_icmp8_fu_339_p2();
    void thread_icmp_fu_294_p2();
    void thread_internal_ap_ready();
    void thread_isNeg_fu_664_p3();
    void thread_line_buf_address0();
    void thread_line_buf_ce0();
    void thread_line_buf_ce1();
    void thread_line_buf_d1();
    void thread_line_buf_we1();
    void thread_mantissa_V_1_i_i_i_c_fu_650_p1();
    void thread_mantissa_V_fu_640_p4();
    void thread_not_sel_tmp2_fu_867_p2();
    void thread_or_cond3_i_fu_357_p2();
    void thread_or_cond9_i_fu_829_p2();
    void thread_or_cond_i_fu_799_p2();
    void thread_p_Val2_5_fu_736_p3();
    void thread_p_Val2_6_fu_749_p3();
    void thread_p_Val2_s_fu_615_p1();
    void thread_p_shl1_cast_i_fu_515_p1();
    void thread_p_shl1_i_fu_508_p3();
    void thread_p_shl_cast_i_fu_559_p1();
    void thread_p_shl_i_fu_552_p3();
    void thread_pix_h_sobel_2_0_2_ca_fu_430_p1();
    void thread_pix_h_sobel_2_0_2_i_fu_424_p2();
    void thread_pix_h_sobel_2_1_1_i_fu_446_p2();
    void thread_pix_h_sobel_2_1_2_i_fu_519_p2();
    void thread_pix_h_sobel_2_2_1_i_fu_528_p2();
    void thread_pix_h_sobel_2_2_2_ca_fu_585_p1();
    void thread_pix_h_sobel_2_2_2_i_fu_537_p2();
    void thread_pix_v_sobel_2_1_2_ca_fu_543_p1();
    void thread_pix_v_sobel_2_1_2_i_fu_474_p2();
    void thread_pix_v_sobel_2_2_1_i_fu_563_p2();
    void thread_pix_v_sobel_2_2_2_ca_fu_608_p1();
    void thread_pix_v_sobel_2_2_2_i_fu_569_p2();
    void thread_pix_v_sobel_2_2_i_fu_546_p2();
    void thread_r_V_1_fu_708_p2();
    void thread_r_V_fu_702_p2();
    void thread_real_start();
    void thread_result_V_1_fu_744_p2();
    void thread_sel_tmp1_demorgan_fu_843_p2();
    void thread_sel_tmp1_fu_849_p2();
    void thread_sel_tmp2_fu_861_p2();
    void thread_sel_tmp_cast_fu_873_p3();
    void thread_sh_assign_2_i_i_i_ca_1_fu_694_p1();
    void thread_sh_assign_2_i_i_i_ca_fu_690_p1();
    void thread_sh_assign_fu_658_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_t_int_fu_783_p1();
    void thread_tmp1_fu_855_p2();
    void thread_tmp2_fu_351_p2();
    void thread_tmp3_fu_306_p2();
    void thread_tmp_10_fu_329_p4();
    void thread_tmp_10_i_fu_896_p0();
    void thread_tmp_10_i_fu_896_p1();
    void thread_tmp_11_fu_771_p1();
    void thread_tmp_16_i_fu_575_p2();
    void thread_tmp_19_i_fu_787_p2();
    void thread_tmp_1_fu_881_p2();
    void thread_tmp_20_i_fu_793_p2();
    void thread_tmp_21_i_fu_805_p2();
    void thread_tmp_22_i_fu_811_p2();
    void thread_tmp_23_0_2_cast9_i_c_fu_420_p1();
    void thread_tmp_23_0_cast10_i_ca_fu_416_p1();
    void thread_tmp_23_2_2_cast_i_fu_534_p1();
    void thread_tmp_23_2_cast_i_fu_524_p1();
    void thread_tmp_23_i_fu_817_p2();
    void thread_tmp_24_1_cast_i_fu_442_p1();
    void thread_tmp_24_1_i_fu_434_p3();
    void thread_tmp_24_i_fu_823_p2();
    void thread_tmp_25_tr_i_fu_588_p3();
    void thread_tmp_26_i_fu_345_p2();
    void thread_tmp_28_i_fu_775_p3();
    void thread_tmp_2_fu_284_p4();
    void thread_tmp_2_i_fu_300_p2();
    void thread_tmp_30_0_1_cast_i_fu_460_p1();
    void thread_tmp_30_0_1_i_fu_452_p3();
    void thread_tmp_3_i_fu_312_p2();
    void thread_tmp_4_fu_722_p1();
    void thread_tmp_4_i_fu_324_p1();
    void thread_tmp_5_fu_726_p4();
    void thread_tmp_8_fu_714_p3();
    void thread_tmp_8_i_fu_397_p4();
    void thread_tmp_9_fu_755_p4();
    void thread_tmp_V_1_fu_636_p1();
    void thread_tmp_V_fu_626_p4();
    void thread_tmp_cast_fu_470_p1();
    void thread_tmp_fu_464_p2();
    void thread_tmp_i_fu_272_p2();
    void thread_tmp_i_i_i_cast_i_fu_678_p1();
    void thread_tmp_i_i_i_i_96_fu_698_p1();
    void thread_tmp_i_i_i_i_cast_i_fu_654_p1();
    void thread_tmp_i_i_i_i_fu_672_p2();
    void thread_ush_fu_682_p3();
    void thread_window_buf_0_2_fu_377_p4();
    void thread_xi_fu_318_p2();
    void thread_yi_fu_278_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
