
D:\ElytraProject\SES\PMUv4\Debug\PMUv4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005060  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005248  08005248  00015248  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080052b4  080052b4  000152b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080052b8  080052b8  000152b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  080052bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000041c  20000070  0800532c  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000048c  0800532c  0002048c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015fd8  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a8e  00000000  00000000  00036071  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007533  00000000  00000000  00038aff  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000978  00000000  00000000  00040038  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f78  00000000  00000000  000409b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000065bd  00000000  00000000  00041928  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003c21  00000000  00000000  00047ee5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004bb06  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002260  00000000  00000000  0004bb84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000070 	.word	0x20000070
 8000204:	00000000 	.word	0x00000000
 8000208:	08005230 	.word	0x08005230

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000074 	.word	0x20000074
 8000224:	08005230 	.word	0x08005230

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f092 0f00 	teq	r2, #0
 8000512:	bf14      	ite	ne
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e720      	b.n	800036c <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aedc 	beq.w	800031a <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6c1      	b.n	800031a <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_d2f>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad4:	bf24      	itt	cs
 8000ad6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ada:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ade:	d90d      	bls.n	8000afc <__aeabi_d2f+0x30>
 8000ae0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af4:	bf08      	it	eq
 8000af6:	f020 0001 	biceq.w	r0, r0, #1
 8000afa:	4770      	bx	lr
 8000afc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b00:	d121      	bne.n	8000b46 <__aeabi_d2f+0x7a>
 8000b02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b06:	bfbc      	itt	lt
 8000b08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	4770      	bxlt	lr
 8000b0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b16:	f1c2 0218 	rsb	r2, r2, #24
 8000b1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b22:	fa20 f002 	lsr.w	r0, r0, r2
 8000b26:	bf18      	it	ne
 8000b28:	f040 0001 	orrne.w	r0, r0, #1
 8000b2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b38:	ea40 000c 	orr.w	r0, r0, ip
 8000b3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	e7cc      	b.n	8000ae0 <__aeabi_d2f+0x14>
 8000b46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b4a:	d107      	bne.n	8000b5c <__aeabi_d2f+0x90>
 8000b4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b50:	bf1e      	ittt	ne
 8000b52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b5a:	4770      	bxne	lr
 8000b5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_frsub>:
 8000b6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b70:	e002      	b.n	8000b78 <__addsf3>
 8000b72:	bf00      	nop

08000b74 <__aeabi_fsub>:
 8000b74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b78 <__addsf3>:
 8000b78:	0042      	lsls	r2, r0, #1
 8000b7a:	bf1f      	itttt	ne
 8000b7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b80:	ea92 0f03 	teqne	r2, r3
 8000b84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8c:	d06a      	beq.n	8000c64 <__addsf3+0xec>
 8000b8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b96:	bfc1      	itttt	gt
 8000b98:	18d2      	addgt	r2, r2, r3
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	4048      	eorgt	r0, r1
 8000b9e:	4041      	eorgt	r1, r0
 8000ba0:	bfb8      	it	lt
 8000ba2:	425b      	neglt	r3, r3
 8000ba4:	2b19      	cmp	r3, #25
 8000ba6:	bf88      	it	hi
 8000ba8:	4770      	bxhi	lr
 8000baa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bc2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4249      	negne	r1, r1
 8000bca:	ea92 0f03 	teq	r2, r3
 8000bce:	d03f      	beq.n	8000c50 <__addsf3+0xd8>
 8000bd0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd4:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd8:	eb10 000c 	adds.w	r0, r0, ip
 8000bdc:	f1c3 0320 	rsb	r3, r3, #32
 8000be0:	fa01 f103 	lsl.w	r1, r1, r3
 8000be4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be8:	d502      	bpl.n	8000bf0 <__addsf3+0x78>
 8000bea:	4249      	negs	r1, r1
 8000bec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bf0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf4:	d313      	bcc.n	8000c1e <__addsf3+0xa6>
 8000bf6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bfa:	d306      	bcc.n	8000c0a <__addsf3+0x92>
 8000bfc:	0840      	lsrs	r0, r0, #1
 8000bfe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c02:	f102 0201 	add.w	r2, r2, #1
 8000c06:	2afe      	cmp	r2, #254	; 0xfe
 8000c08:	d251      	bcs.n	8000cae <__addsf3+0x136>
 8000c0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c12:	bf08      	it	eq
 8000c14:	f020 0001 	biceq.w	r0, r0, #1
 8000c18:	ea40 0003 	orr.w	r0, r0, r3
 8000c1c:	4770      	bx	lr
 8000c1e:	0049      	lsls	r1, r1, #1
 8000c20:	eb40 0000 	adc.w	r0, r0, r0
 8000c24:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c28:	f1a2 0201 	sub.w	r2, r2, #1
 8000c2c:	d1ed      	bne.n	8000c0a <__addsf3+0x92>
 8000c2e:	fab0 fc80 	clz	ip, r0
 8000c32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c36:	ebb2 020c 	subs.w	r2, r2, ip
 8000c3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3e:	bfaa      	itet	ge
 8000c40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c44:	4252      	neglt	r2, r2
 8000c46:	4318      	orrge	r0, r3
 8000c48:	bfbc      	itt	lt
 8000c4a:	40d0      	lsrlt	r0, r2
 8000c4c:	4318      	orrlt	r0, r3
 8000c4e:	4770      	bx	lr
 8000c50:	f092 0f00 	teq	r2, #0
 8000c54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c58:	bf06      	itte	eq
 8000c5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5e:	3201      	addeq	r2, #1
 8000c60:	3b01      	subne	r3, #1
 8000c62:	e7b5      	b.n	8000bd0 <__addsf3+0x58>
 8000c64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c6c:	bf18      	it	ne
 8000c6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c72:	d021      	beq.n	8000cb8 <__addsf3+0x140>
 8000c74:	ea92 0f03 	teq	r2, r3
 8000c78:	d004      	beq.n	8000c84 <__addsf3+0x10c>
 8000c7a:	f092 0f00 	teq	r2, #0
 8000c7e:	bf08      	it	eq
 8000c80:	4608      	moveq	r0, r1
 8000c82:	4770      	bx	lr
 8000c84:	ea90 0f01 	teq	r0, r1
 8000c88:	bf1c      	itt	ne
 8000c8a:	2000      	movne	r0, #0
 8000c8c:	4770      	bxne	lr
 8000c8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c92:	d104      	bne.n	8000c9e <__addsf3+0x126>
 8000c94:	0040      	lsls	r0, r0, #1
 8000c96:	bf28      	it	cs
 8000c98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	4770      	bx	lr
 8000c9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ca2:	bf3c      	itt	cc
 8000ca4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca8:	4770      	bxcc	lr
 8000caa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb6:	4770      	bx	lr
 8000cb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cbc:	bf16      	itet	ne
 8000cbe:	4608      	movne	r0, r1
 8000cc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc4:	4601      	movne	r1, r0
 8000cc6:	0242      	lsls	r2, r0, #9
 8000cc8:	bf06      	itte	eq
 8000cca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cce:	ea90 0f01 	teqeq	r0, r1
 8000cd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_ui2f>:
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e004      	b.n	8000ce8 <__aeabi_i2f+0x8>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_i2f>:
 8000ce0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce4:	bf48      	it	mi
 8000ce6:	4240      	negmi	r0, r0
 8000ce8:	ea5f 0c00 	movs.w	ip, r0
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf4:	4601      	mov	r1, r0
 8000cf6:	f04f 0000 	mov.w	r0, #0
 8000cfa:	e01c      	b.n	8000d36 <__aeabi_l2f+0x2a>

08000cfc <__aeabi_ul2f>:
 8000cfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000d00:	bf08      	it	eq
 8000d02:	4770      	bxeq	lr
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e00a      	b.n	8000d20 <__aeabi_l2f+0x14>
 8000d0a:	bf00      	nop

08000d0c <__aeabi_l2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d18:	d502      	bpl.n	8000d20 <__aeabi_l2f+0x14>
 8000d1a:	4240      	negs	r0, r0
 8000d1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d20:	ea5f 0c01 	movs.w	ip, r1
 8000d24:	bf02      	ittt	eq
 8000d26:	4684      	moveq	ip, r0
 8000d28:	4601      	moveq	r1, r0
 8000d2a:	2000      	moveq	r0, #0
 8000d2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d30:	bf08      	it	eq
 8000d32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d3a:	fabc f28c 	clz	r2, ip
 8000d3e:	3a08      	subs	r2, #8
 8000d40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d44:	db10      	blt.n	8000d68 <__aeabi_l2f+0x5c>
 8000d46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d50:	f1c2 0220 	rsb	r2, r2, #32
 8000d54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d58:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5c:	eb43 0002 	adc.w	r0, r3, r2
 8000d60:	bf08      	it	eq
 8000d62:	f020 0001 	biceq.w	r0, r0, #1
 8000d66:	4770      	bx	lr
 8000d68:	f102 0220 	add.w	r2, r2, #32
 8000d6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d70:	f1c2 0220 	rsb	r2, r2, #32
 8000d74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d78:	fa21 f202 	lsr.w	r2, r1, r2
 8000d7c:	eb43 0002 	adc.w	r0, r3, r2
 8000d80:	bf08      	it	eq
 8000d82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_fmul>:
 8000d88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d90:	bf1e      	ittt	ne
 8000d92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d96:	ea92 0f0c 	teqne	r2, ip
 8000d9a:	ea93 0f0c 	teqne	r3, ip
 8000d9e:	d06f      	beq.n	8000e80 <__aeabi_fmul+0xf8>
 8000da0:	441a      	add	r2, r3
 8000da2:	ea80 0c01 	eor.w	ip, r0, r1
 8000da6:	0240      	lsls	r0, r0, #9
 8000da8:	bf18      	it	ne
 8000daa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dae:	d01e      	beq.n	8000dee <__aeabi_fmul+0x66>
 8000db0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc8:	bf3e      	ittt	cc
 8000dca:	0049      	lslcc	r1, r1, #1
 8000dcc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dd0:	005b      	lslcc	r3, r3, #1
 8000dd2:	ea40 0001 	orr.w	r0, r0, r1
 8000dd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dda:	2afd      	cmp	r2, #253	; 0xfd
 8000ddc:	d81d      	bhi.n	8000e1a <__aeabi_fmul+0x92>
 8000dde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000de2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de6:	bf08      	it	eq
 8000de8:	f020 0001 	biceq.w	r0, r0, #1
 8000dec:	4770      	bx	lr
 8000dee:	f090 0f00 	teq	r0, #0
 8000df2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df6:	bf08      	it	eq
 8000df8:	0249      	lsleq	r1, r1, #9
 8000dfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e02:	3a7f      	subs	r2, #127	; 0x7f
 8000e04:	bfc2      	ittt	gt
 8000e06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0e:	4770      	bxgt	lr
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	3a01      	subs	r2, #1
 8000e1a:	dc5d      	bgt.n	8000ed8 <__aeabi_fmul+0x150>
 8000e1c:	f112 0f19 	cmn.w	r2, #25
 8000e20:	bfdc      	itt	le
 8000e22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e26:	4770      	bxle	lr
 8000e28:	f1c2 0200 	rsb	r2, r2, #0
 8000e2c:	0041      	lsls	r1, r0, #1
 8000e2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e32:	f1c2 0220 	rsb	r2, r2, #32
 8000e36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3e:	f140 0000 	adc.w	r0, r0, #0
 8000e42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e46:	bf08      	it	eq
 8000e48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e4c:	4770      	bx	lr
 8000e4e:	f092 0f00 	teq	r2, #0
 8000e52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e56:	bf02      	ittt	eq
 8000e58:	0040      	lsleq	r0, r0, #1
 8000e5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5e:	3a01      	subeq	r2, #1
 8000e60:	d0f9      	beq.n	8000e56 <__aeabi_fmul+0xce>
 8000e62:	ea40 000c 	orr.w	r0, r0, ip
 8000e66:	f093 0f00 	teq	r3, #0
 8000e6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6e:	bf02      	ittt	eq
 8000e70:	0049      	lsleq	r1, r1, #1
 8000e72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e76:	3b01      	subeq	r3, #1
 8000e78:	d0f9      	beq.n	8000e6e <__aeabi_fmul+0xe6>
 8000e7a:	ea41 010c 	orr.w	r1, r1, ip
 8000e7e:	e78f      	b.n	8000da0 <__aeabi_fmul+0x18>
 8000e80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e84:	ea92 0f0c 	teq	r2, ip
 8000e88:	bf18      	it	ne
 8000e8a:	ea93 0f0c 	teqne	r3, ip
 8000e8e:	d00a      	beq.n	8000ea6 <__aeabi_fmul+0x11e>
 8000e90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e94:	bf18      	it	ne
 8000e96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e9a:	d1d8      	bne.n	8000e4e <__aeabi_fmul+0xc6>
 8000e9c:	ea80 0001 	eor.w	r0, r0, r1
 8000ea0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea4:	4770      	bx	lr
 8000ea6:	f090 0f00 	teq	r0, #0
 8000eaa:	bf17      	itett	ne
 8000eac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eb0:	4608      	moveq	r0, r1
 8000eb2:	f091 0f00 	teqne	r1, #0
 8000eb6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eba:	d014      	beq.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ebc:	ea92 0f0c 	teq	r2, ip
 8000ec0:	d101      	bne.n	8000ec6 <__aeabi_fmul+0x13e>
 8000ec2:	0242      	lsls	r2, r0, #9
 8000ec4:	d10f      	bne.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ec6:	ea93 0f0c 	teq	r3, ip
 8000eca:	d103      	bne.n	8000ed4 <__aeabi_fmul+0x14c>
 8000ecc:	024b      	lsls	r3, r1, #9
 8000ece:	bf18      	it	ne
 8000ed0:	4608      	movne	r0, r1
 8000ed2:	d108      	bne.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ed4:	ea80 0001 	eor.w	r0, r0, r1
 8000ed8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000edc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bx	lr
 8000ee6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eee:	4770      	bx	lr

08000ef0 <__aeabi_fdiv>:
 8000ef0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef8:	bf1e      	ittt	ne
 8000efa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efe:	ea92 0f0c 	teqne	r2, ip
 8000f02:	ea93 0f0c 	teqne	r3, ip
 8000f06:	d069      	beq.n	8000fdc <__aeabi_fdiv+0xec>
 8000f08:	eba2 0203 	sub.w	r2, r2, r3
 8000f0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f10:	0249      	lsls	r1, r1, #9
 8000f12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f16:	d037      	beq.n	8000f88 <__aeabi_fdiv+0x98>
 8000f18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f28:	428b      	cmp	r3, r1
 8000f2a:	bf38      	it	cc
 8000f2c:	005b      	lslcc	r3, r3, #1
 8000f2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f36:	428b      	cmp	r3, r1
 8000f38:	bf24      	itt	cs
 8000f3a:	1a5b      	subcs	r3, r3, r1
 8000f3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f44:	bf24      	itt	cs
 8000f46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f52:	bf24      	itt	cs
 8000f54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f60:	bf24      	itt	cs
 8000f62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f6a:	011b      	lsls	r3, r3, #4
 8000f6c:	bf18      	it	ne
 8000f6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f72:	d1e0      	bne.n	8000f36 <__aeabi_fdiv+0x46>
 8000f74:	2afd      	cmp	r2, #253	; 0xfd
 8000f76:	f63f af50 	bhi.w	8000e1a <__aeabi_fmul+0x92>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f80:	bf08      	it	eq
 8000f82:	f020 0001 	biceq.w	r0, r0, #1
 8000f86:	4770      	bx	lr
 8000f88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f90:	327f      	adds	r2, #127	; 0x7f
 8000f92:	bfc2      	ittt	gt
 8000f94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f9c:	4770      	bxgt	lr
 8000f9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	3a01      	subs	r2, #1
 8000fa8:	e737      	b.n	8000e1a <__aeabi_fmul+0x92>
 8000faa:	f092 0f00 	teq	r2, #0
 8000fae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fb2:	bf02      	ittt	eq
 8000fb4:	0040      	lsleq	r0, r0, #1
 8000fb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fba:	3a01      	subeq	r2, #1
 8000fbc:	d0f9      	beq.n	8000fb2 <__aeabi_fdiv+0xc2>
 8000fbe:	ea40 000c 	orr.w	r0, r0, ip
 8000fc2:	f093 0f00 	teq	r3, #0
 8000fc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fca:	bf02      	ittt	eq
 8000fcc:	0049      	lsleq	r1, r1, #1
 8000fce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fd2:	3b01      	subeq	r3, #1
 8000fd4:	d0f9      	beq.n	8000fca <__aeabi_fdiv+0xda>
 8000fd6:	ea41 010c 	orr.w	r1, r1, ip
 8000fda:	e795      	b.n	8000f08 <__aeabi_fdiv+0x18>
 8000fdc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fe0:	ea92 0f0c 	teq	r2, ip
 8000fe4:	d108      	bne.n	8000ff8 <__aeabi_fdiv+0x108>
 8000fe6:	0242      	lsls	r2, r0, #9
 8000fe8:	f47f af7d 	bne.w	8000ee6 <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	f47f af70 	bne.w	8000ed4 <__aeabi_fmul+0x14c>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e776      	b.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ff8:	ea93 0f0c 	teq	r3, ip
 8000ffc:	d104      	bne.n	8001008 <__aeabi_fdiv+0x118>
 8000ffe:	024b      	lsls	r3, r1, #9
 8001000:	f43f af4c 	beq.w	8000e9c <__aeabi_fmul+0x114>
 8001004:	4608      	mov	r0, r1
 8001006:	e76e      	b.n	8000ee6 <__aeabi_fmul+0x15e>
 8001008:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800100c:	bf18      	it	ne
 800100e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001012:	d1ca      	bne.n	8000faa <__aeabi_fdiv+0xba>
 8001014:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001018:	f47f af5c 	bne.w	8000ed4 <__aeabi_fmul+0x14c>
 800101c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001020:	f47f af3c 	bne.w	8000e9c <__aeabi_fmul+0x114>
 8001024:	e75f      	b.n	8000ee6 <__aeabi_fmul+0x15e>
 8001026:	bf00      	nop

08001028 <__gesf2>:
 8001028:	f04f 3cff 	mov.w	ip, #4294967295
 800102c:	e006      	b.n	800103c <__cmpsf2+0x4>
 800102e:	bf00      	nop

08001030 <__lesf2>:
 8001030:	f04f 0c01 	mov.w	ip, #1
 8001034:	e002      	b.n	800103c <__cmpsf2+0x4>
 8001036:	bf00      	nop

08001038 <__cmpsf2>:
 8001038:	f04f 0c01 	mov.w	ip, #1
 800103c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001040:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001044:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	bf18      	it	ne
 800104e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001052:	d011      	beq.n	8001078 <__cmpsf2+0x40>
 8001054:	b001      	add	sp, #4
 8001056:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800105a:	bf18      	it	ne
 800105c:	ea90 0f01 	teqne	r0, r1
 8001060:	bf58      	it	pl
 8001062:	ebb2 0003 	subspl.w	r0, r2, r3
 8001066:	bf88      	it	hi
 8001068:	17c8      	asrhi	r0, r1, #31
 800106a:	bf38      	it	cc
 800106c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001070:	bf18      	it	ne
 8001072:	f040 0001 	orrne.w	r0, r0, #1
 8001076:	4770      	bx	lr
 8001078:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800107c:	d102      	bne.n	8001084 <__cmpsf2+0x4c>
 800107e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001082:	d105      	bne.n	8001090 <__cmpsf2+0x58>
 8001084:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001088:	d1e4      	bne.n	8001054 <__cmpsf2+0x1c>
 800108a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108e:	d0e1      	beq.n	8001054 <__cmpsf2+0x1c>
 8001090:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <__aeabi_cfrcmple>:
 8001098:	4684      	mov	ip, r0
 800109a:	4608      	mov	r0, r1
 800109c:	4661      	mov	r1, ip
 800109e:	e7ff      	b.n	80010a0 <__aeabi_cfcmpeq>

080010a0 <__aeabi_cfcmpeq>:
 80010a0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010a2:	f7ff ffc9 	bl	8001038 <__cmpsf2>
 80010a6:	2800      	cmp	r0, #0
 80010a8:	bf48      	it	mi
 80010aa:	f110 0f00 	cmnmi.w	r0, #0
 80010ae:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010b0 <__aeabi_fcmpeq>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff fff4 	bl	80010a0 <__aeabi_cfcmpeq>
 80010b8:	bf0c      	ite	eq
 80010ba:	2001      	moveq	r0, #1
 80010bc:	2000      	movne	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_fcmplt>:
 80010c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c8:	f7ff ffea 	bl	80010a0 <__aeabi_cfcmpeq>
 80010cc:	bf34      	ite	cc
 80010ce:	2001      	movcc	r0, #1
 80010d0:	2000      	movcs	r0, #0
 80010d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d6:	bf00      	nop

080010d8 <__aeabi_fcmple>:
 80010d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010dc:	f7ff ffe0 	bl	80010a0 <__aeabi_cfcmpeq>
 80010e0:	bf94      	ite	ls
 80010e2:	2001      	movls	r0, #1
 80010e4:	2000      	movhi	r0, #0
 80010e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ea:	bf00      	nop

080010ec <__aeabi_fcmpge>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff ffd2 	bl	8001098 <__aeabi_cfrcmple>
 80010f4:	bf94      	ite	ls
 80010f6:	2001      	movls	r0, #1
 80010f8:	2000      	movhi	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <__aeabi_fcmpgt>:
 8001100:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001104:	f7ff ffc8 	bl	8001098 <__aeabi_cfrcmple>
 8001108:	bf34      	ite	cc
 800110a:	2001      	movcc	r0, #1
 800110c:	2000      	movcs	r0, #0
 800110e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001112:	bf00      	nop

08001114 <__aeabi_f2uiz>:
 8001114:	0042      	lsls	r2, r0, #1
 8001116:	d20e      	bcs.n	8001136 <__aeabi_f2uiz+0x22>
 8001118:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800111c:	d30b      	bcc.n	8001136 <__aeabi_f2uiz+0x22>
 800111e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001122:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001126:	d409      	bmi.n	800113c <__aeabi_f2uiz+0x28>
 8001128:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800112c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	4770      	bx	lr
 8001136:	f04f 0000 	mov.w	r0, #0
 800113a:	4770      	bx	lr
 800113c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001140:	d101      	bne.n	8001146 <__aeabi_f2uiz+0x32>
 8001142:	0242      	lsls	r2, r0, #9
 8001144:	d102      	bne.n	800114c <__aeabi_f2uiz+0x38>
 8001146:	f04f 30ff 	mov.w	r0, #4294967295
 800114a:	4770      	bx	lr
 800114c:	f04f 0000 	mov.w	r0, #0
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop

08001154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b510      	push	{r4, lr}
 8001156:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001158:	f001 faca 	bl	80026f0 <HAL_RCC_GetHCLKFreq>
 800115c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001160:	fbb0 f0f3 	udiv	r0, r0, r3
 8001164:	f000 fb00 	bl	8001768 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001168:	2200      	movs	r2, #0
 800116a:	4621      	mov	r1, r4
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f000 faba 	bl	80016e8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001174:	2000      	movs	r0, #0
 8001176:	bd10      	pop	{r4, pc}

08001178 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001178:	4a07      	ldr	r2, [pc, #28]	; (8001198 <HAL_Init+0x20>)
{
 800117a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800117c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800117e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001180:	f043 0310 	orr.w	r3, r3, #16
 8001184:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001186:	f000 fa9d 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800118a:	2000      	movs	r0, #0
 800118c:	f7ff ffe2 	bl	8001154 <HAL_InitTick>
  HAL_MspInit();
 8001190:	f003 fa2c 	bl	80045ec <HAL_MspInit>
}
 8001194:	2000      	movs	r0, #0
 8001196:	bd08      	pop	{r3, pc}
 8001198:	40022000 	.word	0x40022000

0800119c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800119c:	4a02      	ldr	r2, [pc, #8]	; (80011a8 <HAL_IncTick+0xc>)
 800119e:	6813      	ldr	r3, [r2, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	2000008c 	.word	0x2000008c

080011ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011ac:	4b01      	ldr	r3, [pc, #4]	; (80011b4 <HAL_GetTick+0x8>)
 80011ae:	6818      	ldr	r0, [r3, #0]
}
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	2000008c 	.word	0x2000008c

080011b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80011b8:	b513      	push	{r0, r1, r4, lr}
 80011ba:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80011bc:	f7ff fff6 	bl	80011ac <HAL_GetTick>
 80011c0:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80011c2:	f7ff fff3 	bl	80011ac <HAL_GetTick>
 80011c6:	9b01      	ldr	r3, [sp, #4]
 80011c8:	1b00      	subs	r0, r0, r4
 80011ca:	4298      	cmp	r0, r3
 80011cc:	d3f9      	bcc.n	80011c2 <HAL_Delay+0xa>
  {
  }
}
 80011ce:	b002      	add	sp, #8
 80011d0:	bd10      	pop	{r4, pc}

080011d2 <HAL_ADC_ConvCpltCallback>:
 80011d2:	4770      	bx	lr

080011d4 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80011d6:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011da:	f012 0f50 	tst.w	r2, #80	; 0x50
 80011de:	d11b      	bne.n	8001218 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011e6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	6892      	ldr	r2, [r2, #8]
 80011ec:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80011f0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80011f4:	d10c      	bne.n	8001210 <ADC_DMAConvCplt+0x3c>
 80011f6:	68da      	ldr	r2, [r3, #12]
 80011f8:	b952      	cbnz	r2, 8001210 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001200:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001204:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001206:	bf5e      	ittt	pl
 8001208:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 800120a:	f042 0201 	orrpl.w	r2, r2, #1
 800120e:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ffde 	bl	80011d2 <HAL_ADC_ConvCpltCallback>
 8001216:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001218:	6a1b      	ldr	r3, [r3, #32]
  }
}
 800121a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800121e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001220:	4718      	bx	r3

08001222 <HAL_ADC_ConvHalfCpltCallback>:
 8001222:	4770      	bx	lr

08001224 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001224:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001226:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001228:	f7ff fffb 	bl	8001222 <HAL_ADC_ConvHalfCpltCallback>
 800122c:	bd08      	pop	{r3, pc}

0800122e <HAL_ADC_ErrorCallback>:
{
 800122e:	4770      	bx	lr

08001230 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001230:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8001232:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001234:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800123a:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800123c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800123e:	f043 0304 	orr.w	r3, r3, #4
 8001242:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8001244:	f7ff fff3 	bl	800122e <HAL_ADC_ErrorCallback>
 8001248:	bd08      	pop	{r3, pc}
	...

0800124c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0;
 800124c:	2300      	movs	r3, #0
{ 
 800124e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8001250:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001252:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001256:	2b01      	cmp	r3, #1
 8001258:	f000 80af 	beq.w	80013ba <HAL_ADC_ConfigChannel+0x16e>
 800125c:	2301      	movs	r3, #1
 800125e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7)
 8001262:	684b      	ldr	r3, [r1, #4]
 8001264:	6804      	ldr	r4, [r0, #0]
 8001266:	2b06      	cmp	r3, #6
 8001268:	680d      	ldr	r5, [r1, #0]
 800126a:	d83f      	bhi.n	80012ec <HAL_ADC_ConfigChannel+0xa0>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800126c:	6b66      	ldr	r6, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126e:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8001272:	fa92 f7a2 	rbit	r7, r2
 8001276:	fab7 f787 	clz	r7, r7
 800127a:	3b01      	subs	r3, #1
 800127c:	fa92 f2a2 	rbit	r2, r2
 8001280:	fab2 f282 	clz	r2, r2
 8001284:	f04f 0e1f 	mov.w	lr, #31
 8001288:	435f      	muls	r7, r3
 800128a:	4353      	muls	r3, r2
 800128c:	fa0e f707 	lsl.w	r7, lr, r7
 8001290:	ea26 0607 	bic.w	r6, r6, r7
 8001294:	fa05 f303 	lsl.w	r3, r5, r3
 8001298:	4333      	orrs	r3, r6
 800129a:	6363      	str	r3, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800129c:	2d09      	cmp	r5, #9
 800129e:	f04f 0338 	mov.w	r3, #56	; 0x38
 80012a2:	688f      	ldr	r7, [r1, #8]
 80012a4:	d954      	bls.n	8001350 <HAL_ADC_ConfigChannel+0x104>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80012a6:	68e6      	ldr	r6, [r4, #12]
 80012a8:	fa93 fea3 	rbit	lr, r3
 80012ac:	fabe fe8e 	clz	lr, lr
 80012b0:	f1a5 010a 	sub.w	r1, r5, #10
 80012b4:	fa93 f3a3 	rbit	r3, r3
 80012b8:	fab3 f283 	clz	r2, r3
 80012bc:	fb01 f30e 	mul.w	r3, r1, lr
 80012c0:	f04f 0e07 	mov.w	lr, #7
 80012c4:	434a      	muls	r2, r1
 80012c6:	fa0e f303 	lsl.w	r3, lr, r3
 80012ca:	ea26 0303 	bic.w	r3, r6, r3
 80012ce:	fa07 f202 	lsl.w	r2, r7, r2
 80012d2:	431a      	orrs	r2, r3
 80012d4:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012d6:	f1a5 0310 	sub.w	r3, r5, #16
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d94d      	bls.n	800137a <HAL_ADC_ConfigChannel+0x12e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012de:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	b003      	add	sp, #12
 80012ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if (sConfig->Rank < 13)
 80012ec:	2b0c      	cmp	r3, #12
 80012ee:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80012f2:	d816      	bhi.n	8001322 <HAL_ADC_ConfigChannel+0xd6>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80012f4:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80012f6:	fa92 f7a2 	rbit	r7, r2
 80012fa:	fab7 f787 	clz	r7, r7
 80012fe:	3b07      	subs	r3, #7
 8001300:	fa92 f2a2 	rbit	r2, r2
 8001304:	fab2 f282 	clz	r2, r2
 8001308:	f04f 0e1f 	mov.w	lr, #31
 800130c:	435f      	muls	r7, r3
 800130e:	435a      	muls	r2, r3
 8001310:	fa0e f707 	lsl.w	r7, lr, r7
 8001314:	ea26 0607 	bic.w	r6, r6, r7
 8001318:	fa05 f202 	lsl.w	r2, r5, r2
 800131c:	4332      	orrs	r2, r6
 800131e:	6322      	str	r2, [r4, #48]	; 0x30
 8001320:	e7bc      	b.n	800129c <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001322:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001324:	fa92 f7a2 	rbit	r7, r2
 8001328:	fab7 f787 	clz	r7, r7
 800132c:	3b0d      	subs	r3, #13
 800132e:	fa92 f2a2 	rbit	r2, r2
 8001332:	fab2 f282 	clz	r2, r2
 8001336:	f04f 0e1f 	mov.w	lr, #31
 800133a:	435f      	muls	r7, r3
 800133c:	4353      	muls	r3, r2
 800133e:	fa0e f707 	lsl.w	r7, lr, r7
 8001342:	ea26 0607 	bic.w	r6, r6, r7
 8001346:	fa05 f303 	lsl.w	r3, r5, r3
 800134a:	4333      	orrs	r3, r6
 800134c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800134e:	e7a5      	b.n	800129c <HAL_ADC_ConfigChannel+0x50>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001350:	6926      	ldr	r6, [r4, #16]
 8001352:	fa93 f2a3 	rbit	r2, r3
 8001356:	fab2 f282 	clz	r2, r2
 800135a:	fa93 f3a3 	rbit	r3, r3
 800135e:	fab3 f383 	clz	r3, r3
 8001362:	2107      	movs	r1, #7
 8001364:	436a      	muls	r2, r5
 8001366:	436b      	muls	r3, r5
 8001368:	fa01 f202 	lsl.w	r2, r1, r2
 800136c:	ea26 0602 	bic.w	r6, r6, r2
 8001370:	fa07 f303 	lsl.w	r3, r7, r3
 8001374:	4333      	orrs	r3, r6
 8001376:	6123      	str	r3, [r4, #16]
 8001378:	e7ad      	b.n	80012d6 <HAL_ADC_ConfigChannel+0x8a>
    if (hadc->Instance == ADC1)
 800137a:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <HAL_ADC_ConfigChannel+0x174>)
 800137c:	429c      	cmp	r4, r3
 800137e:	d116      	bne.n	80013ae <HAL_ADC_ConfigChannel+0x162>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001380:	68a3      	ldr	r3, [r4, #8]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	d4ab      	bmi.n	80012de <HAL_ADC_ConfigChannel+0x92>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001386:	68a3      	ldr	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001388:	2d10      	cmp	r5, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800138a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800138e:	60a3      	str	r3, [r4, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001390:	d1a5      	bne.n	80012de <HAL_ADC_ConfigChannel+0x92>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_ADC_ConfigChannel+0x178>)
 8001394:	4a0c      	ldr	r2, [pc, #48]	; (80013c8 <HAL_ADC_ConfigChannel+0x17c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	fbb3 f2f2 	udiv	r2, r3, r2
 800139c:	230a      	movs	r3, #10
 800139e:	4353      	muls	r3, r2
            wait_loop_index--;
 80013a0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 80013a2:	9b01      	ldr	r3, [sp, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d09a      	beq.n	80012de <HAL_ADC_ConfigChannel+0x92>
            wait_loop_index--;
 80013a8:	9b01      	ldr	r3, [sp, #4]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	e7f8      	b.n	80013a0 <HAL_ADC_ConfigChannel+0x154>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013ae:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80013b0:	f043 0320 	orr.w	r3, r3, #32
 80013b4:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e792      	b.n	80012e0 <HAL_ADC_ConfigChannel+0x94>
  __HAL_LOCK(hadc);
 80013ba:	2302      	movs	r3, #2
 80013bc:	e793      	b.n	80012e6 <HAL_ADC_ConfigChannel+0x9a>
 80013be:	bf00      	nop
 80013c0:	40012400 	.word	0x40012400
 80013c4:	20000008 	.word	0x20000008
 80013c8:	000f4240 	.word	0x000f4240

080013cc <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0;
 80013cc:	2300      	movs	r3, #0
{
 80013ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 80013d0:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013d2:	6803      	ldr	r3, [r0, #0]
{
 80013d4:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013d6:	689a      	ldr	r2, [r3, #8]
 80013d8:	07d2      	lsls	r2, r2, #31
 80013da:	d502      	bpl.n	80013e2 <ADC_Enable+0x16>
  return HAL_OK;
 80013dc:	2000      	movs	r0, #0
}
 80013de:	b002      	add	sp, #8
 80013e0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80013e2:	689a      	ldr	r2, [r3, #8]
 80013e4:	f042 0201 	orr.w	r2, r2, #1
 80013e8:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80013ea:	4b12      	ldr	r3, [pc, #72]	; (8001434 <ADC_Enable+0x68>)
 80013ec:	4a12      	ldr	r2, [pc, #72]	; (8001438 <ADC_Enable+0x6c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80013f4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 80013f6:	9b01      	ldr	r3, [sp, #4]
 80013f8:	b9c3      	cbnz	r3, 800142c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80013fa:	f7ff fed7 	bl	80011ac <HAL_GetTick>
 80013fe:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001400:	6823      	ldr	r3, [r4, #0]
 8001402:	689d      	ldr	r5, [r3, #8]
 8001404:	f015 0501 	ands.w	r5, r5, #1
 8001408:	d1e8      	bne.n	80013dc <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800140a:	f7ff fecf 	bl	80011ac <HAL_GetTick>
 800140e:	1b80      	subs	r0, r0, r6
 8001410:	2802      	cmp	r0, #2
 8001412:	d9f5      	bls.n	8001400 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001414:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8001416:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800141a:	f043 0310 	orr.w	r3, r3, #16
 800141e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001420:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001422:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	62e3      	str	r3, [r4, #44]	; 0x2c
 800142a:	e7d8      	b.n	80013de <ADC_Enable+0x12>
      wait_loop_index--;
 800142c:	9b01      	ldr	r3, [sp, #4]
 800142e:	3b01      	subs	r3, #1
 8001430:	e7e0      	b.n	80013f4 <ADC_Enable+0x28>
 8001432:	bf00      	nop
 8001434:	20000008 	.word	0x20000008
 8001438:	000f4240 	.word	0x000f4240

0800143c <HAL_ADC_Start_DMA>:
{
 800143c:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8001440:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001442:	4b40      	ldr	r3, [pc, #256]	; (8001544 <HAL_ADC_Start_DMA+0x108>)
 8001444:	6802      	ldr	r2, [r0, #0]
{
 8001446:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001448:	429a      	cmp	r2, r3
{
 800144a:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800144c:	d002      	beq.n	8001454 <HAL_ADC_Start_DMA+0x18>
 800144e:	493e      	ldr	r1, [pc, #248]	; (8001548 <HAL_ADC_Start_DMA+0x10c>)
 8001450:	428a      	cmp	r2, r1
 8001452:	d103      	bne.n	800145c <HAL_ADC_Start_DMA+0x20>
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800145a:	d16e      	bne.n	800153a <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 800145c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001460:	2b01      	cmp	r3, #1
 8001462:	d06c      	beq.n	800153e <HAL_ADC_Start_DMA+0x102>
 8001464:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8001466:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8001468:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 800146c:	f7ff ffae 	bl	80013cc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001470:	4606      	mov	r6, r0
 8001472:	2800      	cmp	r0, #0
 8001474:	d15d      	bne.n	8001532 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8001476:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001478:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800147a:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800147e:	4b32      	ldr	r3, [pc, #200]	; (8001548 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8001480:	f020 0001 	bic.w	r0, r0, #1
 8001484:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001488:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 800148a:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800148c:	d104      	bne.n	8001498 <HAL_ADC_Start_DMA+0x5c>
 800148e:	4a2d      	ldr	r2, [pc, #180]	; (8001544 <HAL_ADC_Start_DMA+0x108>)
 8001490:	6853      	ldr	r3, [r2, #4]
 8001492:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001496:	d13e      	bne.n	8001516 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001498:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800149a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800149e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014a0:	684b      	ldr	r3, [r1, #4]
 80014a2:	055a      	lsls	r2, r3, #21
 80014a4:	d505      	bpl.n	80014b2 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014b0:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014b4:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014ba:	bf18      	it	ne
 80014bc:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014be:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014c0:	bf18      	it	ne
 80014c2:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80014c6:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80014c8:	2300      	movs	r3, #0
 80014ca:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014ce:	4b1f      	ldr	r3, [pc, #124]	; (800154c <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014d0:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014d2:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014d4:	4b1e      	ldr	r3, [pc, #120]	; (8001550 <HAL_ADC_Start_DMA+0x114>)
 80014d6:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014d8:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <HAL_ADC_Start_DMA+0x118>)
 80014da:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014dc:	f06f 0302 	mvn.w	r3, #2
 80014e0:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014e4:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80014e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ec:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014f0:	4643      	mov	r3, r8
 80014f2:	f000 f985 	bl	8001800 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80014f6:	6823      	ldr	r3, [r4, #0]
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80014fe:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	bf0c      	ite	eq
 8001506:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800150a:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 800150e:	609a      	str	r2, [r3, #8]
}
 8001510:	4630      	mov	r0, r6
 8001512:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001516:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001518:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800151c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800151e:	6853      	ldr	r3, [r2, #4]
 8001520:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001522:	bf41      	itttt	mi
 8001524:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8001526:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800152a:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 800152e:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8001530:	e7bf      	b.n	80014b2 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8001532:	2300      	movs	r3, #0
 8001534:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001538:	e7ea      	b.n	8001510 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 800153a:	2601      	movs	r6, #1
 800153c:	e7e8      	b.n	8001510 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 800153e:	2602      	movs	r6, #2
 8001540:	e7e6      	b.n	8001510 <HAL_ADC_Start_DMA+0xd4>
 8001542:	bf00      	nop
 8001544:	40012400 	.word	0x40012400
 8001548:	40012800 	.word	0x40012800
 800154c:	080011d5 	.word	0x080011d5
 8001550:	08001225 	.word	0x08001225
 8001554:	08001231 	.word	0x08001231

08001558 <ADC_ConversionStop_Disable>:
{
 8001558:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 800155a:	6803      	ldr	r3, [r0, #0]
{
 800155c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	07d2      	lsls	r2, r2, #31
 8001562:	d401      	bmi.n	8001568 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001564:	2000      	movs	r0, #0
 8001566:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	f022 0201 	bic.w	r2, r2, #1
 800156e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001570:	f7ff fe1c 	bl	80011ac <HAL_GetTick>
 8001574:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001576:	6823      	ldr	r3, [r4, #0]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	07db      	lsls	r3, r3, #31
 800157c:	d5f2      	bpl.n	8001564 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800157e:	f7ff fe15 	bl	80011ac <HAL_GetTick>
 8001582:	1b40      	subs	r0, r0, r5
 8001584:	2802      	cmp	r0, #2
 8001586:	d9f6      	bls.n	8001576 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001588:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800158a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800158c:	f043 0310 	orr.w	r3, r3, #16
 8001590:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001592:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	62e3      	str	r3, [r4, #44]	; 0x2c
 800159a:	bd38      	pop	{r3, r4, r5, pc}

0800159c <HAL_ADC_Init>:
{
 800159c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800159e:	4604      	mov	r4, r0
 80015a0:	2800      	cmp	r0, #0
 80015a2:	f000 8085 	beq.w	80016b0 <HAL_ADC_Init+0x114>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80015a8:	b923      	cbnz	r3, 80015b4 <HAL_ADC_Init+0x18>
    ADC_CLEAR_ERRORCODE(hadc);
 80015aa:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80015ac:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80015b0:	f003 f862 	bl	8004678 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015b4:	4620      	mov	r0, r4
 80015b6:	f7ff ffcf 	bl	8001558 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015bc:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80015c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015c2:	d177      	bne.n	80016b4 <HAL_ADC_Init+0x118>
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d175      	bne.n	80016b4 <HAL_ADC_Init+0x118>
    ADC_STATE_CLR_SET(hadc->State,
 80015c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015cc:	f023 0302 	bic.w	r3, r3, #2
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80015d6:	68e6      	ldr	r6, [r4, #12]
 80015d8:	2302      	movs	r3, #2
 80015da:	fa93 f3a3 	rbit	r3, r3
 80015de:	fab3 f383 	clz	r3, r3
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80015e2:	6862      	ldr	r2, [r4, #4]
 80015e4:	69e1      	ldr	r1, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015e6:	68a5      	ldr	r5, [r4, #8]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80015e8:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80015ea:	fa06 f303 	lsl.w	r3, r6, r3
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015ee:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80015f2:	ea42 0203 	orr.w	r2, r2, r3
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80015f6:	d044      	beq.n	8001682 <HAL_ADC_Init+0xe6>
 80015f8:	2d01      	cmp	r5, #1
 80015fa:	bf14      	ite	ne
 80015fc:	4601      	movne	r1, r0
 80015fe:	f44f 7180 	moveq.w	r1, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001602:	6963      	ldr	r3, [r4, #20]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d10d      	bne.n	8001624 <HAL_ADC_Init+0x88>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001608:	2e00      	cmp	r6, #0
 800160a:	d13c      	bne.n	8001686 <HAL_ADC_Init+0xea>
 800160c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001610:	fa93 f3a3 	rbit	r3, r3
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001614:	fab3 f683 	clz	r6, r3
 8001618:	69a3      	ldr	r3, [r4, #24]
 800161a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800161e:	3b01      	subs	r3, #1
 8001620:	40b3      	lsls	r3, r6
 8001622:	4319      	orrs	r1, r3
      MODIFY_REG(hadc->Instance->CR1,
 8001624:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001626:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800162a:	685e      	ldr	r6, [r3, #4]
 800162c:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 8001630:	ea41 0106 	orr.w	r1, r1, r6
 8001634:	6059      	str	r1, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001636:	689e      	ldr	r6, [r3, #8]
 8001638:	4920      	ldr	r1, [pc, #128]	; (80016bc <HAL_ADC_Init+0x120>)
 800163a:	ea01 0106 	and.w	r1, r1, r6
 800163e:	ea41 0102 	orr.w	r1, r1, r2
 8001642:	6099      	str	r1, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001644:	d001      	beq.n	800164a <HAL_ADC_Init+0xae>
 8001646:	2d01      	cmp	r5, #1
 8001648:	d126      	bne.n	8001698 <HAL_ADC_Init+0xfc>
 800164a:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 800164e:	fa91 f1a1 	rbit	r1, r1
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001652:	fab1 f581 	clz	r5, r1
 8001656:	6921      	ldr	r1, [r4, #16]
 8001658:	3901      	subs	r1, #1
 800165a:	40a9      	lsls	r1, r5
    MODIFY_REG(hadc->Instance->SQR1,
 800165c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800165e:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8001662:	4329      	orrs	r1, r5
 8001664:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001666:	6899      	ldr	r1, [r3, #8]
 8001668:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <HAL_ADC_Init+0x124>)
 800166a:	400b      	ands	r3, r1
 800166c:	429a      	cmp	r2, r3
 800166e:	d115      	bne.n	800169c <HAL_ADC_Init+0x100>
      ADC_CLEAR_ERRORCODE(hadc);
 8001670:	2300      	movs	r3, #0
 8001672:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001674:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001676:	f023 0303 	bic.w	r3, r3, #3
 800167a:	f043 0301 	orr.w	r3, r3, #1
 800167e:	62a3      	str	r3, [r4, #40]	; 0x28
 8001680:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001682:	4629      	mov	r1, r5
 8001684:	e7bd      	b.n	8001602 <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001686:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001688:	f043 0320 	orr.w	r3, r3, #32
 800168c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800168e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001696:	e7c5      	b.n	8001624 <HAL_ADC_Init+0x88>
  uint32_t tmp_sqr1 = 0;
 8001698:	2100      	movs	r1, #0
 800169a:	e7df      	b.n	800165c <HAL_ADC_Init+0xc0>
      ADC_STATE_CLR_SET(hadc->State,
 800169c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800169e:	f023 0312 	bic.w	r3, r3, #18
 80016a2:	f043 0310 	orr.w	r3, r3, #16
 80016a6:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016aa:	f043 0301 	orr.w	r3, r3, #1
 80016ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 80016b0:	2001      	movs	r0, #1
}
 80016b2:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b4:	f043 0310 	orr.w	r3, r3, #16
 80016b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80016ba:	e7f9      	b.n	80016b0 <HAL_ADC_Init+0x114>
 80016bc:	ffe1f7fd 	.word	0xffe1f7fd
 80016c0:	ff1f0efe 	.word	0xff1f0efe

080016c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c4:	4a07      	ldr	r2, [pc, #28]	; (80016e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016c6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016ca:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80016d2:	041b      	lsls	r3, r3, #16
 80016d4:	0c1b      	lsrs	r3, r3, #16
 80016d6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80016de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80016e0:	60d3      	str	r3, [r2, #12]
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e8:	4b17      	ldr	r3, [pc, #92]	; (8001748 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ea:	b530      	push	{r4, r5, lr}
 80016ec:	68dc      	ldr	r4, [r3, #12]
 80016ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	bf28      	it	cs
 80016fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001704:	bf98      	it	ls
 8001706:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001708:	fa05 f303 	lsl.w	r3, r5, r3
 800170c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001710:	bf88      	it	hi
 8001712:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	4019      	ands	r1, r3
 8001716:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001718:	fa05 f404 	lsl.w	r4, r5, r4
 800171c:	3c01      	subs	r4, #1
 800171e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001720:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001722:	ea42 0201 	orr.w	r2, r2, r1
 8001726:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	bfaf      	iteee	ge
 800172c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001730:	4b06      	ldrlt	r3, [pc, #24]	; (800174c <HAL_NVIC_SetPriority+0x64>)
 8001732:	f000 000f 	andlt.w	r0, r0, #15
 8001736:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001738:	bfa5      	ittet	ge
 800173a:	b2d2      	uxtbge	r2, r2
 800173c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001740:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001742:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001746:	bd30      	pop	{r4, r5, pc}
 8001748:	e000ed00 	.word	0xe000ed00
 800174c:	e000ed14 	.word	0xe000ed14

08001750 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001750:	2301      	movs	r3, #1
 8001752:	0942      	lsrs	r2, r0, #5
 8001754:	f000 001f 	and.w	r0, r0, #31
 8001758:	fa03 f000 	lsl.w	r0, r3, r0
 800175c:	4b01      	ldr	r3, [pc, #4]	; (8001764 <HAL_NVIC_EnableIRQ+0x14>)
 800175e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001762:	4770      	bx	lr
 8001764:	e000e100 	.word	0xe000e100

08001768 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001768:	3801      	subs	r0, #1
 800176a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800176e:	d20a      	bcs.n	8001786 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001770:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001772:	4b06      	ldr	r3, [pc, #24]	; (800178c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001774:	4a06      	ldr	r2, [pc, #24]	; (8001790 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001776:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001778:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800177c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001780:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001786:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001794:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001796:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	bf0c      	ite	eq
 800179c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80017a0:	f022 0204 	bicne.w	r2, r2, #4
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	4770      	bx	lr
 80017a8:	e000e010 	.word	0xe000e010

080017ac <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80017ac:	4770      	bx	lr

080017ae <HAL_SYSTICK_IRQHandler>:
{
 80017ae:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80017b0:	f7ff fffc 	bl	80017ac <HAL_SYSTICK_Callback>
 80017b4:	bd08      	pop	{r3, pc}

080017b6 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80017b6:	b510      	push	{r4, lr}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80017b8:	b300      	cbz	r0, 80017fc <HAL_DMA_Init+0x46>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 80017ba:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80017be:	b90b      	cbnz	r3, 80017c4 <HAL_DMA_Init+0xe>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 80017c0:	f880 3020 	strb.w	r3, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017c4:	6884      	ldr	r4, [r0, #8]
 80017c6:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 80017c8:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 80017ca:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017cc:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 80017ce:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d0:	4323      	orrs	r3, r4
 80017d2:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017d4:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017da:	6944      	ldr	r4, [r0, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017dc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017e0:	4323      	orrs	r3, r4
 80017e2:	6984      	ldr	r4, [r0, #24]
 80017e4:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80017e6:	69c4      	ldr	r4, [r0, #28]
 80017e8:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80017ea:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80017ec:	600b      	str	r3, [r1, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017ee:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f0:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80017f2:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f6:	6343      	str	r3, [r0, #52]	; 0x34
  
  return HAL_OK;
 80017f8:	4618      	mov	r0, r3
 80017fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017fc:	2001      	movs	r0, #1
}
 80017fe:	bd10      	pop	{r4, pc}

08001800 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001800:	b530      	push	{r4, r5, lr}
  /* Process locked */
  __HAL_LOCK(hdma);
 8001802:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001806:	2c01      	cmp	r4, #1
 8001808:	f04f 0402 	mov.w	r4, #2
 800180c:	d023      	beq.n	8001856 <HAL_DMA_Start_IT+0x56>
 800180e:	2501      	movs	r5, #1

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001810:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001814:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hdma);
 8001816:	f880 5020 	strb.w	r5, [r0, #32]
  __HAL_DMA_DISABLE(hdma);
 800181a:	6825      	ldr	r5, [r4, #0]
 800181c:	f025 0501 	bic.w	r5, r5, #1
 8001820:	6025      	str	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001822:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001824:	6843      	ldr	r3, [r0, #4]
  return HAL_OK;
 8001826:	2000      	movs	r0, #0
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001828:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800182a:	bf0b      	itete	eq
 800182c:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800182e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001830:	60e1      	streq	r1, [r4, #12]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001832:	60e2      	strne	r2, [r4, #12]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8001834:	6823      	ldr	r3, [r4, #0]
 8001836:	f043 0302 	orr.w	r3, r3, #2
 800183a:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 800183c:	6823      	ldr	r3, [r4, #0]
 800183e:	f043 0304 	orr.w	r3, r3, #4
 8001842:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8001844:	6823      	ldr	r3, [r4, #0]
 8001846:	f043 0308 	orr.w	r3, r3, #8
 800184a:	6023      	str	r3, [r4, #0]
  __HAL_DMA_ENABLE(hdma);
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8001854:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hdma);
 8001856:	4620      	mov	r0, r4
} 
 8001858:	bd30      	pop	{r4, r5, pc}
	...

0800185c <HAL_DMA_IRQHandler>:
{
 800185c:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 800185e:	6803      	ldr	r3, [r0, #0]
 8001860:	4dc3      	ldr	r5, [pc, #780]	; (8001b70 <HAL_DMA_IRQHandler+0x314>)
{
 8001862:	4604      	mov	r4, r0
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001864:	42ab      	cmp	r3, r5
 8001866:	f240 80e3 	bls.w	8001a30 <HAL_DMA_IRQHandler+0x1d4>
 800186a:	4ac2      	ldr	r2, [pc, #776]	; (8001b74 <HAL_DMA_IRQHandler+0x318>)
 800186c:	6811      	ldr	r1, [r2, #0]
 800186e:	3208      	adds	r2, #8
 8001870:	4293      	cmp	r3, r2
 8001872:	f000 80d6 	beq.w	8001a22 <HAL_DMA_IRQHandler+0x1c6>
 8001876:	3214      	adds	r2, #20
 8001878:	4293      	cmp	r3, r2
 800187a:	f000 80d4 	beq.w	8001a26 <HAL_DMA_IRQHandler+0x1ca>
 800187e:	3214      	adds	r2, #20
 8001880:	4293      	cmp	r3, r2
 8001882:	f000 80d2 	beq.w	8001a2a <HAL_DMA_IRQHandler+0x1ce>
 8001886:	3214      	adds	r2, #20
 8001888:	4293      	cmp	r3, r2
 800188a:	bf14      	ite	ne
 800188c:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 8001890:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
 8001894:	420a      	tst	r2, r1
 8001896:	d030      	beq.n	80018fa <HAL_DMA_IRQHandler+0x9e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	0712      	lsls	r2, r2, #28
 800189c:	d529      	bpl.n	80018f2 <HAL_DMA_IRQHandler+0x96>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800189e:	681a      	ldr	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80018a0:	42ab      	cmp	r3, r5
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 80018a2:	f022 0208 	bic.w	r2, r2, #8
 80018a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80018a8:	f240 813b 	bls.w	8001b22 <HAL_DMA_IRQHandler+0x2c6>
 80018ac:	4ab2      	ldr	r2, [pc, #712]	; (8001b78 <HAL_DMA_IRQHandler+0x31c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	f000 8130 	beq.w	8001b14 <HAL_DMA_IRQHandler+0x2b8>
 80018b4:	3214      	adds	r2, #20
 80018b6:	4293      	cmp	r3, r2
 80018b8:	f000 812e 	beq.w	8001b18 <HAL_DMA_IRQHandler+0x2bc>
 80018bc:	3214      	adds	r2, #20
 80018be:	4293      	cmp	r3, r2
 80018c0:	f000 812c 	beq.w	8001b1c <HAL_DMA_IRQHandler+0x2c0>
 80018c4:	3214      	adds	r2, #20
 80018c6:	4293      	cmp	r3, r2
 80018c8:	bf0c      	ite	eq
 80018ca:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
 80018ce:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 80018d2:	4aa8      	ldr	r2, [pc, #672]	; (8001b74 <HAL_DMA_IRQHandler+0x318>)
 80018d4:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 80018d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6363      	str	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_ERROR;
 80018de:	2304      	movs	r3, #4
 80018e0:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma); 
 80018e4:	2300      	movs	r3, #0
 80018e6:	f884 3020 	strb.w	r3, [r4, #32]
      if (hdma->XferErrorCallback != NULL)
 80018ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80018ec:	b10b      	cbz	r3, 80018f2 <HAL_DMA_IRQHandler+0x96>
        hdma->XferErrorCallback(hdma);
 80018ee:	4620      	mov	r0, r4
 80018f0:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 80018f2:	6823      	ldr	r3, [r4, #0]
 80018f4:	42ab      	cmp	r3, r5
 80018f6:	f240 80b8 	bls.w	8001a6a <HAL_DMA_IRQHandler+0x20e>
 80018fa:	4a9e      	ldr	r2, [pc, #632]	; (8001b74 <HAL_DMA_IRQHandler+0x318>)
 80018fc:	6811      	ldr	r1, [r2, #0]
 80018fe:	3208      	adds	r2, #8
 8001900:	4293      	cmp	r3, r2
 8001902:	f000 8142 	beq.w	8001b8a <HAL_DMA_IRQHandler+0x32e>
 8001906:	3214      	adds	r2, #20
 8001908:	4293      	cmp	r3, r2
 800190a:	f000 8140 	beq.w	8001b8e <HAL_DMA_IRQHandler+0x332>
 800190e:	3214      	adds	r2, #20
 8001910:	4293      	cmp	r3, r2
 8001912:	f000 813e 	beq.w	8001b92 <HAL_DMA_IRQHandler+0x336>
 8001916:	3214      	adds	r2, #20
 8001918:	4293      	cmp	r3, r2
 800191a:	bf14      	ite	ne
 800191c:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 8001920:	f44f 4280 	moveq.w	r2, #16384	; 0x4000
 8001924:	420a      	tst	r2, r1
 8001926:	f000 81b9 	beq.w	8001c9c <HAL_DMA_IRQHandler+0x440>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	0756      	lsls	r6, r2, #29
 800192e:	d525      	bpl.n	800197c <HAL_DMA_IRQHandler+0x120>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	0690      	lsls	r0, r2, #26
 8001934:	d403      	bmi.n	800193e <HAL_DMA_IRQHandler+0xe2>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	f022 0204 	bic.w	r2, r2, #4
 800193c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800193e:	42ab      	cmp	r3, r5
 8001940:	f240 8141 	bls.w	8001bc6 <HAL_DMA_IRQHandler+0x36a>
 8001944:	4a8c      	ldr	r2, [pc, #560]	; (8001b78 <HAL_DMA_IRQHandler+0x31c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	f000 8136 	beq.w	8001bb8 <HAL_DMA_IRQHandler+0x35c>
 800194c:	3214      	adds	r2, #20
 800194e:	4293      	cmp	r3, r2
 8001950:	f000 8134 	beq.w	8001bbc <HAL_DMA_IRQHandler+0x360>
 8001954:	3214      	adds	r2, #20
 8001956:	4293      	cmp	r3, r2
 8001958:	f000 8132 	beq.w	8001bc0 <HAL_DMA_IRQHandler+0x364>
 800195c:	3214      	adds	r2, #20
 800195e:	4293      	cmp	r3, r2
 8001960:	bf14      	ite	ne
 8001962:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001966:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 800196a:	4a82      	ldr	r2, [pc, #520]	; (8001b74 <HAL_DMA_IRQHandler+0x318>)
 800196c:	6053      	str	r3, [r2, #4]
      hdma->State = HAL_DMA_STATE_READY_HALF;
 800196e:	2311      	movs	r3, #17
 8001970:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      if(hdma->XferHalfCpltCallback != NULL)
 8001974:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001976:	b10b      	cbz	r3, 800197c <HAL_DMA_IRQHandler+0x120>
        hdma->XferHalfCpltCallback(hdma);
 8001978:	4620      	mov	r0, r4
 800197a:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 800197c:	6823      	ldr	r3, [r4, #0]
 800197e:	42ab      	cmp	r3, r5
 8001980:	f240 8097 	bls.w	8001ab2 <HAL_DMA_IRQHandler+0x256>
 8001984:	4a7b      	ldr	r2, [pc, #492]	; (8001b74 <HAL_DMA_IRQHandler+0x318>)
 8001986:	6811      	ldr	r1, [r2, #0]
 8001988:	3208      	adds	r2, #8
 800198a:	4293      	cmp	r3, r2
 800198c:	f000 8145 	beq.w	8001c1a <HAL_DMA_IRQHandler+0x3be>
 8001990:	3214      	adds	r2, #20
 8001992:	4293      	cmp	r3, r2
 8001994:	f000 8143 	beq.w	8001c1e <HAL_DMA_IRQHandler+0x3c2>
 8001998:	3214      	adds	r2, #20
 800199a:	4293      	cmp	r3, r2
 800199c:	f000 8141 	beq.w	8001c22 <HAL_DMA_IRQHandler+0x3c6>
 80019a0:	3214      	adds	r2, #20
 80019a2:	4293      	cmp	r3, r2
 80019a4:	bf14      	ite	ne
 80019a6:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 80019aa:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 80019ae:	420a      	tst	r2, r1
 80019b0:	bf14      	ite	ne
 80019b2:	2201      	movne	r2, #1
 80019b4:	2200      	moveq	r2, #0
 80019b6:	2a00      	cmp	r2, #0
 80019b8:	f000 8172 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x444>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	0791      	lsls	r1, r2, #30
 80019c0:	f140 816e 	bpl.w	8001ca0 <HAL_DMA_IRQHandler+0x444>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	0692      	lsls	r2, r2, #26
 80019c8:	d403      	bmi.n	80019d2 <HAL_DMA_IRQHandler+0x176>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	f022 0202 	bic.w	r2, r2, #2
 80019d0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80019d2:	42ab      	cmp	r3, r5
 80019d4:	f240 8138 	bls.w	8001c48 <HAL_DMA_IRQHandler+0x3ec>
 80019d8:	4a67      	ldr	r2, [pc, #412]	; (8001b78 <HAL_DMA_IRQHandler+0x31c>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	f000 812d 	beq.w	8001c3a <HAL_DMA_IRQHandler+0x3de>
 80019e0:	3214      	adds	r2, #20
 80019e2:	4293      	cmp	r3, r2
 80019e4:	f000 812b 	beq.w	8001c3e <HAL_DMA_IRQHandler+0x3e2>
 80019e8:	3214      	adds	r2, #20
 80019ea:	4293      	cmp	r3, r2
 80019ec:	f000 8129 	beq.w	8001c42 <HAL_DMA_IRQHandler+0x3e6>
 80019f0:	3214      	adds	r2, #20
 80019f2:	4293      	cmp	r3, r2
 80019f4:	bf14      	ite	ne
 80019f6:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80019fa:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 80019fe:	4a5d      	ldr	r2, [pc, #372]	; (8001b74 <HAL_DMA_IRQHandler+0x318>)
 8001a00:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001a02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001a04:	6363      	str	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001a06:	2301      	movs	r3, #1
 8001a08:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      __HAL_UNLOCK(hdma);
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f884 3020 	strb.w	r3, [r4, #32]
      if(hdma->XferCpltCallback != NULL)
 8001a12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f000 8143 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x444>
        hdma->XferCpltCallback(hdma);
 8001a1a:	4620      	mov	r0, r4
}
 8001a1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hdma->XferCpltCallback(hdma);
 8001a20:	4718      	bx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001a22:	2208      	movs	r2, #8
 8001a24:	e736      	b.n	8001894 <HAL_DMA_IRQHandler+0x38>
 8001a26:	2280      	movs	r2, #128	; 0x80
 8001a28:	e734      	b.n	8001894 <HAL_DMA_IRQHandler+0x38>
 8001a2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a2e:	e731      	b.n	8001894 <HAL_DMA_IRQHandler+0x38>
 8001a30:	4a52      	ldr	r2, [pc, #328]	; (8001b7c <HAL_DMA_IRQHandler+0x320>)
 8001a32:	6811      	ldr	r1, [r2, #0]
 8001a34:	3208      	adds	r2, #8
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d05c      	beq.n	8001af4 <HAL_DMA_IRQHandler+0x298>
 8001a3a:	3214      	adds	r2, #20
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d05b      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x29c>
 8001a40:	3214      	adds	r2, #20
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d05a      	beq.n	8001afc <HAL_DMA_IRQHandler+0x2a0>
 8001a46:	3214      	adds	r2, #20
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d05a      	beq.n	8001b02 <HAL_DMA_IRQHandler+0x2a6>
 8001a4c:	3214      	adds	r2, #20
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d05a      	beq.n	8001b08 <HAL_DMA_IRQHandler+0x2ac>
 8001a52:	3214      	adds	r2, #20
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d05a      	beq.n	8001b0e <HAL_DMA_IRQHandler+0x2b2>
 8001a58:	42ab      	cmp	r3, r5
 8001a5a:	bf14      	ite	ne
 8001a5c:	f44f 2200 	movne.w	r2, #524288	; 0x80000
 8001a60:	f04f 6200 	moveq.w	r2, #134217728	; 0x8000000
 8001a64:	420a      	tst	r2, r1
 8001a66:	f47f af17 	bne.w	8001898 <HAL_DMA_IRQHandler+0x3c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001a6a:	4a44      	ldr	r2, [pc, #272]	; (8001b7c <HAL_DMA_IRQHandler+0x320>)
 8001a6c:	6811      	ldr	r1, [r2, #0]
 8001a6e:	3208      	adds	r2, #8
 8001a70:	4293      	cmp	r3, r2
 8001a72:	f000 8091 	beq.w	8001b98 <HAL_DMA_IRQHandler+0x33c>
 8001a76:	3214      	adds	r2, #20
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	f000 808f 	beq.w	8001b9c <HAL_DMA_IRQHandler+0x340>
 8001a7e:	3214      	adds	r2, #20
 8001a80:	4293      	cmp	r3, r2
 8001a82:	f000 808d 	beq.w	8001ba0 <HAL_DMA_IRQHandler+0x344>
 8001a86:	3214      	adds	r2, #20
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	f000 808c 	beq.w	8001ba6 <HAL_DMA_IRQHandler+0x34a>
 8001a8e:	3214      	adds	r2, #20
 8001a90:	4293      	cmp	r3, r2
 8001a92:	f000 808b 	beq.w	8001bac <HAL_DMA_IRQHandler+0x350>
 8001a96:	3214      	adds	r2, #20
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	f000 808a 	beq.w	8001bb2 <HAL_DMA_IRQHandler+0x356>
 8001a9e:	42ab      	cmp	r3, r5
 8001aa0:	bf14      	ite	ne
 8001aa2:	f44f 2280 	movne.w	r2, #262144	; 0x40000
 8001aa6:	f04f 6280 	moveq.w	r2, #67108864	; 0x4000000
 8001aaa:	420a      	tst	r2, r1
 8001aac:	f47f af3d 	bne.w	800192a <HAL_DMA_IRQHandler+0xce>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001ab0:	6823      	ldr	r3, [r4, #0]
 8001ab2:	4a32      	ldr	r2, [pc, #200]	; (8001b7c <HAL_DMA_IRQHandler+0x320>)
 8001ab4:	6811      	ldr	r1, [r2, #0]
 8001ab6:	3208      	adds	r2, #8
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	f000 80ae 	beq.w	8001c1a <HAL_DMA_IRQHandler+0x3be>
 8001abe:	3214      	adds	r2, #20
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	f000 80ac 	beq.w	8001c1e <HAL_DMA_IRQHandler+0x3c2>
 8001ac6:	3214      	adds	r2, #20
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	f000 80aa 	beq.w	8001c22 <HAL_DMA_IRQHandler+0x3c6>
 8001ace:	3214      	adds	r2, #20
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	f000 80a9 	beq.w	8001c28 <HAL_DMA_IRQHandler+0x3cc>
 8001ad6:	3214      	adds	r2, #20
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	f000 80a8 	beq.w	8001c2e <HAL_DMA_IRQHandler+0x3d2>
 8001ade:	3214      	adds	r2, #20
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	f000 80a7 	beq.w	8001c34 <HAL_DMA_IRQHandler+0x3d8>
 8001ae6:	42ab      	cmp	r3, r5
 8001ae8:	bf14      	ite	ne
 8001aea:	f44f 3200 	movne.w	r2, #131072	; 0x20000
 8001aee:	f04f 7200 	moveq.w	r2, #33554432	; 0x2000000
 8001af2:	e75c      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001af4:	2208      	movs	r2, #8
 8001af6:	e7b5      	b.n	8001a64 <HAL_DMA_IRQHandler+0x208>
 8001af8:	2280      	movs	r2, #128	; 0x80
 8001afa:	e7b3      	b.n	8001a64 <HAL_DMA_IRQHandler+0x208>
 8001afc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b00:	e7b0      	b.n	8001a64 <HAL_DMA_IRQHandler+0x208>
 8001b02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b06:	e7ad      	b.n	8001a64 <HAL_DMA_IRQHandler+0x208>
 8001b08:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001b0c:	e7aa      	b.n	8001a64 <HAL_DMA_IRQHandler+0x208>
 8001b0e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b12:	e7a7      	b.n	8001a64 <HAL_DMA_IRQHandler+0x208>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001b14:	2308      	movs	r3, #8
 8001b16:	e6dc      	b.n	80018d2 <HAL_DMA_IRQHandler+0x76>
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	e6da      	b.n	80018d2 <HAL_DMA_IRQHandler+0x76>
 8001b1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b20:	e6d7      	b.n	80018d2 <HAL_DMA_IRQHandler+0x76>
 8001b22:	4a17      	ldr	r2, [pc, #92]	; (8001b80 <HAL_DMA_IRQHandler+0x324>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d016      	beq.n	8001b56 <HAL_DMA_IRQHandler+0x2fa>
 8001b28:	3214      	adds	r2, #20
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d015      	beq.n	8001b5a <HAL_DMA_IRQHandler+0x2fe>
 8001b2e:	3214      	adds	r2, #20
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d014      	beq.n	8001b5e <HAL_DMA_IRQHandler+0x302>
 8001b34:	3214      	adds	r2, #20
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d014      	beq.n	8001b64 <HAL_DMA_IRQHandler+0x308>
 8001b3a:	3214      	adds	r2, #20
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d014      	beq.n	8001b6a <HAL_DMA_IRQHandler+0x30e>
 8001b40:	3214      	adds	r2, #20
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d01e      	beq.n	8001b84 <HAL_DMA_IRQHandler+0x328>
 8001b46:	42ab      	cmp	r3, r5
 8001b48:	bf0c      	ite	eq
 8001b4a:	f04f 6300 	moveq.w	r3, #134217728	; 0x8000000
 8001b4e:	f44f 2300 	movne.w	r3, #524288	; 0x80000
 8001b52:	4a0a      	ldr	r2, [pc, #40]	; (8001b7c <HAL_DMA_IRQHandler+0x320>)
 8001b54:	e6be      	b.n	80018d4 <HAL_DMA_IRQHandler+0x78>
 8001b56:	2308      	movs	r3, #8
 8001b58:	e7fb      	b.n	8001b52 <HAL_DMA_IRQHandler+0x2f6>
 8001b5a:	2380      	movs	r3, #128	; 0x80
 8001b5c:	e7f9      	b.n	8001b52 <HAL_DMA_IRQHandler+0x2f6>
 8001b5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b62:	e7f6      	b.n	8001b52 <HAL_DMA_IRQHandler+0x2f6>
 8001b64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b68:	e7f3      	b.n	8001b52 <HAL_DMA_IRQHandler+0x2f6>
 8001b6a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001b6e:	e7f0      	b.n	8001b52 <HAL_DMA_IRQHandler+0x2f6>
 8001b70:	40020080 	.word	0x40020080
 8001b74:	40020400 	.word	0x40020400
 8001b78:	40020408 	.word	0x40020408
 8001b7c:	40020000 	.word	0x40020000
 8001b80:	40020008 	.word	0x40020008
 8001b84:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001b88:	e7e3      	b.n	8001b52 <HAL_DMA_IRQHandler+0x2f6>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	e6ca      	b.n	8001924 <HAL_DMA_IRQHandler+0xc8>
 8001b8e:	2240      	movs	r2, #64	; 0x40
 8001b90:	e6c8      	b.n	8001924 <HAL_DMA_IRQHandler+0xc8>
 8001b92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b96:	e6c5      	b.n	8001924 <HAL_DMA_IRQHandler+0xc8>
 8001b98:	2204      	movs	r2, #4
 8001b9a:	e786      	b.n	8001aaa <HAL_DMA_IRQHandler+0x24e>
 8001b9c:	2240      	movs	r2, #64	; 0x40
 8001b9e:	e784      	b.n	8001aaa <HAL_DMA_IRQHandler+0x24e>
 8001ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ba4:	e781      	b.n	8001aaa <HAL_DMA_IRQHandler+0x24e>
 8001ba6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001baa:	e77e      	b.n	8001aaa <HAL_DMA_IRQHandler+0x24e>
 8001bac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001bb0:	e77b      	b.n	8001aaa <HAL_DMA_IRQHandler+0x24e>
 8001bb2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001bb6:	e778      	b.n	8001aaa <HAL_DMA_IRQHandler+0x24e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001bb8:	2304      	movs	r3, #4
 8001bba:	e6d6      	b.n	800196a <HAL_DMA_IRQHandler+0x10e>
 8001bbc:	2340      	movs	r3, #64	; 0x40
 8001bbe:	e6d4      	b.n	800196a <HAL_DMA_IRQHandler+0x10e>
 8001bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bc4:	e6d1      	b.n	800196a <HAL_DMA_IRQHandler+0x10e>
 8001bc6:	4a37      	ldr	r2, [pc, #220]	; (8001ca4 <HAL_DMA_IRQHandler+0x448>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d016      	beq.n	8001bfa <HAL_DMA_IRQHandler+0x39e>
 8001bcc:	3214      	adds	r2, #20
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d015      	beq.n	8001bfe <HAL_DMA_IRQHandler+0x3a2>
 8001bd2:	3214      	adds	r2, #20
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d014      	beq.n	8001c02 <HAL_DMA_IRQHandler+0x3a6>
 8001bd8:	3214      	adds	r2, #20
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d014      	beq.n	8001c08 <HAL_DMA_IRQHandler+0x3ac>
 8001bde:	3214      	adds	r2, #20
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d014      	beq.n	8001c0e <HAL_DMA_IRQHandler+0x3b2>
 8001be4:	3214      	adds	r2, #20
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d014      	beq.n	8001c14 <HAL_DMA_IRQHandler+0x3b8>
 8001bea:	42ab      	cmp	r3, r5
 8001bec:	bf14      	ite	ne
 8001bee:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001bf2:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8001bf6:	4a2c      	ldr	r2, [pc, #176]	; (8001ca8 <HAL_DMA_IRQHandler+0x44c>)
 8001bf8:	e6b8      	b.n	800196c <HAL_DMA_IRQHandler+0x110>
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	e7fb      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x39a>
 8001bfe:	2340      	movs	r3, #64	; 0x40
 8001c00:	e7f9      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x39a>
 8001c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c06:	e7f6      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x39a>
 8001c08:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c0c:	e7f3      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x39a>
 8001c0e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c12:	e7f0      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x39a>
 8001c14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c18:	e7ed      	b.n	8001bf6 <HAL_DMA_IRQHandler+0x39a>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	e6c7      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
 8001c1e:	2220      	movs	r2, #32
 8001c20:	e6c5      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
 8001c22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c26:	e6c2      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
 8001c28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c2c:	e6bf      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
 8001c2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c32:	e6bc      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
 8001c34:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001c38:	e6b9      	b.n	80019ae <HAL_DMA_IRQHandler+0x152>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	e6df      	b.n	80019fe <HAL_DMA_IRQHandler+0x1a2>
 8001c3e:	2320      	movs	r3, #32
 8001c40:	e6dd      	b.n	80019fe <HAL_DMA_IRQHandler+0x1a2>
 8001c42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c46:	e6da      	b.n	80019fe <HAL_DMA_IRQHandler+0x1a2>
 8001c48:	4a16      	ldr	r2, [pc, #88]	; (8001ca4 <HAL_DMA_IRQHandler+0x448>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d016      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x420>
 8001c4e:	3214      	adds	r2, #20
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d015      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x424>
 8001c54:	3214      	adds	r2, #20
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d014      	beq.n	8001c84 <HAL_DMA_IRQHandler+0x428>
 8001c5a:	3214      	adds	r2, #20
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d014      	beq.n	8001c8a <HAL_DMA_IRQHandler+0x42e>
 8001c60:	3214      	adds	r2, #20
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d014      	beq.n	8001c90 <HAL_DMA_IRQHandler+0x434>
 8001c66:	3214      	adds	r2, #20
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d014      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x43a>
 8001c6c:	42ab      	cmp	r3, r5
 8001c6e:	bf14      	ite	ne
 8001c70:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001c74:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001c78:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_DMA_IRQHandler+0x44c>)
 8001c7a:	e6c1      	b.n	8001a00 <HAL_DMA_IRQHandler+0x1a4>
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e7fb      	b.n	8001c78 <HAL_DMA_IRQHandler+0x41c>
 8001c80:	2320      	movs	r3, #32
 8001c82:	e7f9      	b.n	8001c78 <HAL_DMA_IRQHandler+0x41c>
 8001c84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c88:	e7f6      	b.n	8001c78 <HAL_DMA_IRQHandler+0x41c>
 8001c8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c8e:	e7f3      	b.n	8001c78 <HAL_DMA_IRQHandler+0x41c>
 8001c90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c94:	e7f0      	b.n	8001c78 <HAL_DMA_IRQHandler+0x41c>
 8001c96:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c9a:	e7ed      	b.n	8001c78 <HAL_DMA_IRQHandler+0x41c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001c9c:	6823      	ldr	r3, [r4, #0]
 8001c9e:	e671      	b.n	8001984 <HAL_DMA_IRQHandler+0x128>
 8001ca0:	bd70      	pop	{r4, r5, r6, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40020008 	.word	0x40020008
 8001ca8:	40020000 	.word	0x40020000

08001cac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 8001cb0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001cb2:	4616      	mov	r6, r2
 8001cb4:	4b65      	ldr	r3, [pc, #404]	; (8001e4c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cb6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001e5c <HAL_GPIO_Init+0x1b0>
 8001cba:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001e60 <HAL_GPIO_Init+0x1b4>
    ioposition = ((uint32_t)0x01) << position;
 8001cbe:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc2:	680c      	ldr	r4, [r1, #0]
    ioposition = ((uint32_t)0x01) << position;
 8001cc4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001ccc:	45a0      	cmp	r8, r4
 8001cce:	d17f      	bne.n	8001dd0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001cd0:	684d      	ldr	r5, [r1, #4]
 8001cd2:	2d12      	cmp	r5, #18
 8001cd4:	f000 80af 	beq.w	8001e36 <HAL_GPIO_Init+0x18a>
 8001cd8:	f200 8088 	bhi.w	8001dec <HAL_GPIO_Init+0x140>
 8001cdc:	2d02      	cmp	r5, #2
 8001cde:	f000 80a7 	beq.w	8001e30 <HAL_GPIO_Init+0x184>
 8001ce2:	d87c      	bhi.n	8001dde <HAL_GPIO_Init+0x132>
 8001ce4:	2d00      	cmp	r5, #0
 8001ce6:	f000 808e 	beq.w	8001e06 <HAL_GPIO_Init+0x15a>
 8001cea:	2d01      	cmp	r5, #1
 8001cec:	f000 809e 	beq.w	8001e2c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001cf0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cf4:	2cff      	cmp	r4, #255	; 0xff
 8001cf6:	bf93      	iteet	ls
 8001cf8:	4682      	movls	sl, r0
 8001cfa:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001cfe:	3d08      	subhi	r5, #8
 8001d00:	f8d0 b000 	ldrls.w	fp, [r0]
 8001d04:	bf92      	itee	ls
 8001d06:	00b5      	lslls	r5, r6, #2
 8001d08:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001d0c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001d0e:	fa09 f805 	lsl.w	r8, r9, r5
 8001d12:	ea2b 0808 	bic.w	r8, fp, r8
 8001d16:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d1a:	bf88      	it	hi
 8001d1c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001d20:	ea48 0505 	orr.w	r5, r8, r5
 8001d24:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001d28:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001d2c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001d30:	d04e      	beq.n	8001dd0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d32:	4d47      	ldr	r5, [pc, #284]	; (8001e50 <HAL_GPIO_Init+0x1a4>)
 8001d34:	4f46      	ldr	r7, [pc, #280]	; (8001e50 <HAL_GPIO_Init+0x1a4>)
 8001d36:	69ad      	ldr	r5, [r5, #24]
 8001d38:	f026 0803 	bic.w	r8, r6, #3
 8001d3c:	f045 0501 	orr.w	r5, r5, #1
 8001d40:	61bd      	str	r5, [r7, #24]
 8001d42:	69bd      	ldr	r5, [r7, #24]
 8001d44:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001d48:	f005 0501 	and.w	r5, r5, #1
 8001d4c:	9501      	str	r5, [sp, #4]
 8001d4e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d52:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d56:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d58:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2];
 8001d5c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d60:	fa09 f90b 	lsl.w	r9, r9, fp
 8001d64:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d68:	4d3a      	ldr	r5, [pc, #232]	; (8001e54 <HAL_GPIO_Init+0x1a8>)
 8001d6a:	42a8      	cmp	r0, r5
 8001d6c:	d068      	beq.n	8001e40 <HAL_GPIO_Init+0x194>
 8001d6e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d72:	42a8      	cmp	r0, r5
 8001d74:	d066      	beq.n	8001e44 <HAL_GPIO_Init+0x198>
 8001d76:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d7a:	42a8      	cmp	r0, r5
 8001d7c:	d064      	beq.n	8001e48 <HAL_GPIO_Init+0x19c>
 8001d7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d82:	42a8      	cmp	r0, r5
 8001d84:	bf0c      	ite	eq
 8001d86:	2503      	moveq	r5, #3
 8001d88:	2504      	movne	r5, #4
 8001d8a:	fa05 f50b 	lsl.w	r5, r5, fp
 8001d8e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2] = temp;
 8001d92:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001d96:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d98:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 8001d9c:	bf14      	ite	ne
 8001d9e:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001da0:	43a5      	biceq	r5, r4
 8001da2:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001da4:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001da6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 8001daa:	bf14      	ite	ne
 8001dac:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001dae:	43a5      	biceq	r5, r4
 8001db0:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001db2:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001db4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001db8:	bf14      	ite	ne
 8001dba:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001dbc:	43a5      	biceq	r5, r4
 8001dbe:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001dc0:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dc2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001dc6:	bf14      	ite	ne
 8001dc8:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001dca:	ea25 0404 	biceq.w	r4, r5, r4
 8001dce:	60dc      	str	r4, [r3, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001dd0:	3601      	adds	r6, #1
 8001dd2:	2e10      	cmp	r6, #16
 8001dd4:	f47f af73 	bne.w	8001cbe <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001dd8:	b003      	add	sp, #12
 8001dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001dde:	2d03      	cmp	r5, #3
 8001de0:	d022      	beq.n	8001e28 <HAL_GPIO_Init+0x17c>
 8001de2:	2d11      	cmp	r5, #17
 8001de4:	d184      	bne.n	8001cf0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001de6:	68ca      	ldr	r2, [r1, #12]
 8001de8:	3204      	adds	r2, #4
          break;
 8001dea:	e781      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001dec:	4f1a      	ldr	r7, [pc, #104]	; (8001e58 <HAL_GPIO_Init+0x1ac>)
 8001dee:	42bd      	cmp	r5, r7
 8001df0:	d009      	beq.n	8001e06 <HAL_GPIO_Init+0x15a>
 8001df2:	d812      	bhi.n	8001e1a <HAL_GPIO_Init+0x16e>
 8001df4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001e64 <HAL_GPIO_Init+0x1b8>
 8001df8:	454d      	cmp	r5, r9
 8001dfa:	d004      	beq.n	8001e06 <HAL_GPIO_Init+0x15a>
 8001dfc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001e00:	454d      	cmp	r5, r9
 8001e02:	f47f af75 	bne.w	8001cf0 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001e06:	688a      	ldr	r2, [r1, #8]
 8001e08:	b1c2      	cbz	r2, 8001e3c <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001e0a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001e0c:	bf0c      	ite	eq
 8001e0e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001e12:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e16:	2208      	movs	r2, #8
 8001e18:	e76a      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001e1a:	4575      	cmp	r5, lr
 8001e1c:	d0f3      	beq.n	8001e06 <HAL_GPIO_Init+0x15a>
 8001e1e:	4565      	cmp	r5, ip
 8001e20:	d0f1      	beq.n	8001e06 <HAL_GPIO_Init+0x15a>
 8001e22:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001e68 <HAL_GPIO_Init+0x1bc>
 8001e26:	e7eb      	b.n	8001e00 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e28:	2200      	movs	r2, #0
 8001e2a:	e761      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e2c:	68ca      	ldr	r2, [r1, #12]
          break;
 8001e2e:	e75f      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e30:	68ca      	ldr	r2, [r1, #12]
 8001e32:	3208      	adds	r2, #8
          break;
 8001e34:	e75c      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e36:	68ca      	ldr	r2, [r1, #12]
 8001e38:	320c      	adds	r2, #12
          break;
 8001e3a:	e759      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e3c:	2204      	movs	r2, #4
 8001e3e:	e757      	b.n	8001cf0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e40:	2500      	movs	r5, #0
 8001e42:	e7a2      	b.n	8001d8a <HAL_GPIO_Init+0xde>
 8001e44:	2501      	movs	r5, #1
 8001e46:	e7a0      	b.n	8001d8a <HAL_GPIO_Init+0xde>
 8001e48:	2502      	movs	r5, #2
 8001e4a:	e79e      	b.n	8001d8a <HAL_GPIO_Init+0xde>
 8001e4c:	40010400 	.word	0x40010400
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40010800 	.word	0x40010800
 8001e58:	10210000 	.word	0x10210000
 8001e5c:	10310000 	.word	0x10310000
 8001e60:	10320000 	.word	0x10320000
 8001e64:	10110000 	.word	0x10110000
 8001e68:	10220000 	.word	0x10220000

08001e6c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e6c:	b10a      	cbz	r2, 8001e72 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e6e:	6101      	str	r1, [r0, #16]
 8001e70:	4770      	bx	lr
 8001e72:	0409      	lsls	r1, r1, #16
 8001e74:	e7fb      	b.n	8001e6e <HAL_GPIO_WritePin+0x2>

08001e76 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001e76:	68c3      	ldr	r3, [r0, #12]
 8001e78:	4059      	eors	r1, r3
 8001e7a:	60c1      	str	r1, [r0, #12]
 8001e7c:	4770      	bx	lr

08001e7e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e7e:	4770      	bx	lr

08001e80 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001e80:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001e82:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001e84:	6959      	ldr	r1, [r3, #20]
 8001e86:	4201      	tst	r1, r0
 8001e88:	d002      	beq.n	8001e90 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e8a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e8c:	f7ff fff7 	bl	8001e7e <HAL_GPIO_EXTI_Callback>
 8001e90:	bd08      	pop	{r3, pc}
 8001e92:	bf00      	nop
 8001e94:	40010400 	.word	0x40010400

08001e98 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e98:	6803      	ldr	r3, [r0, #0]
{
 8001e9a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e9e:	07dc      	lsls	r4, r3, #31
{
 8001ea0:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ea2:	d438      	bmi.n	8001f16 <HAL_RCC_OscConfig+0x7e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ea4:	682b      	ldr	r3, [r5, #0]
 8001ea6:	0798      	lsls	r0, r3, #30
 8001ea8:	f100 80ab 	bmi.w	8002002 <HAL_RCC_OscConfig+0x16a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eac:	682b      	ldr	r3, [r5, #0]
 8001eae:	0719      	lsls	r1, r3, #28
 8001eb0:	d523      	bpl.n	8001efa <HAL_RCC_OscConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb2:	69ea      	ldr	r2, [r5, #28]
 8001eb4:	4cc0      	ldr	r4, [pc, #768]	; (80021b8 <HAL_RCC_OscConfig+0x320>)
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	49c0      	ldr	r1, [pc, #768]	; (80021bc <HAL_RCC_OscConfig+0x324>)
 8001eba:	2a00      	cmp	r2, #0
 8001ebc:	f000 8119 	beq.w	80020f2 <HAL_RCC_OscConfig+0x25a>
 8001ec0:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec4:	fab2 f282 	clz	r2, r2
 8001ec8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ecc:	f7ff f96e 	bl	80011ac <HAL_GetTick>
 8001ed0:	2602      	movs	r6, #2
 8001ed2:	4607      	mov	r7, r0
 8001ed4:	fa96 f3a6 	rbit	r3, r6
 8001ed8:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001edc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001ede:	fa96 f3a6 	rbit	r3, r6
 8001ee2:	fab3 f383 	clz	r3, r3
 8001ee6:	f003 031f 	and.w	r3, r3, #31
 8001eea:	fa22 f303 	lsr.w	r3, r2, r3
 8001eee:	07da      	lsls	r2, r3, #31
 8001ef0:	f140 80f8 	bpl.w	80020e4 <HAL_RCC_OscConfig+0x24c>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	f7ff f95f 	bl	80011b8 <HAL_Delay>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001efa:	682b      	ldr	r3, [r5, #0]
 8001efc:	0758      	lsls	r0, r3, #29
 8001efe:	f100 8118 	bmi.w	8002132 <HAL_RCC_OscConfig+0x29a>

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8001f02:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001f04:	2a00      	cmp	r2, #0
 8001f06:	f040 8197 	bne.w	8002238 <HAL_RCC_OscConfig+0x3a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f0a:	6a2a      	ldr	r2, [r5, #32]
 8001f0c:	2a00      	cmp	r2, #0
 8001f0e:	f040 822d 	bne.w	800236c <HAL_RCC_OscConfig+0x4d4>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001f12:	2000      	movs	r0, #0
 8001f14:	e020      	b.n	8001f58 <HAL_RCC_OscConfig+0xc0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f16:	4ca8      	ldr	r4, [pc, #672]	; (80021b8 <HAL_RCC_OscConfig+0x320>)
 8001f18:	6863      	ldr	r3, [r4, #4]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
 8001f1e:	2b04      	cmp	r3, #4
 8001f20:	d007      	beq.n	8001f32 <HAL_RCC_OscConfig+0x9a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f22:	6863      	ldr	r3, [r4, #4]
 8001f24:	f003 030c 	and.w	r3, r3, #12
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d118      	bne.n	8001f5e <HAL_RCC_OscConfig+0xc6>
 8001f2c:	6863      	ldr	r3, [r4, #4]
 8001f2e:	03d9      	lsls	r1, r3, #15
 8001f30:	d515      	bpl.n	8001f5e <HAL_RCC_OscConfig+0xc6>
 8001f32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f36:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3a:	6822      	ldr	r2, [r4, #0]
 8001f3c:	fa93 f3a3 	rbit	r3, r3
 8001f40:	fab3 f383 	clz	r3, r3
 8001f44:	f003 031f 	and.w	r3, r3, #31
 8001f48:	fa22 f303 	lsr.w	r3, r2, r3
 8001f4c:	07da      	lsls	r2, r3, #31
 8001f4e:	d5a9      	bpl.n	8001ea4 <HAL_RCC_OscConfig+0xc>
 8001f50:	68ab      	ldr	r3, [r5, #8]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1a6      	bne.n	8001ea4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001f56:	2001      	movs	r0, #1
}
 8001f58:	b003      	add	sp, #12
 8001f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f5e:	68ab      	ldr	r3, [r5, #8]
 8001f60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f64:	d11c      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x108>
 8001f66:	6823      	ldr	r3, [r4, #0]
 8001f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f6e:	f7ff f91d 	bl	80011ac <HAL_GetTick>
 8001f72:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001f76:	4607      	mov	r7, r0
 8001f78:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7c:	6822      	ldr	r2, [r4, #0]
 8001f7e:	fa96 f3a6 	rbit	r3, r6
 8001f82:	fab3 f383 	clz	r3, r3
 8001f86:	f003 031f 	and.w	r3, r3, #31
 8001f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8e:	07db      	lsls	r3, r3, #31
 8001f90:	d488      	bmi.n	8001ea4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f92:	f7ff f90b 	bl	80011ac <HAL_GetTick>
 8001f96:	1bc0      	subs	r0, r0, r7
 8001f98:	2864      	cmp	r0, #100	; 0x64
 8001f9a:	d9ed      	bls.n	8001f78 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	e7db      	b.n	8001f58 <HAL_RCC_OscConfig+0xc0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa0:	bb03      	cbnz	r3, 8001fe4 <HAL_RCC_OscConfig+0x14c>
 8001fa2:	6823      	ldr	r3, [r4, #0]
 8001fa4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fac:	6023      	str	r3, [r4, #0]
 8001fae:	6823      	ldr	r3, [r4, #0]
 8001fb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fb4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fb6:	f7ff f8f9 	bl	80011ac <HAL_GetTick>
 8001fba:	4607      	mov	r7, r0
 8001fbc:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc0:	6822      	ldr	r2, [r4, #0]
 8001fc2:	fa96 f3a6 	rbit	r3, r6
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	f003 031f 	and.w	r3, r3, #31
 8001fce:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd2:	07d8      	lsls	r0, r3, #31
 8001fd4:	f57f af66 	bpl.w	8001ea4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fd8:	f7ff f8e8 	bl	80011ac <HAL_GetTick>
 8001fdc:	1bc0      	subs	r0, r0, r7
 8001fde:	2864      	cmp	r0, #100	; 0x64
 8001fe0:	d9ec      	bls.n	8001fbc <HAL_RCC_OscConfig+0x124>
 8001fe2:	e7db      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fe4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fe8:	6823      	ldr	r3, [r4, #0]
 8001fea:	d103      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x15c>
 8001fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ff0:	6023      	str	r3, [r4, #0]
 8001ff2:	e7b8      	b.n	8001f66 <HAL_RCC_OscConfig+0xce>
 8001ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff8:	6023      	str	r3, [r4, #0]
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002000:	e7b4      	b.n	8001f6c <HAL_RCC_OscConfig+0xd4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002002:	4c6d      	ldr	r4, [pc, #436]	; (80021b8 <HAL_RCC_OscConfig+0x320>)
 8002004:	6863      	ldr	r3, [r4, #4]
 8002006:	f013 0f0c 	tst.w	r3, #12
 800200a:	d007      	beq.n	800201c <HAL_RCC_OscConfig+0x184>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800200c:	6863      	ldr	r3, [r4, #4]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b08      	cmp	r3, #8
 8002014:	d120      	bne.n	8002058 <HAL_RCC_OscConfig+0x1c0>
 8002016:	6863      	ldr	r3, [r4, #4]
 8002018:	03d9      	lsls	r1, r3, #15
 800201a:	d41d      	bmi.n	8002058 <HAL_RCC_OscConfig+0x1c0>
 800201c:	2302      	movs	r3, #2
 800201e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002022:	6822      	ldr	r2, [r4, #0]
 8002024:	fa93 f3a3 	rbit	r3, r3
 8002028:	fab3 f383 	clz	r3, r3
 800202c:	f003 031f 	and.w	r3, r3, #31
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
 8002034:	07da      	lsls	r2, r3, #31
 8002036:	d502      	bpl.n	800203e <HAL_RCC_OscConfig+0x1a6>
 8002038:	696b      	ldr	r3, [r5, #20]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d18b      	bne.n	8001f56 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203e:	6821      	ldr	r1, [r4, #0]
 8002040:	23f8      	movs	r3, #248	; 0xf8
 8002042:	fa93 f3a3 	rbit	r3, r3
 8002046:	fab3 f283 	clz	r2, r3
 800204a:	69ab      	ldr	r3, [r5, #24]
 800204c:	4093      	lsls	r3, r2
 800204e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8002052:	4313      	orrs	r3, r2
 8002054:	6023      	str	r3, [r4, #0]
 8002056:	e729      	b.n	8001eac <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002058:	696a      	ldr	r2, [r5, #20]
 800205a:	2301      	movs	r3, #1
 800205c:	b302      	cbz	r2, 80020a0 <HAL_RCC_OscConfig+0x208>
 800205e:	fa93 f2a3 	rbit	r2, r3
        __HAL_RCC_HSI_ENABLE();
 8002062:	fab2 f282 	clz	r2, r2
 8002066:	0092      	lsls	r2, r2, #2
 8002068:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 800206c:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8002070:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002072:	f7ff f89b 	bl	80011ac <HAL_GetTick>
 8002076:	2602      	movs	r6, #2
 8002078:	4607      	mov	r7, r0
 800207a:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207e:	6822      	ldr	r2, [r4, #0]
 8002080:	fa96 f3a6 	rbit	r3, r6
 8002084:	fab3 f383 	clz	r3, r3
 8002088:	f003 031f 	and.w	r3, r3, #31
 800208c:	fa22 f303 	lsr.w	r3, r2, r3
 8002090:	07db      	lsls	r3, r3, #31
 8002092:	d4d4      	bmi.n	800203e <HAL_RCC_OscConfig+0x1a6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002094:	f7ff f88a 	bl	80011ac <HAL_GetTick>
 8002098:	1bc0      	subs	r0, r0, r7
 800209a:	2802      	cmp	r0, #2
 800209c:	d9ed      	bls.n	800207a <HAL_RCC_OscConfig+0x1e2>
 800209e:	e77d      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
 80020a0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80020ae:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80020b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020b4:	f7ff f87a 	bl	80011ac <HAL_GetTick>
 80020b8:	2602      	movs	r6, #2
 80020ba:	4607      	mov	r7, r0
 80020bc:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020c0:	6822      	ldr	r2, [r4, #0]
 80020c2:	fa96 f3a6 	rbit	r3, r6
 80020c6:	fab3 f383 	clz	r3, r3
 80020ca:	f003 031f 	and.w	r3, r3, #31
 80020ce:	fa22 f303 	lsr.w	r3, r2, r3
 80020d2:	07d8      	lsls	r0, r3, #31
 80020d4:	f57f aeea 	bpl.w	8001eac <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020d8:	f7ff f868 	bl	80011ac <HAL_GetTick>
 80020dc:	1bc0      	subs	r0, r0, r7
 80020de:	2802      	cmp	r0, #2
 80020e0:	d9ec      	bls.n	80020bc <HAL_RCC_OscConfig+0x224>
 80020e2:	e75b      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e4:	f7ff f862 	bl	80011ac <HAL_GetTick>
 80020e8:	1bc0      	subs	r0, r0, r7
 80020ea:	2802      	cmp	r0, #2
 80020ec:	f67f aef2 	bls.w	8001ed4 <HAL_RCC_OscConfig+0x3c>
 80020f0:	e754      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
 80020f2:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_LSI_DISABLE();
 80020f6:	fab3 f383 	clz	r3, r3
 80020fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      tickstart = HAL_GetTick();
 80020fe:	f7ff f855 	bl	80011ac <HAL_GetTick>
 8002102:	2602      	movs	r6, #2
 8002104:	4607      	mov	r7, r0
 8002106:	fa96 f3a6 	rbit	r3, r6
 800210a:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800210e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002110:	fa96 f3a6 	rbit	r3, r6
 8002114:	fab3 f383 	clz	r3, r3
 8002118:	f003 031f 	and.w	r3, r3, #31
 800211c:	fa22 f303 	lsr.w	r3, r2, r3
 8002120:	07db      	lsls	r3, r3, #31
 8002122:	f57f aeea 	bpl.w	8001efa <HAL_RCC_OscConfig+0x62>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002126:	f7ff f841 	bl	80011ac <HAL_GetTick>
 800212a:	1bc0      	subs	r0, r0, r7
 800212c:	2802      	cmp	r0, #2
 800212e:	d9ea      	bls.n	8002106 <HAL_RCC_OscConfig+0x26e>
 8002130:	e734      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	4c21      	ldr	r4, [pc, #132]	; (80021b8 <HAL_RCC_OscConfig+0x320>)
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002134:	4e22      	ldr	r6, [pc, #136]	; (80021c0 <HAL_RCC_OscConfig+0x328>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002136:	69e3      	ldr	r3, [r4, #28]
 8002138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800213c:	61e3      	str	r3, [r4, #28]
 800213e:	69e3      	ldr	r3, [r4, #28]
 8002140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002144:	9301      	str	r3, [sp, #4]
 8002146:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002148:	6833      	ldr	r3, [r6, #0]
 800214a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002150:	f7ff f82c 	bl	80011ac <HAL_GetTick>
 8002154:	4607      	mov	r7, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002156:	6833      	ldr	r3, [r6, #0]
 8002158:	05d9      	lsls	r1, r3, #23
 800215a:	d526      	bpl.n	80021aa <HAL_RCC_OscConfig+0x312>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800215c:	692b      	ldr	r3, [r5, #16]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d130      	bne.n	80021c4 <HAL_RCC_OscConfig+0x32c>
 8002162:	6a23      	ldr	r3, [r4, #32]
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800216a:	f7ff f81f 	bl	80011ac <HAL_GetTick>
 800216e:	2602      	movs	r6, #2
 8002170:	4681      	mov	r9, r0
 8002172:	46b0      	mov	r8, r6
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002174:	f241 3788 	movw	r7, #5000	; 0x1388
 8002178:	fa96 f3a6 	rbit	r3, r6
 800217c:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002180:	2b00      	cmp	r3, #0
 8002182:	d055      	beq.n	8002230 <HAL_RCC_OscConfig+0x398>
 8002184:	6a22      	ldr	r2, [r4, #32]
 8002186:	fa98 f3a8 	rbit	r3, r8
 800218a:	fab3 f383 	clz	r3, r3
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	fa22 f303 	lsr.w	r3, r2, r3
 8002196:	07da      	lsls	r2, r3, #31
 8002198:	f53f aeb3 	bmi.w	8001f02 <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800219c:	f7ff f806 	bl	80011ac <HAL_GetTick>
 80021a0:	eba0 0009 	sub.w	r0, r0, r9
 80021a4:	42b8      	cmp	r0, r7
 80021a6:	d9e7      	bls.n	8002178 <HAL_RCC_OscConfig+0x2e0>
 80021a8:	e6f8      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021aa:	f7fe ffff 	bl	80011ac <HAL_GetTick>
 80021ae:	1bc0      	subs	r0, r0, r7
 80021b0:	2864      	cmp	r0, #100	; 0x64
 80021b2:	d9d0      	bls.n	8002156 <HAL_RCC_OscConfig+0x2be>
 80021b4:	e6f2      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
 80021b6:	bf00      	nop
 80021b8:	40021000 	.word	0x40021000
 80021bc:	42420480 	.word	0x42420480
 80021c0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c4:	bb33      	cbnz	r3, 8002214 <HAL_RCC_OscConfig+0x37c>
 80021c6:	6a23      	ldr	r3, [r4, #32]
 80021c8:	2602      	movs	r6, #2
 80021ca:	f023 0301 	bic.w	r3, r3, #1
 80021ce:	6223      	str	r3, [r4, #32]
 80021d0:	6a23      	ldr	r3, [r4, #32]
 80021d2:	4637      	mov	r7, r6
 80021d4:	f023 0304 	bic.w	r3, r3, #4
 80021d8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80021da:	f7fe ffe7 	bl	80011ac <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021de:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80021e2:	4680      	mov	r8, r0
 80021e4:	fa96 f3a6 	rbit	r3, r6
 80021e8:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ec:	b313      	cbz	r3, 8002234 <HAL_RCC_OscConfig+0x39c>
 80021ee:	6a22      	ldr	r2, [r4, #32]
 80021f0:	fa97 f3a7 	rbit	r3, r7
 80021f4:	fab3 f383 	clz	r3, r3
 80021f8:	f003 031f 	and.w	r3, r3, #31
 80021fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002200:	07db      	lsls	r3, r3, #31
 8002202:	f57f ae7e 	bpl.w	8001f02 <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002206:	f7fe ffd1 	bl	80011ac <HAL_GetTick>
 800220a:	eba0 0008 	sub.w	r0, r0, r8
 800220e:	4548      	cmp	r0, r9
 8002210:	d9e8      	bls.n	80021e4 <HAL_RCC_OscConfig+0x34c>
 8002212:	e6c3      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002214:	2b05      	cmp	r3, #5
 8002216:	6a23      	ldr	r3, [r4, #32]
 8002218:	d103      	bne.n	8002222 <HAL_RCC_OscConfig+0x38a>
 800221a:	f043 0304 	orr.w	r3, r3, #4
 800221e:	6223      	str	r3, [r4, #32]
 8002220:	e79f      	b.n	8002162 <HAL_RCC_OscConfig+0x2ca>
 8002222:	f023 0301 	bic.w	r3, r3, #1
 8002226:	6223      	str	r3, [r4, #32]
 8002228:	6a23      	ldr	r3, [r4, #32]
 800222a:	f023 0304 	bic.w	r3, r3, #4
 800222e:	e79b      	b.n	8002168 <HAL_RCC_OscConfig+0x2d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002230:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002232:	e7a8      	b.n	8002186 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002234:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002236:	e7db      	b.n	80021f0 <HAL_RCC_OscConfig+0x358>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002238:	4c93      	ldr	r4, [pc, #588]	; (8002488 <HAL_RCC_OscConfig+0x5f0>)
 800223a:	6863      	ldr	r3, [r4, #4]
 800223c:	03de      	lsls	r6, r3, #15
 800223e:	d508      	bpl.n	8002252 <HAL_RCC_OscConfig+0x3ba>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002240:	6863      	ldr	r3, [r4, #4]
 8002242:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002246:	2b08      	cmp	r3, #8
 8002248:	d103      	bne.n	8002252 <HAL_RCC_OscConfig+0x3ba>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800224a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800224c:	03d8      	lsls	r0, r3, #15
 800224e:	f53f ae82 	bmi.w	8001f56 <HAL_RCC_OscConfig+0xbe>
      if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8002252:	2a02      	cmp	r2, #2
 8002254:	d160      	bne.n	8002318 <HAL_RCC_OscConfig+0x480>
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	00d9      	lsls	r1, r3, #3
 800225a:	d506      	bpl.n	800226a <HAL_RCC_OscConfig+0x3d2>
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 800225c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 800225e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8002260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8002264:	4293      	cmp	r3, r2
 8002266:	f47f ae76 	bne.w	8001f56 <HAL_RCC_OscConfig+0xbe>
 800226a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800226e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL2_DISABLE();
 8002272:	fab3 f383 	clz	r3, r3
 8002276:	2200      	movs	r2, #0
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800227e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002282:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002284:	f7fe ff92 	bl	80011ac <HAL_GetTick>
 8002288:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 800228c:	4607      	mov	r7, r0
 800228e:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002292:	6822      	ldr	r2, [r4, #0]
 8002294:	fa96 f3a6 	rbit	r3, r6
 8002298:	fab3 f383 	clz	r3, r3
 800229c:	f003 031f 	and.w	r3, r3, #31
 80022a0:	fa22 f303 	lsr.w	r3, r2, r3
 80022a4:	07da      	lsls	r2, r3, #31
 80022a6:	d431      	bmi.n	800230c <HAL_RCC_OscConfig+0x474>
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80022a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80022aa:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80022ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022b0:	4313      	orrs	r3, r2
 80022b2:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80022b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80022b6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80022b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022bc:	4313      	orrs	r3, r2
 80022be:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022c0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80022c4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL2_ENABLE();
 80022c8:	fab3 f383 	clz	r3, r3
 80022cc:	2201      	movs	r2, #1
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80022d4:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80022d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80022da:	f7fe ff67 	bl	80011ac <HAL_GetTick>
 80022de:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 80022e2:	4607      	mov	r7, r0
 80022e4:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80022e8:	6822      	ldr	r2, [r4, #0]
 80022ea:	fa96 f3a6 	rbit	r3, r6
 80022ee:	fab3 f383 	clz	r3, r3
 80022f2:	f003 031f 	and.w	r3, r3, #31
 80022f6:	fa22 f303 	lsr.w	r3, r2, r3
 80022fa:	07db      	lsls	r3, r3, #31
 80022fc:	f53f ae05 	bmi.w	8001f0a <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002300:	f7fe ff54 	bl	80011ac <HAL_GetTick>
 8002304:	1bc0      	subs	r0, r0, r7
 8002306:	2864      	cmp	r0, #100	; 0x64
 8002308:	d9ec      	bls.n	80022e4 <HAL_RCC_OscConfig+0x44c>
 800230a:	e647      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800230c:	f7fe ff4e 	bl	80011ac <HAL_GetTick>
 8002310:	1bc0      	subs	r0, r0, r7
 8002312:	2864      	cmp	r0, #100	; 0x64
 8002314:	d9bb      	bls.n	800228e <HAL_RCC_OscConfig+0x3f6>
 8002316:	e641      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8002318:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800231a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800231e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002320:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002324:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL2_DISABLE();
 8002328:	fab3 f383 	clz	r3, r3
 800232c:	2200      	movs	r2, #0
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002334:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002338:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800233a:	f7fe ff37 	bl	80011ac <HAL_GetTick>
 800233e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 8002342:	4607      	mov	r7, r0
 8002344:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002348:	6822      	ldr	r2, [r4, #0]
 800234a:	fa96 f3a6 	rbit	r3, r6
 800234e:	fab3 f383 	clz	r3, r3
 8002352:	f003 031f 	and.w	r3, r3, #31
 8002356:	fa22 f303 	lsr.w	r3, r2, r3
 800235a:	07d8      	lsls	r0, r3, #31
 800235c:	f57f add5 	bpl.w	8001f0a <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002360:	f7fe ff24 	bl	80011ac <HAL_GetTick>
 8002364:	1bc0      	subs	r0, r0, r7
 8002366:	2864      	cmp	r0, #100	; 0x64
 8002368:	d9ec      	bls.n	8002344 <HAL_RCC_OscConfig+0x4ac>
 800236a:	e617      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800236c:	4c46      	ldr	r4, [pc, #280]	; (8002488 <HAL_RCC_OscConfig+0x5f0>)
 800236e:	6863      	ldr	r3, [r4, #4]
 8002370:	f003 030c 	and.w	r3, r3, #12
 8002374:	2b08      	cmp	r3, #8
 8002376:	f43f adee 	beq.w	8001f56 <HAL_RCC_OscConfig+0xbe>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800237a:	2a02      	cmp	r2, #2
 800237c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002380:	d15d      	bne.n	800243e <HAL_RCC_OscConfig+0x5a6>
 8002382:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002386:	fab3 f383 	clz	r3, r3
 800238a:	2200      	movs	r2, #0
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002392:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002396:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002398:	f7fe ff08 	bl	80011ac <HAL_GetTick>
 800239c:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 80023a0:	4607      	mov	r7, r0
 80023a2:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a6:	6822      	ldr	r2, [r4, #0]
 80023a8:	fa96 f3a6 	rbit	r3, r6
 80023ac:	fab3 f383 	clz	r3, r3
 80023b0:	f003 031f 	and.w	r3, r3, #31
 80023b4:	fa22 f303 	lsr.w	r3, r2, r3
 80023b8:	07d9      	lsls	r1, r3, #31
 80023ba:	d43a      	bmi.n	8002432 <HAL_RCC_OscConfig+0x59a>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023bc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80023be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c2:	d109      	bne.n	80023d8 <HAL_RCC_OscConfig+0x540>
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80023c4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80023c6:	6869      	ldr	r1, [r5, #4]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	62e2      	str	r2, [r4, #44]	; 0x2c
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80023ce:	68e9      	ldr	r1, [r5, #12]
 80023d0:	f022 020f 	bic.w	r2, r2, #15
 80023d4:	430a      	orrs	r2, r1
 80023d6:	62e2      	str	r2, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023d8:	6862      	ldr	r2, [r4, #4]
 80023da:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80023dc:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80023e0:	430b      	orrs	r3, r1
 80023e2:	4313      	orrs	r3, r2
 80023e4:	6063      	str	r3, [r4, #4]
 80023e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023ea:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80023ee:	fab3 f383 	clz	r3, r3
 80023f2:	2201      	movs	r2, #1
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80023fa:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80023fe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002400:	f7fe fed4 	bl	80011ac <HAL_GetTick>
 8002404:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002408:	4606      	mov	r6, r0
 800240a:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800240e:	6822      	ldr	r2, [r4, #0]
 8002410:	fa95 f3a5 	rbit	r3, r5
 8002414:	fab3 f383 	clz	r3, r3
 8002418:	f003 031f 	and.w	r3, r3, #31
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
 8002420:	07da      	lsls	r2, r3, #31
 8002422:	f53f ad76 	bmi.w	8001f12 <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002426:	f7fe fec1 	bl	80011ac <HAL_GetTick>
 800242a:	1b80      	subs	r0, r0, r6
 800242c:	2802      	cmp	r0, #2
 800242e:	d9ec      	bls.n	800240a <HAL_RCC_OscConfig+0x572>
 8002430:	e5b4      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002432:	f7fe febb 	bl	80011ac <HAL_GetTick>
 8002436:	1bc0      	subs	r0, r0, r7
 8002438:	2802      	cmp	r0, #2
 800243a:	d9b2      	bls.n	80023a2 <HAL_RCC_OscConfig+0x50a>
 800243c:	e5ae      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
 800243e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002442:	fab3 f383 	clz	r3, r3
 8002446:	2200      	movs	r2, #0
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800244e:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002452:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002454:	f7fe feaa 	bl	80011ac <HAL_GetTick>
 8002458:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800245c:	4606      	mov	r6, r0
 800245e:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002462:	6822      	ldr	r2, [r4, #0]
 8002464:	fa95 f3a5 	rbit	r3, r5
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	f003 031f 	and.w	r3, r3, #31
 8002470:	fa22 f303 	lsr.w	r3, r2, r3
 8002474:	07db      	lsls	r3, r3, #31
 8002476:	f57f ad4c 	bpl.w	8001f12 <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800247a:	f7fe fe97 	bl	80011ac <HAL_GetTick>
 800247e:	1b80      	subs	r0, r0, r6
 8002480:	2802      	cmp	r0, #2
 8002482:	d9ec      	bls.n	800245e <HAL_RCC_OscConfig+0x5c6>
 8002484:	e58a      	b.n	8001f9c <HAL_RCC_OscConfig+0x104>
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000

0800248c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800248c:	b530      	push	{r4, r5, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
 800248e:	4b39      	ldr	r3, [pc, #228]	; (8002574 <HAL_RCC_GetSysClockFreq+0xe8>)
{
 8002490:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
 8002492:	6818      	ldr	r0, [r3, #0]
 8002494:	6859      	ldr	r1, [r3, #4]
 8002496:	aa01      	add	r2, sp, #4
 8002498:	c203      	stmia	r2!, {r0, r1}
 800249a:	6898      	ldr	r0, [r3, #8]
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
 800249c:	ad04      	add	r5, sp, #16
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
 800249e:	6010      	str	r0, [r2, #0]
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
 80024a0:	f103 020c 	add.w	r2, r3, #12
 80024a4:	331c      	adds	r3, #28
 80024a6:	462c      	mov	r4, r5
 80024a8:	6810      	ldr	r0, [r2, #0]
 80024aa:	6851      	ldr	r1, [r2, #4]
 80024ac:	3208      	adds	r2, #8
 80024ae:	c403      	stmia	r4!, {r0, r1}
 80024b0:	429a      	cmp	r2, r3
 80024b2:	4625      	mov	r5, r4
 80024b4:	d1f7      	bne.n	80024a6 <HAL_RCC_GetSysClockFreq+0x1a>
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 80024b6:	4c30      	ldr	r4, [pc, #192]	; (8002578 <HAL_RCC_GetSysClockFreq+0xec>)
 80024b8:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024ba:	f000 030c 	and.w	r3, r0, #12
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d055      	beq.n	800256e <HAL_RCC_GetSysClockFreq+0xe2>
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d002      	beq.n	80024cc <HAL_RCC_GetSysClockFreq+0x40>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024c6:	482d      	ldr	r0, [pc, #180]	; (800257c <HAL_RCC_GetSysClockFreq+0xf0>)
      break;
    }
  }
  return sysclockfreq;
}
 80024c8:	b009      	add	sp, #36	; 0x24
 80024ca:	bd30      	pop	{r4, r5, pc}
 80024cc:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80024d0:	fa93 f3a3 	rbit	r3, r3
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 80024d4:	fab3 f283 	clz	r2, r3
 80024d8:	f400 1370 	and.w	r3, r0, #3932160	; 0x3c0000
 80024dc:	40d3      	lsrs	r3, r2
 80024de:	aa08      	add	r2, sp, #32
 80024e0:	4413      	add	r3, r2
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024e2:	03c2      	lsls	r2, r0, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 80024e4:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024e8:	d53e      	bpl.n	8002568 <HAL_RCC_GetSysClockFreq+0xdc>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
 80024ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024ec:	220f      	movs	r2, #15
 80024ee:	fa92 f2a2 	rbit	r2, r2
 80024f2:	fab2 f282 	clz	r2, r2
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	40d3      	lsrs	r3, r2
 80024fc:	aa08      	add	r2, sp, #32
 80024fe:	4413      	add	r3, r2
 8002500:	f813 5c10 	ldrb.w	r5, [r3, #-16]
        if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8002504:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002506:	03db      	lsls	r3, r3, #15
 8002508:	d52c      	bpl.n	8002564 <HAL_RCC_GetSysClockFreq+0xd8>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> POSITION_VAL(RCC_CFGR2_PREDIV2)) + 1;
 800250a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800250c:	20f0      	movs	r0, #240	; 0xf0
 800250e:	fa90 f0a0 	rbit	r0, r0
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> POSITION_VAL(RCC_CFGR2_PLL2MUL)) + 2;
 8002512:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> POSITION_VAL(RCC_CFGR2_PREDIV2)) + 1;
 8002514:	fab0 f080 	clz	r0, r0
 8002518:	f44f 6470 	mov.w	r4, #3840	; 0xf00
 800251c:	fa94 f4a4 	rbit	r4, r4
 8002520:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002524:	40c2      	lsrs	r2, r0
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> POSITION_VAL(RCC_CFGR2_PLL2MUL)) + 2;
 8002526:	fab4 f484 	clz	r4, r4
          pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 800252a:	4815      	ldr	r0, [pc, #84]	; (8002580 <HAL_RCC_GetSysClockFreq+0xf4>)
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> POSITION_VAL(RCC_CFGR2_PREDIV2)) + 1;
 800252c:	3201      	adds	r2, #1
          pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 800252e:	fbb0 f2f2 	udiv	r2, r0, r2
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> POSITION_VAL(RCC_CFGR2_PLL2MUL)) + 2;
 8002532:	f403 6070 	and.w	r0, r3, #3840	; 0xf00
 8002536:	40e0      	lsrs	r0, r4
 8002538:	3002      	adds	r0, #2
          pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 800253a:	4350      	muls	r0, r2
          pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800253c:	fbb0 f0f5 	udiv	r0, r0, r5
 8002540:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002544:	4348      	muls	r0, r1
 8002546:	fa93 f3a3 	rbit	r3, r3
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> POSITION_VAL(RCC_CFGR_PLLMULL)])
 800254a:	fab3 f283 	clz	r2, r3
 800254e:	f44f 1350 	mov.w	r3, #3407872	; 0x340000
 8002552:	40d3      	lsrs	r3, r2
 8002554:	aa08      	add	r2, sp, #32
 8002556:	4413      	add	r3, r2
 8002558:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800255c:	4299      	cmp	r1, r3
 800255e:	d1b3      	bne.n	80024c8 <HAL_RCC_GetSysClockFreq+0x3c>
            pllclk = pllclk / 2;
 8002560:	0840      	lsrs	r0, r0, #1
 8002562:	e7b1      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x3c>
          pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8002564:	4806      	ldr	r0, [pc, #24]	; (8002580 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002566:	e7e9      	b.n	800253c <HAL_RCC_GetSysClockFreq+0xb0>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002568:	4806      	ldr	r0, [pc, #24]	; (8002584 <HAL_RCC_GetSysClockFreq+0xf8>)
 800256a:	4348      	muls	r0, r1
 800256c:	e7ac      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 800256e:	4804      	ldr	r0, [pc, #16]	; (8002580 <HAL_RCC_GetSysClockFreq+0xf4>)
  return sysclockfreq;
 8002570:	e7aa      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x3c>
 8002572:	bf00      	nop
 8002574:	08005248 	.word	0x08005248
 8002578:	40021000 	.word	0x40021000
 800257c:	007a1200 	.word	0x007a1200
 8002580:	00f42400 	.word	0x00f42400
 8002584:	003d0900 	.word	0x003d0900

08002588 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002588:	4a55      	ldr	r2, [pc, #340]	; (80026e0 <HAL_RCC_ClockConfig+0x158>)
{
 800258a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800258e:	6813      	ldr	r3, [r2, #0]
{
 8002590:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	428b      	cmp	r3, r1
{
 8002598:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800259a:	d330      	bcc.n	80025fe <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800259c:	6832      	ldr	r2, [r6, #0]
 800259e:	0794      	lsls	r4, r2, #30
 80025a0:	d43a      	bmi.n	8002618 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025a2:	07d0      	lsls	r0, r2, #31
 80025a4:	d440      	bmi.n	8002628 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80025a6:	4a4e      	ldr	r2, [pc, #312]	; (80026e0 <HAL_RCC_ClockConfig+0x158>)
 80025a8:	6813      	ldr	r3, [r2, #0]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	429d      	cmp	r5, r3
 80025b0:	f0c0 8084 	bcc.w	80026bc <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b4:	6832      	ldr	r2, [r6, #0]
 80025b6:	4c4b      	ldr	r4, [pc, #300]	; (80026e4 <HAL_RCC_ClockConfig+0x15c>)
 80025b8:	f012 0f04 	tst.w	r2, #4
 80025bc:	f040 8089 	bne.w	80026d2 <HAL_RCC_ClockConfig+0x14a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025c0:	0713      	lsls	r3, r2, #28
 80025c2:	d506      	bpl.n	80025d2 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025c4:	6863      	ldr	r3, [r4, #4]
 80025c6:	6932      	ldr	r2, [r6, #16]
 80025c8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80025cc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80025d0:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80025d2:	f7ff ff5b 	bl	800248c <HAL_RCC_GetSysClockFreq>
 80025d6:	6863      	ldr	r3, [r4, #4]
 80025d8:	22f0      	movs	r2, #240	; 0xf0
 80025da:	fa92 f2a2 	rbit	r2, r2
 80025de:	fab2 f282 	clz	r2, r2
 80025e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e6:	40d3      	lsrs	r3, r2
 80025e8:	4a3f      	ldr	r2, [pc, #252]	; (80026e8 <HAL_RCC_ClockConfig+0x160>)
 80025ea:	5cd3      	ldrb	r3, [r2, r3]
 80025ec:	40d8      	lsrs	r0, r3
 80025ee:	4b3f      	ldr	r3, [pc, #252]	; (80026ec <HAL_RCC_ClockConfig+0x164>)
 80025f0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80025f2:	2000      	movs	r0, #0
 80025f4:	f7fe fdae 	bl	8001154 <HAL_InitTick>
  return HAL_OK;
 80025f8:	2000      	movs	r0, #0
}
 80025fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fe:	6813      	ldr	r3, [r2, #0]
 8002600:	f023 0307 	bic.w	r3, r3, #7
 8002604:	430b      	orrs	r3, r1
 8002606:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002608:	6813      	ldr	r3, [r2, #0]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	4299      	cmp	r1, r3
 8002610:	d0c4      	beq.n	800259c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002612:	2001      	movs	r0, #1
 8002614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002618:	4932      	ldr	r1, [pc, #200]	; (80026e4 <HAL_RCC_ClockConfig+0x15c>)
 800261a:	68b0      	ldr	r0, [r6, #8]
 800261c:	684b      	ldr	r3, [r1, #4]
 800261e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002622:	4303      	orrs	r3, r0
 8002624:	604b      	str	r3, [r1, #4]
 8002626:	e7bc      	b.n	80025a2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002628:	6872      	ldr	r2, [r6, #4]
 800262a:	4c2e      	ldr	r4, [pc, #184]	; (80026e4 <HAL_RCC_ClockConfig+0x15c>)
 800262c:	2a01      	cmp	r2, #1
 800262e:	d128      	bne.n	8002682 <HAL_RCC_ClockConfig+0xfa>
 8002630:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002634:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002638:	6821      	ldr	r1, [r4, #0]
 800263a:	fa93 f3a3 	rbit	r3, r3
 800263e:	fab3 f383 	clz	r3, r3
 8002642:	f003 031f 	and.w	r3, r3, #31
 8002646:	fa21 f303 	lsr.w	r3, r1, r3
 800264a:	07d9      	lsls	r1, r3, #31
 800264c:	d5e1      	bpl.n	8002612 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800264e:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002650:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002654:	f023 0303 	bic.w	r3, r3, #3
 8002658:	431a      	orrs	r2, r3
 800265a:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 800265c:	f7fe fda6 	bl	80011ac <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002660:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002662:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002664:	2b01      	cmp	r3, #1
 8002666:	d112      	bne.n	800268e <HAL_RCC_ClockConfig+0x106>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002668:	6863      	ldr	r3, [r4, #4]
 800266a:	f003 030c 	and.w	r3, r3, #12
 800266e:	2b04      	cmp	r3, #4
 8002670:	d099      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002672:	f7fe fd9b 	bl	80011ac <HAL_GetTick>
 8002676:	1bc0      	subs	r0, r0, r7
 8002678:	4540      	cmp	r0, r8
 800267a:	d9f5      	bls.n	8002668 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 800267c:	2003      	movs	r0, #3
 800267e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002682:	2a02      	cmp	r2, #2
 8002684:	bf0c      	ite	eq
 8002686:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800268a:	2302      	movne	r3, #2
 800268c:	e7d2      	b.n	8002634 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800268e:	2b02      	cmp	r3, #2
 8002690:	d10f      	bne.n	80026b2 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002692:	6863      	ldr	r3, [r4, #4]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	2b08      	cmp	r3, #8
 800269a:	d084      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800269c:	f7fe fd86 	bl	80011ac <HAL_GetTick>
 80026a0:	1bc0      	subs	r0, r0, r7
 80026a2:	4540      	cmp	r0, r8
 80026a4:	d9f5      	bls.n	8002692 <HAL_RCC_ClockConfig+0x10a>
 80026a6:	e7e9      	b.n	800267c <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a8:	f7fe fd80 	bl	80011ac <HAL_GetTick>
 80026ac:	1bc0      	subs	r0, r0, r7
 80026ae:	4540      	cmp	r0, r8
 80026b0:	d8e4      	bhi.n	800267c <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80026b2:	6863      	ldr	r3, [r4, #4]
 80026b4:	f013 0f0c 	tst.w	r3, #12
 80026b8:	d1f6      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x120>
 80026ba:	e774      	b.n	80025a6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026bc:	6813      	ldr	r3, [r2, #0]
 80026be:	f023 0307 	bic.w	r3, r3, #7
 80026c2:	432b      	orrs	r3, r5
 80026c4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026c6:	6813      	ldr	r3, [r2, #0]
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	429d      	cmp	r5, r3
 80026ce:	d1a0      	bne.n	8002612 <HAL_RCC_ClockConfig+0x8a>
 80026d0:	e770      	b.n	80025b4 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d2:	6863      	ldr	r3, [r4, #4]
 80026d4:	68f1      	ldr	r1, [r6, #12]
 80026d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026da:	430b      	orrs	r3, r1
 80026dc:	6063      	str	r3, [r4, #4]
 80026de:	e76f      	b.n	80025c0 <HAL_RCC_ClockConfig+0x38>
 80026e0:	40022000 	.word	0x40022000
 80026e4:	40021000 	.word	0x40021000
 80026e8:	08005269 	.word	0x08005269
 80026ec:	20000008 	.word	0x20000008

080026f0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80026f0:	4b01      	ldr	r3, [pc, #4]	; (80026f8 <HAL_RCC_GetHCLKFreq+0x8>)
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	20000008 	.word	0x20000008

080026fc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80026fc:	4b08      	ldr	r3, [pc, #32]	; (8002720 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	fa92 f2a2 	rbit	r2, r2
 8002708:	fab2 f282 	clz	r2, r2
 800270c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002710:	40d3      	lsrs	r3, r2
 8002712:	4a04      	ldr	r2, [pc, #16]	; (8002724 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002714:	5cd3      	ldrb	r3, [r2, r3]
 8002716:	4a04      	ldr	r2, [pc, #16]	; (8002728 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002718:	6810      	ldr	r0, [r2, #0]
}    
 800271a:	40d8      	lsrs	r0, r3
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40021000 	.word	0x40021000
 8002724:	08005279 	.word	0x08005279
 8002728:	20000008 	.word	0x20000008

0800272c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800272c:	4b08      	ldr	r3, [pc, #32]	; (8002750 <HAL_RCC_GetPCLK2Freq+0x24>)
 800272e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	fa92 f2a2 	rbit	r2, r2
 8002738:	fab2 f282 	clz	r2, r2
 800273c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002740:	40d3      	lsrs	r3, r2
 8002742:	4a04      	ldr	r2, [pc, #16]	; (8002754 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002744:	5cd3      	ldrb	r3, [r2, r3]
 8002746:	4a04      	ldr	r2, [pc, #16]	; (8002758 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002748:	6810      	ldr	r0, [r2, #0]
} 
 800274a:	40d8      	lsrs	r0, r3
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	08005279 	.word	0x08005279
 8002758:	20000008 	.word	0x20000008

0800275c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800275c:	6803      	ldr	r3, [r0, #0]
{
 800275e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002762:	f013 0f01 	tst.w	r3, #1
{
 8002766:	4605      	mov	r5, r0
 8002768:	4c6c      	ldr	r4, [pc, #432]	; (800291c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800276a:	d01d      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800276c:	69e3      	ldr	r3, [r4, #28]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 800276e:	4e6c      	ldr	r6, [pc, #432]	; (8002920 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002774:	61e3      	str	r3, [r4, #28]
 8002776:	69e3      	ldr	r3, [r4, #28]
 8002778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002780:	6833      	ldr	r3, [r6, #0]
 8002782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002786:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002788:	f7fe fd10 	bl	80011ac <HAL_GetTick>
 800278c:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800278e:	6833      	ldr	r3, [r6, #0]
 8002790:	05d8      	lsls	r0, r3, #23
 8002792:	d536      	bpl.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0xa6>
        return HAL_TIMEOUT;
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002794:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002796:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800279a:	d13b      	bne.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0xb8>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800279c:	6a23      	ldr	r3, [r4, #32]
 800279e:	686a      	ldr	r2, [r5, #4]
 80027a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027a4:	4313      	orrs	r3, r2
 80027a6:	6223      	str	r3, [r4, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027a8:	682a      	ldr	r2, [r5, #0]
 80027aa:	0793      	lsls	r3, r2, #30
 80027ac:	d505      	bpl.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027ae:	6863      	ldr	r3, [r4, #4]
 80027b0:	68a9      	ldr	r1, [r5, #8]
 80027b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80027b6:	430b      	orrs	r3, r1
 80027b8:	6063      	str	r3, [r4, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80027ba:	0757      	lsls	r7, r2, #29
 80027bc:	d505      	bpl.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80027be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027c0:	68e9      	ldr	r1, [r5, #12]
 80027c2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80027c6:	430b      	orrs	r3, r1
 80027c8:	62e3      	str	r3, [r4, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80027ca:	0716      	lsls	r6, r2, #28
 80027cc:	d505      	bpl.n	80027da <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
    
    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80027ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027d0:	692a      	ldr	r2, [r5, #16]
 80027d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027d6:	4313      	orrs	r3, r2
 80027d8:	62e3      	str	r3, [r4, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/ 
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80027da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027dc:	0398      	lsls	r0, r3, #14
 80027de:	f100 8090 	bmi.w	8002902 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80027e2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80027e4:	0359      	lsls	r1, r3, #13
 80027e6:	f100 808c 	bmi.w	8002902 <HAL_RCCEx_PeriphCLKConfig+0x1a6>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80027ea:	6828      	ldr	r0, [r5, #0]
 80027ec:	f010 0010 	ands.w	r0, r0, #16
 80027f0:	d00d      	beq.n	800280e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027f2:	6863      	ldr	r3, [r4, #4]
 80027f4:	69ea      	ldr	r2, [r5, #28]
 80027f6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80027fa:	4313      	orrs	r3, r2
 80027fc:	6063      	str	r3, [r4, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80027fe:	2000      	movs	r0, #0
 8002800:	e005      	b.n	800280e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7fe fcd3 	bl	80011ac <HAL_GetTick>
 8002806:	1bc0      	subs	r0, r0, r7
 8002808:	2864      	cmp	r0, #100	; 0x64
 800280a:	d9c0      	bls.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x32>
        return HAL_TIMEOUT;
 800280c:	2003      	movs	r0, #3
}
 800280e:	b003      	add	sp, #12
 8002810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002814:	686a      	ldr	r2, [r5, #4]
 8002816:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800281a:	4293      	cmp	r3, r2
 800281c:	d0be      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x40>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800281e:	6a21      	ldr	r1, [r4, #32]
 8002820:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002824:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8002828:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800282c:	2701      	movs	r7, #1
 800282e:	fab2 f282 	clz	r2, r2
 8002832:	483c      	ldr	r0, [pc, #240]	; (8002924 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002834:	f840 7022 	str.w	r7, [r0, r2, lsl #2]
 8002838:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800283c:	2200      	movs	r2, #0
 800283e:	fab3 f383 	clz	r3, r3
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002842:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002844:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      RCC->BDCR = temp_reg;
 8002848:	6226      	str	r6, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800284a:	d5a7      	bpl.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x40>
        tickstart = HAL_GetTick();
 800284c:	f7fe fcae 	bl	80011ac <HAL_GetTick>
 8002850:	2602      	movs	r6, #2
 8002852:	4680      	mov	r8, r0
 8002854:	4637      	mov	r7, r6
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002856:	f241 3988 	movw	r9, #5000	; 0x1388
 800285a:	fa96 f3a6 	rbit	r3, r6
 800285e:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002862:	b18b      	cbz	r3, 8002888 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002864:	6a22      	ldr	r2, [r4, #32]
 8002866:	fa97 f3a7 	rbit	r3, r7
 800286a:	fab3 f383 	clz	r3, r3
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	fa22 f303 	lsr.w	r3, r2, r3
 8002876:	07da      	lsls	r2, r3, #31
 8002878:	d490      	bmi.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x40>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287a:	f7fe fc97 	bl	80011ac <HAL_GetTick>
 800287e:	eba0 0008 	sub.w	r0, r0, r8
 8002882:	4548      	cmp	r0, r9
 8002884:	d9e9      	bls.n	800285a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002886:	e7c1      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0xb0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002888:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800288a:	e7ec      	b.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x10a>
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	69a9      	ldr	r1, [r5, #24]
 8002890:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8002894:	d004      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x144>
        (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8002896:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002898:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 800289c:	428a      	cmp	r2, r1
 800289e:	d13a      	bne.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80028a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028a6:	430b      	orrs	r3, r1
 80028a8:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80028aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028ac:	696a      	ldr	r2, [r5, #20]
 80028ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028b2:	4313      	orrs	r3, r2
 80028b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80028ba:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_PLLI2S_ENABLE();
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	2201      	movs	r2, #1
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80028ca:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80028ce:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80028d0:	f7fe fc6c 	bl	80011ac <HAL_GetTick>
 80028d4:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
 80028d8:	4607      	mov	r7, r0
 80028da:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80028de:	6822      	ldr	r2, [r4, #0]
 80028e0:	fa96 f3a6 	rbit	r3, r6
 80028e4:	fab3 f383 	clz	r3, r3
 80028e8:	f003 031f 	and.w	r3, r3, #31
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
 80028f0:	07da      	lsls	r2, r3, #31
 80028f2:	f53f af7a 	bmi.w	80027ea <HAL_RCCEx_PeriphCLKConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80028f6:	f7fe fc59 	bl	80011ac <HAL_GetTick>
 80028fa:	1bc0      	subs	r0, r0, r7
 80028fc:	2864      	cmp	r0, #100	; 0x64
 80028fe:	d9ec      	bls.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8002900:	e784      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	d5c1      	bpl.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x130>
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8002908:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800290a:	696a      	ldr	r2, [r5, #20]
 800290c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002910:	4293      	cmp	r3, r2
 8002912:	f43f af6a 	beq.w	80027ea <HAL_RCCEx_PeriphCLKConfig+0x8e>
        return HAL_ERROR;
 8002916:	2001      	movs	r0, #1
 8002918:	e779      	b.n	800280e <HAL_RCCEx_PeriphCLKConfig+0xb2>
 800291a:	bf00      	nop
 800291c:	40021000 	.word	0x40021000
 8002920:	40007000 	.word	0x40007000
 8002924:	42420400 	.word	0x42420400

08002928 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002928:	6a03      	ldr	r3, [r0, #32]
{
 800292a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800292c:	f023 0301 	bic.w	r3, r3, #1
 8002930:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002932:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002934:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002936:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002938:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800293a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800293e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002940:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002942:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002946:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002948:	4d0a      	ldr	r5, [pc, #40]	; (8002974 <TIM_OC1_SetConfig+0x4c>)
 800294a:	42a8      	cmp	r0, r5
 800294c:	d10b      	bne.n	8002966 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800294e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002950:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002954:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002956:	698e      	ldr	r6, [r1, #24]
 8002958:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800295a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800295e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002960:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002964:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002966:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002968:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800296a:	684a      	ldr	r2, [r1, #4]
 800296c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800296e:	6203      	str	r3, [r0, #32]
 8002970:	bd70      	pop	{r4, r5, r6, pc}
 8002972:	bf00      	nop
 8002974:	40012c00 	.word	0x40012c00

08002978 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002978:	6a03      	ldr	r3, [r0, #32]
{
 800297a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800297c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002980:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002982:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002984:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002986:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002988:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800298a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800298e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002990:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002992:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002996:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800299a:	4d0b      	ldr	r5, [pc, #44]	; (80029c8 <TIM_OC3_SetConfig+0x50>)
 800299c:	42a8      	cmp	r0, r5
 800299e:	d10d      	bne.n	80029bc <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80029a0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80029a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80029a6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80029aa:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 80029ac:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80029ae:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80029b2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80029b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80029b8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029bc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029be:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80029c0:	684a      	ldr	r2, [r1, #4]
 80029c2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029c4:	6203      	str	r3, [r0, #32]
 80029c6:	bd70      	pop	{r4, r5, r6, pc}
 80029c8:	40012c00 	.word	0x40012c00

080029cc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029cc:	6a03      	ldr	r3, [r0, #32]
{
 80029ce:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029d4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029d6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80029da:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80029dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80029de:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 80029e2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 80029e6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80029e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12);
 80029ec:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80029f0:	4d06      	ldr	r5, [pc, #24]	; (8002a0c <TIM_OC4_SetConfig+0x40>)
 80029f2:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80029f4:	bf02      	ittt	eq
 80029f6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80029f8:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80029fc:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a00:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a02:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a04:	684a      	ldr	r2, [r1, #4]
 8002a06:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a08:	6203      	str	r3, [r0, #32]
 8002a0a:	bd30      	pop	{r4, r5, pc}
 8002a0c:	40012c00 	.word	0x40012c00

08002a10 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a10:	6803      	ldr	r3, [r0, #0]
}
 8002a12:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	f042 0201 	orr.w	r2, r2, #1
 8002a1a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]
}
 8002a24:	4770      	bx	lr

08002a26 <HAL_TIM_OC_MspInit>:
 8002a26:	4770      	bx	lr

08002a28 <HAL_TIM_PWM_MspInit>:
 8002a28:	4770      	bx	lr

08002a2a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002a2a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8002a2e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	f04f 0302 	mov.w	r3, #2
 8002a36:	d01c      	beq.n	8002a72 <HAL_TIM_ConfigClockSource+0x48>
 8002a38:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002a3a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 8002a3e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002a40:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8002a44:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a46:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002a4a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002a4e:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002a50:	680a      	ldr	r2, [r1, #0]
 8002a52:	2a40      	cmp	r2, #64	; 0x40
 8002a54:	d079      	beq.n	8002b4a <HAL_TIM_ConfigClockSource+0x120>
 8002a56:	d819      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x62>
 8002a58:	2a10      	cmp	r2, #16
 8002a5a:	f000 8093 	beq.w	8002b84 <HAL_TIM_ConfigClockSource+0x15a>
 8002a5e:	d80a      	bhi.n	8002a76 <HAL_TIM_ConfigClockSource+0x4c>
 8002a60:	2a00      	cmp	r2, #0
 8002a62:	f000 8089 	beq.w	8002b78 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8002a66:	2301      	movs	r3, #1
 8002a68:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002a72:	4618      	mov	r0, r3
}
 8002a74:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002a76:	2a20      	cmp	r2, #32
 8002a78:	f000 808a 	beq.w	8002b90 <HAL_TIM_ConfigClockSource+0x166>
 8002a7c:	2a30      	cmp	r2, #48	; 0x30
 8002a7e:	d1f2      	bne.n	8002a66 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002a80:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a82:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002a86:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8002a8a:	e036      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8002a8c:	2a70      	cmp	r2, #112	; 0x70
 8002a8e:	d036      	beq.n	8002afe <HAL_TIM_ConfigClockSource+0xd4>
 8002a90:	d81b      	bhi.n	8002aca <HAL_TIM_ConfigClockSource+0xa0>
 8002a92:	2a50      	cmp	r2, #80	; 0x50
 8002a94:	d042      	beq.n	8002b1c <HAL_TIM_ConfigClockSource+0xf2>
 8002a96:	2a60      	cmp	r2, #96	; 0x60
 8002a98:	d1e5      	bne.n	8002a66 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a9a:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a9c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a9e:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aa2:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002aa4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aa6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002aa8:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002aaa:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002aae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8002ab2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12);
 8002ab6:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002aba:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002abc:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002abe:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002ac0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002ac4:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002ac8:	e017      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8002aca:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002ace:	d011      	beq.n	8002af4 <HAL_TIM_ConfigClockSource+0xca>
 8002ad0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002ad4:	d1c7      	bne.n	8002a66 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002ad6:	688a      	ldr	r2, [r1, #8]
 8002ad8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002ada:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002adc:	68c9      	ldr	r1, [r1, #12]
 8002ade:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ae0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002ae4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002ae8:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aea:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002af2:	e002      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	e7b3      	b.n	8002a66 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002afe:	688a      	ldr	r2, [r1, #8]
 8002b00:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002b02:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002b04:	68c9      	ldr	r1, [r1, #12]
 8002b06:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b08:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002b0c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b10:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002b12:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002b14:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b16:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8002b1a:	e7ee      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b1c:	684c      	ldr	r4, [r1, #4]
 8002b1e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002b20:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b22:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b24:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b28:	f025 0501 	bic.w	r5, r5, #1
 8002b2c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b2e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002b30:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b32:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002b36:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b3c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002b3e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002b40:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002b44:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002b48:	e7d7      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b4a:	684c      	ldr	r4, [r1, #4]
 8002b4c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002b4e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b50:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b52:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b56:	f025 0501 	bic.w	r5, r5, #1
 8002b5a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b5c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002b5e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b60:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002b64:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002b68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b6a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002b6c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002b6e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002b72:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002b76:	e7c0      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002b78:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002b7a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002b7e:	f042 0207 	orr.w	r2, r2, #7
 8002b82:	e7ba      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002b84:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002b86:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002b8a:	f042 0217 	orr.w	r2, r2, #23
 8002b8e:	e7b4      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002b90:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002b92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002b96:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8002b9a:	e7ae      	b.n	8002afa <HAL_TIM_ConfigClockSource+0xd0>

08002b9c <HAL_TIM_OC_DelayElapsedCallback>:
 8002b9c:	4770      	bx	lr

08002b9e <HAL_TIM_IC_CaptureCallback>:
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002ba0:	4770      	bx	lr

08002ba2 <HAL_TIM_TriggerCallback>:
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ba4:	6803      	ldr	r3, [r0, #0]
{
 8002ba6:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ba8:	691a      	ldr	r2, [r3, #16]
{
 8002baa:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bac:	0791      	lsls	r1, r2, #30
 8002bae:	d50e      	bpl.n	8002bce <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	0792      	lsls	r2, r2, #30
 8002bb4:	d50b      	bpl.n	8002bce <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bb6:	f06f 0202 	mvn.w	r2, #2
 8002bba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bbc:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002bbe:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bc0:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002bc2:	079b      	lsls	r3, r3, #30
 8002bc4:	d077      	beq.n	8002cb6 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002bc6:	f7ff ffea 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	691a      	ldr	r2, [r3, #16]
 8002bd2:	0750      	lsls	r0, r2, #29
 8002bd4:	d510      	bpl.n	8002bf8 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002bd6:	68da      	ldr	r2, [r3, #12]
 8002bd8:	0751      	lsls	r1, r2, #29
 8002bda:	d50d      	bpl.n	8002bf8 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bdc:	f06f 0204 	mvn.w	r2, #4
 8002be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002be2:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002be4:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002be6:	7622      	strb	r2, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002be8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002bec:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002bee:	d068      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf0:	f7ff ffd5 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bf8:	6823      	ldr	r3, [r4, #0]
 8002bfa:	691a      	ldr	r2, [r3, #16]
 8002bfc:	0712      	lsls	r2, r2, #28
 8002bfe:	d50f      	bpl.n	8002c20 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002c00:	68da      	ldr	r2, [r3, #12]
 8002c02:	0710      	lsls	r0, r2, #28
 8002c04:	d50c      	bpl.n	8002c20 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c06:	f06f 0208 	mvn.w	r2, #8
 8002c0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c0c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002c0e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c10:	7622      	strb	r2, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002c12:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002c14:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002c16:	d05a      	beq.n	8002cce <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c18:	f7ff ffc1 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c20:	6823      	ldr	r3, [r4, #0]
 8002c22:	691a      	ldr	r2, [r3, #16]
 8002c24:	06d2      	lsls	r2, r2, #27
 8002c26:	d510      	bpl.n	8002c4a <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	06d0      	lsls	r0, r2, #27
 8002c2c:	d50d      	bpl.n	8002c4a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c2e:	f06f 0210 	mvn.w	r2, #16
 8002c32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c34:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002c36:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c38:	7622      	strb	r2, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002c3a:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002c40:	d04b      	beq.n	8002cda <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c42:	f7ff ffac 	bl	8002b9e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c46:	2300      	movs	r3, #0
 8002c48:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c4a:	6823      	ldr	r3, [r4, #0]
 8002c4c:	691a      	ldr	r2, [r3, #16]
 8002c4e:	07d1      	lsls	r1, r2, #31
 8002c50:	d508      	bpl.n	8002c64 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002c52:	68da      	ldr	r2, [r3, #12]
 8002c54:	07d2      	lsls	r2, r2, #31
 8002c56:	d505      	bpl.n	8002c64 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c58:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c5c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c5e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c60:	f000 fe7e 	bl	8003960 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	691a      	ldr	r2, [r3, #16]
 8002c68:	0610      	lsls	r0, r2, #24
 8002c6a:	d508      	bpl.n	8002c7e <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	0611      	lsls	r1, r2, #24
 8002c70:	d505      	bpl.n	8002c7e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c72:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002c76:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c78:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002c7a:	f000 f9c0 	bl	8002ffe <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	691a      	ldr	r2, [r3, #16]
 8002c82:	0652      	lsls	r2, r2, #25
 8002c84:	d508      	bpl.n	8002c98 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	0650      	lsls	r0, r2, #25
 8002c8a:	d505      	bpl.n	8002c98 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002c90:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c92:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002c94:	f7ff ff85 	bl	8002ba2 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	691a      	ldr	r2, [r3, #16]
 8002c9c:	0691      	lsls	r1, r2, #26
 8002c9e:	d522      	bpl.n	8002ce6 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	0692      	lsls	r2, r2, #26
 8002ca4:	d51f      	bpl.n	8002ce6 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ca6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002caa:	4620      	mov	r0, r4
}
 8002cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cb0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002cb2:	f000 b9a3 	b.w	8002ffc <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cb6:	f7ff ff71 	bl	8002b9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cba:	4620      	mov	r0, r4
 8002cbc:	f7ff ff70 	bl	8002ba0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cc0:	e783      	b.n	8002bca <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc2:	f7ff ff6b 	bl	8002b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	f7ff ff6a 	bl	8002ba0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ccc:	e792      	b.n	8002bf4 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cce:	f7ff ff65 	bl	8002b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	f7ff ff64 	bl	8002ba0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cd8:	e7a0      	b.n	8002c1c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cda:	f7ff ff5f 	bl	8002b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cde:	4620      	mov	r0, r4
 8002ce0:	f7ff ff5e 	bl	8002ba0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ce4:	e7af      	b.n	8002c46 <HAL_TIM_IRQHandler+0xa2>
 8002ce6:	bd10      	pop	{r4, pc}

08002ce8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ce8:	4a1c      	ldr	r2, [pc, #112]	; (8002d5c <TIM_Base_SetConfig+0x74>)
  tmpcr1 = TIMx->CR1;
 8002cea:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cec:	4290      	cmp	r0, r2
 8002cee:	d00e      	beq.n	8002d0e <TIM_Base_SetConfig+0x26>
 8002cf0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002cf4:	d00b      	beq.n	8002d0e <TIM_Base_SetConfig+0x26>
 8002cf6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002cfa:	4290      	cmp	r0, r2
 8002cfc:	d007      	beq.n	8002d0e <TIM_Base_SetConfig+0x26>
 8002cfe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d02:	4290      	cmp	r0, r2
 8002d04:	d003      	beq.n	8002d0e <TIM_Base_SetConfig+0x26>
 8002d06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d0a:	4290      	cmp	r0, r2
 8002d0c:	d119      	bne.n	8002d42 <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= Structure->CounterMode;
 8002d0e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d14:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d16:	4a11      	ldr	r2, [pc, #68]	; (8002d5c <TIM_Base_SetConfig+0x74>)
 8002d18:	4290      	cmp	r0, r2
 8002d1a:	d00e      	beq.n	8002d3a <TIM_Base_SetConfig+0x52>
 8002d1c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d20:	d00b      	beq.n	8002d3a <TIM_Base_SetConfig+0x52>
 8002d22:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d26:	4290      	cmp	r0, r2
 8002d28:	d007      	beq.n	8002d3a <TIM_Base_SetConfig+0x52>
 8002d2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d2e:	4290      	cmp	r0, r2
 8002d30:	d003      	beq.n	8002d3a <TIM_Base_SetConfig+0x52>
 8002d32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d36:	4290      	cmp	r0, r2
 8002d38:	d103      	bne.n	8002d42 <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d3a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d40:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002d42:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d44:	688b      	ldr	r3, [r1, #8]
 8002d46:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002d48:	680b      	ldr	r3, [r1, #0]
 8002d4a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d4c:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <TIM_Base_SetConfig+0x74>)
 8002d4e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002d50:	bf04      	itt	eq
 8002d52:	690b      	ldreq	r3, [r1, #16]
 8002d54:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002d56:	2301      	movs	r3, #1
 8002d58:	6143      	str	r3, [r0, #20]
 8002d5a:	4770      	bx	lr
 8002d5c:	40012c00 	.word	0x40012c00

08002d60 <HAL_TIM_Base_Init>:
{
 8002d60:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002d62:	4604      	mov	r4, r0
 8002d64:	b1a0      	cbz	r0, 8002d90 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002d66:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002d6a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d6e:	b91b      	cbnz	r3, 8002d78 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002d70:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8002d74:	f001 fcc6 	bl	8004704 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002d78:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d7a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002d7c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d80:	1d21      	adds	r1, r4, #4
 8002d82:	f7ff ffb1 	bl	8002ce8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002d86:	2301      	movs	r3, #1
  return HAL_OK;
 8002d88:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002d8a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002d8e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d90:	2001      	movs	r0, #1
}
 8002d92:	bd10      	pop	{r4, pc}

08002d94 <HAL_TIM_OC_Init>:
{
 8002d94:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002d96:	4604      	mov	r4, r0
 8002d98:	b1a0      	cbz	r0, 8002dc4 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002d9a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002d9e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002da2:	b91b      	cbnz	r3, 8002dac <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002da4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OC_MspInit(htim);
 8002da8:	f7ff fe3d 	bl	8002a26 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002dac:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002dae:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002db0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002db4:	1d21      	adds	r1, r4, #4
 8002db6:	f7ff ff97 	bl	8002ce8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002dba:	2301      	movs	r3, #1
  return HAL_OK;
 8002dbc:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002dbe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002dc2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002dc4:	2001      	movs	r0, #1
}
 8002dc6:	bd10      	pop	{r4, pc}

08002dc8 <HAL_TIM_PWM_Init>:
{
 8002dc8:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002dca:	4604      	mov	r4, r0
 8002dcc:	b1a0      	cbz	r0, 8002df8 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002dce:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002dd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002dd6:	b91b      	cbnz	r3, 8002de0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002dd8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8002ddc:	f7ff fe24 	bl	8002a28 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002de0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002de2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002de4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002de8:	1d21      	adds	r1, r4, #4
 8002dea:	f7ff ff7d 	bl	8002ce8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002dee:	2301      	movs	r3, #1
  return HAL_OK;
 8002df0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002df2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002df6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002df8:	2001      	movs	r0, #1
}
 8002dfa:	bd10      	pop	{r4, pc}

08002dfc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dfc:	6a03      	ldr	r3, [r0, #32]
{
 8002dfe:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e00:	f023 0310 	bic.w	r3, r3, #16
 8002e04:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002e06:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002e08:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002e0a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002e0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002e0e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002e12:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002e16:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002e18:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002e1c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e20:	4d0b      	ldr	r5, [pc, #44]	; (8002e50 <TIM_OC2_SetConfig+0x54>)
 8002e22:	42a8      	cmp	r0, r5
 8002e24:	d10d      	bne.n	8002e42 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002e26:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002e2c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002e30:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002e32:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e34:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002e38:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002e3e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002e42:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002e44:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002e46:	684a      	ldr	r2, [r1, #4]
 8002e48:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002e4a:	6203      	str	r3, [r0, #32]
 8002e4c:	bd70      	pop	{r4, r5, r6, pc}
 8002e4e:	bf00      	nop
 8002e50:	40012c00 	.word	0x40012c00

08002e54 <HAL_TIM_OC_ConfigChannel>:
{
 8002e54:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002e56:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8002e5a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	f04f 0002 	mov.w	r0, #2
 8002e62:	d018      	beq.n	8002e96 <HAL_TIM_OC_ConfigChannel+0x42>
 8002e64:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002e66:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_LOCK(htim);
 8002e6a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002e6e:	461d      	mov	r5, r3
  switch (Channel)
 8002e70:	2a0c      	cmp	r2, #12
 8002e72:	d80b      	bhi.n	8002e8c <HAL_TIM_OC_ConfigChannel+0x38>
 8002e74:	e8df f002 	tbb	[pc, r2]
 8002e78:	0a0a0a07 	.word	0x0a0a0a07
 8002e7c:	0a0a0a10 	.word	0x0a0a0a10
 8002e80:	0a0a0a14 	.word	0x0a0a0a14
 8002e84:	18          	.byte	0x18
 8002e85:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e86:	6820      	ldr	r0, [r4, #0]
 8002e88:	f7ff fd4e 	bl	8002928 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 8002e8c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002e8e:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002e92:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002e96:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e98:	6820      	ldr	r0, [r4, #0]
 8002e9a:	f7ff ffaf 	bl	8002dfc <TIM_OC2_SetConfig>
    break;
 8002e9e:	e7f5      	b.n	8002e8c <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ea0:	6820      	ldr	r0, [r4, #0]
 8002ea2:	f7ff fd69 	bl	8002978 <TIM_OC3_SetConfig>
    break;
 8002ea6:	e7f1      	b.n	8002e8c <HAL_TIM_OC_ConfigChannel+0x38>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ea8:	6820      	ldr	r0, [r4, #0]
 8002eaa:	f7ff fd8f 	bl	80029cc <TIM_OC4_SetConfig>
    break;
 8002eae:	e7ed      	b.n	8002e8c <HAL_TIM_OC_ConfigChannel+0x38>

08002eb0 <HAL_TIM_PWM_ConfigChannel>:
{
 8002eb0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002eb2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8002eb6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	f04f 0002 	mov.w	r0, #2
 8002ebe:	d025      	beq.n	8002f0c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002ec0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_LOCK(htim);
 8002ec6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  switch (Channel)
 8002eca:	2a0c      	cmp	r2, #12
 8002ecc:	d818      	bhi.n	8002f00 <HAL_TIM_PWM_ConfigChannel+0x50>
 8002ece:	e8df f002 	tbb	[pc, r2]
 8002ed2:	1707      	.short	0x1707
 8002ed4:	171e1717 	.word	0x171e1717
 8002ed8:	172f1717 	.word	0x172f1717
 8002edc:	1717      	.short	0x1717
 8002ede:	40          	.byte	0x40
 8002edf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ee0:	6820      	ldr	r0, [r4, #0]
 8002ee2:	f7ff fd21 	bl	8002928 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ee6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ee8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002eea:	699a      	ldr	r2, [r3, #24]
 8002eec:	f042 0208 	orr.w	r2, r2, #8
 8002ef0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ef2:	699a      	ldr	r2, [r3, #24]
 8002ef4:	f022 0204 	bic.w	r2, r2, #4
 8002ef8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002efa:	699a      	ldr	r2, [r3, #24]
 8002efc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002efe:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002f00:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002f02:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002f04:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8002f08:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002f0c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f0e:	6820      	ldr	r0, [r4, #0]
 8002f10:	f7ff ff74 	bl	8002dfc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f14:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002f16:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f18:	699a      	ldr	r2, [r3, #24]
 8002f1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002f28:	699a      	ldr	r2, [r3, #24]
 8002f2a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002f2e:	e7e6      	b.n	8002efe <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f30:	6820      	ldr	r0, [r4, #0]
 8002f32:	f7ff fd21 	bl	8002978 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f36:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f38:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f3a:	69da      	ldr	r2, [r3, #28]
 8002f3c:	f042 0208 	orr.w	r2, r2, #8
 8002f40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f42:	69da      	ldr	r2, [r3, #28]
 8002f44:	f022 0204 	bic.w	r2, r2, #4
 8002f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f4a:	69da      	ldr	r2, [r3, #28]
 8002f4c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002f4e:	61da      	str	r2, [r3, #28]
    break;
 8002f50:	e7d6      	b.n	8002f00 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f52:	6820      	ldr	r0, [r4, #0]
 8002f54:	f7ff fd3a 	bl	80029cc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f58:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002f5a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f5c:	69da      	ldr	r2, [r3, #28]
 8002f5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f62:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f64:	69da      	ldr	r2, [r3, #28]
 8002f66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002f72:	e7ec      	b.n	8002f4e <HAL_TIM_PWM_ConfigChannel+0x9e>

08002f74 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f74:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002f76:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f78:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8002f7a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002f7c:	ea23 0304 	bic.w	r3, r3, r4
 8002f80:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002f82:	6a03      	ldr	r3, [r0, #32]
 8002f84:	408a      	lsls	r2, r1
 8002f86:	431a      	orrs	r2, r3
 8002f88:	6202      	str	r2, [r0, #32]
 8002f8a:	bd10      	pop	{r4, pc}

08002f8c <HAL_TIM_PWM_Start>:
{
 8002f8c:	b510      	push	{r4, lr}
 8002f8e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f90:	2201      	movs	r2, #1
 8002f92:	6800      	ldr	r0, [r0, #0]
 8002f94:	f7ff ffee 	bl	8002f74 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	4a06      	ldr	r2, [pc, #24]	; (8002fb4 <HAL_TIM_PWM_Start+0x28>)
}
 8002f9c:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f9e:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8002fa0:	bf02      	ittt	eq
 8002fa2:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002fa4:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8002fa8:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
}
 8002fb2:	bd10      	pop	{r4, pc}
 8002fb4:	40012c00 	.word	0x40012c00

08002fb8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002fb8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
{
 8002fbc:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	f04f 0302 	mov.w	r3, #2
 8002fc4:	d018      	beq.n	8002ff8 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002fc6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002fca:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002fcc:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002fce:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002fd0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002fd2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002fd6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	4322      	orrs	r2, r4
 8002fdc:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fe4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002fec:	2301      	movs	r3, #1
 8002fee:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002ff8:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002ffa:	bd10      	pop	{r4, pc}

08002ffc <HAL_TIMEx_CommutationCallback>:
 8002ffc:	4770      	bx	lr

08002ffe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ffe:	4770      	bx	lr

08003000 <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003004:	6805      	ldr	r5, [r0, #0]
 8003006:	68c2      	ldr	r2, [r0, #12]
 8003008:	692b      	ldr	r3, [r5, #16]
  /*------- UART-associated USART registers setting : CR1 Configuration ------*/
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 800300a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800300c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003010:	4313      	orrs	r3, r2
 8003012:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8003014:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8003016:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8003018:	430b      	orrs	r3, r1
 800301a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800301c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8003020:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
 8003024:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8003026:	4313      	orrs	r3, r2
 8003028:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800302a:	696b      	ldr	r3, [r5, #20]
 800302c:	6982      	ldr	r2, [r0, #24]
 800302e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003032:	4313      	orrs	r3, r2
 8003034:	616b      	str	r3, [r5, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 8003036:	4b40      	ldr	r3, [pc, #256]	; (8003138 <UART_SetConfig+0x138>)
{
 8003038:	4681      	mov	r9, r0
  if((huart->Instance == USART1))
 800303a:	429d      	cmp	r5, r3
 800303c:	f04f 0419 	mov.w	r4, #25
 8003040:	d146      	bne.n	80030d0 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003042:	f7ff fb73 	bl	800272c <HAL_RCC_GetPCLK2Freq>
 8003046:	fb04 f300 	mul.w	r3, r4, r0
 800304a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800304e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8003052:	00b6      	lsls	r6, r6, #2
 8003054:	fbb3 f3f6 	udiv	r3, r3, r6
 8003058:	fbb3 f3f8 	udiv	r3, r3, r8
 800305c:	011e      	lsls	r6, r3, #4
 800305e:	f7ff fb65 	bl	800272c <HAL_RCC_GetPCLK2Freq>
 8003062:	4360      	muls	r0, r4
 8003064:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	fbb0 f7f3 	udiv	r7, r0, r3
 800306e:	f7ff fb5d 	bl	800272c <HAL_RCC_GetPCLK2Freq>
 8003072:	4360      	muls	r0, r4
 8003074:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	fbb0 f3f3 	udiv	r3, r0, r3
 800307e:	fbb3 f3f8 	udiv	r3, r3, r8
 8003082:	fb08 7313 	mls	r3, r8, r3, r7
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	3332      	adds	r3, #50	; 0x32
 800308a:	fbb3 f3f8 	udiv	r3, r3, r8
 800308e:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8003092:	f7ff fb4b 	bl	800272c <HAL_RCC_GetPCLK2Freq>
 8003096:	4360      	muls	r0, r4
 8003098:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800309c:	0092      	lsls	r2, r2, #2
 800309e:	fbb0 faf2 	udiv	sl, r0, r2
 80030a2:	f7ff fb43 	bl	800272c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80030a6:	4360      	muls	r0, r4
 80030a8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80030b2:	fbb3 f3f8 	udiv	r3, r3, r8
 80030b6:	fb08 a313 	mls	r3, r8, r3, sl
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	3332      	adds	r3, #50	; 0x32
 80030be:	fbb3 f3f8 	udiv	r3, r3, r8
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	433b      	orrs	r3, r7
 80030c8:	4433      	add	r3, r6
 80030ca:	60ab      	str	r3, [r5, #8]
 80030cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030d0:	f7ff fb14 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 80030d4:	fb04 f300 	mul.w	r3, r4, r0
 80030d8:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80030dc:	f04f 0864 	mov.w	r8, #100	; 0x64
 80030e0:	00b6      	lsls	r6, r6, #2
 80030e2:	fbb3 f3f6 	udiv	r3, r3, r6
 80030e6:	fbb3 f3f8 	udiv	r3, r3, r8
 80030ea:	011e      	lsls	r6, r3, #4
 80030ec:	f7ff fb06 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 80030f0:	4360      	muls	r0, r4
 80030f2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	fbb0 f7f3 	udiv	r7, r0, r3
 80030fc:	f7ff fafe 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8003100:	4360      	muls	r0, r4
 8003102:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	fbb0 f3f3 	udiv	r3, r0, r3
 800310c:	fbb3 f3f8 	udiv	r3, r3, r8
 8003110:	fb08 7313 	mls	r3, r8, r3, r7
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	3332      	adds	r3, #50	; 0x32
 8003118:	fbb3 f3f8 	udiv	r3, r3, r8
 800311c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8003120:	f7ff faec 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8003124:	4360      	muls	r0, r4
 8003126:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800312a:	0092      	lsls	r2, r2, #2
 800312c:	fbb0 faf2 	udiv	sl, r0, r2
 8003130:	f7ff fae4 	bl	80026fc <HAL_RCC_GetPCLK1Freq>
 8003134:	e7b7      	b.n	80030a6 <UART_SetConfig+0xa6>
 8003136:	bf00      	nop
 8003138:	40013800 	.word	0x40013800

0800313c <HAL_UART_Init>:
{
 800313c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800313e:	4604      	mov	r4, r0
 8003140:	b330      	cbz	r0, 8003190 <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 8003142:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003146:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800314a:	b91b      	cbnz	r3, 8003154 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800314c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003150:	f001 fb3a 	bl	80047c8 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8003154:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 8003156:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8003158:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800315c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800315e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003160:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003164:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003166:	f7ff ff4b 	bl	8003000 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800316a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800316c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800316e:	691a      	ldr	r2, [r3, #16]
 8003170:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003174:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003176:	695a      	ldr	r2, [r3, #20]
 8003178:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800317c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003184:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 8003186:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003188:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 800318a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800318e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003190:	2001      	movs	r0, #1
}
 8003192:	bd10      	pop	{r4, pc}

08003194 <HAL_UART_Transmit_IT>:
  tmp_state = huart->State;
 8003194:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003198:	b2db      	uxtb	r3, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 800319a:	2b01      	cmp	r3, #1
 800319c:	d001      	beq.n	80031a2 <HAL_UART_Transmit_IT+0xe>
 800319e:	2b22      	cmp	r3, #34	; 0x22
 80031a0:	d120      	bne.n	80031e4 <HAL_UART_Transmit_IT+0x50>
    if((pData == NULL ) || (Size == 0))
 80031a2:	b1e9      	cbz	r1, 80031e0 <HAL_UART_Transmit_IT+0x4c>
 80031a4:	b1e2      	cbz	r2, 80031e0 <HAL_UART_Transmit_IT+0x4c>
    __HAL_LOCK(huart);
 80031a6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d01a      	beq.n	80031e4 <HAL_UART_Transmit_IT+0x50>
 80031ae:	2301      	movs	r3, #1
 80031b0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->TxXferSize = Size;
 80031b8:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 80031ba:	84c2      	strh	r2, [r0, #38]	; 0x26
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 80031bc:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80031c0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 80031c4:	2a22      	cmp	r2, #34	; 0x22
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80031c6:	bf0c      	ite	eq
 80031c8:	2232      	moveq	r2, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 80031ca:	2212      	movne	r2, #18
 80031cc:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80031d0:	6802      	ldr	r2, [r0, #0]
    huart->pTxBuffPtr = pData;
 80031d2:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80031d4:	68d3      	ldr	r3, [r2, #12]
    return HAL_OK;
 80031d6:	2000      	movs	r0, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80031d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031dc:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80031de:	4770      	bx	lr
      return HAL_ERROR;
 80031e0:	2001      	movs	r0, #1
 80031e2:	4770      	bx	lr
    return HAL_BUSY;
 80031e4:	2002      	movs	r0, #2
}
 80031e6:	4770      	bx	lr

080031e8 <HAL_UART_Transmit_DMA>:
{
 80031e8:	4613      	mov	r3, r2
  tmp_state = huart->State;
 80031ea:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
{
 80031ee:	b510      	push	{r4, lr}
  tmp_state = huart->State;
 80031f0:	b2d2      	uxtb	r2, r2
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 80031f2:	2a01      	cmp	r2, #1
{
 80031f4:	4604      	mov	r4, r0
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 80031f6:	d001      	beq.n	80031fc <HAL_UART_Transmit_DMA+0x14>
 80031f8:	2a22      	cmp	r2, #34	; 0x22
 80031fa:	d12e      	bne.n	800325a <HAL_UART_Transmit_DMA+0x72>
    if((pData == NULL ) || (Size == 0)) 
 80031fc:	b359      	cbz	r1, 8003256 <HAL_UART_Transmit_DMA+0x6e>
 80031fe:	b353      	cbz	r3, 8003256 <HAL_UART_Transmit_DMA+0x6e>
    __HAL_LOCK(huart);
 8003200:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8003204:	2a01      	cmp	r2, #1
 8003206:	d028      	beq.n	800325a <HAL_UART_Transmit_DMA+0x72>
 8003208:	2201      	movs	r2, #1
 800320a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800320e:	2200      	movs	r2, #0
 8003210:	63e2      	str	r2, [r4, #60]	; 0x3c
    if(huart->State == HAL_UART_STATE_BUSY_RX)
 8003212:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003216:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if(huart->State == HAL_UART_STATE_BUSY_RX)
 8003218:	2a22      	cmp	r2, #34	; 0x22
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800321a:	bf0c      	ite	eq
 800321c:	2232      	moveq	r2, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 800321e:	2212      	movne	r2, #18
 8003220:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003224:	4a0e      	ldr	r2, [pc, #56]	; (8003260 <HAL_UART_Transmit_DMA+0x78>)
    huart->TxXferSize = Size;
 8003226:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8003228:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 800322a:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800322c:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800322e:	4a0d      	ldr	r2, [pc, #52]	; (8003264 <HAL_UART_Transmit_DMA+0x7c>)
 8003230:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003232:	4a0d      	ldr	r2, [pc, #52]	; (8003268 <HAL_UART_Transmit_DMA+0x80>)
 8003234:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003236:	6822      	ldr	r2, [r4, #0]
 8003238:	3204      	adds	r2, #4
 800323a:	f7fe fae1 	bl	8001800 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800323e:	f06f 0240 	mvn.w	r2, #64	; 0x40
    __HAL_UNLOCK(huart);
 8003242:	2000      	movs	r0, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003248:	695a      	ldr	r2, [r3, #20]
 800324a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800324e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8003250:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8003254:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 8003256:	2001      	movs	r0, #1
 8003258:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800325a:	2002      	movs	r0, #2
}
 800325c:	bd10      	pop	{r4, pc}
 800325e:	bf00      	nop
 8003260:	080032eb 	.word	0x080032eb
 8003264:	08003319 	.word	0x08003319
 8003268:	08003363 	.word	0x08003363

0800326c <HAL_UART_Receive_DMA>:
{
 800326c:	b538      	push	{r3, r4, r5, lr}
 800326e:	4604      	mov	r4, r0
  tmp_state = huart->State;
 8003270:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
{
 8003274:	4613      	mov	r3, r2
  tmp_state = huart->State;
 8003276:	b2c0      	uxtb	r0, r0
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
 8003278:	2801      	cmp	r0, #1
 800327a:	d001      	beq.n	8003280 <HAL_UART_Receive_DMA+0x14>
 800327c:	2812      	cmp	r0, #18
 800327e:	d12b      	bne.n	80032d8 <HAL_UART_Receive_DMA+0x6c>
    if((pData == NULL ) || (Size == 0))
 8003280:	b341      	cbz	r1, 80032d4 <HAL_UART_Receive_DMA+0x68>
 8003282:	b33b      	cbz	r3, 80032d4 <HAL_UART_Receive_DMA+0x68>
    __HAL_LOCK(huart);
 8003284:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8003288:	2a01      	cmp	r2, #1
 800328a:	d025      	beq.n	80032d8 <HAL_UART_Receive_DMA+0x6c>
 800328c:	2201      	movs	r2, #1
 800328e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003292:	2200      	movs	r2, #0
 8003294:	63e2      	str	r2, [r4, #60]	; 0x3c
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 8003296:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800329a:	6b60      	ldr	r0, [r4, #52]	; 0x34
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 800329c:	2a12      	cmp	r2, #18
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800329e:	bf0c      	ite	eq
 80032a0:	2232      	moveq	r2, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 80032a2:	2222      	movne	r2, #34	; 0x22
 80032a4:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80032a8:	4a0c      	ldr	r2, [pc, #48]	; (80032dc <HAL_UART_Receive_DMA+0x70>)
    huart->pRxBuffPtr = pData;
 80032aa:	62a1      	str	r1, [r4, #40]	; 0x28
    huart->RxXferSize = Size;
 80032ac:	85a3      	strh	r3, [r4, #44]	; 0x2c
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80032ae:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80032b0:	4a0b      	ldr	r2, [pc, #44]	; (80032e0 <HAL_UART_Receive_DMA+0x74>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80032b2:	6825      	ldr	r5, [r4, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80032b4:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80032b6:	4a0b      	ldr	r2, [pc, #44]	; (80032e4 <HAL_UART_Receive_DMA+0x78>)
 80032b8:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80032ba:	460a      	mov	r2, r1
 80032bc:	1d29      	adds	r1, r5, #4
 80032be:	f7fe fa9f 	bl	8001800 <HAL_DMA_Start_IT>
    __HAL_UNLOCK(huart);
 80032c2:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032c4:	6822      	ldr	r2, [r4, #0]
 80032c6:	6953      	ldr	r3, [r2, #20]
 80032c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032cc:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(huart);
 80032ce:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80032d2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80032d4:	2001      	movs	r0, #1
 80032d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 80032d8:	2002      	movs	r0, #2
}
 80032da:	bd38      	pop	{r3, r4, r5, pc}
 80032dc:	08003323 	.word	0x08003323
 80032e0:	08003357 	.word	0x08003357
 80032e4:	08003363 	.word	0x08003363

080032e8 <HAL_UART_TxCpltCallback>:
 80032e8:	4770      	bx	lr

080032ea <UART_DMATransmitCplt>:
{
 80032ea:	b508      	push	{r3, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 80032ec:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032ee:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f013 0320 	ands.w	r3, r3, #32
 80032f6:	d10a      	bne.n	800330e <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0;
 80032f8:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80032fa:	6813      	ldr	r3, [r2, #0]
 80032fc:	695a      	ldr	r2, [r3, #20]
 80032fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003302:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003304:	68da      	ldr	r2, [r3, #12]
 8003306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800330a:	60da      	str	r2, [r3, #12]
 800330c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800330e:	4610      	mov	r0, r2
 8003310:	f7ff ffea 	bl	80032e8 <HAL_UART_TxCpltCallback>
 8003314:	bd08      	pop	{r3, pc}

08003316 <HAL_UART_TxHalfCpltCallback>:
 8003316:	4770      	bx	lr

08003318 <UART_DMATxHalfCplt>:
{
 8003318:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800331a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800331c:	f7ff fffb 	bl	8003316 <HAL_UART_TxHalfCpltCallback>
 8003320:	bd08      	pop	{r3, pc}

08003322 <UART_DMAReceiveCplt>:
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003322:	6802      	ldr	r2, [r0, #0]
{
 8003324:	b508      	push	{r3, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003326:	6812      	ldr	r2, [r2, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003328:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800332a:	f012 0220 	ands.w	r2, r2, #32
 800332e:	d10d      	bne.n	800334c <UART_DMAReceiveCplt+0x2a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003330:	6819      	ldr	r1, [r3, #0]
    huart->RxXferCount = 0;
 8003332:	85da      	strh	r2, [r3, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003334:	694a      	ldr	r2, [r1, #20]
 8003336:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800333a:	614a      	str	r2, [r1, #20]
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 800333c:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8003340:	2a32      	cmp	r2, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 8003342:	bf0c      	ite	eq
 8003344:	2212      	moveq	r2, #18
      huart->State = HAL_UART_STATE_READY;
 8003346:	2201      	movne	r2, #1
 8003348:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_RxCpltCallback(huart);
 800334c:	4618      	mov	r0, r3
 800334e:	f001 f93b 	bl	80045c8 <HAL_UART_RxCpltCallback>
 8003352:	bd08      	pop	{r3, pc}

08003354 <HAL_UART_RxHalfCpltCallback>:
 8003354:	4770      	bx	lr

08003356 <UART_DMARxHalfCplt>:
{
 8003356:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8003358:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800335a:	f7ff fffb 	bl	8003354 <HAL_UART_RxHalfCpltCallback>
 800335e:	bd08      	pop	{r3, pc}

08003360 <HAL_UART_ErrorCallback>:
{
 8003360:	4770      	bx	lr

08003362 <UART_DMAError>:
{
 8003362:	b508      	push	{r3, lr}
  huart->RxXferCount = 0;
 8003364:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003366:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0;
 8003368:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 800336a:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->State= HAL_UART_STATE_READY;
 800336c:	2301      	movs	r3, #1
 800336e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003372:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8003374:	f043 0310 	orr.w	r3, r3, #16
 8003378:	63c3      	str	r3, [r0, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800337a:	f7ff fff1 	bl	8003360 <HAL_UART_ErrorCallback>
 800337e:	bd08      	pop	{r3, pc}

08003380 <HAL_UART_IRQHandler>:
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8003380:	6802      	ldr	r2, [r0, #0]
{
 8003382:	b513      	push	{r0, r1, r4, lr}
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 8003384:	6811      	ldr	r1, [r2, #0]
{
 8003386:	4604      	mov	r4, r0
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003388:	07c9      	lsls	r1, r1, #31
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 800338a:	68d3      	ldr	r3, [r2, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800338c:	d505      	bpl.n	800339a <HAL_UART_IRQHandler+0x1a>
 800338e:	05db      	lsls	r3, r3, #23
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003390:	bf42      	ittt	mi
 8003392:	6bc3      	ldrmi	r3, [r0, #60]	; 0x3c
 8003394:	f043 0301 	orrmi.w	r3, r3, #1
 8003398:	63c3      	strmi	r3, [r0, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 800339a:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800339c:	6953      	ldr	r3, [r2, #20]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800339e:	0788      	lsls	r0, r1, #30
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 80033a0:	f003 0301 	and.w	r3, r3, #1
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80033a4:	d504      	bpl.n	80033b0 <HAL_UART_IRQHandler+0x30>
 80033a6:	b11b      	cbz	r3, 80033b0 <HAL_UART_IRQHandler+0x30>
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80033aa:	f041 0104 	orr.w	r1, r1, #4
 80033ae:	63e1      	str	r1, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 80033b0:	6811      	ldr	r1, [r2, #0]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80033b2:	0749      	lsls	r1, r1, #29
 80033b4:	d504      	bpl.n	80033c0 <HAL_UART_IRQHandler+0x40>
 80033b6:	b11b      	cbz	r3, 80033c0 <HAL_UART_IRQHandler+0x40>
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033b8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80033ba:	f041 0102 	orr.w	r1, r1, #2
 80033be:	63e1      	str	r1, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 80033c0:	6811      	ldr	r1, [r2, #0]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80033c2:	0708      	lsls	r0, r1, #28
 80033c4:	d504      	bpl.n	80033d0 <HAL_UART_IRQHandler+0x50>
 80033c6:	b11b      	cbz	r3, 80033d0 <HAL_UART_IRQHandler+0x50>
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80033ca:	f043 0308 	orr.w	r3, r3, #8
 80033ce:	63e3      	str	r3, [r4, #60]	; 0x3c
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 80033d0:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 80033d2:	68d3      	ldr	r3, [r2, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80033d4:	0689      	lsls	r1, r1, #26
 80033d6:	d533      	bpl.n	8003440 <HAL_UART_IRQHandler+0xc0>
 80033d8:	0698      	lsls	r0, r3, #26
 80033da:	d531      	bpl.n	8003440 <HAL_UART_IRQHandler+0xc0>
  tmp_state = huart->State; 
 80033dc:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 80033e0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80033e4:	2b22      	cmp	r3, #34	; 0x22
 80033e6:	d12b      	bne.n	8003440 <HAL_UART_IRQHandler+0xc0>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033e8:	68a3      	ldr	r3, [r4, #8]
 80033ea:	6921      	ldr	r1, [r4, #16]
 80033ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80033f2:	d176      	bne.n	80034e2 <HAL_UART_IRQHandler+0x162>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033f4:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80033f6:	2900      	cmp	r1, #0
 80033f8:	d16f      	bne.n	80034da <HAL_UART_IRQHandler+0x15a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80033fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033fe:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1;
 8003402:	62a3      	str	r3, [r4, #40]	; 0x28
    if(--huart->RxXferCount == 0)
 8003404:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003406:	3b01      	subs	r3, #1
 8003408:	b29b      	uxth	r3, r3
 800340a:	85e3      	strh	r3, [r4, #46]	; 0x2e
 800340c:	b9c3      	cbnz	r3, 8003440 <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800340e:	6823      	ldr	r3, [r4, #0]
      HAL_UART_RxCpltCallback(huart);
 8003410:	4620      	mov	r0, r4
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	f022 0220 	bic.w	r2, r2, #32
 8003418:	60da      	str	r2, [r3, #12]
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 800341a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800341e:	2a32      	cmp	r2, #50	; 0x32
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003420:	bf17      	itett	ne
 8003422:	68da      	ldrne	r2, [r3, #12]
        huart->State = HAL_UART_STATE_BUSY_TX;
 8003424:	2312      	moveq	r3, #18
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003426:	f422 7280 	bicne.w	r2, r2, #256	; 0x100
 800342a:	60da      	strne	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800342c:	bf1f      	itttt	ne
 800342e:	695a      	ldrne	r2, [r3, #20]
 8003430:	f022 0201 	bicne.w	r2, r2, #1
 8003434:	615a      	strne	r2, [r3, #20]
        huart->State = HAL_UART_STATE_READY;
 8003436:	2301      	movne	r3, #1
 8003438:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_UART_RxCpltCallback(huart);
 800343c:	f001 f8c4 	bl	80045c8 <HAL_UART_RxCpltCallback>
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 8003444:	68da      	ldr	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003446:	0609      	lsls	r1, r1, #24
 8003448:	d522      	bpl.n	8003490 <HAL_UART_IRQHandler+0x110>
 800344a:	0610      	lsls	r0, r2, #24
 800344c:	d520      	bpl.n	8003490 <HAL_UART_IRQHandler+0x110>
  tmp_state = huart->State;
 800344e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8003452:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8003456:	2a12      	cmp	r2, #18
 8003458:	d11a      	bne.n	8003490 <HAL_UART_IRQHandler+0x110>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800345a:	68a2      	ldr	r2, [r4, #8]
 800345c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003460:	6a22      	ldr	r2, [r4, #32]
 8003462:	d14c      	bne.n	80034fe <HAL_UART_IRQHandler+0x17e>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003464:	8811      	ldrh	r1, [r2, #0]
 8003466:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800346a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800346c:	6921      	ldr	r1, [r4, #16]
 800346e:	2900      	cmp	r1, #0
 8003470:	d143      	bne.n	80034fa <HAL_UART_IRQHandler+0x17a>
        huart->pTxBuffPtr += 2;
 8003472:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1;
 8003474:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0)
 8003476:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003478:	3a01      	subs	r2, #1
 800347a:	b292      	uxth	r2, r2
 800347c:	84e2      	strh	r2, [r4, #38]	; 0x26
 800347e:	b93a      	cbnz	r2, 8003490 <HAL_UART_IRQHandler+0x110>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003486:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800348e:	60da      	str	r2, [r3, #12]
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8003490:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 8003492:	68da      	ldr	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003494:	0649      	lsls	r1, r1, #25
 8003496:	d510      	bpl.n	80034ba <HAL_UART_IRQHandler+0x13a>
 8003498:	0652      	lsls	r2, r2, #25
 800349a:	d50e      	bpl.n	80034ba <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800349c:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800349e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80034a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034a4:	60da      	str	r2, [r3, #12]
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 80034a6:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80034aa:	2b32      	cmp	r3, #50	; 0x32
    huart->State = HAL_UART_STATE_BUSY_RX;
 80034ac:	bf0c      	ite	eq
 80034ae:	2322      	moveq	r3, #34	; 0x22
    huart->State = HAL_UART_STATE_READY;
 80034b0:	2301      	movne	r3, #1
 80034b2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80034b6:	f7ff ff17 	bl	80032e8 <HAL_UART_TxCpltCallback>
  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80034bc:	b15b      	cbz	r3, 80034d6 <HAL_UART_IRQHandler+0x156>
    __HAL_UART_CLEAR_PEFLAG(huart);
 80034be:	6823      	ldr	r3, [r4, #0]
    HAL_UART_ErrorCallback(huart);
 80034c0:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_PEFLAG(huart);
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	9201      	str	r2, [sp, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	9b01      	ldr	r3, [sp, #4]
    huart->State = HAL_UART_STATE_READY;
 80034cc:	2301      	movs	r3, #1
 80034ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_ErrorCallback(huart);
 80034d2:	f7ff ff45 	bl	8003360 <HAL_UART_ErrorCallback>
}
 80034d6:	b002      	add	sp, #8
 80034d8:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	f823 2b01 	strh.w	r2, [r3], #1
 80034e0:	e78f      	b.n	8003402 <HAL_UART_IRQHandler+0x82>
      if(huart->Init.Parity == UART_PARITY_NONE)
 80034e2:	b921      	cbnz	r1, 80034ee <HAL_UART_IRQHandler+0x16e>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80034e4:	1c59      	adds	r1, r3, #1
 80034e6:	6852      	ldr	r2, [r2, #4]
 80034e8:	62a1      	str	r1, [r4, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034ea:	701a      	strb	r2, [r3, #0]
 80034ec:	e78a      	b.n	8003404 <HAL_UART_IRQHandler+0x84>
 80034ee:	6852      	ldr	r2, [r2, #4]
 80034f0:	1c59      	adds	r1, r3, #1
 80034f2:	62a1      	str	r1, [r4, #40]	; 0x28
 80034f4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80034f8:	e7f7      	b.n	80034ea <HAL_UART_IRQHandler+0x16a>
        huart->pTxBuffPtr += 1;
 80034fa:	3201      	adds	r2, #1
 80034fc:	e7ba      	b.n	8003474 <HAL_UART_IRQHandler+0xf4>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80034fe:	1c51      	adds	r1, r2, #1
 8003500:	6221      	str	r1, [r4, #32]
 8003502:	7812      	ldrb	r2, [r2, #0]
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	e7b6      	b.n	8003476 <HAL_UART_IRQHandler+0xf6>

08003508 <UART0_emulate_isr.part.0>:
			marBFM = 0;
		}
	}
}

unsigned char UART0_emulate_isr(char RI0,unsigned char SBUF0,UART_HandleTypeDef huart3)
 8003508:	b510      	push	{r4, lr}
{
	unsigned char SBUF1=0;
	if (RI0)  //-------RX Get Byte-------//
	{
		BuferFromModem [wBFM++] = SBUF0;
 800350a:	4a07      	ldr	r2, [pc, #28]	; (8003528 <UART0_emulate_isr.part.0+0x20>)
 800350c:	4c07      	ldr	r4, [pc, #28]	; (800352c <UART0_emulate_isr.part.0+0x24>)
 800350e:	7811      	ldrb	r1, [r2, #0]
 8003510:	1c4b      	adds	r3, r1, #1
 8003512:	b2db      	uxtb	r3, r3
		if(wBFM >= NBFM)
 8003514:	2b31      	cmp	r3, #49	; 0x31
		BuferFromModem [wBFM++] = SBUF0;
 8003516:	7013      	strb	r3, [r2, #0]
 8003518:	5460      	strb	r0, [r4, r1]
		if(wBFM >= NBFM)
 800351a:	d904      	bls.n	8003526 <UART0_emulate_isr.part.0+0x1e>
		{
			wBFM = 0;
 800351c:	2300      	movs	r3, #0
 800351e:	7013      	strb	r3, [r2, #0]
			marBFM = 1;
 8003520:	2201      	movs	r2, #1
 8003522:	4b03      	ldr	r3, [pc, #12]	; (8003530 <UART0_emulate_isr.part.0+0x28>)
 8003524:	701a      	strb	r2, [r3, #0]
 8003526:	bd10      	pop	{r4, pc}
 8003528:	2000009c 	.word	0x2000009c
 800352c:	2000035f 	.word	0x2000035f
 8003530:	20000092 	.word	0x20000092

08003534 <processReadUART>:
	if(rBFM < (wBFM+marBFM*NBFM))
 8003534:	2132      	movs	r1, #50	; 0x32
{
 8003536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(rBFM < (wBFM+marBFM*NBFM))
 8003538:	4a3d      	ldr	r2, [pc, #244]	; (8003630 <processReadUART+0xfc>)
 800353a:	4e3e      	ldr	r6, [pc, #248]	; (8003634 <processReadUART+0x100>)
 800353c:	7812      	ldrb	r2, [r2, #0]
 800353e:	7833      	ldrb	r3, [r6, #0]
 8003540:	4d3d      	ldr	r5, [pc, #244]	; (8003638 <processReadUART+0x104>)
 8003542:	fb01 2303 	mla	r3, r1, r3, r2
 8003546:	782c      	ldrb	r4, [r5, #0]
 8003548:	429c      	cmp	r4, r3
 800354a:	da70      	bge.n	800362e <processReadUART+0xfa>
		if ((BuferFromModem[rBFM] & 0xC0) == 0x40)
 800354c:	4b3b      	ldr	r3, [pc, #236]	; (800363c <processReadUART+0x108>)
 800354e:	f8df e10c 	ldr.w	lr, [pc, #268]	; 800365c <processReadUART+0x128>
 8003552:	5d1b      	ldrb	r3, [r3, r4]
 8003554:	4f3a      	ldr	r7, [pc, #232]	; (8003640 <processReadUART+0x10c>)
 8003556:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 800355a:	2a40      	cmp	r2, #64	; 0x40
 800355c:	d107      	bne.n	800356e <processReadUART+0x3a>
			nByte = 0;
 800355e:	2200      	movs	r2, #0
			NPackage = BuferFromModem[rBFM] & 0x3f;
 8003560:	4938      	ldr	r1, [pc, #224]	; (8003644 <processReadUART+0x110>)
			nByte = 0;
 8003562:	f88e 2000 	strb.w	r2, [lr]
			KontrSumma = 0;
 8003566:	703a      	strb	r2, [r7, #0]
			NPackage = BuferFromModem[rBFM] & 0x3f;
 8003568:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800356c:	700a      	strb	r2, [r1, #0]
		RK_code[nByte] = BuferFromModem[rBFM] & 0x7f;
 800356e:	f89e 2000 	ldrb.w	r2, [lr]
 8003572:	4935      	ldr	r1, [pc, #212]	; (8003648 <processReadUART+0x114>)
 8003574:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003578:	548b      	strb	r3, [r1, r2]
		if (++nByte > 65)
 800357a:	3201      	adds	r2, #1
 800357c:	b2d2      	uxtb	r2, r2
 800357e:	2a41      	cmp	r2, #65	; 0x41
		nByte = 65;
 8003580:	bf88      	it	hi
 8003582:	2241      	movhi	r2, #65	; 0x41
 8003584:	f88e 2000 	strb.w	r2, [lr]
		KontrSumma = KontrSumma^RK_code[nByte];
 8003588:	7838      	ldrb	r0, [r7, #0]
		if ( (nByte == 3) && (KontrSumma == 0) )
 800358a:	f89e 2000 	ldrb.w	r2, [lr]
		KontrSumma = KontrSumma^RK_code[nByte];
 800358e:	ea83 0c00 	eor.w	ip, r3, r0
		if ( (nByte == 3) && (KontrSumma == 0) )
 8003592:	2a03      	cmp	r2, #3
		KontrSumma = KontrSumma^RK_code[nByte];
 8003594:	f887 c000 	strb.w	ip, [r7]
		if ( (nByte == 3) && (KontrSumma == 0) )
 8003598:	d135      	bne.n	8003606 <processReadUART+0xd2>
 800359a:	4283      	cmp	r3, r0
 800359c:	d10d      	bne.n	80035ba <processReadUART+0x86>
			if (NPackage == 1)
 800359e:	4b29      	ldr	r3, [pc, #164]	; (8003644 <processReadUART+0x110>)
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d102      	bne.n	80035ac <processReadUART+0x78>
				rgAnswer = 7; //Telemetry with RPM
 80035a6:	4a29      	ldr	r2, [pc, #164]	; (800364c <processReadUART+0x118>)
 80035a8:	7013      	strb	r3, [r2, #0]
 80035aa:	e006      	b.n	80035ba <processReadUART+0x86>
			if (NPackage == 2)//start dvs
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d10a      	bne.n	80035c6 <processReadUART+0x92>
				rgAnswer = 2;
 80035b0:	4a26      	ldr	r2, [pc, #152]	; (800364c <processReadUART+0x118>)
 80035b2:	7013      	strb	r3, [r2, #0]
				startDvs=1;
 80035b4:	2201      	movs	r2, #1
				startDvs=0;
 80035b6:	4b26      	ldr	r3, [pc, #152]	; (8003650 <processReadUART+0x11c>)
 80035b8:	701a      	strb	r2, [r3, #0]
		rBFM++;
 80035ba:	3401      	adds	r4, #1
 80035bc:	b2e4      	uxtb	r4, r4
		if(rBFM >= NBFM)
 80035be:	2c31      	cmp	r4, #49	; 0x31
 80035c0:	d832      	bhi.n	8003628 <processReadUART+0xf4>
		rBFM++;
 80035c2:	702c      	strb	r4, [r5, #0]
 80035c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (NPackage == 3)//stop dvs
 80035c6:	2b03      	cmp	r3, #3
 80035c8:	d103      	bne.n	80035d2 <processReadUART+0x9e>
				rgAnswer = 3;
 80035ca:	4a20      	ldr	r2, [pc, #128]	; (800364c <processReadUART+0x118>)
 80035cc:	7013      	strb	r3, [r2, #0]
				startDvs=0;
 80035ce:	2200      	movs	r2, #0
 80035d0:	e7f1      	b.n	80035b6 <processReadUART+0x82>
			if (NPackage == 4)//ICE telemetry
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d0e7      	beq.n	80035a6 <processReadUART+0x72>
			if (NPackage == 5)//ICE injector ++
 80035d6:	2b05      	cmp	r3, #5
 80035d8:	d108      	bne.n	80035ec <processReadUART+0xb8>
				rgAnswer = 5;
 80035da:	4a1c      	ldr	r2, [pc, #112]	; (800364c <processReadUART+0x118>)
				injector_pwm+=10;
 80035dc:	4f1d      	ldr	r7, [pc, #116]	; (8003654 <processReadUART+0x120>)
				rgAnswer = 5;
 80035de:	7013      	strb	r3, [r2, #0]
				injector_pwm+=10;
 80035e0:	491d      	ldr	r1, [pc, #116]	; (8003658 <processReadUART+0x124>)
 80035e2:	6838      	ldr	r0, [r7, #0]
 80035e4:	f7fd fac8 	bl	8000b78 <__addsf3>
				injector_pwm-=10;
 80035e8:	6038      	str	r0, [r7, #0]
 80035ea:	e7e6      	b.n	80035ba <processReadUART+0x86>
			if (NPackage == 6)//ICE injector --
 80035ec:	2b06      	cmp	r3, #6
 80035ee:	d107      	bne.n	8003600 <processReadUART+0xcc>
				rgAnswer = 6;
 80035f0:	4a16      	ldr	r2, [pc, #88]	; (800364c <processReadUART+0x118>)
				injector_pwm-=10;
 80035f2:	4f18      	ldr	r7, [pc, #96]	; (8003654 <processReadUART+0x120>)
				rgAnswer = 6;
 80035f4:	7013      	strb	r3, [r2, #0]
				injector_pwm-=10;
 80035f6:	4918      	ldr	r1, [pc, #96]	; (8003658 <processReadUART+0x124>)
 80035f8:	6838      	ldr	r0, [r7, #0]
 80035fa:	f7fd fabb 	bl	8000b74 <__aeabi_fsub>
 80035fe:	e7f3      	b.n	80035e8 <processReadUART+0xb4>
            if (NPackage == 7)//ICE injector --
 8003600:	2b07      	cmp	r3, #7
 8003602:	d0d0      	beq.n	80035a6 <processReadUART+0x72>
 8003604:	e7d9      	b.n	80035ba <processReadUART+0x86>
		if ( (nByte == 4) && (KontrSumma == 0) )
 8003606:	2a04      	cmp	r2, #4
 8003608:	d1d7      	bne.n	80035ba <processReadUART+0x86>
 800360a:	4283      	cmp	r3, r0
 800360c:	d1d5      	bne.n	80035ba <processReadUART+0x86>
			if (NPackage == 7)//ICE injector set
 800360e:	4b0d      	ldr	r3, [pc, #52]	; (8003644 <processReadUART+0x110>)
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	2b07      	cmp	r3, #7
 8003614:	d1d1      	bne.n	80035ba <processReadUART+0x86>
				injector_pwm= ((int)RK_code[2])<<7 | (int)RK_code[3];
 8003616:	78cb      	ldrb	r3, [r1, #3]
 8003618:	7888      	ldrb	r0, [r1, #2]
 800361a:	ea43 10c0 	orr.w	r0, r3, r0, lsl #7
 800361e:	f7fd fb5f 	bl	8000ce0 <__aeabi_i2f>
 8003622:	4b0c      	ldr	r3, [pc, #48]	; (8003654 <processReadUART+0x120>)
 8003624:	6018      	str	r0, [r3, #0]
 8003626:	e7c8      	b.n	80035ba <processReadUART+0x86>
			rBFM = 0;
 8003628:	2300      	movs	r3, #0
 800362a:	702b      	strb	r3, [r5, #0]
			marBFM = 0;
 800362c:	7033      	strb	r3, [r6, #0]
 800362e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003630:	2000009c 	.word	0x2000009c
 8003634:	20000092 	.word	0x20000092
 8003638:	20000094 	.word	0x20000094
 800363c:	2000035f 	.word	0x2000035f
 8003640:	20000090 	.word	0x20000090
 8003644:	20000091 	.word	0x20000091
 8003648:	20000294 	.word	0x20000294
 800364c:	2000035d 	.word	0x2000035d
 8003650:	20000100 	.word	0x20000100
 8003654:	20000000 	.word	0x20000000
 8003658:	41200000 	.word	0x41200000
 800365c:	20000093 	.word	0x20000093

08003660 <OutModem2>:
	BufferInModem[i] = Data | 0x80;
}
//------------------------------------------------------------------------------
void OutModem2(unsigned int Data, char i)
{
	BufferInModem[i] = (Data & 0x007f)| 0x80;
 8003660:	4b04      	ldr	r3, [pc, #16]	; (8003674 <OutModem2+0x14>)
 8003662:	f060 027f 	orn	r2, r0, #127	; 0x7f
	BufferInModem[i+1] = ((Data & 0x3f80) >> 7)| 0x80;
 8003666:	09c0      	lsrs	r0, r0, #7
	BufferInModem[i] = (Data & 0x007f)| 0x80;
 8003668:	545a      	strb	r2, [r3, r1]
	BufferInModem[i+1] = ((Data & 0x3f80) >> 7)| 0x80;
 800366a:	f060 007f 	orn	r0, r0, #127	; 0x7f
 800366e:	440b      	add	r3, r1
 8003670:	7058      	strb	r0, [r3, #1]
 8003672:	4770      	bx	lr
 8003674:	200003fc 	.word	0x200003fc

08003678 <processWriteUART>:
{
 8003678:	b084      	sub	sp, #16
 800367a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800367c:	ac06      	add	r4, sp, #24
 800367e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(flRun)
 8003682:	4b97      	ldr	r3, [pc, #604]	; (80038e0 <processWriteUART+0x268>)
 8003684:	781a      	ldrb	r2, [r3, #0]
 8003686:	b10a      	cbz	r2, 800368c <processWriteUART+0x14>
		flRun = 0;
 8003688:	2200      	movs	r2, #0
 800368a:	701a      	strb	r2, [r3, #0]
	if(flTransmiter)
 800368c:	4b95      	ldr	r3, [pc, #596]	; (80038e4 <processWriteUART+0x26c>)
 800368e:	781d      	ldrb	r5, [r3, #0]
 8003690:	2d00      	cmp	r5, #0
 8003692:	f040 8121 	bne.w	80038d8 <processWriteUART+0x260>
		if(rgAnswer == 1)
 8003696:	4e94      	ldr	r6, [pc, #592]	; (80038e8 <processWriteUART+0x270>)
 8003698:	7837      	ldrb	r7, [r6, #0]
 800369a:	2f01      	cmp	r7, #1
 800369c:	d147      	bne.n	800372e <processWriteUART+0xb6>
			BufferInModem[0] = 1 | 0x40;
 800369e:	2341      	movs	r3, #65	; 0x41
 80036a0:	4c92      	ldr	r4, [pc, #584]	; (80038ec <processWriteUART+0x274>)
			OutModem2( 100*bat, 1);
 80036a2:	4993      	ldr	r1, [pc, #588]	; (80038f0 <processWriteUART+0x278>)
			BufferInModem[0] = 1 | 0x40;
 80036a4:	7023      	strb	r3, [r4, #0]
			OutModem2( 100*bat, 1);
 80036a6:	4b93      	ldr	r3, [pc, #588]	; (80038f4 <processWriteUART+0x27c>)
			rgAnswer = 0;
 80036a8:	7035      	strb	r5, [r6, #0]
			OutModem2( 100*bat, 1);
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	f7fd fb6c 	bl	8000d88 <__aeabi_fmul>
 80036b0:	f7fd fd30 	bl	8001114 <__aeabi_f2uiz>
 80036b4:	4639      	mov	r1, r7
 80036b6:	f7ff ffd3 	bl	8003660 <OutModem2>
			OutModem2( 10*smoothCurrent, 3);
 80036ba:	4b8f      	ldr	r3, [pc, #572]	; (80038f8 <processWriteUART+0x280>)
 80036bc:	498f      	ldr	r1, [pc, #572]	; (80038fc <processWriteUART+0x284>)
 80036be:	6818      	ldr	r0, [r3, #0]
 80036c0:	f7fd fb62 	bl	8000d88 <__aeabi_fmul>
 80036c4:	f7fd fd26 	bl	8001114 <__aeabi_f2uiz>
 80036c8:	2103      	movs	r1, #3
 80036ca:	f7ff ffc9 	bl	8003660 <OutModem2>
			OutModem2( 10*cap, 5);
 80036ce:	4b8c      	ldr	r3, [pc, #560]	; (8003900 <processWriteUART+0x288>)
 80036d0:	498a      	ldr	r1, [pc, #552]	; (80038fc <processWriteUART+0x284>)
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	f7fd fb58 	bl	8000d88 <__aeabi_fmul>
 80036d8:	f7fd fd1c 	bl	8001114 <__aeabi_f2uiz>
 80036dc:	2105      	movs	r1, #5
 80036de:	f7ff ffbf 	bl	8003660 <OutModem2>
			OutModem1( 4 | (char)flMem , 7);
 80036e2:	4b88      	ldr	r3, [pc, #544]	; (8003904 <processWriteUART+0x28c>)
			BufferInModem[10] = 0;
 80036e4:	72a5      	strb	r5, [r4, #10]
	BufferInModem[i] = Data | 0x80;
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	f063 037b 	orn	r3, r3, #123	; 0x7b
 80036ec:	71e3      	strb	r3, [r4, #7]
			OutModem1( rst_src , 8);
 80036ee:	4b86      	ldr	r3, [pc, #536]	; (8003908 <processWriteUART+0x290>)
	BufferInModem[i] = Data | 0x80;
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036f6:	7223      	strb	r3, [r4, #8]
			OutModem1( rst_count , 9);
 80036f8:	4b84      	ldr	r3, [pc, #528]	; (800390c <processWriteUART+0x294>)
	BufferInModem[i] = Data | 0x80;
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003700:	7263      	strb	r3, [r4, #9]
				BufferInModem[10] = BufferInModem[10] ^ BufferInModem[i];
 8003702:	5d62      	ldrb	r2, [r4, r5]
 8003704:	7aa3      	ldrb	r3, [r4, #10]
			for (i = 0; i < 10; i++ )
 8003706:	3501      	adds	r5, #1
				BufferInModem[10] = BufferInModem[10] ^ BufferInModem[i];
 8003708:	4053      	eors	r3, r2
			for (i = 0; i < 10; i++ )
 800370a:	2d0a      	cmp	r5, #10
				BufferInModem[10] = BufferInModem[10] ^ BufferInModem[i];
 800370c:	72a3      	strb	r3, [r4, #10]
			for (i = 0; i < 10; i++ )
 800370e:	d1f8      	bne.n	8003702 <processWriteUART+0x8a>
	BufferInModem[i] = Data | 0x80;
 8003710:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003714:	72a3      	strb	r3, [r4, #10]
			BufferInModem[11] = 0;
 8003716:	2300      	movs	r3, #0
			r0 = 0;
 8003718:	4a7d      	ldr	r2, [pc, #500]	; (8003910 <processWriteUART+0x298>)
			BufferInModem[11] = 0;
 800371a:	72e3      	strb	r3, [r4, #11]
			r0 = 0;
 800371c:	6013      	str	r3, [r2, #0]
			rk = 11;
 800371e:	220b      	movs	r2, #11
 8003720:	4b7c      	ldr	r3, [pc, #496]	; (8003914 <processWriteUART+0x29c>)
			HAL_UART_Transmit_DMA(&huart3, BufferInModem, 12);
 8003722:	4972      	ldr	r1, [pc, #456]	; (80038ec <processWriteUART+0x274>)
			rk = 11;
 8003724:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart3, BufferInModem, 12);
 8003726:	a806      	add	r0, sp, #24
 8003728:	220c      	movs	r2, #12
 800372a:	f7ff fd5d 	bl	80031e8 <HAL_UART_Transmit_DMA>
		if(rgAnswer == 4)
 800372e:	7833      	ldrb	r3, [r6, #0]
 8003730:	2b04      	cmp	r3, #4
 8003732:	d163      	bne.n	80037fc <processWriteUART+0x184>
			BufferInModem[0] = 4 | 0x40;
 8003734:	2344      	movs	r3, #68	; 0x44
			rgAnswer = 0;
 8003736:	2500      	movs	r5, #0
			BufferInModem[0] = 4 | 0x40;
 8003738:	4c6c      	ldr	r4, [pc, #432]	; (80038ec <processWriteUART+0x274>)
			OutModem2( 100*bat, 1);
 800373a:	496d      	ldr	r1, [pc, #436]	; (80038f0 <processWriteUART+0x278>)
			BufferInModem[0] = 4 | 0x40;
 800373c:	7023      	strb	r3, [r4, #0]
			OutModem2( 100*bat, 1);
 800373e:	4b6d      	ldr	r3, [pc, #436]	; (80038f4 <processWriteUART+0x27c>)
			rgAnswer = 0;
 8003740:	7035      	strb	r5, [r6, #0]
			OutModem2( 100*bat, 1);
 8003742:	6818      	ldr	r0, [r3, #0]
 8003744:	f7fd fb20 	bl	8000d88 <__aeabi_fmul>
 8003748:	f7fd fce4 	bl	8001114 <__aeabi_f2uiz>
 800374c:	2101      	movs	r1, #1
 800374e:	f7ff ff87 	bl	8003660 <OutModem2>
			OutModem2( 10*smoothCurrent, 3);
 8003752:	4b69      	ldr	r3, [pc, #420]	; (80038f8 <processWriteUART+0x280>)
 8003754:	4969      	ldr	r1, [pc, #420]	; (80038fc <processWriteUART+0x284>)
 8003756:	6818      	ldr	r0, [r3, #0]
 8003758:	f7fd fb16 	bl	8000d88 <__aeabi_fmul>
 800375c:	f7fd fcda 	bl	8001114 <__aeabi_f2uiz>
 8003760:	2103      	movs	r1, #3
 8003762:	f7ff ff7d 	bl	8003660 <OutModem2>
			OutModem2( 10*cap, 5);
 8003766:	4b66      	ldr	r3, [pc, #408]	; (8003900 <processWriteUART+0x288>)
 8003768:	4964      	ldr	r1, [pc, #400]	; (80038fc <processWriteUART+0x284>)
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	f7fd fb0c 	bl	8000d88 <__aeabi_fmul>
 8003770:	f7fd fcd0 	bl	8001114 <__aeabi_f2uiz>
 8003774:	2105      	movs	r1, #5
 8003776:	f7ff ff73 	bl	8003660 <OutModem2>
			OutModem2( 100*chgCurrSmooth, 7);
 800377a:	4b67      	ldr	r3, [pc, #412]	; (8003918 <processWriteUART+0x2a0>)
 800377c:	495c      	ldr	r1, [pc, #368]	; (80038f0 <processWriteUART+0x278>)
 800377e:	6818      	ldr	r0, [r3, #0]
 8003780:	f7fd fb02 	bl	8000d88 <__aeabi_fmul>
 8003784:	f7fd fcc6 	bl	8001114 <__aeabi_f2uiz>
 8003788:	2107      	movs	r1, #7
 800378a:	f7ff ff69 	bl	8003660 <OutModem2>
			OutModem2( 10*temperature, 9);
 800378e:	4b63      	ldr	r3, [pc, #396]	; (800391c <processWriteUART+0x2a4>)
 8003790:	495a      	ldr	r1, [pc, #360]	; (80038fc <processWriteUART+0x284>)
 8003792:	6818      	ldr	r0, [r3, #0]
 8003794:	f7fd faf8 	bl	8000d88 <__aeabi_fmul>
 8003798:	f7fd fcbc 	bl	8001114 <__aeabi_f2uiz>
 800379c:	2109      	movs	r1, #9
 800379e:	f7ff ff5f 	bl	8003660 <OutModem2>
			OutModem2( injector_pwm, 11);
 80037a2:	4b5f      	ldr	r3, [pc, #380]	; (8003920 <processWriteUART+0x2a8>)
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	f7fd fcb5 	bl	8001114 <__aeabi_f2uiz>
 80037aa:	210b      	movs	r1, #11
 80037ac:	f7ff ff58 	bl	8003660 <OutModem2>
			OutModem1( startDvs , 13);
 80037b0:	4b5c      	ldr	r3, [pc, #368]	; (8003924 <processWriteUART+0x2ac>)
			BufferInModem[16] = 0;
 80037b2:	7425      	strb	r5, [r4, #16]
	BufferInModem[i] = Data | 0x80;
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037ba:	7363      	strb	r3, [r4, #13]
			OutModem1( rst_src , 14);
 80037bc:	4b52      	ldr	r3, [pc, #328]	; (8003908 <processWriteUART+0x290>)
	BufferInModem[i] = Data | 0x80;
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037c4:	73a3      	strb	r3, [r4, #14]
			OutModem1( rst_count , 15);
 80037c6:	4b51      	ldr	r3, [pc, #324]	; (800390c <processWriteUART+0x294>)
	BufferInModem[i] = Data | 0x80;
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037ce:	73e3      	strb	r3, [r4, #15]
			for (i = 0; i < 16; i++ )
 80037d0:	462b      	mov	r3, r5
			BufferInModem[16] = BufferInModem[16] ^ BufferInModem[i];
 80037d2:	5ce1      	ldrb	r1, [r4, r3]
 80037d4:	7c22      	ldrb	r2, [r4, #16]
			for (i = 0; i < 16; i++ )
 80037d6:	3301      	adds	r3, #1
			BufferInModem[16] = BufferInModem[16] ^ BufferInModem[i];
 80037d8:	404a      	eors	r2, r1
			for (i = 0; i < 16; i++ )
 80037da:	2b10      	cmp	r3, #16
			BufferInModem[16] = BufferInModem[16] ^ BufferInModem[i];
 80037dc:	7422      	strb	r2, [r4, #16]
			for (i = 0; i < 16; i++ )
 80037de:	d1f8      	bne.n	80037d2 <processWriteUART+0x15a>
			BufferInModem[17] = 0;
 80037e0:	2300      	movs	r3, #0
	BufferInModem[i] = Data | 0x80;
 80037e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80037e6:	7422      	strb	r2, [r4, #16]
			r0 = 0;
 80037e8:	4a49      	ldr	r2, [pc, #292]	; (8003910 <processWriteUART+0x298>)
			BufferInModem[17] = 0;
 80037ea:	7463      	strb	r3, [r4, #17]
			r0 = 0;
 80037ec:	6013      	str	r3, [r2, #0]
			rk = 17;
 80037ee:	2211      	movs	r2, #17
 80037f0:	4b48      	ldr	r3, [pc, #288]	; (8003914 <processWriteUART+0x29c>)
			HAL_UART_Transmit_DMA(&huart3, BufferInModem, 17);
 80037f2:	493e      	ldr	r1, [pc, #248]	; (80038ec <processWriteUART+0x274>)
 80037f4:	a806      	add	r0, sp, #24
			rk = 17;
 80037f6:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart3, BufferInModem, 17);
 80037f8:	f7ff fcf6 	bl	80031e8 <HAL_UART_Transmit_DMA>
        if(rgAnswer == 7)
 80037fc:	7837      	ldrb	r7, [r6, #0]
 80037fe:	2f07      	cmp	r7, #7
 8003800:	d16a      	bne.n	80038d8 <processWriteUART+0x260>
			BufferInModem[0] = 7 | 0x40;
 8003802:	2347      	movs	r3, #71	; 0x47
			rgAnswer = 0;
 8003804:	2500      	movs	r5, #0
			BufferInModem[0] = 7 | 0x40;
 8003806:	4c39      	ldr	r4, [pc, #228]	; (80038ec <processWriteUART+0x274>)
			OutModem2( 100*bat, 1);
 8003808:	4939      	ldr	r1, [pc, #228]	; (80038f0 <processWriteUART+0x278>)
			BufferInModem[0] = 7 | 0x40;
 800380a:	7023      	strb	r3, [r4, #0]
			OutModem2( 100*bat, 1);
 800380c:	4b39      	ldr	r3, [pc, #228]	; (80038f4 <processWriteUART+0x27c>)
			rgAnswer = 0;
 800380e:	7035      	strb	r5, [r6, #0]
			OutModem2( 100*bat, 1);
 8003810:	6818      	ldr	r0, [r3, #0]
 8003812:	f7fd fab9 	bl	8000d88 <__aeabi_fmul>
 8003816:	f7fd fc7d 	bl	8001114 <__aeabi_f2uiz>
 800381a:	2101      	movs	r1, #1
 800381c:	f7ff ff20 	bl	8003660 <OutModem2>
			OutModem2( 10*smoothCurrent, 3);
 8003820:	4b35      	ldr	r3, [pc, #212]	; (80038f8 <processWriteUART+0x280>)
 8003822:	4936      	ldr	r1, [pc, #216]	; (80038fc <processWriteUART+0x284>)
 8003824:	6818      	ldr	r0, [r3, #0]
 8003826:	f7fd faaf 	bl	8000d88 <__aeabi_fmul>
 800382a:	f7fd fc73 	bl	8001114 <__aeabi_f2uiz>
 800382e:	2103      	movs	r1, #3
 8003830:	f7ff ff16 	bl	8003660 <OutModem2>
			OutModem2( 10*cap, 5);
 8003834:	4b32      	ldr	r3, [pc, #200]	; (8003900 <processWriteUART+0x288>)
 8003836:	4931      	ldr	r1, [pc, #196]	; (80038fc <processWriteUART+0x284>)
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	f7fd faa5 	bl	8000d88 <__aeabi_fmul>
 800383e:	f7fd fc69 	bl	8001114 <__aeabi_f2uiz>
 8003842:	2105      	movs	r1, #5
 8003844:	f7ff ff0c 	bl	8003660 <OutModem2>
			OutModem2( 100*chgCurrSmooth, 7);
 8003848:	4b33      	ldr	r3, [pc, #204]	; (8003918 <processWriteUART+0x2a0>)
 800384a:	4929      	ldr	r1, [pc, #164]	; (80038f0 <processWriteUART+0x278>)
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	f7fd fa9b 	bl	8000d88 <__aeabi_fmul>
 8003852:	f7fd fc5f 	bl	8001114 <__aeabi_f2uiz>
 8003856:	4639      	mov	r1, r7
 8003858:	f7ff ff02 	bl	8003660 <OutModem2>
			OutModem2( 10*temperature, 9);
 800385c:	4b2f      	ldr	r3, [pc, #188]	; (800391c <processWriteUART+0x2a4>)
 800385e:	4927      	ldr	r1, [pc, #156]	; (80038fc <processWriteUART+0x284>)
 8003860:	6818      	ldr	r0, [r3, #0]
 8003862:	f7fd fa91 	bl	8000d88 <__aeabi_fmul>
 8003866:	f7fd fc55 	bl	8001114 <__aeabi_f2uiz>
 800386a:	2109      	movs	r1, #9
 800386c:	f7ff fef8 	bl	8003660 <OutModem2>
			OutModem2( injector_pwm, 11);
 8003870:	4b2b      	ldr	r3, [pc, #172]	; (8003920 <processWriteUART+0x2a8>)
 8003872:	6818      	ldr	r0, [r3, #0]
 8003874:	f7fd fc4e 	bl	8001114 <__aeabi_f2uiz>
 8003878:	210b      	movs	r1, #11
 800387a:	f7ff fef1 	bl	8003660 <OutModem2>
			OutModem1( startDvs , 13);
 800387e:	4b29      	ldr	r3, [pc, #164]	; (8003924 <processWriteUART+0x2ac>)
	BufferInModem[i] = Data | 0x80;
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003886:	7363      	strb	r3, [r4, #13]
			OutModem1( rst_src , 14);
 8003888:	4b1f      	ldr	r3, [pc, #124]	; (8003908 <processWriteUART+0x290>)
	BufferInModem[i] = Data | 0x80;
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003890:	73a3      	strb	r3, [r4, #14]
			OutModem1( rst_count , 15);
 8003892:	4b1e      	ldr	r3, [pc, #120]	; (800390c <processWriteUART+0x294>)
	BufferInModem[i] = Data | 0x80;
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800389a:	73e3      	strb	r3, [r4, #15]
            OutModem1( rpm , 16);
 800389c:	4b22      	ldr	r3, [pc, #136]	; (8003928 <processWriteUART+0x2b0>)
 800389e:	6818      	ldr	r0, [r3, #0]
 80038a0:	f7fd fc38 	bl	8001114 <__aeabi_f2uiz>
			for (i = 0; i < 17; i++ )
 80038a4:	462b      	mov	r3, r5
	BufferInModem[i] = Data | 0x80;
 80038a6:	f060 007f 	orn	r0, r0, #127	; 0x7f
 80038aa:	7420      	strb	r0, [r4, #16]
			BufferInModem[17] = 0;
 80038ac:	7465      	strb	r5, [r4, #17]
			BufferInModem[17] = BufferInModem[17] ^ BufferInModem[i];
 80038ae:	5ce1      	ldrb	r1, [r4, r3]
 80038b0:	7c62      	ldrb	r2, [r4, #17]
			for (i = 0; i < 17; i++ )
 80038b2:	3301      	adds	r3, #1
			BufferInModem[17] = BufferInModem[17] ^ BufferInModem[i];
 80038b4:	404a      	eors	r2, r1
			for (i = 0; i < 17; i++ )
 80038b6:	2b11      	cmp	r3, #17
			BufferInModem[17] = BufferInModem[17] ^ BufferInModem[i];
 80038b8:	7462      	strb	r2, [r4, #17]
			for (i = 0; i < 17; i++ )
 80038ba:	d1f8      	bne.n	80038ae <processWriteUART+0x236>
			BufferInModem[18] = 0;
 80038bc:	2300      	movs	r3, #0
	BufferInModem[i] = Data | 0x80;
 80038be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80038c2:	7462      	strb	r2, [r4, #17]
			r0 = 0;
 80038c4:	4a12      	ldr	r2, [pc, #72]	; (8003910 <processWriteUART+0x298>)
			BufferInModem[18] = 0;
 80038c6:	74a3      	strb	r3, [r4, #18]
			r0 = 0;
 80038c8:	6013      	str	r3, [r2, #0]
			rk = 18;
 80038ca:	2212      	movs	r2, #18
 80038cc:	4b11      	ldr	r3, [pc, #68]	; (8003914 <processWriteUART+0x29c>)
			HAL_UART_Transmit_DMA(&huart3, BufferInModem, 18);
 80038ce:	4907      	ldr	r1, [pc, #28]	; (80038ec <processWriteUART+0x274>)
 80038d0:	a806      	add	r0, sp, #24
			rk = 18;
 80038d2:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_DMA(&huart3, BufferInModem, 18);
 80038d4:	f7ff fc88 	bl	80031e8 <HAL_UART_Transmit_DMA>
}
 80038d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80038dc:	b004      	add	sp, #16
 80038de:	4770      	bx	lr
 80038e0:	2000035e 	.word	0x2000035e
 80038e4:	20000474 	.word	0x20000474
 80038e8:	2000035d 	.word	0x2000035d
 80038ec:	200003fc 	.word	0x200003fc
 80038f0:	42c80000 	.word	0x42c80000
 80038f4:	200003bc 	.word	0x200003bc
 80038f8:	20000318 	.word	0x20000318
 80038fc:	41200000 	.word	0x41200000
 8003900:	2000043c 	.word	0x2000043c
 8003904:	200001cc 	.word	0x200001cc
 8003908:	200003a1 	.word	0x200003a1
 800390c:	20000095 	.word	0x20000095
 8003910:	20000214 	.word	0x20000214
 8003914:	20000150 	.word	0x20000150
 8003918:	200001d0 	.word	0x200001d0
 800391c:	20000004 	.word	0x20000004
 8003920:	20000000 	.word	0x20000000
 8003924:	20000100 	.word	0x20000100
 8003928:	20000320 	.word	0x20000320

0800392c <pushValuesToOldSES>:
//#define SAINQUAKE
#define DEBUG_TACHO

void pushValuesToOldSES()
{
	bat=val.u_bat;
 800392c:	4b06      	ldr	r3, [pc, #24]	; (8003948 <pushValuesToOldSES+0x1c>)
 800392e:	4a07      	ldr	r2, [pc, #28]	; (800394c <pushValuesToOldSES+0x20>)
 8003930:	6959      	ldr	r1, [r3, #20]
 8003932:	6011      	str	r1, [r2, #0]
	smoothCurrent=val.smoothCurrent;
 8003934:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003936:	4a06      	ldr	r2, [pc, #24]	; (8003950 <pushValuesToOldSES+0x24>)
 8003938:	6011      	str	r1, [r2, #0]
	cap=val.cap;
 800393a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800393c:	4a05      	ldr	r2, [pc, #20]	; (8003954 <pushValuesToOldSES+0x28>)
 800393e:	6011      	str	r1, [r2, #0]
	chgCurrSmooth=val.chgCurrSmooth;
 8003940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003942:	4b05      	ldr	r3, [pc, #20]	; (8003958 <pushValuesToOldSES+0x2c>)
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	4770      	bx	lr
 8003948:	200002e0 	.word	0x200002e0
 800394c:	200003bc 	.word	0x200003bc
 8003950:	20000318 	.word	0x20000318
 8003954:	2000043c 	.word	0x2000043c
 8003958:	200001d0 	.word	0x200001d0
 800395c:	00000000 	.word	0x00000000

08003960 <HAL_TIM_PeriodElapsedCallback>:

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (htim->Instance==TIM4) //check if the interrupt comes from TIM3
 8003964:	6802      	ldr	r2, [r0, #0]
 8003966:	4bc8      	ldr	r3, [pc, #800]	; (8003c88 <HAL_TIM_PeriodElapsedCallback+0x328>)
{
 8003968:	b085      	sub	sp, #20
	if (htim->Instance==TIM4) //check if the interrupt comes from TIM3
 800396a:	429a      	cmp	r2, r3
{
 800396c:	4604      	mov	r4, r0
	if (htim->Instance==TIM4) //check if the interrupt comes from TIM3
 800396e:	d116      	bne.n	800399e <HAL_TIM_PeriodElapsedCallback+0x3e>
		//tacho - ,    rise-fall  0.5 .
		//   ,  (2*tacho/2)
		//   RPM,  (2*tacho/2)*60
		//???        2  ,  .
		tacho_result=tacho*2;
		rpm = tacho*2*60;
 8003970:	2078      	movs	r0, #120	; 0x78
		tacho_result=tacho*2;
 8003972:	4dc6      	ldr	r5, [pc, #792]	; (8003c8c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8003974:	4ac6      	ldr	r2, [pc, #792]	; (8003c90 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8003976:	682b      	ldr	r3, [r5, #0]
 8003978:	005e      	lsls	r6, r3, #1
 800397a:	6016      	str	r6, [r2, #0]
		rpm = tacho*2*60;
 800397c:	4358      	muls	r0, r3
 800397e:	f7fd f9af 	bl	8000ce0 <__aeabi_i2f>
 8003982:	4bc4      	ldr	r3, [pc, #784]	; (8003c94 <HAL_TIM_PeriodElapsedCallback+0x334>)
#ifdef DEBUG_TACHO
		sprintf(data,"%ld\n",tacho*2);
 8003984:	4632      	mov	r2, r6
		rpm = tacho*2*60;
 8003986:	6018      	str	r0, [r3, #0]
		sprintf(data,"%ld\n",tacho*2);
 8003988:	49c3      	ldr	r1, [pc, #780]	; (8003c98 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800398a:	48c4      	ldr	r0, [pc, #784]	; (8003c9c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800398c:	f001 f816 	bl	80049bc <siprintf>
		HAL_UART_Transmit_IT(&huart3,data,16);
 8003990:	2210      	movs	r2, #16
 8003992:	49c2      	ldr	r1, [pc, #776]	; (8003c9c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003994:	48c2      	ldr	r0, [pc, #776]	; (8003ca0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003996:	f7ff fbfd 	bl	8003194 <HAL_UART_Transmit_IT>
#endif
		tacho=0;
 800399a:	2300      	movs	r3, #0
 800399c:	602b      	str	r3, [r5, #0]
	}
	if (htim->Instance==TIM2) //check if the interrupt comes from TIM3
 800399e:	6823      	ldr	r3, [r4, #0]
 80039a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a4:	f040 8398 	bne.w	80040d8 <HAL_TIM_PeriodElapsedCallback+0x778>
	{
		in.a1 = ADC.a1*3.3/4095;
 80039a8:	4cbe      	ldr	r4, [pc, #760]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x344>)
 80039aa:	4ebf      	ldr	r6, [pc, #764]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80039ac:	6820      	ldr	r0, [r4, #0]
 80039ae:	f7fc fd7d 	bl	80004ac <__aeabi_ui2d>
 80039b2:	a3a5      	add	r3, pc, #660	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80039b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b8:	f7fc fdee 	bl	8000598 <__aeabi_dmul>
 80039bc:	a3a4      	add	r3, pc, #656	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80039be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c2:	f7fc ff13 	bl	80007ec <__aeabi_ddiv>
 80039c6:	f7fd f881 	bl	8000acc <__aeabi_d2f>
 80039ca:	4682      	mov	sl, r0
 80039cc:	6030      	str	r0, [r6, #0]
		in.a2 = ADC.a2*3.3/4095;
 80039ce:	6860      	ldr	r0, [r4, #4]
 80039d0:	f7fc fd6c 	bl	80004ac <__aeabi_ui2d>
 80039d4:	a39c      	add	r3, pc, #624	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80039d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039da:	f7fc fddd 	bl	8000598 <__aeabi_dmul>
 80039de:	a39c      	add	r3, pc, #624	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80039e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e4:	f7fc ff02 	bl	80007ec <__aeabi_ddiv>
 80039e8:	f7fd f870 	bl	8000acc <__aeabi_d2f>
 80039ec:	4683      	mov	fp, r0
 80039ee:	6070      	str	r0, [r6, #4]
		in.a3 = ADC.a3*3.3/4095;
 80039f0:	68a0      	ldr	r0, [r4, #8]
 80039f2:	f7fc fd5b 	bl	80004ac <__aeabi_ui2d>
 80039f6:	a394      	add	r3, pc, #592	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80039f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fc:	f7fc fdcc 	bl	8000598 <__aeabi_dmul>
 8003a00:	a393      	add	r3, pc, #588	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fef1 	bl	80007ec <__aeabi_ddiv>
 8003a0a:	f7fd f85f 	bl	8000acc <__aeabi_d2f>
 8003a0e:	4681      	mov	r9, r0
 8003a10:	60b0      	str	r0, [r6, #8]
		in.a4 = ADC.a4*3.3/4095;
 8003a12:	68e0      	ldr	r0, [r4, #12]
 8003a14:	f7fc fd4a 	bl	80004ac <__aeabi_ui2d>
 8003a18:	a38b      	add	r3, pc, #556	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a1e:	f7fc fdbb 	bl	8000598 <__aeabi_dmul>
 8003a22:	a38b      	add	r3, pc, #556	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a28:	f7fc fee0 	bl	80007ec <__aeabi_ddiv>
 8003a2c:	f7fd f84e 	bl	8000acc <__aeabi_d2f>
 8003a30:	4607      	mov	r7, r0
 8003a32:	60f0      	str	r0, [r6, #12]

		in.u_bat = ADC.u_bat*3.3/4095;
 8003a34:	6920      	ldr	r0, [r4, #16]
 8003a36:	f7fc fd39 	bl	80004ac <__aeabi_ui2d>
 8003a3a:	a383      	add	r3, pc, #524	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a40:	f7fc fdaa 	bl	8000598 <__aeabi_dmul>
 8003a44:	a382      	add	r3, pc, #520	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	f7fc fecf 	bl	80007ec <__aeabi_ddiv>
 8003a4e:	f7fd f83d 	bl	8000acc <__aeabi_d2f>
 8003a52:	4605      	mov	r5, r0
 8003a54:	6170      	str	r0, [r6, #20]
		in.current_sense = ADC.current_sense*3.3/4095;
 8003a56:	6960      	ldr	r0, [r4, #20]
 8003a58:	f7fc fd28 	bl	80004ac <__aeabi_ui2d>
 8003a5c:	a37a      	add	r3, pc, #488	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a62:	f7fc fd99 	bl	8000598 <__aeabi_dmul>
 8003a66:	a37a      	add	r3, pc, #488	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6c:	f7fc febe 	bl	80007ec <__aeabi_ddiv>
 8003a70:	f7fd f82c 	bl	8000acc <__aeabi_d2f>
 8003a74:	61b0      	str	r0, [r6, #24]
 8003a76:	4680      	mov	r8, r0
		in.temp = ADC.temp*3.3/4095.0;
 8003a78:	69a0      	ldr	r0, [r4, #24]
 8003a7a:	f7fc fd17 	bl	80004ac <__aeabi_ui2d>
 8003a7e:	a372      	add	r3, pc, #456	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a84:	f7fc fd88 	bl	8000598 <__aeabi_dmul>
 8003a88:	a371      	add	r3, pc, #452	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8e:	f7fc fead 	bl	80007ec <__aeabi_ddiv>
 8003a92:	f7fd f81b 	bl	8000acc <__aeabi_d2f>
 8003a96:	6230      	str	r0, [r6, #32]
		in.pot = ADC.pot*3.3/4095.0;
 8003a98:	69e0      	ldr	r0, [r4, #28]
 8003a9a:	f7fc fd07 	bl	80004ac <__aeabi_ui2d>
 8003a9e:	a36a      	add	r3, pc, #424	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa4:	f7fc fd78 	bl	8000598 <__aeabi_dmul>
 8003aa8:	a369      	add	r3, pc, #420	; (adr r3, 8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8003aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aae:	f7fc fe9d 	bl	80007ec <__aeabi_ddiv>
 8003ab2:	f7fd f80b 	bl	8000acc <__aeabi_d2f>

		val.current = (in.a1+in.a2+in.a3+in.a4)*30000.0/820.0/1000.0;
 8003ab6:	4659      	mov	r1, fp
		in.pot = ADC.pot*3.3/4095.0;
 8003ab8:	6270      	str	r0, [r6, #36]	; 0x24
		val.current = (in.a1+in.a2+in.a3+in.a4)*30000.0/820.0/1000.0;
 8003aba:	4650      	mov	r0, sl
 8003abc:	f7fd f85c 	bl	8000b78 <__addsf3>
 8003ac0:	4649      	mov	r1, r9
 8003ac2:	f7fd f859 	bl	8000b78 <__addsf3>
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	f7fd f856 	bl	8000b78 <__addsf3>
 8003acc:	f7fc fd10 	bl	80004f0 <__aeabi_f2d>
 8003ad0:	a361      	add	r3, pc, #388	; (adr r3, 8003c58 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8003ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad6:	f7fc fd5f 	bl	8000598 <__aeabi_dmul>
 8003ada:	2200      	movs	r2, #0
 8003adc:	4b73      	ldr	r3, [pc, #460]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003ade:	f7fc fe85 	bl	80007ec <__aeabi_ddiv>
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	4b72      	ldr	r3, [pc, #456]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8003ae6:	f7fc fe81 	bl	80007ec <__aeabi_ddiv>
 8003aea:	f7fc ffef 	bl	8000acc <__aeabi_d2f>
 8003aee:	4c71      	ldr	r4, [pc, #452]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8003af0:	46b2      	mov	sl, r6
 8003af2:	6120      	str	r0, [r4, #16]
		val.u_bat = 25.0/25.8*in.u_bat*(3+22)/3.0;
 8003af4:	4628      	mov	r0, r5
 8003af6:	f7fc fcfb 	bl	80004f0 <__aeabi_f2d>
 8003afa:	a359      	add	r3, pc, #356	; (adr r3, 8003c60 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8003afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b00:	f7fc fd4a 	bl	8000598 <__aeabi_dmul>
 8003b04:	2200      	movs	r2, #0
 8003b06:	4b6c      	ldr	r3, [pc, #432]	; (8003cb8 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8003b08:	f7fc fd46 	bl	8000598 <__aeabi_dmul>
 8003b0c:	4b6b      	ldr	r3, [pc, #428]	; (8003cbc <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f7fc fe6c 	bl	80007ec <__aeabi_ddiv>
 8003b14:	f7fc ffda 	bl	8000acc <__aeabi_d2f>
		if(state.init)
 8003b18:	4d69      	ldr	r5, [pc, #420]	; (8003cc0 <HAL_TIM_PeriodElapsedCallback+0x360>)
		val.u_bat = 25.0/25.8*in.u_bat*(3+22)/3.0;
 8003b1a:	6160      	str	r0, [r4, #20]
		if(state.init)
 8003b1c:	782b      	ldrb	r3, [r5, #0]
 8003b1e:	b1cb      	cbz	r3, 8003b54 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			val.current_sense0 = (val.current_sense0*199.0 +in.current_sense)/200.0;
 8003b20:	69e0      	ldr	r0, [r4, #28]
 8003b22:	f7fc fce5 	bl	80004f0 <__aeabi_f2d>
 8003b26:	a350      	add	r3, pc, #320	; (adr r3, 8003c68 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2c:	f7fc fd34 	bl	8000598 <__aeabi_dmul>
 8003b30:	4606      	mov	r6, r0
 8003b32:	4640      	mov	r0, r8
 8003b34:	460f      	mov	r7, r1
 8003b36:	f7fc fcdb 	bl	80004f0 <__aeabi_f2d>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4630      	mov	r0, r6
 8003b40:	4639      	mov	r1, r7
 8003b42:	f7fc fb77 	bl	8000234 <__adddf3>
 8003b46:	2200      	movs	r2, #0
 8003b48:	4b5e      	ldr	r3, [pc, #376]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003b4a:	f7fc fe4f 	bl	80007ec <__aeabi_ddiv>
 8003b4e:	f7fc ffbd 	bl	8000acc <__aeabi_d2f>
 8003b52:	61e0      	str	r0, [r4, #28]
		if(HAL_GetTick()>2000)
 8003b54:	f7fd fb2a 	bl	80011ac <HAL_GetTick>
 8003b58:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
			state.init = false;
 8003b5c:	bf88      	it	hi
 8003b5e:	2300      	movhi	r3, #0
		val.current_sense = fabs( (in.current_sense-val.current_sense0)*100.0/20.0*31.0);
 8003b60:	69e1      	ldr	r1, [r4, #28]
			state.init = false;
 8003b62:	bf88      	it	hi
 8003b64:	702b      	strbhi	r3, [r5, #0]
		val.current_sense = fabs( (in.current_sense-val.current_sense0)*100.0/20.0*31.0);
 8003b66:	f8da 0018 	ldr.w	r0, [sl, #24]
 8003b6a:	f7fd f803 	bl	8000b74 <__aeabi_fsub>
 8003b6e:	f7fc fcbf 	bl	80004f0 <__aeabi_f2d>
 8003b72:	2200      	movs	r2, #0
 8003b74:	4b54      	ldr	r3, [pc, #336]	; (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003b76:	f7fc fd0f 	bl	8000598 <__aeabi_dmul>
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	4b53      	ldr	r3, [pc, #332]	; (8003ccc <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8003b7e:	f7fc fe35 	bl	80007ec <__aeabi_ddiv>
 8003b82:	2200      	movs	r2, #0
 8003b84:	4b52      	ldr	r3, [pc, #328]	; (8003cd0 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8003b86:	f7fc fd07 	bl	8000598 <__aeabi_dmul>
 8003b8a:	f7fc ff9f 	bl	8000acc <__aeabi_d2f>
 8003b8e:	f020 4b00 	bic.w	fp, r0, #2147483648	; 0x80000000
 8003b92:	f8c4 b018 	str.w	fp, [r4, #24]
		val.temp =  19.48*in.temp*in.temp-20.09*in.temp+2.87;
 8003b96:	f8da 0020 	ldr.w	r0, [sl, #32]
 8003b9a:	f7fc fca9 	bl	80004f0 <__aeabi_f2d>
 8003b9e:	a334      	add	r3, pc, #208	; (adr r3, 8003c70 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8003ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba4:	4606      	mov	r6, r0
 8003ba6:	460f      	mov	r7, r1
 8003ba8:	f7fc fcf6 	bl	8000598 <__aeabi_dmul>
 8003bac:	4632      	mov	r2, r6
 8003bae:	463b      	mov	r3, r7
 8003bb0:	f7fc fcf2 	bl	8000598 <__aeabi_dmul>
 8003bb4:	a330      	add	r3, pc, #192	; (adr r3, 8003c78 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8003bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bba:	4680      	mov	r8, r0
 8003bbc:	4689      	mov	r9, r1
 8003bbe:	4630      	mov	r0, r6
 8003bc0:	4639      	mov	r1, r7
 8003bc2:	f7fc fce9 	bl	8000598 <__aeabi_dmul>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4640      	mov	r0, r8
 8003bcc:	4649      	mov	r1, r9
 8003bce:	f7fc fb2f 	bl	8000230 <__aeabi_dsub>
 8003bd2:	a32b      	add	r3, pc, #172	; (adr r3, 8003c80 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8003bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd8:	f7fc fb2c 	bl	8000234 <__adddf3>
 8003bdc:	f7fc ff76 	bl	8000acc <__aeabi_d2f>
 8003be0:	4681      	mov	r9, r0
 8003be2:	6220      	str	r0, [r4, #32]
		val.pot = in.pot*100.0/3.3;
 8003be4:	f8da 0024 	ldr.w	r0, [sl, #36]	; 0x24
 8003be8:	f7fc fc82 	bl	80004f0 <__aeabi_f2d>
 8003bec:	2200      	movs	r2, #0
 8003bee:	4b36      	ldr	r3, [pc, #216]	; (8003cc8 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8003bf0:	f7fc fcd2 	bl	8000598 <__aeabi_dmul>
 8003bf4:	a314      	add	r3, pc, #80	; (adr r3, 8003c48 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8003bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfa:	f7fc fdf7 	bl	80007ec <__aeabi_ddiv>
 8003bfe:	f7fc ff65 	bl	8000acc <__aeabi_d2f>

		avg.current = (avg.current*199.0 + val.current)/200.0;
 8003c02:	4e34      	ldr	r6, [pc, #208]	; (8003cd4 <HAL_TIM_PeriodElapsedCallback+0x374>)
		val.pot = in.pot*100.0/3.3;
 8003c04:	4680      	mov	r8, r0
 8003c06:	6260      	str	r0, [r4, #36]	; 0x24
		avg.current = (avg.current*199.0 + val.current)/200.0;
 8003c08:	6930      	ldr	r0, [r6, #16]
 8003c0a:	f7fc fc71 	bl	80004f0 <__aeabi_f2d>
 8003c0e:	a316      	add	r3, pc, #88	; (adr r3, 8003c68 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8003c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c14:	f7fc fcc0 	bl	8000598 <__aeabi_dmul>
 8003c18:	6927      	ldr	r7, [r4, #16]
 8003c1a:	e9cd 0100 	strd	r0, r1, [sp]
 8003c1e:	4638      	mov	r0, r7
 8003c20:	f7fc fc66 	bl	80004f0 <__aeabi_f2d>
 8003c24:	4602      	mov	r2, r0
 8003c26:	460b      	mov	r3, r1
 8003c28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c2c:	f7fc fb02 	bl	8000234 <__adddf3>
 8003c30:	2200      	movs	r2, #0
 8003c32:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8003c34:	f7fc fdda 	bl	80007ec <__aeabi_ddiv>
 8003c38:	f7fc ff48 	bl	8000acc <__aeabi_d2f>
 8003c3c:	6130      	str	r0, [r6, #16]
		avg.u_bat = (avg.u_bat*39.0 + val.u_bat)/40.0;
 8003c3e:	6970      	ldr	r0, [r6, #20]
 8003c40:	f7fc fc56 	bl	80004f0 <__aeabi_f2d>
 8003c44:	2200      	movs	r2, #0
 8003c46:	e047      	b.n	8003cd8 <HAL_TIM_PeriodElapsedCallback+0x378>
 8003c48:	66666666 	.word	0x66666666
 8003c4c:	400a6666 	.word	0x400a6666
 8003c50:	00000000 	.word	0x00000000
 8003c54:	40affe00 	.word	0x40affe00
 8003c58:	00000000 	.word	0x00000000
 8003c5c:	40dd4c00 	.word	0x40dd4c00
 8003c60:	07f01fc0 	.word	0x07f01fc0
 8003c64:	3fef01fc 	.word	0x3fef01fc
 8003c68:	00000000 	.word	0x00000000
 8003c6c:	4068e000 	.word	0x4068e000
 8003c70:	47ae147b 	.word	0x47ae147b
 8003c74:	40337ae1 	.word	0x40337ae1
 8003c78:	3d70a3d7 	.word	0x3d70a3d7
 8003c7c:	4034170a 	.word	0x4034170a
 8003c80:	8f5c28f6 	.word	0x8f5c28f6
 8003c84:	4006f5c2 	.word	0x4006f5c2
 8003c88:	40000800 	.word	0x40000800
 8003c8c:	200002dc 	.word	0x200002dc
 8003c90:	200001d8 	.word	0x200001d8
 8003c94:	20000320 	.word	0x20000320
 8003c98:	08005264 	.word	0x08005264
 8003c9c:	20000391 	.word	0x20000391
 8003ca0:	2000018c 	.word	0x2000018c
 8003ca4:	200000ac 	.word	0x200000ac
 8003ca8:	200000cc 	.word	0x200000cc
 8003cac:	4089a000 	.word	0x4089a000
 8003cb0:	408f4000 	.word	0x408f4000
 8003cb4:	200002e0 	.word	0x200002e0
 8003cb8:	40390000 	.word	0x40390000
 8003cbc:	40080000 	.word	0x40080000
 8003cc0:	20000258 	.word	0x20000258
 8003cc4:	40690000 	.word	0x40690000
 8003cc8:	40590000 	.word	0x40590000
 8003ccc:	40340000 	.word	0x40340000
 8003cd0:	403f0000 	.word	0x403f0000
 8003cd4:	20000440 	.word	0x20000440
 8003cd8:	4bb9      	ldr	r3, [pc, #740]	; (8003fc0 <HAL_TIM_PeriodElapsedCallback+0x660>)
 8003cda:	f7fc fc5d 	bl	8000598 <__aeabi_dmul>
 8003cde:	e9cd 0100 	strd	r0, r1, [sp]
 8003ce2:	6960      	ldr	r0, [r4, #20]
 8003ce4:	f7fc fc04 	bl	80004f0 <__aeabi_f2d>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cf0:	f7fc faa0 	bl	8000234 <__adddf3>
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	4bb3      	ldr	r3, [pc, #716]	; (8003fc4 <HAL_TIM_PeriodElapsedCallback+0x664>)
 8003cf8:	f7fc fd78 	bl	80007ec <__aeabi_ddiv>
 8003cfc:	f7fc fee6 	bl	8000acc <__aeabi_d2f>
 8003d00:	4682      	mov	sl, r0
 8003d02:	6170      	str	r0, [r6, #20]
		avg.current_sense = (avg.current_sense*39.0 + val.current_sense)/40.0;
 8003d04:	69b0      	ldr	r0, [r6, #24]
 8003d06:	f7fc fbf3 	bl	80004f0 <__aeabi_f2d>
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	4bac      	ldr	r3, [pc, #688]	; (8003fc0 <HAL_TIM_PeriodElapsedCallback+0x660>)
 8003d0e:	f7fc fc43 	bl	8000598 <__aeabi_dmul>
 8003d12:	e9cd 0100 	strd	r0, r1, [sp]
 8003d16:	4658      	mov	r0, fp
 8003d18:	f7fc fbea 	bl	80004f0 <__aeabi_f2d>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d24:	f7fc fa86 	bl	8000234 <__adddf3>
 8003d28:	2200      	movs	r2, #0
 8003d2a:	4ba6      	ldr	r3, [pc, #664]	; (8003fc4 <HAL_TIM_PeriodElapsedCallback+0x664>)
 8003d2c:	f7fc fd5e 	bl	80007ec <__aeabi_ddiv>
 8003d30:	f7fc fecc 	bl	8000acc <__aeabi_d2f>
 8003d34:	61b0      	str	r0, [r6, #24]
 8003d36:	4683      	mov	fp, r0
		avg.temp = (avg.temp*199.0 + val.temp)/200.0;
 8003d38:	6a30      	ldr	r0, [r6, #32]
 8003d3a:	f7fc fbd9 	bl	80004f0 <__aeabi_f2d>
 8003d3e:	a38e      	add	r3, pc, #568	; (adr r3, 8003f78 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8003d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d44:	f7fc fc28 	bl	8000598 <__aeabi_dmul>
 8003d48:	e9cd 0100 	strd	r0, r1, [sp]
 8003d4c:	4648      	mov	r0, r9
 8003d4e:	f7fc fbcf 	bl	80004f0 <__aeabi_f2d>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d5a:	f7fc fa6b 	bl	8000234 <__adddf3>
 8003d5e:	2200      	movs	r2, #0
 8003d60:	4b99      	ldr	r3, [pc, #612]	; (8003fc8 <HAL_TIM_PeriodElapsedCallback+0x668>)
 8003d62:	f7fc fd43 	bl	80007ec <__aeabi_ddiv>
 8003d66:	f7fc feb1 	bl	8000acc <__aeabi_d2f>
 8003d6a:	6230      	str	r0, [r6, #32]
		avg.pot = (avg.pot*199.0 + val.pot)/200.0;
 8003d6c:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8003d6e:	f7fc fbbf 	bl	80004f0 <__aeabi_f2d>
 8003d72:	a381      	add	r3, pc, #516	; (adr r3, 8003f78 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f7fc fc0e 	bl	8000598 <__aeabi_dmul>
 8003d7c:	e9cd 0100 	strd	r0, r1, [sp]
 8003d80:	4640      	mov	r0, r8
 8003d82:	f7fc fbb5 	bl	80004f0 <__aeabi_f2d>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d8e:	f7fc fa51 	bl	8000234 <__adddf3>
 8003d92:	2200      	movs	r2, #0
 8003d94:	4b8c      	ldr	r3, [pc, #560]	; (8003fc8 <HAL_TIM_PeriodElapsedCallback+0x668>)
 8003d96:	f7fc fd29 	bl	80007ec <__aeabi_ddiv>
 8003d9a:	f7fc fe97 	bl	8000acc <__aeabi_d2f>
 8003d9e:	6270      	str	r0, [r6, #36]	; 0x24
		//
		state.charged = avg.u_bat>4.1*6;
 8003da0:	4650      	mov	r0, sl
 8003da2:	f7fc fba5 	bl	80004f0 <__aeabi_f2d>
 8003da6:	a376      	add	r3, pc, #472	; (adr r3, 8003f80 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	f7fc fe84 	bl	8000ab8 <__aeabi_dcmpgt>
 8003db0:	f04f 0801 	mov.w	r8, #1
 8003db4:	9600      	str	r6, [sp, #0]
 8003db6:	b900      	cbnz	r0, 8003dba <HAL_TIM_PeriodElapsedCallback+0x45a>
 8003db8:	4680      	mov	r8, r0
#ifdef SAINQUAKE
		state.startDVS = avg.pot>50;
#else
		state.startDVS = startDvs>0;
 8003dba:	4b84      	ldr	r3, [pc, #528]	; (8003fcc <HAL_TIM_PeriodElapsedCallback+0x66c>)
		val.smoothCurrent = ( val.smoothCurrent*9 + val.current )/10;
 8003dbc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
		state.startDVS = startDvs>0;
 8003dbe:	781b      	ldrb	r3, [r3, #0]
		val.smoothCurrent = ( val.smoothCurrent*9 + val.current )/10;
 8003dc0:	4983      	ldr	r1, [pc, #524]	; (8003fd0 <HAL_TIM_PeriodElapsedCallback+0x670>)
		state.startDVS = startDvs>0;
 8003dc2:	3300      	adds	r3, #0
 8003dc4:	bf18      	it	ne
 8003dc6:	2301      	movne	r3, #1
		state.charged = avg.u_bat>4.1*6;
 8003dc8:	f885 8002 	strb.w	r8, [r5, #2]
		state.startDVS = startDvs>0;
 8003dcc:	706b      	strb	r3, [r5, #1]
		val.smoothCurrent = ( val.smoothCurrent*9 + val.current )/10;
 8003dce:	f7fc ffdb 	bl	8000d88 <__aeabi_fmul>
 8003dd2:	4639      	mov	r1, r7
 8003dd4:	f7fc fed0 	bl	8000b78 <__addsf3>
 8003dd8:	497e      	ldr	r1, [pc, #504]	; (8003fd4 <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003dda:	f7fd f889 	bl	8000ef0 <__aeabi_fdiv>
 8003dde:	62a0      	str	r0, [r4, #40]	; 0x28
		val.chgCurrSmooth = ( avg.current_sense*3120.0/4095.0)/10.0 - 165.62;
 8003de0:	4658      	mov	r0, fp
 8003de2:	f7fc fb85 	bl	80004f0 <__aeabi_f2d>
 8003de6:	a368      	add	r3, pc, #416	; (adr r3, 8003f88 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8003de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dec:	f7fc fbd4 	bl	8000598 <__aeabi_dmul>
 8003df0:	a367      	add	r3, pc, #412	; (adr r3, 8003f90 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8003df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df6:	f7fc fcf9 	bl	80007ec <__aeabi_ddiv>
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	4b76      	ldr	r3, [pc, #472]	; (8003fd8 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003dfe:	f7fc fcf5 	bl	80007ec <__aeabi_ddiv>
 8003e02:	a365      	add	r3, pc, #404	; (adr r3, 8003f98 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8003e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e08:	f7fc fa12 	bl	8000230 <__aeabi_dsub>
 8003e0c:	f7fc fe5e 	bl	8000acc <__aeabi_d2f>
		val.cap += val.current/200/3600;
 8003e10:	4972      	ldr	r1, [pc, #456]	; (8003fdc <HAL_TIM_PeriodElapsedCallback+0x67c>)
		val.chgCurrSmooth = ( avg.current_sense*3120.0/4095.0)/10.0 - 165.62;
 8003e12:	62e0      	str	r0, [r4, #44]	; 0x2c
		val.cap += val.current/200/3600;
 8003e14:	4638      	mov	r0, r7
 8003e16:	f7fd f86b 	bl	8000ef0 <__aeabi_fdiv>
 8003e1a:	4971      	ldr	r1, [pc, #452]	; (8003fe0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003e1c:	f7fd f868 	bl	8000ef0 <__aeabi_fdiv>
 8003e20:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003e22:	f7fc fea9 	bl	8000b78 <__addsf3>
 8003e26:	6320      	str	r0, [r4, #48]	; 0x30
		pushValuesToOldSES();
 8003e28:	f7ff fd80 	bl	800392c <pushValuesToOldSES>
#endif
		state.coolerEnabled = avg.temp>40.0;
 8003e2c:	9b00      	ldr	r3, [sp, #0]
 8003e2e:	496d      	ldr	r1, [pc, #436]	; (8003fe4 <HAL_TIM_PeriodElapsedCallback+0x684>)
 8003e30:	f8d3 a020 	ldr.w	sl, [r3, #32]
 8003e34:	f04f 0401 	mov.w	r4, #1
 8003e38:	4650      	mov	r0, sl
 8003e3a:	f7fd f961 	bl	8001100 <__aeabi_fcmpgt>
 8003e3e:	b900      	cbnz	r0, 8003e42 <HAL_TIM_PeriodElapsedCallback+0x4e2>
 8003e40:	4604      	mov	r4, r0
 8003e42:	70ec      	strb	r4, [r5, #3]
		state.coolerRegulated = avg.temp>60.0;
 8003e44:	4968      	ldr	r1, [pc, #416]	; (8003fe8 <HAL_TIM_PeriodElapsedCallback+0x688>)
 8003e46:	4650      	mov	r0, sl
 8003e48:	f04f 0401 	mov.w	r4, #1
 8003e4c:	f7fd f958 	bl	8001100 <__aeabi_fcmpgt>
 8003e50:	b900      	cbnz	r0, 8003e54 <HAL_TIM_PeriodElapsedCallback+0x4f4>
 8003e52:	4604      	mov	r4, r0
		state.generateing = avg.current_sense>5;
 8003e54:	9b00      	ldr	r3, [sp, #0]
		state.coolerRegulated = avg.temp>60.0;
 8003e56:	712c      	strb	r4, [r5, #4]
		state.generateing = avg.current_sense>5;
 8003e58:	699f      	ldr	r7, [r3, #24]
 8003e5a:	4964      	ldr	r1, [pc, #400]	; (8003fec <HAL_TIM_PeriodElapsedCallback+0x68c>)
 8003e5c:	4638      	mov	r0, r7
 8003e5e:	f04f 0401 	mov.w	r4, #1
 8003e62:	f7fd f94d 	bl	8001100 <__aeabi_fcmpgt>
 8003e66:	b900      	cbnz	r0, 8003e6a <HAL_TIM_PeriodElapsedCallback+0x50a>
 8003e68:	4604      	mov	r4, r0
		//PWM regulation
		//starter
		if(state.startDVS ){//&& tmp<1000)
 8003e6a:	786b      	ldrb	r3, [r5, #1]
		state.generateing = avg.current_sense>5;
 8003e6c:	716c      	strb	r4, [r5, #5]
		if(state.startDVS ){//&& tmp<1000)
 8003e6e:	9303      	str	r3, [sp, #12]
 8003e70:	4c5f      	ldr	r4, [pc, #380]	; (8003ff0 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8003e72:	b1c3      	cbz	r3, 8003ea6 <HAL_TIM_PeriodElapsedCallback+0x546>
			pwm.starter = (pwm.starter*299.0 +1400.0)/300.0;
 8003e74:	6860      	ldr	r0, [r4, #4]
 8003e76:	f7fc fb3b 	bl	80004f0 <__aeabi_f2d>
 8003e7a:	a349      	add	r3, pc, #292	; (adr r3, 8003fa0 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8003e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e80:	f7fc fb8a 	bl	8000598 <__aeabi_dmul>
 8003e84:	2200      	movs	r2, #0
 8003e86:	4b5b      	ldr	r3, [pc, #364]	; (8003ff4 <HAL_TIM_PeriodElapsedCallback+0x694>)
 8003e88:	f7fc f9d4 	bl	8000234 <__adddf3>
 8003e8c:	a346      	add	r3, pc, #280	; (adr r3, 8003fa8 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8003e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e92:	f7fc fcab 	bl	80007ec <__aeabi_ddiv>
 8003e96:	f7fc fe19 	bl	8000acc <__aeabi_d2f>
			if(state.generateing)
 8003e9a:	4954      	ldr	r1, [pc, #336]	; (8003fec <HAL_TIM_PeriodElapsedCallback+0x68c>)
			pwm.starter = (pwm.starter*299.0 +1400.0)/300.0;
 8003e9c:	6060      	str	r0, [r4, #4]
			if(state.generateing)
 8003e9e:	4638      	mov	r0, r7
 8003ea0:	f7fd f92e 	bl	8001100 <__aeabi_fcmpgt>
 8003ea4:	b108      	cbz	r0, 8003eaa <HAL_TIM_PeriodElapsedCallback+0x54a>
				pwm.starter = 1000;
 8003ea6:	4b54      	ldr	r3, [pc, #336]	; (8003ff8 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8003ea8:	6063      	str	r3, [r4, #4]
		}else
			pwm.starter = 1000;
		//throttle
		ice.delta = ice.target - avg.current_sense;
 8003eaa:	4e54      	ldr	r6, [pc, #336]	; (8003ffc <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8003eac:	4639      	mov	r1, r7
 8003eae:	6830      	ldr	r0, [r6, #0]
 8003eb0:	f7fc fe60 	bl	8000b74 <__aeabi_fsub>
 8003eb4:	4683      	mov	fp, r0
 8003eb6:	6070      	str	r0, [r6, #4]
		ice.smooth_delta = (ice.smooth_delta*99.0 +ice.delta)/100.0;
 8003eb8:	68f0      	ldr	r0, [r6, #12]
 8003eba:	f7fc fb19 	bl	80004f0 <__aeabi_f2d>
 8003ebe:	a33c      	add	r3, pc, #240	; (adr r3, 8003fb0 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	f7fc fb68 	bl	8000598 <__aeabi_dmul>
 8003ec8:	4680      	mov	r8, r0
 8003eca:	4658      	mov	r0, fp
 8003ecc:	4689      	mov	r9, r1
 8003ece:	f7fc fb0f 	bl	80004f0 <__aeabi_f2d>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	4640      	mov	r0, r8
 8003ed8:	4649      	mov	r1, r9
 8003eda:	f7fc f9ab 	bl	8000234 <__adddf3>
 8003ede:	2200      	movs	r2, #0
 8003ee0:	4b47      	ldr	r3, [pc, #284]	; (8004000 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8003ee2:	f7fc fc83 	bl	80007ec <__aeabi_ddiv>
 8003ee6:	f7fc fdf1 	bl	8000acc <__aeabi_d2f>
 8003eea:	4683      	mov	fp, r0
 8003eec:	60f0      	str	r0, [r6, #12]
		ice.int_delta += ice.smooth_delta*0.002;
 8003eee:	68b0      	ldr	r0, [r6, #8]
 8003ef0:	f7fc fafe 	bl	80004f0 <__aeabi_f2d>
 8003ef4:	4680      	mov	r8, r0
 8003ef6:	4658      	mov	r0, fp
 8003ef8:	4689      	mov	r9, r1
 8003efa:	f7fc faf9 	bl	80004f0 <__aeabi_f2d>
 8003efe:	a32e      	add	r3, pc, #184	; (adr r3, 8003fb8 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8003f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f04:	f7fc fb48 	bl	8000598 <__aeabi_dmul>
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	4649      	mov	r1, r9
 8003f0e:	4640      	mov	r0, r8
 8003f10:	f7fc f990 	bl	8000234 <__adddf3>
 8003f14:	f7fc fdda 	bl	8000acc <__aeabi_d2f>


		if(state.startDVS){
 8003f18:	9b03      	ldr	r3, [sp, #12]
		ice.int_delta += ice.smooth_delta*0.002;
 8003f1a:	4680      	mov	r8, r0
 8003f1c:	60b0      	str	r0, [r6, #8]
		if(state.startDVS){
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 80e1 	beq.w	80040e6 <HAL_TIM_PeriodElapsedCallback+0x786>
			pwm.throttle = HOLOSTOI;
 8003f24:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8004004 <HAL_TIM_PeriodElapsedCallback+0x6a4>
			if(state.generateing){//zavelsa
 8003f28:	4930      	ldr	r1, [pc, #192]	; (8003fec <HAL_TIM_PeriodElapsedCallback+0x68c>)
			pwm.throttle = HOLOSTOI;
 8003f2a:	f8c4 9008 	str.w	r9, [r4, #8]
			if(state.generateing){//zavelsa
 8003f2e:	4638      	mov	r0, r7
 8003f30:	f7fd f8e6 	bl	8001100 <__aeabi_fcmpgt>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	f000 80d2 	beq.w	80040de <HAL_TIM_PeriodElapsedCallback+0x77e>
				ice.target = 40.0;
 8003f3a:	4b2a      	ldr	r3, [pc, #168]	; (8003fe4 <HAL_TIM_PeriodElapsedCallback+0x684>)
				pwm.throttle = (HOLOSTOI+ice.int_delta);//1750*PCA0_MKS;
 8003f3c:	4649      	mov	r1, r9
				ice.target = 40.0;
 8003f3e:	6033      	str	r3, [r6, #0]
				pwm.throttle = (HOLOSTOI+ice.int_delta);//1750*PCA0_MKS;
 8003f40:	4640      	mov	r0, r8
 8003f42:	f7fc fe19 	bl	8000b78 <__addsf3>
 8003f46:	60a0      	str	r0, [r4, #8]
			}
		}else{
			pwm.throttle = MIN_Z;//1200*PCA0_MKS;//;1200*PCA0_MKS;//0//1320
		}
		//cooler routine
				if(state.coolerEnabled && HAL_GetTick()>=COOLER_DELAY*1000){
 8003f48:	4926      	ldr	r1, [pc, #152]	; (8003fe4 <HAL_TIM_PeriodElapsedCallback+0x684>)
 8003f4a:	4650      	mov	r0, sl
 8003f4c:	f7fd f8d8 	bl	8001100 <__aeabi_fcmpgt>
 8003f50:	2800      	cmp	r0, #0
 8003f52:	f000 80cb 	beq.w	80040ec <HAL_TIM_PeriodElapsedCallback+0x78c>
 8003f56:	f7fd f929 	bl	80011ac <HAL_GetTick>
 8003f5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8003f5e:	4298      	cmp	r0, r3
 8003f60:	f240 80c4 	bls.w	80040ec <HAL_TIM_PeriodElapsedCallback+0x78c>
					pwm.cooler = (pwm.cooler*299.0 +COOLER_PWM_DUTY)/300.0;
 8003f64:	6820      	ldr	r0, [r4, #0]
 8003f66:	f7fc fac3 	bl	80004f0 <__aeabi_f2d>
 8003f6a:	a30d      	add	r3, pc, #52	; (adr r3, 8003fa0 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8003f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f70:	f7fc fb12 	bl	8000598 <__aeabi_dmul>
 8003f74:	e048      	b.n	8004008 <HAL_TIM_PeriodElapsedCallback+0x6a8>
 8003f76:	bf00      	nop
 8003f78:	00000000 	.word	0x00000000
 8003f7c:	4068e000 	.word	0x4068e000
 8003f80:	99999999 	.word	0x99999999
 8003f84:	40389999 	.word	0x40389999
 8003f88:	00000000 	.word	0x00000000
 8003f8c:	40a86000 	.word	0x40a86000
 8003f90:	00000000 	.word	0x00000000
 8003f94:	40affe00 	.word	0x40affe00
 8003f98:	0a3d70a4 	.word	0x0a3d70a4
 8003f9c:	4064b3d7 	.word	0x4064b3d7
 8003fa0:	00000000 	.word	0x00000000
 8003fa4:	4072b000 	.word	0x4072b000
 8003fa8:	00000000 	.word	0x00000000
 8003fac:	4072c000 	.word	0x4072c000
 8003fb0:	00000000 	.word	0x00000000
 8003fb4:	4058c000 	.word	0x4058c000
 8003fb8:	d2f1a9fc 	.word	0xd2f1a9fc
 8003fbc:	3f60624d 	.word	0x3f60624d
 8003fc0:	40438000 	.word	0x40438000
 8003fc4:	40440000 	.word	0x40440000
 8003fc8:	40690000 	.word	0x40690000
 8003fcc:	20000100 	.word	0x20000100
 8003fd0:	41100000 	.word	0x41100000
 8003fd4:	41200000 	.word	0x41200000
 8003fd8:	40240000 	.word	0x40240000
 8003fdc:	43480000 	.word	0x43480000
 8003fe0:	45610000 	.word	0x45610000
 8003fe4:	42200000 	.word	0x42200000
 8003fe8:	42700000 	.word	0x42700000
 8003fec:	40a00000 	.word	0x40a00000
 8003ff0:	200003a8 	.word	0x200003a8
 8003ff4:	4095e000 	.word	0x4095e000
 8003ff8:	447a0000 	.word	0x447a0000
 8003ffc:	20000478 	.word	0x20000478
 8004000:	40590000 	.word	0x40590000
 8004004:	44898000 	.word	0x44898000
 8004008:	a33f      	add	r3, pc, #252	; (adr r3, 8004108 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	f7fc f911 	bl	8000234 <__adddf3>
 8004012:	a33f      	add	r3, pc, #252	; (adr r3, 8004110 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004018:	f7fc fbe8 	bl	80007ec <__aeabi_ddiv>
 800401c:	f7fc fd56 	bl	8000acc <__aeabi_d2f>
 8004020:	6020      	str	r0, [r4, #0]
				}else{
					pwm.cooler = COOLER_PWM_OFF;//cooler
				}
				if(state.coolerRegulated && HAL_GetTick()>=COOLER_DELAY*1000){
 8004022:	792b      	ldrb	r3, [r5, #4]
 8004024:	b373      	cbz	r3, 8004084 <HAL_TIM_PeriodElapsedCallback+0x724>
 8004026:	f7fd f8c1 	bl	80011ac <HAL_GetTick>
 800402a:	f242 730f 	movw	r3, #9999	; 0x270f
 800402e:	4298      	cmp	r0, r3
 8004030:	d928      	bls.n	8004084 <HAL_TIM_PeriodElapsedCallback+0x724>
					pwm.cooler = (pwm.cooler*299.0 +(COOLER_PWM_DUTY+(avg.temp-60.0)*COOLER_PWM_K))/300.0;
 8004032:	9b00      	ldr	r3, [sp, #0]
 8004034:	6a18      	ldr	r0, [r3, #32]
 8004036:	f7fc fa5b 	bl	80004f0 <__aeabi_f2d>
 800403a:	2200      	movs	r2, #0
 800403c:	4b38      	ldr	r3, [pc, #224]	; (8004120 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 800403e:	f7fc f8f7 	bl	8000230 <__aeabi_dsub>
 8004042:	2200      	movs	r2, #0
 8004044:	4b37      	ldr	r3, [pc, #220]	; (8004124 <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8004046:	f7fc faa7 	bl	8000598 <__aeabi_dmul>
 800404a:	a32f      	add	r3, pc, #188	; (adr r3, 8004108 <HAL_TIM_PeriodElapsedCallback+0x7a8>)
 800404c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004050:	f7fc f8f0 	bl	8000234 <__adddf3>
 8004054:	4606      	mov	r6, r0
 8004056:	6820      	ldr	r0, [r4, #0]
 8004058:	460f      	mov	r7, r1
 800405a:	f7fc fa49 	bl	80004f0 <__aeabi_f2d>
 800405e:	a32e      	add	r3, pc, #184	; (adr r3, 8004118 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004064:	f7fc fa98 	bl	8000598 <__aeabi_dmul>
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4630      	mov	r0, r6
 800406e:	4639      	mov	r1, r7
 8004070:	f7fc f8e0 	bl	8000234 <__adddf3>
 8004074:	a326      	add	r3, pc, #152	; (adr r3, 8004110 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8004076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407a:	f7fc fbb7 	bl	80007ec <__aeabi_ddiv>
 800407e:	f7fc fd25 	bl	8000acc <__aeabi_d2f>
 8004082:	6020      	str	r0, [r4, #0]
				}
				if(pwm.cooler>COOLER_PWM_MAX)
 8004084:	4e28      	ldr	r6, [pc, #160]	; (8004128 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 8004086:	6820      	ldr	r0, [r4, #0]
 8004088:	4631      	mov	r1, r6
 800408a:	f7fd f839 	bl	8001100 <__aeabi_fcmpgt>
 800408e:	b100      	cbz	r0, 8004092 <HAL_TIM_PeriodElapsedCallback+0x732>
					pwm.cooler = COOLER_PWM_MAX;
 8004090:	6026      	str	r6, [r4, #0]
		//pwm control
		TIM3->CCR4 = pwm.cooler;
 8004092:	6820      	ldr	r0, [r4, #0]
 8004094:	f7fd f83e 	bl	8001114 <__aeabi_f2uiz>
 8004098:	4e24      	ldr	r6, [pc, #144]	; (800412c <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 800409a:	6430      	str	r0, [r6, #64]	; 0x40
		TIM3->CCR3 = pwm.throttle;
 800409c:	68a0      	ldr	r0, [r4, #8]
 800409e:	f7fd f839 	bl	8001114 <__aeabi_f2uiz>
 80040a2:	63f0      	str	r0, [r6, #60]	; 0x3c
		TIM3->CCR2 = pwm.starter;
 80040a4:	6860      	ldr	r0, [r4, #4]
 80040a6:	f7fd f835 	bl	8001114 <__aeabi_f2uiz>
 80040aa:	63b0      	str	r0, [r6, #56]	; 0x38
		//LED control
		if(state.startDVS)
 80040ac:	786e      	ldrb	r6, [r5, #1]
 80040ae:	4c20      	ldr	r4, [pc, #128]	; (8004130 <HAL_TIM_PeriodElapsedCallback+0x7d0>)
 80040b0:	b1fe      	cbz	r6, 80040f2 <HAL_TIM_PeriodElapsedCallback+0x792>
			HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 80040b2:	2201      	movs	r2, #1
 80040b4:	2140      	movs	r1, #64	; 0x40
 80040b6:	481f      	ldr	r0, [pc, #124]	; (8004134 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 80040b8:	f7fd fed8 	bl	8001e6c <HAL_GPIO_WritePin>
		else if(time>500){
			HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
			time=0;
		}
		if(state.coolerEnabled && time>50){
 80040bc:	78eb      	ldrb	r3, [r5, #3]
 80040be:	b143      	cbz	r3, 80040d2 <HAL_TIM_PeriodElapsedCallback+0x772>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	2b32      	cmp	r3, #50	; 0x32
 80040c4:	d905      	bls.n	80040d2 <HAL_TIM_PeriodElapsedCallback+0x772>
			HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 80040c6:	2140      	movs	r1, #64	; 0x40
 80040c8:	481a      	ldr	r0, [pc, #104]	; (8004134 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 80040ca:	f7fd fed4 	bl	8001e76 <HAL_GPIO_TogglePin>
			time=0;
 80040ce:	2300      	movs	r3, #0
 80040d0:	6023      	str	r3, [r4, #0]
		}
		time++;
 80040d2:	6823      	ldr	r3, [r4, #0]
 80040d4:	3301      	adds	r3, #1
 80040d6:	6023      	str	r3, [r4, #0]
	}

}
 80040d8:	b005      	add	sp, #20
 80040da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				ice.int_delta = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	60b3      	str	r3, [r6, #8]
				ice.target=0;
 80040e2:	6033      	str	r3, [r6, #0]
 80040e4:	e730      	b.n	8003f48 <HAL_TIM_PeriodElapsedCallback+0x5e8>
			pwm.throttle = MIN_Z;//1200*PCA0_MKS;//;1200*PCA0_MKS;//0//1320
 80040e6:	4b14      	ldr	r3, [pc, #80]	; (8004138 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 80040e8:	60a3      	str	r3, [r4, #8]
 80040ea:	e72d      	b.n	8003f48 <HAL_TIM_PeriodElapsedCallback+0x5e8>
					pwm.cooler = COOLER_PWM_OFF;//cooler
 80040ec:	4b13      	ldr	r3, [pc, #76]	; (800413c <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 80040ee:	6023      	str	r3, [r4, #0]
 80040f0:	e797      	b.n	8004022 <HAL_TIM_PeriodElapsedCallback+0x6c2>
		else if(time>500){
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80040f8:	d9e0      	bls.n	80040bc <HAL_TIM_PeriodElapsedCallback+0x75c>
			HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 80040fa:	2140      	movs	r1, #64	; 0x40
 80040fc:	480d      	ldr	r0, [pc, #52]	; (8004134 <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 80040fe:	f7fd feba 	bl	8001e76 <HAL_GPIO_TogglePin>
			time=0;
 8004102:	6026      	str	r6, [r4, #0]
 8004104:	e7da      	b.n	80040bc <HAL_TIM_PeriodElapsedCallback+0x75c>
 8004106:	bf00      	nop
 8004108:	00000000 	.word	0x00000000
 800410c:	40913000 	.word	0x40913000
 8004110:	00000000 	.word	0x00000000
 8004114:	4072c000 	.word	0x4072c000
 8004118:	00000000 	.word	0x00000000
 800411c:	4072b000 	.word	0x4072b000
 8004120:	404e0000 	.word	0x404e0000
 8004124:	40140000 	.word	0x40140000
 8004128:	44e10000 	.word	0x44e10000
 800412c:	40000400 	.word	0x40000400
 8004130:	20000098 	.word	0x20000098
 8004134:	40011000 	.word	0x40011000
 8004138:	44660000 	.word	0x44660000
 800413c:	44480000 	.word	0x44480000

08004140 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004140:	f44f 3280 	mov.w	r2, #65536	; 0x10000
{
 8004144:	b530      	push	{r4, r5, lr}
 8004146:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004148:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800414a:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800414c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800414e:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004150:	9217      	str	r2, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004152:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004156:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004158:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800415a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800415c:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800415e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004160:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004162:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8004164:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004166:	f7fd fe97 	bl	8001e98 <HAL_RCC_OscConfig>
 800416a:	b100      	cbz	r0, 800416e <SystemClock_Config+0x2e>
 800416c:	e7fe      	b.n	800416c <SystemClock_Config+0x2c>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800416e:	230f      	movs	r3, #15
 8004170:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004172:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004176:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004178:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800417a:	4629      	mov	r1, r5
 800417c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800417e:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004180:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004182:	f7fe fa01 	bl	8002588 <HAL_RCC_ClockConfig>
 8004186:	b100      	cbz	r0, 800418a <SystemClock_Config+0x4a>
 8004188:	e7fe      	b.n	8004188 <SystemClock_Config+0x48>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800418a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800418e:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004190:	9506      	str	r5, [sp, #24]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8004192:	9308      	str	r3, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004194:	f7fe fae2 	bl	800275c <HAL_RCCEx_PeriphCLKConfig>
 8004198:	4605      	mov	r5, r0
 800419a:	b100      	cbz	r0, 800419e <SystemClock_Config+0x5e>
 800419c:	e7fe      	b.n	800419c <SystemClock_Config+0x5c>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800419e:	f7fe faa7 	bl	80026f0 <HAL_RCC_GetHCLKFreq>
 80041a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041a6:	fbb0 f0f3 	udiv	r0, r0, r3
 80041aa:	f7fd fadd 	bl	8001768 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80041ae:	2004      	movs	r0, #4
 80041b0:	f7fd faf0 	bl	8001794 <HAL_SYSTICK_CLKSourceConfig>
 80041b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80041b8:	fa93 f3a3 	rbit	r3, r3

    /**Configure the Systick interrupt time 
    */
  __HAL_RCC_PLLI2S_ENABLE();
 80041bc:	fab3 f383 	clz	r3, r3
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80041c6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80041ca:	601c      	str	r4, [r3, #0]

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80041cc:	462a      	mov	r2, r5
 80041ce:	4629      	mov	r1, r5
 80041d0:	f04f 30ff 	mov.w	r0, #4294967295
 80041d4:	f7fd fa88 	bl	80016e8 <HAL_NVIC_SetPriority>
}
 80041d8:	b01d      	add	sp, #116	; 0x74
 80041da:	bd30      	pop	{r4, r5, pc}

080041dc <main>:
  tacho=0;
 80041dc:	2500      	movs	r5, #0
{
 80041de:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041e0:	4ca0      	ldr	r4, [pc, #640]	; (8004464 <main+0x288>)
  tacho=0;
 80041e2:	4ba1      	ldr	r3, [pc, #644]	; (8004468 <main+0x28c>)
{
 80041e4:	b09e      	sub	sp, #120	; 0x78
  tacho=0;
 80041e6:	601d      	str	r5, [r3, #0]
  HAL_Init();
 80041e8:	f7fc ffc6 	bl	8001178 <HAL_Init>
  SystemClock_Config();
 80041ec:	f7ff ffa8 	bl	8004140 <SystemClock_Config>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041f0:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 80041f2:	2201      	movs	r2, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041f4:	f043 0320 	orr.w	r3, r3, #32
 80041f8:	61a3      	str	r3, [r4, #24]
 80041fa:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 80041fc:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041fe:	f003 0320 	and.w	r3, r3, #32
 8004202:	930d      	str	r3, [sp, #52]	; 0x34
 8004204:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004206:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 8004208:	4898      	ldr	r0, [pc, #608]	; (800446c <main+0x290>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800420a:	f043 0310 	orr.w	r3, r3, #16
 800420e:	61a3      	str	r3, [r4, #24]
 8004210:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, AH_Pin|BH_Pin|CH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1_and_PA2_for_Tacho_Pin PA1_and_PA2_for_TachoA2_Pin */
  GPIO_InitStruct.Pin = PA1_and_PA2_for_Tacho_Pin|PA1_and_PA2_for_TachoA2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004212:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004214:	f003 0310 	and.w	r3, r3, #16
 8004218:	930e      	str	r3, [sp, #56]	; 0x38
 800421a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800421c:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800421e:	2703      	movs	r7, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004220:	f043 0304 	orr.w	r3, r3, #4
 8004224:	61a3      	str	r3, [r4, #24]
 8004226:	69a3      	ldr	r3, [r4, #24]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	930f      	str	r3, [sp, #60]	; 0x3c
 800422e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004230:	69a3      	ldr	r3, [r4, #24]
 8004232:	f043 0308 	orr.w	r3, r3, #8
 8004236:	61a3      	str	r3, [r4, #24]
 8004238:	69a3      	ldr	r3, [r4, #24]
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	9310      	str	r3, [sp, #64]	; 0x40
 8004240:	9b10      	ldr	r3, [sp, #64]	; 0x40
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 8004242:	f7fd fe13 	bl	8001e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, AH_Pin|BH_Pin|CH_Pin, GPIO_PIN_RESET);
 8004246:	462a      	mov	r2, r5
 8004248:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800424c:	4888      	ldr	r0, [pc, #544]	; (8004470 <main+0x294>)
 800424e:	f7fd fe0d 	bl	8001e6c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = PA1_and_PA2_for_Tacho_Pin|PA1_and_PA2_for_TachoA2_Pin;
 8004252:	2306      	movs	r3, #6
 8004254:	9317      	str	r3, [sp, #92]	; 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004256:	4b87      	ldr	r3, [pc, #540]	; (8004474 <main+0x298>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004258:	a917      	add	r1, sp, #92	; 0x5c
 800425a:	4885      	ldr	r0, [pc, #532]	; (8004470 <main+0x294>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800425c:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800425e:	9619      	str	r6, [sp, #100]	; 0x64
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004260:	f7fd fd24 	bl	8001cac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_R_Pin;
 8004264:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004266:	a917      	add	r1, sp, #92	; 0x5c
 8004268:	4880      	ldr	r0, [pc, #512]	; (800446c <main+0x290>)
  GPIO_InitStruct.Pin = LED_R_Pin;
 800426a:	9317      	str	r3, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800426c:	971a      	str	r7, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800426e:	9618      	str	r6, [sp, #96]	; 0x60
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004270:	f7fd fd1c 	bl	8001cac <HAL_GPIO_Init>

  /*Configure GPIO pins : AH_Pin BH_Pin CH_Pin */
  GPIO_InitStruct.Pin = AH_Pin|BH_Pin|CH_Pin;
 8004274:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004278:	a917      	add	r1, sp, #92	; 0x5c
 800427a:	487d      	ldr	r0, [pc, #500]	; (8004470 <main+0x294>)
  GPIO_InitStruct.Pin = AH_Pin|BH_Pin|CH_Pin;
 800427c:	9317      	str	r3, [sp, #92]	; 0x5c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800427e:	971a      	str	r7, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004280:	9618      	str	r6, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004282:	f7fd fd13 	bl	8001cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004286:	2380      	movs	r3, #128	; 0x80
 8004288:	9317      	str	r3, [sp, #92]	; 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800428a:	2302      	movs	r3, #2
  htim3.Init.Prescaler = 71;
 800428c:	2747      	movs	r7, #71	; 0x47
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800428e:	a917      	add	r1, sp, #92	; 0x5c
 8004290:	4879      	ldr	r0, [pc, #484]	; (8004478 <main+0x29c>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004292:	9319      	str	r3, [sp, #100]	; 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004294:	9518      	str	r5, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004296:	f7fd fd09 	bl	8001cac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800429a:	462a      	mov	r2, r5
 800429c:	4629      	mov	r1, r5
 800429e:	2007      	movs	r0, #7
 80042a0:	f7fd fa22 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80042a4:	2007      	movs	r0, #7
 80042a6:	f7fd fa53 	bl	8001750 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80042aa:	462a      	mov	r2, r5
 80042ac:	4629      	mov	r1, r5
 80042ae:	2008      	movs	r0, #8
 80042b0:	f7fd fa1a 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80042b4:	2008      	movs	r0, #8
 80042b6:	f7fd fa4b 	bl	8001750 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042ba:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80042bc:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042be:	4333      	orrs	r3, r6
 80042c0:	6163      	str	r3, [r4, #20]
 80042c2:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80042c4:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042c6:	4033      	ands	r3, r6
 80042c8:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80042ca:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80042ce:	f7fd fa0b 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80042d2:	200b      	movs	r0, #11
 80042d4:	f7fd fa3c 	bl	8001750 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80042d8:	462a      	mov	r2, r5
 80042da:	4629      	mov	r1, r5
 80042dc:	200c      	movs	r0, #12
 80042de:	f7fd fa03 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80042e2:	200c      	movs	r0, #12
 80042e4:	f7fd fa34 	bl	8001750 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80042e8:	462a      	mov	r2, r5
 80042ea:	4629      	mov	r1, r5
 80042ec:	200d      	movs	r0, #13
 80042ee:	f7fd f9fb 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80042f2:	200d      	movs	r0, #13
 80042f4:	f7fd fa2c 	bl	8001750 <HAL_NVIC_EnableIRQ>
  htim3.Instance = TIM3;
 80042f8:	4c60      	ldr	r4, [pc, #384]	; (800447c <main+0x2a0>)
  htim3.Init.Prescaler = 71;
 80042fa:	4b61      	ldr	r3, [pc, #388]	; (8004480 <main+0x2a4>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80042fc:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 71;
 80042fe:	e884 0088 	stmia.w	r4, {r3, r7}
  htim3.Init.Period = 2790;
 8004302:	f640 23e6 	movw	r3, #2790	; 0xae6
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004306:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 2790;
 8004308:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800430a:	6125      	str	r5, [r4, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800430c:	f7fe fd28 	bl	8002d60 <HAL_TIM_Base_Init>
 8004310:	b100      	cbz	r0, 8004314 <main+0x138>
 8004312:	e7fe      	b.n	8004312 <main+0x136>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004318:	ad1e      	add	r5, sp, #120	; 0x78
 800431a:	f845 3d2c 	str.w	r3, [r5, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800431e:	4629      	mov	r1, r5
 8004320:	4620      	mov	r0, r4
 8004322:	f7fe fb82 	bl	8002a2a <HAL_TIM_ConfigClockSource>
 8004326:	b100      	cbz	r0, 800432a <main+0x14e>
 8004328:	e7fe      	b.n	8004328 <main+0x14c>
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800432a:	4620      	mov	r0, r4
 800432c:	f7fe fd32 	bl	8002d94 <HAL_TIM_OC_Init>
 8004330:	b100      	cbz	r0, 8004334 <main+0x158>
 8004332:	e7fe      	b.n	8004332 <main+0x156>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004334:	4620      	mov	r0, r4
 8004336:	f7fe fd47 	bl	8002dc8 <HAL_TIM_PWM_Init>
 800433a:	b100      	cbz	r0, 800433e <main+0x162>
 800433c:	e7fe      	b.n	800433c <main+0x160>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800433e:	9011      	str	r0, [sp, #68]	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004340:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004342:	a911      	add	r1, sp, #68	; 0x44
 8004344:	4620      	mov	r0, r4
 8004346:	f7fe fe37 	bl	8002fb8 <HAL_TIMEx_MasterConfigSynchronization>
 800434a:	4602      	mov	r2, r0
 800434c:	b100      	cbz	r0, 8004350 <main+0x174>
 800434e:	e7fe      	b.n	800434e <main+0x172>
  sConfigOC.Pulse = 1000;
 8004350:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004354:	9017      	str	r0, [sp, #92]	; 0x5c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004356:	9019      	str	r0, [sp, #100]	; 0x64
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004358:	901b      	str	r0, [sp, #108]	; 0x6c
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800435a:	a917      	add	r1, sp, #92	; 0x5c
 800435c:	4620      	mov	r0, r4
  sConfigOC.Pulse = 1000;
 800435e:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004360:	f7fe fd78 	bl	8002e54 <HAL_TIM_OC_ConfigChannel>
 8004364:	b100      	cbz	r0, 8004368 <main+0x18c>
 8004366:	e7fe      	b.n	8004366 <main+0x18a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004368:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800436a:	2204      	movs	r2, #4
 800436c:	a917      	add	r1, sp, #92	; 0x5c
 800436e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004370:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004372:	f7fe fd9d 	bl	8002eb0 <HAL_TIM_PWM_ConfigChannel>
 8004376:	b100      	cbz	r0, 800437a <main+0x19e>
 8004378:	e7fe      	b.n	8004378 <main+0x19c>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800437a:	2208      	movs	r2, #8
 800437c:	a917      	add	r1, sp, #92	; 0x5c
 800437e:	4620      	mov	r0, r4
 8004380:	f7fe fd96 	bl	8002eb0 <HAL_TIM_PWM_ConfigChannel>
 8004384:	b100      	cbz	r0, 8004388 <main+0x1ac>
 8004386:	e7fe      	b.n	8004386 <main+0x1aa>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004388:	220c      	movs	r2, #12
 800438a:	a917      	add	r1, sp, #92	; 0x5c
 800438c:	4620      	mov	r0, r4
 800438e:	f7fe fd8f 	bl	8002eb0 <HAL_TIM_PWM_ConfigChannel>
 8004392:	4607      	mov	r7, r0
 8004394:	b100      	cbz	r0, 8004398 <main+0x1bc>
 8004396:	e7fe      	b.n	8004396 <main+0x1ba>
  HAL_TIM_MspPostInit(&htim3);
 8004398:	4620      	mov	r0, r4
 800439a:	f000 f9f7 	bl	800478c <HAL_TIM_MspPostInit>
  hadc1.Instance = ADC1;
 800439e:	4839      	ldr	r0, [pc, #228]	; (8004484 <main+0x2a8>)
 80043a0:	4b39      	ldr	r3, [pc, #228]	; (8004488 <main+0x2ac>)
  hadc1.Init.ContinuousConvMode = ENABLE;
 80043a2:	60c6      	str	r6, [r0, #12]
  hadc1.Instance = ADC1;
 80043a4:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80043a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043aa:	6083      	str	r3, [r0, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043ac:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80043b0:	61c3      	str	r3, [r0, #28]
  hadc1.Init.NbrOfConversion = 8;
 80043b2:	2308      	movs	r3, #8
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80043b4:	6147      	str	r7, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043b6:	6047      	str	r7, [r0, #4]
  hadc1.Init.NbrOfConversion = 8;
 80043b8:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80043ba:	f7fd f8ef 	bl	800159c <HAL_ADC_Init>
 80043be:	b100      	cbz	r0, 80043c2 <main+0x1e6>
 80043c0:	e7fe      	b.n	80043c0 <main+0x1e4>
  sConfig.Channel = ADC_CHANNEL_12;
 80043c2:	230c      	movs	r3, #12
 80043c4:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.Rank = 1;
 80043c6:	2301      	movs	r3, #1
 80043c8:	9318      	str	r3, [sp, #96]	; 0x60
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80043ca:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043cc:	a917      	add	r1, sp, #92	; 0x5c
 80043ce:	482d      	ldr	r0, [pc, #180]	; (8004484 <main+0x2a8>)
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80043d0:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043d2:	f7fc ff3b 	bl	800124c <HAL_ADC_ConfigChannel>
 80043d6:	b100      	cbz	r0, 80043da <main+0x1fe>
 80043d8:	e7fe      	b.n	80043d8 <main+0x1fc>
  sConfig.Channel = ADC_CHANNEL_13;
 80043da:	230d      	movs	r3, #13
 80043dc:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.Rank = 2;
 80043de:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043e0:	a917      	add	r1, sp, #92	; 0x5c
 80043e2:	4828      	ldr	r0, [pc, #160]	; (8004484 <main+0x2a8>)
  sConfig.Rank = 2;
 80043e4:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043e6:	f7fc ff31 	bl	800124c <HAL_ADC_ConfigChannel>
 80043ea:	b100      	cbz	r0, 80043ee <main+0x212>
 80043ec:	e7fe      	b.n	80043ec <main+0x210>
  sConfig.Channel = ADC_CHANNEL_14;
 80043ee:	230e      	movs	r3, #14
 80043f0:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.Rank = 3;
 80043f2:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043f4:	a917      	add	r1, sp, #92	; 0x5c
 80043f6:	4823      	ldr	r0, [pc, #140]	; (8004484 <main+0x2a8>)
  sConfig.Rank = 3;
 80043f8:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043fa:	f7fc ff27 	bl	800124c <HAL_ADC_ConfigChannel>
 80043fe:	b100      	cbz	r0, 8004402 <main+0x226>
 8004400:	e7fe      	b.n	8004400 <main+0x224>
  sConfig.Channel = ADC_CHANNEL_15;
 8004402:	230f      	movs	r3, #15
 8004404:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.Rank = 4;
 8004406:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004408:	a917      	add	r1, sp, #92	; 0x5c
 800440a:	481e      	ldr	r0, [pc, #120]	; (8004484 <main+0x2a8>)
  sConfig.Rank = 4;
 800440c:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800440e:	f7fc ff1d 	bl	800124c <HAL_ADC_ConfigChannel>
 8004412:	b100      	cbz	r0, 8004416 <main+0x23a>
 8004414:	e7fe      	b.n	8004414 <main+0x238>
  sConfig.Channel = ADC_CHANNEL_6;
 8004416:	2406      	movs	r4, #6
  sConfig.Rank = 5;
 8004418:	2605      	movs	r6, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800441a:	a917      	add	r1, sp, #92	; 0x5c
 800441c:	4819      	ldr	r0, [pc, #100]	; (8004484 <main+0x2a8>)
  sConfig.Channel = ADC_CHANNEL_6;
 800441e:	9417      	str	r4, [sp, #92]	; 0x5c
  sConfig.Rank = 5;
 8004420:	9618      	str	r6, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004422:	f7fc ff13 	bl	800124c <HAL_ADC_ConfigChannel>
 8004426:	b100      	cbz	r0, 800442a <main+0x24e>
 8004428:	e7fe      	b.n	8004428 <main+0x24c>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800442a:	a917      	add	r1, sp, #92	; 0x5c
 800442c:	4815      	ldr	r0, [pc, #84]	; (8004484 <main+0x2a8>)
  sConfig.Channel = ADC_CHANNEL_5;
 800442e:	9617      	str	r6, [sp, #92]	; 0x5c
  sConfig.Rank = 6;
 8004430:	9418      	str	r4, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004432:	f7fc ff0b 	bl	800124c <HAL_ADC_ConfigChannel>
 8004436:	b100      	cbz	r0, 800443a <main+0x25e>
 8004438:	e7fe      	b.n	8004438 <main+0x25c>
  sConfig.Channel = ADC_CHANNEL_11;
 800443a:	230b      	movs	r3, #11
 800443c:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.Rank = 7;
 800443e:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004440:	a917      	add	r1, sp, #92	; 0x5c
 8004442:	4810      	ldr	r0, [pc, #64]	; (8004484 <main+0x2a8>)
  sConfig.Rank = 7;
 8004444:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004446:	f7fc ff01 	bl	800124c <HAL_ADC_ConfigChannel>
 800444a:	b100      	cbz	r0, 800444e <main+0x272>
 800444c:	e7fe      	b.n	800444c <main+0x270>
  sConfig.Channel = ADC_CHANNEL_10;
 800444e:	230a      	movs	r3, #10
 8004450:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfig.Rank = 8;
 8004452:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004454:	a917      	add	r1, sp, #92	; 0x5c
 8004456:	480b      	ldr	r0, [pc, #44]	; (8004484 <main+0x2a8>)
  sConfig.Rank = 8;
 8004458:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800445a:	f7fc fef7 	bl	800124c <HAL_ADC_ConfigChannel>
 800445e:	b1a8      	cbz	r0, 800448c <main+0x2b0>
 8004460:	e7fe      	b.n	8004460 <main+0x284>
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000
 8004468:	200002dc 	.word	0x200002dc
 800446c:	40011000 	.word	0x40011000
 8004470:	40010800 	.word	0x40010800
 8004474:	10110000 	.word	0x10110000
 8004478:	40010c00 	.word	0x40010c00
 800447c:	2000021c 	.word	0x2000021c
 8004480:	40000400 	.word	0x40000400
 8004484:	20000264 	.word	0x20000264
 8004488:	40012400 	.word	0x40012400
  htim2.Init.Prescaler = 72;
 800448c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004490:	2648      	movs	r6, #72	; 0x48
  htim2.Instance = TIM2;
 8004492:	4c42      	ldr	r4, [pc, #264]	; (800459c <main+0x3c0>)
  htim2.Init.Prescaler = 72;
 8004494:	e884 0048 	stmia.w	r4, {r3, r6}
  htim2.Init.Period = 1000;
 8004498:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800449c:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800449e:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80044a0:	4620      	mov	r0, r4
  htim2.Init.Period = 1000;
 80044a2:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80044a4:	f7fe fc5c 	bl	8002d60 <HAL_TIM_Base_Init>
 80044a8:	b100      	cbz	r0, 80044ac <main+0x2d0>
 80044aa:	e7fe      	b.n	80044aa <main+0x2ce>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80044b0:	a917      	add	r1, sp, #92	; 0x5c
 80044b2:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044b4:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80044b6:	f7fe fab8 	bl	8002a2a <HAL_TIM_ConfigClockSource>
 80044ba:	b100      	cbz	r0, 80044be <main+0x2e2>
 80044bc:	e7fe      	b.n	80044bc <main+0x2e0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044be:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80044c0:	4629      	mov	r1, r5
 80044c2:	4836      	ldr	r0, [pc, #216]	; (800459c <main+0x3c0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044c4:	9313      	str	r3, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044c6:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80044c8:	f7fe fd76 	bl	8002fb8 <HAL_TIMEx_MasterConfigSynchronization>
 80044cc:	b100      	cbz	r0, 80044d0 <main+0x2f4>
 80044ce:	e7fe      	b.n	80044ce <main+0x2f2>
  huart3.Init.BaudRate = 57600;
 80044d0:	f44f 4361 	mov.w	r3, #57600	; 0xe100
  huart3.Init.Mode = UART_MODE_TX_RX;
 80044d4:	270c      	movs	r7, #12
  huart3.Instance = USART3;
 80044d6:	4e32      	ldr	r6, [pc, #200]	; (80045a0 <main+0x3c4>)
  huart3.Init.BaudRate = 57600;
 80044d8:	4932      	ldr	r1, [pc, #200]	; (80045a4 <main+0x3c8>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80044da:	60b0      	str	r0, [r6, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80044dc:	60f0      	str	r0, [r6, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80044de:	6130      	str	r0, [r6, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044e0:	61b0      	str	r0, [r6, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80044e2:	61f0      	str	r0, [r6, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80044e4:	4630      	mov	r0, r6
  huart3.Init.BaudRate = 57600;
 80044e6:	e886 000a 	stmia.w	r6, {r1, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 80044ea:	6177      	str	r7, [r6, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80044ec:	f7fe fe26 	bl	800313c <HAL_UART_Init>
 80044f0:	b100      	cbz	r0, 80044f4 <main+0x318>
 80044f2:	e7fe      	b.n	80044f2 <main+0x316>
  htim4.Init.Prescaler = 7200;
 80044f4:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
  htim4.Instance = TIM4;
 80044f8:	4c2b      	ldr	r4, [pc, #172]	; (80045a8 <main+0x3cc>)
  htim4.Init.Prescaler = 7200;
 80044fa:	4a2c      	ldr	r2, [pc, #176]	; (80045ac <main+0x3d0>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044fc:	60a0      	str	r0, [r4, #8]
  htim4.Init.Prescaler = 7200;
 80044fe:	e884 000c 	stmia.w	r4, {r2, r3}
  htim4.Init.Period = 4999;
 8004502:	f241 3387 	movw	r3, #4999	; 0x1387
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004506:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004508:	4620      	mov	r0, r4
  htim4.Init.Period = 4999;
 800450a:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800450c:	f7fe fc28 	bl	8002d60 <HAL_TIM_Base_Init>
 8004510:	b100      	cbz	r0, 8004514 <main+0x338>
 8004512:	e7fe      	b.n	8004512 <main+0x336>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004514:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004518:	a917      	add	r1, sp, #92	; 0x5c
 800451a:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800451c:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800451e:	f7fe fa84 	bl	8002a2a <HAL_TIM_ConfigClockSource>
 8004522:	b100      	cbz	r0, 8004526 <main+0x34a>
 8004524:	e7fe      	b.n	8004524 <main+0x348>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004526:	9013      	str	r0, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004528:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800452a:	4629      	mov	r1, r5
 800452c:	4620      	mov	r0, r4
 800452e:	f7fe fd43 	bl	8002fb8 <HAL_TIMEx_MasterConfigSynchronization>
 8004532:	b100      	cbz	r0, 8004536 <main+0x35a>
 8004534:	e7fe      	b.n	8004534 <main+0x358>
  state.init = true;
 8004536:	2501      	movs	r5, #1
 8004538:	4b1d      	ldr	r3, [pc, #116]	; (80045b0 <main+0x3d4>)
  HAL_ADC_Start_DMA(&hadc1,&ADC,8);
 800453a:	2208      	movs	r2, #8
 800453c:	491d      	ldr	r1, [pc, #116]	; (80045b4 <main+0x3d8>)
 800453e:	481e      	ldr	r0, [pc, #120]	; (80045b8 <main+0x3dc>)
  state.init = true;
 8004540:	701d      	strb	r5, [r3, #0]
  HAL_ADC_Start_DMA(&hadc1,&ADC,8);
 8004542:	f7fc ff7b 	bl	800143c <HAL_ADC_Start_DMA>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8004546:	2104      	movs	r1, #4
 8004548:	481c      	ldr	r0, [pc, #112]	; (80045bc <main+0x3e0>)
 800454a:	f7fe fd1f 	bl	8002f8c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 800454e:	2108      	movs	r1, #8
 8004550:	481a      	ldr	r0, [pc, #104]	; (80045bc <main+0x3e0>)
 8004552:	f7fe fd1b 	bl	8002f8c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4);
 8004556:	4639      	mov	r1, r7
 8004558:	4818      	ldr	r0, [pc, #96]	; (80045bc <main+0x3e0>)
 800455a:	f7fe fd17 	bl	8002f8c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 800455e:	480f      	ldr	r0, [pc, #60]	; (800459c <main+0x3c0>)
 8004560:	f7fe fa56 	bl	8002a10 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8004564:	4620      	mov	r0, r4
 8004566:	f7fe fa53 	bl	8002a10 <HAL_TIM_Base_Start_IT>
  HAL_Delay(100);
 800456a:	2064      	movs	r0, #100	; 0x64
 800456c:	f7fc fe24 	bl	80011b8 <HAL_Delay>
  HAL_UART_Receive_DMA(&huart3, receiveBuffer, 1);
 8004570:	462a      	mov	r2, r5
 8004572:	4913      	ldr	r1, [pc, #76]	; (80045c0 <main+0x3e4>)
 8004574:	4630      	mov	r0, r6
 8004576:	f7fe fe79 	bl	800326c <HAL_UART_Receive_DMA>
	  processWriteUART(huart3);
 800457a:	466c      	mov	r4, sp
 800457c:	4d11      	ldr	r5, [pc, #68]	; (80045c4 <main+0x3e8>)
	  processReadUART();
 800457e:	f7fe ffd9 	bl	8003534 <processReadUART>
	  processWriteUART(huart3);
 8004582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800458a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800458e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004592:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004596:	f7ff f86f 	bl	8003678 <processWriteUART>
 800459a:	e7ee      	b.n	800457a <main+0x39e>
 800459c:	200003c0 	.word	0x200003c0
 80045a0:	2000018c 	.word	0x2000018c
 80045a4:	40004800 	.word	0x40004800
 80045a8:	20000104 	.word	0x20000104
 80045ac:	40000800 	.word	0x40000800
 80045b0:	20000258 	.word	0x20000258
 80045b4:	200000ac 	.word	0x200000ac
 80045b8:	20000264 	.word	0x20000264
 80045bc:	2000021c 	.word	0x2000021c
 80045c0:	20000475 	.word	0x20000475
 80045c4:	2000019c 	.word	0x2000019c

080045c8 <HAL_UART_RxCpltCallback>:

}

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80045c8:	b510      	push	{r4, lr}
 /* here we consume the current value of rxChar */
 UART0_emulate_isr(1,receiveBuffer[0],huart3);
 80045ca:	4c05      	ldr	r4, [pc, #20]	; (80045e0 <HAL_UART_RxCpltCallback+0x18>)
 80045cc:	7820      	ldrb	r0, [r4, #0]
 80045ce:	f7fe ff9b 	bl	8003508 <UART0_emulate_isr.part.0>
 /* set up to receive another char */
 HAL_UART_Receive_DMA(&huart3, &receiveBuffer, 1);
 80045d2:	4621      	mov	r1, r4
}
 80045d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 HAL_UART_Receive_DMA(&huart3, &receiveBuffer, 1);
 80045d8:	2201      	movs	r2, #1
 80045da:	4802      	ldr	r0, [pc, #8]	; (80045e4 <HAL_UART_RxCpltCallback+0x1c>)
 80045dc:	f7fe be46 	b.w	800326c <HAL_UART_Receive_DMA>
 80045e0:	20000475 	.word	0x20000475
 80045e4:	2000018c 	.word	0x2000018c

080045e8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80045e8:	e7fe      	b.n	80045e8 <Error_Handler>
	...

080045ec <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80045ec:	4b20      	ldr	r3, [pc, #128]	; (8004670 <HAL_MspInit+0x84>)
{
 80045ee:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 80045f0:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045f2:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 80045f4:	f042 0201 	orr.w	r2, r2, #1
 80045f8:	619a      	str	r2, [r3, #24]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	9301      	str	r3, [sp, #4]
 8004602:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004604:	f7fd f85e 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004608:	2200      	movs	r2, #0
 800460a:	f06f 000b 	mvn.w	r0, #11
 800460e:	4611      	mov	r1, r2
 8004610:	f7fd f86a 	bl	80016e8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004614:	2200      	movs	r2, #0
 8004616:	f06f 000a 	mvn.w	r0, #10
 800461a:	4611      	mov	r1, r2
 800461c:	f7fd f864 	bl	80016e8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004620:	2200      	movs	r2, #0
 8004622:	f06f 0009 	mvn.w	r0, #9
 8004626:	4611      	mov	r1, r2
 8004628:	f7fd f85e 	bl	80016e8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800462c:	2200      	movs	r2, #0
 800462e:	f06f 0004 	mvn.w	r0, #4
 8004632:	4611      	mov	r1, r2
 8004634:	f7fd f858 	bl	80016e8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004638:	2200      	movs	r2, #0
 800463a:	f06f 0003 	mvn.w	r0, #3
 800463e:	4611      	mov	r1, r2
 8004640:	f7fd f852 	bl	80016e8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004644:	2200      	movs	r2, #0
 8004646:	f06f 0001 	mvn.w	r0, #1
 800464a:	4611      	mov	r1, r2
 800464c:	f7fd f84c 	bl	80016e8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004650:	2200      	movs	r2, #0
 8004652:	f04f 30ff 	mov.w	r0, #4294967295
 8004656:	4611      	mov	r1, r2
 8004658:	f7fd f846 	bl	80016e8 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800465c:	4a05      	ldr	r2, [pc, #20]	; (8004674 <HAL_MspInit+0x88>)
 800465e:	6853      	ldr	r3, [r2, #4]
 8004660:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004664:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004668:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800466a:	b003      	add	sp, #12
 800466c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004670:	40021000 	.word	0x40021000
 8004674:	40010000 	.word	0x40010000

08004678 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004678:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800467a:	6802      	ldr	r2, [r0, #0]
 800467c:	4b1c      	ldr	r3, [pc, #112]	; (80046f0 <HAL_ADC_MspInit+0x78>)
{
 800467e:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 8004680:	429a      	cmp	r2, r3
{
 8004682:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 8004684:	d132      	bne.n	80046ec <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004686:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800468a:	699a      	ldr	r2, [r3, #24]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|Temp_Pin|A1_Pin|A2_Pin 
                          |A3_Pin|A4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800468c:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 800468e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004692:	619a      	str	r2, [r3, #24]
 8004694:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004696:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004698:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800469c:	9301      	str	r3, [sp, #4]
 800469e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|Temp_Pin|A1_Pin|A2_Pin 
 80046a0:	233f      	movs	r3, #63	; 0x3f
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046a2:	4814      	ldr	r0, [pc, #80]	; (80046f4 <HAL_ADC_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|Temp_Pin|A1_Pin|A2_Pin 
 80046a4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046a6:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046a8:	f7fd fb00 	bl	8001cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_CENTER_Pin|CURRENT_SENSE_Pin|U_BAT_SENSE_Pin;
 80046ac:	2370      	movs	r3, #112	; 0x70
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046ae:	4812      	ldr	r0, [pc, #72]	; (80046f8 <HAL_ADC_MspInit+0x80>)
 80046b0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = SENSE_CENTER_Pin|CURRENT_SENSE_Pin|U_BAT_SENSE_Pin;
 80046b2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046b4:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046b6:	f7fd faf9 	bl	8001cac <HAL_GPIO_Init>
    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80046ba:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 80046bc:	4c0f      	ldr	r4, [pc, #60]	; (80046fc <HAL_ADC_MspInit+0x84>)
 80046be:	4b10      	ldr	r3, [pc, #64]	; (8004700 <HAL_ADC_MspInit+0x88>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80046c0:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80046c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046c6:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80046c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Instance = DMA1_Channel1;
 80046cc:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80046ce:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046d0:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80046d2:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80046d4:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046d6:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80046d8:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80046da:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80046dc:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80046de:	f7fd f86a 	bl	80017b6 <HAL_DMA_Init>
 80046e2:	b108      	cbz	r0, 80046e8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80046e4:	f7ff ff80 	bl	80045e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80046e8:	622c      	str	r4, [r5, #32]
 80046ea:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80046ec:	b007      	add	sp, #28
 80046ee:	bd30      	pop	{r4, r5, pc}
 80046f0:	40012400 	.word	0x40012400
 80046f4:	40011000 	.word	0x40011000
 80046f8:	40010800 	.word	0x40010800
 80046fc:	20000324 	.word	0x20000324
 8004700:	40020008 	.word	0x40020008

08004704 <HAL_TIM_Base_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004704:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM2)
 8004706:	6803      	ldr	r3, [r0, #0]
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470c:	d113      	bne.n	8004736 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800470e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8004712:	69da      	ldr	r2, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004714:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800471c:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800471e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004720:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800472a:	f7fc ffdd 	bl	80016e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800472e:	201c      	movs	r0, #28
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004730:	f7fd f80e 	bl	8001750 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004734:	e00c      	b.n	8004750 <HAL_TIM_Base_MspInit+0x4c>
  else if(htim_base->Instance==TIM3)
 8004736:	4a12      	ldr	r2, [pc, #72]	; (8004780 <HAL_TIM_Base_MspInit+0x7c>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d10c      	bne.n	8004756 <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800473c:	4b11      	ldr	r3, [pc, #68]	; (8004784 <HAL_TIM_Base_MspInit+0x80>)
 800473e:	69da      	ldr	r2, [r3, #28]
 8004740:	f042 0202 	orr.w	r2, r2, #2
 8004744:	61da      	str	r2, [r3, #28]
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	9302      	str	r3, [sp, #8]
 800474e:	9b02      	ldr	r3, [sp, #8]
}
 8004750:	b005      	add	sp, #20
 8004752:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM4)
 8004756:	4a0c      	ldr	r2, [pc, #48]	; (8004788 <HAL_TIM_Base_MspInit+0x84>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d1f9      	bne.n	8004750 <HAL_TIM_Base_MspInit+0x4c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800475c:	4b09      	ldr	r3, [pc, #36]	; (8004784 <HAL_TIM_Base_MspInit+0x80>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800475e:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004760:	69da      	ldr	r2, [r3, #28]
 8004762:	f042 0204 	orr.w	r2, r2, #4
 8004766:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004768:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 800476a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800476c:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 800476e:	f003 0304 	and.w	r3, r3, #4
 8004772:	9303      	str	r3, [sp, #12]
 8004774:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004776:	f7fc ffb7 	bl	80016e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800477a:	201e      	movs	r0, #30
 800477c:	e7d8      	b.n	8004730 <HAL_TIM_Base_MspInit+0x2c>
 800477e:	bf00      	nop
 8004780:	40000400 	.word	0x40000400
 8004784:	40021000 	.word	0x40021000
 8004788:	40000800 	.word	0x40000800

0800478c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800478c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 800478e:	6802      	ldr	r2, [r0, #0]
 8004790:	4b0a      	ldr	r3, [pc, #40]	; (80047bc <HAL_TIM_MspPostInit+0x30>)
 8004792:	429a      	cmp	r2, r3
 8004794:	d110      	bne.n	80047b8 <HAL_TIM_MspPostInit+0x2c>
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = StarterPWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004796:	2402      	movs	r4, #2
 8004798:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(StarterPWM_GPIO_Port, &GPIO_InitStruct);
 800479a:	4669      	mov	r1, sp
 800479c:	4808      	ldr	r0, [pc, #32]	; (80047c0 <HAL_TIM_MspPostInit+0x34>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479e:	e88d 0018 	stmia.w	sp, {r3, r4}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a2:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(StarterPWM_GPIO_Port, &GPIO_InitStruct);
 80047a4:	f7fd fa82 	bl	8001cac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = InjectorPWM_Pin|CoolerPWM_Pin;
 80047a8:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047aa:	4669      	mov	r1, sp
 80047ac:	4805      	ldr	r0, [pc, #20]	; (80047c4 <HAL_TIM_MspPostInit+0x38>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ae:	e88d 0018 	stmia.w	sp, {r3, r4}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047b2:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b4:	f7fd fa7a 	bl	8001cac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80047b8:	b004      	add	sp, #16
 80047ba:	bd10      	pop	{r4, pc}
 80047bc:	40000400 	.word	0x40000400
 80047c0:	40010800 	.word	0x40010800
 80047c4:	40010c00 	.word	0x40010c00

080047c8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047c8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART3)
 80047ca:	6802      	ldr	r2, [r0, #0]
 80047cc:	4b2d      	ldr	r3, [pc, #180]	; (8004884 <HAL_UART_MspInit+0xbc>)
{
 80047ce:	b086      	sub	sp, #24
  if(huart->Instance==USART3)
 80047d0:	429a      	cmp	r2, r3
{
 80047d2:	4606      	mov	r6, r0
  if(huart->Instance==USART3)
 80047d4:	d154      	bne.n	8004880 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80047d6:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80047da:	69da      	ldr	r2, [r3, #28]
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047dc:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 80047de:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80047e2:	61da      	str	r2, [r3, #28]
 80047e4:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047e6:	4828      	ldr	r0, [pc, #160]	; (8004888 <HAL_UART_MspInit+0xc0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80047e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047ec:	9301      	str	r3, [sp, #4]
 80047ee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80047f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047f4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047f6:	2302      	movs	r3, #2
 80047f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047fa:	2303      	movs	r3, #3

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047fc:	2500      	movs	r5, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047fe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004800:	f7fd fa54 	bl	8001cac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004804:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004808:	481f      	ldr	r0, [pc, #124]	; (8004888 <HAL_UART_MspInit+0xc0>)
 800480a:	a902      	add	r1, sp, #8

    /* Peripheral DMA init*/
  
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800480c:	4c1f      	ldr	r4, [pc, #124]	; (800488c <HAL_UART_MspInit+0xc4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800480e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004810:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004812:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004814:	f7fd fa4a 	bl	8001cac <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8004818:	4b1d      	ldr	r3, [pc, #116]	; (8004890 <HAL_UART_MspInit+0xc8>)
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800481a:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800481c:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004820:	2380      	movs	r3, #128	; 0x80
 8004822:	60e3      	str	r3, [r4, #12]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004824:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004828:	60a5      	str	r5, [r4, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800482a:	6125      	str	r5, [r4, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800482c:	6165      	str	r5, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800482e:	61a5      	str	r5, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004830:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004832:	f7fc ffc0 	bl	80017b6 <HAL_DMA_Init>
 8004836:	b108      	cbz	r0, 800483c <HAL_UART_MspInit+0x74>
    {
      Error_Handler();
 8004838:	f7ff fed6 	bl	80045e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    hdma_usart3_tx.Instance = DMA1_Channel2;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800483c:	f04f 0c10 	mov.w	ip, #16
 8004840:	4b14      	ldr	r3, [pc, #80]	; (8004894 <HAL_UART_MspInit+0xcc>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004842:	6374      	str	r4, [r6, #52]	; 0x34
 8004844:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8004846:	4c14      	ldr	r4, [pc, #80]	; (8004898 <HAL_UART_MspInit+0xd0>)
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004848:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800484a:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800484e:	2300      	movs	r3, #0
 8004850:	60a3      	str	r3, [r4, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004852:	6123      	str	r3, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004854:	6163      	str	r3, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004856:	61a3      	str	r3, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004858:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800485c:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800485e:	60e2      	str	r2, [r4, #12]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004860:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004862:	f7fc ffa8 	bl	80017b6 <HAL_DMA_Init>
 8004866:	b108      	cbz	r0, 800486c <HAL_UART_MspInit+0xa4>
    {
      Error_Handler();
 8004868:	f7ff febe 	bl	80045e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800486c:	2200      	movs	r2, #0
 800486e:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004870:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004872:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004874:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004876:	f7fc ff37 	bl	80016e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800487a:	2027      	movs	r0, #39	; 0x27
 800487c:	f7fc ff68 	bl	8001750 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004880:	b006      	add	sp, #24
 8004882:	bd70      	pop	{r4, r5, r6, pc}
 8004884:	40004800 	.word	0x40004800
 8004888:	40010c00 	.word	0x40010c00
 800488c:	20000154 	.word	0x20000154
 8004890:	40020030 	.word	0x40020030
 8004894:	4002001c 	.word	0x4002001c
 8004898:	200001dc 	.word	0x200001dc

0800489c <NMI_Handler>:
 800489c:	4770      	bx	lr

0800489e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800489e:	e7fe      	b.n	800489e <HardFault_Handler>

080048a0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80048a0:	e7fe      	b.n	80048a0 <MemManage_Handler>

080048a2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80048a2:	e7fe      	b.n	80048a2 <BusFault_Handler>

080048a4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80048a4:	e7fe      	b.n	80048a4 <UsageFault_Handler>

080048a6 <SVC_Handler>:
 80048a6:	4770      	bx	lr

080048a8 <DebugMon_Handler>:
 80048a8:	4770      	bx	lr

080048aa <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80048aa:	4770      	bx	lr

080048ac <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80048ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048ae:	f7fc fc75 	bl	800119c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80048b6:	f7fc bf7a 	b.w	80017ae <HAL_SYSTICK_IRQHandler>

080048ba <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80048ba:	2002      	movs	r0, #2
 80048bc:	f7fd bae0 	b.w	8001e80 <HAL_GPIO_EXTI_IRQHandler>

080048c0 <EXTI2_IRQHandler>:
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	tacho++;
 80048c0:	4a03      	ldr	r2, [pc, #12]	; (80048d0 <EXTI2_IRQHandler+0x10>)
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80048c2:	2004      	movs	r0, #4
	tacho++;
 80048c4:	6813      	ldr	r3, [r2, #0]
 80048c6:	3301      	adds	r3, #1
 80048c8:	6013      	str	r3, [r2, #0]
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80048ca:	f7fd bad9 	b.w	8001e80 <HAL_GPIO_EXTI_IRQHandler>
 80048ce:	bf00      	nop
 80048d0:	200002dc 	.word	0x200002dc

080048d4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80048d4:	4801      	ldr	r0, [pc, #4]	; (80048dc <DMA1_Channel1_IRQHandler+0x8>)
 80048d6:	f7fc bfc1 	b.w	800185c <HAL_DMA_IRQHandler>
 80048da:	bf00      	nop
 80048dc:	20000324 	.word	0x20000324

080048e0 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80048e0:	4801      	ldr	r0, [pc, #4]	; (80048e8 <DMA1_Channel2_IRQHandler+0x8>)
 80048e2:	f7fc bfbb 	b.w	800185c <HAL_DMA_IRQHandler>
 80048e6:	bf00      	nop
 80048e8:	200001dc 	.word	0x200001dc

080048ec <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80048ec:	4801      	ldr	r0, [pc, #4]	; (80048f4 <DMA1_Channel3_IRQHandler+0x8>)
 80048ee:	f7fc bfb5 	b.w	800185c <HAL_DMA_IRQHandler>
 80048f2:	bf00      	nop
 80048f4:	20000154 	.word	0x20000154

080048f8 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80048f8:	4801      	ldr	r0, [pc, #4]	; (8004900 <TIM2_IRQHandler+0x8>)
 80048fa:	f7fe b953 	b.w	8002ba4 <HAL_TIM_IRQHandler>
 80048fe:	bf00      	nop
 8004900:	200003c0 	.word	0x200003c0

08004904 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004904:	4801      	ldr	r0, [pc, #4]	; (800490c <TIM4_IRQHandler+0x8>)
 8004906:	f7fe b94d 	b.w	8002ba4 <HAL_TIM_IRQHandler>
 800490a:	bf00      	nop
 800490c:	20000104 	.word	0x20000104

08004910 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004910:	4801      	ldr	r0, [pc, #4]	; (8004918 <USART3_IRQHandler+0x8>)
 8004912:	f7fe bd35 	b.w	8003380 <HAL_UART_IRQHandler>
 8004916:	bf00      	nop
 8004918:	2000018c 	.word	0x2000018c

0800491c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800491c:	4b12      	ldr	r3, [pc, #72]	; (8004968 <SystemInit+0x4c>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	f042 0201 	orr.w	r2, r2, #1
 8004924:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 8004926:	6859      	ldr	r1, [r3, #4]
 8004928:	4a10      	ldr	r2, [pc, #64]	; (800496c <SystemInit+0x50>)
 800492a:	400a      	ands	r2, r1
 800492c:	605a      	str	r2, [r3, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004934:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004938:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004940:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004948:	605a      	str	r2, [r3, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	f022 52a0 	bic.w	r2, r2, #335544320	; 0x14000000
 8004950:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 8004952:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8004956:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 8004958:	2200      	movs	r2, #0
 800495a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800495c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004960:	4b03      	ldr	r3, [pc, #12]	; (8004970 <SystemInit+0x54>)
 8004962:	609a      	str	r2, [r3, #8]
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	40021000 	.word	0x40021000
 800496c:	f0ff0000 	.word	0xf0ff0000
 8004970:	e000ed00 	.word	0xe000ed00

08004974 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004974:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004976:	e003      	b.n	8004980 <LoopCopyDataInit>

08004978 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004978:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <LoopFillZerobss+0x10>)
  ldr r3, [r3, r1]
 800497a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800497c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800497e:	3104      	adds	r1, #4

08004980 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004980:	4809      	ldr	r0, [pc, #36]	; (80049a8 <LoopFillZerobss+0x14>)
  ldr r3, =_edata
 8004982:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <LoopFillZerobss+0x18>)
  adds r2, r0, r1
 8004984:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004986:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004988:	d3f6      	bcc.n	8004978 <CopyDataInit>
  ldr r2, =_sbss
 800498a:	4a09      	ldr	r2, [pc, #36]	; (80049b0 <LoopFillZerobss+0x1c>)
  b LoopFillZerobss
 800498c:	e002      	b.n	8004994 <LoopFillZerobss>

0800498e <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800498e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004990:	f842 3b04 	str.w	r3, [r2], #4

08004994 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004994:	4b07      	ldr	r3, [pc, #28]	; (80049b4 <LoopFillZerobss+0x20>)
  cmp r2, r3
 8004996:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004998:	d3f9      	bcc.n	800498e <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 800499a:	f7ff ffbf 	bl	800491c <SystemInit>
/* Call the application's entry point.*/
  bl main
 800499e:	f7ff fc1d 	bl	80041dc <main>
  bx lr
 80049a2:	4770      	bx	lr
  ldr r3, =_sidata
 80049a4:	080052bc 	.word	0x080052bc
  ldr r0, =_sdata
 80049a8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80049ac:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80049b0:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80049b4:	2000048c 	.word	0x2000048c

080049b8 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80049b8:	e7fe      	b.n	80049b8 <ADC1_2_IRQHandler>
	...

080049bc <siprintf>:
 80049bc:	b40e      	push	{r1, r2, r3}
 80049be:	f44f 7102 	mov.w	r1, #520	; 0x208
 80049c2:	b500      	push	{lr}
 80049c4:	b09c      	sub	sp, #112	; 0x70
 80049c6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80049ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049ce:	9104      	str	r1, [sp, #16]
 80049d0:	9107      	str	r1, [sp, #28]
 80049d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80049d6:	ab1d      	add	r3, sp, #116	; 0x74
 80049d8:	9002      	str	r0, [sp, #8]
 80049da:	9006      	str	r0, [sp, #24]
 80049dc:	4808      	ldr	r0, [pc, #32]	; (8004a00 <siprintf+0x44>)
 80049de:	f853 2b04 	ldr.w	r2, [r3], #4
 80049e2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80049e6:	6800      	ldr	r0, [r0, #0]
 80049e8:	a902      	add	r1, sp, #8
 80049ea:	9301      	str	r3, [sp, #4]
 80049ec:	f000 f866 	bl	8004abc <_svfiprintf_r>
 80049f0:	2200      	movs	r2, #0
 80049f2:	9b02      	ldr	r3, [sp, #8]
 80049f4:	701a      	strb	r2, [r3, #0]
 80049f6:	b01c      	add	sp, #112	; 0x70
 80049f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80049fc:	b003      	add	sp, #12
 80049fe:	4770      	bx	lr
 8004a00:	2000000c 	.word	0x2000000c

08004a04 <__ssputs_r>:
 8004a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a08:	688e      	ldr	r6, [r1, #8]
 8004a0a:	4682      	mov	sl, r0
 8004a0c:	429e      	cmp	r6, r3
 8004a0e:	460c      	mov	r4, r1
 8004a10:	4691      	mov	r9, r2
 8004a12:	4698      	mov	r8, r3
 8004a14:	d835      	bhi.n	8004a82 <__ssputs_r+0x7e>
 8004a16:	898a      	ldrh	r2, [r1, #12]
 8004a18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a1c:	d031      	beq.n	8004a82 <__ssputs_r+0x7e>
 8004a1e:	2302      	movs	r3, #2
 8004a20:	6825      	ldr	r5, [r4, #0]
 8004a22:	6909      	ldr	r1, [r1, #16]
 8004a24:	1a6f      	subs	r7, r5, r1
 8004a26:	6965      	ldr	r5, [r4, #20]
 8004a28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a2c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004a30:	f108 0301 	add.w	r3, r8, #1
 8004a34:	443b      	add	r3, r7
 8004a36:	429d      	cmp	r5, r3
 8004a38:	bf38      	it	cc
 8004a3a:	461d      	movcc	r5, r3
 8004a3c:	0553      	lsls	r3, r2, #21
 8004a3e:	d531      	bpl.n	8004aa4 <__ssputs_r+0xa0>
 8004a40:	4629      	mov	r1, r5
 8004a42:	f000 fb47 	bl	80050d4 <_malloc_r>
 8004a46:	4606      	mov	r6, r0
 8004a48:	b950      	cbnz	r0, 8004a60 <__ssputs_r+0x5c>
 8004a4a:	230c      	movs	r3, #12
 8004a4c:	f8ca 3000 	str.w	r3, [sl]
 8004a50:	89a3      	ldrh	r3, [r4, #12]
 8004a52:	f04f 30ff 	mov.w	r0, #4294967295
 8004a56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a5a:	81a3      	strh	r3, [r4, #12]
 8004a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a60:	463a      	mov	r2, r7
 8004a62:	6921      	ldr	r1, [r4, #16]
 8004a64:	f000 fac4 	bl	8004ff0 <memcpy>
 8004a68:	89a3      	ldrh	r3, [r4, #12]
 8004a6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004a6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a72:	81a3      	strh	r3, [r4, #12]
 8004a74:	6126      	str	r6, [r4, #16]
 8004a76:	443e      	add	r6, r7
 8004a78:	6026      	str	r6, [r4, #0]
 8004a7a:	4646      	mov	r6, r8
 8004a7c:	6165      	str	r5, [r4, #20]
 8004a7e:	1bed      	subs	r5, r5, r7
 8004a80:	60a5      	str	r5, [r4, #8]
 8004a82:	4546      	cmp	r6, r8
 8004a84:	bf28      	it	cs
 8004a86:	4646      	movcs	r6, r8
 8004a88:	4649      	mov	r1, r9
 8004a8a:	4632      	mov	r2, r6
 8004a8c:	6820      	ldr	r0, [r4, #0]
 8004a8e:	f000 faba 	bl	8005006 <memmove>
 8004a92:	68a3      	ldr	r3, [r4, #8]
 8004a94:	2000      	movs	r0, #0
 8004a96:	1b9b      	subs	r3, r3, r6
 8004a98:	60a3      	str	r3, [r4, #8]
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	441e      	add	r6, r3
 8004a9e:	6026      	str	r6, [r4, #0]
 8004aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa4:	462a      	mov	r2, r5
 8004aa6:	f000 fb73 	bl	8005190 <_realloc_r>
 8004aaa:	4606      	mov	r6, r0
 8004aac:	2800      	cmp	r0, #0
 8004aae:	d1e1      	bne.n	8004a74 <__ssputs_r+0x70>
 8004ab0:	6921      	ldr	r1, [r4, #16]
 8004ab2:	4650      	mov	r0, sl
 8004ab4:	f000 fac2 	bl	800503c <_free_r>
 8004ab8:	e7c7      	b.n	8004a4a <__ssputs_r+0x46>
	...

08004abc <_svfiprintf_r>:
 8004abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac0:	b09d      	sub	sp, #116	; 0x74
 8004ac2:	9303      	str	r3, [sp, #12]
 8004ac4:	898b      	ldrh	r3, [r1, #12]
 8004ac6:	4680      	mov	r8, r0
 8004ac8:	061c      	lsls	r4, r3, #24
 8004aca:	460d      	mov	r5, r1
 8004acc:	4616      	mov	r6, r2
 8004ace:	d50f      	bpl.n	8004af0 <_svfiprintf_r+0x34>
 8004ad0:	690b      	ldr	r3, [r1, #16]
 8004ad2:	b96b      	cbnz	r3, 8004af0 <_svfiprintf_r+0x34>
 8004ad4:	2140      	movs	r1, #64	; 0x40
 8004ad6:	f000 fafd 	bl	80050d4 <_malloc_r>
 8004ada:	6028      	str	r0, [r5, #0]
 8004adc:	6128      	str	r0, [r5, #16]
 8004ade:	b928      	cbnz	r0, 8004aec <_svfiprintf_r+0x30>
 8004ae0:	230c      	movs	r3, #12
 8004ae2:	f8c8 3000 	str.w	r3, [r8]
 8004ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aea:	e0c4      	b.n	8004c76 <_svfiprintf_r+0x1ba>
 8004aec:	2340      	movs	r3, #64	; 0x40
 8004aee:	616b      	str	r3, [r5, #20]
 8004af0:	2300      	movs	r3, #0
 8004af2:	9309      	str	r3, [sp, #36]	; 0x24
 8004af4:	2320      	movs	r3, #32
 8004af6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004afa:	2330      	movs	r3, #48	; 0x30
 8004afc:	f04f 0b01 	mov.w	fp, #1
 8004b00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b04:	4637      	mov	r7, r6
 8004b06:	463c      	mov	r4, r7
 8004b08:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d13c      	bne.n	8004b8a <_svfiprintf_r+0xce>
 8004b10:	ebb7 0a06 	subs.w	sl, r7, r6
 8004b14:	d00b      	beq.n	8004b2e <_svfiprintf_r+0x72>
 8004b16:	4653      	mov	r3, sl
 8004b18:	4632      	mov	r2, r6
 8004b1a:	4629      	mov	r1, r5
 8004b1c:	4640      	mov	r0, r8
 8004b1e:	f7ff ff71 	bl	8004a04 <__ssputs_r>
 8004b22:	3001      	adds	r0, #1
 8004b24:	f000 80a2 	beq.w	8004c6c <_svfiprintf_r+0x1b0>
 8004b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2a:	4453      	add	r3, sl
 8004b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b2e:	783b      	ldrb	r3, [r7, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 809b 	beq.w	8004c6c <_svfiprintf_r+0x1b0>
 8004b36:	2300      	movs	r3, #0
 8004b38:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3c:	9304      	str	r3, [sp, #16]
 8004b3e:	9307      	str	r3, [sp, #28]
 8004b40:	9205      	str	r2, [sp, #20]
 8004b42:	9306      	str	r3, [sp, #24]
 8004b44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b48:	931a      	str	r3, [sp, #104]	; 0x68
 8004b4a:	2205      	movs	r2, #5
 8004b4c:	7821      	ldrb	r1, [r4, #0]
 8004b4e:	4850      	ldr	r0, [pc, #320]	; (8004c90 <_svfiprintf_r+0x1d4>)
 8004b50:	f000 fa40 	bl	8004fd4 <memchr>
 8004b54:	1c67      	adds	r7, r4, #1
 8004b56:	9b04      	ldr	r3, [sp, #16]
 8004b58:	b9d8      	cbnz	r0, 8004b92 <_svfiprintf_r+0xd6>
 8004b5a:	06d9      	lsls	r1, r3, #27
 8004b5c:	bf44      	itt	mi
 8004b5e:	2220      	movmi	r2, #32
 8004b60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b64:	071a      	lsls	r2, r3, #28
 8004b66:	bf44      	itt	mi
 8004b68:	222b      	movmi	r2, #43	; 0x2b
 8004b6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b6e:	7822      	ldrb	r2, [r4, #0]
 8004b70:	2a2a      	cmp	r2, #42	; 0x2a
 8004b72:	d016      	beq.n	8004ba2 <_svfiprintf_r+0xe6>
 8004b74:	2100      	movs	r1, #0
 8004b76:	200a      	movs	r0, #10
 8004b78:	9a07      	ldr	r2, [sp, #28]
 8004b7a:	4627      	mov	r7, r4
 8004b7c:	783b      	ldrb	r3, [r7, #0]
 8004b7e:	3401      	adds	r4, #1
 8004b80:	3b30      	subs	r3, #48	; 0x30
 8004b82:	2b09      	cmp	r3, #9
 8004b84:	d950      	bls.n	8004c28 <_svfiprintf_r+0x16c>
 8004b86:	b1c9      	cbz	r1, 8004bbc <_svfiprintf_r+0x100>
 8004b88:	e011      	b.n	8004bae <_svfiprintf_r+0xf2>
 8004b8a:	2b25      	cmp	r3, #37	; 0x25
 8004b8c:	d0c0      	beq.n	8004b10 <_svfiprintf_r+0x54>
 8004b8e:	4627      	mov	r7, r4
 8004b90:	e7b9      	b.n	8004b06 <_svfiprintf_r+0x4a>
 8004b92:	4a3f      	ldr	r2, [pc, #252]	; (8004c90 <_svfiprintf_r+0x1d4>)
 8004b94:	463c      	mov	r4, r7
 8004b96:	1a80      	subs	r0, r0, r2
 8004b98:	fa0b f000 	lsl.w	r0, fp, r0
 8004b9c:	4318      	orrs	r0, r3
 8004b9e:	9004      	str	r0, [sp, #16]
 8004ba0:	e7d3      	b.n	8004b4a <_svfiprintf_r+0x8e>
 8004ba2:	9a03      	ldr	r2, [sp, #12]
 8004ba4:	1d11      	adds	r1, r2, #4
 8004ba6:	6812      	ldr	r2, [r2, #0]
 8004ba8:	9103      	str	r1, [sp, #12]
 8004baa:	2a00      	cmp	r2, #0
 8004bac:	db01      	blt.n	8004bb2 <_svfiprintf_r+0xf6>
 8004bae:	9207      	str	r2, [sp, #28]
 8004bb0:	e004      	b.n	8004bbc <_svfiprintf_r+0x100>
 8004bb2:	4252      	negs	r2, r2
 8004bb4:	f043 0302 	orr.w	r3, r3, #2
 8004bb8:	9207      	str	r2, [sp, #28]
 8004bba:	9304      	str	r3, [sp, #16]
 8004bbc:	783b      	ldrb	r3, [r7, #0]
 8004bbe:	2b2e      	cmp	r3, #46	; 0x2e
 8004bc0:	d10d      	bne.n	8004bde <_svfiprintf_r+0x122>
 8004bc2:	787b      	ldrb	r3, [r7, #1]
 8004bc4:	1c79      	adds	r1, r7, #1
 8004bc6:	2b2a      	cmp	r3, #42	; 0x2a
 8004bc8:	d132      	bne.n	8004c30 <_svfiprintf_r+0x174>
 8004bca:	9b03      	ldr	r3, [sp, #12]
 8004bcc:	3702      	adds	r7, #2
 8004bce:	1d1a      	adds	r2, r3, #4
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	9203      	str	r2, [sp, #12]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	bfb8      	it	lt
 8004bd8:	f04f 33ff 	movlt.w	r3, #4294967295
 8004bdc:	9305      	str	r3, [sp, #20]
 8004bde:	4c2d      	ldr	r4, [pc, #180]	; (8004c94 <_svfiprintf_r+0x1d8>)
 8004be0:	2203      	movs	r2, #3
 8004be2:	7839      	ldrb	r1, [r7, #0]
 8004be4:	4620      	mov	r0, r4
 8004be6:	f000 f9f5 	bl	8004fd4 <memchr>
 8004bea:	b138      	cbz	r0, 8004bfc <_svfiprintf_r+0x140>
 8004bec:	2340      	movs	r3, #64	; 0x40
 8004bee:	1b00      	subs	r0, r0, r4
 8004bf0:	fa03 f000 	lsl.w	r0, r3, r0
 8004bf4:	9b04      	ldr	r3, [sp, #16]
 8004bf6:	3701      	adds	r7, #1
 8004bf8:	4303      	orrs	r3, r0
 8004bfa:	9304      	str	r3, [sp, #16]
 8004bfc:	7839      	ldrb	r1, [r7, #0]
 8004bfe:	2206      	movs	r2, #6
 8004c00:	4825      	ldr	r0, [pc, #148]	; (8004c98 <_svfiprintf_r+0x1dc>)
 8004c02:	1c7e      	adds	r6, r7, #1
 8004c04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c08:	f000 f9e4 	bl	8004fd4 <memchr>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	d035      	beq.n	8004c7c <_svfiprintf_r+0x1c0>
 8004c10:	4b22      	ldr	r3, [pc, #136]	; (8004c9c <_svfiprintf_r+0x1e0>)
 8004c12:	b9fb      	cbnz	r3, 8004c54 <_svfiprintf_r+0x198>
 8004c14:	9b03      	ldr	r3, [sp, #12]
 8004c16:	3307      	adds	r3, #7
 8004c18:	f023 0307 	bic.w	r3, r3, #7
 8004c1c:	3308      	adds	r3, #8
 8004c1e:	9303      	str	r3, [sp, #12]
 8004c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c22:	444b      	add	r3, r9
 8004c24:	9309      	str	r3, [sp, #36]	; 0x24
 8004c26:	e76d      	b.n	8004b04 <_svfiprintf_r+0x48>
 8004c28:	fb00 3202 	mla	r2, r0, r2, r3
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	e7a4      	b.n	8004b7a <_svfiprintf_r+0xbe>
 8004c30:	2300      	movs	r3, #0
 8004c32:	240a      	movs	r4, #10
 8004c34:	4618      	mov	r0, r3
 8004c36:	9305      	str	r3, [sp, #20]
 8004c38:	460f      	mov	r7, r1
 8004c3a:	783a      	ldrb	r2, [r7, #0]
 8004c3c:	3101      	adds	r1, #1
 8004c3e:	3a30      	subs	r2, #48	; 0x30
 8004c40:	2a09      	cmp	r2, #9
 8004c42:	d903      	bls.n	8004c4c <_svfiprintf_r+0x190>
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0ca      	beq.n	8004bde <_svfiprintf_r+0x122>
 8004c48:	9005      	str	r0, [sp, #20]
 8004c4a:	e7c8      	b.n	8004bde <_svfiprintf_r+0x122>
 8004c4c:	fb04 2000 	mla	r0, r4, r0, r2
 8004c50:	2301      	movs	r3, #1
 8004c52:	e7f1      	b.n	8004c38 <_svfiprintf_r+0x17c>
 8004c54:	ab03      	add	r3, sp, #12
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	462a      	mov	r2, r5
 8004c5a:	4b11      	ldr	r3, [pc, #68]	; (8004ca0 <_svfiprintf_r+0x1e4>)
 8004c5c:	a904      	add	r1, sp, #16
 8004c5e:	4640      	mov	r0, r8
 8004c60:	f3af 8000 	nop.w
 8004c64:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004c68:	4681      	mov	r9, r0
 8004c6a:	d1d9      	bne.n	8004c20 <_svfiprintf_r+0x164>
 8004c6c:	89ab      	ldrh	r3, [r5, #12]
 8004c6e:	065b      	lsls	r3, r3, #25
 8004c70:	f53f af39 	bmi.w	8004ae6 <_svfiprintf_r+0x2a>
 8004c74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c76:	b01d      	add	sp, #116	; 0x74
 8004c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c7c:	ab03      	add	r3, sp, #12
 8004c7e:	9300      	str	r3, [sp, #0]
 8004c80:	462a      	mov	r2, r5
 8004c82:	4b07      	ldr	r3, [pc, #28]	; (8004ca0 <_svfiprintf_r+0x1e4>)
 8004c84:	a904      	add	r1, sp, #16
 8004c86:	4640      	mov	r0, r8
 8004c88:	f000 f884 	bl	8004d94 <_printf_i>
 8004c8c:	e7ea      	b.n	8004c64 <_svfiprintf_r+0x1a8>
 8004c8e:	bf00      	nop
 8004c90:	08005281 	.word	0x08005281
 8004c94:	08005287 	.word	0x08005287
 8004c98:	0800528b 	.word	0x0800528b
 8004c9c:	00000000 	.word	0x00000000
 8004ca0:	08004a05 	.word	0x08004a05

08004ca4 <_printf_common>:
 8004ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca8:	4691      	mov	r9, r2
 8004caa:	461f      	mov	r7, r3
 8004cac:	688a      	ldr	r2, [r1, #8]
 8004cae:	690b      	ldr	r3, [r1, #16]
 8004cb0:	4606      	mov	r6, r0
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	bfb8      	it	lt
 8004cb6:	4613      	movlt	r3, r2
 8004cb8:	f8c9 3000 	str.w	r3, [r9]
 8004cbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cc0:	460c      	mov	r4, r1
 8004cc2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cc6:	b112      	cbz	r2, 8004cce <_printf_common+0x2a>
 8004cc8:	3301      	adds	r3, #1
 8004cca:	f8c9 3000 	str.w	r3, [r9]
 8004cce:	6823      	ldr	r3, [r4, #0]
 8004cd0:	0699      	lsls	r1, r3, #26
 8004cd2:	bf42      	ittt	mi
 8004cd4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004cd8:	3302      	addmi	r3, #2
 8004cda:	f8c9 3000 	strmi.w	r3, [r9]
 8004cde:	6825      	ldr	r5, [r4, #0]
 8004ce0:	f015 0506 	ands.w	r5, r5, #6
 8004ce4:	d107      	bne.n	8004cf6 <_printf_common+0x52>
 8004ce6:	f104 0a19 	add.w	sl, r4, #25
 8004cea:	68e3      	ldr	r3, [r4, #12]
 8004cec:	f8d9 2000 	ldr.w	r2, [r9]
 8004cf0:	1a9b      	subs	r3, r3, r2
 8004cf2:	429d      	cmp	r5, r3
 8004cf4:	db2a      	blt.n	8004d4c <_printf_common+0xa8>
 8004cf6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004cfa:	6822      	ldr	r2, [r4, #0]
 8004cfc:	3300      	adds	r3, #0
 8004cfe:	bf18      	it	ne
 8004d00:	2301      	movne	r3, #1
 8004d02:	0692      	lsls	r2, r2, #26
 8004d04:	d42f      	bmi.n	8004d66 <_printf_common+0xc2>
 8004d06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d0a:	4639      	mov	r1, r7
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	47c0      	blx	r8
 8004d10:	3001      	adds	r0, #1
 8004d12:	d022      	beq.n	8004d5a <_printf_common+0xb6>
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	68e5      	ldr	r5, [r4, #12]
 8004d18:	f003 0306 	and.w	r3, r3, #6
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	bf18      	it	ne
 8004d20:	2500      	movne	r5, #0
 8004d22:	f8d9 2000 	ldr.w	r2, [r9]
 8004d26:	f04f 0900 	mov.w	r9, #0
 8004d2a:	bf08      	it	eq
 8004d2c:	1aad      	subeq	r5, r5, r2
 8004d2e:	68a3      	ldr	r3, [r4, #8]
 8004d30:	6922      	ldr	r2, [r4, #16]
 8004d32:	bf08      	it	eq
 8004d34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	bfc4      	itt	gt
 8004d3c:	1a9b      	subgt	r3, r3, r2
 8004d3e:	18ed      	addgt	r5, r5, r3
 8004d40:	341a      	adds	r4, #26
 8004d42:	454d      	cmp	r5, r9
 8004d44:	d11b      	bne.n	8004d7e <_printf_common+0xda>
 8004d46:	2000      	movs	r0, #0
 8004d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	4652      	mov	r2, sl
 8004d50:	4639      	mov	r1, r7
 8004d52:	4630      	mov	r0, r6
 8004d54:	47c0      	blx	r8
 8004d56:	3001      	adds	r0, #1
 8004d58:	d103      	bne.n	8004d62 <_printf_common+0xbe>
 8004d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d62:	3501      	adds	r5, #1
 8004d64:	e7c1      	b.n	8004cea <_printf_common+0x46>
 8004d66:	2030      	movs	r0, #48	; 0x30
 8004d68:	18e1      	adds	r1, r4, r3
 8004d6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d6e:	1c5a      	adds	r2, r3, #1
 8004d70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d74:	4422      	add	r2, r4
 8004d76:	3302      	adds	r3, #2
 8004d78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d7c:	e7c3      	b.n	8004d06 <_printf_common+0x62>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4622      	mov	r2, r4
 8004d82:	4639      	mov	r1, r7
 8004d84:	4630      	mov	r0, r6
 8004d86:	47c0      	blx	r8
 8004d88:	3001      	adds	r0, #1
 8004d8a:	d0e6      	beq.n	8004d5a <_printf_common+0xb6>
 8004d8c:	f109 0901 	add.w	r9, r9, #1
 8004d90:	e7d7      	b.n	8004d42 <_printf_common+0x9e>
	...

08004d94 <_printf_i>:
 8004d94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d98:	4617      	mov	r7, r2
 8004d9a:	7e0a      	ldrb	r2, [r1, #24]
 8004d9c:	b085      	sub	sp, #20
 8004d9e:	2a6e      	cmp	r2, #110	; 0x6e
 8004da0:	4698      	mov	r8, r3
 8004da2:	4606      	mov	r6, r0
 8004da4:	460c      	mov	r4, r1
 8004da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004da8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004dac:	f000 80bc 	beq.w	8004f28 <_printf_i+0x194>
 8004db0:	d81a      	bhi.n	8004de8 <_printf_i+0x54>
 8004db2:	2a63      	cmp	r2, #99	; 0x63
 8004db4:	d02e      	beq.n	8004e14 <_printf_i+0x80>
 8004db6:	d80a      	bhi.n	8004dce <_printf_i+0x3a>
 8004db8:	2a00      	cmp	r2, #0
 8004dba:	f000 80c8 	beq.w	8004f4e <_printf_i+0x1ba>
 8004dbe:	2a58      	cmp	r2, #88	; 0x58
 8004dc0:	f000 808a 	beq.w	8004ed8 <_printf_i+0x144>
 8004dc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dc8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004dcc:	e02a      	b.n	8004e24 <_printf_i+0x90>
 8004dce:	2a64      	cmp	r2, #100	; 0x64
 8004dd0:	d001      	beq.n	8004dd6 <_printf_i+0x42>
 8004dd2:	2a69      	cmp	r2, #105	; 0x69
 8004dd4:	d1f6      	bne.n	8004dc4 <_printf_i+0x30>
 8004dd6:	6821      	ldr	r1, [r4, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004dde:	d023      	beq.n	8004e28 <_printf_i+0x94>
 8004de0:	1d11      	adds	r1, r2, #4
 8004de2:	6019      	str	r1, [r3, #0]
 8004de4:	6813      	ldr	r3, [r2, #0]
 8004de6:	e027      	b.n	8004e38 <_printf_i+0xa4>
 8004de8:	2a73      	cmp	r2, #115	; 0x73
 8004dea:	f000 80b4 	beq.w	8004f56 <_printf_i+0x1c2>
 8004dee:	d808      	bhi.n	8004e02 <_printf_i+0x6e>
 8004df0:	2a6f      	cmp	r2, #111	; 0x6f
 8004df2:	d02a      	beq.n	8004e4a <_printf_i+0xb6>
 8004df4:	2a70      	cmp	r2, #112	; 0x70
 8004df6:	d1e5      	bne.n	8004dc4 <_printf_i+0x30>
 8004df8:	680a      	ldr	r2, [r1, #0]
 8004dfa:	f042 0220 	orr.w	r2, r2, #32
 8004dfe:	600a      	str	r2, [r1, #0]
 8004e00:	e003      	b.n	8004e0a <_printf_i+0x76>
 8004e02:	2a75      	cmp	r2, #117	; 0x75
 8004e04:	d021      	beq.n	8004e4a <_printf_i+0xb6>
 8004e06:	2a78      	cmp	r2, #120	; 0x78
 8004e08:	d1dc      	bne.n	8004dc4 <_printf_i+0x30>
 8004e0a:	2278      	movs	r2, #120	; 0x78
 8004e0c:	496f      	ldr	r1, [pc, #444]	; (8004fcc <_printf_i+0x238>)
 8004e0e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004e12:	e064      	b.n	8004ede <_printf_i+0x14a>
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004e1a:	1d11      	adds	r1, r2, #4
 8004e1c:	6019      	str	r1, [r3, #0]
 8004e1e:	6813      	ldr	r3, [r2, #0]
 8004e20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e24:	2301      	movs	r3, #1
 8004e26:	e0a3      	b.n	8004f70 <_printf_i+0x1dc>
 8004e28:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004e2c:	f102 0104 	add.w	r1, r2, #4
 8004e30:	6019      	str	r1, [r3, #0]
 8004e32:	d0d7      	beq.n	8004de4 <_printf_i+0x50>
 8004e34:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	da03      	bge.n	8004e44 <_printf_i+0xb0>
 8004e3c:	222d      	movs	r2, #45	; 0x2d
 8004e3e:	425b      	negs	r3, r3
 8004e40:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e44:	4962      	ldr	r1, [pc, #392]	; (8004fd0 <_printf_i+0x23c>)
 8004e46:	220a      	movs	r2, #10
 8004e48:	e017      	b.n	8004e7a <_printf_i+0xe6>
 8004e4a:	6820      	ldr	r0, [r4, #0]
 8004e4c:	6819      	ldr	r1, [r3, #0]
 8004e4e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004e52:	d003      	beq.n	8004e5c <_printf_i+0xc8>
 8004e54:	1d08      	adds	r0, r1, #4
 8004e56:	6018      	str	r0, [r3, #0]
 8004e58:	680b      	ldr	r3, [r1, #0]
 8004e5a:	e006      	b.n	8004e6a <_printf_i+0xd6>
 8004e5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e60:	f101 0004 	add.w	r0, r1, #4
 8004e64:	6018      	str	r0, [r3, #0]
 8004e66:	d0f7      	beq.n	8004e58 <_printf_i+0xc4>
 8004e68:	880b      	ldrh	r3, [r1, #0]
 8004e6a:	2a6f      	cmp	r2, #111	; 0x6f
 8004e6c:	bf14      	ite	ne
 8004e6e:	220a      	movne	r2, #10
 8004e70:	2208      	moveq	r2, #8
 8004e72:	4957      	ldr	r1, [pc, #348]	; (8004fd0 <_printf_i+0x23c>)
 8004e74:	2000      	movs	r0, #0
 8004e76:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004e7a:	6865      	ldr	r5, [r4, #4]
 8004e7c:	2d00      	cmp	r5, #0
 8004e7e:	60a5      	str	r5, [r4, #8]
 8004e80:	f2c0 809c 	blt.w	8004fbc <_printf_i+0x228>
 8004e84:	6820      	ldr	r0, [r4, #0]
 8004e86:	f020 0004 	bic.w	r0, r0, #4
 8004e8a:	6020      	str	r0, [r4, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d13f      	bne.n	8004f10 <_printf_i+0x17c>
 8004e90:	2d00      	cmp	r5, #0
 8004e92:	f040 8095 	bne.w	8004fc0 <_printf_i+0x22c>
 8004e96:	4675      	mov	r5, lr
 8004e98:	2a08      	cmp	r2, #8
 8004e9a:	d10b      	bne.n	8004eb4 <_printf_i+0x120>
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	07da      	lsls	r2, r3, #31
 8004ea0:	d508      	bpl.n	8004eb4 <_printf_i+0x120>
 8004ea2:	6923      	ldr	r3, [r4, #16]
 8004ea4:	6862      	ldr	r2, [r4, #4]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	bfde      	ittt	le
 8004eaa:	2330      	movle	r3, #48	; 0x30
 8004eac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004eb0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004eb4:	ebae 0305 	sub.w	r3, lr, r5
 8004eb8:	6123      	str	r3, [r4, #16]
 8004eba:	f8cd 8000 	str.w	r8, [sp]
 8004ebe:	463b      	mov	r3, r7
 8004ec0:	aa03      	add	r2, sp, #12
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	f7ff feed 	bl	8004ca4 <_printf_common>
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d155      	bne.n	8004f7a <_printf_i+0x1e6>
 8004ece:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed2:	b005      	add	sp, #20
 8004ed4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ed8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004edc:	493c      	ldr	r1, [pc, #240]	; (8004fd0 <_printf_i+0x23c>)
 8004ede:	6822      	ldr	r2, [r4, #0]
 8004ee0:	6818      	ldr	r0, [r3, #0]
 8004ee2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004ee6:	f100 0504 	add.w	r5, r0, #4
 8004eea:	601d      	str	r5, [r3, #0]
 8004eec:	d001      	beq.n	8004ef2 <_printf_i+0x15e>
 8004eee:	6803      	ldr	r3, [r0, #0]
 8004ef0:	e002      	b.n	8004ef8 <_printf_i+0x164>
 8004ef2:	0655      	lsls	r5, r2, #25
 8004ef4:	d5fb      	bpl.n	8004eee <_printf_i+0x15a>
 8004ef6:	8803      	ldrh	r3, [r0, #0]
 8004ef8:	07d0      	lsls	r0, r2, #31
 8004efa:	bf44      	itt	mi
 8004efc:	f042 0220 	orrmi.w	r2, r2, #32
 8004f00:	6022      	strmi	r2, [r4, #0]
 8004f02:	b91b      	cbnz	r3, 8004f0c <_printf_i+0x178>
 8004f04:	6822      	ldr	r2, [r4, #0]
 8004f06:	f022 0220 	bic.w	r2, r2, #32
 8004f0a:	6022      	str	r2, [r4, #0]
 8004f0c:	2210      	movs	r2, #16
 8004f0e:	e7b1      	b.n	8004e74 <_printf_i+0xe0>
 8004f10:	4675      	mov	r5, lr
 8004f12:	fbb3 f0f2 	udiv	r0, r3, r2
 8004f16:	fb02 3310 	mls	r3, r2, r0, r3
 8004f1a:	5ccb      	ldrb	r3, [r1, r3]
 8004f1c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f20:	4603      	mov	r3, r0
 8004f22:	2800      	cmp	r0, #0
 8004f24:	d1f5      	bne.n	8004f12 <_printf_i+0x17e>
 8004f26:	e7b7      	b.n	8004e98 <_printf_i+0x104>
 8004f28:	6808      	ldr	r0, [r1, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004f30:	6949      	ldr	r1, [r1, #20]
 8004f32:	d004      	beq.n	8004f3e <_printf_i+0x1aa>
 8004f34:	1d10      	adds	r0, r2, #4
 8004f36:	6018      	str	r0, [r3, #0]
 8004f38:	6813      	ldr	r3, [r2, #0]
 8004f3a:	6019      	str	r1, [r3, #0]
 8004f3c:	e007      	b.n	8004f4e <_printf_i+0x1ba>
 8004f3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f42:	f102 0004 	add.w	r0, r2, #4
 8004f46:	6018      	str	r0, [r3, #0]
 8004f48:	6813      	ldr	r3, [r2, #0]
 8004f4a:	d0f6      	beq.n	8004f3a <_printf_i+0x1a6>
 8004f4c:	8019      	strh	r1, [r3, #0]
 8004f4e:	2300      	movs	r3, #0
 8004f50:	4675      	mov	r5, lr
 8004f52:	6123      	str	r3, [r4, #16]
 8004f54:	e7b1      	b.n	8004eba <_printf_i+0x126>
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	1d11      	adds	r1, r2, #4
 8004f5a:	6019      	str	r1, [r3, #0]
 8004f5c:	6815      	ldr	r5, [r2, #0]
 8004f5e:	2100      	movs	r1, #0
 8004f60:	6862      	ldr	r2, [r4, #4]
 8004f62:	4628      	mov	r0, r5
 8004f64:	f000 f836 	bl	8004fd4 <memchr>
 8004f68:	b108      	cbz	r0, 8004f6e <_printf_i+0x1da>
 8004f6a:	1b40      	subs	r0, r0, r5
 8004f6c:	6060      	str	r0, [r4, #4]
 8004f6e:	6863      	ldr	r3, [r4, #4]
 8004f70:	6123      	str	r3, [r4, #16]
 8004f72:	2300      	movs	r3, #0
 8004f74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f78:	e79f      	b.n	8004eba <_printf_i+0x126>
 8004f7a:	6923      	ldr	r3, [r4, #16]
 8004f7c:	462a      	mov	r2, r5
 8004f7e:	4639      	mov	r1, r7
 8004f80:	4630      	mov	r0, r6
 8004f82:	47c0      	blx	r8
 8004f84:	3001      	adds	r0, #1
 8004f86:	d0a2      	beq.n	8004ece <_printf_i+0x13a>
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	079b      	lsls	r3, r3, #30
 8004f8c:	d507      	bpl.n	8004f9e <_printf_i+0x20a>
 8004f8e:	2500      	movs	r5, #0
 8004f90:	f104 0919 	add.w	r9, r4, #25
 8004f94:	68e3      	ldr	r3, [r4, #12]
 8004f96:	9a03      	ldr	r2, [sp, #12]
 8004f98:	1a9b      	subs	r3, r3, r2
 8004f9a:	429d      	cmp	r5, r3
 8004f9c:	db05      	blt.n	8004faa <_printf_i+0x216>
 8004f9e:	68e0      	ldr	r0, [r4, #12]
 8004fa0:	9b03      	ldr	r3, [sp, #12]
 8004fa2:	4298      	cmp	r0, r3
 8004fa4:	bfb8      	it	lt
 8004fa6:	4618      	movlt	r0, r3
 8004fa8:	e793      	b.n	8004ed2 <_printf_i+0x13e>
 8004faa:	2301      	movs	r3, #1
 8004fac:	464a      	mov	r2, r9
 8004fae:	4639      	mov	r1, r7
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	47c0      	blx	r8
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	d08a      	beq.n	8004ece <_printf_i+0x13a>
 8004fb8:	3501      	adds	r5, #1
 8004fba:	e7eb      	b.n	8004f94 <_printf_i+0x200>
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1a7      	bne.n	8004f10 <_printf_i+0x17c>
 8004fc0:	780b      	ldrb	r3, [r1, #0]
 8004fc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fca:	e765      	b.n	8004e98 <_printf_i+0x104>
 8004fcc:	080052a3 	.word	0x080052a3
 8004fd0:	08005292 	.word	0x08005292

08004fd4 <memchr>:
 8004fd4:	b510      	push	{r4, lr}
 8004fd6:	b2c9      	uxtb	r1, r1
 8004fd8:	4402      	add	r2, r0
 8004fda:	4290      	cmp	r0, r2
 8004fdc:	4603      	mov	r3, r0
 8004fde:	d101      	bne.n	8004fe4 <memchr+0x10>
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	bd10      	pop	{r4, pc}
 8004fe4:	781c      	ldrb	r4, [r3, #0]
 8004fe6:	3001      	adds	r0, #1
 8004fe8:	428c      	cmp	r4, r1
 8004fea:	d1f6      	bne.n	8004fda <memchr+0x6>
 8004fec:	4618      	mov	r0, r3
 8004fee:	bd10      	pop	{r4, pc}

08004ff0 <memcpy>:
 8004ff0:	b510      	push	{r4, lr}
 8004ff2:	1e43      	subs	r3, r0, #1
 8004ff4:	440a      	add	r2, r1
 8004ff6:	4291      	cmp	r1, r2
 8004ff8:	d100      	bne.n	8004ffc <memcpy+0xc>
 8004ffa:	bd10      	pop	{r4, pc}
 8004ffc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005000:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005004:	e7f7      	b.n	8004ff6 <memcpy+0x6>

08005006 <memmove>:
 8005006:	4288      	cmp	r0, r1
 8005008:	b510      	push	{r4, lr}
 800500a:	eb01 0302 	add.w	r3, r1, r2
 800500e:	d803      	bhi.n	8005018 <memmove+0x12>
 8005010:	1e42      	subs	r2, r0, #1
 8005012:	4299      	cmp	r1, r3
 8005014:	d10c      	bne.n	8005030 <memmove+0x2a>
 8005016:	bd10      	pop	{r4, pc}
 8005018:	4298      	cmp	r0, r3
 800501a:	d2f9      	bcs.n	8005010 <memmove+0xa>
 800501c:	1881      	adds	r1, r0, r2
 800501e:	1ad2      	subs	r2, r2, r3
 8005020:	42d3      	cmn	r3, r2
 8005022:	d100      	bne.n	8005026 <memmove+0x20>
 8005024:	bd10      	pop	{r4, pc}
 8005026:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800502a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800502e:	e7f7      	b.n	8005020 <memmove+0x1a>
 8005030:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005034:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005038:	e7eb      	b.n	8005012 <memmove+0xc>
	...

0800503c <_free_r>:
 800503c:	b538      	push	{r3, r4, r5, lr}
 800503e:	4605      	mov	r5, r0
 8005040:	2900      	cmp	r1, #0
 8005042:	d043      	beq.n	80050cc <_free_r+0x90>
 8005044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005048:	1f0c      	subs	r4, r1, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	bfb8      	it	lt
 800504e:	18e4      	addlt	r4, r4, r3
 8005050:	f000 f8d4 	bl	80051fc <__malloc_lock>
 8005054:	4a1e      	ldr	r2, [pc, #120]	; (80050d0 <_free_r+0x94>)
 8005056:	6813      	ldr	r3, [r2, #0]
 8005058:	4610      	mov	r0, r2
 800505a:	b933      	cbnz	r3, 800506a <_free_r+0x2e>
 800505c:	6063      	str	r3, [r4, #4]
 800505e:	6014      	str	r4, [r2, #0]
 8005060:	4628      	mov	r0, r5
 8005062:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005066:	f000 b8ca 	b.w	80051fe <__malloc_unlock>
 800506a:	42a3      	cmp	r3, r4
 800506c:	d90b      	bls.n	8005086 <_free_r+0x4a>
 800506e:	6821      	ldr	r1, [r4, #0]
 8005070:	1862      	adds	r2, r4, r1
 8005072:	4293      	cmp	r3, r2
 8005074:	bf01      	itttt	eq
 8005076:	681a      	ldreq	r2, [r3, #0]
 8005078:	685b      	ldreq	r3, [r3, #4]
 800507a:	1852      	addeq	r2, r2, r1
 800507c:	6022      	streq	r2, [r4, #0]
 800507e:	6063      	str	r3, [r4, #4]
 8005080:	6004      	str	r4, [r0, #0]
 8005082:	e7ed      	b.n	8005060 <_free_r+0x24>
 8005084:	4613      	mov	r3, r2
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	b10a      	cbz	r2, 800508e <_free_r+0x52>
 800508a:	42a2      	cmp	r2, r4
 800508c:	d9fa      	bls.n	8005084 <_free_r+0x48>
 800508e:	6819      	ldr	r1, [r3, #0]
 8005090:	1858      	adds	r0, r3, r1
 8005092:	42a0      	cmp	r0, r4
 8005094:	d10b      	bne.n	80050ae <_free_r+0x72>
 8005096:	6820      	ldr	r0, [r4, #0]
 8005098:	4401      	add	r1, r0
 800509a:	1858      	adds	r0, r3, r1
 800509c:	4282      	cmp	r2, r0
 800509e:	6019      	str	r1, [r3, #0]
 80050a0:	d1de      	bne.n	8005060 <_free_r+0x24>
 80050a2:	6810      	ldr	r0, [r2, #0]
 80050a4:	6852      	ldr	r2, [r2, #4]
 80050a6:	4401      	add	r1, r0
 80050a8:	6019      	str	r1, [r3, #0]
 80050aa:	605a      	str	r2, [r3, #4]
 80050ac:	e7d8      	b.n	8005060 <_free_r+0x24>
 80050ae:	d902      	bls.n	80050b6 <_free_r+0x7a>
 80050b0:	230c      	movs	r3, #12
 80050b2:	602b      	str	r3, [r5, #0]
 80050b4:	e7d4      	b.n	8005060 <_free_r+0x24>
 80050b6:	6820      	ldr	r0, [r4, #0]
 80050b8:	1821      	adds	r1, r4, r0
 80050ba:	428a      	cmp	r2, r1
 80050bc:	bf01      	itttt	eq
 80050be:	6811      	ldreq	r1, [r2, #0]
 80050c0:	6852      	ldreq	r2, [r2, #4]
 80050c2:	1809      	addeq	r1, r1, r0
 80050c4:	6021      	streq	r1, [r4, #0]
 80050c6:	6062      	str	r2, [r4, #4]
 80050c8:	605c      	str	r4, [r3, #4]
 80050ca:	e7c9      	b.n	8005060 <_free_r+0x24>
 80050cc:	bd38      	pop	{r3, r4, r5, pc}
 80050ce:	bf00      	nop
 80050d0:	200000a0 	.word	0x200000a0

080050d4 <_malloc_r>:
 80050d4:	b570      	push	{r4, r5, r6, lr}
 80050d6:	1ccd      	adds	r5, r1, #3
 80050d8:	f025 0503 	bic.w	r5, r5, #3
 80050dc:	3508      	adds	r5, #8
 80050de:	2d0c      	cmp	r5, #12
 80050e0:	bf38      	it	cc
 80050e2:	250c      	movcc	r5, #12
 80050e4:	2d00      	cmp	r5, #0
 80050e6:	4606      	mov	r6, r0
 80050e8:	db01      	blt.n	80050ee <_malloc_r+0x1a>
 80050ea:	42a9      	cmp	r1, r5
 80050ec:	d903      	bls.n	80050f6 <_malloc_r+0x22>
 80050ee:	230c      	movs	r3, #12
 80050f0:	6033      	str	r3, [r6, #0]
 80050f2:	2000      	movs	r0, #0
 80050f4:	bd70      	pop	{r4, r5, r6, pc}
 80050f6:	f000 f881 	bl	80051fc <__malloc_lock>
 80050fa:	4a23      	ldr	r2, [pc, #140]	; (8005188 <_malloc_r+0xb4>)
 80050fc:	6814      	ldr	r4, [r2, #0]
 80050fe:	4621      	mov	r1, r4
 8005100:	b991      	cbnz	r1, 8005128 <_malloc_r+0x54>
 8005102:	4c22      	ldr	r4, [pc, #136]	; (800518c <_malloc_r+0xb8>)
 8005104:	6823      	ldr	r3, [r4, #0]
 8005106:	b91b      	cbnz	r3, 8005110 <_malloc_r+0x3c>
 8005108:	4630      	mov	r0, r6
 800510a:	f000 f867 	bl	80051dc <_sbrk_r>
 800510e:	6020      	str	r0, [r4, #0]
 8005110:	4629      	mov	r1, r5
 8005112:	4630      	mov	r0, r6
 8005114:	f000 f862 	bl	80051dc <_sbrk_r>
 8005118:	1c43      	adds	r3, r0, #1
 800511a:	d126      	bne.n	800516a <_malloc_r+0x96>
 800511c:	230c      	movs	r3, #12
 800511e:	4630      	mov	r0, r6
 8005120:	6033      	str	r3, [r6, #0]
 8005122:	f000 f86c 	bl	80051fe <__malloc_unlock>
 8005126:	e7e4      	b.n	80050f2 <_malloc_r+0x1e>
 8005128:	680b      	ldr	r3, [r1, #0]
 800512a:	1b5b      	subs	r3, r3, r5
 800512c:	d41a      	bmi.n	8005164 <_malloc_r+0x90>
 800512e:	2b0b      	cmp	r3, #11
 8005130:	d90f      	bls.n	8005152 <_malloc_r+0x7e>
 8005132:	600b      	str	r3, [r1, #0]
 8005134:	18cc      	adds	r4, r1, r3
 8005136:	50cd      	str	r5, [r1, r3]
 8005138:	4630      	mov	r0, r6
 800513a:	f000 f860 	bl	80051fe <__malloc_unlock>
 800513e:	f104 000b 	add.w	r0, r4, #11
 8005142:	1d23      	adds	r3, r4, #4
 8005144:	f020 0007 	bic.w	r0, r0, #7
 8005148:	1ac3      	subs	r3, r0, r3
 800514a:	d01b      	beq.n	8005184 <_malloc_r+0xb0>
 800514c:	425a      	negs	r2, r3
 800514e:	50e2      	str	r2, [r4, r3]
 8005150:	bd70      	pop	{r4, r5, r6, pc}
 8005152:	428c      	cmp	r4, r1
 8005154:	bf0b      	itete	eq
 8005156:	6863      	ldreq	r3, [r4, #4]
 8005158:	684b      	ldrne	r3, [r1, #4]
 800515a:	6013      	streq	r3, [r2, #0]
 800515c:	6063      	strne	r3, [r4, #4]
 800515e:	bf18      	it	ne
 8005160:	460c      	movne	r4, r1
 8005162:	e7e9      	b.n	8005138 <_malloc_r+0x64>
 8005164:	460c      	mov	r4, r1
 8005166:	6849      	ldr	r1, [r1, #4]
 8005168:	e7ca      	b.n	8005100 <_malloc_r+0x2c>
 800516a:	1cc4      	adds	r4, r0, #3
 800516c:	f024 0403 	bic.w	r4, r4, #3
 8005170:	42a0      	cmp	r0, r4
 8005172:	d005      	beq.n	8005180 <_malloc_r+0xac>
 8005174:	1a21      	subs	r1, r4, r0
 8005176:	4630      	mov	r0, r6
 8005178:	f000 f830 	bl	80051dc <_sbrk_r>
 800517c:	3001      	adds	r0, #1
 800517e:	d0cd      	beq.n	800511c <_malloc_r+0x48>
 8005180:	6025      	str	r5, [r4, #0]
 8005182:	e7d9      	b.n	8005138 <_malloc_r+0x64>
 8005184:	bd70      	pop	{r4, r5, r6, pc}
 8005186:	bf00      	nop
 8005188:	200000a0 	.word	0x200000a0
 800518c:	200000a4 	.word	0x200000a4

08005190 <_realloc_r>:
 8005190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005192:	4607      	mov	r7, r0
 8005194:	4614      	mov	r4, r2
 8005196:	460e      	mov	r6, r1
 8005198:	b921      	cbnz	r1, 80051a4 <_realloc_r+0x14>
 800519a:	4611      	mov	r1, r2
 800519c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051a0:	f7ff bf98 	b.w	80050d4 <_malloc_r>
 80051a4:	b922      	cbnz	r2, 80051b0 <_realloc_r+0x20>
 80051a6:	f7ff ff49 	bl	800503c <_free_r>
 80051aa:	4625      	mov	r5, r4
 80051ac:	4628      	mov	r0, r5
 80051ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051b0:	f000 f826 	bl	8005200 <_malloc_usable_size_r>
 80051b4:	4284      	cmp	r4, r0
 80051b6:	d90f      	bls.n	80051d8 <_realloc_r+0x48>
 80051b8:	4621      	mov	r1, r4
 80051ba:	4638      	mov	r0, r7
 80051bc:	f7ff ff8a 	bl	80050d4 <_malloc_r>
 80051c0:	4605      	mov	r5, r0
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d0f2      	beq.n	80051ac <_realloc_r+0x1c>
 80051c6:	4631      	mov	r1, r6
 80051c8:	4622      	mov	r2, r4
 80051ca:	f7ff ff11 	bl	8004ff0 <memcpy>
 80051ce:	4631      	mov	r1, r6
 80051d0:	4638      	mov	r0, r7
 80051d2:	f7ff ff33 	bl	800503c <_free_r>
 80051d6:	e7e9      	b.n	80051ac <_realloc_r+0x1c>
 80051d8:	4635      	mov	r5, r6
 80051da:	e7e7      	b.n	80051ac <_realloc_r+0x1c>

080051dc <_sbrk_r>:
 80051dc:	b538      	push	{r3, r4, r5, lr}
 80051de:	2300      	movs	r3, #0
 80051e0:	4c05      	ldr	r4, [pc, #20]	; (80051f8 <_sbrk_r+0x1c>)
 80051e2:	4605      	mov	r5, r0
 80051e4:	4608      	mov	r0, r1
 80051e6:	6023      	str	r3, [r4, #0]
 80051e8:	f000 f814 	bl	8005214 <_sbrk>
 80051ec:	1c43      	adds	r3, r0, #1
 80051ee:	d102      	bne.n	80051f6 <_sbrk_r+0x1a>
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	b103      	cbz	r3, 80051f6 <_sbrk_r+0x1a>
 80051f4:	602b      	str	r3, [r5, #0]
 80051f6:	bd38      	pop	{r3, r4, r5, pc}
 80051f8:	20000488 	.word	0x20000488

080051fc <__malloc_lock>:
 80051fc:	4770      	bx	lr

080051fe <__malloc_unlock>:
 80051fe:	4770      	bx	lr

08005200 <_malloc_usable_size_r>:
 8005200:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005204:	2800      	cmp	r0, #0
 8005206:	f1a0 0004 	sub.w	r0, r0, #4
 800520a:	bfbc      	itt	lt
 800520c:	580b      	ldrlt	r3, [r1, r0]
 800520e:	18c0      	addlt	r0, r0, r3
 8005210:	4770      	bx	lr
	...

08005214 <_sbrk>:
 8005214:	4b04      	ldr	r3, [pc, #16]	; (8005228 <_sbrk+0x14>)
 8005216:	4602      	mov	r2, r0
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	b909      	cbnz	r1, 8005220 <_sbrk+0xc>
 800521c:	4903      	ldr	r1, [pc, #12]	; (800522c <_sbrk+0x18>)
 800521e:	6019      	str	r1, [r3, #0]
 8005220:	6818      	ldr	r0, [r3, #0]
 8005222:	4402      	add	r2, r0
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	4770      	bx	lr
 8005228:	200000a8 	.word	0x200000a8
 800522c:	2000048c 	.word	0x2000048c

08005230 <_init>:
 8005230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005232:	bf00      	nop
 8005234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005236:	bc08      	pop	{r3}
 8005238:	469e      	mov	lr, r3
 800523a:	4770      	bx	lr

0800523c <_fini>:
 800523c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800523e:	bf00      	nop
 8005240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005242:	bc08      	pop	{r3}
 8005244:	469e      	mov	lr, r3
 8005246:	4770      	bx	lr
