Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/School/Lab4/testtbench_isim_beh.exe -prj E:/School/Lab4/testtbench_beh.prj work.testtbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "E:/School/Lab4/DEC.vhd" into library work
Parsing VHDL file "E:/School/Lab4/ACU.vhd" into library work
Parsing VHDL file "E:/School/Lab4/Test_Module.vhd" into library work
Parsing VHDL file "E:/School/Lab4/testtbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity DEC [dec_default]
Compiling architecture behavioral of entity ACU [acu_default]
Compiling architecture behavioral of entity Test_Module [test_module_default]
Compiling architecture behavior of entity testtbench
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable E:/School/Lab4/testtbench_isim_beh.exe
Fuse Memory Usage: 50488 KB
Fuse CPU Usage: 484 ms
