|aTOP_ARCTIUM
inp_clk => comb.DATAIN
gps => comb.DATAIN
AUD1 => comb.DATAIN
ADDR[0] << FDAU:FDAU.ADDR
ADDR[1] << FDAU:FDAU.ADDR
ADDR[2] << FDAU:FDAU.ADDR
ADDR[3] << FDAU:FDAU.ADDR
ENA[0] << FDAU:FDAU.ENA
ENA[1] << FDAU:FDAU.ENA
ENA[2] << FDAU:FDAU.ENA
ENA[3] << FDAU:FDAU.ENA
CNV << FDAU:FDAU.CNV
SDI << FDAU:FDAU.SDI
CLK << FDAU:FDAU.CLK
SDO => comb.DATAIN
TX_data << FDAU:FDAU.TX
CC_tx << Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT.CC_tx
line_A1 => comb.DATAIN
line_B1 => comb.DATAIN
line_A2 => comb.DATAIN
line_B2 => comb.DATAIN
line_A3 => comb.DATAIN
line_B3 => comb.DATAIN
line_A4 => comb.DATAIN
line_B4 => comb.DATAIN
line_A5 => comb.DATAIN
line_B5 => comb.DATAIN
line_A6 => comb.DATAIN
line_B6 => comb.DATAIN
taho1 => comb.DATAIN
taho2 => comb.DATAIN
impuls => comb.DATAIN
LED_FPGA << <GND>
div << <VCC>
mul << <GND>


|aTOP_ARCTIUM|RTC:RTCUnit
mclock => mclock.IN1
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC => state.OUTPUTSELECT
SYNC => state.OUTPUTSELECT
SYNC => state.OUTPUTSELECT
SYNC => state.OUTPUTSELECT
SYNC => state.OUTPUTSELECT
SYNC => state.OUTPUTSELECT
msec <= msec~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec <= sec~reg0.DB_MAX_OUTPUT_PORT_TYPE
delay <= delay~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_FPGA <= LED_FPGA~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_5Mhz <= CLK:CLOCK.c0
clk_1MHz <= CLK:CLOCK.c1
clk_10MHz <= CLK:CLOCK.c2
clk_400kHz <= CLK:CLOCK.c3


|aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component
inclk[0] => CLK_altpll:auto_generated.inclk[0]
inclk[1] => CLK_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|aTOP_ARCTIUM|RTC:RTCUnit|CLK:CLOCK|altpll:altpll_component|CLK_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|aTOP_ARCTIUM|GPS:GPS_Unit
clock => clock.IN1
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => ID.OUTPUTSELECT
reset => TIC.OUTPUTSELECT
reset => digit[0].ACLR
reset => digit[1].ACLR
reset => digit[2].ACLR
reset => digit[3].ACLR
reset => ERROR~reg0.ACLR
reset => GPS_DATA[0]~reg0.ACLR
reset => GPS_DATA[1]~reg0.ACLR
reset => GPS_DATA[2]~reg0.ACLR
reset => GPS_DATA[3]~reg0.ACLR
reset => GPS_DATA[4]~reg0.ACLR
reset => GPS_DATA[5]~reg0.ACLR
reset => GPS_DATA[6]~reg0.ACLR
reset => GPS_DATA[7]~reg0.ACLR
reset => GPS_DATA[8]~reg0.ACLR
reset => GPS_DATA[9]~reg0.ACLR
reset => GPS_DATA[10]~reg0.ACLR
reset => GPS_DATA[11]~reg0.ACLR
reset => GPS_DATA[12]~reg0.ACLR
reset => GPS_DATA[13]~reg0.ACLR
reset => GPS_DATA[14]~reg0.ACLR
reset => GPS_DATA[15]~reg0.ACLR
reset => GPS_DATA[16]~reg0.ACLR
reset => GPS_DATA[17]~reg0.ACLR
reset => GPS_DATA[18]~reg0.ACLR
reset => GPS_DATA[19]~reg0.ACLR
reset => GPS_DATA[20]~reg0.ACLR
reset => GPS_DATA[21]~reg0.ACLR
reset => GPS_DATA[22]~reg0.ACLR
reset => GPS_DATA[23]~reg0.ACLR
reset => GPS_DATA[24]~reg0.ACLR
reset => GPS_DATA[25]~reg0.ACLR
reset => GPS_DATA[26]~reg0.ACLR
reset => GPS_DATA[27]~reg0.ACLR
reset => GPS_DATA[28]~reg0.ACLR
reset => GPS_DATA[29]~reg0.ACLR
reset => GPS_DATA[30]~reg0.ACLR
reset => GPS_DATA[31]~reg0.ACLR
reset => GPS_DATA[32]~reg0.ACLR
reset => GPS_DATA[33]~reg0.ACLR
reset => GPS_DATA[34]~reg0.ACLR
reset => GPS_DATA[35]~reg0.ACLR
reset => GPS_DATA[36]~reg0.ACLR
reset => GPS_DATA[37]~reg0.ACLR
reset => GPS_DATA[38]~reg0.ACLR
reset => GPS_DATA[39]~reg0.ACLR
reset => GPS_DATA[40]~reg0.ACLR
reset => GPS_DATA[41]~reg0.ACLR
reset => GPS_DATA[42]~reg0.ACLR
reset => GPS_DATA[43]~reg0.ACLR
reset => GPS_DATA[44]~reg0.ACLR
reset => GPS_DATA[45]~reg0.ACLR
reset => GPS_DATA[46]~reg0.ACLR
reset => GPS_DATA[47]~reg0.ACLR
reset => GPS_DATA[48]~reg0.ACLR
reset => GPS_DATA[49]~reg0.ACLR
reset => GPS_DATA[50]~reg0.ACLR
reset => GPS_DATA[51]~reg0.ACLR
reset => GPS_DATA[52]~reg0.ACLR
reset => GPS_DATA[53]~reg0.ACLR
reset => GPS_DATA[54]~reg0.ACLR
reset => GPS_DATA[55]~reg0.ACLR
reset => GPS_DATA[56]~reg0.ACLR
reset => GPS_DATA[57]~reg0.ACLR
reset => GPS_DATA[58]~reg0.ACLR
reset => GPS_DATA[59]~reg0.ACLR
reset => GPS_DATA[60]~reg0.ACLR
reset => GPS_DATA[61]~reg0.ACLR
reset => GPS_DATA[62]~reg0.ACLR
reset => GPS_DATA[63]~reg0.ACLR
reset => GPS_DATA[64]~reg0.ACLR
reset => GPS_DATA[65]~reg0.ACLR
reset => GPS_DATA[66]~reg0.ACLR
reset => GPS_DATA[67]~reg0.ACLR
reset => GPS_DATA[68]~reg0.ACLR
reset => GPS_DATA[69]~reg0.ACLR
reset => GPS_DATA[70]~reg0.ACLR
reset => GPS_DATA[71]~reg0.ACLR
reset => GPS_DATA[72]~reg0.ACLR
reset => GPS_DATA[73]~reg0.ACLR
reset => GPS_DATA[74]~reg0.ACLR
reset => GPS_DATA[75]~reg0.ACLR
reset => GPS_DATA[76]~reg0.ACLR
reset => GPS_DATA[77]~reg0.ACLR
reset => GPS_DATA[78]~reg0.ACLR
reset => GPS_DATA[79]~reg0.ACLR
reset => GPS_DATA[80]~reg0.ACLR
reset => GPS_DATA[81]~reg0.ACLR
reset => GPS_DATA[82]~reg0.ACLR
reset => GPS_DATA[83]~reg0.ACLR
reset => GPS_DATA[84]~reg0.ACLR
reset => GPS_DATA[85]~reg0.ACLR
reset => GPS_DATA[86]~reg0.ACLR
reset => GPS_DATA[87]~reg0.ACLR
reset => GPS_DATA[88]~reg0.ACLR
reset => GPS_DATA[89]~reg0.ACLR
reset => GPS_DATA[90]~reg0.ACLR
reset => GPS_DATA[91]~reg0.ACLR
reset => GPS_DATA[92]~reg0.ACLR
reset => GPS_DATA[93]~reg0.ACLR
reset => GPS_DATA[94]~reg0.ACLR
reset => GPS_DATA[95]~reg0.ACLR
reset => GPS_DATA[96]~reg0.ACLR
reset => GPS_DATA[97]~reg0.ACLR
reset => GPS_DATA[98]~reg0.ACLR
reset => GPS_DATA[99]~reg0.ACLR
reset => GPS_DATA[100]~reg0.ACLR
reset => GPS_DATA[101]~reg0.ACLR
reset => GPS_DATA[102]~reg0.ACLR
reset => GPS_DATA[103]~reg0.ACLR
reset => GPS_DATA[104]~reg0.ACLR
reset => GPS_DATA[105]~reg0.ACLR
reset => GPS_DATA[106]~reg0.ACLR
reset => GPS_DATA[107]~reg0.ACLR
reset => GPS_DATA[108]~reg0.ACLR
reset => GPS_DATA[109]~reg0.ACLR
reset => GPS_DATA[110]~reg0.ACLR
reset => GPS_DATA[111]~reg0.ACLR
reset => GPS_DATA[112]~reg0.ACLR
reset => GPS_DATA[113]~reg0.ACLR
reset => GPS_DATA[114]~reg0.ACLR
reset => GPS_DATA[115]~reg0.ACLR
reset => GPS_DATA[116]~reg0.ACLR
reset => GPS_DATA[117]~reg0.ACLR
reset => GPS_DATA[118]~reg0.ACLR
reset => GPS_DATA[119]~reg0.ACLR
reset => GPS_DATA[120]~reg0.ACLR
reset => GPS_DATA[121]~reg0.ACLR
reset => GPS_DATA[122]~reg0.ACLR
reset => GPS_DATA[123]~reg0.ACLR
reset => GPS_DATA[124]~reg0.ACLR
reset => GPS_DATA[125]~reg0.ACLR
reset => GPS_DATA[126]~reg0.ACLR
reset => GPS_DATA[127]~reg0.ACLR
reset => GPS_DATA[128]~reg0.ACLR
reset => GPS_DATA[129]~reg0.ACLR
reset => GPS_DATA[130]~reg0.ACLR
reset => GPS_DATA[131]~reg0.ACLR
reset => GPS_DATA[132]~reg0.ACLR
reset => GPS_DATA[133]~reg0.ACLR
reset => GPS_DATA[134]~reg0.ACLR
reset => GPS_DATA[135]~reg0.ACLR
reset => GPS_DATA[136]~reg0.ACLR
reset => GPS_DATA[137]~reg0.ACLR
reset => GPS_DATA[138]~reg0.ACLR
reset => GPS_DATA[139]~reg0.ACLR
reset => GPS_DATA[140]~reg0.ACLR
reset => GPS_DATA[141]~reg0.ACLR
reset => GPS_DATA[142]~reg0.ACLR
reset => GPS_DATA[143]~reg0.ACLR
reset => GPS_DATA[144]~reg0.ACLR
reset => GPS_DATA[145]~reg0.ACLR
reset => GPS_DATA[146]~reg0.ACLR
reset => GPS_DATA[147]~reg0.ACLR
reset => GPS_DATA[148]~reg0.ACLR
reset => GPS_DATA[149]~reg0.ACLR
reset => GPS_DATA[150]~reg0.ACLR
reset => GPS_DATA[151]~reg0.ACLR
reset => GPS_DATA[152]~reg0.ACLR
reset => GPS_DATA[153]~reg0.ACLR
reset => GPS_DATA[154]~reg0.ACLR
reset => GPS_DATA[155]~reg0.ACLR
reset => GPS_DATA[156]~reg0.ACLR
reset => GPS_DATA[157]~reg0.ACLR
reset => GPS_DATA[158]~reg0.ACLR
reset => GPS_DATA[159]~reg0.ACLR
reset => GPS_DATA[160]~reg0.ACLR
reset => GPS_DATA[161]~reg0.ACLR
reset => GPS_DATA[162]~reg0.ACLR
reset => GPS_DATA[163]~reg0.ACLR
reset => GPS_DATA[164]~reg0.ACLR
reset => GPS_DATA[165]~reg0.ACLR
reset => GPS_DATA[166]~reg0.ACLR
reset => GPS_DATA[167]~reg0.ACLR
reset => GPS_DATA[168]~reg0.ACLR
reset => GPS_DATA[169]~reg0.ACLR
reset => GPS_DATA[170]~reg0.ACLR
reset => GPS_DATA[171]~reg0.ACLR
reset => GPS_DATA[172]~reg0.ACLR
reset => GPS_DATA[173]~reg0.ACLR
reset => GPS_DATA[174]~reg0.ACLR
reset => GPS_DATA[175]~reg0.ACLR
reset => GPS_DATA[176]~reg0.ACLR
reset => GPS_DATA[177]~reg0.ACLR
reset => GPS_DATA[178]~reg0.ACLR
reset => GPS_DATA[179]~reg0.ACLR
reset => GPS_DATA[180]~reg0.ACLR
reset => GPS_DATA[181]~reg0.ACLR
reset => GPS_DATA[182]~reg0.ACLR
reset => GPS_DATA[183]~reg0.ACLR
reset => GPS_DATA[184]~reg0.ACLR
reset => GPS_DATA[185]~reg0.ACLR
reset => GPS_DATA[186]~reg0.ACLR
reset => GPS_DATA[187]~reg0.ACLR
reset => GPS_DATA[188]~reg0.ACLR
reset => GPS_DATA[189]~reg0.ACLR
reset => GPS_DATA[190]~reg0.ACLR
reset => GPS_DATA[191]~reg0.ACLR
reset => GPS_DATA[192]~reg0.ACLR
reset => GPS_DATA[193]~reg0.ACLR
reset => GPS_DATA[194]~reg0.ACLR
reset => GPS_DATA[195]~reg0.ACLR
reset => GPS_DATA[196]~reg0.ACLR
reset => GPS_DATA[197]~reg0.ACLR
reset => GPS_DATA[198]~reg0.ACLR
reset => GPS_DATA[199]~reg0.ACLR
reset => GPS_DATA[200]~reg0.ACLR
reset => GPS_DATA[201]~reg0.ACLR
reset => GPS_DATA[202]~reg0.ACLR
reset => GPS_DATA[203]~reg0.ACLR
reset => GPS_DATA[204]~reg0.ACLR
reset => GPS_DATA[205]~reg0.ACLR
reset => GPS_DATA[206]~reg0.ACLR
reset => GPS_DATA[207]~reg0.ACLR
reset => GPS_DATA[208]~reg0.ACLR
reset => GPS_DATA[209]~reg0.ACLR
reset => GPS_DATA[210]~reg0.ACLR
reset => GPS_DATA[211]~reg0.ACLR
reset => GPS_DATA[212]~reg0.ACLR
reset => GPS_DATA[213]~reg0.ACLR
reset => GPS_DATA[214]~reg0.ACLR
reset => GPS_DATA[215]~reg0.ACLR
reset => GPS_DATA[216]~reg0.ACLR
reset => GPS_DATA[217]~reg0.ACLR
reset => GPS_DATA[218]~reg0.ACLR
reset => GPS_DATA[219]~reg0.ACLR
reset => GPS_DATA[220]~reg0.ACLR
reset => GPS_DATA[221]~reg0.ACLR
reset => GPS_DATA[222]~reg0.ACLR
reset => GPS_DATA[223]~reg0.ACLR
reset => course[0].ACLR
reset => course[1].ACLR
reset => course[2].ACLR
reset => course[3].ACLR
reset => course[4].ACLR
reset => course[5].ACLR
reset => course[6].ACLR
reset => course[7].ACLR
reset => course[8].ACLR
reset => course[9].ACLR
reset => course[10].ACLR
reset => course[11].ACLR
reset => course[12].ACLR
reset => course[13].ACLR
reset => course[14].ACLR
reset => course[15].ACLR
reset => altitude[0].ACLR
reset => altitude[1].ACLR
reset => altitude[2].ACLR
reset => altitude[3].ACLR
reset => altitude[4].ACLR
reset => altitude[5].ACLR
reset => altitude[6].ACLR
reset => altitude[7].ACLR
reset => altitude[8].ACLR
reset => altitude[9].ACLR
reset => altitude[10].ACLR
reset => altitude[11].ACLR
reset => altitude[12].ACLR
reset => altitude[13].ACLR
reset => altitude[14].ACLR
reset => altitude[15].ACLR
reset => altitude[16].ACLR
reset => altitude[17].ACLR
reset => altitude[18].ACLR
reset => altitude[19].ACLR
reset => altitude[20].ACLR
reset => altitude[21].ACLR
reset => altitude[22].ACLR
reset => altitude[23].ACLR
reset => altitude[24].ACLR
reset => altitude[25].ACLR
reset => altitude[26].ACLR
reset => altitude[27].ACLR
reset => altitude[28].ACLR
reset => altitude[29].ACLR
reset => altitude[30].ACLR
reset => altitude[31].ACLR
reset => speed[0].ACLR
reset => speed[1].ACLR
reset => speed[2].ACLR
reset => speed[3].ACLR
reset => speed[4].ACLR
reset => speed[5].ACLR
reset => speed[6].ACLR
reset => speed[7].ACLR
reset => speed[8].ACLR
reset => speed[9].ACLR
reset => speed[10].ACLR
reset => speed[11].ACLR
reset => speed[12].ACLR
reset => speed[13].ACLR
reset => speed[14].ACLR
reset => speed[15].ACLR
reset => long_minutes[0].ACLR
reset => long_minutes[1].ACLR
reset => long_minutes[2].ACLR
reset => long_minutes[3].ACLR
reset => long_minutes[4].ACLR
reset => long_minutes[5].ACLR
reset => long_minutes[6].ACLR
reset => long_minutes[7].ACLR
reset => long_minutes[8].ACLR
reset => long_minutes[9].ACLR
reset => long_minutes[10].ACLR
reset => long_minutes[11].ACLR
reset => long_minutes[12].ACLR
reset => long_minutes[13].ACLR
reset => long_minutes[14].ACLR
reset => long_minutes[15].ACLR
reset => long_degrees[0].ACLR
reset => long_degrees[1].ACLR
reset => long_degrees[2].ACLR
reset => long_degrees[3].ACLR
reset => long_degrees[4].ACLR
reset => long_degrees[5].ACLR
reset => long_degrees[6].ACLR
reset => long_degrees[7].ACLR
reset => long_degrees[8].ACLR
reset => long_degrees[9].ACLR
reset => long_degrees[10].ACLR
reset => long_degrees[11].ACLR
reset => long_degrees[12].ACLR
reset => long_degrees[13].ACLR
reset => long_degrees[14].ACLR
reset => long_degrees[15].ACLR
reset => lat_minutes[0].ACLR
reset => lat_minutes[1].ACLR
reset => lat_minutes[2].ACLR
reset => lat_minutes[3].ACLR
reset => lat_minutes[4].ACLR
reset => lat_minutes[5].ACLR
reset => lat_minutes[6].ACLR
reset => lat_minutes[7].ACLR
reset => lat_minutes[8].ACLR
reset => lat_minutes[9].ACLR
reset => lat_minutes[10].ACLR
reset => lat_minutes[11].ACLR
reset => lat_minutes[12].ACLR
reset => lat_minutes[13].ACLR
reset => lat_minutes[14].ACLR
reset => lat_minutes[15].ACLR
reset => lat_degrees[0].ACLR
reset => lat_degrees[1].ACLR
reset => lat_degrees[2].ACLR
reset => lat_degrees[3].ACLR
reset => lat_degrees[4].ACLR
reset => lat_degrees[5].ACLR
reset => lat_degrees[6].ACLR
reset => lat_degrees[7].ACLR
reset => lat_degrees[8].ACLR
reset => lat_degrees[9].ACLR
reset => lat_degrees[10].ACLR
reset => lat_degrees[11].ACLR
reset => lat_degrees[12].ACLR
reset => lat_degrees[13].ACLR
reset => lat_degrees[14].ACLR
reset => lat_degrees[15].ACLR
reset => D_year[0].ACLR
reset => D_year[1].ACLR
reset => D_year[2].ACLR
reset => D_year[3].ACLR
reset => D_year[4].ACLR
reset => D_year[5].ACLR
reset => D_year[6].ACLR
reset => D_year[7].ACLR
reset => D_year[8].ACLR
reset => D_year[9].ACLR
reset => D_year[10].ACLR
reset => D_year[11].ACLR
reset => D_year[12].ACLR
reset => D_year[13].ACLR
reset => D_year[14].ACLR
reset => D_year[15].ACLR
reset => D_month[0].ACLR
reset => D_month[1].ACLR
reset => D_month[2].ACLR
reset => D_month[3].ACLR
reset => D_month[4].ACLR
reset => D_month[5].ACLR
reset => D_month[6].ACLR
reset => D_month[7].ACLR
reset => D_month[8].ACLR
reset => D_month[9].ACLR
reset => D_month[10].ACLR
reset => D_month[11].ACLR
reset => D_month[12].ACLR
reset => D_month[13].ACLR
reset => D_month[14].ACLR
reset => D_month[15].ACLR
reset => D_day[0].ACLR
reset => D_day[1].ACLR
reset => D_day[2].ACLR
reset => D_day[3].ACLR
reset => D_day[4].ACLR
reset => D_day[5].ACLR
reset => D_day[6].ACLR
reset => D_day[7].ACLR
reset => D_day[8].ACLR
reset => D_day[9].ACLR
reset => D_day[10].ACLR
reset => D_day[11].ACLR
reset => D_day[12].ACLR
reset => D_day[13].ACLR
reset => D_day[14].ACLR
reset => D_day[15].ACLR
reset => T_seconds[0].ACLR
reset => T_seconds[1].ACLR
reset => T_seconds[2].ACLR
reset => T_seconds[3].ACLR
reset => T_seconds[4].ACLR
reset => T_seconds[5].ACLR
reset => T_seconds[6].ACLR
reset => T_seconds[7].ACLR
reset => T_seconds[8].ACLR
reset => T_seconds[9].ACLR
reset => T_seconds[10].ACLR
reset => T_seconds[11].ACLR
reset => T_seconds[12].ACLR
reset => T_seconds[13].ACLR
reset => T_seconds[14].ACLR
reset => T_seconds[15].ACLR
reset => T_minutes[0].ACLR
reset => T_minutes[1].ACLR
reset => T_minutes[2].ACLR
reset => T_minutes[3].ACLR
reset => T_minutes[4].ACLR
reset => T_minutes[5].ACLR
reset => T_minutes[6].ACLR
reset => T_minutes[7].ACLR
reset => T_minutes[8].ACLR
reset => T_minutes[9].ACLR
reset => T_minutes[10].ACLR
reset => T_minutes[11].ACLR
reset => T_minutes[12].ACLR
reset => T_minutes[13].ACLR
reset => T_minutes[14].ACLR
reset => T_minutes[15].ACLR
reset => T_hour[0].ACLR
reset => T_hour[1].ACLR
reset => T_hour[2].ACLR
reset => T_hour[3].ACLR
reset => T_hour[4].ACLR
reset => T_hour[5].ACLR
reset => T_hour[6].ACLR
reset => T_hour[7].ACLR
reset => T_hour[8].ACLR
reset => T_hour[9].ACLR
reset => T_hour[10].ACLR
reset => T_hour[11].ACLR
reset => T_hour[12].ACLR
reset => T_hour[13].ACLR
reset => T_hour[14].ACLR
reset => T_hour[15].ACLR
reset => fstate~24.DATAIN
reset => byte[0].ENA
reset => byte[1].ENA
reset => byte[2].ENA
reset => byte[3].ENA
reset => byte[4].ENA
reset => byte[5].ENA
reset => byte[6].ENA
reset => byte[7].ENA
inGPS => inGPS.IN1
GPS_DATA[0] <= GPS_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[1] <= GPS_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[2] <= GPS_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[3] <= GPS_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[4] <= GPS_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[5] <= GPS_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[6] <= GPS_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[7] <= GPS_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[8] <= GPS_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[9] <= GPS_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[10] <= GPS_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[11] <= GPS_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[12] <= GPS_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[13] <= GPS_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[14] <= GPS_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[15] <= GPS_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[16] <= GPS_DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[17] <= GPS_DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[18] <= GPS_DATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[19] <= GPS_DATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[20] <= GPS_DATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[21] <= GPS_DATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[22] <= GPS_DATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[23] <= GPS_DATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[24] <= GPS_DATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[25] <= GPS_DATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[26] <= GPS_DATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[27] <= GPS_DATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[28] <= GPS_DATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[29] <= GPS_DATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[30] <= GPS_DATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[31] <= GPS_DATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[32] <= GPS_DATA[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[33] <= GPS_DATA[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[34] <= GPS_DATA[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[35] <= GPS_DATA[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[36] <= GPS_DATA[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[37] <= GPS_DATA[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[38] <= GPS_DATA[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[39] <= GPS_DATA[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[40] <= GPS_DATA[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[41] <= GPS_DATA[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[42] <= GPS_DATA[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[43] <= GPS_DATA[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[44] <= GPS_DATA[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[45] <= GPS_DATA[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[46] <= GPS_DATA[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[47] <= GPS_DATA[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[48] <= GPS_DATA[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[49] <= GPS_DATA[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[50] <= GPS_DATA[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[51] <= GPS_DATA[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[52] <= GPS_DATA[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[53] <= GPS_DATA[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[54] <= GPS_DATA[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[55] <= GPS_DATA[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[56] <= GPS_DATA[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[57] <= GPS_DATA[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[58] <= GPS_DATA[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[59] <= GPS_DATA[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[60] <= GPS_DATA[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[61] <= GPS_DATA[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[62] <= GPS_DATA[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[63] <= GPS_DATA[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[64] <= GPS_DATA[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[65] <= GPS_DATA[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[66] <= GPS_DATA[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[67] <= GPS_DATA[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[68] <= GPS_DATA[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[69] <= GPS_DATA[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[70] <= GPS_DATA[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[71] <= GPS_DATA[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[72] <= GPS_DATA[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[73] <= GPS_DATA[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[74] <= GPS_DATA[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[75] <= GPS_DATA[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[76] <= GPS_DATA[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[77] <= GPS_DATA[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[78] <= GPS_DATA[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[79] <= GPS_DATA[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[80] <= GPS_DATA[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[81] <= GPS_DATA[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[82] <= GPS_DATA[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[83] <= GPS_DATA[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[84] <= GPS_DATA[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[85] <= GPS_DATA[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[86] <= GPS_DATA[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[87] <= GPS_DATA[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[88] <= GPS_DATA[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[89] <= GPS_DATA[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[90] <= GPS_DATA[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[91] <= GPS_DATA[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[92] <= GPS_DATA[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[93] <= GPS_DATA[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[94] <= GPS_DATA[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[95] <= GPS_DATA[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[96] <= GPS_DATA[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[97] <= GPS_DATA[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[98] <= GPS_DATA[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[99] <= GPS_DATA[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[100] <= GPS_DATA[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[101] <= GPS_DATA[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[102] <= GPS_DATA[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[103] <= GPS_DATA[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[104] <= GPS_DATA[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[105] <= GPS_DATA[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[106] <= GPS_DATA[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[107] <= GPS_DATA[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[108] <= GPS_DATA[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[109] <= GPS_DATA[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[110] <= GPS_DATA[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[111] <= GPS_DATA[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[112] <= GPS_DATA[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[113] <= GPS_DATA[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[114] <= GPS_DATA[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[115] <= GPS_DATA[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[116] <= GPS_DATA[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[117] <= GPS_DATA[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[118] <= GPS_DATA[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[119] <= GPS_DATA[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[120] <= GPS_DATA[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[121] <= GPS_DATA[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[122] <= GPS_DATA[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[123] <= GPS_DATA[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[124] <= GPS_DATA[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[125] <= GPS_DATA[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[126] <= GPS_DATA[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[127] <= GPS_DATA[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[128] <= GPS_DATA[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[129] <= GPS_DATA[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[130] <= GPS_DATA[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[131] <= GPS_DATA[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[132] <= GPS_DATA[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[133] <= GPS_DATA[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[134] <= GPS_DATA[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[135] <= GPS_DATA[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[136] <= GPS_DATA[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[137] <= GPS_DATA[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[138] <= GPS_DATA[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[139] <= GPS_DATA[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[140] <= GPS_DATA[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[141] <= GPS_DATA[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[142] <= GPS_DATA[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[143] <= GPS_DATA[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[144] <= GPS_DATA[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[145] <= GPS_DATA[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[146] <= GPS_DATA[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[147] <= GPS_DATA[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[148] <= GPS_DATA[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[149] <= GPS_DATA[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[150] <= GPS_DATA[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[151] <= GPS_DATA[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[152] <= GPS_DATA[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[153] <= GPS_DATA[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[154] <= GPS_DATA[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[155] <= GPS_DATA[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[156] <= GPS_DATA[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[157] <= GPS_DATA[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[158] <= GPS_DATA[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[159] <= GPS_DATA[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[160] <= GPS_DATA[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[161] <= GPS_DATA[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[162] <= GPS_DATA[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[163] <= GPS_DATA[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[164] <= GPS_DATA[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[165] <= GPS_DATA[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[166] <= GPS_DATA[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[167] <= GPS_DATA[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[168] <= GPS_DATA[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[169] <= GPS_DATA[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[170] <= GPS_DATA[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[171] <= GPS_DATA[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[172] <= GPS_DATA[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[173] <= GPS_DATA[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[174] <= GPS_DATA[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[175] <= GPS_DATA[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[176] <= GPS_DATA[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[177] <= GPS_DATA[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[178] <= GPS_DATA[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[179] <= GPS_DATA[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[180] <= GPS_DATA[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[181] <= GPS_DATA[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[182] <= GPS_DATA[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[183] <= GPS_DATA[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[184] <= GPS_DATA[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[185] <= GPS_DATA[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[186] <= GPS_DATA[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[187] <= GPS_DATA[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[188] <= GPS_DATA[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[189] <= GPS_DATA[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[190] <= GPS_DATA[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[191] <= GPS_DATA[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[192] <= GPS_DATA[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[193] <= GPS_DATA[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[194] <= GPS_DATA[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[195] <= GPS_DATA[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[196] <= GPS_DATA[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[197] <= GPS_DATA[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[198] <= GPS_DATA[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[199] <= GPS_DATA[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[200] <= GPS_DATA[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[201] <= GPS_DATA[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[202] <= GPS_DATA[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[203] <= GPS_DATA[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[204] <= GPS_DATA[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[205] <= GPS_DATA[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[206] <= GPS_DATA[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[207] <= GPS_DATA[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[208] <= GPS_DATA[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[209] <= GPS_DATA[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[210] <= GPS_DATA[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[211] <= GPS_DATA[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[212] <= GPS_DATA[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[213] <= GPS_DATA[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[214] <= GPS_DATA[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[215] <= GPS_DATA[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[216] <= GPS_DATA[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[217] <= GPS_DATA[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[218] <= GPS_DATA[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[219] <= GPS_DATA[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[220] <= GPS_DATA[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[221] <= GPS_DATA[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[222] <= GPS_DATA[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPS_DATA[223] <= GPS_DATA[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|GPS:GPS_Unit|Sync_input:Sync_GPS
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU
clock => clock.IN3
clk_400kHz => clk_400kHz.IN1
clk_1MHz => clk_1MHz.IN1
clk_5Mhz => clk_5Mhz.IN1
reset => reset.IN3
msec => msec.IN2
sec => sec.IN2
ADDR[0] <= ADAU:ADAU_FRAME.ADDR
ADDR[1] <= ADAU:ADAU_FRAME.ADDR
ADDR[2] <= ADAU:ADAU_FRAME.ADDR
ADDR[3] <= ADAU:ADAU_FRAME.ADDR
ENA[0] <= ADAU:ADAU_FRAME.ENA
ENA[1] <= ADAU:ADAU_FRAME.ENA
ENA[2] <= ADAU:ADAU_FRAME.ENA
ENA[3] <= ADAU:ADAU_FRAME.ENA
CNV <= ADAU:ADAU_FRAME.CNV
SDI <= ADAU:ADAU_FRAME.SDI
CLK <= ADAU:ADAU_FRAME.CLK
SDO => SDO.IN1
TX <= ADAU:ADAU_FRAME.TX
line_A1 => line_A1.IN1
line_B1 => line_B1.IN1
line_A2 => line_A2.IN1
line_B2 => line_B2.IN1
line_A3 => line_A3.IN1
line_B3 => line_B3.IN1
line_A4 => line_A4.IN1
line_B4 => line_B4.IN1
line_A5 => line_A5.IN1
line_B5 => line_B5.IN1
line_A6 => line_A6.IN1
line_B6 => line_B6.IN1
taho1 => taho1.IN1
taho2 => taho2.IN1
impuls => impuls.IN1
rd_adau[0] => rd_adau[0].IN1
rd_adau[1] => rd_adau[1].IN1
rd_adau[2] => rd_adau[2].IN1
rd_adau[3] => rd_adau[3].IN1
rd_adau[4] => rd_adau[4].IN1
rd_adau[5] => rd_adau[5].IN1
rd_adau[6] => rd_adau[6].IN1
rd_adau[7] => rd_adau[7].IN1
rd_adau[8] => rd_adau[8].IN1
q_adau[0] <= fdau_ram:fdau_ram_UNIT.q
q_adau[1] <= fdau_ram:fdau_ram_UNIT.q
q_adau[2] <= fdau_ram:fdau_ram_UNIT.q
q_adau[3] <= fdau_ram:fdau_ram_UNIT.q
q_adau[4] <= fdau_ram:fdau_ram_UNIT.q
q_adau[5] <= fdau_ram:fdau_ram_UNIT.q
q_adau[6] <= fdau_ram:fdau_ram_UNIT.q
q_adau[7] <= fdau_ram:fdau_ram_UNIT.q
q_adau[8] <= fdau_ram:fdau_ram_UNIT.q
q_adau[9] <= fdau_ram:fdau_ram_UNIT.q
q_adau[10] <= fdau_ram:fdau_ram_UNIT.q
q_adau[11] <= fdau_ram:fdau_ram_UNIT.q
q_adau[12] <= fdau_ram:fdau_ram_UNIT.q
q_adau[13] <= fdau_ram:fdau_ram_UNIT.q
q_adau[14] <= fdau_ram:fdau_ram_UNIT.q
q_adau[15] <= fdau_ram:fdau_ram_UNIT.q


|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME
clock => clock.IN1
clk_5Mhz => clk_5Mhz.IN2
reset => reset.IN2
msec => ~NO_FANOUT~
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => rd_channel.OUTPUTSELECT
sec => Selector34.IN4
sec => Selector33.IN1
SDO => SDO.IN1
CNV <= ADC:AD7983.CNV
SDI <= ADC:AD7983.SDI
CLK <= ADC:AD7983.CLK
ADDR[0] <= ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENA[0] <= ENA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENA[1] <= ENA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENA[2] <= ENA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENA[3] <= ENA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX <= UARTx:DATA_STREAM.tx
sample_rdy <= ADC:AD7983.sample_rdy
ADC_sample[0] <= ADC:AD7983.ADC_sample
ADC_sample[1] <= ADC:AD7983.ADC_sample
ADC_sample[2] <= ADC:AD7983.ADC_sample
ADC_sample[3] <= ADC:AD7983.ADC_sample
ADC_sample[4] <= ADC:AD7983.ADC_sample
ADC_sample[5] <= ADC:AD7983.ADC_sample
ADC_sample[6] <= ADC:AD7983.ADC_sample
ADC_sample[7] <= ADC:AD7983.ADC_sample
ADC_sample[8] <= ADC:AD7983.ADC_sample
ADC_sample[9] <= ADC:AD7983.ADC_sample
ADC_sample[10] <= ADC:AD7983.ADC_sample
ADC_sample[11] <= ADC:AD7983.ADC_sample
ADC_sample[12] <= ADC:AD7983.ADC_sample
ADC_sample[13] <= ADC:AD7983.ADC_sample
ADC_sample[14] <= ADC:AD7983.ADC_sample
ADC_sample[15] <= ADC:AD7983.ADC_sample


|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component
wren_a => altsyncram_ecq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ecq1:auto_generated.data_a[0]
data_a[1] => altsyncram_ecq1:auto_generated.data_a[1]
data_a[2] => altsyncram_ecq1:auto_generated.data_a[2]
data_a[3] => altsyncram_ecq1:auto_generated.data_a[3]
data_a[4] => altsyncram_ecq1:auto_generated.data_a[4]
data_a[5] => altsyncram_ecq1:auto_generated.data_a[5]
data_a[6] => altsyncram_ecq1:auto_generated.data_a[6]
data_a[7] => altsyncram_ecq1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ecq1:auto_generated.address_a[0]
address_a[1] => altsyncram_ecq1:auto_generated.address_a[1]
address_a[2] => altsyncram_ecq1:auto_generated.address_a[2]
address_a[3] => altsyncram_ecq1:auto_generated.address_a[3]
address_a[4] => altsyncram_ecq1:auto_generated.address_a[4]
address_a[5] => altsyncram_ecq1:auto_generated.address_a[5]
address_a[6] => altsyncram_ecq1:auto_generated.address_a[6]
address_b[0] => altsyncram_ecq1:auto_generated.address_b[0]
address_b[1] => altsyncram_ecq1:auto_generated.address_b[1]
address_b[2] => altsyncram_ecq1:auto_generated.address_b[2]
address_b[3] => altsyncram_ecq1:auto_generated.address_b[3]
address_b[4] => altsyncram_ecq1:auto_generated.address_b[4]
address_b[5] => altsyncram_ecq1:auto_generated.address_b[5]
address_b[6] => altsyncram_ecq1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ecq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ecq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ecq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ecq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ecq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ecq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ecq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ecq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ecq1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|frame:RAM_with_FRAME|altsyncram:altsyncram_component|altsyncram_ecq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADC:AD7983
clock => CLK.DATAB
clock => ADC_sample[0]~reg0.CLK
clock => ADC_sample[1]~reg0.CLK
clock => ADC_sample[2]~reg0.CLK
clock => ADC_sample[3]~reg0.CLK
clock => ADC_sample[4]~reg0.CLK
clock => ADC_sample[5]~reg0.CLK
clock => ADC_sample[6]~reg0.CLK
clock => ADC_sample[7]~reg0.CLK
clock => ADC_sample[8]~reg0.CLK
clock => ADC_sample[9]~reg0.CLK
clock => ADC_sample[10]~reg0.CLK
clock => ADC_sample[11]~reg0.CLK
clock => ADC_sample[12]~reg0.CLK
clock => ADC_sample[13]~reg0.CLK
clock => ADC_sample[14]~reg0.CLK
clock => ADC_sample[15]~reg0.CLK
clock => ADC_buff[0].CLK
clock => ADC_buff[1].CLK
clock => ADC_buff[2].CLK
clock => ADC_buff[3].CLK
clock => ADC_buff[4].CLK
clock => ADC_buff[5].CLK
clock => ADC_buff[6].CLK
clock => ADC_buff[7].CLK
clock => ADC_buff[8].CLK
clock => ADC_buff[9].CLK
clock => ADC_buff[10].CLK
clock => ADC_buff[11].CLK
clock => ADC_buff[12].CLK
clock => ADC_buff[13].CLK
clock => ADC_buff[14].CLK
clock => ADC_buff[15].CLK
clock => bit_cnt[0].CLK
clock => bit_cnt[1].CLK
clock => bit_cnt[2].CLK
clock => bit_cnt[3].CLK
clock => bit_cnt[4].CLK
clock => sample_rdy~reg0.CLK
clock => clk_ena.CLK
clock => SDI~reg0.CLK
clock => CNV~reg0.CLK
clock => state~1.DATAIN
clock => smpl_start.CLK
reset => ADC_sample[0]~reg0.ACLR
reset => ADC_sample[1]~reg0.ACLR
reset => ADC_sample[2]~reg0.ACLR
reset => ADC_sample[3]~reg0.ACLR
reset => ADC_sample[4]~reg0.ACLR
reset => ADC_sample[5]~reg0.ACLR
reset => ADC_sample[6]~reg0.ACLR
reset => ADC_sample[7]~reg0.ACLR
reset => ADC_sample[8]~reg0.ACLR
reset => ADC_sample[9]~reg0.ACLR
reset => ADC_sample[10]~reg0.ACLR
reset => ADC_sample[11]~reg0.ACLR
reset => ADC_sample[12]~reg0.ACLR
reset => ADC_sample[13]~reg0.ACLR
reset => ADC_sample[14]~reg0.ACLR
reset => ADC_sample[15]~reg0.ACLR
reset => ADC_buff[0].ACLR
reset => ADC_buff[1].ACLR
reset => ADC_buff[2].ACLR
reset => ADC_buff[3].ACLR
reset => ADC_buff[4].ACLR
reset => ADC_buff[5].ACLR
reset => ADC_buff[6].ACLR
reset => ADC_buff[7].ACLR
reset => ADC_buff[8].ACLR
reset => ADC_buff[9].ACLR
reset => ADC_buff[10].ACLR
reset => ADC_buff[11].ACLR
reset => ADC_buff[12].ACLR
reset => ADC_buff[13].ACLR
reset => ADC_buff[14].ACLR
reset => ADC_buff[15].ACLR
reset => bit_cnt[0].PRESET
reset => bit_cnt[1].PRESET
reset => bit_cnt[2].PRESET
reset => bit_cnt[3].PRESET
reset => bit_cnt[4].ACLR
reset => sample_rdy~reg0.ACLR
reset => clk_ena.ACLR
reset => SDI~reg0.ACLR
reset => CNV~reg0.ACLR
reset => state~3.DATAIN
start => state.DATAB
start => Selector1.IN2
CNV <= CNV~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDI <= SDI~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => ADC_buff.DATAB
SDO => always1.IN1
sample_rdy <= sample_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[0] <= ADC_sample[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[1] <= ADC_sample[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[2] <= ADC_sample[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[3] <= ADC_sample[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[4] <= ADC_sample[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[5] <= ADC_sample[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[6] <= ADC_sample[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[7] <= ADC_sample[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[8] <= ADC_sample[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[9] <= ADC_sample[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[10] <= ADC_sample[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[11] <= ADC_sample[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[12] <= ADC_sample[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[13] <= ADC_sample[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[14] <= ADC_sample[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_sample[15] <= ADC_sample[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => BUFF[0].CLK
clock => BUFF[1].CLK
clock => BUFF[2].CLK
clock => BUFF[3].CLK
clock => BUFF[4].CLK
clock => BUFF[5].CLK
clock => BUFF[6].CLK
clock => BUFF[7].CLK
clock => BUFF[8].CLK
clock => BUFF[9].CLK
clock => BUFF[10].CLK
clock => BUFF[11].CLK
clock => BUFF[12].CLK
clock => BUFF[13].CLK
clock => BUFF[14].CLK
clock => BUFF[15].CLK
clock => BIT[0].CLK
clock => BIT[1].CLK
clock => BIT[2].CLK
clock => BIT[3].CLK
clock => busy~reg0.CLK
clock => tx~reg0.CLK
clock => state~8.DATAIN
reset => BUFF[0].ACLR
reset => BUFF[1].ACLR
reset => BUFF[2].ACLR
reset => BUFF[3].ACLR
reset => BUFF[4].ACLR
reset => BUFF[5].ACLR
reset => BUFF[6].ACLR
reset => BUFF[7].ACLR
reset => BUFF[8].ACLR
reset => BUFF[9].ACLR
reset => BUFF[10].ACLR
reset => BUFF[11].ACLR
reset => BUFF[12].ACLR
reset => BUFF[13].ACLR
reset => BUFF[14].ACLR
reset => BUFF[15].ACLR
reset => BIT[0].ACLR
reset => BIT[1].ACLR
reset => BIT[2].ACLR
reset => BIT[3].ACLR
reset => busy~reg0.ACLR
reset => tx~reg0.PRESET
reset => state~10.DATAIN
reset => delay[0].ENA
reset => delay[7].ENA
reset => delay[6].ENA
reset => delay[5].ENA
reset => delay[4].ENA
reset => delay[3].ENA
reset => delay[2].ENA
reset => delay[1].ENA
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[0] => BUFF.DATAB
DATA[1] => BUFF.DATAB
DATA[2] => BUFF.DATAB
DATA[3] => BUFF.DATAB
DATA[4] => BUFF.DATAB
DATA[5] => BUFF.DATAB
DATA[6] => BUFF.DATAB
DATA[7] => BUFF.DATAB
DATA[8] => BUFF.DATAB
DATA[9] => BUFF.DATAB
DATA[10] => BUFF.DATAB
DATA[11] => BUFF.DATAB
DATA[12] => BUFF.DATAB
DATA[13] => BUFF.DATAB
DATA[14] => BUFF.DATAB
DATA[15] => BUFF.DATAB
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => BUFF.OUTPUTSELECT
ENA => Selector1.IN3
ENA => Selector7.IN6
ENA => Selector0.IN1
ENA => Selector6.IN1
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit
clock => clock.IN3
reset => reset.IN3
msec => msec.IN1
sec => sec.IN2
taho1 => ~NO_FANOUT~
taho2 => ~NO_FANOUT~
impuls => impuls.IN1
freq1[0] <= TAHO:TAHO_Unit1.freq
freq1[1] <= TAHO:TAHO_Unit1.freq
freq1[2] <= TAHO:TAHO_Unit1.freq
freq1[3] <= TAHO:TAHO_Unit1.freq
freq1[4] <= TAHO:TAHO_Unit1.freq
freq1[5] <= TAHO:TAHO_Unit1.freq
freq1[6] <= TAHO:TAHO_Unit1.freq
freq1[7] <= TAHO:TAHO_Unit1.freq
freq1[8] <= TAHO:TAHO_Unit1.freq
freq1[9] <= TAHO:TAHO_Unit1.freq
freq1[10] <= TAHO:TAHO_Unit1.freq
freq1[11] <= TAHO:TAHO_Unit1.freq
freq1[12] <= TAHO:TAHO_Unit1.freq
freq1[13] <= TAHO:TAHO_Unit1.freq
freq1[14] <= TAHO:TAHO_Unit1.freq
freq1[15] <= TAHO:TAHO_Unit1.freq
freq2[0] <= TAHO:TAHO_Unit2.freq
freq2[1] <= TAHO:TAHO_Unit2.freq
freq2[2] <= TAHO:TAHO_Unit2.freq
freq2[3] <= TAHO:TAHO_Unit2.freq
freq2[4] <= TAHO:TAHO_Unit2.freq
freq2[5] <= TAHO:TAHO_Unit2.freq
freq2[6] <= TAHO:TAHO_Unit2.freq
freq2[7] <= TAHO:TAHO_Unit2.freq
freq2[8] <= TAHO:TAHO_Unit2.freq
freq2[9] <= TAHO:TAHO_Unit2.freq
freq2[10] <= TAHO:TAHO_Unit2.freq
freq2[11] <= TAHO:TAHO_Unit2.freq
freq2[12] <= TAHO:TAHO_Unit2.freq
freq2[13] <= TAHO:TAHO_Unit2.freq
freq2[14] <= TAHO:TAHO_Unit2.freq
freq2[15] <= TAHO:TAHO_Unit2.freq
imp[0] <= IMPULS:IMPULS_Unit.imp
imp[1] <= IMPULS:IMPULS_Unit.imp
imp[2] <= IMPULS:IMPULS_Unit.imp
imp[3] <= IMPULS:IMPULS_Unit.imp
imp[4] <= IMPULS:IMPULS_Unit.imp
imp[5] <= IMPULS:IMPULS_Unit.imp
imp[6] <= IMPULS:IMPULS_Unit.imp
imp[7] <= IMPULS:IMPULS_Unit.imp
imp[8] <= IMPULS:IMPULS_Unit.imp
imp[9] <= IMPULS:IMPULS_Unit.imp
imp[10] <= IMPULS:IMPULS_Unit.imp
imp[11] <= IMPULS:IMPULS_Unit.imp
imp[12] <= IMPULS:IMPULS_Unit.imp
imp[13] <= IMPULS:IMPULS_Unit.imp
imp[14] <= IMPULS:IMPULS_Unit.imp
imp[15] <= IMPULS:IMPULS_Unit.imp


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1
clock => clock.IN1
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => cnt[10].ACLR
reset => cnt[11].ACLR
reset => cnt[12].ACLR
reset => cnt[13].ACLR
reset => cnt[14].ACLR
reset => cnt[15].ACLR
reset => cnt[16].ACLR
reset => t_cnt[0].ACLR
reset => t_cnt[1].ACLR
reset => t_cnt[2].ACLR
reset => t_cnt[3].ACLR
reset => t_cnt[4].ACLR
reset => t_cnt[5].ACLR
reset => t_cnt[6].ACLR
reset => t_cnt[7].ACLR
reset => t_cnt[8].ACLR
reset => t_cnt[9].ACLR
reset => t_cnt[10].ACLR
reset => t_cnt[11].ACLR
reset => t_cnt[12].ACLR
reset => t_cnt[13].ACLR
reset => t_cnt[14].ACLR
reset => t_cnt[15].ACLR
reset => t_cnt[16].ACLR
reset => freq[0]~reg0.ACLR
reset => freq[1]~reg0.ACLR
reset => freq[2]~reg0.ACLR
reset => freq[3]~reg0.ACLR
reset => freq[4]~reg0.ACLR
reset => freq[5]~reg0.ACLR
reset => freq[6]~reg0.ACLR
reset => freq[7]~reg0.ACLR
reset => freq[8]~reg0.ACLR
reset => freq[9]~reg0.ACLR
reset => freq[10]~reg0.ACLR
reset => freq[11]~reg0.ACLR
reset => freq[12]~reg0.ACLR
reset => freq[13]~reg0.ACLR
reset => freq[14]~reg0.ACLR
reset => freq[15]~reg0.ACLR
reset => state~9.DATAIN
reset => st~6.DATAIN
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => Selector6.IN3
sec => Selector6.IN4
sec => Selector6.IN5
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => Selector3.IN5
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
taho => taho.IN1
freq[0] <= freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[2] <= freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[3] <= freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[4] <= freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[5] <= freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[6] <= freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[7] <= freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[8] <= freq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[9] <= freq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[10] <= freq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[11] <= freq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[12] <= freq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[13] <= freq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[14] <= freq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[15] <= freq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1|Sync_input:Sync_TAHO
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2
clock => clock.IN1
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => cnt[10].ACLR
reset => cnt[11].ACLR
reset => cnt[12].ACLR
reset => cnt[13].ACLR
reset => cnt[14].ACLR
reset => cnt[15].ACLR
reset => cnt[16].ACLR
reset => t_cnt[0].ACLR
reset => t_cnt[1].ACLR
reset => t_cnt[2].ACLR
reset => t_cnt[3].ACLR
reset => t_cnt[4].ACLR
reset => t_cnt[5].ACLR
reset => t_cnt[6].ACLR
reset => t_cnt[7].ACLR
reset => t_cnt[8].ACLR
reset => t_cnt[9].ACLR
reset => t_cnt[10].ACLR
reset => t_cnt[11].ACLR
reset => t_cnt[12].ACLR
reset => t_cnt[13].ACLR
reset => t_cnt[14].ACLR
reset => t_cnt[15].ACLR
reset => t_cnt[16].ACLR
reset => freq[0]~reg0.ACLR
reset => freq[1]~reg0.ACLR
reset => freq[2]~reg0.ACLR
reset => freq[3]~reg0.ACLR
reset => freq[4]~reg0.ACLR
reset => freq[5]~reg0.ACLR
reset => freq[6]~reg0.ACLR
reset => freq[7]~reg0.ACLR
reset => freq[8]~reg0.ACLR
reset => freq[9]~reg0.ACLR
reset => freq[10]~reg0.ACLR
reset => freq[11]~reg0.ACLR
reset => freq[12]~reg0.ACLR
reset => freq[13]~reg0.ACLR
reset => freq[14]~reg0.ACLR
reset => freq[15]~reg0.ACLR
reset => state~9.DATAIN
reset => st~6.DATAIN
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => state.OUTPUTSELECT
sec => Selector6.IN3
sec => Selector6.IN4
sec => Selector6.IN5
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => t_cnt.OUTPUTSELECT
sec => Selector3.IN5
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
sec => st.OUTPUTSELECT
taho => taho.IN1
freq[0] <= freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[2] <= freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[3] <= freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[4] <= freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[5] <= freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[6] <= freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[7] <= freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[8] <= freq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[9] <= freq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[10] <= freq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[11] <= freq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[12] <= freq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[13] <= freq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[14] <= freq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[15] <= freq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit2|Sync_input:Sync_TAHO
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit
clock => clock.IN1
reset => msec_cnt[0].ACLR
reset => msec_cnt[1].ACLR
reset => msec_cnt[2].ACLR
reset => msec_cnt[3].ACLR
reset => imp[0]~reg0.ACLR
reset => imp[1]~reg0.ACLR
reset => imp[2]~reg0.ACLR
reset => imp[3]~reg0.ACLR
reset => imp[4]~reg0.ACLR
reset => imp[5]~reg0.ACLR
reset => imp[6]~reg0.ACLR
reset => imp[7]~reg0.ACLR
reset => imp[8]~reg0.ACLR
reset => imp[9]~reg0.ACLR
reset => imp[10]~reg0.ACLR
reset => imp[11]~reg0.ACLR
reset => imp[12]~reg0.ACLR
reset => imp[13]~reg0.ACLR
reset => imp[14]~reg0.ACLR
reset => imp[15]~reg0.ACLR
reset => state~7.DATAIN
msec => msec_cnt.OUTPUTSELECT
msec => msec_cnt.OUTPUTSELECT
msec => msec_cnt.OUTPUTSELECT
msec => msec_cnt.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
impuls => impuls.IN1
imp[0] <= imp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[1] <= imp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[2] <= imp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[3] <= imp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[4] <= imp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[5] <= imp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[6] <= imp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[7] <= imp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[8] <= imp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[9] <= imp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[10] <= imp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[11] <= imp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[12] <= imp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[13] <= imp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[14] <= imp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imp[15] <= imp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|IMPULS:IMPULS_Unit|Sync_input:Sync_impuls
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit
clock => clock.IN6
inp_clk => inp_clk.IN6
reset => reset.IN6
line_A1 => line_A1.IN1
line_B1 => line_B1.IN1
line_A2 => line_A2.IN1
line_B2 => line_B2.IN1
line_A3 => line_A3.IN1
line_B3 => line_B3.IN1
line_A4 => line_A4.IN1
line_B4 => line_B4.IN1
line_A5 => line_A5.IN1
line_B5 => line_B5.IN1
line_A6 => line_A6.IN1
line_B6 => line_B6.IN1
rd_arinc1[0] => rd_arinc1[0].IN1
rd_arinc1[1] => rd_arinc1[1].IN1
rd_arinc1[2] => rd_arinc1[2].IN1
rd_arinc1[3] => rd_arinc1[3].IN1
rd_arinc1[4] => rd_arinc1[4].IN1
rd_arinc2[0] => rd_arinc2[0].IN1
rd_arinc2[1] => rd_arinc2[1].IN1
rd_arinc2[2] => rd_arinc2[2].IN1
rd_arinc2[3] => rd_arinc2[3].IN1
rd_arinc2[4] => rd_arinc2[4].IN1
rd_arinc3[0] => rd_arinc3[0].IN1
rd_arinc3[1] => rd_arinc3[1].IN1
rd_arinc3[2] => rd_arinc3[2].IN1
rd_arinc3[3] => rd_arinc3[3].IN1
rd_arinc3[4] => rd_arinc3[4].IN1
rd_arinc4[0] => rd_arinc4[0].IN1
rd_arinc4[1] => rd_arinc4[1].IN1
rd_arinc4[2] => rd_arinc4[2].IN1
rd_arinc4[3] => rd_arinc4[3].IN1
rd_arinc4[4] => rd_arinc4[4].IN1
rd_arinc5[0] => rd_arinc5[0].IN1
rd_arinc5[1] => rd_arinc5[1].IN1
rd_arinc5[2] => rd_arinc5[2].IN1
rd_arinc5[3] => rd_arinc5[3].IN1
rd_arinc5[4] => rd_arinc5[4].IN1
rd_arinc6[0] => rd_arinc6[0].IN1
rd_arinc6[1] => rd_arinc6[1].IN1
rd_arinc6[2] => rd_arinc6[2].IN1
rd_arinc6[3] => rd_arinc6[3].IN1
rd_arinc6[4] => rd_arinc6[4].IN1
arinc_1_outp[0] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[1] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[2] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[3] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[4] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[5] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[6] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[7] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[8] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[9] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[10] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[11] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[12] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[13] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[14] <= ARINC_429:ARINC_429_1.q
arinc_1_outp[15] <= ARINC_429:ARINC_429_1.q
arinc_2_outp[0] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[1] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[2] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[3] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[4] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[5] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[6] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[7] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[8] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[9] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[10] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[11] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[12] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[13] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[14] <= ARINC_429:ARINC_429_2.q
arinc_2_outp[15] <= ARINC_429:ARINC_429_2.q
arinc_3_outp[0] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[1] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[2] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[3] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[4] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[5] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[6] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[7] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[8] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[9] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[10] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[11] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[12] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[13] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[14] <= ARINC_429:ARINC_429_3.q
arinc_3_outp[15] <= ARINC_429:ARINC_429_3.q
arinc_4_outp[0] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[1] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[2] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[3] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[4] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[5] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[6] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[7] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[8] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[9] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[10] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[11] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[12] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[13] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[14] <= ARINC_429:ARINC_429_4.q
arinc_4_outp[15] <= ARINC_429:ARINC_429_4.q
arinc_5_outp[0] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[1] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[2] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[3] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[4] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[5] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[6] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[7] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[8] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[9] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[10] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[11] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[12] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[13] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[14] <= ARINC_429:ARINC_429_5.q
arinc_5_outp[15] <= ARINC_429:ARINC_429_5.q
arinc_6_outp[0] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[1] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[2] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[3] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[4] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[5] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[6] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[7] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[8] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[9] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[10] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[11] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[12] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[13] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[14] <= ARINC_429:ARINC_429_6.q
arinc_6_outp[15] <= ARINC_429:ARINC_429_6.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1
clock => clock.IN2
inp_clk => inp_clk.IN1
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => data[8].OUTPUTSELECT
reset => data[9].OUTPUTSELECT
reset => data[10].OUTPUTSELECT
reset => data[11].OUTPUTSELECT
reset => data[12].OUTPUTSELECT
reset => data[13].OUTPUTSELECT
reset => data[14].OUTPUTSELECT
reset => data[15].OUTPUTSELECT
reset => data[16].OUTPUTSELECT
reset => data[17].OUTPUTSELECT
reset => data[18].OUTPUTSELECT
reset => data[19].OUTPUTSELECT
reset => data[20].OUTPUTSELECT
reset => data[21].OUTPUTSELECT
reset => data[22].OUTPUTSELECT
reset => data[23].OUTPUTSELECT
reset => data[24].OUTPUTSELECT
reset => data[25].OUTPUTSELECT
reset => data[26].OUTPUTSELECT
reset => data[27].OUTPUTSELECT
reset => data[28].OUTPUTSELECT
reset => data[29].OUTPUTSELECT
reset => data[30].OUTPUTSELECT
reset => data[31].OUTPUTSELECT
reset => wren.ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => arinc_buff[0].ACLR
reset => arinc_buff[1].ACLR
reset => arinc_buff[2].ACLR
reset => arinc_buff[3].ACLR
reset => arinc_buff[4].ACLR
reset => arinc_buff[5].ACLR
reset => arinc_buff[6].ACLR
reset => arinc_buff[7].ACLR
reset => arinc_buff[8].ACLR
reset => arinc_buff[9].ACLR
reset => arinc_buff[10].ACLR
reset => arinc_buff[11].ACLR
reset => arinc_buff[12].ACLR
reset => arinc_buff[13].ACLR
reset => arinc_buff[14].ACLR
reset => arinc_buff[15].ACLR
reset => arinc_buff[16].ACLR
reset => arinc_buff[17].ACLR
reset => arinc_buff[18].ACLR
reset => arinc_buff[19].ACLR
reset => arinc_buff[20].ACLR
reset => arinc_buff[21].ACLR
reset => arinc_buff[22].ACLR
reset => arinc_buff[23].ACLR
reset => arinc_buff[24].ACLR
reset => arinc_buff[25].ACLR
reset => arinc_buff[26].ACLR
reset => arinc_buff[27].ACLR
reset => arinc_buff[28].ACLR
reset => arinc_buff[29].ACLR
reset => arinc_buff[30].ACLR
reset => arinc_buff[31].ACLR
reset => arinc_cnt[0].ACLR
reset => arinc_cnt[1].ACLR
reset => arinc_cnt[2].ACLR
reset => arinc_cnt[3].ACLR
reset => arinc_cnt[4].ACLR
line_A => line_A.IN1
line_B => line_B.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
q[0] <= rz_ram:rz_ram_unit.q
q[1] <= rz_ram:rz_ram_unit.q
q[2] <= rz_ram:rz_ram_unit.q
q[3] <= rz_ram:rz_ram_unit.q
q[4] <= rz_ram:rz_ram_unit.q
q[5] <= rz_ram:rz_ram_unit.q
q[6] <= rz_ram:rz_ram_unit.q
q[7] <= rz_ram:rz_ram_unit.q
q[8] <= rz_ram:rz_ram_unit.q
q[9] <= rz_ram:rz_ram_unit.q
q[10] <= rz_ram:rz_ram_unit.q
q[11] <= rz_ram:rz_ram_unit.q
q[12] <= rz_ram:rz_ram_unit.q
q[13] <= rz_ram:rz_ram_unit.q
q[14] <= rz_ram:rz_ram_unit.q
q[15] <= rz_ram:rz_ram_unit.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|Sync_input:Sync_input_line_A
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|Sync_input:Sync_input_line_B
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|rz_ram:rz_ram_unit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
wren_a => altsyncram_04k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_04k1:auto_generated.data_a[0]
data_a[1] => altsyncram_04k1:auto_generated.data_a[1]
data_a[2] => altsyncram_04k1:auto_generated.data_a[2]
data_a[3] => altsyncram_04k1:auto_generated.data_a[3]
data_a[4] => altsyncram_04k1:auto_generated.data_a[4]
data_a[5] => altsyncram_04k1:auto_generated.data_a[5]
data_a[6] => altsyncram_04k1:auto_generated.data_a[6]
data_a[7] => altsyncram_04k1:auto_generated.data_a[7]
data_a[8] => altsyncram_04k1:auto_generated.data_a[8]
data_a[9] => altsyncram_04k1:auto_generated.data_a[9]
data_a[10] => altsyncram_04k1:auto_generated.data_a[10]
data_a[11] => altsyncram_04k1:auto_generated.data_a[11]
data_a[12] => altsyncram_04k1:auto_generated.data_a[12]
data_a[13] => altsyncram_04k1:auto_generated.data_a[13]
data_a[14] => altsyncram_04k1:auto_generated.data_a[14]
data_a[15] => altsyncram_04k1:auto_generated.data_a[15]
data_a[16] => altsyncram_04k1:auto_generated.data_a[16]
data_a[17] => altsyncram_04k1:auto_generated.data_a[17]
data_a[18] => altsyncram_04k1:auto_generated.data_a[18]
data_a[19] => altsyncram_04k1:auto_generated.data_a[19]
data_a[20] => altsyncram_04k1:auto_generated.data_a[20]
data_a[21] => altsyncram_04k1:auto_generated.data_a[21]
data_a[22] => altsyncram_04k1:auto_generated.data_a[22]
data_a[23] => altsyncram_04k1:auto_generated.data_a[23]
data_a[24] => altsyncram_04k1:auto_generated.data_a[24]
data_a[25] => altsyncram_04k1:auto_generated.data_a[25]
data_a[26] => altsyncram_04k1:auto_generated.data_a[26]
data_a[27] => altsyncram_04k1:auto_generated.data_a[27]
data_a[28] => altsyncram_04k1:auto_generated.data_a[28]
data_a[29] => altsyncram_04k1:auto_generated.data_a[29]
data_a[30] => altsyncram_04k1:auto_generated.data_a[30]
data_a[31] => altsyncram_04k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_04k1:auto_generated.address_a[0]
address_a[1] => altsyncram_04k1:auto_generated.address_a[1]
address_a[2] => altsyncram_04k1:auto_generated.address_a[2]
address_a[3] => altsyncram_04k1:auto_generated.address_a[3]
address_b[0] => altsyncram_04k1:auto_generated.address_b[0]
address_b[1] => altsyncram_04k1:auto_generated.address_b[1]
address_b[2] => altsyncram_04k1:auto_generated.address_b[2]
address_b[3] => altsyncram_04k1:auto_generated.address_b[3]
address_b[4] => altsyncram_04k1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04k1:auto_generated.clock0
clock1 => altsyncram_04k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_04k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_04k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_04k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_04k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_04k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_04k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_04k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_04k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_04k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_04k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_04k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_04k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_04k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_04k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_04k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_04k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_1|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2
clock => clock.IN2
inp_clk => inp_clk.IN1
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => data[8].OUTPUTSELECT
reset => data[9].OUTPUTSELECT
reset => data[10].OUTPUTSELECT
reset => data[11].OUTPUTSELECT
reset => data[12].OUTPUTSELECT
reset => data[13].OUTPUTSELECT
reset => data[14].OUTPUTSELECT
reset => data[15].OUTPUTSELECT
reset => data[16].OUTPUTSELECT
reset => data[17].OUTPUTSELECT
reset => data[18].OUTPUTSELECT
reset => data[19].OUTPUTSELECT
reset => data[20].OUTPUTSELECT
reset => data[21].OUTPUTSELECT
reset => data[22].OUTPUTSELECT
reset => data[23].OUTPUTSELECT
reset => data[24].OUTPUTSELECT
reset => data[25].OUTPUTSELECT
reset => data[26].OUTPUTSELECT
reset => data[27].OUTPUTSELECT
reset => data[28].OUTPUTSELECT
reset => data[29].OUTPUTSELECT
reset => data[30].OUTPUTSELECT
reset => data[31].OUTPUTSELECT
reset => wren.ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => arinc_buff[0].ACLR
reset => arinc_buff[1].ACLR
reset => arinc_buff[2].ACLR
reset => arinc_buff[3].ACLR
reset => arinc_buff[4].ACLR
reset => arinc_buff[5].ACLR
reset => arinc_buff[6].ACLR
reset => arinc_buff[7].ACLR
reset => arinc_buff[8].ACLR
reset => arinc_buff[9].ACLR
reset => arinc_buff[10].ACLR
reset => arinc_buff[11].ACLR
reset => arinc_buff[12].ACLR
reset => arinc_buff[13].ACLR
reset => arinc_buff[14].ACLR
reset => arinc_buff[15].ACLR
reset => arinc_buff[16].ACLR
reset => arinc_buff[17].ACLR
reset => arinc_buff[18].ACLR
reset => arinc_buff[19].ACLR
reset => arinc_buff[20].ACLR
reset => arinc_buff[21].ACLR
reset => arinc_buff[22].ACLR
reset => arinc_buff[23].ACLR
reset => arinc_buff[24].ACLR
reset => arinc_buff[25].ACLR
reset => arinc_buff[26].ACLR
reset => arinc_buff[27].ACLR
reset => arinc_buff[28].ACLR
reset => arinc_buff[29].ACLR
reset => arinc_buff[30].ACLR
reset => arinc_buff[31].ACLR
reset => arinc_cnt[0].ACLR
reset => arinc_cnt[1].ACLR
reset => arinc_cnt[2].ACLR
reset => arinc_cnt[3].ACLR
reset => arinc_cnt[4].ACLR
line_A => line_A.IN1
line_B => line_B.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
q[0] <= rz_ram:rz_ram_unit.q
q[1] <= rz_ram:rz_ram_unit.q
q[2] <= rz_ram:rz_ram_unit.q
q[3] <= rz_ram:rz_ram_unit.q
q[4] <= rz_ram:rz_ram_unit.q
q[5] <= rz_ram:rz_ram_unit.q
q[6] <= rz_ram:rz_ram_unit.q
q[7] <= rz_ram:rz_ram_unit.q
q[8] <= rz_ram:rz_ram_unit.q
q[9] <= rz_ram:rz_ram_unit.q
q[10] <= rz_ram:rz_ram_unit.q
q[11] <= rz_ram:rz_ram_unit.q
q[12] <= rz_ram:rz_ram_unit.q
q[13] <= rz_ram:rz_ram_unit.q
q[14] <= rz_ram:rz_ram_unit.q
q[15] <= rz_ram:rz_ram_unit.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|Sync_input:Sync_input_line_A
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|Sync_input:Sync_input_line_B
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|rz_ram:rz_ram_unit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
wren_a => altsyncram_04k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_04k1:auto_generated.data_a[0]
data_a[1] => altsyncram_04k1:auto_generated.data_a[1]
data_a[2] => altsyncram_04k1:auto_generated.data_a[2]
data_a[3] => altsyncram_04k1:auto_generated.data_a[3]
data_a[4] => altsyncram_04k1:auto_generated.data_a[4]
data_a[5] => altsyncram_04k1:auto_generated.data_a[5]
data_a[6] => altsyncram_04k1:auto_generated.data_a[6]
data_a[7] => altsyncram_04k1:auto_generated.data_a[7]
data_a[8] => altsyncram_04k1:auto_generated.data_a[8]
data_a[9] => altsyncram_04k1:auto_generated.data_a[9]
data_a[10] => altsyncram_04k1:auto_generated.data_a[10]
data_a[11] => altsyncram_04k1:auto_generated.data_a[11]
data_a[12] => altsyncram_04k1:auto_generated.data_a[12]
data_a[13] => altsyncram_04k1:auto_generated.data_a[13]
data_a[14] => altsyncram_04k1:auto_generated.data_a[14]
data_a[15] => altsyncram_04k1:auto_generated.data_a[15]
data_a[16] => altsyncram_04k1:auto_generated.data_a[16]
data_a[17] => altsyncram_04k1:auto_generated.data_a[17]
data_a[18] => altsyncram_04k1:auto_generated.data_a[18]
data_a[19] => altsyncram_04k1:auto_generated.data_a[19]
data_a[20] => altsyncram_04k1:auto_generated.data_a[20]
data_a[21] => altsyncram_04k1:auto_generated.data_a[21]
data_a[22] => altsyncram_04k1:auto_generated.data_a[22]
data_a[23] => altsyncram_04k1:auto_generated.data_a[23]
data_a[24] => altsyncram_04k1:auto_generated.data_a[24]
data_a[25] => altsyncram_04k1:auto_generated.data_a[25]
data_a[26] => altsyncram_04k1:auto_generated.data_a[26]
data_a[27] => altsyncram_04k1:auto_generated.data_a[27]
data_a[28] => altsyncram_04k1:auto_generated.data_a[28]
data_a[29] => altsyncram_04k1:auto_generated.data_a[29]
data_a[30] => altsyncram_04k1:auto_generated.data_a[30]
data_a[31] => altsyncram_04k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_04k1:auto_generated.address_a[0]
address_a[1] => altsyncram_04k1:auto_generated.address_a[1]
address_a[2] => altsyncram_04k1:auto_generated.address_a[2]
address_a[3] => altsyncram_04k1:auto_generated.address_a[3]
address_b[0] => altsyncram_04k1:auto_generated.address_b[0]
address_b[1] => altsyncram_04k1:auto_generated.address_b[1]
address_b[2] => altsyncram_04k1:auto_generated.address_b[2]
address_b[3] => altsyncram_04k1:auto_generated.address_b[3]
address_b[4] => altsyncram_04k1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04k1:auto_generated.clock0
clock1 => altsyncram_04k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_04k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_04k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_04k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_04k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_04k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_04k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_04k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_04k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_04k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_04k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_04k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_04k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_04k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_04k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_04k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_04k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_2|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3
clock => clock.IN2
inp_clk => inp_clk.IN1
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => data[8].OUTPUTSELECT
reset => data[9].OUTPUTSELECT
reset => data[10].OUTPUTSELECT
reset => data[11].OUTPUTSELECT
reset => data[12].OUTPUTSELECT
reset => data[13].OUTPUTSELECT
reset => data[14].OUTPUTSELECT
reset => data[15].OUTPUTSELECT
reset => data[16].OUTPUTSELECT
reset => data[17].OUTPUTSELECT
reset => data[18].OUTPUTSELECT
reset => data[19].OUTPUTSELECT
reset => data[20].OUTPUTSELECT
reset => data[21].OUTPUTSELECT
reset => data[22].OUTPUTSELECT
reset => data[23].OUTPUTSELECT
reset => data[24].OUTPUTSELECT
reset => data[25].OUTPUTSELECT
reset => data[26].OUTPUTSELECT
reset => data[27].OUTPUTSELECT
reset => data[28].OUTPUTSELECT
reset => data[29].OUTPUTSELECT
reset => data[30].OUTPUTSELECT
reset => data[31].OUTPUTSELECT
reset => wren.ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => arinc_buff[0].ACLR
reset => arinc_buff[1].ACLR
reset => arinc_buff[2].ACLR
reset => arinc_buff[3].ACLR
reset => arinc_buff[4].ACLR
reset => arinc_buff[5].ACLR
reset => arinc_buff[6].ACLR
reset => arinc_buff[7].ACLR
reset => arinc_buff[8].ACLR
reset => arinc_buff[9].ACLR
reset => arinc_buff[10].ACLR
reset => arinc_buff[11].ACLR
reset => arinc_buff[12].ACLR
reset => arinc_buff[13].ACLR
reset => arinc_buff[14].ACLR
reset => arinc_buff[15].ACLR
reset => arinc_buff[16].ACLR
reset => arinc_buff[17].ACLR
reset => arinc_buff[18].ACLR
reset => arinc_buff[19].ACLR
reset => arinc_buff[20].ACLR
reset => arinc_buff[21].ACLR
reset => arinc_buff[22].ACLR
reset => arinc_buff[23].ACLR
reset => arinc_buff[24].ACLR
reset => arinc_buff[25].ACLR
reset => arinc_buff[26].ACLR
reset => arinc_buff[27].ACLR
reset => arinc_buff[28].ACLR
reset => arinc_buff[29].ACLR
reset => arinc_buff[30].ACLR
reset => arinc_buff[31].ACLR
reset => arinc_cnt[0].ACLR
reset => arinc_cnt[1].ACLR
reset => arinc_cnt[2].ACLR
reset => arinc_cnt[3].ACLR
reset => arinc_cnt[4].ACLR
line_A => line_A.IN1
line_B => line_B.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
q[0] <= rz_ram:rz_ram_unit.q
q[1] <= rz_ram:rz_ram_unit.q
q[2] <= rz_ram:rz_ram_unit.q
q[3] <= rz_ram:rz_ram_unit.q
q[4] <= rz_ram:rz_ram_unit.q
q[5] <= rz_ram:rz_ram_unit.q
q[6] <= rz_ram:rz_ram_unit.q
q[7] <= rz_ram:rz_ram_unit.q
q[8] <= rz_ram:rz_ram_unit.q
q[9] <= rz_ram:rz_ram_unit.q
q[10] <= rz_ram:rz_ram_unit.q
q[11] <= rz_ram:rz_ram_unit.q
q[12] <= rz_ram:rz_ram_unit.q
q[13] <= rz_ram:rz_ram_unit.q
q[14] <= rz_ram:rz_ram_unit.q
q[15] <= rz_ram:rz_ram_unit.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|Sync_input:Sync_input_line_A
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|Sync_input:Sync_input_line_B
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|rz_ram:rz_ram_unit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
wren_a => altsyncram_04k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_04k1:auto_generated.data_a[0]
data_a[1] => altsyncram_04k1:auto_generated.data_a[1]
data_a[2] => altsyncram_04k1:auto_generated.data_a[2]
data_a[3] => altsyncram_04k1:auto_generated.data_a[3]
data_a[4] => altsyncram_04k1:auto_generated.data_a[4]
data_a[5] => altsyncram_04k1:auto_generated.data_a[5]
data_a[6] => altsyncram_04k1:auto_generated.data_a[6]
data_a[7] => altsyncram_04k1:auto_generated.data_a[7]
data_a[8] => altsyncram_04k1:auto_generated.data_a[8]
data_a[9] => altsyncram_04k1:auto_generated.data_a[9]
data_a[10] => altsyncram_04k1:auto_generated.data_a[10]
data_a[11] => altsyncram_04k1:auto_generated.data_a[11]
data_a[12] => altsyncram_04k1:auto_generated.data_a[12]
data_a[13] => altsyncram_04k1:auto_generated.data_a[13]
data_a[14] => altsyncram_04k1:auto_generated.data_a[14]
data_a[15] => altsyncram_04k1:auto_generated.data_a[15]
data_a[16] => altsyncram_04k1:auto_generated.data_a[16]
data_a[17] => altsyncram_04k1:auto_generated.data_a[17]
data_a[18] => altsyncram_04k1:auto_generated.data_a[18]
data_a[19] => altsyncram_04k1:auto_generated.data_a[19]
data_a[20] => altsyncram_04k1:auto_generated.data_a[20]
data_a[21] => altsyncram_04k1:auto_generated.data_a[21]
data_a[22] => altsyncram_04k1:auto_generated.data_a[22]
data_a[23] => altsyncram_04k1:auto_generated.data_a[23]
data_a[24] => altsyncram_04k1:auto_generated.data_a[24]
data_a[25] => altsyncram_04k1:auto_generated.data_a[25]
data_a[26] => altsyncram_04k1:auto_generated.data_a[26]
data_a[27] => altsyncram_04k1:auto_generated.data_a[27]
data_a[28] => altsyncram_04k1:auto_generated.data_a[28]
data_a[29] => altsyncram_04k1:auto_generated.data_a[29]
data_a[30] => altsyncram_04k1:auto_generated.data_a[30]
data_a[31] => altsyncram_04k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_04k1:auto_generated.address_a[0]
address_a[1] => altsyncram_04k1:auto_generated.address_a[1]
address_a[2] => altsyncram_04k1:auto_generated.address_a[2]
address_a[3] => altsyncram_04k1:auto_generated.address_a[3]
address_b[0] => altsyncram_04k1:auto_generated.address_b[0]
address_b[1] => altsyncram_04k1:auto_generated.address_b[1]
address_b[2] => altsyncram_04k1:auto_generated.address_b[2]
address_b[3] => altsyncram_04k1:auto_generated.address_b[3]
address_b[4] => altsyncram_04k1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04k1:auto_generated.clock0
clock1 => altsyncram_04k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_04k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_04k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_04k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_04k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_04k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_04k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_04k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_04k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_04k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_04k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_04k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_04k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_04k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_04k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_04k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_04k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_3|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4
clock => clock.IN2
inp_clk => inp_clk.IN1
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => data[8].OUTPUTSELECT
reset => data[9].OUTPUTSELECT
reset => data[10].OUTPUTSELECT
reset => data[11].OUTPUTSELECT
reset => data[12].OUTPUTSELECT
reset => data[13].OUTPUTSELECT
reset => data[14].OUTPUTSELECT
reset => data[15].OUTPUTSELECT
reset => data[16].OUTPUTSELECT
reset => data[17].OUTPUTSELECT
reset => data[18].OUTPUTSELECT
reset => data[19].OUTPUTSELECT
reset => data[20].OUTPUTSELECT
reset => data[21].OUTPUTSELECT
reset => data[22].OUTPUTSELECT
reset => data[23].OUTPUTSELECT
reset => data[24].OUTPUTSELECT
reset => data[25].OUTPUTSELECT
reset => data[26].OUTPUTSELECT
reset => data[27].OUTPUTSELECT
reset => data[28].OUTPUTSELECT
reset => data[29].OUTPUTSELECT
reset => data[30].OUTPUTSELECT
reset => data[31].OUTPUTSELECT
reset => wren.ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => arinc_buff[0].ACLR
reset => arinc_buff[1].ACLR
reset => arinc_buff[2].ACLR
reset => arinc_buff[3].ACLR
reset => arinc_buff[4].ACLR
reset => arinc_buff[5].ACLR
reset => arinc_buff[6].ACLR
reset => arinc_buff[7].ACLR
reset => arinc_buff[8].ACLR
reset => arinc_buff[9].ACLR
reset => arinc_buff[10].ACLR
reset => arinc_buff[11].ACLR
reset => arinc_buff[12].ACLR
reset => arinc_buff[13].ACLR
reset => arinc_buff[14].ACLR
reset => arinc_buff[15].ACLR
reset => arinc_buff[16].ACLR
reset => arinc_buff[17].ACLR
reset => arinc_buff[18].ACLR
reset => arinc_buff[19].ACLR
reset => arinc_buff[20].ACLR
reset => arinc_buff[21].ACLR
reset => arinc_buff[22].ACLR
reset => arinc_buff[23].ACLR
reset => arinc_buff[24].ACLR
reset => arinc_buff[25].ACLR
reset => arinc_buff[26].ACLR
reset => arinc_buff[27].ACLR
reset => arinc_buff[28].ACLR
reset => arinc_buff[29].ACLR
reset => arinc_buff[30].ACLR
reset => arinc_buff[31].ACLR
reset => arinc_cnt[0].ACLR
reset => arinc_cnt[1].ACLR
reset => arinc_cnt[2].ACLR
reset => arinc_cnt[3].ACLR
reset => arinc_cnt[4].ACLR
line_A => line_A.IN1
line_B => line_B.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
q[0] <= rz_ram:rz_ram_unit.q
q[1] <= rz_ram:rz_ram_unit.q
q[2] <= rz_ram:rz_ram_unit.q
q[3] <= rz_ram:rz_ram_unit.q
q[4] <= rz_ram:rz_ram_unit.q
q[5] <= rz_ram:rz_ram_unit.q
q[6] <= rz_ram:rz_ram_unit.q
q[7] <= rz_ram:rz_ram_unit.q
q[8] <= rz_ram:rz_ram_unit.q
q[9] <= rz_ram:rz_ram_unit.q
q[10] <= rz_ram:rz_ram_unit.q
q[11] <= rz_ram:rz_ram_unit.q
q[12] <= rz_ram:rz_ram_unit.q
q[13] <= rz_ram:rz_ram_unit.q
q[14] <= rz_ram:rz_ram_unit.q
q[15] <= rz_ram:rz_ram_unit.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|Sync_input:Sync_input_line_A
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|Sync_input:Sync_input_line_B
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|rz_ram:rz_ram_unit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
wren_a => altsyncram_04k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_04k1:auto_generated.data_a[0]
data_a[1] => altsyncram_04k1:auto_generated.data_a[1]
data_a[2] => altsyncram_04k1:auto_generated.data_a[2]
data_a[3] => altsyncram_04k1:auto_generated.data_a[3]
data_a[4] => altsyncram_04k1:auto_generated.data_a[4]
data_a[5] => altsyncram_04k1:auto_generated.data_a[5]
data_a[6] => altsyncram_04k1:auto_generated.data_a[6]
data_a[7] => altsyncram_04k1:auto_generated.data_a[7]
data_a[8] => altsyncram_04k1:auto_generated.data_a[8]
data_a[9] => altsyncram_04k1:auto_generated.data_a[9]
data_a[10] => altsyncram_04k1:auto_generated.data_a[10]
data_a[11] => altsyncram_04k1:auto_generated.data_a[11]
data_a[12] => altsyncram_04k1:auto_generated.data_a[12]
data_a[13] => altsyncram_04k1:auto_generated.data_a[13]
data_a[14] => altsyncram_04k1:auto_generated.data_a[14]
data_a[15] => altsyncram_04k1:auto_generated.data_a[15]
data_a[16] => altsyncram_04k1:auto_generated.data_a[16]
data_a[17] => altsyncram_04k1:auto_generated.data_a[17]
data_a[18] => altsyncram_04k1:auto_generated.data_a[18]
data_a[19] => altsyncram_04k1:auto_generated.data_a[19]
data_a[20] => altsyncram_04k1:auto_generated.data_a[20]
data_a[21] => altsyncram_04k1:auto_generated.data_a[21]
data_a[22] => altsyncram_04k1:auto_generated.data_a[22]
data_a[23] => altsyncram_04k1:auto_generated.data_a[23]
data_a[24] => altsyncram_04k1:auto_generated.data_a[24]
data_a[25] => altsyncram_04k1:auto_generated.data_a[25]
data_a[26] => altsyncram_04k1:auto_generated.data_a[26]
data_a[27] => altsyncram_04k1:auto_generated.data_a[27]
data_a[28] => altsyncram_04k1:auto_generated.data_a[28]
data_a[29] => altsyncram_04k1:auto_generated.data_a[29]
data_a[30] => altsyncram_04k1:auto_generated.data_a[30]
data_a[31] => altsyncram_04k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_04k1:auto_generated.address_a[0]
address_a[1] => altsyncram_04k1:auto_generated.address_a[1]
address_a[2] => altsyncram_04k1:auto_generated.address_a[2]
address_a[3] => altsyncram_04k1:auto_generated.address_a[3]
address_b[0] => altsyncram_04k1:auto_generated.address_b[0]
address_b[1] => altsyncram_04k1:auto_generated.address_b[1]
address_b[2] => altsyncram_04k1:auto_generated.address_b[2]
address_b[3] => altsyncram_04k1:auto_generated.address_b[3]
address_b[4] => altsyncram_04k1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04k1:auto_generated.clock0
clock1 => altsyncram_04k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_04k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_04k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_04k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_04k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_04k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_04k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_04k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_04k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_04k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_04k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_04k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_04k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_04k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_04k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_04k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_04k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_4|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5
clock => clock.IN2
inp_clk => inp_clk.IN1
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => data[8].OUTPUTSELECT
reset => data[9].OUTPUTSELECT
reset => data[10].OUTPUTSELECT
reset => data[11].OUTPUTSELECT
reset => data[12].OUTPUTSELECT
reset => data[13].OUTPUTSELECT
reset => data[14].OUTPUTSELECT
reset => data[15].OUTPUTSELECT
reset => data[16].OUTPUTSELECT
reset => data[17].OUTPUTSELECT
reset => data[18].OUTPUTSELECT
reset => data[19].OUTPUTSELECT
reset => data[20].OUTPUTSELECT
reset => data[21].OUTPUTSELECT
reset => data[22].OUTPUTSELECT
reset => data[23].OUTPUTSELECT
reset => data[24].OUTPUTSELECT
reset => data[25].OUTPUTSELECT
reset => data[26].OUTPUTSELECT
reset => data[27].OUTPUTSELECT
reset => data[28].OUTPUTSELECT
reset => data[29].OUTPUTSELECT
reset => data[30].OUTPUTSELECT
reset => data[31].OUTPUTSELECT
reset => wren.ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => arinc_buff[0].ACLR
reset => arinc_buff[1].ACLR
reset => arinc_buff[2].ACLR
reset => arinc_buff[3].ACLR
reset => arinc_buff[4].ACLR
reset => arinc_buff[5].ACLR
reset => arinc_buff[6].ACLR
reset => arinc_buff[7].ACLR
reset => arinc_buff[8].ACLR
reset => arinc_buff[9].ACLR
reset => arinc_buff[10].ACLR
reset => arinc_buff[11].ACLR
reset => arinc_buff[12].ACLR
reset => arinc_buff[13].ACLR
reset => arinc_buff[14].ACLR
reset => arinc_buff[15].ACLR
reset => arinc_buff[16].ACLR
reset => arinc_buff[17].ACLR
reset => arinc_buff[18].ACLR
reset => arinc_buff[19].ACLR
reset => arinc_buff[20].ACLR
reset => arinc_buff[21].ACLR
reset => arinc_buff[22].ACLR
reset => arinc_buff[23].ACLR
reset => arinc_buff[24].ACLR
reset => arinc_buff[25].ACLR
reset => arinc_buff[26].ACLR
reset => arinc_buff[27].ACLR
reset => arinc_buff[28].ACLR
reset => arinc_buff[29].ACLR
reset => arinc_buff[30].ACLR
reset => arinc_buff[31].ACLR
reset => arinc_cnt[0].ACLR
reset => arinc_cnt[1].ACLR
reset => arinc_cnt[2].ACLR
reset => arinc_cnt[3].ACLR
reset => arinc_cnt[4].ACLR
line_A => line_A.IN1
line_B => line_B.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
q[0] <= rz_ram:rz_ram_unit.q
q[1] <= rz_ram:rz_ram_unit.q
q[2] <= rz_ram:rz_ram_unit.q
q[3] <= rz_ram:rz_ram_unit.q
q[4] <= rz_ram:rz_ram_unit.q
q[5] <= rz_ram:rz_ram_unit.q
q[6] <= rz_ram:rz_ram_unit.q
q[7] <= rz_ram:rz_ram_unit.q
q[8] <= rz_ram:rz_ram_unit.q
q[9] <= rz_ram:rz_ram_unit.q
q[10] <= rz_ram:rz_ram_unit.q
q[11] <= rz_ram:rz_ram_unit.q
q[12] <= rz_ram:rz_ram_unit.q
q[13] <= rz_ram:rz_ram_unit.q
q[14] <= rz_ram:rz_ram_unit.q
q[15] <= rz_ram:rz_ram_unit.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|Sync_input:Sync_input_line_A
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|Sync_input:Sync_input_line_B
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|rz_ram:rz_ram_unit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
wren_a => altsyncram_04k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_04k1:auto_generated.data_a[0]
data_a[1] => altsyncram_04k1:auto_generated.data_a[1]
data_a[2] => altsyncram_04k1:auto_generated.data_a[2]
data_a[3] => altsyncram_04k1:auto_generated.data_a[3]
data_a[4] => altsyncram_04k1:auto_generated.data_a[4]
data_a[5] => altsyncram_04k1:auto_generated.data_a[5]
data_a[6] => altsyncram_04k1:auto_generated.data_a[6]
data_a[7] => altsyncram_04k1:auto_generated.data_a[7]
data_a[8] => altsyncram_04k1:auto_generated.data_a[8]
data_a[9] => altsyncram_04k1:auto_generated.data_a[9]
data_a[10] => altsyncram_04k1:auto_generated.data_a[10]
data_a[11] => altsyncram_04k1:auto_generated.data_a[11]
data_a[12] => altsyncram_04k1:auto_generated.data_a[12]
data_a[13] => altsyncram_04k1:auto_generated.data_a[13]
data_a[14] => altsyncram_04k1:auto_generated.data_a[14]
data_a[15] => altsyncram_04k1:auto_generated.data_a[15]
data_a[16] => altsyncram_04k1:auto_generated.data_a[16]
data_a[17] => altsyncram_04k1:auto_generated.data_a[17]
data_a[18] => altsyncram_04k1:auto_generated.data_a[18]
data_a[19] => altsyncram_04k1:auto_generated.data_a[19]
data_a[20] => altsyncram_04k1:auto_generated.data_a[20]
data_a[21] => altsyncram_04k1:auto_generated.data_a[21]
data_a[22] => altsyncram_04k1:auto_generated.data_a[22]
data_a[23] => altsyncram_04k1:auto_generated.data_a[23]
data_a[24] => altsyncram_04k1:auto_generated.data_a[24]
data_a[25] => altsyncram_04k1:auto_generated.data_a[25]
data_a[26] => altsyncram_04k1:auto_generated.data_a[26]
data_a[27] => altsyncram_04k1:auto_generated.data_a[27]
data_a[28] => altsyncram_04k1:auto_generated.data_a[28]
data_a[29] => altsyncram_04k1:auto_generated.data_a[29]
data_a[30] => altsyncram_04k1:auto_generated.data_a[30]
data_a[31] => altsyncram_04k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_04k1:auto_generated.address_a[0]
address_a[1] => altsyncram_04k1:auto_generated.address_a[1]
address_a[2] => altsyncram_04k1:auto_generated.address_a[2]
address_a[3] => altsyncram_04k1:auto_generated.address_a[3]
address_b[0] => altsyncram_04k1:auto_generated.address_b[0]
address_b[1] => altsyncram_04k1:auto_generated.address_b[1]
address_b[2] => altsyncram_04k1:auto_generated.address_b[2]
address_b[3] => altsyncram_04k1:auto_generated.address_b[3]
address_b[4] => altsyncram_04k1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04k1:auto_generated.clock0
clock1 => altsyncram_04k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_04k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_04k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_04k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_04k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_04k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_04k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_04k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_04k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_04k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_04k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_04k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_04k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_04k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_04k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_04k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_04k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_5|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6
clock => clock.IN2
inp_clk => inp_clk.IN1
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => data[8].OUTPUTSELECT
reset => data[9].OUTPUTSELECT
reset => data[10].OUTPUTSELECT
reset => data[11].OUTPUTSELECT
reset => data[12].OUTPUTSELECT
reset => data[13].OUTPUTSELECT
reset => data[14].OUTPUTSELECT
reset => data[15].OUTPUTSELECT
reset => data[16].OUTPUTSELECT
reset => data[17].OUTPUTSELECT
reset => data[18].OUTPUTSELECT
reset => data[19].OUTPUTSELECT
reset => data[20].OUTPUTSELECT
reset => data[21].OUTPUTSELECT
reset => data[22].OUTPUTSELECT
reset => data[23].OUTPUTSELECT
reset => data[24].OUTPUTSELECT
reset => data[25].OUTPUTSELECT
reset => data[26].OUTPUTSELECT
reset => data[27].OUTPUTSELECT
reset => data[28].OUTPUTSELECT
reset => data[29].OUTPUTSELECT
reset => data[30].OUTPUTSELECT
reset => data[31].OUTPUTSELECT
reset => wren.ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => arinc_buff[0].ACLR
reset => arinc_buff[1].ACLR
reset => arinc_buff[2].ACLR
reset => arinc_buff[3].ACLR
reset => arinc_buff[4].ACLR
reset => arinc_buff[5].ACLR
reset => arinc_buff[6].ACLR
reset => arinc_buff[7].ACLR
reset => arinc_buff[8].ACLR
reset => arinc_buff[9].ACLR
reset => arinc_buff[10].ACLR
reset => arinc_buff[11].ACLR
reset => arinc_buff[12].ACLR
reset => arinc_buff[13].ACLR
reset => arinc_buff[14].ACLR
reset => arinc_buff[15].ACLR
reset => arinc_buff[16].ACLR
reset => arinc_buff[17].ACLR
reset => arinc_buff[18].ACLR
reset => arinc_buff[19].ACLR
reset => arinc_buff[20].ACLR
reset => arinc_buff[21].ACLR
reset => arinc_buff[22].ACLR
reset => arinc_buff[23].ACLR
reset => arinc_buff[24].ACLR
reset => arinc_buff[25].ACLR
reset => arinc_buff[26].ACLR
reset => arinc_buff[27].ACLR
reset => arinc_buff[28].ACLR
reset => arinc_buff[29].ACLR
reset => arinc_buff[30].ACLR
reset => arinc_buff[31].ACLR
reset => arinc_cnt[0].ACLR
reset => arinc_cnt[1].ACLR
reset => arinc_cnt[2].ACLR
reset => arinc_cnt[3].ACLR
reset => arinc_cnt[4].ACLR
line_A => line_A.IN1
line_B => line_B.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
q[0] <= rz_ram:rz_ram_unit.q
q[1] <= rz_ram:rz_ram_unit.q
q[2] <= rz_ram:rz_ram_unit.q
q[3] <= rz_ram:rz_ram_unit.q
q[4] <= rz_ram:rz_ram_unit.q
q[5] <= rz_ram:rz_ram_unit.q
q[6] <= rz_ram:rz_ram_unit.q
q[7] <= rz_ram:rz_ram_unit.q
q[8] <= rz_ram:rz_ram_unit.q
q[9] <= rz_ram:rz_ram_unit.q
q[10] <= rz_ram:rz_ram_unit.q
q[11] <= rz_ram:rz_ram_unit.q
q[12] <= rz_ram:rz_ram_unit.q
q[13] <= rz_ram:rz_ram_unit.q
q[14] <= rz_ram:rz_ram_unit.q
q[15] <= rz_ram:rz_ram_unit.q


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|Sync_input:Sync_input_line_A
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|Sync_input:Sync_input_line_B
clock => sync[0].CLK
clock => sync[1].CLK
signal => sync[0].DATAIN
signal_sync <= sync[1].DB_MAX_OUTPUT_PORT_TYPE


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|rz_ram:rz_ram_unit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component
wren_a => altsyncram_04k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_04k1:auto_generated.data_a[0]
data_a[1] => altsyncram_04k1:auto_generated.data_a[1]
data_a[2] => altsyncram_04k1:auto_generated.data_a[2]
data_a[3] => altsyncram_04k1:auto_generated.data_a[3]
data_a[4] => altsyncram_04k1:auto_generated.data_a[4]
data_a[5] => altsyncram_04k1:auto_generated.data_a[5]
data_a[6] => altsyncram_04k1:auto_generated.data_a[6]
data_a[7] => altsyncram_04k1:auto_generated.data_a[7]
data_a[8] => altsyncram_04k1:auto_generated.data_a[8]
data_a[9] => altsyncram_04k1:auto_generated.data_a[9]
data_a[10] => altsyncram_04k1:auto_generated.data_a[10]
data_a[11] => altsyncram_04k1:auto_generated.data_a[11]
data_a[12] => altsyncram_04k1:auto_generated.data_a[12]
data_a[13] => altsyncram_04k1:auto_generated.data_a[13]
data_a[14] => altsyncram_04k1:auto_generated.data_a[14]
data_a[15] => altsyncram_04k1:auto_generated.data_a[15]
data_a[16] => altsyncram_04k1:auto_generated.data_a[16]
data_a[17] => altsyncram_04k1:auto_generated.data_a[17]
data_a[18] => altsyncram_04k1:auto_generated.data_a[18]
data_a[19] => altsyncram_04k1:auto_generated.data_a[19]
data_a[20] => altsyncram_04k1:auto_generated.data_a[20]
data_a[21] => altsyncram_04k1:auto_generated.data_a[21]
data_a[22] => altsyncram_04k1:auto_generated.data_a[22]
data_a[23] => altsyncram_04k1:auto_generated.data_a[23]
data_a[24] => altsyncram_04k1:auto_generated.data_a[24]
data_a[25] => altsyncram_04k1:auto_generated.data_a[25]
data_a[26] => altsyncram_04k1:auto_generated.data_a[26]
data_a[27] => altsyncram_04k1:auto_generated.data_a[27]
data_a[28] => altsyncram_04k1:auto_generated.data_a[28]
data_a[29] => altsyncram_04k1:auto_generated.data_a[29]
data_a[30] => altsyncram_04k1:auto_generated.data_a[30]
data_a[31] => altsyncram_04k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_04k1:auto_generated.address_a[0]
address_a[1] => altsyncram_04k1:auto_generated.address_a[1]
address_a[2] => altsyncram_04k1:auto_generated.address_a[2]
address_a[3] => altsyncram_04k1:auto_generated.address_a[3]
address_b[0] => altsyncram_04k1:auto_generated.address_b[0]
address_b[1] => altsyncram_04k1:auto_generated.address_b[1]
address_b[2] => altsyncram_04k1:auto_generated.address_b[2]
address_b[3] => altsyncram_04k1:auto_generated.address_b[3]
address_b[4] => altsyncram_04k1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04k1:auto_generated.clock0
clock1 => altsyncram_04k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_04k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_04k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_04k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_04k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_04k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_04k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_04k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_04k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_04k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_04k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_04k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_04k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_04k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_04k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_04k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_04k1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|RZ_LINE_TOP:RZ_LINE_TOP_Unit|ARINC_429:ARINC_429_6|rz_ram:rz_ram_unit|altsyncram:altsyncram_component|altsyncram_04k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a0.PORTADATAIN1
data_a[17] => ram_block1a1.PORTADATAIN1
data_a[18] => ram_block1a2.PORTADATAIN1
data_a[19] => ram_block1a3.PORTADATAIN1
data_a[20] => ram_block1a4.PORTADATAIN1
data_a[21] => ram_block1a5.PORTADATAIN1
data_a[22] => ram_block1a6.PORTADATAIN1
data_a[23] => ram_block1a7.PORTADATAIN1
data_a[24] => ram_block1a8.PORTADATAIN1
data_a[25] => ram_block1a9.PORTADATAIN1
data_a[26] => ram_block1a10.PORTADATAIN1
data_a[27] => ram_block1a11.PORTADATAIN1
data_a[28] => ram_block1a12.PORTADATAIN1
data_a[29] => ram_block1a13.PORTADATAIN1
data_a[30] => ram_block1a14.PORTADATAIN1
data_a[31] => ram_block1a15.PORTADATAIN1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component
wren_a => altsyncram_08o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_08o1:auto_generated.data_a[0]
data_a[1] => altsyncram_08o1:auto_generated.data_a[1]
data_a[2] => altsyncram_08o1:auto_generated.data_a[2]
data_a[3] => altsyncram_08o1:auto_generated.data_a[3]
data_a[4] => altsyncram_08o1:auto_generated.data_a[4]
data_a[5] => altsyncram_08o1:auto_generated.data_a[5]
data_a[6] => altsyncram_08o1:auto_generated.data_a[6]
data_a[7] => altsyncram_08o1:auto_generated.data_a[7]
data_a[8] => altsyncram_08o1:auto_generated.data_a[8]
data_a[9] => altsyncram_08o1:auto_generated.data_a[9]
data_a[10] => altsyncram_08o1:auto_generated.data_a[10]
data_a[11] => altsyncram_08o1:auto_generated.data_a[11]
data_a[12] => altsyncram_08o1:auto_generated.data_a[12]
data_a[13] => altsyncram_08o1:auto_generated.data_a[13]
data_a[14] => altsyncram_08o1:auto_generated.data_a[14]
data_a[15] => altsyncram_08o1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_08o1:auto_generated.address_a[0]
address_a[1] => altsyncram_08o1:auto_generated.address_a[1]
address_a[2] => altsyncram_08o1:auto_generated.address_a[2]
address_a[3] => altsyncram_08o1:auto_generated.address_a[3]
address_a[4] => altsyncram_08o1:auto_generated.address_a[4]
address_a[5] => altsyncram_08o1:auto_generated.address_a[5]
address_a[6] => altsyncram_08o1:auto_generated.address_a[6]
address_a[7] => altsyncram_08o1:auto_generated.address_a[7]
address_a[8] => altsyncram_08o1:auto_generated.address_a[8]
address_b[0] => altsyncram_08o1:auto_generated.address_b[0]
address_b[1] => altsyncram_08o1:auto_generated.address_b[1]
address_b[2] => altsyncram_08o1:auto_generated.address_b[2]
address_b[3] => altsyncram_08o1:auto_generated.address_b[3]
address_b[4] => altsyncram_08o1:auto_generated.address_b[4]
address_b[5] => altsyncram_08o1:auto_generated.address_b[5]
address_b[6] => altsyncram_08o1:auto_generated.address_b[6]
address_b[7] => altsyncram_08o1:auto_generated.address_b[7]
address_b[8] => altsyncram_08o1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_08o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_08o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_08o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_08o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_08o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_08o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_08o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_08o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_08o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_08o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_08o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_08o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_08o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_08o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_08o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_08o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_08o1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|FDAU:FDAU|fdau_ram:fdau_ram_UNIT|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT
clock => clock.IN1
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => cnt[10].ACLR
reset => cnt[11].ACLR
reset => cnt[12].ACLR
reset => cnt[13].ACLR
reset => cnt[14].ACLR
reset => cnt[15].ACLR
reset => byte_cnt[0].ACLR
reset => byte_cnt[1].ACLR
reset => byte_cnt[2].ACLR
reset => byte_cnt[3].ACLR
reset => byte_cnt[4].ACLR
reset => byte_cnt[5].ACLR
reset => rd_adau[0]~reg0.ACLR
reset => rd_adau[1]~reg0.ACLR
reset => rd_adau[2]~reg0.ACLR
reset => rd_adau[3]~reg0.ACLR
reset => rd_adau[4]~reg0.ACLR
reset => rd_adau[5]~reg0.ACLR
reset => rd_adau[6]~reg0.ACLR
reset => rd_adau[7]~reg0.ACLR
reset => rd_adau[8]~reg0.ACLR
reset => I2C_buff[0].ACLR
reset => I2C_buff[1].ACLR
reset => I2C_buff[2].ACLR
reset => I2C_buff[3].ACLR
reset => I2C_buff[4].ACLR
reset => I2C_buff[5].ACLR
reset => I2C_buff[6].ACLR
reset => I2C_buff[7].ACLR
reset => I2C_buff[8].ACLR
reset => I2C_buff[9].ACLR
reset => I2C_buff[10].ACLR
reset => I2C_buff[11].ACLR
reset => I2C_buff[12].ACLR
reset => I2C_buff[13].ACLR
reset => I2C_buff[14].ACLR
reset => I2C_buff[15].ACLR
reset => I2C_buff[16].ACLR
reset => I2C_buff[17].ACLR
reset => I2C_buff[18].ACLR
reset => I2C_buff[19].ACLR
reset => I2C_buff[20].ACLR
reset => I2C_buff[21].ACLR
reset => I2C_buff[22].ACLR
reset => I2C_buff[23].ACLR
reset => I2C_buff[24].ACLR
reset => I2C_buff[25].ACLR
reset => I2C_buff[26].ACLR
reset => I2C_buff[27].ACLR
reset => I2C_buff[28].ACLR
reset => I2C_buff[29].ACLR
reset => I2C_buff[30].ACLR
reset => I2C_buff[31].ACLR
reset => I2C_buff[32].ACLR
reset => I2C_buff[33].ACLR
reset => I2C_buff[34].ACLR
reset => I2C_buff[35].ACLR
reset => I2C_buff[36].ACLR
reset => I2C_buff[37].ACLR
reset => I2C_buff[38].ACLR
reset => I2C_buff[39].ACLR
reset => I2C_buff[40].ACLR
reset => I2C_buff[41].ACLR
reset => I2C_buff[42].ACLR
reset => I2C_buff[43].ACLR
reset => I2C_buff[44].ACLR
reset => I2C_buff[45].ACLR
reset => I2C_buff[46].ACLR
reset => I2C_buff[47].ACLR
reset => I2C_buff[48].ACLR
reset => I2C_buff[49].ACLR
reset => I2C_buff[50].ACLR
reset => I2C_buff[51].ACLR
reset => I2C_buff[52].ACLR
reset => I2C_buff[53].ACLR
reset => I2C_buff[54].ACLR
reset => I2C_buff[55].ACLR
reset => I2C_buff[56].ACLR
reset => I2C_buff[57].ACLR
reset => I2C_buff[58].ACLR
reset => I2C_buff[59].ACLR
reset => I2C_buff[60].ACLR
reset => I2C_buff[61].ACLR
reset => I2C_buff[62].ACLR
reset => I2C_buff[63].ACLR
reset => I2C_buff[64].ACLR
reset => I2C_buff[65].ACLR
reset => I2C_buff[66].ACLR
reset => I2C_buff[67].ACLR
reset => I2C_buff[68].ACLR
reset => I2C_buff[69].ACLR
reset => I2C_buff[70].ACLR
reset => I2C_buff[71].ACLR
reset => I2C_buff[72].ACLR
reset => I2C_buff[73].ACLR
reset => I2C_buff[74].ACLR
reset => I2C_buff[75].ACLR
reset => I2C_buff[76].ACLR
reset => I2C_buff[77].ACLR
reset => I2C_buff[78].ACLR
reset => I2C_buff[79].ACLR
reset => I2C_buff[80].ACLR
reset => I2C_buff[81].ACLR
reset => I2C_buff[82].ACLR
reset => I2C_buff[83].ACLR
reset => I2C_buff[84].ACLR
reset => I2C_buff[85].ACLR
reset => I2C_buff[86].ACLR
reset => I2C_buff[87].ACLR
reset => I2C_buff[88].ACLR
reset => I2C_buff[89].ACLR
reset => I2C_buff[90].ACLR
reset => I2C_buff[91].ACLR
reset => I2C_buff[92].ACLR
reset => I2C_buff[93].ACLR
reset => I2C_buff[94].ACLR
reset => I2C_buff[95].ACLR
reset => I2C_buff[96].ACLR
reset => I2C_buff[97].ACLR
reset => I2C_buff[98].ACLR
reset => I2C_buff[99].ACLR
reset => I2C_buff[100].ACLR
reset => I2C_buff[101].ACLR
reset => I2C_buff[102].ACLR
reset => I2C_buff[103].ACLR
reset => I2C_buff[104].ACLR
reset => I2C_buff[105].ACLR
reset => I2C_buff[106].ACLR
reset => I2C_buff[107].ACLR
reset => I2C_buff[108].ACLR
reset => I2C_buff[109].ACLR
reset => I2C_buff[110].ACLR
reset => I2C_buff[111].ACLR
reset => I2C_buff[112].ACLR
reset => I2C_buff[113].ACLR
reset => I2C_buff[114].ACLR
reset => I2C_buff[115].ACLR
reset => I2C_buff[116].ACLR
reset => I2C_buff[117].ACLR
reset => I2C_buff[118].ACLR
reset => I2C_buff[119].ACLR
reset => I2C_buff[120].ACLR
reset => I2C_buff[121].ACLR
reset => I2C_buff[122].ACLR
reset => I2C_buff[123].ACLR
reset => I2C_buff[124].ACLR
reset => I2C_buff[125].ACLR
reset => I2C_buff[126].ACLR
reset => I2C_buff[127].ACLR
reset => I2C_buff[128].ACLR
reset => I2C_buff[129].ACLR
reset => I2C_buff[130].ACLR
reset => I2C_buff[131].ACLR
reset => I2C_buff[132].ACLR
reset => I2C_buff[133].ACLR
reset => I2C_buff[134].ACLR
reset => I2C_buff[135].ACLR
reset => I2C_buff[136].ACLR
reset => I2C_buff[137].ACLR
reset => I2C_buff[138].ACLR
reset => I2C_buff[139].ACLR
reset => I2C_buff[140].ACLR
reset => I2C_buff[141].ACLR
reset => I2C_buff[142].ACLR
reset => I2C_buff[143].ACLR
reset => I2C_buff[144].ACLR
reset => I2C_buff[145].ACLR
reset => I2C_buff[146].ACLR
reset => I2C_buff[147].ACLR
reset => I2C_buff[148].ACLR
reset => I2C_buff[149].ACLR
reset => I2C_buff[150].ACLR
reset => I2C_buff[151].ACLR
reset => I2C_buff[152].ACLR
reset => I2C_buff[153].ACLR
reset => I2C_buff[154].ACLR
reset => I2C_buff[155].ACLR
reset => I2C_buff[156].ACLR
reset => I2C_buff[157].ACLR
reset => I2C_buff[158].ACLR
reset => I2C_buff[159].ACLR
reset => GPS_buff[0].ACLR
reset => GPS_buff[1].ACLR
reset => GPS_buff[2].ACLR
reset => GPS_buff[3].ACLR
reset => GPS_buff[4].ACLR
reset => GPS_buff[5].ACLR
reset => GPS_buff[6].ACLR
reset => GPS_buff[7].ACLR
reset => GPS_buff[8].ACLR
reset => GPS_buff[9].ACLR
reset => GPS_buff[10].ACLR
reset => GPS_buff[11].ACLR
reset => GPS_buff[12].ACLR
reset => GPS_buff[13].ACLR
reset => GPS_buff[14].ACLR
reset => GPS_buff[15].ACLR
reset => GPS_buff[16].ACLR
reset => GPS_buff[17].ACLR
reset => GPS_buff[18].ACLR
reset => GPS_buff[19].ACLR
reset => GPS_buff[20].ACLR
reset => GPS_buff[21].ACLR
reset => GPS_buff[22].ACLR
reset => GPS_buff[23].ACLR
reset => GPS_buff[24].ACLR
reset => GPS_buff[25].ACLR
reset => GPS_buff[26].ACLR
reset => GPS_buff[27].ACLR
reset => GPS_buff[28].ACLR
reset => GPS_buff[29].ACLR
reset => GPS_buff[30].ACLR
reset => GPS_buff[31].ACLR
reset => GPS_buff[32].ACLR
reset => GPS_buff[33].ACLR
reset => GPS_buff[34].ACLR
reset => GPS_buff[35].ACLR
reset => GPS_buff[36].ACLR
reset => GPS_buff[37].ACLR
reset => GPS_buff[38].ACLR
reset => GPS_buff[39].ACLR
reset => GPS_buff[40].ACLR
reset => GPS_buff[41].ACLR
reset => GPS_buff[42].ACLR
reset => GPS_buff[43].ACLR
reset => GPS_buff[44].ACLR
reset => GPS_buff[45].ACLR
reset => GPS_buff[46].ACLR
reset => GPS_buff[47].ACLR
reset => GPS_buff[48].ACLR
reset => GPS_buff[49].ACLR
reset => GPS_buff[50].ACLR
reset => GPS_buff[51].ACLR
reset => GPS_buff[52].ACLR
reset => GPS_buff[53].ACLR
reset => GPS_buff[54].ACLR
reset => GPS_buff[55].ACLR
reset => GPS_buff[56].ACLR
reset => GPS_buff[57].ACLR
reset => GPS_buff[58].ACLR
reset => GPS_buff[59].ACLR
reset => GPS_buff[60].ACLR
reset => GPS_buff[61].ACLR
reset => GPS_buff[62].ACLR
reset => GPS_buff[63].ACLR
reset => GPS_buff[64].ACLR
reset => GPS_buff[65].ACLR
reset => GPS_buff[66].ACLR
reset => GPS_buff[67].ACLR
reset => GPS_buff[68].ACLR
reset => GPS_buff[69].ACLR
reset => GPS_buff[70].ACLR
reset => GPS_buff[71].ACLR
reset => GPS_buff[72].ACLR
reset => GPS_buff[73].ACLR
reset => GPS_buff[74].ACLR
reset => GPS_buff[75].ACLR
reset => GPS_buff[76].ACLR
reset => GPS_buff[77].ACLR
reset => GPS_buff[78].ACLR
reset => GPS_buff[79].ACLR
reset => GPS_buff[80].ACLR
reset => GPS_buff[81].ACLR
reset => GPS_buff[82].ACLR
reset => GPS_buff[83].ACLR
reset => GPS_buff[84].ACLR
reset => GPS_buff[85].ACLR
reset => GPS_buff[86].ACLR
reset => GPS_buff[87].ACLR
reset => GPS_buff[88].ACLR
reset => GPS_buff[89].ACLR
reset => GPS_buff[90].ACLR
reset => GPS_buff[91].ACLR
reset => GPS_buff[92].ACLR
reset => GPS_buff[93].ACLR
reset => GPS_buff[94].ACLR
reset => GPS_buff[95].ACLR
reset => GPS_buff[96].ACLR
reset => GPS_buff[97].ACLR
reset => GPS_buff[98].ACLR
reset => GPS_buff[99].ACLR
reset => GPS_buff[100].ACLR
reset => GPS_buff[101].ACLR
reset => GPS_buff[102].ACLR
reset => GPS_buff[103].ACLR
reset => GPS_buff[104].ACLR
reset => GPS_buff[105].ACLR
reset => GPS_buff[106].ACLR
reset => GPS_buff[107].ACLR
reset => GPS_buff[108].ACLR
reset => GPS_buff[109].ACLR
reset => GPS_buff[110].ACLR
reset => GPS_buff[111].ACLR
reset => GPS_buff[112].ACLR
reset => GPS_buff[113].ACLR
reset => GPS_buff[114].ACLR
reset => GPS_buff[115].ACLR
reset => GPS_buff[116].ACLR
reset => GPS_buff[117].ACLR
reset => GPS_buff[118].ACLR
reset => GPS_buff[119].ACLR
reset => GPS_buff[120].ACLR
reset => GPS_buff[121].ACLR
reset => GPS_buff[122].ACLR
reset => GPS_buff[123].ACLR
reset => GPS_buff[124].ACLR
reset => GPS_buff[125].ACLR
reset => GPS_buff[126].ACLR
reset => GPS_buff[127].ACLR
reset => GPS_buff[128].ACLR
reset => GPS_buff[129].ACLR
reset => GPS_buff[130].ACLR
reset => GPS_buff[131].ACLR
reset => GPS_buff[132].ACLR
reset => GPS_buff[133].ACLR
reset => GPS_buff[134].ACLR
reset => GPS_buff[135].ACLR
reset => GPS_buff[136].ACLR
reset => GPS_buff[137].ACLR
reset => GPS_buff[138].ACLR
reset => GPS_buff[139].ACLR
reset => GPS_buff[140].ACLR
reset => GPS_buff[141].ACLR
reset => GPS_buff[142].ACLR
reset => GPS_buff[143].ACLR
reset => GPS_buff[144].ACLR
reset => GPS_buff[145].ACLR
reset => GPS_buff[146].ACLR
reset => GPS_buff[147].ACLR
reset => GPS_buff[148].ACLR
reset => GPS_buff[149].ACLR
reset => GPS_buff[150].ACLR
reset => GPS_buff[151].ACLR
reset => GPS_buff[152].ACLR
reset => GPS_buff[153].ACLR
reset => GPS_buff[154].ACLR
reset => GPS_buff[155].ACLR
reset => GPS_buff[156].ACLR
reset => GPS_buff[157].ACLR
reset => GPS_buff[158].ACLR
reset => GPS_buff[159].ACLR
reset => GPS_buff[160].ACLR
reset => GPS_buff[161].ACLR
reset => GPS_buff[162].ACLR
reset => GPS_buff[163].ACLR
reset => GPS_buff[164].ACLR
reset => GPS_buff[165].ACLR
reset => GPS_buff[166].ACLR
reset => GPS_buff[167].ACLR
reset => GPS_buff[168].ACLR
reset => GPS_buff[169].ACLR
reset => GPS_buff[170].ACLR
reset => GPS_buff[171].ACLR
reset => GPS_buff[172].ACLR
reset => GPS_buff[173].ACLR
reset => GPS_buff[174].ACLR
reset => GPS_buff[175].ACLR
reset => GPS_buff[176].ACLR
reset => GPS_buff[177].ACLR
reset => GPS_buff[178].ACLR
reset => GPS_buff[179].ACLR
reset => GPS_buff[180].ACLR
reset => GPS_buff[181].ACLR
reset => GPS_buff[182].ACLR
reset => GPS_buff[183].ACLR
reset => GPS_buff[184].ACLR
reset => GPS_buff[185].ACLR
reset => GPS_buff[186].ACLR
reset => GPS_buff[187].ACLR
reset => GPS_buff[188].ACLR
reset => GPS_buff[189].ACLR
reset => GPS_buff[190].ACLR
reset => GPS_buff[191].ACLR
reset => GPS_buff[192].ACLR
reset => GPS_buff[193].ACLR
reset => GPS_buff[194].ACLR
reset => GPS_buff[195].ACLR
reset => GPS_buff[196].ACLR
reset => GPS_buff[197].ACLR
reset => GPS_buff[198].ACLR
reset => GPS_buff[199].ACLR
reset => GPS_buff[200].ACLR
reset => GPS_buff[201].ACLR
reset => GPS_buff[202].ACLR
reset => GPS_buff[203].ACLR
reset => GPS_buff[204].ACLR
reset => GPS_buff[205].ACLR
reset => GPS_buff[206].ACLR
reset => GPS_buff[207].ACLR
reset => GPS_buff[208].ACLR
reset => GPS_buff[209].ACLR
reset => GPS_buff[210].ACLR
reset => GPS_buff[211].ACLR
reset => GPS_buff[212].ACLR
reset => GPS_buff[213].ACLR
reset => GPS_buff[214].ACLR
reset => GPS_buff[215].ACLR
reset => GPS_buff[216].ACLR
reset => GPS_buff[217].ACLR
reset => GPS_buff[218].ACLR
reset => GPS_buff[219].ACLR
reset => GPS_buff[220].ACLR
reset => GPS_buff[221].ACLR
reset => GPS_buff[222].ACLR
reset => GPS_buff[223].ACLR
reset => wraddress[0].ACLR
reset => wraddress[1].ACLR
reset => wraddress[2].ACLR
reset => wraddress[3].ACLR
reset => wraddress[4].ACLR
reset => wraddress[5].ACLR
reset => wraddress[6].ACLR
reset => wraddress[7].ACLR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => wren.ACLR
reset => state~3.DATAIN
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => GPS_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => I2C_buff.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => wraddress.OUTPUTSELECT
frame => state.DATAB
frame => wren.DATAB
frame => Selector6.IN4
frame => Selector7.IN4
frame => Selector8.IN4
frame => Selector9.IN4
frame => Selector10.IN4
frame => Selector11.IN4
frame => Selector12.IN4
frame => Selector13.IN4
frame => Selector15.IN4
frame => Selector16.IN4
frame => Selector17.IN4
frame => Selector18.IN4
frame => Selector19.IN4
frame => Selector20.IN4
frame => Selector21.IN4
frame => Selector5.IN3
frame => Selector0.IN1
frame_cnt[0] => ~NO_FANOUT~
frame_cnt[1] => ~NO_FANOUT~
frame_cnt[2] => Selector422.IN3
frame_cnt[3] => Selector421.IN3
GPS_DATA[0] => GPS_buff.DATAB
GPS_DATA[1] => GPS_buff.DATAB
GPS_DATA[2] => GPS_buff.DATAB
GPS_DATA[3] => GPS_buff.DATAB
GPS_DATA[4] => GPS_buff.DATAB
GPS_DATA[5] => GPS_buff.DATAB
GPS_DATA[6] => GPS_buff.DATAB
GPS_DATA[7] => GPS_buff.DATAB
GPS_DATA[8] => GPS_buff.DATAB
GPS_DATA[9] => GPS_buff.DATAB
GPS_DATA[10] => GPS_buff.DATAB
GPS_DATA[11] => GPS_buff.DATAB
GPS_DATA[12] => GPS_buff.DATAB
GPS_DATA[13] => GPS_buff.DATAB
GPS_DATA[14] => GPS_buff.DATAB
GPS_DATA[15] => GPS_buff.DATAB
GPS_DATA[16] => GPS_buff.DATAB
GPS_DATA[17] => GPS_buff.DATAB
GPS_DATA[18] => GPS_buff.DATAB
GPS_DATA[19] => GPS_buff.DATAB
GPS_DATA[20] => GPS_buff.DATAB
GPS_DATA[21] => GPS_buff.DATAB
GPS_DATA[22] => GPS_buff.DATAB
GPS_DATA[23] => GPS_buff.DATAB
GPS_DATA[24] => GPS_buff.DATAB
GPS_DATA[25] => GPS_buff.DATAB
GPS_DATA[26] => GPS_buff.DATAB
GPS_DATA[27] => GPS_buff.DATAB
GPS_DATA[28] => GPS_buff.DATAB
GPS_DATA[29] => GPS_buff.DATAB
GPS_DATA[30] => GPS_buff.DATAB
GPS_DATA[31] => GPS_buff.DATAB
GPS_DATA[32] => GPS_buff.DATAB
GPS_DATA[33] => GPS_buff.DATAB
GPS_DATA[34] => GPS_buff.DATAB
GPS_DATA[35] => GPS_buff.DATAB
GPS_DATA[36] => GPS_buff.DATAB
GPS_DATA[37] => GPS_buff.DATAB
GPS_DATA[38] => GPS_buff.DATAB
GPS_DATA[39] => GPS_buff.DATAB
GPS_DATA[40] => GPS_buff.DATAB
GPS_DATA[41] => GPS_buff.DATAB
GPS_DATA[42] => GPS_buff.DATAB
GPS_DATA[43] => GPS_buff.DATAB
GPS_DATA[44] => GPS_buff.DATAB
GPS_DATA[45] => GPS_buff.DATAB
GPS_DATA[46] => GPS_buff.DATAB
GPS_DATA[47] => GPS_buff.DATAB
GPS_DATA[48] => GPS_buff.DATAB
GPS_DATA[49] => GPS_buff.DATAB
GPS_DATA[50] => GPS_buff.DATAB
GPS_DATA[51] => GPS_buff.DATAB
GPS_DATA[52] => GPS_buff.DATAB
GPS_DATA[53] => GPS_buff.DATAB
GPS_DATA[54] => GPS_buff.DATAB
GPS_DATA[55] => GPS_buff.DATAB
GPS_DATA[56] => GPS_buff.DATAB
GPS_DATA[57] => GPS_buff.DATAB
GPS_DATA[58] => GPS_buff.DATAB
GPS_DATA[59] => GPS_buff.DATAB
GPS_DATA[60] => GPS_buff.DATAB
GPS_DATA[61] => GPS_buff.DATAB
GPS_DATA[62] => GPS_buff.DATAB
GPS_DATA[63] => GPS_buff.DATAB
GPS_DATA[64] => GPS_buff.DATAB
GPS_DATA[65] => GPS_buff.DATAB
GPS_DATA[66] => GPS_buff.DATAB
GPS_DATA[67] => GPS_buff.DATAB
GPS_DATA[68] => GPS_buff.DATAB
GPS_DATA[69] => GPS_buff.DATAB
GPS_DATA[70] => GPS_buff.DATAB
GPS_DATA[71] => GPS_buff.DATAB
GPS_DATA[72] => GPS_buff.DATAB
GPS_DATA[73] => GPS_buff.DATAB
GPS_DATA[74] => GPS_buff.DATAB
GPS_DATA[75] => GPS_buff.DATAB
GPS_DATA[76] => GPS_buff.DATAB
GPS_DATA[77] => GPS_buff.DATAB
GPS_DATA[78] => GPS_buff.DATAB
GPS_DATA[79] => GPS_buff.DATAB
GPS_DATA[80] => GPS_buff.DATAB
GPS_DATA[81] => GPS_buff.DATAB
GPS_DATA[82] => GPS_buff.DATAB
GPS_DATA[83] => GPS_buff.DATAB
GPS_DATA[84] => GPS_buff.DATAB
GPS_DATA[85] => GPS_buff.DATAB
GPS_DATA[86] => GPS_buff.DATAB
GPS_DATA[87] => GPS_buff.DATAB
GPS_DATA[88] => GPS_buff.DATAB
GPS_DATA[89] => GPS_buff.DATAB
GPS_DATA[90] => GPS_buff.DATAB
GPS_DATA[91] => GPS_buff.DATAB
GPS_DATA[92] => GPS_buff.DATAB
GPS_DATA[93] => GPS_buff.DATAB
GPS_DATA[94] => GPS_buff.DATAB
GPS_DATA[95] => GPS_buff.DATAB
GPS_DATA[96] => GPS_buff.DATAB
GPS_DATA[97] => GPS_buff.DATAB
GPS_DATA[98] => GPS_buff.DATAB
GPS_DATA[99] => GPS_buff.DATAB
GPS_DATA[100] => GPS_buff.DATAB
GPS_DATA[101] => GPS_buff.DATAB
GPS_DATA[102] => GPS_buff.DATAB
GPS_DATA[103] => GPS_buff.DATAB
GPS_DATA[104] => GPS_buff.DATAB
GPS_DATA[105] => GPS_buff.DATAB
GPS_DATA[106] => GPS_buff.DATAB
GPS_DATA[107] => GPS_buff.DATAB
GPS_DATA[108] => GPS_buff.DATAB
GPS_DATA[109] => GPS_buff.DATAB
GPS_DATA[110] => GPS_buff.DATAB
GPS_DATA[111] => GPS_buff.DATAB
GPS_DATA[112] => GPS_buff.DATAB
GPS_DATA[113] => GPS_buff.DATAB
GPS_DATA[114] => GPS_buff.DATAB
GPS_DATA[115] => GPS_buff.DATAB
GPS_DATA[116] => GPS_buff.DATAB
GPS_DATA[117] => GPS_buff.DATAB
GPS_DATA[118] => GPS_buff.DATAB
GPS_DATA[119] => GPS_buff.DATAB
GPS_DATA[120] => GPS_buff.DATAB
GPS_DATA[121] => GPS_buff.DATAB
GPS_DATA[122] => GPS_buff.DATAB
GPS_DATA[123] => GPS_buff.DATAB
GPS_DATA[124] => GPS_buff.DATAB
GPS_DATA[125] => GPS_buff.DATAB
GPS_DATA[126] => GPS_buff.DATAB
GPS_DATA[127] => GPS_buff.DATAB
GPS_DATA[128] => GPS_buff.DATAB
GPS_DATA[129] => GPS_buff.DATAB
GPS_DATA[130] => GPS_buff.DATAB
GPS_DATA[131] => GPS_buff.DATAB
GPS_DATA[132] => GPS_buff.DATAB
GPS_DATA[133] => GPS_buff.DATAB
GPS_DATA[134] => GPS_buff.DATAB
GPS_DATA[135] => GPS_buff.DATAB
GPS_DATA[136] => GPS_buff.DATAB
GPS_DATA[137] => GPS_buff.DATAB
GPS_DATA[138] => GPS_buff.DATAB
GPS_DATA[139] => GPS_buff.DATAB
GPS_DATA[140] => GPS_buff.DATAB
GPS_DATA[141] => GPS_buff.DATAB
GPS_DATA[142] => GPS_buff.DATAB
GPS_DATA[143] => GPS_buff.DATAB
GPS_DATA[144] => GPS_buff.DATAB
GPS_DATA[145] => GPS_buff.DATAB
GPS_DATA[146] => GPS_buff.DATAB
GPS_DATA[147] => GPS_buff.DATAB
GPS_DATA[148] => GPS_buff.DATAB
GPS_DATA[149] => GPS_buff.DATAB
GPS_DATA[150] => GPS_buff.DATAB
GPS_DATA[151] => GPS_buff.DATAB
GPS_DATA[152] => GPS_buff.DATAB
GPS_DATA[153] => GPS_buff.DATAB
GPS_DATA[154] => GPS_buff.DATAB
GPS_DATA[155] => GPS_buff.DATAB
GPS_DATA[156] => GPS_buff.DATAB
GPS_DATA[157] => GPS_buff.DATAB
GPS_DATA[158] => GPS_buff.DATAB
GPS_DATA[159] => GPS_buff.DATAB
GPS_DATA[160] => GPS_buff.DATAB
GPS_DATA[161] => GPS_buff.DATAB
GPS_DATA[162] => GPS_buff.DATAB
GPS_DATA[163] => GPS_buff.DATAB
GPS_DATA[164] => GPS_buff.DATAB
GPS_DATA[165] => GPS_buff.DATAB
GPS_DATA[166] => GPS_buff.DATAB
GPS_DATA[167] => GPS_buff.DATAB
GPS_DATA[168] => GPS_buff.DATAB
GPS_DATA[169] => GPS_buff.DATAB
GPS_DATA[170] => GPS_buff.DATAB
GPS_DATA[171] => GPS_buff.DATAB
GPS_DATA[172] => GPS_buff.DATAB
GPS_DATA[173] => GPS_buff.DATAB
GPS_DATA[174] => GPS_buff.DATAB
GPS_DATA[175] => GPS_buff.DATAB
GPS_DATA[176] => GPS_buff.DATAB
GPS_DATA[177] => GPS_buff.DATAB
GPS_DATA[178] => GPS_buff.DATAB
GPS_DATA[179] => GPS_buff.DATAB
GPS_DATA[180] => GPS_buff.DATAB
GPS_DATA[181] => GPS_buff.DATAB
GPS_DATA[182] => GPS_buff.DATAB
GPS_DATA[183] => GPS_buff.DATAB
GPS_DATA[184] => GPS_buff.DATAB
GPS_DATA[185] => GPS_buff.DATAB
GPS_DATA[186] => GPS_buff.DATAB
GPS_DATA[187] => GPS_buff.DATAB
GPS_DATA[188] => GPS_buff.DATAB
GPS_DATA[189] => GPS_buff.DATAB
GPS_DATA[190] => GPS_buff.DATAB
GPS_DATA[191] => GPS_buff.DATAB
GPS_DATA[192] => GPS_buff.DATAB
GPS_DATA[193] => GPS_buff.DATAB
GPS_DATA[194] => GPS_buff.DATAB
GPS_DATA[195] => GPS_buff.DATAB
GPS_DATA[196] => GPS_buff.DATAB
GPS_DATA[197] => GPS_buff.DATAB
GPS_DATA[198] => GPS_buff.DATAB
GPS_DATA[199] => GPS_buff.DATAB
GPS_DATA[200] => GPS_buff.DATAB
GPS_DATA[201] => GPS_buff.DATAB
GPS_DATA[202] => GPS_buff.DATAB
GPS_DATA[203] => GPS_buff.DATAB
GPS_DATA[204] => GPS_buff.DATAB
GPS_DATA[205] => GPS_buff.DATAB
GPS_DATA[206] => GPS_buff.DATAB
GPS_DATA[207] => GPS_buff.DATAB
GPS_DATA[208] => GPS_buff.DATAB
GPS_DATA[209] => GPS_buff.DATAB
GPS_DATA[210] => GPS_buff.DATAB
GPS_DATA[211] => GPS_buff.DATAB
GPS_DATA[212] => GPS_buff.DATAB
GPS_DATA[213] => GPS_buff.DATAB
GPS_DATA[214] => GPS_buff.DATAB
GPS_DATA[215] => GPS_buff.DATAB
GPS_DATA[216] => GPS_buff.DATAB
GPS_DATA[217] => GPS_buff.DATAB
GPS_DATA[218] => GPS_buff.DATAB
GPS_DATA[219] => GPS_buff.DATAB
GPS_DATA[220] => GPS_buff.DATAB
GPS_DATA[221] => GPS_buff.DATAB
GPS_DATA[222] => GPS_buff.DATAB
GPS_DATA[223] => GPS_buff.DATAB
I2C_DATA[0] => I2C_buff.DATAB
I2C_DATA[1] => I2C_buff.DATAB
I2C_DATA[2] => I2C_buff.DATAB
I2C_DATA[3] => I2C_buff.DATAB
I2C_DATA[4] => I2C_buff.DATAB
I2C_DATA[5] => I2C_buff.DATAB
I2C_DATA[6] => I2C_buff.DATAB
I2C_DATA[7] => I2C_buff.DATAB
I2C_DATA[8] => I2C_buff.DATAB
I2C_DATA[9] => I2C_buff.DATAB
I2C_DATA[10] => I2C_buff.DATAB
I2C_DATA[11] => I2C_buff.DATAB
I2C_DATA[12] => I2C_buff.DATAB
I2C_DATA[13] => I2C_buff.DATAB
I2C_DATA[14] => I2C_buff.DATAB
I2C_DATA[15] => I2C_buff.DATAB
I2C_DATA[16] => I2C_buff.DATAB
I2C_DATA[17] => I2C_buff.DATAB
I2C_DATA[18] => I2C_buff.DATAB
I2C_DATA[19] => I2C_buff.DATAB
I2C_DATA[20] => I2C_buff.DATAB
I2C_DATA[21] => I2C_buff.DATAB
I2C_DATA[22] => I2C_buff.DATAB
I2C_DATA[23] => I2C_buff.DATAB
I2C_DATA[24] => I2C_buff.DATAB
I2C_DATA[25] => I2C_buff.DATAB
I2C_DATA[26] => I2C_buff.DATAB
I2C_DATA[27] => I2C_buff.DATAB
I2C_DATA[28] => I2C_buff.DATAB
I2C_DATA[29] => I2C_buff.DATAB
I2C_DATA[30] => I2C_buff.DATAB
I2C_DATA[31] => I2C_buff.DATAB
I2C_DATA[32] => I2C_buff.DATAB
I2C_DATA[33] => I2C_buff.DATAB
I2C_DATA[34] => I2C_buff.DATAB
I2C_DATA[35] => I2C_buff.DATAB
I2C_DATA[36] => I2C_buff.DATAB
I2C_DATA[37] => I2C_buff.DATAB
I2C_DATA[38] => I2C_buff.DATAB
I2C_DATA[39] => I2C_buff.DATAB
I2C_DATA[40] => I2C_buff.DATAB
I2C_DATA[41] => I2C_buff.DATAB
I2C_DATA[42] => I2C_buff.DATAB
I2C_DATA[43] => I2C_buff.DATAB
I2C_DATA[44] => I2C_buff.DATAB
I2C_DATA[45] => I2C_buff.DATAB
I2C_DATA[46] => I2C_buff.DATAB
I2C_DATA[47] => I2C_buff.DATAB
I2C_DATA[48] => I2C_buff.DATAB
I2C_DATA[49] => I2C_buff.DATAB
I2C_DATA[50] => I2C_buff.DATAB
I2C_DATA[51] => I2C_buff.DATAB
I2C_DATA[52] => I2C_buff.DATAB
I2C_DATA[53] => I2C_buff.DATAB
I2C_DATA[54] => I2C_buff.DATAB
I2C_DATA[55] => I2C_buff.DATAB
I2C_DATA[56] => I2C_buff.DATAB
I2C_DATA[57] => I2C_buff.DATAB
I2C_DATA[58] => I2C_buff.DATAB
I2C_DATA[59] => I2C_buff.DATAB
I2C_DATA[60] => I2C_buff.DATAB
I2C_DATA[61] => I2C_buff.DATAB
I2C_DATA[62] => I2C_buff.DATAB
I2C_DATA[63] => I2C_buff.DATAB
I2C_DATA[64] => I2C_buff.DATAB
I2C_DATA[65] => I2C_buff.DATAB
I2C_DATA[66] => I2C_buff.DATAB
I2C_DATA[67] => I2C_buff.DATAB
I2C_DATA[68] => I2C_buff.DATAB
I2C_DATA[69] => I2C_buff.DATAB
I2C_DATA[70] => I2C_buff.DATAB
I2C_DATA[71] => I2C_buff.DATAB
I2C_DATA[72] => I2C_buff.DATAB
I2C_DATA[73] => I2C_buff.DATAB
I2C_DATA[74] => I2C_buff.DATAB
I2C_DATA[75] => I2C_buff.DATAB
I2C_DATA[76] => I2C_buff.DATAB
I2C_DATA[77] => I2C_buff.DATAB
I2C_DATA[78] => I2C_buff.DATAB
I2C_DATA[79] => I2C_buff.DATAB
I2C_DATA[80] => I2C_buff.DATAB
I2C_DATA[81] => I2C_buff.DATAB
I2C_DATA[82] => I2C_buff.DATAB
I2C_DATA[83] => I2C_buff.DATAB
I2C_DATA[84] => I2C_buff.DATAB
I2C_DATA[85] => I2C_buff.DATAB
I2C_DATA[86] => I2C_buff.DATAB
I2C_DATA[87] => I2C_buff.DATAB
I2C_DATA[88] => I2C_buff.DATAB
I2C_DATA[89] => I2C_buff.DATAB
I2C_DATA[90] => I2C_buff.DATAB
I2C_DATA[91] => I2C_buff.DATAB
I2C_DATA[92] => I2C_buff.DATAB
I2C_DATA[93] => I2C_buff.DATAB
I2C_DATA[94] => I2C_buff.DATAB
I2C_DATA[95] => I2C_buff.DATAB
I2C_DATA[96] => I2C_buff.DATAB
I2C_DATA[97] => I2C_buff.DATAB
I2C_DATA[98] => I2C_buff.DATAB
I2C_DATA[99] => I2C_buff.DATAB
I2C_DATA[100] => I2C_buff.DATAB
I2C_DATA[101] => I2C_buff.DATAB
I2C_DATA[102] => I2C_buff.DATAB
I2C_DATA[103] => I2C_buff.DATAB
I2C_DATA[104] => I2C_buff.DATAB
I2C_DATA[105] => I2C_buff.DATAB
I2C_DATA[106] => I2C_buff.DATAB
I2C_DATA[107] => I2C_buff.DATAB
I2C_DATA[108] => I2C_buff.DATAB
I2C_DATA[109] => I2C_buff.DATAB
I2C_DATA[110] => I2C_buff.DATAB
I2C_DATA[111] => I2C_buff.DATAB
I2C_DATA[112] => I2C_buff.DATAB
I2C_DATA[113] => I2C_buff.DATAB
I2C_DATA[114] => I2C_buff.DATAB
I2C_DATA[115] => I2C_buff.DATAB
I2C_DATA[116] => I2C_buff.DATAB
I2C_DATA[117] => I2C_buff.DATAB
I2C_DATA[118] => I2C_buff.DATAB
I2C_DATA[119] => I2C_buff.DATAB
I2C_DATA[120] => I2C_buff.DATAB
I2C_DATA[121] => I2C_buff.DATAB
I2C_DATA[122] => I2C_buff.DATAB
I2C_DATA[123] => I2C_buff.DATAB
I2C_DATA[124] => I2C_buff.DATAB
I2C_DATA[125] => I2C_buff.DATAB
I2C_DATA[126] => I2C_buff.DATAB
I2C_DATA[127] => I2C_buff.DATAB
I2C_DATA[128] => I2C_buff.DATAB
I2C_DATA[129] => I2C_buff.DATAB
I2C_DATA[130] => I2C_buff.DATAB
I2C_DATA[131] => I2C_buff.DATAB
I2C_DATA[132] => I2C_buff.DATAB
I2C_DATA[133] => I2C_buff.DATAB
I2C_DATA[134] => I2C_buff.DATAB
I2C_DATA[135] => I2C_buff.DATAB
I2C_DATA[136] => I2C_buff.DATAB
I2C_DATA[137] => I2C_buff.DATAB
I2C_DATA[138] => I2C_buff.DATAB
I2C_DATA[139] => I2C_buff.DATAB
I2C_DATA[140] => I2C_buff.DATAB
I2C_DATA[141] => I2C_buff.DATAB
I2C_DATA[142] => I2C_buff.DATAB
I2C_DATA[143] => I2C_buff.DATAB
I2C_DATA[144] => I2C_buff.DATAB
I2C_DATA[145] => I2C_buff.DATAB
I2C_DATA[146] => I2C_buff.DATAB
I2C_DATA[147] => I2C_buff.DATAB
I2C_DATA[148] => I2C_buff.DATAB
I2C_DATA[149] => I2C_buff.DATAB
I2C_DATA[150] => I2C_buff.DATAB
I2C_DATA[151] => I2C_buff.DATAB
I2C_DATA[152] => I2C_buff.DATAB
I2C_DATA[153] => I2C_buff.DATAB
I2C_DATA[154] => I2C_buff.DATAB
I2C_DATA[155] => I2C_buff.DATAB
I2C_DATA[156] => I2C_buff.DATAB
I2C_DATA[157] => I2C_buff.DATAB
I2C_DATA[158] => I2C_buff.DATAB
I2C_DATA[159] => I2C_buff.DATAB
rd_adau[0] <= rd_adau[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[1] <= rd_adau[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[2] <= rd_adau[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[3] <= rd_adau[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[4] <= rd_adau[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[5] <= rd_adau[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[6] <= rd_adau[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[7] <= rd_adau[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_adau[8] <= rd_adau[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_adau[0] => Selector21.IN5
q_adau[1] => Selector20.IN5
q_adau[2] => Selector19.IN5
q_adau[3] => Selector18.IN5
q_adau[4] => Selector17.IN5
q_adau[5] => Selector16.IN5
q_adau[6] => Selector15.IN5
q_adau[7] => Selector14.IN5
q_adau[8] => Selector13.IN5
q_adau[9] => Selector12.IN5
q_adau[10] => Selector11.IN5
q_adau[11] => Selector10.IN5
q_adau[12] => Selector9.IN5
q_adau[13] => Selector8.IN5
q_adau[14] => Selector7.IN5
q_adau[15] => Selector6.IN5
rd_FLIGHT[0] => rd_FLIGHT[0].IN1
rd_FLIGHT[1] => rd_FLIGHT[1].IN1
rd_FLIGHT[2] => rd_FLIGHT[2].IN1
rd_FLIGHT[3] => rd_FLIGHT[3].IN1
rd_FLIGHT[4] => rd_FLIGHT[4].IN1
rd_FLIGHT[5] => rd_FLIGHT[5].IN1
rd_FLIGHT[6] => rd_FLIGHT[6].IN1
rd_FLIGHT[7] => rd_FLIGHT[7].IN1
FLIGHT_out[0] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[1] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[2] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[3] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[4] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[5] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[6] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[7] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[8] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[9] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[10] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[11] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[12] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[13] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[14] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[15] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[16] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[17] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[18] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[19] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[20] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[21] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[22] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[23] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[24] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[25] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[26] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[27] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[28] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[29] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[30] <= subframe_ram:subframe_ram_Unit.q
FLIGHT_out[31] <= subframe_ram:subframe_ram_Unit.q
serial_number[0] => Selector13.IN7
serial_number[1] => Selector12.IN7
serial_number[2] => Selector11.IN7
serial_number[3] => Selector10.IN7
serial_number[4] => Selector9.IN7
serial_number[5] => Selector8.IN7
serial_number[6] => Selector7.IN7
serial_number[7] => Selector6.IN7
serial_number[8] => Selector21.IN7
serial_number[9] => Selector20.IN7
serial_number[10] => Selector19.IN7
serial_number[11] => Selector18.IN7
serial_number[12] => Selector17.IN7
serial_number[13] => Selector16.IN7
serial_number[14] => Selector15.IN7
serial_number[15] => Selector14.IN7
serial_number[16] => Selector13.IN6
serial_number[17] => Selector12.IN6
serial_number[18] => Selector11.IN6
serial_number[19] => Selector10.IN6
serial_number[20] => Selector9.IN6
serial_number[21] => Selector8.IN6
serial_number[22] => Selector7.IN6
serial_number[23] => Selector6.IN6
serial_number[24] => Selector21.IN6
serial_number[25] => Selector20.IN6
serial_number[26] => Selector19.IN6
serial_number[27] => Selector18.IN6
serial_number[28] => Selector17.IN6
serial_number[29] => Selector16.IN6
serial_number[30] => Selector15.IN6
serial_number[31] => Selector14.IN6


|aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component
wren_a => altsyncram_28o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_28o1:auto_generated.data_a[0]
data_a[1] => altsyncram_28o1:auto_generated.data_a[1]
data_a[2] => altsyncram_28o1:auto_generated.data_a[2]
data_a[3] => altsyncram_28o1:auto_generated.data_a[3]
data_a[4] => altsyncram_28o1:auto_generated.data_a[4]
data_a[5] => altsyncram_28o1:auto_generated.data_a[5]
data_a[6] => altsyncram_28o1:auto_generated.data_a[6]
data_a[7] => altsyncram_28o1:auto_generated.data_a[7]
data_a[8] => altsyncram_28o1:auto_generated.data_a[8]
data_a[9] => altsyncram_28o1:auto_generated.data_a[9]
data_a[10] => altsyncram_28o1:auto_generated.data_a[10]
data_a[11] => altsyncram_28o1:auto_generated.data_a[11]
data_a[12] => altsyncram_28o1:auto_generated.data_a[12]
data_a[13] => altsyncram_28o1:auto_generated.data_a[13]
data_a[14] => altsyncram_28o1:auto_generated.data_a[14]
data_a[15] => altsyncram_28o1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_28o1:auto_generated.address_a[0]
address_a[1] => altsyncram_28o1:auto_generated.address_a[1]
address_a[2] => altsyncram_28o1:auto_generated.address_a[2]
address_a[3] => altsyncram_28o1:auto_generated.address_a[3]
address_a[4] => altsyncram_28o1:auto_generated.address_a[4]
address_a[5] => altsyncram_28o1:auto_generated.address_a[5]
address_a[6] => altsyncram_28o1:auto_generated.address_a[6]
address_a[7] => altsyncram_28o1:auto_generated.address_a[7]
address_a[8] => altsyncram_28o1:auto_generated.address_a[8]
address_b[0] => altsyncram_28o1:auto_generated.address_b[0]
address_b[1] => altsyncram_28o1:auto_generated.address_b[1]
address_b[2] => altsyncram_28o1:auto_generated.address_b[2]
address_b[3] => altsyncram_28o1:auto_generated.address_b[3]
address_b[4] => altsyncram_28o1:auto_generated.address_b[4]
address_b[5] => altsyncram_28o1:auto_generated.address_b[5]
address_b[6] => altsyncram_28o1:auto_generated.address_b[6]
address_b[7] => altsyncram_28o1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_28o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_28o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_28o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_28o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_28o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_28o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_28o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_28o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_28o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_28o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_28o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_28o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_28o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_28o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_28o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_28o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_28o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_28o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_28o1:auto_generated.q_b[17]
q_b[18] <= altsyncram_28o1:auto_generated.q_b[18]
q_b[19] <= altsyncram_28o1:auto_generated.q_b[19]
q_b[20] <= altsyncram_28o1:auto_generated.q_b[20]
q_b[21] <= altsyncram_28o1:auto_generated.q_b[21]
q_b[22] <= altsyncram_28o1:auto_generated.q_b[22]
q_b[23] <= altsyncram_28o1:auto_generated.q_b[23]
q_b[24] <= altsyncram_28o1:auto_generated.q_b[24]
q_b[25] <= altsyncram_28o1:auto_generated.q_b[25]
q_b[26] <= altsyncram_28o1:auto_generated.q_b[26]
q_b[27] <= altsyncram_28o1:auto_generated.q_b[27]
q_b[28] <= altsyncram_28o1:auto_generated.q_b[28]
q_b[29] <= altsyncram_28o1:auto_generated.q_b[29]
q_b[30] <= altsyncram_28o1:auto_generated.q_b[30]
q_b[31] <= altsyncram_28o1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT|subframe_ram:subframe_ram_Unit|altsyncram:altsyncram_component|altsyncram_28o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a0.PORTBDATAOUT1
q_b[17] <= ram_block1a1.PORTBDATAOUT1
q_b[18] <= ram_block1a2.PORTBDATAOUT1
q_b[19] <= ram_block1a3.PORTBDATAOUT1
q_b[20] <= ram_block1a4.PORTBDATAOUT1
q_b[21] <= ram_block1a5.PORTBDATAOUT1
q_b[22] <= ram_block1a6.PORTBDATAOUT1
q_b[23] <= ram_block1a7.PORTBDATAOUT1
q_b[24] <= ram_block1a8.PORTBDATAOUT1
q_b[25] <= ram_block1a9.PORTBDATAOUT1
q_b[26] <= ram_block1a10.PORTBDATAOUT1
q_b[27] <= ram_block1a11.PORTBDATAOUT1
q_b[28] <= ram_block1a12.PORTBDATAOUT1
q_b[29] <= ram_block1a13.PORTBDATAOUT1
q_b[30] <= ram_block1a14.PORTBDATAOUT1
q_b[31] <= ram_block1a15.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT
clock => clock.IN3
reset => reset.IN2
timer => state.OUTPUTSELECT
timer => state.OUTPUTSELECT
timer => state.OUTPUTSELECT
timer => state.OUTPUTSELECT
timer => state.OUTPUTSELECT
timer => state.OUTPUTSELECT
timer => state.OUTPUTSELECT
msec => stage.OUTPUTSELECT
msec => frame_cnt.OUTPUTSELECT
msec => frame_cnt.OUTPUTSELECT
msec => frame_cnt.OUTPUTSELECT
msec => frame_cnt.OUTPUTSELECT
msec => frame_rdy.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_in.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => cc_wr.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => rd_SOUND.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => state.OUTPUTSELECT
msec => frame.DATAA
msec => stage.OUTPUTSELECT
msec => Selector7.IN3
aud1 => aud1.IN1
aud2 => ~NO_FANOUT~
CC_tx <= CC_transmit:CC_transmitUnit.tx
frame_rdy <= frame_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_cnt[0] <= frame_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_cnt[1] <= frame_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_cnt[2] <= frame_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_cnt[3] <= frame_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[0] <= rd_FLIGHT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[1] <= rd_FLIGHT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[2] <= rd_FLIGHT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[3] <= rd_FLIGHT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[4] <= rd_FLIGHT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[5] <= rd_FLIGHT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[6] <= rd_FLIGHT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_FLIGHT[7] <= rd_FLIGHT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLIGHT_out[0] => cc_in.DATAA
FLIGHT_out[1] => cc_in.DATAA
FLIGHT_out[2] => cc_in.DATAA
FLIGHT_out[3] => cc_in.DATAA
FLIGHT_out[4] => cc_in.DATAA
FLIGHT_out[5] => cc_in.DATAA
FLIGHT_out[6] => cc_in.DATAA
FLIGHT_out[7] => cc_in.DATAA
FLIGHT_out[8] => cc_in.DATAA
FLIGHT_out[9] => cc_in.DATAA
FLIGHT_out[10] => cc_in.DATAA
FLIGHT_out[11] => cc_in.DATAA
FLIGHT_out[12] => cc_in.DATAA
FLIGHT_out[13] => cc_in.DATAA
FLIGHT_out[14] => cc_in.DATAA
FLIGHT_out[15] => cc_in.DATAA
FLIGHT_out[16] => cc_in.DATAA
FLIGHT_out[17] => cc_in.DATAA
FLIGHT_out[18] => cc_in.DATAA
FLIGHT_out[19] => cc_in.DATAA
FLIGHT_out[20] => cc_in.DATAA
FLIGHT_out[21] => cc_in.DATAA
FLIGHT_out[22] => cc_in.DATAA
FLIGHT_out[23] => cc_in.DATAA
FLIGHT_out[24] => cc_in.DATAA
FLIGHT_out[25] => cc_in.DATAA
FLIGHT_out[26] => cc_in.DATAA
FLIGHT_out[27] => cc_in.DATAA
FLIGHT_out[28] => cc_in.DATAA
FLIGHT_out[29] => cc_in.DATAA
FLIGHT_out[30] => cc_in.DATAA
FLIGHT_out[31] => cc_in.DATAA


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit
reset => bytes_written[13].IN0
reset => wren.ACLR
reset => word.ACLR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => data[8].ACLR
reset => data[9].ACLR
reset => data[10].ACLR
reset => data[11].ACLR
reset => data[12].ACLR
reset => data[13].ACLR
reset => data[14].ACLR
reset => data[15].ACLR
reset => r_byte[0].ACLR
reset => r_byte[1].ACLR
reset => r_byte[2].ACLR
reset => r_byte[3].ACLR
reset => r_byte[4].ACLR
reset => r_byte[5].ACLR
reset => r_byte[6].ACLR
reset => r_byte[7].ACLR
reset => bit[0].ACLR
reset => bit[1].ACLR
reset => bit[2].ACLR
reset => bit_length[0].ACLR
reset => bit_length[1].ACLR
reset => bit_length[2].ACLR
reset => bit_length[3].ACLR
reset => bit_length[4].ACLR
reset => bit_length[5].ACLR
reset => state~8.DATAIN
rst => bytes_written[13].IN1
rst => wren.OUTPUTSELECT
rst => data[0].OUTPUTSELECT
rst => data[1].OUTPUTSELECT
rst => data[2].OUTPUTSELECT
rst => data[3].OUTPUTSELECT
rst => data[4].OUTPUTSELECT
rst => data[5].OUTPUTSELECT
rst => data[6].OUTPUTSELECT
rst => data[7].OUTPUTSELECT
rst => data[8].OUTPUTSELECT
rst => data[9].OUTPUTSELECT
rst => data[10].OUTPUTSELECT
rst => data[11].OUTPUTSELECT
rst => data[12].OUTPUTSELECT
rst => data[13].OUTPUTSELECT
rst => data[14].OUTPUTSELECT
rst => data[15].OUTPUTSELECT
rst => state.PRE_STOP.OUTPUTSELECT
rst => state.STOP.OUTPUTSELECT
rst => state.SAMPLE.OUTPUTSELECT
rst => state.DATA_BYTE.OUTPUTSELECT
rst => state.IDDLE.OUTPUTSELECT
rst => bit_length[5].ENA
rst => bit_length[4].ENA
rst => bit_length[3].ENA
rst => bit_length[2].ENA
rst => bit_length[1].ENA
rst => bit_length[0].ENA
rst => bit[2].ENA
rst => bit[1].ENA
rst => bit[0].ENA
rst => r_byte[7].ENA
rst => r_byte[6].ENA
rst => r_byte[5].ENA
rst => r_byte[4].ENA
rst => r_byte[3].ENA
rst => r_byte[2].ENA
rst => r_byte[1].ENA
rst => r_byte[0].ENA
rst => word.ENA
clock => clock.IN1
Rx => state.OUTPUTSELECT
Rx => state.OUTPUTSELECT
Rx => bit_length.OUTPUTSELECT
Rx => bit_length.OUTPUTSELECT
Rx => bit_length.OUTPUTSELECT
Rx => bit_length.OUTPUTSELECT
Rx => bit_length.OUTPUTSELECT
Rx => bit_length.OUTPUTSELECT
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => r_byte.DATAB
Rx => Selector8.IN3
Rx => Selector8.IN4
Rx => Selector6.IN1
bytes_written[0] <= bytes_written[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[1] <= bytes_written[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[2] <= bytes_written[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[3] <= bytes_written[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[4] <= bytes_written[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[5] <= bytes_written[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[6] <= bytes_written[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[7] <= bytes_written[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[8] <= bytes_written[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[9] <= bytes_written[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[10] <= bytes_written[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[11] <= bytes_written[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[12] <= bytes_written[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bytes_written[13] <= bytes_written[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
q[0] <= s_Buff4:s_BuffUnit.q
q[1] <= s_Buff4:s_BuffUnit.q
q[2] <= s_Buff4:s_BuffUnit.q
q[3] <= s_Buff4:s_BuffUnit.q
q[4] <= s_Buff4:s_BuffUnit.q
q[5] <= s_Buff4:s_BuffUnit.q
q[6] <= s_Buff4:s_BuffUnit.q
q[7] <= s_Buff4:s_BuffUnit.q
q[8] <= s_Buff4:s_BuffUnit.q
q[9] <= s_Buff4:s_BuffUnit.q
q[10] <= s_Buff4:s_BuffUnit.q
q[11] <= s_Buff4:s_BuffUnit.q
q[12] <= s_Buff4:s_BuffUnit.q
q[13] <= s_Buff4:s_BuffUnit.q
q[14] <= s_Buff4:s_BuffUnit.q
q[15] <= s_Buff4:s_BuffUnit.q
q[16] <= s_Buff4:s_BuffUnit.q
q[17] <= s_Buff4:s_BuffUnit.q
q[18] <= s_Buff4:s_BuffUnit.q
q[19] <= s_Buff4:s_BuffUnit.q
q[20] <= s_Buff4:s_BuffUnit.q
q[21] <= s_Buff4:s_BuffUnit.q
q[22] <= s_Buff4:s_BuffUnit.q
q[23] <= s_Buff4:s_BuffUnit.q
q[24] <= s_Buff4:s_BuffUnit.q
q[25] <= s_Buff4:s_BuffUnit.q
q[26] <= s_Buff4:s_BuffUnit.q
q[27] <= s_Buff4:s_BuffUnit.q
q[28] <= s_Buff4:s_BuffUnit.q
q[29] <= s_Buff4:s_BuffUnit.q
q[30] <= s_Buff4:s_BuffUnit.q
q[31] <= s_Buff4:s_BuffUnit.q


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component
wren_a => altsyncram_lao1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lao1:auto_generated.data_a[0]
data_a[1] => altsyncram_lao1:auto_generated.data_a[1]
data_a[2] => altsyncram_lao1:auto_generated.data_a[2]
data_a[3] => altsyncram_lao1:auto_generated.data_a[3]
data_a[4] => altsyncram_lao1:auto_generated.data_a[4]
data_a[5] => altsyncram_lao1:auto_generated.data_a[5]
data_a[6] => altsyncram_lao1:auto_generated.data_a[6]
data_a[7] => altsyncram_lao1:auto_generated.data_a[7]
data_a[8] => altsyncram_lao1:auto_generated.data_a[8]
data_a[9] => altsyncram_lao1:auto_generated.data_a[9]
data_a[10] => altsyncram_lao1:auto_generated.data_a[10]
data_a[11] => altsyncram_lao1:auto_generated.data_a[11]
data_a[12] => altsyncram_lao1:auto_generated.data_a[12]
data_a[13] => altsyncram_lao1:auto_generated.data_a[13]
data_a[14] => altsyncram_lao1:auto_generated.data_a[14]
data_a[15] => altsyncram_lao1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lao1:auto_generated.address_a[0]
address_a[1] => altsyncram_lao1:auto_generated.address_a[1]
address_a[2] => altsyncram_lao1:auto_generated.address_a[2]
address_a[3] => altsyncram_lao1:auto_generated.address_a[3]
address_a[4] => altsyncram_lao1:auto_generated.address_a[4]
address_a[5] => altsyncram_lao1:auto_generated.address_a[5]
address_a[6] => altsyncram_lao1:auto_generated.address_a[6]
address_a[7] => altsyncram_lao1:auto_generated.address_a[7]
address_a[8] => altsyncram_lao1:auto_generated.address_a[8]
address_a[9] => altsyncram_lao1:auto_generated.address_a[9]
address_b[0] => altsyncram_lao1:auto_generated.address_b[0]
address_b[1] => altsyncram_lao1:auto_generated.address_b[1]
address_b[2] => altsyncram_lao1:auto_generated.address_b[2]
address_b[3] => altsyncram_lao1:auto_generated.address_b[3]
address_b[4] => altsyncram_lao1:auto_generated.address_b[4]
address_b[5] => altsyncram_lao1:auto_generated.address_b[5]
address_b[6] => altsyncram_lao1:auto_generated.address_b[6]
address_b[7] => altsyncram_lao1:auto_generated.address_b[7]
address_b[8] => altsyncram_lao1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lao1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_lao1:auto_generated.q_b[0]
q_b[1] <= altsyncram_lao1:auto_generated.q_b[1]
q_b[2] <= altsyncram_lao1:auto_generated.q_b[2]
q_b[3] <= altsyncram_lao1:auto_generated.q_b[3]
q_b[4] <= altsyncram_lao1:auto_generated.q_b[4]
q_b[5] <= altsyncram_lao1:auto_generated.q_b[5]
q_b[6] <= altsyncram_lao1:auto_generated.q_b[6]
q_b[7] <= altsyncram_lao1:auto_generated.q_b[7]
q_b[8] <= altsyncram_lao1:auto_generated.q_b[8]
q_b[9] <= altsyncram_lao1:auto_generated.q_b[9]
q_b[10] <= altsyncram_lao1:auto_generated.q_b[10]
q_b[11] <= altsyncram_lao1:auto_generated.q_b[11]
q_b[12] <= altsyncram_lao1:auto_generated.q_b[12]
q_b[13] <= altsyncram_lao1:auto_generated.q_b[13]
q_b[14] <= altsyncram_lao1:auto_generated.q_b[14]
q_b[15] <= altsyncram_lao1:auto_generated.q_b[15]
q_b[16] <= altsyncram_lao1:auto_generated.q_b[16]
q_b[17] <= altsyncram_lao1:auto_generated.q_b[17]
q_b[18] <= altsyncram_lao1:auto_generated.q_b[18]
q_b[19] <= altsyncram_lao1:auto_generated.q_b[19]
q_b[20] <= altsyncram_lao1:auto_generated.q_b[20]
q_b[21] <= altsyncram_lao1:auto_generated.q_b[21]
q_b[22] <= altsyncram_lao1:auto_generated.q_b[22]
q_b[23] <= altsyncram_lao1:auto_generated.q_b[23]
q_b[24] <= altsyncram_lao1:auto_generated.q_b[24]
q_b[25] <= altsyncram_lao1:auto_generated.q_b[25]
q_b[26] <= altsyncram_lao1:auto_generated.q_b[26]
q_b[27] <= altsyncram_lao1:auto_generated.q_b[27]
q_b[28] <= altsyncram_lao1:auto_generated.q_b[28]
q_b[29] <= altsyncram_lao1:auto_generated.q_b[29]
q_b[30] <= altsyncram_lao1:auto_generated.q_b[30]
q_b[31] <= altsyncram_lao1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|sound_store4:sound_storeUnit|s_Buff4:s_BuffUnit|altsyncram:altsyncram_component|altsyncram_lao1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a0.PORTBDATAOUT1
q_b[17] <= ram_block1a1.PORTBDATAOUT1
q_b[18] <= ram_block1a2.PORTBDATAOUT1
q_b[19] <= ram_block1a3.PORTBDATAOUT1
q_b[20] <= ram_block1a4.PORTBDATAOUT1
q_b[21] <= ram_block1a5.PORTBDATAOUT1
q_b[22] <= ram_block1a6.PORTBDATAOUT1
q_b[23] <= ram_block1a7.PORTBDATAOUT1
q_b[24] <= ram_block1a8.PORTBDATAOUT1
q_b[25] <= ram_block1a9.PORTBDATAOUT1
q_b[26] <= ram_block1a10.PORTBDATAOUT1
q_b[27] <= ram_block1a11.PORTBDATAOUT1
q_b[28] <= ram_block1a12.PORTBDATAOUT1
q_b[29] <= ram_block1a13.PORTBDATAOUT1
q_b[30] <= ram_block1a14.PORTBDATAOUT1
q_b[31] <= ram_block1a15.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component
wren_a => altsyncram_k8o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k8o1:auto_generated.data_a[0]
data_a[1] => altsyncram_k8o1:auto_generated.data_a[1]
data_a[2] => altsyncram_k8o1:auto_generated.data_a[2]
data_a[3] => altsyncram_k8o1:auto_generated.data_a[3]
data_a[4] => altsyncram_k8o1:auto_generated.data_a[4]
data_a[5] => altsyncram_k8o1:auto_generated.data_a[5]
data_a[6] => altsyncram_k8o1:auto_generated.data_a[6]
data_a[7] => altsyncram_k8o1:auto_generated.data_a[7]
data_a[8] => altsyncram_k8o1:auto_generated.data_a[8]
data_a[9] => altsyncram_k8o1:auto_generated.data_a[9]
data_a[10] => altsyncram_k8o1:auto_generated.data_a[10]
data_a[11] => altsyncram_k8o1:auto_generated.data_a[11]
data_a[12] => altsyncram_k8o1:auto_generated.data_a[12]
data_a[13] => altsyncram_k8o1:auto_generated.data_a[13]
data_a[14] => altsyncram_k8o1:auto_generated.data_a[14]
data_a[15] => altsyncram_k8o1:auto_generated.data_a[15]
data_a[16] => altsyncram_k8o1:auto_generated.data_a[16]
data_a[17] => altsyncram_k8o1:auto_generated.data_a[17]
data_a[18] => altsyncram_k8o1:auto_generated.data_a[18]
data_a[19] => altsyncram_k8o1:auto_generated.data_a[19]
data_a[20] => altsyncram_k8o1:auto_generated.data_a[20]
data_a[21] => altsyncram_k8o1:auto_generated.data_a[21]
data_a[22] => altsyncram_k8o1:auto_generated.data_a[22]
data_a[23] => altsyncram_k8o1:auto_generated.data_a[23]
data_a[24] => altsyncram_k8o1:auto_generated.data_a[24]
data_a[25] => altsyncram_k8o1:auto_generated.data_a[25]
data_a[26] => altsyncram_k8o1:auto_generated.data_a[26]
data_a[27] => altsyncram_k8o1:auto_generated.data_a[27]
data_a[28] => altsyncram_k8o1:auto_generated.data_a[28]
data_a[29] => altsyncram_k8o1:auto_generated.data_a[29]
data_a[30] => altsyncram_k8o1:auto_generated.data_a[30]
data_a[31] => altsyncram_k8o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_k8o1:auto_generated.address_a[0]
address_a[1] => altsyncram_k8o1:auto_generated.address_a[1]
address_a[2] => altsyncram_k8o1:auto_generated.address_a[2]
address_a[3] => altsyncram_k8o1:auto_generated.address_a[3]
address_a[4] => altsyncram_k8o1:auto_generated.address_a[4]
address_a[5] => altsyncram_k8o1:auto_generated.address_a[5]
address_a[6] => altsyncram_k8o1:auto_generated.address_a[6]
address_a[7] => altsyncram_k8o1:auto_generated.address_a[7]
address_a[8] => altsyncram_k8o1:auto_generated.address_a[8]
address_a[9] => altsyncram_k8o1:auto_generated.address_a[9]
address_b[0] => altsyncram_k8o1:auto_generated.address_b[0]
address_b[1] => altsyncram_k8o1:auto_generated.address_b[1]
address_b[2] => altsyncram_k8o1:auto_generated.address_b[2]
address_b[3] => altsyncram_k8o1:auto_generated.address_b[3]
address_b[4] => altsyncram_k8o1:auto_generated.address_b[4]
address_b[5] => altsyncram_k8o1:auto_generated.address_b[5]
address_b[6] => altsyncram_k8o1:auto_generated.address_b[6]
address_b[7] => altsyncram_k8o1:auto_generated.address_b[7]
address_b[8] => altsyncram_k8o1:auto_generated.address_b[8]
address_b[9] => altsyncram_k8o1:auto_generated.address_b[9]
address_b[10] => altsyncram_k8o1:auto_generated.address_b[10]
address_b[11] => altsyncram_k8o1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k8o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_k8o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_k8o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_k8o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_k8o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_k8o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_k8o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_k8o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_k8o1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_ram:CC_ramUnit|altsyncram:altsyncram_component|altsyncram_k8o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
data_a[16] => ram_block1a0.PORTADATAIN2
data_a[17] => ram_block1a1.PORTADATAIN2
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a3.PORTADATAIN2
data_a[20] => ram_block1a4.PORTADATAIN2
data_a[21] => ram_block1a5.PORTADATAIN2
data_a[22] => ram_block1a6.PORTADATAIN2
data_a[23] => ram_block1a7.PORTADATAIN2
data_a[24] => ram_block1a0.PORTADATAIN3
data_a[25] => ram_block1a1.PORTADATAIN3
data_a[26] => ram_block1a2.PORTADATAIN3
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a4.PORTADATAIN3
data_a[29] => ram_block1a5.PORTADATAIN3
data_a[30] => ram_block1a6.PORTADATAIN3
data_a[31] => ram_block1a7.PORTADATAIN3
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => rdaddress[0]~reg0.ACLR
reset => rdaddress[1]~reg0.ACLR
reset => rdaddress[2]~reg0.ACLR
reset => rdaddress[3]~reg0.ACLR
reset => rdaddress[4]~reg0.ACLR
reset => rdaddress[5]~reg0.ACLR
reset => rdaddress[6]~reg0.ACLR
reset => rdaddress[7]~reg0.ACLR
reset => rdaddress[8]~reg0.ACLR
reset => rdaddress[9]~reg0.ACLR
reset => rdaddress[10]~reg0.ACLR
reset => rdaddress[11]~reg0.ACLR
reset => bytes_sent[0].ACLR
reset => bytes_sent[1].ACLR
reset => bytes_sent[2].ACLR
reset => bytes_sent[3].ACLR
reset => bytes_sent[4].ACLR
reset => bytes_sent[5].ACLR
reset => bytes_sent[6].ACLR
reset => bytes_sent[7].ACLR
reset => bytes_sent[8].ACLR
reset => bytes_sent[9].ACLR
reset => bytes_sent[10].ACLR
reset => bytes_sent[11].ACLR
reset => bytes_sent[12].ACLR
reset => BUFF[0].ACLR
reset => BUFF[1].ACLR
reset => BUFF[2].ACLR
reset => BUFF[3].ACLR
reset => BUFF[4].ACLR
reset => BUFF[5].ACLR
reset => BUFF[6].ACLR
reset => BUFF[7].ACLR
reset => BIT[0].ACLR
reset => BIT[1].ACLR
reset => BIT[2].ACLR
reset => tx~reg0.PRESET
reset => state~10.DATAIN
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => rdaddress[0]~reg0.CLK
clock => rdaddress[1]~reg0.CLK
clock => rdaddress[2]~reg0.CLK
clock => rdaddress[3]~reg0.CLK
clock => rdaddress[4]~reg0.CLK
clock => rdaddress[5]~reg0.CLK
clock => rdaddress[6]~reg0.CLK
clock => rdaddress[7]~reg0.CLK
clock => rdaddress[8]~reg0.CLK
clock => rdaddress[9]~reg0.CLK
clock => rdaddress[10]~reg0.CLK
clock => rdaddress[11]~reg0.CLK
clock => bytes_sent[0].CLK
clock => bytes_sent[1].CLK
clock => bytes_sent[2].CLK
clock => bytes_sent[3].CLK
clock => bytes_sent[4].CLK
clock => bytes_sent[5].CLK
clock => bytes_sent[6].CLK
clock => bytes_sent[7].CLK
clock => bytes_sent[8].CLK
clock => bytes_sent[9].CLK
clock => bytes_sent[10].CLK
clock => bytes_sent[11].CLK
clock => bytes_sent[12].CLK
clock => BUFF[0].CLK
clock => BUFF[1].CLK
clock => BUFF[2].CLK
clock => BUFF[3].CLK
clock => BUFF[4].CLK
clock => BUFF[5].CLK
clock => BUFF[6].CLK
clock => BUFF[7].CLK
clock => BIT[0].CLK
clock => BIT[1].CLK
clock => BIT[2].CLK
clock => tx~reg0.CLK
clock => state~8.DATAIN
RDY => Selector46.IN5
RDY => Selector45.IN1
rdaddress[0] <= rdaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[1] <= rdaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[2] <= rdaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[3] <= rdaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[4] <= rdaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[5] <= rdaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[6] <= rdaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[7] <= rdaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[8] <= rdaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[9] <= rdaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[10] <= rdaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[11] <= rdaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => BUFF.DATAA
data[1] => BUFF.DATAA
data[2] => BUFF.DATAA
data[3] => BUFF.DATAA
data[4] => BUFF.DATAA
data[5] => BUFF.DATAA
data[6] => BUFF.DATAA
data[7] => BUFF.DATAA
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


