Analysis & Synthesis report for dcpu
Sun Jan 10 00:30:18 2016
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |dcpu|uart_top:uart_top0|uart_rx:uart_rx|state
 10. State Machine - |dcpu|uart_top:uart_top0|uart_tx:uart_tx|state
 11. State Machine - |dcpu|openmips:openmips0|bus_if:ibus_if|bus_state
 12. State Machine - |dcpu|openmips:openmips0|bus_if:dbus_if|bus_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for Inferred Entity Instance: openmips:openmips0|ex:ex0|lpm_mult:Mult0
 18. lpm_mult Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "bus_top:bus_top0"
 20. Port Connectivity Checks: "flash_top:flash_top0"
 21. Port Connectivity Checks: "uart_top:uart_top0"
 22. Port Connectivity Checks: "openmips:openmips0|bus_if:ibus_if"
 23. Port Connectivity Checks: "openmips:openmips0|expt:expt0"
 24. Port Connectivity Checks: "openmips:openmips0|mem:mem0"
 25. Port Connectivity Checks: "openmips:openmips0|ex:ex0"
 26. Port Connectivity Checks: "openmips:openmips0"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 10 00:30:17 2016         ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; dcpu                                          ;
; Top-level Entity Name              ; dcpu                                          ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 30,123                                        ;
;     Total combinational functions  ; 29,100                                        ;
;     Dedicated logic registers      ; 1,864                                         ;
; Total registers                    ; 1864                                          ;
; Total pins                         ; 125                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 8                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; dcpu               ; dcpu               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/uart_tx.v                     ;
; uart_top.v                       ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/uart_top.v                    ;
; uart_rx.v                        ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/uart_rx.v                     ;
; uart_ctrl.v                      ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/uart_ctrl.v                   ;
; timescale.v                      ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/timescale.v                   ;
; sys64b_reg.v                     ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/sys64b_reg.v                  ;
; regfile.v                        ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/regfile.v                     ;
; pc_reg.v                         ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/pc_reg.v                      ;
; openmips.v                       ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/openmips.v                    ;
; mem_wb.v                         ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/mem_wb.v                      ;
; mem.v                            ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/mem.v                         ;
; if_id.v                          ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/if_id.v                       ;
; id_ex.v                          ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/id_ex.v                       ;
; id.v                             ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/id.v                          ;
; gpio_top.v                       ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/gpio_top.v                    ;
; flash_top.v                      ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/flash_top.v                   ;
; ex_mem.v                         ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/ex_mem.v                      ;
; expt.v                           ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/expt.v                        ;
; ex.v                             ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/ex.v                          ;
; div.v                            ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/div.v                         ;
; defines.v                        ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/defines.v                     ;
; dcpu.v                           ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/dcpu.v                        ;
; ctrl.v                           ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/ctrl.v                        ;
; C8259A.v                         ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/C8259A.v                      ;
; bus_top.v                        ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/bus_top.v                     ;
; bus_slave.v                      ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/bus_slave.v                   ;
; bus_master.v                     ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/bus_master.v                  ;
; bus_if.v                         ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/bus_if.v                      ;
; bus_dec.v                        ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/bus_dec.v                     ;
; bus_ctrl.v                       ; yes             ; User Verilog HDL File        ; C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v                    ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/user/dcpu_1/project/2002/dcpu/db/mult_l8t.tdf               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 30,123 ;
;                                             ;        ;
; Total combinational functions               ; 29100  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 22110  ;
;     -- 3 input functions                    ; 4623   ;
;     -- <=2 input functions                  ; 2367   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 28174  ;
;     -- arithmetic mode                      ; 926    ;
;                                             ;        ;
; Total registers                             ; 1864   ;
;     -- Dedicated logic registers            ; 1864   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 125    ;
; Embedded Multiplier 9-bit elements          ; 8      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 1865   ;
; Total fan-out                               ; 113070 ;
; Average fan-out                             ; 3.64   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; |dcpu                                 ; 29100 (1)         ; 1864 (0)     ; 0           ; 8            ; 0       ; 4         ; 125  ; 0            ; |dcpu                                                                  ;              ;
;    |bus_top:bus_top0|                 ; 31 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|bus_top:bus_top0                                                 ;              ;
;       |bus_ctrl:bus_ctrl0|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|bus_top:bus_top0|bus_ctrl:bus_ctrl0                              ;              ;
;       |bus_dec:bus_dec0|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|bus_top:bus_top0|bus_dec:bus_dec0                                ;              ;
;       |bus_master:bus_master0|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|bus_top:bus_top0|bus_master:bus_master0                          ;              ;
;       |bus_slave:bus_slave0|          ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|bus_top:bus_top0|bus_slave:bus_slave0                            ;              ;
;    |flash_top:flash_top0|             ; 51 (51)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|flash_top:flash_top0                                             ;              ;
;    |gpio_top:gpio_top0|               ; 50 (50)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|gpio_top:gpio_top0                                               ;              ;
;    |openmips:openmips0|               ; 28865 (0)         ; 1682 (0)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |dcpu|openmips:openmips0                                               ;              ;
;       |bus_if:dbus_if|                ; 174 (174)         ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|bus_if:dbus_if                                ;              ;
;       |bus_if:ibus_if|                ; 139 (139)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|bus_if:ibus_if                                ;              ;
;       |ctrl:ctrl0|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|ctrl:ctrl0                                    ;              ;
;       |div:div0|                      ; 267 (267)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|div:div0                                      ;              ;
;       |ex:ex0|                        ; 4657 (4578)       ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |dcpu|openmips:openmips0|ex:ex0                                        ;              ;
;          |lpm_mult:Mult0|             ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |dcpu|openmips:openmips0|ex:ex0|lpm_mult:Mult0                         ;              ;
;             |mult_l8t:auto_generated| ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |dcpu|openmips:openmips0|ex:ex0|lpm_mult:Mult0|mult_l8t:auto_generated ;              ;
;       |ex_mem:ex_mem0|                ; 162 (162)         ; 159 (159)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|ex_mem:ex_mem0                                ;              ;
;       |expt:expt0|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|expt:expt0                                    ;              ;
;       |id:id0|                        ; 21245 (21245)     ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|id:id0                                        ;              ;
;       |id_ex:id_ex0|                  ; 1670 (1670)       ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|id_ex:id_ex0                                  ;              ;
;       |if_id:if_id0|                  ; 65 (65)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|if_id:if_id0                                  ;              ;
;       |mem:mem0|                      ; 284 (284)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|mem:mem0                                      ;              ;
;       |mem_wb:mem_wb0|                ; 38 (38)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|mem_wb:mem_wb0                                ;              ;
;       |pc_reg:pc_reg0|                ; 78 (78)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|pc_reg:pc_reg0                                ;              ;
;       |regfile:regfile1|              ; 80 (80)           ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|openmips:openmips0|regfile:regfile1                              ;              ;
;    |uart_top:uart_top0|               ; 102 (0)           ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|uart_top:uart_top0                                               ;              ;
;       |uart_ctrl:uart_ctrl|           ; 32 (32)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|uart_top:uart_top0|uart_ctrl:uart_ctrl                           ;              ;
;       |uart_rx:uart_rx|               ; 35 (35)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|uart_top:uart_top0|uart_rx:uart_rx                               ;              ;
;       |uart_tx:uart_tx|               ; 35 (35)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dcpu|uart_top:uart_top0|uart_tx:uart_tx                               ;              ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |dcpu|uart_top:uart_top0|uart_rx:uart_rx|state ;
+---------+------------------------------------------------------+
; Name    ; state.1                                              ;
+---------+------------------------------------------------------+
; state.0 ; 0                                                    ;
; state.1 ; 1                                                    ;
+---------+------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |dcpu|uart_top:uart_top0|uart_tx:uart_tx|state ;
+---------+------------------------------------------------------+
; Name    ; state.1                                              ;
+---------+------------------------------------------------------+
; state.0 ; 0                                                    ;
; state.1 ; 1                                                    ;
+---------+------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |dcpu|openmips:openmips0|bus_if:ibus_if|bus_state ;
+---------------+---------------+---------------+-------------------+
; Name          ; bus_state.001 ; bus_state.011 ; bus_state.000     ;
+---------------+---------------+---------------+-------------------+
; bus_state.000 ; 0             ; 0             ; 0                 ;
; bus_state.001 ; 1             ; 0             ; 1                 ;
; bus_state.011 ; 0             ; 1             ; 1                 ;
+---------------+---------------+---------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |dcpu|openmips:openmips0|bus_if:dbus_if|bus_state ;
+---------------+---------------+---------------+-------------------+
; Name          ; bus_state.001 ; bus_state.011 ; bus_state.000     ;
+---------------+---------------+---------------+-------------------+
; bus_state.000 ; 0             ; 0             ; 0                 ;
; bus_state.001 ; 1             ; 0             ; 1                 ;
; bus_state.011 ; 0             ; 1             ; 1                 ;
+---------------+---------------+---------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+------------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                       ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------------+------------------------+
; openmips:openmips0|mem:mem0|dm_addr[31]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[30]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[29]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[0]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_we                    ; openmips:openmips0|mem:mem0|dm_we         ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[1]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[2]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[3]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[4]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[5]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[6]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[7]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[8]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[9]             ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[10]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[11]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[12]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[13]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[14]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[15]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[16]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[17]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[18]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[19]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[20]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[21]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[22]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[23]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[24]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[25]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[26]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[27]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[28]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[29]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[30]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_data_o[31]            ; openmips:openmips0|mem:mem0|dm_data_o[31] ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[2]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[3]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[4]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[5]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[6]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[7]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[8]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[9]               ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[10]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[11]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[12]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[13]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[14]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[15]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[16]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[17]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[18]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[19]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[20]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|mem:mem0|dm_addr[21]              ; openmips:openmips0|mem:mem0|dm_addr[31]   ; yes                    ;
; openmips:openmips0|ex:ex0|exp_no[6]                  ; openmips:openmips0|ex:ex0|WideOr42        ; no                     ;
; openmips:openmips0|ex:ex0|stallreq                   ; openmips:openmips0|ex:ex0|stallreq        ; yes                    ;
; openmips:openmips0|ex:ex0|exp_no[2]                  ; openmips:openmips0|ex:ex0|WideOr42        ; yes                    ;
; openmips:openmips0|ex:ex0|exp_no[3]                  ; openmips:openmips0|ex:ex0|WideOr42        ; no                     ;
; openmips:openmips0|ex:ex0|exp_no[4]                  ; openmips:openmips0|ex:ex0|WideOr42        ; no                     ;
; openmips:openmips0|ex:ex0|exp_no[5]                  ; openmips:openmips0|ex:ex0|WideOr42        ; no                     ;
; openmips:openmips0|ex:ex0|exp_no[0]                  ; openmips:openmips0|ex:ex0|WideOr42        ; no                     ;
; openmips:openmips0|ex:ex0|exp_no[1]                  ; openmips:openmips0|ex:ex0|WideOr42        ; no                     ;
; openmips:openmips0|ex:ex0|exp_no[7]                  ; GND                                       ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[31]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[31]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_fl                     ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_fl                   ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|mem:mem0|mem_exp_fl               ; openmips:openmips0|mem:mem0|Equal0        ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[30]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[30]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[29]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[29]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[2]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[2]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[3]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[3]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[4]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[4]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[5]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|mem:mem0|mem_exp_pc_to_o[5]       ; openmips:openmips0|mem:mem0|Equal0        ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[5]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|mem_exp_pc_to_o[6]       ; openmips:openmips0|mem:mem0|Equal0        ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[6]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[6]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[7]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[7]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[8]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[8]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[9]              ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[9]                ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[10]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[10]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[11]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[11]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[12]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[12]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; openmips:openmips0|mem:mem0|ret_addr[13]             ; openmips:openmips0|mem:mem0|ret_addr[31]  ; yes                    ;
; openmips:openmips0|ex:ex0|jmp_addr[13]               ; openmips:openmips0|ex:ex0|Selector57      ; yes                    ;
; Number of user-specified and inferred latches = 843  ;                                           ;                        ;
+------------------------------------------------------+-------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+--------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                               ;
+--------------------------------------------------------------+------------------------------------------------------------------+
; uart_top:uart_top0|uart_ctrl:uart_ctrl|rd_data[8..31]        ; Stuck at GND due to stuck port data_in                           ;
; gpio_top:gpio_top0|rd_data[16..31]                           ; Stuck at GND due to stuck port data_in                           ;
; openmips:openmips0|expt:expt0|timer_int_o                    ; Stuck at GND due to stuck port data_in                           ;
; uart_top:uart_top0|uart_tx:uart_tx|tx_end                    ; Stuck at GND due to stuck port data_in                           ;
; openmips:openmips0|bus_if:ibus_if|bus_rw                     ; Stuck at GND due to stuck port data_in                           ;
; openmips:openmips0|bus_if:dbus_if|bus_addr[0]                ; Stuck at GND due to stuck port data_in                           ;
; openmips:openmips0|div:div0|state[2]                         ; Stuck at GND due to stuck port data_in                           ;
; openmips:openmips0|bus_if:ibus_if|bus_state~7                ; Lost fanout                                                      ;
; openmips:openmips0|bus_if:dbus_if|bus_state~7                ; Lost fanout                                                      ;
; openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[0..1,4..5] ; Merged with openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[3] ;
; openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[3]         ; Merged with openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[6] ;
; Total Number of Removed Registers = 52                       ;                                                                  ;
+--------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1864  ;
; Number of registers using Synchronous Clear  ; 288   ;
; Number of registers using Synchronous Load   ; 181   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1495  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|gpio_top:gpio_top0|gpio_out[4]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dcpu|flash_top:flash_top0|dat_o[11]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_ctrl:uart_ctrl|tx_data[7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dcpu|gpio_top:gpio_top0|rd_data[9]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dcpu|flash_top:flash_top0|dat_o[6]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_ctrl:uart_ctrl|rx_buf[1]   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |dcpu|flash_top:flash_top0|flash_adr_o[16]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_rx:uart_rx|div_cnt[0]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_rx:uart_rx|div_cnt[1]      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_tx:uart_tx|div_cnt[7]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dcpu|flash_top:flash_top0|dat_o[25]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_ctrl:uart_ctrl|rd_data[7]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_ctrl:uart_ctrl|rd_data[0]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[31][4]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[30][17]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[29][17]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[28][0]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[27][21]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[26][21]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[25][4]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[24][24]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[23][22]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[22][22]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[21][21]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[20][29]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[19][22]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[18][15]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[17][24]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[16][18]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[15][20]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[14][28]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[13][3]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[12][5]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[11][5]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[10][11]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[9][27]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[8][1]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[7][24]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[6][5]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[5][17]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[4][14]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[3][26]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[2][5]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[1][14]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dcpu|openmips:openmips0|regfile:regfile1|regs[0][13]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_rx:uart_rx|bit_cnt[3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |dcpu|uart_top:uart_top0|uart_rx:uart_rx|rx_data[3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |dcpu|flash_top:flash_top0|dat_o[18]                     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |dcpu|openmips:openmips0|div:div0|k[0]                   ;
; 9:1                ; 27 bits   ; 162 LEs       ; 27 LEs               ; 135 LEs                ; Yes        ; |dcpu|openmips:openmips0|div:div0|k[8]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |dcpu|uart_top:uart_top0|uart_tx:uart_tx|bit_cnt[1]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |dcpu|flash_top:flash_top0|flash_adr_o[0]                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |dcpu|openmips:openmips0|div:div0|state[2]               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |dcpu|uart_top:uart_top0|uart_tx:uart_tx|sh_reg[6]       ;
; 11:1               ; 30 bits   ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |dcpu|openmips:openmips0|div:div0|div_n[27]              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |dcpu|flash_top:flash_top0|waitstate[3]                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dcpu|openmips:openmips0|bus_if:dbus_if|bus_addr[0]      ;
; 7:1                ; 56 bits   ; 224 LEs       ; 56 LEs               ; 168 LEs                ; Yes        ; |dcpu|openmips:openmips0|bus_if:dbus_if|bus_wr_data[16]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dcpu|openmips:openmips0|bus_if:ibus_if|bus_req          ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |dcpu|openmips:openmips0|bus_if:ibus_if|bus_addr[18]     ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |dcpu|openmips:openmips0|bus_if:ibus_if|rd_buf[1]        ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |dcpu|openmips:openmips0|bus_if:dbus_if|rd_buf[1]        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |dcpu|openmips:openmips0|pc_reg:pc_reg0|pc[1]            ;
; 8:1                ; 28 bits   ; 140 LEs       ; 84 LEs               ; 56 LEs                 ; Yes        ; |dcpu|openmips:openmips0|pc_reg:pc_reg0|pc[16]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |dcpu|openmips:openmips0|pc_reg:pc_reg0|pc[6]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |dcpu|openmips:openmips0|mem:mem0|mem_exp_pc_to_o        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ctrl:ctrl0|stall[3]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector266              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector321              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector309              ;
; 3:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst[63]             ;
; 3:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst[2]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector5                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector22               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector22               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector22               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector22               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|tot_len[7]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_pos[1]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|reg1_addr_o              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|bus_if:dbus_if|Selector125      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |dcpu|bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[15] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |dcpu|bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[2]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector348              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector117              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector383              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst                 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |dcpu|openmips:openmips0|id:id0|Selector59               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector5                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|Selector22               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|id_ex:id_ex0|ex_pc_o            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector0                ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |dcpu|uart_top:uart_top0|uart_rx:uart_rx|state           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector57               ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector46               ;
; 6:1                ; 96 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; No         ; |dcpu|openmips:openmips0|id:id0|cur_inst[69]             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |dcpu|openmips:openmips0|bus_if:dbus_if|bus_state        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |dcpu|openmips:openmips0|bus_if:ibus_if|bus_state        ;
; 107:1              ; 30 bits   ; 2130 LEs      ; 60 LEs               ; 2070 LEs               ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector691              ;
; 256:1              ; 3 bits    ; 510 LEs       ; 6 LEs                ; 504 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector524              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector34               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|reg_val[26]              ;
; 258:1              ; 2 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector260              ;
; 11:1               ; 13 bits   ; 91 LEs        ; 39 LEs               ; 52 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|reg_val[9]               ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |dcpu|openmips:openmips0|id:id0|tot_len_i[6]             ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |dcpu|openmips:openmips0|id:id0|cur_pos[7]               ;
; 260:1              ; 7 bits    ; 1211 LEs      ; 7 LEs                ; 1204 LEs               ; No         ; |dcpu|openmips:openmips0|ex:ex0|reg_aluop[6]             ;
; 260:1              ; 4 bits    ; 692 LEs       ; 20 LEs               ; 672 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|reg_dest_addr_o[4]       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |dcpu|openmips:openmips0|id:id0|tot_len_i                ;
; 23:1               ; 15 bits   ; 225 LEs       ; 45 LEs               ; 180 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector3                ;
; 29:1               ; 8 bits    ; 152 LEs       ; 16 LEs               ; 136 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector660              ;
; 41:1               ; 32 bits   ; 864 LEs       ; 832 LEs              ; 32 LEs                 ; No         ; |dcpu|openmips:openmips0|id_ex:id_ex0|ex_reg1            ;
; 41:1               ; 32 bits   ; 864 LEs       ; 832 LEs              ; 32 LEs                 ; No         ; |dcpu|openmips:openmips0|id_ex:id_ex0|ex_reg2            ;
; 259:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; No         ; |dcpu|openmips:openmips0|id:id0|Selector35               ;
; 12:1               ; 16 bits   ; 128 LEs       ; 16 LEs               ; 112 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector66               ;
; 30:1               ; 12 bits   ; 240 LEs       ; 24 LEs               ; 216 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector578              ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector233              ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector670              ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector556              ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector334              ;
; 9:1                ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector565              ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector767              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector584              ;
; 64:1               ; 14 bits   ; 588 LEs       ; 56 LEs               ; 532 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector17               ;
; 28:1               ; 8 bits    ; 144 LEs       ; 40 LEs               ; 104 LEs                ; No         ; |dcpu|openmips:openmips0|id:id0|imm[20]                  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector756              ;
; 15:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector768              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|arithres[6]              ;
; 16:1               ; 28 bits   ; 280 LEs       ; 56 LEs               ; 224 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|arithres[28]             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector765              ;
; 38:1               ; 8 bits    ; 200 LEs       ; 40 LEs               ; 160 LEs                ; No         ; |dcpu|openmips:openmips0|id:id0|imm[9]                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|arithres[16]             ;
; 12:1               ; 15 bits   ; 120 LEs       ; 15 LEs               ; 105 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector242              ;
; 13:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector520              ;
; 41:1               ; 2 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; No         ; |dcpu|openmips:openmips0|id:id0|imm[7]                   ;
; 52:1               ; 2 bits    ; 68 LEs        ; 12 LEs               ; 56 LEs                 ; No         ; |dcpu|openmips:openmips0|id:id0|imm[5]                   ;
; 72:1               ; 8 bits    ; 384 LEs       ; 200 LEs              ; 184 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector436              ;
; 72:1               ; 8 bits    ; 384 LEs       ; 200 LEs              ; 184 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector425              ;
; 73:1               ; 4 bits    ; 192 LEs       ; 104 LEs              ; 88 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector444              ;
; 73:1               ; 4 bits    ; 192 LEs       ; 104 LEs              ; 88 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector424              ;
; 74:1               ; 2 bits    ; 98 LEs        ; 52 LEs               ; 46 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector446              ;
; 74:1               ; 2 bits    ; 98 LEs        ; 52 LEs               ; 46 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector420              ;
; 75:1               ; 2 bits    ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; No         ; |dcpu|openmips:openmips0|ex:ex0|Selector448              ;
; 216:1              ; 9 bits    ; 1296 LEs      ; 135 LEs              ; 1161 LEs               ; No         ; |dcpu|openmips:openmips0|ex:ex0|Mux6                     ;
; 217:1              ; 4 bits    ; 576 LEs       ; 60 LEs               ; 516 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Mux10                    ;
; 216:1              ; 2 bits    ; 288 LEs       ; 30 LEs               ; 258 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Mux15                    ;
; 294:1              ; 2 bits    ; 392 LEs       ; 30 LEs               ; 362 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Mux20                    ;
; 234:1              ; 7 bits    ; 1092 LEs      ; 91 LEs               ; 1001 LEs               ; No         ; |dcpu|openmips:openmips0|ex:ex0|Mux24                    ;
; 250:1              ; 4 bits    ; 664 LEs       ; 52 LEs               ; 612 LEs                ; No         ; |dcpu|openmips:openmips0|ex:ex0|Mux16                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: openmips:openmips0|ex:ex0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------+
; Parameter Name                                 ; Value      ; Type                        ;
+------------------------------------------------+------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32         ; Untyped                     ;
; LPM_WIDTHB                                     ; 32         ; Untyped                     ;
; LPM_WIDTHP                                     ; 64         ; Untyped                     ;
; LPM_WIDTHR                                     ; 64         ; Untyped                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                     ;
; LATENCY                                        ; 0          ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                     ;
; USE_EAB                                        ; OFF        ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                     ;
+------------------------------------------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 1                                        ;
; Entity Instance                       ; openmips:openmips0|ex:ex0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                       ;
;     -- LPM_WIDTHB                     ; 32                                       ;
;     -- LPM_WIDTHP                     ; 64                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_top:bus_top0"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; m_as     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_rw     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_data_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m2_get   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m3_get   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_cs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1_cs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2_cs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s6_cs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s7_cs    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flash_top:flash_top0"                                                                                                                     ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; flash_adr_o ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (22 bits) it drives; bit(s) "flash_adr_o[31..22]" have no fanouts ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart_top0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; irq_rx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_tx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "openmips:openmips0|bus_if:ibus_if" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; cpu_data_i ; Input ; Info     ; Stuck at GND                  ;
; cpu_we_i   ; Input ; Info     ; Stuck at GND                  ;
; cpu_sel_i  ; Input ; Info     ; Stuck at VCC                  ;
+------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openmips:openmips0|expt:expt0"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; count_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openmips:openmips0|mem:mem0"                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_we64           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_sel64          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_data_o64       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_flg64          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_exp_retaddr_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openmips:openmips0|ex:ex0"                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; exp_retpc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "openmips:openmips0" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; int_i[5..1] ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:26:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 10 00:03:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dcpu -c dcpu
Info: Found 1 design units, including 1 entities, in source file uart_tx.v
    Info: Found entity 1: uart_tx
Info: Found 1 design units, including 1 entities, in source file uart_top.v
    Info: Found entity 1: uart_top
Info: Found 1 design units, including 1 entities, in source file uart_rx.v
    Info: Found entity 1: uart_rx
Info: Found 1 design units, including 1 entities, in source file uart_ctrl.v
    Info: Found entity 1: uart_ctrl
Info: Found 0 design units, including 0 entities, in source file timescale.v
Info: Found 1 design units, including 1 entities, in source file sys64b_reg.v
    Info: Found entity 1: sys64b_reg
Info: Found 1 design units, including 1 entities, in source file regfile.v
    Info: Found entity 1: regfile
Info: Found 1 design units, including 1 entities, in source file pc_reg.v
    Info: Found entity 1: pc_reg
Info: Found 1 design units, including 1 entities, in source file openmips.v
    Info: Found entity 1: openmips
Info: Found 1 design units, including 1 entities, in source file mem_wb.v
    Info: Found entity 1: mem_wb
Info: Found 1 design units, including 1 entities, in source file mem.v
    Info: Found entity 1: mem
Info: Found 1 design units, including 1 entities, in source file if_id.v
    Info: Found entity 1: if_id
Info: Found 1 design units, including 1 entities, in source file id_ex.v
    Info: Found entity 1: id_ex
Info: Found 1 design units, including 1 entities, in source file id.v
    Info: Found entity 1: id
Info: Found 1 design units, including 1 entities, in source file gpio_top.v
    Info: Found entity 1: gpio_top
Info: Found 1 design units, including 1 entities, in source file flash_top.v
    Info: Found entity 1: flash_top
Info: Found 1 design units, including 1 entities, in source file ex_mem.v
    Info: Found entity 1: ex_mem
Info: Found 1 design units, including 1 entities, in source file expt.v
    Info: Found entity 1: expt
Warning (10463): Verilog HDL Declaration warning at ex.v(127): "iff" is SystemVerilog-2005 keyword
Info: Found 1 design units, including 1 entities, in source file ex.v
    Info: Found entity 1: ex
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: div
Info: Found 0 design units, including 0 entities, in source file defines.v
Warning (10463): Verilog HDL Declaration warning at dcpu.v(36): "int" is SystemVerilog-2005 keyword
Info: Found 1 design units, including 1 entities, in source file dcpu.v
    Info: Found entity 1: dcpu
Info: Found 1 design units, including 1 entities, in source file ctrl.v
    Info: Found entity 1: ctrl
Info: Found 1 design units, including 1 entities, in source file c8259a.v
    Info: Found entity 1: C8259A
Info: Found 1 design units, including 1 entities, in source file bus_top.v
    Info: Found entity 1: bus_top
Info: Found 1 design units, including 1 entities, in source file bus_slave.v
    Info: Found entity 1: bus_slave
Info: Found 1 design units, including 1 entities, in source file bus_master.v
    Info: Found entity 1: bus_master
Info: Found 1 design units, including 1 entities, in source file bus_if.v
    Info: Found entity 1: bus_if
Info: Found 1 design units, including 1 entities, in source file bus_dec.v
    Info: Found entity 1: bus_dec
Info: Found 1 design units, including 1 entities, in source file bus_ctrl.v
    Info: Found entity 1: bus_ctrl
Warning (10236): Verilog HDL Implicit Net warning at openmips.v(303): created implicit net for "flg_start_div_o"
Warning (10037): Verilog HDL or VHDL warning at id.v(752): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(764): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(800): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(812): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(846): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(858): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(893): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(905): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(939): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(951): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(986): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(998): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(1032): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(1044): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(1558): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(1571): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(1820): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(1832): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2059): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2072): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2320): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2333): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2508): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2521): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2736): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2749): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2958): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(2971): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(3145): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(3157): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(4603): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(4615): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(4761): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(4773): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at id.v(6732): conditional expression evaluates to a constant
Info: Elaborating entity "dcpu" for the top level hierarchy
Warning (10858): Verilog HDL warning at dcpu.v(38): object gpio_int used but never assigned
Warning (10858): Verilog HDL warning at dcpu.v(39): object uart_int used but never assigned
Warning (10030): Net "gpio_int" at dcpu.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "uart_int" at dcpu.v(39) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "sdr_dqm_o" at dcpu.v(30) has no driver
Warning (10034): Output port "sdr_ba_o" at dcpu.v(31) has no driver
Warning (10034): Output port "sdr_addr_o" at dcpu.v(32) has no driver
Warning (10034): Output port "sdr_cs_n_o" at dcpu.v(25) has no driver
Warning (10034): Output port "sdr_cke_o" at dcpu.v(26) has no driver
Warning (10034): Output port "sdr_ras_n_o" at dcpu.v(27) has no driver
Warning (10034): Output port "sdr_cas_n_o" at dcpu.v(28) has no driver
Warning (10034): Output port "sdr_we_n_o" at dcpu.v(29) has no driver
Info: Elaborating entity "openmips" for hierarchy "openmips:openmips0"
Info: Elaborating entity "pc_reg" for hierarchy "openmips:openmips0|pc_reg:pc_reg0"
Info: Elaborating entity "if_id" for hierarchy "openmips:openmips0|if_id:if_id0"
Info: Elaborating entity "id" for hierarchy "openmips:openmips0|id:id0"
Warning (10036): Verilog HDL or VHDL warning at id.v(88): object "pre_67" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at id.v(112): object "instvalid" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at id.v(125): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(126): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(127): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(161): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(162): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(163): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(164): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(165): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(166): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(187): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(188): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(189): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(217): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(218): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(241): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(242): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(246): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(247): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(259): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(260): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(264): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(265): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(284): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(285): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(289): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(290): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(296): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(297): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(301): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(302): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(317): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(318): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(322): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(323): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(342): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(343): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(347): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(348): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(364): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(365): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(369): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(370): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(435): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(436): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(440): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(441): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(448): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(449): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(453): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(454): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(465): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(466): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(487): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(488): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(495): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(496): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(515): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(548): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(575): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(601): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(627): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(654): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(681): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(707): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(747): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(759): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(795): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(807): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(841): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(853): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(888): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(900): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(934): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(946): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(981): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(993): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(1027): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(1039): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(1086): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1095): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1128): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1137): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1170): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1179): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1212): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1221): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1254): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1263): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1296): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1305): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1338): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1343): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1527): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1553): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(1566): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(1788): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(1815): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(1827): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(2028): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(2054): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(2067): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(2288): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(2315): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(2328): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(2477): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(2503): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(2516): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(2704): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(2731): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(2744): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(2926): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(2953): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(2966): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3140): truncated value with size 40 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(3152): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3185): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3211): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3235): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3258): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3281): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3304): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3327): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3350): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3373): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3396): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3419): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3442): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3465): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3488): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3511): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3534): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3557): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3580): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(3594): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at id.v(3624): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3656): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3688): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3720): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3752): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3771): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3790): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(3809): truncated value with size 24 to match size of target (16)
Warning (10199): Verilog HDL Case Statement warning at id.v(3841): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(3876): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(3912): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(3947): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(3982): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4018): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4054): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4090): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4126): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4162): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4198): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4234): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4271): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4307): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4342): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4377): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4412): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4433): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4455): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at id.v(4476): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at id.v(4599): truncated value with size 40 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(4611): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(4719): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(4756): truncated value with size 40 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(4768): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at id.v(4859): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(4889): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(4919): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(4949): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(4979): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5009): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5039): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5070): truncated value with size 16 to match size of target (8)
Warning (10272): Verilog HDL Case Statement warning at id.v(4900): case item expression covers a value already covered by a previous case item
Warning (10230): Verilog HDL assignment warning at id.v(5112): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5125): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5163): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5179): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5217): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5229): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5267): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5280): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5318): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5331): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5372): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5385): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5423): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5436): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5476): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(5489): truncated value with size 16 to match size of target (8)
Warning (10272): Verilog HDL Case Statement warning at id.v(5200): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at id.v(5606): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at id.v(5867): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at id.v(6156): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at id.v(6423): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at id.v(6350): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at id.v(6655): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(6680): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(6705): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(6729): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(6760): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at id.v(6783): truncated value with size 16 to match size of target (8)
Warning (10272): Verilog HDL Case Statement warning at id.v(4811): case item expression covers a value already covered by a previous case item
Warning (10230): Verilog HDL assignment warning at id.v(7416): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(7439): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(8052): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(8058): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(8064): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at id.v(8065): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "stallreq", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "cur_inst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "cur_pos", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "tot_len_i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "tot_len", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "flg_cmd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "pre1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "pre2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "pre3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "pre4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "pre_66", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "op1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "regop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "mod", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "rm", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "disp8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "disp32", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable "disp16", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "pre_66" at id.v(175)
Info (10041): Inferred latch for "tot_len[0]" at id.v(175)
Info (10041): Inferred latch for "tot_len[1]" at id.v(175)
Info (10041): Inferred latch for "tot_len[2]" at id.v(175)
Info (10041): Inferred latch for "tot_len[3]" at id.v(175)
Info (10041): Inferred latch for "tot_len[4]" at id.v(175)
Info (10041): Inferred latch for "tot_len[5]" at id.v(175)
Info (10041): Inferred latch for "tot_len[6]" at id.v(175)
Info (10041): Inferred latch for "tot_len[7]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[0]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[1]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[2]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[3]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[4]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[5]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[6]" at id.v(175)
Info (10041): Inferred latch for "tot_len_i[7]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[0]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[1]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[2]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[3]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[4]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[5]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[6]" at id.v(175)
Info (10041): Inferred latch for "cur_pos[7]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[0]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[1]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[2]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[3]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[4]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[5]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[6]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[7]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[8]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[9]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[10]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[11]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[12]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[13]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[14]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[15]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[16]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[17]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[18]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[19]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[20]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[21]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[22]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[23]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[24]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[25]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[26]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[27]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[28]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[29]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[30]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[31]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[32]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[33]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[34]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[35]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[36]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[37]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[38]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[39]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[40]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[41]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[42]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[43]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[44]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[45]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[46]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[47]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[48]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[49]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[50]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[51]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[52]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[53]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[54]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[55]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[56]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[57]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[58]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[59]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[60]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[61]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[62]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[63]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[64]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[65]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[66]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[67]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[68]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[69]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[70]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[71]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[72]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[73]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[74]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[75]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[76]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[77]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[78]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[79]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[80]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[81]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[82]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[83]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[84]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[85]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[86]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[87]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[88]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[89]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[90]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[91]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[92]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[93]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[94]" at id.v(175)
Info (10041): Inferred latch for "cur_inst[95]" at id.v(175)
Info (10041): Inferred latch for "stallreq" at id.v(175)
Info: Elaborating entity "regfile" for hierarchy "openmips:openmips0|regfile:regfile1"
Info: Elaborating entity "id_ex" for hierarchy "openmips:openmips0|id_ex:id_ex0"
Info: Elaborating entity "ex" for hierarchy "openmips:openmips0|ex:ex0"
Warning (10036): Verilog HDL or VHDL warning at ex.v(131): object "idt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ex.v(132): object "gdt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ex.v(133): object "ldt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ex.v(134): object "tr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ex.v(178): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(193): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(194): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(196): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(398): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(418): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(439): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(459): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(479): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(499): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(519): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(520): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(540): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(541): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(561): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(581): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(601): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(621): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(641): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(642): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(662): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(663): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(683): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(684): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(685): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(705): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(706): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(707): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(727): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(747): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(768): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(788): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(808): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(828): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(848): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(849): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(869): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(870): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(890): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(910): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(930): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(950): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(970): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(971): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(991): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(992): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1012): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1013): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1014): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1034): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1035): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1036): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1056): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1076): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1097): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1117): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1137): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1157): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1177): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1178): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1198): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1199): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1219): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1239): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1259): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1279): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1299): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1300): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1320): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1321): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1341): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1342): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1343): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1363): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1364): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1365): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(1388): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1403): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1419): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1440): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1455): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1470): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1500): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1502): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at ex.v(1674): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1670): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1686): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1682): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1698): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1694): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1710): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1706): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1722): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1718): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1734): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1730): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1746): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1742): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1758): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1754): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1770): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1766): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1782): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1778): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1794): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1790): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1806): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1802): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1818): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1814): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1830): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1826): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1842): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1838): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1854): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1850): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1866): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1862): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1878): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1874): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1890): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1886): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1902): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1898): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1914): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1910): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1926): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1922): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1938): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1934): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1950): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1946): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1962): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1958): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1974): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1970): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1986): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1982): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1998): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(1994): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2010): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2006): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2022): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2018): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2034): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2030): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2046): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2042): truncated value with size 32 to match size of target (8)
Warning (10762): Verilog HDL Case Statement warning at ex.v(1668): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at ex.v(2095): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2091): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2107): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2103): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2119): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2115): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2131): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2127): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2143): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2139): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2155): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2151): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2167): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2163): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2179): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2175): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2191): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2187): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2203): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2199): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2215): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2211): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2227): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2223): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2239): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2235): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2251): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2247): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2263): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2259): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2275): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2271): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2287): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2283): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2299): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2295): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2311): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2307): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2323): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2319): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2335): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2331): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2347): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2343): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2359): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2355): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2371): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2367): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2383): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2379): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2395): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2391): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2407): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2403): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2419): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2415): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2431): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2427): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2443): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2439): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2455): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2451): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2467): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2463): truncated value with size 32 to match size of target (8)
Warning (10762): Verilog HDL Case Statement warning at ex.v(2089): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at ex.v(2517): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2513): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2529): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2525): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2541): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2537): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2553): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2549): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2565): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2561): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2577): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2573): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2589): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2585): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2601): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2597): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2613): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2609): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2625): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2621): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2637): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2633): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2649): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2645): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2661): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2657): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2673): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2669): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2685): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2681): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2697): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2693): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2709): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2705): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2721): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2717): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2733): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2729): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2745): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2741): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2757): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2753): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2769): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2765): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2781): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2777): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2793): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2789): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2805): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2801): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2817): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2813): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2829): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2825): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2841): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2837): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2853): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2849): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2865): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2861): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2877): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2873): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2889): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2885): truncated value with size 32 to match size of target (8)
Warning (10762): Verilog HDL Case Statement warning at ex.v(2511): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at ex.v(2940): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2936): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2952): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2948): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2964): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2960): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2976): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2972): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2988): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2984): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3000): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(2996): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3012): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3008): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3024): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3020): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3036): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3032): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3048): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3044): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3060): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3056): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3072): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3068): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3084): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3080): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3096): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3092): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3108): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3104): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3120): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3116): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3132): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3128): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3144): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3140): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3156): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3152): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3168): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3164): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3180): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3176): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3192): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3188): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3204): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3200): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3216): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3212): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3228): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3224): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3240): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3236): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3252): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3248): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3264): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3260): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3276): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3272): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3288): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3284): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3300): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3296): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3312): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3308): truncated value with size 32 to match size of target (8)
Warning (10762): Verilog HDL Case Statement warning at ex.v(2934): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at ex.v(3347): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(3352): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(3357): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(3362): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ex.v(3483): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3496): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ex.v(3497): truncated value with size 32 to match size of target (8)
Warning (10272): Verilog HDL Case Statement warning at ex.v(3435): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at ex.v(3439): case item expression covers a value already covered by a previous case item
Info (10264): Verilog HDL Case Statement information at ex.v(3550): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at ex.v(3598): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "jmpres", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "jmp_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "jmp_fl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "mem_addr_j_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "mem_data_j_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "zf", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "of", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "sf", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "cf", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "pf", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "arithres", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "reg_val", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "reg_fl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "reg_aluop", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "reg_alusel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "reg_dest_addr_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "start_div_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "arithres64", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "div_aluop_t", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "cnt_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "logicout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "moveres", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "mem_data_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "mem_addr_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "ss", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "shiftres", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "sysres", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "ebp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "esp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "ds", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "exp_no", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "expres", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "reg_eflag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "ex_w_reg64_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "div_s_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "div_b_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "stallreq", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "exp_retpc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "wd_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "wreg_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable "wdata_o", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "ex_idt_o" at ex.v(72) has no driver
Warning (10034): Output port "ex_gdt_o" at ex.v(73) has no driver
Warning (10034): Output port "ex_ldt_o" at ex.v(74) has no driver
Warning (10034): Output port "ex_tr_o" at ex.v(75) has no driver
Info (10041): Inferred latch for "wdata_o[0]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[1]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[2]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[3]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[4]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[5]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[6]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[7]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[8]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[9]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[10]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[11]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[12]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[13]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[14]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[15]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[16]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[17]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[18]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[19]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[20]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[21]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[22]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[23]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[24]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[25]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[26]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[27]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[28]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[29]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[30]" at ex.v(222)
Info (10041): Inferred latch for "wdata_o[31]" at ex.v(222)
Info (10041): Inferred latch for "wreg_o" at ex.v(222)
Info (10041): Inferred latch for "wd_o[0]" at ex.v(222)
Info (10041): Inferred latch for "wd_o[1]" at ex.v(222)
Info (10041): Inferred latch for "wd_o[2]" at ex.v(222)
Info (10041): Inferred latch for "wd_o[3]" at ex.v(222)
Info (10041): Inferred latch for "wd_o[4]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[0]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[1]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[2]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[3]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[4]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[5]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[6]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[7]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[8]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[9]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[10]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[11]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[12]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[13]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[14]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[15]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[16]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[17]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[18]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[19]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[20]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[21]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[22]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[23]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[24]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[25]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[26]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[27]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[28]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[29]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[30]" at ex.v(222)
Info (10041): Inferred latch for "exp_retpc[31]" at ex.v(222)
Info (10041): Inferred latch for "stallreq" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[0]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[1]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[2]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[3]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[4]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[5]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[6]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[7]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[8]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[9]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[10]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[11]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[12]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[13]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[14]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[15]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[16]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[17]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[18]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[19]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[20]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[21]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[22]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[23]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[24]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[25]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[26]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[27]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[28]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[29]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[30]" at ex.v(222)
Info (10041): Inferred latch for "div_b_o[31]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[0]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[1]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[2]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[3]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[4]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[5]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[6]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[7]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[8]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[9]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[10]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[11]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[12]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[13]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[14]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[15]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[16]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[17]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[18]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[19]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[20]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[21]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[22]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[23]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[24]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[25]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[26]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[27]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[28]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[29]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[30]" at ex.v(222)
Info (10041): Inferred latch for "div_s_o[31]" at ex.v(222)
Info (10041): Inferred latch for "ex_w_reg64_o" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[0]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[1]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[2]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[3]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[4]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[5]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[6]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[7]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[8]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[9]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[10]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[11]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[12]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[13]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[14]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[15]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[16]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[17]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[18]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[19]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[20]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[21]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[22]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[23]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[24]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[25]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[26]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[27]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[28]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[29]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[30]" at ex.v(222)
Info (10041): Inferred latch for "reg_eflag[31]" at ex.v(222)
Info (10041): Inferred latch for "expres[0]" at ex.v(222)
Info (10041): Inferred latch for "expres[1]" at ex.v(222)
Info (10041): Inferred latch for "expres[2]" at ex.v(222)
Info (10041): Inferred latch for "expres[3]" at ex.v(222)
Info (10041): Inferred latch for "expres[4]" at ex.v(222)
Info (10041): Inferred latch for "expres[5]" at ex.v(222)
Info (10041): Inferred latch for "expres[6]" at ex.v(222)
Info (10041): Inferred latch for "expres[7]" at ex.v(222)
Info (10041): Inferred latch for "expres[8]" at ex.v(222)
Info (10041): Inferred latch for "expres[9]" at ex.v(222)
Info (10041): Inferred latch for "expres[10]" at ex.v(222)
Info (10041): Inferred latch for "expres[11]" at ex.v(222)
Info (10041): Inferred latch for "expres[12]" at ex.v(222)
Info (10041): Inferred latch for "expres[13]" at ex.v(222)
Info (10041): Inferred latch for "expres[14]" at ex.v(222)
Info (10041): Inferred latch for "expres[15]" at ex.v(222)
Info (10041): Inferred latch for "expres[16]" at ex.v(222)
Info (10041): Inferred latch for "expres[17]" at ex.v(222)
Info (10041): Inferred latch for "expres[18]" at ex.v(222)
Info (10041): Inferred latch for "expres[19]" at ex.v(222)
Info (10041): Inferred latch for "expres[20]" at ex.v(222)
Info (10041): Inferred latch for "expres[21]" at ex.v(222)
Info (10041): Inferred latch for "expres[22]" at ex.v(222)
Info (10041): Inferred latch for "expres[23]" at ex.v(222)
Info (10041): Inferred latch for "expres[24]" at ex.v(222)
Info (10041): Inferred latch for "expres[25]" at ex.v(222)
Info (10041): Inferred latch for "expres[26]" at ex.v(222)
Info (10041): Inferred latch for "expres[27]" at ex.v(222)
Info (10041): Inferred latch for "expres[28]" at ex.v(222)
Info (10041): Inferred latch for "expres[29]" at ex.v(222)
Info (10041): Inferred latch for "expres[30]" at ex.v(222)
Info (10041): Inferred latch for "expres[31]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[0]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[1]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[2]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[3]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[4]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[5]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[6]" at ex.v(222)
Info (10041): Inferred latch for "exp_no[7]" at ex.v(222)
Info (10041): Inferred latch for "ds[0]" at ex.v(222)
Info (10041): Inferred latch for "ds[1]" at ex.v(222)
Info (10041): Inferred latch for "ds[2]" at ex.v(222)
Info (10041): Inferred latch for "ds[3]" at ex.v(222)
Info (10041): Inferred latch for "ds[4]" at ex.v(222)
Info (10041): Inferred latch for "ds[5]" at ex.v(222)
Info (10041): Inferred latch for "ds[6]" at ex.v(222)
Info (10041): Inferred latch for "ds[7]" at ex.v(222)
Info (10041): Inferred latch for "ds[8]" at ex.v(222)
Info (10041): Inferred latch for "ds[9]" at ex.v(222)
Info (10041): Inferred latch for "ds[10]" at ex.v(222)
Info (10041): Inferred latch for "ds[11]" at ex.v(222)
Info (10041): Inferred latch for "ds[12]" at ex.v(222)
Info (10041): Inferred latch for "ds[13]" at ex.v(222)
Info (10041): Inferred latch for "ds[14]" at ex.v(222)
Info (10041): Inferred latch for "ds[15]" at ex.v(222)
Info (10041): Inferred latch for "ds[16]" at ex.v(222)
Info (10041): Inferred latch for "ds[17]" at ex.v(222)
Info (10041): Inferred latch for "ds[18]" at ex.v(222)
Info (10041): Inferred latch for "ds[19]" at ex.v(222)
Info (10041): Inferred latch for "ds[20]" at ex.v(222)
Info (10041): Inferred latch for "ds[21]" at ex.v(222)
Info (10041): Inferred latch for "ds[22]" at ex.v(222)
Info (10041): Inferred latch for "ds[23]" at ex.v(222)
Info (10041): Inferred latch for "ds[24]" at ex.v(222)
Info (10041): Inferred latch for "ds[25]" at ex.v(222)
Info (10041): Inferred latch for "ds[26]" at ex.v(222)
Info (10041): Inferred latch for "ds[27]" at ex.v(222)
Info (10041): Inferred latch for "ds[28]" at ex.v(222)
Info (10041): Inferred latch for "ds[29]" at ex.v(222)
Info (10041): Inferred latch for "ds[30]" at ex.v(222)
Info (10041): Inferred latch for "ds[31]" at ex.v(222)
Info (10041): Inferred latch for "sysres[0]" at ex.v(222)
Info (10041): Inferred latch for "sysres[1]" at ex.v(222)
Info (10041): Inferred latch for "sysres[2]" at ex.v(222)
Info (10041): Inferred latch for "sysres[3]" at ex.v(222)
Info (10041): Inferred latch for "sysres[4]" at ex.v(222)
Info (10041): Inferred latch for "sysres[5]" at ex.v(222)
Info (10041): Inferred latch for "sysres[6]" at ex.v(222)
Info (10041): Inferred latch for "sysres[7]" at ex.v(222)
Info (10041): Inferred latch for "sysres[8]" at ex.v(222)
Info (10041): Inferred latch for "sysres[9]" at ex.v(222)
Info (10041): Inferred latch for "sysres[10]" at ex.v(222)
Info (10041): Inferred latch for "sysres[11]" at ex.v(222)
Info (10041): Inferred latch for "sysres[12]" at ex.v(222)
Info (10041): Inferred latch for "sysres[13]" at ex.v(222)
Info (10041): Inferred latch for "sysres[14]" at ex.v(222)
Info (10041): Inferred latch for "sysres[15]" at ex.v(222)
Info (10041): Inferred latch for "sysres[16]" at ex.v(222)
Info (10041): Inferred latch for "sysres[17]" at ex.v(222)
Info (10041): Inferred latch for "sysres[18]" at ex.v(222)
Info (10041): Inferred latch for "sysres[19]" at ex.v(222)
Info (10041): Inferred latch for "sysres[20]" at ex.v(222)
Info (10041): Inferred latch for "sysres[21]" at ex.v(222)
Info (10041): Inferred latch for "sysres[22]" at ex.v(222)
Info (10041): Inferred latch for "sysres[23]" at ex.v(222)
Info (10041): Inferred latch for "sysres[24]" at ex.v(222)
Info (10041): Inferred latch for "sysres[25]" at ex.v(222)
Info (10041): Inferred latch for "sysres[26]" at ex.v(222)
Info (10041): Inferred latch for "sysres[27]" at ex.v(222)
Info (10041): Inferred latch for "sysres[28]" at ex.v(222)
Info (10041): Inferred latch for "sysres[29]" at ex.v(222)
Info (10041): Inferred latch for "sysres[30]" at ex.v(222)
Info (10041): Inferred latch for "sysres[31]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[0]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[1]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[2]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[3]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[4]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[5]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[6]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[7]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[8]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[9]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[10]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[11]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[12]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[13]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[14]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[15]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[16]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[17]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[18]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[19]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[20]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[21]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[22]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[23]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[24]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[25]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[26]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[27]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[28]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[29]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[30]" at ex.v(222)
Info (10041): Inferred latch for "shiftres[31]" at ex.v(222)
Info (10041): Inferred latch for "ss[0]" at ex.v(222)
Info (10041): Inferred latch for "ss[1]" at ex.v(222)
Info (10041): Inferred latch for "ss[2]" at ex.v(222)
Info (10041): Inferred latch for "ss[3]" at ex.v(222)
Info (10041): Inferred latch for "ss[4]" at ex.v(222)
Info (10041): Inferred latch for "ss[5]" at ex.v(222)
Info (10041): Inferred latch for "ss[6]" at ex.v(222)
Info (10041): Inferred latch for "ss[7]" at ex.v(222)
Info (10041): Inferred latch for "ss[8]" at ex.v(222)
Info (10041): Inferred latch for "ss[9]" at ex.v(222)
Info (10041): Inferred latch for "ss[10]" at ex.v(222)
Info (10041): Inferred latch for "ss[11]" at ex.v(222)
Info (10041): Inferred latch for "ss[12]" at ex.v(222)
Info (10041): Inferred latch for "ss[13]" at ex.v(222)
Info (10041): Inferred latch for "ss[14]" at ex.v(222)
Info (10041): Inferred latch for "ss[15]" at ex.v(222)
Info (10041): Inferred latch for "ss[16]" at ex.v(222)
Info (10041): Inferred latch for "ss[17]" at ex.v(222)
Info (10041): Inferred latch for "ss[18]" at ex.v(222)
Info (10041): Inferred latch for "ss[19]" at ex.v(222)
Info (10041): Inferred latch for "ss[20]" at ex.v(222)
Info (10041): Inferred latch for "ss[21]" at ex.v(222)
Info (10041): Inferred latch for "ss[22]" at ex.v(222)
Info (10041): Inferred latch for "ss[23]" at ex.v(222)
Info (10041): Inferred latch for "ss[24]" at ex.v(222)
Info (10041): Inferred latch for "ss[25]" at ex.v(222)
Info (10041): Inferred latch for "ss[26]" at ex.v(222)
Info (10041): Inferred latch for "ss[27]" at ex.v(222)
Info (10041): Inferred latch for "ss[28]" at ex.v(222)
Info (10041): Inferred latch for "ss[29]" at ex.v(222)
Info (10041): Inferred latch for "ss[30]" at ex.v(222)
Info (10041): Inferred latch for "ss[31]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[0]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[1]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[2]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[3]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[4]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[5]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[6]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[7]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[8]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[9]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[10]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[11]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[12]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[13]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[14]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[15]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[16]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[17]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[18]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[19]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[20]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[21]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[22]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[23]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[24]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[25]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[26]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[27]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[28]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[29]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[30]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_o[31]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[0]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[1]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[2]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[3]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[4]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[5]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[6]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[7]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[8]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[9]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[10]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[11]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[12]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[13]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[14]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[15]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[16]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[17]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[18]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[19]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[20]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[21]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[22]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[23]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[24]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[25]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[26]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[27]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[28]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[29]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[30]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_o[31]" at ex.v(222)
Info (10041): Inferred latch for "moveres[0]" at ex.v(222)
Info (10041): Inferred latch for "moveres[1]" at ex.v(222)
Info (10041): Inferred latch for "moveres[2]" at ex.v(222)
Info (10041): Inferred latch for "moveres[3]" at ex.v(222)
Info (10041): Inferred latch for "moveres[4]" at ex.v(222)
Info (10041): Inferred latch for "moveres[5]" at ex.v(222)
Info (10041): Inferred latch for "moveres[6]" at ex.v(222)
Info (10041): Inferred latch for "moveres[7]" at ex.v(222)
Info (10041): Inferred latch for "moveres[8]" at ex.v(222)
Info (10041): Inferred latch for "moveres[9]" at ex.v(222)
Info (10041): Inferred latch for "moveres[10]" at ex.v(222)
Info (10041): Inferred latch for "moveres[11]" at ex.v(222)
Info (10041): Inferred latch for "moveres[12]" at ex.v(222)
Info (10041): Inferred latch for "moveres[13]" at ex.v(222)
Info (10041): Inferred latch for "moveres[14]" at ex.v(222)
Info (10041): Inferred latch for "moveres[15]" at ex.v(222)
Info (10041): Inferred latch for "moveres[16]" at ex.v(222)
Info (10041): Inferred latch for "moveres[17]" at ex.v(222)
Info (10041): Inferred latch for "moveres[18]" at ex.v(222)
Info (10041): Inferred latch for "moveres[19]" at ex.v(222)
Info (10041): Inferred latch for "moveres[20]" at ex.v(222)
Info (10041): Inferred latch for "moveres[21]" at ex.v(222)
Info (10041): Inferred latch for "moveres[22]" at ex.v(222)
Info (10041): Inferred latch for "moveres[23]" at ex.v(222)
Info (10041): Inferred latch for "moveres[24]" at ex.v(222)
Info (10041): Inferred latch for "moveres[25]" at ex.v(222)
Info (10041): Inferred latch for "moveres[26]" at ex.v(222)
Info (10041): Inferred latch for "moveres[27]" at ex.v(222)
Info (10041): Inferred latch for "moveres[28]" at ex.v(222)
Info (10041): Inferred latch for "moveres[29]" at ex.v(222)
Info (10041): Inferred latch for "moveres[30]" at ex.v(222)
Info (10041): Inferred latch for "moveres[31]" at ex.v(222)
Info (10041): Inferred latch for "logicout[0]" at ex.v(222)
Info (10041): Inferred latch for "logicout[1]" at ex.v(222)
Info (10041): Inferred latch for "logicout[2]" at ex.v(222)
Info (10041): Inferred latch for "logicout[3]" at ex.v(222)
Info (10041): Inferred latch for "logicout[4]" at ex.v(222)
Info (10041): Inferred latch for "logicout[5]" at ex.v(222)
Info (10041): Inferred latch for "logicout[6]" at ex.v(222)
Info (10041): Inferred latch for "logicout[7]" at ex.v(222)
Info (10041): Inferred latch for "logicout[8]" at ex.v(222)
Info (10041): Inferred latch for "logicout[9]" at ex.v(222)
Info (10041): Inferred latch for "logicout[10]" at ex.v(222)
Info (10041): Inferred latch for "logicout[11]" at ex.v(222)
Info (10041): Inferred latch for "logicout[12]" at ex.v(222)
Info (10041): Inferred latch for "logicout[13]" at ex.v(222)
Info (10041): Inferred latch for "logicout[14]" at ex.v(222)
Info (10041): Inferred latch for "logicout[15]" at ex.v(222)
Info (10041): Inferred latch for "logicout[16]" at ex.v(222)
Info (10041): Inferred latch for "logicout[17]" at ex.v(222)
Info (10041): Inferred latch for "logicout[18]" at ex.v(222)
Info (10041): Inferred latch for "logicout[19]" at ex.v(222)
Info (10041): Inferred latch for "logicout[20]" at ex.v(222)
Info (10041): Inferred latch for "logicout[21]" at ex.v(222)
Info (10041): Inferred latch for "logicout[22]" at ex.v(222)
Info (10041): Inferred latch for "logicout[23]" at ex.v(222)
Info (10041): Inferred latch for "logicout[24]" at ex.v(222)
Info (10041): Inferred latch for "logicout[25]" at ex.v(222)
Info (10041): Inferred latch for "logicout[26]" at ex.v(222)
Info (10041): Inferred latch for "logicout[27]" at ex.v(222)
Info (10041): Inferred latch for "logicout[28]" at ex.v(222)
Info (10041): Inferred latch for "logicout[29]" at ex.v(222)
Info (10041): Inferred latch for "logicout[30]" at ex.v(222)
Info (10041): Inferred latch for "logicout[31]" at ex.v(222)
Info (10041): Inferred latch for "cnt_o[0]" at ex.v(222)
Info (10041): Inferred latch for "cnt_o[1]" at ex.v(222)
Info (10041): Inferred latch for "div_aluop_t.00011011" at ex.v(222)
Info (10041): Inferred latch for "div_aluop_t.00011010" at ex.v(222)
Info (10041): Inferred latch for "div_aluop_t.00011001" at ex.v(222)
Info (10041): Inferred latch for "div_aluop_t.00000000" at ex.v(222)
Info (10041): Inferred latch for "start_div_o" at ex.v(222)
Info (10041): Inferred latch for "reg_dest_addr_o[0]" at ex.v(222)
Info (10041): Inferred latch for "reg_dest_addr_o[1]" at ex.v(222)
Info (10041): Inferred latch for "reg_dest_addr_o[2]" at ex.v(222)
Info (10041): Inferred latch for "reg_dest_addr_o[3]" at ex.v(222)
Info (10041): Inferred latch for "reg_dest_addr_o[4]" at ex.v(222)
Info (10041): Inferred latch for "reg_alusel[0]" at ex.v(222)
Info (10041): Inferred latch for "reg_alusel[1]" at ex.v(222)
Info (10041): Inferred latch for "reg_alusel[2]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[0]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[1]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[2]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[3]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[4]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[5]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[6]" at ex.v(222)
Info (10041): Inferred latch for "reg_aluop[7]" at ex.v(222)
Info (10041): Inferred latch for "reg_fl" at ex.v(222)
Info (10041): Inferred latch for "reg_val[0]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[1]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[2]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[3]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[4]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[5]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[6]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[7]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[8]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[9]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[10]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[11]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[12]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[13]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[14]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[15]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[16]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[17]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[18]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[19]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[20]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[21]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[22]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[23]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[24]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[25]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[26]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[27]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[28]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[29]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[30]" at ex.v(222)
Info (10041): Inferred latch for "reg_val[31]" at ex.v(222)
Info (10041): Inferred latch for "arithres[0]" at ex.v(222)
Info (10041): Inferred latch for "arithres[1]" at ex.v(222)
Info (10041): Inferred latch for "arithres[2]" at ex.v(222)
Info (10041): Inferred latch for "arithres[3]" at ex.v(222)
Info (10041): Inferred latch for "arithres[4]" at ex.v(222)
Info (10041): Inferred latch for "arithres[5]" at ex.v(222)
Info (10041): Inferred latch for "arithres[6]" at ex.v(222)
Info (10041): Inferred latch for "arithres[7]" at ex.v(222)
Info (10041): Inferred latch for "arithres[8]" at ex.v(222)
Info (10041): Inferred latch for "arithres[9]" at ex.v(222)
Info (10041): Inferred latch for "arithres[10]" at ex.v(222)
Info (10041): Inferred latch for "arithres[11]" at ex.v(222)
Info (10041): Inferred latch for "arithres[12]" at ex.v(222)
Info (10041): Inferred latch for "arithres[13]" at ex.v(222)
Info (10041): Inferred latch for "arithres[14]" at ex.v(222)
Info (10041): Inferred latch for "arithres[15]" at ex.v(222)
Info (10041): Inferred latch for "arithres[16]" at ex.v(222)
Info (10041): Inferred latch for "arithres[17]" at ex.v(222)
Info (10041): Inferred latch for "arithres[18]" at ex.v(222)
Info (10041): Inferred latch for "arithres[19]" at ex.v(222)
Info (10041): Inferred latch for "arithres[20]" at ex.v(222)
Info (10041): Inferred latch for "arithres[21]" at ex.v(222)
Info (10041): Inferred latch for "arithres[22]" at ex.v(222)
Info (10041): Inferred latch for "arithres[23]" at ex.v(222)
Info (10041): Inferred latch for "arithres[24]" at ex.v(222)
Info (10041): Inferred latch for "arithres[25]" at ex.v(222)
Info (10041): Inferred latch for "arithres[26]" at ex.v(222)
Info (10041): Inferred latch for "arithres[27]" at ex.v(222)
Info (10041): Inferred latch for "arithres[28]" at ex.v(222)
Info (10041): Inferred latch for "arithres[29]" at ex.v(222)
Info (10041): Inferred latch for "arithres[30]" at ex.v(222)
Info (10041): Inferred latch for "arithres[31]" at ex.v(222)
Info (10041): Inferred latch for "cf" at ex.v(222)
Info (10041): Inferred latch for "of" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[0]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[1]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[2]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[3]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[4]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[5]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[6]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[7]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[8]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[9]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[10]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[11]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[12]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[13]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[14]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[15]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[16]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[17]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[18]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[19]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[20]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[21]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[22]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[23]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[24]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[25]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[26]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[27]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[28]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[29]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[30]" at ex.v(222)
Info (10041): Inferred latch for "mem_data_j_o[31]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[0]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[1]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[2]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[3]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[4]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[5]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[6]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[7]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[8]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[9]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[10]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[11]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[12]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[13]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[14]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[15]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[16]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[17]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[18]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[19]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[20]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[21]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[22]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[23]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[24]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[25]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[26]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[27]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[28]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[29]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[30]" at ex.v(222)
Info (10041): Inferred latch for "mem_addr_j_o[31]" at ex.v(222)
Info (10041): Inferred latch for "jmp_fl" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[0]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[1]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[2]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[3]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[4]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[5]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[6]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[7]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[8]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[9]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[10]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[11]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[12]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[13]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[14]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[15]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[16]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[17]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[18]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[19]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[20]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[21]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[22]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[23]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[24]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[25]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[26]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[27]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[28]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[29]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[30]" at ex.v(222)
Info (10041): Inferred latch for "jmp_addr[31]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[0]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[1]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[2]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[3]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[4]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[5]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[6]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[7]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[8]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[9]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[10]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[11]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[12]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[13]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[14]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[15]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[16]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[17]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[18]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[19]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[20]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[21]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[22]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[23]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[24]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[25]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[26]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[27]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[28]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[29]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[30]" at ex.v(222)
Info (10041): Inferred latch for "jmpres[31]" at ex.v(222)
Info: Elaborating entity "ex_mem" for hierarchy "openmips:openmips0|ex_mem:ex_mem0"
Info: Elaborating entity "mem" for hierarchy "openmips:openmips0|mem:mem0"
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "wd_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "wreg_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "wdata_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "ret_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "ret_fl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "m_mem_w_reg64_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "temp_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "mem_exp_fl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "mem_exp_pc_to_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_we64", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_sel64", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_ce", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_flg64", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_addr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_data_o64", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "m_mem_tr_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "m_mem_gdt_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "m_mem_idt_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_we", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_sel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "dm_data_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "m_mem_ldt_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable "mem_exp_retaddr_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mem_exp_retaddr_o[0]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[1]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[2]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[3]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[4]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[5]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[6]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[7]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[8]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[9]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[10]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[11]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[12]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[13]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[14]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[15]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[16]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[17]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[18]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[19]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[20]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[21]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[22]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[23]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[24]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[25]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[26]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[27]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[28]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[29]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[30]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_retaddr_o[31]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[0]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[1]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[2]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[3]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[4]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[5]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[6]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[7]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[8]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[9]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[10]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[11]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[12]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[13]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[14]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[15]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[16]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[17]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[18]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[19]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[20]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[21]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[22]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[23]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[24]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[25]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[26]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[27]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[28]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[29]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[30]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[31]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[32]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[33]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[34]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[35]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[36]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[37]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[38]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[39]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[40]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[41]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[42]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[43]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[44]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[45]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[46]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[47]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[48]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[49]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[50]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[51]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[52]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[53]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[54]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[55]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[56]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[57]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[58]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[59]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[60]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[61]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[62]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_ldt_o[63]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[0]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[1]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[2]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[3]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[4]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[5]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[6]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[7]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[8]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[9]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[10]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[11]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[12]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[13]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[14]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[15]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[16]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[17]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[18]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[19]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[20]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[21]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[22]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[23]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[24]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[25]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[26]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[27]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[28]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[29]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[30]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o[31]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel[0]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel[1]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel[2]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel[3]" at mem.v(90)
Info (10041): Inferred latch for "dm_we" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[0]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[1]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[2]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[3]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[4]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[5]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[6]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[7]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[8]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[9]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[10]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[11]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[12]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[13]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[14]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[15]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[16]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[17]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[18]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[19]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[20]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[21]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[22]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[23]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[24]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[25]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[26]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[27]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[28]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[29]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[30]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[31]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[32]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[33]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[34]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[35]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[36]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[37]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[38]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[39]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[40]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[41]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[42]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[43]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[44]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[45]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[46]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[47]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[48]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[49]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[50]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[51]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[52]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[53]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[54]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[55]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[56]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[57]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[58]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[59]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[60]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[61]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[62]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_idt_o[63]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[0]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[1]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[2]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[3]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[4]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[5]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[6]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[7]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[8]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[9]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[10]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[11]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[12]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[13]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[14]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[15]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[16]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[17]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[18]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[19]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[20]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[21]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[22]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[23]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[24]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[25]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[26]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[27]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[28]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[29]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[30]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[31]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[32]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[33]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[34]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[35]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[36]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[37]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[38]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[39]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[40]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[41]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[42]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[43]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[44]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[45]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[46]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[47]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[48]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[49]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[50]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[51]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[52]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[53]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[54]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[55]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[56]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[57]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[58]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[59]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[60]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[61]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[62]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_gdt_o[63]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[0]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[1]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[2]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[3]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[4]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[5]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[6]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[7]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[8]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[9]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[10]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[11]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[12]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[13]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[14]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[15]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[16]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[17]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[18]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[19]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[20]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[21]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[22]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[23]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[24]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[25]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[26]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[27]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[28]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[29]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[30]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[31]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[32]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[33]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[34]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[35]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[36]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[37]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[38]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[39]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[40]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[41]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[42]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[43]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[44]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[45]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[46]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[47]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[48]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[49]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[50]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[51]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[52]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[53]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[54]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[55]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[56]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[57]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[58]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[59]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[60]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[61]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[62]" at mem.v(90)
Info (10041): Inferred latch for "m_mem_tr_o[63]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[0]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[1]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[2]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[3]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[4]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[5]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[6]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[7]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[8]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[9]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[10]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[11]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[12]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[13]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[14]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[15]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[16]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[17]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[18]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[19]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[20]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[21]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[22]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[23]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[24]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[25]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[26]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[27]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[28]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[29]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[30]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[31]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[32]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[33]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[34]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[35]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[36]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[37]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[38]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[39]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[40]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[41]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[42]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[43]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[44]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[45]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[46]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[47]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[48]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[49]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[50]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[51]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[52]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[53]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[54]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[55]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[56]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[57]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[58]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[59]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[60]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[61]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[62]" at mem.v(90)
Info (10041): Inferred latch for "dm_data_o64[63]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[0]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[1]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[2]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[3]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[4]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[5]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[6]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[7]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[8]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[9]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[10]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[11]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[12]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[13]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[14]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[15]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[16]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[17]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[18]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[19]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[20]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[21]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[22]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[23]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[24]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[25]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[26]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[27]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[28]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[29]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[30]" at mem.v(90)
Info (10041): Inferred latch for "dm_addr[31]" at mem.v(90)
Info (10041): Inferred latch for "dm_flg64" at mem.v(90)
Info (10041): Inferred latch for "dm_ce" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[0]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[1]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[2]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[3]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[4]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[5]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[6]" at mem.v(90)
Info (10041): Inferred latch for "dm_sel64[7]" at mem.v(90)
Info (10041): Inferred latch for "dm_we64" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[0]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[1]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[2]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[3]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[4]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[5]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[6]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[7]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[8]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[9]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[10]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[11]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[12]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[13]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[14]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[15]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[16]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[17]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[18]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[19]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[20]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[21]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[22]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[23]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[24]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[25]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[26]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[27]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[28]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[29]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[30]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_pc_to_o[31]" at mem.v(90)
Info (10041): Inferred latch for "mem_exp_fl" at mem.v(90)
Info (10041): Inferred latch for "m_mem_w_reg64_o" at mem.v(90)
Info (10041): Inferred latch for "ret_fl" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[0]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[1]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[2]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[3]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[4]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[5]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[6]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[7]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[8]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[9]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[10]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[11]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[12]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[13]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[14]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[15]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[16]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[17]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[18]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[19]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[20]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[21]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[22]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[23]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[24]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[25]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[26]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[27]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[28]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[29]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[30]" at mem.v(90)
Info (10041): Inferred latch for "ret_addr[31]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[0]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[1]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[2]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[3]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[4]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[5]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[6]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[7]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[8]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[9]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[10]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[11]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[12]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[13]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[14]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[15]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[16]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[17]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[18]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[19]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[20]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[21]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[22]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[23]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[24]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[25]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[26]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[27]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[28]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[29]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[30]" at mem.v(90)
Info (10041): Inferred latch for "wdata_o[31]" at mem.v(90)
Info (10041): Inferred latch for "wreg_o" at mem.v(90)
Info (10041): Inferred latch for "wd_o[0]" at mem.v(90)
Info (10041): Inferred latch for "wd_o[1]" at mem.v(90)
Info (10041): Inferred latch for "wd_o[2]" at mem.v(90)
Info (10041): Inferred latch for "wd_o[3]" at mem.v(90)
Info (10041): Inferred latch for "wd_o[4]" at mem.v(90)
Info: Elaborating entity "mem_wb" for hierarchy "openmips:openmips0|mem_wb:mem_wb0"
Info: Elaborating entity "ctrl" for hierarchy "openmips:openmips0|ctrl:ctrl0"
Info: Elaborating entity "div" for hierarchy "openmips:openmips0|div:div0"
Warning (10230): Verilog HDL assignment warning at div.v(60): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at div.v(80): truncated value with size 64 to match size of target (32)
Info: Elaborating entity "sys64b_reg" for hierarchy "openmips:openmips0|sys64b_reg:sys64b_reg0"
Info: Elaborating entity "expt" for hierarchy "openmips:openmips0|expt:expt0"
Warning (10036): Verilog HDL or VHDL warning at expt.v(23): object "compare_o" assigned a value but never read
Info: Elaborating entity "C8259A" for hierarchy "openmips:openmips0|C8259A:C8259A0"
Warning (10230): Verilog HDL assignment warning at C8259A.v(17): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "bus_if" for hierarchy "openmips:openmips0|bus_if:dbus_if"
Warning (10240): Verilog HDL Always Construct warning at bus_if.v(103): inferring latch(es) for variable "cpu_data_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "cpu_data_o[0]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[1]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[2]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[3]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[4]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[5]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[6]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[7]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[8]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[9]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[10]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[11]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[12]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[13]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[14]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[15]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[16]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[17]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[18]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[19]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[20]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[21]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[22]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[23]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[24]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[25]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[26]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[27]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[28]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[29]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[30]" at bus_if.v(107)
Info (10041): Inferred latch for "cpu_data_o[31]" at bus_if.v(107)
Info: Elaborating entity "gpio_top" for hierarchy "gpio_top:gpio_top0"
Info: Elaborating entity "uart_top" for hierarchy "uart_top:uart_top0"
Info: Elaborating entity "uart_ctrl" for hierarchy "uart_top:uart_top0|uart_ctrl:uart_ctrl"
Info: Elaborating entity "uart_tx" for hierarchy "uart_top:uart_top0|uart_tx:uart_tx"
Warning (10230): Verilog HDL assignment warning at uart_tx.v(35): truncated value with size 32 to match size of target (8)
Warning (10272): Verilog HDL Case Statement warning at uart_tx.v(62): case item expression covers a value already covered by a previous case item
Info (10264): Verilog HDL Case Statement information at uart_tx.v(56): all case item expressions in this case statement are onehot
Info: Elaborating entity "uart_rx" for hierarchy "uart_top:uart_top0|uart_rx:uart_rx"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(33): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "flash_top" for hierarchy "flash_top:flash_top0"
Warning (10036): Verilog HDL or VHDL warning at flash_top.v(26): object "wr" assigned a value but never read
Info: Elaborating entity "bus_top" for hierarchy "bus_top:bus_top0"
Info: Elaborating entity "bus_dec" for hierarchy "bus_top:bus_top0|bus_dec:bus_dec0"
Info: Elaborating entity "bus_ctrl" for hierarchy "bus_top:bus_top0|bus_ctrl:bus_ctrl0"
Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(36): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(40): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(52): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(57): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(59): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(61): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(63): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(69): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(71): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(73): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(75): truncated value with size 2 to match size of target (1)
Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(79): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(91): case item expression never matches the case expression
Info: Elaborating entity "bus_master" for hierarchy "bus_top:bus_top0|bus_master:bus_master0"
Info: Elaborating entity "bus_slave" for hierarchy "bus_top:bus_top0|bus_slave:bus_slave0"
Warning (10240): Verilog HDL Always Construct warning at bus_slave.v(42): inferring latch(es) for variable "s_data_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "s_data_o[0]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[1]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[2]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[3]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[4]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[5]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[6]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[7]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[8]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[9]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[10]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[11]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[12]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[13]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[14]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[15]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[16]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[17]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[18]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[19]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[20]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[21]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[22]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[23]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[24]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[25]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[26]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[27]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[28]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[29]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[30]" at bus_slave.v(45)
Info (10041): Inferred latch for "s_data_o[31]" at bus_slave.v(45)
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[0]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[1]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[2]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[3]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[4]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[5]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[6]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[7]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[8]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[9]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[10]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[11]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[12]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[13]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[14]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[15]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[16]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[17]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[18]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[19]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[20]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[21]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[22]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[23]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[24]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[25]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[26]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[27]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[28]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[29]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[30]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[31]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[31]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[30]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[29]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[28]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[27]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[25]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[26]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[24]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[23]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[21]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[22]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[20]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[19]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[17]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[18]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[16]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[15]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[13]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[14]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[12]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[11]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[9]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[10]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[8]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[7]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[5]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[6]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[4]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[3]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[1]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[2]" is permanently enabled
Warning: LATCH primitive "bus_top:bus_top0|bus_slave:bus_slave0|s_data_o[0]" is permanently enabled
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "openmips:openmips0|ex:ex0|Mult0"
Info: Elaborated megafunction instantiation "openmips:openmips0|ex:ex0|lpm_mult:Mult0"
Info: Instantiated megafunction "openmips:openmips0|ex:ex0|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info: Found entity 1: mult_l8t
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 222 buffer(s)
    Info: Ignored 222 SOFT buffer(s)
Warning: The following bidir pins have no drivers
    Warning: Bidir "sdr_dq_io[0]" has no driver
    Warning: Bidir "sdr_dq_io[1]" has no driver
    Warning: Bidir "sdr_dq_io[2]" has no driver
    Warning: Bidir "sdr_dq_io[3]" has no driver
    Warning: Bidir "sdr_dq_io[4]" has no driver
    Warning: Bidir "sdr_dq_io[5]" has no driver
    Warning: Bidir "sdr_dq_io[6]" has no driver
    Warning: Bidir "sdr_dq_io[7]" has no driver
    Warning: Bidir "sdr_dq_io[8]" has no driver
    Warning: Bidir "sdr_dq_io[9]" has no driver
    Warning: Bidir "sdr_dq_io[10]" has no driver
    Warning: Bidir "sdr_dq_io[11]" has no driver
    Warning: Bidir "sdr_dq_io[12]" has no driver
    Warning: Bidir "sdr_dq_io[13]" has no driver
    Warning: Bidir "sdr_dq_io[14]" has no driver
    Warning: Bidir "sdr_dq_io[15]" has no driver
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "openmips:openmips0|ex:ex0|exp_no[5]" merged with LATCH primitive "openmips:openmips0|ex:ex0|exp_no[6]"
    Info: Duplicate LATCH primitive "openmips:openmips0|ex:ex0|exp_no[4]" merged with LATCH primitive "openmips:openmips0|ex:ex0|exp_no[6]"
    Info: Duplicate LATCH primitive "openmips:openmips0|ex:ex0|exp_no[3]" merged with LATCH primitive "openmips:openmips0|ex:ex0|exp_no[6]"
    Info: Duplicate LATCH primitive "openmips:openmips0|ex:ex0|exp_no[1]" merged with LATCH primitive "openmips:openmips0|ex:ex0|exp_no[6]"
    Info: Duplicate LATCH primitive "openmips:openmips0|ex:ex0|exp_no[0]" merged with LATCH primitive "openmips:openmips0|ex:ex0|exp_no[6]"
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_we has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_data_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|mem:mem0|dm_addr[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[4]
Warning: Latch openmips:openmips0|ex:ex0|exp_no[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[0]
    Warning: Ports ENA and CLR on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|stallreq has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|exp_no[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[0]
    Warning: Ports ENA and PRE on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmp_fl has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|mem:mem0|ret_fl has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|mem_exp_fl has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[6]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|mem:mem0|mem_exp_pc_to_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[6]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|mem_exp_pc_to_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_exp_no_o[4]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_j_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_data_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|mem_addr_j_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|id:id0|tot_len_i[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[4]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[4]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[85] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_pos[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[0]
Warning: Latch openmips:openmips0|id:id0|cur_pos[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[1]
Warning: Latch openmips:openmips0|id:id0|cur_pos[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_pos[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_pos[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_pos[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_pos[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_pos[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[80] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[87] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[86] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[84] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[83] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[82] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[81] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[93] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[88] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[95] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[94] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[92] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[91] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[90] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[89] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[77] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[72] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[79] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[78] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[76] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[75] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[74] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[73] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[64] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[65] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[66] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[67] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[68] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[69] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[70] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[71] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[3]
Warning: Latch openmips:openmips0|id:id0|pre_66 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|cur_inst[93]
Warning: Latch openmips:openmips0|id:id0|cur_inst[61] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[1]
Warning: Latch openmips:openmips0|id:id0|tot_len_i[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[0]
Warning: Latch openmips:openmips0|id:id0|cur_inst[59] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[60] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_fl has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_aluop[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_dest_addr_o[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[0]
Warning: Latch openmips:openmips0|ex:ex0|reg_dest_addr_o[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_dest_addr_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_dest_addr_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|reg_dest_addr_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|id:id0|cur_inst[51] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|start_div_o has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|id:id0|cur_inst[63] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[55] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[47] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[39] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|id:id0|cur_inst[62] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[54] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[46] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[38] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|id:id0|cur_inst[53] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[45] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[37] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|id:id0|cur_inst[52] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[44] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[36] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|id:id0|cur_inst[43] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[35] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|id:id0|cur_inst[58] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[50] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[42] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[34] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|id:id0|cur_inst[57] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[49] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[41] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[33] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|id:id0|cur_inst[56] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[48] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[40] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[32] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[6]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_val[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|bus_if:ibus_if|cpu_data_o[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:ibus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|div_aluop_t.00011001_14134 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[0]
Warning: Latch openmips:openmips0|ex:ex0|div_aluop_t.00011010_14128 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[0]
Warning: Latch openmips:openmips0|ex:ex0|div_aluop_t.00011011_14122 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|reg_eflag[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|logicout[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|sysres[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|expres[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|id:id0|cur_inst[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|moveres[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|id:id0|cur_inst[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|id:id0|cur_inst[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|moveres[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|id:id0|cur_inst[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|moveres[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|id:id0|cur_inst[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|id:id0|cur_inst[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|id:id0|cur_inst[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|id:id0|cur_inst[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|expres[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|expres[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|expres[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|expres[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|expres[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|expres[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|expres[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|arithres[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|sysres[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[4]
Warning: Latch openmips:openmips0|ex:ex0|expres[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|moveres[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|arithres[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|logicout[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|moveres[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|logicout[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|moveres[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|arithres[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|moveres[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|logicout[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|arithres[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|moveres[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|arithres[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|div:div0|state[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|bus_if:dbus_if|cpu_data_o[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|bus_if:dbus_if|bus_state.011
Warning: Latch openmips:openmips0|ex:ex0|moveres[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|logicout[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[5]
Warning: Latch openmips:openmips0|ex:ex0|shiftres[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|jmpres[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[3]
Warning: Latch openmips:openmips0|ex:ex0|arithres[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[1]
Warning: Latch openmips:openmips0|ex:ex0|expres[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[2]
Warning: Latch openmips:openmips0|ex:ex0|sysres[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Latch openmips:openmips0|id:id0|cur_inst[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|id:id0|cur_inst[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id:id0|tot_len_i[2]
Warning: Latch openmips:openmips0|mem:mem0|ret_addr[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|ex_mem:ex_mem0|ex_mem_aluop_o[1]
Warning: Latch openmips:openmips0|ex:ex0|jmp_addr[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal openmips:openmips0|id_ex:id_ex0|ex_aluop[7]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "flash_we_o" is stuck at VCC
    Warning (13410): Pin "flash_oe_o" is stuck at GND
    Warning (13410): Pin "sdr_cs_n_o" is stuck at GND
    Warning (13410): Pin "sdr_cke_o" is stuck at GND
    Warning (13410): Pin "sdr_ras_n_o" is stuck at GND
    Warning (13410): Pin "sdr_cas_n_o" is stuck at GND
    Warning (13410): Pin "sdr_we_n_o" is stuck at GND
    Warning (13410): Pin "sdr_dqm_o[0]" is stuck at GND
    Warning (13410): Pin "sdr_dqm_o[1]" is stuck at GND
    Warning (13410): Pin "sdr_ba_o[0]" is stuck at GND
    Warning (13410): Pin "sdr_ba_o[1]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[0]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[1]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[2]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[3]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[4]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[5]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[6]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[7]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[8]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[9]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[10]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[11]" is stuck at GND
    Warning (13410): Pin "sdr_addr_o[12]" is stuck at GND
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "openmips:openmips0|bus_if:ibus_if|bus_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "openmips:openmips0|bus_if:dbus_if|bus_state~7" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/user/dcpu_1/project/2002/dcpu/dcpu.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 30305 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 82 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 30172 logic cells
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2232 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Sun Jan 10 00:30:18 2016
    Info: Elapsed time: 00:26:35
    Info: Total CPU time (on all processors): 00:26:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/user/dcpu_1/project/2002/dcpu/dcpu.map.smsg.


