Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 29 18:14:38 2022
| Host         : DESKTOP-S66I69I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ES_DCMotor_Main_timing_summary_routed.rpt -pb ES_DCMotor_Main_timing_summary_routed.pb -rpx ES_DCMotor_Main_timing_summary_routed.rpx -warn_on_violation
| Design       : ES_DCMotor_Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.170        0.000                      0                  226        0.187        0.000                      0                  226        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.170        0.000                      0                  226        0.187        0.000                      0                  226        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 MainProcess.value_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 3.594ns (52.712%)  route 3.224ns (47.288%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.707     5.310    CLK100MHz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  MainProcess.value_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  MainProcess.value_1_reg[0]/Q
                         net (fo=3, routed)           0.732     6.498    MainProcess.value_1_reg[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.124     6.622 r  MainProcess.diff[3]_i_6/O
                         net (fo=1, routed)           0.000     6.622    MainProcess.diff[3]_i_6_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.135 r  MainProcess.diff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    MainProcess.diff_reg[3]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.458 f  MainProcess.diff_reg[7]_i_2/O[1]
                         net (fo=4, routed)           0.467     7.925    LED2[5]
    SLICE_X4Y77          LUT1 (Prop_lut1_I0_O)        0.306     8.231 r  MainProcess.diff[8]_i_6/O
                         net (fo=1, routed)           0.000     8.231    MainProcess.diff[8]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.763 r  MainProcess.diff_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.763    MainProcess.diff_reg[8]_i_2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.985 r  MainProcess.diff_reg[12]_i_2/O[0]
                         net (fo=3, routed)           0.968     9.953    diff1[9]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.327    10.280 r  MainProcess.diff[9]_i_1/O
                         net (fo=2, routed)           0.506    10.787    R[9]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.326    11.113 r  PWM_i_14/O
                         net (fo=1, routed)           0.550    11.663    PWM_i_14_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.128 r  PWM_reg_i_2/CO[1]
                         net (fo=1, routed)           0.000    12.128    leqOp
    SLICE_X5Y76          FDRE                                         r  PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  PWM_reg/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.046    15.297    PWM_reg
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.720ns (28.863%)  route 4.239ns (71.137%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.046    11.275    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.009    CLK100MHz_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    MainProcess.pwmCt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.720ns (28.863%)  route 4.239ns (71.137%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.046    11.275    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.009    CLK100MHz_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    MainProcess.pwmCt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.720ns (28.863%)  route 4.239ns (71.137%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.046    11.275    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.009    CLK100MHz_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    MainProcess.pwmCt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.720ns (28.863%)  route 4.239ns (71.137%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.046    11.275    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.586    15.009    CLK100MHz_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  MainProcess.pwmCt_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    MainProcess.pwmCt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.720ns (28.949%)  route 4.221ns (71.051%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.028    11.257    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[4]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.710    MainProcess.pwmCt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.720ns (28.949%)  route 4.221ns (71.051%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.028    11.257    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.710    MainProcess.pwmCt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.720ns (28.949%)  route 4.221ns (71.051%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.028    11.257    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.710    MainProcess.pwmCt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.720ns (28.949%)  route 4.221ns (71.051%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.028    11.257    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  MainProcess.pwmCt_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    14.710    MainProcess.pwmCt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 MainProcess.clockCt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 1.720ns (29.663%)  route 4.078ns (70.337%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.713     5.316    CLK100MHz_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  MainProcess.clockCt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MainProcess.clockCt_reg[3]/Q
                         net (fo=3, routed)           0.824     6.596    MainProcess.clockCt_reg[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.720 r  PWM_i_57/O
                         net (fo=1, routed)           0.000     6.720    PWM_i_57_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.270 r  PWM_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.270    PWM_reg_i_36_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.384    PWM_reg_i_17_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    PWM_reg_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.612 r  PWM_reg_i_1/CO[3]
                         net (fo=66, routed)          1.632     9.244    PWM_reg_i_1_n_0
    SLICE_X7Y76          LUT3 (Prop_lut3_I1_O)        0.124     9.368 r  MainProcess.pwmCt[0]_i_5/O
                         net (fo=1, routed)           0.737    10.105    MainProcess.pwmCt[0]_i_5_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.124    10.229 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.885    11.114    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  MainProcess.pwmCt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.593    15.016    CLK100MHz_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  MainProcess.pwmCt_reg[24]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y81          FDRE (Setup_fdre_C_R)       -0.524    14.715    MainProcess.pwmCt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  3.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MainProcess.diff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.597     1.516    CLK100MHz_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  MainProcess.diff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  MainProcess.diff_reg[3]/Q
                         net (fo=1, routed)           0.116     1.773    diff[3]
    SLICE_X1Y81          FDRE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.033    CLK100MHz_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  LED_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.070     1.586    LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MainProcess.diff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  MainProcess.diff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  MainProcess.diff_reg[8]/Q
                         net (fo=1, routed)           0.110     1.784    diff[8]
    SLICE_X2Y73          FDRE                                         r  LED_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  LED_reg[8]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.063     1.587    LED_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MainProcess.diff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  MainProcess.diff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  MainProcess.diff_reg[6]/Q
                         net (fo=1, routed)           0.110     1.784    diff[6]
    SLICE_X2Y73          FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  LED_reg[6]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.059     1.583    LED_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MainProcess.diff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  MainProcess.diff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  MainProcess.diff_reg[7]/Q
                         net (fo=1, routed)           0.110     1.784    diff[7]
    SLICE_X2Y73          FDRE                                         r  LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  LED_reg[7]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.052     1.576    LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MainProcess.value_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.value_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.514    CLK100MHz_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  MainProcess.value_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MainProcess.value_1_reg[12]/Q
                         net (fo=3, routed)           0.079     1.734    MainProcess.value_1_reg[12]
    SLICE_X5Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.858 r  MainProcess.value_1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.858    MainProcess.value_1_reg[12]_i_1_n_6
    SLICE_X5Y80          FDRE                                         r  MainProcess.value_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     2.029    CLK100MHz_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  MainProcess.value_1_reg[13]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    MainProcess.value_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MainProcess.value_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.value_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    CLK100MHz_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  MainProcess.value_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  MainProcess.value_1_reg[8]/Q
                         net (fo=3, routed)           0.079     1.733    MainProcess.value_1_reg[8]
    SLICE_X5Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.857 r  MainProcess.value_1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.857    MainProcess.value_1_reg[8]_i_1_n_6
    SLICE_X5Y79          FDRE                                         r  MainProcess.value_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.028    CLK100MHz_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  MainProcess.value_1_reg[9]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    MainProcess.value_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MainProcess.value_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.value_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    CLK100MHz_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  MainProcess.value_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  MainProcess.value_2_reg[4]/Q
                         net (fo=4, routed)           0.079     1.734    MainProcess.value_2_reg[4]
    SLICE_X3Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.858 r  MainProcess.value_2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.858    MainProcess.value_2_reg[4]_i_1_n_6
    SLICE_X3Y78          FDRE                                         r  MainProcess.value_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    CLK100MHz_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  MainProcess.value_2_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    MainProcess.value_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MainProcess.value_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.value_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.512    CLK100MHz_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  MainProcess.value_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  MainProcess.value_1_reg[4]/Q
                         net (fo=3, routed)           0.079     1.733    MainProcess.value_1_reg[4]
    SLICE_X5Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.857 r  MainProcess.value_1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.857    MainProcess.value_1_reg[4]_i_1_n_6
    SLICE_X5Y78          FDRE                                         r  MainProcess.value_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  MainProcess.value_1_reg[5]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    MainProcess.value_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MainProcess.value_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.value_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.515    CLK100MHz_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  MainProcess.value_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  MainProcess.value_2_reg[12]/Q
                         net (fo=4, routed)           0.079     1.736    MainProcess.value_2_reg[12]
    SLICE_X3Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.860 r  MainProcess.value_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.860    MainProcess.value_2_reg[12]_i_1_n_6
    SLICE_X3Y80          FDRE                                         r  MainProcess.value_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.032    CLK100MHz_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  MainProcess.value_2_reg[13]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    MainProcess.value_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MainProcess.value_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.value_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.514    CLK100MHz_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  MainProcess.value_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MainProcess.value_2_reg[8]/Q
                         net (fo=4, routed)           0.079     1.735    MainProcess.value_2_reg[8]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.859 r  MainProcess.value_2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.859    MainProcess.value_2_reg[8]_i_1_n_6
    SLICE_X3Y79          FDRE                                         r  MainProcess.value_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    CLK100MHz_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  MainProcess.value_2_reg[9]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    MainProcess.value_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     Brake_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     Dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     Dir_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     MainProcess.clockCt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     MainProcess.clockCt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     MainProcess.clockCt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     MainProcess.clockCt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     MainProcess.clockCt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     MainProcess.pwmCt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     MainProcess.pwmCt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     MainProcess.pwmCt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     MainProcess.pwmCt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     PWM_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     MainProcess.clockCt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74     MainProcess.diff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74     MainProcess.diff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75     MainProcess.diff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     MainProcess.clockCt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     MainProcess.clockCt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     MainProcess.clockCt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     MainProcess.clockCt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     LED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     LED_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     MainProcess.clockCt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     MainProcess.clockCt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     MainProcess.clockCt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     MainProcess.clockCt_reg[19]/C



