|FSS_top_level
KEY[0] => inv_KEY[0].IN1
KEY[1] => inv_KEY[1].IN1
KEY[2] => inv_KEY[2].IN1
KEY[3] => inv_KEY[3].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN2
HEX0[0] << FiniteStateSample:fsm_inst.HEX3y
HEX0[1] << FiniteStateSample:fsm_inst.HEX3y
HEX0[2] << FiniteStateSample:fsm_inst.HEX3y
HEX0[3] << FiniteStateSample:fsm_inst.HEX3y
HEX0[4] << FiniteStateSample:fsm_inst.HEX3y
HEX0[5] << FiniteStateSample:fsm_inst.HEX3y
HEX0[6] << FiniteStateSample:fsm_inst.HEX3y
HEX1[0] << FiniteStateSample:fsm_inst.HEX4y
HEX1[1] << FiniteStateSample:fsm_inst.HEX4y
HEX1[2] << FiniteStateSample:fsm_inst.HEX4y
HEX1[3] << FiniteStateSample:fsm_inst.HEX4y
HEX1[4] << FiniteStateSample:fsm_inst.HEX4y
HEX1[5] << FiniteStateSample:fsm_inst.HEX4y
HEX1[6] << FiniteStateSample:fsm_inst.HEX4y
HEX2[0] << FiniteStateSample:fsm_inst.HEX5y
HEX2[1] << FiniteStateSample:fsm_inst.HEX5y
HEX2[2] << FiniteStateSample:fsm_inst.HEX5y
HEX2[3] << FiniteStateSample:fsm_inst.HEX5y
HEX2[4] << FiniteStateSample:fsm_inst.HEX5y
HEX2[5] << FiniteStateSample:fsm_inst.HEX5y
HEX2[6] << FiniteStateSample:fsm_inst.HEX5y
HEX3[0] << hex_decoder:x3.display
HEX3[1] << hex_decoder:x3.display
HEX3[2] << hex_decoder:x3.display
HEX3[3] << hex_decoder:x3.display
HEX3[4] << hex_decoder:x3.display
HEX3[5] << hex_decoder:x3.display
HEX3[6] << hex_decoder:x3.display
HEX4[0] << hex_decoder:x2.display
HEX4[1] << hex_decoder:x2.display
HEX4[2] << hex_decoder:x2.display
HEX4[3] << hex_decoder:x2.display
HEX4[4] << hex_decoder:x2.display
HEX4[5] << hex_decoder:x2.display
HEX4[6] << hex_decoder:x2.display
HEX5[0] << hex_decoder:x1.display
HEX5[1] << hex_decoder:x1.display
HEX5[2] << hex_decoder:x1.display
HEX5[3] << hex_decoder:x1.display
HEX5[4] << hex_decoder:x1.display
HEX5[5] << hex_decoder:x1.display
HEX5[6] << hex_decoder:x1.display
LEDR[0] << FiniteStateSample:fsm_inst.LEDR
LEDR[1] << FiniteStateSample:fsm_inst.LEDR
LEDR[2] << FiniteStateSample:fsm_inst.LEDR
LEDR[3] << FiniteStateSample:fsm_inst.LEDR
LEDR[4] << FiniteStateSample:fsm_inst.LEDR
LEDR[5] << FiniteStateSample:fsm_inst.LEDR
LEDR[6] << FiniteStateSample:fsm_inst.LEDR
LEDR[7] << FiniteStateSample:fsm_inst.LEDR
LEDR[8] << FiniteStateSample:fsm_inst.LEDR
LEDR[9] << FiniteStateSample:fsm_inst.LEDR
PS2_CLK <> KeyboardInput:kirby.PS2_CLK
PS2_DAT <> KeyboardInput:kirby.PS2_DAT
CLOCK_50 => CLOCK_50.IN10
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> FiniteStateSample:fsm_inst.AUD_BCLK
AUD_ADCLRCK <> FiniteStateSample:fsm_inst.AUD_ADCLRCK
AUD_DACLRCK <> FiniteStateSample:fsm_inst.AUD_DACLRCK
FPGA_I2C_SDAT <> FiniteStateSample:fsm_inst.FPGA_I2C_SDAT
AUD_XCK << FiniteStateSample:fsm_inst.AUD_XCK
AUD_DACDAT << FiniteStateSample:fsm_inst.AUD_DACDAT
FPGA_I2C_SCLK << FiniteStateSample:fsm_inst.FPGA_I2C_SCLK
VGA_CLK << FiniteStateSample:fsm_inst.VGA_CLK
VGA_HS << FiniteStateSample:fsm_inst.VGA_HS
VGA_VS << FiniteStateSample:fsm_inst.VGA_VS
VGA_BLANK_N << FiniteStateSample:fsm_inst.VGA_BLANK
VGA_SYNC_N << FiniteStateSample:fsm_inst.VGA_SYNC
VGA_R[0] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[1] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[2] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[3] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[4] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[5] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[6] << FiniteStateSample:fsm_inst.VGA_R
VGA_R[7] << FiniteStateSample:fsm_inst.VGA_R
VGA_G[0] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[1] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[2] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[3] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[4] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[5] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[6] << FiniteStateSample:fsm_inst.VGA_G
VGA_G[7] << FiniteStateSample:fsm_inst.VGA_G
VGA_B[0] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[1] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[2] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[3] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[4] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[5] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[6] << FiniteStateSample:fsm_inst.VGA_B
VGA_B[7] << FiniteStateSample:fsm_inst.VGA_B


|FSS_top_level|PulseGenerator:key0_pulse_gen
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:key1_pulse_gen
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:key2_pulse_gen
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:key3_pulse_gen
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|KeyboardInput:kirby
clk => clk.IN1
holdLeft <= holdLeft~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdRight <= holdRight~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdUp <= holdUp~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdDown <= holdDown~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => reset.IN1
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT


|FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|KeyboardInput:kirby|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:kb_pulse_up
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:kb_pulse_down
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:kb_pulse_left
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|PulseGenerator:kb_pulse_right
clk => previous_signal.CLK
clk => pulse~reg0.CLK
signal => always0.IN1
signal => previous_signal.DATAIN
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst
clk => clk.IN4
rst => rst.IN2
btn_up => btn_up.IN1
btn_down => btn_down.IN1
btn_left => btn_left.IN3
btn_right => btn_right.IN3
state_output[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_output[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
state_output[2] <= <GND>
state_output[3] <= <GND>
selectedSong[0] <= selected_song[0].DB_MAX_OUTPUT_PORT_TYPE
selectedSong[1] <= selected_song[1].DB_MAX_OUTPUT_PORT_TYPE
selectedSong[2] <= selected_song[2].DB_MAX_OUTPUT_PORT_TYPE
selectedSong[3] <= selected_song[3].DB_MAX_OUTPUT_PORT_TYPE
difficutlySelected[0] <= difficulty[0].DB_MAX_OUTPUT_PORT_TYPE
difficutlySelected[1] <= difficulty[1].DB_MAX_OUTPUT_PORT_TYPE
difficutlySelected[2] <= <GND>
difficutlySelected[3] <= <GND>
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> GameplayState:gameplayState_inst.AUD_BCLK
AUD_ADCLRCK <> GameplayState:gameplayState_inst.AUD_ADCLRCK
AUD_DACLRCK <> GameplayState:gameplayState_inst.AUD_DACLRCK
FPGA_I2C_SDAT <> GameplayState:gameplayState_inst.FPGA_I2C_SDAT
AUD_XCK <= GameplayState:gameplayState_inst.AUD_XCK
AUD_DACDAT <= GameplayState:gameplayState_inst.AUD_DACDAT
FPGA_I2C_SCLK <= GameplayState:gameplayState_inst.FPGA_I2C_SCLK
VGA_CLK <= TopVGA:topy.VGA_CLK
VGA_HS <= TopVGA:topy.VGA_HS
VGA_VS <= TopVGA:topy.VGA_VS
VGA_BLANK <= TopVGA:topy.VGA_BLANK
VGA_SYNC <= TopVGA:topy.VGA_SYNC
VGA_R[0] <= TopVGA:topy.VGA_R
VGA_R[1] <= TopVGA:topy.VGA_R
VGA_R[2] <= TopVGA:topy.VGA_R
VGA_R[3] <= TopVGA:topy.VGA_R
VGA_R[4] <= TopVGA:topy.VGA_R
VGA_R[5] <= TopVGA:topy.VGA_R
VGA_R[6] <= TopVGA:topy.VGA_R
VGA_R[7] <= TopVGA:topy.VGA_R
VGA_G[0] <= TopVGA:topy.VGA_G
VGA_G[1] <= TopVGA:topy.VGA_G
VGA_G[2] <= TopVGA:topy.VGA_G
VGA_G[3] <= TopVGA:topy.VGA_G
VGA_G[4] <= TopVGA:topy.VGA_G
VGA_G[5] <= TopVGA:topy.VGA_G
VGA_G[6] <= TopVGA:topy.VGA_G
VGA_G[7] <= TopVGA:topy.VGA_G
VGA_B[0] <= TopVGA:topy.VGA_B
VGA_B[1] <= TopVGA:topy.VGA_B
VGA_B[2] <= TopVGA:topy.VGA_B
VGA_B[3] <= TopVGA:topy.VGA_B
VGA_B[4] <= TopVGA:topy.VGA_B
VGA_B[5] <= TopVGA:topy.VGA_B
VGA_B[6] <= TopVGA:topy.VGA_B
VGA_B[7] <= TopVGA:topy.VGA_B
HEX3y[0] <= GameplayState:gameplayState_inst.HEX3
HEX3y[1] <= GameplayState:gameplayState_inst.HEX3
HEX3y[2] <= GameplayState:gameplayState_inst.HEX3
HEX3y[3] <= GameplayState:gameplayState_inst.HEX3
HEX3y[4] <= GameplayState:gameplayState_inst.HEX3
HEX3y[5] <= GameplayState:gameplayState_inst.HEX3
HEX3y[6] <= GameplayState:gameplayState_inst.HEX3
HEX4y[0] <= GameplayState:gameplayState_inst.HEX4
HEX4y[1] <= GameplayState:gameplayState_inst.HEX4
HEX4y[2] <= GameplayState:gameplayState_inst.HEX4
HEX4y[3] <= GameplayState:gameplayState_inst.HEX4
HEX4y[4] <= GameplayState:gameplayState_inst.HEX4
HEX4y[5] <= GameplayState:gameplayState_inst.HEX4
HEX4y[6] <= GameplayState:gameplayState_inst.HEX4
HEX5y[0] <= GameplayState:gameplayState_inst.HEX5
HEX5y[1] <= GameplayState:gameplayState_inst.HEX5
HEX5y[2] <= GameplayState:gameplayState_inst.HEX5
HEX5y[3] <= GameplayState:gameplayState_inst.HEX5
HEX5y[4] <= GameplayState:gameplayState_inst.HEX5
HEX5y[5] <= GameplayState:gameplayState_inst.HEX5
HEX5y[6] <= GameplayState:gameplayState_inst.HEX5
LEDR[0] <= GameplayState:gameplayState_inst.LEDR
LEDR[1] <= GameplayState:gameplayState_inst.LEDR
LEDR[2] <= GameplayState:gameplayState_inst.LEDR
LEDR[3] <= GameplayState:gameplayState_inst.LEDR
LEDR[4] <= GameplayState:gameplayState_inst.LEDR
LEDR[5] <= GameplayState:gameplayState_inst.LEDR
LEDR[6] <= GameplayState:gameplayState_inst.LEDR
LEDR[7] <= GameplayState:gameplayState_inst.LEDR
LEDR[8] <= GameplayState:gameplayState_inst.LEDR
LEDR[9] <= GameplayState:gameplayState_inst.LEDR


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy
clk => clk.IN3
Reset => Reset.IN3
switch[0] => switch[0].IN1
switch[1] => switch[1].IN1
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_n1n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n1n1:auto_generated.data_a[0]
data_a[1] => altsyncram_n1n1:auto_generated.data_a[1]
data_a[2] => altsyncram_n1n1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_n1n1:auto_generated.address_a[0]
address_a[1] => altsyncram_n1n1:auto_generated.address_a[1]
address_a[2] => altsyncram_n1n1:auto_generated.address_a[2]
address_a[3] => altsyncram_n1n1:auto_generated.address_a[3]
address_a[4] => altsyncram_n1n1:auto_generated.address_a[4]
address_a[5] => altsyncram_n1n1:auto_generated.address_a[5]
address_a[6] => altsyncram_n1n1:auto_generated.address_a[6]
address_a[7] => altsyncram_n1n1:auto_generated.address_a[7]
address_a[8] => altsyncram_n1n1:auto_generated.address_a[8]
address_a[9] => altsyncram_n1n1:auto_generated.address_a[9]
address_a[10] => altsyncram_n1n1:auto_generated.address_a[10]
address_a[11] => altsyncram_n1n1:auto_generated.address_a[11]
address_a[12] => altsyncram_n1n1:auto_generated.address_a[12]
address_a[13] => altsyncram_n1n1:auto_generated.address_a[13]
address_a[14] => altsyncram_n1n1:auto_generated.address_a[14]
address_b[0] => altsyncram_n1n1:auto_generated.address_b[0]
address_b[1] => altsyncram_n1n1:auto_generated.address_b[1]
address_b[2] => altsyncram_n1n1:auto_generated.address_b[2]
address_b[3] => altsyncram_n1n1:auto_generated.address_b[3]
address_b[4] => altsyncram_n1n1:auto_generated.address_b[4]
address_b[5] => altsyncram_n1n1:auto_generated.address_b[5]
address_b[6] => altsyncram_n1n1:auto_generated.address_b[6]
address_b[7] => altsyncram_n1n1:auto_generated.address_b[7]
address_b[8] => altsyncram_n1n1:auto_generated.address_b[8]
address_b[9] => altsyncram_n1n1:auto_generated.address_b[9]
address_b[10] => altsyncram_n1n1:auto_generated.address_b[10]
address_b[11] => altsyncram_n1n1:auto_generated.address_b[11]
address_b[12] => altsyncram_n1n1:auto_generated.address_b[12]
address_b[13] => altsyncram_n1n1:auto_generated.address_b[13]
address_b[14] => altsyncram_n1n1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n1n1:auto_generated.clock0
clock1 => altsyncram_n1n1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_n1n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_n1n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_n1n1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_n1n1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|control:C0
Clock => current~1.DATAIN
Reset => current.OUTPUTSELECT
Reset => current.OUTPUTSELECT
Reset => current.OUTPUTSELECT
Reset => current.OUTPUTSELECT
switch => Selector1.IN3
switch => Selector0.IN2
address[0] => Equal0.IN10
address[1] => Equal0.IN9
address[2] => Equal0.IN8
address[3] => Equal0.IN7
address[4] => Equal0.IN6
address[5] => Equal0.IN5
address[6] => Equal0.IN4
address[7] => Equal0.IN3
address[8] => Equal0.IN14
address[9] => Equal0.IN2
address[10] => Equal0.IN13
address[11] => Equal0.IN1
address[12] => Equal0.IN12
address[13] => Equal0.IN11
address[14] => Equal0.IN0
drawFr <= drawFr.DB_MAX_OUTPUT_PORT_TYPE
drawEasy <= drawEasy.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
fsmReset <= fsmReset.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0
Clock => Clock.IN1
Reset => always0.IN0
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearXCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
drawEasy => clearYCount.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
done => address.OUTPUTSELECT
fsmReset => always0.IN1
oX[0] <= oX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[1] <= oX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[2] <= oX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[3] <= oX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[4] <= oX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[5] <= oX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[6] <= oX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX[7] <= oX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[0] <= oY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= oY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= oY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= oY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= oY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= oY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= oY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oColour[0] <= oColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oColour[1] <= oColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oColour[2] <= oColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_s7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_s7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_s7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_s7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_s7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_s7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_s7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_s7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_s7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_s7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_s7g1:auto_generated.address_a[11]
address_a[12] => altsyncram_s7g1:auto_generated.address_a[12]
address_a[13] => altsyncram_s7g1:auto_generated.address_a[13]
address_a[14] => altsyncram_s7g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_s7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_s7g1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|TopVGA:topy|datapath:D0|mainMenu:m0|altsyncram:altsyncram_component|altsyncram_s7g1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|FSS_top_level|FiniteStateSample:fsm_inst|DifficultySelector:difficultySelector_inst
clk => difficulty[0]~reg0.CLK
clk => difficulty[1]~reg0.CLK
clk => popup_message[0]~reg0.CLK
clk => popup_message[1]~reg0.CLK
clk => popup_message[2]~reg0.CLK
clk => popup_message[3]~reg0.CLK
clk => popup_message[4]~reg0.CLK
clk => popup_message[5]~reg0.CLK
clk => popup_message[6]~reg0.CLK
clk => popup_message[7]~reg0.CLK
clk => popup_message[8]~reg0.CLK
clk => popup_message[9]~reg0.CLK
clk => popup_message[10]~reg0.CLK
clk => popup_message[11]~reg0.CLK
clk => popup_message[12]~reg0.CLK
clk => popup_message[13]~reg0.CLK
clk => popup_message[14]~reg0.CLK
clk => popup_message[15]~reg0.CLK
clk => popup_message[16]~reg0.CLK
clk => popup_message[17]~reg0.CLK
clk => popup_message[18]~reg0.CLK
clk => popup_message[19]~reg0.CLK
clk => popup_message[20]~reg0.CLK
clk => popup_message[21]~reg0.CLK
clk => popup_message[22]~reg0.CLK
clk => popup_message[23]~reg0.CLK
clk => popup_message[24]~reg0.CLK
clk => popup_message[25]~reg0.CLK
clk => popup_message[26]~reg0.CLK
clk => popup_message[27]~reg0.CLK
clk => popup_message[28]~reg0.CLK
clk => popup_message[29]~reg0.CLK
clk => popup_message[30]~reg0.CLK
clk => popup_message[31]~reg0.CLK
clk => popup_message[32]~reg0.CLK
clk => popup_message[33]~reg0.CLK
clk => popup_message[34]~reg0.CLK
clk => popup_message[35]~reg0.CLK
clk => popup_message[36]~reg0.CLK
clk => popup_message[37]~reg0.CLK
clk => popup_message[38]~reg0.CLK
clk => popup_message[39]~reg0.CLK
clk => popup_message[40]~reg0.CLK
clk => popup_message[41]~reg0.CLK
clk => popup_message[42]~reg0.CLK
clk => popup_message[43]~reg0.CLK
clk => popup_message[44]~reg0.CLK
clk => popup_message[45]~reg0.CLK
clk => popup_message[46]~reg0.CLK
clk => popup_message[47]~reg0.CLK
clk => popup_message[48]~reg0.CLK
clk => popup_message[49]~reg0.CLK
clk => popup_message[50]~reg0.CLK
clk => popup_message[51]~reg0.CLK
clk => popup_message[52]~reg0.CLK
clk => popup_message[53]~reg0.CLK
clk => popup_message[54]~reg0.CLK
clk => popup_message[55]~reg0.CLK
clk => popup_message[56]~reg0.CLK
clk => popup_message[57]~reg0.CLK
clk => popup_message[58]~reg0.CLK
clk => popup_message[59]~reg0.CLK
clk => popup_message[60]~reg0.CLK
clk => popup_message[61]~reg0.CLK
clk => popup_message[62]~reg0.CLK
clk => popup_message[63]~reg0.CLK
clk => next_difficulty~4.DATAIN
rst => difficulty.OUTPUTSELECT
rst => difficulty.OUTPUTSELECT
rst => popup_message[0]~reg0.PRESET
rst => popup_message[1]~reg0.ACLR
rst => popup_message[2]~reg0.ACLR
rst => popup_message[3]~reg0.PRESET
rst => popup_message[4]~reg0.PRESET
rst => popup_message[5]~reg0.PRESET
rst => popup_message[6]~reg0.PRESET
rst => popup_message[7]~reg0.ACLR
rst => popup_message[8]~reg0.PRESET
rst => popup_message[9]~reg0.PRESET
rst => popup_message[10]~reg0.ACLR
rst => popup_message[11]~reg0.ACLR
rst => popup_message[12]~reg0.PRESET
rst => popup_message[13]~reg0.PRESET
rst => popup_message[14]~reg0.PRESET
rst => popup_message[15]~reg0.ACLR
rst => popup_message[16]~reg0.PRESET
rst => popup_message[17]~reg0.ACLR
rst => popup_message[18]~reg0.ACLR
rst => popup_message[19]~reg0.ACLR
rst => popup_message[20]~reg0.ACLR
rst => popup_message[21]~reg0.PRESET
rst => popup_message[22]~reg0.PRESET
rst => popup_message[23]~reg0.ACLR
rst => popup_message[24]~reg0.PRESET
rst => popup_message[25]~reg0.ACLR
rst => popup_message[26]~reg0.PRESET
rst => popup_message[27]~reg0.ACLR
rst => popup_message[28]~reg0.ACLR
rst => popup_message[29]~reg0.ACLR
rst => popup_message[30]~reg0.PRESET
rst => popup_message[31]~reg0.ACLR
rst => popup_message[32]~reg0.ACLR
rst => popup_message[33]~reg0.ACLR
rst => popup_message[34]~reg0.ACLR
rst => popup_message[35]~reg0.ACLR
rst => popup_message[36]~reg0.ACLR
rst => popup_message[37]~reg0.ACLR
rst => popup_message[38]~reg0.ACLR
rst => popup_message[39]~reg0.ACLR
rst => popup_message[40]~reg0.ACLR
rst => popup_message[41]~reg0.ACLR
rst => popup_message[42]~reg0.ACLR
rst => popup_message[43]~reg0.ACLR
rst => popup_message[44]~reg0.ACLR
rst => popup_message[45]~reg0.ACLR
rst => popup_message[46]~reg0.ACLR
rst => popup_message[47]~reg0.ACLR
rst => popup_message[48]~reg0.ACLR
rst => popup_message[49]~reg0.ACLR
rst => popup_message[50]~reg0.ACLR
rst => popup_message[51]~reg0.ACLR
rst => popup_message[52]~reg0.ACLR
rst => popup_message[53]~reg0.ACLR
rst => popup_message[54]~reg0.ACLR
rst => popup_message[55]~reg0.ACLR
rst => popup_message[56]~reg0.ACLR
rst => popup_message[57]~reg0.ACLR
rst => popup_message[58]~reg0.ACLR
rst => popup_message[59]~reg0.ACLR
rst => popup_message[60]~reg0.ACLR
rst => popup_message[61]~reg0.ACLR
rst => popup_message[62]~reg0.ACLR
rst => popup_message[63]~reg0.ACLR
rst => next_difficulty~6.DATAIN
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => next_difficulty.OUTPUTSELECT
btn_left => next_difficulty.OUTPUTSELECT
btn_left => next_difficulty.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => next_difficulty.OUTPUTSELECT
btn_left => next_difficulty.OUTPUTSELECT
btn_left => next_difficulty.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => next_difficulty.OUTPUTSELECT
btn_right => next_difficulty.OUTPUTSELECT
btn_right => next_difficulty.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => next_difficulty.OUTPUTSELECT
btn_right => next_difficulty.OUTPUTSELECT
enable => next_difficulty.OUTPUTSELECT
enable => next_difficulty.OUTPUTSELECT
enable => next_difficulty.OUTPUTSELECT
enable => difficulty.OUTPUTSELECT
enable => difficulty.OUTPUTSELECT
enable => popup_message[63]~reg0.ENA
enable => popup_message[62]~reg0.ENA
enable => popup_message[61]~reg0.ENA
enable => popup_message[60]~reg0.ENA
enable => popup_message[59]~reg0.ENA
enable => popup_message[58]~reg0.ENA
enable => popup_message[57]~reg0.ENA
enable => popup_message[56]~reg0.ENA
enable => popup_message[55]~reg0.ENA
enable => popup_message[54]~reg0.ENA
enable => popup_message[53]~reg0.ENA
enable => popup_message[52]~reg0.ENA
enable => popup_message[51]~reg0.ENA
enable => popup_message[50]~reg0.ENA
enable => popup_message[49]~reg0.ENA
enable => popup_message[48]~reg0.ENA
enable => popup_message[47]~reg0.ENA
enable => popup_message[46]~reg0.ENA
enable => popup_message[45]~reg0.ENA
enable => popup_message[44]~reg0.ENA
enable => popup_message[43]~reg0.ENA
enable => popup_message[42]~reg0.ENA
enable => popup_message[41]~reg0.ENA
enable => popup_message[40]~reg0.ENA
enable => popup_message[39]~reg0.ENA
enable => popup_message[38]~reg0.ENA
enable => popup_message[37]~reg0.ENA
enable => popup_message[36]~reg0.ENA
enable => popup_message[35]~reg0.ENA
enable => popup_message[34]~reg0.ENA
enable => popup_message[33]~reg0.ENA
enable => popup_message[32]~reg0.ENA
enable => popup_message[31]~reg0.ENA
enable => popup_message[30]~reg0.ENA
enable => popup_message[29]~reg0.ENA
enable => popup_message[28]~reg0.ENA
enable => popup_message[27]~reg0.ENA
enable => popup_message[26]~reg0.ENA
enable => popup_message[25]~reg0.ENA
enable => popup_message[24]~reg0.ENA
enable => popup_message[23]~reg0.ENA
enable => popup_message[22]~reg0.ENA
enable => popup_message[21]~reg0.ENA
enable => popup_message[20]~reg0.ENA
enable => popup_message[19]~reg0.ENA
enable => popup_message[18]~reg0.ENA
enable => popup_message[17]~reg0.ENA
enable => popup_message[16]~reg0.ENA
enable => popup_message[15]~reg0.ENA
enable => popup_message[14]~reg0.ENA
enable => popup_message[13]~reg0.ENA
enable => popup_message[12]~reg0.ENA
enable => popup_message[11]~reg0.ENA
enable => popup_message[10]~reg0.ENA
enable => popup_message[9]~reg0.ENA
enable => popup_message[8]~reg0.ENA
enable => popup_message[7]~reg0.ENA
enable => popup_message[6]~reg0.ENA
enable => popup_message[5]~reg0.ENA
enable => popup_message[4]~reg0.ENA
enable => popup_message[3]~reg0.ENA
enable => popup_message[2]~reg0.ENA
enable => popup_message[1]~reg0.ENA
enable => popup_message[0]~reg0.ENA
difficulty[0] <= difficulty[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
difficulty[1] <= difficulty[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[0] <= popup_message[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[1] <= popup_message[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[2] <= popup_message[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[3] <= popup_message[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[4] <= popup_message[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[5] <= popup_message[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[6] <= popup_message[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[7] <= popup_message[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[8] <= popup_message[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[9] <= popup_message[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[10] <= popup_message[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[11] <= popup_message[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[12] <= popup_message[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[13] <= popup_message[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[14] <= popup_message[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[15] <= popup_message[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[16] <= popup_message[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[17] <= popup_message[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[18] <= popup_message[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[19] <= popup_message[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[20] <= popup_message[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[21] <= popup_message[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[22] <= popup_message[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[23] <= popup_message[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[24] <= popup_message[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[25] <= popup_message[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[26] <= popup_message[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[27] <= popup_message[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[28] <= popup_message[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[29] <= popup_message[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[30] <= popup_message[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[31] <= popup_message[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[32] <= popup_message[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[33] <= popup_message[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[34] <= popup_message[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[35] <= popup_message[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[36] <= popup_message[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[37] <= popup_message[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[38] <= popup_message[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[39] <= popup_message[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[40] <= popup_message[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[41] <= popup_message[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[42] <= popup_message[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[43] <= popup_message[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[44] <= popup_message[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[45] <= popup_message[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[46] <= popup_message[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[47] <= popup_message[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[48] <= popup_message[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[49] <= popup_message[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[50] <= popup_message[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[51] <= popup_message[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[52] <= popup_message[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[53] <= popup_message[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[54] <= popup_message[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[55] <= popup_message[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[56] <= popup_message[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[57] <= popup_message[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[58] <= popup_message[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[59] <= popup_message[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[60] <= popup_message[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[61] <= popup_message[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[62] <= popup_message[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[63] <= popup_message[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|SongSelector:songSelector_inst
clk => bpm_output[0]~reg0.CLK
clk => bpm_output[1]~reg0.CLK
clk => bpm_output[2]~reg0.CLK
clk => bpm_output[3]~reg0.CLK
clk => bpm_output[4]~reg0.CLK
clk => bpm_output[5]~reg0.CLK
clk => bpm_output[6]~reg0.CLK
clk => bpm_output[7]~reg0.CLK
clk => bpm_output[8]~reg0.CLK
clk => bpm_output[9]~reg0.CLK
clk => bpm_output[10]~reg0.CLK
clk => bpm_output[11]~reg0.CLK
clk => bpm_output[12]~reg0.CLK
clk => bpm_output[13]~reg0.CLK
clk => bpm_output[14]~reg0.CLK
clk => bpm_output[15]~reg0.CLK
clk => selected_song[0]~reg0.CLK
clk => selected_song[1]~reg0.CLK
clk => selected_song[2]~reg0.CLK
clk => selected_song[3]~reg0.CLK
clk => popup_message[0]~reg0.CLK
clk => popup_message[1]~reg0.CLK
clk => popup_message[2]~reg0.CLK
clk => popup_message[3]~reg0.CLK
clk => popup_message[4]~reg0.CLK
clk => popup_message[5]~reg0.CLK
clk => popup_message[6]~reg0.CLK
clk => popup_message[7]~reg0.CLK
clk => popup_message[8]~reg0.CLK
clk => popup_message[9]~reg0.CLK
clk => popup_message[10]~reg0.CLK
clk => popup_message[11]~reg0.CLK
clk => popup_message[12]~reg0.CLK
clk => popup_message[13]~reg0.CLK
clk => popup_message[14]~reg0.CLK
clk => popup_message[15]~reg0.CLK
clk => popup_message[16]~reg0.CLK
clk => popup_message[17]~reg0.CLK
clk => popup_message[18]~reg0.CLK
clk => popup_message[19]~reg0.CLK
clk => popup_message[20]~reg0.CLK
clk => popup_message[21]~reg0.CLK
clk => popup_message[22]~reg0.CLK
clk => popup_message[23]~reg0.CLK
clk => popup_message[24]~reg0.CLK
clk => popup_message[25]~reg0.CLK
clk => popup_message[26]~reg0.CLK
clk => popup_message[27]~reg0.CLK
clk => popup_message[28]~reg0.CLK
clk => popup_message[29]~reg0.CLK
clk => popup_message[30]~reg0.CLK
clk => popup_message[31]~reg0.CLK
clk => popup_message[32]~reg0.CLK
clk => popup_message[33]~reg0.CLK
clk => popup_message[34]~reg0.CLK
clk => popup_message[35]~reg0.CLK
clk => popup_message[36]~reg0.CLK
clk => popup_message[37]~reg0.CLK
clk => popup_message[38]~reg0.CLK
clk => popup_message[39]~reg0.CLK
clk => popup_message[40]~reg0.CLK
clk => popup_message[41]~reg0.CLK
clk => popup_message[42]~reg0.CLK
clk => popup_message[43]~reg0.CLK
clk => popup_message[44]~reg0.CLK
clk => popup_message[45]~reg0.CLK
clk => popup_message[46]~reg0.CLK
clk => popup_message[47]~reg0.CLK
clk => popup_message[48]~reg0.CLK
clk => popup_message[49]~reg0.CLK
clk => popup_message[50]~reg0.CLK
clk => popup_message[51]~reg0.CLK
clk => popup_message[52]~reg0.CLK
clk => popup_message[53]~reg0.CLK
clk => popup_message[54]~reg0.CLK
clk => popup_message[55]~reg0.CLK
clk => popup_message[56]~reg0.CLK
clk => popup_message[57]~reg0.CLK
clk => popup_message[58]~reg0.CLK
clk => popup_message[59]~reg0.CLK
clk => popup_message[60]~reg0.CLK
clk => popup_message[61]~reg0.CLK
clk => popup_message[62]~reg0.CLK
clk => popup_message[63]~reg0.CLK
clk => next_song[0].CLK
clk => next_song[1].CLK
clk => next_song[2].CLK
clk => next_song[3].CLK
rst => selected_song.OUTPUTSELECT
rst => selected_song.OUTPUTSELECT
rst => selected_song.OUTPUTSELECT
rst => selected_song.OUTPUTSELECT
rst => popup_message[0]~reg0.PRESET
rst => popup_message[1]~reg0.ACLR
rst => popup_message[2]~reg0.ACLR
rst => popup_message[3]~reg0.ACLR
rst => popup_message[4]~reg0.PRESET
rst => popup_message[5]~reg0.PRESET
rst => popup_message[6]~reg0.ACLR
rst => popup_message[7]~reg0.ACLR
rst => popup_message[8]~reg0.ACLR
rst => popup_message[9]~reg0.ACLR
rst => popup_message[10]~reg0.ACLR
rst => popup_message[11]~reg0.ACLR
rst => popup_message[12]~reg0.ACLR
rst => popup_message[13]~reg0.PRESET
rst => popup_message[14]~reg0.ACLR
rst => popup_message[15]~reg0.ACLR
rst => popup_message[16]~reg0.PRESET
rst => popup_message[17]~reg0.PRESET
rst => popup_message[18]~reg0.PRESET
rst => popup_message[19]~reg0.ACLR
rst => popup_message[20]~reg0.ACLR
rst => popup_message[21]~reg0.PRESET
rst => popup_message[22]~reg0.PRESET
rst => popup_message[23]~reg0.ACLR
rst => popup_message[24]~reg0.ACLR
rst => popup_message[25]~reg0.PRESET
rst => popup_message[26]~reg0.PRESET
rst => popup_message[27]~reg0.PRESET
rst => popup_message[28]~reg0.ACLR
rst => popup_message[29]~reg0.PRESET
rst => popup_message[30]~reg0.PRESET
rst => popup_message[31]~reg0.ACLR
rst => popup_message[32]~reg0.PRESET
rst => popup_message[33]~reg0.PRESET
rst => popup_message[34]~reg0.PRESET
rst => popup_message[35]~reg0.PRESET
rst => popup_message[36]~reg0.ACLR
rst => popup_message[37]~reg0.PRESET
rst => popup_message[38]~reg0.PRESET
rst => popup_message[39]~reg0.ACLR
rst => popup_message[40]~reg0.PRESET
rst => popup_message[41]~reg0.PRESET
rst => popup_message[42]~reg0.ACLR
rst => popup_message[43]~reg0.ACLR
rst => popup_message[44]~reg0.PRESET
rst => popup_message[45]~reg0.ACLR
rst => popup_message[46]~reg0.PRESET
rst => popup_message[47]~reg0.ACLR
rst => popup_message[48]~reg0.ACLR
rst => popup_message[49]~reg0.ACLR
rst => popup_message[50]~reg0.ACLR
rst => popup_message[51]~reg0.ACLR
rst => popup_message[52]~reg0.ACLR
rst => popup_message[53]~reg0.ACLR
rst => popup_message[54]~reg0.ACLR
rst => popup_message[55]~reg0.ACLR
rst => popup_message[56]~reg0.ACLR
rst => popup_message[57]~reg0.ACLR
rst => popup_message[58]~reg0.ACLR
rst => popup_message[59]~reg0.ACLR
rst => popup_message[60]~reg0.ACLR
rst => popup_message[61]~reg0.ACLR
rst => popup_message[62]~reg0.ACLR
rst => popup_message[63]~reg0.ACLR
rst => next_song[0].PRESET
rst => next_song[1].ACLR
rst => next_song[2].ACLR
rst => next_song[3].ACLR
rst => bpm_output[0]~reg0.ENA
rst => bpm_output[1]~reg0.ENA
rst => bpm_output[2]~reg0.ENA
rst => bpm_output[3]~reg0.ENA
rst => bpm_output[4]~reg0.ENA
rst => bpm_output[5]~reg0.ENA
rst => bpm_output[6]~reg0.ENA
rst => bpm_output[7]~reg0.ENA
rst => bpm_output[8]~reg0.ENA
rst => bpm_output[9]~reg0.ENA
rst => bpm_output[10]~reg0.ENA
rst => bpm_output[11]~reg0.ENA
rst => bpm_output[12]~reg0.ENA
rst => bpm_output[13]~reg0.ENA
rst => bpm_output[14]~reg0.ENA
rst => bpm_output[15]~reg0.ENA
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => popup_message.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_left => next_song.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => next_song.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => popup_message.OUTPUTSELECT
btn_right => next_song.OUTPUTSELECT
btn_right => next_song.OUTPUTSELECT
btn_right => next_song.OUTPUTSELECT
btn_right => next_song.OUTPUTSELECT
enable => selected_song.OUTPUTSELECT
enable => selected_song.OUTPUTSELECT
enable => selected_song.OUTPUTSELECT
enable => selected_song.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => bpm_output.OUTPUTSELECT
enable => next_song[3].ENA
enable => next_song[2].ENA
enable => next_song[1].ENA
enable => next_song[0].ENA
enable => popup_message[63]~reg0.ENA
enable => popup_message[62]~reg0.ENA
enable => popup_message[61]~reg0.ENA
enable => popup_message[60]~reg0.ENA
enable => popup_message[59]~reg0.ENA
enable => popup_message[58]~reg0.ENA
enable => popup_message[57]~reg0.ENA
enable => popup_message[56]~reg0.ENA
enable => popup_message[55]~reg0.ENA
enable => popup_message[54]~reg0.ENA
enable => popup_message[53]~reg0.ENA
enable => popup_message[52]~reg0.ENA
enable => popup_message[51]~reg0.ENA
enable => popup_message[50]~reg0.ENA
enable => popup_message[49]~reg0.ENA
enable => popup_message[48]~reg0.ENA
enable => popup_message[47]~reg0.ENA
enable => popup_message[46]~reg0.ENA
enable => popup_message[45]~reg0.ENA
enable => popup_message[44]~reg0.ENA
enable => popup_message[43]~reg0.ENA
enable => popup_message[42]~reg0.ENA
enable => popup_message[41]~reg0.ENA
enable => popup_message[40]~reg0.ENA
enable => popup_message[39]~reg0.ENA
enable => popup_message[38]~reg0.ENA
enable => popup_message[37]~reg0.ENA
enable => popup_message[36]~reg0.ENA
enable => popup_message[35]~reg0.ENA
enable => popup_message[34]~reg0.ENA
enable => popup_message[33]~reg0.ENA
enable => popup_message[32]~reg0.ENA
enable => popup_message[31]~reg0.ENA
enable => popup_message[30]~reg0.ENA
enable => popup_message[29]~reg0.ENA
enable => popup_message[28]~reg0.ENA
enable => popup_message[27]~reg0.ENA
enable => popup_message[26]~reg0.ENA
enable => popup_message[25]~reg0.ENA
enable => popup_message[24]~reg0.ENA
enable => popup_message[23]~reg0.ENA
enable => popup_message[22]~reg0.ENA
enable => popup_message[21]~reg0.ENA
enable => popup_message[20]~reg0.ENA
enable => popup_message[19]~reg0.ENA
enable => popup_message[18]~reg0.ENA
enable => popup_message[17]~reg0.ENA
enable => popup_message[16]~reg0.ENA
enable => popup_message[15]~reg0.ENA
enable => popup_message[14]~reg0.ENA
enable => popup_message[13]~reg0.ENA
enable => popup_message[12]~reg0.ENA
enable => popup_message[11]~reg0.ENA
enable => popup_message[10]~reg0.ENA
enable => popup_message[9]~reg0.ENA
enable => popup_message[8]~reg0.ENA
enable => popup_message[7]~reg0.ENA
enable => popup_message[6]~reg0.ENA
enable => popup_message[5]~reg0.ENA
enable => popup_message[4]~reg0.ENA
enable => popup_message[3]~reg0.ENA
enable => popup_message[2]~reg0.ENA
enable => popup_message[1]~reg0.ENA
enable => popup_message[0]~reg0.ENA
selected_song[0] <= selected_song[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_song[1] <= selected_song[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_song[2] <= selected_song[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_song[3] <= selected_song[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[0] <= popup_message[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[1] <= popup_message[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[2] <= popup_message[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[3] <= popup_message[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[4] <= popup_message[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[5] <= popup_message[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[6] <= popup_message[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[7] <= popup_message[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[8] <= popup_message[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[9] <= popup_message[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[10] <= popup_message[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[11] <= popup_message[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[12] <= popup_message[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[13] <= popup_message[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[14] <= popup_message[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[15] <= popup_message[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[16] <= popup_message[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[17] <= popup_message[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[18] <= popup_message[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[19] <= popup_message[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[20] <= popup_message[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[21] <= popup_message[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[22] <= popup_message[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[23] <= popup_message[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[24] <= popup_message[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[25] <= popup_message[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[26] <= popup_message[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[27] <= popup_message[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[28] <= popup_message[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[29] <= popup_message[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[30] <= popup_message[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[31] <= popup_message[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[32] <= popup_message[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[33] <= popup_message[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[34] <= popup_message[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[35] <= popup_message[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[36] <= popup_message[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[37] <= popup_message[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[38] <= popup_message[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[39] <= popup_message[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[40] <= popup_message[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[41] <= popup_message[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[42] <= popup_message[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[43] <= popup_message[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[44] <= popup_message[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[45] <= popup_message[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[46] <= popup_message[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[47] <= popup_message[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[48] <= popup_message[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[49] <= popup_message[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[50] <= popup_message[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[51] <= popup_message[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[52] <= popup_message[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[53] <= popup_message[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[54] <= popup_message[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[55] <= popup_message[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[56] <= popup_message[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[57] <= popup_message[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[58] <= popup_message[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[59] <= popup_message[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[60] <= popup_message[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[61] <= popup_message[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[62] <= popup_message[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
popup_message[63] <= popup_message[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[0] <= bpm_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[1] <= bpm_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[2] <= bpm_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[3] <= bpm_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[4] <= bpm_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[5] <= bpm_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[6] <= bpm_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[7] <= bpm_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[8] <= bpm_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[9] <= bpm_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[10] <= bpm_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[11] <= bpm_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[12] <= bpm_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[13] <= bpm_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[14] <= bpm_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bpm_output[15] <= bpm_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst
clk => clk.IN4
rst => rst.IN3
btn_up => upLight.OUTPUTSELECT
btn_up => updater.OUTPUTSELECT
btn_up => updater.OUTPUTSELECT
btn_down => downLight.OUTPUTSELECT
btn_down => updater.OUTPUTSELECT
btn_down => updater.OUTPUTSELECT
btn_left => leftLight.OUTPUTSELECT
btn_left => updater.OUTPUTSELECT
btn_left => updater.DATAA
btn_right => rightLight.OUTPUTSELECT
btn_right => updater.OUTPUTSELECT
btn_right => updater.OUTPUTSELECT
enable => enable.IN1
difficulty[0] => difficulty[0].IN2
difficulty[1] => difficulty[1].IN2
selected_song[0] => selected_song[0].IN1
selected_song[1] => selected_song[1].IN1
selected_song[2] => selected_song[2].IN1
selected_song[3] => selected_song[3].IN1
bpm_input[0] => bpm_input[0].IN2
bpm_input[1] => bpm_input[1].IN2
bpm_input[2] => bpm_input[2].IN2
bpm_input[3] => bpm_input[3].IN2
bpm_input[4] => bpm_input[4].IN2
bpm_input[5] => bpm_input[5].IN2
bpm_input[6] => bpm_input[6].IN2
bpm_input[7] => bpm_input[7].IN2
bpm_input[8] => bpm_input[8].IN2
bpm_input[9] => bpm_input[9].IN2
bpm_input[10] => bpm_input[10].IN2
bpm_input[11] => bpm_input[11].IN2
bpm_input[12] => bpm_input[12].IN2
bpm_input[13] => bpm_input[13].IN2
bpm_input[14] => bpm_input[14].IN2
bpm_input[15] => bpm_input[15].IN2
game_over <= game_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= rightLight.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= upLight.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= downLight.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= leftLight.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= streak5.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= streak4.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= streak3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= streak2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= streak1.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= hex_decoder:x4.display
HEX3[1] <= hex_decoder:x4.display
HEX3[2] <= hex_decoder:x4.display
HEX3[3] <= hex_decoder:x4.display
HEX3[4] <= hex_decoder:x4.display
HEX3[5] <= hex_decoder:x4.display
HEX3[6] <= hex_decoder:x4.display
HEX4[0] <= hex_decoder:x5.display
HEX4[1] <= hex_decoder:x5.display
HEX4[2] <= hex_decoder:x5.display
HEX4[3] <= hex_decoder:x5.display
HEX4[4] <= hex_decoder:x5.display
HEX4[5] <= hex_decoder:x5.display
HEX4[6] <= hex_decoder:x5.display
HEX5[0] <= hex_decoder:x6.display
HEX5[1] <= hex_decoder:x6.display
HEX5[2] <= hex_decoder:x6.display
HEX5[3] <= hex_decoder:x6.display
HEX5[4] <= hex_decoder:x6.display
HEX5[5] <= hex_decoder:x6.display
HEX5[6] <= hex_decoder:x6.display
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Music_Player:mop.AUD_BCLK
AUD_ADCLRCK <> Music_Player:mop.AUD_ADCLRCK
AUD_DACLRCK <> Music_Player:mop.AUD_DACLRCK
FPGA_I2C_SDAT <> Music_Player:mop.FPGA_I2C_SDAT
AUD_XCK <= Music_Player:mop.AUD_XCK
AUD_DACDAT <= Music_Player:mop.AUD_DACDAT
FPGA_I2C_SCLK <= Music_Player:mop.FPGA_I2C_SCLK


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop
clk => clk.IN3
reset => combineReset.IN0
selected_song[0] => selected_song[0].IN1
selected_song[1] => selected_song[1].IN1
selected_song[2] => selected_song[2].IN1
selected_song[3] => selected_song[3].IN1
difficulty[0] => difficulty[0].IN1
difficulty[1] => difficulty[1].IN1
play => combineReset.IN1
bpm_input[0] => bpm_input[0].IN1
bpm_input[1] => bpm_input[1].IN1
bpm_input[2] => bpm_input[2].IN1
bpm_input[3] => bpm_input[3].IN1
bpm_input[4] => bpm_input[4].IN1
bpm_input[5] => bpm_input[5].IN1
bpm_input[6] => bpm_input[6].IN1
bpm_input[7] => bpm_input[7].IN1
bpm_input[8] => bpm_input[8].IN1
bpm_input[9] => bpm_input[9].IN1
bpm_input[10] => bpm_input[10].IN1
bpm_input[11] => bpm_input[11].IN1
bpm_input[12] => bpm_input[12].IN1
bpm_input[13] => bpm_input[13].IN1
bpm_input[14] => bpm_input[14].IN1
bpm_input[15] => bpm_input[15].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.AUD_BCLK
AUD_ADCLRCK <> DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.AUD_ADCLRCK
AUD_DACLRCK <> DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.AUD_DACLRCK
FPGA_I2C_SDAT <> DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.FPGA_I2C_SDAT
AUD_XCK <= DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.AUD_XCK
AUD_DACDAT <= DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.AUD_DACDAT
FPGA_I2C_SCLK <= DE1_SoC_Audio_Example:DE1_SoC_Audio_Example.FPGA_I2C_SCLK
done <= Song_FSM:singsong.done


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|Song_FSM:singsong
Clock => frequency[0]~reg0.CLK
Clock => frequency[1]~reg0.CLK
Clock => frequency[2]~reg0.CLK
Clock => frequency[3]~reg0.CLK
Clock => frequency[4]~reg0.CLK
Clock => frequency[5]~reg0.CLK
Clock => frequency[6]~reg0.CLK
Clock => frequency[7]~reg0.CLK
Clock => frequency[8]~reg0.CLK
Clock => frequency[9]~reg0.CLK
Clock => frequency[10]~reg0.CLK
Clock => frequency[11]~reg0.CLK
Clock => frequency[12]~reg0.CLK
Clock => frequency[13]~reg0.CLK
Clock => frequency[14]~reg0.CLK
Clock => frequency[15]~reg0.CLK
Clock => frequency[16]~reg0.CLK
Clock => frequency[17]~reg0.CLK
Clock => frequency[18]~reg0.CLK
Clock => done~reg0.CLK
Reset => ~NO_FANOUT~
selected_song[0] => Mux0.IN4
selected_song[0] => Mux1.IN4
selected_song[0] => Mux2.IN4
selected_song[0] => Mux3.IN4
selected_song[0] => Mux4.IN4
selected_song[0] => Mux5.IN4
selected_song[0] => Mux6.IN4
selected_song[0] => Mux7.IN4
selected_song[0] => Mux8.IN4
selected_song[0] => Mux9.IN4
selected_song[0] => Mux10.IN4
selected_song[0] => Mux11.IN4
selected_song[0] => Mux12.IN4
selected_song[0] => Mux13.IN4
selected_song[0] => Mux14.IN4
selected_song[0] => Mux15.IN4
selected_song[0] => Mux16.IN4
selected_song[0] => Mux17.IN4
selected_song[0] => Mux18.IN4
selected_song[0] => Mux19.IN5
selected_song[1] => Mux0.IN3
selected_song[1] => Mux1.IN3
selected_song[1] => Mux2.IN3
selected_song[1] => Mux3.IN3
selected_song[1] => Mux4.IN3
selected_song[1] => Mux5.IN3
selected_song[1] => Mux6.IN3
selected_song[1] => Mux7.IN3
selected_song[1] => Mux8.IN3
selected_song[1] => Mux9.IN3
selected_song[1] => Mux10.IN3
selected_song[1] => Mux11.IN3
selected_song[1] => Mux12.IN3
selected_song[1] => Mux13.IN3
selected_song[1] => Mux14.IN3
selected_song[1] => Mux15.IN3
selected_song[1] => Mux16.IN3
selected_song[1] => Mux17.IN3
selected_song[1] => Mux18.IN3
selected_song[1] => Mux19.IN4
note_counter[0] => Equal0.IN63
note_counter[0] => Equal1.IN63
note_counter[0] => Equal2.IN63
note_counter[0] => Equal3.IN63
note_counter[0] => Equal4.IN63
note_counter[0] => Equal5.IN63
note_counter[0] => Equal6.IN63
note_counter[0] => Equal7.IN63
note_counter[0] => Equal8.IN63
note_counter[0] => Equal9.IN63
note_counter[0] => Equal10.IN63
note_counter[0] => Equal11.IN63
note_counter[0] => Equal12.IN63
note_counter[0] => Equal13.IN63
note_counter[0] => Equal14.IN63
note_counter[0] => Equal15.IN63
note_counter[0] => Equal16.IN63
note_counter[0] => Equal17.IN63
note_counter[0] => Equal18.IN63
note_counter[0] => Equal19.IN63
note_counter[0] => Equal20.IN63
note_counter[0] => Equal21.IN63
note_counter[0] => Equal22.IN63
note_counter[0] => Equal23.IN63
note_counter[0] => Equal24.IN63
note_counter[0] => Equal25.IN63
note_counter[0] => Equal26.IN63
note_counter[0] => Equal27.IN63
note_counter[0] => Equal28.IN63
note_counter[0] => Equal29.IN63
note_counter[0] => Equal30.IN63
note_counter[0] => Equal31.IN63
note_counter[0] => Equal32.IN63
note_counter[0] => Equal33.IN63
note_counter[0] => Equal34.IN63
note_counter[0] => Equal35.IN63
note_counter[0] => Equal36.IN63
note_counter[0] => Equal37.IN63
note_counter[0] => Equal38.IN63
note_counter[0] => Equal39.IN63
note_counter[0] => Equal40.IN63
note_counter[0] => Equal41.IN63
note_counter[0] => Equal42.IN63
note_counter[0] => Equal43.IN63
note_counter[0] => Equal44.IN63
note_counter[0] => Equal45.IN63
note_counter[0] => Equal46.IN63
note_counter[0] => Equal47.IN63
note_counter[0] => Equal48.IN63
note_counter[0] => Equal49.IN63
note_counter[0] => Equal50.IN63
note_counter[0] => Add0.IN64
note_counter[1] => Equal0.IN62
note_counter[1] => Equal1.IN62
note_counter[1] => Equal2.IN62
note_counter[1] => Equal3.IN62
note_counter[1] => Equal4.IN62
note_counter[1] => Equal5.IN62
note_counter[1] => Equal6.IN62
note_counter[1] => Equal7.IN62
note_counter[1] => Equal8.IN62
note_counter[1] => Equal9.IN62
note_counter[1] => Equal10.IN62
note_counter[1] => Equal11.IN62
note_counter[1] => Equal12.IN62
note_counter[1] => Equal13.IN62
note_counter[1] => Equal14.IN62
note_counter[1] => Equal15.IN62
note_counter[1] => Equal16.IN62
note_counter[1] => Equal17.IN62
note_counter[1] => Equal18.IN62
note_counter[1] => Equal19.IN62
note_counter[1] => Equal20.IN62
note_counter[1] => Equal21.IN62
note_counter[1] => Equal22.IN62
note_counter[1] => Equal23.IN62
note_counter[1] => Equal24.IN62
note_counter[1] => Equal25.IN62
note_counter[1] => Equal26.IN62
note_counter[1] => Equal27.IN62
note_counter[1] => Equal28.IN62
note_counter[1] => Equal29.IN62
note_counter[1] => Equal30.IN62
note_counter[1] => Equal31.IN62
note_counter[1] => Equal32.IN62
note_counter[1] => Equal33.IN62
note_counter[1] => Equal34.IN62
note_counter[1] => Equal35.IN62
note_counter[1] => Equal36.IN62
note_counter[1] => Equal37.IN62
note_counter[1] => Equal38.IN62
note_counter[1] => Equal39.IN62
note_counter[1] => Equal40.IN62
note_counter[1] => Equal41.IN62
note_counter[1] => Equal42.IN62
note_counter[1] => Equal43.IN62
note_counter[1] => Equal44.IN62
note_counter[1] => Equal45.IN62
note_counter[1] => Equal46.IN62
note_counter[1] => Equal47.IN62
note_counter[1] => Equal48.IN62
note_counter[1] => Equal49.IN62
note_counter[1] => Equal50.IN62
note_counter[1] => Add0.IN63
note_counter[2] => Equal0.IN61
note_counter[2] => Equal1.IN61
note_counter[2] => Equal2.IN61
note_counter[2] => Equal3.IN61
note_counter[2] => Equal4.IN61
note_counter[2] => Equal5.IN61
note_counter[2] => Equal6.IN61
note_counter[2] => Equal7.IN61
note_counter[2] => Equal8.IN61
note_counter[2] => Equal9.IN61
note_counter[2] => Equal10.IN61
note_counter[2] => Equal11.IN61
note_counter[2] => Equal12.IN61
note_counter[2] => Equal13.IN61
note_counter[2] => Equal14.IN61
note_counter[2] => Equal15.IN61
note_counter[2] => Equal16.IN61
note_counter[2] => Equal17.IN61
note_counter[2] => Equal18.IN61
note_counter[2] => Equal19.IN61
note_counter[2] => Equal20.IN61
note_counter[2] => Equal21.IN61
note_counter[2] => Equal22.IN61
note_counter[2] => Equal23.IN61
note_counter[2] => Equal24.IN61
note_counter[2] => Equal25.IN61
note_counter[2] => Equal26.IN61
note_counter[2] => Equal27.IN61
note_counter[2] => Equal28.IN61
note_counter[2] => Equal29.IN61
note_counter[2] => Equal30.IN61
note_counter[2] => Equal31.IN61
note_counter[2] => Equal32.IN61
note_counter[2] => Equal33.IN61
note_counter[2] => Equal34.IN61
note_counter[2] => Equal35.IN61
note_counter[2] => Equal36.IN61
note_counter[2] => Equal37.IN61
note_counter[2] => Equal38.IN61
note_counter[2] => Equal39.IN61
note_counter[2] => Equal40.IN61
note_counter[2] => Equal41.IN61
note_counter[2] => Equal42.IN61
note_counter[2] => Equal43.IN61
note_counter[2] => Equal44.IN61
note_counter[2] => Equal45.IN61
note_counter[2] => Equal46.IN61
note_counter[2] => Equal47.IN61
note_counter[2] => Equal48.IN61
note_counter[2] => Equal49.IN61
note_counter[2] => Equal50.IN61
note_counter[2] => Add0.IN62
note_counter[3] => Equal0.IN60
note_counter[3] => Equal1.IN60
note_counter[3] => Equal2.IN60
note_counter[3] => Equal3.IN60
note_counter[3] => Equal4.IN60
note_counter[3] => Equal5.IN60
note_counter[3] => Equal6.IN60
note_counter[3] => Equal7.IN60
note_counter[3] => Equal8.IN60
note_counter[3] => Equal9.IN60
note_counter[3] => Equal10.IN60
note_counter[3] => Equal11.IN60
note_counter[3] => Equal12.IN60
note_counter[3] => Equal13.IN60
note_counter[3] => Equal14.IN60
note_counter[3] => Equal15.IN60
note_counter[3] => Equal16.IN60
note_counter[3] => Equal17.IN60
note_counter[3] => Equal18.IN60
note_counter[3] => Equal19.IN60
note_counter[3] => Equal20.IN60
note_counter[3] => Equal21.IN60
note_counter[3] => Equal22.IN60
note_counter[3] => Equal23.IN60
note_counter[3] => Equal24.IN60
note_counter[3] => Equal25.IN60
note_counter[3] => Equal26.IN60
note_counter[3] => Equal27.IN60
note_counter[3] => Equal28.IN60
note_counter[3] => Equal29.IN60
note_counter[3] => Equal30.IN60
note_counter[3] => Equal31.IN60
note_counter[3] => Equal32.IN60
note_counter[3] => Equal33.IN60
note_counter[3] => Equal34.IN60
note_counter[3] => Equal35.IN60
note_counter[3] => Equal36.IN60
note_counter[3] => Equal37.IN60
note_counter[3] => Equal38.IN60
note_counter[3] => Equal39.IN60
note_counter[3] => Equal40.IN60
note_counter[3] => Equal41.IN60
note_counter[3] => Equal42.IN60
note_counter[3] => Equal43.IN60
note_counter[3] => Equal44.IN60
note_counter[3] => Equal45.IN60
note_counter[3] => Equal46.IN60
note_counter[3] => Equal47.IN60
note_counter[3] => Equal48.IN60
note_counter[3] => Equal49.IN60
note_counter[3] => Equal50.IN60
note_counter[3] => Add0.IN61
note_counter[4] => Equal0.IN59
note_counter[4] => Equal1.IN59
note_counter[4] => Equal2.IN59
note_counter[4] => Equal3.IN59
note_counter[4] => Equal4.IN59
note_counter[4] => Equal5.IN59
note_counter[4] => Equal6.IN59
note_counter[4] => Equal7.IN59
note_counter[4] => Equal8.IN59
note_counter[4] => Equal9.IN59
note_counter[4] => Equal10.IN59
note_counter[4] => Equal11.IN59
note_counter[4] => Equal12.IN59
note_counter[4] => Equal13.IN59
note_counter[4] => Equal14.IN59
note_counter[4] => Equal15.IN59
note_counter[4] => Equal16.IN59
note_counter[4] => Equal17.IN59
note_counter[4] => Equal18.IN59
note_counter[4] => Equal19.IN59
note_counter[4] => Equal20.IN59
note_counter[4] => Equal21.IN59
note_counter[4] => Equal22.IN59
note_counter[4] => Equal23.IN59
note_counter[4] => Equal24.IN59
note_counter[4] => Equal25.IN59
note_counter[4] => Equal26.IN59
note_counter[4] => Equal27.IN59
note_counter[4] => Equal28.IN59
note_counter[4] => Equal29.IN59
note_counter[4] => Equal30.IN59
note_counter[4] => Equal31.IN59
note_counter[4] => Equal32.IN59
note_counter[4] => Equal33.IN59
note_counter[4] => Equal34.IN59
note_counter[4] => Equal35.IN59
note_counter[4] => Equal36.IN59
note_counter[4] => Equal37.IN59
note_counter[4] => Equal38.IN59
note_counter[4] => Equal39.IN59
note_counter[4] => Equal40.IN59
note_counter[4] => Equal41.IN59
note_counter[4] => Equal42.IN59
note_counter[4] => Equal43.IN59
note_counter[4] => Equal44.IN59
note_counter[4] => Equal45.IN59
note_counter[4] => Equal46.IN59
note_counter[4] => Equal47.IN59
note_counter[4] => Equal48.IN59
note_counter[4] => Equal49.IN59
note_counter[4] => Equal50.IN59
note_counter[4] => Add0.IN60
note_counter[5] => Equal0.IN58
note_counter[5] => Equal1.IN58
note_counter[5] => Equal2.IN58
note_counter[5] => Equal3.IN58
note_counter[5] => Equal4.IN58
note_counter[5] => Equal5.IN58
note_counter[5] => Equal6.IN58
note_counter[5] => Equal7.IN58
note_counter[5] => Equal8.IN58
note_counter[5] => Equal9.IN58
note_counter[5] => Equal10.IN58
note_counter[5] => Equal11.IN58
note_counter[5] => Equal12.IN58
note_counter[5] => Equal13.IN58
note_counter[5] => Equal14.IN58
note_counter[5] => Equal15.IN58
note_counter[5] => Equal16.IN58
note_counter[5] => Equal17.IN58
note_counter[5] => Equal18.IN58
note_counter[5] => Equal19.IN58
note_counter[5] => Equal20.IN58
note_counter[5] => Equal21.IN58
note_counter[5] => Equal22.IN58
note_counter[5] => Equal23.IN58
note_counter[5] => Equal24.IN58
note_counter[5] => Equal25.IN58
note_counter[5] => Equal26.IN58
note_counter[5] => Equal27.IN58
note_counter[5] => Equal28.IN58
note_counter[5] => Equal29.IN58
note_counter[5] => Equal30.IN58
note_counter[5] => Equal31.IN58
note_counter[5] => Equal32.IN58
note_counter[5] => Equal33.IN58
note_counter[5] => Equal34.IN58
note_counter[5] => Equal35.IN58
note_counter[5] => Equal36.IN58
note_counter[5] => Equal37.IN58
note_counter[5] => Equal38.IN58
note_counter[5] => Equal39.IN58
note_counter[5] => Equal40.IN58
note_counter[5] => Equal41.IN58
note_counter[5] => Equal42.IN58
note_counter[5] => Equal43.IN58
note_counter[5] => Equal44.IN58
note_counter[5] => Equal45.IN58
note_counter[5] => Equal46.IN58
note_counter[5] => Equal47.IN58
note_counter[5] => Equal48.IN58
note_counter[5] => Equal49.IN58
note_counter[5] => Equal50.IN58
note_counter[5] => Add0.IN59
note_counter[6] => Equal0.IN57
note_counter[6] => Equal1.IN57
note_counter[6] => Equal2.IN57
note_counter[6] => Equal3.IN57
note_counter[6] => Equal4.IN57
note_counter[6] => Equal5.IN57
note_counter[6] => Equal6.IN57
note_counter[6] => Equal7.IN57
note_counter[6] => Equal8.IN57
note_counter[6] => Equal9.IN57
note_counter[6] => Equal10.IN57
note_counter[6] => Equal11.IN57
note_counter[6] => Equal12.IN57
note_counter[6] => Equal13.IN57
note_counter[6] => Equal14.IN57
note_counter[6] => Equal15.IN57
note_counter[6] => Equal16.IN57
note_counter[6] => Equal17.IN57
note_counter[6] => Equal18.IN57
note_counter[6] => Equal19.IN57
note_counter[6] => Equal20.IN57
note_counter[6] => Equal21.IN57
note_counter[6] => Equal22.IN57
note_counter[6] => Equal23.IN57
note_counter[6] => Equal24.IN57
note_counter[6] => Equal25.IN57
note_counter[6] => Equal26.IN57
note_counter[6] => Equal27.IN57
note_counter[6] => Equal28.IN57
note_counter[6] => Equal29.IN57
note_counter[6] => Equal30.IN57
note_counter[6] => Equal31.IN57
note_counter[6] => Equal32.IN57
note_counter[6] => Equal33.IN57
note_counter[6] => Equal34.IN57
note_counter[6] => Equal35.IN57
note_counter[6] => Equal36.IN57
note_counter[6] => Equal37.IN57
note_counter[6] => Equal38.IN57
note_counter[6] => Equal39.IN57
note_counter[6] => Equal40.IN57
note_counter[6] => Equal41.IN57
note_counter[6] => Equal42.IN57
note_counter[6] => Equal43.IN57
note_counter[6] => Equal44.IN57
note_counter[6] => Equal45.IN57
note_counter[6] => Equal46.IN57
note_counter[6] => Equal47.IN57
note_counter[6] => Equal48.IN57
note_counter[6] => Equal49.IN57
note_counter[6] => Equal50.IN57
note_counter[6] => Add0.IN58
note_counter[7] => Equal0.IN56
note_counter[7] => Equal1.IN56
note_counter[7] => Equal2.IN56
note_counter[7] => Equal3.IN56
note_counter[7] => Equal4.IN56
note_counter[7] => Equal5.IN56
note_counter[7] => Equal6.IN56
note_counter[7] => Equal7.IN56
note_counter[7] => Equal8.IN56
note_counter[7] => Equal9.IN56
note_counter[7] => Equal10.IN56
note_counter[7] => Equal11.IN56
note_counter[7] => Equal12.IN56
note_counter[7] => Equal13.IN56
note_counter[7] => Equal14.IN56
note_counter[7] => Equal15.IN56
note_counter[7] => Equal16.IN56
note_counter[7] => Equal17.IN56
note_counter[7] => Equal18.IN56
note_counter[7] => Equal19.IN56
note_counter[7] => Equal20.IN56
note_counter[7] => Equal21.IN56
note_counter[7] => Equal22.IN56
note_counter[7] => Equal23.IN56
note_counter[7] => Equal24.IN56
note_counter[7] => Equal25.IN56
note_counter[7] => Equal26.IN56
note_counter[7] => Equal27.IN56
note_counter[7] => Equal28.IN56
note_counter[7] => Equal29.IN56
note_counter[7] => Equal30.IN56
note_counter[7] => Equal31.IN56
note_counter[7] => Equal32.IN56
note_counter[7] => Equal33.IN56
note_counter[7] => Equal34.IN56
note_counter[7] => Equal35.IN56
note_counter[7] => Equal36.IN56
note_counter[7] => Equal37.IN56
note_counter[7] => Equal38.IN56
note_counter[7] => Equal39.IN56
note_counter[7] => Equal40.IN56
note_counter[7] => Equal41.IN56
note_counter[7] => Equal42.IN56
note_counter[7] => Equal43.IN56
note_counter[7] => Equal44.IN56
note_counter[7] => Equal45.IN56
note_counter[7] => Equal46.IN56
note_counter[7] => Equal47.IN56
note_counter[7] => Equal48.IN56
note_counter[7] => Equal49.IN56
note_counter[7] => Equal50.IN56
note_counter[7] => Add0.IN57
note_counter[8] => Equal0.IN55
note_counter[8] => Equal1.IN55
note_counter[8] => Equal2.IN55
note_counter[8] => Equal3.IN55
note_counter[8] => Equal4.IN55
note_counter[8] => Equal5.IN55
note_counter[8] => Equal6.IN55
note_counter[8] => Equal7.IN55
note_counter[8] => Equal8.IN55
note_counter[8] => Equal9.IN55
note_counter[8] => Equal10.IN55
note_counter[8] => Equal11.IN55
note_counter[8] => Equal12.IN55
note_counter[8] => Equal13.IN55
note_counter[8] => Equal14.IN55
note_counter[8] => Equal15.IN55
note_counter[8] => Equal16.IN55
note_counter[8] => Equal17.IN55
note_counter[8] => Equal18.IN55
note_counter[8] => Equal19.IN55
note_counter[8] => Equal20.IN55
note_counter[8] => Equal21.IN55
note_counter[8] => Equal22.IN55
note_counter[8] => Equal23.IN55
note_counter[8] => Equal24.IN55
note_counter[8] => Equal25.IN55
note_counter[8] => Equal26.IN55
note_counter[8] => Equal27.IN55
note_counter[8] => Equal28.IN55
note_counter[8] => Equal29.IN55
note_counter[8] => Equal30.IN55
note_counter[8] => Equal31.IN55
note_counter[8] => Equal32.IN55
note_counter[8] => Equal33.IN55
note_counter[8] => Equal34.IN55
note_counter[8] => Equal35.IN55
note_counter[8] => Equal36.IN55
note_counter[8] => Equal37.IN55
note_counter[8] => Equal38.IN55
note_counter[8] => Equal39.IN55
note_counter[8] => Equal40.IN55
note_counter[8] => Equal41.IN55
note_counter[8] => Equal42.IN55
note_counter[8] => Equal43.IN55
note_counter[8] => Equal44.IN55
note_counter[8] => Equal45.IN55
note_counter[8] => Equal46.IN55
note_counter[8] => Equal47.IN55
note_counter[8] => Equal48.IN55
note_counter[8] => Equal49.IN55
note_counter[8] => Equal50.IN55
note_counter[8] => Add0.IN56
note_counter[9] => Equal0.IN54
note_counter[9] => Equal1.IN54
note_counter[9] => Equal2.IN54
note_counter[9] => Equal3.IN54
note_counter[9] => Equal4.IN54
note_counter[9] => Equal5.IN54
note_counter[9] => Equal6.IN54
note_counter[9] => Equal7.IN54
note_counter[9] => Equal8.IN54
note_counter[9] => Equal9.IN54
note_counter[9] => Equal10.IN54
note_counter[9] => Equal11.IN54
note_counter[9] => Equal12.IN54
note_counter[9] => Equal13.IN54
note_counter[9] => Equal14.IN54
note_counter[9] => Equal15.IN54
note_counter[9] => Equal16.IN54
note_counter[9] => Equal17.IN54
note_counter[9] => Equal18.IN54
note_counter[9] => Equal19.IN54
note_counter[9] => Equal20.IN54
note_counter[9] => Equal21.IN54
note_counter[9] => Equal22.IN54
note_counter[9] => Equal23.IN54
note_counter[9] => Equal24.IN54
note_counter[9] => Equal25.IN54
note_counter[9] => Equal26.IN54
note_counter[9] => Equal27.IN54
note_counter[9] => Equal28.IN54
note_counter[9] => Equal29.IN54
note_counter[9] => Equal30.IN54
note_counter[9] => Equal31.IN54
note_counter[9] => Equal32.IN54
note_counter[9] => Equal33.IN54
note_counter[9] => Equal34.IN54
note_counter[9] => Equal35.IN54
note_counter[9] => Equal36.IN54
note_counter[9] => Equal37.IN54
note_counter[9] => Equal38.IN54
note_counter[9] => Equal39.IN54
note_counter[9] => Equal40.IN54
note_counter[9] => Equal41.IN54
note_counter[9] => Equal42.IN54
note_counter[9] => Equal43.IN54
note_counter[9] => Equal44.IN54
note_counter[9] => Equal45.IN54
note_counter[9] => Equal46.IN54
note_counter[9] => Equal47.IN54
note_counter[9] => Equal48.IN54
note_counter[9] => Equal49.IN54
note_counter[9] => Equal50.IN54
note_counter[9] => Add0.IN55
note_counter[10] => Equal0.IN53
note_counter[10] => Equal1.IN53
note_counter[10] => Equal2.IN53
note_counter[10] => Equal3.IN53
note_counter[10] => Equal4.IN53
note_counter[10] => Equal5.IN53
note_counter[10] => Equal6.IN53
note_counter[10] => Equal7.IN53
note_counter[10] => Equal8.IN53
note_counter[10] => Equal9.IN53
note_counter[10] => Equal10.IN53
note_counter[10] => Equal11.IN53
note_counter[10] => Equal12.IN53
note_counter[10] => Equal13.IN53
note_counter[10] => Equal14.IN53
note_counter[10] => Equal15.IN53
note_counter[10] => Equal16.IN53
note_counter[10] => Equal17.IN53
note_counter[10] => Equal18.IN53
note_counter[10] => Equal19.IN53
note_counter[10] => Equal20.IN53
note_counter[10] => Equal21.IN53
note_counter[10] => Equal22.IN53
note_counter[10] => Equal23.IN53
note_counter[10] => Equal24.IN53
note_counter[10] => Equal25.IN53
note_counter[10] => Equal26.IN53
note_counter[10] => Equal27.IN53
note_counter[10] => Equal28.IN53
note_counter[10] => Equal29.IN53
note_counter[10] => Equal30.IN53
note_counter[10] => Equal31.IN53
note_counter[10] => Equal32.IN53
note_counter[10] => Equal33.IN53
note_counter[10] => Equal34.IN53
note_counter[10] => Equal35.IN53
note_counter[10] => Equal36.IN53
note_counter[10] => Equal37.IN53
note_counter[10] => Equal38.IN53
note_counter[10] => Equal39.IN53
note_counter[10] => Equal40.IN53
note_counter[10] => Equal41.IN53
note_counter[10] => Equal42.IN53
note_counter[10] => Equal43.IN53
note_counter[10] => Equal44.IN53
note_counter[10] => Equal45.IN53
note_counter[10] => Equal46.IN53
note_counter[10] => Equal47.IN53
note_counter[10] => Equal48.IN53
note_counter[10] => Equal49.IN53
note_counter[10] => Equal50.IN53
note_counter[10] => Add0.IN54
note_counter[11] => Equal0.IN52
note_counter[11] => Equal1.IN52
note_counter[11] => Equal2.IN52
note_counter[11] => Equal3.IN52
note_counter[11] => Equal4.IN52
note_counter[11] => Equal5.IN52
note_counter[11] => Equal6.IN52
note_counter[11] => Equal7.IN52
note_counter[11] => Equal8.IN52
note_counter[11] => Equal9.IN52
note_counter[11] => Equal10.IN52
note_counter[11] => Equal11.IN52
note_counter[11] => Equal12.IN52
note_counter[11] => Equal13.IN52
note_counter[11] => Equal14.IN52
note_counter[11] => Equal15.IN52
note_counter[11] => Equal16.IN52
note_counter[11] => Equal17.IN52
note_counter[11] => Equal18.IN52
note_counter[11] => Equal19.IN52
note_counter[11] => Equal20.IN52
note_counter[11] => Equal21.IN52
note_counter[11] => Equal22.IN52
note_counter[11] => Equal23.IN52
note_counter[11] => Equal24.IN52
note_counter[11] => Equal25.IN52
note_counter[11] => Equal26.IN52
note_counter[11] => Equal27.IN52
note_counter[11] => Equal28.IN52
note_counter[11] => Equal29.IN52
note_counter[11] => Equal30.IN52
note_counter[11] => Equal31.IN52
note_counter[11] => Equal32.IN52
note_counter[11] => Equal33.IN52
note_counter[11] => Equal34.IN52
note_counter[11] => Equal35.IN52
note_counter[11] => Equal36.IN52
note_counter[11] => Equal37.IN52
note_counter[11] => Equal38.IN52
note_counter[11] => Equal39.IN52
note_counter[11] => Equal40.IN52
note_counter[11] => Equal41.IN52
note_counter[11] => Equal42.IN52
note_counter[11] => Equal43.IN52
note_counter[11] => Equal44.IN52
note_counter[11] => Equal45.IN52
note_counter[11] => Equal46.IN52
note_counter[11] => Equal47.IN52
note_counter[11] => Equal48.IN52
note_counter[11] => Equal49.IN52
note_counter[11] => Equal50.IN52
note_counter[11] => Add0.IN53
note_counter[12] => Equal0.IN51
note_counter[12] => Equal1.IN51
note_counter[12] => Equal2.IN51
note_counter[12] => Equal3.IN51
note_counter[12] => Equal4.IN51
note_counter[12] => Equal5.IN51
note_counter[12] => Equal6.IN51
note_counter[12] => Equal7.IN51
note_counter[12] => Equal8.IN51
note_counter[12] => Equal9.IN51
note_counter[12] => Equal10.IN51
note_counter[12] => Equal11.IN51
note_counter[12] => Equal12.IN51
note_counter[12] => Equal13.IN51
note_counter[12] => Equal14.IN51
note_counter[12] => Equal15.IN51
note_counter[12] => Equal16.IN51
note_counter[12] => Equal17.IN51
note_counter[12] => Equal18.IN51
note_counter[12] => Equal19.IN51
note_counter[12] => Equal20.IN51
note_counter[12] => Equal21.IN51
note_counter[12] => Equal22.IN51
note_counter[12] => Equal23.IN51
note_counter[12] => Equal24.IN51
note_counter[12] => Equal25.IN51
note_counter[12] => Equal26.IN51
note_counter[12] => Equal27.IN51
note_counter[12] => Equal28.IN51
note_counter[12] => Equal29.IN51
note_counter[12] => Equal30.IN51
note_counter[12] => Equal31.IN51
note_counter[12] => Equal32.IN51
note_counter[12] => Equal33.IN51
note_counter[12] => Equal34.IN51
note_counter[12] => Equal35.IN51
note_counter[12] => Equal36.IN51
note_counter[12] => Equal37.IN51
note_counter[12] => Equal38.IN51
note_counter[12] => Equal39.IN51
note_counter[12] => Equal40.IN51
note_counter[12] => Equal41.IN51
note_counter[12] => Equal42.IN51
note_counter[12] => Equal43.IN51
note_counter[12] => Equal44.IN51
note_counter[12] => Equal45.IN51
note_counter[12] => Equal46.IN51
note_counter[12] => Equal47.IN51
note_counter[12] => Equal48.IN51
note_counter[12] => Equal49.IN51
note_counter[12] => Equal50.IN51
note_counter[12] => Add0.IN52
note_counter[13] => Equal0.IN50
note_counter[13] => Equal1.IN50
note_counter[13] => Equal2.IN50
note_counter[13] => Equal3.IN50
note_counter[13] => Equal4.IN50
note_counter[13] => Equal5.IN50
note_counter[13] => Equal6.IN50
note_counter[13] => Equal7.IN50
note_counter[13] => Equal8.IN50
note_counter[13] => Equal9.IN50
note_counter[13] => Equal10.IN50
note_counter[13] => Equal11.IN50
note_counter[13] => Equal12.IN50
note_counter[13] => Equal13.IN50
note_counter[13] => Equal14.IN50
note_counter[13] => Equal15.IN50
note_counter[13] => Equal16.IN50
note_counter[13] => Equal17.IN50
note_counter[13] => Equal18.IN50
note_counter[13] => Equal19.IN50
note_counter[13] => Equal20.IN50
note_counter[13] => Equal21.IN50
note_counter[13] => Equal22.IN50
note_counter[13] => Equal23.IN50
note_counter[13] => Equal24.IN50
note_counter[13] => Equal25.IN50
note_counter[13] => Equal26.IN50
note_counter[13] => Equal27.IN50
note_counter[13] => Equal28.IN50
note_counter[13] => Equal29.IN50
note_counter[13] => Equal30.IN50
note_counter[13] => Equal31.IN50
note_counter[13] => Equal32.IN50
note_counter[13] => Equal33.IN50
note_counter[13] => Equal34.IN50
note_counter[13] => Equal35.IN50
note_counter[13] => Equal36.IN50
note_counter[13] => Equal37.IN50
note_counter[13] => Equal38.IN50
note_counter[13] => Equal39.IN50
note_counter[13] => Equal40.IN50
note_counter[13] => Equal41.IN50
note_counter[13] => Equal42.IN50
note_counter[13] => Equal43.IN50
note_counter[13] => Equal44.IN50
note_counter[13] => Equal45.IN50
note_counter[13] => Equal46.IN50
note_counter[13] => Equal47.IN50
note_counter[13] => Equal48.IN50
note_counter[13] => Equal49.IN50
note_counter[13] => Equal50.IN50
note_counter[13] => Add0.IN51
note_counter[14] => Equal0.IN49
note_counter[14] => Equal1.IN49
note_counter[14] => Equal2.IN49
note_counter[14] => Equal3.IN49
note_counter[14] => Equal4.IN49
note_counter[14] => Equal5.IN49
note_counter[14] => Equal6.IN49
note_counter[14] => Equal7.IN49
note_counter[14] => Equal8.IN49
note_counter[14] => Equal9.IN49
note_counter[14] => Equal10.IN49
note_counter[14] => Equal11.IN49
note_counter[14] => Equal12.IN49
note_counter[14] => Equal13.IN49
note_counter[14] => Equal14.IN49
note_counter[14] => Equal15.IN49
note_counter[14] => Equal16.IN49
note_counter[14] => Equal17.IN49
note_counter[14] => Equal18.IN49
note_counter[14] => Equal19.IN49
note_counter[14] => Equal20.IN49
note_counter[14] => Equal21.IN49
note_counter[14] => Equal22.IN49
note_counter[14] => Equal23.IN49
note_counter[14] => Equal24.IN49
note_counter[14] => Equal25.IN49
note_counter[14] => Equal26.IN49
note_counter[14] => Equal27.IN49
note_counter[14] => Equal28.IN49
note_counter[14] => Equal29.IN49
note_counter[14] => Equal30.IN49
note_counter[14] => Equal31.IN49
note_counter[14] => Equal32.IN49
note_counter[14] => Equal33.IN49
note_counter[14] => Equal34.IN49
note_counter[14] => Equal35.IN49
note_counter[14] => Equal36.IN49
note_counter[14] => Equal37.IN49
note_counter[14] => Equal38.IN49
note_counter[14] => Equal39.IN49
note_counter[14] => Equal40.IN49
note_counter[14] => Equal41.IN49
note_counter[14] => Equal42.IN49
note_counter[14] => Equal43.IN49
note_counter[14] => Equal44.IN49
note_counter[14] => Equal45.IN49
note_counter[14] => Equal46.IN49
note_counter[14] => Equal47.IN49
note_counter[14] => Equal48.IN49
note_counter[14] => Equal49.IN49
note_counter[14] => Equal50.IN49
note_counter[14] => Add0.IN50
note_counter[15] => Equal0.IN48
note_counter[15] => Equal1.IN48
note_counter[15] => Equal2.IN48
note_counter[15] => Equal3.IN48
note_counter[15] => Equal4.IN48
note_counter[15] => Equal5.IN48
note_counter[15] => Equal6.IN48
note_counter[15] => Equal7.IN48
note_counter[15] => Equal8.IN48
note_counter[15] => Equal9.IN48
note_counter[15] => Equal10.IN48
note_counter[15] => Equal11.IN48
note_counter[15] => Equal12.IN48
note_counter[15] => Equal13.IN48
note_counter[15] => Equal14.IN48
note_counter[15] => Equal15.IN48
note_counter[15] => Equal16.IN48
note_counter[15] => Equal17.IN48
note_counter[15] => Equal18.IN48
note_counter[15] => Equal19.IN48
note_counter[15] => Equal20.IN48
note_counter[15] => Equal21.IN48
note_counter[15] => Equal22.IN48
note_counter[15] => Equal23.IN48
note_counter[15] => Equal24.IN48
note_counter[15] => Equal25.IN48
note_counter[15] => Equal26.IN48
note_counter[15] => Equal27.IN48
note_counter[15] => Equal28.IN48
note_counter[15] => Equal29.IN48
note_counter[15] => Equal30.IN48
note_counter[15] => Equal31.IN48
note_counter[15] => Equal32.IN48
note_counter[15] => Equal33.IN48
note_counter[15] => Equal34.IN48
note_counter[15] => Equal35.IN48
note_counter[15] => Equal36.IN48
note_counter[15] => Equal37.IN48
note_counter[15] => Equal38.IN48
note_counter[15] => Equal39.IN48
note_counter[15] => Equal40.IN48
note_counter[15] => Equal41.IN48
note_counter[15] => Equal42.IN48
note_counter[15] => Equal43.IN48
note_counter[15] => Equal44.IN48
note_counter[15] => Equal45.IN48
note_counter[15] => Equal46.IN48
note_counter[15] => Equal47.IN48
note_counter[15] => Equal48.IN48
note_counter[15] => Equal49.IN48
note_counter[15] => Equal50.IN48
note_counter[15] => Add0.IN49
note_counter[16] => Equal0.IN47
note_counter[16] => Equal1.IN47
note_counter[16] => Equal2.IN47
note_counter[16] => Equal3.IN47
note_counter[16] => Equal4.IN47
note_counter[16] => Equal5.IN47
note_counter[16] => Equal6.IN47
note_counter[16] => Equal7.IN47
note_counter[16] => Equal8.IN47
note_counter[16] => Equal9.IN47
note_counter[16] => Equal10.IN47
note_counter[16] => Equal11.IN47
note_counter[16] => Equal12.IN47
note_counter[16] => Equal13.IN47
note_counter[16] => Equal14.IN47
note_counter[16] => Equal15.IN47
note_counter[16] => Equal16.IN47
note_counter[16] => Equal17.IN47
note_counter[16] => Equal18.IN47
note_counter[16] => Equal19.IN47
note_counter[16] => Equal20.IN47
note_counter[16] => Equal21.IN47
note_counter[16] => Equal22.IN47
note_counter[16] => Equal23.IN47
note_counter[16] => Equal24.IN47
note_counter[16] => Equal25.IN47
note_counter[16] => Equal26.IN47
note_counter[16] => Equal27.IN47
note_counter[16] => Equal28.IN47
note_counter[16] => Equal29.IN47
note_counter[16] => Equal30.IN47
note_counter[16] => Equal31.IN47
note_counter[16] => Equal32.IN47
note_counter[16] => Equal33.IN47
note_counter[16] => Equal34.IN47
note_counter[16] => Equal35.IN47
note_counter[16] => Equal36.IN47
note_counter[16] => Equal37.IN47
note_counter[16] => Equal38.IN47
note_counter[16] => Equal39.IN47
note_counter[16] => Equal40.IN47
note_counter[16] => Equal41.IN47
note_counter[16] => Equal42.IN47
note_counter[16] => Equal43.IN47
note_counter[16] => Equal44.IN47
note_counter[16] => Equal45.IN47
note_counter[16] => Equal46.IN47
note_counter[16] => Equal47.IN47
note_counter[16] => Equal48.IN47
note_counter[16] => Equal49.IN47
note_counter[16] => Equal50.IN47
note_counter[16] => Add0.IN48
note_counter[17] => Equal0.IN46
note_counter[17] => Equal1.IN46
note_counter[17] => Equal2.IN46
note_counter[17] => Equal3.IN46
note_counter[17] => Equal4.IN46
note_counter[17] => Equal5.IN46
note_counter[17] => Equal6.IN46
note_counter[17] => Equal7.IN46
note_counter[17] => Equal8.IN46
note_counter[17] => Equal9.IN46
note_counter[17] => Equal10.IN46
note_counter[17] => Equal11.IN46
note_counter[17] => Equal12.IN46
note_counter[17] => Equal13.IN46
note_counter[17] => Equal14.IN46
note_counter[17] => Equal15.IN46
note_counter[17] => Equal16.IN46
note_counter[17] => Equal17.IN46
note_counter[17] => Equal18.IN46
note_counter[17] => Equal19.IN46
note_counter[17] => Equal20.IN46
note_counter[17] => Equal21.IN46
note_counter[17] => Equal22.IN46
note_counter[17] => Equal23.IN46
note_counter[17] => Equal24.IN46
note_counter[17] => Equal25.IN46
note_counter[17] => Equal26.IN46
note_counter[17] => Equal27.IN46
note_counter[17] => Equal28.IN46
note_counter[17] => Equal29.IN46
note_counter[17] => Equal30.IN46
note_counter[17] => Equal31.IN46
note_counter[17] => Equal32.IN46
note_counter[17] => Equal33.IN46
note_counter[17] => Equal34.IN46
note_counter[17] => Equal35.IN46
note_counter[17] => Equal36.IN46
note_counter[17] => Equal37.IN46
note_counter[17] => Equal38.IN46
note_counter[17] => Equal39.IN46
note_counter[17] => Equal40.IN46
note_counter[17] => Equal41.IN46
note_counter[17] => Equal42.IN46
note_counter[17] => Equal43.IN46
note_counter[17] => Equal44.IN46
note_counter[17] => Equal45.IN46
note_counter[17] => Equal46.IN46
note_counter[17] => Equal47.IN46
note_counter[17] => Equal48.IN46
note_counter[17] => Equal49.IN46
note_counter[17] => Equal50.IN46
note_counter[17] => Add0.IN47
note_counter[18] => Equal0.IN45
note_counter[18] => Equal1.IN45
note_counter[18] => Equal2.IN45
note_counter[18] => Equal3.IN45
note_counter[18] => Equal4.IN45
note_counter[18] => Equal5.IN45
note_counter[18] => Equal6.IN45
note_counter[18] => Equal7.IN45
note_counter[18] => Equal8.IN45
note_counter[18] => Equal9.IN45
note_counter[18] => Equal10.IN45
note_counter[18] => Equal11.IN45
note_counter[18] => Equal12.IN45
note_counter[18] => Equal13.IN45
note_counter[18] => Equal14.IN45
note_counter[18] => Equal15.IN45
note_counter[18] => Equal16.IN45
note_counter[18] => Equal17.IN45
note_counter[18] => Equal18.IN45
note_counter[18] => Equal19.IN45
note_counter[18] => Equal20.IN45
note_counter[18] => Equal21.IN45
note_counter[18] => Equal22.IN45
note_counter[18] => Equal23.IN45
note_counter[18] => Equal24.IN45
note_counter[18] => Equal25.IN45
note_counter[18] => Equal26.IN45
note_counter[18] => Equal27.IN45
note_counter[18] => Equal28.IN45
note_counter[18] => Equal29.IN45
note_counter[18] => Equal30.IN45
note_counter[18] => Equal31.IN45
note_counter[18] => Equal32.IN45
note_counter[18] => Equal33.IN45
note_counter[18] => Equal34.IN45
note_counter[18] => Equal35.IN45
note_counter[18] => Equal36.IN45
note_counter[18] => Equal37.IN45
note_counter[18] => Equal38.IN45
note_counter[18] => Equal39.IN45
note_counter[18] => Equal40.IN45
note_counter[18] => Equal41.IN45
note_counter[18] => Equal42.IN45
note_counter[18] => Equal43.IN45
note_counter[18] => Equal44.IN45
note_counter[18] => Equal45.IN45
note_counter[18] => Equal46.IN45
note_counter[18] => Equal47.IN45
note_counter[18] => Equal48.IN45
note_counter[18] => Equal49.IN45
note_counter[18] => Equal50.IN45
note_counter[18] => Add0.IN46
note_counter[19] => Equal0.IN44
note_counter[19] => Equal1.IN44
note_counter[19] => Equal2.IN44
note_counter[19] => Equal3.IN44
note_counter[19] => Equal4.IN44
note_counter[19] => Equal5.IN44
note_counter[19] => Equal6.IN44
note_counter[19] => Equal7.IN44
note_counter[19] => Equal8.IN44
note_counter[19] => Equal9.IN44
note_counter[19] => Equal10.IN44
note_counter[19] => Equal11.IN44
note_counter[19] => Equal12.IN44
note_counter[19] => Equal13.IN44
note_counter[19] => Equal14.IN44
note_counter[19] => Equal15.IN44
note_counter[19] => Equal16.IN44
note_counter[19] => Equal17.IN44
note_counter[19] => Equal18.IN44
note_counter[19] => Equal19.IN44
note_counter[19] => Equal20.IN44
note_counter[19] => Equal21.IN44
note_counter[19] => Equal22.IN44
note_counter[19] => Equal23.IN44
note_counter[19] => Equal24.IN44
note_counter[19] => Equal25.IN44
note_counter[19] => Equal26.IN44
note_counter[19] => Equal27.IN44
note_counter[19] => Equal28.IN44
note_counter[19] => Equal29.IN44
note_counter[19] => Equal30.IN44
note_counter[19] => Equal31.IN44
note_counter[19] => Equal32.IN44
note_counter[19] => Equal33.IN44
note_counter[19] => Equal34.IN44
note_counter[19] => Equal35.IN44
note_counter[19] => Equal36.IN44
note_counter[19] => Equal37.IN44
note_counter[19] => Equal38.IN44
note_counter[19] => Equal39.IN44
note_counter[19] => Equal40.IN44
note_counter[19] => Equal41.IN44
note_counter[19] => Equal42.IN44
note_counter[19] => Equal43.IN44
note_counter[19] => Equal44.IN44
note_counter[19] => Equal45.IN44
note_counter[19] => Equal46.IN44
note_counter[19] => Equal47.IN44
note_counter[19] => Equal48.IN44
note_counter[19] => Equal49.IN44
note_counter[19] => Equal50.IN44
note_counter[19] => Add0.IN45
note_counter[20] => Equal0.IN43
note_counter[20] => Equal1.IN43
note_counter[20] => Equal2.IN43
note_counter[20] => Equal3.IN43
note_counter[20] => Equal4.IN43
note_counter[20] => Equal5.IN43
note_counter[20] => Equal6.IN43
note_counter[20] => Equal7.IN43
note_counter[20] => Equal8.IN43
note_counter[20] => Equal9.IN43
note_counter[20] => Equal10.IN43
note_counter[20] => Equal11.IN43
note_counter[20] => Equal12.IN43
note_counter[20] => Equal13.IN43
note_counter[20] => Equal14.IN43
note_counter[20] => Equal15.IN43
note_counter[20] => Equal16.IN43
note_counter[20] => Equal17.IN43
note_counter[20] => Equal18.IN43
note_counter[20] => Equal19.IN43
note_counter[20] => Equal20.IN43
note_counter[20] => Equal21.IN43
note_counter[20] => Equal22.IN43
note_counter[20] => Equal23.IN43
note_counter[20] => Equal24.IN43
note_counter[20] => Equal25.IN43
note_counter[20] => Equal26.IN43
note_counter[20] => Equal27.IN43
note_counter[20] => Equal28.IN43
note_counter[20] => Equal29.IN43
note_counter[20] => Equal30.IN43
note_counter[20] => Equal31.IN43
note_counter[20] => Equal32.IN43
note_counter[20] => Equal33.IN43
note_counter[20] => Equal34.IN43
note_counter[20] => Equal35.IN43
note_counter[20] => Equal36.IN43
note_counter[20] => Equal37.IN43
note_counter[20] => Equal38.IN43
note_counter[20] => Equal39.IN43
note_counter[20] => Equal40.IN43
note_counter[20] => Equal41.IN43
note_counter[20] => Equal42.IN43
note_counter[20] => Equal43.IN43
note_counter[20] => Equal44.IN43
note_counter[20] => Equal45.IN43
note_counter[20] => Equal46.IN43
note_counter[20] => Equal47.IN43
note_counter[20] => Equal48.IN43
note_counter[20] => Equal49.IN43
note_counter[20] => Equal50.IN43
note_counter[20] => Add0.IN44
note_counter[21] => Equal0.IN42
note_counter[21] => Equal1.IN42
note_counter[21] => Equal2.IN42
note_counter[21] => Equal3.IN42
note_counter[21] => Equal4.IN42
note_counter[21] => Equal5.IN42
note_counter[21] => Equal6.IN42
note_counter[21] => Equal7.IN42
note_counter[21] => Equal8.IN42
note_counter[21] => Equal9.IN42
note_counter[21] => Equal10.IN42
note_counter[21] => Equal11.IN42
note_counter[21] => Equal12.IN42
note_counter[21] => Equal13.IN42
note_counter[21] => Equal14.IN42
note_counter[21] => Equal15.IN42
note_counter[21] => Equal16.IN42
note_counter[21] => Equal17.IN42
note_counter[21] => Equal18.IN42
note_counter[21] => Equal19.IN42
note_counter[21] => Equal20.IN42
note_counter[21] => Equal21.IN42
note_counter[21] => Equal22.IN42
note_counter[21] => Equal23.IN42
note_counter[21] => Equal24.IN42
note_counter[21] => Equal25.IN42
note_counter[21] => Equal26.IN42
note_counter[21] => Equal27.IN42
note_counter[21] => Equal28.IN42
note_counter[21] => Equal29.IN42
note_counter[21] => Equal30.IN42
note_counter[21] => Equal31.IN42
note_counter[21] => Equal32.IN42
note_counter[21] => Equal33.IN42
note_counter[21] => Equal34.IN42
note_counter[21] => Equal35.IN42
note_counter[21] => Equal36.IN42
note_counter[21] => Equal37.IN42
note_counter[21] => Equal38.IN42
note_counter[21] => Equal39.IN42
note_counter[21] => Equal40.IN42
note_counter[21] => Equal41.IN42
note_counter[21] => Equal42.IN42
note_counter[21] => Equal43.IN42
note_counter[21] => Equal44.IN42
note_counter[21] => Equal45.IN42
note_counter[21] => Equal46.IN42
note_counter[21] => Equal47.IN42
note_counter[21] => Equal48.IN42
note_counter[21] => Equal49.IN42
note_counter[21] => Equal50.IN42
note_counter[21] => Add0.IN43
note_counter[22] => Equal0.IN41
note_counter[22] => Equal1.IN41
note_counter[22] => Equal2.IN41
note_counter[22] => Equal3.IN41
note_counter[22] => Equal4.IN41
note_counter[22] => Equal5.IN41
note_counter[22] => Equal6.IN41
note_counter[22] => Equal7.IN41
note_counter[22] => Equal8.IN41
note_counter[22] => Equal9.IN41
note_counter[22] => Equal10.IN41
note_counter[22] => Equal11.IN41
note_counter[22] => Equal12.IN41
note_counter[22] => Equal13.IN41
note_counter[22] => Equal14.IN41
note_counter[22] => Equal15.IN41
note_counter[22] => Equal16.IN41
note_counter[22] => Equal17.IN41
note_counter[22] => Equal18.IN41
note_counter[22] => Equal19.IN41
note_counter[22] => Equal20.IN41
note_counter[22] => Equal21.IN41
note_counter[22] => Equal22.IN41
note_counter[22] => Equal23.IN41
note_counter[22] => Equal24.IN41
note_counter[22] => Equal25.IN41
note_counter[22] => Equal26.IN41
note_counter[22] => Equal27.IN41
note_counter[22] => Equal28.IN41
note_counter[22] => Equal29.IN41
note_counter[22] => Equal30.IN41
note_counter[22] => Equal31.IN41
note_counter[22] => Equal32.IN41
note_counter[22] => Equal33.IN41
note_counter[22] => Equal34.IN41
note_counter[22] => Equal35.IN41
note_counter[22] => Equal36.IN41
note_counter[22] => Equal37.IN41
note_counter[22] => Equal38.IN41
note_counter[22] => Equal39.IN41
note_counter[22] => Equal40.IN41
note_counter[22] => Equal41.IN41
note_counter[22] => Equal42.IN41
note_counter[22] => Equal43.IN41
note_counter[22] => Equal44.IN41
note_counter[22] => Equal45.IN41
note_counter[22] => Equal46.IN41
note_counter[22] => Equal47.IN41
note_counter[22] => Equal48.IN41
note_counter[22] => Equal49.IN41
note_counter[22] => Equal50.IN41
note_counter[22] => Add0.IN42
note_counter[23] => Equal0.IN40
note_counter[23] => Equal1.IN40
note_counter[23] => Equal2.IN40
note_counter[23] => Equal3.IN40
note_counter[23] => Equal4.IN40
note_counter[23] => Equal5.IN40
note_counter[23] => Equal6.IN40
note_counter[23] => Equal7.IN40
note_counter[23] => Equal8.IN40
note_counter[23] => Equal9.IN40
note_counter[23] => Equal10.IN40
note_counter[23] => Equal11.IN40
note_counter[23] => Equal12.IN40
note_counter[23] => Equal13.IN40
note_counter[23] => Equal14.IN40
note_counter[23] => Equal15.IN40
note_counter[23] => Equal16.IN40
note_counter[23] => Equal17.IN40
note_counter[23] => Equal18.IN40
note_counter[23] => Equal19.IN40
note_counter[23] => Equal20.IN40
note_counter[23] => Equal21.IN40
note_counter[23] => Equal22.IN40
note_counter[23] => Equal23.IN40
note_counter[23] => Equal24.IN40
note_counter[23] => Equal25.IN40
note_counter[23] => Equal26.IN40
note_counter[23] => Equal27.IN40
note_counter[23] => Equal28.IN40
note_counter[23] => Equal29.IN40
note_counter[23] => Equal30.IN40
note_counter[23] => Equal31.IN40
note_counter[23] => Equal32.IN40
note_counter[23] => Equal33.IN40
note_counter[23] => Equal34.IN40
note_counter[23] => Equal35.IN40
note_counter[23] => Equal36.IN40
note_counter[23] => Equal37.IN40
note_counter[23] => Equal38.IN40
note_counter[23] => Equal39.IN40
note_counter[23] => Equal40.IN40
note_counter[23] => Equal41.IN40
note_counter[23] => Equal42.IN40
note_counter[23] => Equal43.IN40
note_counter[23] => Equal44.IN40
note_counter[23] => Equal45.IN40
note_counter[23] => Equal46.IN40
note_counter[23] => Equal47.IN40
note_counter[23] => Equal48.IN40
note_counter[23] => Equal49.IN40
note_counter[23] => Equal50.IN40
note_counter[23] => Add0.IN41
note_counter[24] => Equal0.IN39
note_counter[24] => Equal1.IN39
note_counter[24] => Equal2.IN39
note_counter[24] => Equal3.IN39
note_counter[24] => Equal4.IN39
note_counter[24] => Equal5.IN39
note_counter[24] => Equal6.IN39
note_counter[24] => Equal7.IN39
note_counter[24] => Equal8.IN39
note_counter[24] => Equal9.IN39
note_counter[24] => Equal10.IN39
note_counter[24] => Equal11.IN39
note_counter[24] => Equal12.IN39
note_counter[24] => Equal13.IN39
note_counter[24] => Equal14.IN39
note_counter[24] => Equal15.IN39
note_counter[24] => Equal16.IN39
note_counter[24] => Equal17.IN39
note_counter[24] => Equal18.IN39
note_counter[24] => Equal19.IN39
note_counter[24] => Equal20.IN39
note_counter[24] => Equal21.IN39
note_counter[24] => Equal22.IN39
note_counter[24] => Equal23.IN39
note_counter[24] => Equal24.IN39
note_counter[24] => Equal25.IN39
note_counter[24] => Equal26.IN39
note_counter[24] => Equal27.IN39
note_counter[24] => Equal28.IN39
note_counter[24] => Equal29.IN39
note_counter[24] => Equal30.IN39
note_counter[24] => Equal31.IN39
note_counter[24] => Equal32.IN39
note_counter[24] => Equal33.IN39
note_counter[24] => Equal34.IN39
note_counter[24] => Equal35.IN39
note_counter[24] => Equal36.IN39
note_counter[24] => Equal37.IN39
note_counter[24] => Equal38.IN39
note_counter[24] => Equal39.IN39
note_counter[24] => Equal40.IN39
note_counter[24] => Equal41.IN39
note_counter[24] => Equal42.IN39
note_counter[24] => Equal43.IN39
note_counter[24] => Equal44.IN39
note_counter[24] => Equal45.IN39
note_counter[24] => Equal46.IN39
note_counter[24] => Equal47.IN39
note_counter[24] => Equal48.IN39
note_counter[24] => Equal49.IN39
note_counter[24] => Equal50.IN39
note_counter[24] => Add0.IN40
note_counter[25] => Equal0.IN38
note_counter[25] => Equal1.IN38
note_counter[25] => Equal2.IN38
note_counter[25] => Equal3.IN38
note_counter[25] => Equal4.IN38
note_counter[25] => Equal5.IN38
note_counter[25] => Equal6.IN38
note_counter[25] => Equal7.IN38
note_counter[25] => Equal8.IN38
note_counter[25] => Equal9.IN38
note_counter[25] => Equal10.IN38
note_counter[25] => Equal11.IN38
note_counter[25] => Equal12.IN38
note_counter[25] => Equal13.IN38
note_counter[25] => Equal14.IN38
note_counter[25] => Equal15.IN38
note_counter[25] => Equal16.IN38
note_counter[25] => Equal17.IN38
note_counter[25] => Equal18.IN38
note_counter[25] => Equal19.IN38
note_counter[25] => Equal20.IN38
note_counter[25] => Equal21.IN38
note_counter[25] => Equal22.IN38
note_counter[25] => Equal23.IN38
note_counter[25] => Equal24.IN38
note_counter[25] => Equal25.IN38
note_counter[25] => Equal26.IN38
note_counter[25] => Equal27.IN38
note_counter[25] => Equal28.IN38
note_counter[25] => Equal29.IN38
note_counter[25] => Equal30.IN38
note_counter[25] => Equal31.IN38
note_counter[25] => Equal32.IN38
note_counter[25] => Equal33.IN38
note_counter[25] => Equal34.IN38
note_counter[25] => Equal35.IN38
note_counter[25] => Equal36.IN38
note_counter[25] => Equal37.IN38
note_counter[25] => Equal38.IN38
note_counter[25] => Equal39.IN38
note_counter[25] => Equal40.IN38
note_counter[25] => Equal41.IN38
note_counter[25] => Equal42.IN38
note_counter[25] => Equal43.IN38
note_counter[25] => Equal44.IN38
note_counter[25] => Equal45.IN38
note_counter[25] => Equal46.IN38
note_counter[25] => Equal47.IN38
note_counter[25] => Equal48.IN38
note_counter[25] => Equal49.IN38
note_counter[25] => Equal50.IN38
note_counter[25] => Add0.IN39
note_counter[26] => Equal0.IN37
note_counter[26] => Equal1.IN37
note_counter[26] => Equal2.IN37
note_counter[26] => Equal3.IN37
note_counter[26] => Equal4.IN37
note_counter[26] => Equal5.IN37
note_counter[26] => Equal6.IN37
note_counter[26] => Equal7.IN37
note_counter[26] => Equal8.IN37
note_counter[26] => Equal9.IN37
note_counter[26] => Equal10.IN37
note_counter[26] => Equal11.IN37
note_counter[26] => Equal12.IN37
note_counter[26] => Equal13.IN37
note_counter[26] => Equal14.IN37
note_counter[26] => Equal15.IN37
note_counter[26] => Equal16.IN37
note_counter[26] => Equal17.IN37
note_counter[26] => Equal18.IN37
note_counter[26] => Equal19.IN37
note_counter[26] => Equal20.IN37
note_counter[26] => Equal21.IN37
note_counter[26] => Equal22.IN37
note_counter[26] => Equal23.IN37
note_counter[26] => Equal24.IN37
note_counter[26] => Equal25.IN37
note_counter[26] => Equal26.IN37
note_counter[26] => Equal27.IN37
note_counter[26] => Equal28.IN37
note_counter[26] => Equal29.IN37
note_counter[26] => Equal30.IN37
note_counter[26] => Equal31.IN37
note_counter[26] => Equal32.IN37
note_counter[26] => Equal33.IN37
note_counter[26] => Equal34.IN37
note_counter[26] => Equal35.IN37
note_counter[26] => Equal36.IN37
note_counter[26] => Equal37.IN37
note_counter[26] => Equal38.IN37
note_counter[26] => Equal39.IN37
note_counter[26] => Equal40.IN37
note_counter[26] => Equal41.IN37
note_counter[26] => Equal42.IN37
note_counter[26] => Equal43.IN37
note_counter[26] => Equal44.IN37
note_counter[26] => Equal45.IN37
note_counter[26] => Equal46.IN37
note_counter[26] => Equal47.IN37
note_counter[26] => Equal48.IN37
note_counter[26] => Equal49.IN37
note_counter[26] => Equal50.IN37
note_counter[26] => Add0.IN38
note_counter[27] => Equal0.IN36
note_counter[27] => Equal1.IN36
note_counter[27] => Equal2.IN36
note_counter[27] => Equal3.IN36
note_counter[27] => Equal4.IN36
note_counter[27] => Equal5.IN36
note_counter[27] => Equal6.IN36
note_counter[27] => Equal7.IN36
note_counter[27] => Equal8.IN36
note_counter[27] => Equal9.IN36
note_counter[27] => Equal10.IN36
note_counter[27] => Equal11.IN36
note_counter[27] => Equal12.IN36
note_counter[27] => Equal13.IN36
note_counter[27] => Equal14.IN36
note_counter[27] => Equal15.IN36
note_counter[27] => Equal16.IN36
note_counter[27] => Equal17.IN36
note_counter[27] => Equal18.IN36
note_counter[27] => Equal19.IN36
note_counter[27] => Equal20.IN36
note_counter[27] => Equal21.IN36
note_counter[27] => Equal22.IN36
note_counter[27] => Equal23.IN36
note_counter[27] => Equal24.IN36
note_counter[27] => Equal25.IN36
note_counter[27] => Equal26.IN36
note_counter[27] => Equal27.IN36
note_counter[27] => Equal28.IN36
note_counter[27] => Equal29.IN36
note_counter[27] => Equal30.IN36
note_counter[27] => Equal31.IN36
note_counter[27] => Equal32.IN36
note_counter[27] => Equal33.IN36
note_counter[27] => Equal34.IN36
note_counter[27] => Equal35.IN36
note_counter[27] => Equal36.IN36
note_counter[27] => Equal37.IN36
note_counter[27] => Equal38.IN36
note_counter[27] => Equal39.IN36
note_counter[27] => Equal40.IN36
note_counter[27] => Equal41.IN36
note_counter[27] => Equal42.IN36
note_counter[27] => Equal43.IN36
note_counter[27] => Equal44.IN36
note_counter[27] => Equal45.IN36
note_counter[27] => Equal46.IN36
note_counter[27] => Equal47.IN36
note_counter[27] => Equal48.IN36
note_counter[27] => Equal49.IN36
note_counter[27] => Equal50.IN36
note_counter[27] => Add0.IN37
note_counter[28] => Equal0.IN35
note_counter[28] => Equal1.IN35
note_counter[28] => Equal2.IN35
note_counter[28] => Equal3.IN35
note_counter[28] => Equal4.IN35
note_counter[28] => Equal5.IN35
note_counter[28] => Equal6.IN35
note_counter[28] => Equal7.IN35
note_counter[28] => Equal8.IN35
note_counter[28] => Equal9.IN35
note_counter[28] => Equal10.IN35
note_counter[28] => Equal11.IN35
note_counter[28] => Equal12.IN35
note_counter[28] => Equal13.IN35
note_counter[28] => Equal14.IN35
note_counter[28] => Equal15.IN35
note_counter[28] => Equal16.IN35
note_counter[28] => Equal17.IN35
note_counter[28] => Equal18.IN35
note_counter[28] => Equal19.IN35
note_counter[28] => Equal20.IN35
note_counter[28] => Equal21.IN35
note_counter[28] => Equal22.IN35
note_counter[28] => Equal23.IN35
note_counter[28] => Equal24.IN35
note_counter[28] => Equal25.IN35
note_counter[28] => Equal26.IN35
note_counter[28] => Equal27.IN35
note_counter[28] => Equal28.IN35
note_counter[28] => Equal29.IN35
note_counter[28] => Equal30.IN35
note_counter[28] => Equal31.IN35
note_counter[28] => Equal32.IN35
note_counter[28] => Equal33.IN35
note_counter[28] => Equal34.IN35
note_counter[28] => Equal35.IN35
note_counter[28] => Equal36.IN35
note_counter[28] => Equal37.IN35
note_counter[28] => Equal38.IN35
note_counter[28] => Equal39.IN35
note_counter[28] => Equal40.IN35
note_counter[28] => Equal41.IN35
note_counter[28] => Equal42.IN35
note_counter[28] => Equal43.IN35
note_counter[28] => Equal44.IN35
note_counter[28] => Equal45.IN35
note_counter[28] => Equal46.IN35
note_counter[28] => Equal47.IN35
note_counter[28] => Equal48.IN35
note_counter[28] => Equal49.IN35
note_counter[28] => Equal50.IN35
note_counter[28] => Add0.IN36
note_counter[29] => Equal0.IN34
note_counter[29] => Equal1.IN34
note_counter[29] => Equal2.IN34
note_counter[29] => Equal3.IN34
note_counter[29] => Equal4.IN34
note_counter[29] => Equal5.IN34
note_counter[29] => Equal6.IN34
note_counter[29] => Equal7.IN34
note_counter[29] => Equal8.IN34
note_counter[29] => Equal9.IN34
note_counter[29] => Equal10.IN34
note_counter[29] => Equal11.IN34
note_counter[29] => Equal12.IN34
note_counter[29] => Equal13.IN34
note_counter[29] => Equal14.IN34
note_counter[29] => Equal15.IN34
note_counter[29] => Equal16.IN34
note_counter[29] => Equal17.IN34
note_counter[29] => Equal18.IN34
note_counter[29] => Equal19.IN34
note_counter[29] => Equal20.IN34
note_counter[29] => Equal21.IN34
note_counter[29] => Equal22.IN34
note_counter[29] => Equal23.IN34
note_counter[29] => Equal24.IN34
note_counter[29] => Equal25.IN34
note_counter[29] => Equal26.IN34
note_counter[29] => Equal27.IN34
note_counter[29] => Equal28.IN34
note_counter[29] => Equal29.IN34
note_counter[29] => Equal30.IN34
note_counter[29] => Equal31.IN34
note_counter[29] => Equal32.IN34
note_counter[29] => Equal33.IN34
note_counter[29] => Equal34.IN34
note_counter[29] => Equal35.IN34
note_counter[29] => Equal36.IN34
note_counter[29] => Equal37.IN34
note_counter[29] => Equal38.IN34
note_counter[29] => Equal39.IN34
note_counter[29] => Equal40.IN34
note_counter[29] => Equal41.IN34
note_counter[29] => Equal42.IN34
note_counter[29] => Equal43.IN34
note_counter[29] => Equal44.IN34
note_counter[29] => Equal45.IN34
note_counter[29] => Equal46.IN34
note_counter[29] => Equal47.IN34
note_counter[29] => Equal48.IN34
note_counter[29] => Equal49.IN34
note_counter[29] => Equal50.IN34
note_counter[29] => Add0.IN35
note_counter[30] => Equal0.IN33
note_counter[30] => Equal1.IN33
note_counter[30] => Equal2.IN33
note_counter[30] => Equal3.IN33
note_counter[30] => Equal4.IN33
note_counter[30] => Equal5.IN33
note_counter[30] => Equal6.IN33
note_counter[30] => Equal7.IN33
note_counter[30] => Equal8.IN33
note_counter[30] => Equal9.IN33
note_counter[30] => Equal10.IN33
note_counter[30] => Equal11.IN33
note_counter[30] => Equal12.IN33
note_counter[30] => Equal13.IN33
note_counter[30] => Equal14.IN33
note_counter[30] => Equal15.IN33
note_counter[30] => Equal16.IN33
note_counter[30] => Equal17.IN33
note_counter[30] => Equal18.IN33
note_counter[30] => Equal19.IN33
note_counter[30] => Equal20.IN33
note_counter[30] => Equal21.IN33
note_counter[30] => Equal22.IN33
note_counter[30] => Equal23.IN33
note_counter[30] => Equal24.IN33
note_counter[30] => Equal25.IN33
note_counter[30] => Equal26.IN33
note_counter[30] => Equal27.IN33
note_counter[30] => Equal28.IN33
note_counter[30] => Equal29.IN33
note_counter[30] => Equal30.IN33
note_counter[30] => Equal31.IN33
note_counter[30] => Equal32.IN33
note_counter[30] => Equal33.IN33
note_counter[30] => Equal34.IN33
note_counter[30] => Equal35.IN33
note_counter[30] => Equal36.IN33
note_counter[30] => Equal37.IN33
note_counter[30] => Equal38.IN33
note_counter[30] => Equal39.IN33
note_counter[30] => Equal40.IN33
note_counter[30] => Equal41.IN33
note_counter[30] => Equal42.IN33
note_counter[30] => Equal43.IN33
note_counter[30] => Equal44.IN33
note_counter[30] => Equal45.IN33
note_counter[30] => Equal46.IN33
note_counter[30] => Equal47.IN33
note_counter[30] => Equal48.IN33
note_counter[30] => Equal49.IN33
note_counter[30] => Equal50.IN33
note_counter[30] => Add0.IN34
note_counter[31] => Equal0.IN32
note_counter[31] => Equal1.IN32
note_counter[31] => Equal2.IN32
note_counter[31] => Equal3.IN32
note_counter[31] => Equal4.IN32
note_counter[31] => Equal5.IN32
note_counter[31] => Equal6.IN32
note_counter[31] => Equal7.IN32
note_counter[31] => Equal8.IN32
note_counter[31] => Equal9.IN32
note_counter[31] => Equal10.IN32
note_counter[31] => Equal11.IN32
note_counter[31] => Equal12.IN32
note_counter[31] => Equal13.IN32
note_counter[31] => Equal14.IN32
note_counter[31] => Equal15.IN32
note_counter[31] => Equal16.IN32
note_counter[31] => Equal17.IN32
note_counter[31] => Equal18.IN32
note_counter[31] => Equal19.IN32
note_counter[31] => Equal20.IN32
note_counter[31] => Equal21.IN32
note_counter[31] => Equal22.IN32
note_counter[31] => Equal23.IN32
note_counter[31] => Equal24.IN32
note_counter[31] => Equal25.IN32
note_counter[31] => Equal26.IN32
note_counter[31] => Equal27.IN32
note_counter[31] => Equal28.IN32
note_counter[31] => Equal29.IN32
note_counter[31] => Equal30.IN32
note_counter[31] => Equal31.IN32
note_counter[31] => Equal32.IN32
note_counter[31] => Equal33.IN32
note_counter[31] => Equal34.IN32
note_counter[31] => Equal35.IN32
note_counter[31] => Equal36.IN32
note_counter[31] => Equal37.IN32
note_counter[31] => Equal38.IN32
note_counter[31] => Equal39.IN32
note_counter[31] => Equal40.IN32
note_counter[31] => Equal41.IN32
note_counter[31] => Equal42.IN32
note_counter[31] => Equal43.IN32
note_counter[31] => Equal44.IN32
note_counter[31] => Equal45.IN32
note_counter[31] => Equal46.IN32
note_counter[31] => Equal47.IN32
note_counter[31] => Equal48.IN32
note_counter[31] => Equal49.IN32
note_counter[31] => Equal50.IN32
note_counter[31] => Add0.IN33
frequency[0] <= frequency[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[1] <= frequency[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[2] <= frequency[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[3] <= frequency[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[4] <= frequency[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[5] <= frequency[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[6] <= frequency[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[7] <= frequency[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[8] <= frequency[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[9] <= frequency[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[10] <= frequency[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[11] <= frequency[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[12] <= frequency[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[13] <= frequency[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[14] <= frequency[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[15] <= frequency[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[16] <= frequency[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[17] <= frequency[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frequency[18] <= frequency[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|RateDividerDemo:rat1
ClockIn => count[0].CLK
ClockIn => count[1].CLK
ClockIn => count[2].CLK
ClockIn => count[3].CLK
ClockIn => count[4].CLK
ClockIn => count[5].CLK
ClockIn => count[6].CLK
ClockIn => count[7].CLK
ClockIn => count[8].CLK
ClockIn => count[9].CLK
ClockIn => count[10].CLK
ClockIn => count[11].CLK
ClockIn => count[12].CLK
ClockIn => count[13].CLK
ClockIn => count[14].CLK
ClockIn => count[15].CLK
ClockIn => count[16].CLK
ClockIn => count[17].CLK
ClockIn => count[18].CLK
ClockIn => count[19].CLK
ClockIn => count[20].CLK
ClockIn => count[21].CLK
ClockIn => count[22].CLK
ClockIn => count[23].CLK
ClockIn => count[24].CLK
ClockIn => count[25].CLK
ClockIn => count[26].CLK
ClockIn => count[27].CLK
Reset => always0.IN1
Speed[0] => Decoder0.IN1
Speed[0] => Mux0.IN5
Speed[0] => Mux1.IN5
Speed[0] => Mux2.IN5
Speed[0] => Mux3.IN5
Speed[0] => Mux4.IN5
Speed[0] => Mux5.IN5
Speed[0] => Mux6.IN5
Speed[0] => Mux7.IN5
Speed[0] => Mux8.IN5
Speed[0] => Mux9.IN5
Speed[0] => Mux10.IN5
Speed[0] => Mux11.IN5
Speed[0] => Mux12.IN5
Speed[0] => Mux13.IN5
Speed[0] => Mux14.IN5
Speed[0] => Mux15.IN5
Speed[0] => Mux16.IN5
Speed[0] => Mux17.IN5
Speed[0] => Mux18.IN5
Speed[0] => Mux19.IN5
Speed[0] => Mux20.IN5
Speed[0] => Mux21.IN5
Speed[0] => Mux22.IN5
Speed[0] => Mux23.IN5
Speed[0] => Mux24.IN5
Speed[1] => Decoder0.IN0
Speed[1] => Mux0.IN4
Speed[1] => Mux1.IN4
Speed[1] => Mux2.IN4
Speed[1] => Mux3.IN4
Speed[1] => Mux4.IN4
Speed[1] => Mux5.IN4
Speed[1] => Mux6.IN4
Speed[1] => Mux7.IN4
Speed[1] => Mux8.IN4
Speed[1] => Mux9.IN4
Speed[1] => Mux10.IN4
Speed[1] => Mux11.IN4
Speed[1] => Mux12.IN4
Speed[1] => Mux13.IN4
Speed[1] => Mux14.IN4
Speed[1] => Mux15.IN4
Speed[1] => Mux16.IN4
Speed[1] => Mux17.IN4
Speed[1] => Mux18.IN4
Speed[1] => Mux19.IN4
Speed[1] => Mux20.IN4
Speed[1] => Mux21.IN4
Speed[1] => Mux22.IN4
Speed[1] => Mux23.IN4
Speed[1] => Mux24.IN4
BPM[0] => Add0.IN32
BPM[0] => Div1.IN23
BPM[0] => Div4.IN21
BPM[1] => Add0.IN30
BPM[1] => Add0.IN31
BPM[1] => Div4.IN20
BPM[2] => Add0.IN28
BPM[2] => Add0.IN29
BPM[2] => Div4.IN19
BPM[3] => Add0.IN26
BPM[3] => Add0.IN27
BPM[3] => Div4.IN18
BPM[4] => Add0.IN24
BPM[4] => Add0.IN25
BPM[4] => Div4.IN17
BPM[5] => Add0.IN22
BPM[5] => Add0.IN23
BPM[5] => Div4.IN16
BPM[6] => Add0.IN20
BPM[6] => Add0.IN21
BPM[6] => Div4.IN15
BPM[7] => Add0.IN18
BPM[7] => Add0.IN19
BPM[7] => Div4.IN14
BPM[8] => Add0.IN16
BPM[8] => Add0.IN17
BPM[8] => Div4.IN13
BPM[9] => Add0.IN14
BPM[9] => Add0.IN15
BPM[9] => Div4.IN12
BPM[10] => Add0.IN12
BPM[10] => Add0.IN13
BPM[10] => Div4.IN11
BPM[11] => Add0.IN10
BPM[11] => Add0.IN11
BPM[11] => Div4.IN10
BPM[12] => Add0.IN8
BPM[12] => Add0.IN9
BPM[12] => Div4.IN9
BPM[13] => Add0.IN6
BPM[13] => Add0.IN7
BPM[13] => Div4.IN8
BPM[14] => Add0.IN4
BPM[14] => Add0.IN5
BPM[14] => Div4.IN7
BPM[15] => Add0.IN2
BPM[15] => Add0.IN3
BPM[15] => Div4.IN6
Enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
playSound => sound[31].OUTPUTSELECT
playSound => sound[30].OUTPUTSELECT
playSound => sound[29].OUTPUTSELECT
playSound => sound[28].OUTPUTSELECT
playSound => sound[27].OUTPUTSELECT
playSound => sound[26].OUTPUTSELECT
playSound => sound[25].OUTPUTSELECT
playSound => sound[24].OUTPUTSELECT
playSound => sound[23].OUTPUTSELECT
playSound => sound[22].OUTPUTSELECT
playSound => sound[21].OUTPUTSELECT
playSound => sound[20].OUTPUTSELECT
playSound => sound[19].OUTPUTSELECT
playSound => sound[18].OUTPUTSELECT
playSound => sound[17].OUTPUTSELECT
playSound => sound[16].OUTPUTSELECT
playSound => sound[15].OUTPUTSELECT
playSound => sound[14].OUTPUTSELECT
playSound => sound[13].OUTPUTSELECT
playSound => sound[12].OUTPUTSELECT
playSound => sound[11].OUTPUTSELECT
playSound => sound[10].OUTPUTSELECT
playSound => sound[9].OUTPUTSELECT
playSound => sound[8].OUTPUTSELECT
playSound => Add1.IN64
playSound => Add2.IN64
delay[0] => Equal0.IN18
delay[1] => Equal0.IN17
delay[2] => Equal0.IN16
delay[3] => Equal0.IN15
delay[4] => Equal0.IN14
delay[5] => Equal0.IN13
delay[6] => Equal0.IN12
delay[7] => Equal0.IN11
delay[8] => Equal0.IN10
delay[9] => Equal0.IN9
delay[10] => Equal0.IN8
delay[11] => Equal0.IN7
delay[12] => Equal0.IN6
delay[13] => Equal0.IN5
delay[14] => Equal0.IN4
delay[15] => Equal0.IN3
delay[16] => Equal0.IN2
delay[17] => Equal0.IN1
delay[18] => Equal0.IN0
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller.AUD_DACLRCK
FPGA_I2C_SDAT <> avconf:avc.FPGA_I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
FPGA_I2C_SCLK <= avconf:avc.FPGA_I2C_SCLK


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
left_channel_audio_out[32] => left_channel_audio_out[32].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
right_channel_audio_out[32] => right_channel_audio_out[32].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7ba1:auto_generated.data[0]
data[1] => scfifo_7ba1:auto_generated.data[1]
data[2] => scfifo_7ba1:auto_generated.data[2]
data[3] => scfifo_7ba1:auto_generated.data[3]
data[4] => scfifo_7ba1:auto_generated.data[4]
data[5] => scfifo_7ba1:auto_generated.data[5]
data[6] => scfifo_7ba1:auto_generated.data[6]
data[7] => scfifo_7ba1:auto_generated.data[7]
data[8] => scfifo_7ba1:auto_generated.data[8]
data[9] => scfifo_7ba1:auto_generated.data[9]
data[10] => scfifo_7ba1:auto_generated.data[10]
data[11] => scfifo_7ba1:auto_generated.data[11]
data[12] => scfifo_7ba1:auto_generated.data[12]
data[13] => scfifo_7ba1:auto_generated.data[13]
data[14] => scfifo_7ba1:auto_generated.data[14]
data[15] => scfifo_7ba1:auto_generated.data[15]
data[16] => scfifo_7ba1:auto_generated.data[16]
data[17] => scfifo_7ba1:auto_generated.data[17]
data[18] => scfifo_7ba1:auto_generated.data[18]
data[19] => scfifo_7ba1:auto_generated.data[19]
data[20] => scfifo_7ba1:auto_generated.data[20]
data[21] => scfifo_7ba1:auto_generated.data[21]
data[22] => scfifo_7ba1:auto_generated.data[22]
data[23] => scfifo_7ba1:auto_generated.data[23]
data[24] => scfifo_7ba1:auto_generated.data[24]
data[25] => scfifo_7ba1:auto_generated.data[25]
data[26] => scfifo_7ba1:auto_generated.data[26]
data[27] => scfifo_7ba1:auto_generated.data[27]
data[28] => scfifo_7ba1:auto_generated.data[28]
data[29] => scfifo_7ba1:auto_generated.data[29]
data[30] => scfifo_7ba1:auto_generated.data[30]
data[31] => scfifo_7ba1:auto_generated.data[31]
q[0] <= scfifo_7ba1:auto_generated.q[0]
q[1] <= scfifo_7ba1:auto_generated.q[1]
q[2] <= scfifo_7ba1:auto_generated.q[2]
q[3] <= scfifo_7ba1:auto_generated.q[3]
q[4] <= scfifo_7ba1:auto_generated.q[4]
q[5] <= scfifo_7ba1:auto_generated.q[5]
q[6] <= scfifo_7ba1:auto_generated.q[6]
q[7] <= scfifo_7ba1:auto_generated.q[7]
q[8] <= scfifo_7ba1:auto_generated.q[8]
q[9] <= scfifo_7ba1:auto_generated.q[9]
q[10] <= scfifo_7ba1:auto_generated.q[10]
q[11] <= scfifo_7ba1:auto_generated.q[11]
q[12] <= scfifo_7ba1:auto_generated.q[12]
q[13] <= scfifo_7ba1:auto_generated.q[13]
q[14] <= scfifo_7ba1:auto_generated.q[14]
q[15] <= scfifo_7ba1:auto_generated.q[15]
q[16] <= scfifo_7ba1:auto_generated.q[16]
q[17] <= scfifo_7ba1:auto_generated.q[17]
q[18] <= scfifo_7ba1:auto_generated.q[18]
q[19] <= scfifo_7ba1:auto_generated.q[19]
q[20] <= scfifo_7ba1:auto_generated.q[20]
q[21] <= scfifo_7ba1:auto_generated.q[21]
q[22] <= scfifo_7ba1:auto_generated.q[22]
q[23] <= scfifo_7ba1:auto_generated.q[23]
q[24] <= scfifo_7ba1:auto_generated.q[24]
q[25] <= scfifo_7ba1:auto_generated.q[25]
q[26] <= scfifo_7ba1:auto_generated.q[26]
q[27] <= scfifo_7ba1:auto_generated.q[27]
q[28] <= scfifo_7ba1:auto_generated.q[28]
q[29] <= scfifo_7ba1:auto_generated.q[29]
q[30] <= scfifo_7ba1:auto_generated.q[30]
q[31] <= scfifo_7ba1:auto_generated.q[31]
wrreq => scfifo_7ba1:auto_generated.wrreq
rdreq => scfifo_7ba1:auto_generated.rdreq
clock => scfifo_7ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_7ba1:auto_generated.empty
full <= scfifo_7ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_7ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_7ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_7ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_7ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_7ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_7ba1:auto_generated.usedw[6]


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated
clock => a_dpfifo_q2a1:dpfifo.clock
data[0] => a_dpfifo_q2a1:dpfifo.data[0]
data[1] => a_dpfifo_q2a1:dpfifo.data[1]
data[2] => a_dpfifo_q2a1:dpfifo.data[2]
data[3] => a_dpfifo_q2a1:dpfifo.data[3]
data[4] => a_dpfifo_q2a1:dpfifo.data[4]
data[5] => a_dpfifo_q2a1:dpfifo.data[5]
data[6] => a_dpfifo_q2a1:dpfifo.data[6]
data[7] => a_dpfifo_q2a1:dpfifo.data[7]
data[8] => a_dpfifo_q2a1:dpfifo.data[8]
data[9] => a_dpfifo_q2a1:dpfifo.data[9]
data[10] => a_dpfifo_q2a1:dpfifo.data[10]
data[11] => a_dpfifo_q2a1:dpfifo.data[11]
data[12] => a_dpfifo_q2a1:dpfifo.data[12]
data[13] => a_dpfifo_q2a1:dpfifo.data[13]
data[14] => a_dpfifo_q2a1:dpfifo.data[14]
data[15] => a_dpfifo_q2a1:dpfifo.data[15]
data[16] => a_dpfifo_q2a1:dpfifo.data[16]
data[17] => a_dpfifo_q2a1:dpfifo.data[17]
data[18] => a_dpfifo_q2a1:dpfifo.data[18]
data[19] => a_dpfifo_q2a1:dpfifo.data[19]
data[20] => a_dpfifo_q2a1:dpfifo.data[20]
data[21] => a_dpfifo_q2a1:dpfifo.data[21]
data[22] => a_dpfifo_q2a1:dpfifo.data[22]
data[23] => a_dpfifo_q2a1:dpfifo.data[23]
data[24] => a_dpfifo_q2a1:dpfifo.data[24]
data[25] => a_dpfifo_q2a1:dpfifo.data[25]
data[26] => a_dpfifo_q2a1:dpfifo.data[26]
data[27] => a_dpfifo_q2a1:dpfifo.data[27]
data[28] => a_dpfifo_q2a1:dpfifo.data[28]
data[29] => a_dpfifo_q2a1:dpfifo.data[29]
data[30] => a_dpfifo_q2a1:dpfifo.data[30]
data[31] => a_dpfifo_q2a1:dpfifo.data[31]
empty <= a_dpfifo_q2a1:dpfifo.empty
full <= a_dpfifo_q2a1:dpfifo.full
q[0] <= a_dpfifo_q2a1:dpfifo.q[0]
q[1] <= a_dpfifo_q2a1:dpfifo.q[1]
q[2] <= a_dpfifo_q2a1:dpfifo.q[2]
q[3] <= a_dpfifo_q2a1:dpfifo.q[3]
q[4] <= a_dpfifo_q2a1:dpfifo.q[4]
q[5] <= a_dpfifo_q2a1:dpfifo.q[5]
q[6] <= a_dpfifo_q2a1:dpfifo.q[6]
q[7] <= a_dpfifo_q2a1:dpfifo.q[7]
q[8] <= a_dpfifo_q2a1:dpfifo.q[8]
q[9] <= a_dpfifo_q2a1:dpfifo.q[9]
q[10] <= a_dpfifo_q2a1:dpfifo.q[10]
q[11] <= a_dpfifo_q2a1:dpfifo.q[11]
q[12] <= a_dpfifo_q2a1:dpfifo.q[12]
q[13] <= a_dpfifo_q2a1:dpfifo.q[13]
q[14] <= a_dpfifo_q2a1:dpfifo.q[14]
q[15] <= a_dpfifo_q2a1:dpfifo.q[15]
q[16] <= a_dpfifo_q2a1:dpfifo.q[16]
q[17] <= a_dpfifo_q2a1:dpfifo.q[17]
q[18] <= a_dpfifo_q2a1:dpfifo.q[18]
q[19] <= a_dpfifo_q2a1:dpfifo.q[19]
q[20] <= a_dpfifo_q2a1:dpfifo.q[20]
q[21] <= a_dpfifo_q2a1:dpfifo.q[21]
q[22] <= a_dpfifo_q2a1:dpfifo.q[22]
q[23] <= a_dpfifo_q2a1:dpfifo.q[23]
q[24] <= a_dpfifo_q2a1:dpfifo.q[24]
q[25] <= a_dpfifo_q2a1:dpfifo.q[25]
q[26] <= a_dpfifo_q2a1:dpfifo.q[26]
q[27] <= a_dpfifo_q2a1:dpfifo.q[27]
q[28] <= a_dpfifo_q2a1:dpfifo.q[28]
q[29] <= a_dpfifo_q2a1:dpfifo.q[29]
q[30] <= a_dpfifo_q2a1:dpfifo.q[30]
q[31] <= a_dpfifo_q2a1:dpfifo.q[31]
rdreq => a_dpfifo_q2a1:dpfifo.rreq
sclr => a_dpfifo_q2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_q2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_q2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_q2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_q2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_q2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_q2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_q2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_q2a1:dpfifo.wreq


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo
clock => altsyncram_n3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_n3i1:FIFOram.data_a[0]
data[1] => altsyncram_n3i1:FIFOram.data_a[1]
data[2] => altsyncram_n3i1:FIFOram.data_a[2]
data[3] => altsyncram_n3i1:FIFOram.data_a[3]
data[4] => altsyncram_n3i1:FIFOram.data_a[4]
data[5] => altsyncram_n3i1:FIFOram.data_a[5]
data[6] => altsyncram_n3i1:FIFOram.data_a[6]
data[7] => altsyncram_n3i1:FIFOram.data_a[7]
data[8] => altsyncram_n3i1:FIFOram.data_a[8]
data[9] => altsyncram_n3i1:FIFOram.data_a[9]
data[10] => altsyncram_n3i1:FIFOram.data_a[10]
data[11] => altsyncram_n3i1:FIFOram.data_a[11]
data[12] => altsyncram_n3i1:FIFOram.data_a[12]
data[13] => altsyncram_n3i1:FIFOram.data_a[13]
data[14] => altsyncram_n3i1:FIFOram.data_a[14]
data[15] => altsyncram_n3i1:FIFOram.data_a[15]
data[16] => altsyncram_n3i1:FIFOram.data_a[16]
data[17] => altsyncram_n3i1:FIFOram.data_a[17]
data[18] => altsyncram_n3i1:FIFOram.data_a[18]
data[19] => altsyncram_n3i1:FIFOram.data_a[19]
data[20] => altsyncram_n3i1:FIFOram.data_a[20]
data[21] => altsyncram_n3i1:FIFOram.data_a[21]
data[22] => altsyncram_n3i1:FIFOram.data_a[22]
data[23] => altsyncram_n3i1:FIFOram.data_a[23]
data[24] => altsyncram_n3i1:FIFOram.data_a[24]
data[25] => altsyncram_n3i1:FIFOram.data_a[25]
data[26] => altsyncram_n3i1:FIFOram.data_a[26]
data[27] => altsyncram_n3i1:FIFOram.data_a[27]
data[28] => altsyncram_n3i1:FIFOram.data_a[28]
data[29] => altsyncram_n3i1:FIFOram.data_a[29]
data[30] => altsyncram_n3i1:FIFOram.data_a[30]
data[31] => altsyncram_n3i1:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n3i1:FIFOram.q_b[0]
q[1] <= altsyncram_n3i1:FIFOram.q_b[1]
q[2] <= altsyncram_n3i1:FIFOram.q_b[2]
q[3] <= altsyncram_n3i1:FIFOram.q_b[3]
q[4] <= altsyncram_n3i1:FIFOram.q_b[4]
q[5] <= altsyncram_n3i1:FIFOram.q_b[5]
q[6] <= altsyncram_n3i1:FIFOram.q_b[6]
q[7] <= altsyncram_n3i1:FIFOram.q_b[7]
q[8] <= altsyncram_n3i1:FIFOram.q_b[8]
q[9] <= altsyncram_n3i1:FIFOram.q_b[9]
q[10] <= altsyncram_n3i1:FIFOram.q_b[10]
q[11] <= altsyncram_n3i1:FIFOram.q_b[11]
q[12] <= altsyncram_n3i1:FIFOram.q_b[12]
q[13] <= altsyncram_n3i1:FIFOram.q_b[13]
q[14] <= altsyncram_n3i1:FIFOram.q_b[14]
q[15] <= altsyncram_n3i1:FIFOram.q_b[15]
q[16] <= altsyncram_n3i1:FIFOram.q_b[16]
q[17] <= altsyncram_n3i1:FIFOram.q_b[17]
q[18] <= altsyncram_n3i1:FIFOram.q_b[18]
q[19] <= altsyncram_n3i1:FIFOram.q_b[19]
q[20] <= altsyncram_n3i1:FIFOram.q_b[20]
q[21] <= altsyncram_n3i1:FIFOram.q_b[21]
q[22] <= altsyncram_n3i1:FIFOram.q_b[22]
q[23] <= altsyncram_n3i1:FIFOram.q_b[23]
q[24] <= altsyncram_n3i1:FIFOram.q_b[24]
q[25] <= altsyncram_n3i1:FIFOram.q_b[25]
q[26] <= altsyncram_n3i1:FIFOram.q_b[26]
q[27] <= altsyncram_n3i1:FIFOram.q_b[27]
q[28] <= altsyncram_n3i1:FIFOram.q_b[28]
q[29] <= altsyncram_n3i1:FIFOram.q_b[29]
q[30] <= altsyncram_n3i1:FIFOram.q_b[30]
q[31] <= altsyncram_n3i1:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_n3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => Audio_Clock_altpll:auto_generated.inclk[0]
inclk[1] => Audio_Clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Audio_Clock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Audio_Clock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
FPGA_I2C_SCLK <= I2C_Controller:u0.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> I2C_Controller:u0.FPGA_I2C_SDAT


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|Music_Player:mop|DE1_SoC_Audio_Example:DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
FPGA_I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
FPGA_I2C_SDAT <> FPGA_I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x4
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x5
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|hex_decoder:x6
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RandomNumber:randy
clk => randNum[0]~reg0.CLK
clk => randNum[1]~reg0.CLK
clk => seed[0].CLK
clk => seed[1].CLK
clk => seed[2].CLK
clk => seed[3].CLK
clk => seed[4].CLK
clk => seed[5].CLK
clk => seed[6].CLK
clk => seed[7].CLK
clk => seed[8].CLK
clk => seed[9].CLK
clk => seed[10].CLK
clk => seed[11].CLK
clk => seed[12].CLK
clk => seed[13].CLK
clk => seed[14].CLK
clk => seed[15].CLK
clk => seed[16].CLK
clk => seed[17].CLK
clk => seed[18].CLK
clk => seed[19].CLK
clk => seed[20].CLK
clk => seed[21].CLK
clk => seed[22].CLK
clk => seed[23].CLK
clk => seed[24].CLK
clk => seed[25].CLK
clk => seed[26].CLK
clk => seed[27].CLK
clk => seed[28].CLK
clk => seed[29].CLK
clk => seed[30].CLK
clk => seed[31].CLK
clk => seed[32].CLK
clk => seed[33].CLK
clk => seed[34].CLK
clk => seed[35].CLK
clk => seed[36].CLK
clk => seed[37].CLK
clk => seed[38].CLK
clk => seed[39].CLK
clk => seed[40].CLK
clk => seed[41].CLK
clk => seed[42].CLK
clk => seed[43].CLK
clk => seed[44].CLK
clk => seed[45].CLK
clk => seed[46].CLK
clk => seed[47].CLK
clk => seed[48].CLK
clk => seed[49].CLK
clk => seed[50].CLK
clk => seed[51].CLK
clk => seed[52].CLK
clk => seed[53].CLK
clk => seed[54].CLK
clk => seed[55].CLK
clk => seed[56].CLK
clk => seed[57].CLK
clk => seed[58].CLK
clk => seed[59].CLK
clk => seed[60].CLK
clk => seed[61].CLK
clk => seed[62].CLK
clk => seed[63].CLK
clk => seed[64].CLK
clk => seed[65].CLK
clk => seed[66].CLK
clk => seed[67].CLK
clk => seed[68].CLK
clk => seed[69].CLK
clk => seed[70].CLK
clk => seed[71].CLK
clk => seed[72].CLK
clk => seed[73].CLK
clk => seed[74].CLK
clk => seed[75].CLK
clk => seed[76].CLK
clk => seed[77].CLK
clk => seed[78].CLK
clk => seed[79].CLK
clk => seed[80].CLK
clk => seed[81].CLK
clk => seed[82].CLK
clk => seed[83].CLK
clk => seed[84].CLK
clk => seed[85].CLK
clk => seed[86].CLK
clk => seed[87].CLK
clk => seed[88].CLK
clk => seed[89].CLK
clk => seed[90].CLK
clk => seed[91].CLK
clk => seed[92].CLK
clk => seed[93].CLK
clk => seed[94].CLK
clk => seed[95].CLK
clk => seed[96].CLK
clk => seed[97].CLK
clk => seed[98].CLK
clk => seed[99].CLK
clk => seed[100].CLK
clk => seed[101].CLK
clk => seed[102].CLK
clk => seed[103].CLK
clk => seed[104].CLK
clk => seed[105].CLK
clk => seed[106].CLK
clk => seed[107].CLK
clk => seed[108].CLK
clk => seed[109].CLK
clk => seed[110].CLK
clk => seed[111].CLK
clk => seed[112].CLK
clk => seed[113].CLK
clk => seed[114].CLK
clk => seed[115].CLK
clk => seed[116].CLK
clk => seed[117].CLK
clk => seed[118].CLK
clk => seed[119].CLK
clk => seed[120].CLK
clk => seed[121].CLK
clk => seed[122].CLK
clk => seed[123].CLK
clk => seed[124].CLK
clk => seed[125].CLK
clk => seed[126].CLK
clk => seed[127].CLK
randNum[0] <= randNum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randNum[1] <= randNum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|RateDividerDemo:rat5
ClockIn => count[0].CLK
ClockIn => count[1].CLK
ClockIn => count[2].CLK
ClockIn => count[3].CLK
ClockIn => count[4].CLK
ClockIn => count[5].CLK
ClockIn => count[6].CLK
ClockIn => count[7].CLK
ClockIn => count[8].CLK
ClockIn => count[9].CLK
ClockIn => count[10].CLK
ClockIn => count[11].CLK
ClockIn => count[12].CLK
ClockIn => count[13].CLK
ClockIn => count[14].CLK
ClockIn => count[15].CLK
ClockIn => count[16].CLK
ClockIn => count[17].CLK
ClockIn => count[18].CLK
ClockIn => count[19].CLK
ClockIn => count[20].CLK
ClockIn => count[21].CLK
ClockIn => count[22].CLK
ClockIn => count[23].CLK
ClockIn => count[24].CLK
ClockIn => count[25].CLK
ClockIn => count[26].CLK
ClockIn => count[27].CLK
Reset => always0.IN1
Speed[0] => Mux0.IN5
Speed[0] => Mux1.IN5
Speed[0] => Mux2.IN5
Speed[0] => Mux3.IN5
Speed[0] => Mux4.IN5
Speed[0] => Mux5.IN5
Speed[0] => Mux6.IN5
Speed[0] => Mux7.IN5
Speed[0] => Mux8.IN5
Speed[0] => Mux9.IN5
Speed[0] => Mux10.IN5
Speed[0] => Mux11.IN5
Speed[0] => Mux12.IN5
Speed[0] => Mux13.IN5
Speed[0] => Mux14.IN5
Speed[0] => Mux15.IN5
Speed[0] => Mux16.IN5
Speed[0] => Mux17.IN5
Speed[0] => Mux18.IN5
Speed[0] => Mux19.IN5
Speed[0] => Mux20.IN5
Speed[0] => Mux21.IN5
Speed[0] => Mux22.IN5
Speed[0] => Mux23.IN5
Speed[0] => Mux24.IN5
Speed[0] => Mux25.IN5
Speed[0] => Mux26.IN5
Speed[0] => Mux27.IN5
Speed[1] => Mux0.IN4
Speed[1] => Mux1.IN4
Speed[1] => Mux2.IN4
Speed[1] => Mux3.IN4
Speed[1] => Mux4.IN4
Speed[1] => Mux5.IN4
Speed[1] => Mux6.IN4
Speed[1] => Mux7.IN4
Speed[1] => Mux8.IN4
Speed[1] => Mux9.IN4
Speed[1] => Mux10.IN4
Speed[1] => Mux11.IN4
Speed[1] => Mux12.IN4
Speed[1] => Mux13.IN4
Speed[1] => Mux14.IN4
Speed[1] => Mux15.IN4
Speed[1] => Mux16.IN4
Speed[1] => Mux17.IN4
Speed[1] => Mux18.IN4
Speed[1] => Mux19.IN4
Speed[1] => Mux20.IN4
Speed[1] => Mux21.IN4
Speed[1] => Mux22.IN4
Speed[1] => Mux23.IN4
Speed[1] => Mux24.IN4
Speed[1] => Mux25.IN4
Speed[1] => Mux26.IN4
Speed[1] => Mux27.IN4
BPM[0] => Add0.IN32
BPM[0] => Div1.IN23
BPM[0] => Div4.IN21
BPM[1] => Add0.IN30
BPM[1] => Add0.IN31
BPM[1] => Div4.IN20
BPM[2] => Add0.IN28
BPM[2] => Add0.IN29
BPM[2] => Div4.IN19
BPM[3] => Add0.IN26
BPM[3] => Add0.IN27
BPM[3] => Div4.IN18
BPM[4] => Add0.IN24
BPM[4] => Add0.IN25
BPM[4] => Div4.IN17
BPM[5] => Add0.IN22
BPM[5] => Add0.IN23
BPM[5] => Div4.IN16
BPM[6] => Add0.IN20
BPM[6] => Add0.IN21
BPM[6] => Div4.IN15
BPM[7] => Add0.IN18
BPM[7] => Add0.IN19
BPM[7] => Div4.IN14
BPM[8] => Add0.IN16
BPM[8] => Add0.IN17
BPM[8] => Div4.IN13
BPM[9] => Add0.IN14
BPM[9] => Add0.IN15
BPM[9] => Div4.IN12
BPM[10] => Add0.IN12
BPM[10] => Add0.IN13
BPM[10] => Div4.IN11
BPM[11] => Add0.IN10
BPM[11] => Add0.IN11
BPM[11] => Div4.IN10
BPM[12] => Add0.IN8
BPM[12] => Add0.IN9
BPM[12] => Div4.IN9
BPM[13] => Add0.IN6
BPM[13] => Add0.IN7
BPM[13] => Div4.IN8
BPM[14] => Add0.IN4
BPM[14] => Add0.IN5
BPM[14] => Div4.IN7
BPM[15] => Add0.IN2
BPM[15] => Add0.IN3
BPM[15] => Div4.IN6
Enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby
clk => clk.IN1
reset => reset.IN1
score_updater_selector[0] => score_updater_selector[0].IN1
score_updater_selector[1] => score_updater_selector[1].IN1
score_out[0] <= scoreCounter_out[0].DB_MAX_OUTPUT_PORT_TYPE
score_out[1] <= scoreCounter_out[1].DB_MAX_OUTPUT_PORT_TYPE
score_out[2] <= scoreCounter_out[2].DB_MAX_OUTPUT_PORT_TYPE
score_out[3] <= scoreCounter_out[3].DB_MAX_OUTPUT_PORT_TYPE
score_out[4] <= scoreCounter_out[4].DB_MAX_OUTPUT_PORT_TYPE
score_out[5] <= scoreCounter_out[5].DB_MAX_OUTPUT_PORT_TYPE
score_out[6] <= scoreCounter_out[6].DB_MAX_OUTPUT_PORT_TYPE
score_out[7] <= scoreCounter_out[7].DB_MAX_OUTPUT_PORT_TYPE
score_out[8] <= scoreCounter_out[8].DB_MAX_OUTPUT_PORT_TYPE
score_out[9] <= scoreCounter_out[9].DB_MAX_OUTPUT_PORT_TYPE
score_out[10] <= scoreCounter_out[10].DB_MAX_OUTPUT_PORT_TYPE
score_out[11] <= scoreCounter_out[11].DB_MAX_OUTPUT_PORT_TYPE
score_out[12] <= scoreCounter_out[12].DB_MAX_OUTPUT_PORT_TYPE
score_out[13] <= scoreCounter_out[13].DB_MAX_OUTPUT_PORT_TYPE
score_out[14] <= scoreCounter_out[14].DB_MAX_OUTPUT_PORT_TYPE
score_out[15] <= scoreCounter_out[15].DB_MAX_OUTPUT_PORT_TYPE
score_out[16] <= scoreCounter_out[16].DB_MAX_OUTPUT_PORT_TYPE
score_out[17] <= scoreCounter_out[17].DB_MAX_OUTPUT_PORT_TYPE
score_out[18] <= scoreCounter_out[18].DB_MAX_OUTPUT_PORT_TYPE
score_out[19] <= scoreCounter_out[19].DB_MAX_OUTPUT_PORT_TYPE
score_out[20] <= scoreCounter_out[20].DB_MAX_OUTPUT_PORT_TYPE
score_out[21] <= scoreCounter_out[21].DB_MAX_OUTPUT_PORT_TYPE
score_out[22] <= scoreCounter_out[22].DB_MAX_OUTPUT_PORT_TYPE
score_out[23] <= scoreCounter_out[23].DB_MAX_OUTPUT_PORT_TYPE
score_out[24] <= scoreCounter_out[24].DB_MAX_OUTPUT_PORT_TYPE
score_out[25] <= scoreCounter_out[25].DB_MAX_OUTPUT_PORT_TYPE
score_out[26] <= scoreCounter_out[26].DB_MAX_OUTPUT_PORT_TYPE
score_out[27] <= scoreCounter_out[27].DB_MAX_OUTPUT_PORT_TYPE
score_out[28] <= scoreCounter_out[28].DB_MAX_OUTPUT_PORT_TYPE
score_out[29] <= scoreCounter_out[29].DB_MAX_OUTPUT_PORT_TYPE
score_out[30] <= scoreCounter_out[30].DB_MAX_OUTPUT_PORT_TYPE
score_out[31] <= scoreCounter_out[31].DB_MAX_OUTPUT_PORT_TYPE
streak_out[0] <= streakCounter_out[0].DB_MAX_OUTPUT_PORT_TYPE
streak_out[1] <= streakCounter_out[1].DB_MAX_OUTPUT_PORT_TYPE
streak_out[2] <= streakCounter_out[2].DB_MAX_OUTPUT_PORT_TYPE
streak_out[3] <= streakCounter_out[3].DB_MAX_OUTPUT_PORT_TYPE
streak_out[4] <= streakCounter_out[4].DB_MAX_OUTPUT_PORT_TYPE
streak_out[5] <= streakCounter_out[5].DB_MAX_OUTPUT_PORT_TYPE
streak_out[6] <= streakCounter_out[6].DB_MAX_OUTPUT_PORT_TYPE
streak_out[7] <= streakCounter_out[7].DB_MAX_OUTPUT_PORT_TYPE
streak_out[8] <= streakCounter_out[8].DB_MAX_OUTPUT_PORT_TYPE
streak_out[9] <= streakCounter_out[9].DB_MAX_OUTPUT_PORT_TYPE
streak_out[10] <= streakCounter_out[10].DB_MAX_OUTPUT_PORT_TYPE
streak_out[11] <= streakCounter_out[11].DB_MAX_OUTPUT_PORT_TYPE
streak_out[12] <= streakCounter_out[12].DB_MAX_OUTPUT_PORT_TYPE
streak_out[13] <= streakCounter_out[13].DB_MAX_OUTPUT_PORT_TYPE
streak_out[14] <= streakCounter_out[14].DB_MAX_OUTPUT_PORT_TYPE
streak_out[15] <= streakCounter_out[15].DB_MAX_OUTPUT_PORT_TYPE
streak_out[16] <= streakCounter_out[16].DB_MAX_OUTPUT_PORT_TYPE
streak_out[17] <= streakCounter_out[17].DB_MAX_OUTPUT_PORT_TYPE
streak_out[18] <= streakCounter_out[18].DB_MAX_OUTPUT_PORT_TYPE
streak_out[19] <= streakCounter_out[19].DB_MAX_OUTPUT_PORT_TYPE
streak_out[20] <= streakCounter_out[20].DB_MAX_OUTPUT_PORT_TYPE
streak_out[21] <= streakCounter_out[21].DB_MAX_OUTPUT_PORT_TYPE
streak_out[22] <= streakCounter_out[22].DB_MAX_OUTPUT_PORT_TYPE
streak_out[23] <= streakCounter_out[23].DB_MAX_OUTPUT_PORT_TYPE
streak_out[24] <= streakCounter_out[24].DB_MAX_OUTPUT_PORT_TYPE
streak_out[25] <= streakCounter_out[25].DB_MAX_OUTPUT_PORT_TYPE
streak_out[26] <= streakCounter_out[26].DB_MAX_OUTPUT_PORT_TYPE
streak_out[27] <= streakCounter_out[27].DB_MAX_OUTPUT_PORT_TYPE
streak_out[28] <= streakCounter_out[28].DB_MAX_OUTPUT_PORT_TYPE
streak_out[29] <= streakCounter_out[29].DB_MAX_OUTPUT_PORT_TYPE
streak_out[30] <= streakCounter_out[30].DB_MAX_OUTPUT_PORT_TYPE
streak_out[31] <= streakCounter_out[31].DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|FiniteStateSample:fsm_inst|GameplayState:gameplayState_inst|CombinedWrapper:comby|ScoreUpdater:ScoreUpdaterInstance
clk => selector_reg[0].CLK
clk => selector_reg[1].CLK
clk => streakCounter_out[0]~reg0.CLK
clk => streakCounter_out[1]~reg0.CLK
clk => streakCounter_out[2]~reg0.CLK
clk => streakCounter_out[3]~reg0.CLK
clk => streakCounter_out[4]~reg0.CLK
clk => streakCounter_out[5]~reg0.CLK
clk => streakCounter_out[6]~reg0.CLK
clk => streakCounter_out[7]~reg0.CLK
clk => streakCounter_out[8]~reg0.CLK
clk => streakCounter_out[9]~reg0.CLK
clk => streakCounter_out[10]~reg0.CLK
clk => streakCounter_out[11]~reg0.CLK
clk => streakCounter_out[12]~reg0.CLK
clk => streakCounter_out[13]~reg0.CLK
clk => streakCounter_out[14]~reg0.CLK
clk => streakCounter_out[15]~reg0.CLK
clk => streakCounter_out[16]~reg0.CLK
clk => streakCounter_out[17]~reg0.CLK
clk => streakCounter_out[18]~reg0.CLK
clk => streakCounter_out[19]~reg0.CLK
clk => streakCounter_out[20]~reg0.CLK
clk => streakCounter_out[21]~reg0.CLK
clk => streakCounter_out[22]~reg0.CLK
clk => streakCounter_out[23]~reg0.CLK
clk => streakCounter_out[24]~reg0.CLK
clk => streakCounter_out[25]~reg0.CLK
clk => streakCounter_out[26]~reg0.CLK
clk => streakCounter_out[27]~reg0.CLK
clk => streakCounter_out[28]~reg0.CLK
clk => streakCounter_out[29]~reg0.CLK
clk => streakCounter_out[30]~reg0.CLK
clk => streakCounter_out[31]~reg0.CLK
clk => scoreCounter_out[0]~reg0.CLK
clk => scoreCounter_out[1]~reg0.CLK
clk => scoreCounter_out[2]~reg0.CLK
clk => scoreCounter_out[3]~reg0.CLK
clk => scoreCounter_out[4]~reg0.CLK
clk => scoreCounter_out[5]~reg0.CLK
clk => scoreCounter_out[6]~reg0.CLK
clk => scoreCounter_out[7]~reg0.CLK
clk => scoreCounter_out[8]~reg0.CLK
clk => scoreCounter_out[9]~reg0.CLK
clk => scoreCounter_out[10]~reg0.CLK
clk => scoreCounter_out[11]~reg0.CLK
clk => scoreCounter_out[12]~reg0.CLK
clk => scoreCounter_out[13]~reg0.CLK
clk => scoreCounter_out[14]~reg0.CLK
clk => scoreCounter_out[15]~reg0.CLK
clk => scoreCounter_out[16]~reg0.CLK
clk => scoreCounter_out[17]~reg0.CLK
clk => scoreCounter_out[18]~reg0.CLK
clk => scoreCounter_out[19]~reg0.CLK
clk => scoreCounter_out[20]~reg0.CLK
clk => scoreCounter_out[21]~reg0.CLK
clk => scoreCounter_out[22]~reg0.CLK
clk => scoreCounter_out[23]~reg0.CLK
clk => scoreCounter_out[24]~reg0.CLK
clk => scoreCounter_out[25]~reg0.CLK
clk => scoreCounter_out[26]~reg0.CLK
clk => scoreCounter_out[27]~reg0.CLK
clk => scoreCounter_out[28]~reg0.CLK
clk => scoreCounter_out[29]~reg0.CLK
clk => scoreCounter_out[30]~reg0.CLK
clk => scoreCounter_out[31]~reg0.CLK
reset => selector_reg[0].ACLR
reset => selector_reg[1].ACLR
reset => streakCounter_out[0]~reg0.ACLR
reset => streakCounter_out[1]~reg0.ACLR
reset => streakCounter_out[2]~reg0.ACLR
reset => streakCounter_out[3]~reg0.ACLR
reset => streakCounter_out[4]~reg0.ACLR
reset => streakCounter_out[5]~reg0.ACLR
reset => streakCounter_out[6]~reg0.ACLR
reset => streakCounter_out[7]~reg0.ACLR
reset => streakCounter_out[8]~reg0.ACLR
reset => streakCounter_out[9]~reg0.ACLR
reset => streakCounter_out[10]~reg0.ACLR
reset => streakCounter_out[11]~reg0.ACLR
reset => streakCounter_out[12]~reg0.ACLR
reset => streakCounter_out[13]~reg0.ACLR
reset => streakCounter_out[14]~reg0.ACLR
reset => streakCounter_out[15]~reg0.ACLR
reset => streakCounter_out[16]~reg0.ACLR
reset => streakCounter_out[17]~reg0.ACLR
reset => streakCounter_out[18]~reg0.ACLR
reset => streakCounter_out[19]~reg0.ACLR
reset => streakCounter_out[20]~reg0.ACLR
reset => streakCounter_out[21]~reg0.ACLR
reset => streakCounter_out[22]~reg0.ACLR
reset => streakCounter_out[23]~reg0.ACLR
reset => streakCounter_out[24]~reg0.ACLR
reset => streakCounter_out[25]~reg0.ACLR
reset => streakCounter_out[26]~reg0.ACLR
reset => streakCounter_out[27]~reg0.ACLR
reset => streakCounter_out[28]~reg0.ACLR
reset => streakCounter_out[29]~reg0.ACLR
reset => streakCounter_out[30]~reg0.ACLR
reset => streakCounter_out[31]~reg0.ACLR
reset => scoreCounter_out[0]~reg0.ACLR
reset => scoreCounter_out[1]~reg0.ACLR
reset => scoreCounter_out[2]~reg0.ACLR
reset => scoreCounter_out[3]~reg0.ACLR
reset => scoreCounter_out[4]~reg0.ACLR
reset => scoreCounter_out[5]~reg0.ACLR
reset => scoreCounter_out[6]~reg0.ACLR
reset => scoreCounter_out[7]~reg0.ACLR
reset => scoreCounter_out[8]~reg0.ACLR
reset => scoreCounter_out[9]~reg0.ACLR
reset => scoreCounter_out[10]~reg0.ACLR
reset => scoreCounter_out[11]~reg0.ACLR
reset => scoreCounter_out[12]~reg0.ACLR
reset => scoreCounter_out[13]~reg0.ACLR
reset => scoreCounter_out[14]~reg0.ACLR
reset => scoreCounter_out[15]~reg0.ACLR
reset => scoreCounter_out[16]~reg0.ACLR
reset => scoreCounter_out[17]~reg0.ACLR
reset => scoreCounter_out[18]~reg0.ACLR
reset => scoreCounter_out[19]~reg0.ACLR
reset => scoreCounter_out[20]~reg0.ACLR
reset => scoreCounter_out[21]~reg0.ACLR
reset => scoreCounter_out[22]~reg0.ACLR
reset => scoreCounter_out[23]~reg0.ACLR
reset => scoreCounter_out[24]~reg0.ACLR
reset => scoreCounter_out[25]~reg0.ACLR
reset => scoreCounter_out[26]~reg0.ACLR
reset => scoreCounter_out[27]~reg0.ACLR
reset => scoreCounter_out[28]~reg0.ACLR
reset => scoreCounter_out[29]~reg0.ACLR
reset => scoreCounter_out[30]~reg0.ACLR
reset => scoreCounter_out[31]~reg0.ACLR
selector[0] => selector_reg[0].DATAIN
selector[1] => selector_reg[1].DATAIN
scoreCounter_in[0] => Add0.IN64
scoreCounter_in[0] => scoreCounter_out.DATAB
scoreCounter_in[0] => scoreCounter_out.DATAA
scoreCounter_in[1] => Add0.IN63
scoreCounter_in[1] => Add2.IN62
scoreCounter_in[1] => scoreCounter_out.DATAB
scoreCounter_in[1] => Mux30.IN2
scoreCounter_in[1] => Mux30.IN3
scoreCounter_in[2] => Add0.IN62
scoreCounter_in[2] => Add1.IN60
scoreCounter_in[2] => Add2.IN61
scoreCounter_in[2] => Mux29.IN2
scoreCounter_in[2] => Mux29.IN3
scoreCounter_in[3] => Add0.IN61
scoreCounter_in[3] => Add1.IN59
scoreCounter_in[3] => Add2.IN60
scoreCounter_in[3] => Mux28.IN2
scoreCounter_in[3] => Mux28.IN3
scoreCounter_in[4] => Add0.IN60
scoreCounter_in[4] => Add1.IN58
scoreCounter_in[4] => Add2.IN59
scoreCounter_in[4] => Mux27.IN2
scoreCounter_in[4] => Mux27.IN3
scoreCounter_in[5] => Add0.IN59
scoreCounter_in[5] => Add1.IN57
scoreCounter_in[5] => Add2.IN58
scoreCounter_in[5] => Mux26.IN2
scoreCounter_in[5] => Mux26.IN3
scoreCounter_in[6] => Add0.IN58
scoreCounter_in[6] => Add1.IN56
scoreCounter_in[6] => Add2.IN57
scoreCounter_in[6] => Mux25.IN2
scoreCounter_in[6] => Mux25.IN3
scoreCounter_in[7] => Add0.IN57
scoreCounter_in[7] => Add1.IN55
scoreCounter_in[7] => Add2.IN56
scoreCounter_in[7] => Mux24.IN2
scoreCounter_in[7] => Mux24.IN3
scoreCounter_in[8] => Add0.IN56
scoreCounter_in[8] => Add1.IN54
scoreCounter_in[8] => Add2.IN55
scoreCounter_in[8] => Mux23.IN2
scoreCounter_in[8] => Mux23.IN3
scoreCounter_in[9] => Add0.IN55
scoreCounter_in[9] => Add1.IN53
scoreCounter_in[9] => Add2.IN54
scoreCounter_in[9] => Mux22.IN2
scoreCounter_in[9] => Mux22.IN3
scoreCounter_in[10] => Add0.IN54
scoreCounter_in[10] => Add1.IN52
scoreCounter_in[10] => Add2.IN53
scoreCounter_in[10] => Mux21.IN2
scoreCounter_in[10] => Mux21.IN3
scoreCounter_in[11] => Add0.IN53
scoreCounter_in[11] => Add1.IN51
scoreCounter_in[11] => Add2.IN52
scoreCounter_in[11] => Mux20.IN2
scoreCounter_in[11] => Mux20.IN3
scoreCounter_in[12] => Add0.IN52
scoreCounter_in[12] => Add1.IN50
scoreCounter_in[12] => Add2.IN51
scoreCounter_in[12] => Mux19.IN2
scoreCounter_in[12] => Mux19.IN3
scoreCounter_in[13] => Add0.IN51
scoreCounter_in[13] => Add1.IN49
scoreCounter_in[13] => Add2.IN50
scoreCounter_in[13] => Mux18.IN2
scoreCounter_in[13] => Mux18.IN3
scoreCounter_in[14] => Add0.IN50
scoreCounter_in[14] => Add1.IN48
scoreCounter_in[14] => Add2.IN49
scoreCounter_in[14] => Mux17.IN2
scoreCounter_in[14] => Mux17.IN3
scoreCounter_in[15] => Add0.IN49
scoreCounter_in[15] => Add1.IN47
scoreCounter_in[15] => Add2.IN48
scoreCounter_in[15] => Mux16.IN2
scoreCounter_in[15] => Mux16.IN3
scoreCounter_in[16] => Add0.IN48
scoreCounter_in[16] => Add1.IN46
scoreCounter_in[16] => Add2.IN47
scoreCounter_in[16] => Mux15.IN2
scoreCounter_in[16] => Mux15.IN3
scoreCounter_in[17] => Add0.IN47
scoreCounter_in[17] => Add1.IN45
scoreCounter_in[17] => Add2.IN46
scoreCounter_in[17] => Mux14.IN2
scoreCounter_in[17] => Mux14.IN3
scoreCounter_in[18] => Add0.IN46
scoreCounter_in[18] => Add1.IN44
scoreCounter_in[18] => Add2.IN45
scoreCounter_in[18] => Mux13.IN2
scoreCounter_in[18] => Mux13.IN3
scoreCounter_in[19] => Add0.IN45
scoreCounter_in[19] => Add1.IN43
scoreCounter_in[19] => Add2.IN44
scoreCounter_in[19] => Mux12.IN2
scoreCounter_in[19] => Mux12.IN3
scoreCounter_in[20] => Add0.IN44
scoreCounter_in[20] => Add1.IN42
scoreCounter_in[20] => Add2.IN43
scoreCounter_in[20] => Mux11.IN2
scoreCounter_in[20] => Mux11.IN3
scoreCounter_in[21] => Add0.IN43
scoreCounter_in[21] => Add1.IN41
scoreCounter_in[21] => Add2.IN42
scoreCounter_in[21] => Mux10.IN2
scoreCounter_in[21] => Mux10.IN3
scoreCounter_in[22] => Add0.IN42
scoreCounter_in[22] => Add1.IN40
scoreCounter_in[22] => Add2.IN41
scoreCounter_in[22] => Mux9.IN2
scoreCounter_in[22] => Mux9.IN3
scoreCounter_in[23] => Add0.IN41
scoreCounter_in[23] => Add1.IN39
scoreCounter_in[23] => Add2.IN40
scoreCounter_in[23] => Mux8.IN2
scoreCounter_in[23] => Mux8.IN3
scoreCounter_in[24] => Add0.IN40
scoreCounter_in[24] => Add1.IN38
scoreCounter_in[24] => Add2.IN39
scoreCounter_in[24] => Mux7.IN2
scoreCounter_in[24] => Mux7.IN3
scoreCounter_in[25] => Add0.IN39
scoreCounter_in[25] => Add1.IN37
scoreCounter_in[25] => Add2.IN38
scoreCounter_in[25] => Mux6.IN2
scoreCounter_in[25] => Mux6.IN3
scoreCounter_in[26] => Add0.IN38
scoreCounter_in[26] => Add1.IN36
scoreCounter_in[26] => Add2.IN37
scoreCounter_in[26] => Mux5.IN2
scoreCounter_in[26] => Mux5.IN3
scoreCounter_in[27] => Add0.IN37
scoreCounter_in[27] => Add1.IN35
scoreCounter_in[27] => Add2.IN36
scoreCounter_in[27] => Mux4.IN2
scoreCounter_in[27] => Mux4.IN3
scoreCounter_in[28] => Add0.IN36
scoreCounter_in[28] => Add1.IN34
scoreCounter_in[28] => Add2.IN35
scoreCounter_in[28] => Mux3.IN2
scoreCounter_in[28] => Mux3.IN3
scoreCounter_in[29] => Add0.IN35
scoreCounter_in[29] => Add1.IN33
scoreCounter_in[29] => Add2.IN34
scoreCounter_in[29] => Mux2.IN2
scoreCounter_in[29] => Mux2.IN3
scoreCounter_in[30] => Add0.IN34
scoreCounter_in[30] => Add1.IN32
scoreCounter_in[30] => Add2.IN33
scoreCounter_in[30] => Mux1.IN2
scoreCounter_in[30] => Mux1.IN3
scoreCounter_in[31] => Add0.IN33
scoreCounter_in[31] => Add1.IN31
scoreCounter_in[31] => Add2.IN32
scoreCounter_in[31] => Mux0.IN2
scoreCounter_in[31] => Mux0.IN3
streakCounter_in[0] => LessThan0.IN64
streakCounter_in[0] => Add3.IN64
streakCounter_in[1] => LessThan0.IN63
streakCounter_in[1] => Add3.IN63
streakCounter_in[2] => LessThan0.IN62
streakCounter_in[2] => Add3.IN62
streakCounter_in[3] => LessThan0.IN61
streakCounter_in[3] => Add3.IN61
streakCounter_in[4] => LessThan0.IN60
streakCounter_in[4] => Add3.IN60
streakCounter_in[5] => LessThan0.IN59
streakCounter_in[5] => Add3.IN59
streakCounter_in[6] => LessThan0.IN58
streakCounter_in[6] => Add3.IN58
streakCounter_in[7] => LessThan0.IN57
streakCounter_in[7] => Add3.IN57
streakCounter_in[8] => LessThan0.IN56
streakCounter_in[8] => Add3.IN56
streakCounter_in[9] => LessThan0.IN55
streakCounter_in[9] => Add3.IN55
streakCounter_in[10] => LessThan0.IN54
streakCounter_in[10] => Add3.IN54
streakCounter_in[11] => LessThan0.IN53
streakCounter_in[11] => Add3.IN53
streakCounter_in[12] => LessThan0.IN52
streakCounter_in[12] => Add3.IN52
streakCounter_in[13] => LessThan0.IN51
streakCounter_in[13] => Add3.IN51
streakCounter_in[14] => LessThan0.IN50
streakCounter_in[14] => Add3.IN50
streakCounter_in[15] => LessThan0.IN49
streakCounter_in[15] => Add3.IN49
streakCounter_in[16] => LessThan0.IN48
streakCounter_in[16] => Add3.IN48
streakCounter_in[17] => LessThan0.IN47
streakCounter_in[17] => Add3.IN47
streakCounter_in[18] => LessThan0.IN46
streakCounter_in[18] => Add3.IN46
streakCounter_in[19] => LessThan0.IN45
streakCounter_in[19] => Add3.IN45
streakCounter_in[20] => LessThan0.IN44
streakCounter_in[20] => Add3.IN44
streakCounter_in[21] => LessThan0.IN43
streakCounter_in[21] => Add3.IN43
streakCounter_in[22] => LessThan0.IN42
streakCounter_in[22] => Add3.IN42
streakCounter_in[23] => LessThan0.IN41
streakCounter_in[23] => Add3.IN41
streakCounter_in[24] => LessThan0.IN40
streakCounter_in[24] => Add3.IN40
streakCounter_in[25] => LessThan0.IN39
streakCounter_in[25] => Add3.IN39
streakCounter_in[26] => LessThan0.IN38
streakCounter_in[26] => Add3.IN38
streakCounter_in[27] => LessThan0.IN37
streakCounter_in[27] => Add3.IN37
streakCounter_in[28] => LessThan0.IN36
streakCounter_in[28] => Add3.IN36
streakCounter_in[29] => LessThan0.IN35
streakCounter_in[29] => Add3.IN35
streakCounter_in[30] => LessThan0.IN34
streakCounter_in[30] => Add3.IN34
streakCounter_in[31] => LessThan0.IN33
streakCounter_in[31] => Add3.IN33
scoreCounter_out[0] <= scoreCounter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[1] <= scoreCounter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[2] <= scoreCounter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[3] <= scoreCounter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[4] <= scoreCounter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[5] <= scoreCounter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[6] <= scoreCounter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[7] <= scoreCounter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[8] <= scoreCounter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[9] <= scoreCounter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[10] <= scoreCounter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[11] <= scoreCounter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[12] <= scoreCounter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[13] <= scoreCounter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[14] <= scoreCounter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[15] <= scoreCounter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[16] <= scoreCounter_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[17] <= scoreCounter_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[18] <= scoreCounter_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[19] <= scoreCounter_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[20] <= scoreCounter_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[21] <= scoreCounter_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[22] <= scoreCounter_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[23] <= scoreCounter_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[24] <= scoreCounter_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[25] <= scoreCounter_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[26] <= scoreCounter_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[27] <= scoreCounter_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[28] <= scoreCounter_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[29] <= scoreCounter_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[30] <= scoreCounter_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreCounter_out[31] <= scoreCounter_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[0] <= streakCounter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[1] <= streakCounter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[2] <= streakCounter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[3] <= streakCounter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[4] <= streakCounter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[5] <= streakCounter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[6] <= streakCounter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[7] <= streakCounter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[8] <= streakCounter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[9] <= streakCounter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[10] <= streakCounter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[11] <= streakCounter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[12] <= streakCounter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[13] <= streakCounter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[14] <= streakCounter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[15] <= streakCounter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[16] <= streakCounter_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[17] <= streakCounter_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[18] <= streakCounter_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[19] <= streakCounter_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[20] <= streakCounter_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[21] <= streakCounter_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[22] <= streakCounter_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[23] <= streakCounter_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[24] <= streakCounter_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[25] <= streakCounter_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[26] <= streakCounter_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[27] <= streakCounter_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[28] <= streakCounter_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[29] <= streakCounter_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[30] <= streakCounter_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
streakCounter_out[31] <= streakCounter_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|hex_decoder:x1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|hex_decoder:x2
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|FSS_top_level|hex_decoder:x3
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


