C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/fit_timer_v2_0_10
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap fit_timer_v2_0_10 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/fit_timer_v2_0_10
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work fit_timer_v2_0_10 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/fit_timer_v2_0_10/.cxl.vhdl.fit_timer_v2_0_10.fit_timer_v2_0_10.nt64.cmf
