#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 13 18:20:37 2023
# Process ID: 26612
# Current directory: D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22940 D:\No4_Term\计组实验和作业\ALLExp\实验5\cache实验基础代码\cache_lab_v0.05\soc_axi_lite_loongson\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 13 18:30:50 2023...
che_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1'
INFO: [Project 1-313] Project file moved from 'd:/nscscc2020/团队赛/nscscc2019-info/nscscc2019_release_v0.01/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/mycpu.ip_user_files', nor could it be found using path 'd:/nscscc2020/团队赛/nscscc2019-info/nscscc2019_release_v0.01/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_clock_converter' is locked:
* Project containing IP 'axi_clock_converter' is read-only.
* IP definition 'AXI Clock Converter (2.1)' for IP 'axi_clock_converter' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_crossbar_1x2' is locked:
* Project containing IP 'axi_crossbar_1x2' is read-only.
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_crossbar_1x2' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_ram' is locked:
* Project containing IP 'axi_ram' is read-only.
* IP definition 'Block Memory Generator (8.4)' for IP 'axi_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* Project containing IP 'clk_pll' is read-only.
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'signed_mult' is locked:
* Project containing IP 'signed_mult' is read-only.
* IP definition 'Multiplier (12.0)' for IP 'signed_mult' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'unsigned_mult' is locked:
* Project containing IP 'unsigned_mult' is read-only.
* IP definition 'Multiplier (12.0)' for IP 'unsigned_mult' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-231] Project 'mycpu.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 643.102 ; gain = 73.160
update_compile_order -fileset sources_1
save_project_as Lab5 D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5'
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* Project containing IP 'clk_pll' is read-only.
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_ram' is locked:
* Project containing IP 'axi_ram' is read-only.
* IP definition 'Block Memory Generator (8.4)' for IP 'axi_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_crossbar_1x2' is locked:
* Project containing IP 'axi_crossbar_1x2' is read-only.
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_crossbar_1x2' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_clock_converter' is locked:
* Project containing IP 'axi_clock_converter' is read-only.
* IP definition 'AXI Clock Converter (2.1)' for IP 'axi_clock_converter' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'unsigned_mult' is locked:
* Project containing IP 'unsigned_mult' is read-only.
* IP definition 'Multiplier (12.0)' for IP 'unsigned_mult' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'signed_mult' is locked:
* Project containing IP 'signed_mult' is read-only.
* IP definition 'Multiplier (12.0)' for IP 'signed_mult' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
CRITICAL WARNING: [IP_Flow 19-4309] IP 'axi_ram' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
CRITICAL WARNING: [IP_Flow 19-4739] Writing uncustomized BOM file 'd:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xml'
WARNING: [IP_Flow 19-2162] IP 'axi_ram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'axi_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_crossbar_1x2' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_crossbar_1x2' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'axi_clock_converter' is locked:
* IP definition 'AXI Clock Converter (2.1)' for IP 'axi_clock_converter' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'unsigned_mult' is locked:
* IP definition 'Multiplier (12.0)' for IP 'unsigned_mult' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'signed_mult' is locked:
* IP definition 'Multiplier (12.0)' for IP 'signed_mult' (customized with software release 2019.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
report_ip_status -name ip_status
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 [get_ips  axi_clock_converter] -log ip_upgrade.log
Upgrading 'axi_clock_converter'
INFO: [IP_Flow 19-3422] Upgraded axi_clock_converter (AXI Clock Converter 2.1) from revision 19 to revision 17
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_clock_converter] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter'...
catch { config_ip_cache -export [get_ips -all axi_clock_converter] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci]
launch_runs -jobs 6 axi_clock_converter_synth_1
[Sat May 13 18:23:03 2023] Launched axi_clock_converter_synth_1...
Run output will be captured here: D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.runs/axi_clock_converter_synth_1/runme.log
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:axi_crossbar:2.1 [get_ips  axi_crossbar_1x2] -log ip_upgrade.log
Upgrading 'axi_crossbar_1x2'
INFO: [IP_Flow 19-3422] Upgraded axi_crossbar_1x2 (AXI Crossbar 2.1) from revision 21 to revision 19
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1x2'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 736.137 ; gain = 0.531
export_ip_user_files -of_objects [get_ips axi_crossbar_1x2] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1x2'...
catch { config_ip_cache -export [get_ips -all axi_crossbar_1x2] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
launch_runs -jobs 6 axi_crossbar_1x2_synth_1
[Sat May 13 18:23:39 2023] Launched axi_crossbar_1x2_synth_1...
Run output will be captured here: D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.runs/axi_crossbar_1x2_synth_1/runme.log
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_pll] -log ip_upgrade.log
Upgrading 'clk_pll'
INFO: [IP_Flow 19-3422] Upgraded clk_pll (Clocking Wizard 6.0) from revision 4 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 922.586 ; gain = 137.617
export_ip_user_files -of_objects [get_ips clk_pll] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci]
launch_runs -jobs 6 clk_pll_synth_1
[Sat May 13 18:24:13 2023] Launched clk_pll_synth_1...
Run output will be captured here: D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.runs/clk_pll_synth_1/runme.log
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  axi_ram] -log ip_upgrade.log
Upgrading 'axi_ram'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'axi_ram'. No COE file loaded
. Restoring to an old valid value of 'false'
INFO: [IP_Flow 19-3422] Upgraded axi_ram (Block Memory Generator 8.4) from revision 4 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_ram'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'axi_ram' has identified issues that may require user intervention. Please review the upgrade log 'd:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_ram] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_ram'...
catch { config_ip_cache -export [get_ips -all axi_ram] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci]
launch_runs -jobs 6 axi_ram_synth_1
[Sat May 13 18:25:07 2023] Launched axi_ram_synth_1...
Run output will be captured here: D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.runs/axi_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/axi_ram.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:mult_gen:12.0 [get_ips  signed_mult] -log ip_upgrade.log
Upgrading 'signed_mult'
INFO: [IP_Flow 19-3422] Upgraded signed_mult (Multiplier 12.0) from revision 16 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'signed_mult'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips signed_mult] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'signed_mult'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'signed_mult'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'signed_mult'...
catch { config_ip_cache -export [get_ips -all signed_mult] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci]
launch_runs -jobs 6 signed_mult_synth_1
[Sat May 13 18:26:27 2023] Launched signed_mult_synth_1...
Run output will be captured here: D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.runs/signed_mult_synth_1/runme.log
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/signed_mult.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:mult_gen:12.0 [get_ips  unsigned_mult] -log ip_upgrade.log
Upgrading 'unsigned_mult'
INFO: [IP_Flow 19-3422] Upgraded unsigned_mult (Multiplier 12.0) from revision 16 to revision 14
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'unsigned_mult'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips unsigned_mult] -no_script -sync -force -quiet
generate_target all [get_files  D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'unsigned_mult'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'unsigned_mult'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'unsigned_mult'...
catch { config_ip_cache -export [get_ips -all unsigned_mult] }
export_ip_user_files -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci]
launch_runs -jobs 6 unsigned_mult_synth_1
[Sat May 13 18:27:07 2023] Launched unsigned_mult_synth_1...
Run output will be captured here: D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.runs/unsigned_mult_synth_1/runme.log
export_simulation -of_objects [get_files D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/unsigned_mult.xci] -directory D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files -ipstatic_source_dir D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/No4_Term/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/questa} {riviera=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/riviera} {activehdl=D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol alu_srl, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:86]
INFO: [VRFC 10-2458] undeclared symbol alu_sra, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:87]
INFO: [VRFC 10-2458] undeclared symbol alu_srl_sa, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:88]
INFO: [VRFC 10-2458] undeclared symbol alu_sra_sa, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/alu.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/ID/branch_predict_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_1
INFO: [VRFC 10-311] analyzing module branch_predict_1_branch_predict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/bridge_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/MEM/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/d_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/d_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallF, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/datapath.v:243]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/datapath.v:243]
INFO: [VRFC 10-2458] undeclared symbol mem_read_enE, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/datapath.v:428]
INFO: [VRFC 10-2458] undeclared symbol mem_write_enE, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/datapath.v:429]
INFO: [VRFC 10-2458] undeclared symbol mem_addrE, assumed default net type wire [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/datapath.v:462]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/EX/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/PIPE/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/MEM/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/MEM/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/i_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/i_sram_to_sram_like.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_sram_to_sram_like
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/PIPE/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/PIPE/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/ID/imm_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/utils/inst_ascii_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ascii_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/ID/jump_predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_predict
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/MEM/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/PIPE/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/mips_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/utils/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/utils/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/IF/pc_ctrl_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ctrl_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/IF/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/myCPU/ID/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sim_1/imports/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/unsigned_mult/sim/unsigned_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unsigned_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/ip/signed_mult/sim/signed_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signed_mult'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1090.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0cd1ae72413644aca0320de7c0cf2cb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.hazard
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.pc_ctrl_1
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.inst_ascii_decoder
Compiling module xil_defaultlib.imm_ext
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.branch_predict_1_branch_predict
Compiling module xil_defaultlib.branch_predict_1
Compiling module xil_defaultlib.jump_predict
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.div_radix2
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture signed_mult_arch of entity xil_defaultlib.signed_mult [signed_mult_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture unsigned_mult_arch of entity xil_defaultlib.unsigned_mult [unsigned_mult_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.exception
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.i_sram_to_sram_like
Compiling module xil_defaultlib.d_sram_to_sram_like
Compiling module xil_defaultlib.mips_core
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.i_cache_default
Compiling module xil_defaultlib.d_cache_default
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.bridge_2x1
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sim_1/imports/testbench/mycpu_tb.v" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 18:31:47 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1091.660 ; gain = 1.457
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../../../../../traces/cache_lab_trace.txt could not be opened
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.406 ; gain = 84.961
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1179.406 ; gain = 89.203
open_wave_config {D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/ohhhh.wcfg}
run all
==============================================================
Test begin!
==============================================================
Test end!
----PASS!!!
$finish called at time : 35916500 ps : File "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sim_1/imports/testbench/mycpu_tb.v" Line 271
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0cd1ae72413644aca0320de7c0cf2cb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../../../../../traces/cache_lab_trace.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1456.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0cd1ae72413644aca0320de7c0cf2cb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1456.246 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1456.246 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0cd1ae72413644aca0320de7c0cf2cb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1456.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../../../../../traces/cache_lab_trace.txt could not be opened
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1456.246 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1456.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim/axi_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0cd1ae72413644aca0320de7c0cf2cb8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sources_1/imports/cache_lab_v0.05/soc_axi_lite_loongson/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1569.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../../../../../traces/cache_lab_trace.txt could not be opened
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1569.121 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1569.121 ; gain = 0.000
run all
==============================================================
Test begin!
==============================================================
Test end!
----PASS!!!
$finish called at time : 35916500 ps : File "D:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/Lab5.srcs/sim_1/imports/testbench/mycpu_tb.v" Line 271
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.121 ; gain = 0.000
save_project_as Lab5_init D:/ALL_Project/PCexp/Lab5_init -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axi_clock_converter'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axi_clock_converter'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axi_crossbar_1x2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axi_crossbar_1x2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'axi_ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'axi_ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_pll'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_pll'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'signed_mult'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'signed_mult'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'unsigned_mult'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'unsigned_mult'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: d:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/soft/cache_lab/obj/shell1/axi_ram.coe
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/soft/cache_lab/obj/shell1/axi_ram.coe] -no_script -reset -force -quiet
remove_files  d:/No4_Term/ALLExp/5/cache/cache_lab_v0.05/soc_axi_lite_loongson/run_vivado/mycpu_prj1/Lab5/soft/cache_lab/obj/shell1/axi_ram.coe
open_wave_config {D:/No4_Term/计组实验和作业/ALLExp/实验5/cache实验基础代码/cache_lab_v0.05/soc_axi_lite_loongson/ohhhh.wcfg}
run all
