Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jun 13 14:13:41 2025
| Host         : dator2-Latitude-5430 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   558 |
|    Minimum number of control sets                        |   558 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1573 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   558 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |   113 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    47 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    11 |
| >= 16              |   265 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7105 |         1956 |
| No           | No                    | Yes                    |            1110 |          343 |
| No           | Yes                   | No                     |            1560 |          528 |
| Yes          | No                    | No                     |            2589 |          721 |
| Yes          | No                    | Yes                    |            3356 |         1039 |
| Yes          | Yes                   | No                     |            4779 |         1304 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                          Clock Signal                                                                         |                                                                                                           Enable Signal                                                                                                           |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |         1.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/sync_n_i_1_n_0                                                                                                                                                                                              | ref_pll/u_ltc2630_spi/state[3]_i_1_n_0                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_waddr_sync/E[0]                                                                                     |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                              |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                 |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                 |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                        |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                            | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                              |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                        |                1 |              1 |         1.00 |
|  gen_clks/inst/clk_out1                                                                                                                                       |                                                                                                                                                                                                                                   |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                    |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                   |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                             |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                     |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |         1.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/sclk_i_1_n_0                                                                                                                                                                                                | ref_pll/u_ltc2630_spi/state[3]_i_1_n_0                                                                                                                                   |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                              |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                       |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                                                                                                             |                                                                                                                                                                                                                                   |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                     |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                      |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset                                                                                                   |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_core_preset                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset                                                                                            |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                      |                                                                                                                                                                          |                1 |              3 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                          |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready                                                                                                              |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_load                                                                                                                  |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg[1]_0[0]                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                         |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/EXT_LPF/lpf_int                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                    |                1 |              4 |         4.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/state_n_0                                                                                                                                                                                                   | ref_pll/u_ltc2630_spi/state[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_valid_int_reg_0                                                                                                   |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__0_n_0                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                      |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                  |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/E[0]                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                            | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dlocked_m2_reg                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_8                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                              | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/length                                                                |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/E[0]                                                                                                                       |                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rvalid_0[0]                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                    |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                        | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/id0                                                                                                            | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[24]_i_2_n_0                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dwdata_int[24]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_4                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_5                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_5                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_7                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_4                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_6                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_6[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                  |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_3                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_4                                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_2_n_0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dlocked_m2_reg_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_9                                                                                                       |                1 |              4 |         4.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       |                                                                                                                                                                                                                                   | ref_pll/u_ltc2630_spi/cnt_cycle[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/p_1_in                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                1 |              4 |         4.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/FSM_sequential_state[3]_i_2_n_0                                                                                                                                                                                           | ref_pll/r_period_cnt1                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__1_n_0                                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/E[0]                                                                                                          |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                        |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                        | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                |                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                           | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_wr                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                         | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/SR[0]                                                                                       |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                       | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                         | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                        | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                    | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                               | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                              |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                          | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr[4]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                 |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                               | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                   |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/p_0_in                                                                                                    |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                       | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                               |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                               |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                             |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/p_1_in                                                                                                                                                                          | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                     |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                              |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/reset_in                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/tx_reset                                                                                            |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                            | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                             | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                      | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0              |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                     |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                       |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                             |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                   |                                                                                                                                                                          |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_ID_REG                                                                                        | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_raddr[4]_i_1_n_0                                                                                                 |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              5 |         1.67 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_ID_REG                                                                                                  | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                1 |              5 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                2 |              5 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                     |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                   |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_tdd_enable0                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/E[0]                                                                                                           | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/reset_ctrl                                                                                     |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                           |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                            | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/SEQ/seq_cnt_en                                                                                                                                                              | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                              |                1 |              6 |         6.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/falling_edge                                                                                                                                                                                                | ref_pll/u_ltc2630_spi/cnt_bit[5]_i_1_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_burst_counter[5]_i_1_n_0                                                                                                                                        |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                          |                1 |              6 |         6.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/data_shift[23]_i_2_n_0                                                                                                                                                                                      | ref_pll/u_ltc2630_spi/data_shift[23]_i_1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                            |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                              |                2 |              6 |         3.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_cnt[6]_i_1_n_0                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                 |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                2 |              7 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                 | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/do_reset                                                                                    |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                   |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                    |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                         | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                        | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0                                                                                                             |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_cnt[23]_i_1_n_0                                                                              |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/peripheral_reset[0]                                                                                                |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                           |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/E[0]                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_rvalid_0[0]                                                                                                                     |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/rom_addr[7]                                                                                                          |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0                                                                                               |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_8[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_5[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_11[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                               | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                       | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready                                                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/dest_response_ready                                                                                            | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/E[0]                                                                                                                              | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_19                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                              | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                    | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                       | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                     |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                       |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                       |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                       |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                       |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_18                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0_16                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_iqcor_enb0                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                       |                                                                                                                                                                          |                4 |              9 |         2.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                       |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                       |                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG                                                                                         | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rstgen/U0/peripheral_reset[0]                                                                                                              |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.i_ext_ctrl_interconnect/E[0]                                                                                                           |                                                                                                                                                                          |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_rdata_d[29]_i_1__0_n_0                                                                                              |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                6 |             10 |         1.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                               |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                  |                                                                                                                                                                          |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                     |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                     |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                       | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                               |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                          | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                     | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                      | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |                5 |             10 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                      | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                          |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                               |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in_0                                                                                                                                                                      | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                               |                3 |             11 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                              |                                                                                                                                                                          |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                        |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                              | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                       |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                        |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0 |                                                                                                                                                                                                                                   |                                                                                                                                                                          |                7 |             12 |         1.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                  | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |                7 |             12 |         1.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                        |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                        |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                         |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                              | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                       |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                       |                                                                                                                                                                          |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                        |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                 |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                          |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                       |                                                                                                                                                                          |                3 |             12 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                        |                4 |             12 |         3.00 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_10M_SPEED_BIT_LOC_REG                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_adc_sync0                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             12 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_num_lanes0                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             12 |         2.40 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]_0[0]                                                |                7 |             12 |         1.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                             |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                          |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                              |                                                                                                                                                                          |                3 |             14 |         4.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/p_1_in_0                                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                5 |             14 |         2.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             14 |         3.50 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                 | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                6 |             15 |         2.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                             |                                                                                                                                                                          |                8 |             15 |         1.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                            |                                                                                                                                                                          |                6 |             15 |         2.50 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_resets/idelayctrl_reset_gen/reset_out                                                                        |                2 |             15 |         7.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                      |                                                                                                                                                                          |               11 |             15 |         1.36 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/data_shift[23]_i_2_n_0                                                                                                                                                                                      |                                                                                                                                                                          |                4 |             15 |         3.75 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                     |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_14[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             16 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                     |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                        |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0                                                                                                 |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_9[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |             16 |         5.33 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/u_ltc2630_spi/data_shift1                                                                                                                                                                                                 | ref_pll/u_ltc2630_spi/state[3]_i_1_n_0                                                                                                                                   |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0                                                                                               |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_19[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_24[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                4 |             16 |         4.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/daco                                                                                                                                                                                                                      | ref_pll/r_period_cnt1                                                                                                                                                    |                6 |             16 |         2.67 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG                                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[2]                                                                                                                                                     |                                                                                                                                                                          |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[1]                                                                                                                                                     |                                                                                                                                                                          |                2 |             16 |         8.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[0]                                                                                                                                                     |                                                                                                                                                                          |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/E[3]                                                                                                                                                     |                                                                                                                                                                          |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/E[0]                                                                                                                  |                                                                                                                                                                          |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_8[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                3 |             16 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             16 |         2.29 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG                                                                                                | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                5 |             16 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                4 |             16 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                |                                                                                                                                                                          |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                |                                                                                                                                                                          |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/ctrl_enable_reg                                  |                7 |             17 |         2.43 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                   |                5 |             18 |         3.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                8 |             19 |         2.38 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                         |                5 |             20 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |               11 |             20 |         1.82 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                      |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                4 |             21 |         5.25 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                6 |             21 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                        |                                                                                                                                                                          |                8 |             21 |         2.62 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                      |                6 |             21 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_rdata_d[31]_i_1__0_n_0                                                                                              |                4 |             22 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                               |                4 |             22 |         5.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |               11 |             22 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__3_n_0                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             22 |         4.40 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/ref_rising                                                                                                                                                                                                                | ref_pll/rcnt[2]                                                                                                                                                          |                6 |             23 |         3.83 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/i_tdd_sync/pulse_period_cnt[31]_i_1_n_0                                                                              |                8 |             23 |         2.88 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                      |                8 |             23 |         2.88 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                             |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_26[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_21[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_22[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_23[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               13 |             24 |         1.85 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_24[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                             |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                             |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                      |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_25[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_14[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                             |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i0                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |                4 |             24 |         6.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_20[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_19[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/dac_valid_i1                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_18[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             24 |         2.40 |
|  gen_clks/inst/clk_out3                                                                                                                                       |                                                                                                                                                                                                                                   |                                                                                                                                                                          |               16 |             24 |         1.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_10[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_11[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             24 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_17[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_16[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_12[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_13[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_15[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_28[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/response_valid_reg_0                                                                                                                | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                      |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_7[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               11 |             24 |         2.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_6[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[1]                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_reg[0]                                                                                            |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_27[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                          |                                                                                                                                                                          |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[4]_2[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             24 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[4]_3[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                           |                                                                                                                                                                          |                5 |             24 |         4.80 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[4]_4[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             24 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                         | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                   |                6 |             24 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_9[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             24 |         2.40 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                     |                                                                                                                                                                                                                                   |                                                                                                                                                                          |                5 |             25 |         5.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/refclk_rising                                                                                                                                                                                                             | ref_pll/ncnt[2]                                                                                                                                                          |                7 |             25 |         3.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                           |                                                                                                                                                                          |                7 |             26 |         3.71 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                      |                                                                                                                                                                          |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/E[0]                                                                                                      |                                                                                                                                                                          |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                9 |             26 |         2.89 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/zerodeep.m_axis_raddr0                                                                                           |                                                                                                                                                                          |                4 |             26 |         6.50 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                             |                                                                                                                                                                          |                5 |             26 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[25]_i_1_n_0                                                                                                            |                                                                                                                                                                          |                7 |             26 |         3.71 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/ref_detected                                                                                                                                                                                                              | ref_pll/refcnt[27]_i_1_n_0                                                                                                                                               |                7 |             27 |         3.86 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |               12 |             27 |         2.25 |
|  gen_clks/inst/clk_out3                                                                                                                                       |                                                                                                                                                                                                                                   | ref_pll/r_period_cnt[8]                                                                                                                                                  |                7 |             28 |         4.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/lead                                                                                                                                                                                                                      | ref_pll/lead[28]_i_1_n_0                                                                                                                                                 |                7 |             28 |         4.00 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/adj                                                                                                                                                                                                                       | ref_pll/r_period_cnt1                                                                                                                                                    |                8 |             29 |         3.62 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/r_rising                                                                                                                                                                                                                  | ref_pll/r_period_cnt1                                                                                                                                                    |                7 |             29 |         4.14 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/sum[28]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                          |                8 |             29 |         3.62 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/err                                                                                                                                                                                                                       | ref_pll/r_period_cnt1                                                                                                                                                    |                8 |             29 |         3.62 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/shift                                                                                                                                                                                                                     | ref_pll/r_period_cnt1                                                                                                                                                    |               16 |             29 |         1.81 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/phase_err[28]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                          |               10 |             29 |         2.90 |
|  gen_clks/inst/clk_out3                                                                                                                                       | ref_pll/lead_cnt                                                                                                                                                                                                                  | ref_pll/lead_cnt0                                                                                                                                                        |                8 |             29 |         3.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.i_raddr_sync/E[0]                                                                                                              |                                                                                                                                                                          |                8 |             31 |         3.88 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/bl_ready_reg_0[0]                                                                                                              | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]                                                                                        |                6 |             31 |         5.17 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                               |               10 |             31 |         3.10 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/gen_input_buffer.data_d10                                                                                                                               |                                                                                                                                                                          |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               |                                                                                                                                                                                                                                   |                                                                                                                                                                          |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out                                                                               | i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0                                                                           |                                                                                                                                                                          |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_3                                                                                                                                                                  |                                                                                                                                                                          |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                      |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                               |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rack_d                                                                                                                                                                     | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                         |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_3[0]                                                                                                    |               20 |             32 |         1.60 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                        | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_28[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_27[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_2[0]                                                                                                    |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_26[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_25[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_23[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_1[0]                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aresetn_0[0]                                                                                                    |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                         |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_4[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                7 |             32 |         4.57 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_6[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_7[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_9[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_3[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                         |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                       |                                                                                                                                                                          |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s[31]_i_1_n_0                                                                                                        |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                        |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                       |                                                                                                                                                                          |               19 |             32 |         1.68 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_2[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                    | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               16 |             32 |         2.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_rack_d_reg_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                           |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_10[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_11[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/up_timer[0]_i_1__0_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rack_d                                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                          |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                     |                5 |             32 |         6.40 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[0]_29[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               18 |             32 |         1.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               11 |             32 |         2.91 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_10[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_12[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               12 |             32 |         2.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_13[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                9 |             32 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_15[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               14 |             32 |         2.29 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_16[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               13 |             32 |         2.46 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_17[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_1_in_0                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/SR[0]                                                                                                                 |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_22[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                6 |             32 |         5.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_18[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               15 |             32 |         2.13 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_timer[0]_i_1_n_0                                                                                                                                                | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |                8 |             32 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_20[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_waddr_int_reg[1]_21[0]                                                                                                                                                      | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               10 |             32 |         3.20 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                               |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                                          |               10 |             33 |         3.30 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                               |                9 |             33 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                                          |               11 |             33 |         3.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                |                                                                                                                                                                          |                9 |             34 |         3.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                          |               10 |             35 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                          |                                                                                                                                                                          |                7 |             35 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                          |               10 |             35 |         3.50 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                            |                                                                                                                                                                          |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.i_address_gray/s_axis_write_s                                                                                            |                                                                                                                                                                          |                5 |             36 |         7.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                          |               11 |             38 |         3.45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                          |                9 |             38 |         4.22 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |               12 |             40 |         3.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/SR[0]                                                                                                |                9 |             41 |         4.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                          |               11 |             41 |         3.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                            |               14 |             41 |         2.93 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                          |               10 |             41 |         4.10 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_regmap_request/SR[0]                                                                                        |                9 |             41 |         4.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                               |               16 |             42 |         2.62 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_5_in                                                                                                                                                                        | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                               |                8 |             43 |         5.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/p_5_in                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               11 |             46 |         4.18 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/p_5_in                                                                                                                                                                          | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               13 |             46 |         3.54 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                              |                                                                                                                                                                          |               10 |             47 |         4.70 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                          |               10 |             47 |         4.70 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                          |                                                                                                                                                                          |               12 |             48 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                          |                                                                                                                                                                          |               10 |             48 |         4.80 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/E[0]                                                                                                                                                     |                                                                                                                                                                          |               16 |             48 |         3.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                          |                                                                                                                                                                          |                9 |             48 |         5.33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                          |                                                                                                                                                                          |                9 |             48 |         5.33 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/E[0]                                                                                                                                                                           |                                                                                                                                                                          |               18 |             52 |         2.89 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                       |                                                                                                                                                                          |               13 |             52 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                   |                                                                                                                                                                          |                9 |             52 |         5.78 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                          |               10 |             52 |         5.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                          |               10 |             52 |         5.20 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                             |               12 |             52 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                      |                                                                                                                                                                          |               24 |             53 |         2.21 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                      |                                                                                                                                                                          |               23 |             53 |         2.30 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s                                                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               23 |             61 |         2.65 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_i_1__4_n_0                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               21 |             62 |         2.95 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                |                                                                                                                                                                          |               11 |             63 |         5.73 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                 |                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/fifo_rd_valid                                                                                                                                                        |                                                                                                                                                                          |               11 |             64 |         5.82 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                          |               19 |             64 |         3.37 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                 |                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/adc_valid_i0                                                                                                                                                                            |                                                                                                                                                                          |               13 |             64 |         4.92 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    | i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_valid_3                                                                                                                                                                    | i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/SR[0]                                                                                          |               18 |             64 |         3.56 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                  |               13 |             65 |         5.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                  |               15 |             65 |         4.33 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                   |               13 |             70 |         5.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                   |                                                                                                                                                                          |               18 |             72 |         4.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                          |               19 |             73 |         3.84 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                   |               15 |             78 |         5.20 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               20 |             78 |         3.90 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               20 |             78 |         3.90 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               20 |             78 |         3.90 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               22 |             78 |         3.55 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__2_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               19 |             79 |         4.16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__1_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               19 |             79 |         4.16 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__0_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               20 |             79 |         3.95 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1_n_0                                                                                                              | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               18 |             79 |         4.39 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                          |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                               |                                                                                                                                                                          |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                               |                                                                                                                                                                          |               11 |             88 |         8.00 |
|  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_out                                                                                                    |                                                                                                                                                                                                                                   |                                                                                                                                                                          |               26 |             95 |         3.65 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_reg_0[0]                                                                                                                                                             |                                                                                                                                                                          |               28 |             96 |         3.43 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                          |               13 |            104 |         8.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_data_sync_reg[0]                                                                                 |               35 |            104 |         2.97 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/sync_min_pulse_m_reg[1]_1                                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync                                                                                                             |               32 |            128 |         4.00 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               35 |            144 |         4.11 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               25 |            144 |         5.76 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               45 |            144 |         3.20 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_xfer_toggle_s                                                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               43 |            144 |         3.35 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_toggle_i_1__7_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               42 |            145 |         3.45 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_toggle_i_1__6_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               31 |            145 |         4.68 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_toggle_i_1__5_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               33 |            145 |         4.39 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_toggle_i_1__8_n_0                                                                                                           | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               44 |            145 |         3.30 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                      |               42 |            157 |         3.74 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                 |               51 |            157 |         3.08 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                      |               48 |            157 |         3.27 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                      |               52 |            157 |         3.02 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                       | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rst                                                                                      |               49 |            157 |         3.20 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1_n_0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               47 |            158 |         3.36 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__1_n_0                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               43 |            158 |         3.67 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__0_n_0                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               60 |            158 |         2.63 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[173]_i_1__2_n_0                                                                                                          | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |               46 |            158 |         3.43 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 | i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_reg_0                                                                                                                                      |                                                                                                                                                                          |               41 |            160 |         3.90 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_gpreg/inst/g_io[3].i_gpreg_io/s_axi_aresetn_0                                                                                              |               63 |            211 |         3.35 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   |                                                                                                                                                                          |              175 |            417 |         2.38 |
|  i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0                                                                                                             |                                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                              |              304 |           1001 |         3.29 |
|  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk                                                                                                 |                                                                                                                                                                                                                                   |                                                                                                                                                                          |             1721 |           7153 |         4.16 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


