// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);


output   ap_ready;
input  [14:0] data_0_val;
input  [14:0] data_1_val;
input  [14:0] data_2_val;
input  [14:0] data_3_val;
input  [14:0] data_4_val;
input  [14:0] data_5_val;
input  [14:0] data_6_val;
input  [14:0] data_7_val;
input  [14:0] data_8_val;
input  [14:0] data_9_val;
input  [14:0] data_10_val;
input  [14:0] data_11_val;
input  [14:0] data_12_val;
input  [14:0] data_13_val;
input  [14:0] data_14_val;
input  [14:0] data_15_val;
input  [14:0] data_16_val;
input  [14:0] data_17_val;
input  [14:0] data_18_val;
input  [14:0] data_19_val;
input  [14:0] data_20_val;
input  [14:0] data_21_val;
input  [14:0] data_22_val;
input  [14:0] data_23_val;
input  [14:0] data_24_val;
input  [14:0] data_25_val;
input  [14:0] data_26_val;
input  [14:0] data_27_val;
input  [14:0] data_28_val;
input  [14:0] data_29_val;
input  [14:0] data_30_val;
input  [14:0] data_31_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;

wire   [14:0] mul_ln73_32_fu_434_p0;
wire   [12:0] mul_ln73_32_fu_434_p1;
wire   [14:0] mul_ln73_25_fu_435_p0;
wire   [11:0] mul_ln73_25_fu_435_p1;
wire   [14:0] mul_ln73_16_fu_436_p0;
wire   [11:0] mul_ln73_16_fu_436_p1;
wire   [14:0] mul_ln73_30_fu_437_p0;
wire   [12:0] mul_ln73_30_fu_437_p1;
wire   [14:0] mul_ln73_27_fu_438_p0;
wire   [11:0] mul_ln73_27_fu_438_p1;
wire   [14:0] mul_ln73_36_fu_439_p0;
wire   [10:0] mul_ln73_36_fu_439_p1;
wire   [14:0] mul_ln73_22_fu_440_p0;
wire   [12:0] mul_ln73_22_fu_440_p1;
wire   [14:0] mul_ln73_35_fu_441_p0;
wire   [12:0] mul_ln73_35_fu_441_p1;
wire   [14:0] mul_ln73_21_fu_442_p0;
wire   [15:0] mul_ln73_21_fu_442_p1;
wire   [14:0] mul_ln73_45_fu_443_p0;
wire   [11:0] mul_ln73_45_fu_443_p1;
wire   [14:0] mul_ln73_17_fu_445_p0;
wire   [11:0] mul_ln73_17_fu_445_p1;
wire   [14:0] mul_ln73_fu_446_p0;
wire   [11:0] mul_ln73_fu_446_p1;
wire   [14:0] mul_ln73_42_fu_447_p0;
wire   [11:0] mul_ln73_42_fu_447_p1;
wire   [14:0] mul_ln73_33_fu_448_p0;
wire   [11:0] mul_ln73_33_fu_448_p1;
wire   [14:0] mul_ln73_18_fu_449_p0;
wire   [11:0] mul_ln73_18_fu_449_p1;
wire   [14:0] mul_ln73_19_fu_450_p0;
wire   [11:0] mul_ln73_19_fu_450_p1;
wire   [14:0] mul_ln73_23_fu_451_p0;
wire  signed [15:0] mul_ln73_23_fu_451_p1;
wire   [14:0] mul_ln73_28_fu_452_p0;
wire   [10:0] mul_ln73_28_fu_452_p1;
wire   [14:0] mul_ln73_40_fu_453_p0;
wire   [11:0] mul_ln73_40_fu_453_p1;
wire   [14:0] mul_ln73_38_fu_454_p0;
wire   [12:0] mul_ln73_38_fu_454_p1;
wire   [14:0] mul_ln73_31_fu_455_p0;
wire   [11:0] mul_ln73_31_fu_455_p1;
wire   [14:0] mul_ln73_29_fu_456_p0;
wire   [12:0] mul_ln73_29_fu_456_p1;
wire   [14:0] mul_ln73_43_fu_457_p0;
wire   [11:0] mul_ln73_43_fu_457_p1;
wire   [14:0] mul_ln73_39_fu_458_p0;
wire   [13:0] mul_ln73_39_fu_458_p1;
wire   [14:0] mul_ln73_20_fu_459_p0;
wire  signed [15:0] mul_ln73_20_fu_459_p1;
wire   [14:0] mul_ln73_26_fu_460_p0;
wire   [11:0] mul_ln73_26_fu_460_p1;
wire   [14:0] mul_ln73_24_fu_461_p0;
wire   [12:0] mul_ln73_24_fu_461_p1;
wire   [14:0] mul_ln73_41_fu_462_p0;
wire   [12:0] mul_ln73_41_fu_462_p1;
wire   [14:0] mul_ln73_34_fu_463_p0;
wire   [12:0] mul_ln73_34_fu_463_p1;
wire   [14:0] mul_ln73_44_fu_464_p0;
wire   [15:0] mul_ln73_44_fu_464_p1;
wire   [14:0] mul_ln73_37_fu_465_p0;
wire   [11:0] mul_ln73_37_fu_465_p1;
wire   [25:0] shl_ln_fu_4652_p3;
wire   [22:0] shl_ln73_1_fu_4664_p3;
wire   [26:0] zext_ln73_fu_4660_p1;
wire   [26:0] zext_ln73_16_fu_4672_p1;
wire   [26:0] add_ln73_fu_4676_p2;
wire   [26:0] add_ln54_fu_4682_p2;
wire   [11:0] trunc_ln_fu_4688_p4;
wire   [25:0] mul_ln73_fu_446_p2;
wire   [26:0] zext_ln54_fu_4707_p1;
wire   [26:0] add_ln54_16_fu_4711_p2;
wire   [11:0] trunc_ln54_s_fu_4717_p4;
wire   [25:0] mul_ln73_16_fu_436_p2;
wire   [26:0] zext_ln54_6_fu_4736_p1;
wire   [26:0] add_ln54_17_fu_4740_p2;
wire   [11:0] trunc_ln54_13_fu_4746_p4;
wire   [25:0] mul_ln73_17_fu_445_p2;
wire   [26:0] zext_ln54_7_fu_4765_p1;
wire   [26:0] add_ln54_18_fu_4769_p2;
wire   [11:0] trunc_ln54_14_fu_4775_p4;
wire   [25:0] mul_ln73_18_fu_449_p2;
wire   [25:0] add_ln54_19_fu_4794_p2;
wire   [10:0] trunc_ln54_15_fu_4800_p4;
wire   [25:0] mul_ln73_19_fu_450_p2;
wire   [26:0] zext_ln54_8_fu_4819_p1;
wire   [26:0] add_ln54_20_fu_4823_p2;
wire   [11:0] trunc_ln54_16_fu_4829_p4;
wire   [30:0] mul_ln73_20_fu_459_p2;
wire   [30:0] add_ln54_21_fu_4848_p2;
wire   [29:0] mul_ln73_21_fu_442_p2;
wire   [30:0] zext_ln54_9_fu_4869_p1;
wire   [30:0] add_ln54_22_fu_4873_p2;
wire   [26:0] mul_ln73_22_fu_440_p2;
wire   [27:0] zext_ln54_10_fu_4894_p1;
wire   [27:0] add_ln54_23_fu_4898_p2;
wire   [12:0] trunc_ln54_19_fu_4904_p4;
wire   [30:0] mul_ln73_23_fu_451_p2;
wire   [30:0] add_ln54_24_fu_4923_p2;
wire   [26:0] mul_ln73_24_fu_461_p2;
wire   [26:0] add_ln54_25_fu_4944_p2;
wire   [11:0] trunc_ln54_21_fu_4950_p4;
wire   [25:0] mul_ln73_25_fu_435_p2;
wire   [25:0] add_ln54_26_fu_4969_p2;
wire   [10:0] trunc_ln54_22_fu_4975_p4;
wire   [25:0] mul_ln73_26_fu_460_p2;
wire   [26:0] zext_ln54_11_fu_4994_p1;
wire   [26:0] add_ln54_27_fu_4998_p2;
wire   [11:0] trunc_ln54_23_fu_5004_p4;
wire   [25:0] mul_ln73_27_fu_438_p2;
wire   [25:0] add_ln54_28_fu_5023_p2;
wire   [10:0] trunc_ln54_24_fu_5029_p4;
wire   [24:0] mul_ln73_28_fu_452_p2;
wire   [25:0] zext_ln54_12_fu_5048_p1;
wire   [25:0] add_ln54_29_fu_5052_p2;
wire   [10:0] trunc_ln54_25_fu_5058_p4;
wire   [26:0] mul_ln73_29_fu_456_p2;
wire   [27:0] zext_ln54_13_fu_5077_p1;
wire   [27:0] add_ln54_30_fu_5081_p2;
wire   [12:0] trunc_ln54_26_fu_5087_p4;
wire   [26:0] mul_ln73_30_fu_437_p2;
wire   [27:0] zext_ln54_14_fu_5106_p1;
wire   [27:0] add_ln54_31_fu_5110_p2;
wire   [12:0] trunc_ln54_27_fu_5116_p4;
wire   [25:0] mul_ln73_31_fu_455_p2;
wire   [26:0] zext_ln54_15_fu_5135_p1;
wire   [26:0] add_ln54_32_fu_5139_p2;
wire   [11:0] trunc_ln54_28_fu_5145_p4;
wire   [26:0] mul_ln73_32_fu_434_p2;
wire   [27:0] zext_ln54_16_fu_5164_p1;
wire   [27:0] add_ln54_33_fu_5168_p2;
wire   [12:0] trunc_ln54_29_fu_5174_p4;
wire   [25:0] mul_ln73_33_fu_448_p2;
wire   [26:0] zext_ln54_17_fu_5193_p1;
wire   [26:0] add_ln54_34_fu_5197_p2;
wire   [11:0] trunc_ln54_30_fu_5203_p4;
wire   [26:0] mul_ln73_34_fu_463_p2;
wire   [27:0] zext_ln54_18_fu_5222_p1;
wire   [27:0] add_ln54_35_fu_5226_p2;
wire   [12:0] trunc_ln54_31_fu_5232_p4;
wire   [26:0] mul_ln73_35_fu_441_p2;
wire   [27:0] zext_ln54_19_fu_5251_p1;
wire   [27:0] add_ln54_36_fu_5255_p2;
wire   [12:0] trunc_ln54_32_fu_5261_p4;
wire   [24:0] mul_ln73_36_fu_439_p2;
wire   [25:0] zext_ln54_20_fu_5280_p1;
wire   [25:0] add_ln54_37_fu_5284_p2;
wire   [10:0] trunc_ln54_33_fu_5290_p4;
wire   [25:0] mul_ln73_37_fu_465_p2;
wire   [25:0] add_ln54_38_fu_5309_p2;
wire   [10:0] trunc_ln54_34_fu_5315_p4;
wire   [26:0] mul_ln73_38_fu_454_p2;
wire   [26:0] add_ln54_39_fu_5334_p2;
wire   [11:0] trunc_ln54_35_fu_5340_p4;
wire   [27:0] mul_ln73_39_fu_458_p2;
wire   [28:0] zext_ln54_21_fu_5359_p1;
wire   [28:0] add_ln54_40_fu_5363_p2;
wire   [13:0] trunc_ln54_36_fu_5369_p4;
wire   [25:0] mul_ln73_40_fu_453_p2;
wire   [25:0] add_ln54_41_fu_5388_p2;
wire   [10:0] trunc_ln54_37_fu_5394_p4;
wire   [26:0] mul_ln73_41_fu_462_p2;
wire   [27:0] zext_ln54_22_fu_5413_p1;
wire   [27:0] add_ln54_42_fu_5417_p2;
wire   [12:0] trunc_ln54_38_fu_5423_p4;
wire   [25:0] mul_ln73_42_fu_447_p2;
wire   [26:0] zext_ln54_23_fu_5442_p1;
wire   [26:0] add_ln54_43_fu_5446_p2;
wire   [11:0] trunc_ln54_39_fu_5452_p4;
wire   [25:0] mul_ln73_43_fu_457_p2;
wire   [25:0] add_ln54_44_fu_5471_p2;
wire   [10:0] trunc_ln54_40_fu_5477_p4;
wire   [29:0] mul_ln73_44_fu_464_p2;
wire   [29:0] add_ln54_45_fu_5496_p2;
wire   [14:0] tmp_fu_5502_p4;
wire   [25:0] mul_ln73_45_fu_443_p2;
wire   [26:0] zext_ln54_24_fu_5521_p1;
wire   [26:0] add_ln54_46_fu_5525_p2;
wire   [11:0] trunc_ln54_41_fu_5531_p4;
wire  signed [15:0] sext_ln54_fu_4698_p1;
wire  signed [15:0] sext_ln54_14_fu_4727_p1;
wire  signed [15:0] sext_ln54_15_fu_4756_p1;
wire  signed [15:0] sext_ln54_16_fu_4785_p1;
wire  signed [15:0] sext_ln54_17_fu_4810_p1;
wire  signed [15:0] sext_ln54_18_fu_4839_p1;
wire  signed [15:0] sext_ln54_19_fu_4914_p1;
wire  signed [15:0] sext_ln54_20_fu_4960_p1;
wire  signed [15:0] sext_ln54_21_fu_4985_p1;
wire  signed [15:0] sext_ln54_22_fu_5014_p1;
wire  signed [15:0] sext_ln54_23_fu_5039_p1;
wire  signed [15:0] sext_ln54_24_fu_5068_p1;
wire  signed [15:0] sext_ln54_25_fu_5097_p1;
wire  signed [15:0] sext_ln54_26_fu_5126_p1;
wire  signed [15:0] sext_ln54_27_fu_5155_p1;
wire  signed [15:0] sext_ln54_28_fu_5184_p1;
wire  signed [15:0] sext_ln54_29_fu_5213_p1;
wire  signed [15:0] sext_ln54_30_fu_5242_p1;
wire  signed [15:0] sext_ln54_31_fu_5271_p1;
wire  signed [15:0] sext_ln54_32_fu_5300_p1;
wire  signed [15:0] sext_ln54_33_fu_5325_p1;
wire  signed [15:0] sext_ln54_34_fu_5350_p1;
wire  signed [15:0] sext_ln54_35_fu_5379_p1;
wire  signed [15:0] sext_ln54_36_fu_5404_p1;
wire  signed [15:0] sext_ln54_37_fu_5433_p1;
wire  signed [15:0] sext_ln54_38_fu_5462_p1;
wire  signed [15:0] sext_ln54_39_fu_5487_p1;
wire   [15:0] zext_ln54_25_fu_5512_p1;
wire  signed [15:0] sext_ln54_40_fu_5541_p1;
wire   [25:0] mul_ln73_16_fu_436_p00;
wire   [25:0] mul_ln73_17_fu_445_p00;
wire   [25:0] mul_ln73_18_fu_449_p00;
wire   [25:0] mul_ln73_19_fu_450_p00;
wire   [30:0] mul_ln73_20_fu_459_p00;
wire   [29:0] mul_ln73_21_fu_442_p00;
wire   [26:0] mul_ln73_22_fu_440_p00;
wire   [30:0] mul_ln73_23_fu_451_p00;
wire   [26:0] mul_ln73_24_fu_461_p00;
wire   [25:0] mul_ln73_25_fu_435_p00;
wire   [25:0] mul_ln73_26_fu_460_p00;
wire   [25:0] mul_ln73_27_fu_438_p00;
wire   [24:0] mul_ln73_28_fu_452_p00;
wire   [26:0] mul_ln73_29_fu_456_p00;
wire   [26:0] mul_ln73_30_fu_437_p00;
wire   [25:0] mul_ln73_31_fu_455_p00;
wire   [26:0] mul_ln73_32_fu_434_p00;
wire   [25:0] mul_ln73_33_fu_448_p00;
wire   [26:0] mul_ln73_34_fu_463_p00;
wire   [26:0] mul_ln73_35_fu_441_p00;
wire   [24:0] mul_ln73_36_fu_439_p00;
wire   [25:0] mul_ln73_37_fu_465_p00;
wire   [26:0] mul_ln73_38_fu_454_p00;
wire   [27:0] mul_ln73_39_fu_458_p00;
wire   [25:0] mul_ln73_40_fu_453_p00;
wire   [26:0] mul_ln73_41_fu_462_p00;
wire   [25:0] mul_ln73_42_fu_447_p00;
wire   [25:0] mul_ln73_43_fu_457_p00;
wire   [29:0] mul_ln73_44_fu_464_p00;
wire   [25:0] mul_ln73_45_fu_443_p00;
wire   [25:0] mul_ln73_fu_446_p00;

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1660(
    .din0(mul_ln73_32_fu_434_p0),
    .din1(mul_ln73_32_fu_434_p1),
    .dout(mul_ln73_32_fu_434_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1661(
    .din0(mul_ln73_25_fu_435_p0),
    .din1(mul_ln73_25_fu_435_p1),
    .dout(mul_ln73_25_fu_435_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1662(
    .din0(mul_ln73_16_fu_436_p0),
    .din1(mul_ln73_16_fu_436_p1),
    .dout(mul_ln73_16_fu_436_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1663(
    .din0(mul_ln73_30_fu_437_p0),
    .din1(mul_ln73_30_fu_437_p1),
    .dout(mul_ln73_30_fu_437_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1664(
    .din0(mul_ln73_27_fu_438_p0),
    .din1(mul_ln73_27_fu_438_p1),
    .dout(mul_ln73_27_fu_438_p2)
);

myproject_mul_15ns_11ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_1_1_U1665(
    .din0(mul_ln73_36_fu_439_p0),
    .din1(mul_ln73_36_fu_439_p1),
    .dout(mul_ln73_36_fu_439_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1666(
    .din0(mul_ln73_22_fu_440_p0),
    .din1(mul_ln73_22_fu_440_p1),
    .dout(mul_ln73_22_fu_440_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1667(
    .din0(mul_ln73_35_fu_441_p0),
    .din1(mul_ln73_35_fu_441_p1),
    .dout(mul_ln73_35_fu_441_p2)
);

myproject_mul_15ns_16ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_1_1_U1668(
    .din0(mul_ln73_21_fu_442_p0),
    .din1(mul_ln73_21_fu_442_p1),
    .dout(mul_ln73_21_fu_442_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1669(
    .din0(mul_ln73_45_fu_443_p0),
    .din1(mul_ln73_45_fu_443_p1),
    .dout(mul_ln73_45_fu_443_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1670(
    .din0(mul_ln73_17_fu_445_p0),
    .din1(mul_ln73_17_fu_445_p1),
    .dout(mul_ln73_17_fu_445_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1671(
    .din0(mul_ln73_fu_446_p0),
    .din1(mul_ln73_fu_446_p1),
    .dout(mul_ln73_fu_446_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1672(
    .din0(mul_ln73_42_fu_447_p0),
    .din1(mul_ln73_42_fu_447_p1),
    .dout(mul_ln73_42_fu_447_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1673(
    .din0(mul_ln73_33_fu_448_p0),
    .din1(mul_ln73_33_fu_448_p1),
    .dout(mul_ln73_33_fu_448_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1674(
    .din0(mul_ln73_18_fu_449_p0),
    .din1(mul_ln73_18_fu_449_p1),
    .dout(mul_ln73_18_fu_449_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1675(
    .din0(mul_ln73_19_fu_450_p0),
    .din1(mul_ln73_19_fu_450_p1),
    .dout(mul_ln73_19_fu_450_p2)
);

myproject_mul_15ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_15ns_16s_31_1_1_U1676(
    .din0(mul_ln73_23_fu_451_p0),
    .din1(mul_ln73_23_fu_451_p1),
    .dout(mul_ln73_23_fu_451_p2)
);

myproject_mul_15ns_11ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 25 ))
mul_15ns_11ns_25_1_1_U1677(
    .din0(mul_ln73_28_fu_452_p0),
    .din1(mul_ln73_28_fu_452_p1),
    .dout(mul_ln73_28_fu_452_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1678(
    .din0(mul_ln73_40_fu_453_p0),
    .din1(mul_ln73_40_fu_453_p1),
    .dout(mul_ln73_40_fu_453_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1679(
    .din0(mul_ln73_38_fu_454_p0),
    .din1(mul_ln73_38_fu_454_p1),
    .dout(mul_ln73_38_fu_454_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1680(
    .din0(mul_ln73_31_fu_455_p0),
    .din1(mul_ln73_31_fu_455_p1),
    .dout(mul_ln73_31_fu_455_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1681(
    .din0(mul_ln73_29_fu_456_p0),
    .din1(mul_ln73_29_fu_456_p1),
    .dout(mul_ln73_29_fu_456_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1682(
    .din0(mul_ln73_43_fu_457_p0),
    .din1(mul_ln73_43_fu_457_p1),
    .dout(mul_ln73_43_fu_457_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U1683(
    .din0(mul_ln73_39_fu_458_p0),
    .din1(mul_ln73_39_fu_458_p1),
    .dout(mul_ln73_39_fu_458_p2)
);

myproject_mul_15ns_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_15ns_16s_31_1_1_U1684(
    .din0(mul_ln73_20_fu_459_p0),
    .din1(mul_ln73_20_fu_459_p1),
    .dout(mul_ln73_20_fu_459_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1685(
    .din0(mul_ln73_26_fu_460_p0),
    .din1(mul_ln73_26_fu_460_p1),
    .dout(mul_ln73_26_fu_460_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1686(
    .din0(mul_ln73_24_fu_461_p0),
    .din1(mul_ln73_24_fu_461_p1),
    .dout(mul_ln73_24_fu_461_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1687(
    .din0(mul_ln73_41_fu_462_p0),
    .din1(mul_ln73_41_fu_462_p1),
    .dout(mul_ln73_41_fu_462_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U1688(
    .din0(mul_ln73_34_fu_463_p0),
    .din1(mul_ln73_34_fu_463_p1),
    .dout(mul_ln73_34_fu_463_p2)
);

myproject_mul_15ns_16ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
mul_15ns_16ns_30_1_1_U1689(
    .din0(mul_ln73_44_fu_464_p0),
    .din1(mul_ln73_44_fu_464_p1),
    .dout(mul_ln73_44_fu_464_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U1690(
    .din0(mul_ln73_37_fu_465_p0),
    .din1(mul_ln73_37_fu_465_p1),
    .dout(mul_ln73_37_fu_465_p2)
);

assign add_ln54_16_fu_4711_p2 = ($signed(zext_ln54_fu_4707_p1) + $signed(27'd122519552));

assign add_ln54_17_fu_4740_p2 = ($signed(zext_ln54_6_fu_4736_p1) + $signed(27'd124551168));

assign add_ln54_18_fu_4769_p2 = ($signed(zext_ln54_7_fu_4765_p1) + $signed(27'd126582784));

assign add_ln54_19_fu_4794_p2 = ($signed(mul_ln73_18_fu_449_p2) + $signed(26'd38273024));

assign add_ln54_20_fu_4823_p2 = ($signed(zext_ln54_8_fu_4819_p1) + $signed(27'd78807040));

assign add_ln54_21_fu_4848_p2 = ($signed(mul_ln73_20_fu_459_p2) + $signed(31'd2141618176));

assign add_ln54_22_fu_4873_p2 = ($signed(zext_ln54_9_fu_4869_p1) + $signed(31'd2145976320));

assign add_ln54_23_fu_4898_p2 = ($signed(zext_ln54_10_fu_4894_p1) + $signed(28'd172883968));

assign add_ln54_24_fu_4923_p2 = ($signed(mul_ln73_23_fu_451_p2) + $signed(31'd2147385344));

assign add_ln54_25_fu_4944_p2 = ($signed(mul_ln73_24_fu_461_p2) + $signed(27'd72417280));

assign add_ln54_26_fu_4969_p2 = ($signed(mul_ln73_25_fu_435_p2) + $signed(26'd33652736));

assign add_ln54_27_fu_4998_p2 = ($signed(zext_ln54_11_fu_4994_p1) + $signed(27'd123174912));

assign add_ln54_28_fu_5023_p2 = ($signed(mul_ln73_27_fu_438_p2) + $signed(26'd34275328));

assign add_ln54_29_fu_5052_p2 = ($signed(zext_ln54_12_fu_5048_p1) + $signed(26'd65306624));

assign add_ln54_30_fu_5081_p2 = ($signed(zext_ln54_13_fu_5077_p1) + $signed(28'd197787648));

assign add_ln54_31_fu_5110_p2 = ($signed(zext_ln54_14_fu_5106_p1) + $signed(28'd255098880));

assign add_ln54_32_fu_5139_p2 = ($signed(zext_ln54_15_fu_5135_p1) + $signed(27'd78184448));

assign add_ln54_33_fu_5168_p2 = ($signed(zext_ln54_16_fu_5164_p1) + $signed(28'd260276224));

assign add_ln54_34_fu_5197_p2 = ($signed(zext_ln54_17_fu_5193_p1) + $signed(27'd88047616));

assign add_ln54_35_fu_5226_p2 = ($signed(zext_ln54_18_fu_5222_p1) + $signed(28'd262373376));

assign add_ln54_36_fu_5255_p2 = ($signed(zext_ln54_19_fu_5251_p1) + $signed(28'd262701056));

assign add_ln54_37_fu_5284_p2 = ($signed(zext_ln54_20_fu_5280_p1) + $signed(26'd37912576));

assign add_ln54_38_fu_5309_p2 = ($signed(mul_ln73_37_fu_465_p2) + $signed(26'd33947648));

assign add_ln54_39_fu_5334_p2 = ($signed(mul_ln73_38_fu_454_p2) + $signed(27'd117964800));

assign add_ln54_40_fu_5363_p2 = ($signed(zext_ln54_21_fu_5359_p1) + $signed(29'd360972288));

assign add_ln54_41_fu_5388_p2 = ($signed(mul_ln73_40_fu_453_p2) + $signed(26'd45645824));

assign add_ln54_42_fu_5417_p2 = ($signed(zext_ln54_22_fu_5413_p1) + $signed(28'd193462272));

assign add_ln54_43_fu_5446_p2 = ($signed(zext_ln54_23_fu_5442_p1) + $signed(27'd96501760));

assign add_ln54_44_fu_5471_p2 = ($signed(mul_ln73_43_fu_457_p2) + $signed(26'd49119232));

assign add_ln54_45_fu_5496_p2 = (mul_ln73_44_fu_464_p2 + 30'd131072);

assign add_ln54_46_fu_5525_p2 = ($signed(zext_ln54_24_fu_5521_p1) + $signed(27'd112787456));

assign add_ln54_fu_4682_p2 = ($signed(add_ln73_fu_4676_p2) + $signed(27'd117407744));

assign add_ln73_fu_4676_p2 = (zext_ln73_fu_4660_p1 + zext_ln73_16_fu_4672_p1);

assign ap_ready = 1'b1;

assign mul_ln73_16_fu_436_p00 = data_2_val;

assign mul_ln73_17_fu_445_p00 = data_3_val;

assign mul_ln73_18_fu_449_p00 = data_4_val;

assign mul_ln73_19_fu_450_p00 = data_5_val;

assign mul_ln73_20_fu_459_p00 = data_6_val;

assign mul_ln73_21_fu_442_p00 = data_7_val;

assign mul_ln73_22_fu_440_p00 = data_8_val;

assign mul_ln73_23_fu_451_p00 = data_9_val;

assign mul_ln73_24_fu_461_p00 = data_10_val;

assign mul_ln73_25_fu_435_p00 = data_11_val;

assign mul_ln73_26_fu_460_p00 = data_12_val;

assign mul_ln73_27_fu_438_p00 = data_13_val;

assign mul_ln73_28_fu_452_p00 = data_14_val;

assign mul_ln73_29_fu_456_p00 = data_15_val;

assign mul_ln73_30_fu_437_p00 = data_16_val;

assign mul_ln73_31_fu_455_p00 = data_17_val;

assign mul_ln73_32_fu_434_p00 = data_18_val;

assign mul_ln73_33_fu_448_p00 = data_19_val;

assign mul_ln73_34_fu_463_p00 = data_20_val;

assign mul_ln73_35_fu_441_p00 = data_21_val;

assign mul_ln73_36_fu_439_p00 = data_22_val;

assign mul_ln73_37_fu_465_p00 = data_23_val;

assign mul_ln73_38_fu_454_p00 = data_24_val;

assign mul_ln73_39_fu_458_p00 = data_25_val;

assign mul_ln73_40_fu_453_p00 = data_26_val;

assign mul_ln73_41_fu_462_p00 = data_27_val;

assign mul_ln73_42_fu_447_p00 = data_28_val;

assign mul_ln73_43_fu_457_p00 = data_29_val;

assign mul_ln73_44_fu_464_p00 = data_30_val;

assign mul_ln73_45_fu_443_p00 = data_31_val;

assign mul_ln73_fu_446_p00 = data_1_val;

assign sext_ln54_14_fu_4727_p1 = $signed(trunc_ln54_s_fu_4717_p4);

assign sext_ln54_15_fu_4756_p1 = $signed(trunc_ln54_13_fu_4746_p4);

assign sext_ln54_16_fu_4785_p1 = $signed(trunc_ln54_14_fu_4775_p4);

assign sext_ln54_17_fu_4810_p1 = $signed(trunc_ln54_15_fu_4800_p4);

assign sext_ln54_18_fu_4839_p1 = $signed(trunc_ln54_16_fu_4829_p4);

assign sext_ln54_19_fu_4914_p1 = $signed(trunc_ln54_19_fu_4904_p4);

assign sext_ln54_20_fu_4960_p1 = $signed(trunc_ln54_21_fu_4950_p4);

assign sext_ln54_21_fu_4985_p1 = $signed(trunc_ln54_22_fu_4975_p4);

assign sext_ln54_22_fu_5014_p1 = $signed(trunc_ln54_23_fu_5004_p4);

assign sext_ln54_23_fu_5039_p1 = $signed(trunc_ln54_24_fu_5029_p4);

assign sext_ln54_24_fu_5068_p1 = $signed(trunc_ln54_25_fu_5058_p4);

assign sext_ln54_25_fu_5097_p1 = $signed(trunc_ln54_26_fu_5087_p4);

assign sext_ln54_26_fu_5126_p1 = $signed(trunc_ln54_27_fu_5116_p4);

assign sext_ln54_27_fu_5155_p1 = $signed(trunc_ln54_28_fu_5145_p4);

assign sext_ln54_28_fu_5184_p1 = $signed(trunc_ln54_29_fu_5174_p4);

assign sext_ln54_29_fu_5213_p1 = $signed(trunc_ln54_30_fu_5203_p4);

assign sext_ln54_30_fu_5242_p1 = $signed(trunc_ln54_31_fu_5232_p4);

assign sext_ln54_31_fu_5271_p1 = $signed(trunc_ln54_32_fu_5261_p4);

assign sext_ln54_32_fu_5300_p1 = $signed(trunc_ln54_33_fu_5290_p4);

assign sext_ln54_33_fu_5325_p1 = $signed(trunc_ln54_34_fu_5315_p4);

assign sext_ln54_34_fu_5350_p1 = $signed(trunc_ln54_35_fu_5340_p4);

assign sext_ln54_35_fu_5379_p1 = $signed(trunc_ln54_36_fu_5369_p4);

assign sext_ln54_36_fu_5404_p1 = $signed(trunc_ln54_37_fu_5394_p4);

assign sext_ln54_37_fu_5433_p1 = $signed(trunc_ln54_38_fu_5423_p4);

assign sext_ln54_38_fu_5462_p1 = $signed(trunc_ln54_39_fu_5452_p4);

assign sext_ln54_39_fu_5487_p1 = $signed(trunc_ln54_40_fu_5477_p4);

assign sext_ln54_40_fu_5541_p1 = $signed(trunc_ln54_41_fu_5531_p4);

assign sext_ln54_fu_4698_p1 = $signed(trunc_ln_fu_4688_p4);

assign shl_ln73_1_fu_4664_p3 = {{data_0_val}, {8'd0}};

assign shl_ln_fu_4652_p3 = {{data_0_val}, {11'd0}};

assign tmp_fu_5502_p4 = {{add_ln54_45_fu_5496_p2[29:15]}};

assign trunc_ln54_13_fu_4746_p4 = {{add_ln54_17_fu_4740_p2[26:15]}};

assign trunc_ln54_14_fu_4775_p4 = {{add_ln54_18_fu_4769_p2[26:15]}};

assign trunc_ln54_15_fu_4800_p4 = {{add_ln54_19_fu_4794_p2[25:15]}};

assign trunc_ln54_16_fu_4829_p4 = {{add_ln54_20_fu_4823_p2[26:15]}};

assign trunc_ln54_19_fu_4904_p4 = {{add_ln54_23_fu_4898_p2[27:15]}};

assign trunc_ln54_21_fu_4950_p4 = {{add_ln54_25_fu_4944_p2[26:15]}};

assign trunc_ln54_22_fu_4975_p4 = {{add_ln54_26_fu_4969_p2[25:15]}};

assign trunc_ln54_23_fu_5004_p4 = {{add_ln54_27_fu_4998_p2[26:15]}};

assign trunc_ln54_24_fu_5029_p4 = {{add_ln54_28_fu_5023_p2[25:15]}};

assign trunc_ln54_25_fu_5058_p4 = {{add_ln54_29_fu_5052_p2[25:15]}};

assign trunc_ln54_26_fu_5087_p4 = {{add_ln54_30_fu_5081_p2[27:15]}};

assign trunc_ln54_27_fu_5116_p4 = {{add_ln54_31_fu_5110_p2[27:15]}};

assign trunc_ln54_28_fu_5145_p4 = {{add_ln54_32_fu_5139_p2[26:15]}};

assign trunc_ln54_29_fu_5174_p4 = {{add_ln54_33_fu_5168_p2[27:15]}};

assign trunc_ln54_30_fu_5203_p4 = {{add_ln54_34_fu_5197_p2[26:15]}};

assign trunc_ln54_31_fu_5232_p4 = {{add_ln54_35_fu_5226_p2[27:15]}};

assign trunc_ln54_32_fu_5261_p4 = {{add_ln54_36_fu_5255_p2[27:15]}};

assign trunc_ln54_33_fu_5290_p4 = {{add_ln54_37_fu_5284_p2[25:15]}};

assign trunc_ln54_34_fu_5315_p4 = {{add_ln54_38_fu_5309_p2[25:15]}};

assign trunc_ln54_35_fu_5340_p4 = {{add_ln54_39_fu_5334_p2[26:15]}};

assign trunc_ln54_36_fu_5369_p4 = {{add_ln54_40_fu_5363_p2[28:15]}};

assign trunc_ln54_37_fu_5394_p4 = {{add_ln54_41_fu_5388_p2[25:15]}};

assign trunc_ln54_38_fu_5423_p4 = {{add_ln54_42_fu_5417_p2[27:15]}};

assign trunc_ln54_39_fu_5452_p4 = {{add_ln54_43_fu_5446_p2[26:15]}};

assign trunc_ln54_40_fu_5477_p4 = {{add_ln54_44_fu_5471_p2[25:15]}};

assign trunc_ln54_41_fu_5531_p4 = {{add_ln54_46_fu_5525_p2[26:15]}};

assign trunc_ln54_s_fu_4717_p4 = {{add_ln54_16_fu_4711_p2[26:15]}};

assign trunc_ln_fu_4688_p4 = {{add_ln54_fu_4682_p2[26:15]}};

assign zext_ln54_10_fu_4894_p1 = mul_ln73_22_fu_440_p2;

assign zext_ln54_11_fu_4994_p1 = mul_ln73_26_fu_460_p2;

assign zext_ln54_12_fu_5048_p1 = mul_ln73_28_fu_452_p2;

assign zext_ln54_13_fu_5077_p1 = mul_ln73_29_fu_456_p2;

assign zext_ln54_14_fu_5106_p1 = mul_ln73_30_fu_437_p2;

assign zext_ln54_15_fu_5135_p1 = mul_ln73_31_fu_455_p2;

assign zext_ln54_16_fu_5164_p1 = mul_ln73_32_fu_434_p2;

assign zext_ln54_17_fu_5193_p1 = mul_ln73_33_fu_448_p2;

assign zext_ln54_18_fu_5222_p1 = mul_ln73_34_fu_463_p2;

assign zext_ln54_19_fu_5251_p1 = mul_ln73_35_fu_441_p2;

assign zext_ln54_20_fu_5280_p1 = mul_ln73_36_fu_439_p2;

assign zext_ln54_21_fu_5359_p1 = mul_ln73_39_fu_458_p2;

assign zext_ln54_22_fu_5413_p1 = mul_ln73_41_fu_462_p2;

assign zext_ln54_23_fu_5442_p1 = mul_ln73_42_fu_447_p2;

assign zext_ln54_24_fu_5521_p1 = mul_ln73_45_fu_443_p2;

assign zext_ln54_25_fu_5512_p1 = tmp_fu_5502_p4;

assign zext_ln54_6_fu_4736_p1 = mul_ln73_16_fu_436_p2;

assign zext_ln54_7_fu_4765_p1 = mul_ln73_17_fu_445_p2;

assign zext_ln54_8_fu_4819_p1 = mul_ln73_19_fu_450_p2;

assign zext_ln54_9_fu_4869_p1 = mul_ln73_21_fu_442_p2;

assign zext_ln54_fu_4707_p1 = mul_ln73_fu_446_p2;

assign zext_ln73_16_fu_4672_p1 = shl_ln73_1_fu_4664_p3;

assign zext_ln73_fu_4660_p1 = shl_ln_fu_4652_p3;

assign ap_return_0 = sext_ln54_fu_4698_p1;

assign ap_return_1 = sext_ln54_14_fu_4727_p1;

assign ap_return_10 = sext_ln54_20_fu_4960_p1;

assign ap_return_11 = sext_ln54_21_fu_4985_p1;

assign ap_return_12 = sext_ln54_22_fu_5014_p1;

assign ap_return_13 = sext_ln54_23_fu_5039_p1;

assign ap_return_14 = sext_ln54_24_fu_5068_p1;

assign ap_return_15 = sext_ln54_25_fu_5097_p1;

assign ap_return_16 = sext_ln54_26_fu_5126_p1;

assign ap_return_17 = sext_ln54_27_fu_5155_p1;

assign ap_return_18 = sext_ln54_28_fu_5184_p1;

assign ap_return_19 = sext_ln54_29_fu_5213_p1;

assign ap_return_2 = sext_ln54_15_fu_4756_p1;

assign ap_return_20 = sext_ln54_30_fu_5242_p1;

assign ap_return_21 = sext_ln54_31_fu_5271_p1;

assign ap_return_22 = sext_ln54_32_fu_5300_p1;

assign ap_return_23 = sext_ln54_33_fu_5325_p1;

assign ap_return_24 = sext_ln54_34_fu_5350_p1;

assign ap_return_25 = sext_ln54_35_fu_5379_p1;

assign ap_return_26 = sext_ln54_36_fu_5404_p1;

assign ap_return_27 = sext_ln54_37_fu_5433_p1;

assign ap_return_28 = sext_ln54_38_fu_5462_p1;

assign ap_return_29 = sext_ln54_39_fu_5487_p1;

assign ap_return_3 = sext_ln54_16_fu_4785_p1;

assign ap_return_30 = zext_ln54_25_fu_5512_p1;

assign ap_return_31 = sext_ln54_40_fu_5541_p1;

assign ap_return_4 = sext_ln54_17_fu_4810_p1;

assign ap_return_5 = sext_ln54_18_fu_4839_p1;

assign ap_return_6 = {{add_ln54_21_fu_4848_p2[30:15]}};

assign ap_return_7 = {{add_ln54_22_fu_4873_p2[30:15]}};

assign ap_return_8 = sext_ln54_19_fu_4914_p1;

assign ap_return_9 = {{add_ln54_24_fu_4923_p2[30:15]}};

assign mul_ln73_16_fu_436_p0 = mul_ln73_16_fu_436_p00;

assign mul_ln73_16_fu_436_p1 = 26'd1901;

assign mul_ln73_17_fu_445_p0 = mul_ln73_17_fu_445_p00;

assign mul_ln73_17_fu_445_p1 = 26'd1831;

assign mul_ln73_18_fu_449_p0 = mul_ln73_18_fu_449_p00;

assign mul_ln73_18_fu_449_p1 = 26'd1468;

assign mul_ln73_19_fu_450_p0 = mul_ln73_19_fu_450_p00;

assign mul_ln73_19_fu_450_p1 = 26'd1781;

assign mul_ln73_20_fu_459_p0 = mul_ln73_20_fu_459_p00;

assign mul_ln73_20_fu_459_p1 = 31'd2147451362;

assign mul_ln73_21_fu_442_p0 = mul_ln73_21_fu_442_p00;

assign mul_ln73_21_fu_442_p1 = 30'd16808;

assign mul_ln73_22_fu_440_p0 = mul_ln73_22_fu_440_p00;

assign mul_ln73_22_fu_440_p1 = 27'd3005;

assign mul_ln73_23_fu_451_p0 = mul_ln73_23_fu_451_p00;

assign mul_ln73_23_fu_451_p1 = 31'd2147452396;

assign mul_ln73_24_fu_461_p0 = mul_ln73_24_fu_461_p00;

assign mul_ln73_24_fu_461_p1 = 27'd2295;

assign mul_ln73_25_fu_435_p0 = mul_ln73_25_fu_435_p00;

assign mul_ln73_25_fu_435_p1 = 26'd1552;

assign mul_ln73_26_fu_460_p0 = mul_ln73_26_fu_460_p00;

assign mul_ln73_26_fu_460_p1 = 26'd1702;

assign mul_ln73_27_fu_438_p0 = mul_ln73_27_fu_438_p00;

assign mul_ln73_27_fu_438_p1 = 26'd1878;

assign mul_ln73_28_fu_452_p0 = mul_ln73_28_fu_452_p00;

assign mul_ln73_28_fu_452_p1 = 25'd889;

assign mul_ln73_29_fu_456_p0 = mul_ln73_29_fu_456_p00;

assign mul_ln73_29_fu_456_p1 = 27'd2275;

assign mul_ln73_30_fu_437_p0 = mul_ln73_30_fu_437_p00;

assign mul_ln73_30_fu_437_p1 = 27'd3074;

assign mul_ln73_31_fu_455_p0 = mul_ln73_31_fu_455_p00;

assign mul_ln73_31_fu_455_p1 = 26'd1779;

assign mul_ln73_32_fu_434_p0 = mul_ln73_32_fu_434_p00;

assign mul_ln73_32_fu_434_p1 = 27'd2553;

assign mul_ln73_33_fu_448_p0 = mul_ln73_33_fu_448_p00;

assign mul_ln73_33_fu_448_p1 = 26'd1636;

assign mul_ln73_34_fu_463_p0 = mul_ln73_34_fu_463_p00;

assign mul_ln73_34_fu_463_p1 = 27'd2835;

assign mul_ln73_35_fu_441_p0 = mul_ln73_35_fu_441_p00;

assign mul_ln73_35_fu_441_p1 = 27'd3575;

assign mul_ln73_36_fu_439_p0 = mul_ln73_36_fu_439_p00;

assign mul_ln73_36_fu_439_p1 = 25'd972;

assign mul_ln73_37_fu_465_p0 = mul_ln73_37_fu_465_p00;

assign mul_ln73_37_fu_465_p1 = 26'd1128;

assign mul_ln73_38_fu_454_p0 = mul_ln73_38_fu_454_p00;

assign mul_ln73_38_fu_454_p1 = 27'd2133;

assign mul_ln73_39_fu_458_p0 = mul_ln73_39_fu_458_p00;

assign mul_ln73_39_fu_458_p1 = 28'd5466;

assign mul_ln73_40_fu_453_p0 = mul_ln73_40_fu_453_p00;

assign mul_ln73_40_fu_453_p1 = 26'd1105;

assign mul_ln73_41_fu_462_p0 = mul_ln73_41_fu_462_p00;

assign mul_ln73_41_fu_462_p1 = 27'd2644;

assign mul_ln73_42_fu_447_p0 = mul_ln73_42_fu_447_p00;

assign mul_ln73_42_fu_447_p1 = 26'd1492;

assign mul_ln73_43_fu_457_p0 = mul_ln73_43_fu_457_p00;

assign mul_ln73_43_fu_457_p1 = 26'd1470;

assign mul_ln73_44_fu_464_p0 = mul_ln73_44_fu_464_p00;

assign mul_ln73_44_fu_464_p1 = 30'd32437;

assign mul_ln73_45_fu_443_p0 = mul_ln73_45_fu_443_p00;

assign mul_ln73_45_fu_443_p1 = 26'd1997;

assign mul_ln73_fu_446_p0 = mul_ln73_fu_446_p00;

assign mul_ln73_fu_446_p1 = 26'd1855;

endmodule //myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
