INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab2/lab2.srcs/sources_1/new/circuit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab2/lab2.srcs/sim_1/new/circuit2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
