## Hi there ðŸ‘‹ I am Harshit Gupta.
ðŸŽ“ Master's student in Electrical Engineering @ Texas A&M University (Aug 2024 - May 2026)
--
âš¡ Passionate about Analog, Mixed-Signal, and RFIC Design  

## Experience Timeline
ðŸ•’ **2022 â€“ 2024 | Texas Instruments, India**  
*Analog Design Engineer â€” Mid-Wide VIN LDO Development*  
â†’ Designed and verified different blocks in an LDO. 
â†’ Focused on stability analysis and transient response optimization.
â†’ Worked on critical reference section blocks like Bandgap design, UVLO, Power-Good Comparators.

---

ðŸ’¼ **Summer 2025 | Texas Instruments, Dallas (Radar Team)**  
*Analog Design Intern*  
â†’ Worked on low-noise clock and driver circuits for automotive radar systems.  
â†’ Involved in PLL jitter measurements and test automation.  

---

âš¡ **Fall 2025 | Intel Corporation (Power Delivery Group)**  
*Graduate Techinal Intern*  
â†’ Modeled die-level PDN characteristics and validated VRM performance.  
â†’ Worked around Linux/TCL scripts for MIM-cap extraction and compensation tuning. 

---
### ðŸ§° Tools & Skills
`Cadence Virtuoso`  Â· `MATLAB` Â· `Verilog-A` Â· `Python`  Â· `Calibre Tools (DRC, LVS)`   
---
### ðŸ“« Reach Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Profile-blue)](https://www.linkedin.com/in/harshit-gupta-36b1a3182/) 
<!--
**HarshitTAMU/HarshitTAMU** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
