// Seed: 507990193
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri1  id_3
);
  assign id_2 = 1 == id_0;
endmodule
module module_1 (
    input wand  id_0,
    input logic id_1
);
  logic id_3, id_4;
  assign {id_3, 1} = id_1;
  always_ff @(1 or 1'b0) begin
    if (1) id_4 = id_3 - 1;
    else begin
      if (id_3) begin
        id_4 = #id_5 1'b0;
      end else $display(1'b0);
    end
  end
  assign id_4 = id_1;
  id_6(
      id_1, id_3
  );
  tri0 id_7 = id_0;
  module_0(
      id_7, id_0, id_7, id_7
  ); id_8(
      1, 1'h0, 1
  );
  assign id_7 = 1;
endmodule
