/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>
#include <dt-bindings/seco/ectrl.h>


/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	clocks {
		codec_osc: anaclk2 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24576000>;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio7 12 0>;
			enable-active-high;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};


	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str = "LDB-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

#include <dt-bindings/pwm/pwm.h>
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		enable-gpios = <&gpio1 4 0>; 
		status = "okay";
	};

//	v4l2_cap_0 {
//		compatible = "fsl,imx6q-v4l2-capture";
//		ipu_id = <0>;
//		csi_id = <0>;
//		mclk_source = <0>;
//		status = "okay";
//	};
//
//	v4l2_cap_1 {
//		compatible = "fsl,imx6q-v4l2-capture";
//		ipu_id = <0>;
//		csi_id = <1>;
//		mclk_source = <0>;
//		status = "okay";
//	};
//
//	v4l2_out {
//		compatible = "fsl,mxc_v4l2_output";
//		status = "okay";
//	};

//	mipi_dsi_reset: mipi-dsi-reset {
//		compatible = "gpio-reset";
//		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
//		reset-delay-us = <50>;
//		#reset-cells = <0>;
//	};
};

&clks {
	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
				<&clks IMX6QDL_PLL4_BYPASS_SRC>;
	assigned-clock-rates = <0>, <0>, <24576000>;
};



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-quadmo747_928 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				/*  LVDS  */
				MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x1f071
				MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x1f071
				/*  USB  */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22          0x1f071
				MX6QDL_PAD_GPIO_17__GPIO7_IO12          0x1f071
				/*  ECTRL INTERRUPT  */
				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14         0x1f071
			>;
		};



//
//		pinctrl_enet_irq: enetirqgrp {
//			fsl,pins = <
//				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
//			>;
//		};
//
//

/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_COL4__UART5_RTS_B	0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	0x1b0b1

			>;
		};

/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL            0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA            0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
			 >;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA            0x4001b8b1
			>;
		};
/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
				/*  CS SPI 1  */
				MX6QDL_PAD_EIM_A21__GPIO2_IO17          0x80000000
				MX6QDL_PAD_EIM_D19__GPIO3_IO19          0x80000000

			>;
		};
		
		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
			        MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO     0x100b1  
				MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI     0x100b1
				MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK     0x100b1
				/*  CS SPI 2  */
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12      0x80000000
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09      0x80000000

			>;
		};


/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17059
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15        0x17059 
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20     0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06         0x1f071
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07         0x1f071
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			>;
		};


/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0

				/*  Phy Interrupt  */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x1f071
				/*  ENET RESET */
				MX6QDL_PAD_EIM_D23__GPIO3_IO23          0x1f071
			>;
		};


/////////////////////////////////////////////

//		pinctrl_ipu1: ipu1grp {
//			fsl,pins = <
//				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
//				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
//				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
//				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
//				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
//				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
//				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
//				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
//				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
//				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
//				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
//				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
//				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
//				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
//				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
//				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
//				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
//				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
//				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
//				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
//				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
//				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
//				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
//				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
//				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
//				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
//				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
//				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
//				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
//			>;
//		};
//
//		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
//			fsl,pins = <
//				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
//				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
//				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
//				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
//				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
//				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
//				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
//				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
//				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
//				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
//				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
//				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
//			>;
//		};
//
		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT		0x1b0b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID           0x17059 
			>;
		};

	};
};




/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */
 &usdhc1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc1>;
        cd-gpios = <&gpio6 15 0>;
        wp-gpios = <&gpio5 20 0>;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        no-1-8-v;
        status = "okay";
};

&usdhc3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc3>;
        bus-width = <8>;
        no-1-8-v;
        non-removable;
        keep-power-in-suspend;
        status = "okay";
};

&usdhc4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usdhc4>;
        cd-gpios = <&gpio2 6 0>;
        wp-gpios = <&gpio2 7 0>;
        keep-power-in-suspend;
        enable-sdio-wakeup;
        no-1-8-v;
        status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            SPI INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&ecspi1 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio3 19 0>, <&gpio2 17 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";


	flash: m25p80@0 {
	
		#address-cells = <1>;
		#size-cells = <0>;
 
		compatible = "sst,sst25vf080b";
		spi-max-frequency = <20000000>;
		reg = <0>;

		partition@0 {
			label = "bootloader";
			reg = <0x00000000 0x00004000>;
		};
       };


	rtc: pcf2123@1 {
	
		compatible = "nxp,pcf2123";
		spi-max-frequency = <10000000>;
		spi-cs-high;
		reg = <1>; 
       };
};


&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio5 12  0>, <&gpio5 9 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	econtroller: ectrl@40 {
		compatible = "seco,ectrl";
		reg = <0x40>;
		
		interrupt-parent = <&gpio2>;
		interrupts = <14 2>;

		events = <ECTRL_EVNT_PWR_BTN  ECTRL_EVNT_RST_BTN  
				ECTRL_EVNT_SLEEP  ECTRL_EVNT_BATTERY  
				ECTRL_EVNT_LID  ECTRL_EVNT_WAKE
			>;

		boot_device {

			bootdev@0 {
				id    = <ECTRL_BOOTDEV_USDHC4>;
				label = "internal uSD";
			};
			
			bootdev@1 {
				id    = <ECTRL_BOOTDEV_USDHC1>;
				label = "external SD";
			};
			
			bootdev@2 {
				id = <ECTRL_BOOTDEV_EMMC>;
				label = "on board eMMC";
			};
		
			bootdev@3 {
				id    = <ECTRL_BOOTDEV_SPI>;
				label = "on board SPI flash";
			};

		};

	};
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
	
	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */
&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};


&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio3 23 0>;
	phy-reset-duration = <10>;
	fsl,magic-packet;
	status = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 VIDEO OUTPUT                             |
 * |__________________________________________________________________________|
 */
&hdmi_audio {
	status = "okay";
};


&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};


&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};


&ldb {
	status = "okay";

	lvds-channel@0 {
		reg = <0>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;

		display-timings {
			native-mode = <&timing3>;
			
			timing0: LDB-WVGA {
				clock-frequency = <38000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <56>;
				hfront-porch = <50>;
				vback-porch = <20>;
				vfront-porch = <53>;
				hsync-len = <180>;
				vsync-len = <30>;
			};
			
			timing1: LDB-SVGA {
				clock-frequency = <40000000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <40>;
				hfront-porch = <60>;
				vback-porch = <10>;
				vfront-porch = <10>;
				hsync-len = <20>;
				vsync-len = <10>;
			};

			timing2: LDB-WXGA {
				clock-frequency = <72000000>;
				hactive = <1368>;
				vactive = <768>;
				hback-porch = <93>;
				hfront-porch = <33>;
				vback-porch = <22>;
				vfront-porch = <7>;
				hsync-len = <40>;
				vsync-len = <4>;
			};

			timing3: LDB-XGA {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <1230>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};

			timing4: LDB-SXGA {
				clock-frequency = <54000000>;
				hactive = <1280>;
				vactive = <1024>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};

		};
	};

	lvds-channel@1 {
		reg = <1>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		crtc = "ipu2-di1";
		display-timings {
			native-mode = <&timing1>;
			timing6: seco_lvds1 {
				clock-frequency = <38000000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <56>;
				hfront-porch = <50>;
				vback-porch = <20>;
				vfront-porch = <23>;
				hsync-len = <150>;
				vsync-len = <60>;
			};
		};
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */




//&mipi_csi {
//	status = "okay";
//	ipu_id = <0>;
//	csi_id = <1>;
//	v_channel = <0>;
//	lanes = <2>;
//};
//
//&mipi_dsi {
//	dev_id = <0>;
//	disp_id = <1>;
//	lcd_panel = "TRULY-WVGA";
//	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
//	resets = <&mipi_dsi_reset>;
//	status = "okay";
//};
//
//&pcie {
//	power-on-gpio = <&gpio3 19 0>;
//	reset-gpio = <&gpio7 12 0>;
//	status = "okay";
//};
//
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};




