LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY tarefa2 IS
	PORT( w : IN STD_LOGIC_VECTOR(4 DOWNTO 0) ;
			y: OUT STD_LOGIC ) ;
END tarefa2 ;


ARCHITECTURE Behavior OF tarefa2 IS	
BEGIN
	y <= 	"1" when "00000",
			"1" when "00010",
			"1" when "00101",
			"1" when "01000",
			"1" when "01101",
			"1" when "01111",
			"1" when "10010",
			"1" when "10101",
			"1" when "11000",
			"1" when "11101",
			"1" when "11111",
			"0" when OTHERS ;

END Behavior;