# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\josee\OneDrive\Documentos\Facultad\2019-1\Diseño de Sistemas Digitales\Teo\DSD_LCD\LCD491.csv
# Generated on: Thu Sep 27 11:50:52 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,Fitter Location,I/O Standard,Reserved,Current Strength
ck,Input,,,PIN_14,,,
D[7],Output,PIN_34,1,PIN_18,,,
D[6],Output,PIN_35,1,PIN_27,,,
D[5],Output,PIN_36,1,PIN_29,,,
D[4],Output,PIN_37,1,PIN_17,,,
D[3],Output,PIN_38,1,PIN_28,,,
D[2],Output,PIN_39,1,PIN_15,,,
D[1],Output,PIN_40,1,PIN_21,,,
D[0],Output,PIN_41,1,PIN_16,,,
Q[3],Bidir,,,PIN_20,,,
Q[2],Bidir,,,PIN_19,,,
Q[1],Bidir,,,PIN_33,,,
Q[0],Bidir,,,PIN_30,,,
rs,Output,PIN_33,1,PIN_35,,,
rst,Input,PIN_42,1,PIN_34,,,
rw,Output,PIN_30,1,PIN_72,,,
