ARM GAS  /tmp/ccUJhVs7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccUJhVs7.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** typedef struct {
  35:Core/Src/main.c **** 	char magic[8];
  36:Core/Src/main.c **** 	char idx;
  37:Core/Src/main.c **** 	char data[256];
  38:Core/Src/main.c **** } data_store_t;
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c ****  TIM_HandleTypeDef htim10;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** UART_HandleTypeDef huart2;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c ****   char uart_buf[50];
  56:Core/Src/main.c ****   int uart_buf_len;
  57:Core/Src/main.c ****   uint16_t timer_val;
  58:Core/Src/main.c ****   uint16_t nb_push_second = 0; //nombre de seconde entre appuie et relachement 
  59:Core/Src/main.c ****   size_t state = 0;
  60:Core/Src/main.c ****   
  61:Core/Src/main.c ****   uint8_t *buffer;
  62:Core/Src/main.c ****   
  63:Core/Src/main.c ****   static const data_store_t datastore __attribute__((__section__(".datastore"))) = {    // mémoire
  64:Core/Src/main.c **** 	.idx = 10,
  65:Core/Src/main.c **** 	.magic = "M4GIKNB",
  66:Core/Src/main.c **** 	.data = "alexandre"
  67:Core/Src/main.c ****   };
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** static void MX_GPIO_Init(void);
  75:Core/Src/main.c **** static void MX_TIM10_Init(void);
  76:Core/Src/main.c **** static void MX_DMA_Init(void);
  77:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  78:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PFP */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
  86:Core/Src/main.c **** 	//TODO for reception
  87:Core/Src/main.c **** }
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccUJhVs7.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* USER CODE END 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /**
  93:Core/Src/main.c ****   * @brief  The application entry point.
  94:Core/Src/main.c ****   * @retval int
  95:Core/Src/main.c ****   */
  96:Core/Src/main.c **** int main(void)
  97:Core/Src/main.c **** {
  98:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 105:Core/Src/main.c ****   HAL_Init();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Configure the system clock */
 112:Core/Src/main.c ****   SystemClock_Config();
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE END SysInit */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* Initialize all configured peripherals */
 119:Core/Src/main.c ****   MX_GPIO_Init();
 120:Core/Src/main.c ****   MX_TIM10_Init();
 121:Core/Src/main.c ****   MX_DMA_Init();
 122:Core/Src/main.c ****   MX_USART2_UART_Init();
 123:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   // Start timer
 126:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim10);
 127:Core/Src/main.c ****   
 128:Core/Src/main.c ****   //TODO décommenter pour voir élément dans la mémoire 
 129:Core/Src/main.c ****   //HAL_UART_Transmit(&huart2, &datastore, sizeof(datastore), 200);
 130:Core/Src/main.c ****   
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE END 2 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* Infinite loop */
 135:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 136:Core/Src/main.c ****   while (1)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     //uart_buf_len = HAL_UART_Receive_DMA(&huart2, &buffer, 10);// TODO ne fonctionne pas
 139:Core/Src/main.c ****     //__WFI();
 140:Core/Src/main.c ****     //HAL_UART_Transmit(&huart2, &buffer, uart_buf_len, 10);
 141:Core/Src/main.c ****     
 142:Core/Src/main.c ****     
 143:Core/Src/main.c ****     switch( state )
 144:Core/Src/main.c **** 		   {
 145:Core/Src/main.c **** 		      case 0:   // state 0 : carte non configuré
ARM GAS  /tmp/ccUJhVs7.s 			page 4


 146:Core/Src/main.c **** 		        // TODO initialisation de la carte ? 
 147:Core/Src/main.c **** 		        // si carte pas initialisé clé de chiffrement &mot de passe vide sinon clé et mot de p
 148:Core/Src/main.c **** 		        // clé et mot de passe en flash utile que mise hors tenssion de la carte.
 149:Core/Src/main.c **** 		        //  commande d'initialisation mot de passe  "./mon-script init "mon-mot-de-passe"
 150:Core/Src/main.c **** 		        //	tant que clé et mots de passe sont NULL alors on est à létat 0 sinon on passe état
 151:Core/Src/main.c ****                         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 152:Core/Src/main.c ****     			 HAL_Delay(100);
 153:Core/Src/main.c ****     			 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 154:Core/Src/main.c ****     			 HAL_Delay(100);
 155:Core/Src/main.c ****     			 break;
 156:Core/Src/main.c ****                      case 1:   // state 1 : carte vérouillé
 157:Core/Src/main.c ****                      	 // pour dévérouillé on appuie et on a 30s pour écrire le mot de passe 
 158:Core/Src/main.c ****                         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 159:Core/Src/main.c ****                         HAL_Delay(1000);
 160:Core/Src/main.c ****                         nb_push_second++;
 161:Core/Src/main.c ****                         break;
 162:Core/Src/main.c ****                      case 2:   // state 3 : carte dévérouillé
 163:Core/Src/main.c ****                      	 //une fois la carte dévérouiller elle peux effectuer le chiffrement d'un f
 164:Core/Src/main.c ****                         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 165:Core/Src/main.c ****     			 HAL_Delay(1000);
 166:Core/Src/main.c ****     			 nb_push_second++;
 167:Core/Src/main.c ****     			 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 168:Core/Src/main.c ****     			 HAL_Delay(1000);
 169:Core/Src/main.c ****     			 nb_push_second++;
 170:Core/Src/main.c ****     			 break;
 171:Core/Src/main.c ****                      default:
 172:Core/Src/main.c ****                      	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 173:Core/Src/main.c ****                      	 break;
 174:Core/Src/main.c ****                   }
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c ****   /* USER CODE END 3 */
 179:Core/Src/main.c **** }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /**
 182:Core/Src/main.c ****   * @brief System Clock Configuration
 183:Core/Src/main.c ****   * @retval None
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c **** void SystemClock_Config(void)
 186:Core/Src/main.c **** {
 187:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 196:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 200:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 202:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/ccUJhVs7.s 			page 5


 203:Core/Src/main.c ****   {
 204:Core/Src/main.c ****     Error_Handler();
 205:Core/Src/main.c ****   }
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 210:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 212:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 214:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 217:Core/Src/main.c ****   {
 218:Core/Src/main.c ****     Error_Handler();
 219:Core/Src/main.c ****   }
 220:Core/Src/main.c **** }
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /**
 223:Core/Src/main.c ****   * @brief TIM10 Initialization Function
 224:Core/Src/main.c ****   * @param None
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** static void MX_TIM10_Init(void)
 228:Core/Src/main.c **** {
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 237:Core/Src/main.c ****   htim10.Instance = TIM10;
 238:Core/Src/main.c ****   htim10.Init.Prescaler = 16 - 1;
 239:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 240:Core/Src/main.c ****   htim10.Init.Period = 65536 - 1;
 241:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 242:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 243:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 244:Core/Src/main.c ****   {
 245:Core/Src/main.c ****     Error_Handler();
 246:Core/Src/main.c ****   }
 247:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /**
 254:Core/Src/main.c ****   * @brief USART2 Initialization Function
 255:Core/Src/main.c ****   * @param None
 256:Core/Src/main.c ****   * @retval None
 257:Core/Src/main.c ****   */
 258:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 259:Core/Src/main.c **** {
ARM GAS  /tmp/ccUJhVs7.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 268:Core/Src/main.c ****   huart2.Instance = USART2;
 269:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 270:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 271:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 272:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 273:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 274:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 275:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 276:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** }
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /**
 287:Core/Src/main.c ****   * Enable DMA controller clock
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c **** static void MX_DMA_Init(void)
 290:Core/Src/main.c **** {
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* DMA controller clock enable */
 293:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* DMA interrupt init */
 296:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 297:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 298:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 299:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 300:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 301:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** }
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** /**
 306:Core/Src/main.c ****   * @brief GPIO Initialization Function
 307:Core/Src/main.c ****   * @param None
 308:Core/Src/main.c ****   * @retval None
 309:Core/Src/main.c ****   */
 310:Core/Src/main.c **** static void MX_GPIO_Init(void)
 311:Core/Src/main.c **** {
  28              		.loc 1 311 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
ARM GAS  /tmp/ccUJhVs7.s 			page 7


  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
 312:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 312 3 view .LVU1
  42              		.loc 1 312 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 315:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 315 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 315 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 315 3 view .LVU5
  54 0012 1C4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 315 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 315 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 315 3 view .LVU8
 316:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 316 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 316 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 316 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00102 		orr	r2, r2, #1
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 316 3 view .LVU12
  75 0030 1B6B     		ldr	r3, [r3, #48]
  76 0032 03F00103 		and	r3, r3, #1
  77 0036 0293     		str	r3, [sp, #8]
  78              		.loc 1 316 3 view .LVU13
  79 0038 029B     		ldr	r3, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 316 3 view .LVU14
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 319:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
ARM GAS  /tmp/ccUJhVs7.s 			page 8


  82              		.loc 1 319 3 view .LVU15
  83 003a 134D     		ldr	r5, .L3+4
  84 003c 2246     		mov	r2, r4
  85 003e 2021     		movs	r1, #32
  86 0040 2846     		mov	r0, r5
  87 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
  88              	.LVL0:
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 322:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  89              		.loc 1 322 3 view .LVU16
  90              		.loc 1 322 23 is_stmt 0 view .LVU17
  91 0046 4FF40053 		mov	r3, #8192
  92 004a 0393     		str	r3, [sp, #12]
 323:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  93              		.loc 1 323 3 is_stmt 1 view .LVU18
  94              		.loc 1 323 24 is_stmt 0 view .LVU19
  95 004c 4FF44413 		mov	r3, #3211264
  96 0050 0493     		str	r3, [sp, #16]
 324:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  97              		.loc 1 324 3 is_stmt 1 view .LVU20
  98              		.loc 1 324 24 is_stmt 0 view .LVU21
  99 0052 0594     		str	r4, [sp, #20]
 325:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 100              		.loc 1 325 3 is_stmt 1 view .LVU22
 101 0054 03A9     		add	r1, sp, #12
 102 0056 0D48     		ldr	r0, .L3+8
 103 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 104              	.LVL1:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 328:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 105              		.loc 1 328 3 view .LVU23
 106              		.loc 1 328 23 is_stmt 0 view .LVU24
 107 005c 2023     		movs	r3, #32
 108 005e 0393     		str	r3, [sp, #12]
 329:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 109              		.loc 1 329 3 is_stmt 1 view .LVU25
 110              		.loc 1 329 24 is_stmt 0 view .LVU26
 111 0060 0123     		movs	r3, #1
 112 0062 0493     		str	r3, [sp, #16]
 330:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 113              		.loc 1 330 3 is_stmt 1 view .LVU27
 114              		.loc 1 330 24 is_stmt 0 view .LVU28
 115 0064 0594     		str	r4, [sp, #20]
 331:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 116              		.loc 1 331 3 is_stmt 1 view .LVU29
 117              		.loc 1 331 25 is_stmt 0 view .LVU30
 118 0066 0694     		str	r4, [sp, #24]
 332:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119              		.loc 1 332 3 is_stmt 1 view .LVU31
 120 0068 03A9     		add	r1, sp, #12
 121 006a 2846     		mov	r0, r5
 122 006c FFF7FEFF 		bl	HAL_GPIO_Init
 123              	.LVL2:
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* EXTI interrupt init*/
ARM GAS  /tmp/ccUJhVs7.s 			page 9


 335:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 124              		.loc 1 335 3 view .LVU32
 125 0070 2246     		mov	r2, r4
 126 0072 2146     		mov	r1, r4
 127 0074 2820     		movs	r0, #40
 128 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 129              	.LVL3:
 336:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 130              		.loc 1 336 3 view .LVU33
 131 007a 2820     		movs	r0, #40
 132 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 133              	.LVL4:
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** }
 134              		.loc 1 338 1 is_stmt 0 view .LVU34
 135 0080 09B0     		add	sp, sp, #36
 136              	.LCFI2:
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 0082 30BD     		pop	{r4, r5, pc}
 140              	.L4:
 141              		.align	2
 142              	.L3:
 143 0084 00380240 		.word	1073887232
 144 0088 00000240 		.word	1073872896
 145 008c 00080240 		.word	1073874944
 146              		.cfi_endproc
 147              	.LFE136:
 149              		.section	.text.MX_DMA_Init,"ax",%progbits
 150              		.align	1
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 154              		.fpu fpv4-sp-d16
 156              	MX_DMA_Init:
 157              	.LFB135:
 290:Core/Src/main.c **** 
 158              		.loc 1 290 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162 0000 10B5     		push	{r4, lr}
 163              	.LCFI3:
 164              		.cfi_def_cfa_offset 8
 165              		.cfi_offset 4, -8
 166              		.cfi_offset 14, -4
 167 0002 82B0     		sub	sp, sp, #8
 168              	.LCFI4:
 169              		.cfi_def_cfa_offset 16
 293:Core/Src/main.c **** 
 170              		.loc 1 293 3 view .LVU36
 171              	.LBB6:
 293:Core/Src/main.c **** 
 172              		.loc 1 293 3 view .LVU37
 173 0004 0024     		movs	r4, #0
 174 0006 0194     		str	r4, [sp, #4]
 293:Core/Src/main.c **** 
ARM GAS  /tmp/ccUJhVs7.s 			page 10


 175              		.loc 1 293 3 view .LVU38
 176 0008 0D4B     		ldr	r3, .L7
 177 000a 1A6B     		ldr	r2, [r3, #48]
 178 000c 42F40012 		orr	r2, r2, #2097152
 179 0010 1A63     		str	r2, [r3, #48]
 293:Core/Src/main.c **** 
 180              		.loc 1 293 3 view .LVU39
 181 0012 1B6B     		ldr	r3, [r3, #48]
 182 0014 03F40013 		and	r3, r3, #2097152
 183 0018 0193     		str	r3, [sp, #4]
 293:Core/Src/main.c **** 
 184              		.loc 1 293 3 view .LVU40
 185 001a 019B     		ldr	r3, [sp, #4]
 186              	.LBE6:
 293:Core/Src/main.c **** 
 187              		.loc 1 293 3 view .LVU41
 297:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 188              		.loc 1 297 3 view .LVU42
 189 001c 2246     		mov	r2, r4
 190 001e 2146     		mov	r1, r4
 191 0020 1020     		movs	r0, #16
 192 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 193              	.LVL5:
 298:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 194              		.loc 1 298 3 view .LVU43
 195 0026 1020     		movs	r0, #16
 196 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 197              	.LVL6:
 300:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 198              		.loc 1 300 3 view .LVU44
 199 002c 2246     		mov	r2, r4
 200 002e 2146     		mov	r1, r4
 201 0030 1120     		movs	r0, #17
 202 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 203              	.LVL7:
 301:Core/Src/main.c **** 
 204              		.loc 1 301 3 view .LVU45
 205 0036 1120     		movs	r0, #17
 206 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 207              	.LVL8:
 303:Core/Src/main.c **** 
 208              		.loc 1 303 1 is_stmt 0 view .LVU46
 209 003c 02B0     		add	sp, sp, #8
 210              	.LCFI5:
 211              		.cfi_def_cfa_offset 8
 212              		@ sp needed
 213 003e 10BD     		pop	{r4, pc}
 214              	.L8:
 215              		.align	2
 216              	.L7:
 217 0040 00380240 		.word	1073887232
 218              		.cfi_endproc
 219              	.LFE135:
 221              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_UART_RxCpltCallback
 224              		.syntax unified
ARM GAS  /tmp/ccUJhVs7.s 			page 11


 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv4-sp-d16
 229              	HAL_UART_RxCpltCallback:
 230              	.LVL9:
 231              	.LFB130:
  85:Core/Src/main.c **** 	//TODO for reception
 232              		.loc 1 85 56 is_stmt 1 view -0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
  87:Core/Src/main.c **** 
 237              		.loc 1 87 1 view .LVU48
 238 0000 7047     		bx	lr
 239              		.cfi_endproc
 240              	.LFE130:
 242              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 243              		.align	2
 244              	.LC0:
 245 0000 30202D2D 		.ascii	"0 --> 1\015\012\000"
 245      3E20310D 
 245      0A00
 246 000a 0000     		.align	2
 247              	.LC1:
 248 000c 31202D2D 		.ascii	"1 --> 2\015\012\000"
 248      3E20320D 
 248      0A00
 249 0016 0000     		.align	2
 250              	.LC2:
 251 0018 31202D2D 		.ascii	"1 --> 1\015\012\000"
 251      3E20310D 
 251      0A00
 252 0022 0000     		.align	2
 253              	.LC3:
 254 0024 32202D2D 		.ascii	"2 --> 0\015\012\000"
 254      3E20300D 
 254      0A00
 255 002e 0000     		.align	2
 256              	.LC4:
 257 0030 32202D2D 		.ascii	"2 --> 1\015\012\000"
 257      3E20310D 
 257      0A00
 258              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_GPIO_EXTI_Callback
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	HAL_GPIO_EXTI_Callback:
 267              	.LVL10:
 268              	.LFB137:
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /* USER CODE BEGIN 4 */
ARM GAS  /tmp/ccUJhVs7.s 			page 12


 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 345:Core/Src/main.c **** {
 269              		.loc 1 345 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 346:Core/Src/main.c **** 	int tmp;
 273              		.loc 1 346 2 view .LVU50
 347:Core/Src/main.c **** 	if( GPIO_Pin == GPIO_PIN_13 ) {
 274              		.loc 1 347 2 view .LVU51
 275              		.loc 1 347 4 is_stmt 0 view .LVU52
 276 0000 B0F5005F 		cmp	r0, #8192
 277 0004 00D0     		beq	.L21
 278 0006 7047     		bx	lr
 279              	.L21:
 345:Core/Src/main.c **** 	int tmp;
 280              		.loc 1 345 1 view .LVU53
 281 0008 08B5     		push	{r3, lr}
 282              	.LCFI6:
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 348:Core/Src/main.c **** 		tmp = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 286              		.loc 1 348 3 is_stmt 1 view .LVU54
 287              		.loc 1 348 9 is_stmt 0 view .LVU55
 288 000a 4FF40051 		mov	r1, #8192
 289 000e 00F18040 		add	r0, r0, #1073741824
 290              	.LVL11:
 291              		.loc 1 348 9 view .LVU56
 292 0012 00F5F430 		add	r0, r0, #124928
 293 0016 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 294              	.LVL12:
 349:Core/Src/main.c **** 		if (tmp == 0) // on appuie
 295              		.loc 1 349 3 is_stmt 1 view .LVU57
 296              		.loc 1 349 6 is_stmt 0 view .LVU58
 297 001a 18B9     		cbnz	r0, .L12
 350:Core/Src/main.c **** 		{
 351:Core/Src/main.c **** 		   nb_push_second = 0;
 298              		.loc 1 351 6 is_stmt 1 view .LVU59
 299              		.loc 1 351 21 is_stmt 0 view .LVU60
 300 001c 204B     		ldr	r3, .L22
 301 001e 0022     		movs	r2, #0
 302 0020 1A80     		strh	r2, [r3]	@ movhi
 303              	.LVL13:
 304              	.L10:
 352:Core/Src/main.c **** 		} 
 353:Core/Src/main.c **** 		else		// onrelache
 354:Core/Src/main.c **** 		{
 355:Core/Src/main.c **** 		   switch( state )
 356:Core/Src/main.c **** 		   {
 357:Core/Src/main.c **** 		      case 0:
 358:Core/Src/main.c ****                         HAL_UART_Transmit(&huart2,"0 --> 1\r\n",11, 100);
 359:Core/Src/main.c ****                         state = 1;
 360:Core/Src/main.c ****                         break;
 361:Core/Src/main.c ****                      case 1:
 362:Core/Src/main.c ****                      	 if(nb_push_second < 1){   	// appuie cours de moins 1s
ARM GAS  /tmp/ccUJhVs7.s 			page 13


 363:Core/Src/main.c ****                      	    				//TODO accepte dévérouillage pendant 30s (si dévérouillage state 
 364:Core/Src/main.c ****                      	    state = 2;
 365:Core/Src/main.c ****                      	    HAL_UART_Transmit(&huart2,"1 --> 2\r\n", 11,100);
 366:Core/Src/main.c ****                      	 }
 367:Core/Src/main.c ****                      	 else
 368:Core/Src/main.c ****                      	 	HAL_UART_Transmit(&huart2,"1 --> 1\r\n", 11,100);
 369:Core/Src/main.c ****                         break;
 370:Core/Src/main.c ****                      case 2:
 371:Core/Src/main.c ****                         if(nb_push_second > 5){  	// appuie de plus de 5s reset la carte 
 372:Core/Src/main.c ****                         	state = 0;
 373:Core/Src/main.c ****                         	HAL_UART_Transmit(&huart2,"2 --> 0\r\n", 11,100);
 374:Core/Src/main.c ****                         }
 375:Core/Src/main.c ****                         else {			// appuie de plus de moins de 1s vérouillage de la carte  
 376:Core/Src/main.c ****                         	state = 1;
 377:Core/Src/main.c ****                         	HAL_UART_Transmit(&huart2,"2 --> 1\r\n", 11,100);
 378:Core/Src/main.c ****                         }
 379:Core/Src/main.c ****                         break;
 380:Core/Src/main.c ****                      default:
 381:Core/Src/main.c **** 			 break;                     	
 382:Core/Src/main.c ****                   }
 383:Core/Src/main.c **** 		}
 384:Core/Src/main.c **** 		
 385:Core/Src/main.c **** 	}
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** }
 305              		.loc 1 387 1 view .LVU61
 306 0022 08BD     		pop	{r3, pc}
 307              	.LVL14:
 308              	.L12:
 355:Core/Src/main.c **** 		   {
 309              		.loc 1 355 6 is_stmt 1 view .LVU62
 310 0024 1F4B     		ldr	r3, .L22+4
 311 0026 1B68     		ldr	r3, [r3]
 312 0028 012B     		cmp	r3, #1
 313 002a 0DD0     		beq	.L13
 314 002c 022B     		cmp	r3, #2
 315 002e 1FD0     		beq	.L14
 316 0030 002B     		cmp	r3, #0
 317 0032 F6D1     		bne	.L10
 358:Core/Src/main.c ****                         state = 1;
 318              		.loc 1 358 25 view .LVU63
 319 0034 6423     		movs	r3, #100
 320 0036 0B22     		movs	r2, #11
 321 0038 1B49     		ldr	r1, .L22+8
 322 003a 1C48     		ldr	r0, .L22+12
 323              	.LVL15:
 358:Core/Src/main.c ****                         state = 1;
 324              		.loc 1 358 25 is_stmt 0 view .LVU64
 325 003c FFF7FEFF 		bl	HAL_UART_Transmit
 326              	.LVL16:
 359:Core/Src/main.c ****                         break;
 327              		.loc 1 359 25 is_stmt 1 view .LVU65
 359:Core/Src/main.c ****                         break;
 328              		.loc 1 359 31 is_stmt 0 view .LVU66
 329 0040 184B     		ldr	r3, .L22+4
 330 0042 0122     		movs	r2, #1
 331 0044 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccUJhVs7.s 			page 14


 360:Core/Src/main.c ****                      case 1:
 332              		.loc 1 360 25 is_stmt 1 view .LVU67
 333 0046 ECE7     		b	.L10
 334              	.LVL17:
 335              	.L13:
 362:Core/Src/main.c ****                      	    				//TODO accepte dévérouillage pendant 30s (si dévérouillage state 
 336              		.loc 1 362 24 view .LVU68
 362:Core/Src/main.c ****                      	    				//TODO accepte dévérouillage pendant 30s (si dévérouillage state 
 337              		.loc 1 362 42 is_stmt 0 view .LVU69
 338 0048 154B     		ldr	r3, .L22
 339 004a 1B88     		ldrh	r3, [r3]
 362:Core/Src/main.c ****                      	    				//TODO accepte dévérouillage pendant 30s (si dévérouillage state 
 340              		.loc 1 362 26 view .LVU70
 341 004c 4BB9     		cbnz	r3, .L15
 364:Core/Src/main.c ****                      	    HAL_UART_Transmit(&huart2,"1 --> 2\r\n", 11,100);
 342              		.loc 1 364 27 is_stmt 1 view .LVU71
 364:Core/Src/main.c ****                      	    HAL_UART_Transmit(&huart2,"1 --> 2\r\n", 11,100);
 343              		.loc 1 364 33 is_stmt 0 view .LVU72
 344 004e 154B     		ldr	r3, .L22+4
 345 0050 0222     		movs	r2, #2
 346 0052 1A60     		str	r2, [r3]
 365:Core/Src/main.c ****                      	 }
 347              		.loc 1 365 27 is_stmt 1 view .LVU73
 348 0054 6423     		movs	r3, #100
 349 0056 0B22     		movs	r2, #11
 350 0058 1549     		ldr	r1, .L22+16
 351 005a 1448     		ldr	r0, .L22+12
 352              	.LVL18:
 365:Core/Src/main.c ****                      	 }
 353              		.loc 1 365 27 is_stmt 0 view .LVU74
 354 005c FFF7FEFF 		bl	HAL_UART_Transmit
 355              	.LVL19:
 356 0060 DFE7     		b	.L10
 357              	.LVL20:
 358              	.L15:
 368:Core/Src/main.c ****                         break;
 359              		.loc 1 368 25 is_stmt 1 view .LVU75
 360 0062 6423     		movs	r3, #100
 361 0064 0B22     		movs	r2, #11
 362 0066 1349     		ldr	r1, .L22+20
 363 0068 1048     		ldr	r0, .L22+12
 364              	.LVL21:
 368:Core/Src/main.c ****                         break;
 365              		.loc 1 368 25 is_stmt 0 view .LVU76
 366 006a FFF7FEFF 		bl	HAL_UART_Transmit
 367              	.LVL22:
 368 006e D8E7     		b	.L10
 369              	.LVL23:
 370              	.L14:
 371:Core/Src/main.c ****                         	state = 0;
 371              		.loc 1 371 25 is_stmt 1 view .LVU77
 371:Core/Src/main.c ****                         	state = 0;
 372              		.loc 1 371 43 is_stmt 0 view .LVU78
 373 0070 0B4B     		ldr	r3, .L22
 374 0072 1B88     		ldrh	r3, [r3]
 371:Core/Src/main.c ****                         	state = 0;
 375              		.loc 1 371 27 view .LVU79
ARM GAS  /tmp/ccUJhVs7.s 			page 15


 376 0074 052B     		cmp	r3, #5
 377 0076 09D9     		bls	.L16
 372:Core/Src/main.c ****                         	HAL_UART_Transmit(&huart2,"2 --> 0\r\n", 11,100);
 378              		.loc 1 372 26 is_stmt 1 view .LVU80
 372:Core/Src/main.c ****                         	HAL_UART_Transmit(&huart2,"2 --> 0\r\n", 11,100);
 379              		.loc 1 372 32 is_stmt 0 view .LVU81
 380 0078 0A4B     		ldr	r3, .L22+4
 381 007a 0022     		movs	r2, #0
 382 007c 1A60     		str	r2, [r3]
 373:Core/Src/main.c ****                         }
 383              		.loc 1 373 26 is_stmt 1 view .LVU82
 384 007e 6423     		movs	r3, #100
 385 0080 0B22     		movs	r2, #11
 386 0082 0D49     		ldr	r1, .L22+24
 387 0084 0948     		ldr	r0, .L22+12
 388              	.LVL24:
 373:Core/Src/main.c ****                         }
 389              		.loc 1 373 26 is_stmt 0 view .LVU83
 390 0086 FFF7FEFF 		bl	HAL_UART_Transmit
 391              	.LVL25:
 392 008a CAE7     		b	.L10
 393              	.LVL26:
 394              	.L16:
 376:Core/Src/main.c ****                         	HAL_UART_Transmit(&huart2,"2 --> 1\r\n", 11,100);
 395              		.loc 1 376 26 is_stmt 1 view .LVU84
 376:Core/Src/main.c ****                         	HAL_UART_Transmit(&huart2,"2 --> 1\r\n", 11,100);
 396              		.loc 1 376 32 is_stmt 0 view .LVU85
 397 008c 054B     		ldr	r3, .L22+4
 398 008e 0122     		movs	r2, #1
 399 0090 1A60     		str	r2, [r3]
 377:Core/Src/main.c ****                         }
 400              		.loc 1 377 26 is_stmt 1 view .LVU86
 401 0092 6423     		movs	r3, #100
 402 0094 0B22     		movs	r2, #11
 403 0096 0949     		ldr	r1, .L22+28
 404 0098 0448     		ldr	r0, .L22+12
 405              	.LVL27:
 377:Core/Src/main.c ****                         }
 406              		.loc 1 377 26 is_stmt 0 view .LVU87
 407 009a FFF7FEFF 		bl	HAL_UART_Transmit
 408              	.LVL28:
 409              		.loc 1 387 1 view .LVU88
 410 009e C0E7     		b	.L10
 411              	.L23:
 412              		.align	2
 413              	.L22:
 414 00a0 00000000 		.word	.LANCHOR0
 415 00a4 00000000 		.word	.LANCHOR1
 416 00a8 00000000 		.word	.LC0
 417 00ac 00000000 		.word	huart2
 418 00b0 0C000000 		.word	.LC1
 419 00b4 18000000 		.word	.LC2
 420 00b8 24000000 		.word	.LC3
 421 00bc 30000000 		.word	.LC4
 422              		.cfi_endproc
 423              	.LFE137:
 425              		.section	.text.Error_Handler,"ax",%progbits
ARM GAS  /tmp/ccUJhVs7.s 			page 16


 426              		.align	1
 427              		.global	Error_Handler
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu fpv4-sp-d16
 433              	Error_Handler:
 434              	.LFB138:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /* USER CODE END 4 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /**
 392:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 393:Core/Src/main.c ****   * @retval None
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c **** void Error_Handler(void)
 396:Core/Src/main.c **** {
 435              		.loc 1 396 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ Volatile: function does not return.
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 397:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 398:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 399:Core/Src/main.c ****   __disable_irq();
 441              		.loc 1 399 3 view .LVU90
 442              	.LBB7:
 443              	.LBI7:
 444              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccUJhVs7.s 			page 17


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  /tmp/ccUJhVs7.s 			page 18


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 445              		.loc 2 140 27 view .LVU91
ARM GAS  /tmp/ccUJhVs7.s 			page 19


 446              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 447              		.loc 2 142 3 view .LVU92
 448              		.syntax unified
 449              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 450 0000 72B6     		cpsid i
 451              	@ 0 "" 2
 452              		.thumb
 453              		.syntax unified
 454              	.L25:
 455              	.LBE8:
 456              	.LBE7:
 400:Core/Src/main.c ****   while (1)
 457              		.loc 1 400 3 discriminator 1 view .LVU93
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****   }
 458              		.loc 1 402 3 discriminator 1 view .LVU94
 400:Core/Src/main.c ****   while (1)
 459              		.loc 1 400 9 discriminator 1 view .LVU95
 460 0002 FEE7     		b	.L25
 461              		.cfi_endproc
 462              	.LFE138:
 464              		.section	.text.MX_TIM10_Init,"ax",%progbits
 465              		.align	1
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu fpv4-sp-d16
 471              	MX_TIM10_Init:
 472              	.LFB133:
 228:Core/Src/main.c **** 
 473              		.loc 1 228 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI7:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 237:Core/Src/main.c ****   htim10.Init.Prescaler = 16 - 1;
 482              		.loc 1 237 3 view .LVU97
 237:Core/Src/main.c ****   htim10.Init.Prescaler = 16 - 1;
 483              		.loc 1 237 19 is_stmt 0 view .LVU98
 484 0002 0948     		ldr	r0, .L30
 485 0004 094B     		ldr	r3, .L30+4
 486 0006 0360     		str	r3, [r0]
 238:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 487              		.loc 1 238 3 is_stmt 1 view .LVU99
 238:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 488              		.loc 1 238 25 is_stmt 0 view .LVU100
 489 0008 0F23     		movs	r3, #15
 490 000a 4360     		str	r3, [r0, #4]
 239:Core/Src/main.c ****   htim10.Init.Period = 65536 - 1;
 491              		.loc 1 239 3 is_stmt 1 view .LVU101
 239:Core/Src/main.c ****   htim10.Init.Period = 65536 - 1;
ARM GAS  /tmp/ccUJhVs7.s 			page 20


 492              		.loc 1 239 27 is_stmt 0 view .LVU102
 493 000c 0023     		movs	r3, #0
 494 000e 8360     		str	r3, [r0, #8]
 240:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 495              		.loc 1 240 3 is_stmt 1 view .LVU103
 240:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 496              		.loc 1 240 22 is_stmt 0 view .LVU104
 497 0010 4FF6FF72 		movw	r2, #65535
 498 0014 C260     		str	r2, [r0, #12]
 241:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 499              		.loc 1 241 3 is_stmt 1 view .LVU105
 241:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 500              		.loc 1 241 29 is_stmt 0 view .LVU106
 501 0016 0361     		str	r3, [r0, #16]
 242:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 502              		.loc 1 242 3 is_stmt 1 view .LVU107
 242:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 503              		.loc 1 242 33 is_stmt 0 view .LVU108
 504 0018 8361     		str	r3, [r0, #24]
 243:Core/Src/main.c ****   {
 505              		.loc 1 243 3 is_stmt 1 view .LVU109
 243:Core/Src/main.c ****   {
 506              		.loc 1 243 7 is_stmt 0 view .LVU110
 507 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 508              	.LVL29:
 243:Core/Src/main.c ****   {
 509              		.loc 1 243 6 view .LVU111
 510 001e 00B9     		cbnz	r0, .L29
 251:Core/Src/main.c **** 
 511              		.loc 1 251 1 view .LVU112
 512 0020 08BD     		pop	{r3, pc}
 513              	.L29:
 245:Core/Src/main.c ****   }
 514              		.loc 1 245 5 is_stmt 1 view .LVU113
 515 0022 FFF7FEFF 		bl	Error_Handler
 516              	.LVL30:
 517              	.L31:
 518 0026 00BF     		.align	2
 519              	.L30:
 520 0028 00000000 		.word	htim10
 521 002c 00440140 		.word	1073824768
 522              		.cfi_endproc
 523              	.LFE133:
 525              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 526              		.align	1
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 530              		.fpu fpv4-sp-d16
 532              	MX_USART2_UART_Init:
 533              	.LFB134:
 259:Core/Src/main.c **** 
 534              		.loc 1 259 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 0
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccUJhVs7.s 			page 21


 539              	.LCFI8:
 540              		.cfi_def_cfa_offset 8
 541              		.cfi_offset 3, -8
 542              		.cfi_offset 14, -4
 268:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 543              		.loc 1 268 3 view .LVU115
 268:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 544              		.loc 1 268 19 is_stmt 0 view .LVU116
 545 0002 0A48     		ldr	r0, .L36
 546 0004 0A4B     		ldr	r3, .L36+4
 547 0006 0360     		str	r3, [r0]
 269:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 548              		.loc 1 269 3 is_stmt 1 view .LVU117
 269:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 549              		.loc 1 269 24 is_stmt 0 view .LVU118
 550 0008 4FF4E133 		mov	r3, #115200
 551 000c 4360     		str	r3, [r0, #4]
 270:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 552              		.loc 1 270 3 is_stmt 1 view .LVU119
 270:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 553              		.loc 1 270 26 is_stmt 0 view .LVU120
 554 000e 0023     		movs	r3, #0
 555 0010 8360     		str	r3, [r0, #8]
 271:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 556              		.loc 1 271 3 is_stmt 1 view .LVU121
 271:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 557              		.loc 1 271 24 is_stmt 0 view .LVU122
 558 0012 C360     		str	r3, [r0, #12]
 272:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 559              		.loc 1 272 3 is_stmt 1 view .LVU123
 272:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 560              		.loc 1 272 22 is_stmt 0 view .LVU124
 561 0014 0361     		str	r3, [r0, #16]
 273:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 562              		.loc 1 273 3 is_stmt 1 view .LVU125
 273:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 563              		.loc 1 273 20 is_stmt 0 view .LVU126
 564 0016 0C22     		movs	r2, #12
 565 0018 4261     		str	r2, [r0, #20]
 274:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 566              		.loc 1 274 3 is_stmt 1 view .LVU127
 274:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 567              		.loc 1 274 25 is_stmt 0 view .LVU128
 568 001a 8361     		str	r3, [r0, #24]
 275:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 569              		.loc 1 275 3 is_stmt 1 view .LVU129
 275:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 570              		.loc 1 275 28 is_stmt 0 view .LVU130
 571 001c C361     		str	r3, [r0, #28]
 276:Core/Src/main.c ****   {
 572              		.loc 1 276 3 is_stmt 1 view .LVU131
 276:Core/Src/main.c ****   {
 573              		.loc 1 276 7 is_stmt 0 view .LVU132
 574 001e FFF7FEFF 		bl	HAL_UART_Init
 575              	.LVL31:
 276:Core/Src/main.c ****   {
 576              		.loc 1 276 6 view .LVU133
ARM GAS  /tmp/ccUJhVs7.s 			page 22


 577 0022 00B9     		cbnz	r0, .L35
 284:Core/Src/main.c **** 
 578              		.loc 1 284 1 view .LVU134
 579 0024 08BD     		pop	{r3, pc}
 580              	.L35:
 278:Core/Src/main.c ****   }
 581              		.loc 1 278 5 is_stmt 1 view .LVU135
 582 0026 FFF7FEFF 		bl	Error_Handler
 583              	.LVL32:
 584              	.L37:
 585 002a 00BF     		.align	2
 586              	.L36:
 587 002c 00000000 		.word	huart2
 588 0030 00440040 		.word	1073759232
 589              		.cfi_endproc
 590              	.LFE134:
 592              		.section	.text.SystemClock_Config,"ax",%progbits
 593              		.align	1
 594              		.global	SystemClock_Config
 595              		.syntax unified
 596              		.thumb
 597              		.thumb_func
 598              		.fpu fpv4-sp-d16
 600              	SystemClock_Config:
 601              	.LFB132:
 186:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 602              		.loc 1 186 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 80
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606 0000 00B5     		push	{lr}
 607              	.LCFI9:
 608              		.cfi_def_cfa_offset 4
 609              		.cfi_offset 14, -4
 610 0002 95B0     		sub	sp, sp, #84
 611              	.LCFI10:
 612              		.cfi_def_cfa_offset 88
 187:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 613              		.loc 1 187 3 view .LVU137
 187:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 614              		.loc 1 187 22 is_stmt 0 view .LVU138
 615 0004 3022     		movs	r2, #48
 616 0006 0021     		movs	r1, #0
 617 0008 08A8     		add	r0, sp, #32
 618 000a FFF7FEFF 		bl	memset
 619              	.LVL33:
 188:Core/Src/main.c **** 
 620              		.loc 1 188 3 is_stmt 1 view .LVU139
 188:Core/Src/main.c **** 
 621              		.loc 1 188 22 is_stmt 0 view .LVU140
 622 000e 0023     		movs	r3, #0
 623 0010 0393     		str	r3, [sp, #12]
 624 0012 0493     		str	r3, [sp, #16]
 625 0014 0593     		str	r3, [sp, #20]
 626 0016 0693     		str	r3, [sp, #24]
 627 0018 0793     		str	r3, [sp, #28]
 192:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
ARM GAS  /tmp/ccUJhVs7.s 			page 23


 628              		.loc 1 192 3 is_stmt 1 view .LVU141
 629              	.LBB9:
 192:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 630              		.loc 1 192 3 view .LVU142
 631 001a 0193     		str	r3, [sp, #4]
 192:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 632              		.loc 1 192 3 view .LVU143
 633 001c 194A     		ldr	r2, .L44
 634 001e 116C     		ldr	r1, [r2, #64]
 635 0020 41F08051 		orr	r1, r1, #268435456
 636 0024 1164     		str	r1, [r2, #64]
 192:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 637              		.loc 1 192 3 view .LVU144
 638 0026 126C     		ldr	r2, [r2, #64]
 639 0028 02F08052 		and	r2, r2, #268435456
 640 002c 0192     		str	r2, [sp, #4]
 192:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 641              		.loc 1 192 3 view .LVU145
 642 002e 019A     		ldr	r2, [sp, #4]
 643              	.LBE9:
 192:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 644              		.loc 1 192 3 view .LVU146
 193:Core/Src/main.c **** 
 645              		.loc 1 193 3 view .LVU147
 646              	.LBB10:
 193:Core/Src/main.c **** 
 647              		.loc 1 193 3 view .LVU148
 648 0030 0293     		str	r3, [sp, #8]
 193:Core/Src/main.c **** 
 649              		.loc 1 193 3 view .LVU149
 650 0032 1549     		ldr	r1, .L44+4
 651 0034 0A68     		ldr	r2, [r1]
 652 0036 22F44042 		bic	r2, r2, #49152
 653 003a 42F40042 		orr	r2, r2, #32768
 654 003e 0A60     		str	r2, [r1]
 193:Core/Src/main.c **** 
 655              		.loc 1 193 3 view .LVU150
 656 0040 0A68     		ldr	r2, [r1]
 657 0042 02F44042 		and	r2, r2, #49152
 658 0046 0292     		str	r2, [sp, #8]
 193:Core/Src/main.c **** 
 659              		.loc 1 193 3 view .LVU151
 660 0048 029A     		ldr	r2, [sp, #8]
 661              	.LBE10:
 193:Core/Src/main.c **** 
 662              		.loc 1 193 3 view .LVU152
 198:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 663              		.loc 1 198 3 view .LVU153
 198:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 664              		.loc 1 198 36 is_stmt 0 view .LVU154
 665 004a 0222     		movs	r2, #2
 666 004c 0892     		str	r2, [sp, #32]
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 667              		.loc 1 199 3 is_stmt 1 view .LVU155
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 668              		.loc 1 199 30 is_stmt 0 view .LVU156
 669 004e 0122     		movs	r2, #1
ARM GAS  /tmp/ccUJhVs7.s 			page 24


 670 0050 0B92     		str	r2, [sp, #44]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 671              		.loc 1 200 3 is_stmt 1 view .LVU157
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 672              		.loc 1 200 41 is_stmt 0 view .LVU158
 673 0052 1022     		movs	r2, #16
 674 0054 0C92     		str	r2, [sp, #48]
 201:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 675              		.loc 1 201 3 is_stmt 1 view .LVU159
 201:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 676              		.loc 1 201 34 is_stmt 0 view .LVU160
 677 0056 0E93     		str	r3, [sp, #56]
 202:Core/Src/main.c ****   {
 678              		.loc 1 202 3 is_stmt 1 view .LVU161
 202:Core/Src/main.c ****   {
 679              		.loc 1 202 7 is_stmt 0 view .LVU162
 680 0058 08A8     		add	r0, sp, #32
 681 005a FFF7FEFF 		bl	HAL_RCC_OscConfig
 682              	.LVL34:
 202:Core/Src/main.c ****   {
 683              		.loc 1 202 6 view .LVU163
 684 005e 68B9     		cbnz	r0, .L42
 209:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 685              		.loc 1 209 3 is_stmt 1 view .LVU164
 209:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 686              		.loc 1 209 31 is_stmt 0 view .LVU165
 687 0060 0F23     		movs	r3, #15
 688 0062 0393     		str	r3, [sp, #12]
 211:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 689              		.loc 1 211 3 is_stmt 1 view .LVU166
 211:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 690              		.loc 1 211 34 is_stmt 0 view .LVU167
 691 0064 0021     		movs	r1, #0
 692 0066 0491     		str	r1, [sp, #16]
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 693              		.loc 1 212 3 is_stmt 1 view .LVU168
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 694              		.loc 1 212 35 is_stmt 0 view .LVU169
 695 0068 0591     		str	r1, [sp, #20]
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 696              		.loc 1 213 3 is_stmt 1 view .LVU170
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 697              		.loc 1 213 36 is_stmt 0 view .LVU171
 698 006a 0691     		str	r1, [sp, #24]
 214:Core/Src/main.c **** 
 699              		.loc 1 214 3 is_stmt 1 view .LVU172
 214:Core/Src/main.c **** 
 700              		.loc 1 214 36 is_stmt 0 view .LVU173
 701 006c 0791     		str	r1, [sp, #28]
 216:Core/Src/main.c ****   {
 702              		.loc 1 216 3 is_stmt 1 view .LVU174
 216:Core/Src/main.c ****   {
 703              		.loc 1 216 7 is_stmt 0 view .LVU175
 704 006e 03A8     		add	r0, sp, #12
 705 0070 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 706              	.LVL35:
 216:Core/Src/main.c ****   {
ARM GAS  /tmp/ccUJhVs7.s 			page 25


 707              		.loc 1 216 6 view .LVU176
 708 0074 20B9     		cbnz	r0, .L43
 220:Core/Src/main.c **** 
 709              		.loc 1 220 1 view .LVU177
 710 0076 15B0     		add	sp, sp, #84
 711              	.LCFI11:
 712              		.cfi_remember_state
 713              		.cfi_def_cfa_offset 4
 714              		@ sp needed
 715 0078 5DF804FB 		ldr	pc, [sp], #4
 716              	.L42:
 717              	.LCFI12:
 718              		.cfi_restore_state
 204:Core/Src/main.c ****   }
 719              		.loc 1 204 5 is_stmt 1 view .LVU178
 720 007c FFF7FEFF 		bl	Error_Handler
 721              	.LVL36:
 722              	.L43:
 218:Core/Src/main.c ****   }
 723              		.loc 1 218 5 view .LVU179
 724 0080 FFF7FEFF 		bl	Error_Handler
 725              	.LVL37:
 726              	.L45:
 727              		.align	2
 728              	.L44:
 729 0084 00380240 		.word	1073887232
 730 0088 00700040 		.word	1073770496
 731              		.cfi_endproc
 732              	.LFE132:
 734              		.section	.text.main,"ax",%progbits
 735              		.align	1
 736              		.global	main
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 740              		.fpu fpv4-sp-d16
 742              	main:
 743              	.LFB131:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 744              		.loc 1 97 1 view -0
 745              		.cfi_startproc
 746              		@ Volatile: function does not return.
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749 0000 08B5     		push	{r3, lr}
 750              	.LCFI13:
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 3, -8
 753              		.cfi_offset 14, -4
 105:Core/Src/main.c **** 
 754              		.loc 1 105 3 view .LVU181
 755 0002 FFF7FEFF 		bl	HAL_Init
 756              	.LVL38:
 112:Core/Src/main.c **** 
 757              		.loc 1 112 3 view .LVU182
 758 0006 FFF7FEFF 		bl	SystemClock_Config
 759              	.LVL39:
ARM GAS  /tmp/ccUJhVs7.s 			page 26


 119:Core/Src/main.c ****   MX_TIM10_Init();
 760              		.loc 1 119 3 view .LVU183
 761 000a FFF7FEFF 		bl	MX_GPIO_Init
 762              	.LVL40:
 120:Core/Src/main.c ****   MX_DMA_Init();
 763              		.loc 1 120 3 view .LVU184
 764 000e FFF7FEFF 		bl	MX_TIM10_Init
 765              	.LVL41:
 121:Core/Src/main.c ****   MX_USART2_UART_Init();
 766              		.loc 1 121 3 view .LVU185
 767 0012 FFF7FEFF 		bl	MX_DMA_Init
 768              	.LVL42:
 122:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 769              		.loc 1 122 3 view .LVU186
 770 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 771              	.LVL43:
 126:Core/Src/main.c ****   
 772              		.loc 1 126 3 view .LVU187
 773 001a 2648     		ldr	r0, .L54
 774 001c FFF7FEFF 		bl	HAL_TIM_Base_Start
 775              	.LVL44:
 776 0020 10E0     		b	.L47
 777              	.L53:
 151:Core/Src/main.c ****     			 HAL_Delay(100);
 778              		.loc 1 151 25 view .LVU188
 779 0022 254C     		ldr	r4, .L54+4
 780 0024 0122     		movs	r2, #1
 781 0026 2021     		movs	r1, #32
 782 0028 2046     		mov	r0, r4
 783 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 784              	.LVL45:
 152:Core/Src/main.c ****     			 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 785              		.loc 1 152 9 view .LVU189
 786 002e 6420     		movs	r0, #100
 787 0030 FFF7FEFF 		bl	HAL_Delay
 788              	.LVL46:
 153:Core/Src/main.c ****     			 HAL_Delay(100);
 789              		.loc 1 153 9 view .LVU190
 790 0034 0022     		movs	r2, #0
 791 0036 2021     		movs	r1, #32
 792 0038 2046     		mov	r0, r4
 793 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 794              	.LVL47:
 154:Core/Src/main.c ****     			 break;
 795              		.loc 1 154 9 view .LVU191
 796 003e 6420     		movs	r0, #100
 797 0040 FFF7FEFF 		bl	HAL_Delay
 798              	.LVL48:
 155:Core/Src/main.c ****                      case 1:   // state 1 : carte vérouillé
 799              		.loc 1 155 9 view .LVU192
 800              	.L47:
 136:Core/Src/main.c ****   {
 801              		.loc 1 136 3 view .LVU193
 143:Core/Src/main.c **** 		   {
 802              		.loc 1 143 5 view .LVU194
 803 0044 1D4B     		ldr	r3, .L54+8
 804 0046 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccUJhVs7.s 			page 27


 805 0048 012B     		cmp	r3, #1
 806 004a 09D0     		beq	.L48
 807 004c 022B     		cmp	r3, #2
 808 004e 15D0     		beq	.L49
 809 0050 002B     		cmp	r3, #0
 810 0052 E6D0     		beq	.L53
 172:Core/Src/main.c ****                      	 break;
 811              		.loc 1 172 24 view .LVU195
 812 0054 0022     		movs	r2, #0
 813 0056 2021     		movs	r1, #32
 814 0058 1748     		ldr	r0, .L54+4
 815 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 816              	.LVL49:
 173:Core/Src/main.c ****                   }
 817              		.loc 1 173 24 view .LVU196
 818 005e F1E7     		b	.L47
 819              	.L48:
 158:Core/Src/main.c ****                         HAL_Delay(1000);
 820              		.loc 1 158 25 view .LVU197
 821 0060 0122     		movs	r2, #1
 822 0062 2021     		movs	r1, #32
 823 0064 1448     		ldr	r0, .L54+4
 824 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 825              	.LVL50:
 159:Core/Src/main.c ****                         nb_push_second++;
 826              		.loc 1 159 25 view .LVU198
 827 006a 4FF47A70 		mov	r0, #1000
 828 006e FFF7FEFF 		bl	HAL_Delay
 829              	.LVL51:
 160:Core/Src/main.c ****                         break;
 830              		.loc 1 160 25 view .LVU199
 160:Core/Src/main.c ****                         break;
 831              		.loc 1 160 39 is_stmt 0 view .LVU200
 832 0072 134A     		ldr	r2, .L54+12
 833 0074 1388     		ldrh	r3, [r2]
 834 0076 0133     		adds	r3, r3, #1
 835 0078 1380     		strh	r3, [r2]	@ movhi
 161:Core/Src/main.c ****                      case 2:   // state 3 : carte dévérouillé
 836              		.loc 1 161 25 is_stmt 1 view .LVU201
 837 007a E3E7     		b	.L47
 838              	.L49:
 164:Core/Src/main.c ****     			 HAL_Delay(1000);
 839              		.loc 1 164 25 view .LVU202
 840 007c 0E4D     		ldr	r5, .L54+4
 841 007e 0122     		movs	r2, #1
 842 0080 2021     		movs	r1, #32
 843 0082 2846     		mov	r0, r5
 844 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 845              	.LVL52:
 165:Core/Src/main.c ****     			 nb_push_second++;
 846              		.loc 1 165 9 view .LVU203
 847 0088 4FF47A70 		mov	r0, #1000
 848 008c FFF7FEFF 		bl	HAL_Delay
 849              	.LVL53:
 166:Core/Src/main.c ****     			 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 850              		.loc 1 166 9 view .LVU204
 166:Core/Src/main.c ****     			 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
ARM GAS  /tmp/ccUJhVs7.s 			page 28


 851              		.loc 1 166 23 is_stmt 0 view .LVU205
 852 0090 0B4C     		ldr	r4, .L54+12
 853 0092 2388     		ldrh	r3, [r4]
 854 0094 0133     		adds	r3, r3, #1
 855 0096 2380     		strh	r3, [r4]	@ movhi
 167:Core/Src/main.c ****     			 HAL_Delay(1000);
 856              		.loc 1 167 9 is_stmt 1 view .LVU206
 857 0098 0022     		movs	r2, #0
 858 009a 2021     		movs	r1, #32
 859 009c 2846     		mov	r0, r5
 860 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 861              	.LVL54:
 168:Core/Src/main.c ****     			 nb_push_second++;
 862              		.loc 1 168 9 view .LVU207
 863 00a2 4FF47A70 		mov	r0, #1000
 864 00a6 FFF7FEFF 		bl	HAL_Delay
 865              	.LVL55:
 169:Core/Src/main.c ****     			 break;
 866              		.loc 1 169 9 view .LVU208
 169:Core/Src/main.c ****     			 break;
 867              		.loc 1 169 23 is_stmt 0 view .LVU209
 868 00aa 2388     		ldrh	r3, [r4]
 869 00ac 0133     		adds	r3, r3, #1
 870 00ae 2380     		strh	r3, [r4]	@ movhi
 170:Core/Src/main.c ****                      default:
 871              		.loc 1 170 9 is_stmt 1 view .LVU210
 872 00b0 C8E7     		b	.L47
 873              	.L55:
 874 00b2 00BF     		.align	2
 875              	.L54:
 876 00b4 00000000 		.word	htim10
 877 00b8 00000240 		.word	1073872896
 878 00bc 00000000 		.word	.LANCHOR1
 879 00c0 00000000 		.word	.LANCHOR0
 880              		.cfi_endproc
 881              	.LFE131:
 883              		.comm	buffer,4,4
 884              		.global	state
 885              		.global	nb_push_second
 886              		.comm	timer_val,2,2
 887              		.comm	uart_buf_len,4,4
 888              		.comm	uart_buf,50,4
 889              		.comm	hdma_usart2_tx,96,4
 890              		.comm	hdma_usart2_rx,96,4
 891              		.comm	huart2,68,4
 892              		.comm	htim10,72,4
 893              		.section	.bss.nb_push_second,"aw",%nobits
 894              		.align	1
 895              		.set	.LANCHOR0,. + 0
 898              	nb_push_second:
 899 0000 0000     		.space	2
 900              		.section	.bss.state,"aw",%nobits
 901              		.align	2
 902              		.set	.LANCHOR1,. + 0
 905              	state:
 906 0000 00000000 		.space	4
 907              		.text
ARM GAS  /tmp/ccUJhVs7.s 			page 29


 908              	.Letext0:
 909              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 910              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 911              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 912              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 913              		.file 7 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 914              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 915              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 916              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 917              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 918              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 919              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 920              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 921              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 922              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 923              		.file 17 "<built-in>"
ARM GAS  /tmp/ccUJhVs7.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccUJhVs7.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccUJhVs7.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccUJhVs7.s:143    .text.MX_GPIO_Init:0000000000000084 $d
     /tmp/ccUJhVs7.s:150    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccUJhVs7.s:156    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccUJhVs7.s:217    .text.MX_DMA_Init:0000000000000040 $d
     /tmp/ccUJhVs7.s:222    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/ccUJhVs7.s:229    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/ccUJhVs7.s:243    .rodata.HAL_GPIO_EXTI_Callback.str1.4:0000000000000000 $d
     /tmp/ccUJhVs7.s:259    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/ccUJhVs7.s:266    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/ccUJhVs7.s:414    .text.HAL_GPIO_EXTI_Callback:00000000000000a0 $d
                            *COM*:0000000000000044 huart2
     /tmp/ccUJhVs7.s:426    .text.Error_Handler:0000000000000000 $t
     /tmp/ccUJhVs7.s:433    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccUJhVs7.s:465    .text.MX_TIM10_Init:0000000000000000 $t
     /tmp/ccUJhVs7.s:471    .text.MX_TIM10_Init:0000000000000000 MX_TIM10_Init
     /tmp/ccUJhVs7.s:520    .text.MX_TIM10_Init:0000000000000028 $d
                            *COM*:0000000000000048 htim10
     /tmp/ccUJhVs7.s:526    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccUJhVs7.s:532    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccUJhVs7.s:587    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccUJhVs7.s:593    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccUJhVs7.s:600    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccUJhVs7.s:729    .text.SystemClock_Config:0000000000000084 $d
     /tmp/ccUJhVs7.s:735    .text.main:0000000000000000 $t
     /tmp/ccUJhVs7.s:742    .text.main:0000000000000000 main
     /tmp/ccUJhVs7.s:876    .text.main:00000000000000b4 $d
                            *COM*:0000000000000004 buffer
     /tmp/ccUJhVs7.s:905    .bss.state:0000000000000000 state
     /tmp/ccUJhVs7.s:898    .bss.nb_push_second:0000000000000000 nb_push_second
                            *COM*:0000000000000002 timer_val
                            *COM*:0000000000000004 uart_buf_len
                            *COM*:0000000000000032 uart_buf
                            *COM*:0000000000000060 hdma_usart2_tx
                            *COM*:0000000000000060 hdma_usart2_rx
     /tmp/ccUJhVs7.s:894    .bss.nb_push_second:0000000000000000 $d
     /tmp/ccUJhVs7.s:901    .bss.state:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_ReadPin
HAL_UART_Transmit
HAL_TIM_Base_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start
HAL_Delay
