
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readelf_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401878 <.init>:
  401878:	stp	x29, x30, [sp, #-16]!
  40187c:	mov	x29, sp
  401880:	bl	401d90 <ferror@plt+0x60>
  401884:	ldp	x29, x30, [sp], #16
  401888:	ret

Disassembly of section .plt:

0000000000401890 <mbrtowc@plt-0x20>:
  401890:	stp	x16, x30, [sp, #-16]!
  401894:	adrp	x16, 4ba000 <warn@@Base+0x48d44>
  401898:	ldr	x17, [x16, #4088]
  40189c:	add	x16, x16, #0xff8
  4018a0:	br	x17
  4018a4:	nop
  4018a8:	nop
  4018ac:	nop

00000000004018b0 <mbrtowc@plt>:
  4018b0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16]
  4018b8:	add	x16, x16, #0x0
  4018bc:	br	x17

00000000004018c0 <memcpy@plt>:
  4018c0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #8]
  4018c8:	add	x16, x16, #0x8
  4018cc:	br	x17

00000000004018d0 <memmove@plt>:
  4018d0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #16]
  4018d8:	add	x16, x16, #0x10
  4018dc:	br	x17

00000000004018e0 <ngettext@plt>:
  4018e0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #24]
  4018e8:	add	x16, x16, #0x18
  4018ec:	br	x17

00000000004018f0 <strtoul@plt>:
  4018f0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #32]
  4018f8:	add	x16, x16, #0x20
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #40]
  401908:	add	x16, x16, #0x28
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #48]
  401918:	add	x16, x16, #0x30
  40191c:	br	x17

0000000000401920 <exit@plt>:
  401920:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #56]
  401928:	add	x16, x16, #0x38
  40192c:	br	x17

0000000000401930 <sbrk@plt>:
  401930:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #64]
  401938:	add	x16, x16, #0x40
  40193c:	br	x17

0000000000401940 <strnlen@plt>:
  401940:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #72]
  401948:	add	x16, x16, #0x48
  40194c:	br	x17

0000000000401950 <inflate@plt>:
  401950:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #80]
  401958:	add	x16, x16, #0x50
  40195c:	br	x17

0000000000401960 <ctf_errno@plt>:
  401960:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #88]
  401968:	add	x16, x16, #0x58
  40196c:	br	x17

0000000000401970 <ftell@plt>:
  401970:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #96]
  401978:	add	x16, x16, #0x60
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #104]
  401988:	add	x16, x16, #0x68
  40198c:	br	x17

0000000000401990 <putc@plt>:
  401990:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #112]
  401998:	add	x16, x16, #0x70
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #120]
  4019a8:	add	x16, x16, #0x78
  4019ac:	br	x17

00000000004019b0 <qsort@plt>:
  4019b0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #128]
  4019b8:	add	x16, x16, #0x80
  4019bc:	br	x17

00000000004019c0 <asprintf@plt>:
  4019c0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #136]
  4019c8:	add	x16, x16, #0x88
  4019cc:	br	x17

00000000004019d0 <ctf_errmsg@plt>:
  4019d0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #144]
  4019d8:	add	x16, x16, #0x90
  4019dc:	br	x17

00000000004019e0 <snprintf@plt>:
  4019e0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #152]
  4019e8:	add	x16, x16, #0x98
  4019ec:	br	x17

00000000004019f0 <stpcpy@plt>:
  4019f0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #160]
  4019f8:	add	x16, x16, #0xa0
  4019fc:	br	x17

0000000000401a00 <ctf_dump@plt>:
  401a00:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #168]
  401a08:	add	x16, x16, #0xa8
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #176]
  401a18:	add	x16, x16, #0xb0
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #184]
  401a28:	add	x16, x16, #0xb8
  401a2c:	br	x17

0000000000401a30 <malloc@plt>:
  401a30:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #192]
  401a38:	add	x16, x16, #0xc0
  401a3c:	br	x17

0000000000401a40 <__isoc99_fscanf@plt>:
  401a40:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #200]
  401a48:	add	x16, x16, #0xc8
  401a4c:	br	x17

0000000000401a50 <strncmp@plt>:
  401a50:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #208]
  401a58:	add	x16, x16, #0xd0
  401a5c:	br	x17

0000000000401a60 <bindtextdomain@plt>:
  401a60:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #216]
  401a68:	add	x16, x16, #0xd8
  401a6c:	br	x17

0000000000401a70 <__libc_start_main@plt>:
  401a70:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #224]
  401a78:	add	x16, x16, #0xe0
  401a7c:	br	x17

0000000000401a80 <strcat@plt>:
  401a80:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #232]
  401a88:	add	x16, x16, #0xe8
  401a8c:	br	x17

0000000000401a90 <memset@plt>:
  401a90:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #240]
  401a98:	add	x16, x16, #0xf0
  401a9c:	br	x17

0000000000401aa0 <calloc@plt>:
  401aa0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #248]
  401aa8:	add	x16, x16, #0xf8
  401aac:	br	x17

0000000000401ab0 <gmtime@plt>:
  401ab0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #256]
  401ab8:	add	x16, x16, #0x100
  401abc:	br	x17

0000000000401ac0 <realloc@plt>:
  401ac0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #264]
  401ac8:	add	x16, x16, #0x108
  401acc:	br	x17

0000000000401ad0 <rewind@plt>:
  401ad0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #272]
  401ad8:	add	x16, x16, #0x110
  401adc:	br	x17

0000000000401ae0 <getc@plt>:
  401ae0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #280]
  401ae8:	add	x16, x16, #0x118
  401aec:	br	x17

0000000000401af0 <strdup@plt>:
  401af0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #288]
  401af8:	add	x16, x16, #0x120
  401afc:	br	x17

0000000000401b00 <strerror@plt>:
  401b00:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #296]
  401b08:	add	x16, x16, #0x128
  401b0c:	br	x17

0000000000401b10 <strrchr@plt>:
  401b10:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #304]
  401b18:	add	x16, x16, #0x130
  401b1c:	br	x17

0000000000401b20 <__gmon_start__@plt>:
  401b20:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #312]
  401b28:	add	x16, x16, #0x138
  401b2c:	br	x17

0000000000401b30 <fseek@plt>:
  401b30:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #320]
  401b38:	add	x16, x16, #0x140
  401b3c:	br	x17

0000000000401b40 <abort@plt>:
  401b40:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #328]
  401b48:	add	x16, x16, #0x148
  401b4c:	br	x17

0000000000401b50 <ctf_bufopen@plt>:
  401b50:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #336]
  401b58:	add	x16, x16, #0x150
  401b5c:	br	x17

0000000000401b60 <inflateEnd@plt>:
  401b60:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #344]
  401b68:	add	x16, x16, #0x158
  401b6c:	br	x17

0000000000401b70 <puts@plt>:
  401b70:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #352]
  401b78:	add	x16, x16, #0x160
  401b7c:	br	x17

0000000000401b80 <memcmp@plt>:
  401b80:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #360]
  401b88:	add	x16, x16, #0x168
  401b8c:	br	x17

0000000000401b90 <textdomain@plt>:
  401b90:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #368]
  401b98:	add	x16, x16, #0x170
  401b9c:	br	x17

0000000000401ba0 <getopt_long@plt>:
  401ba0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #376]
  401ba8:	add	x16, x16, #0x178
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #384]
  401bb8:	add	x16, x16, #0x180
  401bbc:	br	x17

0000000000401bc0 <fread@plt>:
  401bc0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #392]
  401bc8:	add	x16, x16, #0x188
  401bcc:	br	x17

0000000000401bd0 <free@plt>:
  401bd0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #400]
  401bd8:	add	x16, x16, #0x190
  401bdc:	br	x17

0000000000401be0 <__ctype_get_mb_cur_max@plt>:
  401be0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #408]
  401be8:	add	x16, x16, #0x198
  401bec:	br	x17

0000000000401bf0 <ctf_file_close@plt>:
  401bf0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #416]
  401bf8:	add	x16, x16, #0x1a0
  401bfc:	br	x17

0000000000401c00 <strchr@plt>:
  401c00:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #424]
  401c08:	add	x16, x16, #0x1a8
  401c0c:	br	x17

0000000000401c10 <inflateInit_@plt>:
  401c10:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #432]
  401c18:	add	x16, x16, #0x1b0
  401c1c:	br	x17

0000000000401c20 <fflush@plt>:
  401c20:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #440]
  401c28:	add	x16, x16, #0x1b8
  401c2c:	br	x17

0000000000401c30 <strcpy@plt>:
  401c30:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #448]
  401c38:	add	x16, x16, #0x1c0
  401c3c:	br	x17

0000000000401c40 <strncat@plt>:
  401c40:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #456]
  401c48:	add	x16, x16, #0x1c8
  401c4c:	br	x17

0000000000401c50 <strstr@plt>:
  401c50:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #464]
  401c58:	add	x16, x16, #0x1d0
  401c5c:	br	x17

0000000000401c60 <inflateReset@plt>:
  401c60:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #472]
  401c68:	add	x16, x16, #0x1d8
  401c6c:	br	x17

0000000000401c70 <realpath@plt>:
  401c70:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #480]
  401c78:	add	x16, x16, #0x1e0
  401c7c:	br	x17

0000000000401c80 <strncpy@plt>:
  401c80:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #488]
  401c88:	add	x16, x16, #0x1e8
  401c8c:	br	x17

0000000000401c90 <vfprintf@plt>:
  401c90:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #496]
  401c98:	add	x16, x16, #0x1f0
  401c9c:	br	x17

0000000000401ca0 <printf@plt>:
  401ca0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #504]
  401ca8:	add	x16, x16, #0x1f8
  401cac:	br	x17

0000000000401cb0 <__assert_fail@plt>:
  401cb0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #512]
  401cb8:	add	x16, x16, #0x200
  401cbc:	br	x17

0000000000401cc0 <__errno_location@plt>:
  401cc0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #520]
  401cc8:	add	x16, x16, #0x208
  401ccc:	br	x17

0000000000401cd0 <putchar@plt>:
  401cd0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #528]
  401cd8:	add	x16, x16, #0x210
  401cdc:	br	x17

0000000000401ce0 <__xstat@plt>:
  401ce0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #536]
  401ce8:	add	x16, x16, #0x218
  401cec:	br	x17

0000000000401cf0 <gettext@plt>:
  401cf0:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #544]
  401cf8:	add	x16, x16, #0x220
  401cfc:	br	x17

0000000000401d00 <ctf_import@plt>:
  401d00:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #552]
  401d08:	add	x16, x16, #0x228
  401d0c:	br	x17

0000000000401d10 <fprintf@plt>:
  401d10:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #560]
  401d18:	add	x16, x16, #0x230
  401d1c:	br	x17

0000000000401d20 <setlocale@plt>:
  401d20:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #568]
  401d28:	add	x16, x16, #0x238
  401d2c:	br	x17

0000000000401d30 <ferror@plt>:
  401d30:	adrp	x16, 4bb000 <mbrtowc@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #576]
  401d38:	add	x16, x16, #0x240
  401d3c:	br	x17

Disassembly of section .text:

0000000000401d40 <error@@Base-0x6f468>:
  401d40:	mov	x29, #0x0                   	// #0
  401d44:	mov	x30, #0x0                   	// #0
  401d48:	mov	x5, x0
  401d4c:	ldr	x1, [sp]
  401d50:	add	x2, sp, #0x8
  401d54:	mov	x6, sp
  401d58:	movz	x0, #0x0, lsl #48
  401d5c:	movk	x0, #0x0, lsl #32
  401d60:	movk	x0, #0x40, lsl #16
  401d64:	movk	x0, #0x2d64
  401d68:	movz	x3, #0x0, lsl #48
  401d6c:	movk	x3, #0x0, lsl #32
  401d70:	movk	x3, #0x47, lsl #16
  401d74:	movk	x3, #0x83d0
  401d78:	movz	x4, #0x0, lsl #48
  401d7c:	movk	x4, #0x0, lsl #32
  401d80:	movk	x4, #0x47, lsl #16
  401d84:	movk	x4, #0x8450
  401d88:	bl	401a70 <__libc_start_main@plt>
  401d8c:	bl	401b40 <abort@plt>
  401d90:	adrp	x0, 4ba000 <warn@@Base+0x48d44>
  401d94:	ldr	x0, [x0, #4048]
  401d98:	cbz	x0, 401da0 <ferror@plt+0x70>
  401d9c:	b	401b20 <__gmon_start__@plt>
  401da0:	ret
  401da4:	nop
  401da8:	adrp	x0, 4bd000 <warn@@Base+0x4bd44>
  401dac:	add	x0, x0, #0x6e8
  401db0:	adrp	x1, 4bd000 <warn@@Base+0x4bd44>
  401db4:	add	x1, x1, #0x6e8
  401db8:	cmp	x1, x0
  401dbc:	b.eq	401dd4 <ferror@plt+0xa4>  // b.none
  401dc0:	adrp	x1, 478000 <warn@@Base+0x6d44>
  401dc4:	ldr	x1, [x1, #1152]
  401dc8:	cbz	x1, 401dd4 <ferror@plt+0xa4>
  401dcc:	mov	x16, x1
  401dd0:	br	x16
  401dd4:	ret
  401dd8:	adrp	x0, 4bd000 <warn@@Base+0x4bd44>
  401ddc:	add	x0, x0, #0x6e8
  401de0:	adrp	x1, 4bd000 <warn@@Base+0x4bd44>
  401de4:	add	x1, x1, #0x6e8
  401de8:	sub	x1, x1, x0
  401dec:	lsr	x2, x1, #63
  401df0:	add	x1, x2, x1, asr #3
  401df4:	cmp	xzr, x1, asr #1
  401df8:	asr	x1, x1, #1
  401dfc:	b.eq	401e14 <ferror@plt+0xe4>  // b.none
  401e00:	adrp	x2, 478000 <warn@@Base+0x6d44>
  401e04:	ldr	x2, [x2, #1160]
  401e08:	cbz	x2, 401e14 <ferror@plt+0xe4>
  401e0c:	mov	x16, x2
  401e10:	br	x16
  401e14:	ret
  401e18:	stp	x29, x30, [sp, #-32]!
  401e1c:	mov	x29, sp
  401e20:	str	x19, [sp, #16]
  401e24:	adrp	x19, 4bd000 <warn@@Base+0x4bd44>
  401e28:	ldrb	w0, [x19, #1800]
  401e2c:	cbnz	w0, 401e3c <ferror@plt+0x10c>
  401e30:	bl	401da8 <ferror@plt+0x78>
  401e34:	mov	w0, #0x1                   	// #1
  401e38:	strb	w0, [x19, #1800]
  401e3c:	ldr	x19, [sp, #16]
  401e40:	ldp	x29, x30, [sp], #32
  401e44:	ret
  401e48:	b	401dd8 <ferror@plt+0xa8>
  401e4c:	sub	sp, sp, #0x30
  401e50:	str	x0, [sp, #32]
  401e54:	str	x1, [sp, #24]
  401e58:	ldr	x8, [sp, #32]
  401e5c:	cbz	x8, 401e6c <ferror@plt+0x13c>
  401e60:	ldr	x8, [sp, #32]
  401e64:	ldr	x8, [x8, #64]
  401e68:	cbnz	x8, 401e74 <ferror@plt+0x144>
  401e6c:	str	wzr, [sp, #44]
  401e70:	b	401ee0 <ferror@plt+0x1b0>
  401e74:	ldr	x8, [sp, #32]
  401e78:	ldr	x8, [x8, #64]
  401e7c:	str	x8, [sp, #16]
  401e80:	ldr	x8, [sp, #16]
  401e84:	str	x8, [sp, #8]
  401e88:	ldr	x8, [sp, #8]
  401e8c:	ldr	x9, [sp, #16]
  401e90:	ldr	x10, [sp, #32]
  401e94:	ldr	x10, [x10, #72]
  401e98:	mov	x11, #0x18                  	// #24
  401e9c:	mul	x10, x11, x10
  401ea0:	add	x9, x9, x10
  401ea4:	cmp	x8, x9
  401ea8:	b.cs	401edc <ferror@plt+0x1ac>  // b.hs, b.nlast
  401eac:	ldr	x8, [sp, #8]
  401eb0:	ldr	x8, [x8]
  401eb4:	ldr	x9, [sp, #24]
  401eb8:	cmp	x8, x9
  401ebc:	b.ne	401ecc <ferror@plt+0x19c>  // b.any
  401ec0:	mov	w8, #0x1                   	// #1
  401ec4:	str	w8, [sp, #44]
  401ec8:	b	401ee0 <ferror@plt+0x1b0>
  401ecc:	ldr	x8, [sp, #8]
  401ed0:	add	x8, x8, #0x18
  401ed4:	str	x8, [sp, #8]
  401ed8:	b	401e88 <ferror@plt+0x158>
  401edc:	str	wzr, [sp, #44]
  401ee0:	ldr	w0, [sp, #44]
  401ee4:	add	sp, sp, #0x30
  401ee8:	ret
  401eec:	sub	sp, sp, #0x70
  401ef0:	stp	x29, x30, [sp, #96]
  401ef4:	add	x29, sp, #0x60
  401ef8:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  401efc:	add	x8, x8, #0x400
  401f00:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  401f04:	add	x9, x9, #0x710
  401f08:	stur	w0, [x29, #-8]
  401f0c:	stur	x1, [x29, #-16]
  401f10:	ldur	w10, [x29, #-8]
  401f14:	mov	w11, w10
  401f18:	mov	x12, #0x70                  	// #112
  401f1c:	mul	x11, x12, x11
  401f20:	add	x8, x8, x11
  401f24:	stur	x8, [x29, #-24]
  401f28:	ldur	x8, [x29, #-16]
  401f2c:	stur	x8, [x29, #-40]
  401f30:	ldur	x8, [x29, #-40]
  401f34:	ldr	x8, [x8, #112]
  401f38:	str	x9, [sp, #40]
  401f3c:	cbnz	x8, 401f48 <ferror@plt+0x218>
  401f40:	stur	wzr, [x29, #-4]
  401f44:	b	4020dc <ferror@plt+0x3ac>
  401f48:	ldur	x8, [x29, #-40]
  401f4c:	ldr	x8, [x8, #128]
  401f50:	cbnz	x8, 402038 <ferror@plt+0x308>
  401f54:	ldur	x8, [x29, #-40]
  401f58:	ldr	w9, [x8, #104]
  401f5c:	cbz	w9, 402038 <ferror@plt+0x308>
  401f60:	ldur	x8, [x29, #-40]
  401f64:	ldr	w9, [x8, #104]
  401f68:	ldur	x8, [x29, #-40]
  401f6c:	ldr	w10, [x8, #100]
  401f70:	cmp	w9, w10
  401f74:	b.cs	402038 <ferror@plt+0x308>  // b.hs, b.nlast
  401f78:	ldur	x8, [x29, #-40]
  401f7c:	ldr	x8, [x8, #112]
  401f80:	ldur	x9, [x29, #-40]
  401f84:	mov	x10, #0x50                  	// #80
  401f88:	ldr	w11, [x9, #104]
  401f8c:	mov	w9, w11
  401f90:	mul	x9, x10, x9
  401f94:	add	x8, x8, x9
  401f98:	str	x8, [sp, #48]
  401f9c:	ldr	x8, [sp, #48]
  401fa0:	cbz	x8, 402038 <ferror@plt+0x308>
  401fa4:	ldr	x8, [sp, #48]
  401fa8:	ldr	x8, [x8, #32]
  401fac:	cbz	x8, 402038 <ferror@plt+0x308>
  401fb0:	ldur	x1, [x29, #-40]
  401fb4:	ldr	x8, [sp, #48]
  401fb8:	ldr	x2, [x8, #24]
  401fbc:	ldr	x8, [sp, #48]
  401fc0:	ldr	x4, [x8, #32]
  401fc4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  401fc8:	add	x0, x0, #0x9b4
  401fcc:	str	x1, [sp, #32]
  401fd0:	str	x2, [sp, #24]
  401fd4:	str	x4, [sp, #16]
  401fd8:	bl	401cf0 <gettext@plt>
  401fdc:	mov	x8, xzr
  401fe0:	str	x0, [sp, #8]
  401fe4:	mov	x0, x8
  401fe8:	ldr	x1, [sp, #32]
  401fec:	ldr	x2, [sp, #24]
  401ff0:	mov	x3, #0x1                   	// #1
  401ff4:	ldr	x4, [sp, #16]
  401ff8:	ldr	x5, [sp, #8]
  401ffc:	bl	4020ec <ferror@plt+0x3bc>
  402000:	ldur	x8, [x29, #-40]
  402004:	str	x0, [x8, #128]
  402008:	ldur	x8, [x29, #-40]
  40200c:	ldr	x8, [x8, #128]
  402010:	cbz	x8, 402024 <ferror@plt+0x2f4>
  402014:	ldr	x8, [sp, #48]
  402018:	ldr	x8, [x8, #32]
  40201c:	str	x8, [sp]
  402020:	b	40202c <ferror@plt+0x2fc>
  402024:	mov	x8, xzr
  402028:	str	x8, [sp]
  40202c:	ldr	x8, [sp]
  402030:	ldur	x9, [x29, #-40]
  402034:	str	x8, [x9, #136]
  402038:	ldur	x0, [x29, #-40]
  40203c:	ldur	x8, [x29, #-24]
  402040:	ldr	x1, [x8]
  402044:	ldr	x8, [sp, #40]
  402048:	ldr	x2, [x8]
  40204c:	bl	4024a4 <ferror@plt+0x774>
  402050:	stur	x0, [x29, #-32]
  402054:	ldur	x8, [x29, #-32]
  402058:	cbz	x8, 402070 <ferror@plt+0x340>
  40205c:	ldur	x8, [x29, #-24]
  402060:	ldr	x8, [x8]
  402064:	ldur	x9, [x29, #-24]
  402068:	str	x8, [x9, #16]
  40206c:	b	4020a4 <ferror@plt+0x374>
  402070:	ldur	x0, [x29, #-40]
  402074:	ldur	x8, [x29, #-24]
  402078:	ldr	x1, [x8, #8]
  40207c:	ldr	x8, [sp, #40]
  402080:	ldr	x2, [x8]
  402084:	bl	4024a4 <ferror@plt+0x774>
  402088:	stur	x0, [x29, #-32]
  40208c:	ldur	x8, [x29, #-32]
  402090:	cbz	x8, 4020a4 <ferror@plt+0x374>
  402094:	ldur	x8, [x29, #-24]
  402098:	ldr	x8, [x8, #8]
  40209c:	ldur	x9, [x29, #-24]
  4020a0:	str	x8, [x9, #16]
  4020a4:	ldur	x8, [x29, #-32]
  4020a8:	cbnz	x8, 4020b4 <ferror@plt+0x384>
  4020ac:	stur	wzr, [x29, #-4]
  4020b0:	b	4020dc <ferror@plt+0x3ac>
  4020b4:	ldr	x8, [sp, #40]
  4020b8:	ldr	x9, [x8]
  4020bc:	cbz	x9, 4020c8 <ferror@plt+0x398>
  4020c0:	ldur	w0, [x29, #-8]
  4020c4:	bl	402648 <ferror@plt+0x918>
  4020c8:	ldur	w0, [x29, #-8]
  4020cc:	ldur	x1, [x29, #-32]
  4020d0:	ldur	x2, [x29, #-16]
  4020d4:	bl	4026e8 <ferror@plt+0x9b8>
  4020d8:	stur	w0, [x29, #-4]
  4020dc:	ldur	w0, [x29, #-4]
  4020e0:	ldp	x29, x30, [sp, #96]
  4020e4:	add	sp, sp, #0x70
  4020e8:	ret
  4020ec:	sub	sp, sp, #0xd0
  4020f0:	stp	x29, x30, [sp, #192]
  4020f4:	add	x29, sp, #0xc0
  4020f8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4020fc:	add	x8, x8, #0x7d8
  402100:	adrp	x9, 482000 <warn@@Base+0x10d44>
  402104:	add	x9, x9, #0x784
  402108:	stur	x0, [x29, #-16]
  40210c:	stur	x1, [x29, #-24]
  402110:	stur	x2, [x29, #-32]
  402114:	stur	x3, [x29, #-40]
  402118:	stur	x4, [x29, #-48]
  40211c:	stur	x5, [x29, #-56]
  402120:	ldur	x10, [x29, #-40]
  402124:	ldur	x11, [x29, #-48]
  402128:	mul	x10, x10, x11
  40212c:	stur	x10, [x29, #-72]
  402130:	ldur	x10, [x29, #-40]
  402134:	stur	x8, [x29, #-80]
  402138:	stur	x9, [x29, #-88]
  40213c:	cbz	x10, 402148 <ferror@plt+0x418>
  402140:	ldur	x8, [x29, #-48]
  402144:	cbnz	x8, 402154 <ferror@plt+0x424>
  402148:	mov	x8, xzr
  40214c:	stur	x8, [x29, #-8]
  402150:	b	402494 <ferror@plt+0x764>
  402154:	ldur	x8, [x29, #-40]
  402158:	ldur	x9, [x29, #-40]
  40215c:	cmp	x8, x9
  402160:	b.ne	402184 <ferror@plt+0x454>  // b.any
  402164:	ldur	x8, [x29, #-48]
  402168:	ldur	x9, [x29, #-48]
  40216c:	cmp	x8, x9
  402170:	b.ne	402184 <ferror@plt+0x454>  // b.any
  402174:	ldur	x8, [x29, #-72]
  402178:	ldur	x9, [x29, #-72]
  40217c:	cmp	x8, x9
  402180:	b.eq	4021e8 <ferror@plt+0x4b8>  // b.none
  402184:	ldur	x8, [x29, #-56]
  402188:	cbz	x8, 4021dc <ferror@plt+0x4ac>
  40218c:	adrp	x0, 480000 <warn@@Base+0xed44>
  402190:	add	x0, x0, #0x975
  402194:	bl	401cf0 <gettext@plt>
  402198:	ldur	x1, [x29, #-48]
  40219c:	ldur	x8, [x29, #-88]
  4021a0:	str	x0, [sp, #96]
  4021a4:	mov	x0, x8
  4021a8:	bl	403c08 <ferror@plt+0x1ed8>
  4021ac:	ldur	x1, [x29, #-40]
  4021b0:	ldur	x8, [x29, #-88]
  4021b4:	str	x0, [sp, #88]
  4021b8:	mov	x0, x8
  4021bc:	bl	403c08 <ferror@plt+0x1ed8>
  4021c0:	ldur	x3, [x29, #-56]
  4021c4:	ldr	x1, [sp, #96]
  4021c8:	str	x0, [sp, #80]
  4021cc:	mov	x0, x1
  4021d0:	ldr	x1, [sp, #88]
  4021d4:	ldr	x2, [sp, #80]
  4021d8:	bl	4711a8 <error@@Base>
  4021dc:	mov	x8, xzr
  4021e0:	stur	x8, [x29, #-8]
  4021e4:	b	402494 <ferror@plt+0x764>
  4021e8:	ldur	x8, [x29, #-72]
  4021ec:	ldur	x9, [x29, #-40]
  4021f0:	udiv	x8, x8, x9
  4021f4:	ldur	x9, [x29, #-48]
  4021f8:	cmp	x8, x9
  4021fc:	b.ne	40220c <ferror@plt+0x4dc>  // b.any
  402200:	ldur	x8, [x29, #-72]
  402204:	add	x8, x8, #0x1
  402208:	cbnz	x8, 402270 <ferror@plt+0x540>
  40220c:	ldur	x8, [x29, #-56]
  402210:	cbz	x8, 402264 <ferror@plt+0x534>
  402214:	adrp	x0, 480000 <warn@@Base+0xed44>
  402218:	add	x0, x0, #0x9b5
  40221c:	bl	401cf0 <gettext@plt>
  402220:	ldur	x1, [x29, #-48]
  402224:	ldur	x8, [x29, #-88]
  402228:	str	x0, [sp, #72]
  40222c:	mov	x0, x8
  402230:	bl	403c08 <ferror@plt+0x1ed8>
  402234:	ldur	x1, [x29, #-40]
  402238:	ldur	x8, [x29, #-88]
  40223c:	str	x0, [sp, #64]
  402240:	mov	x0, x8
  402244:	bl	403c08 <ferror@plt+0x1ed8>
  402248:	ldur	x3, [x29, #-56]
  40224c:	ldr	x1, [sp, #72]
  402250:	str	x0, [sp, #56]
  402254:	mov	x0, x1
  402258:	ldr	x1, [sp, #64]
  40225c:	ldr	x2, [sp, #56]
  402260:	bl	4711a8 <error@@Base>
  402264:	mov	x8, xzr
  402268:	stur	x8, [x29, #-8]
  40226c:	b	402494 <ferror@plt+0x764>
  402270:	ldur	x8, [x29, #-80]
  402274:	ldr	x9, [x8]
  402278:	ldur	x10, [x29, #-24]
  40227c:	ldr	x10, [x10, #16]
  402280:	cmp	x9, x10
  402284:	b.hi	4022d0 <ferror@plt+0x5a0>  // b.pmore
  402288:	ldur	x8, [x29, #-32]
  40228c:	ldur	x9, [x29, #-24]
  402290:	ldr	x9, [x9, #16]
  402294:	ldur	x10, [x29, #-80]
  402298:	ldr	x11, [x10]
  40229c:	subs	x9, x9, x11
  4022a0:	cmp	x8, x9
  4022a4:	b.hi	4022d0 <ferror@plt+0x5a0>  // b.pmore
  4022a8:	ldur	x8, [x29, #-72]
  4022ac:	ldur	x9, [x29, #-24]
  4022b0:	ldr	x9, [x9, #16]
  4022b4:	ldur	x10, [x29, #-80]
  4022b8:	ldr	x11, [x10]
  4022bc:	subs	x9, x9, x11
  4022c0:	ldur	x11, [x29, #-32]
  4022c4:	subs	x9, x9, x11
  4022c8:	cmp	x8, x9
  4022cc:	b.ls	40231c <ferror@plt+0x5ec>  // b.plast
  4022d0:	ldur	x8, [x29, #-56]
  4022d4:	cbz	x8, 402310 <ferror@plt+0x5e0>
  4022d8:	adrp	x0, 480000 <warn@@Base+0xed44>
  4022dc:	add	x0, x0, #0x9f3
  4022e0:	bl	401cf0 <gettext@plt>
  4022e4:	ldur	x1, [x29, #-72]
  4022e8:	ldur	x8, [x29, #-88]
  4022ec:	str	x0, [sp, #48]
  4022f0:	mov	x0, x8
  4022f4:	bl	403c08 <ferror@plt+0x1ed8>
  4022f8:	ldur	x2, [x29, #-56]
  4022fc:	ldr	x1, [sp, #48]
  402300:	str	x0, [sp, #40]
  402304:	mov	x0, x1
  402308:	ldr	x1, [sp, #40]
  40230c:	bl	4711a8 <error@@Base>
  402310:	mov	x8, xzr
  402314:	stur	x8, [x29, #-8]
  402318:	b	402494 <ferror@plt+0x764>
  40231c:	ldur	x8, [x29, #-24]
  402320:	ldr	x0, [x8, #8]
  402324:	ldur	x8, [x29, #-80]
  402328:	ldr	x9, [x8]
  40232c:	ldur	x10, [x29, #-32]
  402330:	add	x1, x9, x10
  402334:	mov	w11, wzr
  402338:	mov	w2, w11
  40233c:	bl	401b30 <fseek@plt>
  402340:	cbz	w0, 40237c <ferror@plt+0x64c>
  402344:	ldur	x8, [x29, #-56]
  402348:	cbz	x8, 402370 <ferror@plt+0x640>
  40234c:	adrp	x0, 480000 <warn@@Base+0xed44>
  402350:	add	x0, x0, #0xa25
  402354:	bl	401cf0 <gettext@plt>
  402358:	ldur	x8, [x29, #-80]
  40235c:	ldr	x9, [x8]
  402360:	ldur	x10, [x29, #-32]
  402364:	add	x1, x9, x10
  402368:	ldur	x2, [x29, #-56]
  40236c:	bl	4711a8 <error@@Base>
  402370:	mov	x8, xzr
  402374:	stur	x8, [x29, #-8]
  402378:	b	402494 <ferror@plt+0x764>
  40237c:	ldur	x8, [x29, #-16]
  402380:	stur	x8, [x29, #-64]
  402384:	ldur	x8, [x29, #-64]
  402388:	cbnz	x8, 402404 <ferror@plt+0x6d4>
  40238c:	ldur	x8, [x29, #-72]
  402390:	add	x0, x8, #0x1
  402394:	bl	401a30 <malloc@plt>
  402398:	stur	x0, [x29, #-64]
  40239c:	ldur	x8, [x29, #-64]
  4023a0:	cbnz	x8, 4023f0 <ferror@plt+0x6c0>
  4023a4:	ldur	x8, [x29, #-56]
  4023a8:	cbz	x8, 4023e4 <ferror@plt+0x6b4>
  4023ac:	adrp	x0, 480000 <warn@@Base+0xed44>
  4023b0:	add	x0, x0, #0xa45
  4023b4:	bl	401cf0 <gettext@plt>
  4023b8:	ldur	x1, [x29, #-72]
  4023bc:	ldur	x8, [x29, #-88]
  4023c0:	str	x0, [sp, #32]
  4023c4:	mov	x0, x8
  4023c8:	bl	403c08 <ferror@plt+0x1ed8>
  4023cc:	ldur	x2, [x29, #-56]
  4023d0:	ldr	x1, [sp, #32]
  4023d4:	str	x0, [sp, #24]
  4023d8:	mov	x0, x1
  4023dc:	ldr	x1, [sp, #24]
  4023e0:	bl	4711a8 <error@@Base>
  4023e4:	mov	x8, xzr
  4023e8:	stur	x8, [x29, #-8]
  4023ec:	b	402494 <ferror@plt+0x764>
  4023f0:	ldur	x8, [x29, #-64]
  4023f4:	ldur	x9, [x29, #-72]
  4023f8:	add	x8, x8, x9
  4023fc:	mov	w10, #0x0                   	// #0
  402400:	strb	w10, [x8]
  402404:	ldur	x0, [x29, #-64]
  402408:	ldur	x1, [x29, #-40]
  40240c:	ldur	x2, [x29, #-48]
  402410:	ldur	x8, [x29, #-24]
  402414:	ldr	x3, [x8, #8]
  402418:	bl	401bc0 <fread@plt>
  40241c:	ldur	x8, [x29, #-48]
  402420:	cmp	x0, x8
  402424:	b.eq	40248c <ferror@plt+0x75c>  // b.none
  402428:	ldur	x8, [x29, #-56]
  40242c:	cbz	x8, 402468 <ferror@plt+0x738>
  402430:	adrp	x0, 480000 <warn@@Base+0xed44>
  402434:	add	x0, x0, #0xa6f
  402438:	bl	401cf0 <gettext@plt>
  40243c:	ldur	x1, [x29, #-72]
  402440:	ldur	x8, [x29, #-88]
  402444:	str	x0, [sp, #16]
  402448:	mov	x0, x8
  40244c:	bl	403c08 <ferror@plt+0x1ed8>
  402450:	ldur	x2, [x29, #-56]
  402454:	ldr	x1, [sp, #16]
  402458:	str	x0, [sp, #8]
  40245c:	mov	x0, x1
  402460:	ldr	x1, [sp, #8]
  402464:	bl	4711a8 <error@@Base>
  402468:	ldur	x8, [x29, #-64]
  40246c:	ldur	x9, [x29, #-16]
  402470:	cmp	x8, x9
  402474:	b.eq	402480 <ferror@plt+0x750>  // b.none
  402478:	ldur	x0, [x29, #-64]
  40247c:	bl	401bd0 <free@plt>
  402480:	mov	x8, xzr
  402484:	stur	x8, [x29, #-8]
  402488:	b	402494 <ferror@plt+0x764>
  40248c:	ldur	x8, [x29, #-64]
  402490:	stur	x8, [x29, #-8]
  402494:	ldur	x0, [x29, #-8]
  402498:	ldp	x29, x30, [sp, #192]
  40249c:	add	sp, sp, #0xd0
  4024a0:	ret
  4024a4:	sub	sp, sp, #0x50
  4024a8:	stp	x29, x30, [sp, #64]
  4024ac:	add	x29, sp, #0x40
  4024b0:	stur	x0, [x29, #-16]
  4024b4:	stur	x1, [x29, #-24]
  4024b8:	str	x2, [sp, #32]
  4024bc:	ldur	x8, [x29, #-16]
  4024c0:	ldr	x8, [x8, #112]
  4024c4:	cbnz	x8, 4024d4 <ferror@plt+0x7a4>
  4024c8:	mov	x8, xzr
  4024cc:	stur	x8, [x29, #-8]
  4024d0:	b	402638 <ferror@plt+0x908>
  4024d4:	ldr	x8, [sp, #32]
  4024d8:	cbz	x8, 402628 <ferror@plt+0x8f8>
  4024dc:	ldr	x8, [sp, #32]
  4024e0:	add	x9, x8, #0x4
  4024e4:	str	x9, [sp, #32]
  4024e8:	ldr	w10, [x8]
  4024ec:	str	w10, [sp, #28]
  4024f0:	cmp	w10, #0x0
  4024f4:	cset	w10, ls  // ls = plast
  4024f8:	tbnz	w10, #0, 402628 <ferror@plt+0x8f8>
  4024fc:	ldr	w8, [sp, #28]
  402500:	ldur	x9, [x29, #-16]
  402504:	ldr	w10, [x9, #100]
  402508:	cmp	w8, w10
  40250c:	b.cc	402514 <ferror@plt+0x7e4>  // b.lo, b.ul, b.last
  402510:	b	4024dc <ferror@plt+0x7ac>
  402514:	ldur	x8, [x29, #-16]
  402518:	ldr	x8, [x8, #112]
  40251c:	ldr	w9, [sp, #28]
  402520:	mov	w10, w9
  402524:	mov	x11, #0x50                  	// #80
  402528:	mul	x10, x11, x10
  40252c:	add	x8, x8, x10
  402530:	cbnz	x8, 402548 <ferror@plt+0x818>
  402534:	adrp	x0, 480000 <warn@@Base+0xed44>
  402538:	add	x0, x0, #0xa98
  40253c:	bl	401cf0 <gettext@plt>
  402540:	str	x0, [sp, #16]
  402544:	b	4025ec <ferror@plt+0x8bc>
  402548:	ldur	x8, [x29, #-16]
  40254c:	ldr	x8, [x8, #128]
  402550:	cbnz	x8, 402568 <ferror@plt+0x838>
  402554:	adrp	x0, 480000 <warn@@Base+0xed44>
  402558:	add	x0, x0, #0xa9f
  40255c:	bl	401cf0 <gettext@plt>
  402560:	str	x0, [sp, #8]
  402564:	b	4025e4 <ferror@plt+0x8b4>
  402568:	ldur	x8, [x29, #-16]
  40256c:	ldr	x8, [x8, #112]
  402570:	ldr	w9, [sp, #28]
  402574:	mov	w10, w9
  402578:	mov	x11, #0x50                  	// #80
  40257c:	mul	x10, x11, x10
  402580:	ldr	w9, [x8, x10]
  402584:	mov	w8, w9
  402588:	ldur	x10, [x29, #-16]
  40258c:	ldr	x10, [x10, #136]
  402590:	cmp	x8, x10
  402594:	b.cc	4025ac <ferror@plt+0x87c>  // b.lo, b.ul, b.last
  402598:	adrp	x0, 480000 <warn@@Base+0xed44>
  40259c:	add	x0, x0, #0xaac
  4025a0:	bl	401cf0 <gettext@plt>
  4025a4:	str	x0, [sp]
  4025a8:	b	4025dc <ferror@plt+0x8ac>
  4025ac:	ldur	x8, [x29, #-16]
  4025b0:	ldr	x8, [x8, #128]
  4025b4:	ldur	x9, [x29, #-16]
  4025b8:	ldr	x9, [x9, #112]
  4025bc:	ldr	w10, [sp, #28]
  4025c0:	mov	w11, w10
  4025c4:	mov	x12, #0x50                  	// #80
  4025c8:	mul	x11, x12, x11
  4025cc:	ldr	w10, [x9, x11]
  4025d0:	mov	w9, w10
  4025d4:	add	x8, x8, x9
  4025d8:	str	x8, [sp]
  4025dc:	ldr	x8, [sp]
  4025e0:	str	x8, [sp, #8]
  4025e4:	ldr	x8, [sp, #8]
  4025e8:	str	x8, [sp, #16]
  4025ec:	ldr	x8, [sp, #16]
  4025f0:	ldur	x1, [x29, #-24]
  4025f4:	mov	x0, x8
  4025f8:	bl	401bb0 <strcmp@plt>
  4025fc:	cbnz	w0, 402624 <ferror@plt+0x8f4>
  402600:	ldur	x8, [x29, #-16]
  402604:	ldr	x8, [x8, #112]
  402608:	ldr	w9, [sp, #28]
  40260c:	mov	w10, w9
  402610:	mov	x11, #0x50                  	// #80
  402614:	mul	x10, x11, x10
  402618:	add	x8, x8, x10
  40261c:	stur	x8, [x29, #-8]
  402620:	b	402638 <ferror@plt+0x908>
  402624:	b	4024dc <ferror@plt+0x7ac>
  402628:	ldur	x0, [x29, #-16]
  40262c:	ldur	x1, [x29, #-24]
  402630:	bl	403cc0 <ferror@plt+0x1f90>
  402634:	stur	x0, [x29, #-8]
  402638:	ldur	x0, [x29, #-8]
  40263c:	ldp	x29, x30, [sp, #64]
  402640:	add	sp, sp, #0x50
  402644:	ret
  402648:	sub	sp, sp, #0x20
  40264c:	stp	x29, x30, [sp, #16]
  402650:	add	x29, sp, #0x10
  402654:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  402658:	add	x8, x8, #0x400
  40265c:	stur	w0, [x29, #-4]
  402660:	ldur	w9, [x29, #-4]
  402664:	mov	w10, w9
  402668:	mov	x11, #0x70                  	// #112
  40266c:	mul	x10, x11, x10
  402670:	add	x8, x8, x10
  402674:	str	x8, [sp]
  402678:	ldr	x8, [sp]
  40267c:	ldr	x8, [x8, #32]
  402680:	cbnz	x8, 402688 <ferror@plt+0x958>
  402684:	b	4026dc <ferror@plt+0x9ac>
  402688:	ldr	x8, [sp]
  40268c:	ldr	x0, [x8, #32]
  402690:	bl	401bd0 <free@plt>
  402694:	ldr	x8, [sp]
  402698:	mov	x9, xzr
  40269c:	str	x9, [x8, #32]
  4026a0:	ldr	x8, [sp]
  4026a4:	str	xzr, [x8, #40]
  4026a8:	ldr	x8, [sp]
  4026ac:	str	xzr, [x8, #48]
  4026b0:	ldr	x8, [sp]
  4026b4:	ldr	x8, [x8, #64]
  4026b8:	cbz	x8, 4026dc <ferror@plt+0x9ac>
  4026bc:	ldr	x8, [sp]
  4026c0:	ldr	x0, [x8, #64]
  4026c4:	bl	401bd0 <free@plt>
  4026c8:	ldr	x8, [sp]
  4026cc:	mov	x9, xzr
  4026d0:	str	x9, [x8, #64]
  4026d4:	ldr	x8, [sp]
  4026d8:	str	xzr, [x8, #72]
  4026dc:	ldp	x29, x30, [sp, #16]
  4026e0:	add	sp, sp, #0x20
  4026e4:	ret
  4026e8:	sub	sp, sp, #0xe0
  4026ec:	stp	x29, x30, [sp, #208]
  4026f0:	add	x29, sp, #0xd0
  4026f4:	sub	x8, x29, #0x18
  4026f8:	adrp	x9, 4bc000 <warn@@Base+0x4ad44>
  4026fc:	add	x9, x9, #0x400
  402700:	stur	w0, [x29, #-8]
  402704:	str	x1, [x8, #8]
  402708:	str	x2, [x8]
  40270c:	ldur	w10, [x29, #-8]
  402710:	mov	w11, w10
  402714:	mov	x12, #0x70                  	// #112
  402718:	mul	x11, x12, x11
  40271c:	add	x9, x9, x11
  402720:	stur	x9, [x29, #-32]
  402724:	ldr	x9, [x8]
  402728:	str	x9, [sp, #104]
  40272c:	ldur	x9, [x29, #-32]
  402730:	ldr	x9, [x9, #32]
  402734:	str	x8, [sp, #40]
  402738:	cbz	x9, 40276c <ferror@plt+0xa3c>
  40273c:	ldur	x8, [x29, #-32]
  402740:	ldr	x0, [x8, #24]
  402744:	ldr	x8, [sp, #104]
  402748:	ldr	x1, [x8]
  40274c:	bl	401bb0 <strcmp@plt>
  402750:	cbnz	w0, 402760 <ferror@plt+0xa30>
  402754:	mov	w8, #0x1                   	// #1
  402758:	stur	w8, [x29, #-4]
  40275c:	b	402b5c <ferror@plt+0xe2c>
  402760:	ldur	x8, [x29, #-32]
  402764:	ldr	x0, [x8, #32]
  402768:	bl	401bd0 <free@plt>
  40276c:	adrp	x0, 480000 <warn@@Base+0xed44>
  402770:	add	x0, x0, #0xab6
  402774:	bl	401cf0 <gettext@plt>
  402778:	ldur	x8, [x29, #-32]
  40277c:	ldr	x3, [x8, #16]
  402780:	sub	x8, x29, #0x60
  402784:	str	x0, [sp, #32]
  402788:	mov	x0, x8
  40278c:	mov	x1, #0x40                  	// #64
  402790:	ldr	x2, [sp, #32]
  402794:	str	x8, [sp, #24]
  402798:	bl	4019e0 <snprintf@plt>
  40279c:	ldr	x8, [sp, #40]
  4027a0:	ldr	x9, [x8, #8]
  4027a4:	ldr	x9, [x9, #16]
  4027a8:	ldur	x10, [x29, #-32]
  4027ac:	str	x9, [x10, #40]
  4027b0:	ldur	x9, [x29, #-32]
  4027b4:	mov	x10, xzr
  4027b8:	str	x10, [x9, #80]
  4027bc:	ldr	x9, [sp, #104]
  4027c0:	ldr	x9, [x9]
  4027c4:	ldur	x11, [x29, #-32]
  4027c8:	str	x9, [x11, #24]
  4027cc:	ldr	x1, [sp, #104]
  4027d0:	ldr	x9, [x8, #8]
  4027d4:	ldr	x2, [x9, #24]
  4027d8:	ldr	x9, [x8, #8]
  4027dc:	ldr	x4, [x9, #32]
  4027e0:	mov	x0, x10
  4027e4:	mov	x3, #0x1                   	// #1
  4027e8:	ldr	x5, [sp, #24]
  4027ec:	bl	4020ec <ferror@plt+0x3bc>
  4027f0:	ldur	x8, [x29, #-32]
  4027f4:	str	x0, [x8, #32]
  4027f8:	ldur	x8, [x29, #-32]
  4027fc:	ldr	x8, [x8, #32]
  402800:	cbnz	x8, 402810 <ferror@plt+0xae0>
  402804:	ldur	x8, [x29, #-32]
  402808:	str	xzr, [x8, #48]
  40280c:	b	402ac8 <ferror@plt+0xd98>
  402810:	ldur	x8, [x29, #-32]
  402814:	ldr	x8, [x8, #32]
  402818:	str	x8, [sp, #96]
  40281c:	ldr	x8, [sp, #40]
  402820:	ldr	x9, [x8, #8]
  402824:	ldr	x9, [x9, #32]
  402828:	str	x9, [sp, #88]
  40282c:	str	xzr, [sp, #80]
  402830:	ldr	x9, [x8, #8]
  402834:	ldr	x9, [x9, #8]
  402838:	and	x9, x9, #0x800
  40283c:	cbz	x9, 402900 <ferror@plt+0xbd0>
  402840:	ldr	x8, [sp, #88]
  402844:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  402848:	add	x9, x9, #0x8e4
  40284c:	ldr	w10, [x9]
  402850:	mov	x9, #0x18                  	// #24
  402854:	mov	x11, #0xc                   	// #12
  402858:	cmp	w10, #0x0
  40285c:	csel	x9, x11, x9, ne  // ne = any
  402860:	cmp	x8, x9
  402864:	b.cs	402888 <ferror@plt+0xb58>  // b.hs, b.nlast
  402868:	adrp	x0, 480000 <warn@@Base+0xed44>
  40286c:	add	x0, x0, #0xac6
  402870:	bl	401cf0 <gettext@plt>
  402874:	ldur	x8, [x29, #-32]
  402878:	ldr	x1, [x8, #16]
  40287c:	bl	4712bc <warn@@Base>
  402880:	stur	wzr, [x29, #-4]
  402884:	b	402b5c <ferror@plt+0xe2c>
  402888:	ldr	x1, [sp, #96]
  40288c:	ldr	x2, [sp, #88]
  402890:	add	x0, sp, #0x38
  402894:	bl	403e3c <ferror@plt+0x210c>
  402898:	str	w0, [sp, #52]
  40289c:	ldr	w8, [sp, #56]
  4028a0:	cmp	w8, #0x1
  4028a4:	b.eq	4028cc <ferror@plt+0xb9c>  // b.none
  4028a8:	adrp	x0, 480000 <warn@@Base+0xed44>
  4028ac:	add	x0, x0, #0xb09
  4028b0:	bl	401cf0 <gettext@plt>
  4028b4:	ldur	x8, [x29, #-32]
  4028b8:	ldr	x1, [x8, #16]
  4028bc:	ldr	w2, [sp, #56]
  4028c0:	bl	4712bc <warn@@Base>
  4028c4:	stur	wzr, [x29, #-4]
  4028c8:	b	402b5c <ferror@plt+0xe2c>
  4028cc:	ldr	x8, [sp, #64]
  4028d0:	str	x8, [sp, #80]
  4028d4:	ldr	w9, [sp, #52]
  4028d8:	mov	w8, w9
  4028dc:	ldr	x10, [sp, #96]
  4028e0:	add	x8, x10, x8
  4028e4:	str	x8, [sp, #96]
  4028e8:	ldr	w9, [sp, #52]
  4028ec:	mov	w8, w9
  4028f0:	ldr	x10, [sp, #88]
  4028f4:	subs	x8, x10, x8
  4028f8:	str	x8, [sp, #88]
  4028fc:	b	402a44 <ferror@plt+0xd14>
  402900:	ldr	x8, [sp, #88]
  402904:	cmp	x8, #0xc
  402908:	b.ls	402a44 <ferror@plt+0xd14>  // b.plast
  40290c:	ldr	x0, [sp, #96]
  402910:	adrp	x1, 480000 <warn@@Base+0xed44>
  402914:	add	x1, x1, #0xb39
  402918:	bl	401bb0 <strcmp@plt>
  40291c:	cbnz	w0, 402a44 <ferror@plt+0xd14>
  402920:	ldr	x8, [sp, #96]
  402924:	ldrb	w9, [x8, #4]
  402928:	mov	w8, w9
  40292c:	str	x8, [sp, #80]
  402930:	ldr	x8, [sp, #80]
  402934:	lsl	x8, x8, #8
  402938:	str	x8, [sp, #80]
  40293c:	ldr	x8, [sp, #96]
  402940:	ldrb	w9, [x8, #5]
  402944:	mov	w8, w9
  402948:	ldr	x10, [sp, #80]
  40294c:	add	x8, x10, x8
  402950:	str	x8, [sp, #80]
  402954:	ldr	x8, [sp, #80]
  402958:	lsl	x8, x8, #8
  40295c:	str	x8, [sp, #80]
  402960:	ldr	x8, [sp, #96]
  402964:	ldrb	w9, [x8, #6]
  402968:	mov	w8, w9
  40296c:	ldr	x10, [sp, #80]
  402970:	add	x8, x10, x8
  402974:	str	x8, [sp, #80]
  402978:	ldr	x8, [sp, #80]
  40297c:	lsl	x8, x8, #8
  402980:	str	x8, [sp, #80]
  402984:	ldr	x8, [sp, #96]
  402988:	ldrb	w9, [x8, #7]
  40298c:	mov	w8, w9
  402990:	ldr	x10, [sp, #80]
  402994:	add	x8, x10, x8
  402998:	str	x8, [sp, #80]
  40299c:	ldr	x8, [sp, #80]
  4029a0:	lsl	x8, x8, #8
  4029a4:	str	x8, [sp, #80]
  4029a8:	ldr	x8, [sp, #96]
  4029ac:	ldrb	w9, [x8, #8]
  4029b0:	mov	w8, w9
  4029b4:	ldr	x10, [sp, #80]
  4029b8:	add	x8, x10, x8
  4029bc:	str	x8, [sp, #80]
  4029c0:	ldr	x8, [sp, #80]
  4029c4:	lsl	x8, x8, #8
  4029c8:	str	x8, [sp, #80]
  4029cc:	ldr	x8, [sp, #96]
  4029d0:	ldrb	w9, [x8, #9]
  4029d4:	mov	w8, w9
  4029d8:	ldr	x10, [sp, #80]
  4029dc:	add	x8, x10, x8
  4029e0:	str	x8, [sp, #80]
  4029e4:	ldr	x8, [sp, #80]
  4029e8:	lsl	x8, x8, #8
  4029ec:	str	x8, [sp, #80]
  4029f0:	ldr	x8, [sp, #96]
  4029f4:	ldrb	w9, [x8, #10]
  4029f8:	mov	w8, w9
  4029fc:	ldr	x10, [sp, #80]
  402a00:	add	x8, x10, x8
  402a04:	str	x8, [sp, #80]
  402a08:	ldr	x8, [sp, #80]
  402a0c:	lsl	x8, x8, #8
  402a10:	str	x8, [sp, #80]
  402a14:	ldr	x8, [sp, #96]
  402a18:	ldrb	w9, [x8, #11]
  402a1c:	mov	w8, w9
  402a20:	ldr	x10, [sp, #80]
  402a24:	add	x8, x10, x8
  402a28:	str	x8, [sp, #80]
  402a2c:	ldr	x8, [sp, #96]
  402a30:	add	x8, x8, #0xc
  402a34:	str	x8, [sp, #96]
  402a38:	ldr	x8, [sp, #88]
  402a3c:	subs	x8, x8, #0xc
  402a40:	str	x8, [sp, #88]
  402a44:	ldr	x8, [sp, #80]
  402a48:	cbz	x8, 402abc <ferror@plt+0xd8c>
  402a4c:	ldr	x1, [sp, #80]
  402a50:	add	x0, sp, #0x60
  402a54:	add	x2, sp, #0x58
  402a58:	bl	403fb4 <ferror@plt+0x2284>
  402a5c:	cbz	w0, 402a7c <ferror@plt+0xd4c>
  402a60:	ldur	x8, [x29, #-32]
  402a64:	ldr	x0, [x8, #32]
  402a68:	bl	401bd0 <free@plt>
  402a6c:	ldr	x8, [sp, #96]
  402a70:	ldur	x9, [x29, #-32]
  402a74:	str	x8, [x9, #32]
  402a78:	b	402abc <ferror@plt+0xd8c>
  402a7c:	adrp	x0, 480000 <warn@@Base+0xed44>
  402a80:	add	x0, x0, #0xb3e
  402a84:	bl	401cf0 <gettext@plt>
  402a88:	ldr	x8, [sp, #104]
  402a8c:	ldr	x9, [sp, #40]
  402a90:	ldr	x1, [x9, #8]
  402a94:	str	x0, [sp, #16]
  402a98:	mov	x0, x8
  402a9c:	bl	404140 <ferror@plt+0x2410>
  402aa0:	ldr	x1, [sp, #16]
  402aa4:	str	x0, [sp, #8]
  402aa8:	mov	x0, x1
  402aac:	ldr	x1, [sp, #8]
  402ab0:	bl	4711a8 <error@@Base>
  402ab4:	stur	wzr, [x29, #-4]
  402ab8:	b	402b5c <ferror@plt+0xe2c>
  402abc:	ldr	x8, [sp, #88]
  402ac0:	ldur	x9, [x29, #-32]
  402ac4:	str	x8, [x9, #48]
  402ac8:	ldur	x8, [x29, #-32]
  402acc:	ldr	x8, [x8, #32]
  402ad0:	cbnz	x8, 402adc <ferror@plt+0xdac>
  402ad4:	stur	wzr, [x29, #-4]
  402ad8:	b	402b5c <ferror@plt+0xe2c>
  402adc:	ldur	w8, [x29, #-8]
  402ae0:	mov	w9, w8
  402ae4:	mov	x10, #0x70                  	// #112
  402ae8:	mul	x9, x10, x9
  402aec:	adrp	x10, 4bc000 <warn@@Base+0x4ad44>
  402af0:	add	x10, x10, #0x400
  402af4:	add	x9, x10, x9
  402af8:	ldr	w8, [x9, #104]
  402afc:	cbz	w8, 402b40 <ferror@plt+0xe10>
  402b00:	ldr	x0, [sp, #104]
  402b04:	ldr	x8, [sp, #40]
  402b08:	ldr	x1, [x8, #8]
  402b0c:	ldur	x9, [x29, #-32]
  402b10:	ldr	x2, [x9, #32]
  402b14:	ldur	x9, [x29, #-32]
  402b18:	ldr	x3, [x9, #48]
  402b1c:	ldur	x9, [x29, #-32]
  402b20:	add	x4, x9, #0x40
  402b24:	ldur	x9, [x29, #-32]
  402b28:	add	x5, x9, #0x48
  402b2c:	bl	404398 <ferror@plt+0x2668>
  402b30:	cbnz	w0, 402b3c <ferror@plt+0xe0c>
  402b34:	stur	wzr, [x29, #-4]
  402b38:	b	402b5c <ferror@plt+0xe2c>
  402b3c:	b	402b54 <ferror@plt+0xe24>
  402b40:	ldur	x8, [x29, #-32]
  402b44:	mov	x9, xzr
  402b48:	str	x9, [x8, #64]
  402b4c:	ldur	x8, [x29, #-32]
  402b50:	str	xzr, [x8, #72]
  402b54:	mov	w8, #0x1                   	// #1
  402b58:	stur	w8, [x29, #-4]
  402b5c:	ldur	w0, [x29, #-4]
  402b60:	ldp	x29, x30, [sp, #208]
  402b64:	add	sp, sp, #0xe0
  402b68:	ret
  402b6c:	sub	sp, sp, #0x20
  402b70:	stp	x29, x30, [sp, #16]
  402b74:	add	x29, sp, #0x10
  402b78:	str	x0, [sp, #8]
  402b7c:	ldr	x0, [sp, #8]
  402b80:	bl	402b90 <ferror@plt+0xe60>
  402b84:	ldp	x29, x30, [sp, #16]
  402b88:	add	sp, sp, #0x20
  402b8c:	ret
  402b90:	sub	sp, sp, #0x20
  402b94:	stp	x29, x30, [sp, #16]
  402b98:	add	x29, sp, #0x10
  402b9c:	str	x0, [sp, #8]
  402ba0:	ldr	x8, [sp, #8]
  402ba4:	cbz	x8, 402bc8 <ferror@plt+0xe98>
  402ba8:	ldr	x8, [sp, #8]
  402bac:	ldr	x8, [x8, #8]
  402bb0:	cbz	x8, 402bc0 <ferror@plt+0xe90>
  402bb4:	ldr	x8, [sp, #8]
  402bb8:	ldr	x0, [x8, #8]
  402bbc:	bl	401a10 <fclose@plt>
  402bc0:	ldr	x0, [sp, #8]
  402bc4:	bl	401bd0 <free@plt>
  402bc8:	ldp	x29, x30, [sp, #16]
  402bcc:	add	sp, sp, #0x20
  402bd0:	ret
  402bd4:	sub	sp, sp, #0x20
  402bd8:	stp	x29, x30, [sp, #16]
  402bdc:	add	x29, sp, #0x10
  402be0:	str	x0, [sp, #8]
  402be4:	ldr	x0, [sp, #8]
  402be8:	bl	402bf8 <ferror@plt+0xec8>
  402bec:	ldp	x29, x30, [sp, #16]
  402bf0:	add	sp, sp, #0x20
  402bf4:	ret
  402bf8:	sub	sp, sp, #0xc0
  402bfc:	stp	x29, x30, [sp, #176]
  402c00:	add	x29, sp, #0xb0
  402c04:	sub	x8, x29, #0x10
  402c08:	mov	x9, xzr
  402c0c:	add	x1, sp, #0x20
  402c10:	str	x0, [x8]
  402c14:	str	x9, [sp, #24]
  402c18:	ldr	x0, [x8]
  402c1c:	str	x8, [sp, #8]
  402c20:	bl	478458 <warn@@Base+0x719c>
  402c24:	cmp	w0, #0x0
  402c28:	cset	w10, lt  // lt = tstop
  402c2c:	tbnz	w10, #0, 402c40 <ferror@plt+0xf10>
  402c30:	ldr	w8, [sp, #48]
  402c34:	and	w8, w8, #0xf000
  402c38:	cmp	w8, #0x8, lsl #12
  402c3c:	b.eq	402c44 <ferror@plt+0xf14>  // b.none
  402c40:	b	402d1c <ferror@plt+0xfec>
  402c44:	mov	x0, #0x1                   	// #1
  402c48:	mov	x1, #0xa0                  	// #160
  402c4c:	bl	401aa0 <calloc@plt>
  402c50:	str	x0, [sp, #24]
  402c54:	ldr	x8, [sp, #24]
  402c58:	cbnz	x8, 402c60 <ferror@plt+0xf30>
  402c5c:	b	402d1c <ferror@plt+0xfec>
  402c60:	ldr	x8, [sp, #8]
  402c64:	ldr	x0, [x8]
  402c68:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  402c6c:	add	x1, x1, #0xd5d
  402c70:	bl	401a20 <fopen@plt>
  402c74:	ldr	x8, [sp, #24]
  402c78:	str	x0, [x8, #8]
  402c7c:	ldr	x8, [sp, #24]
  402c80:	ldr	x8, [x8, #8]
  402c84:	cbnz	x8, 402c8c <ferror@plt+0xf5c>
  402c88:	b	402d1c <ferror@plt+0xfec>
  402c8c:	ldr	x8, [sp, #80]
  402c90:	ldr	x9, [sp, #24]
  402c94:	str	x8, [x9, #16]
  402c98:	ldr	x8, [sp, #8]
  402c9c:	ldr	x9, [x8]
  402ca0:	ldr	x10, [sp, #24]
  402ca4:	str	x9, [x10]
  402ca8:	ldr	x0, [sp, #24]
  402cac:	bl	409260 <ferror@plt+0x7530>
  402cb0:	cbnz	w0, 402cb8 <ferror@plt+0xf88>
  402cb4:	b	402d1c <ferror@plt+0xfec>
  402cb8:	ldr	x8, [sp, #24]
  402cbc:	ldr	x8, [x8, #56]
  402cc0:	cbz	x8, 402d0c <ferror@plt+0xfdc>
  402cc4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402cc8:	add	x8, x8, #0x8e4
  402ccc:	ldr	w9, [x8]
  402cd0:	cbz	w9, 402cec <ferror@plt+0xfbc>
  402cd4:	ldr	x0, [sp, #24]
  402cd8:	mov	w8, wzr
  402cdc:	mov	w1, w8
  402ce0:	bl	409768 <ferror@plt+0x7a38>
  402ce4:	str	w0, [sp, #20]
  402ce8:	b	402d00 <ferror@plt+0xfd0>
  402cec:	ldr	x0, [sp, #24]
  402cf0:	mov	w8, wzr
  402cf4:	mov	w1, w8
  402cf8:	bl	409bfc <ferror@plt+0x7ecc>
  402cfc:	str	w0, [sp, #20]
  402d00:	ldr	w8, [sp, #20]
  402d04:	cbnz	w8, 402d0c <ferror@plt+0xfdc>
  402d08:	b	402d1c <ferror@plt+0xfec>
  402d0c:	ldr	x8, [sp, #24]
  402d10:	ldr	x9, [sp, #8]
  402d14:	str	x8, [x9, #8]
  402d18:	b	402d50 <ferror@plt+0x1020>
  402d1c:	ldr	x8, [sp, #24]
  402d20:	cbz	x8, 402d44 <ferror@plt+0x1014>
  402d24:	ldr	x8, [sp, #24]
  402d28:	ldr	x8, [x8, #8]
  402d2c:	cbz	x8, 402d3c <ferror@plt+0x100c>
  402d30:	ldr	x8, [sp, #24]
  402d34:	ldr	x0, [x8, #8]
  402d38:	bl	401a10 <fclose@plt>
  402d3c:	ldr	x0, [sp, #24]
  402d40:	bl	401bd0 <free@plt>
  402d44:	mov	x8, xzr
  402d48:	ldr	x9, [sp, #8]
  402d4c:	str	x8, [x9, #8]
  402d50:	ldr	x8, [sp, #8]
  402d54:	ldr	x0, [x8, #8]
  402d58:	ldp	x29, x30, [sp, #176]
  402d5c:	add	sp, sp, #0xc0
  402d60:	ret
  402d64:	sub	sp, sp, #0x70
  402d68:	stp	x29, x30, [sp, #96]
  402d6c:	add	x29, sp, #0x60
  402d70:	mov	w8, wzr
  402d74:	mov	w9, #0x5                   	// #5
  402d78:	adrp	x10, 497000 <warn@@Base+0x25d44>
  402d7c:	add	x10, x10, #0x6b8
  402d80:	adrp	x11, 480000 <warn@@Base+0xed44>
  402d84:	add	x11, x11, #0x940
  402d88:	adrp	x12, 480000 <warn@@Base+0xed44>
  402d8c:	add	x12, x12, #0x949
  402d90:	adrp	x13, 480000 <warn@@Base+0xed44>
  402d94:	add	x13, x13, #0x95b
  402d98:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  402d9c:	add	x14, x14, #0x718
  402da0:	adrp	x15, 4bd000 <warn@@Base+0x4bd44>
  402da4:	add	x15, x15, #0x6f8
  402da8:	sub	x16, x29, #0x8
  402dac:	sub	x17, x29, #0x10
  402db0:	stur	wzr, [x29, #-4]
  402db4:	stur	w0, [x29, #-8]
  402db8:	stur	x1, [x29, #-16]
  402dbc:	mov	w0, w9
  402dc0:	mov	x1, x10
  402dc4:	stur	w8, [x29, #-24]
  402dc8:	stur	x10, [x29, #-32]
  402dcc:	stur	x11, [x29, #-40]
  402dd0:	str	x12, [sp, #48]
  402dd4:	str	x13, [sp, #40]
  402dd8:	str	x14, [sp, #32]
  402ddc:	str	x15, [sp, #24]
  402de0:	str	x16, [sp, #16]
  402de4:	str	x17, [sp, #8]
  402de8:	bl	401d20 <setlocale@plt>
  402dec:	ldur	w8, [x29, #-24]
  402df0:	mov	w0, w8
  402df4:	ldur	x1, [x29, #-32]
  402df8:	bl	401d20 <setlocale@plt>
  402dfc:	ldur	x10, [x29, #-40]
  402e00:	mov	x0, x10
  402e04:	ldr	x1, [sp, #48]
  402e08:	bl	401a60 <bindtextdomain@plt>
  402e0c:	ldur	x10, [x29, #-40]
  402e10:	mov	x0, x10
  402e14:	bl	401b90 <textdomain@plt>
  402e18:	ldr	x10, [sp, #16]
  402e1c:	mov	x0, x10
  402e20:	ldr	x1, [sp, #8]
  402e24:	bl	473514 <warn@@Base+0x2258>
  402e28:	ldr	x10, [sp, #40]
  402e2c:	ldr	x11, [sp, #32]
  402e30:	str	x10, [x11]
  402e34:	ldur	w1, [x29, #-8]
  402e38:	ldur	x2, [x29, #-16]
  402e3c:	mov	x0, x11
  402e40:	bl	402f60 <ferror@plt+0x1230>
  402e44:	ldr	x10, [sp, #24]
  402e48:	ldr	w8, [x10]
  402e4c:	ldur	w9, [x29, #-8]
  402e50:	subs	w9, w9, #0x1
  402e54:	cmp	w8, w9
  402e58:	b.ge	402e70 <ferror@plt+0x1140>  // b.tcont
  402e5c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402e60:	add	x8, x8, #0x7b8
  402e64:	mov	w9, #0x1                   	// #1
  402e68:	str	w9, [x8]
  402e6c:	b	402ea4 <ferror@plt+0x1174>
  402e70:	ldr	x8, [sp, #24]
  402e74:	ldr	w9, [x8]
  402e78:	ldur	w10, [x29, #-8]
  402e7c:	cmp	w9, w10
  402e80:	b.lt	402ea4 <ferror@plt+0x1174>  // b.tstop
  402e84:	adrp	x0, 480000 <warn@@Base+0xed44>
  402e88:	add	x0, x0, #0x965
  402e8c:	bl	401cf0 <gettext@plt>
  402e90:	bl	4712bc <warn@@Base>
  402e94:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402e98:	add	x8, x8, #0x6e8
  402e9c:	ldr	x0, [x8]
  402ea0:	bl	403758 <ferror@plt+0x1a28>
  402ea4:	stur	wzr, [x29, #-20]
  402ea8:	ldr	x8, [sp, #24]
  402eac:	ldr	w9, [x8]
  402eb0:	ldur	w10, [x29, #-8]
  402eb4:	cmp	w9, w10
  402eb8:	b.ge	402ef8 <ferror@plt+0x11c8>  // b.tcont
  402ebc:	ldur	x8, [x29, #-16]
  402ec0:	ldr	x9, [sp, #24]
  402ec4:	ldrsw	x10, [x9]
  402ec8:	mov	w11, w10
  402ecc:	add	w11, w11, #0x1
  402ed0:	str	w11, [x9]
  402ed4:	mov	x12, #0x8                   	// #8
  402ed8:	mul	x10, x12, x10
  402edc:	add	x8, x8, x10
  402ee0:	ldr	x0, [x8]
  402ee4:	bl	403910 <ferror@plt+0x1be0>
  402ee8:	cbnz	w0, 402ef4 <ferror@plt+0x11c4>
  402eec:	mov	w8, #0x1                   	// #1
  402ef0:	stur	w8, [x29, #-20]
  402ef4:	b	402ea8 <ferror@plt+0x1178>
  402ef8:	ldr	x8, [sp, #32]
  402efc:	ldr	x9, [x8, #144]
  402f00:	cbz	x9, 402f10 <ferror@plt+0x11e0>
  402f04:	ldr	x8, [sp, #32]
  402f08:	ldr	x0, [x8, #144]
  402f0c:	bl	401bd0 <free@plt>
  402f10:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402f14:	add	x8, x8, #0x7c0
  402f18:	ldr	x0, [x8]
  402f1c:	bl	401bd0 <free@plt>
  402f20:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402f24:	add	x8, x8, #0x7c8
  402f28:	ldr	x0, [x8]
  402f2c:	bl	401bd0 <free@plt>
  402f30:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402f34:	add	x8, x8, #0x7d0
  402f38:	ldr	x0, [x8]
  402f3c:	bl	401bd0 <free@plt>
  402f40:	ldur	w9, [x29, #-20]
  402f44:	mov	w10, wzr
  402f48:	mov	w11, #0x1                   	// #1
  402f4c:	cmp	w9, #0x0
  402f50:	csel	w0, w11, w10, ne  // ne = any
  402f54:	ldp	x29, x30, [sp, #96]
  402f58:	add	sp, sp, #0x70
  402f5c:	ret
  402f60:	sub	sp, sp, #0xd0
  402f64:	stp	x29, x30, [sp, #192]
  402f68:	add	x29, sp, #0xc0
  402f6c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  402f70:	add	x8, x8, #0x6e8
  402f74:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  402f78:	add	x9, x9, #0x9d0
  402f7c:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  402f80:	add	x10, x10, #0x9c4
  402f84:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  402f88:	add	x11, x11, #0x9c8
  402f8c:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  402f90:	add	x12, x12, #0x9cc
  402f94:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  402f98:	add	x13, x13, #0x9d8
  402f9c:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  402fa0:	add	x14, x14, #0x9e0
  402fa4:	adrp	x15, 4bd000 <warn@@Base+0x4bd44>
  402fa8:	add	x15, x15, #0x9d4
  402fac:	adrp	x16, 4bd000 <warn@@Base+0x4bd44>
  402fb0:	add	x16, x16, #0xa04
  402fb4:	adrp	x17, 4bd000 <warn@@Base+0x4bd44>
  402fb8:	add	x17, x17, #0x9e4
  402fbc:	adrp	x18, 4bd000 <warn@@Base+0x4bd44>
  402fc0:	add	x18, x18, #0x9e8
  402fc4:	adrp	x3, 4bd000 <warn@@Base+0x4bd44>
  402fc8:	add	x3, x3, #0xa08
  402fcc:	adrp	x4, 4bd000 <warn@@Base+0x4bd44>
  402fd0:	add	x4, x4, #0x9ec
  402fd4:	adrp	x5, 4bd000 <warn@@Base+0x4bd44>
  402fd8:	add	x5, x5, #0x9f0
  402fdc:	adrp	x6, 4bd000 <warn@@Base+0x4bd44>
  402fe0:	add	x6, x6, #0x9dc
  402fe4:	adrp	x7, 4bd000 <warn@@Base+0x4bd44>
  402fe8:	add	x7, x7, #0x6f0
  402fec:	stur	x0, [x29, #-8]
  402ff0:	stur	w1, [x29, #-12]
  402ff4:	stur	x2, [x29, #-24]
  402ff8:	ldur	w1, [x29, #-12]
  402ffc:	cmp	w1, #0x2
  403000:	stur	x8, [x29, #-56]
  403004:	stur	x9, [x29, #-64]
  403008:	stur	x10, [x29, #-72]
  40300c:	stur	x11, [x29, #-80]
  403010:	stur	x12, [x29, #-88]
  403014:	str	x13, [sp, #96]
  403018:	str	x14, [sp, #88]
  40301c:	str	x15, [sp, #80]
  403020:	str	x16, [sp, #72]
  403024:	str	x17, [sp, #64]
  403028:	str	x18, [sp, #56]
  40302c:	str	x3, [sp, #48]
  403030:	str	x4, [sp, #40]
  403034:	str	x5, [sp, #32]
  403038:	str	x6, [sp, #24]
  40303c:	str	x7, [sp, #16]
  403040:	b.ge	403050 <ferror@plt+0x1320>  // b.tcont
  403044:	ldur	x8, [x29, #-56]
  403048:	ldr	x0, [x8]
  40304c:	bl	403758 <ferror@plt+0x1a28>
  403050:	ldur	w0, [x29, #-12]
  403054:	ldur	x1, [x29, #-24]
  403058:	adrp	x2, 481000 <warn@@Base+0xfd44>
  40305c:	add	x2, x2, #0x289
  403060:	adrp	x3, 4bb000 <warn@@Base+0x49d44>
  403064:	add	x3, x3, #0x278
  403068:	mov	x8, xzr
  40306c:	mov	x4, x8
  403070:	bl	401ba0 <getopt_long@plt>
  403074:	stur	w0, [x29, #-28]
  403078:	mov	w9, #0xffffffff            	// #-1
  40307c:	cmp	w0, w9
  403080:	b.eq	403678 <ferror@plt+0x1948>  // b.none
  403084:	ldur	w8, [x29, #-28]
  403088:	str	w8, [sp, #12]
  40308c:	cbz	w8, 4032d4 <ferror@plt+0x15a4>
  403090:	b	403094 <ferror@plt+0x1364>
  403094:	ldr	w8, [sp, #12]
  403098:	cmp	w8, #0x3f
  40309c:	b.eq	403668 <ferror@plt+0x1938>  // b.none
  4030a0:	b	4030a4 <ferror@plt+0x1374>
  4030a4:	ldr	w8, [sp, #12]
  4030a8:	cmp	w8, #0x41
  4030ac:	b.eq	4033a0 <ferror@plt+0x1670>  // b.none
  4030b0:	b	4030b4 <ferror@plt+0x1384>
  4030b4:	ldr	w8, [sp, #12]
  4030b8:	cmp	w8, #0x44
  4030bc:	b.eq	4033b0 <ferror@plt+0x1680>  // b.none
  4030c0:	b	4030c4 <ferror@plt+0x1394>
  4030c4:	ldr	w8, [sp, #12]
  4030c8:	cmp	w8, #0x48
  4030cc:	b.eq	4032d8 <ferror@plt+0x15a8>  // b.none
  4030d0:	b	4030d4 <ferror@plt+0x13a4>
  4030d4:	ldr	w8, [sp, #12]
  4030d8:	cmp	w8, #0x49
  4030dc:	b.eq	403434 <ferror@plt+0x1704>  // b.none
  4030e0:	b	4030e4 <ferror@plt+0x13b4>
  4030e4:	ldr	w8, [sp, #12]
  4030e8:	cmp	w8, #0x4e
  4030ec:	b.eq	403364 <ferror@plt+0x1634>  // b.none
  4030f0:	b	4030f4 <ferror@plt+0x13c4>
  4030f4:	ldr	w8, [sp, #12]
  4030f8:	cmp	w8, #0x52
  4030fc:	b.eq	403488 <ferror@plt+0x1758>  // b.none
  403100:	b	403104 <ferror@plt+0x13d4>
  403104:	ldr	w8, [sp, #12]
  403108:	cmp	w8, #0x53
  40310c:	b.eq	403414 <ferror@plt+0x16e4>  // b.none
  403110:	b	403114 <ferror@plt+0x13e4>
  403114:	ldr	w8, [sp, #12]
  403118:	cmp	w8, #0x56
  40311c:	b.eq	403630 <ferror@plt+0x1900>  // b.none
  403120:	b	403124 <ferror@plt+0x13f4>
  403124:	ldr	w8, [sp, #12]
  403128:	cmp	w8, #0x57
  40312c:	b.eq	403640 <ferror@plt+0x1910>  // b.none
  403130:	b	403134 <ferror@plt+0x1404>
  403134:	ldr	w8, [sp, #12]
  403138:	cmp	w8, #0x61
  40313c:	b.eq	4032ec <ferror@plt+0x15bc>  // b.none
  403140:	b	403144 <ferror@plt+0x1414>
  403144:	ldr	w8, [sp, #12]
  403148:	cmp	w8, #0x63
  40314c:	b.eq	403454 <ferror@plt+0x1724>  // b.none
  403150:	b	403154 <ferror@plt+0x1424>
  403154:	ldr	w8, [sp, #12]
  403158:	cmp	w8, #0x64
  40315c:	b.eq	403424 <ferror@plt+0x16f4>  // b.none
  403160:	b	403164 <ferror@plt+0x1434>
  403164:	ldr	w8, [sp, #12]
  403168:	cmp	w8, #0x65
  40316c:	b.eq	403380 <ferror@plt+0x1650>  // b.none
  403170:	b	403174 <ferror@plt+0x1444>
  403174:	ldr	w8, [sp, #12]
  403178:	cmp	w8, #0x67
  40317c:	b.eq	403354 <ferror@plt+0x1624>  // b.none
  403180:	b	403184 <ferror@plt+0x1454>
  403184:	ldr	w8, [sp, #12]
  403188:	cmp	w8, #0x68
  40318c:	b.eq	4033e4 <ferror@plt+0x16b4>  // b.none
  403190:	b	403194 <ferror@plt+0x1464>
  403194:	ldr	w8, [sp, #12]
  403198:	cmp	w8, #0x6c
  40319c:	b.eq	4033f4 <ferror@plt+0x16c4>  // b.none
  4031a0:	b	4031a4 <ferror@plt+0x1474>
  4031a4:	ldr	w8, [sp, #12]
  4031a8:	cmp	w8, #0x6e
  4031ac:	b.eq	403444 <ferror@plt+0x1714>  // b.none
  4031b0:	b	4031b4 <ferror@plt+0x1484>
  4031b4:	ldr	w8, [sp, #12]
  4031b8:	cmp	w8, #0x70
  4031bc:	b.eq	403478 <ferror@plt+0x1748>  // b.none
  4031c0:	b	4031c4 <ferror@plt+0x1494>
  4031c4:	ldr	w8, [sp, #12]
  4031c8:	cmp	w8, #0x72
  4031cc:	b.eq	4033c4 <ferror@plt+0x1694>  // b.none
  4031d0:	b	4031d4 <ferror@plt+0x14a4>
  4031d4:	ldr	w8, [sp, #12]
  4031d8:	cmp	w8, #0x73
  4031dc:	b.eq	403404 <ferror@plt+0x16d4>  // b.none
  4031e0:	b	4031e4 <ferror@plt+0x14b4>
  4031e4:	ldr	w8, [sp, #12]
  4031e8:	cmp	w8, #0x74
  4031ec:	b.eq	403364 <ferror@plt+0x1634>  // b.none
  4031f0:	b	4031f4 <ferror@plt+0x14c4>
  4031f4:	ldr	w8, [sp, #12]
  4031f8:	cmp	w8, #0x75
  4031fc:	b.eq	4033d4 <ferror@plt+0x16a4>  // b.none
  403200:	b	403204 <ferror@plt+0x14d4>
  403204:	ldr	w8, [sp, #12]
  403208:	cmp	w8, #0x76
  40320c:	b.eq	40361c <ferror@plt+0x18ec>  // b.none
  403210:	b	403214 <ferror@plt+0x14e4>
  403214:	ldr	w8, [sp, #12]
  403218:	cmp	w8, #0x77
  40321c:	b.eq	4034ac <ferror@plt+0x177c>  // b.none
  403220:	b	403224 <ferror@plt+0x14f4>
  403224:	ldr	w8, [sp, #12]
  403228:	cmp	w8, #0x78
  40322c:	b.eq	403468 <ferror@plt+0x1738>  // b.none
  403230:	b	403234 <ferror@plt+0x1504>
  403234:	ldr	w8, [sp, #12]
  403238:	cmp	w8, #0x7a
  40323c:	b.eq	403498 <ferror@plt+0x1768>  // b.none
  403240:	b	403244 <ferror@plt+0x1514>
  403244:	ldr	w8, [sp, #12]
  403248:	cmp	w8, #0x200
  40324c:	b.eq	4034f0 <ferror@plt+0x17c0>  // b.none
  403250:	b	403254 <ferror@plt+0x1524>
  403254:	ldr	w8, [sp, #12]
  403258:	cmp	w8, #0x201
  40325c:	b.eq	403608 <ferror@plt+0x18d8>  // b.none
  403260:	b	403264 <ferror@plt+0x1534>
  403264:	ldr	w8, [sp, #12]
  403268:	cmp	w8, #0x202
  40326c:	b.eq	403530 <ferror@plt+0x1800>  // b.none
  403270:	b	403274 <ferror@plt+0x1544>
  403274:	ldr	w8, [sp, #12]
  403278:	cmp	w8, #0x203
  40327c:	b.eq	403558 <ferror@plt+0x1828>  // b.none
  403280:	b	403284 <ferror@plt+0x1554>
  403284:	ldr	w8, [sp, #12]
  403288:	cmp	w8, #0x204
  40328c:	b.eq	403580 <ferror@plt+0x1850>  // b.none
  403290:	b	403294 <ferror@plt+0x1564>
  403294:	ldr	w8, [sp, #12]
  403298:	cmp	w8, #0x205
  40329c:	b.eq	403594 <ferror@plt+0x1864>  // b.none
  4032a0:	b	4032a4 <ferror@plt+0x1574>
  4032a4:	ldr	w8, [sp, #12]
  4032a8:	cmp	w8, #0x206
  4032ac:	b.eq	4035ec <ferror@plt+0x18bc>  // b.none
  4032b0:	b	4032b4 <ferror@plt+0x1584>
  4032b4:	ldr	w8, [sp, #12]
  4032b8:	cmp	w8, #0x207
  4032bc:	b.eq	4035b4 <ferror@plt+0x1884>  // b.none
  4032c0:	b	4032c4 <ferror@plt+0x1594>
  4032c4:	ldr	w8, [sp, #12]
  4032c8:	cmp	w8, #0x208
  4032cc:	b.eq	4035d0 <ferror@plt+0x18a0>  // b.none
  4032d0:	b	403654 <ferror@plt+0x1924>
  4032d4:	b	403674 <ferror@plt+0x1944>
  4032d8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4032dc:	add	x8, x8, #0x700
  4032e0:	ldr	x0, [x8]
  4032e4:	bl	403758 <ferror@plt+0x1a28>
  4032e8:	b	403674 <ferror@plt+0x1944>
  4032ec:	mov	w8, #0x1                   	// #1
  4032f0:	ldur	x9, [x29, #-72]
  4032f4:	str	w8, [x9]
  4032f8:	ldur	x10, [x29, #-80]
  4032fc:	str	w8, [x10]
  403300:	ldur	x11, [x29, #-88]
  403304:	str	w8, [x11]
  403308:	ldur	x12, [x29, #-64]
  40330c:	str	w8, [x12]
  403310:	ldr	x13, [sp, #80]
  403314:	str	w8, [x13]
  403318:	ldr	x14, [sp, #96]
  40331c:	str	w8, [x14]
  403320:	ldr	x15, [sp, #24]
  403324:	str	w8, [x15]
  403328:	ldr	x16, [sp, #88]
  40332c:	str	w8, [x16]
  403330:	ldr	x17, [sp, #64]
  403334:	str	w8, [x17]
  403338:	ldr	x18, [sp, #56]
  40333c:	str	w8, [x18]
  403340:	ldr	x0, [sp, #40]
  403344:	str	w8, [x0]
  403348:	ldr	x1, [sp, #32]
  40334c:	str	w8, [x1]
  403350:	b	403674 <ferror@plt+0x1944>
  403354:	mov	w8, #0x1                   	// #1
  403358:	ldr	x9, [sp, #24]
  40335c:	str	w8, [x9]
  403360:	b	403674 <ferror@plt+0x1944>
  403364:	mov	w8, #0x1                   	// #1
  403368:	ldr	x9, [sp, #96]
  40336c:	str	w8, [x9]
  403370:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  403374:	add	x10, x10, #0x9f4
  403378:	str	w8, [x10]
  40337c:	b	403674 <ferror@plt+0x1944>
  403380:	mov	w8, #0x1                   	// #1
  403384:	ldr	x9, [sp, #80]
  403388:	str	w8, [x9]
  40338c:	ldr	x10, [sp, #96]
  403390:	str	w8, [x10]
  403394:	ldr	x11, [sp, #88]
  403398:	str	w8, [x11]
  40339c:	b	403674 <ferror@plt+0x1944>
  4033a0:	mov	w8, #0x1                   	// #1
  4033a4:	ldr	x9, [sp, #40]
  4033a8:	str	w8, [x9]
  4033ac:	b	403674 <ferror@plt+0x1944>
  4033b0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4033b4:	add	x8, x8, #0x9f8
  4033b8:	mov	w9, #0x1                   	// #1
  4033bc:	str	w9, [x8]
  4033c0:	b	403674 <ferror@plt+0x1944>
  4033c4:	mov	w8, #0x1                   	// #1
  4033c8:	ldur	x9, [x29, #-80]
  4033cc:	str	w8, [x9]
  4033d0:	b	403674 <ferror@plt+0x1944>
  4033d4:	mov	w8, #0x1                   	// #1
  4033d8:	ldur	x9, [x29, #-88]
  4033dc:	str	w8, [x9]
  4033e0:	b	403674 <ferror@plt+0x1944>
  4033e4:	mov	w8, #0x1                   	// #1
  4033e8:	ldr	x9, [sp, #80]
  4033ec:	str	w8, [x9]
  4033f0:	b	403674 <ferror@plt+0x1944>
  4033f4:	mov	w8, #0x1                   	// #1
  4033f8:	ldr	x9, [sp, #88]
  4033fc:	str	w8, [x9]
  403400:	b	403674 <ferror@plt+0x1944>
  403404:	mov	w8, #0x1                   	// #1
  403408:	ldur	x9, [x29, #-72]
  40340c:	str	w8, [x9]
  403410:	b	403674 <ferror@plt+0x1944>
  403414:	mov	w8, #0x1                   	// #1
  403418:	ldr	x9, [sp, #96]
  40341c:	str	w8, [x9]
  403420:	b	403674 <ferror@plt+0x1944>
  403424:	mov	w8, #0x1                   	// #1
  403428:	ldur	x9, [x29, #-64]
  40342c:	str	w8, [x9]
  403430:	b	403674 <ferror@plt+0x1944>
  403434:	mov	w8, #0x1                   	// #1
  403438:	ldr	x9, [sp, #56]
  40343c:	str	w8, [x9]
  403440:	b	403674 <ferror@plt+0x1944>
  403444:	mov	w8, #0x1                   	// #1
  403448:	ldr	x9, [sp, #32]
  40344c:	str	w8, [x9]
  403450:	b	403674 <ferror@plt+0x1944>
  403454:	mov	w8, #0x1                   	// #1
  403458:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40345c:	add	x9, x9, #0x9fc
  403460:	str	w8, [x9]
  403464:	b	403674 <ferror@plt+0x1944>
  403468:	ldur	x0, [x29, #-8]
  40346c:	mov	w1, #0x1                   	// #1
  403470:	bl	40a098 <ferror@plt+0x8368>
  403474:	b	403674 <ferror@plt+0x1944>
  403478:	ldur	x0, [x29, #-8]
  40347c:	mov	w1, #0x8                   	// #8
  403480:	bl	40a098 <ferror@plt+0x8368>
  403484:	b	403674 <ferror@plt+0x1944>
  403488:	ldur	x0, [x29, #-8]
  40348c:	mov	w1, #0x10                  	// #16
  403490:	bl	40a098 <ferror@plt+0x8368>
  403494:	b	403674 <ferror@plt+0x1944>
  403498:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40349c:	add	x8, x8, #0xa00
  4034a0:	mov	w9, #0x1                   	// #1
  4034a4:	str	w9, [x8]
  4034a8:	b	403674 <ferror@plt+0x1944>
  4034ac:	mov	w8, #0x1                   	// #1
  4034b0:	ldr	x9, [sp, #72]
  4034b4:	str	w8, [x9]
  4034b8:	ldr	x10, [sp, #16]
  4034bc:	ldr	x11, [x10]
  4034c0:	cbnz	x11, 4034d8 <ferror@plt+0x17a8>
  4034c4:	mov	w8, #0x1                   	// #1
  4034c8:	ldr	x9, [sp, #48]
  4034cc:	str	w8, [x9]
  4034d0:	bl	44dc78 <ferror@plt+0x4bf48>
  4034d4:	b	4034ec <ferror@plt+0x17bc>
  4034d8:	ldr	x8, [sp, #48]
  4034dc:	str	wzr, [x8]
  4034e0:	ldr	x9, [sp, #16]
  4034e4:	ldr	x0, [x9]
  4034e8:	bl	44da30 <ferror@plt+0x4bd00>
  4034ec:	b	403674 <ferror@plt+0x1944>
  4034f0:	mov	w8, #0x1                   	// #1
  4034f4:	ldr	x9, [sp, #72]
  4034f8:	str	w8, [x9]
  4034fc:	ldr	x10, [sp, #16]
  403500:	ldr	x11, [x10]
  403504:	cbnz	x11, 403518 <ferror@plt+0x17e8>
  403508:	mov	w8, #0x1                   	// #1
  40350c:	ldr	x9, [sp, #48]
  403510:	str	w8, [x9]
  403514:	b	40352c <ferror@plt+0x17fc>
  403518:	ldr	x8, [sp, #48]
  40351c:	str	wzr, [x8]
  403520:	ldr	x9, [sp, #16]
  403524:	ldr	x0, [x9]
  403528:	bl	44d8e0 <ferror@plt+0x4bbb0>
  40352c:	b	403674 <ferror@plt+0x1944>
  403530:	ldr	x8, [sp, #16]
  403534:	ldr	x0, [x8]
  403538:	sub	x1, x29, #0x28
  40353c:	mov	w9, wzr
  403540:	mov	w2, w9
  403544:	bl	4018f0 <strtoul@plt>
  403548:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  40354c:	add	x8, x8, #0x3f8
  403550:	str	w0, [x8]
  403554:	b	403674 <ferror@plt+0x1944>
  403558:	ldr	x8, [sp, #16]
  40355c:	ldr	x0, [x8]
  403560:	sub	x1, x29, #0x30
  403564:	mov	w9, wzr
  403568:	mov	w2, w9
  40356c:	bl	4018f0 <strtoul@plt>
  403570:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  403574:	add	x8, x8, #0x570
  403578:	str	x0, [x8]
  40357c:	b	403674 <ferror@plt+0x1944>
  403580:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  403584:	add	x8, x8, #0x990
  403588:	mov	w9, #0x1                   	// #1
  40358c:	str	w9, [x8]
  403590:	b	403674 <ferror@plt+0x1944>
  403594:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403598:	add	x8, x8, #0xa0c
  40359c:	mov	w9, #0x1                   	// #1
  4035a0:	str	w9, [x8]
  4035a4:	ldur	x0, [x29, #-8]
  4035a8:	mov	w1, #0x20                  	// #32
  4035ac:	bl	40a098 <ferror@plt+0x8368>
  4035b0:	b	403674 <ferror@plt+0x1944>
  4035b4:	ldr	x8, [sp, #16]
  4035b8:	ldr	x0, [x8]
  4035bc:	bl	401af0 <strdup@plt>
  4035c0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4035c4:	add	x8, x8, #0x7c0
  4035c8:	str	x0, [x8]
  4035cc:	b	403674 <ferror@plt+0x1944>
  4035d0:	ldr	x8, [sp, #16]
  4035d4:	ldr	x0, [x8]
  4035d8:	bl	401af0 <strdup@plt>
  4035dc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4035e0:	add	x8, x8, #0x7c8
  4035e4:	str	x0, [x8]
  4035e8:	b	403674 <ferror@plt+0x1944>
  4035ec:	ldr	x8, [sp, #16]
  4035f0:	ldr	x0, [x8]
  4035f4:	bl	401af0 <strdup@plt>
  4035f8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4035fc:	add	x8, x8, #0x7d0
  403600:	str	x0, [x8]
  403604:	b	403674 <ferror@plt+0x1944>
  403608:	mov	w8, #0x1                   	// #1
  40360c:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  403610:	add	x9, x9, #0xa10
  403614:	str	w8, [x9]
  403618:	b	403674 <ferror@plt+0x1944>
  40361c:	adrp	x8, 4bb000 <warn@@Base+0x49d44>
  403620:	add	x8, x8, #0x258
  403624:	ldr	x0, [x8]
  403628:	bl	448224 <ferror@plt+0x464f4>
  40362c:	b	403674 <ferror@plt+0x1944>
  403630:	mov	w8, #0x1                   	// #1
  403634:	ldr	x9, [sp, #64]
  403638:	str	w8, [x9]
  40363c:	b	403674 <ferror@plt+0x1944>
  403640:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  403644:	add	x8, x8, #0x540
  403648:	mov	w9, #0x1                   	// #1
  40364c:	str	w9, [x8]
  403650:	b	403674 <ferror@plt+0x1944>
  403654:	adrp	x0, 481000 <warn@@Base+0xfd44>
  403658:	add	x0, x0, #0x2ab
  40365c:	bl	401cf0 <gettext@plt>
  403660:	ldur	w1, [x29, #-28]
  403664:	bl	4711a8 <error@@Base>
  403668:	ldur	x8, [x29, #-56]
  40366c:	ldr	x0, [x8]
  403670:	bl	403758 <ferror@plt+0x1a28>
  403674:	b	403050 <ferror@plt+0x1320>
  403678:	ldur	x8, [x29, #-64]
  40367c:	ldr	w9, [x8]
  403680:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403684:	ldur	x8, [x29, #-72]
  403688:	ldr	w9, [x8]
  40368c:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403690:	ldur	x8, [x29, #-80]
  403694:	ldr	w9, [x8]
  403698:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  40369c:	ldur	x8, [x29, #-88]
  4036a0:	ldr	w9, [x8]
  4036a4:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036a8:	ldr	x8, [sp, #96]
  4036ac:	ldr	w9, [x8]
  4036b0:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036b4:	ldr	x8, [sp, #88]
  4036b8:	ldr	w9, [x8]
  4036bc:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036c0:	ldr	x8, [sp, #80]
  4036c4:	ldr	w9, [x8]
  4036c8:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036cc:	ldr	x8, [sp, #72]
  4036d0:	ldr	w9, [x8]
  4036d4:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036d8:	ldr	x8, [sp, #64]
  4036dc:	ldr	w9, [x8]
  4036e0:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036e4:	ldr	x8, [sp, #56]
  4036e8:	ldr	w9, [x8]
  4036ec:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036f0:	ldr	x8, [sp, #48]
  4036f4:	ldr	w9, [x8]
  4036f8:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  4036fc:	ldr	x8, [sp, #40]
  403700:	ldr	w9, [x8]
  403704:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403708:	ldr	x8, [sp, #32]
  40370c:	ldr	w9, [x8]
  403710:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403714:	ldr	x8, [sp, #24]
  403718:	ldr	w9, [x8]
  40371c:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403720:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403724:	add	x8, x8, #0x9fc
  403728:	ldr	w9, [x8]
  40372c:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403730:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403734:	add	x8, x8, #0xa10
  403738:	ldr	w9, [x8]
  40373c:	cbnz	w9, 40374c <ferror@plt+0x1a1c>
  403740:	ldur	x8, [x29, #-56]
  403744:	ldr	x0, [x8]
  403748:	bl	403758 <ferror@plt+0x1a28>
  40374c:	ldp	x29, x30, [sp, #192]
  403750:	add	sp, sp, #0xd0
  403754:	ret
  403758:	sub	sp, sp, #0xc0
  40375c:	stp	x29, x30, [sp, #176]
  403760:	add	x29, sp, #0xb0
  403764:	adrp	x8, 481000 <warn@@Base+0xfd44>
  403768:	add	x8, x8, #0x43f
  40376c:	adrp	x9, 481000 <warn@@Base+0xfd44>
  403770:	add	x9, x9, #0x467
  403774:	adrp	x10, 481000 <warn@@Base+0xfd44>
  403778:	add	x10, x10, #0x4a4
  40377c:	adrp	x11, 481000 <warn@@Base+0xfd44>
  403780:	add	x11, x11, #0xc59
  403784:	adrp	x12, 481000 <warn@@Base+0xfd44>
  403788:	add	x12, x12, #0xd09
  40378c:	adrp	x13, 481000 <warn@@Base+0xfd44>
  403790:	add	x13, x13, #0xe8c
  403794:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  403798:	add	x14, x14, #0x700
  40379c:	stur	x0, [x29, #-8]
  4037a0:	ldur	x0, [x29, #-8]
  4037a4:	stur	x0, [x29, #-16]
  4037a8:	mov	x0, x8
  4037ac:	stur	x9, [x29, #-24]
  4037b0:	stur	x10, [x29, #-32]
  4037b4:	stur	x11, [x29, #-40]
  4037b8:	stur	x12, [x29, #-48]
  4037bc:	stur	x13, [x29, #-56]
  4037c0:	stur	x14, [x29, #-64]
  4037c4:	bl	401cf0 <gettext@plt>
  4037c8:	ldur	x8, [x29, #-16]
  4037cc:	stur	x0, [x29, #-72]
  4037d0:	mov	x0, x8
  4037d4:	ldur	x1, [x29, #-72]
  4037d8:	bl	401d10 <fprintf@plt>
  4037dc:	ldur	x8, [x29, #-8]
  4037e0:	ldur	x9, [x29, #-24]
  4037e4:	mov	x0, x9
  4037e8:	stur	x8, [x29, #-80]
  4037ec:	bl	401cf0 <gettext@plt>
  4037f0:	ldur	x8, [x29, #-80]
  4037f4:	str	x0, [sp, #88]
  4037f8:	mov	x0, x8
  4037fc:	ldr	x1, [sp, #88]
  403800:	bl	401d10 <fprintf@plt>
  403804:	ldur	x8, [x29, #-8]
  403808:	ldur	x9, [x29, #-32]
  40380c:	mov	x0, x9
  403810:	str	x8, [sp, #80]
  403814:	bl	401cf0 <gettext@plt>
  403818:	ldr	x8, [sp, #80]
  40381c:	str	x0, [sp, #72]
  403820:	mov	x0, x8
  403824:	ldr	x1, [sp, #72]
  403828:	bl	401d10 <fprintf@plt>
  40382c:	ldur	x8, [x29, #-8]
  403830:	ldur	x9, [x29, #-40]
  403834:	mov	x0, x9
  403838:	str	x8, [sp, #64]
  40383c:	bl	401cf0 <gettext@plt>
  403840:	ldr	x8, [sp, #64]
  403844:	str	x0, [sp, #56]
  403848:	mov	x0, x8
  40384c:	ldr	x1, [sp, #56]
  403850:	bl	401d10 <fprintf@plt>
  403854:	ldur	x8, [x29, #-8]
  403858:	ldur	x9, [x29, #-48]
  40385c:	mov	x0, x9
  403860:	str	x8, [sp, #48]
  403864:	bl	401cf0 <gettext@plt>
  403868:	ldr	x8, [sp, #48]
  40386c:	str	x0, [sp, #40]
  403870:	mov	x0, x8
  403874:	ldr	x1, [sp, #40]
  403878:	bl	401d10 <fprintf@plt>
  40387c:	ldur	x8, [x29, #-8]
  403880:	ldur	x9, [x29, #-56]
  403884:	mov	x0, x9
  403888:	str	x8, [sp, #32]
  40388c:	bl	401cf0 <gettext@plt>
  403890:	ldr	x8, [sp, #32]
  403894:	str	x0, [sp, #24]
  403898:	mov	x0, x8
  40389c:	ldr	x1, [sp, #24]
  4038a0:	bl	401d10 <fprintf@plt>
  4038a4:	ldur	x8, [x29, #-8]
  4038a8:	ldur	x9, [x29, #-64]
  4038ac:	ldr	x10, [x9]
  4038b0:	cmp	x8, x10
  4038b4:	b.ne	4038f0 <ferror@plt+0x1bc0>  // b.any
  4038b8:	ldur	x8, [x29, #-64]
  4038bc:	ldr	x0, [x8]
  4038c0:	adrp	x9, 481000 <warn@@Base+0xfd44>
  4038c4:	add	x9, x9, #0xfb6
  4038c8:	str	x0, [sp, #16]
  4038cc:	mov	x0, x9
  4038d0:	bl	401cf0 <gettext@plt>
  4038d4:	ldr	x8, [sp, #16]
  4038d8:	str	x0, [sp, #8]
  4038dc:	mov	x0, x8
  4038e0:	ldr	x1, [sp, #8]
  4038e4:	adrp	x2, 481000 <warn@@Base+0xfd44>
  4038e8:	add	x2, x2, #0xfc9
  4038ec:	bl	401d10 <fprintf@plt>
  4038f0:	ldur	x8, [x29, #-8]
  4038f4:	ldur	x9, [x29, #-64]
  4038f8:	ldr	x10, [x9]
  4038fc:	mov	w11, #0x1                   	// #1
  403900:	mov	w12, wzr
  403904:	cmp	x8, x10
  403908:	csel	w0, w12, w11, eq  // eq = none
  40390c:	bl	401920 <exit@plt>
  403910:	sub	sp, sp, #0xe0
  403914:	stp	x29, x30, [sp, #208]
  403918:	add	x29, sp, #0xd0
  40391c:	sub	x8, x29, #0x18
  403920:	mov	x9, xzr
  403924:	mov	w10, #0x1                   	// #1
  403928:	add	x1, sp, #0x38
  40392c:	str	x0, [x8, #8]
  403930:	str	x9, [x8]
  403934:	str	w10, [sp, #44]
  403938:	ldr	x0, [x8, #8]
  40393c:	str	x8, [sp, #32]
  403940:	bl	478458 <warn@@Base+0x719c>
  403944:	cmp	w0, #0x0
  403948:	cset	w10, ge  // ge = tcont
  40394c:	tbnz	w10, #0, 4039c4 <ferror@plt+0x1c94>
  403950:	bl	401cc0 <__errno_location@plt>
  403954:	ldr	w8, [x0]
  403958:	cmp	w8, #0x2
  40395c:	b.ne	40397c <ferror@plt+0x1c4c>  // b.any
  403960:	adrp	x0, 481000 <warn@@Base+0xfd44>
  403964:	add	x0, x0, #0xfef
  403968:	bl	401cf0 <gettext@plt>
  40396c:	ldr	x8, [sp, #32]
  403970:	ldr	x1, [x8, #8]
  403974:	bl	4711a8 <error@@Base>
  403978:	b	4039bc <ferror@plt+0x1c8c>
  40397c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  403980:	add	x0, x0, #0x3
  403984:	bl	401cf0 <gettext@plt>
  403988:	ldr	x8, [sp, #32]
  40398c:	ldr	x1, [x8, #8]
  403990:	str	x0, [sp, #24]
  403994:	str	x1, [sp, #16]
  403998:	bl	401cc0 <__errno_location@plt>
  40399c:	ldr	w0, [x0]
  4039a0:	bl	401b00 <strerror@plt>
  4039a4:	ldr	x1, [sp, #24]
  4039a8:	str	x0, [sp, #8]
  4039ac:	mov	x0, x1
  4039b0:	ldr	x1, [sp, #16]
  4039b4:	ldr	x2, [sp, #8]
  4039b8:	bl	4711a8 <error@@Base>
  4039bc:	stur	wzr, [x29, #-4]
  4039c0:	b	403bf8 <ferror@plt+0x1ec8>
  4039c4:	ldr	w8, [sp, #72]
  4039c8:	and	w8, w8, #0xf000
  4039cc:	cmp	w8, #0x8, lsl #12
  4039d0:	b.eq	4039f4 <ferror@plt+0x1cc4>  // b.none
  4039d4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4039d8:	add	x0, x0, #0x35
  4039dc:	bl	401cf0 <gettext@plt>
  4039e0:	ldr	x8, [sp, #32]
  4039e4:	ldr	x1, [x8, #8]
  4039e8:	bl	4711a8 <error@@Base>
  4039ec:	stur	wzr, [x29, #-4]
  4039f0:	b	403bf8 <ferror@plt+0x1ec8>
  4039f4:	mov	x0, #0x1                   	// #1
  4039f8:	mov	x1, #0xa0                  	// #160
  4039fc:	bl	401aa0 <calloc@plt>
  403a00:	ldr	x8, [sp, #32]
  403a04:	str	x0, [x8]
  403a08:	ldr	x9, [x8]
  403a0c:	cbnz	x9, 403a28 <ferror@plt+0x1cf8>
  403a10:	adrp	x0, 482000 <warn@@Base+0x10d44>
  403a14:	add	x0, x0, #0x53
  403a18:	bl	401cf0 <gettext@plt>
  403a1c:	bl	4711a8 <error@@Base>
  403a20:	stur	wzr, [x29, #-4]
  403a24:	b	403bf8 <ferror@plt+0x1ec8>
  403a28:	ldr	x8, [sp, #32]
  403a2c:	ldr	x9, [x8, #8]
  403a30:	ldr	x10, [x8]
  403a34:	str	x9, [x10]
  403a38:	ldr	x0, [x8, #8]
  403a3c:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  403a40:	add	x1, x1, #0xd5d
  403a44:	bl	401a20 <fopen@plt>
  403a48:	ldr	x8, [sp, #32]
  403a4c:	ldr	x9, [x8]
  403a50:	str	x0, [x9, #8]
  403a54:	ldr	x9, [x8]
  403a58:	ldr	x9, [x9, #8]
  403a5c:	cbnz	x9, 403a8c <ferror@plt+0x1d5c>
  403a60:	adrp	x0, 482000 <warn@@Base+0x10d44>
  403a64:	add	x0, x0, #0x81
  403a68:	bl	401cf0 <gettext@plt>
  403a6c:	ldr	x8, [sp, #32]
  403a70:	ldr	x1, [x8, #8]
  403a74:	bl	4711a8 <error@@Base>
  403a78:	ldr	x8, [sp, #32]
  403a7c:	ldr	x0, [x8]
  403a80:	bl	401bd0 <free@plt>
  403a84:	stur	wzr, [x29, #-4]
  403a88:	b	403bf8 <ferror@plt+0x1ec8>
  403a8c:	ldr	x8, [sp, #32]
  403a90:	ldr	x9, [x8]
  403a94:	ldr	x3, [x9, #8]
  403a98:	add	x0, sp, #0x30
  403a9c:	mov	x1, #0x8                   	// #8
  403aa0:	mov	x2, #0x1                   	// #1
  403aa4:	bl	401bc0 <fread@plt>
  403aa8:	cmp	x0, #0x1
  403aac:	b.eq	403af0 <ferror@plt+0x1dc0>  // b.none
  403ab0:	adrp	x0, 482000 <warn@@Base+0x10d44>
  403ab4:	add	x0, x0, #0xa3
  403ab8:	bl	401cf0 <gettext@plt>
  403abc:	ldr	x8, [sp, #32]
  403ac0:	ldr	x1, [x8, #8]
  403ac4:	bl	4711a8 <error@@Base>
  403ac8:	ldr	x8, [sp, #32]
  403acc:	ldr	x9, [x8]
  403ad0:	ldr	x0, [x9, #8]
  403ad4:	bl	401a10 <fclose@plt>
  403ad8:	ldr	x8, [sp, #32]
  403adc:	ldr	x9, [x8]
  403ae0:	mov	x0, x9
  403ae4:	bl	401bd0 <free@plt>
  403ae8:	stur	wzr, [x29, #-4]
  403aec:	b	403bf8 <ferror@plt+0x1ec8>
  403af0:	ldr	x8, [sp, #104]
  403af4:	ldr	x9, [sp, #32]
  403af8:	ldr	x10, [x9]
  403afc:	str	x8, [x10, #16]
  403b00:	add	x0, sp, #0x30
  403b04:	adrp	x1, 482000 <warn@@Base+0x10d44>
  403b08:	add	x1, x1, #0xcb
  403b0c:	mov	x2, #0x8                   	// #8
  403b10:	bl	401b80 <memcmp@plt>
  403b14:	cbnz	w0, 403b38 <ferror@plt+0x1e08>
  403b18:	ldr	x8, [sp, #32]
  403b1c:	ldr	x0, [x8]
  403b20:	mov	w9, wzr
  403b24:	mov	w1, w9
  403b28:	bl	40a2c8 <ferror@plt+0x8598>
  403b2c:	cbnz	w0, 403b34 <ferror@plt+0x1e04>
  403b30:	str	wzr, [sp, #44]
  403b34:	b	403bd0 <ferror@plt+0x1ea0>
  403b38:	add	x0, sp, #0x30
  403b3c:	adrp	x1, 482000 <warn@@Base+0x10d44>
  403b40:	add	x1, x1, #0xd4
  403b44:	mov	x2, #0x8                   	// #8
  403b48:	bl	401b80 <memcmp@plt>
  403b4c:	cbnz	w0, 403b6c <ferror@plt+0x1e3c>
  403b50:	ldr	x8, [sp, #32]
  403b54:	ldr	x0, [x8]
  403b58:	mov	w1, #0x1                   	// #1
  403b5c:	bl	40a2c8 <ferror@plt+0x8598>
  403b60:	cbnz	w0, 403b68 <ferror@plt+0x1e38>
  403b64:	str	wzr, [sp, #44]
  403b68:	b	403bd0 <ferror@plt+0x1ea0>
  403b6c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403b70:	add	x8, x8, #0x9fc
  403b74:	ldr	w9, [x8]
  403b78:	cbz	w9, 403b94 <ferror@plt+0x1e64>
  403b7c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  403b80:	add	x0, x0, #0xdd
  403b84:	bl	401cf0 <gettext@plt>
  403b88:	ldr	x8, [sp, #32]
  403b8c:	ldr	x1, [x8, #8]
  403b90:	bl	4711a8 <error@@Base>
  403b94:	ldr	x8, [sp, #32]
  403b98:	ldr	x9, [x8]
  403b9c:	ldr	x0, [x9, #8]
  403ba0:	bl	401ad0 <rewind@plt>
  403ba4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403ba8:	add	x8, x8, #0x7d8
  403bac:	str	xzr, [x8]
  403bb0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403bb4:	add	x8, x8, #0xa20
  403bb8:	str	xzr, [x8]
  403bbc:	ldr	x8, [sp, #32]
  403bc0:	ldr	x0, [x8]
  403bc4:	bl	40aa94 <ferror@plt+0x8d64>
  403bc8:	cbnz	w0, 403bd0 <ferror@plt+0x1ea0>
  403bcc:	str	wzr, [sp, #44]
  403bd0:	ldr	x8, [sp, #32]
  403bd4:	ldr	x9, [x8]
  403bd8:	ldr	x0, [x9, #8]
  403bdc:	bl	401a10 <fclose@plt>
  403be0:	ldr	x8, [sp, #32]
  403be4:	ldr	x9, [x8]
  403be8:	mov	x0, x9
  403bec:	bl	401bd0 <free@plt>
  403bf0:	ldr	w10, [sp, #44]
  403bf4:	stur	w10, [x29, #-4]
  403bf8:	ldur	w0, [x29, #-4]
  403bfc:	ldp	x29, x30, [sp, #208]
  403c00:	add	sp, sp, #0xe0
  403c04:	ret
  403c08:	sub	sp, sp, #0x60
  403c0c:	stp	x29, x30, [sp, #80]
  403c10:	add	x29, sp, #0x50
  403c14:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403c18:	add	x8, x8, #0x7e0
  403c1c:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  403c20:	add	x9, x9, #0x7e4
  403c24:	mov	x10, #0x4                   	// #4
  403c28:	adrp	x11, 480000 <warn@@Base+0xed44>
  403c2c:	add	x11, x11, #0xa91
  403c30:	adrp	x2, 499000 <warn@@Base+0x27d44>
  403c34:	add	x2, x2, #0xd90
  403c38:	mov	x12, #0x40                  	// #64
  403c3c:	add	x13, sp, #0x18
  403c40:	stur	x0, [x29, #-8]
  403c44:	stur	x1, [x29, #-16]
  403c48:	ldrsw	x14, [x8]
  403c4c:	mov	w15, w14
  403c50:	add	w15, w15, #0x1
  403c54:	str	w15, [x8]
  403c58:	mov	x16, #0x40                  	// #64
  403c5c:	mul	x14, x16, x14
  403c60:	add	x9, x9, x14
  403c64:	stur	x9, [x29, #-24]
  403c68:	ldrsw	x9, [x8]
  403c6c:	udiv	x14, x9, x10
  403c70:	mul	x10, x14, x10
  403c74:	subs	x9, x9, x10
  403c78:	str	w9, [x8]
  403c7c:	ldur	x3, [x29, #-8]
  403c80:	mov	x0, x13
  403c84:	mov	x1, x11
  403c88:	str	x12, [sp, #16]
  403c8c:	str	x13, [sp, #8]
  403c90:	bl	401980 <sprintf@plt>
  403c94:	ldur	x8, [x29, #-24]
  403c98:	ldur	x3, [x29, #-16]
  403c9c:	mov	x0, x8
  403ca0:	ldr	x1, [sp, #16]
  403ca4:	ldr	x2, [sp, #8]
  403ca8:	bl	4019e0 <snprintf@plt>
  403cac:	ldur	x8, [x29, #-24]
  403cb0:	mov	x0, x8
  403cb4:	ldp	x29, x30, [sp, #80]
  403cb8:	add	sp, sp, #0x60
  403cbc:	ret
  403cc0:	sub	sp, sp, #0x50
  403cc4:	stp	x29, x30, [sp, #64]
  403cc8:	add	x29, sp, #0x40
  403ccc:	stur	x0, [x29, #-16]
  403cd0:	stur	x1, [x29, #-24]
  403cd4:	ldur	x8, [x29, #-16]
  403cd8:	ldr	x8, [x8, #112]
  403cdc:	cbnz	x8, 403cec <ferror@plt+0x1fbc>
  403ce0:	mov	x8, xzr
  403ce4:	stur	x8, [x29, #-8]
  403ce8:	b	403e2c <ferror@plt+0x20fc>
  403cec:	stur	wzr, [x29, #-28]
  403cf0:	ldur	w8, [x29, #-28]
  403cf4:	ldur	x9, [x29, #-16]
  403cf8:	ldr	w10, [x9, #100]
  403cfc:	cmp	w8, w10
  403d00:	b.cs	403e24 <ferror@plt+0x20f4>  // b.hs, b.nlast
  403d04:	ldur	x8, [x29, #-16]
  403d08:	ldr	x8, [x8, #112]
  403d0c:	ldur	w9, [x29, #-28]
  403d10:	mov	w10, w9
  403d14:	mov	x11, #0x50                  	// #80
  403d18:	mul	x10, x11, x10
  403d1c:	add	x8, x8, x10
  403d20:	cbnz	x8, 403d38 <ferror@plt+0x2008>
  403d24:	adrp	x0, 480000 <warn@@Base+0xed44>
  403d28:	add	x0, x0, #0xa98
  403d2c:	bl	401cf0 <gettext@plt>
  403d30:	str	x0, [sp, #24]
  403d34:	b	403ddc <ferror@plt+0x20ac>
  403d38:	ldur	x8, [x29, #-16]
  403d3c:	ldr	x8, [x8, #128]
  403d40:	cbnz	x8, 403d58 <ferror@plt+0x2028>
  403d44:	adrp	x0, 480000 <warn@@Base+0xed44>
  403d48:	add	x0, x0, #0xa9f
  403d4c:	bl	401cf0 <gettext@plt>
  403d50:	str	x0, [sp, #16]
  403d54:	b	403dd4 <ferror@plt+0x20a4>
  403d58:	ldur	x8, [x29, #-16]
  403d5c:	ldr	x8, [x8, #112]
  403d60:	ldur	w9, [x29, #-28]
  403d64:	mov	w10, w9
  403d68:	mov	x11, #0x50                  	// #80
  403d6c:	mul	x10, x11, x10
  403d70:	ldr	w9, [x8, x10]
  403d74:	mov	w8, w9
  403d78:	ldur	x10, [x29, #-16]
  403d7c:	ldr	x10, [x10, #136]
  403d80:	cmp	x8, x10
  403d84:	b.cc	403d9c <ferror@plt+0x206c>  // b.lo, b.ul, b.last
  403d88:	adrp	x0, 480000 <warn@@Base+0xed44>
  403d8c:	add	x0, x0, #0xaac
  403d90:	bl	401cf0 <gettext@plt>
  403d94:	str	x0, [sp, #8]
  403d98:	b	403dcc <ferror@plt+0x209c>
  403d9c:	ldur	x8, [x29, #-16]
  403da0:	ldr	x8, [x8, #128]
  403da4:	ldur	x9, [x29, #-16]
  403da8:	ldr	x9, [x9, #112]
  403dac:	ldur	w10, [x29, #-28]
  403db0:	mov	w11, w10
  403db4:	mov	x12, #0x50                  	// #80
  403db8:	mul	x11, x12, x11
  403dbc:	ldr	w10, [x9, x11]
  403dc0:	mov	w9, w10
  403dc4:	add	x8, x8, x9
  403dc8:	str	x8, [sp, #8]
  403dcc:	ldr	x8, [sp, #8]
  403dd0:	str	x8, [sp, #16]
  403dd4:	ldr	x8, [sp, #16]
  403dd8:	str	x8, [sp, #24]
  403ddc:	ldr	x8, [sp, #24]
  403de0:	ldur	x1, [x29, #-24]
  403de4:	mov	x0, x8
  403de8:	bl	401bb0 <strcmp@plt>
  403dec:	cbnz	w0, 403e14 <ferror@plt+0x20e4>
  403df0:	ldur	x8, [x29, #-16]
  403df4:	ldr	x8, [x8, #112]
  403df8:	ldur	w9, [x29, #-28]
  403dfc:	mov	w10, w9
  403e00:	mov	x11, #0x50                  	// #80
  403e04:	mul	x10, x11, x10
  403e08:	add	x8, x8, x10
  403e0c:	stur	x8, [x29, #-8]
  403e10:	b	403e2c <ferror@plt+0x20fc>
  403e14:	ldur	w8, [x29, #-28]
  403e18:	add	w8, w8, #0x1
  403e1c:	stur	w8, [x29, #-28]
  403e20:	b	403cf0 <ferror@plt+0x1fc0>
  403e24:	mov	x8, xzr
  403e28:	stur	x8, [x29, #-8]
  403e2c:	ldur	x0, [x29, #-8]
  403e30:	ldp	x29, x30, [sp, #64]
  403e34:	add	sp, sp, #0x50
  403e38:	ret
  403e3c:	sub	sp, sp, #0x50
  403e40:	stp	x29, x30, [sp, #64]
  403e44:	add	x29, sp, #0x40
  403e48:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  403e4c:	add	x8, x8, #0x8e4
  403e50:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  403e54:	add	x9, x9, #0x578
  403e58:	stur	x0, [x29, #-16]
  403e5c:	stur	x1, [x29, #-24]
  403e60:	str	x2, [sp, #32]
  403e64:	ldr	w10, [x8]
  403e68:	str	x9, [sp, #8]
  403e6c:	cbz	w10, 403f0c <ferror@plt+0x21dc>
  403e70:	ldur	x8, [x29, #-24]
  403e74:	str	x8, [sp, #24]
  403e78:	ldr	x8, [sp, #32]
  403e7c:	cmp	x8, #0xc
  403e80:	b.cs	403e9c <ferror@plt+0x216c>  // b.hs, b.nlast
  403e84:	adrp	x0, 480000 <warn@@Base+0xed44>
  403e88:	add	x0, x0, #0xb5f
  403e8c:	bl	401cf0 <gettext@plt>
  403e90:	bl	4711a8 <error@@Base>
  403e94:	stur	wzr, [x29, #-4]
  403e98:	b	403fa4 <ferror@plt+0x2274>
  403e9c:	ldr	x8, [sp, #8]
  403ea0:	ldr	x9, [x8]
  403ea4:	ldr	x0, [sp, #24]
  403ea8:	mov	w10, #0x4                   	// #4
  403eac:	mov	w1, w10
  403eb0:	str	w10, [sp, #4]
  403eb4:	blr	x9
  403eb8:	ldur	x8, [x29, #-16]
  403ebc:	str	w0, [x8]
  403ec0:	ldr	x8, [sp, #8]
  403ec4:	ldr	x9, [x8]
  403ec8:	ldr	x11, [sp, #24]
  403ecc:	add	x0, x11, #0x4
  403ed0:	ldr	w1, [sp, #4]
  403ed4:	blr	x9
  403ed8:	ldur	x8, [x29, #-16]
  403edc:	str	x0, [x8, #8]
  403ee0:	ldr	x8, [sp, #8]
  403ee4:	ldr	x9, [x8]
  403ee8:	ldr	x11, [sp, #24]
  403eec:	add	x0, x11, #0x8
  403ef0:	ldr	w1, [sp, #4]
  403ef4:	blr	x9
  403ef8:	ldur	x8, [x29, #-16]
  403efc:	str	x0, [x8, #16]
  403f00:	mov	w10, #0xc                   	// #12
  403f04:	stur	w10, [x29, #-4]
  403f08:	b	403fa4 <ferror@plt+0x2274>
  403f0c:	ldur	x8, [x29, #-24]
  403f10:	str	x8, [sp, #16]
  403f14:	ldr	x8, [sp, #32]
  403f18:	cmp	x8, #0x18
  403f1c:	b.cs	403f38 <ferror@plt+0x2208>  // b.hs, b.nlast
  403f20:	adrp	x0, 480000 <warn@@Base+0xed44>
  403f24:	add	x0, x0, #0xb5f
  403f28:	bl	401cf0 <gettext@plt>
  403f2c:	bl	4711a8 <error@@Base>
  403f30:	stur	wzr, [x29, #-4]
  403f34:	b	403fa4 <ferror@plt+0x2274>
  403f38:	ldr	x8, [sp, #8]
  403f3c:	ldr	x9, [x8]
  403f40:	ldr	x0, [sp, #16]
  403f44:	mov	w1, #0x4                   	// #4
  403f48:	blr	x9
  403f4c:	ldur	x8, [x29, #-16]
  403f50:	str	w0, [x8]
  403f54:	ldr	x8, [sp, #8]
  403f58:	ldr	x9, [x8]
  403f5c:	ldr	x10, [sp, #16]
  403f60:	add	x0, x10, #0x8
  403f64:	mov	w11, #0x8                   	// #8
  403f68:	mov	w1, w11
  403f6c:	str	w11, [sp]
  403f70:	blr	x9
  403f74:	ldur	x8, [x29, #-16]
  403f78:	str	x0, [x8, #8]
  403f7c:	ldr	x8, [sp, #8]
  403f80:	ldr	x9, [x8]
  403f84:	ldr	x10, [sp, #16]
  403f88:	add	x0, x10, #0x10
  403f8c:	ldr	w1, [sp]
  403f90:	blr	x9
  403f94:	ldur	x8, [x29, #-16]
  403f98:	str	x0, [x8, #16]
  403f9c:	mov	w11, #0x18                  	// #24
  403fa0:	stur	w11, [x29, #-4]
  403fa4:	ldur	w0, [x29, #-4]
  403fa8:	ldp	x29, x30, [sp, #64]
  403fac:	add	sp, sp, #0x50
  403fb0:	ret
  403fb4:	sub	sp, sp, #0xe0
  403fb8:	stp	x29, x30, [sp, #208]
  403fbc:	add	x29, sp, #0xd0
  403fc0:	sub	x8, x29, #0x28
  403fc4:	mov	x9, #0x70                  	// #112
  403fc8:	adrp	x10, 480000 <warn@@Base+0xed44>
  403fcc:	add	x10, x10, #0xb9e
  403fd0:	mov	w11, #0x70                  	// #112
  403fd4:	mov	w12, wzr
  403fd8:	add	x13, sp, #0x28
  403fdc:	str	x0, [x8, #24]
  403fe0:	str	x1, [x8, #16]
  403fe4:	str	x2, [x8, #8]
  403fe8:	ldr	x14, [x8, #8]
  403fec:	ldr	x14, [x14]
  403ff0:	str	x14, [x8]
  403ff4:	ldr	x14, [x8, #24]
  403ff8:	ldr	x14, [x14]
  403ffc:	stur	x14, [x29, #-48]
  404000:	mov	x0, x13
  404004:	mov	w1, w12
  404008:	mov	x2, x9
  40400c:	str	x8, [sp, #24]
  404010:	str	x10, [sp, #16]
  404014:	str	w11, [sp, #12]
  404018:	str	x13, [sp]
  40401c:	bl	401a90 <memset@plt>
  404020:	ldr	x8, [sp, #24]
  404024:	ldr	x9, [x8]
  404028:	str	w9, [sp, #48]
  40402c:	ldur	x10, [x29, #-48]
  404030:	str	x10, [sp, #40]
  404034:	ldr	x10, [x8, #16]
  404038:	str	w10, [sp, #72]
  40403c:	ldr	x0, [x8, #16]
  404040:	bl	47824c <warn@@Base+0x6f90>
  404044:	stur	x0, [x29, #-56]
  404048:	ldr	x0, [sp]
  40404c:	ldr	x1, [sp, #16]
  404050:	ldr	w2, [sp, #12]
  404054:	bl	401c10 <inflateInit_@plt>
  404058:	str	w0, [sp, #36]
  40405c:	ldr	w8, [sp, #48]
  404060:	cmp	w8, #0x0
  404064:	cset	w8, ls  // ls = plast
  404068:	tbnz	w8, #0, 4040cc <ferror@plt+0x239c>
  40406c:	ldr	w8, [sp, #36]
  404070:	cbz	w8, 404078 <ferror@plt+0x2348>
  404074:	b	404114 <ferror@plt+0x23e4>
  404078:	ldur	x8, [x29, #-56]
  40407c:	ldr	x9, [sp, #24]
  404080:	ldr	x10, [x9, #16]
  404084:	add	x11, sp, #0x28
  404088:	ldr	w12, [sp, #72]
  40408c:	mov	w13, w12
  404090:	subs	x10, x10, x13
  404094:	add	x8, x8, x10
  404098:	str	x8, [x11, #24]
  40409c:	mov	x0, x11
  4040a0:	mov	w1, #0x4                   	// #4
  4040a4:	bl	401950 <inflate@plt>
  4040a8:	str	w0, [sp, #36]
  4040ac:	ldr	w12, [sp, #36]
  4040b0:	cmp	w12, #0x1
  4040b4:	b.eq	4040bc <ferror@plt+0x238c>  // b.none
  4040b8:	b	404114 <ferror@plt+0x23e4>
  4040bc:	add	x0, sp, #0x28
  4040c0:	bl	401c60 <inflateReset@plt>
  4040c4:	str	w0, [sp, #36]
  4040c8:	b	40405c <ferror@plt+0x232c>
  4040cc:	add	x0, sp, #0x28
  4040d0:	bl	401b60 <inflateEnd@plt>
  4040d4:	str	w0, [sp, #36]
  4040d8:	ldr	w8, [sp, #36]
  4040dc:	cbnz	w8, 4040e8 <ferror@plt+0x23b8>
  4040e0:	ldr	w8, [sp, #72]
  4040e4:	cbz	w8, 4040ec <ferror@plt+0x23bc>
  4040e8:	b	404114 <ferror@plt+0x23e4>
  4040ec:	ldur	x8, [x29, #-56]
  4040f0:	ldr	x9, [sp, #24]
  4040f4:	ldr	x10, [x9, #24]
  4040f8:	str	x8, [x10]
  4040fc:	ldr	x8, [x9, #16]
  404100:	ldr	x10, [x9, #8]
  404104:	str	x8, [x10]
  404108:	mov	w11, #0x1                   	// #1
  40410c:	stur	w11, [x29, #-4]
  404110:	b	404130 <ferror@plt+0x2400>
  404114:	ldur	x0, [x29, #-56]
  404118:	bl	401bd0 <free@plt>
  40411c:	ldr	x8, [sp, #24]
  404120:	ldr	x9, [x8, #24]
  404124:	mov	x10, xzr
  404128:	str	x10, [x9]
  40412c:	stur	wzr, [x29, #-4]
  404130:	ldur	w0, [x29, #-4]
  404134:	ldp	x29, x30, [sp, #208]
  404138:	add	sp, sp, #0xe0
  40413c:	ret
  404140:	sub	sp, sp, #0x50
  404144:	stp	x29, x30, [sp, #64]
  404148:	add	x29, sp, #0x40
  40414c:	stur	x0, [x29, #-8]
  404150:	stur	x1, [x29, #-16]
  404154:	ldur	x8, [x29, #-16]
  404158:	cbnz	x8, 404170 <ferror@plt+0x2440>
  40415c:	adrp	x0, 480000 <warn@@Base+0xed44>
  404160:	add	x0, x0, #0xa98
  404164:	bl	401cf0 <gettext@plt>
  404168:	str	x0, [sp, #16]
  40416c:	b	4041ec <ferror@plt+0x24bc>
  404170:	ldur	x8, [x29, #-8]
  404174:	ldr	x8, [x8, #128]
  404178:	cbnz	x8, 404190 <ferror@plt+0x2460>
  40417c:	adrp	x0, 480000 <warn@@Base+0xed44>
  404180:	add	x0, x0, #0xa9f
  404184:	bl	401cf0 <gettext@plt>
  404188:	str	x0, [sp, #8]
  40418c:	b	4041e4 <ferror@plt+0x24b4>
  404190:	ldur	x8, [x29, #-16]
  404194:	ldr	w9, [x8]
  404198:	mov	w8, w9
  40419c:	ldur	x10, [x29, #-8]
  4041a0:	ldr	x10, [x10, #136]
  4041a4:	cmp	x8, x10
  4041a8:	b.cc	4041c0 <ferror@plt+0x2490>  // b.lo, b.ul, b.last
  4041ac:	adrp	x0, 480000 <warn@@Base+0xed44>
  4041b0:	add	x0, x0, #0xaac
  4041b4:	bl	401cf0 <gettext@plt>
  4041b8:	str	x0, [sp]
  4041bc:	b	4041dc <ferror@plt+0x24ac>
  4041c0:	ldur	x8, [x29, #-8]
  4041c4:	ldr	x8, [x8, #128]
  4041c8:	ldur	x9, [x29, #-16]
  4041cc:	ldr	w10, [x9]
  4041d0:	mov	w9, w10
  4041d4:	add	x8, x8, x9
  4041d8:	str	x8, [sp]
  4041dc:	ldr	x8, [sp]
  4041e0:	str	x8, [sp, #8]
  4041e4:	ldr	x8, [sp, #8]
  4041e8:	str	x8, [sp, #16]
  4041ec:	ldr	x8, [sp, #16]
  4041f0:	stur	x8, [x29, #-24]
  4041f4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4041f8:	add	x8, x8, #0x8e8
  4041fc:	str	x8, [sp, #32]
  404200:	mov	w9, #0x80                  	// #128
  404204:	str	w9, [sp, #24]
  404208:	ldur	x8, [x29, #-24]
  40420c:	add	x9, x8, #0x1
  404210:	stur	x9, [x29, #-24]
  404214:	ldrb	w10, [x8]
  404218:	strb	w10, [sp, #31]
  40421c:	cbz	w10, 404378 <ferror@plt+0x2648>
  404220:	ldrb	w8, [sp, #31]
  404224:	and	w8, w8, #0xff
  404228:	adrp	x9, 4a9000 <warn@@Base+0x37d44>
  40422c:	add	x9, x9, #0xca8
  404230:	ldrh	w8, [x9, w8, sxtw #1]
  404234:	and	w8, w8, #0x2
  404238:	cbz	w8, 404288 <ferror@plt+0x2558>
  40423c:	ldr	w8, [sp, #24]
  404240:	cmp	w8, #0x2
  404244:	b.cs	40424c <ferror@plt+0x251c>  // b.hs, b.nlast
  404248:	b	404378 <ferror@plt+0x2648>
  40424c:	ldr	x8, [sp, #32]
  404250:	add	x9, x8, #0x1
  404254:	str	x9, [sp, #32]
  404258:	mov	w10, #0x5e                  	// #94
  40425c:	strb	w10, [x8]
  404260:	ldrb	w10, [sp, #31]
  404264:	add	w10, w10, #0x40
  404268:	ldr	x8, [sp, #32]
  40426c:	add	x9, x8, #0x1
  404270:	str	x9, [sp, #32]
  404274:	strb	w10, [x8]
  404278:	ldr	w10, [sp, #24]
  40427c:	subs	w10, w10, #0x2
  404280:	str	w10, [sp, #24]
  404284:	b	404368 <ferror@plt+0x2638>
  404288:	ldrb	w8, [sp, #31]
  40428c:	and	w8, w8, #0xff
  404290:	adrp	x9, 4a9000 <warn@@Base+0x37d44>
  404294:	add	x9, x9, #0xca8
  404298:	ldrh	w8, [x9, w8, sxtw #1]
  40429c:	and	w8, w8, #0x10
  4042a0:	cbz	w8, 4042c8 <ferror@plt+0x2598>
  4042a4:	ldrb	w8, [sp, #31]
  4042a8:	ldr	x9, [sp, #32]
  4042ac:	add	x10, x9, #0x1
  4042b0:	str	x10, [sp, #32]
  4042b4:	strb	w8, [x9]
  4042b8:	ldr	w8, [sp, #24]
  4042bc:	subs	w8, w8, #0x1
  4042c0:	str	w8, [sp, #24]
  4042c4:	b	404368 <ferror@plt+0x2638>
  4042c8:	ldr	w8, [sp, #24]
  4042cc:	cmp	w8, #0x4
  4042d0:	b.cs	4042d8 <ferror@plt+0x25a8>  // b.hs, b.nlast
  4042d4:	b	404378 <ferror@plt+0x2648>
  4042d8:	ldr	x8, [sp, #32]
  4042dc:	add	x9, x8, #0x1
  4042e0:	str	x9, [sp, #32]
  4042e4:	mov	w10, #0x3c                  	// #60
  4042e8:	strb	w10, [x8]
  4042ec:	ldrb	w10, [sp, #31]
  4042f0:	and	w10, w10, #0xf0
  4042f4:	asr	w10, w10, #4
  4042f8:	mov	w0, w10
  4042fc:	sxtw	x8, w0
  404300:	adrp	x9, 4bb000 <warn@@Base+0x49d44>
  404304:	add	x9, x9, #0x260
  404308:	add	x8, x9, x8
  40430c:	ldrb	w10, [x8]
  404310:	ldr	x8, [sp, #32]
  404314:	add	x11, x8, #0x1
  404318:	str	x11, [sp, #32]
  40431c:	strb	w10, [x8]
  404320:	ldrb	w10, [sp, #31]
  404324:	and	w10, w10, #0xf
  404328:	mov	w0, w10
  40432c:	sxtw	x8, w0
  404330:	add	x8, x9, x8
  404334:	ldrb	w10, [x8]
  404338:	ldr	x8, [sp, #32]
  40433c:	add	x9, x8, #0x1
  404340:	str	x9, [sp, #32]
  404344:	strb	w10, [x8]
  404348:	ldr	x8, [sp, #32]
  40434c:	add	x9, x8, #0x1
  404350:	str	x9, [sp, #32]
  404354:	mov	w10, #0x3e                  	// #62
  404358:	strb	w10, [x8]
  40435c:	ldr	w10, [sp, #24]
  404360:	subs	w10, w10, #0x4
  404364:	str	w10, [sp, #24]
  404368:	ldr	w8, [sp, #24]
  40436c:	cbnz	w8, 404374 <ferror@plt+0x2644>
  404370:	b	404378 <ferror@plt+0x2648>
  404374:	b	404208 <ferror@plt+0x24d8>
  404378:	ldr	x8, [sp, #32]
  40437c:	mov	w9, #0x0                   	// #0
  404380:	strb	w9, [x8]
  404384:	adrp	x0, 4bd000 <warn@@Base+0x4bd44>
  404388:	add	x0, x0, #0x8e8
  40438c:	ldp	x29, x30, [sp, #64]
  404390:	add	sp, sp, #0x50
  404394:	ret
  404398:	sub	sp, sp, #0x160
  40439c:	stp	x29, x30, [sp, #320]
  4043a0:	str	x28, [sp, #336]
  4043a4:	add	x29, sp, #0x140
  4043a8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4043ac:	add	x8, x8, #0x578
  4043b0:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4043b4:	add	x9, x9, #0x580
  4043b8:	stur	x0, [x29, #-16]
  4043bc:	stur	x1, [x29, #-24]
  4043c0:	stur	x2, [x29, #-32]
  4043c4:	stur	x3, [x29, #-40]
  4043c8:	stur	x4, [x29, #-48]
  4043cc:	stur	x5, [x29, #-56]
  4043d0:	ldur	x10, [x29, #-32]
  4043d4:	ldur	x11, [x29, #-40]
  4043d8:	add	x10, x10, x11
  4043dc:	stur	x10, [x29, #-72]
  4043e0:	ldur	x10, [x29, #-48]
  4043e4:	str	x8, [sp, #136]
  4043e8:	str	x9, [sp, #128]
  4043ec:	cbz	x10, 404404 <ferror@plt+0x26d4>
  4043f0:	ldur	x8, [x29, #-48]
  4043f4:	mov	x9, xzr
  4043f8:	str	x9, [x8]
  4043fc:	ldur	x8, [x29, #-56]
  404400:	str	xzr, [x8]
  404404:	ldur	x8, [x29, #-16]
  404408:	ldrh	w9, [x8, #80]
  40440c:	cmp	w9, #0x1
  404410:	b.eq	404420 <ferror@plt+0x26f0>  // b.none
  404414:	mov	w8, #0x1                   	// #1
  404418:	stur	w8, [x29, #-4]
  40441c:	b	404d54 <ferror@plt+0x3024>
  404420:	ldur	x8, [x29, #-16]
  404424:	ldr	x8, [x8, #112]
  404428:	stur	x8, [x29, #-64]
  40442c:	ldur	x8, [x29, #-64]
  404430:	ldur	x9, [x29, #-16]
  404434:	ldr	x9, [x9, #112]
  404438:	ldur	x10, [x29, #-16]
  40443c:	ldr	w11, [x10, #100]
  404440:	mov	w10, w11
  404444:	mov	x12, #0x50                  	// #80
  404448:	mul	x10, x12, x10
  40444c:	add	x9, x9, x10
  404450:	cmp	x8, x9
  404454:	b.cs	404d4c <ferror@plt+0x301c>  // b.hs, b.nlast
  404458:	ldur	x8, [x29, #-64]
  40445c:	ldr	w9, [x8, #4]
  404460:	cmp	w9, #0x4
  404464:	b.eq	404478 <ferror@plt+0x2748>  // b.none
  404468:	ldur	x8, [x29, #-64]
  40446c:	ldr	w9, [x8, #4]
  404470:	cmp	w9, #0x9
  404474:	b.ne	4044e0 <ferror@plt+0x27b0>  // b.any
  404478:	ldur	x8, [x29, #-64]
  40447c:	ldr	w9, [x8, #44]
  404480:	ldur	x8, [x29, #-16]
  404484:	ldr	w10, [x8, #100]
  404488:	cmp	w9, w10
  40448c:	b.cs	4044e0 <ferror@plt+0x27b0>  // b.hs, b.nlast
  404490:	ldur	x8, [x29, #-16]
  404494:	ldr	x8, [x8, #112]
  404498:	ldur	x9, [x29, #-64]
  40449c:	ldr	w10, [x9, #44]
  4044a0:	mov	w9, w10
  4044a4:	mov	x11, #0x50                  	// #80
  4044a8:	mul	x9, x11, x9
  4044ac:	add	x8, x8, x9
  4044b0:	ldur	x9, [x29, #-24]
  4044b4:	cmp	x8, x9
  4044b8:	b.ne	4044e0 <ferror@plt+0x27b0>  // b.any
  4044bc:	ldur	x8, [x29, #-64]
  4044c0:	ldr	x8, [x8, #32]
  4044c4:	cbz	x8, 4044e0 <ferror@plt+0x27b0>
  4044c8:	ldur	x8, [x29, #-64]
  4044cc:	ldr	w9, [x8, #40]
  4044d0:	ldur	x8, [x29, #-16]
  4044d4:	ldr	w10, [x8, #100]
  4044d8:	cmp	w9, w10
  4044dc:	b.cc	4044e4 <ferror@plt+0x27b4>  // b.lo, b.ul, b.last
  4044e0:	b	404d3c <ferror@plt+0x300c>
  4044e4:	ldur	x8, [x29, #-16]
  4044e8:	ldr	x8, [x8, #112]
  4044ec:	ldur	x9, [x29, #-64]
  4044f0:	ldr	w10, [x9, #40]
  4044f4:	mov	w9, w10
  4044f8:	mov	x11, #0x50                  	// #80
  4044fc:	mul	x9, x11, x9
  404500:	add	x8, x8, x9
  404504:	stur	x8, [x29, #-112]
  404508:	ldur	x8, [x29, #-112]
  40450c:	ldr	w10, [x8, #4]
  404510:	cmp	w10, #0x2
  404514:	b.eq	404530 <ferror@plt+0x2800>  // b.none
  404518:	ldur	x8, [x29, #-112]
  40451c:	ldr	w9, [x8, #4]
  404520:	cmp	w9, #0xb
  404524:	b.eq	404530 <ferror@plt+0x2800>  // b.none
  404528:	stur	wzr, [x29, #-4]
  40452c:	b	404d54 <ferror@plt+0x3024>
  404530:	ldur	x8, [x29, #-64]
  404534:	ldr	w9, [x8, #4]
  404538:	cmp	w9, #0x4
  40453c:	cset	w9, eq  // eq = none
  404540:	and	w9, w9, #0x1
  404544:	stur	w9, [x29, #-76]
  404548:	ldur	w9, [x29, #-76]
  40454c:	cbz	w9, 404580 <ferror@plt+0x2850>
  404550:	ldur	x0, [x29, #-16]
  404554:	ldur	x8, [x29, #-64]
  404558:	ldr	x1, [x8, #24]
  40455c:	ldur	x8, [x29, #-64]
  404560:	ldr	x2, [x8, #32]
  404564:	sub	x3, x29, #0x60
  404568:	sub	x4, x29, #0x58
  40456c:	bl	404d68 <ferror@plt+0x3038>
  404570:	cbnz	w0, 40457c <ferror@plt+0x284c>
  404574:	stur	wzr, [x29, #-4]
  404578:	b	404d54 <ferror@plt+0x3024>
  40457c:	b	4045ac <ferror@plt+0x287c>
  404580:	ldur	x0, [x29, #-16]
  404584:	ldur	x8, [x29, #-64]
  404588:	ldr	x1, [x8, #24]
  40458c:	ldur	x8, [x29, #-64]
  404590:	ldr	x2, [x8, #32]
  404594:	sub	x3, x29, #0x60
  404598:	sub	x4, x29, #0x58
  40459c:	bl	4051cc <ferror@plt+0x349c>
  4045a0:	cbnz	w0, 4045ac <ferror@plt+0x287c>
  4045a4:	stur	wzr, [x29, #-4]
  4045a8:	b	404d54 <ferror@plt+0x3024>
  4045ac:	ldur	x8, [x29, #-16]
  4045b0:	ldrh	w9, [x8, #82]
  4045b4:	cmp	w9, #0x2a
  4045b8:	b.ne	4045c0 <ferror@plt+0x2890>  // b.any
  4045bc:	stur	wzr, [x29, #-76]
  4045c0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4045c4:	add	x8, x8, #0x8e4
  4045c8:	ldr	w9, [x8]
  4045cc:	cbz	w9, 4045e8 <ferror@plt+0x28b8>
  4045d0:	ldur	x0, [x29, #-16]
  4045d4:	ldur	x1, [x29, #-112]
  4045d8:	sub	x2, x29, #0x80
  4045dc:	bl	4055ec <ferror@plt+0x38bc>
  4045e0:	str	x0, [sp, #120]
  4045e4:	b	4045fc <ferror@plt+0x28cc>
  4045e8:	ldur	x0, [x29, #-16]
  4045ec:	ldur	x1, [x29, #-112]
  4045f0:	sub	x2, x29, #0x80
  4045f4:	bl	405bdc <ferror@plt+0x3eac>
  4045f8:	str	x0, [sp, #120]
  4045fc:	ldr	x8, [sp, #120]
  404600:	stur	x8, [x29, #-120]
  404604:	ldur	x8, [x29, #-96]
  404608:	stur	x8, [x29, #-104]
  40460c:	ldur	x8, [x29, #-104]
  404610:	ldur	x9, [x29, #-96]
  404614:	ldur	x10, [x29, #-88]
  404618:	mov	x11, #0x18                  	// #24
  40461c:	mul	x10, x11, x10
  404620:	add	x9, x9, x10
  404624:	cmp	x8, x9
  404628:	b.cs	404ce0 <ferror@plt+0x2fb0>  // b.hs, b.nlast
  40462c:	stur	wzr, [x29, #-156]
  404630:	str	wzr, [sp, #160]
  404634:	ldur	x0, [x29, #-16]
  404638:	ldur	x8, [x29, #-104]
  40463c:	ldr	x1, [x8, #8]
  404640:	bl	4061cc <ferror@plt+0x449c>
  404644:	stur	w0, [x29, #-148]
  404648:	ldur	x0, [x29, #-16]
  40464c:	ldur	x1, [x29, #-104]
  404650:	ldur	x2, [x29, #-32]
  404654:	ldur	x3, [x29, #-72]
  404658:	ldur	x4, [x29, #-120]
  40465c:	ldur	x5, [x29, #-128]
  404660:	bl	406258 <ferror@plt+0x4528>
  404664:	cbz	w0, 40466c <ferror@plt+0x293c>
  404668:	b	404cd0 <ferror@plt+0x2fa0>
  40466c:	ldur	x0, [x29, #-16]
  404670:	ldur	w1, [x29, #-148]
  404674:	bl	406a20 <ferror@plt+0x4cf0>
  404678:	cbz	w0, 404680 <ferror@plt+0x2950>
  40467c:	b	404cd0 <ferror@plt+0x2fa0>
  404680:	ldur	x0, [x29, #-16]
  404684:	ldur	w1, [x29, #-148]
  404688:	bl	406eac <ferror@plt+0x517c>
  40468c:	cbnz	w0, 4046a0 <ferror@plt+0x2970>
  404690:	ldur	x0, [x29, #-16]
  404694:	ldur	w1, [x29, #-148]
  404698:	bl	407d4c <ferror@plt+0x601c>
  40469c:	cbz	w0, 4046ac <ferror@plt+0x297c>
  4046a0:	mov	w8, #0x4                   	// #4
  4046a4:	stur	w8, [x29, #-152]
  4046a8:	b	4048ac <ferror@plt+0x2b7c>
  4046ac:	ldur	x0, [x29, #-16]
  4046b0:	ldur	w1, [x29, #-148]
  4046b4:	bl	4081c8 <ferror@plt+0x6498>
  4046b8:	cbnz	w0, 4046cc <ferror@plt+0x299c>
  4046bc:	ldur	x0, [x29, #-16]
  4046c0:	ldur	w1, [x29, #-148]
  4046c4:	bl	408428 <ferror@plt+0x66f8>
  4046c8:	cbz	w0, 4046d8 <ferror@plt+0x29a8>
  4046cc:	mov	w8, #0x8                   	// #8
  4046d0:	stur	w8, [x29, #-152]
  4046d4:	b	4048ac <ferror@plt+0x2b7c>
  4046d8:	ldur	x0, [x29, #-16]
  4046dc:	ldur	w1, [x29, #-148]
  4046e0:	bl	40861c <ferror@plt+0x68ec>
  4046e4:	cbz	w0, 4046f4 <ferror@plt+0x29c4>
  4046e8:	mov	w8, #0x3                   	// #3
  4046ec:	stur	w8, [x29, #-152]
  4046f0:	b	4048ac <ferror@plt+0x2b7c>
  4046f4:	ldur	x0, [x29, #-16]
  4046f8:	ldur	w1, [x29, #-148]
  4046fc:	bl	4086d4 <ferror@plt+0x69a4>
  404700:	cbz	w0, 404710 <ferror@plt+0x29e0>
  404704:	mov	w8, #0x2                   	// #2
  404708:	stur	w8, [x29, #-152]
  40470c:	b	4048ac <ferror@plt+0x2b7c>
  404710:	ldur	x0, [x29, #-16]
  404714:	ldur	w1, [x29, #-148]
  404718:	bl	408b64 <ferror@plt+0x6e34>
  40471c:	cbnz	w0, 404730 <ferror@plt+0x2a00>
  404720:	ldur	x0, [x29, #-16]
  404724:	ldur	w1, [x29, #-148]
  404728:	bl	408be0 <ferror@plt+0x6eb0>
  40472c:	cbz	w0, 40473c <ferror@plt+0x2a0c>
  404730:	mov	w8, #0x1                   	// #1
  404734:	stur	w8, [x29, #-152]
  404738:	b	4048ac <ferror@plt+0x2b7c>
  40473c:	ldur	x0, [x29, #-16]
  404740:	ldur	w1, [x29, #-148]
  404744:	bl	408c30 <ferror@plt+0x6f00>
  404748:	str	w0, [sp, #160]
  40474c:	cbnz	w0, 404760 <ferror@plt+0x2a30>
  404750:	ldur	x0, [x29, #-16]
  404754:	ldur	w1, [x29, #-148]
  404758:	bl	408c80 <ferror@plt+0x6f50>
  40475c:	cbz	w0, 404774 <ferror@plt+0x2a44>
  404760:	mov	w8, #0x4                   	// #4
  404764:	stur	w8, [x29, #-152]
  404768:	mov	w8, #0x1                   	// #1
  40476c:	stur	w8, [x29, #-156]
  404770:	b	4048ac <ferror@plt+0x2b7c>
  404774:	ldur	x0, [x29, #-16]
  404778:	ldur	w1, [x29, #-148]
  40477c:	bl	408cd0 <ferror@plt+0x6fa0>
  404780:	str	w0, [sp, #160]
  404784:	cbnz	w0, 404798 <ferror@plt+0x2a68>
  404788:	ldur	x0, [x29, #-16]
  40478c:	ldur	w1, [x29, #-148]
  404790:	bl	408d20 <ferror@plt+0x6ff0>
  404794:	cbz	w0, 4047ac <ferror@plt+0x2a7c>
  404798:	mov	w8, #0x8                   	// #8
  40479c:	stur	w8, [x29, #-152]
  4047a0:	mov	w8, #0x1                   	// #1
  4047a4:	stur	w8, [x29, #-156]
  4047a8:	b	4048ac <ferror@plt+0x2b7c>
  4047ac:	ldur	x0, [x29, #-16]
  4047b0:	ldur	w1, [x29, #-148]
  4047b4:	bl	408d70 <ferror@plt+0x7040>
  4047b8:	str	w0, [sp, #160]
  4047bc:	cbnz	w0, 4047d0 <ferror@plt+0x2aa0>
  4047c0:	ldur	x0, [x29, #-16]
  4047c4:	ldur	w1, [x29, #-148]
  4047c8:	bl	408dc0 <ferror@plt+0x7090>
  4047cc:	cbz	w0, 4047e4 <ferror@plt+0x2ab4>
  4047d0:	mov	w8, #0x2                   	// #2
  4047d4:	stur	w8, [x29, #-152]
  4047d8:	mov	w8, #0x1                   	// #1
  4047dc:	stur	w8, [x29, #-156]
  4047e0:	b	4048ac <ferror@plt+0x2b7c>
  4047e4:	ldur	x0, [x29, #-16]
  4047e8:	ldur	w1, [x29, #-148]
  4047ec:	bl	408e10 <ferror@plt+0x70e0>
  4047f0:	str	w0, [sp, #160]
  4047f4:	cbnz	w0, 404808 <ferror@plt+0x2ad8>
  4047f8:	ldur	x0, [x29, #-16]
  4047fc:	ldur	w1, [x29, #-148]
  404800:	bl	408e60 <ferror@plt+0x7130>
  404804:	cbz	w0, 404818 <ferror@plt+0x2ae8>
  404808:	mov	w8, #0x1                   	// #1
  40480c:	stur	w8, [x29, #-152]
  404810:	stur	w8, [x29, #-156]
  404814:	b	4048ac <ferror@plt+0x2b7c>
  404818:	ldur	x0, [x29, #-16]
  40481c:	ldur	w1, [x29, #-148]
  404820:	bl	408eb0 <ferror@plt+0x7180>
  404824:	str	w0, [sp, #160]
  404828:	cbz	w0, 40483c <ferror@plt+0x2b0c>
  40482c:	mov	w8, #0x1                   	// #1
  404830:	stur	w8, [x29, #-152]
  404834:	stur	w8, [x29, #-156]
  404838:	b	4048ac <ferror@plt+0x2b7c>
  40483c:	ldur	w8, [x29, #-148]
  404840:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  404844:	add	x9, x9, #0x96c
  404848:	ldr	w10, [x9]
  40484c:	cmp	w8, w10
  404850:	b.eq	404898 <ferror@plt+0x2b68>  // b.none
  404854:	adrp	x0, 480000 <warn@@Base+0xed44>
  404858:	add	x0, x0, #0xba5
  40485c:	bl	401cf0 <gettext@plt>
  404860:	ldur	w1, [x29, #-148]
  404864:	ldur	x8, [x29, #-16]
  404868:	ldur	x9, [x29, #-24]
  40486c:	str	x0, [sp, #112]
  404870:	mov	x0, x8
  404874:	str	w1, [sp, #108]
  404878:	mov	x1, x9
  40487c:	bl	404140 <ferror@plt+0x2410>
  404880:	ldr	x1, [sp, #112]
  404884:	str	x0, [sp, #96]
  404888:	mov	x0, x1
  40488c:	ldr	w1, [sp, #108]
  404890:	ldr	x2, [sp, #96]
  404894:	bl	4712bc <warn@@Base>
  404898:	ldur	w8, [x29, #-148]
  40489c:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  4048a0:	add	x9, x9, #0x96c
  4048a4:	str	w8, [x9]
  4048a8:	b	404cd0 <ferror@plt+0x2fa0>
  4048ac:	ldur	x8, [x29, #-32]
  4048b0:	ldur	x9, [x29, #-104]
  4048b4:	ldr	x9, [x9]
  4048b8:	add	x8, x8, x9
  4048bc:	str	x8, [sp, #152]
  4048c0:	ldr	x8, [sp, #152]
  4048c4:	ldur	x9, [x29, #-32]
  4048c8:	cmp	x8, x9
  4048cc:	b.cc	4048fc <ferror@plt+0x2bcc>  // b.lo, b.ul, b.last
  4048d0:	ldr	x8, [sp, #152]
  4048d4:	ldur	x9, [x29, #-72]
  4048d8:	cmp	x8, x9
  4048dc:	b.cs	4048fc <ferror@plt+0x2bcc>  // b.hs, b.nlast
  4048e0:	ldr	x8, [sp, #152]
  4048e4:	ldur	w9, [x29, #-152]
  4048e8:	mov	w10, w9
  4048ec:	add	x8, x8, x10
  4048f0:	ldur	x10, [x29, #-72]
  4048f4:	cmp	x8, x10
  4048f8:	b.ls	404948 <ferror@plt+0x2c18>  // b.plast
  4048fc:	adrp	x0, 480000 <warn@@Base+0xed44>
  404900:	add	x0, x0, #0xbde
  404904:	bl	401cf0 <gettext@plt>
  404908:	ldur	x8, [x29, #-104]
  40490c:	ldr	x1, [x8]
  404910:	ldur	x8, [x29, #-16]
  404914:	ldur	x9, [x29, #-24]
  404918:	str	x0, [sp, #88]
  40491c:	mov	x0, x8
  404920:	str	x1, [sp, #80]
  404924:	mov	x1, x9
  404928:	bl	404140 <ferror@plt+0x2410>
  40492c:	ldr	x1, [sp, #88]
  404930:	str	x0, [sp, #72]
  404934:	mov	x0, x1
  404938:	ldr	x1, [sp, #80]
  40493c:	ldr	x2, [sp, #72]
  404940:	bl	4712bc <warn@@Base>
  404944:	b	404cd0 <ferror@plt+0x2fa0>
  404948:	ldur	x8, [x29, #-104]
  40494c:	ldr	x0, [x8, #8]
  404950:	bl	408f00 <ferror@plt+0x71d0>
  404954:	str	x0, [sp, #144]
  404958:	ldr	x8, [sp, #144]
  40495c:	ldur	x9, [x29, #-128]
  404960:	cmp	x8, x9
  404964:	b.cc	4049b0 <ferror@plt+0x2c80>  // b.lo, b.ul, b.last
  404968:	adrp	x0, 480000 <warn@@Base+0xed44>
  40496c:	add	x0, x0, #0xc16
  404970:	bl	401cf0 <gettext@plt>
  404974:	ldr	x1, [sp, #144]
  404978:	ldur	x8, [x29, #-16]
  40497c:	ldur	x9, [x29, #-24]
  404980:	str	x0, [sp, #64]
  404984:	mov	x0, x8
  404988:	str	x1, [sp, #56]
  40498c:	mov	x1, x9
  404990:	bl	404140 <ferror@plt+0x2410>
  404994:	ldr	x1, [sp, #64]
  404998:	str	x0, [sp, #48]
  40499c:	mov	x0, x1
  4049a0:	ldr	x1, [sp, #56]
  4049a4:	ldr	x2, [sp, #48]
  4049a8:	bl	4712bc <warn@@Base>
  4049ac:	b	404cd0 <ferror@plt+0x2fa0>
  4049b0:	ldur	x8, [x29, #-120]
  4049b4:	ldr	x9, [sp, #144]
  4049b8:	mov	x10, #0x20                  	// #32
  4049bc:	mul	x9, x10, x9
  4049c0:	add	x8, x8, x9
  4049c4:	stur	x8, [x29, #-136]
  4049c8:	ldur	x8, [x29, #-136]
  4049cc:	ldur	x9, [x29, #-120]
  4049d0:	cmp	x8, x9
  4049d4:	b.eq	404a6c <ferror@plt+0x2d3c>  // b.none
  4049d8:	ldur	x8, [x29, #-136]
  4049dc:	ldrb	w9, [x8, #24]
  4049e0:	and	w9, w9, #0xf
  4049e4:	cmp	w9, #0x5
  4049e8:	b.eq	404a6c <ferror@plt+0x2d3c>  // b.none
  4049ec:	ldur	x8, [x29, #-136]
  4049f0:	ldrb	w9, [x8, #24]
  4049f4:	and	w9, w9, #0xf
  4049f8:	cmp	w9, #0x3
  4049fc:	b.le	404a6c <ferror@plt+0x2d3c>
  404a00:	adrp	x0, 480000 <warn@@Base+0xed44>
  404a04:	add	x0, x0, #0xc54
  404a08:	bl	401cf0 <gettext@plt>
  404a0c:	ldur	x8, [x29, #-16]
  404a10:	ldur	x9, [x29, #-136]
  404a14:	ldrb	w10, [x9, #24]
  404a18:	and	w1, w10, #0xf
  404a1c:	str	x0, [sp, #40]
  404a20:	mov	x0, x8
  404a24:	bl	408f44 <ferror@plt+0x7214>
  404a28:	ldur	x8, [x29, #-16]
  404a2c:	ldur	x1, [x29, #-64]
  404a30:	str	x0, [sp, #32]
  404a34:	mov	x0, x8
  404a38:	bl	404140 <ferror@plt+0x2410>
  404a3c:	ldur	x8, [x29, #-104]
  404a40:	ldur	x9, [x29, #-96]
  404a44:	subs	x8, x8, x9
  404a48:	mov	x9, #0x18                  	// #24
  404a4c:	sdiv	x3, x8, x9
  404a50:	ldr	x1, [sp, #40]
  404a54:	str	x0, [sp, #24]
  404a58:	mov	x0, x1
  404a5c:	ldr	x1, [sp, #32]
  404a60:	ldr	x2, [sp, #24]
  404a64:	bl	4712bc <warn@@Base>
  404a68:	b	404cd0 <ferror@plt+0x2fa0>
  404a6c:	stur	xzr, [x29, #-144]
  404a70:	ldur	w8, [x29, #-76]
  404a74:	cbz	w8, 404a8c <ferror@plt+0x2d5c>
  404a78:	ldur	x8, [x29, #-104]
  404a7c:	ldr	x8, [x8, #16]
  404a80:	ldur	x9, [x29, #-144]
  404a84:	add	x8, x9, x8
  404a88:	stur	x8, [x29, #-144]
  404a8c:	ldur	w8, [x29, #-76]
  404a90:	cbz	w8, 404b14 <ferror@plt+0x2de4>
  404a94:	ldur	x8, [x29, #-16]
  404a98:	ldrh	w9, [x8, #82]
  404a9c:	cmp	w9, #0x5e
  404aa0:	b.ne	404ab0 <ferror@plt+0x2d80>  // b.any
  404aa4:	ldur	w8, [x29, #-148]
  404aa8:	cmp	w8, #0x1
  404aac:	b.eq	404b14 <ferror@plt+0x2de4>  // b.none
  404ab0:	ldur	x8, [x29, #-16]
  404ab4:	ldrh	w9, [x8, #82]
  404ab8:	cmp	w9, #0x5b
  404abc:	b.eq	404ad0 <ferror@plt+0x2da0>  // b.none
  404ac0:	ldur	x8, [x29, #-16]
  404ac4:	ldrh	w9, [x8, #82]
  404ac8:	cmp	w9, #0x63
  404acc:	b.ne	404adc <ferror@plt+0x2dac>  // b.any
  404ad0:	ldur	w8, [x29, #-148]
  404ad4:	cmp	w8, #0x1
  404ad8:	b.eq	404b14 <ferror@plt+0x2de4>  // b.none
  404adc:	ldur	x8, [x29, #-16]
  404ae0:	ldrh	w9, [x8, #82]
  404ae4:	cmp	w9, #0x56
  404ae8:	b.eq	404b00 <ferror@plt+0x2dd0>  // b.none
  404aec:	ldur	x8, [x29, #-16]
  404af0:	ldrh	w9, [x8, #82]
  404af4:	mov	w10, #0x7676                	// #30326
  404af8:	cmp	w9, w10
  404afc:	b.ne	404b0c <ferror@plt+0x2ddc>  // b.any
  404b00:	ldur	w8, [x29, #-148]
  404b04:	cmp	w8, #0xc
  404b08:	b.eq	404b14 <ferror@plt+0x2de4>  // b.none
  404b0c:	ldur	w8, [x29, #-156]
  404b10:	cbz	w8, 404b6c <ferror@plt+0x2e3c>
  404b14:	ldur	x0, [x29, #-16]
  404b18:	ldur	w1, [x29, #-148]
  404b1c:	bl	408eb0 <ferror@plt+0x7180>
  404b20:	cbz	w0, 404b4c <ferror@plt+0x2e1c>
  404b24:	ldr	x8, [sp, #136]
  404b28:	ldr	x9, [x8]
  404b2c:	ldr	x0, [sp, #152]
  404b30:	ldur	w1, [x29, #-152]
  404b34:	blr	x9
  404b38:	and	x8, x0, #0x3f
  404b3c:	ldur	x9, [x29, #-144]
  404b40:	add	x8, x9, x8
  404b44:	stur	x8, [x29, #-144]
  404b48:	b	404b6c <ferror@plt+0x2e3c>
  404b4c:	ldr	x8, [sp, #136]
  404b50:	ldr	x9, [x8]
  404b54:	ldr	x0, [sp, #152]
  404b58:	ldur	w1, [x29, #-152]
  404b5c:	blr	x9
  404b60:	ldur	x8, [x29, #-144]
  404b64:	add	x8, x8, x0
  404b68:	stur	x8, [x29, #-144]
  404b6c:	ldur	x0, [x29, #-16]
  404b70:	ldur	w1, [x29, #-148]
  404b74:	bl	407d4c <ferror@plt+0x601c>
  404b78:	cbnz	w0, 404b8c <ferror@plt+0x2e5c>
  404b7c:	ldur	x0, [x29, #-16]
  404b80:	ldur	w1, [x29, #-148]
  404b84:	bl	408428 <ferror@plt+0x66f8>
  404b88:	cbz	w0, 404bdc <ferror@plt+0x2eac>
  404b8c:	ldur	x8, [x29, #-16]
  404b90:	ldrh	w9, [x8, #82]
  404b94:	cmp	w9, #0xf
  404b98:	b.ne	404ba8 <ferror@plt+0x2e78>  // b.any
  404b9c:	ldur	x8, [x29, #-144]
  404ba0:	subs	x8, x8, #0x8
  404ba4:	stur	x8, [x29, #-144]
  404ba8:	ldr	x8, [sp, #128]
  404bac:	ldr	x9, [x8]
  404bb0:	ldr	x0, [sp, #152]
  404bb4:	ldur	x10, [x29, #-144]
  404bb8:	ldur	x11, [x29, #-136]
  404bbc:	ldr	x11, [x11]
  404bc0:	add	x10, x10, x11
  404bc4:	ldur	x11, [x29, #-104]
  404bc8:	ldr	x11, [x11]
  404bcc:	subs	x1, x10, x11
  404bd0:	ldur	w2, [x29, #-152]
  404bd4:	blr	x9
  404bd8:	b	404cd0 <ferror@plt+0x2fa0>
  404bdc:	ldur	x0, [x29, #-16]
  404be0:	ldur	w1, [x29, #-148]
  404be4:	bl	408be0 <ferror@plt+0x6eb0>
  404be8:	cbnz	w0, 404bfc <ferror@plt+0x2ecc>
  404bec:	ldur	x0, [x29, #-16]
  404bf0:	ldur	w1, [x29, #-148]
  404bf4:	bl	408eb0 <ferror@plt+0x7180>
  404bf8:	cbz	w0, 404c7c <ferror@plt+0x2f4c>
  404bfc:	ldr	w8, [sp, #160]
  404c00:	cbz	w8, 404c1c <ferror@plt+0x2eec>
  404c04:	ldur	x8, [x29, #-136]
  404c08:	ldr	x8, [x8]
  404c0c:	ldur	x9, [x29, #-144]
  404c10:	subs	x8, x9, x8
  404c14:	stur	x8, [x29, #-144]
  404c18:	b	404c30 <ferror@plt+0x2f00>
  404c1c:	ldur	x8, [x29, #-136]
  404c20:	ldr	x8, [x8]
  404c24:	ldur	x9, [x29, #-144]
  404c28:	add	x8, x9, x8
  404c2c:	stur	x8, [x29, #-144]
  404c30:	ldur	x8, [x29, #-144]
  404c34:	and	x8, x8, #0x3f
  404c38:	ldr	x9, [sp, #136]
  404c3c:	ldr	x10, [x9]
  404c40:	ldr	x0, [sp, #152]
  404c44:	ldur	w1, [x29, #-152]
  404c48:	str	x8, [sp, #16]
  404c4c:	blr	x10
  404c50:	and	x8, x0, #0xc0
  404c54:	ldr	x9, [sp, #16]
  404c58:	orr	x8, x9, x8
  404c5c:	stur	x8, [x29, #-144]
  404c60:	ldr	x8, [sp, #128]
  404c64:	ldr	x10, [x8]
  404c68:	ldr	x0, [sp, #152]
  404c6c:	ldur	x1, [x29, #-144]
  404c70:	ldur	w2, [x29, #-152]
  404c74:	blr	x10
  404c78:	b	404cd0 <ferror@plt+0x2fa0>
  404c7c:	ldr	w8, [sp, #160]
  404c80:	cbz	w8, 404cac <ferror@plt+0x2f7c>
  404c84:	ldr	x8, [sp, #128]
  404c88:	ldr	x9, [x8]
  404c8c:	ldr	x0, [sp, #152]
  404c90:	ldur	x10, [x29, #-144]
  404c94:	ldur	x11, [x29, #-136]
  404c98:	ldr	x11, [x11]
  404c9c:	subs	x1, x10, x11
  404ca0:	ldur	w2, [x29, #-152]
  404ca4:	blr	x9
  404ca8:	b	404cd0 <ferror@plt+0x2fa0>
  404cac:	ldr	x8, [sp, #128]
  404cb0:	ldr	x9, [x8]
  404cb4:	ldr	x0, [sp, #152]
  404cb8:	ldur	x10, [x29, #-144]
  404cbc:	ldur	x11, [x29, #-136]
  404cc0:	ldr	x11, [x11]
  404cc4:	add	x1, x10, x11
  404cc8:	ldur	w2, [x29, #-152]
  404ccc:	blr	x9
  404cd0:	ldur	x8, [x29, #-104]
  404cd4:	add	x8, x8, #0x18
  404cd8:	stur	x8, [x29, #-104]
  404cdc:	b	40460c <ferror@plt+0x28dc>
  404ce0:	ldur	x0, [x29, #-120]
  404ce4:	bl	401bd0 <free@plt>
  404ce8:	ldur	x0, [x29, #-16]
  404cec:	mov	x8, xzr
  404cf0:	mov	x1, x8
  404cf4:	mov	x2, x8
  404cf8:	str	x2, [sp, #8]
  404cfc:	ldr	x3, [sp, #8]
  404d00:	mov	x4, x8
  404d04:	mov	x5, x8
  404d08:	bl	406258 <ferror@plt+0x4528>
  404d0c:	ldur	x8, [x29, #-48]
  404d10:	cbz	x8, 404d30 <ferror@plt+0x3000>
  404d14:	ldur	x8, [x29, #-96]
  404d18:	ldur	x9, [x29, #-48]
  404d1c:	str	x8, [x9]
  404d20:	ldur	x8, [x29, #-88]
  404d24:	ldur	x9, [x29, #-56]
  404d28:	str	x8, [x9]
  404d2c:	b	404d38 <ferror@plt+0x3008>
  404d30:	ldur	x0, [x29, #-96]
  404d34:	bl	401bd0 <free@plt>
  404d38:	b	404d4c <ferror@plt+0x301c>
  404d3c:	ldur	x8, [x29, #-64]
  404d40:	add	x8, x8, #0x50
  404d44:	stur	x8, [x29, #-64]
  404d48:	b	40442c <ferror@plt+0x26fc>
  404d4c:	mov	w8, #0x1                   	// #1
  404d50:	stur	w8, [x29, #-4]
  404d54:	ldur	w0, [x29, #-4]
  404d58:	ldr	x28, [sp, #336]
  404d5c:	ldp	x29, x30, [sp, #320]
  404d60:	add	sp, sp, #0x160
  404d64:	ret
  404d68:	sub	sp, sp, #0xe0
  404d6c:	stp	x29, x30, [sp, #208]
  404d70:	add	x29, sp, #0xd0
  404d74:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  404d78:	add	x8, x8, #0x8e4
  404d7c:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  404d80:	add	x9, x9, #0x578
  404d84:	stur	x0, [x29, #-16]
  404d88:	stur	x1, [x29, #-24]
  404d8c:	stur	x2, [x29, #-32]
  404d90:	stur	x3, [x29, #-40]
  404d94:	stur	x4, [x29, #-48]
  404d98:	ldr	w10, [x8]
  404d9c:	str	x9, [sp, #104]
  404da0:	cbz	w10, 404f54 <ferror@plt+0x3224>
  404da4:	ldur	x1, [x29, #-16]
  404da8:	ldur	x2, [x29, #-24]
  404dac:	ldur	x4, [x29, #-32]
  404db0:	adrp	x0, 480000 <warn@@Base+0xed44>
  404db4:	add	x0, x0, #0xc95
  404db8:	str	x1, [sp, #96]
  404dbc:	str	x2, [sp, #88]
  404dc0:	str	x4, [sp, #80]
  404dc4:	bl	401cf0 <gettext@plt>
  404dc8:	mov	x8, xzr
  404dcc:	str	x0, [sp, #72]
  404dd0:	mov	x0, x8
  404dd4:	ldr	x1, [sp, #96]
  404dd8:	ldr	x2, [sp, #88]
  404ddc:	mov	x3, #0x1                   	// #1
  404de0:	ldr	x4, [sp, #80]
  404de4:	ldr	x5, [sp, #72]
  404de8:	bl	4020ec <ferror@plt+0x3bc>
  404dec:	stur	x0, [x29, #-80]
  404df0:	ldur	x8, [x29, #-80]
  404df4:	cbnz	x8, 404e00 <ferror@plt+0x30d0>
  404df8:	stur	wzr, [x29, #-4]
  404dfc:	b	4051bc <ferror@plt+0x348c>
  404e00:	ldur	x8, [x29, #-32]
  404e04:	mov	x9, #0xc                   	// #12
  404e08:	udiv	x8, x8, x9
  404e0c:	stur	x8, [x29, #-64]
  404e10:	ldur	x0, [x29, #-64]
  404e14:	mov	x1, #0x18                  	// #24
  404e18:	bl	44a960 <ferror@plt+0x48c30>
  404e1c:	stur	x0, [x29, #-56]
  404e20:	ldur	x8, [x29, #-56]
  404e24:	cbnz	x8, 404e48 <ferror@plt+0x3118>
  404e28:	ldur	x0, [x29, #-80]
  404e2c:	bl	401bd0 <free@plt>
  404e30:	adrp	x0, 480000 <warn@@Base+0xed44>
  404e34:	add	x0, x0, #0xcac
  404e38:	bl	401cf0 <gettext@plt>
  404e3c:	bl	4711a8 <error@@Base>
  404e40:	stur	wzr, [x29, #-4]
  404e44:	b	4051bc <ferror@plt+0x348c>
  404e48:	stur	wzr, [x29, #-68]
  404e4c:	ldur	w8, [x29, #-68]
  404e50:	mov	w9, w8
  404e54:	ldur	x10, [x29, #-64]
  404e58:	cmp	x9, x10
  404e5c:	b.cs	404f48 <ferror@plt+0x3218>  // b.hs, b.nlast
  404e60:	ldr	x8, [sp, #104]
  404e64:	ldr	x9, [x8]
  404e68:	ldur	x10, [x29, #-80]
  404e6c:	ldur	w11, [x29, #-68]
  404e70:	mov	w12, w11
  404e74:	mov	x13, #0xc                   	// #12
  404e78:	mul	x12, x13, x12
  404e7c:	add	x0, x10, x12
  404e80:	mov	w11, #0x4                   	// #4
  404e84:	mov	w1, w11
  404e88:	str	x13, [sp, #64]
  404e8c:	str	w11, [sp, #60]
  404e90:	blr	x9
  404e94:	ldur	x8, [x29, #-56]
  404e98:	ldur	w11, [x29, #-68]
  404e9c:	mov	w9, w11
  404ea0:	mov	x10, #0x18                  	// #24
  404ea4:	mul	x9, x10, x9
  404ea8:	str	x0, [x8, x9]
  404eac:	ldr	x8, [sp, #104]
  404eb0:	ldr	x9, [x8]
  404eb4:	ldur	x12, [x29, #-80]
  404eb8:	ldur	w11, [x29, #-68]
  404ebc:	mov	w13, w11
  404ec0:	ldr	x14, [sp, #64]
  404ec4:	mul	x13, x14, x13
  404ec8:	add	x12, x12, x13
  404ecc:	add	x0, x12, #0x4
  404ed0:	ldr	w1, [sp, #60]
  404ed4:	str	x10, [sp, #48]
  404ed8:	blr	x9
  404edc:	ldur	x8, [x29, #-56]
  404ee0:	ldur	w11, [x29, #-68]
  404ee4:	mov	w9, w11
  404ee8:	ldr	x10, [sp, #48]
  404eec:	mul	x9, x10, x9
  404ef0:	add	x8, x8, x9
  404ef4:	str	x0, [x8, #8]
  404ef8:	ldur	x8, [x29, #-80]
  404efc:	ldur	w11, [x29, #-68]
  404f00:	mov	w9, w11
  404f04:	ldr	x12, [sp, #64]
  404f08:	mul	x9, x12, x9
  404f0c:	add	x8, x8, x9
  404f10:	add	x0, x8, #0x8
  404f14:	ldr	w1, [sp, #60]
  404f18:	bl	471bd0 <warn@@Base+0x914>
  404f1c:	ldur	x8, [x29, #-56]
  404f20:	ldur	w11, [x29, #-68]
  404f24:	mov	w9, w11
  404f28:	ldr	x10, [sp, #48]
  404f2c:	mul	x9, x10, x9
  404f30:	add	x8, x8, x9
  404f34:	str	x0, [x8, #16]
  404f38:	ldur	w8, [x29, #-68]
  404f3c:	add	w8, w8, #0x1
  404f40:	stur	w8, [x29, #-68]
  404f44:	b	404e4c <ferror@plt+0x311c>
  404f48:	ldur	x0, [x29, #-80]
  404f4c:	bl	401bd0 <free@plt>
  404f50:	b	40519c <ferror@plt+0x346c>
  404f54:	ldur	x1, [x29, #-16]
  404f58:	ldur	x2, [x29, #-24]
  404f5c:	ldur	x4, [x29, #-32]
  404f60:	adrp	x0, 480000 <warn@@Base+0xed44>
  404f64:	add	x0, x0, #0xcca
  404f68:	str	x1, [sp, #40]
  404f6c:	str	x2, [sp, #32]
  404f70:	str	x4, [sp, #24]
  404f74:	bl	401cf0 <gettext@plt>
  404f78:	mov	x8, xzr
  404f7c:	str	x0, [sp, #16]
  404f80:	mov	x0, x8
  404f84:	ldr	x1, [sp, #40]
  404f88:	ldr	x2, [sp, #32]
  404f8c:	mov	x3, #0x1                   	// #1
  404f90:	ldr	x4, [sp, #24]
  404f94:	ldr	x5, [sp, #16]
  404f98:	bl	4020ec <ferror@plt+0x3bc>
  404f9c:	stur	x0, [x29, #-88]
  404fa0:	ldur	x8, [x29, #-88]
  404fa4:	cbnz	x8, 404fb0 <ferror@plt+0x3280>
  404fa8:	stur	wzr, [x29, #-4]
  404fac:	b	4051bc <ferror@plt+0x348c>
  404fb0:	ldur	x8, [x29, #-32]
  404fb4:	mov	x9, #0x18                  	// #24
  404fb8:	udiv	x8, x8, x9
  404fbc:	stur	x8, [x29, #-64]
  404fc0:	ldur	x0, [x29, #-64]
  404fc4:	mov	x1, x9
  404fc8:	bl	44a960 <ferror@plt+0x48c30>
  404fcc:	stur	x0, [x29, #-56]
  404fd0:	ldur	x8, [x29, #-56]
  404fd4:	cbnz	x8, 404ff8 <ferror@plt+0x32c8>
  404fd8:	ldur	x0, [x29, #-88]
  404fdc:	bl	401bd0 <free@plt>
  404fe0:	adrp	x0, 480000 <warn@@Base+0xed44>
  404fe4:	add	x0, x0, #0xcac
  404fe8:	bl	401cf0 <gettext@plt>
  404fec:	bl	4711a8 <error@@Base>
  404ff0:	stur	wzr, [x29, #-4]
  404ff4:	b	4051bc <ferror@plt+0x348c>
  404ff8:	stur	wzr, [x29, #-68]
  404ffc:	ldur	w8, [x29, #-68]
  405000:	mov	w9, w8
  405004:	ldur	x10, [x29, #-64]
  405008:	cmp	x9, x10
  40500c:	b.cs	405194 <ferror@plt+0x3464>  // b.hs, b.nlast
  405010:	ldr	x8, [sp, #104]
  405014:	ldr	x9, [x8]
  405018:	ldur	x10, [x29, #-88]
  40501c:	ldur	w11, [x29, #-68]
  405020:	mov	w12, w11
  405024:	mov	x13, #0x18                  	// #24
  405028:	mul	x12, x13, x12
  40502c:	add	x0, x10, x12
  405030:	mov	w11, #0x8                   	// #8
  405034:	mov	w1, w11
  405038:	str	x13, [sp, #8]
  40503c:	str	w11, [sp, #4]
  405040:	blr	x9
  405044:	ldur	x8, [x29, #-56]
  405048:	ldur	w11, [x29, #-68]
  40504c:	mov	w9, w11
  405050:	ldr	x10, [sp, #8]
  405054:	mul	x9, x10, x9
  405058:	str	x0, [x8, x9]
  40505c:	ldr	x8, [sp, #104]
  405060:	ldr	x9, [x8]
  405064:	ldur	x12, [x29, #-88]
  405068:	ldur	w11, [x29, #-68]
  40506c:	mov	w13, w11
  405070:	mul	x13, x10, x13
  405074:	add	x12, x12, x13
  405078:	add	x0, x12, #0x8
  40507c:	ldr	w1, [sp, #4]
  405080:	blr	x9
  405084:	ldur	x8, [x29, #-56]
  405088:	ldur	w11, [x29, #-68]
  40508c:	mov	w9, w11
  405090:	ldr	x10, [sp, #8]
  405094:	mul	x9, x10, x9
  405098:	add	x8, x8, x9
  40509c:	str	x0, [x8, #8]
  4050a0:	ldur	x8, [x29, #-88]
  4050a4:	ldur	w11, [x29, #-68]
  4050a8:	mov	w9, w11
  4050ac:	mul	x9, x10, x9
  4050b0:	add	x8, x8, x9
  4050b4:	add	x0, x8, #0x10
  4050b8:	ldr	w1, [sp, #4]
  4050bc:	bl	471bd0 <warn@@Base+0x914>
  4050c0:	ldur	x8, [x29, #-56]
  4050c4:	ldur	w11, [x29, #-68]
  4050c8:	mov	w9, w11
  4050cc:	ldr	x10, [sp, #8]
  4050d0:	mul	x9, x10, x9
  4050d4:	add	x8, x8, x9
  4050d8:	str	x0, [x8, #16]
  4050dc:	ldur	x8, [x29, #-16]
  4050e0:	ldrh	w11, [x8, #82]
  4050e4:	cmp	w11, #0x8
  4050e8:	b.ne	405184 <ferror@plt+0x3454>  // b.any
  4050ec:	ldur	x8, [x29, #-16]
  4050f0:	ldrb	w9, [x8, #29]
  4050f4:	cmp	w9, #0x2
  4050f8:	b.eq	405184 <ferror@plt+0x3454>  // b.none
  4050fc:	ldur	x8, [x29, #-56]
  405100:	ldur	w9, [x29, #-68]
  405104:	mov	w10, w9
  405108:	mov	x11, #0x18                  	// #24
  40510c:	mul	x10, x11, x10
  405110:	add	x8, x8, x10
  405114:	ldr	x8, [x8, #8]
  405118:	stur	x8, [x29, #-96]
  40511c:	ldur	x8, [x29, #-96]
  405120:	and	x8, x8, #0xffffffff
  405124:	ldur	x10, [x29, #-96]
  405128:	lsr	x10, x10, #56
  40512c:	and	x10, x10, #0xff
  405130:	orr	x8, x10, x8, lsl #32
  405134:	ldur	x10, [x29, #-96]
  405138:	lsr	x10, x10, #40
  40513c:	and	x10, x10, #0xff00
  405140:	orr	x8, x8, x10
  405144:	ldur	x10, [x29, #-96]
  405148:	lsr	x10, x10, #24
  40514c:	and	x10, x10, #0xff0000
  405150:	orr	x8, x8, x10
  405154:	ldur	x10, [x29, #-96]
  405158:	lsr	x10, x10, #8
  40515c:	and	x10, x10, #0xff000000
  405160:	orr	x8, x8, x10
  405164:	stur	x8, [x29, #-96]
  405168:	ldur	x8, [x29, #-96]
  40516c:	ldur	x10, [x29, #-56]
  405170:	ldur	w9, [x29, #-68]
  405174:	mov	w12, w9
  405178:	mul	x11, x11, x12
  40517c:	add	x10, x10, x11
  405180:	str	x8, [x10, #8]
  405184:	ldur	w8, [x29, #-68]
  405188:	add	w8, w8, #0x1
  40518c:	stur	w8, [x29, #-68]
  405190:	b	404ffc <ferror@plt+0x32cc>
  405194:	ldur	x0, [x29, #-88]
  405198:	bl	401bd0 <free@plt>
  40519c:	ldur	x8, [x29, #-56]
  4051a0:	ldur	x9, [x29, #-40]
  4051a4:	str	x8, [x9]
  4051a8:	ldur	x8, [x29, #-64]
  4051ac:	ldur	x9, [x29, #-48]
  4051b0:	str	x8, [x9]
  4051b4:	mov	w10, #0x1                   	// #1
  4051b8:	stur	w10, [x29, #-4]
  4051bc:	ldur	w0, [x29, #-4]
  4051c0:	ldp	x29, x30, [sp, #208]
  4051c4:	add	sp, sp, #0xe0
  4051c8:	ret
  4051cc:	sub	sp, sp, #0xf0
  4051d0:	stp	x29, x30, [sp, #224]
  4051d4:	add	x29, sp, #0xe0
  4051d8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4051dc:	add	x8, x8, #0x8e4
  4051e0:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4051e4:	add	x9, x9, #0x578
  4051e8:	stur	x0, [x29, #-16]
  4051ec:	stur	x1, [x29, #-24]
  4051f0:	stur	x2, [x29, #-32]
  4051f4:	stur	x3, [x29, #-40]
  4051f8:	stur	x4, [x29, #-48]
  4051fc:	ldr	w10, [x8]
  405200:	stur	x9, [x29, #-104]
  405204:	cbz	w10, 405390 <ferror@plt+0x3660>
  405208:	ldur	x1, [x29, #-16]
  40520c:	ldur	x2, [x29, #-24]
  405210:	ldur	x4, [x29, #-32]
  405214:	adrp	x0, 480000 <warn@@Base+0xed44>
  405218:	add	x0, x0, #0xc95
  40521c:	str	x1, [sp, #112]
  405220:	str	x2, [sp, #104]
  405224:	str	x4, [sp, #96]
  405228:	bl	401cf0 <gettext@plt>
  40522c:	mov	x8, xzr
  405230:	str	x0, [sp, #88]
  405234:	mov	x0, x8
  405238:	ldr	x1, [sp, #112]
  40523c:	ldr	x2, [sp, #104]
  405240:	mov	x3, #0x1                   	// #1
  405244:	ldr	x4, [sp, #96]
  405248:	ldr	x5, [sp, #88]
  40524c:	bl	4020ec <ferror@plt+0x3bc>
  405250:	stur	x0, [x29, #-80]
  405254:	ldur	x8, [x29, #-80]
  405258:	cbnz	x8, 405264 <ferror@plt+0x3534>
  40525c:	stur	wzr, [x29, #-4]
  405260:	b	4055dc <ferror@plt+0x38ac>
  405264:	ldur	x8, [x29, #-32]
  405268:	mov	x9, #0x8                   	// #8
  40526c:	udiv	x8, x8, x9
  405270:	stur	x8, [x29, #-64]
  405274:	ldur	x0, [x29, #-64]
  405278:	mov	x1, #0x18                  	// #24
  40527c:	bl	44a960 <ferror@plt+0x48c30>
  405280:	stur	x0, [x29, #-56]
  405284:	ldur	x8, [x29, #-56]
  405288:	cbnz	x8, 4052ac <ferror@plt+0x357c>
  40528c:	ldur	x0, [x29, #-80]
  405290:	bl	401bd0 <free@plt>
  405294:	adrp	x0, 480000 <warn@@Base+0xed44>
  405298:	add	x0, x0, #0xcac
  40529c:	bl	401cf0 <gettext@plt>
  4052a0:	bl	4711a8 <error@@Base>
  4052a4:	stur	wzr, [x29, #-4]
  4052a8:	b	4055dc <ferror@plt+0x38ac>
  4052ac:	stur	wzr, [x29, #-68]
  4052b0:	ldur	w8, [x29, #-68]
  4052b4:	mov	w9, w8
  4052b8:	ldur	x10, [x29, #-64]
  4052bc:	cmp	x9, x10
  4052c0:	b.cs	405384 <ferror@plt+0x3654>  // b.hs, b.nlast
  4052c4:	ldur	x8, [x29, #-104]
  4052c8:	ldr	x9, [x8]
  4052cc:	ldur	x10, [x29, #-80]
  4052d0:	ldur	w11, [x29, #-68]
  4052d4:	mov	w12, w11
  4052d8:	mov	x13, #0x8                   	// #8
  4052dc:	mul	x12, x13, x12
  4052e0:	add	x0, x10, x12
  4052e4:	mov	w11, #0x4                   	// #4
  4052e8:	mov	w1, w11
  4052ec:	str	x13, [sp, #80]
  4052f0:	str	w11, [sp, #76]
  4052f4:	blr	x9
  4052f8:	ldur	x8, [x29, #-56]
  4052fc:	ldur	w11, [x29, #-68]
  405300:	mov	w9, w11
  405304:	mov	x10, #0x18                  	// #24
  405308:	mul	x9, x10, x9
  40530c:	str	x0, [x8, x9]
  405310:	ldur	x8, [x29, #-104]
  405314:	ldr	x9, [x8]
  405318:	ldur	x12, [x29, #-80]
  40531c:	ldur	w11, [x29, #-68]
  405320:	mov	w13, w11
  405324:	ldr	x14, [sp, #80]
  405328:	mul	x13, x14, x13
  40532c:	add	x12, x12, x13
  405330:	add	x0, x12, #0x4
  405334:	ldr	w1, [sp, #76]
  405338:	str	x10, [sp, #64]
  40533c:	blr	x9
  405340:	ldur	x8, [x29, #-56]
  405344:	ldur	w11, [x29, #-68]
  405348:	mov	w9, w11
  40534c:	ldr	x10, [sp, #64]
  405350:	mul	x9, x10, x9
  405354:	add	x8, x8, x9
  405358:	str	x0, [x8, #8]
  40535c:	ldur	x8, [x29, #-56]
  405360:	ldur	w11, [x29, #-68]
  405364:	mov	w9, w11
  405368:	mul	x9, x10, x9
  40536c:	add	x8, x8, x9
  405370:	str	xzr, [x8, #16]
  405374:	ldur	w8, [x29, #-68]
  405378:	add	w8, w8, #0x1
  40537c:	stur	w8, [x29, #-68]
  405380:	b	4052b0 <ferror@plt+0x3580>
  405384:	ldur	x0, [x29, #-80]
  405388:	bl	401bd0 <free@plt>
  40538c:	b	4055bc <ferror@plt+0x388c>
  405390:	ldur	x1, [x29, #-16]
  405394:	ldur	x2, [x29, #-24]
  405398:	ldur	x4, [x29, #-32]
  40539c:	adrp	x0, 480000 <warn@@Base+0xed44>
  4053a0:	add	x0, x0, #0xcca
  4053a4:	str	x1, [sp, #56]
  4053a8:	str	x2, [sp, #48]
  4053ac:	str	x4, [sp, #40]
  4053b0:	bl	401cf0 <gettext@plt>
  4053b4:	mov	x8, xzr
  4053b8:	str	x0, [sp, #32]
  4053bc:	mov	x0, x8
  4053c0:	ldr	x1, [sp, #56]
  4053c4:	ldr	x2, [sp, #48]
  4053c8:	mov	x3, #0x1                   	// #1
  4053cc:	ldr	x4, [sp, #40]
  4053d0:	ldr	x5, [sp, #32]
  4053d4:	bl	4020ec <ferror@plt+0x3bc>
  4053d8:	stur	x0, [x29, #-88]
  4053dc:	ldur	x8, [x29, #-88]
  4053e0:	cbnz	x8, 4053ec <ferror@plt+0x36bc>
  4053e4:	stur	wzr, [x29, #-4]
  4053e8:	b	4055dc <ferror@plt+0x38ac>
  4053ec:	ldur	x8, [x29, #-32]
  4053f0:	mov	x9, #0x10                  	// #16
  4053f4:	udiv	x8, x8, x9
  4053f8:	stur	x8, [x29, #-64]
  4053fc:	ldur	x0, [x29, #-64]
  405400:	mov	x1, #0x18                  	// #24
  405404:	bl	44a960 <ferror@plt+0x48c30>
  405408:	stur	x0, [x29, #-56]
  40540c:	ldur	x8, [x29, #-56]
  405410:	cbnz	x8, 405434 <ferror@plt+0x3704>
  405414:	ldur	x0, [x29, #-88]
  405418:	bl	401bd0 <free@plt>
  40541c:	adrp	x0, 480000 <warn@@Base+0xed44>
  405420:	add	x0, x0, #0xcac
  405424:	bl	401cf0 <gettext@plt>
  405428:	bl	4711a8 <error@@Base>
  40542c:	stur	wzr, [x29, #-4]
  405430:	b	4055dc <ferror@plt+0x38ac>
  405434:	stur	wzr, [x29, #-68]
  405438:	ldur	w8, [x29, #-68]
  40543c:	mov	w9, w8
  405440:	ldur	x10, [x29, #-64]
  405444:	cmp	x9, x10
  405448:	b.cs	4055b4 <ferror@plt+0x3884>  // b.hs, b.nlast
  40544c:	ldur	x8, [x29, #-104]
  405450:	ldr	x9, [x8]
  405454:	ldur	x10, [x29, #-88]
  405458:	ldur	w11, [x29, #-68]
  40545c:	mov	w12, w11
  405460:	mov	x13, #0x10                  	// #16
  405464:	mul	x12, x13, x12
  405468:	add	x0, x10, x12
  40546c:	mov	w11, #0x8                   	// #8
  405470:	mov	w1, w11
  405474:	str	x13, [sp, #24]
  405478:	str	w11, [sp, #20]
  40547c:	blr	x9
  405480:	ldur	x8, [x29, #-56]
  405484:	ldur	w11, [x29, #-68]
  405488:	mov	w9, w11
  40548c:	mov	x10, #0x18                  	// #24
  405490:	mul	x9, x10, x9
  405494:	str	x0, [x8, x9]
  405498:	ldur	x8, [x29, #-104]
  40549c:	ldr	x9, [x8]
  4054a0:	ldur	x12, [x29, #-88]
  4054a4:	ldur	w11, [x29, #-68]
  4054a8:	mov	w13, w11
  4054ac:	ldr	x14, [sp, #24]
  4054b0:	mul	x13, x14, x13
  4054b4:	add	x12, x12, x13
  4054b8:	add	x0, x12, #0x8
  4054bc:	ldr	w1, [sp, #20]
  4054c0:	str	x10, [sp, #8]
  4054c4:	blr	x9
  4054c8:	ldur	x8, [x29, #-56]
  4054cc:	ldur	w11, [x29, #-68]
  4054d0:	mov	w9, w11
  4054d4:	ldr	x10, [sp, #8]
  4054d8:	mul	x9, x10, x9
  4054dc:	add	x8, x8, x9
  4054e0:	str	x0, [x8, #8]
  4054e4:	ldur	x8, [x29, #-56]
  4054e8:	ldur	w11, [x29, #-68]
  4054ec:	mov	w9, w11
  4054f0:	mul	x9, x10, x9
  4054f4:	add	x8, x8, x9
  4054f8:	str	xzr, [x8, #16]
  4054fc:	ldur	x8, [x29, #-16]
  405500:	ldrh	w11, [x8, #82]
  405504:	cmp	w11, #0x8
  405508:	b.ne	4055a4 <ferror@plt+0x3874>  // b.any
  40550c:	ldur	x8, [x29, #-16]
  405510:	ldrb	w9, [x8, #29]
  405514:	cmp	w9, #0x2
  405518:	b.eq	4055a4 <ferror@plt+0x3874>  // b.none
  40551c:	ldur	x8, [x29, #-56]
  405520:	ldur	w9, [x29, #-68]
  405524:	mov	w10, w9
  405528:	mov	x11, #0x18                  	// #24
  40552c:	mul	x10, x11, x10
  405530:	add	x8, x8, x10
  405534:	ldr	x8, [x8, #8]
  405538:	stur	x8, [x29, #-96]
  40553c:	ldur	x8, [x29, #-96]
  405540:	and	x8, x8, #0xffffffff
  405544:	ldur	x10, [x29, #-96]
  405548:	lsr	x10, x10, #56
  40554c:	and	x10, x10, #0xff
  405550:	orr	x8, x10, x8, lsl #32
  405554:	ldur	x10, [x29, #-96]
  405558:	lsr	x10, x10, #40
  40555c:	and	x10, x10, #0xff00
  405560:	orr	x8, x8, x10
  405564:	ldur	x10, [x29, #-96]
  405568:	lsr	x10, x10, #24
  40556c:	and	x10, x10, #0xff0000
  405570:	orr	x8, x8, x10
  405574:	ldur	x10, [x29, #-96]
  405578:	lsr	x10, x10, #8
  40557c:	and	x10, x10, #0xff000000
  405580:	orr	x8, x8, x10
  405584:	stur	x8, [x29, #-96]
  405588:	ldur	x8, [x29, #-96]
  40558c:	ldur	x10, [x29, #-56]
  405590:	ldur	w9, [x29, #-68]
  405594:	mov	w12, w9
  405598:	mul	x11, x11, x12
  40559c:	add	x10, x10, x11
  4055a0:	str	x8, [x10, #8]
  4055a4:	ldur	w8, [x29, #-68]
  4055a8:	add	w8, w8, #0x1
  4055ac:	stur	w8, [x29, #-68]
  4055b0:	b	405438 <ferror@plt+0x3708>
  4055b4:	ldur	x0, [x29, #-88]
  4055b8:	bl	401bd0 <free@plt>
  4055bc:	ldur	x8, [x29, #-56]
  4055c0:	ldur	x9, [x29, #-40]
  4055c4:	str	x8, [x9]
  4055c8:	ldur	x8, [x29, #-64]
  4055cc:	ldur	x9, [x29, #-48]
  4055d0:	str	x8, [x9]
  4055d4:	mov	w10, #0x1                   	// #1
  4055d8:	stur	w10, [x29, #-4]
  4055dc:	ldur	w0, [x29, #-4]
  4055e0:	ldp	x29, x30, [sp, #224]
  4055e4:	add	sp, sp, #0xf0
  4055e8:	ret
  4055ec:	sub	sp, sp, #0x130
  4055f0:	stp	x29, x30, [sp, #272]
  4055f4:	str	x28, [sp, #288]
  4055f8:	add	x29, sp, #0x110
  4055fc:	mov	x8, xzr
  405600:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  405604:	add	x9, x9, #0x578
  405608:	stur	x0, [x29, #-16]
  40560c:	stur	x1, [x29, #-24]
  405610:	stur	x2, [x29, #-32]
  405614:	stur	xzr, [x29, #-40]
  405618:	stur	x8, [x29, #-48]
  40561c:	stur	x8, [x29, #-56]
  405620:	stur	x8, [x29, #-64]
  405624:	ldur	x8, [x29, #-24]
  405628:	ldr	x8, [x8, #32]
  40562c:	stur	x9, [x29, #-96]
  405630:	cbnz	x8, 405650 <ferror@plt+0x3920>
  405634:	ldur	x8, [x29, #-32]
  405638:	cbz	x8, 405644 <ferror@plt+0x3914>
  40563c:	ldur	x8, [x29, #-32]
  405640:	str	xzr, [x8]
  405644:	mov	x8, xzr
  405648:	stur	x8, [x29, #-8]
  40564c:	b	405bc8 <ferror@plt+0x3e98>
  405650:	ldur	x8, [x29, #-24]
  405654:	ldr	x8, [x8, #56]
  405658:	cbz	x8, 405674 <ferror@plt+0x3944>
  40565c:	ldur	x8, [x29, #-24]
  405660:	ldr	x8, [x8, #56]
  405664:	ldur	x9, [x29, #-24]
  405668:	ldr	x9, [x9, #32]
  40566c:	cmp	x8, x9
  405670:	b.ls	4056b4 <ferror@plt+0x3984>  // b.plast
  405674:	adrp	x0, 480000 <warn@@Base+0xed44>
  405678:	add	x0, x0, #0xce1
  40567c:	bl	401cf0 <gettext@plt>
  405680:	ldur	x8, [x29, #-16]
  405684:	ldur	x1, [x29, #-24]
  405688:	stur	x0, [x29, #-104]
  40568c:	mov	x0, x8
  405690:	bl	404140 <ferror@plt+0x2410>
  405694:	ldur	x8, [x29, #-24]
  405698:	ldr	x2, [x8, #56]
  40569c:	ldur	x1, [x29, #-104]
  4056a0:	stur	x0, [x29, #-112]
  4056a4:	mov	x0, x1
  4056a8:	ldur	x1, [x29, #-112]
  4056ac:	bl	4711a8 <error@@Base>
  4056b0:	b	405b80 <ferror@plt+0x3e50>
  4056b4:	ldur	x8, [x29, #-24]
  4056b8:	ldr	x8, [x8, #32]
  4056bc:	ldur	x9, [x29, #-16]
  4056c0:	ldr	x9, [x9, #16]
  4056c4:	cmp	x8, x9
  4056c8:	b.ls	40570c <ferror@plt+0x39dc>  // b.plast
  4056cc:	adrp	x0, 480000 <warn@@Base+0xed44>
  4056d0:	add	x0, x0, #0xd10
  4056d4:	bl	401cf0 <gettext@plt>
  4056d8:	ldur	x8, [x29, #-16]
  4056dc:	ldur	x1, [x29, #-24]
  4056e0:	stur	x0, [x29, #-120]
  4056e4:	mov	x0, x8
  4056e8:	bl	404140 <ferror@plt+0x2410>
  4056ec:	ldur	x8, [x29, #-24]
  4056f0:	ldr	x2, [x8, #32]
  4056f4:	ldur	x1, [x29, #-120]
  4056f8:	stur	x0, [x29, #-128]
  4056fc:	mov	x0, x1
  405700:	ldur	x1, [x29, #-128]
  405704:	bl	4711a8 <error@@Base>
  405708:	b	405b80 <ferror@plt+0x3e50>
  40570c:	ldur	x8, [x29, #-24]
  405710:	ldr	x8, [x8, #32]
  405714:	ldur	x9, [x29, #-24]
  405718:	ldr	x9, [x9, #56]
  40571c:	udiv	x8, x8, x9
  405720:	stur	x8, [x29, #-40]
  405724:	ldur	x8, [x29, #-40]
  405728:	mov	x9, #0x10                  	// #16
  40572c:	mul	x8, x8, x9
  405730:	ldur	x9, [x29, #-24]
  405734:	ldr	x9, [x9, #32]
  405738:	add	x9, x9, #0x1
  40573c:	cmp	x8, x9
  405740:	b.ls	405798 <ferror@plt+0x3a68>  // b.plast
  405744:	adrp	x0, 480000 <warn@@Base+0xed44>
  405748:	add	x0, x0, #0xd3c
  40574c:	bl	401cf0 <gettext@plt>
  405750:	ldur	x8, [x29, #-24]
  405754:	ldr	x1, [x8, #32]
  405758:	ldur	x8, [x29, #-16]
  40575c:	ldur	x9, [x29, #-24]
  405760:	str	x0, [sp, #136]
  405764:	mov	x0, x8
  405768:	str	x1, [sp, #128]
  40576c:	mov	x1, x9
  405770:	bl	404140 <ferror@plt+0x2410>
  405774:	ldur	x8, [x29, #-24]
  405778:	ldr	x3, [x8, #56]
  40577c:	ldr	x1, [sp, #136]
  405780:	str	x0, [sp, #120]
  405784:	mov	x0, x1
  405788:	ldr	x1, [sp, #128]
  40578c:	ldr	x2, [sp, #120]
  405790:	bl	4711a8 <error@@Base>
  405794:	b	405b80 <ferror@plt+0x3e50>
  405798:	ldur	x1, [x29, #-16]
  40579c:	ldur	x8, [x29, #-24]
  4057a0:	ldr	x2, [x8, #24]
  4057a4:	ldur	x8, [x29, #-24]
  4057a8:	ldr	x4, [x8, #32]
  4057ac:	adrp	x0, 481000 <warn@@Base+0xfd44>
  4057b0:	add	x0, x0, #0x3e5
  4057b4:	str	x1, [sp, #112]
  4057b8:	str	x2, [sp, #104]
  4057bc:	str	x4, [sp, #96]
  4057c0:	bl	401cf0 <gettext@plt>
  4057c4:	mov	x8, xzr
  4057c8:	str	x0, [sp, #88]
  4057cc:	mov	x0, x8
  4057d0:	ldr	x1, [sp, #112]
  4057d4:	ldr	x2, [sp, #104]
  4057d8:	mov	x3, #0x1                   	// #1
  4057dc:	ldr	x4, [sp, #96]
  4057e0:	ldr	x5, [sp, #88]
  4057e4:	bl	4020ec <ferror@plt+0x3bc>
  4057e8:	stur	x0, [x29, #-48]
  4057ec:	ldur	x8, [x29, #-48]
  4057f0:	cbnz	x8, 4057f8 <ferror@plt+0x3ac8>
  4057f4:	b	405b80 <ferror@plt+0x3e50>
  4057f8:	mov	x8, xzr
  4057fc:	stur	x8, [x29, #-56]
  405800:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  405804:	add	x8, x8, #0x970
  405808:	ldr	x8, [x8]
  40580c:	stur	x8, [x29, #-88]
  405810:	ldur	x8, [x29, #-88]
  405814:	cbz	x8, 405954 <ferror@plt+0x3c24>
  405818:	ldur	x8, [x29, #-88]
  40581c:	ldr	x8, [x8]
  405820:	ldr	w9, [x8, #40]
  405824:	mov	w8, w9
  405828:	ldur	x10, [x29, #-24]
  40582c:	ldur	x11, [x29, #-16]
  405830:	ldr	x11, [x11, #112]
  405834:	subs	x10, x10, x11
  405838:	mov	x11, #0x50                  	// #80
  40583c:	sdiv	x10, x10, x11
  405840:	cmp	x8, x10
  405844:	b.eq	40584c <ferror@plt+0x3b1c>  // b.none
  405848:	b	405944 <ferror@plt+0x3c14>
  40584c:	ldur	x8, [x29, #-56]
  405850:	cbz	x8, 40586c <ferror@plt+0x3b3c>
  405854:	adrp	x0, 480000 <warn@@Base+0xed44>
  405858:	add	x0, x0, #0xd84
  40585c:	bl	401cf0 <gettext@plt>
  405860:	bl	4711a8 <error@@Base>
  405864:	ldur	x0, [x29, #-56]
  405868:	bl	401bd0 <free@plt>
  40586c:	ldur	x1, [x29, #-16]
  405870:	ldur	x8, [x29, #-88]
  405874:	ldr	x8, [x8]
  405878:	ldr	x2, [x8, #24]
  40587c:	ldur	x8, [x29, #-88]
  405880:	ldr	x8, [x8]
  405884:	ldr	x4, [x8, #32]
  405888:	adrp	x0, 480000 <warn@@Base+0xed44>
  40588c:	add	x0, x0, #0xdd2
  405890:	str	x1, [sp, #80]
  405894:	str	x2, [sp, #72]
  405898:	str	x4, [sp, #64]
  40589c:	bl	401cf0 <gettext@plt>
  4058a0:	mov	x8, xzr
  4058a4:	str	x0, [sp, #56]
  4058a8:	mov	x0, x8
  4058ac:	ldr	x1, [sp, #80]
  4058b0:	ldr	x2, [sp, #72]
  4058b4:	mov	x3, #0x1                   	// #1
  4058b8:	ldr	x4, [sp, #64]
  4058bc:	ldr	x5, [sp, #56]
  4058c0:	bl	4020ec <ferror@plt+0x3bc>
  4058c4:	stur	x0, [x29, #-56]
  4058c8:	ldur	x8, [x29, #-56]
  4058cc:	cbnz	x8, 4058d4 <ferror@plt+0x3ba4>
  4058d0:	b	405b80 <ferror@plt+0x3e50>
  4058d4:	ldur	x8, [x29, #-88]
  4058d8:	ldr	x8, [x8]
  4058dc:	ldr	x8, [x8, #32]
  4058e0:	mov	x9, #0x4                   	// #4
  4058e4:	udiv	x8, x8, x9
  4058e8:	ldur	x9, [x29, #-40]
  4058ec:	cmp	x8, x9
  4058f0:	b.cs	405944 <ferror@plt+0x3c14>  // b.hs, b.nlast
  4058f4:	adrp	x0, 480000 <warn@@Base+0xed44>
  4058f8:	add	x0, x0, #0xdef
  4058fc:	bl	401cf0 <gettext@plt>
  405900:	ldur	x8, [x29, #-16]
  405904:	ldur	x9, [x29, #-88]
  405908:	ldr	x1, [x9]
  40590c:	str	x0, [sp, #48]
  405910:	mov	x0, x8
  405914:	bl	404140 <ferror@plt+0x2410>
  405918:	ldur	x8, [x29, #-88]
  40591c:	ldr	x8, [x8]
  405920:	ldr	x2, [x8, #32]
  405924:	ldur	x8, [x29, #-24]
  405928:	ldr	x3, [x8, #32]
  40592c:	ldr	x1, [sp, #48]
  405930:	str	x0, [sp, #40]
  405934:	mov	x0, x1
  405938:	ldr	x1, [sp, #40]
  40593c:	bl	4711a8 <error@@Base>
  405940:	b	405b80 <ferror@plt+0x3e50>
  405944:	ldur	x8, [x29, #-88]
  405948:	ldr	x8, [x8, #8]
  40594c:	stur	x8, [x29, #-88]
  405950:	b	405810 <ferror@plt+0x3ae0>
  405954:	ldur	x0, [x29, #-40]
  405958:	mov	x1, #0x20                  	// #32
  40595c:	bl	44a960 <ferror@plt+0x48c30>
  405960:	stur	x0, [x29, #-64]
  405964:	ldur	x8, [x29, #-64]
  405968:	cbnz	x8, 405984 <ferror@plt+0x3c54>
  40596c:	adrp	x0, 480000 <warn@@Base+0xed44>
  405970:	add	x0, x0, #0xe2a
  405974:	bl	401cf0 <gettext@plt>
  405978:	ldur	x1, [x29, #-40]
  40597c:	bl	4711a8 <error@@Base>
  405980:	b	405b80 <ferror@plt+0x3e50>
  405984:	stur	wzr, [x29, #-76]
  405988:	ldur	x8, [x29, #-64]
  40598c:	stur	x8, [x29, #-72]
  405990:	ldur	w8, [x29, #-76]
  405994:	mov	w9, w8
  405998:	ldur	x10, [x29, #-40]
  40599c:	cmp	x9, x10
  4059a0:	b.cs	405b80 <ferror@plt+0x3e50>  // b.hs, b.nlast
  4059a4:	ldur	x8, [x29, #-96]
  4059a8:	ldr	x9, [x8]
  4059ac:	ldur	x10, [x29, #-48]
  4059b0:	ldur	w11, [x29, #-76]
  4059b4:	mov	w12, w11
  4059b8:	mov	x13, #0x10                  	// #16
  4059bc:	mul	x12, x13, x12
  4059c0:	add	x0, x10, x12
  4059c4:	mov	w11, #0x4                   	// #4
  4059c8:	mov	w1, w11
  4059cc:	str	x13, [sp, #32]
  4059d0:	str	w11, [sp, #28]
  4059d4:	blr	x9
  4059d8:	ldur	x8, [x29, #-72]
  4059dc:	str	x0, [x8, #16]
  4059e0:	ldur	x8, [x29, #-96]
  4059e4:	ldr	x9, [x8]
  4059e8:	ldur	x10, [x29, #-48]
  4059ec:	ldur	w11, [x29, #-76]
  4059f0:	mov	w12, w11
  4059f4:	ldr	x13, [sp, #32]
  4059f8:	mul	x12, x13, x12
  4059fc:	add	x10, x10, x12
  405a00:	add	x0, x10, #0x4
  405a04:	ldr	w1, [sp, #28]
  405a08:	blr	x9
  405a0c:	ldur	x8, [x29, #-72]
  405a10:	str	x0, [x8]
  405a14:	ldur	x8, [x29, #-96]
  405a18:	ldr	x9, [x8]
  405a1c:	ldur	x10, [x29, #-48]
  405a20:	ldur	w11, [x29, #-76]
  405a24:	mov	w12, w11
  405a28:	ldr	x13, [sp, #32]
  405a2c:	mul	x12, x13, x12
  405a30:	add	x10, x10, x12
  405a34:	add	x0, x10, #0x8
  405a38:	ldr	w1, [sp, #28]
  405a3c:	blr	x9
  405a40:	ldur	x8, [x29, #-72]
  405a44:	str	x0, [x8, #8]
  405a48:	ldur	x8, [x29, #-96]
  405a4c:	ldr	x9, [x8]
  405a50:	ldur	x10, [x29, #-48]
  405a54:	ldur	w11, [x29, #-76]
  405a58:	mov	w12, w11
  405a5c:	ldr	x13, [sp, #32]
  405a60:	mul	x12, x13, x12
  405a64:	add	x10, x10, x12
  405a68:	add	x0, x10, #0xe
  405a6c:	mov	w1, #0x2                   	// #2
  405a70:	blr	x9
  405a74:	ldur	x8, [x29, #-72]
  405a78:	str	w0, [x8, #28]
  405a7c:	ldur	x8, [x29, #-72]
  405a80:	ldr	w11, [x8, #28]
  405a84:	mov	w14, #0xffff                	// #65535
  405a88:	cmp	w11, w14
  405a8c:	b.ne	405acc <ferror@plt+0x3d9c>  // b.any
  405a90:	ldur	x8, [x29, #-56]
  405a94:	cbz	x8, 405acc <ferror@plt+0x3d9c>
  405a98:	ldur	x8, [x29, #-96]
  405a9c:	ldr	x9, [x8]
  405aa0:	ldur	x10, [x29, #-56]
  405aa4:	ldur	w11, [x29, #-76]
  405aa8:	mov	w12, w11
  405aac:	mov	x13, #0x4                   	// #4
  405ab0:	mul	x12, x13, x12
  405ab4:	add	x0, x10, x12
  405ab8:	mov	w1, #0x4                   	// #4
  405abc:	blr	x9
  405ac0:	ldur	x8, [x29, #-72]
  405ac4:	str	w0, [x8, #28]
  405ac8:	b	405af0 <ferror@plt+0x3dc0>
  405acc:	ldur	x8, [x29, #-72]
  405ad0:	ldr	w9, [x8, #28]
  405ad4:	mov	w10, #0xff00                	// #65280
  405ad8:	cmp	w9, w10
  405adc:	b.cc	405af0 <ferror@plt+0x3dc0>  // b.lo, b.ul, b.last
  405ae0:	ldur	x8, [x29, #-72]
  405ae4:	ldr	w9, [x8, #28]
  405ae8:	subs	w9, w9, #0x10, lsl #12
  405aec:	str	w9, [x8, #28]
  405af0:	ldur	x8, [x29, #-96]
  405af4:	ldr	x9, [x8]
  405af8:	ldur	x10, [x29, #-48]
  405afc:	ldur	w11, [x29, #-76]
  405b00:	mov	w12, w11
  405b04:	mov	x13, #0x10                  	// #16
  405b08:	mul	x12, x13, x12
  405b0c:	add	x10, x10, x12
  405b10:	add	x0, x10, #0xc
  405b14:	mov	w11, #0x1                   	// #1
  405b18:	mov	w1, w11
  405b1c:	str	x13, [sp, #16]
  405b20:	str	w11, [sp, #12]
  405b24:	blr	x9
  405b28:	ldur	x8, [x29, #-72]
  405b2c:	strb	w0, [x8, #24]
  405b30:	ldur	x8, [x29, #-96]
  405b34:	ldr	x9, [x8]
  405b38:	ldur	x10, [x29, #-48]
  405b3c:	ldur	w11, [x29, #-76]
  405b40:	mov	w12, w11
  405b44:	ldr	x13, [sp, #16]
  405b48:	mul	x12, x13, x12
  405b4c:	add	x10, x10, x12
  405b50:	add	x0, x10, #0xd
  405b54:	ldr	w1, [sp, #12]
  405b58:	blr	x9
  405b5c:	ldur	x8, [x29, #-72]
  405b60:	strb	w0, [x8, #25]
  405b64:	ldur	w8, [x29, #-76]
  405b68:	add	w8, w8, #0x1
  405b6c:	stur	w8, [x29, #-76]
  405b70:	ldur	x9, [x29, #-72]
  405b74:	add	x9, x9, #0x20
  405b78:	stur	x9, [x29, #-72]
  405b7c:	b	405990 <ferror@plt+0x3c60>
  405b80:	ldur	x0, [x29, #-56]
  405b84:	bl	401bd0 <free@plt>
  405b88:	ldur	x0, [x29, #-48]
  405b8c:	bl	401bd0 <free@plt>
  405b90:	ldur	x8, [x29, #-32]
  405b94:	cbz	x8, 405bc0 <ferror@plt+0x3e90>
  405b98:	ldur	x8, [x29, #-64]
  405b9c:	cbnz	x8, 405bac <ferror@plt+0x3e7c>
  405ba0:	mov	x8, xzr
  405ba4:	str	x8, [sp]
  405ba8:	b	405bb4 <ferror@plt+0x3e84>
  405bac:	ldur	x8, [x29, #-40]
  405bb0:	str	x8, [sp]
  405bb4:	ldr	x8, [sp]
  405bb8:	ldur	x9, [x29, #-32]
  405bbc:	str	x8, [x9]
  405bc0:	ldur	x8, [x29, #-64]
  405bc4:	stur	x8, [x29, #-8]
  405bc8:	ldur	x0, [x29, #-8]
  405bcc:	ldr	x28, [sp, #288]
  405bd0:	ldp	x29, x30, [sp, #272]
  405bd4:	add	sp, sp, #0x130
  405bd8:	ret
  405bdc:	sub	sp, sp, #0x130
  405be0:	stp	x29, x30, [sp, #272]
  405be4:	str	x28, [sp, #288]
  405be8:	add	x29, sp, #0x110
  405bec:	mov	x8, xzr
  405bf0:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  405bf4:	add	x9, x9, #0x578
  405bf8:	stur	x0, [x29, #-16]
  405bfc:	stur	x1, [x29, #-24]
  405c00:	stur	x2, [x29, #-32]
  405c04:	stur	xzr, [x29, #-40]
  405c08:	stur	x8, [x29, #-48]
  405c0c:	stur	x8, [x29, #-56]
  405c10:	stur	x8, [x29, #-64]
  405c14:	ldur	x8, [x29, #-24]
  405c18:	ldr	x8, [x8, #32]
  405c1c:	stur	x9, [x29, #-96]
  405c20:	cbnz	x8, 405c40 <ferror@plt+0x3f10>
  405c24:	ldur	x8, [x29, #-32]
  405c28:	cbz	x8, 405c34 <ferror@plt+0x3f04>
  405c2c:	ldur	x8, [x29, #-32]
  405c30:	str	xzr, [x8]
  405c34:	mov	x8, xzr
  405c38:	stur	x8, [x29, #-8]
  405c3c:	b	4061b8 <ferror@plt+0x4488>
  405c40:	ldur	x8, [x29, #-24]
  405c44:	ldr	x8, [x8, #56]
  405c48:	cbz	x8, 405c64 <ferror@plt+0x3f34>
  405c4c:	ldur	x8, [x29, #-24]
  405c50:	ldr	x8, [x8, #56]
  405c54:	ldur	x9, [x29, #-24]
  405c58:	ldr	x9, [x9, #32]
  405c5c:	cmp	x8, x9
  405c60:	b.ls	405ca4 <ferror@plt+0x3f74>  // b.plast
  405c64:	adrp	x0, 480000 <warn@@Base+0xed44>
  405c68:	add	x0, x0, #0xce1
  405c6c:	bl	401cf0 <gettext@plt>
  405c70:	ldur	x8, [x29, #-16]
  405c74:	ldur	x1, [x29, #-24]
  405c78:	stur	x0, [x29, #-104]
  405c7c:	mov	x0, x8
  405c80:	bl	404140 <ferror@plt+0x2410>
  405c84:	ldur	x8, [x29, #-24]
  405c88:	ldr	x2, [x8, #56]
  405c8c:	ldur	x1, [x29, #-104]
  405c90:	stur	x0, [x29, #-112]
  405c94:	mov	x0, x1
  405c98:	ldur	x1, [x29, #-112]
  405c9c:	bl	4711a8 <error@@Base>
  405ca0:	b	406170 <ferror@plt+0x4440>
  405ca4:	ldur	x8, [x29, #-24]
  405ca8:	ldr	x8, [x8, #32]
  405cac:	ldur	x9, [x29, #-16]
  405cb0:	ldr	x9, [x9, #16]
  405cb4:	cmp	x8, x9
  405cb8:	b.ls	405cfc <ferror@plt+0x3fcc>  // b.plast
  405cbc:	adrp	x0, 480000 <warn@@Base+0xed44>
  405cc0:	add	x0, x0, #0xd10
  405cc4:	bl	401cf0 <gettext@plt>
  405cc8:	ldur	x8, [x29, #-16]
  405ccc:	ldur	x1, [x29, #-24]
  405cd0:	stur	x0, [x29, #-120]
  405cd4:	mov	x0, x8
  405cd8:	bl	404140 <ferror@plt+0x2410>
  405cdc:	ldur	x8, [x29, #-24]
  405ce0:	ldr	x2, [x8, #32]
  405ce4:	ldur	x1, [x29, #-120]
  405ce8:	stur	x0, [x29, #-128]
  405cec:	mov	x0, x1
  405cf0:	ldur	x1, [x29, #-128]
  405cf4:	bl	4711a8 <error@@Base>
  405cf8:	b	406170 <ferror@plt+0x4440>
  405cfc:	ldur	x8, [x29, #-24]
  405d00:	ldr	x8, [x8, #32]
  405d04:	ldur	x9, [x29, #-24]
  405d08:	ldr	x9, [x9, #56]
  405d0c:	udiv	x8, x8, x9
  405d10:	stur	x8, [x29, #-40]
  405d14:	ldur	x8, [x29, #-40]
  405d18:	mov	x9, #0x18                  	// #24
  405d1c:	mul	x8, x8, x9
  405d20:	ldur	x9, [x29, #-24]
  405d24:	ldr	x9, [x9, #32]
  405d28:	add	x9, x9, #0x1
  405d2c:	cmp	x8, x9
  405d30:	b.ls	405d88 <ferror@plt+0x4058>  // b.plast
  405d34:	adrp	x0, 480000 <warn@@Base+0xed44>
  405d38:	add	x0, x0, #0xd3c
  405d3c:	bl	401cf0 <gettext@plt>
  405d40:	ldur	x8, [x29, #-24]
  405d44:	ldr	x1, [x8, #32]
  405d48:	ldur	x8, [x29, #-16]
  405d4c:	ldur	x9, [x29, #-24]
  405d50:	str	x0, [sp, #136]
  405d54:	mov	x0, x8
  405d58:	str	x1, [sp, #128]
  405d5c:	mov	x1, x9
  405d60:	bl	404140 <ferror@plt+0x2410>
  405d64:	ldur	x8, [x29, #-24]
  405d68:	ldr	x3, [x8, #56]
  405d6c:	ldr	x1, [sp, #136]
  405d70:	str	x0, [sp, #120]
  405d74:	mov	x0, x1
  405d78:	ldr	x1, [sp, #128]
  405d7c:	ldr	x2, [sp, #120]
  405d80:	bl	4711a8 <error@@Base>
  405d84:	b	406170 <ferror@plt+0x4440>
  405d88:	ldur	x1, [x29, #-16]
  405d8c:	ldur	x8, [x29, #-24]
  405d90:	ldr	x2, [x8, #24]
  405d94:	ldur	x8, [x29, #-24]
  405d98:	ldr	x4, [x8, #32]
  405d9c:	adrp	x0, 481000 <warn@@Base+0xfd44>
  405da0:	add	x0, x0, #0x3e5
  405da4:	str	x1, [sp, #112]
  405da8:	str	x2, [sp, #104]
  405dac:	str	x4, [sp, #96]
  405db0:	bl	401cf0 <gettext@plt>
  405db4:	mov	x8, xzr
  405db8:	str	x0, [sp, #88]
  405dbc:	mov	x0, x8
  405dc0:	ldr	x1, [sp, #112]
  405dc4:	ldr	x2, [sp, #104]
  405dc8:	mov	x3, #0x1                   	// #1
  405dcc:	ldr	x4, [sp, #96]
  405dd0:	ldr	x5, [sp, #88]
  405dd4:	bl	4020ec <ferror@plt+0x3bc>
  405dd8:	stur	x0, [x29, #-48]
  405ddc:	ldur	x8, [x29, #-48]
  405de0:	cbnz	x8, 405de8 <ferror@plt+0x40b8>
  405de4:	b	406170 <ferror@plt+0x4440>
  405de8:	mov	x8, xzr
  405dec:	stur	x8, [x29, #-56]
  405df0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  405df4:	add	x8, x8, #0x970
  405df8:	ldr	x8, [x8]
  405dfc:	stur	x8, [x29, #-88]
  405e00:	ldur	x8, [x29, #-88]
  405e04:	cbz	x8, 405f44 <ferror@plt+0x4214>
  405e08:	ldur	x8, [x29, #-88]
  405e0c:	ldr	x8, [x8]
  405e10:	ldr	w9, [x8, #40]
  405e14:	mov	w8, w9
  405e18:	ldur	x10, [x29, #-24]
  405e1c:	ldur	x11, [x29, #-16]
  405e20:	ldr	x11, [x11, #112]
  405e24:	subs	x10, x10, x11
  405e28:	mov	x11, #0x50                  	// #80
  405e2c:	sdiv	x10, x10, x11
  405e30:	cmp	x8, x10
  405e34:	b.eq	405e3c <ferror@plt+0x410c>  // b.none
  405e38:	b	405f34 <ferror@plt+0x4204>
  405e3c:	ldur	x8, [x29, #-56]
  405e40:	cbz	x8, 405e5c <ferror@plt+0x412c>
  405e44:	adrp	x0, 480000 <warn@@Base+0xed44>
  405e48:	add	x0, x0, #0xd84
  405e4c:	bl	401cf0 <gettext@plt>
  405e50:	bl	4711a8 <error@@Base>
  405e54:	ldur	x0, [x29, #-56]
  405e58:	bl	401bd0 <free@plt>
  405e5c:	ldur	x1, [x29, #-16]
  405e60:	ldur	x8, [x29, #-88]
  405e64:	ldr	x8, [x8]
  405e68:	ldr	x2, [x8, #24]
  405e6c:	ldur	x8, [x29, #-88]
  405e70:	ldr	x8, [x8]
  405e74:	ldr	x4, [x8, #32]
  405e78:	adrp	x0, 480000 <warn@@Base+0xed44>
  405e7c:	add	x0, x0, #0xdd2
  405e80:	str	x1, [sp, #80]
  405e84:	str	x2, [sp, #72]
  405e88:	str	x4, [sp, #64]
  405e8c:	bl	401cf0 <gettext@plt>
  405e90:	mov	x8, xzr
  405e94:	str	x0, [sp, #56]
  405e98:	mov	x0, x8
  405e9c:	ldr	x1, [sp, #80]
  405ea0:	ldr	x2, [sp, #72]
  405ea4:	mov	x3, #0x1                   	// #1
  405ea8:	ldr	x4, [sp, #64]
  405eac:	ldr	x5, [sp, #56]
  405eb0:	bl	4020ec <ferror@plt+0x3bc>
  405eb4:	stur	x0, [x29, #-56]
  405eb8:	ldur	x8, [x29, #-56]
  405ebc:	cbnz	x8, 405ec4 <ferror@plt+0x4194>
  405ec0:	b	406170 <ferror@plt+0x4440>
  405ec4:	ldur	x8, [x29, #-88]
  405ec8:	ldr	x8, [x8]
  405ecc:	ldr	x8, [x8, #32]
  405ed0:	mov	x9, #0x4                   	// #4
  405ed4:	udiv	x8, x8, x9
  405ed8:	ldur	x9, [x29, #-40]
  405edc:	cmp	x8, x9
  405ee0:	b.cs	405f34 <ferror@plt+0x4204>  // b.hs, b.nlast
  405ee4:	adrp	x0, 480000 <warn@@Base+0xed44>
  405ee8:	add	x0, x0, #0xdef
  405eec:	bl	401cf0 <gettext@plt>
  405ef0:	ldur	x8, [x29, #-16]
  405ef4:	ldur	x9, [x29, #-88]
  405ef8:	ldr	x1, [x9]
  405efc:	str	x0, [sp, #48]
  405f00:	mov	x0, x8
  405f04:	bl	404140 <ferror@plt+0x2410>
  405f08:	ldur	x8, [x29, #-88]
  405f0c:	ldr	x8, [x8]
  405f10:	ldr	x2, [x8, #32]
  405f14:	ldur	x8, [x29, #-24]
  405f18:	ldr	x3, [x8, #32]
  405f1c:	ldr	x1, [sp, #48]
  405f20:	str	x0, [sp, #40]
  405f24:	mov	x0, x1
  405f28:	ldr	x1, [sp, #40]
  405f2c:	bl	4711a8 <error@@Base>
  405f30:	b	406170 <ferror@plt+0x4440>
  405f34:	ldur	x8, [x29, #-88]
  405f38:	ldr	x8, [x8, #8]
  405f3c:	stur	x8, [x29, #-88]
  405f40:	b	405e00 <ferror@plt+0x40d0>
  405f44:	ldur	x0, [x29, #-40]
  405f48:	mov	x1, #0x20                  	// #32
  405f4c:	bl	44a960 <ferror@plt+0x48c30>
  405f50:	stur	x0, [x29, #-64]
  405f54:	ldur	x8, [x29, #-64]
  405f58:	cbnz	x8, 405f74 <ferror@plt+0x4244>
  405f5c:	adrp	x0, 480000 <warn@@Base+0xed44>
  405f60:	add	x0, x0, #0xe2a
  405f64:	bl	401cf0 <gettext@plt>
  405f68:	ldur	x1, [x29, #-40]
  405f6c:	bl	4711a8 <error@@Base>
  405f70:	b	406170 <ferror@plt+0x4440>
  405f74:	stur	wzr, [x29, #-76]
  405f78:	ldur	x8, [x29, #-64]
  405f7c:	stur	x8, [x29, #-72]
  405f80:	ldur	w8, [x29, #-76]
  405f84:	mov	w9, w8
  405f88:	ldur	x10, [x29, #-40]
  405f8c:	cmp	x9, x10
  405f90:	b.cs	406170 <ferror@plt+0x4440>  // b.hs, b.nlast
  405f94:	ldur	x8, [x29, #-96]
  405f98:	ldr	x9, [x8]
  405f9c:	ldur	x10, [x29, #-48]
  405fa0:	ldur	w11, [x29, #-76]
  405fa4:	mov	w12, w11
  405fa8:	mov	x13, #0x18                  	// #24
  405fac:	mul	x12, x13, x12
  405fb0:	add	x0, x10, x12
  405fb4:	mov	w1, #0x4                   	// #4
  405fb8:	str	x13, [sp, #32]
  405fbc:	blr	x9
  405fc0:	ldur	x8, [x29, #-72]
  405fc4:	str	x0, [x8, #16]
  405fc8:	ldur	x8, [x29, #-96]
  405fcc:	ldr	x9, [x8]
  405fd0:	ldur	x10, [x29, #-48]
  405fd4:	ldur	w11, [x29, #-76]
  405fd8:	mov	w12, w11
  405fdc:	ldr	x13, [sp, #32]
  405fe0:	mul	x12, x13, x12
  405fe4:	add	x10, x10, x12
  405fe8:	add	x0, x10, #0x4
  405fec:	mov	w11, #0x1                   	// #1
  405ff0:	mov	w1, w11
  405ff4:	str	w11, [sp, #28]
  405ff8:	blr	x9
  405ffc:	ldur	x8, [x29, #-72]
  406000:	strb	w0, [x8, #24]
  406004:	ldur	x8, [x29, #-96]
  406008:	ldr	x9, [x8]
  40600c:	ldur	x10, [x29, #-48]
  406010:	ldur	w11, [x29, #-76]
  406014:	mov	w12, w11
  406018:	ldr	x13, [sp, #32]
  40601c:	mul	x12, x13, x12
  406020:	add	x10, x10, x12
  406024:	add	x0, x10, #0x5
  406028:	ldr	w1, [sp, #28]
  40602c:	blr	x9
  406030:	ldur	x8, [x29, #-72]
  406034:	strb	w0, [x8, #25]
  406038:	ldur	x8, [x29, #-96]
  40603c:	ldr	x9, [x8]
  406040:	ldur	x10, [x29, #-48]
  406044:	ldur	w11, [x29, #-76]
  406048:	mov	w12, w11
  40604c:	ldr	x13, [sp, #32]
  406050:	mul	x12, x13, x12
  406054:	add	x10, x10, x12
  406058:	add	x0, x10, #0x6
  40605c:	mov	w1, #0x2                   	// #2
  406060:	blr	x9
  406064:	ldur	x8, [x29, #-72]
  406068:	str	w0, [x8, #28]
  40606c:	ldur	x8, [x29, #-72]
  406070:	ldr	w11, [x8, #28]
  406074:	mov	w14, #0xffff                	// #65535
  406078:	cmp	w11, w14
  40607c:	b.ne	4060bc <ferror@plt+0x438c>  // b.any
  406080:	ldur	x8, [x29, #-56]
  406084:	cbz	x8, 4060bc <ferror@plt+0x438c>
  406088:	ldur	x8, [x29, #-96]
  40608c:	ldr	x9, [x8]
  406090:	ldur	x10, [x29, #-56]
  406094:	ldur	w11, [x29, #-76]
  406098:	mov	w12, w11
  40609c:	mov	x13, #0x4                   	// #4
  4060a0:	mul	x12, x13, x12
  4060a4:	add	x0, x10, x12
  4060a8:	mov	w1, #0x4                   	// #4
  4060ac:	blr	x9
  4060b0:	ldur	x8, [x29, #-72]
  4060b4:	str	w0, [x8, #28]
  4060b8:	b	4060e0 <ferror@plt+0x43b0>
  4060bc:	ldur	x8, [x29, #-72]
  4060c0:	ldr	w9, [x8, #28]
  4060c4:	mov	w10, #0xff00                	// #65280
  4060c8:	cmp	w9, w10
  4060cc:	b.cc	4060e0 <ferror@plt+0x43b0>  // b.lo, b.ul, b.last
  4060d0:	ldur	x8, [x29, #-72]
  4060d4:	ldr	w9, [x8, #28]
  4060d8:	subs	w9, w9, #0x10, lsl #12
  4060dc:	str	w9, [x8, #28]
  4060e0:	ldur	x8, [x29, #-96]
  4060e4:	ldr	x9, [x8]
  4060e8:	ldur	x10, [x29, #-48]
  4060ec:	ldur	w11, [x29, #-76]
  4060f0:	mov	w12, w11
  4060f4:	mov	x13, #0x18                  	// #24
  4060f8:	mul	x12, x13, x12
  4060fc:	add	x10, x10, x12
  406100:	add	x0, x10, #0x8
  406104:	mov	w11, #0x8                   	// #8
  406108:	mov	w1, w11
  40610c:	str	x13, [sp, #16]
  406110:	str	w11, [sp, #12]
  406114:	blr	x9
  406118:	ldur	x8, [x29, #-72]
  40611c:	str	x0, [x8]
  406120:	ldur	x8, [x29, #-96]
  406124:	ldr	x9, [x8]
  406128:	ldur	x10, [x29, #-48]
  40612c:	ldur	w11, [x29, #-76]
  406130:	mov	w12, w11
  406134:	ldr	x13, [sp, #16]
  406138:	mul	x12, x13, x12
  40613c:	add	x10, x10, x12
  406140:	add	x0, x10, #0x10
  406144:	ldr	w1, [sp, #12]
  406148:	blr	x9
  40614c:	ldur	x8, [x29, #-72]
  406150:	str	x0, [x8, #8]
  406154:	ldur	w8, [x29, #-76]
  406158:	add	w8, w8, #0x1
  40615c:	stur	w8, [x29, #-76]
  406160:	ldur	x9, [x29, #-72]
  406164:	add	x9, x9, #0x20
  406168:	stur	x9, [x29, #-72]
  40616c:	b	405f80 <ferror@plt+0x4250>
  406170:	ldur	x0, [x29, #-56]
  406174:	bl	401bd0 <free@plt>
  406178:	ldur	x0, [x29, #-48]
  40617c:	bl	401bd0 <free@plt>
  406180:	ldur	x8, [x29, #-32]
  406184:	cbz	x8, 4061b0 <ferror@plt+0x4480>
  406188:	ldur	x8, [x29, #-64]
  40618c:	cbnz	x8, 40619c <ferror@plt+0x446c>
  406190:	mov	x8, xzr
  406194:	str	x8, [sp]
  406198:	b	4061a4 <ferror@plt+0x4474>
  40619c:	ldur	x8, [x29, #-40]
  4061a0:	str	x8, [sp]
  4061a4:	ldr	x8, [sp]
  4061a8:	ldur	x9, [x29, #-32]
  4061ac:	str	x8, [x9]
  4061b0:	ldur	x8, [x29, #-64]
  4061b4:	stur	x8, [x29, #-8]
  4061b8:	ldur	x0, [x29, #-8]
  4061bc:	ldr	x28, [sp, #288]
  4061c0:	ldp	x29, x30, [sp, #272]
  4061c4:	add	sp, sp, #0x130
  4061c8:	ret
  4061cc:	sub	sp, sp, #0x20
  4061d0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4061d4:	add	x8, x8, #0x8e4
  4061d8:	str	x0, [sp, #16]
  4061dc:	str	x1, [sp, #8]
  4061e0:	ldr	w9, [x8]
  4061e4:	cbz	w9, 4061f8 <ferror@plt+0x44c8>
  4061e8:	ldr	x8, [sp, #8]
  4061ec:	and	x8, x8, #0xff
  4061f0:	str	w8, [sp, #28]
  4061f4:	b	40624c <ferror@plt+0x451c>
  4061f8:	ldr	x8, [sp, #16]
  4061fc:	ldrh	w9, [x8, #82]
  406200:	cmp	w9, #0x8
  406204:	str	w9, [sp, #4]
  406208:	b.eq	406220 <ferror@plt+0x44f0>  // b.none
  40620c:	b	406210 <ferror@plt+0x44e0>
  406210:	ldr	w8, [sp, #4]
  406214:	cmp	w8, #0x2b
  406218:	b.eq	406230 <ferror@plt+0x4500>  // b.none
  40621c:	b	406240 <ferror@plt+0x4510>
  406220:	ldr	x8, [sp, #8]
  406224:	and	x8, x8, #0xff
  406228:	str	w8, [sp, #28]
  40622c:	b	40624c <ferror@plt+0x451c>
  406230:	ldr	x8, [sp, #8]
  406234:	and	x8, x8, #0xff
  406238:	str	w8, [sp, #28]
  40623c:	b	40624c <ferror@plt+0x451c>
  406240:	ldr	x8, [sp, #8]
  406244:	and	x8, x8, #0xffffffff
  406248:	str	w8, [sp, #28]
  40624c:	ldr	w0, [sp, #28]
  406250:	add	sp, sp, #0x20
  406254:	ret
  406258:	sub	sp, sp, #0xc0
  40625c:	stp	x29, x30, [sp, #176]
  406260:	add	x29, sp, #0xb0
  406264:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  406268:	add	x8, x8, #0x580
  40626c:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  406270:	add	x9, x9, #0x998
  406274:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  406278:	add	x10, x10, #0x988
  40627c:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  406280:	add	x11, x11, #0x990
  406284:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  406288:	add	x12, x12, #0x980
  40628c:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  406290:	add	x13, x13, #0x978
  406294:	stur	x0, [x29, #-16]
  406298:	stur	x1, [x29, #-24]
  40629c:	stur	x2, [x29, #-32]
  4062a0:	stur	x3, [x29, #-40]
  4062a4:	stur	x4, [x29, #-48]
  4062a8:	stur	x5, [x29, #-56]
  4062ac:	stur	wzr, [x29, #-60]
  4062b0:	stur	xzr, [x29, #-72]
  4062b4:	ldur	x14, [x29, #-24]
  4062b8:	str	x8, [sp, #64]
  4062bc:	str	x9, [sp, #56]
  4062c0:	str	x10, [sp, #48]
  4062c4:	str	x11, [sp, #40]
  4062c8:	str	x12, [sp, #32]
  4062cc:	str	x13, [sp, #24]
  4062d0:	cbz	x14, 4062f8 <ferror@plt+0x45c8>
  4062d4:	ldur	x0, [x29, #-16]
  4062d8:	ldur	x8, [x29, #-24]
  4062dc:	ldr	x1, [x8, #8]
  4062e0:	bl	4061cc <ferror@plt+0x449c>
  4062e4:	stur	w0, [x29, #-60]
  4062e8:	ldur	x8, [x29, #-24]
  4062ec:	ldr	x0, [x8, #8]
  4062f0:	bl	408f00 <ferror@plt+0x71d0>
  4062f4:	stur	x0, [x29, #-72]
  4062f8:	ldur	x8, [x29, #-16]
  4062fc:	ldrh	w9, [x8, #82]
  406300:	cmp	w9, #0x59
  406304:	str	w9, [sp, #20]
  406308:	b.eq	40658c <ferror@plt+0x485c>  // b.none
  40630c:	b	406310 <ferror@plt+0x45e0>
  406310:	ldr	w8, [sp, #20]
  406314:	cmp	w8, #0x69
  406318:	b.eq	406358 <ferror@plt+0x4628>  // b.none
  40631c:	b	406320 <ferror@plt+0x45f0>
  406320:	ldr	w8, [sp, #20]
  406324:	cmp	w8, #0xc5
  406328:	b.eq	4067a0 <ferror@plt+0x4a70>  // b.none
  40632c:	b	406330 <ferror@plt+0x4600>
  406330:	mov	w8, #0x1059                	// #4185
  406334:	ldr	w9, [sp, #20]
  406338:	cmp	w9, w8
  40633c:	b.eq	406358 <ferror@plt+0x4628>  // b.none
  406340:	b	406344 <ferror@plt+0x4614>
  406344:	mov	w8, #0xbeef                	// #48879
  406348:	ldr	w9, [sp, #20]
  40634c:	cmp	w9, w8
  406350:	b.eq	40658c <ferror@plt+0x485c>  // b.none
  406354:	b	406a0c <ferror@plt+0x4cdc>
  406358:	ldur	x8, [x29, #-24]
  40635c:	cbnz	x8, 406378 <ferror@plt+0x4648>
  406360:	mov	x8, xzr
  406364:	ldr	x9, [sp, #24]
  406368:	str	x8, [x9]
  40636c:	mov	w10, #0x1                   	// #1
  406370:	stur	w10, [x29, #-4]
  406374:	b	406a10 <ferror@plt+0x4ce0>
  406378:	ldur	w8, [x29, #-60]
  40637c:	subs	w8, w8, #0x1
  406380:	mov	w9, w8
  406384:	ubfx	x9, x9, #0, #32
  406388:	cmp	x9, #0x14
  40638c:	str	x9, [sp, #8]
  406390:	b.hi	40656c <ferror@plt+0x483c>  // b.pmore
  406394:	adrp	x8, 478000 <warn@@Base+0x6d44>
  406398:	add	x8, x8, #0x490
  40639c:	ldr	x11, [sp, #8]
  4063a0:	ldrsw	x10, [x8, x11, lsl #2]
  4063a4:	add	x9, x8, x10
  4063a8:	br	x9
  4063ac:	ldur	x0, [x29, #-16]
  4063b0:	bl	4091f8 <ferror@plt+0x74c8>
  4063b4:	cbz	w0, 4063bc <ferror@plt+0x468c>
  4063b8:	b	406588 <ferror@plt+0x4858>
  4063bc:	ldur	x8, [x29, #-72]
  4063c0:	ldur	x9, [x29, #-56]
  4063c4:	cmp	x8, x9
  4063c8:	b.cc	4063e4 <ferror@plt+0x46b4>  // b.lo, b.ul, b.last
  4063cc:	adrp	x0, 480000 <warn@@Base+0xed44>
  4063d0:	add	x0, x0, #0xe4d
  4063d4:	bl	401cf0 <gettext@plt>
  4063d8:	ldur	x1, [x29, #-72]
  4063dc:	bl	4711a8 <error@@Base>
  4063e0:	b	406400 <ferror@plt+0x46d0>
  4063e4:	ldur	x8, [x29, #-48]
  4063e8:	ldur	x9, [x29, #-72]
  4063ec:	mov	x10, #0x20                  	// #32
  4063f0:	mul	x9, x10, x9
  4063f4:	add	x8, x8, x9
  4063f8:	ldr	x9, [sp, #24]
  4063fc:	str	x8, [x9]
  406400:	mov	w8, #0x1                   	// #1
  406404:	stur	w8, [x29, #-4]
  406408:	b	406a10 <ferror@plt+0x4ce0>
  40640c:	b	406434 <ferror@plt+0x4704>
  406410:	ldur	x0, [x29, #-16]
  406414:	bl	4091f8 <ferror@plt+0x74c8>
  406418:	cbz	w0, 406420 <ferror@plt+0x46f0>
  40641c:	b	406588 <ferror@plt+0x4858>
  406420:	b	406434 <ferror@plt+0x4704>
  406424:	ldur	x0, [x29, #-16]
  406428:	bl	4091f8 <ferror@plt+0x74c8>
  40642c:	cbnz	w0, 406434 <ferror@plt+0x4704>
  406430:	b	406588 <ferror@plt+0x4858>
  406434:	ldr	x8, [sp, #24]
  406438:	ldr	x9, [x8]
  40643c:	cbz	x9, 406568 <ferror@plt+0x4838>
  406440:	ldur	w8, [x29, #-60]
  406444:	mov	w9, #0x4                   	// #4
  406448:	mov	w10, #0x2                   	// #2
  40644c:	cmp	w8, #0x1
  406450:	csel	w8, w9, w10, eq  // eq = none
  406454:	stur	w8, [x29, #-76]
  406458:	ldur	x11, [x29, #-72]
  40645c:	ldur	x12, [x29, #-56]
  406460:	cmp	x11, x12
  406464:	b.cc	406480 <ferror@plt+0x4750>  // b.lo, b.ul, b.last
  406468:	adrp	x0, 480000 <warn@@Base+0xed44>
  40646c:	add	x0, x0, #0xe86
  406470:	bl	401cf0 <gettext@plt>
  406474:	ldur	x1, [x29, #-72]
  406478:	bl	4711a8 <error@@Base>
  40647c:	b	406550 <ferror@plt+0x4820>
  406480:	ldur	x8, [x29, #-24]
  406484:	ldr	x8, [x8, #16]
  406488:	ldur	x9, [x29, #-48]
  40648c:	ldur	x10, [x29, #-72]
  406490:	mov	x11, #0x20                  	// #32
  406494:	mul	x10, x11, x10
  406498:	ldr	x9, [x9, x10]
  40649c:	ldr	x10, [sp, #24]
  4064a0:	ldr	x11, [x10]
  4064a4:	ldr	x11, [x11]
  4064a8:	subs	x9, x9, x11
  4064ac:	add	x8, x8, x9
  4064b0:	str	x8, [sp, #88]
  4064b4:	ldur	x8, [x29, #-32]
  4064b8:	ldur	x9, [x29, #-24]
  4064bc:	ldr	x9, [x9]
  4064c0:	add	x8, x8, x9
  4064c4:	ldur	x9, [x29, #-32]
  4064c8:	cmp	x8, x9
  4064cc:	b.cc	406538 <ferror@plt+0x4808>  // b.lo, b.ul, b.last
  4064d0:	ldur	x8, [x29, #-32]
  4064d4:	ldur	x9, [x29, #-24]
  4064d8:	ldr	x9, [x9]
  4064dc:	add	x8, x8, x9
  4064e0:	ldur	x9, [x29, #-40]
  4064e4:	cmp	x8, x9
  4064e8:	b.cs	406538 <ferror@plt+0x4808>  // b.hs, b.nlast
  4064ec:	ldur	x8, [x29, #-32]
  4064f0:	ldur	x9, [x29, #-24]
  4064f4:	ldr	x9, [x9]
  4064f8:	add	x8, x8, x9
  4064fc:	ldursw	x9, [x29, #-76]
  406500:	add	x8, x8, x9
  406504:	ldur	x9, [x29, #-40]
  406508:	cmp	x8, x9
  40650c:	b.hi	406538 <ferror@plt+0x4808>  // b.pmore
  406510:	ldr	x8, [sp, #64]
  406514:	ldr	x9, [x8]
  406518:	ldur	x10, [x29, #-32]
  40651c:	ldur	x11, [x29, #-24]
  406520:	ldr	x11, [x11]
  406524:	add	x0, x10, x11
  406528:	ldr	x1, [sp, #88]
  40652c:	ldur	w2, [x29, #-76]
  406530:	blr	x9
  406534:	b	406550 <ferror@plt+0x4820>
  406538:	adrp	x0, 480000 <warn@@Base+0xed44>
  40653c:	add	x0, x0, #0xeb6
  406540:	bl	401cf0 <gettext@plt>
  406544:	ldur	x8, [x29, #-24]
  406548:	ldr	x1, [x8]
  40654c:	bl	4711a8 <error@@Base>
  406550:	mov	x8, xzr
  406554:	ldr	x9, [sp, #24]
  406558:	str	x8, [x9]
  40655c:	mov	w10, #0x1                   	// #1
  406560:	stur	w10, [x29, #-4]
  406564:	b	406a10 <ferror@plt+0x4ce0>
  406568:	b	406588 <ferror@plt+0x4858>
  40656c:	ldr	x8, [sp, #24]
  406570:	ldr	x9, [x8]
  406574:	cbz	x9, 406588 <ferror@plt+0x4858>
  406578:	adrp	x0, 480000 <warn@@Base+0xed44>
  40657c:	add	x0, x0, #0xeec
  406580:	bl	401cf0 <gettext@plt>
  406584:	bl	4711a8 <error@@Base>
  406588:	b	406a0c <ferror@plt+0x4cdc>
  40658c:	ldur	x8, [x29, #-24]
  406590:	cbnz	x8, 4065ac <ferror@plt+0x487c>
  406594:	mov	x8, xzr
  406598:	ldr	x9, [sp, #32]
  40659c:	str	x8, [x9]
  4065a0:	mov	w10, #0x1                   	// #1
  4065a4:	stur	w10, [x29, #-4]
  4065a8:	b	406a10 <ferror@plt+0x4ce0>
  4065ac:	ldur	w8, [x29, #-60]
  4065b0:	subs	w9, w8, #0x1
  4065b4:	cmp	w9, #0x1
  4065b8:	str	w8, [sp, #4]
  4065bc:	b.ls	406648 <ferror@plt+0x4918>  // b.plast
  4065c0:	b	4065c4 <ferror@plt+0x4894>
  4065c4:	ldr	w8, [sp, #4]
  4065c8:	cmp	w8, #0x21
  4065cc:	b.eq	4065f8 <ferror@plt+0x48c8>  // b.none
  4065d0:	b	4065d4 <ferror@plt+0x48a4>
  4065d4:	ldr	w8, [sp, #4]
  4065d8:	cmp	w8, #0x22
  4065dc:	cset	w9, eq  // eq = none
  4065e0:	eor	w9, w9, #0x1
  4065e4:	tbnz	w9, #0, 406780 <ferror@plt+0x4a50>
  4065e8:	b	4065ec <ferror@plt+0x48bc>
  4065ec:	mov	w8, #0x1                   	// #1
  4065f0:	stur	w8, [x29, #-4]
  4065f4:	b	406a10 <ferror@plt+0x4ce0>
  4065f8:	ldur	x8, [x29, #-72]
  4065fc:	ldur	x9, [x29, #-56]
  406600:	cmp	x8, x9
  406604:	b.cc	406620 <ferror@plt+0x48f0>  // b.lo, b.ul, b.last
  406608:	adrp	x0, 480000 <warn@@Base+0xed44>
  40660c:	add	x0, x0, #0xf24
  406610:	bl	401cf0 <gettext@plt>
  406614:	ldur	x1, [x29, #-72]
  406618:	bl	4711a8 <error@@Base>
  40661c:	b	40663c <ferror@plt+0x490c>
  406620:	ldur	x8, [x29, #-48]
  406624:	ldur	x9, [x29, #-72]
  406628:	mov	x10, #0x20                  	// #32
  40662c:	mul	x9, x10, x9
  406630:	add	x8, x8, x9
  406634:	ldr	x9, [sp, #32]
  406638:	str	x8, [x9]
  40663c:	mov	w8, #0x1                   	// #1
  406640:	stur	w8, [x29, #-4]
  406644:	b	406a10 <ferror@plt+0x4ce0>
  406648:	ldr	x8, [sp, #32]
  40664c:	ldr	x9, [x8]
  406650:	cbz	x9, 40677c <ferror@plt+0x4a4c>
  406654:	ldur	w8, [x29, #-60]
  406658:	mov	w9, #0x4                   	// #4
  40665c:	mov	w10, #0x2                   	// #2
  406660:	cmp	w8, #0x1
  406664:	csel	w8, w9, w10, eq  // eq = none
  406668:	str	w8, [sp, #84]
  40666c:	ldur	x11, [x29, #-72]
  406670:	ldur	x12, [x29, #-56]
  406674:	cmp	x11, x12
  406678:	b.cc	406694 <ferror@plt+0x4964>  // b.lo, b.ul, b.last
  40667c:	adrp	x0, 480000 <warn@@Base+0xed44>
  406680:	add	x0, x0, #0xf5e
  406684:	bl	401cf0 <gettext@plt>
  406688:	ldur	x1, [x29, #-72]
  40668c:	bl	4711a8 <error@@Base>
  406690:	b	406764 <ferror@plt+0x4a34>
  406694:	ldur	x8, [x29, #-24]
  406698:	ldr	x8, [x8, #16]
  40669c:	ldur	x9, [x29, #-48]
  4066a0:	ldur	x10, [x29, #-72]
  4066a4:	mov	x11, #0x20                  	// #32
  4066a8:	mul	x10, x11, x10
  4066ac:	ldr	x9, [x9, x10]
  4066b0:	ldr	x10, [sp, #32]
  4066b4:	ldr	x11, [x10]
  4066b8:	ldr	x11, [x11]
  4066bc:	subs	x9, x9, x11
  4066c0:	add	x8, x8, x9
  4066c4:	str	x8, [sp, #72]
  4066c8:	ldur	x8, [x29, #-32]
  4066cc:	ldur	x9, [x29, #-24]
  4066d0:	ldr	x9, [x9]
  4066d4:	add	x8, x8, x9
  4066d8:	ldur	x9, [x29, #-32]
  4066dc:	cmp	x8, x9
  4066e0:	b.cc	40674c <ferror@plt+0x4a1c>  // b.lo, b.ul, b.last
  4066e4:	ldur	x8, [x29, #-32]
  4066e8:	ldur	x9, [x29, #-24]
  4066ec:	ldr	x9, [x9]
  4066f0:	add	x8, x8, x9
  4066f4:	ldur	x9, [x29, #-40]
  4066f8:	cmp	x8, x9
  4066fc:	b.cs	40674c <ferror@plt+0x4a1c>  // b.hs, b.nlast
  406700:	ldur	x8, [x29, #-32]
  406704:	ldur	x9, [x29, #-24]
  406708:	ldr	x9, [x9]
  40670c:	add	x8, x8, x9
  406710:	ldrsw	x9, [sp, #84]
  406714:	add	x8, x8, x9
  406718:	ldur	x9, [x29, #-40]
  40671c:	cmp	x8, x9
  406720:	b.hi	40674c <ferror@plt+0x4a1c>  // b.pmore
  406724:	ldr	x8, [sp, #64]
  406728:	ldr	x9, [x8]
  40672c:	ldur	x10, [x29, #-32]
  406730:	ldur	x11, [x29, #-24]
  406734:	ldr	x11, [x11]
  406738:	add	x0, x10, x11
  40673c:	ldr	x1, [sp, #72]
  406740:	ldr	w2, [sp, #84]
  406744:	blr	x9
  406748:	b	406764 <ferror@plt+0x4a34>
  40674c:	adrp	x0, 480000 <warn@@Base+0xed44>
  406750:	add	x0, x0, #0xf8f
  406754:	bl	401cf0 <gettext@plt>
  406758:	ldur	x8, [x29, #-24]
  40675c:	ldr	x1, [x8]
  406760:	bl	4711a8 <error@@Base>
  406764:	mov	x8, xzr
  406768:	ldr	x9, [sp, #32]
  40676c:	str	x8, [x9]
  406770:	mov	w10, #0x1                   	// #1
  406774:	stur	w10, [x29, #-4]
  406778:	b	406a10 <ferror@plt+0x4ce0>
  40677c:	b	40679c <ferror@plt+0x4a6c>
  406780:	ldr	x8, [sp, #32]
  406784:	ldr	x9, [x8]
  406788:	cbz	x9, 40679c <ferror@plt+0x4a6c>
  40678c:	adrp	x0, 480000 <warn@@Base+0xed44>
  406790:	add	x0, x0, #0xfc6
  406794:	bl	401cf0 <gettext@plt>
  406798:	bl	4711a8 <error@@Base>
  40679c:	b	406a0c <ferror@plt+0x4cdc>
  4067a0:	ldur	x8, [x29, #-24]
  4067a4:	cbnz	x8, 4067c4 <ferror@plt+0x4a94>
  4067a8:	ldr	x8, [sp, #40]
  4067ac:	str	xzr, [x8]
  4067b0:	ldr	x9, [sp, #48]
  4067b4:	str	xzr, [x9]
  4067b8:	mov	w10, #0x1                   	// #1
  4067bc:	stur	w10, [x29, #-4]
  4067c0:	b	406a10 <ferror@plt+0x4ce0>
  4067c4:	ldur	w8, [x29, #-60]
  4067c8:	cmp	w8, #0x41
  4067cc:	str	w8, [sp]
  4067d0:	b.eq	4068ac <ferror@plt+0x4b7c>  // b.none
  4067d4:	b	4067d8 <ferror@plt+0x4aa8>
  4067d8:	ldr	w8, [sp]
  4067dc:	cmp	w8, #0x43
  4067e0:	b.eq	40695c <ferror@plt+0x4c2c>  // b.none
  4067e4:	b	4067e8 <ferror@plt+0x4ab8>
  4067e8:	ldr	w8, [sp]
  4067ec:	cmp	w8, #0x80
  4067f0:	b.eq	406808 <ferror@plt+0x4ad8>  // b.none
  4067f4:	b	4067f8 <ferror@plt+0x4ac8>
  4067f8:	ldr	w8, [sp]
  4067fc:	cmp	w8, #0x83
  406800:	b.eq	40687c <ferror@plt+0x4b4c>  // b.none
  406804:	b	406a0c <ferror@plt+0x4cdc>
  406808:	ldr	x8, [sp, #40]
  40680c:	ldr	x9, [x8]
  406810:	ldr	x10, [sp, #48]
  406814:	str	x9, [x10]
  406818:	ldur	x9, [x29, #-72]
  40681c:	ldur	x11, [x29, #-56]
  406820:	cmp	x9, x11
  406824:	b.cc	406840 <ferror@plt+0x4b10>  // b.lo, b.ul, b.last
  406828:	adrp	x0, 480000 <warn@@Base+0xed44>
  40682c:	add	x0, x0, #0xfff
  406830:	bl	401cf0 <gettext@plt>
  406834:	ldur	x1, [x29, #-72]
  406838:	bl	4711a8 <error@@Base>
  40683c:	b	406870 <ferror@plt+0x4b40>
  406840:	ldur	x8, [x29, #-48]
  406844:	ldur	x9, [x29, #-72]
  406848:	mov	x10, #0x20                  	// #32
  40684c:	mul	x9, x10, x9
  406850:	ldr	x8, [x8, x9]
  406854:	ldr	x9, [sp, #40]
  406858:	str	x8, [x9]
  40685c:	ldur	x8, [x29, #-24]
  406860:	ldr	x8, [x8, #16]
  406864:	ldr	x10, [x9]
  406868:	add	x8, x10, x8
  40686c:	str	x8, [x9]
  406870:	mov	w8, #0x1                   	// #1
  406874:	stur	w8, [x29, #-4]
  406878:	b	406a10 <ferror@plt+0x4ce0>
  40687c:	ldr	x8, [sp, #48]
  406880:	ldr	x9, [x8]
  406884:	ldr	x10, [sp, #40]
  406888:	ldr	x11, [x10]
  40688c:	subs	x9, x9, x11
  406890:	ldr	x11, [sp, #56]
  406894:	str	x9, [x11]
  406898:	str	xzr, [x8]
  40689c:	str	xzr, [x10]
  4068a0:	mov	w12, #0x1                   	// #1
  4068a4:	stur	w12, [x29, #-4]
  4068a8:	b	406a10 <ferror@plt+0x4ce0>
  4068ac:	ldur	x8, [x29, #-32]
  4068b0:	ldur	x9, [x29, #-24]
  4068b4:	ldr	x9, [x9]
  4068b8:	add	x8, x8, x9
  4068bc:	ldur	x9, [x29, #-32]
  4068c0:	cmp	x8, x9
  4068c4:	b.cc	406930 <ferror@plt+0x4c00>  // b.lo, b.ul, b.last
  4068c8:	ldur	x8, [x29, #-32]
  4068cc:	ldur	x9, [x29, #-24]
  4068d0:	ldr	x9, [x9]
  4068d4:	add	x8, x8, x9
  4068d8:	ldur	x9, [x29, #-40]
  4068dc:	cmp	x8, x9
  4068e0:	b.cs	406930 <ferror@plt+0x4c00>  // b.hs, b.nlast
  4068e4:	ldur	x8, [x29, #-32]
  4068e8:	ldur	x9, [x29, #-24]
  4068ec:	ldr	x9, [x9]
  4068f0:	add	x8, x8, x9
  4068f4:	add	x8, x8, #0x4
  4068f8:	ldur	x9, [x29, #-40]
  4068fc:	cmp	x8, x9
  406900:	b.hi	406930 <ferror@plt+0x4c00>  // b.pmore
  406904:	ldr	x8, [sp, #64]
  406908:	ldr	x9, [x8]
  40690c:	ldur	x10, [x29, #-32]
  406910:	ldur	x11, [x29, #-24]
  406914:	ldr	x11, [x11]
  406918:	add	x0, x10, x11
  40691c:	ldr	x10, [sp, #56]
  406920:	ldr	x1, [x10]
  406924:	mov	w2, #0x4                   	// #4
  406928:	blr	x9
  40692c:	b	406948 <ferror@plt+0x4c18>
  406930:	adrp	x0, 481000 <warn@@Base+0xfd44>
  406934:	add	x0, x0, #0x31
  406938:	bl	401cf0 <gettext@plt>
  40693c:	ldur	x8, [x29, #-24]
  406940:	ldr	x1, [x8]
  406944:	bl	4711a8 <error@@Base>
  406948:	ldr	x8, [sp, #56]
  40694c:	str	xzr, [x8]
  406950:	mov	w9, #0x1                   	// #1
  406954:	stur	w9, [x29, #-4]
  406958:	b	406a10 <ferror@plt+0x4ce0>
  40695c:	ldur	x8, [x29, #-32]
  406960:	ldur	x9, [x29, #-24]
  406964:	ldr	x9, [x9]
  406968:	add	x8, x8, x9
  40696c:	ldur	x9, [x29, #-32]
  406970:	cmp	x8, x9
  406974:	b.cc	4069e0 <ferror@plt+0x4cb0>  // b.lo, b.ul, b.last
  406978:	ldur	x8, [x29, #-32]
  40697c:	ldur	x9, [x29, #-24]
  406980:	ldr	x9, [x9]
  406984:	add	x8, x8, x9
  406988:	ldur	x9, [x29, #-40]
  40698c:	cmp	x8, x9
  406990:	b.cs	4069e0 <ferror@plt+0x4cb0>  // b.hs, b.nlast
  406994:	ldur	x8, [x29, #-32]
  406998:	ldur	x9, [x29, #-24]
  40699c:	ldr	x9, [x9]
  4069a0:	add	x8, x8, x9
  4069a4:	add	x8, x8, #0x2
  4069a8:	ldur	x9, [x29, #-40]
  4069ac:	cmp	x8, x9
  4069b0:	b.hi	4069e0 <ferror@plt+0x4cb0>  // b.pmore
  4069b4:	ldr	x8, [sp, #64]
  4069b8:	ldr	x9, [x8]
  4069bc:	ldur	x10, [x29, #-32]
  4069c0:	ldur	x11, [x29, #-24]
  4069c4:	ldr	x11, [x11]
  4069c8:	add	x0, x10, x11
  4069cc:	ldr	x10, [sp, #56]
  4069d0:	ldr	x1, [x10]
  4069d4:	mov	w2, #0x2                   	// #2
  4069d8:	blr	x9
  4069dc:	b	4069f8 <ferror@plt+0x4cc8>
  4069e0:	adrp	x0, 481000 <warn@@Base+0xfd44>
  4069e4:	add	x0, x0, #0x31
  4069e8:	bl	401cf0 <gettext@plt>
  4069ec:	ldur	x8, [x29, #-24]
  4069f0:	ldr	x1, [x8]
  4069f4:	bl	4711a8 <error@@Base>
  4069f8:	ldr	x8, [sp, #56]
  4069fc:	str	xzr, [x8]
  406a00:	mov	w9, #0x1                   	// #1
  406a04:	stur	w9, [x29, #-4]
  406a08:	b	406a10 <ferror@plt+0x4ce0>
  406a0c:	stur	wzr, [x29, #-4]
  406a10:	ldur	w0, [x29, #-4]
  406a14:	ldp	x29, x30, [sp, #176]
  406a18:	add	sp, sp, #0xc0
  406a1c:	ret
  406a20:	sub	sp, sp, #0x30
  406a24:	str	x0, [sp, #32]
  406a28:	str	w1, [sp, #28]
  406a2c:	ldr	x8, [sp, #32]
  406a30:	ldrh	w9, [x8, #82]
  406a34:	subs	w10, w9, #0x2
  406a38:	cmp	w10, #0x2
  406a3c:	str	w9, [sp, #24]
  406a40:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406a44:	b	406a48 <ferror@plt+0x4d18>
  406a48:	ldr	w8, [sp, #24]
  406a4c:	cmp	w8, #0x8
  406a50:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406a54:	b	406a58 <ferror@plt+0x4d28>
  406a58:	ldr	w8, [sp, #24]
  406a5c:	cmp	w8, #0xf
  406a60:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406a64:	b	406a68 <ferror@plt+0x4d38>
  406a68:	ldr	w8, [sp, #24]
  406a6c:	cmp	w8, #0x12
  406a70:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406a74:	b	406a78 <ferror@plt+0x4d48>
  406a78:	ldr	w8, [sp, #24]
  406a7c:	subs	w9, w8, #0x14
  406a80:	cmp	w9, #0x2
  406a84:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406a88:	b	406a8c <ferror@plt+0x4d5c>
  406a8c:	ldr	w8, [sp, #24]
  406a90:	cmp	w8, #0x28
  406a94:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406a98:	b	406a9c <ferror@plt+0x4d6c>
  406a9c:	ldr	w8, [sp, #24]
  406aa0:	subs	w9, w8, #0x2a
  406aa4:	cmp	w9, #0x1
  406aa8:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406aac:	b	406ab0 <ferror@plt+0x4d80>
  406ab0:	ldr	w8, [sp, #24]
  406ab4:	cmp	w8, #0x2d
  406ab8:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406abc:	b	406ac0 <ferror@plt+0x4d90>
  406ac0:	ldr	w8, [sp, #24]
  406ac4:	cmp	w8, #0x32
  406ac8:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406acc:	b	406ad0 <ferror@plt+0x4da0>
  406ad0:	ldr	w8, [sp, #24]
  406ad4:	cmp	w8, #0x3e
  406ad8:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406adc:	b	406ae0 <ferror@plt+0x4db0>
  406ae0:	ldr	w8, [sp, #24]
  406ae4:	cmp	w8, #0x4c
  406ae8:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406aec:	b	406af0 <ferror@plt+0x4dc0>
  406af0:	ldr	w8, [sp, #24]
  406af4:	cmp	w8, #0x53
  406af8:	b.eq	406d10 <ferror@plt+0x4fe0>  // b.none
  406afc:	b	406b00 <ferror@plt+0x4dd0>
  406b00:	ldr	w8, [sp, #24]
  406b04:	subs	w9, w8, #0x58
  406b08:	cmp	w9, #0x1
  406b0c:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406b10:	b	406b14 <ferror@plt+0x4de4>
  406b14:	ldr	w8, [sp, #24]
  406b18:	subs	w9, w8, #0x5c
  406b1c:	cmp	w9, #0x1
  406b20:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406b24:	b	406b28 <ferror@plt+0x4df8>
  406b28:	ldr	w8, [sp, #24]
  406b2c:	cmp	w8, #0x5e
  406b30:	b.eq	406e44 <ferror@plt+0x5114>  // b.none
  406b34:	b	406b38 <ferror@plt+0x4e08>
  406b38:	ldr	w8, [sp, #24]
  406b3c:	cmp	w8, #0x71
  406b40:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406b44:	b	406b48 <ferror@plt+0x4e18>
  406b48:	ldr	w8, [sp, #24]
  406b4c:	cmp	w8, #0x74
  406b50:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406b54:	b	406b58 <ferror@plt+0x4e28>
  406b58:	ldr	w8, [sp, #24]
  406b5c:	cmp	w8, #0x8c
  406b60:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406b64:	b	406b68 <ferror@plt+0x4e38>
  406b68:	ldr	w8, [sp, #24]
  406b6c:	cmp	w8, #0x90
  406b70:	b.eq	406dec <ferror@plt+0x50bc>  // b.none
  406b74:	b	406b78 <ferror@plt+0x4e48>
  406b78:	ldr	w8, [sp, #24]
  406b7c:	cmp	w8, #0xa7
  406b80:	b.eq	406d80 <ferror@plt+0x5050>  // b.none
  406b84:	b	406b88 <ferror@plt+0x4e58>
  406b88:	ldr	w8, [sp, #24]
  406b8c:	cmp	w8, #0xae
  406b90:	b.eq	406d68 <ferror@plt+0x5038>  // b.none
  406b94:	b	406b98 <ferror@plt+0x4e68>
  406b98:	ldr	w8, [sp, #24]
  406b9c:	subs	w9, w8, #0xb4
  406ba0:	cmp	w9, #0x1
  406ba4:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406ba8:	b	406bac <ferror@plt+0x4e7c>
  406bac:	ldr	w8, [sp, #24]
  406bb0:	cmp	w8, #0xb7
  406bb4:	b.eq	406ce0 <ferror@plt+0x4fb0>  // b.none
  406bb8:	b	406bbc <ferror@plt+0x4e8c>
  406bbc:	ldr	w8, [sp, #24]
  406bc0:	cmp	w8, #0xbc
  406bc4:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406bc8:	b	406bcc <ferror@plt+0x4e9c>
  406bcc:	ldr	w8, [sp, #24]
  406bd0:	cmp	w8, #0xbf
  406bd4:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406bd8:	b	406bdc <ferror@plt+0x4eac>
  406bdc:	ldr	w8, [sp, #24]
  406be0:	cmp	w8, #0xc3
  406be4:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406be8:	b	406bec <ferror@plt+0x4ebc>
  406bec:	ldr	w8, [sp, #24]
  406bf0:	cmp	w8, #0xdc
  406bf4:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406bf8:	b	406bfc <ferror@plt+0x4ecc>
  406bfc:	ldr	w8, [sp, #24]
  406c00:	subs	w9, w8, #0xde
  406c04:	cmp	w9, #0x1
  406c08:	b.ls	406cc8 <ferror@plt+0x4f98>  // b.plast
  406c0c:	b	406c10 <ferror@plt+0x4ee0>
  406c10:	ldr	w8, [sp, #24]
  406c14:	cmp	w8, #0xf3
  406c18:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406c1c:	b	406c20 <ferror@plt+0x4ef0>
  406c20:	mov	w8, #0x1057                	// #4183
  406c24:	ldr	w9, [sp, #24]
  406c28:	cmp	w9, w8
  406c2c:	b.eq	406d10 <ferror@plt+0x4fe0>  // b.none
  406c30:	b	406c34 <ferror@plt+0x4f04>
  406c34:	mov	w8, #0x1223                	// #4643
  406c38:	ldr	w9, [sp, #24]
  406c3c:	cmp	w9, w8
  406c40:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406c44:	b	406c48 <ferror@plt+0x4f18>
  406c48:	mov	w8, #0x4157                	// #16727
  406c4c:	ldr	w9, [sp, #24]
  406c50:	cmp	w9, w8
  406c54:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406c58:	b	406c5c <ferror@plt+0x4f2c>
  406c5c:	mov	w8, #0x4688                	// #18056
  406c60:	ldr	w9, [sp, #24]
  406c64:	cmp	w9, w8
  406c68:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406c6c:	b	406c70 <ferror@plt+0x4f40>
  406c70:	mov	w8, #0x9026                	// #36902
  406c74:	ldr	w9, [sp, #24]
  406c78:	cmp	w9, w8
  406c7c:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406c80:	b	406c84 <ferror@plt+0x4f54>
  406c84:	mov	w8, #0xa390                	// #41872
  406c88:	ldr	w9, [sp, #24]
  406c8c:	cmp	w9, w8
  406c90:	b.eq	406cc8 <ferror@plt+0x4f98>  // b.none
  406c94:	b	406c98 <ferror@plt+0x4f68>
  406c98:	mov	w8, #0xabc7                	// #43975
  406c9c:	ldr	w9, [sp, #24]
  406ca0:	cmp	w9, w8
  406ca4:	b.eq	406e44 <ferror@plt+0x5114>  // b.none
  406ca8:	b	406cac <ferror@plt+0x4f7c>
  406cac:	mov	w8, #0xfebb                	// #65211
  406cb0:	ldr	w9, [sp, #24]
  406cb4:	cmp	w9, w8
  406cb8:	cset	w8, eq  // eq = none
  406cbc:	eor	w8, w8, #0x1
  406cc0:	tbnz	w8, #0, 406e9c <ferror@plt+0x516c>
  406cc4:	b	406cc8 <ferror@plt+0x4f98>
  406cc8:	ldr	w8, [sp, #28]
  406ccc:	cmp	w8, #0x0
  406cd0:	cset	w8, eq  // eq = none
  406cd4:	and	w8, w8, #0x1
  406cd8:	str	w8, [sp, #44]
  406cdc:	b	406ea0 <ferror@plt+0x5170>
  406ce0:	ldr	w8, [sp, #28]
  406ce4:	mov	w9, #0x1                   	// #1
  406ce8:	str	w9, [sp, #20]
  406cec:	cbz	w8, 406d00 <ferror@plt+0x4fd0>
  406cf0:	ldr	w8, [sp, #28]
  406cf4:	cmp	w8, #0x100
  406cf8:	cset	w8, eq  // eq = none
  406cfc:	str	w8, [sp, #20]
  406d00:	ldr	w8, [sp, #20]
  406d04:	and	w8, w8, #0x1
  406d08:	str	w8, [sp, #44]
  406d0c:	b	406ea0 <ferror@plt+0x5170>
  406d10:	ldr	w8, [sp, #28]
  406d14:	mov	w9, #0x1                   	// #1
  406d18:	str	w9, [sp, #16]
  406d1c:	cbz	w8, 406d58 <ferror@plt+0x5028>
  406d20:	ldr	w8, [sp, #28]
  406d24:	mov	w9, #0x1                   	// #1
  406d28:	cmp	w8, #0x1e
  406d2c:	str	w9, [sp, #16]
  406d30:	b.eq	406d58 <ferror@plt+0x5028>  // b.none
  406d34:	ldr	w8, [sp, #28]
  406d38:	mov	w9, #0x1                   	// #1
  406d3c:	cmp	w8, #0x1f
  406d40:	str	w9, [sp, #16]
  406d44:	b.eq	406d58 <ferror@plt+0x5028>  // b.none
  406d48:	ldr	w8, [sp, #28]
  406d4c:	cmp	w8, #0x20
  406d50:	cset	w8, eq  // eq = none
  406d54:	str	w8, [sp, #16]
  406d58:	ldr	w8, [sp, #16]
  406d5c:	and	w8, w8, #0x1
  406d60:	str	w8, [sp, #44]
  406d64:	b	406ea0 <ferror@plt+0x5170>
  406d68:	ldr	w8, [sp, #28]
  406d6c:	cmp	w8, #0x3
  406d70:	cset	w8, eq  // eq = none
  406d74:	and	w8, w8, #0x1
  406d78:	str	w8, [sp, #44]
  406d7c:	b	406ea0 <ferror@plt+0x5170>
  406d80:	ldr	w8, [sp, #28]
  406d84:	mov	w9, #0x1                   	// #1
  406d88:	str	w9, [sp, #12]
  406d8c:	cbz	w8, 406ddc <ferror@plt+0x50ac>
  406d90:	ldr	w8, [sp, #28]
  406d94:	mov	w9, #0x1                   	// #1
  406d98:	cmp	w8, #0xcc
  406d9c:	str	w9, [sp, #12]
  406da0:	b.eq	406ddc <ferror@plt+0x50ac>  // b.none
  406da4:	ldr	w8, [sp, #28]
  406da8:	mov	w9, #0x1                   	// #1
  406dac:	cmp	w8, #0xcd
  406db0:	str	w9, [sp, #12]
  406db4:	b.eq	406ddc <ferror@plt+0x50ac>  // b.none
  406db8:	ldr	w8, [sp, #28]
  406dbc:	mov	w9, #0x1                   	// #1
  406dc0:	cmp	w8, #0xce
  406dc4:	str	w9, [sp, #12]
  406dc8:	b.eq	406ddc <ferror@plt+0x50ac>  // b.none
  406dcc:	ldr	w8, [sp, #28]
  406dd0:	cmp	w8, #0xcf
  406dd4:	cset	w8, eq  // eq = none
  406dd8:	str	w8, [sp, #12]
  406ddc:	ldr	w8, [sp, #12]
  406de0:	and	w8, w8, #0x1
  406de4:	str	w8, [sp, #44]
  406de8:	b	406ea0 <ferror@plt+0x5170>
  406dec:	ldr	w8, [sp, #28]
  406df0:	mov	w9, #0x1                   	// #1
  406df4:	str	w9, [sp, #8]
  406df8:	cbz	w8, 406e34 <ferror@plt+0x5104>
  406dfc:	ldr	w8, [sp, #28]
  406e00:	mov	w9, #0x1                   	// #1
  406e04:	cmp	w8, #0x41
  406e08:	str	w9, [sp, #8]
  406e0c:	b.eq	406e34 <ferror@plt+0x5104>  // b.none
  406e10:	ldr	w8, [sp, #28]
  406e14:	mov	w9, #0x1                   	// #1
  406e18:	cmp	w8, #0x42
  406e1c:	str	w9, [sp, #8]
  406e20:	b.eq	406e34 <ferror@plt+0x5104>  // b.none
  406e24:	ldr	w8, [sp, #28]
  406e28:	cmp	w8, #0x43
  406e2c:	cset	w8, eq  // eq = none
  406e30:	str	w8, [sp, #8]
  406e34:	ldr	w8, [sp, #8]
  406e38:	and	w8, w8, #0x1
  406e3c:	str	w8, [sp, #44]
  406e40:	b	406ea0 <ferror@plt+0x5170>
  406e44:	ldr	w8, [sp, #28]
  406e48:	mov	w9, #0x1                   	// #1
  406e4c:	str	w9, [sp, #4]
  406e50:	cbz	w8, 406e8c <ferror@plt+0x515c>
  406e54:	ldr	w8, [sp, #28]
  406e58:	mov	w9, #0x1                   	// #1
  406e5c:	cmp	w8, #0x11
  406e60:	str	w9, [sp, #4]
  406e64:	b.eq	406e8c <ferror@plt+0x515c>  // b.none
  406e68:	ldr	w8, [sp, #28]
  406e6c:	mov	w9, #0x1                   	// #1
  406e70:	cmp	w8, #0x12
  406e74:	str	w9, [sp, #4]
  406e78:	b.eq	406e8c <ferror@plt+0x515c>  // b.none
  406e7c:	ldr	w8, [sp, #28]
  406e80:	cmp	w8, #0x13
  406e84:	cset	w8, eq  // eq = none
  406e88:	str	w8, [sp, #4]
  406e8c:	ldr	w8, [sp, #4]
  406e90:	and	w8, w8, #0x1
  406e94:	str	w8, [sp, #44]
  406e98:	b	406ea0 <ferror@plt+0x5170>
  406e9c:	str	wzr, [sp, #44]
  406ea0:	ldr	w0, [sp, #44]
  406ea4:	add	sp, sp, #0x30
  406ea8:	ret
  406eac:	sub	sp, sp, #0x40
  406eb0:	stp	x29, x30, [sp, #48]
  406eb4:	add	x29, sp, #0x30
  406eb8:	stur	x0, [x29, #-16]
  406ebc:	stur	w1, [x29, #-20]
  406ec0:	ldur	x8, [x29, #-16]
  406ec4:	ldrh	w9, [x8, #82]
  406ec8:	cmp	w9, #0x2
  406ecc:	str	w9, [sp, #24]
  406ed0:	b.eq	407b54 <ferror@plt+0x5e24>  // b.none
  406ed4:	b	406ed8 <ferror@plt+0x51a8>
  406ed8:	ldr	w8, [sp, #24]
  406edc:	cmp	w8, #0x3
  406ee0:	b.eq	407520 <ferror@plt+0x57f0>  // b.none
  406ee4:	b	406ee8 <ferror@plt+0x51b8>
  406ee8:	ldr	w8, [sp, #24]
  406eec:	cmp	w8, #0x4
  406ef0:	b.eq	407538 <ferror@plt+0x5808>  // b.none
  406ef4:	b	406ef8 <ferror@plt+0x51c8>
  406ef8:	ldr	w8, [sp, #24]
  406efc:	cmp	w8, #0x6
  406f00:	b.eq	407520 <ferror@plt+0x57f0>  // b.none
  406f04:	b	406f08 <ferror@plt+0x51d8>
  406f08:	ldr	w8, [sp, #24]
  406f0c:	cmp	w8, #0x7
  406f10:	b.eq	407550 <ferror@plt+0x5820>  // b.none
  406f14:	b	406f18 <ferror@plt+0x51e8>
  406f18:	ldr	w8, [sp, #24]
  406f1c:	cmp	w8, #0x8
  406f20:	b.eq	4078fc <ferror@plt+0x5bcc>  // b.none
  406f24:	b	406f28 <ferror@plt+0x51f8>
  406f28:	ldr	w8, [sp, #24]
  406f2c:	cmp	w8, #0x9
  406f30:	b.eq	407af4 <ferror@plt+0x5dc4>  // b.none
  406f34:	b	406f38 <ferror@plt+0x5208>
  406f38:	ldr	w8, [sp, #24]
  406f3c:	cmp	w8, #0xf
  406f40:	b.eq	407a04 <ferror@plt+0x5cd4>  // b.none
  406f44:	b	406f48 <ferror@plt+0x5218>
  406f48:	ldr	w8, [sp, #24]
  406f4c:	cmp	w8, #0x12
  406f50:	b.eq	407b54 <ferror@plt+0x5e24>  // b.none
  406f54:	b	406f58 <ferror@plt+0x5228>
  406f58:	ldr	w8, [sp, #24]
  406f5c:	cmp	w8, #0x13
  406f60:	b.eq	407568 <ferror@plt+0x5838>  // b.none
  406f64:	b	406f68 <ferror@plt+0x5238>
  406f68:	ldr	w8, [sp, #24]
  406f6c:	cmp	w8, #0x14
  406f70:	b.eq	407a7c <ferror@plt+0x5d4c>  // b.none
  406f74:	b	406f78 <ferror@plt+0x5248>
  406f78:	ldr	w8, [sp, #24]
  406f7c:	cmp	w8, #0x15
  406f80:	b.eq	407a64 <ferror@plt+0x5d34>  // b.none
  406f84:	b	406f88 <ferror@plt+0x5258>
  406f88:	ldr	w8, [sp, #24]
  406f8c:	cmp	w8, #0x16
  406f90:	b.eq	407b0c <ferror@plt+0x5ddc>  // b.none
  406f94:	b	406f98 <ferror@plt+0x5268>
  406f98:	ldr	w8, [sp, #24]
  406f9c:	cmp	w8, #0x17
  406fa0:	b.eq	407b88 <ferror@plt+0x5e58>  // b.none
  406fa4:	b	406fa8 <ferror@plt+0x5278>
  406fa8:	ldr	w8, [sp, #24]
  406fac:	cmp	w8, #0x24
  406fb0:	b.eq	407c00 <ferror@plt+0x5ed0>  // b.none
  406fb4:	b	406fb8 <ferror@plt+0x5288>
  406fb8:	ldr	w8, [sp, #24]
  406fbc:	cmp	w8, #0x27
  406fc0:	b.eq	40789c <ferror@plt+0x5b6c>  // b.none
  406fc4:	b	406fc8 <ferror@plt+0x5298>
  406fc8:	ldr	w8, [sp, #24]
  406fcc:	cmp	w8, #0x28
  406fd0:	b.eq	40762c <ferror@plt+0x58fc>  // b.none
  406fd4:	b	406fd8 <ferror@plt+0x52a8>
  406fd8:	ldr	w8, [sp, #24]
  406fdc:	cmp	w8, #0x2a
  406fe0:	b.eq	407b3c <ferror@plt+0x5e0c>  // b.none
  406fe4:	b	406fe8 <ferror@plt+0x52b8>
  406fe8:	ldr	w8, [sp, #24]
  406fec:	cmp	w8, #0x2b
  406ff0:	b.eq	407b54 <ferror@plt+0x5e24>  // b.none
  406ff4:	b	406ff8 <ferror@plt+0x52c8>
  406ff8:	ldr	w8, [sp, #24]
  406ffc:	cmp	w8, #0x2d
  407000:	b.eq	4075fc <ferror@plt+0x58cc>  // b.none
  407004:	b	407008 <ferror@plt+0x52d8>
  407008:	ldr	w8, [sp, #24]
  40700c:	subs	w9, w8, #0x2e
  407010:	cmp	w9, #0x2
  407014:	b.ls	407764 <ferror@plt+0x5a34>  // b.plast
  407018:	b	40701c <ferror@plt+0x52ec>
  40701c:	ldr	w8, [sp, #24]
  407020:	cmp	w8, #0x32
  407024:	b.eq	40777c <ferror@plt+0x5a4c>  // b.none
  407028:	b	40702c <ferror@plt+0x52fc>
  40702c:	ldr	w8, [sp, #24]
  407030:	cmp	w8, #0x35
  407034:	b.eq	407850 <ferror@plt+0x5b20>  // b.none
  407038:	b	40703c <ferror@plt+0x530c>
  40703c:	ldr	w8, [sp, #24]
  407040:	cmp	w8, #0x3e
  407044:	b.eq	407c60 <ferror@plt+0x5f30>  // b.none
  407048:	b	40704c <ferror@plt+0x531c>
  40704c:	ldr	w8, [sp, #24]
  407050:	cmp	w8, #0x46
  407054:	b.eq	407850 <ferror@plt+0x5b20>  // b.none
  407058:	b	40705c <ferror@plt+0x532c>
  40705c:	ldr	w8, [sp, #24]
  407060:	cmp	w8, #0x4b
  407064:	b.eq	407c18 <ferror@plt+0x5ee8>  // b.none
  407068:	b	40706c <ferror@plt+0x533c>
  40706c:	ldr	w8, [sp, #24]
  407070:	cmp	w8, #0x4c
  407074:	b.eq	407674 <ferror@plt+0x5944>  // b.none
  407078:	b	40707c <ferror@plt+0x534c>
  40707c:	ldr	w8, [sp, #24]
  407080:	cmp	w8, #0x50
  407084:	b.eq	407914 <ferror@plt+0x5be4>  // b.none
  407088:	b	40708c <ferror@plt+0x535c>
  40708c:	ldr	w8, [sp, #24]
  407090:	cmp	w8, #0x53
  407094:	b.eq	407644 <ferror@plt+0x5914>  // b.none
  407098:	b	40709c <ferror@plt+0x536c>
  40709c:	ldr	w8, [sp, #24]
  4070a0:	cmp	w8, #0x54
  4070a4:	b.eq	407734 <ferror@plt+0x5a04>  // b.none
  4070a8:	b	4070ac <ferror@plt+0x537c>
  4070ac:	ldr	w8, [sp, #24]
  4070b0:	cmp	w8, #0x55
  4070b4:	b.eq	4076ec <ferror@plt+0x59bc>  // b.none
  4070b8:	b	4070bc <ferror@plt+0x538c>
  4070bc:	ldr	w8, [sp, #24]
  4070c0:	cmp	w8, #0x56
  4070c4:	b.eq	407704 <ferror@plt+0x59d4>  // b.none
  4070c8:	b	4070cc <ferror@plt+0x539c>
  4070cc:	ldr	w8, [sp, #24]
  4070d0:	cmp	w8, #0x57
  4070d4:	b.eq	407be8 <ferror@plt+0x5eb8>  // b.none
  4070d8:	b	4070dc <ferror@plt+0x53ac>
  4070dc:	ldr	w8, [sp, #24]
  4070e0:	cmp	w8, #0x58
  4070e4:	b.eq	407838 <ferror@plt+0x5b08>  // b.none
  4070e8:	b	4070ec <ferror@plt+0x53bc>
  4070ec:	ldr	w8, [sp, #24]
  4070f0:	cmp	w8, #0x59
  4070f4:	b.eq	407944 <ferror@plt+0x5c14>  // b.none
  4070f8:	b	4070fc <ferror@plt+0x53cc>
  4070fc:	ldr	w8, [sp, #24]
  407100:	cmp	w8, #0x5a
  407104:	b.eq	40792c <ferror@plt+0x5bfc>  // b.none
  407108:	b	40710c <ferror@plt+0x53dc>
  40710c:	ldr	w8, [sp, #24]
  407110:	cmp	w8, #0x5b
  407114:	b.eq	407a4c <ferror@plt+0x5d1c>  // b.none
  407118:	b	40711c <ferror@plt+0x53ec>
  40711c:	ldr	w8, [sp, #24]
  407120:	cmp	w8, #0x5c
  407124:	b.eq	4079ec <ferror@plt+0x5cbc>  // b.none
  407128:	b	40712c <ferror@plt+0x53fc>
  40712c:	ldr	w8, [sp, #24]
  407130:	cmp	w8, #0x5d
  407134:	b.eq	407614 <ferror@plt+0x58e4>  // b.none
  407138:	b	40713c <ferror@plt+0x540c>
  40713c:	ldr	w8, [sp, #24]
  407140:	cmp	w8, #0x5e
  407144:	b.eq	407cc0 <ferror@plt+0x5f90>  // b.none
  407148:	b	40714c <ferror@plt+0x541c>
  40714c:	ldr	w8, [sp, #24]
  407150:	cmp	w8, #0x63
  407154:	b.eq	407a4c <ferror@plt+0x5d1c>  // b.none
  407158:	b	40715c <ferror@plt+0x542c>
  40715c:	ldr	w8, [sp, #24]
  407160:	cmp	w8, #0x65
  407164:	b.eq	4077d8 <ferror@plt+0x5aa8>  // b.none
  407168:	b	40716c <ferror@plt+0x543c>
  40716c:	ldr	w8, [sp, #24]
  407170:	cmp	w8, #0x69
  407174:	b.eq	407974 <ferror@plt+0x5c44>  // b.none
  407178:	b	40717c <ferror@plt+0x544c>
  40717c:	ldr	w8, [sp, #24]
  407180:	cmp	w8, #0x6a
  407184:	b.eq	40765c <ferror@plt+0x592c>  // b.none
  407188:	b	40718c <ferror@plt+0x545c>
  40718c:	ldr	w8, [sp, #24]
  407190:	cmp	w8, #0x71
  407194:	b.eq	4079bc <ferror@plt+0x5c8c>  // b.none
  407198:	b	40719c <ferror@plt+0x546c>
  40719c:	ldr	w8, [sp, #24]
  4071a0:	cmp	w8, #0x72
  4071a4:	b.eq	4076a4 <ferror@plt+0x5974>  // b.none
  4071a8:	b	4071ac <ferror@plt+0x547c>
  4071ac:	ldr	w8, [sp, #24]
  4071b0:	cmp	w8, #0x73
  4071b4:	b.eq	407c90 <ferror@plt+0x5f60>  // b.none
  4071b8:	b	4071bc <ferror@plt+0x548c>
  4071bc:	ldr	w8, [sp, #24]
  4071c0:	cmp	w8, #0x74
  4071c4:	b.eq	407c78 <ferror@plt+0x5f48>  // b.none
  4071c8:	b	4071cc <ferror@plt+0x549c>
  4071cc:	ldr	w8, [sp, #24]
  4071d0:	cmp	w8, #0x78
  4071d4:	b.eq	407820 <ferror@plt+0x5af0>  // b.none
  4071d8:	b	4071dc <ferror@plt+0x54ac>
  4071dc:	ldr	w8, [sp, #24]
  4071e0:	cmp	w8, #0x87
  4071e4:	b.eq	407b24 <ferror@plt+0x5df4>  // b.none
  4071e8:	b	4071ec <ferror@plt+0x54bc>
  4071ec:	ldr	w8, [sp, #24]
  4071f0:	cmp	w8, #0x8a
  4071f4:	b.eq	407808 <ferror@plt+0x5ad8>  // b.none
  4071f8:	b	4071fc <ferror@plt+0x54cc>
  4071fc:	ldr	w8, [sp, #24]
  407200:	cmp	w8, #0x8c
  407204:	b.eq	407ba0 <ferror@plt+0x5e70>  // b.none
  407208:	b	40720c <ferror@plt+0x54dc>
  40720c:	ldr	w8, [sp, #24]
  407210:	cmp	w8, #0x90
  407214:	b.eq	407a94 <ferror@plt+0x5d64>  // b.none
  407218:	b	40721c <ferror@plt+0x54ec>
  40721c:	ldr	w8, [sp, #24]
  407220:	cmp	w8, #0xa7
  407224:	b.eq	4079a4 <ferror@plt+0x5c74>  // b.none
  407228:	b	40722c <ferror@plt+0x54fc>
  40722c:	ldr	w8, [sp, #24]
  407230:	cmp	w8, #0xad
  407234:	b.eq	407adc <ferror@plt+0x5dac>  // b.none
  407238:	b	40723c <ferror@plt+0x550c>
  40723c:	ldr	w8, [sp, #24]
  407240:	cmp	w8, #0xae
  407244:	b.eq	4078cc <ferror@plt+0x5b9c>  // b.none
  407248:	b	40724c <ferror@plt+0x551c>
  40724c:	ldr	w8, [sp, #24]
  407250:	cmp	w8, #0xb1
  407254:	b.eq	40768c <ferror@plt+0x595c>  // b.none
  407258:	b	40725c <ferror@plt+0x552c>
  40725c:	ldr	w8, [sp, #24]
  407260:	subs	w9, w8, #0xb4
  407264:	cmp	w9, #0x1
  407268:	b.ls	407c60 <ferror@plt+0x5f30>  // b.plast
  40726c:	b	407270 <ferror@plt+0x5540>
  407270:	ldr	w8, [sp, #24]
  407274:	cmp	w8, #0xb7
  407278:	b.eq	407580 <ferror@plt+0x5850>  // b.none
  40727c:	b	407280 <ferror@plt+0x5550>
  407280:	ldr	w8, [sp, #24]
  407284:	cmp	w8, #0xbc
  407288:	b.eq	407bd0 <ferror@plt+0x5ea0>  // b.none
  40728c:	b	407290 <ferror@plt+0x5560>
  407290:	ldr	w8, [sp, #24]
  407294:	cmp	w8, #0xbd
  407298:	b.eq	4078e4 <ferror@plt+0x5bb4>  // b.none
  40729c:	b	4072a0 <ferror@plt+0x5570>
  4072a0:	ldr	w8, [sp, #24]
  4072a4:	cmp	w8, #0xbf
  4072a8:	b.eq	407bb8 <ferror@plt+0x5e88>  // b.none
  4072ac:	b	4072b0 <ferror@plt+0x5580>
  4072b0:	ldr	w8, [sp, #24]
  4072b4:	cmp	w8, #0xc3
  4072b8:	b.eq	407614 <ferror@plt+0x58e4>  // b.none
  4072bc:	b	4072c0 <ferror@plt+0x5590>
  4072c0:	ldr	w8, [sp, #24]
  4072c4:	cmp	w8, #0xc5
  4072c8:	b.eq	407ac4 <ferror@plt+0x5d94>  // b.none
  4072cc:	b	4072d0 <ferror@plt+0x55a0>
  4072d0:	ldr	w8, [sp, #24]
  4072d4:	cmp	w8, #0xdc
  4072d8:	b.eq	407cd8 <ferror@plt+0x5fa8>  // b.none
  4072dc:	b	4072e0 <ferror@plt+0x55b0>
  4072e0:	ldr	w8, [sp, #24]
  4072e4:	cmp	w8, #0xdd
  4072e8:	b.eq	407c30 <ferror@plt+0x5f00>  // b.none
  4072ec:	b	4072f0 <ferror@plt+0x55c0>
  4072f0:	ldr	w8, [sp, #24]
  4072f4:	cmp	w8, #0xde
  4072f8:	b.eq	40774c <ferror@plt+0x5a1c>  // b.none
  4072fc:	b	407300 <ferror@plt+0x55d0>
  407300:	ldr	w8, [sp, #24]
  407304:	cmp	w8, #0xdf
  407308:	b.eq	40795c <ferror@plt+0x5c2c>  // b.none
  40730c:	b	407310 <ferror@plt+0x55e0>
  407310:	ldr	w8, [sp, #24]
  407314:	cmp	w8, #0xf3
  407318:	b.eq	407aac <ferror@plt+0x5d7c>  // b.none
  40731c:	b	407320 <ferror@plt+0x55f0>
  407320:	ldr	w8, [sp, #24]
  407324:	cmp	w8, #0xf7
  407328:	b.eq	4075b4 <ferror@plt+0x5884>  // b.none
  40732c:	b	407330 <ferror@plt+0x5600>
  407330:	ldr	w8, [sp, #24]
  407334:	cmp	w8, #0xfc
  407338:	b.eq	4076bc <ferror@plt+0x598c>  // b.none
  40733c:	b	407340 <ferror@plt+0x5610>
  407340:	mov	w8, #0x1057                	// #4183
  407344:	ldr	w9, [sp, #24]
  407348:	cmp	w9, w8
  40734c:	b.eq	407644 <ferror@plt+0x5914>  // b.none
  407350:	b	407354 <ferror@plt+0x5624>
  407354:	mov	w8, #0x1059                	// #4185
  407358:	ldr	w9, [sp, #24]
  40735c:	cmp	w9, w8
  407360:	b.eq	407974 <ferror@plt+0x5c44>  // b.none
  407364:	b	407368 <ferror@plt+0x5638>
  407368:	mov	w8, #0x1223                	// #4643
  40736c:	ldr	w9, [sp, #24]
  407370:	cmp	w9, w8
  407374:	b.eq	4075cc <ferror@plt+0x589c>  // b.none
  407378:	b	40737c <ferror@plt+0x564c>
  40737c:	mov	w8, #0x2530                	// #9520
  407380:	ldr	w9, [sp, #24]
  407384:	cmp	w9, w8
  407388:	b.eq	40798c <ferror@plt+0x5c5c>  // b.none
  40738c:	b	407390 <ferror@plt+0x5660>
  407390:	mov	w8, #0x3330                	// #13104
  407394:	ldr	w9, [sp, #24]
  407398:	cmp	w9, w8
  40739c:	b.eq	407734 <ferror@plt+0x5a04>  // b.none
  4073a0:	b	4073a4 <ferror@plt+0x5674>
  4073a4:	mov	w8, #0x4157                	// #16727
  4073a8:	ldr	w9, [sp, #24]
  4073ac:	cmp	w9, w8
  4073b0:	b.eq	407c48 <ferror@plt+0x5f18>  // b.none
  4073b4:	b	4073b8 <ferror@plt+0x5688>
  4073b8:	mov	w8, #0x4688                	// #18056
  4073bc:	ldr	w9, [sp, #24]
  4073c0:	cmp	w9, w8
  4073c4:	b.eq	407c78 <ferror@plt+0x5f48>  // b.none
  4073c8:	b	4073cc <ferror@plt+0x569c>
  4073cc:	mov	w8, #0x4def                	// #19951
  4073d0:	ldr	w9, [sp, #24]
  4073d4:	cmp	w9, w8
  4073d8:	b.eq	407868 <ferror@plt+0x5b38>  // b.none
  4073dc:	b	4073e0 <ferror@plt+0x56b0>
  4073e0:	mov	w8, #0x5441                	// #21569
  4073e4:	ldr	w9, [sp, #24]
  4073e8:	cmp	w9, w8
  4073ec:	b.eq	4076d4 <ferror@plt+0x59a4>  // b.none
  4073f0:	b	4073f4 <ferror@plt+0x56c4>
  4073f4:	mov	w8, #0x5aa5                	// #23205
  4073f8:	ldr	w9, [sp, #24]
  4073fc:	cmp	w9, w8
  407400:	b.eq	40771c <ferror@plt+0x59ec>  // b.none
  407404:	b	407408 <ferror@plt+0x56d8>
  407408:	mov	w8, #0x7650                	// #30288
  40740c:	ldr	w9, [sp, #24]
  407410:	cmp	w9, w8
  407414:	b.eq	4076ec <ferror@plt+0x59bc>  // b.none
  407418:	b	40741c <ferror@plt+0x56ec>
  40741c:	mov	w8, #0x7676                	// #30326
  407420:	ldr	w9, [sp, #24]
  407424:	cmp	w9, w8
  407428:	b.eq	407704 <ferror@plt+0x59d4>  // b.none
  40742c:	b	407430 <ferror@plt+0x5700>
  407430:	mov	w8, #0x8217                	// #33303
  407434:	ldr	w9, [sp, #24]
  407438:	cmp	w9, w8
  40743c:	b.eq	4077d8 <ferror@plt+0x5aa8>  // b.none
  407440:	b	407444 <ferror@plt+0x5714>
  407444:	mov	w8, #0x9026                	// #36902
  407448:	ldr	w9, [sp, #24]
  40744c:	cmp	w9, w8
  407450:	b.eq	4075e4 <ferror@plt+0x58b4>  // b.none
  407454:	b	407458 <ferror@plt+0x5728>
  407458:	mov	w8, #0x9080                	// #36992
  40745c:	ldr	w9, [sp, #24]
  407460:	cmp	w9, w8
  407464:	b.eq	407be8 <ferror@plt+0x5eb8>  // b.none
  407468:	b	40746c <ferror@plt+0x573c>
  40746c:	mov	w8, #0xa390                	// #41872
  407470:	ldr	w9, [sp, #24]
  407474:	cmp	w9, w8
  407478:	b.eq	407b0c <ferror@plt+0x5ddc>  // b.none
  40747c:	b	407480 <ferror@plt+0x5750>
  407480:	mov	w8, #0xabc7                	// #43975
  407484:	ldr	w9, [sp, #24]
  407488:	cmp	w9, w8
  40748c:	b.eq	407cc0 <ferror@plt+0x5f90>  // b.none
  407490:	b	407494 <ferror@plt+0x5764>
  407494:	mov	w8, #0xad45                	// #44357
  407498:	ldr	w9, [sp, #24]
  40749c:	cmp	w9, w8
  4074a0:	b.eq	407ca8 <ferror@plt+0x5f78>  // b.none
  4074a4:	b	4074a8 <ferror@plt+0x5778>
  4074a8:	mov	w8, #0xbeef                	// #48879
  4074ac:	ldr	w9, [sp, #24]
  4074b0:	cmp	w9, w8
  4074b4:	b.eq	407944 <ferror@plt+0x5c14>  // b.none
  4074b8:	b	4074bc <ferror@plt+0x578c>
  4074bc:	mov	w8, #0xdead                	// #57005
  4074c0:	ldr	w9, [sp, #24]
  4074c4:	cmp	w9, w8
  4074c8:	b.eq	40792c <ferror@plt+0x5bfc>  // b.none
  4074cc:	b	4074d0 <ferror@plt+0x57a0>
  4074d0:	mov	w8, #0xf00d                	// #61453
  4074d4:	ldr	w9, [sp, #24]
  4074d8:	cmp	w9, w8
  4074dc:	b.eq	4078b4 <ferror@plt+0x5b84>  // b.none
  4074e0:	b	4074e4 <ferror@plt+0x57b4>
  4074e4:	mov	w8, #0xfeb0                	// #65200
  4074e8:	ldr	w9, [sp, #24]
  4074ec:	cmp	w9, w8
  4074f0:	b.eq	407820 <ferror@plt+0x5af0>  // b.none
  4074f4:	b	4074f8 <ferror@plt+0x57c8>
  4074f8:	mov	w8, #0xfeba                	// #65210
  4074fc:	ldr	w9, [sp, #24]
  407500:	cmp	w9, w8
  407504:	b.eq	4077f0 <ferror@plt+0x5ac0>  // b.none
  407508:	b	40750c <ferror@plt+0x57dc>
  40750c:	mov	w8, #0xfebb                	// #65211
  407510:	ldr	w9, [sp, #24]
  407514:	cmp	w9, w8
  407518:	b.eq	4079d4 <ferror@plt+0x5ca4>  // b.none
  40751c:	b	407cf0 <ferror@plt+0x5fc0>
  407520:	ldur	w8, [x29, #-20]
  407524:	cmp	w8, #0x1
  407528:	cset	w8, eq  // eq = none
  40752c:	and	w8, w8, #0x1
  407530:	stur	w8, [x29, #-4]
  407534:	b	407d3c <ferror@plt+0x600c>
  407538:	ldur	w8, [x29, #-20]
  40753c:	cmp	w8, #0x1
  407540:	cset	w8, eq  // eq = none
  407544:	and	w8, w8, #0x1
  407548:	stur	w8, [x29, #-4]
  40754c:	b	407d3c <ferror@plt+0x600c>
  407550:	ldur	w8, [x29, #-20]
  407554:	cmp	w8, #0x1
  407558:	cset	w8, eq  // eq = none
  40755c:	and	w8, w8, #0x1
  407560:	stur	w8, [x29, #-4]
  407564:	b	407d3c <ferror@plt+0x600c>
  407568:	ldur	w8, [x29, #-20]
  40756c:	cmp	w8, #0x2
  407570:	cset	w8, eq  // eq = none
  407574:	and	w8, w8, #0x1
  407578:	stur	w8, [x29, #-4]
  40757c:	b	407d3c <ferror@plt+0x600c>
  407580:	ldur	w8, [x29, #-20]
  407584:	mov	w9, #0x1                   	// #1
  407588:	cmp	w8, #0x102
  40758c:	str	w9, [sp, #20]
  407590:	b.eq	4075a4 <ferror@plt+0x5874>  // b.none
  407594:	ldur	w8, [x29, #-20]
  407598:	cmp	w8, #0x1
  40759c:	cset	w8, eq  // eq = none
  4075a0:	str	w8, [sp, #20]
  4075a4:	ldr	w8, [sp, #20]
  4075a8:	and	w8, w8, #0x1
  4075ac:	stur	w8, [x29, #-4]
  4075b0:	b	407d3c <ferror@plt+0x600c>
  4075b4:	ldur	w8, [x29, #-20]
  4075b8:	cmp	w8, #0xb
  4075bc:	cset	w8, eq  // eq = none
  4075c0:	and	w8, w8, #0x1
  4075c4:	stur	w8, [x29, #-4]
  4075c8:	b	407d3c <ferror@plt+0x600c>
  4075cc:	ldur	w8, [x29, #-20]
  4075d0:	cmp	w8, #0x3
  4075d4:	cset	w8, eq  // eq = none
  4075d8:	and	w8, w8, #0x1
  4075dc:	stur	w8, [x29, #-4]
  4075e0:	b	407d3c <ferror@plt+0x600c>
  4075e4:	ldur	w8, [x29, #-20]
  4075e8:	cmp	w8, #0x1
  4075ec:	cset	w8, eq  // eq = none
  4075f0:	and	w8, w8, #0x1
  4075f4:	stur	w8, [x29, #-4]
  4075f8:	b	407d3c <ferror@plt+0x600c>
  4075fc:	ldur	w8, [x29, #-20]
  407600:	cmp	w8, #0x1
  407604:	cset	w8, eq  // eq = none
  407608:	and	w8, w8, #0x1
  40760c:	stur	w8, [x29, #-4]
  407610:	b	407d3c <ferror@plt+0x600c>
  407614:	ldur	w8, [x29, #-20]
  407618:	cmp	w8, #0x4
  40761c:	cset	w8, eq  // eq = none
  407620:	and	w8, w8, #0x1
  407624:	stur	w8, [x29, #-4]
  407628:	b	407d3c <ferror@plt+0x600c>
  40762c:	ldur	w8, [x29, #-20]
  407630:	cmp	w8, #0x2
  407634:	cset	w8, eq  // eq = none
  407638:	and	w8, w8, #0x1
  40763c:	stur	w8, [x29, #-4]
  407640:	b	407d3c <ferror@plt+0x600c>
  407644:	ldur	w8, [x29, #-20]
  407648:	cmp	w8, #0x1
  40764c:	cset	w8, eq  // eq = none
  407650:	and	w8, w8, #0x1
  407654:	stur	w8, [x29, #-4]
  407658:	b	407d3c <ferror@plt+0x600c>
  40765c:	ldur	w8, [x29, #-20]
  407660:	cmp	w8, #0x12
  407664:	cset	w8, eq  // eq = none
  407668:	and	w8, w8, #0x1
  40766c:	stur	w8, [x29, #-4]
  407670:	b	407d3c <ferror@plt+0x600c>
  407674:	ldur	w8, [x29, #-20]
  407678:	cmp	w8, #0x3
  40767c:	cset	w8, eq  // eq = none
  407680:	and	w8, w8, #0x1
  407684:	stur	w8, [x29, #-4]
  407688:	b	407d3c <ferror@plt+0x600c>
  40768c:	ldur	w8, [x29, #-20]
  407690:	cmp	w8, #0x3
  407694:	cset	w8, eq  // eq = none
  407698:	and	w8, w8, #0x1
  40769c:	stur	w8, [x29, #-4]
  4076a0:	b	407d3c <ferror@plt+0x600c>
  4076a4:	ldur	w8, [x29, #-20]
  4076a8:	cmp	w8, #0xf
  4076ac:	cset	w8, eq  // eq = none
  4076b0:	and	w8, w8, #0x1
  4076b4:	stur	w8, [x29, #-4]
  4076b8:	b	407d3c <ferror@plt+0x600c>
  4076bc:	ldur	w8, [x29, #-20]
  4076c0:	cmp	w8, #0x1
  4076c4:	cset	w8, eq  // eq = none
  4076c8:	and	w8, w8, #0x1
  4076cc:	stur	w8, [x29, #-4]
  4076d0:	b	407d3c <ferror@plt+0x600c>
  4076d4:	ldur	w8, [x29, #-20]
  4076d8:	cmp	w8, #0x1
  4076dc:	cset	w8, eq  // eq = none
  4076e0:	and	w8, w8, #0x1
  4076e4:	stur	w8, [x29, #-4]
  4076e8:	b	407d3c <ferror@plt+0x600c>
  4076ec:	ldur	w8, [x29, #-20]
  4076f0:	cmp	w8, #0x6
  4076f4:	cset	w8, eq  // eq = none
  4076f8:	and	w8, w8, #0x1
  4076fc:	stur	w8, [x29, #-4]
  407700:	b	407d3c <ferror@plt+0x600c>
  407704:	ldur	w8, [x29, #-20]
  407708:	cmp	w8, #0xc
  40770c:	cset	w8, eq  // eq = none
  407710:	and	w8, w8, #0x1
  407714:	stur	w8, [x29, #-4]
  407718:	b	407d3c <ferror@plt+0x600c>
  40771c:	ldur	w8, [x29, #-20]
  407720:	cmp	w8, #0x3
  407724:	cset	w8, eq  // eq = none
  407728:	and	w8, w8, #0x1
  40772c:	stur	w8, [x29, #-4]
  407730:	b	407d3c <ferror@plt+0x600c>
  407734:	ldur	w8, [x29, #-20]
  407738:	cmp	w8, #0x3
  40773c:	cset	w8, eq  // eq = none
  407740:	and	w8, w8, #0x1
  407744:	stur	w8, [x29, #-4]
  407748:	b	407d3c <ferror@plt+0x600c>
  40774c:	ldur	w8, [x29, #-20]
  407750:	cmp	w8, #0x1
  407754:	cset	w8, eq  // eq = none
  407758:	and	w8, w8, #0x1
  40775c:	stur	w8, [x29, #-4]
  407760:	b	407d3c <ferror@plt+0x600c>
  407764:	ldur	w8, [x29, #-20]
  407768:	cmp	w8, #0x1
  40776c:	cset	w8, eq  // eq = none
  407770:	and	w8, w8, #0x1
  407774:	stur	w8, [x29, #-4]
  407778:	b	407d3c <ferror@plt+0x600c>
  40777c:	ldur	w8, [x29, #-20]
  407780:	mov	w9, #0x1                   	// #1
  407784:	cmp	w8, #0x64
  407788:	str	w9, [sp, #16]
  40778c:	b.eq	4077c8 <ferror@plt+0x5a98>  // b.none
  407790:	ldur	w8, [x29, #-20]
  407794:	mov	w9, #0x1                   	// #1
  407798:	cmp	w8, #0x65
  40779c:	str	w9, [sp, #16]
  4077a0:	b.eq	4077c8 <ferror@plt+0x5a98>  // b.none
  4077a4:	ldur	w8, [x29, #-20]
  4077a8:	mov	w9, #0x1                   	// #1
  4077ac:	cmp	w8, #0x24
  4077b0:	str	w9, [sp, #16]
  4077b4:	b.eq	4077c8 <ferror@plt+0x5a98>  // b.none
  4077b8:	ldur	w8, [x29, #-20]
  4077bc:	cmp	w8, #0x25
  4077c0:	cset	w8, eq  // eq = none
  4077c4:	str	w8, [sp, #16]
  4077c8:	ldr	w8, [sp, #16]
  4077cc:	and	w8, w8, #0x1
  4077d0:	stur	w8, [x29, #-4]
  4077d4:	b	407d3c <ferror@plt+0x600c>
  4077d8:	ldur	w8, [x29, #-20]
  4077dc:	cmp	w8, #0x2
  4077e0:	cset	w8, eq  // eq = none
  4077e4:	and	w8, w8, #0x1
  4077e8:	stur	w8, [x29, #-4]
  4077ec:	b	407d3c <ferror@plt+0x600c>
  4077f0:	ldur	w8, [x29, #-20]
  4077f4:	cmp	w8, #0x2
  4077f8:	cset	w8, eq  // eq = none
  4077fc:	and	w8, w8, #0x1
  407800:	stur	w8, [x29, #-4]
  407804:	b	407d3c <ferror@plt+0x600c>
  407808:	ldur	w8, [x29, #-20]
  40780c:	cmp	w8, #0x3
  407810:	cset	w8, eq  // eq = none
  407814:	and	w8, w8, #0x1
  407818:	stur	w8, [x29, #-4]
  40781c:	b	407d3c <ferror@plt+0x600c>
  407820:	ldur	w8, [x29, #-20]
  407824:	cmp	w8, #0x3
  407828:	cset	w8, eq  // eq = none
  40782c:	and	w8, w8, #0x1
  407830:	stur	w8, [x29, #-4]
  407834:	b	407d3c <ferror@plt+0x600c>
  407838:	ldur	w8, [x29, #-20]
  40783c:	cmp	w8, #0x22
  407840:	cset	w8, eq  // eq = none
  407844:	and	w8, w8, #0x1
  407848:	stur	w8, [x29, #-4]
  40784c:	b	407d3c <ferror@plt+0x600c>
  407850:	ldur	w8, [x29, #-20]
  407854:	cmp	w8, #0x6
  407858:	cset	w8, eq  // eq = none
  40785c:	and	w8, w8, #0x1
  407860:	stur	w8, [x29, #-4]
  407864:	b	407d3c <ferror@plt+0x600c>
  407868:	ldur	w8, [x29, #-20]
  40786c:	mov	w9, #0x1                   	// #1
  407870:	cmp	w8, #0x7
  407874:	str	w9, [sp, #12]
  407878:	b.eq	40788c <ferror@plt+0x5b5c>  // b.none
  40787c:	ldur	w8, [x29, #-20]
  407880:	cmp	w8, #0x6
  407884:	cset	w8, eq  // eq = none
  407888:	str	w8, [sp, #12]
  40788c:	ldr	w8, [sp, #12]
  407890:	and	w8, w8, #0x1
  407894:	stur	w8, [x29, #-4]
  407898:	b	407d3c <ferror@plt+0x600c>
  40789c:	ldur	w8, [x29, #-20]
  4078a0:	cmp	w8, #0x1
  4078a4:	cset	w8, eq  // eq = none
  4078a8:	and	w8, w8, #0x1
  4078ac:	stur	w8, [x29, #-4]
  4078b0:	b	407d3c <ferror@plt+0x600c>
  4078b4:	ldur	w8, [x29, #-20]
  4078b8:	cmp	w8, #0x4
  4078bc:	cset	w8, eq  // eq = none
  4078c0:	and	w8, w8, #0x1
  4078c4:	stur	w8, [x29, #-4]
  4078c8:	b	407d3c <ferror@plt+0x600c>
  4078cc:	ldur	w8, [x29, #-20]
  4078d0:	cmp	w8, #0x2
  4078d4:	cset	w8, eq  // eq = none
  4078d8:	and	w8, w8, #0x1
  4078dc:	stur	w8, [x29, #-4]
  4078e0:	b	407d3c <ferror@plt+0x600c>
  4078e4:	ldur	w8, [x29, #-20]
  4078e8:	cmp	w8, #0x1
  4078ec:	cset	w8, eq  // eq = none
  4078f0:	and	w8, w8, #0x1
  4078f4:	stur	w8, [x29, #-4]
  4078f8:	b	407d3c <ferror@plt+0x600c>
  4078fc:	ldur	w8, [x29, #-20]
  407900:	cmp	w8, #0x2
  407904:	cset	w8, eq  // eq = none
  407908:	and	w8, w8, #0x1
  40790c:	stur	w8, [x29, #-4]
  407910:	b	407d3c <ferror@plt+0x600c>
  407914:	ldur	w8, [x29, #-20]
  407918:	cmp	w8, #0x4
  40791c:	cset	w8, eq  // eq = none
  407920:	and	w8, w8, #0x1
  407924:	stur	w8, [x29, #-4]
  407928:	b	407d3c <ferror@plt+0x600c>
  40792c:	ldur	w8, [x29, #-20]
  407930:	cmp	w8, #0x1
  407934:	cset	w8, eq  // eq = none
  407938:	and	w8, w8, #0x1
  40793c:	stur	w8, [x29, #-4]
  407940:	b	407d3c <ferror@plt+0x600c>
  407944:	ldur	w8, [x29, #-20]
  407948:	cmp	w8, #0x1
  40794c:	cset	w8, eq  // eq = none
  407950:	and	w8, w8, #0x1
  407954:	stur	w8, [x29, #-4]
  407958:	b	407d3c <ferror@plt+0x600c>
  40795c:	ldur	w8, [x29, #-20]
  407960:	cmp	w8, #0x1
  407964:	cset	w8, eq  // eq = none
  407968:	and	w8, w8, #0x1
  40796c:	stur	w8, [x29, #-4]
  407970:	b	407d3c <ferror@plt+0x600c>
  407974:	ldur	w8, [x29, #-20]
  407978:	cmp	w8, #0x1
  40797c:	cset	w8, eq  // eq = none
  407980:	and	w8, w8, #0x1
  407984:	stur	w8, [x29, #-4]
  407988:	b	407d3c <ferror@plt+0x600c>
  40798c:	ldur	w8, [x29, #-20]
  407990:	cmp	w8, #0x2
  407994:	cset	w8, eq  // eq = none
  407998:	and	w8, w8, #0x1
  40799c:	stur	w8, [x29, #-4]
  4079a0:	b	407d3c <ferror@plt+0x600c>
  4079a4:	ldur	w8, [x29, #-20]
  4079a8:	cmp	w8, #0x14
  4079ac:	cset	w8, eq  // eq = none
  4079b0:	and	w8, w8, #0x1
  4079b4:	stur	w8, [x29, #-4]
  4079b8:	b	407d3c <ferror@plt+0x600c>
  4079bc:	ldur	w8, [x29, #-20]
  4079c0:	cmp	w8, #0xc
  4079c4:	cset	w8, eq  // eq = none
  4079c8:	and	w8, w8, #0x1
  4079cc:	stur	w8, [x29, #-4]
  4079d0:	b	407d3c <ferror@plt+0x600c>
  4079d4:	ldur	w8, [x29, #-20]
  4079d8:	cmp	w8, #0x1
  4079dc:	cset	w8, eq  // eq = none
  4079e0:	and	w8, w8, #0x1
  4079e4:	stur	w8, [x29, #-4]
  4079e8:	b	407d3c <ferror@plt+0x600c>
  4079ec:	ldur	w8, [x29, #-20]
  4079f0:	cmp	w8, #0x1
  4079f4:	cset	w8, eq  // eq = none
  4079f8:	and	w8, w8, #0x1
  4079fc:	stur	w8, [x29, #-4]
  407a00:	b	407d3c <ferror@plt+0x600c>
  407a04:	ldur	w8, [x29, #-20]
  407a08:	mov	w9, #0x1                   	// #1
  407a0c:	cmp	w8, #0x1
  407a10:	str	w9, [sp, #8]
  407a14:	b.eq	407a3c <ferror@plt+0x5d0c>  // b.none
  407a18:	ldur	w8, [x29, #-20]
  407a1c:	mov	w9, #0x1                   	// #1
  407a20:	cmp	w8, #0x2
  407a24:	str	w9, [sp, #8]
  407a28:	b.eq	407a3c <ferror@plt+0x5d0c>  // b.none
  407a2c:	ldur	w8, [x29, #-20]
  407a30:	cmp	w8, #0x29
  407a34:	cset	w8, eq  // eq = none
  407a38:	str	w8, [sp, #8]
  407a3c:	ldr	w8, [sp, #8]
  407a40:	and	w8, w8, #0x1
  407a44:	stur	w8, [x29, #-4]
  407a48:	b	407d3c <ferror@plt+0x600c>
  407a4c:	ldur	w8, [x29, #-20]
  407a50:	cmp	w8, #0x1
  407a54:	cset	w8, eq  // eq = none
  407a58:	and	w8, w8, #0x1
  407a5c:	stur	w8, [x29, #-4]
  407a60:	b	407d3c <ferror@plt+0x600c>
  407a64:	ldur	w8, [x29, #-20]
  407a68:	cmp	w8, #0x1
  407a6c:	cset	w8, eq  // eq = none
  407a70:	and	w8, w8, #0x1
  407a74:	stur	w8, [x29, #-4]
  407a78:	b	407d3c <ferror@plt+0x600c>
  407a7c:	ldur	w8, [x29, #-20]
  407a80:	cmp	w8, #0x1
  407a84:	cset	w8, eq  // eq = none
  407a88:	and	w8, w8, #0x1
  407a8c:	stur	w8, [x29, #-4]
  407a90:	b	407d3c <ferror@plt+0x600c>
  407a94:	ldur	w8, [x29, #-20]
  407a98:	cmp	w8, #0xb
  407a9c:	cset	w8, eq  // eq = none
  407aa0:	and	w8, w8, #0x1
  407aa4:	stur	w8, [x29, #-4]
  407aa8:	b	407d3c <ferror@plt+0x600c>
  407aac:	ldur	w8, [x29, #-20]
  407ab0:	cmp	w8, #0x1
  407ab4:	cset	w8, eq  // eq = none
  407ab8:	and	w8, w8, #0x1
  407abc:	stur	w8, [x29, #-4]
  407ac0:	b	407d3c <ferror@plt+0x600c>
  407ac4:	ldur	w8, [x29, #-20]
  407ac8:	cmp	w8, #0x1
  407acc:	cset	w8, eq  // eq = none
  407ad0:	and	w8, w8, #0x1
  407ad4:	stur	w8, [x29, #-4]
  407ad8:	b	407d3c <ferror@plt+0x600c>
  407adc:	ldur	w8, [x29, #-20]
  407ae0:	cmp	w8, #0x1
  407ae4:	cset	w8, eq  // eq = none
  407ae8:	and	w8, w8, #0x1
  407aec:	stur	w8, [x29, #-4]
  407af0:	b	407d3c <ferror@plt+0x600c>
  407af4:	ldur	w8, [x29, #-20]
  407af8:	cmp	w8, #0x1
  407afc:	cset	w8, eq  // eq = none
  407b00:	and	w8, w8, #0x1
  407b04:	stur	w8, [x29, #-4]
  407b08:	b	407d3c <ferror@plt+0x600c>
  407b0c:	ldur	w8, [x29, #-20]
  407b10:	cmp	w8, #0x4
  407b14:	cset	w8, eq  // eq = none
  407b18:	and	w8, w8, #0x1
  407b1c:	stur	w8, [x29, #-4]
  407b20:	b	407d3c <ferror@plt+0x600c>
  407b24:	ldur	w8, [x29, #-20]
  407b28:	cmp	w8, #0x8
  407b2c:	cset	w8, eq  // eq = none
  407b30:	and	w8, w8, #0x1
  407b34:	stur	w8, [x29, #-4]
  407b38:	b	407d3c <ferror@plt+0x600c>
  407b3c:	ldur	w8, [x29, #-20]
  407b40:	cmp	w8, #0x1
  407b44:	cset	w8, eq  // eq = none
  407b48:	and	w8, w8, #0x1
  407b4c:	stur	w8, [x29, #-4]
  407b50:	b	407d3c <ferror@plt+0x600c>
  407b54:	ldur	w8, [x29, #-20]
  407b58:	mov	w9, #0x1                   	// #1
  407b5c:	cmp	w8, #0x3
  407b60:	str	w9, [sp, #4]
  407b64:	b.eq	407b78 <ferror@plt+0x5e48>  // b.none
  407b68:	ldur	w8, [x29, #-20]
  407b6c:	cmp	w8, #0x17
  407b70:	cset	w8, eq  // eq = none
  407b74:	str	w8, [sp, #4]
  407b78:	ldr	w8, [sp, #4]
  407b7c:	and	w8, w8, #0x1
  407b80:	stur	w8, [x29, #-4]
  407b84:	b	407d3c <ferror@plt+0x600c>
  407b88:	ldur	w8, [x29, #-20]
  407b8c:	cmp	w8, #0x6
  407b90:	cset	w8, eq  // eq = none
  407b94:	and	w8, w8, #0x1
  407b98:	stur	w8, [x29, #-4]
  407b9c:	b	407d3c <ferror@plt+0x600c>
  407ba0:	ldur	w8, [x29, #-20]
  407ba4:	cmp	w8, #0x1
  407ba8:	cset	w8, eq  // eq = none
  407bac:	and	w8, w8, #0x1
  407bb0:	stur	w8, [x29, #-4]
  407bb4:	b	407d3c <ferror@plt+0x600c>
  407bb8:	ldur	w8, [x29, #-20]
  407bbc:	cmp	w8, #0x2
  407bc0:	cset	w8, eq  // eq = none
  407bc4:	and	w8, w8, #0x1
  407bc8:	stur	w8, [x29, #-4]
  407bcc:	b	407d3c <ferror@plt+0x600c>
  407bd0:	ldur	w8, [x29, #-20]
  407bd4:	cmp	w8, #0x1
  407bd8:	cset	w8, eq  // eq = none
  407bdc:	and	w8, w8, #0x1
  407be0:	stur	w8, [x29, #-4]
  407be4:	b	407d3c <ferror@plt+0x600c>
  407be8:	ldur	w8, [x29, #-20]
  407bec:	cmp	w8, #0x6
  407bf0:	cset	w8, eq  // eq = none
  407bf4:	and	w8, w8, #0x1
  407bf8:	stur	w8, [x29, #-4]
  407bfc:	b	407d3c <ferror@plt+0x600c>
  407c00:	ldur	w8, [x29, #-20]
  407c04:	cmp	w8, #0x33
  407c08:	cset	w8, eq  // eq = none
  407c0c:	and	w8, w8, #0x1
  407c10:	stur	w8, [x29, #-4]
  407c14:	b	407d3c <ferror@plt+0x600c>
  407c18:	ldur	w8, [x29, #-20]
  407c1c:	cmp	w8, #0x1
  407c20:	cset	w8, eq  // eq = none
  407c24:	and	w8, w8, #0x1
  407c28:	stur	w8, [x29, #-4]
  407c2c:	b	407d3c <ferror@plt+0x600c>
  407c30:	ldur	w8, [x29, #-20]
  407c34:	cmp	w8, #0x3
  407c38:	cset	w8, eq  // eq = none
  407c3c:	and	w8, w8, #0x1
  407c40:	stur	w8, [x29, #-4]
  407c44:	b	407d3c <ferror@plt+0x600c>
  407c48:	ldur	w8, [x29, #-20]
  407c4c:	cmp	w8, #0x1
  407c50:	cset	w8, eq  // eq = none
  407c54:	and	w8, w8, #0x1
  407c58:	stur	w8, [x29, #-4]
  407c5c:	b	407d3c <ferror@plt+0x600c>
  407c60:	ldur	w8, [x29, #-20]
  407c64:	cmp	w8, #0xa
  407c68:	cset	w8, eq  // eq = none
  407c6c:	and	w8, w8, #0x1
  407c70:	stur	w8, [x29, #-4]
  407c74:	b	407d3c <ferror@plt+0x600c>
  407c78:	ldur	w8, [x29, #-20]
  407c7c:	cmp	w8, #0x3
  407c80:	cset	w8, eq  // eq = none
  407c84:	and	w8, w8, #0x1
  407c88:	stur	w8, [x29, #-4]
  407c8c:	b	407d3c <ferror@plt+0x600c>
  407c90:	ldur	w8, [x29, #-20]
  407c94:	cmp	w8, #0x4
  407c98:	cset	w8, eq  // eq = none
  407c9c:	and	w8, w8, #0x1
  407ca0:	stur	w8, [x29, #-4]
  407ca4:	b	407d3c <ferror@plt+0x600c>
  407ca8:	ldur	w8, [x29, #-20]
  407cac:	cmp	w8, #0x1
  407cb0:	cset	w8, eq  // eq = none
  407cb4:	and	w8, w8, #0x1
  407cb8:	stur	w8, [x29, #-4]
  407cbc:	b	407d3c <ferror@plt+0x600c>
  407cc0:	ldur	w8, [x29, #-20]
  407cc4:	cmp	w8, #0x1
  407cc8:	cset	w8, eq  // eq = none
  407ccc:	and	w8, w8, #0x1
  407cd0:	stur	w8, [x29, #-4]
  407cd4:	b	407d3c <ferror@plt+0x600c>
  407cd8:	ldur	w8, [x29, #-20]
  407cdc:	cmp	w8, #0x6
  407ce0:	cset	w8, eq  // eq = none
  407ce4:	and	w8, w8, #0x1
  407ce8:	stur	w8, [x29, #-4]
  407cec:	b	407d3c <ferror@plt+0x600c>
  407cf0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  407cf4:	add	x8, x8, #0x9a0
  407cf8:	ldr	w9, [x8]
  407cfc:	ldur	x8, [x29, #-16]
  407d00:	ldrh	w10, [x8, #82]
  407d04:	cmp	w9, w10
  407d08:	b.eq	407d24 <ferror@plt+0x5ff4>  // b.none
  407d0c:	adrp	x0, 481000 <warn@@Base+0xfd44>
  407d10:	add	x0, x0, #0x65
  407d14:	bl	401cf0 <gettext@plt>
  407d18:	ldur	x8, [x29, #-16]
  407d1c:	ldrh	w1, [x8, #82]
  407d20:	bl	4711a8 <error@@Base>
  407d24:	ldur	x8, [x29, #-16]
  407d28:	ldrh	w9, [x8, #82]
  407d2c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  407d30:	add	x8, x8, #0x9a0
  407d34:	str	w9, [x8]
  407d38:	stur	wzr, [x29, #-4]
  407d3c:	ldur	w0, [x29, #-4]
  407d40:	ldp	x29, x30, [sp, #48]
  407d44:	add	sp, sp, #0x40
  407d48:	ret
  407d4c:	sub	sp, sp, #0x20
  407d50:	str	x0, [sp, #16]
  407d54:	str	w1, [sp, #12]
  407d58:	ldr	x8, [sp, #16]
  407d5c:	ldrh	w9, [x8, #82]
  407d60:	cmp	w9, #0x2
  407d64:	str	w9, [sp, #8]
  407d68:	b.eq	4080f8 <ferror@plt+0x63c8>  // b.none
  407d6c:	b	407d70 <ferror@plt+0x6040>
  407d70:	ldr	w8, [sp, #8]
  407d74:	cmp	w8, #0x3
  407d78:	b.eq	407f78 <ferror@plt+0x6248>  // b.none
  407d7c:	b	407d80 <ferror@plt+0x6050>
  407d80:	ldr	w8, [sp, #8]
  407d84:	cmp	w8, #0x4
  407d88:	b.eq	407f90 <ferror@plt+0x6260>  // b.none
  407d8c:	b	407d90 <ferror@plt+0x6060>
  407d90:	ldr	w8, [sp, #8]
  407d94:	cmp	w8, #0x6
  407d98:	b.eq	407f78 <ferror@plt+0x6248>  // b.none
  407d9c:	b	407da0 <ferror@plt+0x6070>
  407da0:	ldr	w8, [sp, #8]
  407da4:	cmp	w8, #0xf
  407da8:	b.eq	408068 <ferror@plt+0x6338>  // b.none
  407dac:	b	407db0 <ferror@plt+0x6080>
  407db0:	ldr	w8, [sp, #8]
  407db4:	cmp	w8, #0x12
  407db8:	b.eq	4080f8 <ferror@plt+0x63c8>  // b.none
  407dbc:	b	407dc0 <ferror@plt+0x6090>
  407dc0:	ldr	w8, [sp, #8]
  407dc4:	cmp	w8, #0x14
  407dc8:	b.eq	408080 <ferror@plt+0x6350>  // b.none
  407dcc:	b	407dd0 <ferror@plt+0x60a0>
  407dd0:	ldr	w8, [sp, #8]
  407dd4:	cmp	w8, #0x15
  407dd8:	b.eq	408098 <ferror@plt+0x6368>  // b.none
  407ddc:	b	407de0 <ferror@plt+0x60b0>
  407de0:	ldr	w8, [sp, #8]
  407de4:	cmp	w8, #0x16
  407de8:	b.eq	4080c8 <ferror@plt+0x6398>  // b.none
  407dec:	b	407df0 <ferror@plt+0x60c0>
  407df0:	ldr	w8, [sp, #8]
  407df4:	cmp	w8, #0x17
  407df8:	b.eq	408110 <ferror@plt+0x63e0>  // b.none
  407dfc:	b	407e00 <ferror@plt+0x60d0>
  407e00:	ldr	w8, [sp, #8]
  407e04:	cmp	w8, #0x28
  407e08:	b.eq	408008 <ferror@plt+0x62d8>  // b.none
  407e0c:	b	407e10 <ferror@plt+0x60e0>
  407e10:	ldr	w8, [sp, #8]
  407e14:	cmp	w8, #0x2a
  407e18:	b.eq	4080e0 <ferror@plt+0x63b0>  // b.none
  407e1c:	b	407e20 <ferror@plt+0x60f0>
  407e20:	ldr	w8, [sp, #8]
  407e24:	cmp	w8, #0x2b
  407e28:	b.eq	4080f8 <ferror@plt+0x63c8>  // b.none
  407e2c:	b	407e30 <ferror@plt+0x6100>
  407e30:	ldr	w8, [sp, #8]
  407e34:	cmp	w8, #0x3e
  407e38:	b.eq	408170 <ferror@plt+0x6440>  // b.none
  407e3c:	b	407e40 <ferror@plt+0x6110>
  407e40:	ldr	w8, [sp, #8]
  407e44:	cmp	w8, #0x4b
  407e48:	b.eq	408188 <ferror@plt+0x6458>  // b.none
  407e4c:	b	407e50 <ferror@plt+0x6120>
  407e50:	ldr	w8, [sp, #8]
  407e54:	cmp	w8, #0x53
  407e58:	b.eq	408020 <ferror@plt+0x62f0>  // b.none
  407e5c:	b	407e60 <ferror@plt+0x6130>
  407e60:	ldr	w8, [sp, #8]
  407e64:	cmp	w8, #0x5c
  407e68:	b.eq	408050 <ferror@plt+0x6320>  // b.none
  407e6c:	b	407e70 <ferror@plt+0x6140>
  407e70:	ldr	w8, [sp, #8]
  407e74:	cmp	w8, #0x5d
  407e78:	b.eq	407ff0 <ferror@plt+0x62c0>  // b.none
  407e7c:	b	407e80 <ferror@plt+0x6150>
  407e80:	ldr	w8, [sp, #8]
  407e84:	cmp	w8, #0x5e
  407e88:	b.eq	4081a0 <ferror@plt+0x6470>  // b.none
  407e8c:	b	407e90 <ferror@plt+0x6160>
  407e90:	ldr	w8, [sp, #8]
  407e94:	subs	w9, w8, #0xb4
  407e98:	cmp	w9, #0x1
  407e9c:	b.ls	408170 <ferror@plt+0x6440>  // b.plast
  407ea0:	b	407ea4 <ferror@plt+0x6174>
  407ea4:	ldr	w8, [sp, #8]
  407ea8:	cmp	w8, #0xb7
  407eac:	b.eq	407fa8 <ferror@plt+0x6278>  // b.none
  407eb0:	b	407eb4 <ferror@plt+0x6184>
  407eb4:	ldr	w8, [sp, #8]
  407eb8:	cmp	w8, #0xbc
  407ebc:	b.eq	408140 <ferror@plt+0x6410>  // b.none
  407ec0:	b	407ec4 <ferror@plt+0x6194>
  407ec4:	ldr	w8, [sp, #8]
  407ec8:	cmp	w8, #0xbd
  407ecc:	b.eq	408038 <ferror@plt+0x6308>  // b.none
  407ed0:	b	407ed4 <ferror@plt+0x61a4>
  407ed4:	ldr	w8, [sp, #8]
  407ed8:	cmp	w8, #0xbf
  407edc:	b.eq	408128 <ferror@plt+0x63f8>  // b.none
  407ee0:	b	407ee4 <ferror@plt+0x61b4>
  407ee4:	ldr	w8, [sp, #8]
  407ee8:	cmp	w8, #0xc3
  407eec:	b.eq	407ff0 <ferror@plt+0x62c0>  // b.none
  407ef0:	b	407ef4 <ferror@plt+0x61c4>
  407ef4:	ldr	w8, [sp, #8]
  407ef8:	cmp	w8, #0xdd
  407efc:	b.eq	408158 <ferror@plt+0x6428>  // b.none
  407f00:	b	407f04 <ferror@plt+0x61d4>
  407f04:	ldr	w8, [sp, #8]
  407f08:	cmp	w8, #0xf3
  407f0c:	b.eq	4080b0 <ferror@plt+0x6380>  // b.none
  407f10:	b	407f14 <ferror@plt+0x61e4>
  407f14:	mov	w8, #0x1057                	// #4183
  407f18:	ldr	w9, [sp, #8]
  407f1c:	cmp	w9, w8
  407f20:	b.eq	408020 <ferror@plt+0x62f0>  // b.none
  407f24:	b	407f28 <ferror@plt+0x61f8>
  407f28:	mov	w8, #0x1223                	// #4643
  407f2c:	ldr	w9, [sp, #8]
  407f30:	cmp	w9, w8
  407f34:	b.eq	407fc0 <ferror@plt+0x6290>  // b.none
  407f38:	b	407f3c <ferror@plt+0x620c>
  407f3c:	mov	w8, #0x9026                	// #36902
  407f40:	ldr	w9, [sp, #8]
  407f44:	cmp	w9, w8
  407f48:	b.eq	407fd8 <ferror@plt+0x62a8>  // b.none
  407f4c:	b	407f50 <ferror@plt+0x6220>
  407f50:	mov	w8, #0xa390                	// #41872
  407f54:	ldr	w9, [sp, #8]
  407f58:	cmp	w9, w8
  407f5c:	b.eq	4080c8 <ferror@plt+0x6398>  // b.none
  407f60:	b	407f64 <ferror@plt+0x6234>
  407f64:	mov	w8, #0xabc7                	// #43975
  407f68:	ldr	w9, [sp, #8]
  407f6c:	cmp	w9, w8
  407f70:	b.eq	4081a0 <ferror@plt+0x6470>  // b.none
  407f74:	b	4081b8 <ferror@plt+0x6488>
  407f78:	ldr	w8, [sp, #12]
  407f7c:	cmp	w8, #0x2
  407f80:	cset	w8, eq  // eq = none
  407f84:	and	w8, w8, #0x1
  407f88:	str	w8, [sp, #28]
  407f8c:	b	4081bc <ferror@plt+0x648c>
  407f90:	ldr	w8, [sp, #12]
  407f94:	cmp	w8, #0x4
  407f98:	cset	w8, eq  // eq = none
  407f9c:	and	w8, w8, #0x1
  407fa0:	str	w8, [sp, #28]
  407fa4:	b	4081bc <ferror@plt+0x648c>
  407fa8:	ldr	w8, [sp, #12]
  407fac:	cmp	w8, #0x105
  407fb0:	cset	w8, eq  // eq = none
  407fb4:	and	w8, w8, #0x1
  407fb8:	str	w8, [sp, #28]
  407fbc:	b	4081bc <ferror@plt+0x648c>
  407fc0:	ldr	w8, [sp, #12]
  407fc4:	cmp	w8, #0x6
  407fc8:	cset	w8, eq  // eq = none
  407fcc:	and	w8, w8, #0x1
  407fd0:	str	w8, [sp, #28]
  407fd4:	b	4081bc <ferror@plt+0x648c>
  407fd8:	ldr	w8, [sp, #12]
  407fdc:	cmp	w8, #0xa
  407fe0:	cset	w8, eq  // eq = none
  407fe4:	and	w8, w8, #0x1
  407fe8:	str	w8, [sp, #28]
  407fec:	b	4081bc <ferror@plt+0x648c>
  407ff0:	ldr	w8, [sp, #12]
  407ff4:	cmp	w8, #0x31
  407ff8:	cset	w8, eq  // eq = none
  407ffc:	and	w8, w8, #0x1
  408000:	str	w8, [sp, #28]
  408004:	b	4081bc <ferror@plt+0x648c>
  408008:	ldr	w8, [sp, #12]
  40800c:	cmp	w8, #0x3
  408010:	cset	w8, eq  // eq = none
  408014:	and	w8, w8, #0x1
  408018:	str	w8, [sp, #28]
  40801c:	b	4081bc <ferror@plt+0x648c>
  408020:	ldr	w8, [sp, #12]
  408024:	cmp	w8, #0x24
  408028:	cset	w8, eq  // eq = none
  40802c:	and	w8, w8, #0x1
  408030:	str	w8, [sp, #28]
  408034:	b	4081bc <ferror@plt+0x648c>
  408038:	ldr	w8, [sp, #12]
  40803c:	cmp	w8, #0x2
  408040:	cset	w8, eq  // eq = none
  408044:	and	w8, w8, #0x1
  408048:	str	w8, [sp, #28]
  40804c:	b	4081bc <ferror@plt+0x648c>
  408050:	ldr	w8, [sp, #12]
  408054:	cmp	w8, #0x9
  408058:	cset	w8, eq  // eq = none
  40805c:	and	w8, w8, #0x1
  408060:	str	w8, [sp, #28]
  408064:	b	4081bc <ferror@plt+0x648c>
  408068:	ldr	w8, [sp, #12]
  40806c:	cmp	w8, #0x9
  408070:	cset	w8, eq  // eq = none
  408074:	and	w8, w8, #0x1
  408078:	str	w8, [sp, #28]
  40807c:	b	4081bc <ferror@plt+0x648c>
  408080:	ldr	w8, [sp, #12]
  408084:	cmp	w8, #0x1a
  408088:	cset	w8, eq  // eq = none
  40808c:	and	w8, w8, #0x1
  408090:	str	w8, [sp, #28]
  408094:	b	4081bc <ferror@plt+0x648c>
  408098:	ldr	w8, [sp, #12]
  40809c:	cmp	w8, #0x1a
  4080a0:	cset	w8, eq  // eq = none
  4080a4:	and	w8, w8, #0x1
  4080a8:	str	w8, [sp, #28]
  4080ac:	b	4081bc <ferror@plt+0x648c>
  4080b0:	ldr	w8, [sp, #12]
  4080b4:	cmp	w8, #0x39
  4080b8:	cset	w8, eq  // eq = none
  4080bc:	and	w8, w8, #0x1
  4080c0:	str	w8, [sp, #28]
  4080c4:	b	4081bc <ferror@plt+0x648c>
  4080c8:	ldr	w8, [sp, #12]
  4080cc:	cmp	w8, #0x5
  4080d0:	cset	w8, eq  // eq = none
  4080d4:	and	w8, w8, #0x1
  4080d8:	str	w8, [sp, #28]
  4080dc:	b	4081bc <ferror@plt+0x648c>
  4080e0:	ldr	w8, [sp, #12]
  4080e4:	cmp	w8, #0x2
  4080e8:	cset	w8, eq  // eq = none
  4080ec:	and	w8, w8, #0x1
  4080f0:	str	w8, [sp, #28]
  4080f4:	b	4081bc <ferror@plt+0x648c>
  4080f8:	ldr	w8, [sp, #12]
  4080fc:	cmp	w8, #0x6
  408100:	cset	w8, eq  // eq = none
  408104:	and	w8, w8, #0x1
  408108:	str	w8, [sp, #28]
  40810c:	b	4081bc <ferror@plt+0x648c>
  408110:	ldr	w8, [sp, #12]
  408114:	cmp	w8, #0xd
  408118:	cset	w8, eq  // eq = none
  40811c:	and	w8, w8, #0x1
  408120:	str	w8, [sp, #28]
  408124:	b	4081bc <ferror@plt+0x648c>
  408128:	ldr	w8, [sp, #12]
  40812c:	cmp	w8, #0x6
  408130:	cset	w8, eq  // eq = none
  408134:	and	w8, w8, #0x1
  408138:	str	w8, [sp, #28]
  40813c:	b	4081bc <ferror@plt+0x648c>
  408140:	ldr	w8, [sp, #12]
  408144:	cmp	w8, #0x4
  408148:	cset	w8, eq  // eq = none
  40814c:	and	w8, w8, #0x1
  408150:	str	w8, [sp, #28]
  408154:	b	4081bc <ferror@plt+0x648c>
  408158:	ldr	w8, [sp, #12]
  40815c:	cmp	w8, #0x6
  408160:	cset	w8, eq  // eq = none
  408164:	and	w8, w8, #0x1
  408168:	str	w8, [sp, #28]
  40816c:	b	4081bc <ferror@plt+0x648c>
  408170:	ldr	w8, [sp, #12]
  408174:	cmp	w8, #0x2
  408178:	cset	w8, eq  // eq = none
  40817c:	and	w8, w8, #0x1
  408180:	str	w8, [sp, #28]
  408184:	b	4081bc <ferror@plt+0x648c>
  408188:	ldr	w8, [sp, #12]
  40818c:	cmp	w8, #0x4
  408190:	cset	w8, eq  // eq = none
  408194:	and	w8, w8, #0x1
  408198:	str	w8, [sp, #28]
  40819c:	b	4081bc <ferror@plt+0x648c>
  4081a0:	ldr	w8, [sp, #12]
  4081a4:	cmp	w8, #0xe
  4081a8:	cset	w8, eq  // eq = none
  4081ac:	and	w8, w8, #0x1
  4081b0:	str	w8, [sp, #28]
  4081b4:	b	4081bc <ferror@plt+0x648c>
  4081b8:	str	wzr, [sp, #28]
  4081bc:	ldr	w0, [sp, #28]
  4081c0:	add	sp, sp, #0x20
  4081c4:	ret
  4081c8:	sub	sp, sp, #0x20
  4081cc:	str	x0, [sp, #16]
  4081d0:	str	w1, [sp, #12]
  4081d4:	ldr	x8, [sp, #16]
  4081d8:	ldrh	w9, [x8, #82]
  4081dc:	cmp	w9, #0x2
  4081e0:	str	w9, [sp, #8]
  4081e4:	b.eq	408384 <ferror@plt+0x6654>  // b.none
  4081e8:	b	4081ec <ferror@plt+0x64bc>
  4081ec:	ldr	w8, [sp, #8]
  4081f0:	cmp	w8, #0x8
  4081f4:	b.eq	408400 <ferror@plt+0x66d0>  // b.none
  4081f8:	b	4081fc <ferror@plt+0x64cc>
  4081fc:	ldr	w8, [sp, #8]
  408200:	cmp	w8, #0xf
  408204:	b.eq	40833c <ferror@plt+0x660c>  // b.none
  408208:	b	40820c <ferror@plt+0x64dc>
  40820c:	ldr	w8, [sp, #8]
  408210:	cmp	w8, #0x12
  408214:	b.eq	408384 <ferror@plt+0x6654>  // b.none
  408218:	b	40821c <ferror@plt+0x64ec>
  40821c:	ldr	w8, [sp, #8]
  408220:	cmp	w8, #0x15
  408224:	b.eq	408354 <ferror@plt+0x6624>  // b.none
  408228:	b	40822c <ferror@plt+0x64fc>
  40822c:	ldr	w8, [sp, #8]
  408230:	cmp	w8, #0x16
  408234:	b.eq	4083d0 <ferror@plt+0x66a0>  // b.none
  408238:	b	40823c <ferror@plt+0x650c>
  40823c:	ldr	w8, [sp, #8]
  408240:	cmp	w8, #0x2b
  408244:	b.eq	408384 <ferror@plt+0x6654>  // b.none
  408248:	b	40824c <ferror@plt+0x651c>
  40824c:	ldr	w8, [sp, #8]
  408250:	cmp	w8, #0x32
  408254:	b.eq	408308 <ferror@plt+0x65d8>  // b.none
  408258:	b	40825c <ferror@plt+0x652c>
  40825c:	ldr	w8, [sp, #8]
  408260:	cmp	w8, #0x3e
  408264:	b.eq	4083b8 <ferror@plt+0x6688>  // b.none
  408268:	b	40826c <ferror@plt+0x653c>
  40826c:	ldr	w8, [sp, #8]
  408270:	subs	w9, w8, #0xb4
  408274:	cmp	w9, #0x1
  408278:	b.ls	4083b8 <ferror@plt+0x6688>  // b.plast
  40827c:	b	408280 <ferror@plt+0x6550>
  408280:	ldr	w8, [sp, #8]
  408284:	cmp	w8, #0xb7
  408288:	b.eq	4082d8 <ferror@plt+0x65a8>  // b.none
  40828c:	b	408290 <ferror@plt+0x6560>
  408290:	ldr	w8, [sp, #8]
  408294:	cmp	w8, #0xbf
  408298:	b.eq	4083e8 <ferror@plt+0x66b8>  // b.none
  40829c:	b	4082a0 <ferror@plt+0x6570>
  4082a0:	ldr	w8, [sp, #8]
  4082a4:	cmp	w8, #0xf3
  4082a8:	b.eq	40836c <ferror@plt+0x663c>  // b.none
  4082ac:	b	4082b0 <ferror@plt+0x6580>
  4082b0:	mov	w8, #0x9026                	// #36902
  4082b4:	ldr	w9, [sp, #8]
  4082b8:	cmp	w9, w8
  4082bc:	b.eq	4082f0 <ferror@plt+0x65c0>  // b.none
  4082c0:	b	4082c4 <ferror@plt+0x6594>
  4082c4:	mov	w8, #0xa390                	// #41872
  4082c8:	ldr	w9, [sp, #8]
  4082cc:	cmp	w9, w8
  4082d0:	b.eq	4083d0 <ferror@plt+0x66a0>  // b.none
  4082d4:	b	408418 <ferror@plt+0x66e8>
  4082d8:	ldr	w8, [sp, #12]
  4082dc:	cmp	w8, #0x101
  4082e0:	cset	w8, eq  // eq = none
  4082e4:	and	w8, w8, #0x1
  4082e8:	str	w8, [sp, #28]
  4082ec:	b	40841c <ferror@plt+0x66ec>
  4082f0:	ldr	w8, [sp, #12]
  4082f4:	cmp	w8, #0x2
  4082f8:	cset	w8, eq  // eq = none
  4082fc:	and	w8, w8, #0x1
  408300:	str	w8, [sp, #28]
  408304:	b	40841c <ferror@plt+0x66ec>
  408308:	ldr	w8, [sp, #12]
  40830c:	mov	w9, #0x1                   	// #1
  408310:	cmp	w8, #0x26
  408314:	str	w9, [sp, #4]
  408318:	b.eq	40832c <ferror@plt+0x65fc>  // b.none
  40831c:	ldr	w8, [sp, #12]
  408320:	cmp	w8, #0x27
  408324:	cset	w8, eq  // eq = none
  408328:	str	w8, [sp, #4]
  40832c:	ldr	w8, [sp, #4]
  408330:	and	w8, w8, #0x1
  408334:	str	w8, [sp, #28]
  408338:	b	40841c <ferror@plt+0x66ec>
  40833c:	ldr	w8, [sp, #12]
  408340:	cmp	w8, #0x50
  408344:	cset	w8, eq  // eq = none
  408348:	and	w8, w8, #0x1
  40834c:	str	w8, [sp, #28]
  408350:	b	40841c <ferror@plt+0x66ec>
  408354:	ldr	w8, [sp, #12]
  408358:	cmp	w8, #0x26
  40835c:	cset	w8, eq  // eq = none
  408360:	and	w8, w8, #0x1
  408364:	str	w8, [sp, #28]
  408368:	b	40841c <ferror@plt+0x66ec>
  40836c:	ldr	w8, [sp, #12]
  408370:	cmp	w8, #0x2
  408374:	cset	w8, eq  // eq = none
  408378:	and	w8, w8, #0x1
  40837c:	str	w8, [sp, #28]
  408380:	b	40841c <ferror@plt+0x66ec>
  408384:	ldr	w8, [sp, #12]
  408388:	mov	w9, #0x1                   	// #1
  40838c:	cmp	w8, #0x20
  408390:	str	w9, [sp]
  408394:	b.eq	4083a8 <ferror@plt+0x6678>  // b.none
  408398:	ldr	w8, [sp, #12]
  40839c:	cmp	w8, #0x36
  4083a0:	cset	w8, eq  // eq = none
  4083a4:	str	w8, [sp]
  4083a8:	ldr	w8, [sp]
  4083ac:	and	w8, w8, #0x1
  4083b0:	str	w8, [sp, #28]
  4083b4:	b	40841c <ferror@plt+0x66ec>
  4083b8:	ldr	w8, [sp, #12]
  4083bc:	cmp	w8, #0x1
  4083c0:	cset	w8, eq  // eq = none
  4083c4:	and	w8, w8, #0x1
  4083c8:	str	w8, [sp, #28]
  4083cc:	b	40841c <ferror@plt+0x66ec>
  4083d0:	ldr	w8, [sp, #12]
  4083d4:	cmp	w8, #0x16
  4083d8:	cset	w8, eq  // eq = none
  4083dc:	and	w8, w8, #0x1
  4083e0:	str	w8, [sp, #28]
  4083e4:	b	40841c <ferror@plt+0x66ec>
  4083e8:	ldr	w8, [sp, #12]
  4083ec:	cmp	w8, #0x1
  4083f0:	cset	w8, eq  // eq = none
  4083f4:	and	w8, w8, #0x1
  4083f8:	str	w8, [sp, #28]
  4083fc:	b	40841c <ferror@plt+0x66ec>
  408400:	ldr	w8, [sp, #12]
  408404:	cmp	w8, #0x12
  408408:	cset	w8, eq  // eq = none
  40840c:	and	w8, w8, #0x1
  408410:	str	w8, [sp, #28]
  408414:	b	40841c <ferror@plt+0x66ec>
  408418:	str	wzr, [sp, #28]
  40841c:	ldr	w0, [sp, #28]
  408420:	add	sp, sp, #0x20
  408424:	ret
  408428:	sub	sp, sp, #0x20
  40842c:	str	x0, [sp, #16]
  408430:	str	w1, [sp, #12]
  408434:	ldr	x8, [sp, #16]
  408438:	ldrh	w9, [x8, #82]
  40843c:	cmp	w9, #0x2
  408440:	str	w9, [sp, #8]
  408444:	b.eq	4085ac <ferror@plt+0x687c>  // b.none
  408448:	b	40844c <ferror@plt+0x671c>
  40844c:	ldr	w8, [sp, #8]
  408450:	cmp	w8, #0xf
  408454:	b.eq	40857c <ferror@plt+0x684c>  // b.none
  408458:	b	40845c <ferror@plt+0x672c>
  40845c:	ldr	w8, [sp, #8]
  408460:	cmp	w8, #0x12
  408464:	b.eq	4085ac <ferror@plt+0x687c>  // b.none
  408468:	b	40846c <ferror@plt+0x673c>
  40846c:	ldr	w8, [sp, #8]
  408470:	cmp	w8, #0x15
  408474:	b.eq	408594 <ferror@plt+0x6864>  // b.none
  408478:	b	40847c <ferror@plt+0x674c>
  40847c:	ldr	w8, [sp, #8]
  408480:	cmp	w8, #0x16
  408484:	b.eq	4085dc <ferror@plt+0x68ac>  // b.none
  408488:	b	40848c <ferror@plt+0x675c>
  40848c:	ldr	w8, [sp, #8]
  408490:	cmp	w8, #0x2b
  408494:	b.eq	4085ac <ferror@plt+0x687c>  // b.none
  408498:	b	40849c <ferror@plt+0x676c>
  40849c:	ldr	w8, [sp, #8]
  4084a0:	cmp	w8, #0x32
  4084a4:	b.eq	408548 <ferror@plt+0x6818>  // b.none
  4084a8:	b	4084ac <ferror@plt+0x677c>
  4084ac:	ldr	w8, [sp, #8]
  4084b0:	cmp	w8, #0x3e
  4084b4:	b.eq	4085c4 <ferror@plt+0x6894>  // b.none
  4084b8:	b	4084bc <ferror@plt+0x678c>
  4084bc:	ldr	w8, [sp, #8]
  4084c0:	subs	w9, w8, #0xb4
  4084c4:	cmp	w9, #0x1
  4084c8:	b.ls	4085c4 <ferror@plt+0x6894>  // b.plast
  4084cc:	b	4084d0 <ferror@plt+0x67a0>
  4084d0:	ldr	w8, [sp, #8]
  4084d4:	cmp	w8, #0xb7
  4084d8:	b.eq	408518 <ferror@plt+0x67e8>  // b.none
  4084dc:	b	4084e0 <ferror@plt+0x67b0>
  4084e0:	ldr	w8, [sp, #8]
  4084e4:	cmp	w8, #0xbf
  4084e8:	b.eq	4085f4 <ferror@plt+0x68c4>  // b.none
  4084ec:	b	4084f0 <ferror@plt+0x67c0>
  4084f0:	mov	w8, #0x9026                	// #36902
  4084f4:	ldr	w9, [sp, #8]
  4084f8:	cmp	w9, w8
  4084fc:	b.eq	408530 <ferror@plt+0x6800>  // b.none
  408500:	b	408504 <ferror@plt+0x67d4>
  408504:	mov	w8, #0xa390                	// #41872
  408508:	ldr	w9, [sp, #8]
  40850c:	cmp	w9, w8
  408510:	b.eq	4085dc <ferror@plt+0x68ac>  // b.none
  408514:	b	40860c <ferror@plt+0x68dc>
  408518:	ldr	w8, [sp, #12]
  40851c:	cmp	w8, #0x104
  408520:	cset	w8, eq  // eq = none
  408524:	and	w8, w8, #0x1
  408528:	str	w8, [sp, #28]
  40852c:	b	408610 <ferror@plt+0x68e0>
  408530:	ldr	w8, [sp, #12]
  408534:	cmp	w8, #0xb
  408538:	cset	w8, eq  // eq = none
  40853c:	and	w8, w8, #0x1
  408540:	str	w8, [sp, #28]
  408544:	b	408610 <ferror@plt+0x68e0>
  408548:	ldr	w8, [sp, #12]
  40854c:	mov	w9, #0x1                   	// #1
  408550:	cmp	w8, #0x4e
  408554:	str	w9, [sp, #4]
  408558:	b.eq	40856c <ferror@plt+0x683c>  // b.none
  40855c:	ldr	w8, [sp, #12]
  408560:	cmp	w8, #0x4f
  408564:	cset	w8, eq  // eq = none
  408568:	str	w8, [sp, #4]
  40856c:	ldr	w8, [sp, #4]
  408570:	and	w8, w8, #0x1
  408574:	str	w8, [sp, #28]
  408578:	b	408610 <ferror@plt+0x68e0>
  40857c:	ldr	w8, [sp, #12]
  408580:	cmp	w8, #0x48
  408584:	cset	w8, eq  // eq = none
  408588:	and	w8, w8, #0x1
  40858c:	str	w8, [sp, #28]
  408590:	b	408610 <ferror@plt+0x68e0>
  408594:	ldr	w8, [sp, #12]
  408598:	cmp	w8, #0x2c
  40859c:	cset	w8, eq  // eq = none
  4085a0:	and	w8, w8, #0x1
  4085a4:	str	w8, [sp, #28]
  4085a8:	b	408610 <ferror@plt+0x68e0>
  4085ac:	ldr	w8, [sp, #12]
  4085b0:	cmp	w8, #0x2e
  4085b4:	cset	w8, eq  // eq = none
  4085b8:	and	w8, w8, #0x1
  4085bc:	str	w8, [sp, #28]
  4085c0:	b	408610 <ferror@plt+0x68e0>
  4085c4:	ldr	w8, [sp, #12]
  4085c8:	cmp	w8, #0x18
  4085cc:	cset	w8, eq  // eq = none
  4085d0:	and	w8, w8, #0x1
  4085d4:	str	w8, [sp, #28]
  4085d8:	b	408610 <ferror@plt+0x68e0>
  4085dc:	ldr	w8, [sp, #12]
  4085e0:	cmp	w8, #0x17
  4085e4:	cset	w8, eq  // eq = none
  4085e8:	and	w8, w8, #0x1
  4085ec:	str	w8, [sp, #28]
  4085f0:	b	408610 <ferror@plt+0x68e0>
  4085f4:	ldr	w8, [sp, #12]
  4085f8:	cmp	w8, #0x5
  4085fc:	cset	w8, eq  // eq = none
  408600:	and	w8, w8, #0x1
  408604:	str	w8, [sp, #28]
  408608:	b	408610 <ferror@plt+0x68e0>
  40860c:	str	wzr, [sp, #28]
  408610:	ldr	w0, [sp, #28]
  408614:	add	sp, sp, #0x20
  408618:	ret
  40861c:	sub	sp, sp, #0x20
  408620:	str	x0, [sp, #16]
  408624:	str	w1, [sp, #12]
  408628:	ldr	x8, [sp, #16]
  40862c:	ldrh	w9, [x8, #82]
  408630:	cmp	w9, #0x5a
  408634:	str	w9, [sp, #8]
  408638:	b.eq	40867c <ferror@plt+0x694c>  // b.none
  40863c:	b	408640 <ferror@plt+0x6910>
  408640:	ldr	w8, [sp, #8]
  408644:	cmp	w8, #0xdc
  408648:	b.eq	4086ac <ferror@plt+0x697c>  // b.none
  40864c:	b	408650 <ferror@plt+0x6920>
  408650:	ldr	w8, [sp, #8]
  408654:	cmp	w8, #0xde
  408658:	b.eq	408694 <ferror@plt+0x6964>  // b.none
  40865c:	b	408660 <ferror@plt+0x6930>
  408660:	mov	w8, #0xdead                	// #57005
  408664:	ldr	w9, [sp, #8]
  408668:	cmp	w9, w8
  40866c:	cset	w8, eq  // eq = none
  408670:	eor	w8, w8, #0x1
  408674:	tbnz	w8, #0, 4086c4 <ferror@plt+0x6994>
  408678:	b	40867c <ferror@plt+0x694c>
  40867c:	ldr	w8, [sp, #12]
  408680:	cmp	w8, #0x4
  408684:	cset	w8, eq  // eq = none
  408688:	and	w8, w8, #0x1
  40868c:	str	w8, [sp, #28]
  408690:	b	4086c8 <ferror@plt+0x6998>
  408694:	ldr	w8, [sp, #12]
  408698:	cmp	w8, #0x5
  40869c:	cset	w8, eq  // eq = none
  4086a0:	and	w8, w8, #0x1
  4086a4:	str	w8, [sp, #28]
  4086a8:	b	4086c8 <ferror@plt+0x6998>
  4086ac:	ldr	w8, [sp, #12]
  4086b0:	cmp	w8, #0x5
  4086b4:	cset	w8, eq  // eq = none
  4086b8:	and	w8, w8, #0x1
  4086bc:	str	w8, [sp, #28]
  4086c0:	b	4086c8 <ferror@plt+0x6998>
  4086c4:	str	wzr, [sp, #28]
  4086c8:	ldr	w0, [sp, #28]
  4086cc:	add	sp, sp, #0x20
  4086d0:	ret
  4086d4:	sub	sp, sp, #0x30
  4086d8:	stp	x29, x30, [sp, #32]
  4086dc:	add	x29, sp, #0x20
  4086e0:	str	x0, [sp, #16]
  4086e4:	str	w1, [sp, #12]
  4086e8:	ldr	x8, [sp, #16]
  4086ec:	ldrh	w9, [x8, #82]
  4086f0:	cmp	w9, #0x2d
  4086f4:	str	w9, [sp, #8]
  4086f8:	b.eq	40891c <ferror@plt+0x6bec>  // b.none
  4086fc:	b	408700 <ferror@plt+0x69d0>
  408700:	ldr	w8, [sp, #8]
  408704:	subs	w9, w8, #0x2e
  408708:	cmp	w9, #0x2
  40870c:	b.ls	408994 <ferror@plt+0x6c64>  // b.plast
  408710:	b	408714 <ferror@plt+0x69e4>
  408714:	ldr	w8, [sp, #8]
  408718:	cmp	w8, #0x53
  40871c:	b.eq	40894c <ferror@plt+0x6c1c>  // b.none
  408720:	b	408724 <ferror@plt+0x69f4>
  408724:	ldr	w8, [sp, #8]
  408728:	cmp	w8, #0x55
  40872c:	b.eq	408964 <ferror@plt+0x6c34>  // b.none
  408730:	b	408734 <ferror@plt+0x6a04>
  408734:	ldr	w8, [sp, #8]
  408738:	cmp	w8, #0x59
  40873c:	b.eq	4089f4 <ferror@plt+0x6cc4>  // b.none
  408740:	b	408744 <ferror@plt+0x6a14>
  408744:	ldr	w8, [sp, #8]
  408748:	cmp	w8, #0x5a
  40874c:	b.eq	4089dc <ferror@plt+0x6cac>  // b.none
  408750:	b	408754 <ferror@plt+0x6a24>
  408754:	ldr	w8, [sp, #8]
  408758:	cmp	w8, #0x5c
  40875c:	b.eq	408a90 <ferror@plt+0x6d60>  // b.none
  408760:	b	408764 <ferror@plt+0x6a34>
  408764:	ldr	w8, [sp, #8]
  408768:	cmp	w8, #0x5d
  40876c:	b.eq	40891c <ferror@plt+0x6bec>  // b.none
  408770:	b	408774 <ferror@plt+0x6a44>
  408774:	ldr	w8, [sp, #8]
  408778:	cmp	w8, #0x65
  40877c:	b.eq	4089ac <ferror@plt+0x6c7c>  // b.none
  408780:	b	408784 <ferror@plt+0x6a54>
  408784:	ldr	w8, [sp, #8]
  408788:	cmp	w8, #0x69
  40878c:	b.eq	408a0c <ferror@plt+0x6cdc>  // b.none
  408790:	b	408794 <ferror@plt+0x6a64>
  408794:	ldr	w8, [sp, #8]
  408798:	cmp	w8, #0x71
  40879c:	b.eq	408a60 <ferror@plt+0x6d30>  // b.none
  4087a0:	b	4087a4 <ferror@plt+0x6a74>
  4087a4:	ldr	w8, [sp, #8]
  4087a8:	cmp	w8, #0x73
  4087ac:	b.eq	408b20 <ferror@plt+0x6df0>  // b.none
  4087b0:	b	4087b4 <ferror@plt+0x6a84>
  4087b4:	ldr	w8, [sp, #8]
  4087b8:	cmp	w8, #0x74
  4087bc:	b.eq	408b08 <ferror@plt+0x6dd8>  // b.none
  4087c0:	b	4087c4 <ferror@plt+0x6a94>
  4087c4:	ldr	w8, [sp, #8]
  4087c8:	cmp	w8, #0x78
  4087cc:	b.eq	4089c4 <ferror@plt+0x6c94>  // b.none
  4087d0:	b	4087d4 <ferror@plt+0x6aa4>
  4087d4:	ldr	w8, [sp, #8]
  4087d8:	cmp	w8, #0x8c
  4087dc:	b.eq	408ad8 <ferror@plt+0x6da8>  // b.none
  4087e0:	b	4087e4 <ferror@plt+0x6ab4>
  4087e4:	ldr	w8, [sp, #8]
  4087e8:	cmp	w8, #0x90
  4087ec:	b.eq	408ac0 <ferror@plt+0x6d90>  // b.none
  4087f0:	b	4087f4 <ferror@plt+0x6ac4>
  4087f4:	ldr	w8, [sp, #8]
  4087f8:	cmp	w8, #0xa7
  4087fc:	b.eq	408a48 <ferror@plt+0x6d18>  // b.none
  408800:	b	408804 <ferror@plt+0x6ad4>
  408804:	ldr	w8, [sp, #8]
  408808:	cmp	w8, #0xc3
  40880c:	b.eq	40891c <ferror@plt+0x6bec>  // b.none
  408810:	b	408814 <ferror@plt+0x6ae4>
  408814:	ldr	w8, [sp, #8]
  408818:	cmp	w8, #0xdc
  40881c:	b.eq	408b38 <ferror@plt+0x6e08>  // b.none
  408820:	b	408824 <ferror@plt+0x6af4>
  408824:	ldr	w8, [sp, #8]
  408828:	cmp	w8, #0xdd
  40882c:	b.eq	408af0 <ferror@plt+0x6dc0>  // b.none
  408830:	b	408834 <ferror@plt+0x6b04>
  408834:	ldr	w8, [sp, #8]
  408838:	cmp	w8, #0xde
  40883c:	b.eq	40897c <ferror@plt+0x6c4c>  // b.none
  408840:	b	408844 <ferror@plt+0x6b14>
  408844:	ldr	w8, [sp, #8]
  408848:	cmp	w8, #0xf3
  40884c:	b.eq	408aa8 <ferror@plt+0x6d78>  // b.none
  408850:	b	408854 <ferror@plt+0x6b24>
  408854:	mov	w8, #0x1057                	// #4183
  408858:	ldr	w9, [sp, #8]
  40885c:	cmp	w9, w8
  408860:	b.eq	40894c <ferror@plt+0x6c1c>  // b.none
  408864:	b	408868 <ferror@plt+0x6b38>
  408868:	mov	w8, #0x1059                	// #4185
  40886c:	ldr	w9, [sp, #8]
  408870:	cmp	w9, w8
  408874:	b.eq	408a30 <ferror@plt+0x6d00>  // b.none
  408878:	b	40887c <ferror@plt+0x6b4c>
  40887c:	mov	w8, #0x1223                	// #4643
  408880:	ldr	w9, [sp, #8]
  408884:	cmp	w9, w8
  408888:	b.eq	408934 <ferror@plt+0x6c04>  // b.none
  40888c:	b	408890 <ferror@plt+0x6b60>
  408890:	mov	w8, #0x4688                	// #18056
  408894:	ldr	w9, [sp, #8]
  408898:	cmp	w9, w8
  40889c:	b.eq	408b08 <ferror@plt+0x6dd8>  // b.none
  4088a0:	b	4088a4 <ferror@plt+0x6b74>
  4088a4:	mov	w8, #0x7650                	// #30288
  4088a8:	ldr	w9, [sp, #8]
  4088ac:	cmp	w9, w8
  4088b0:	b.eq	408964 <ferror@plt+0x6c34>  // b.none
  4088b4:	b	4088b8 <ferror@plt+0x6b88>
  4088b8:	mov	w8, #0x8217                	// #33303
  4088bc:	ldr	w9, [sp, #8]
  4088c0:	cmp	w9, w8
  4088c4:	b.eq	4089ac <ferror@plt+0x6c7c>  // b.none
  4088c8:	b	4088cc <ferror@plt+0x6b9c>
  4088cc:	mov	w8, #0xbeef                	// #48879
  4088d0:	ldr	w9, [sp, #8]
  4088d4:	cmp	w9, w8
  4088d8:	b.eq	4089f4 <ferror@plt+0x6cc4>  // b.none
  4088dc:	b	4088e0 <ferror@plt+0x6bb0>
  4088e0:	mov	w8, #0xdead                	// #57005
  4088e4:	ldr	w9, [sp, #8]
  4088e8:	cmp	w9, w8
  4088ec:	b.eq	4089dc <ferror@plt+0x6cac>  // b.none
  4088f0:	b	4088f4 <ferror@plt+0x6bc4>
  4088f4:	mov	w8, #0xfeb0                	// #65200
  4088f8:	ldr	w9, [sp, #8]
  4088fc:	cmp	w9, w8
  408900:	b.eq	4089c4 <ferror@plt+0x6c94>  // b.none
  408904:	b	408908 <ferror@plt+0x6bd8>
  408908:	mov	w8, #0xfebb                	// #65211
  40890c:	ldr	w9, [sp, #8]
  408910:	cmp	w9, w8
  408914:	b.eq	408a78 <ferror@plt+0x6d48>  // b.none
  408918:	b	408b50 <ferror@plt+0x6e20>
  40891c:	ldr	w8, [sp, #12]
  408920:	cmp	w8, #0x2
  408924:	cset	w8, eq  // eq = none
  408928:	and	w8, w8, #0x1
  40892c:	stur	w8, [x29, #-4]
  408930:	b	408b54 <ferror@plt+0x6e24>
  408934:	ldr	w8, [sp, #12]
  408938:	cmp	w8, #0x5
  40893c:	cset	w8, eq  // eq = none
  408940:	and	w8, w8, #0x1
  408944:	stur	w8, [x29, #-4]
  408948:	b	408b54 <ferror@plt+0x6e24>
  40894c:	ldr	w8, [sp, #12]
  408950:	cmp	w8, #0x4
  408954:	cset	w8, eq  // eq = none
  408958:	and	w8, w8, #0x1
  40895c:	stur	w8, [x29, #-4]
  408960:	b	408b54 <ferror@plt+0x6e24>
  408964:	ldr	w8, [sp, #12]
  408968:	cmp	w8, #0x3
  40896c:	cset	w8, eq  // eq = none
  408970:	and	w8, w8, #0x1
  408974:	stur	w8, [x29, #-4]
  408978:	b	408b54 <ferror@plt+0x6e24>
  40897c:	ldr	w8, [sp, #12]
  408980:	cmp	w8, #0x2
  408984:	cset	w8, eq  // eq = none
  408988:	and	w8, w8, #0x1
  40898c:	stur	w8, [x29, #-4]
  408990:	b	408b54 <ferror@plt+0x6e24>
  408994:	ldr	w8, [sp, #12]
  408998:	cmp	w8, #0x11
  40899c:	cset	w8, eq  // eq = none
  4089a0:	and	w8, w8, #0x1
  4089a4:	stur	w8, [x29, #-4]
  4089a8:	b	408b54 <ferror@plt+0x6e24>
  4089ac:	ldr	w8, [sp, #12]
  4089b0:	cmp	w8, #0x1
  4089b4:	cset	w8, eq  // eq = none
  4089b8:	and	w8, w8, #0x1
  4089bc:	stur	w8, [x29, #-4]
  4089c0:	b	408b54 <ferror@plt+0x6e24>
  4089c4:	ldr	w8, [sp, #12]
  4089c8:	cmp	w8, #0x1
  4089cc:	cset	w8, eq  // eq = none
  4089d0:	and	w8, w8, #0x1
  4089d4:	stur	w8, [x29, #-4]
  4089d8:	b	408b54 <ferror@plt+0x6e24>
  4089dc:	ldr	w8, [sp, #12]
  4089e0:	cmp	w8, #0x2
  4089e4:	cset	w8, eq  // eq = none
  4089e8:	and	w8, w8, #0x1
  4089ec:	stur	w8, [x29, #-4]
  4089f0:	b	408b54 <ferror@plt+0x6e24>
  4089f4:	ldr	w8, [sp, #12]
  4089f8:	cmp	w8, #0x2
  4089fc:	cset	w8, eq  // eq = none
  408a00:	and	w8, w8, #0x1
  408a04:	stur	w8, [x29, #-4]
  408a08:	b	408b54 <ferror@plt+0x6e24>
  408a0c:	ldr	x0, [sp, #16]
  408a10:	bl	4091f8 <ferror@plt+0x74c8>
  408a14:	cbz	w0, 408a30 <ferror@plt+0x6d00>
  408a18:	ldr	w8, [sp, #12]
  408a1c:	cmp	w8, #0x2
  408a20:	cset	w8, eq  // eq = none
  408a24:	and	w8, w8, #0x1
  408a28:	stur	w8, [x29, #-4]
  408a2c:	b	408b54 <ferror@plt+0x6e24>
  408a30:	ldr	w8, [sp, #12]
  408a34:	cmp	w8, #0x5
  408a38:	cset	w8, eq  // eq = none
  408a3c:	and	w8, w8, #0x1
  408a40:	stur	w8, [x29, #-4]
  408a44:	b	408b54 <ferror@plt+0x6e24>
  408a48:	ldr	w8, [sp, #12]
  408a4c:	cmp	w8, #0x13
  408a50:	cset	w8, eq  // eq = none
  408a54:	and	w8, w8, #0x1
  408a58:	stur	w8, [x29, #-4]
  408a5c:	b	408b54 <ferror@plt+0x6e24>
  408a60:	ldr	w8, [sp, #12]
  408a64:	cmp	w8, #0xd
  408a68:	cset	w8, eq  // eq = none
  408a6c:	and	w8, w8, #0x1
  408a70:	stur	w8, [x29, #-4]
  408a74:	b	408b54 <ferror@plt+0x6e24>
  408a78:	ldr	w8, [sp, #12]
  408a7c:	cmp	w8, #0x9
  408a80:	cset	w8, eq  // eq = none
  408a84:	and	w8, w8, #0x1
  408a88:	stur	w8, [x29, #-4]
  408a8c:	b	408b54 <ferror@plt+0x6e24>
  408a90:	ldr	w8, [sp, #12]
  408a94:	cmp	w8, #0x2
  408a98:	cset	w8, eq  // eq = none
  408a9c:	and	w8, w8, #0x1
  408aa0:	stur	w8, [x29, #-4]
  408aa4:	b	408b54 <ferror@plt+0x6e24>
  408aa8:	ldr	w8, [sp, #12]
  408aac:	cmp	w8, #0x37
  408ab0:	cset	w8, eq  // eq = none
  408ab4:	and	w8, w8, #0x1
  408ab8:	stur	w8, [x29, #-4]
  408abc:	b	408b54 <ferror@plt+0x6e24>
  408ac0:	ldr	w8, [sp, #12]
  408ac4:	cmp	w8, #0x8
  408ac8:	cset	w8, eq  // eq = none
  408acc:	and	w8, w8, #0x1
  408ad0:	stur	w8, [x29, #-4]
  408ad4:	b	408b54 <ferror@plt+0x6e24>
  408ad8:	ldr	w8, [sp, #12]
  408adc:	cmp	w8, #0x2
  408ae0:	cset	w8, eq  // eq = none
  408ae4:	and	w8, w8, #0x1
  408ae8:	stur	w8, [x29, #-4]
  408aec:	b	408b54 <ferror@plt+0x6e24>
  408af0:	ldr	w8, [sp, #12]
  408af4:	cmp	w8, #0x2
  408af8:	cset	w8, eq  // eq = none
  408afc:	and	w8, w8, #0x1
  408b00:	stur	w8, [x29, #-4]
  408b04:	b	408b54 <ferror@plt+0x6e24>
  408b08:	ldr	w8, [sp, #12]
  408b0c:	cmp	w8, #0x2
  408b10:	cset	w8, eq  // eq = none
  408b14:	and	w8, w8, #0x1
  408b18:	stur	w8, [x29, #-4]
  408b1c:	b	408b54 <ferror@plt+0x6e24>
  408b20:	ldr	w8, [sp, #12]
  408b24:	cmp	w8, #0x3
  408b28:	cset	w8, eq  // eq = none
  408b2c:	and	w8, w8, #0x1
  408b30:	stur	w8, [x29, #-4]
  408b34:	b	408b54 <ferror@plt+0x6e24>
  408b38:	ldr	w8, [sp, #12]
  408b3c:	cmp	w8, #0x4
  408b40:	cset	w8, eq  // eq = none
  408b44:	and	w8, w8, #0x1
  408b48:	stur	w8, [x29, #-4]
  408b4c:	b	408b54 <ferror@plt+0x6e24>
  408b50:	stur	wzr, [x29, #-4]
  408b54:	ldur	w0, [x29, #-4]
  408b58:	ldp	x29, x30, [sp, #32]
  408b5c:	add	sp, sp, #0x30
  408b60:	ret
  408b64:	sub	sp, sp, #0x20
  408b68:	str	x0, [sp, #16]
  408b6c:	str	w1, [sp, #12]
  408b70:	ldr	x8, [sp, #16]
  408b74:	ldrh	w9, [x8, #82]
  408b78:	cmp	w9, #0xdc
  408b7c:	str	w9, [sp, #8]
  408b80:	b.eq	408bb8 <ferror@plt+0x6e88>  // b.none
  408b84:	b	408b88 <ferror@plt+0x6e58>
  408b88:	ldr	w8, [sp, #8]
  408b8c:	cmp	w8, #0xf3
  408b90:	cset	w9, eq  // eq = none
  408b94:	eor	w9, w9, #0x1
  408b98:	tbnz	w9, #0, 408bd0 <ferror@plt+0x6ea0>
  408b9c:	b	408ba0 <ferror@plt+0x6e70>
  408ba0:	ldr	w8, [sp, #12]
  408ba4:	cmp	w8, #0x36
  408ba8:	cset	w8, eq  // eq = none
  408bac:	and	w8, w8, #0x1
  408bb0:	str	w8, [sp, #28]
  408bb4:	b	408bd4 <ferror@plt+0x6ea4>
  408bb8:	ldr	w8, [sp, #12]
  408bbc:	cmp	w8, #0x1
  408bc0:	cset	w8, eq  // eq = none
  408bc4:	and	w8, w8, #0x1
  408bc8:	str	w8, [sp, #28]
  408bcc:	b	408bd4 <ferror@plt+0x6ea4>
  408bd0:	str	wzr, [sp, #28]
  408bd4:	ldr	w0, [sp, #28]
  408bd8:	add	sp, sp, #0x20
  408bdc:	ret
  408be0:	sub	sp, sp, #0x20
  408be4:	str	x0, [sp, #16]
  408be8:	str	w1, [sp, #12]
  408bec:	ldr	x8, [sp, #16]
  408bf0:	ldrh	w9, [x8, #82]
  408bf4:	cmp	w9, #0xf3
  408bf8:	cset	w9, eq  // eq = none
  408bfc:	eor	w9, w9, #0x1
  408c00:	tbnz	w9, #0, 408c20 <ferror@plt+0x6ef0>
  408c04:	b	408c08 <ferror@plt+0x6ed8>
  408c08:	ldr	w8, [sp, #12]
  408c0c:	cmp	w8, #0x35
  408c10:	cset	w8, eq  // eq = none
  408c14:	and	w8, w8, #0x1
  408c18:	str	w8, [sp, #28]
  408c1c:	b	408c24 <ferror@plt+0x6ef4>
  408c20:	str	wzr, [sp, #28]
  408c24:	ldr	w0, [sp, #28]
  408c28:	add	sp, sp, #0x20
  408c2c:	ret
  408c30:	sub	sp, sp, #0x20
  408c34:	str	x0, [sp, #16]
  408c38:	str	w1, [sp, #12]
  408c3c:	ldr	x8, [sp, #16]
  408c40:	ldrh	w9, [x8, #82]
  408c44:	cmp	w9, #0xf3
  408c48:	cset	w9, eq  // eq = none
  408c4c:	eor	w9, w9, #0x1
  408c50:	tbnz	w9, #0, 408c70 <ferror@plt+0x6f40>
  408c54:	b	408c58 <ferror@plt+0x6f28>
  408c58:	ldr	w8, [sp, #12]
  408c5c:	cmp	w8, #0x27
  408c60:	cset	w8, eq  // eq = none
  408c64:	and	w8, w8, #0x1
  408c68:	str	w8, [sp, #28]
  408c6c:	b	408c74 <ferror@plt+0x6f44>
  408c70:	str	wzr, [sp, #28]
  408c74:	ldr	w0, [sp, #28]
  408c78:	add	sp, sp, #0x20
  408c7c:	ret
  408c80:	sub	sp, sp, #0x20
  408c84:	str	x0, [sp, #16]
  408c88:	str	w1, [sp, #12]
  408c8c:	ldr	x8, [sp, #16]
  408c90:	ldrh	w9, [x8, #82]
  408c94:	cmp	w9, #0xf3
  408c98:	cset	w9, eq  // eq = none
  408c9c:	eor	w9, w9, #0x1
  408ca0:	tbnz	w9, #0, 408cc0 <ferror@plt+0x6f90>
  408ca4:	b	408ca8 <ferror@plt+0x6f78>
  408ca8:	ldr	w8, [sp, #12]
  408cac:	cmp	w8, #0x23
  408cb0:	cset	w8, eq  // eq = none
  408cb4:	and	w8, w8, #0x1
  408cb8:	str	w8, [sp, #28]
  408cbc:	b	408cc4 <ferror@plt+0x6f94>
  408cc0:	str	wzr, [sp, #28]
  408cc4:	ldr	w0, [sp, #28]
  408cc8:	add	sp, sp, #0x20
  408ccc:	ret
  408cd0:	sub	sp, sp, #0x20
  408cd4:	str	x0, [sp, #16]
  408cd8:	str	w1, [sp, #12]
  408cdc:	ldr	x8, [sp, #16]
  408ce0:	ldrh	w9, [x8, #82]
  408ce4:	cmp	w9, #0xf3
  408ce8:	cset	w9, eq  // eq = none
  408cec:	eor	w9, w9, #0x1
  408cf0:	tbnz	w9, #0, 408d10 <ferror@plt+0x6fe0>
  408cf4:	b	408cf8 <ferror@plt+0x6fc8>
  408cf8:	ldr	w8, [sp, #12]
  408cfc:	cmp	w8, #0x28
  408d00:	cset	w8, eq  // eq = none
  408d04:	and	w8, w8, #0x1
  408d08:	str	w8, [sp, #28]
  408d0c:	b	408d14 <ferror@plt+0x6fe4>
  408d10:	str	wzr, [sp, #28]
  408d14:	ldr	w0, [sp, #28]
  408d18:	add	sp, sp, #0x20
  408d1c:	ret
  408d20:	sub	sp, sp, #0x20
  408d24:	str	x0, [sp, #16]
  408d28:	str	w1, [sp, #12]
  408d2c:	ldr	x8, [sp, #16]
  408d30:	ldrh	w9, [x8, #82]
  408d34:	cmp	w9, #0xf3
  408d38:	cset	w9, eq  // eq = none
  408d3c:	eor	w9, w9, #0x1
  408d40:	tbnz	w9, #0, 408d60 <ferror@plt+0x7030>
  408d44:	b	408d48 <ferror@plt+0x7018>
  408d48:	ldr	w8, [sp, #12]
  408d4c:	cmp	w8, #0x24
  408d50:	cset	w8, eq  // eq = none
  408d54:	and	w8, w8, #0x1
  408d58:	str	w8, [sp, #28]
  408d5c:	b	408d64 <ferror@plt+0x7034>
  408d60:	str	wzr, [sp, #28]
  408d64:	ldr	w0, [sp, #28]
  408d68:	add	sp, sp, #0x20
  408d6c:	ret
  408d70:	sub	sp, sp, #0x20
  408d74:	str	x0, [sp, #16]
  408d78:	str	w1, [sp, #12]
  408d7c:	ldr	x8, [sp, #16]
  408d80:	ldrh	w9, [x8, #82]
  408d84:	cmp	w9, #0xf3
  408d88:	cset	w9, eq  // eq = none
  408d8c:	eor	w9, w9, #0x1
  408d90:	tbnz	w9, #0, 408db0 <ferror@plt+0x7080>
  408d94:	b	408d98 <ferror@plt+0x7068>
  408d98:	ldr	w8, [sp, #12]
  408d9c:	cmp	w8, #0x26
  408da0:	cset	w8, eq  // eq = none
  408da4:	and	w8, w8, #0x1
  408da8:	str	w8, [sp, #28]
  408dac:	b	408db4 <ferror@plt+0x7084>
  408db0:	str	wzr, [sp, #28]
  408db4:	ldr	w0, [sp, #28]
  408db8:	add	sp, sp, #0x20
  408dbc:	ret
  408dc0:	sub	sp, sp, #0x20
  408dc4:	str	x0, [sp, #16]
  408dc8:	str	w1, [sp, #12]
  408dcc:	ldr	x8, [sp, #16]
  408dd0:	ldrh	w9, [x8, #82]
  408dd4:	cmp	w9, #0xf3
  408dd8:	cset	w9, eq  // eq = none
  408ddc:	eor	w9, w9, #0x1
  408de0:	tbnz	w9, #0, 408e00 <ferror@plt+0x70d0>
  408de4:	b	408de8 <ferror@plt+0x70b8>
  408de8:	ldr	w8, [sp, #12]
  408dec:	cmp	w8, #0x22
  408df0:	cset	w8, eq  // eq = none
  408df4:	and	w8, w8, #0x1
  408df8:	str	w8, [sp, #28]
  408dfc:	b	408e04 <ferror@plt+0x70d4>
  408e00:	str	wzr, [sp, #28]
  408e04:	ldr	w0, [sp, #28]
  408e08:	add	sp, sp, #0x20
  408e0c:	ret
  408e10:	sub	sp, sp, #0x20
  408e14:	str	x0, [sp, #16]
  408e18:	str	w1, [sp, #12]
  408e1c:	ldr	x8, [sp, #16]
  408e20:	ldrh	w9, [x8, #82]
  408e24:	cmp	w9, #0xf3
  408e28:	cset	w9, eq  // eq = none
  408e2c:	eor	w9, w9, #0x1
  408e30:	tbnz	w9, #0, 408e50 <ferror@plt+0x7120>
  408e34:	b	408e38 <ferror@plt+0x7108>
  408e38:	ldr	w8, [sp, #12]
  408e3c:	cmp	w8, #0x25
  408e40:	cset	w8, eq  // eq = none
  408e44:	and	w8, w8, #0x1
  408e48:	str	w8, [sp, #28]
  408e4c:	b	408e54 <ferror@plt+0x7124>
  408e50:	str	wzr, [sp, #28]
  408e54:	ldr	w0, [sp, #28]
  408e58:	add	sp, sp, #0x20
  408e5c:	ret
  408e60:	sub	sp, sp, #0x20
  408e64:	str	x0, [sp, #16]
  408e68:	str	w1, [sp, #12]
  408e6c:	ldr	x8, [sp, #16]
  408e70:	ldrh	w9, [x8, #82]
  408e74:	cmp	w9, #0xf3
  408e78:	cset	w9, eq  // eq = none
  408e7c:	eor	w9, w9, #0x1
  408e80:	tbnz	w9, #0, 408ea0 <ferror@plt+0x7170>
  408e84:	b	408e88 <ferror@plt+0x7158>
  408e88:	ldr	w8, [sp, #12]
  408e8c:	cmp	w8, #0x21
  408e90:	cset	w8, eq  // eq = none
  408e94:	and	w8, w8, #0x1
  408e98:	str	w8, [sp, #28]
  408e9c:	b	408ea4 <ferror@plt+0x7174>
  408ea0:	str	wzr, [sp, #28]
  408ea4:	ldr	w0, [sp, #28]
  408ea8:	add	sp, sp, #0x20
  408eac:	ret
  408eb0:	sub	sp, sp, #0x20
  408eb4:	str	x0, [sp, #16]
  408eb8:	str	w1, [sp, #12]
  408ebc:	ldr	x8, [sp, #16]
  408ec0:	ldrh	w9, [x8, #82]
  408ec4:	cmp	w9, #0xf3
  408ec8:	cset	w9, eq  // eq = none
  408ecc:	eor	w9, w9, #0x1
  408ed0:	tbnz	w9, #0, 408ef0 <ferror@plt+0x71c0>
  408ed4:	b	408ed8 <ferror@plt+0x71a8>
  408ed8:	ldr	w8, [sp, #12]
  408edc:	cmp	w8, #0x34
  408ee0:	cset	w8, eq  // eq = none
  408ee4:	and	w8, w8, #0x1
  408ee8:	str	w8, [sp, #28]
  408eec:	b	408ef4 <ferror@plt+0x71c4>
  408ef0:	str	wzr, [sp, #28]
  408ef4:	ldr	w0, [sp, #28]
  408ef8:	add	sp, sp, #0x20
  408efc:	ret
  408f00:	sub	sp, sp, #0x10
  408f04:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  408f08:	add	x8, x8, #0x8e4
  408f0c:	str	x0, [sp, #8]
  408f10:	ldr	w9, [x8]
  408f14:	cbz	w9, 408f28 <ferror@plt+0x71f8>
  408f18:	ldr	x8, [sp, #8]
  408f1c:	lsr	x8, x8, #8
  408f20:	str	x8, [sp]
  408f24:	b	408f34 <ferror@plt+0x7204>
  408f28:	ldr	x8, [sp, #8]
  408f2c:	lsr	x8, x8, #32
  408f30:	str	x8, [sp]
  408f34:	ldr	x8, [sp]
  408f38:	mov	x0, x8
  408f3c:	add	sp, sp, #0x10
  408f40:	ret
  408f44:	sub	sp, sp, #0x50
  408f48:	stp	x29, x30, [sp, #64]
  408f4c:	add	x29, sp, #0x40
  408f50:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  408f54:	add	x8, x8, #0x9a4
  408f58:	stur	x0, [x29, #-16]
  408f5c:	stur	w1, [x29, #-20]
  408f60:	ldur	w9, [x29, #-20]
  408f64:	subs	w9, w9, #0x0
  408f68:	mov	w10, w9
  408f6c:	ubfx	x10, x10, #0, #32
  408f70:	cmp	x10, #0x9
  408f74:	str	x8, [sp, #32]
  408f78:	str	x10, [sp, #24]
  408f7c:	b.hi	409028 <ferror@plt+0x72f8>  // b.pmore
  408f80:	adrp	x8, 478000 <warn@@Base+0x6d44>
  408f84:	add	x8, x8, #0x4e4
  408f88:	ldr	x11, [sp, #24]
  408f8c:	ldrsw	x10, [x8, x11, lsl #2]
  408f90:	add	x9, x8, x10
  408f94:	br	x9
  408f98:	adrp	x8, 496000 <warn@@Base+0x24d44>
  408f9c:	add	x8, x8, #0x488
  408fa0:	stur	x8, [x29, #-8]
  408fa4:	b	4091e8 <ferror@plt+0x74b8>
  408fa8:	adrp	x8, 481000 <warn@@Base+0xfd44>
  408fac:	add	x8, x8, #0xba
  408fb0:	stur	x8, [x29, #-8]
  408fb4:	b	4091e8 <ferror@plt+0x74b8>
  408fb8:	adrp	x8, 481000 <warn@@Base+0xfd44>
  408fbc:	add	x8, x8, #0x110
  408fc0:	stur	x8, [x29, #-8]
  408fc4:	b	4091e8 <ferror@plt+0x74b8>
  408fc8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  408fcc:	add	x8, x8, #0x94b
  408fd0:	stur	x8, [x29, #-8]
  408fd4:	b	4091e8 <ferror@plt+0x74b8>
  408fd8:	adrp	x8, 481000 <warn@@Base+0xfd44>
  408fdc:	add	x8, x8, #0xc1
  408fe0:	stur	x8, [x29, #-8]
  408fe4:	b	4091e8 <ferror@plt+0x74b8>
  408fe8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  408fec:	add	x8, x8, #0xf72
  408ff0:	stur	x8, [x29, #-8]
  408ff4:	b	4091e8 <ferror@plt+0x74b8>
  408ff8:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  408ffc:	add	x8, x8, #0x214
  409000:	stur	x8, [x29, #-8]
  409004:	b	4091e8 <ferror@plt+0x74b8>
  409008:	adrp	x8, 481000 <warn@@Base+0xfd44>
  40900c:	add	x8, x8, #0xc7
  409010:	stur	x8, [x29, #-8]
  409014:	b	4091e8 <ferror@plt+0x74b8>
  409018:	adrp	x8, 481000 <warn@@Base+0xfd44>
  40901c:	add	x8, x8, #0xc6
  409020:	stur	x8, [x29, #-8]
  409024:	b	4091e8 <ferror@plt+0x74b8>
  409028:	ldur	w8, [x29, #-20]
  40902c:	cmp	w8, #0xd
  409030:	b.cc	4090f0 <ferror@plt+0x73c0>  // b.lo, b.ul, b.last
  409034:	ldur	w8, [x29, #-20]
  409038:	cmp	w8, #0xf
  40903c:	b.hi	4090f0 <ferror@plt+0x73c0>  // b.pmore
  409040:	ldur	x8, [x29, #-16]
  409044:	ldrh	w9, [x8, #82]
  409048:	cmp	w9, #0x28
  40904c:	b.ne	40906c <ferror@plt+0x733c>  // b.any
  409050:	ldur	w8, [x29, #-20]
  409054:	cmp	w8, #0xd
  409058:	b.ne	40906c <ferror@plt+0x733c>  // b.any
  40905c:	adrp	x8, 481000 <warn@@Base+0xfd44>
  409060:	add	x8, x8, #0xcc
  409064:	stur	x8, [x29, #-8]
  409068:	b	4091e8 <ferror@plt+0x74b8>
  40906c:	ldur	x8, [x29, #-16]
  409070:	ldrh	w9, [x8, #82]
  409074:	cmp	w9, #0x2b
  409078:	b.ne	409098 <ferror@plt+0x7368>  // b.any
  40907c:	ldur	w8, [x29, #-20]
  409080:	cmp	w8, #0xd
  409084:	b.ne	409098 <ferror@plt+0x7368>  // b.any
  409088:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  40908c:	add	x8, x8, #0x4aa
  409090:	stur	x8, [x29, #-8]
  409094:	b	4091e8 <ferror@plt+0x74b8>
  409098:	ldur	x8, [x29, #-16]
  40909c:	ldrh	w9, [x8, #82]
  4090a0:	cmp	w9, #0xf
  4090a4:	b.ne	4090c4 <ferror@plt+0x7394>  // b.any
  4090a8:	ldur	w8, [x29, #-20]
  4090ac:	cmp	w8, #0xd
  4090b0:	b.ne	4090c4 <ferror@plt+0x7394>  // b.any
  4090b4:	adrp	x8, 481000 <warn@@Base+0xfd44>
  4090b8:	add	x8, x8, #0xd7
  4090bc:	stur	x8, [x29, #-8]
  4090c0:	b	4091e8 <ferror@plt+0x74b8>
  4090c4:	adrp	x0, 481000 <warn@@Base+0xfd44>
  4090c8:	add	x0, x0, #0xe4
  4090cc:	bl	401cf0 <gettext@plt>
  4090d0:	ldur	w3, [x29, #-20]
  4090d4:	ldr	x8, [sp, #32]
  4090d8:	str	x0, [sp, #16]
  4090dc:	mov	x0, x8
  4090e0:	mov	x1, #0x20                  	// #32
  4090e4:	ldr	x2, [sp, #16]
  4090e8:	bl	4019e0 <snprintf@plt>
  4090ec:	b	4091e0 <ferror@plt+0x74b0>
  4090f0:	ldur	w8, [x29, #-20]
  4090f4:	cmp	w8, #0xa
  4090f8:	b.cc	4091b8 <ferror@plt+0x7488>  // b.lo, b.ul, b.last
  4090fc:	ldur	w8, [x29, #-20]
  409100:	cmp	w8, #0xc
  409104:	b.hi	4091b8 <ferror@plt+0x7488>  // b.pmore
  409108:	ldur	x8, [x29, #-16]
  40910c:	ldrh	w9, [x8, #82]
  409110:	cmp	w9, #0xf
  409114:	b.ne	409150 <ferror@plt+0x7420>  // b.any
  409118:	ldur	w8, [x29, #-20]
  40911c:	cmp	w8, #0xb
  409120:	b.ne	409134 <ferror@plt+0x7404>  // b.any
  409124:	adrp	x8, 481000 <warn@@Base+0xfd44>
  409128:	add	x8, x8, #0xfd
  40912c:	stur	x8, [x29, #-8]
  409130:	b	4091e8 <ferror@plt+0x74b8>
  409134:	ldur	w8, [x29, #-20]
  409138:	cmp	w8, #0xc
  40913c:	b.ne	409150 <ferror@plt+0x7420>  // b.any
  409140:	adrp	x8, 481000 <warn@@Base+0xfd44>
  409144:	add	x8, x8, #0x107
  409148:	stur	x8, [x29, #-8]
  40914c:	b	4091e8 <ferror@plt+0x74b8>
  409150:	ldur	w8, [x29, #-20]
  409154:	cmp	w8, #0xa
  409158:	b.ne	40918c <ferror@plt+0x745c>  // b.any
  40915c:	ldur	x8, [x29, #-16]
  409160:	ldrb	w9, [x8, #31]
  409164:	cmp	w9, #0x3
  409168:	b.eq	40917c <ferror@plt+0x744c>  // b.none
  40916c:	ldur	x8, [x29, #-16]
  409170:	ldrb	w9, [x8, #31]
  409174:	cmp	w9, #0x9
  409178:	b.ne	40918c <ferror@plt+0x745c>  // b.any
  40917c:	adrp	x8, 481000 <warn@@Base+0xfd44>
  409180:	add	x8, x8, #0x10f
  409184:	stur	x8, [x29, #-8]
  409188:	b	4091e8 <ferror@plt+0x74b8>
  40918c:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409190:	add	x0, x0, #0x115
  409194:	bl	401cf0 <gettext@plt>
  409198:	ldur	w3, [x29, #-20]
  40919c:	ldr	x8, [sp, #32]
  4091a0:	str	x0, [sp, #8]
  4091a4:	mov	x0, x8
  4091a8:	mov	x1, #0x20                  	// #32
  4091ac:	ldr	x2, [sp, #8]
  4091b0:	bl	4019e0 <snprintf@plt>
  4091b4:	b	4091e0 <ferror@plt+0x74b0>
  4091b8:	adrp	x0, 481000 <warn@@Base+0xfd44>
  4091bc:	add	x0, x0, #0x127
  4091c0:	bl	401cf0 <gettext@plt>
  4091c4:	ldur	w3, [x29, #-20]
  4091c8:	ldr	x8, [sp, #32]
  4091cc:	str	x0, [sp]
  4091d0:	mov	x0, x8
  4091d4:	mov	x1, #0x20                  	// #32
  4091d8:	ldr	x2, [sp]
  4091dc:	bl	4019e0 <snprintf@plt>
  4091e0:	ldr	x8, [sp, #32]
  4091e4:	stur	x8, [x29, #-8]
  4091e8:	ldur	x0, [x29, #-8]
  4091ec:	ldp	x29, x30, [sp, #64]
  4091f0:	add	sp, sp, #0x50
  4091f4:	ret
  4091f8:	sub	sp, sp, #0x10
  4091fc:	str	x0, [sp, #8]
  409200:	ldr	x8, [sp, #8]
  409204:	ldrh	w9, [x8, #82]
  409208:	mov	w10, #0x0                   	// #0
  40920c:	cmp	w9, #0x69
  409210:	str	w10, [sp, #4]
  409214:	b.ne	409250 <ferror@plt+0x7520>  // b.any
  409218:	ldr	x8, [sp, #8]
  40921c:	ldr	x8, [x8, #72]
  409220:	and	x8, x8, #0xff
  409224:	mov	w9, #0x1                   	// #1
  409228:	cmp	x8, #0x2d
  40922c:	str	w9, [sp]
  409230:	b.eq	409248 <ferror@plt+0x7518>  // b.none
  409234:	ldr	x8, [sp, #8]
  409238:	ldrb	w9, [x8, #31]
  40923c:	cmp	w9, #0x0
  409240:	cset	w9, eq  // eq = none
  409244:	str	w9, [sp]
  409248:	ldr	w8, [sp]
  40924c:	str	w8, [sp, #4]
  409250:	ldr	w8, [sp, #4]
  409254:	and	w0, w8, #0x1
  409258:	add	sp, sp, #0x10
  40925c:	ret
  409260:	sub	sp, sp, #0xe0
  409264:	stp	x29, x30, [sp, #208]
  409268:	add	x29, sp, #0xd0
  40926c:	mov	x1, #0x10                  	// #16
  409270:	mov	x2, #0x1                   	// #1
  409274:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  409278:	add	x8, x8, #0x578
  40927c:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  409280:	add	x9, x9, #0x8e4
  409284:	stur	x0, [x29, #-16]
  409288:	ldur	x10, [x29, #-16]
  40928c:	add	x0, x10, #0x18
  409290:	ldur	x10, [x29, #-16]
  409294:	ldr	x3, [x10, #8]
  409298:	str	x8, [sp, #64]
  40929c:	str	x9, [sp, #56]
  4092a0:	bl	401bc0 <fread@plt>
  4092a4:	cmp	x0, #0x1
  4092a8:	b.eq	4092b4 <ferror@plt+0x7584>  // b.none
  4092ac:	stur	wzr, [x29, #-4]
  4092b0:	b	409758 <ferror@plt+0x7a28>
  4092b4:	ldur	x8, [x29, #-16]
  4092b8:	ldrb	w9, [x8, #29]
  4092bc:	subs	w10, w9, #0x0
  4092c0:	cmp	w10, #0x1
  4092c4:	str	w9, [sp, #52]
  4092c8:	b.ls	4092e0 <ferror@plt+0x75b0>  // b.plast
  4092cc:	b	4092d0 <ferror@plt+0x75a0>
  4092d0:	ldr	w8, [sp, #52]
  4092d4:	cmp	w8, #0x2
  4092d8:	b.eq	409308 <ferror@plt+0x75d8>  // b.none
  4092dc:	b	4092e0 <ferror@plt+0x75b0>
  4092e0:	adrp	x8, 471000 <ferror@plt+0x6f2d0>
  4092e4:	add	x8, x8, #0x630
  4092e8:	ldr	x9, [sp, #64]
  4092ec:	str	x8, [x9]
  4092f0:	adrp	x8, 471000 <ferror@plt+0x6f2d0>
  4092f4:	add	x8, x8, #0x3d0
  4092f8:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4092fc:	add	x10, x10, #0x580
  409300:	str	x8, [x10]
  409304:	b	40932c <ferror@plt+0x75fc>
  409308:	adrp	x8, 471000 <ferror@plt+0x6f2d0>
  40930c:	add	x8, x8, #0x900
  409310:	ldr	x9, [sp, #64]
  409314:	str	x8, [x9]
  409318:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40931c:	add	x8, x8, #0x580
  409320:	adrp	x10, 471000 <ferror@plt+0x6f2d0>
  409324:	add	x10, x10, #0x4f4
  409328:	str	x10, [x8]
  40932c:	ldur	x8, [x29, #-16]
  409330:	ldrb	w9, [x8, #28]
  409334:	cmp	w9, #0x2
  409338:	cset	w9, ne  // ne = any
  40933c:	and	w9, w9, #0x1
  409340:	ldr	x8, [sp, #56]
  409344:	str	w9, [x8]
  409348:	ldr	w9, [x8]
  40934c:	cbz	w9, 409534 <ferror@plt+0x7804>
  409350:	sub	x8, x29, #0x44
  409354:	add	x0, x8, #0x10
  409358:	ldur	x8, [x29, #-16]
  40935c:	ldr	x3, [x8, #8]
  409360:	mov	x1, #0x24                  	// #36
  409364:	mov	x2, #0x1                   	// #1
  409368:	bl	401bc0 <fread@plt>
  40936c:	cmp	x0, #0x1
  409370:	b.eq	40937c <ferror@plt+0x764c>  // b.none
  409374:	stur	wzr, [x29, #-4]
  409378:	b	409758 <ferror@plt+0x7a28>
  40937c:	ldr	x8, [sp, #64]
  409380:	ldr	x9, [x8]
  409384:	sub	x10, x29, #0x44
  409388:	add	x0, x10, #0x10
  40938c:	mov	w11, #0x2                   	// #2
  409390:	mov	w1, w11
  409394:	str	x10, [sp, #40]
  409398:	str	w11, [sp, #36]
  40939c:	blr	x9
  4093a0:	ldur	x8, [x29, #-16]
  4093a4:	strh	w0, [x8, #80]
  4093a8:	ldr	x8, [sp, #64]
  4093ac:	ldr	x9, [x8]
  4093b0:	ldr	x10, [sp, #40]
  4093b4:	add	x0, x10, #0x12
  4093b8:	ldr	w1, [sp, #36]
  4093bc:	blr	x9
  4093c0:	ldur	x8, [x29, #-16]
  4093c4:	strh	w0, [x8, #82]
  4093c8:	ldr	x8, [sp, #64]
  4093cc:	ldr	x9, [x8]
  4093d0:	ldr	x10, [sp, #40]
  4093d4:	add	x0, x10, #0x14
  4093d8:	mov	w11, #0x4                   	// #4
  4093dc:	mov	w1, w11
  4093e0:	str	w11, [sp, #32]
  4093e4:	blr	x9
  4093e8:	ldur	x8, [x29, #-16]
  4093ec:	str	x0, [x8, #64]
  4093f0:	ldr	x8, [sp, #64]
  4093f4:	ldr	x9, [x8]
  4093f8:	ldr	x10, [sp, #40]
  4093fc:	add	x0, x10, #0x18
  409400:	ldr	w1, [sp, #32]
  409404:	blr	x9
  409408:	ldur	x8, [x29, #-16]
  40940c:	str	x0, [x8, #40]
  409410:	ldr	x8, [sp, #64]
  409414:	ldr	x9, [x8]
  409418:	ldr	x10, [sp, #40]
  40941c:	add	x0, x10, #0x1c
  409420:	ldr	w1, [sp, #32]
  409424:	blr	x9
  409428:	ldur	x8, [x29, #-16]
  40942c:	str	x0, [x8, #48]
  409430:	ldr	x8, [sp, #64]
  409434:	ldr	x9, [x8]
  409438:	ldr	x10, [sp, #40]
  40943c:	add	x0, x10, #0x20
  409440:	ldr	w1, [sp, #32]
  409444:	blr	x9
  409448:	ldur	x8, [x29, #-16]
  40944c:	str	x0, [x8, #56]
  409450:	ldr	x8, [sp, #64]
  409454:	ldr	x9, [x8]
  409458:	ldr	x10, [sp, #40]
  40945c:	add	x0, x10, #0x24
  409460:	ldr	w1, [sp, #32]
  409464:	blr	x9
  409468:	ldur	x8, [x29, #-16]
  40946c:	str	x0, [x8, #72]
  409470:	ldr	x8, [sp, #64]
  409474:	ldr	x9, [x8]
  409478:	ldr	x10, [sp, #40]
  40947c:	add	x0, x10, #0x28
  409480:	ldr	w1, [sp, #36]
  409484:	blr	x9
  409488:	ldur	x8, [x29, #-16]
  40948c:	str	w0, [x8, #84]
  409490:	ldr	x8, [sp, #64]
  409494:	ldr	x9, [x8]
  409498:	ldr	x10, [sp, #40]
  40949c:	add	x0, x10, #0x2a
  4094a0:	ldr	w1, [sp, #36]
  4094a4:	blr	x9
  4094a8:	ldur	x8, [x29, #-16]
  4094ac:	str	w0, [x8, #88]
  4094b0:	ldr	x8, [sp, #64]
  4094b4:	ldr	x9, [x8]
  4094b8:	ldr	x10, [sp, #40]
  4094bc:	add	x0, x10, #0x2c
  4094c0:	ldr	w1, [sp, #36]
  4094c4:	blr	x9
  4094c8:	ldur	x8, [x29, #-16]
  4094cc:	str	w0, [x8, #92]
  4094d0:	ldr	x8, [sp, #64]
  4094d4:	ldr	x9, [x8]
  4094d8:	ldr	x10, [sp, #40]
  4094dc:	add	x0, x10, #0x2e
  4094e0:	ldr	w1, [sp, #36]
  4094e4:	blr	x9
  4094e8:	ldur	x8, [x29, #-16]
  4094ec:	str	w0, [x8, #96]
  4094f0:	ldr	x8, [sp, #64]
  4094f4:	ldr	x9, [x8]
  4094f8:	ldr	x10, [sp, #40]
  4094fc:	add	x0, x10, #0x30
  409500:	ldr	w1, [sp, #36]
  409504:	blr	x9
  409508:	ldur	x8, [x29, #-16]
  40950c:	str	w0, [x8, #100]
  409510:	ldr	x8, [sp, #64]
  409514:	ldr	x9, [x8]
  409518:	ldr	x10, [sp, #40]
  40951c:	add	x0, x10, #0x32
  409520:	ldr	w1, [sp, #36]
  409524:	blr	x9
  409528:	ldur	x8, [x29, #-16]
  40952c:	str	w0, [x8, #104]
  409530:	b	40971c <ferror@plt+0x79ec>
  409534:	add	x8, sp, #0x4c
  409538:	add	x0, x8, #0x10
  40953c:	ldur	x8, [x29, #-16]
  409540:	ldr	x3, [x8, #8]
  409544:	mov	x1, #0x30                  	// #48
  409548:	mov	x2, #0x1                   	// #1
  40954c:	bl	401bc0 <fread@plt>
  409550:	cmp	x0, #0x1
  409554:	b.eq	409560 <ferror@plt+0x7830>  // b.none
  409558:	stur	wzr, [x29, #-4]
  40955c:	b	409758 <ferror@plt+0x7a28>
  409560:	ldr	x8, [sp, #64]
  409564:	ldr	x9, [x8]
  409568:	add	x10, sp, #0x4c
  40956c:	add	x0, x10, #0x10
  409570:	mov	w11, #0x2                   	// #2
  409574:	mov	w1, w11
  409578:	str	x10, [sp, #24]
  40957c:	str	w11, [sp, #20]
  409580:	blr	x9
  409584:	ldur	x8, [x29, #-16]
  409588:	strh	w0, [x8, #80]
  40958c:	ldr	x8, [sp, #64]
  409590:	ldr	x9, [x8]
  409594:	ldr	x10, [sp, #24]
  409598:	add	x0, x10, #0x12
  40959c:	ldr	w1, [sp, #20]
  4095a0:	blr	x9
  4095a4:	ldur	x8, [x29, #-16]
  4095a8:	strh	w0, [x8, #82]
  4095ac:	ldr	x8, [sp, #64]
  4095b0:	ldr	x9, [x8]
  4095b4:	ldr	x10, [sp, #24]
  4095b8:	add	x0, x10, #0x14
  4095bc:	mov	w11, #0x4                   	// #4
  4095c0:	mov	w1, w11
  4095c4:	str	w11, [sp, #16]
  4095c8:	blr	x9
  4095cc:	ldur	x8, [x29, #-16]
  4095d0:	str	x0, [x8, #64]
  4095d4:	ldr	x8, [sp, #64]
  4095d8:	ldr	x9, [x8]
  4095dc:	ldr	x10, [sp, #24]
  4095e0:	add	x0, x10, #0x18
  4095e4:	mov	w11, #0x8                   	// #8
  4095e8:	mov	w1, w11
  4095ec:	str	w11, [sp, #12]
  4095f0:	blr	x9
  4095f4:	ldur	x8, [x29, #-16]
  4095f8:	str	x0, [x8, #40]
  4095fc:	ldr	x8, [sp, #64]
  409600:	ldr	x9, [x8]
  409604:	ldr	x10, [sp, #24]
  409608:	add	x0, x10, #0x20
  40960c:	ldr	w1, [sp, #12]
  409610:	blr	x9
  409614:	ldur	x8, [x29, #-16]
  409618:	str	x0, [x8, #48]
  40961c:	ldr	x8, [sp, #64]
  409620:	ldr	x9, [x8]
  409624:	ldr	x10, [sp, #24]
  409628:	add	x0, x10, #0x28
  40962c:	ldr	w1, [sp, #12]
  409630:	blr	x9
  409634:	ldur	x8, [x29, #-16]
  409638:	str	x0, [x8, #56]
  40963c:	ldr	x8, [sp, #64]
  409640:	ldr	x9, [x8]
  409644:	ldr	x10, [sp, #24]
  409648:	add	x0, x10, #0x30
  40964c:	ldr	w1, [sp, #16]
  409650:	blr	x9
  409654:	ldur	x8, [x29, #-16]
  409658:	str	x0, [x8, #72]
  40965c:	ldr	x8, [sp, #64]
  409660:	ldr	x9, [x8]
  409664:	ldr	x10, [sp, #24]
  409668:	add	x0, x10, #0x34
  40966c:	ldr	w1, [sp, #20]
  409670:	blr	x9
  409674:	ldur	x8, [x29, #-16]
  409678:	str	w0, [x8, #84]
  40967c:	ldr	x8, [sp, #64]
  409680:	ldr	x9, [x8]
  409684:	ldr	x10, [sp, #24]
  409688:	add	x0, x10, #0x36
  40968c:	ldr	w1, [sp, #20]
  409690:	blr	x9
  409694:	ldur	x8, [x29, #-16]
  409698:	str	w0, [x8, #88]
  40969c:	ldr	x8, [sp, #64]
  4096a0:	ldr	x9, [x8]
  4096a4:	ldr	x10, [sp, #24]
  4096a8:	add	x0, x10, #0x38
  4096ac:	ldr	w1, [sp, #20]
  4096b0:	blr	x9
  4096b4:	ldur	x8, [x29, #-16]
  4096b8:	str	w0, [x8, #92]
  4096bc:	ldr	x8, [sp, #64]
  4096c0:	ldr	x9, [x8]
  4096c4:	ldr	x10, [sp, #24]
  4096c8:	add	x0, x10, #0x3a
  4096cc:	ldr	w1, [sp, #20]
  4096d0:	blr	x9
  4096d4:	ldur	x8, [x29, #-16]
  4096d8:	str	w0, [x8, #96]
  4096dc:	ldr	x8, [sp, #64]
  4096e0:	ldr	x9, [x8]
  4096e4:	ldr	x10, [sp, #24]
  4096e8:	add	x0, x10, #0x3c
  4096ec:	ldr	w1, [sp, #20]
  4096f0:	blr	x9
  4096f4:	ldur	x8, [x29, #-16]
  4096f8:	str	w0, [x8, #100]
  4096fc:	ldr	x8, [sp, #64]
  409700:	ldr	x9, [x8]
  409704:	ldr	x10, [sp, #24]
  409708:	add	x0, x10, #0x3e
  40970c:	ldr	w1, [sp, #20]
  409710:	blr	x9
  409714:	ldur	x8, [x29, #-16]
  409718:	str	w0, [x8, #104]
  40971c:	ldur	x8, [x29, #-16]
  409720:	ldr	x8, [x8, #56]
  409724:	cbz	x8, 409750 <ferror@plt+0x7a20>
  409728:	ldr	x8, [sp, #56]
  40972c:	ldr	w9, [x8]
  409730:	cbz	w9, 409744 <ferror@plt+0x7a14>
  409734:	ldur	x0, [x29, #-16]
  409738:	mov	w1, #0x1                   	// #1
  40973c:	bl	409768 <ferror@plt+0x7a38>
  409740:	b	409750 <ferror@plt+0x7a20>
  409744:	ldur	x0, [x29, #-16]
  409748:	mov	w1, #0x1                   	// #1
  40974c:	bl	409bfc <ferror@plt+0x7ecc>
  409750:	mov	w8, #0x1                   	// #1
  409754:	stur	w8, [x29, #-4]
  409758:	ldur	w0, [x29, #-4]
  40975c:	ldp	x29, x30, [sp, #208]
  409760:	add	sp, sp, #0xe0
  409764:	ret
  409768:	sub	sp, sp, #0x90
  40976c:	stp	x29, x30, [sp, #128]
  409770:	add	x29, sp, #0x80
  409774:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  409778:	add	x8, x8, #0x578
  40977c:	stur	x0, [x29, #-16]
  409780:	stur	w1, [x29, #-20]
  409784:	ldur	x9, [x29, #-16]
  409788:	ldr	w10, [x9, #96]
  40978c:	stur	w10, [x29, #-48]
  409790:	ldur	w10, [x29, #-20]
  409794:	str	x8, [sp, #64]
  409798:	cbz	w10, 4097a8 <ferror@plt+0x7a78>
  40979c:	mov	w8, #0x1                   	// #1
  4097a0:	str	w8, [sp, #60]
  4097a4:	b	4097b4 <ferror@plt+0x7a84>
  4097a8:	ldur	x8, [x29, #-16]
  4097ac:	ldr	w9, [x8, #100]
  4097b0:	str	w9, [sp, #60]
  4097b4:	ldr	w8, [sp, #60]
  4097b8:	stur	w8, [x29, #-52]
  4097bc:	ldur	w8, [x29, #-48]
  4097c0:	cbz	w8, 4097cc <ferror@plt+0x7a9c>
  4097c4:	ldur	w8, [x29, #-52]
  4097c8:	cbnz	w8, 4097d4 <ferror@plt+0x7aa4>
  4097cc:	stur	wzr, [x29, #-4]
  4097d0:	b	409bec <ferror@plt+0x7ebc>
  4097d4:	ldur	w8, [x29, #-48]
  4097d8:	mov	w9, w8
  4097dc:	cmp	x9, #0x28
  4097e0:	b.cs	409804 <ferror@plt+0x7ad4>  // b.hs, b.nlast
  4097e4:	ldur	w8, [x29, #-20]
  4097e8:	cbnz	w8, 4097fc <ferror@plt+0x7acc>
  4097ec:	adrp	x0, 481000 <warn@@Base+0xfd44>
  4097f0:	add	x0, x0, #0x135
  4097f4:	bl	401cf0 <gettext@plt>
  4097f8:	bl	4711a8 <error@@Base>
  4097fc:	stur	wzr, [x29, #-4]
  409800:	b	409bec <ferror@plt+0x7ebc>
  409804:	ldur	w8, [x29, #-20]
  409808:	cbnz	w8, 40982c <ferror@plt+0x7afc>
  40980c:	ldur	w8, [x29, #-48]
  409810:	mov	w9, w8
  409814:	cmp	x9, #0x28
  409818:	b.ls	40982c <ferror@plt+0x7afc>  // b.plast
  40981c:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409820:	add	x0, x0, #0x18d
  409824:	bl	401cf0 <gettext@plt>
  409828:	bl	4712bc <warn@@Base>
  40982c:	ldur	x1, [x29, #-16]
  409830:	ldur	x8, [x29, #-16]
  409834:	ldr	x2, [x8, #56]
  409838:	ldur	w9, [x29, #-48]
  40983c:	mov	w3, w9
  409840:	ldur	w9, [x29, #-52]
  409844:	mov	w4, w9
  409848:	ldur	w9, [x29, #-20]
  40984c:	str	x1, [sp, #48]
  409850:	str	x2, [sp, #40]
  409854:	str	x3, [sp, #32]
  409858:	str	x4, [sp, #24]
  40985c:	cbz	w9, 40986c <ferror@plt+0x7b3c>
  409860:	mov	x8, xzr
  409864:	str	x8, [sp, #16]
  409868:	b	40987c <ferror@plt+0x7b4c>
  40986c:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409870:	add	x0, x0, #0x1e7
  409874:	bl	401cf0 <gettext@plt>
  409878:	str	x0, [sp, #16]
  40987c:	ldr	x8, [sp, #16]
  409880:	mov	x9, xzr
  409884:	mov	x0, x9
  409888:	ldr	x1, [sp, #48]
  40988c:	ldr	x2, [sp, #40]
  409890:	ldr	x3, [sp, #32]
  409894:	ldr	x4, [sp, #24]
  409898:	mov	x5, x8
  40989c:	bl	4020ec <ferror@plt+0x3bc>
  4098a0:	stur	x0, [x29, #-32]
  4098a4:	ldur	x8, [x29, #-32]
  4098a8:	cbnz	x8, 4098b4 <ferror@plt+0x7b84>
  4098ac:	stur	wzr, [x29, #-4]
  4098b0:	b	409bec <ferror@plt+0x7ebc>
  4098b4:	ldur	x8, [x29, #-16]
  4098b8:	ldr	x0, [x8, #112]
  4098bc:	bl	401bd0 <free@plt>
  4098c0:	ldur	w9, [x29, #-52]
  4098c4:	mov	w0, w9
  4098c8:	mov	x1, #0x50                  	// #80
  4098cc:	bl	44a960 <ferror@plt+0x48c30>
  4098d0:	ldur	x8, [x29, #-16]
  4098d4:	str	x0, [x8, #112]
  4098d8:	ldur	x8, [x29, #-16]
  4098dc:	ldr	x8, [x8, #112]
  4098e0:	cbnz	x8, 409910 <ferror@plt+0x7be0>
  4098e4:	ldur	w8, [x29, #-20]
  4098e8:	cbnz	w8, 409900 <ferror@plt+0x7bd0>
  4098ec:	adrp	x0, 481000 <warn@@Base+0xfd44>
  4098f0:	add	x0, x0, #0x1f7
  4098f4:	bl	401cf0 <gettext@plt>
  4098f8:	ldur	w1, [x29, #-52]
  4098fc:	bl	4711a8 <error@@Base>
  409900:	ldur	x0, [x29, #-32]
  409904:	bl	401bd0 <free@plt>
  409908:	stur	wzr, [x29, #-4]
  40990c:	b	409bec <ferror@plt+0x7ebc>
  409910:	stur	wzr, [x29, #-44]
  409914:	ldur	x8, [x29, #-16]
  409918:	ldr	x8, [x8, #112]
  40991c:	stur	x8, [x29, #-40]
  409920:	ldur	w8, [x29, #-44]
  409924:	ldur	w9, [x29, #-52]
  409928:	cmp	w8, w9
  40992c:	b.cs	409bdc <ferror@plt+0x7eac>  // b.hs, b.nlast
  409930:	ldr	x8, [sp, #64]
  409934:	ldr	x9, [x8]
  409938:	ldur	x10, [x29, #-32]
  40993c:	ldur	w11, [x29, #-44]
  409940:	mov	w12, w11
  409944:	mov	x13, #0x28                  	// #40
  409948:	mul	x12, x13, x12
  40994c:	add	x0, x10, x12
  409950:	mov	w11, #0x4                   	// #4
  409954:	mov	w1, w11
  409958:	str	x13, [sp, #8]
  40995c:	str	w11, [sp, #4]
  409960:	blr	x9
  409964:	ldur	x8, [x29, #-40]
  409968:	str	w0, [x8]
  40996c:	ldr	x8, [sp, #64]
  409970:	ldr	x9, [x8]
  409974:	ldur	x10, [x29, #-32]
  409978:	ldur	w11, [x29, #-44]
  40997c:	mov	w12, w11
  409980:	ldr	x13, [sp, #8]
  409984:	mul	x12, x13, x12
  409988:	add	x10, x10, x12
  40998c:	add	x0, x10, #0x4
  409990:	ldr	w1, [sp, #4]
  409994:	blr	x9
  409998:	ldur	x8, [x29, #-40]
  40999c:	str	w0, [x8, #4]
  4099a0:	ldr	x8, [sp, #64]
  4099a4:	ldr	x9, [x8]
  4099a8:	ldur	x10, [x29, #-32]
  4099ac:	ldur	w11, [x29, #-44]
  4099b0:	mov	w12, w11
  4099b4:	ldr	x13, [sp, #8]
  4099b8:	mul	x12, x13, x12
  4099bc:	add	x10, x10, x12
  4099c0:	add	x0, x10, #0x8
  4099c4:	ldr	w1, [sp, #4]
  4099c8:	blr	x9
  4099cc:	ldur	x8, [x29, #-40]
  4099d0:	str	x0, [x8, #8]
  4099d4:	ldr	x8, [sp, #64]
  4099d8:	ldr	x9, [x8]
  4099dc:	ldur	x10, [x29, #-32]
  4099e0:	ldur	w11, [x29, #-44]
  4099e4:	mov	w12, w11
  4099e8:	ldr	x13, [sp, #8]
  4099ec:	mul	x12, x13, x12
  4099f0:	add	x10, x10, x12
  4099f4:	add	x0, x10, #0xc
  4099f8:	ldr	w1, [sp, #4]
  4099fc:	blr	x9
  409a00:	ldur	x8, [x29, #-40]
  409a04:	str	x0, [x8, #16]
  409a08:	ldr	x8, [sp, #64]
  409a0c:	ldr	x9, [x8]
  409a10:	ldur	x10, [x29, #-32]
  409a14:	ldur	w11, [x29, #-44]
  409a18:	mov	w12, w11
  409a1c:	ldr	x13, [sp, #8]
  409a20:	mul	x12, x13, x12
  409a24:	add	x10, x10, x12
  409a28:	add	x0, x10, #0x10
  409a2c:	ldr	w1, [sp, #4]
  409a30:	blr	x9
  409a34:	ldur	x8, [x29, #-40]
  409a38:	str	x0, [x8, #24]
  409a3c:	ldr	x8, [sp, #64]
  409a40:	ldr	x9, [x8]
  409a44:	ldur	x10, [x29, #-32]
  409a48:	ldur	w11, [x29, #-44]
  409a4c:	mov	w12, w11
  409a50:	ldr	x13, [sp, #8]
  409a54:	mul	x12, x13, x12
  409a58:	add	x10, x10, x12
  409a5c:	add	x0, x10, #0x14
  409a60:	ldr	w1, [sp, #4]
  409a64:	blr	x9
  409a68:	ldur	x8, [x29, #-40]
  409a6c:	str	x0, [x8, #32]
  409a70:	ldr	x8, [sp, #64]
  409a74:	ldr	x9, [x8]
  409a78:	ldur	x10, [x29, #-32]
  409a7c:	ldur	w11, [x29, #-44]
  409a80:	mov	w12, w11
  409a84:	ldr	x13, [sp, #8]
  409a88:	mul	x12, x13, x12
  409a8c:	add	x10, x10, x12
  409a90:	add	x0, x10, #0x18
  409a94:	ldr	w1, [sp, #4]
  409a98:	blr	x9
  409a9c:	ldur	x8, [x29, #-40]
  409aa0:	str	w0, [x8, #40]
  409aa4:	ldr	x8, [sp, #64]
  409aa8:	ldr	x9, [x8]
  409aac:	ldur	x10, [x29, #-32]
  409ab0:	ldur	w11, [x29, #-44]
  409ab4:	mov	w12, w11
  409ab8:	ldr	x13, [sp, #8]
  409abc:	mul	x12, x13, x12
  409ac0:	add	x10, x10, x12
  409ac4:	add	x0, x10, #0x1c
  409ac8:	ldr	w1, [sp, #4]
  409acc:	blr	x9
  409ad0:	ldur	x8, [x29, #-40]
  409ad4:	str	w0, [x8, #44]
  409ad8:	ldr	x8, [sp, #64]
  409adc:	ldr	x9, [x8]
  409ae0:	ldur	x10, [x29, #-32]
  409ae4:	ldur	w11, [x29, #-44]
  409ae8:	mov	w12, w11
  409aec:	ldr	x13, [sp, #8]
  409af0:	mul	x12, x13, x12
  409af4:	add	x10, x10, x12
  409af8:	add	x0, x10, #0x20
  409afc:	ldr	w1, [sp, #4]
  409b00:	blr	x9
  409b04:	ldur	x8, [x29, #-40]
  409b08:	str	x0, [x8, #48]
  409b0c:	ldr	x8, [sp, #64]
  409b10:	ldr	x9, [x8]
  409b14:	ldur	x10, [x29, #-32]
  409b18:	ldur	w11, [x29, #-44]
  409b1c:	mov	w12, w11
  409b20:	ldr	x13, [sp, #8]
  409b24:	mul	x12, x13, x12
  409b28:	add	x10, x10, x12
  409b2c:	add	x0, x10, #0x24
  409b30:	ldr	w1, [sp, #4]
  409b34:	blr	x9
  409b38:	ldur	x8, [x29, #-40]
  409b3c:	str	x0, [x8, #56]
  409b40:	ldur	w11, [x29, #-20]
  409b44:	cbnz	w11, 409b78 <ferror@plt+0x7e48>
  409b48:	ldur	x8, [x29, #-40]
  409b4c:	ldr	w9, [x8, #40]
  409b50:	ldur	w10, [x29, #-52]
  409b54:	cmp	w9, w10
  409b58:	b.ls	409b78 <ferror@plt+0x7e48>  // b.plast
  409b5c:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409b60:	add	x0, x0, #0x221
  409b64:	bl	401cf0 <gettext@plt>
  409b68:	ldur	w1, [x29, #-44]
  409b6c:	ldur	x8, [x29, #-40]
  409b70:	ldr	w2, [x8, #40]
  409b74:	bl	4712bc <warn@@Base>
  409b78:	ldur	w8, [x29, #-20]
  409b7c:	cbnz	w8, 409bc0 <ferror@plt+0x7e90>
  409b80:	ldur	x8, [x29, #-40]
  409b84:	ldr	x8, [x8, #8]
  409b88:	and	x8, x8, #0x40
  409b8c:	cbz	x8, 409bc0 <ferror@plt+0x7e90>
  409b90:	ldur	x8, [x29, #-40]
  409b94:	ldr	w9, [x8, #44]
  409b98:	ldur	w10, [x29, #-52]
  409b9c:	cmp	w9, w10
  409ba0:	b.ls	409bc0 <ferror@plt+0x7e90>  // b.plast
  409ba4:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409ba8:	add	x0, x0, #0x255
  409bac:	bl	401cf0 <gettext@plt>
  409bb0:	ldur	w1, [x29, #-44]
  409bb4:	ldur	x8, [x29, #-40]
  409bb8:	ldr	w2, [x8, #44]
  409bbc:	bl	4712bc <warn@@Base>
  409bc0:	ldur	w8, [x29, #-44]
  409bc4:	add	w8, w8, #0x1
  409bc8:	stur	w8, [x29, #-44]
  409bcc:	ldur	x9, [x29, #-40]
  409bd0:	add	x9, x9, #0x50
  409bd4:	stur	x9, [x29, #-40]
  409bd8:	b	409920 <ferror@plt+0x7bf0>
  409bdc:	ldur	x0, [x29, #-32]
  409be0:	bl	401bd0 <free@plt>
  409be4:	mov	w8, #0x1                   	// #1
  409be8:	stur	w8, [x29, #-4]
  409bec:	ldur	w0, [x29, #-4]
  409bf0:	ldp	x29, x30, [sp, #128]
  409bf4:	add	sp, sp, #0x90
  409bf8:	ret
  409bfc:	sub	sp, sp, #0x90
  409c00:	stp	x29, x30, [sp, #128]
  409c04:	add	x29, sp, #0x80
  409c08:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  409c0c:	add	x8, x8, #0x578
  409c10:	stur	x0, [x29, #-16]
  409c14:	stur	w1, [x29, #-20]
  409c18:	ldur	x9, [x29, #-16]
  409c1c:	ldr	w10, [x9, #96]
  409c20:	stur	w10, [x29, #-48]
  409c24:	ldur	w10, [x29, #-20]
  409c28:	str	x8, [sp, #64]
  409c2c:	cbz	w10, 409c3c <ferror@plt+0x7f0c>
  409c30:	mov	w8, #0x1                   	// #1
  409c34:	str	w8, [sp, #60]
  409c38:	b	409c48 <ferror@plt+0x7f18>
  409c3c:	ldur	x8, [x29, #-16]
  409c40:	ldr	w9, [x8, #100]
  409c44:	str	w9, [sp, #60]
  409c48:	ldr	w8, [sp, #60]
  409c4c:	stur	w8, [x29, #-52]
  409c50:	ldur	w8, [x29, #-48]
  409c54:	cbz	w8, 409c60 <ferror@plt+0x7f30>
  409c58:	ldur	w8, [x29, #-52]
  409c5c:	cbnz	w8, 409c68 <ferror@plt+0x7f38>
  409c60:	stur	wzr, [x29, #-4]
  409c64:	b	40a088 <ferror@plt+0x8358>
  409c68:	ldur	w8, [x29, #-48]
  409c6c:	mov	w9, w8
  409c70:	cmp	x9, #0x40
  409c74:	b.cs	409c98 <ferror@plt+0x7f68>  // b.hs, b.nlast
  409c78:	ldur	w8, [x29, #-20]
  409c7c:	cbnz	w8, 409c90 <ferror@plt+0x7f60>
  409c80:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409c84:	add	x0, x0, #0x135
  409c88:	bl	401cf0 <gettext@plt>
  409c8c:	bl	4711a8 <error@@Base>
  409c90:	stur	wzr, [x29, #-4]
  409c94:	b	40a088 <ferror@plt+0x8358>
  409c98:	ldur	w8, [x29, #-20]
  409c9c:	cbnz	w8, 409cc0 <ferror@plt+0x7f90>
  409ca0:	ldur	w8, [x29, #-48]
  409ca4:	mov	w9, w8
  409ca8:	cmp	x9, #0x40
  409cac:	b.ls	409cc0 <ferror@plt+0x7f90>  // b.plast
  409cb0:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409cb4:	add	x0, x0, #0x18d
  409cb8:	bl	401cf0 <gettext@plt>
  409cbc:	bl	4712bc <warn@@Base>
  409cc0:	ldur	x1, [x29, #-16]
  409cc4:	ldur	x8, [x29, #-16]
  409cc8:	ldr	x2, [x8, #56]
  409ccc:	ldur	w9, [x29, #-48]
  409cd0:	mov	w3, w9
  409cd4:	ldur	w9, [x29, #-52]
  409cd8:	mov	w4, w9
  409cdc:	ldur	w9, [x29, #-20]
  409ce0:	str	x1, [sp, #48]
  409ce4:	str	x2, [sp, #40]
  409ce8:	str	x3, [sp, #32]
  409cec:	str	x4, [sp, #24]
  409cf0:	cbz	w9, 409d00 <ferror@plt+0x7fd0>
  409cf4:	mov	x8, xzr
  409cf8:	str	x8, [sp, #16]
  409cfc:	b	409d10 <ferror@plt+0x7fe0>
  409d00:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409d04:	add	x0, x0, #0x1e7
  409d08:	bl	401cf0 <gettext@plt>
  409d0c:	str	x0, [sp, #16]
  409d10:	ldr	x8, [sp, #16]
  409d14:	mov	x9, xzr
  409d18:	mov	x0, x9
  409d1c:	ldr	x1, [sp, #48]
  409d20:	ldr	x2, [sp, #40]
  409d24:	ldr	x3, [sp, #32]
  409d28:	ldr	x4, [sp, #24]
  409d2c:	mov	x5, x8
  409d30:	bl	4020ec <ferror@plt+0x3bc>
  409d34:	stur	x0, [x29, #-32]
  409d38:	ldur	x8, [x29, #-32]
  409d3c:	cbnz	x8, 409d48 <ferror@plt+0x8018>
  409d40:	stur	wzr, [x29, #-4]
  409d44:	b	40a088 <ferror@plt+0x8358>
  409d48:	ldur	x8, [x29, #-16]
  409d4c:	ldr	x0, [x8, #112]
  409d50:	bl	401bd0 <free@plt>
  409d54:	ldur	w9, [x29, #-52]
  409d58:	mov	w0, w9
  409d5c:	mov	x1, #0x50                  	// #80
  409d60:	bl	44a960 <ferror@plt+0x48c30>
  409d64:	ldur	x8, [x29, #-16]
  409d68:	str	x0, [x8, #112]
  409d6c:	ldur	x8, [x29, #-16]
  409d70:	ldr	x8, [x8, #112]
  409d74:	cbnz	x8, 409da4 <ferror@plt+0x8074>
  409d78:	ldur	w8, [x29, #-20]
  409d7c:	cbnz	w8, 409d94 <ferror@plt+0x8064>
  409d80:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409d84:	add	x0, x0, #0x1f7
  409d88:	bl	401cf0 <gettext@plt>
  409d8c:	ldur	w1, [x29, #-52]
  409d90:	bl	4711a8 <error@@Base>
  409d94:	ldur	x0, [x29, #-32]
  409d98:	bl	401bd0 <free@plt>
  409d9c:	stur	wzr, [x29, #-4]
  409da0:	b	40a088 <ferror@plt+0x8358>
  409da4:	stur	wzr, [x29, #-44]
  409da8:	ldur	x8, [x29, #-16]
  409dac:	ldr	x8, [x8, #112]
  409db0:	stur	x8, [x29, #-40]
  409db4:	ldur	w8, [x29, #-44]
  409db8:	ldur	w9, [x29, #-52]
  409dbc:	cmp	w8, w9
  409dc0:	b.cs	40a078 <ferror@plt+0x8348>  // b.hs, b.nlast
  409dc4:	ldr	x8, [sp, #64]
  409dc8:	ldr	x9, [x8]
  409dcc:	ldur	x10, [x29, #-32]
  409dd0:	ldur	w11, [x29, #-44]
  409dd4:	mov	w12, w11
  409dd8:	mov	x13, #0x40                  	// #64
  409ddc:	mul	x12, x13, x12
  409de0:	add	x0, x10, x12
  409de4:	mov	w11, #0x4                   	// #4
  409de8:	mov	w1, w11
  409dec:	str	x13, [sp, #8]
  409df0:	str	w11, [sp, #4]
  409df4:	blr	x9
  409df8:	ldur	x8, [x29, #-40]
  409dfc:	str	w0, [x8]
  409e00:	ldr	x8, [sp, #64]
  409e04:	ldr	x9, [x8]
  409e08:	ldur	x10, [x29, #-32]
  409e0c:	ldur	w11, [x29, #-44]
  409e10:	mov	w12, w11
  409e14:	ldr	x13, [sp, #8]
  409e18:	mul	x12, x13, x12
  409e1c:	add	x10, x10, x12
  409e20:	add	x0, x10, #0x4
  409e24:	ldr	w1, [sp, #4]
  409e28:	blr	x9
  409e2c:	ldur	x8, [x29, #-40]
  409e30:	str	w0, [x8, #4]
  409e34:	ldr	x8, [sp, #64]
  409e38:	ldr	x9, [x8]
  409e3c:	ldur	x10, [x29, #-32]
  409e40:	ldur	w11, [x29, #-44]
  409e44:	mov	w12, w11
  409e48:	ldr	x13, [sp, #8]
  409e4c:	mul	x12, x13, x12
  409e50:	add	x10, x10, x12
  409e54:	add	x0, x10, #0x8
  409e58:	mov	w11, #0x8                   	// #8
  409e5c:	mov	w1, w11
  409e60:	str	w11, [sp]
  409e64:	blr	x9
  409e68:	ldur	x8, [x29, #-40]
  409e6c:	str	x0, [x8, #8]
  409e70:	ldr	x8, [sp, #64]
  409e74:	ldr	x9, [x8]
  409e78:	ldur	x10, [x29, #-32]
  409e7c:	ldur	w11, [x29, #-44]
  409e80:	mov	w12, w11
  409e84:	ldr	x13, [sp, #8]
  409e88:	mul	x12, x13, x12
  409e8c:	add	x10, x10, x12
  409e90:	add	x0, x10, #0x10
  409e94:	ldr	w1, [sp]
  409e98:	blr	x9
  409e9c:	ldur	x8, [x29, #-40]
  409ea0:	str	x0, [x8, #16]
  409ea4:	ldr	x8, [sp, #64]
  409ea8:	ldr	x9, [x8]
  409eac:	ldur	x10, [x29, #-32]
  409eb0:	ldur	w11, [x29, #-44]
  409eb4:	mov	w12, w11
  409eb8:	ldr	x13, [sp, #8]
  409ebc:	mul	x12, x13, x12
  409ec0:	add	x10, x10, x12
  409ec4:	add	x0, x10, #0x20
  409ec8:	ldr	w1, [sp]
  409ecc:	blr	x9
  409ed0:	ldur	x8, [x29, #-40]
  409ed4:	str	x0, [x8, #32]
  409ed8:	ldr	x8, [sp, #64]
  409edc:	ldr	x9, [x8]
  409ee0:	ldur	x10, [x29, #-32]
  409ee4:	ldur	w11, [x29, #-44]
  409ee8:	mov	w12, w11
  409eec:	ldr	x13, [sp, #8]
  409ef0:	mul	x12, x13, x12
  409ef4:	add	x10, x10, x12
  409ef8:	add	x0, x10, #0x38
  409efc:	ldr	w1, [sp]
  409f00:	blr	x9
  409f04:	ldur	x8, [x29, #-40]
  409f08:	str	x0, [x8, #56]
  409f0c:	ldr	x8, [sp, #64]
  409f10:	ldr	x9, [x8]
  409f14:	ldur	x10, [x29, #-32]
  409f18:	ldur	w11, [x29, #-44]
  409f1c:	mov	w12, w11
  409f20:	ldr	x13, [sp, #8]
  409f24:	mul	x12, x13, x12
  409f28:	add	x10, x10, x12
  409f2c:	add	x0, x10, #0x28
  409f30:	ldr	w1, [sp, #4]
  409f34:	blr	x9
  409f38:	ldur	x8, [x29, #-40]
  409f3c:	str	w0, [x8, #40]
  409f40:	ldr	x8, [sp, #64]
  409f44:	ldr	x9, [x8]
  409f48:	ldur	x10, [x29, #-32]
  409f4c:	ldur	w11, [x29, #-44]
  409f50:	mov	w12, w11
  409f54:	ldr	x13, [sp, #8]
  409f58:	mul	x12, x13, x12
  409f5c:	add	x10, x10, x12
  409f60:	add	x0, x10, #0x2c
  409f64:	ldr	w1, [sp, #4]
  409f68:	blr	x9
  409f6c:	ldur	x8, [x29, #-40]
  409f70:	str	w0, [x8, #44]
  409f74:	ldr	x8, [sp, #64]
  409f78:	ldr	x9, [x8]
  409f7c:	ldur	x10, [x29, #-32]
  409f80:	ldur	w11, [x29, #-44]
  409f84:	mov	w12, w11
  409f88:	ldr	x13, [sp, #8]
  409f8c:	mul	x12, x13, x12
  409f90:	add	x10, x10, x12
  409f94:	add	x0, x10, #0x18
  409f98:	ldr	w1, [sp]
  409f9c:	blr	x9
  409fa0:	ldur	x8, [x29, #-40]
  409fa4:	str	x0, [x8, #24]
  409fa8:	ldr	x8, [sp, #64]
  409fac:	ldr	x9, [x8]
  409fb0:	ldur	x10, [x29, #-32]
  409fb4:	ldur	w11, [x29, #-44]
  409fb8:	mov	w12, w11
  409fbc:	ldr	x13, [sp, #8]
  409fc0:	mul	x12, x13, x12
  409fc4:	add	x10, x10, x12
  409fc8:	add	x0, x10, #0x30
  409fcc:	ldr	w1, [sp]
  409fd0:	blr	x9
  409fd4:	ldur	x8, [x29, #-40]
  409fd8:	str	x0, [x8, #48]
  409fdc:	ldur	w11, [x29, #-20]
  409fe0:	cbnz	w11, 40a014 <ferror@plt+0x82e4>
  409fe4:	ldur	x8, [x29, #-40]
  409fe8:	ldr	w9, [x8, #40]
  409fec:	ldur	w10, [x29, #-52]
  409ff0:	cmp	w9, w10
  409ff4:	b.ls	40a014 <ferror@plt+0x82e4>  // b.plast
  409ff8:	adrp	x0, 481000 <warn@@Base+0xfd44>
  409ffc:	add	x0, x0, #0x221
  40a000:	bl	401cf0 <gettext@plt>
  40a004:	ldur	w1, [x29, #-44]
  40a008:	ldur	x8, [x29, #-40]
  40a00c:	ldr	w2, [x8, #40]
  40a010:	bl	4712bc <warn@@Base>
  40a014:	ldur	w8, [x29, #-20]
  40a018:	cbnz	w8, 40a05c <ferror@plt+0x832c>
  40a01c:	ldur	x8, [x29, #-40]
  40a020:	ldr	x8, [x8, #8]
  40a024:	and	x8, x8, #0x40
  40a028:	cbz	x8, 40a05c <ferror@plt+0x832c>
  40a02c:	ldur	x8, [x29, #-40]
  40a030:	ldr	w9, [x8, #44]
  40a034:	ldur	w10, [x29, #-52]
  40a038:	cmp	w9, w10
  40a03c:	b.ls	40a05c <ferror@plt+0x832c>  // b.plast
  40a040:	adrp	x0, 481000 <warn@@Base+0xfd44>
  40a044:	add	x0, x0, #0x255
  40a048:	bl	401cf0 <gettext@plt>
  40a04c:	ldur	w1, [x29, #-44]
  40a050:	ldur	x8, [x29, #-40]
  40a054:	ldr	w2, [x8, #44]
  40a058:	bl	4712bc <warn@@Base>
  40a05c:	ldur	w8, [x29, #-44]
  40a060:	add	w8, w8, #0x1
  40a064:	stur	w8, [x29, #-44]
  40a068:	ldur	x9, [x29, #-40]
  40a06c:	add	x9, x9, #0x50
  40a070:	stur	x9, [x29, #-40]
  40a074:	b	409db4 <ferror@plt+0x8084>
  40a078:	ldur	x0, [x29, #-32]
  40a07c:	bl	401bd0 <free@plt>
  40a080:	mov	w8, #0x1                   	// #1
  40a084:	stur	w8, [x29, #-4]
  40a088:	ldur	w0, [x29, #-4]
  40a08c:	ldp	x29, x30, [sp, #128]
  40a090:	add	sp, sp, #0x90
  40a094:	ret
  40a098:	sub	sp, sp, #0x30
  40a09c:	stp	x29, x30, [sp, #32]
  40a0a0:	add	x29, sp, #0x20
  40a0a4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a0a8:	add	x8, x8, #0xa04
  40a0ac:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40a0b0:	add	x9, x9, #0x6f0
  40a0b4:	mov	w10, wzr
  40a0b8:	add	x11, sp, #0x8
  40a0bc:	stur	x0, [x29, #-8]
  40a0c0:	sturb	w1, [x29, #-9]
  40a0c4:	ldr	w12, [x8]
  40a0c8:	add	w12, w12, #0x1
  40a0cc:	str	w12, [x8]
  40a0d0:	ldr	x0, [x9]
  40a0d4:	mov	x1, x11
  40a0d8:	mov	w2, w10
  40a0dc:	bl	4018f0 <strtoul@plt>
  40a0e0:	str	w0, [sp, #16]
  40a0e4:	ldr	x8, [sp, #8]
  40a0e8:	ldrb	w10, [x8]
  40a0ec:	cbnz	w10, 40a114 <ferror@plt+0x83e4>
  40a0f0:	ldr	w8, [sp, #16]
  40a0f4:	cmp	w8, #0x0
  40a0f8:	cset	w8, lt  // lt = tstop
  40a0fc:	tbnz	w8, #0, 40a114 <ferror@plt+0x83e4>
  40a100:	ldur	x0, [x29, #-8]
  40a104:	ldr	w1, [sp, #16]
  40a108:	ldurb	w2, [x29, #-9]
  40a10c:	bl	40a134 <ferror@plt+0x8404>
  40a110:	b	40a128 <ferror@plt+0x83f8>
  40a114:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a118:	add	x8, x8, #0x6f0
  40a11c:	ldr	x0, [x8]
  40a120:	ldurb	w1, [x29, #-9]
  40a124:	bl	40a22c <ferror@plt+0x84fc>
  40a128:	ldp	x29, x30, [sp, #32]
  40a12c:	add	sp, sp, #0x30
  40a130:	ret
  40a134:	sub	sp, sp, #0x30
  40a138:	stp	x29, x30, [sp, #32]
  40a13c:	add	x29, sp, #0x20
  40a140:	stur	x0, [x29, #-8]
  40a144:	stur	w1, [x29, #-12]
  40a148:	sturb	w2, [x29, #-13]
  40a14c:	ldur	w8, [x29, #-12]
  40a150:	ldur	x9, [x29, #-8]
  40a154:	ldr	w10, [x9, #152]
  40a158:	cmp	w8, w10
  40a15c:	b.cc	40a1f0 <ferror@plt+0x84c0>  // b.lo, b.ul, b.last
  40a160:	ldur	w8, [x29, #-12]
  40a164:	add	w8, w8, #0x1
  40a168:	mov	w9, w8
  40a16c:	ubfx	x0, x9, #0, #32
  40a170:	mov	x1, #0x1                   	// #1
  40a174:	bl	401aa0 <calloc@plt>
  40a178:	str	x0, [sp, #8]
  40a17c:	ldr	x9, [sp, #8]
  40a180:	cbnz	x9, 40a198 <ferror@plt+0x8468>
  40a184:	adrp	x0, 481000 <warn@@Base+0xfd44>
  40a188:	add	x0, x0, #0x411
  40a18c:	bl	401cf0 <gettext@plt>
  40a190:	bl	4711a8 <error@@Base>
  40a194:	b	40a1f0 <ferror@plt+0x84c0>
  40a198:	ldur	x8, [x29, #-8]
  40a19c:	ldr	x8, [x8, #144]
  40a1a0:	cbz	x8, 40a1d4 <ferror@plt+0x84a4>
  40a1a4:	ldr	x0, [sp, #8]
  40a1a8:	ldur	x8, [x29, #-8]
  40a1ac:	ldr	x1, [x8, #144]
  40a1b0:	ldur	x8, [x29, #-8]
  40a1b4:	ldr	w9, [x8, #152]
  40a1b8:	mov	w8, w9
  40a1bc:	mov	x10, #0x1                   	// #1
  40a1c0:	mul	x2, x8, x10
  40a1c4:	bl	4018c0 <memcpy@plt>
  40a1c8:	ldur	x8, [x29, #-8]
  40a1cc:	ldr	x0, [x8, #144]
  40a1d0:	bl	401bd0 <free@plt>
  40a1d4:	ldr	x8, [sp, #8]
  40a1d8:	ldur	x9, [x29, #-8]
  40a1dc:	str	x8, [x9, #144]
  40a1e0:	ldur	w10, [x29, #-12]
  40a1e4:	add	w10, w10, #0x1
  40a1e8:	ldur	x8, [x29, #-8]
  40a1ec:	str	w10, [x8, #152]
  40a1f0:	ldur	x8, [x29, #-8]
  40a1f4:	ldr	x8, [x8, #144]
  40a1f8:	cbz	x8, 40a220 <ferror@plt+0x84f0>
  40a1fc:	ldurb	w8, [x29, #-13]
  40a200:	ldur	x9, [x29, #-8]
  40a204:	ldr	x9, [x9, #144]
  40a208:	ldur	w10, [x29, #-12]
  40a20c:	mov	w11, w10
  40a210:	add	x9, x9, x11
  40a214:	ldrb	w10, [x9]
  40a218:	orr	w8, w10, w8
  40a21c:	strb	w8, [x9]
  40a220:	ldp	x29, x30, [sp, #32]
  40a224:	add	sp, sp, #0x30
  40a228:	ret
  40a22c:	sub	sp, sp, #0x30
  40a230:	stp	x29, x30, [sp, #32]
  40a234:	add	x29, sp, #0x20
  40a238:	mov	x8, #0x18                  	// #24
  40a23c:	stur	x0, [x29, #-8]
  40a240:	sturb	w1, [x29, #-9]
  40a244:	mov	x0, x8
  40a248:	bl	401a30 <malloc@plt>
  40a24c:	str	x0, [sp, #8]
  40a250:	ldr	x8, [sp, #8]
  40a254:	cbnz	x8, 40a268 <ferror@plt+0x8538>
  40a258:	adrp	x0, 481000 <warn@@Base+0xfd44>
  40a25c:	add	x0, x0, #0x411
  40a260:	bl	401cf0 <gettext@plt>
  40a264:	bl	4711a8 <error@@Base>
  40a268:	ldur	x0, [x29, #-8]
  40a26c:	bl	401af0 <strdup@plt>
  40a270:	ldr	x8, [sp, #8]
  40a274:	str	x0, [x8]
  40a278:	ldr	x8, [sp, #8]
  40a27c:	ldr	x8, [x8]
  40a280:	cbnz	x8, 40a294 <ferror@plt+0x8564>
  40a284:	adrp	x0, 481000 <warn@@Base+0xfd44>
  40a288:	add	x0, x0, #0x411
  40a28c:	bl	401cf0 <gettext@plt>
  40a290:	bl	4711a8 <error@@Base>
  40a294:	ldurb	w8, [x29, #-9]
  40a298:	ldr	x9, [sp, #8]
  40a29c:	strb	w8, [x9, #8]
  40a2a0:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40a2a4:	add	x9, x9, #0xa18
  40a2a8:	ldr	x10, [x9]
  40a2ac:	ldr	x11, [sp, #8]
  40a2b0:	str	x10, [x11, #16]
  40a2b4:	ldr	x10, [sp, #8]
  40a2b8:	str	x10, [x9]
  40a2bc:	ldp	x29, x30, [sp, #32]
  40a2c0:	add	sp, sp, #0x30
  40a2c4:	ret
  40a2c8:	stp	x29, x30, [sp, #-32]!
  40a2cc:	str	x28, [sp, #16]
  40a2d0:	mov	x29, sp
  40a2d4:	sub	sp, sp, #0x260
  40a2d8:	mov	w8, #0x1                   	// #1
  40a2dc:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40a2e0:	add	x9, x9, #0x7b8
  40a2e4:	mov	x10, xzr
  40a2e8:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40a2ec:	add	x11, x11, #0x9fc
  40a2f0:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  40a2f4:	add	x12, x12, #0xa20
  40a2f8:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  40a2fc:	add	x13, x13, #0x7d8
  40a300:	sub	x14, x29, #0xb0
  40a304:	add	x15, sp, #0x118
  40a308:	stur	x0, [x29, #-16]
  40a30c:	stur	w1, [x29, #-20]
  40a310:	str	w8, [sp, #268]
  40a314:	str	w8, [x9]
  40a318:	stur	x10, [x29, #-176]
  40a31c:	str	x10, [x14, #8]
  40a320:	str	x10, [x14, #24]
  40a324:	str	x10, [x14, #32]
  40a328:	str	x10, [x14, #48]
  40a32c:	str	x10, [sp, #280]
  40a330:	str	x10, [x15, #8]
  40a334:	str	x10, [x15, #24]
  40a338:	str	x10, [x15, #32]
  40a33c:	str	x10, [x15, #48]
  40a340:	ldur	x9, [x29, #-16]
  40a344:	ldr	x1, [x9]
  40a348:	ldur	x9, [x29, #-16]
  40a34c:	ldr	x2, [x9, #8]
  40a350:	ldur	w3, [x29, #-20]
  40a354:	ldr	w4, [x11]
  40a358:	mov	x0, x14
  40a35c:	str	x12, [sp, #16]
  40a360:	str	x13, [sp, #8]
  40a364:	bl	471f44 <warn@@Base+0xc88>
  40a368:	cbz	w0, 40a374 <ferror@plt+0x8644>
  40a36c:	str	wzr, [sp, #268]
  40a370:	b	40aa50 <ferror@plt+0x8d20>
  40a374:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a378:	add	x8, x8, #0x9fc
  40a37c:	ldr	w9, [x8]
  40a380:	cbz	w9, 40a71c <ferror@plt+0x89ec>
  40a384:	sub	x8, x29, #0xb0
  40a388:	ldr	x8, [x8, #32]
  40a38c:	cbnz	x8, 40a3ac <ferror@plt+0x867c>
  40a390:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a394:	add	x0, x0, #0x11a
  40a398:	bl	401cf0 <gettext@plt>
  40a39c:	ldur	x8, [x29, #-16]
  40a3a0:	ldr	x1, [x8]
  40a3a4:	bl	4711a8 <error@@Base>
  40a3a8:	b	40a620 <ferror@plt+0x88f0>
  40a3ac:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a3b0:	add	x0, x0, #0x14a
  40a3b4:	bl	401cf0 <gettext@plt>
  40a3b8:	ldur	x8, [x29, #-16]
  40a3bc:	ldr	x1, [x8]
  40a3c0:	ldur	x2, [x29, #-160]
  40a3c4:	ldur	x3, [x29, #-136]
  40a3c8:	bl	401ca0 <printf@plt>
  40a3cc:	ldur	x8, [x29, #-16]
  40a3d0:	ldr	x8, [x8, #8]
  40a3d4:	mov	x0, x8
  40a3d8:	bl	401970 <ftell@plt>
  40a3dc:	str	x0, [sp, #240]
  40a3e0:	str	xzr, [sp, #248]
  40a3e4:	str	xzr, [sp, #256]
  40a3e8:	ldr	x8, [sp, #256]
  40a3ec:	ldur	x9, [x29, #-160]
  40a3f0:	cmp	x8, x9
  40a3f4:	b.cs	40a568 <ferror@plt+0x8838>  // b.hs, b.nlast
  40a3f8:	ldr	x8, [sp, #256]
  40a3fc:	cbz	x8, 40a438 <ferror@plt+0x8708>
  40a400:	ldr	x8, [sp, #256]
  40a404:	cmp	x8, #0x0
  40a408:	cset	w9, ls  // ls = plast
  40a40c:	tbnz	w9, #0, 40a4c4 <ferror@plt+0x8794>
  40a410:	sub	x8, x29, #0xb0
  40a414:	ldr	x9, [x8, #24]
  40a418:	ldr	x10, [sp, #256]
  40a41c:	ldr	x9, [x9, x10, lsl #3]
  40a420:	ldr	x8, [x8, #24]
  40a424:	ldr	x10, [sp, #256]
  40a428:	subs	x10, x10, #0x1
  40a42c:	ldr	x8, [x8, x10, lsl #3]
  40a430:	cmp	x9, x8
  40a434:	b.eq	40a4c4 <ferror@plt+0x8794>  // b.none
  40a438:	sub	x8, x29, #0xb0
  40a43c:	ldr	x9, [x8, #24]
  40a440:	ldr	x10, [sp, #256]
  40a444:	ldr	x1, [x9, x10, lsl #3]
  40a448:	mov	x0, x8
  40a44c:	add	x2, sp, #0x118
  40a450:	bl	472c94 <warn@@Base+0x19d8>
  40a454:	str	x0, [sp, #232]
  40a458:	ldr	x8, [sp, #232]
  40a45c:	cbz	x8, 40a4c4 <ferror@plt+0x8794>
  40a460:	ldr	x2, [sp, #232]
  40a464:	sub	x0, x29, #0xb0
  40a468:	add	x1, sp, #0x118
  40a46c:	bl	472d9c <warn@@Base+0x1ae0>
  40a470:	str	x0, [sp, #224]
  40a474:	ldr	x8, [sp, #224]
  40a478:	cbz	x8, 40a4c4 <ferror@plt+0x8794>
  40a47c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a480:	add	x0, x0, #0x18f
  40a484:	bl	401cf0 <gettext@plt>
  40a488:	ldr	x1, [sp, #224]
  40a48c:	bl	401ca0 <printf@plt>
  40a490:	sub	x8, x29, #0xb0
  40a494:	ldr	x8, [x8, #24]
  40a498:	ldr	x9, [sp, #256]
  40a49c:	ldr	x8, [x8, x9, lsl #3]
  40a4a0:	mov	x0, x8
  40a4a4:	mov	w1, #0x4                   	// #4
  40a4a8:	bl	40b080 <ferror@plt+0x9350>
  40a4ac:	mov	w10, #0xa                   	// #10
  40a4b0:	mov	w0, w10
  40a4b4:	bl	401cd0 <putchar@plt>
  40a4b8:	ldr	x8, [sp, #224]
  40a4bc:	mov	x0, x8
  40a4c0:	bl	401bd0 <free@plt>
  40a4c4:	ldr	x8, [sp, #248]
  40a4c8:	ldur	x9, [x29, #-136]
  40a4cc:	cmp	x8, x9
  40a4d0:	b.cc	40a4f4 <ferror@plt+0x87c4>  // b.lo, b.ul, b.last
  40a4d4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a4d8:	add	x0, x0, #0x1b0
  40a4dc:	bl	401cf0 <gettext@plt>
  40a4e0:	ldur	x8, [x29, #-16]
  40a4e4:	ldr	x1, [x8]
  40a4e8:	bl	4711a8 <error@@Base>
  40a4ec:	str	wzr, [sp, #268]
  40a4f0:	b	40a568 <ferror@plt+0x8838>
  40a4f4:	sub	x8, x29, #0xb0
  40a4f8:	ldur	x9, [x29, #-136]
  40a4fc:	ldr	x10, [sp, #248]
  40a500:	subs	x9, x9, x10
  40a504:	ldr	x10, [x8, #32]
  40a508:	ldr	x11, [sp, #248]
  40a50c:	add	x2, x10, x11
  40a510:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  40a514:	add	x0, x0, #0x31d
  40a518:	mov	w1, w9
  40a51c:	str	x8, [sp]
  40a520:	bl	401ca0 <printf@plt>
  40a524:	ldr	x8, [sp]
  40a528:	ldr	x10, [x8, #32]
  40a52c:	ldr	x11, [sp, #248]
  40a530:	add	x10, x10, x11
  40a534:	ldur	x11, [x29, #-136]
  40a538:	ldr	x12, [sp, #248]
  40a53c:	subs	x1, x11, x12
  40a540:	mov	x0, x10
  40a544:	bl	401940 <strnlen@plt>
  40a548:	add	x8, x0, #0x1
  40a54c:	ldr	x10, [sp, #248]
  40a550:	add	x8, x10, x8
  40a554:	str	x8, [sp, #248]
  40a558:	ldr	x8, [sp, #256]
  40a55c:	add	x8, x8, #0x1
  40a560:	str	x8, [sp, #256]
  40a564:	b	40a3e8 <ferror@plt+0x86b8>
  40a568:	ldur	w8, [x29, #-92]
  40a56c:	cbz	w8, 40a584 <ferror@plt+0x8854>
  40a570:	ldr	x8, [sp, #248]
  40a574:	add	x8, x8, #0x7
  40a578:	and	x8, x8, #0xfffffffffffffff8
  40a57c:	str	x8, [sp, #248]
  40a580:	b	40a598 <ferror@plt+0x8868>
  40a584:	ldr	x8, [sp, #248]
  40a588:	and	x8, x8, #0x1
  40a58c:	ldr	x9, [sp, #248]
  40a590:	add	x8, x9, x8
  40a594:	str	x8, [sp, #248]
  40a598:	ldr	x8, [sp, #248]
  40a59c:	ldur	x9, [x29, #-136]
  40a5a0:	cmp	x8, x9
  40a5a4:	b.cs	40a5e4 <ferror@plt+0x88b4>  // b.hs, b.nlast
  40a5a8:	ldur	x8, [x29, #-136]
  40a5ac:	ldr	x9, [sp, #248]
  40a5b0:	subs	x2, x8, x9
  40a5b4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a5b8:	add	x0, x0, #0x1f1
  40a5bc:	adrp	x1, 482000 <warn@@Base+0x10d44>
  40a5c0:	add	x1, x1, #0x251
  40a5c4:	bl	4018e0 <ngettext@plt>
  40a5c8:	ldur	x8, [x29, #-16]
  40a5cc:	ldr	x1, [x8]
  40a5d0:	ldur	x8, [x29, #-136]
  40a5d4:	ldr	x9, [sp, #248]
  40a5d8:	subs	x2, x8, x9
  40a5dc:	bl	4711a8 <error@@Base>
  40a5e0:	str	wzr, [sp, #268]
  40a5e4:	ldur	x8, [x29, #-16]
  40a5e8:	ldr	x0, [x8, #8]
  40a5ec:	ldr	x1, [sp, #240]
  40a5f0:	mov	w9, wzr
  40a5f4:	mov	w2, w9
  40a5f8:	bl	401b30 <fseek@plt>
  40a5fc:	cbz	w0, 40a620 <ferror@plt+0x88f0>
  40a600:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a604:	add	x0, x0, #0x2b1
  40a608:	bl	401cf0 <gettext@plt>
  40a60c:	ldur	x8, [x29, #-16]
  40a610:	ldr	x1, [x8]
  40a614:	bl	4711a8 <error@@Base>
  40a618:	str	wzr, [sp, #268]
  40a61c:	b	40aa50 <ferror@plt+0x8d20>
  40a620:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a624:	add	x8, x8, #0x9d0
  40a628:	ldr	w9, [x8]
  40a62c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a630:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a634:	add	x8, x8, #0x9c4
  40a638:	ldr	w9, [x8]
  40a63c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a640:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a644:	add	x8, x8, #0x9c8
  40a648:	ldr	w9, [x8]
  40a64c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a650:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a654:	add	x8, x8, #0x9cc
  40a658:	ldr	w9, [x8]
  40a65c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a660:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a664:	add	x8, x8, #0x9d8
  40a668:	ldr	w9, [x8]
  40a66c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a670:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a674:	add	x8, x8, #0x9e0
  40a678:	ldr	w9, [x8]
  40a67c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a680:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a684:	add	x8, x8, #0x9d4
  40a688:	ldr	w9, [x8]
  40a68c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a690:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a694:	add	x8, x8, #0xa04
  40a698:	ldr	w9, [x8]
  40a69c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a6a0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a6a4:	add	x8, x8, #0x9e4
  40a6a8:	ldr	w9, [x8]
  40a6ac:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a6b0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a6b4:	add	x8, x8, #0x9e8
  40a6b8:	ldr	w9, [x8]
  40a6bc:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a6c0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a6c4:	add	x8, x8, #0xa08
  40a6c8:	ldr	w9, [x8]
  40a6cc:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a6d0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a6d4:	add	x8, x8, #0x9ec
  40a6d8:	ldr	w9, [x8]
  40a6dc:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a6e0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a6e4:	add	x8, x8, #0x9f0
  40a6e8:	ldr	w9, [x8]
  40a6ec:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a6f0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a6f4:	add	x8, x8, #0x9dc
  40a6f8:	ldr	w9, [x8]
  40a6fc:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a700:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40a704:	add	x8, x8, #0xa10
  40a708:	ldr	w9, [x8]
  40a70c:	cbnz	w9, 40a71c <ferror@plt+0x89ec>
  40a710:	mov	w8, #0x1                   	// #1
  40a714:	str	w8, [sp, #268]
  40a718:	b	40aa50 <ferror@plt+0x8d20>
  40a71c:	ldur	x8, [x29, #-16]
  40a720:	ldr	x0, [x8, #8]
  40a724:	ldur	x1, [x29, #-104]
  40a728:	mov	w9, wzr
  40a72c:	mov	w2, w9
  40a730:	bl	401b30 <fseek@plt>
  40a734:	cbz	w0, 40a754 <ferror@plt+0x8a24>
  40a738:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a73c:	add	x0, x0, #0x2f2
  40a740:	bl	401cf0 <gettext@plt>
  40a744:	ldur	x1, [x29, #-176]
  40a748:	bl	4711a8 <error@@Base>
  40a74c:	stur	wzr, [x29, #-4]
  40a750:	b	40aa80 <ferror@plt+0x8d50>
  40a754:	sub	x8, x29, #0xb0
  40a758:	add	x0, x8, #0x58
  40a75c:	ldur	x8, [x29, #-16]
  40a760:	ldr	x3, [x8, #8]
  40a764:	mov	x1, #0x1                   	// #1
  40a768:	mov	x2, #0x3c                  	// #60
  40a76c:	bl	401bc0 <fread@plt>
  40a770:	str	x0, [sp, #272]
  40a774:	ldr	x8, [sp, #272]
  40a778:	cmp	x8, #0x3c
  40a77c:	b.eq	40a7a8 <ferror@plt+0x8a78>  // b.none
  40a780:	ldr	x8, [sp, #272]
  40a784:	cbnz	x8, 40a78c <ferror@plt+0x8a5c>
  40a788:	b	40aa50 <ferror@plt+0x8d20>
  40a78c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a790:	add	x0, x0, #0x31d
  40a794:	bl	401cf0 <gettext@plt>
  40a798:	ldur	x1, [x29, #-176]
  40a79c:	bl	4711a8 <error@@Base>
  40a7a0:	str	wzr, [sp, #268]
  40a7a4:	b	40aa50 <ferror@plt+0x8d20>
  40a7a8:	sub	x8, x29, #0xb0
  40a7ac:	add	x0, x8, #0x92
  40a7b0:	adrp	x1, 482000 <warn@@Base+0x10d44>
  40a7b4:	add	x1, x1, #0x340
  40a7b8:	mov	x2, #0x2                   	// #2
  40a7bc:	bl	401b80 <memcmp@plt>
  40a7c0:	cbz	w0, 40a7e0 <ferror@plt+0x8ab0>
  40a7c4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a7c8:	add	x0, x0, #0x343
  40a7cc:	bl	401cf0 <gettext@plt>
  40a7d0:	ldur	x1, [x29, #-176]
  40a7d4:	bl	4711a8 <error@@Base>
  40a7d8:	str	wzr, [sp, #268]
  40a7dc:	b	40aa50 <ferror@plt+0x8d20>
  40a7e0:	sub	x8, x29, #0xb0
  40a7e4:	ldur	x9, [x29, #-104]
  40a7e8:	add	x9, x9, #0x3c
  40a7ec:	stur	x9, [x29, #-104]
  40a7f0:	add	x0, x8, #0x88
  40a7f4:	mov	x8, xzr
  40a7f8:	mov	x1, x8
  40a7fc:	mov	w2, #0xa                   	// #10
  40a800:	bl	4018f0 <strtoul@plt>
  40a804:	ldr	x8, [sp, #16]
  40a808:	str	x0, [x8]
  40a80c:	ldr	x9, [x8]
  40a810:	and	x9, x9, #0x1
  40a814:	cbz	x9, 40a828 <ferror@plt+0x8af8>
  40a818:	ldr	x8, [sp, #16]
  40a81c:	ldr	x9, [x8]
  40a820:	add	x9, x9, #0x1
  40a824:	str	x9, [x8]
  40a828:	sub	x0, x29, #0xb0
  40a82c:	add	x1, sp, #0x118
  40a830:	bl	472900 <warn@@Base+0x1644>
  40a834:	str	x0, [sp, #216]
  40a838:	ldr	x8, [sp, #216]
  40a83c:	cbnz	x8, 40a85c <ferror@plt+0x8b2c>
  40a840:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a844:	add	x0, x0, #0x36c
  40a848:	bl	401cf0 <gettext@plt>
  40a84c:	ldur	x1, [x29, #-176]
  40a850:	bl	4711a8 <error@@Base>
  40a854:	str	wzr, [sp, #268]
  40a858:	b	40aa50 <ferror@plt+0x8d20>
  40a85c:	ldr	x0, [sp, #216]
  40a860:	bl	401900 <strlen@plt>
  40a864:	str	x0, [sp, #208]
  40a868:	ldr	x2, [sp, #216]
  40a86c:	sub	x0, x29, #0xb0
  40a870:	add	x1, sp, #0x118
  40a874:	bl	472d9c <warn@@Base+0x1ae0>
  40a878:	str	x0, [sp, #200]
  40a87c:	ldr	x8, [sp, #200]
  40a880:	cbnz	x8, 40a8a0 <ferror@plt+0x8b70>
  40a884:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a888:	add	x0, x0, #0x36c
  40a88c:	bl	401cf0 <gettext@plt>
  40a890:	ldur	x1, [x29, #-176]
  40a894:	bl	4711a8 <error@@Base>
  40a898:	str	wzr, [sp, #268]
  40a89c:	b	40aa50 <ferror@plt+0x8d20>
  40a8a0:	ldur	w8, [x29, #-20]
  40a8a4:	cbz	w8, 40a94c <ferror@plt+0x8c1c>
  40a8a8:	ldur	x8, [x29, #-112]
  40a8ac:	cbnz	x8, 40a94c <ferror@plt+0x8c1c>
  40a8b0:	ldur	x8, [x29, #-16]
  40a8b4:	ldr	x0, [x8]
  40a8b8:	ldr	x1, [sp, #216]
  40a8bc:	ldr	x2, [sp, #208]
  40a8c0:	bl	471d54 <warn@@Base+0xa98>
  40a8c4:	str	x0, [sp, #184]
  40a8c8:	ldr	x8, [sp, #184]
  40a8cc:	cbnz	x8, 40a8d8 <ferror@plt+0x8ba8>
  40a8d0:	str	wzr, [sp, #268]
  40a8d4:	b	40aa50 <ferror@plt+0x8d20>
  40a8d8:	ldr	x0, [sp, #184]
  40a8dc:	bl	402bf8 <ferror@plt+0xec8>
  40a8e0:	str	x0, [sp, #192]
  40a8e4:	ldr	x8, [sp, #192]
  40a8e8:	cbnz	x8, 40a910 <ferror@plt+0x8be0>
  40a8ec:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a8f0:	add	x0, x0, #0x81
  40a8f4:	bl	401cf0 <gettext@plt>
  40a8f8:	ldr	x1, [sp, #184]
  40a8fc:	bl	4711a8 <error@@Base>
  40a900:	ldr	x0, [sp, #184]
  40a904:	bl	401bd0 <free@plt>
  40a908:	str	wzr, [sp, #268]
  40a90c:	b	40aa50 <ferror@plt+0x8d20>
  40a910:	ldur	x8, [x29, #-112]
  40a914:	ldr	x9, [sp, #8]
  40a918:	str	x8, [x9]
  40a91c:	ldr	x8, [sp, #200]
  40a920:	ldr	x10, [sp, #192]
  40a924:	str	x8, [x10]
  40a928:	ldr	x0, [sp, #192]
  40a92c:	bl	40aa94 <ferror@plt+0x8d64>
  40a930:	cbnz	w0, 40a938 <ferror@plt+0x8c08>
  40a934:	str	wzr, [sp, #268]
  40a938:	ldr	x0, [sp, #192]
  40a93c:	bl	402b90 <ferror@plt+0xe60>
  40a940:	ldr	x0, [sp, #184]
  40a944:	bl	401bd0 <free@plt>
  40a948:	b	40aa44 <ferror@plt+0x8d14>
  40a94c:	ldur	w8, [x29, #-20]
  40a950:	cbz	w8, 40aa08 <ferror@plt+0x8cd8>
  40a954:	add	x0, sp, #0x18
  40a958:	mov	w8, wzr
  40a95c:	mov	w1, w8
  40a960:	mov	x2, #0xa0                  	// #160
  40a964:	bl	401a90 <memset@plt>
  40a968:	add	x9, sp, #0x118
  40a96c:	ldr	x9, [x9, #8]
  40a970:	cbnz	x9, 40a994 <ferror@plt+0x8c64>
  40a974:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a978:	add	x0, x0, #0x387
  40a97c:	bl	401cf0 <gettext@plt>
  40a980:	ldr	x1, [sp, #200]
  40a984:	ldr	x2, [sp, #216]
  40a988:	bl	4711a8 <error@@Base>
  40a98c:	str	wzr, [sp, #268]
  40a990:	b	40aa50 <ferror@plt+0x8d20>
  40a994:	ldur	x8, [x29, #-112]
  40a998:	add	x8, x8, #0x3c
  40a99c:	ldr	x9, [sp, #8]
  40a9a0:	str	x8, [x9]
  40a9a4:	add	x8, sp, #0x118
  40a9a8:	ldr	x0, [x8, #8]
  40a9ac:	ldr	x1, [x9]
  40a9b0:	mov	w10, wzr
  40a9b4:	mov	w2, w10
  40a9b8:	bl	401b30 <fseek@plt>
  40a9bc:	cbz	w0, 40a9dc <ferror@plt+0x8cac>
  40a9c0:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40a9c4:	add	x0, x0, #0x3ae
  40a9c8:	bl	401cf0 <gettext@plt>
  40a9cc:	ldr	x1, [sp, #280]
  40a9d0:	bl	4711a8 <error@@Base>
  40a9d4:	str	wzr, [sp, #268]
  40a9d8:	b	40aa50 <ferror@plt+0x8d20>
  40a9dc:	add	x8, sp, #0x118
  40a9e0:	ldr	x8, [x8, #8]
  40a9e4:	add	x9, sp, #0x18
  40a9e8:	str	x8, [x9, #8]
  40a9ec:	ldr	x8, [sp, #200]
  40a9f0:	str	x8, [sp, #24]
  40a9f4:	mov	x0, x9
  40a9f8:	bl	40aa94 <ferror@plt+0x8d64>
  40a9fc:	cbnz	w0, 40aa04 <ferror@plt+0x8cd4>
  40aa00:	str	wzr, [sp, #268]
  40aa04:	b	40aa44 <ferror@plt+0x8d14>
  40aa08:	ldur	x8, [x29, #-104]
  40aa0c:	ldr	x9, [sp, #8]
  40aa10:	str	x8, [x9]
  40aa14:	ldr	x8, [sp, #16]
  40aa18:	ldr	x10, [x8]
  40aa1c:	ldur	x11, [x29, #-104]
  40aa20:	add	x10, x11, x10
  40aa24:	stur	x10, [x29, #-104]
  40aa28:	ldr	x10, [sp, #200]
  40aa2c:	ldur	x11, [x29, #-16]
  40aa30:	str	x10, [x11]
  40aa34:	ldur	x0, [x29, #-16]
  40aa38:	bl	40aa94 <ferror@plt+0x8d64>
  40aa3c:	cbnz	w0, 40aa44 <ferror@plt+0x8d14>
  40aa40:	str	wzr, [sp, #268]
  40aa44:	ldr	x0, [sp, #200]
  40aa48:	bl	401bd0 <free@plt>
  40aa4c:	b	40a71c <ferror@plt+0x89ec>
  40aa50:	add	x8, sp, #0x118
  40aa54:	ldr	x8, [x8, #8]
  40aa58:	cbz	x8, 40aa68 <ferror@plt+0x8d38>
  40aa5c:	add	x8, sp, #0x118
  40aa60:	ldr	x0, [x8, #8]
  40aa64:	bl	401a10 <fclose@plt>
  40aa68:	add	x0, sp, #0x118
  40aa6c:	bl	472884 <warn@@Base+0x15c8>
  40aa70:	sub	x0, x29, #0xb0
  40aa74:	bl	472884 <warn@@Base+0x15c8>
  40aa78:	ldr	w8, [sp, #268]
  40aa7c:	stur	w8, [x29, #-4]
  40aa80:	ldur	w0, [x29, #-4]
  40aa84:	add	sp, sp, #0x260
  40aa88:	ldr	x28, [sp, #16]
  40aa8c:	ldp	x29, x30, [sp], #32
  40aa90:	ret
  40aa94:	sub	sp, sp, #0x90
  40aa98:	stp	x29, x30, [sp, #128]
  40aa9c:	add	x29, sp, #0x80
  40aaa0:	mov	w8, #0x1                   	// #1
  40aaa4:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40aaa8:	add	x9, x9, #0x718
  40aaac:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40aab0:	add	x10, x10, #0xbb8
  40aab4:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40aab8:	add	x11, x11, #0xbc8
  40aabc:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  40aac0:	add	x12, x12, #0xbd8
  40aac4:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  40aac8:	add	x13, x13, #0xbe0
  40aacc:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  40aad0:	add	x14, x14, #0xbe8
  40aad4:	adrp	x15, 4bd000 <warn@@Base+0x4bd44>
  40aad8:	add	x15, x15, #0xbf0
  40aadc:	stur	x0, [x29, #-16]
  40aae0:	stur	w8, [x29, #-28]
  40aae4:	ldur	x0, [x29, #-16]
  40aae8:	str	x9, [sp, #64]
  40aaec:	str	x10, [sp, #56]
  40aaf0:	str	x11, [sp, #48]
  40aaf4:	str	x12, [sp, #40]
  40aaf8:	str	x13, [sp, #32]
  40aafc:	str	x14, [sp, #24]
  40ab00:	str	x15, [sp, #16]
  40ab04:	bl	409260 <ferror@plt+0x7530>
  40ab08:	cbnz	w0, 40ab2c <ferror@plt+0x8dfc>
  40ab0c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40ab10:	add	x0, x0, #0x3e1
  40ab14:	bl	401cf0 <gettext@plt>
  40ab18:	ldur	x8, [x29, #-16]
  40ab1c:	ldr	x1, [x8]
  40ab20:	bl	4711a8 <error@@Base>
  40ab24:	stur	wzr, [x29, #-4]
  40ab28:	b	40b070 <ferror@plt+0x9340>
  40ab2c:	mov	w8, #0x10                  	// #16
  40ab30:	stur	w8, [x29, #-24]
  40ab34:	ldur	w8, [x29, #-24]
  40ab38:	subs	w9, w8, #0x1
  40ab3c:	stur	w9, [x29, #-24]
  40ab40:	cbz	w8, 40ab60 <ferror@plt+0x8e30>
  40ab44:	ldur	w8, [x29, #-24]
  40ab48:	mov	w9, w8
  40ab4c:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40ab50:	add	x10, x10, #0xa28
  40ab54:	mov	x11, xzr
  40ab58:	str	x11, [x10, x9, lsl #3]
  40ab5c:	b	40ab34 <ferror@plt+0x8e04>
  40ab60:	mov	w8, #0x20                  	// #32
  40ab64:	stur	w8, [x29, #-24]
  40ab68:	ldur	w8, [x29, #-24]
  40ab6c:	subs	w9, w8, #0x1
  40ab70:	stur	w9, [x29, #-24]
  40ab74:	cbz	w8, 40ab94 <ferror@plt+0x8e64>
  40ab78:	ldur	w8, [x29, #-24]
  40ab7c:	mov	w9, w8
  40ab80:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40ab84:	add	x10, x10, #0xaa8
  40ab88:	mov	x11, xzr
  40ab8c:	str	x11, [x10, x9, lsl #3]
  40ab90:	b	40ab68 <ferror@plt+0x8e38>
  40ab94:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ab98:	add	x8, x8, #0xba8
  40ab9c:	str	xzr, [x8]
  40aba0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40aba4:	add	x8, x8, #0xbb0
  40aba8:	str	xzr, [x8]
  40abac:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40abb0:	add	x8, x8, #0x7b8
  40abb4:	ldr	w9, [x8]
  40abb8:	cbz	w9, 40abd4 <ferror@plt+0x8ea4>
  40abbc:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40abc0:	add	x0, x0, #0x401
  40abc4:	bl	401cf0 <gettext@plt>
  40abc8:	ldur	x8, [x29, #-16]
  40abcc:	ldr	x1, [x8]
  40abd0:	bl	401ca0 <printf@plt>
  40abd4:	ldur	x8, [x29, #-16]
  40abd8:	ldr	w9, [x8, #152]
  40abdc:	ldr	x8, [sp, #64]
  40abe0:	ldr	w10, [x8, #152]
  40abe4:	cmp	w9, w10
  40abe8:	b.ls	40ac14 <ferror@plt+0x8ee4>  // b.plast
  40abec:	ldur	x8, [x29, #-16]
  40abf0:	ldr	x0, [x8, #144]
  40abf4:	ldur	x8, [x29, #-16]
  40abf8:	ldr	w9, [x8, #152]
  40abfc:	mov	w8, w9
  40ac00:	mov	x10, #0x1                   	// #1
  40ac04:	mul	x2, x8, x10
  40ac08:	mov	w9, wzr
  40ac0c:	mov	w1, w9
  40ac10:	bl	401a90 <memset@plt>
  40ac14:	ldr	x8, [sp, #64]
  40ac18:	ldr	w9, [x8, #152]
  40ac1c:	cmp	w9, #0x0
  40ac20:	cset	w9, ls  // ls = plast
  40ac24:	tbnz	w9, #0, 40acac <ferror@plt+0x8f7c>
  40ac28:	ldur	x8, [x29, #-16]
  40ac2c:	ldr	w9, [x8, #152]
  40ac30:	cbnz	w9, 40ac4c <ferror@plt+0x8f1c>
  40ac34:	ldur	x0, [x29, #-16]
  40ac38:	ldr	x8, [sp, #64]
  40ac3c:	ldr	w1, [x8, #152]
  40ac40:	mov	w9, wzr
  40ac44:	mov	w2, w9
  40ac48:	bl	40a134 <ferror@plt+0x8404>
  40ac4c:	ldur	x8, [x29, #-16]
  40ac50:	ldr	w9, [x8, #152]
  40ac54:	ldr	x8, [sp, #64]
  40ac58:	ldr	w10, [x8, #152]
  40ac5c:	cmp	w9, w10
  40ac60:	b.cc	40ac68 <ferror@plt+0x8f38>  // b.lo, b.ul, b.last
  40ac64:	b	40ac88 <ferror@plt+0x8f58>
  40ac68:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40ac6c:	add	x0, x0, #0x40c
  40ac70:	adrp	x1, 482000 <warn@@Base+0x10d44>
  40ac74:	add	x1, x1, #0x43f
  40ac78:	mov	w2, #0x4de4                	// #19940
  40ac7c:	adrp	x3, 482000 <warn@@Base+0x10d44>
  40ac80:	add	x3, x3, #0x458
  40ac84:	bl	401cb0 <__assert_fail@plt>
  40ac88:	ldur	x8, [x29, #-16]
  40ac8c:	ldr	x0, [x8, #144]
  40ac90:	ldr	x8, [sp, #64]
  40ac94:	ldr	x1, [x8, #144]
  40ac98:	ldr	w9, [x8, #152]
  40ac9c:	mov	w10, w9
  40aca0:	mov	x11, #0x1                   	// #1
  40aca4:	mul	x2, x10, x11
  40aca8:	bl	4018c0 <memcpy@plt>
  40acac:	ldur	x0, [x29, #-16]
  40acb0:	bl	40b1e8 <ferror@plt+0x94b8>
  40acb4:	cbnz	w0, 40acc0 <ferror@plt+0x8f90>
  40acb8:	stur	wzr, [x29, #-4]
  40acbc:	b	40b070 <ferror@plt+0x9340>
  40acc0:	ldur	x0, [x29, #-16]
  40acc4:	bl	40b88c <ferror@plt+0x9b5c>
  40acc8:	cbnz	w0, 40ad30 <ferror@plt+0x9000>
  40accc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40acd0:	add	x8, x8, #0x9ec
  40acd4:	str	wzr, [x8]
  40acd8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40acdc:	add	x8, x8, #0xa04
  40ace0:	str	wzr, [x8]
  40ace4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ace8:	add	x8, x8, #0x9e4
  40acec:	str	wzr, [x8]
  40acf0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40acf4:	add	x8, x8, #0x9cc
  40acf8:	str	wzr, [x8]
  40acfc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ad00:	add	x8, x8, #0x9f8
  40ad04:	ldr	w9, [x8]
  40ad08:	cbnz	w9, 40ad30 <ferror@plt+0x9000>
  40ad0c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ad10:	add	x8, x8, #0x9c8
  40ad14:	str	wzr, [x8]
  40ad18:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ad1c:	add	x8, x8, #0xa10
  40ad20:	str	wzr, [x8]
  40ad24:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ad28:	add	x8, x8, #0x9c4
  40ad2c:	str	wzr, [x8]
  40ad30:	ldur	x0, [x29, #-16]
  40ad34:	bl	40d980 <ferror@plt+0xbc50>
  40ad38:	cbnz	w0, 40ad48 <ferror@plt+0x9018>
  40ad3c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ad40:	add	x8, x8, #0x9cc
  40ad44:	str	wzr, [x8]
  40ad48:	ldur	x0, [x29, #-16]
  40ad4c:	bl	40e42c <ferror@plt+0xc6fc>
  40ad50:	cbz	w0, 40ad60 <ferror@plt+0x9030>
  40ad54:	ldur	x0, [x29, #-16]
  40ad58:	bl	40f400 <ferror@plt+0xd6d0>
  40ad5c:	b	40ad64 <ferror@plt+0x9034>
  40ad60:	stur	wzr, [x29, #-28]
  40ad64:	ldur	x0, [x29, #-16]
  40ad68:	bl	410b24 <ferror@plt+0xedf4>
  40ad6c:	cbnz	w0, 40ad74 <ferror@plt+0x9044>
  40ad70:	stur	wzr, [x29, #-28]
  40ad74:	ldur	x0, [x29, #-16]
  40ad78:	bl	411170 <ferror@plt+0xf440>
  40ad7c:	cbnz	w0, 40ad84 <ferror@plt+0x9054>
  40ad80:	stur	wzr, [x29, #-28]
  40ad84:	ldur	x0, [x29, #-16]
  40ad88:	bl	411284 <ferror@plt+0xf554>
  40ad8c:	cbnz	w0, 40ad94 <ferror@plt+0x9064>
  40ad90:	stur	wzr, [x29, #-28]
  40ad94:	ldur	x0, [x29, #-16]
  40ad98:	bl	4129d0 <ferror@plt+0x10ca0>
  40ad9c:	cbnz	w0, 40ada4 <ferror@plt+0x9074>
  40ada0:	stur	wzr, [x29, #-28]
  40ada4:	ldur	x0, [x29, #-16]
  40ada8:	bl	412e30 <ferror@plt+0x11100>
  40adac:	cbnz	w0, 40adb4 <ferror@plt+0x9084>
  40adb0:	stur	wzr, [x29, #-28]
  40adb4:	ldur	x8, [x29, #-16]
  40adb8:	ldr	w9, [x8, #104]
  40adbc:	cbz	w9, 40add8 <ferror@plt+0x90a8>
  40adc0:	ldur	x0, [x29, #-16]
  40adc4:	ldur	x8, [x29, #-16]
  40adc8:	ldr	x1, [x8]
  40adcc:	bl	44ab14 <ferror@plt+0x48de4>
  40add0:	stur	w0, [x29, #-20]
  40add4:	b	40addc <ferror@plt+0x90ac>
  40add8:	stur	wzr, [x29, #-20]
  40addc:	ldur	x0, [x29, #-16]
  40ade0:	bl	4145ac <ferror@plt+0x1287c>
  40ade4:	cbnz	w0, 40adec <ferror@plt+0x90bc>
  40ade8:	stur	wzr, [x29, #-28]
  40adec:	ldur	w8, [x29, #-20]
  40adf0:	cbz	w8, 40ae48 <ferror@plt+0x9118>
  40adf4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  40adf8:	add	x8, x8, #0x988
  40adfc:	ldr	x8, [x8]
  40ae00:	stur	x8, [x29, #-40]
  40ae04:	ldur	x8, [x29, #-40]
  40ae08:	cbz	x8, 40ae48 <ferror@plt+0x9118>
  40ae0c:	ldur	x8, [x29, #-40]
  40ae10:	ldr	x0, [x8]
  40ae14:	bl	40b88c <ferror@plt+0x9b5c>
  40ae18:	cbnz	w0, 40ae24 <ferror@plt+0x90f4>
  40ae1c:	stur	wzr, [x29, #-28]
  40ae20:	b	40ae38 <ferror@plt+0x9108>
  40ae24:	ldur	x8, [x29, #-40]
  40ae28:	ldr	x0, [x8]
  40ae2c:	bl	4145ac <ferror@plt+0x1287c>
  40ae30:	cbnz	w0, 40ae38 <ferror@plt+0x9108>
  40ae34:	stur	wzr, [x29, #-28]
  40ae38:	ldur	x8, [x29, #-40]
  40ae3c:	ldr	x8, [x8, #16]
  40ae40:	stur	x8, [x29, #-40]
  40ae44:	b	40ae04 <ferror@plt+0x90d4>
  40ae48:	ldur	x0, [x29, #-16]
  40ae4c:	bl	414790 <ferror@plt+0x12a60>
  40ae50:	cbnz	w0, 40ae58 <ferror@plt+0x9128>
  40ae54:	stur	wzr, [x29, #-28]
  40ae58:	ldur	x0, [x29, #-16]
  40ae5c:	bl	414828 <ferror@plt+0x12af8>
  40ae60:	cbnz	w0, 40ae68 <ferror@plt+0x9138>
  40ae64:	stur	wzr, [x29, #-28]
  40ae68:	ldur	x0, [x29, #-16]
  40ae6c:	bl	414cec <ferror@plt+0x12fbc>
  40ae70:	cbnz	w0, 40ae78 <ferror@plt+0x9148>
  40ae74:	stur	wzr, [x29, #-28]
  40ae78:	ldur	x8, [x29, #-16]
  40ae7c:	ldr	x0, [x8, #120]
  40ae80:	bl	401bd0 <free@plt>
  40ae84:	ldur	x8, [x29, #-16]
  40ae88:	mov	x9, xzr
  40ae8c:	str	x9, [x8, #120]
  40ae90:	ldur	x8, [x29, #-16]
  40ae94:	ldr	x0, [x8, #112]
  40ae98:	str	x9, [sp, #8]
  40ae9c:	bl	401bd0 <free@plt>
  40aea0:	ldur	x8, [x29, #-16]
  40aea4:	ldr	x9, [sp, #8]
  40aea8:	str	x9, [x8, #112]
  40aeac:	ldur	x8, [x29, #-16]
  40aeb0:	ldr	x0, [x8, #128]
  40aeb4:	bl	401bd0 <free@plt>
  40aeb8:	ldur	x8, [x29, #-16]
  40aebc:	ldr	x9, [sp, #8]
  40aec0:	str	x9, [x8, #128]
  40aec4:	ldur	x8, [x29, #-16]
  40aec8:	str	xzr, [x8, #136]
  40aecc:	ldur	x8, [x29, #-16]
  40aed0:	ldr	x8, [x8, #144]
  40aed4:	cbz	x8, 40aef8 <ferror@plt+0x91c8>
  40aed8:	ldur	x8, [x29, #-16]
  40aedc:	ldr	x0, [x8, #144]
  40aee0:	bl	401bd0 <free@plt>
  40aee4:	ldur	x8, [x29, #-16]
  40aee8:	mov	x9, xzr
  40aeec:	str	x9, [x8, #144]
  40aef0:	ldur	x8, [x29, #-16]
  40aef4:	str	wzr, [x8, #152]
  40aef8:	ldr	x8, [sp, #56]
  40aefc:	ldr	x9, [x8]
  40af00:	cbz	x9, 40af28 <ferror@plt+0x91f8>
  40af04:	ldr	x8, [sp, #56]
  40af08:	ldr	x0, [x8]
  40af0c:	bl	401bd0 <free@plt>
  40af10:	mov	x8, xzr
  40af14:	ldr	x9, [sp, #56]
  40af18:	str	x8, [x9]
  40af1c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40af20:	add	x8, x8, #0xbc0
  40af24:	str	xzr, [x8]
  40af28:	ldr	x8, [sp, #48]
  40af2c:	ldr	x9, [x8]
  40af30:	cbz	x9, 40af58 <ferror@plt+0x9228>
  40af34:	ldr	x8, [sp, #48]
  40af38:	ldr	x0, [x8]
  40af3c:	bl	401bd0 <free@plt>
  40af40:	mov	x8, xzr
  40af44:	ldr	x9, [sp, #48]
  40af48:	str	x8, [x9]
  40af4c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40af50:	add	x8, x8, #0xbd0
  40af54:	str	xzr, [x8]
  40af58:	ldr	x8, [sp, #40]
  40af5c:	ldr	x9, [x8]
  40af60:	cbz	x9, 40af7c <ferror@plt+0x924c>
  40af64:	ldr	x8, [sp, #40]
  40af68:	ldr	x0, [x8]
  40af6c:	bl	401bd0 <free@plt>
  40af70:	mov	x8, xzr
  40af74:	ldr	x9, [sp, #40]
  40af78:	str	x8, [x9]
  40af7c:	ldr	x8, [sp, #32]
  40af80:	ldr	x9, [x8]
  40af84:	cbz	x9, 40afa0 <ferror@plt+0x9270>
  40af88:	ldr	x8, [sp, #32]
  40af8c:	ldr	x0, [x8]
  40af90:	bl	401bd0 <free@plt>
  40af94:	mov	x8, xzr
  40af98:	ldr	x9, [sp, #32]
  40af9c:	str	x8, [x9]
  40afa0:	ldr	x8, [sp, #24]
  40afa4:	ldr	x9, [x8]
  40afa8:	cbz	x9, 40afc4 <ferror@plt+0x9294>
  40afac:	ldr	x8, [sp, #24]
  40afb0:	ldr	x0, [x8]
  40afb4:	bl	401bd0 <free@plt>
  40afb8:	mov	x8, xzr
  40afbc:	ldr	x9, [sp, #24]
  40afc0:	str	x8, [x9]
  40afc4:	ldr	x8, [sp, #16]
  40afc8:	ldr	x9, [x8]
  40afcc:	cbz	x9, 40b064 <ferror@plt+0x9334>
  40afd0:	stur	wzr, [x29, #-24]
  40afd4:	ldur	w8, [x29, #-24]
  40afd8:	mov	w9, w8
  40afdc:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40afe0:	add	x10, x10, #0xbf8
  40afe4:	ldr	x10, [x10]
  40afe8:	cmp	x9, x10
  40afec:	b.cs	40b04c <ferror@plt+0x931c>  // b.hs, b.nlast
  40aff0:	ldr	x8, [sp, #16]
  40aff4:	ldr	x9, [x8]
  40aff8:	ldur	w10, [x29, #-24]
  40affc:	mov	w11, w10
  40b000:	mov	x12, #0x10                  	// #16
  40b004:	mul	x11, x12, x11
  40b008:	add	x9, x9, x11
  40b00c:	ldr	x9, [x9]
  40b010:	stur	x9, [x29, #-48]
  40b014:	ldur	x8, [x29, #-48]
  40b018:	cbz	x8, 40b03c <ferror@plt+0x930c>
  40b01c:	ldur	x8, [x29, #-48]
  40b020:	ldr	x8, [x8]
  40b024:	stur	x8, [x29, #-56]
  40b028:	ldur	x0, [x29, #-48]
  40b02c:	bl	401bd0 <free@plt>
  40b030:	ldur	x8, [x29, #-56]
  40b034:	stur	x8, [x29, #-48]
  40b038:	b	40b014 <ferror@plt+0x92e4>
  40b03c:	ldur	w8, [x29, #-24]
  40b040:	add	w8, w8, #0x1
  40b044:	stur	w8, [x29, #-24]
  40b048:	b	40afd4 <ferror@plt+0x92a4>
  40b04c:	ldr	x8, [sp, #16]
  40b050:	ldr	x0, [x8]
  40b054:	bl	401bd0 <free@plt>
  40b058:	mov	x8, xzr
  40b05c:	ldr	x9, [sp, #16]
  40b060:	str	x8, [x9]
  40b064:	bl	44d654 <ferror@plt+0x4b924>
  40b068:	ldur	w8, [x29, #-28]
  40b06c:	stur	w8, [x29, #-4]
  40b070:	ldur	w0, [x29, #-4]
  40b074:	ldp	x29, x30, [sp, #128]
  40b078:	add	sp, sp, #0x90
  40b07c:	ret
  40b080:	sub	sp, sp, #0x40
  40b084:	stp	x29, x30, [sp, #48]
  40b088:	add	x29, sp, #0x30
  40b08c:	stur	x0, [x29, #-16]
  40b090:	stur	w1, [x29, #-20]
  40b094:	str	wzr, [sp, #24]
  40b098:	ldur	w8, [x29, #-20]
  40b09c:	subs	w8, w8, #0x0
  40b0a0:	mov	w9, w8
  40b0a4:	ubfx	x9, x9, #0, #32
  40b0a8:	cmp	x9, #0x6
  40b0ac:	str	x9, [sp, #16]
  40b0b0:	b.hi	40b1d4 <ferror@plt+0x94a4>  // b.pmore
  40b0b4:	adrp	x8, 478000 <warn@@Base+0x6d44>
  40b0b8:	add	x8, x8, #0x50c
  40b0bc:	ldr	x11, [sp, #16]
  40b0c0:	ldrsw	x10, [x8, x11, lsl #2]
  40b0c4:	add	x9, x8, x10
  40b0c8:	br	x9
  40b0cc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  40b0d0:	add	x0, x0, #0x20e
  40b0d4:	bl	401ca0 <printf@plt>
  40b0d8:	str	w0, [sp, #24]
  40b0dc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40b0e0:	add	x8, x8, #0x8e4
  40b0e4:	ldr	w9, [x8]
  40b0e8:	cbz	w9, 40b114 <ferror@plt+0x93e4>
  40b0ec:	ldr	w8, [sp, #24]
  40b0f0:	ldur	x1, [x29, #-16]
  40b0f4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40b0f8:	add	x0, x0, #0x3aa
  40b0fc:	str	w8, [sp, #12]
  40b100:	bl	401ca0 <printf@plt>
  40b104:	ldr	w8, [sp, #12]
  40b108:	add	w9, w8, w0
  40b10c:	stur	w9, [x29, #-4]
  40b110:	b	40b1d8 <ferror@plt+0x94a8>
  40b114:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40b118:	add	x8, x8, #0x700
  40b11c:	ldr	x0, [x8]
  40b120:	ldur	x2, [x29, #-16]
  40b124:	adrp	x1, 482000 <warn@@Base+0x10d44>
  40b128:	add	x1, x1, #0x3d5
  40b12c:	bl	401d10 <fprintf@plt>
  40b130:	ldr	w9, [sp, #24]
  40b134:	add	w9, w9, #0x10
  40b138:	stur	w9, [x29, #-4]
  40b13c:	b	40b1d8 <ferror@plt+0x94a8>
  40b140:	ldur	x8, [x29, #-16]
  40b144:	mov	x9, #0x869f                	// #34463
  40b148:	movk	x9, #0x1, lsl #16
  40b14c:	cmp	x8, x9
  40b150:	b.hi	40b16c <ferror@plt+0x943c>  // b.pmore
  40b154:	ldur	x1, [x29, #-16]
  40b158:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40b15c:	add	x0, x0, #0x3dc
  40b160:	bl	401ca0 <printf@plt>
  40b164:	stur	w0, [x29, #-4]
  40b168:	b	40b1d8 <ferror@plt+0x94a8>
  40b16c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  40b170:	add	x0, x0, #0x20e
  40b174:	bl	401ca0 <printf@plt>
  40b178:	str	w0, [sp, #24]
  40b17c:	ldr	w8, [sp, #24]
  40b180:	ldur	x1, [x29, #-16]
  40b184:	adrp	x0, 487000 <warn@@Base+0x15d44>
  40b188:	add	x0, x0, #0xf74
  40b18c:	str	w8, [sp, #8]
  40b190:	bl	401ca0 <printf@plt>
  40b194:	ldr	w8, [sp, #8]
  40b198:	add	w9, w8, w0
  40b19c:	stur	w9, [x29, #-4]
  40b1a0:	b	40b1d8 <ferror@plt+0x94a8>
  40b1a4:	ldur	x1, [x29, #-16]
  40b1a8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  40b1ac:	add	x0, x0, #0x393
  40b1b0:	bl	401ca0 <printf@plt>
  40b1b4:	stur	w0, [x29, #-4]
  40b1b8:	b	40b1d8 <ferror@plt+0x94a8>
  40b1bc:	ldur	x1, [x29, #-16]
  40b1c0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  40b1c4:	add	x0, x0, #0xb9a
  40b1c8:	bl	401ca0 <printf@plt>
  40b1cc:	stur	w0, [x29, #-4]
  40b1d0:	b	40b1d8 <ferror@plt+0x94a8>
  40b1d4:	stur	wzr, [x29, #-4]
  40b1d8:	ldur	w0, [x29, #-4]
  40b1dc:	ldp	x29, x30, [sp, #48]
  40b1e0:	add	sp, sp, #0x40
  40b1e4:	ret
  40b1e8:	sub	sp, sp, #0xd0
  40b1ec:	stp	x29, x30, [sp, #192]
  40b1f0:	add	x29, sp, #0xc0
  40b1f4:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b1f8:	add	x8, x8, #0x786
  40b1fc:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40b200:	add	x9, x9, #0x700
  40b204:	stur	x0, [x29, #-16]
  40b208:	ldur	x10, [x29, #-16]
  40b20c:	add	x10, x10, #0x18
  40b210:	stur	x10, [x29, #-24]
  40b214:	ldur	x10, [x29, #-24]
  40b218:	ldrb	w11, [x10]
  40b21c:	cmp	w11, #0x7f
  40b220:	stur	x8, [x29, #-40]
  40b224:	stur	x9, [x29, #-48]
  40b228:	b.ne	40b25c <ferror@plt+0x952c>  // b.any
  40b22c:	ldur	x8, [x29, #-24]
  40b230:	ldrb	w9, [x8, #1]
  40b234:	cmp	w9, #0x45
  40b238:	b.ne	40b25c <ferror@plt+0x952c>  // b.any
  40b23c:	ldur	x8, [x29, #-24]
  40b240:	ldrb	w9, [x8, #2]
  40b244:	cmp	w9, #0x4c
  40b248:	b.ne	40b25c <ferror@plt+0x952c>  // b.any
  40b24c:	ldur	x8, [x29, #-24]
  40b250:	ldrb	w9, [x8, #3]
  40b254:	cmp	w9, #0x46
  40b258:	b.eq	40b274 <ferror@plt+0x9544>  // b.none
  40b25c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40b260:	add	x0, x0, #0x47f
  40b264:	bl	401cf0 <gettext@plt>
  40b268:	bl	4711a8 <error@@Base>
  40b26c:	stur	wzr, [x29, #-4]
  40b270:	b	40b87c <ferror@plt+0x9b4c>
  40b274:	ldur	x8, [x29, #-24]
  40b278:	ldrh	w0, [x8, #58]
  40b27c:	bl	44a42c <ferror@plt+0x486fc>
  40b280:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40b284:	add	x8, x8, #0x9d4
  40b288:	ldr	w9, [x8]
  40b28c:	cbz	w9, 40b7b0 <ferror@plt+0x9a80>
  40b290:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40b294:	add	x0, x0, #0x4bc
  40b298:	bl	401cf0 <gettext@plt>
  40b29c:	bl	401ca0 <printf@plt>
  40b2a0:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b2a4:	add	x8, x8, #0x4c9
  40b2a8:	mov	x0, x8
  40b2ac:	bl	401cf0 <gettext@plt>
  40b2b0:	bl	401ca0 <printf@plt>
  40b2b4:	stur	wzr, [x29, #-28]
  40b2b8:	ldur	w8, [x29, #-28]
  40b2bc:	cmp	w8, #0x10
  40b2c0:	b.cs	40b2f0 <ferror@plt+0x95c0>  // b.hs, b.nlast
  40b2c4:	ldur	x8, [x29, #-24]
  40b2c8:	ldur	w9, [x29, #-28]
  40b2cc:	mov	w10, w9
  40b2d0:	ldrb	w1, [x8, x10]
  40b2d4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40b2d8:	add	x0, x0, #0x4d5
  40b2dc:	bl	401ca0 <printf@plt>
  40b2e0:	ldur	w8, [x29, #-28]
  40b2e4:	add	w8, w8, #0x1
  40b2e8:	stur	w8, [x29, #-28]
  40b2ec:	b	40b2b8 <ferror@plt+0x9588>
  40b2f0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  40b2f4:	add	x0, x0, #0xd8f
  40b2f8:	bl	401ca0 <printf@plt>
  40b2fc:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b300:	add	x8, x8, #0x4dc
  40b304:	mov	x0, x8
  40b308:	bl	401cf0 <gettext@plt>
  40b30c:	ldur	x8, [x29, #-24]
  40b310:	ldrb	w9, [x8, #4]
  40b314:	stur	x0, [x29, #-56]
  40b318:	mov	w0, w9
  40b31c:	bl	414ff0 <ferror@plt+0x132c0>
  40b320:	ldur	x1, [x29, #-56]
  40b324:	stur	x0, [x29, #-64]
  40b328:	mov	x0, x1
  40b32c:	ldur	x1, [x29, #-64]
  40b330:	bl	401ca0 <printf@plt>
  40b334:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b338:	add	x8, x8, #0x505
  40b33c:	mov	x0, x8
  40b340:	bl	401cf0 <gettext@plt>
  40b344:	ldur	x8, [x29, #-24]
  40b348:	ldrb	w9, [x8, #5]
  40b34c:	stur	x0, [x29, #-72]
  40b350:	mov	w0, w9
  40b354:	bl	4150ac <ferror@plt+0x1337c>
  40b358:	ldur	x1, [x29, #-72]
  40b35c:	stur	x0, [x29, #-80]
  40b360:	mov	x0, x1
  40b364:	ldur	x1, [x29, #-80]
  40b368:	bl	401ca0 <printf@plt>
  40b36c:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b370:	add	x8, x8, #0x52e
  40b374:	mov	x0, x8
  40b378:	bl	401cf0 <gettext@plt>
  40b37c:	ldur	x8, [x29, #-24]
  40b380:	ldrb	w1, [x8, #6]
  40b384:	ldur	x8, [x29, #-24]
  40b388:	ldrb	w9, [x8, #6]
  40b38c:	cmp	w9, #0x1
  40b390:	stur	x0, [x29, #-88]
  40b394:	stur	w1, [x29, #-92]
  40b398:	b.ne	40b3b0 <ferror@plt+0x9680>  // b.any
  40b39c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40b3a0:	add	x0, x0, #0x559
  40b3a4:	bl	401cf0 <gettext@plt>
  40b3a8:	str	x0, [sp, #88]
  40b3ac:	b	40b3e4 <ferror@plt+0x96b4>
  40b3b0:	ldur	x8, [x29, #-24]
  40b3b4:	ldrb	w9, [x8, #6]
  40b3b8:	cbz	w9, 40b3d0 <ferror@plt+0x96a0>
  40b3bc:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40b3c0:	add	x0, x0, #0x57a
  40b3c4:	bl	401cf0 <gettext@plt>
  40b3c8:	str	x0, [sp, #80]
  40b3cc:	b	40b3dc <ferror@plt+0x96ac>
  40b3d0:	adrp	x8, 497000 <warn@@Base+0x25d44>
  40b3d4:	add	x8, x8, #0x6b8
  40b3d8:	str	x8, [sp, #80]
  40b3dc:	ldr	x8, [sp, #80]
  40b3e0:	str	x8, [sp, #88]
  40b3e4:	ldr	x8, [sp, #88]
  40b3e8:	ldur	x0, [x29, #-88]
  40b3ec:	ldur	w1, [x29, #-92]
  40b3f0:	mov	x2, x8
  40b3f4:	bl	401ca0 <printf@plt>
  40b3f8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b3fc:	add	x8, x8, #0x564
  40b400:	mov	x0, x8
  40b404:	bl	401cf0 <gettext@plt>
  40b408:	ldur	x8, [x29, #-16]
  40b40c:	ldur	x9, [x29, #-24]
  40b410:	ldrb	w1, [x9, #7]
  40b414:	str	x0, [sp, #72]
  40b418:	mov	x0, x8
  40b41c:	bl	415170 <ferror@plt+0x13440>
  40b420:	ldr	x2, [sp, #72]
  40b424:	str	x0, [sp, #64]
  40b428:	mov	x0, x2
  40b42c:	ldr	x1, [sp, #64]
  40b430:	bl	401ca0 <printf@plt>
  40b434:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b438:	add	x8, x8, #0x58d
  40b43c:	mov	x0, x8
  40b440:	bl	401cf0 <gettext@plt>
  40b444:	ldur	x8, [x29, #-24]
  40b448:	ldrb	w1, [x8, #8]
  40b44c:	bl	401ca0 <printf@plt>
  40b450:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b454:	add	x8, x8, #0x5b6
  40b458:	mov	x0, x8
  40b45c:	bl	401cf0 <gettext@plt>
  40b460:	ldur	x8, [x29, #-24]
  40b464:	ldrh	w10, [x8, #56]
  40b468:	str	x0, [sp, #56]
  40b46c:	mov	w0, w10
  40b470:	bl	415444 <ferror@plt+0x13714>
  40b474:	ldr	x2, [sp, #56]
  40b478:	str	x0, [sp, #48]
  40b47c:	mov	x0, x2
  40b480:	ldr	x1, [sp, #48]
  40b484:	bl	401ca0 <printf@plt>
  40b488:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b48c:	add	x8, x8, #0x5df
  40b490:	mov	x0, x8
  40b494:	bl	401cf0 <gettext@plt>
  40b498:	ldur	x8, [x29, #-24]
  40b49c:	ldrh	w10, [x8, #58]
  40b4a0:	str	x0, [sp, #40]
  40b4a4:	mov	w0, w10
  40b4a8:	bl	4155d0 <ferror@plt+0x138a0>
  40b4ac:	ldr	x1, [sp, #40]
  40b4b0:	str	x0, [sp, #32]
  40b4b4:	mov	x0, x1
  40b4b8:	ldr	x1, [sp, #32]
  40b4bc:	bl	401ca0 <printf@plt>
  40b4c0:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b4c4:	add	x8, x8, #0x608
  40b4c8:	mov	x0, x8
  40b4cc:	bl	401cf0 <gettext@plt>
  40b4d0:	ldur	x8, [x29, #-24]
  40b4d4:	ldr	x1, [x8, #40]
  40b4d8:	bl	401ca0 <printf@plt>
  40b4dc:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b4e0:	add	x8, x8, #0x634
  40b4e4:	mov	x0, x8
  40b4e8:	bl	401cf0 <gettext@plt>
  40b4ec:	bl	401ca0 <printf@plt>
  40b4f0:	ldur	x8, [x29, #-24]
  40b4f4:	ldr	x8, [x8, #16]
  40b4f8:	mov	x0, x8
  40b4fc:	mov	w1, #0x4                   	// #4
  40b500:	bl	40b080 <ferror@plt+0x9350>
  40b504:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b508:	add	x8, x8, #0x65a
  40b50c:	mov	x0, x8
  40b510:	bl	401cf0 <gettext@plt>
  40b514:	bl	401ca0 <printf@plt>
  40b518:	ldur	x8, [x29, #-24]
  40b51c:	ldr	x8, [x8, #24]
  40b520:	mov	x0, x8
  40b524:	mov	w10, #0x1                   	// #1
  40b528:	mov	w1, w10
  40b52c:	str	w10, [sp, #28]
  40b530:	bl	40b080 <ferror@plt+0x9350>
  40b534:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b538:	add	x8, x8, #0x681
  40b53c:	mov	x0, x8
  40b540:	bl	401cf0 <gettext@plt>
  40b544:	bl	401ca0 <printf@plt>
  40b548:	ldur	x8, [x29, #-24]
  40b54c:	ldr	x8, [x8, #32]
  40b550:	mov	x0, x8
  40b554:	ldr	w1, [sp, #28]
  40b558:	bl	40b080 <ferror@plt+0x9350>
  40b55c:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b560:	add	x8, x8, #0x6ba
  40b564:	mov	x0, x8
  40b568:	bl	401cf0 <gettext@plt>
  40b56c:	bl	401ca0 <printf@plt>
  40b570:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b574:	add	x8, x8, #0x6ce
  40b578:	mov	x0, x8
  40b57c:	bl	401cf0 <gettext@plt>
  40b580:	ldur	x8, [x29, #-24]
  40b584:	ldr	x1, [x8, #48]
  40b588:	ldur	x8, [x29, #-16]
  40b58c:	ldur	x9, [x29, #-24]
  40b590:	ldr	x9, [x9, #48]
  40b594:	ldur	x11, [x29, #-24]
  40b598:	ldrh	w2, [x11, #58]
  40b59c:	str	x0, [sp, #16]
  40b5a0:	mov	x0, x8
  40b5a4:	str	x1, [sp, #8]
  40b5a8:	mov	w1, w9
  40b5ac:	bl	416f80 <ferror@plt+0x15250>
  40b5b0:	ldr	x3, [sp, #16]
  40b5b4:	str	x0, [sp]
  40b5b8:	mov	x0, x3
  40b5bc:	ldr	x1, [sp, #8]
  40b5c0:	ldr	x2, [sp]
  40b5c4:	bl	401ca0 <printf@plt>
  40b5c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b5cc:	add	x8, x8, #0x6fc
  40b5d0:	mov	x0, x8
  40b5d4:	bl	401cf0 <gettext@plt>
  40b5d8:	ldur	x8, [x29, #-24]
  40b5dc:	ldr	w1, [x8, #60]
  40b5e0:	bl	401ca0 <printf@plt>
  40b5e4:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b5e8:	add	x8, x8, #0x72d
  40b5ec:	mov	x0, x8
  40b5f0:	bl	401cf0 <gettext@plt>
  40b5f4:	ldur	x8, [x29, #-24]
  40b5f8:	ldr	w1, [x8, #64]
  40b5fc:	bl	401ca0 <printf@plt>
  40b600:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b604:	add	x8, x8, #0x75e
  40b608:	mov	x0, x8
  40b60c:	bl	401cf0 <gettext@plt>
  40b610:	ldur	x8, [x29, #-24]
  40b614:	ldr	w1, [x8, #68]
  40b618:	bl	401ca0 <printf@plt>
  40b61c:	ldur	x8, [x29, #-16]
  40b620:	ldr	x8, [x8, #112]
  40b624:	cbz	x8, 40b670 <ferror@plt+0x9940>
  40b628:	ldur	x8, [x29, #-24]
  40b62c:	ldr	w9, [x8, #68]
  40b630:	mov	w10, #0xffff                	// #65535
  40b634:	cmp	w9, w10
  40b638:	b.ne	40b670 <ferror@plt+0x9940>  // b.any
  40b63c:	ldur	x8, [x29, #-16]
  40b640:	ldr	x8, [x8, #112]
  40b644:	ldr	w9, [x8, #44]
  40b648:	cbz	w9, 40b670 <ferror@plt+0x9940>
  40b64c:	ldur	x8, [x29, #-16]
  40b650:	ldr	x8, [x8, #112]
  40b654:	ldr	w9, [x8, #44]
  40b658:	ldur	x8, [x29, #-24]
  40b65c:	str	w9, [x8, #68]
  40b660:	ldur	x8, [x29, #-24]
  40b664:	ldr	w1, [x8, #68]
  40b668:	ldur	x0, [x29, #-40]
  40b66c:	bl	401ca0 <printf@plt>
  40b670:	ldur	x8, [x29, #-48]
  40b674:	ldr	x1, [x8]
  40b678:	mov	w0, #0xa                   	// #10
  40b67c:	bl	401990 <putc@plt>
  40b680:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b684:	add	x8, x8, #0x78c
  40b688:	mov	x0, x8
  40b68c:	bl	401cf0 <gettext@plt>
  40b690:	ldur	x8, [x29, #-24]
  40b694:	ldr	w1, [x8, #72]
  40b698:	bl	401ca0 <printf@plt>
  40b69c:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b6a0:	add	x8, x8, #0x7bd
  40b6a4:	mov	x0, x8
  40b6a8:	bl	401cf0 <gettext@plt>
  40b6ac:	ldur	x8, [x29, #-24]
  40b6b0:	ldr	w1, [x8, #76]
  40b6b4:	bl	401ca0 <printf@plt>
  40b6b8:	ldur	x8, [x29, #-16]
  40b6bc:	ldr	x8, [x8, #112]
  40b6c0:	cbz	x8, 40b6f4 <ferror@plt+0x99c4>
  40b6c4:	ldur	x8, [x29, #-24]
  40b6c8:	ldr	w9, [x8, #76]
  40b6cc:	cbnz	w9, 40b6f4 <ferror@plt+0x99c4>
  40b6d0:	ldur	x8, [x29, #-16]
  40b6d4:	ldr	x8, [x8, #112]
  40b6d8:	ldr	x8, [x8, #32]
  40b6dc:	ldur	x9, [x29, #-24]
  40b6e0:	str	w8, [x9, #76]
  40b6e4:	ldur	x9, [x29, #-24]
  40b6e8:	ldr	w1, [x9, #76]
  40b6ec:	ldur	x0, [x29, #-40]
  40b6f0:	bl	401ca0 <printf@plt>
  40b6f4:	ldur	x8, [x29, #-48]
  40b6f8:	ldr	x1, [x8]
  40b6fc:	mov	w0, #0xa                   	// #10
  40b700:	bl	401990 <putc@plt>
  40b704:	adrp	x8, 482000 <warn@@Base+0x10d44>
  40b708:	add	x8, x8, #0x7e5
  40b70c:	mov	x0, x8
  40b710:	bl	401cf0 <gettext@plt>
  40b714:	ldur	x8, [x29, #-24]
  40b718:	ldr	w1, [x8, #80]
  40b71c:	bl	401ca0 <printf@plt>
  40b720:	ldur	x8, [x29, #-16]
  40b724:	ldr	x8, [x8, #112]
  40b728:	cbz	x8, 40b764 <ferror@plt+0x9a34>
  40b72c:	ldur	x8, [x29, #-24]
  40b730:	ldr	w9, [x8, #80]
  40b734:	mov	w10, #0xffff                	// #65535
  40b738:	cmp	w9, w10
  40b73c:	b.ne	40b764 <ferror@plt+0x9a34>  // b.any
  40b740:	ldur	x8, [x29, #-16]
  40b744:	ldr	x8, [x8, #112]
  40b748:	ldr	w9, [x8, #40]
  40b74c:	ldur	x8, [x29, #-24]
  40b750:	str	w9, [x8, #80]
  40b754:	ldur	x8, [x29, #-24]
  40b758:	ldr	w1, [x8, #80]
  40b75c:	ldur	x0, [x29, #-40]
  40b760:	bl	401ca0 <printf@plt>
  40b764:	ldur	x8, [x29, #-24]
  40b768:	ldr	w9, [x8, #80]
  40b76c:	cbz	w9, 40b7a0 <ferror@plt+0x9a70>
  40b770:	ldur	x8, [x29, #-24]
  40b774:	ldr	w9, [x8, #80]
  40b778:	ldur	x8, [x29, #-24]
  40b77c:	ldr	w10, [x8, #76]
  40b780:	cmp	w9, w10
  40b784:	b.cc	40b7a0 <ferror@plt+0x9a70>  // b.lo, b.ul, b.last
  40b788:	ldur	x8, [x29, #-24]
  40b78c:	str	wzr, [x8, #80]
  40b790:	adrp	x0, 482000 <warn@@Base+0x10d44>
  40b794:	add	x0, x0, #0x80d
  40b798:	bl	401cf0 <gettext@plt>
  40b79c:	bl	401ca0 <printf@plt>
  40b7a0:	ldur	x8, [x29, #-48]
  40b7a4:	ldr	x1, [x8]
  40b7a8:	mov	w0, #0xa                   	// #10
  40b7ac:	bl	401990 <putc@plt>
  40b7b0:	ldur	x8, [x29, #-16]
  40b7b4:	ldr	x8, [x8, #112]
  40b7b8:	cbz	x8, 40b874 <ferror@plt+0x9b44>
  40b7bc:	ldur	x8, [x29, #-24]
  40b7c0:	ldr	w9, [x8, #68]
  40b7c4:	mov	w10, #0xffff                	// #65535
  40b7c8:	cmp	w9, w10
  40b7cc:	b.ne	40b7f4 <ferror@plt+0x9ac4>  // b.any
  40b7d0:	ldur	x8, [x29, #-16]
  40b7d4:	ldr	x8, [x8, #112]
  40b7d8:	ldr	w9, [x8, #44]
  40b7dc:	cbz	w9, 40b7f4 <ferror@plt+0x9ac4>
  40b7e0:	ldur	x8, [x29, #-16]
  40b7e4:	ldr	x8, [x8, #112]
  40b7e8:	ldr	w9, [x8, #44]
  40b7ec:	ldur	x8, [x29, #-24]
  40b7f0:	str	w9, [x8, #68]
  40b7f4:	ldur	x8, [x29, #-24]
  40b7f8:	ldr	w9, [x8, #76]
  40b7fc:	cbnz	w9, 40b814 <ferror@plt+0x9ae4>
  40b800:	ldur	x8, [x29, #-16]
  40b804:	ldr	x8, [x8, #112]
  40b808:	ldr	x8, [x8, #32]
  40b80c:	ldur	x9, [x29, #-24]
  40b810:	str	w8, [x9, #76]
  40b814:	ldur	x8, [x29, #-24]
  40b818:	ldr	w9, [x8, #80]
  40b81c:	mov	w10, #0xffff                	// #65535
  40b820:	cmp	w9, w10
  40b824:	b.ne	40b83c <ferror@plt+0x9b0c>  // b.any
  40b828:	ldur	x8, [x29, #-16]
  40b82c:	ldr	x8, [x8, #112]
  40b830:	ldr	w9, [x8, #40]
  40b834:	ldur	x8, [x29, #-24]
  40b838:	str	w9, [x8, #80]
  40b83c:	ldur	x8, [x29, #-24]
  40b840:	ldr	w9, [x8, #80]
  40b844:	ldur	x8, [x29, #-24]
  40b848:	ldr	w10, [x8, #76]
  40b84c:	cmp	w9, w10
  40b850:	b.cc	40b85c <ferror@plt+0x9b2c>  // b.lo, b.ul, b.last
  40b854:	ldur	x8, [x29, #-24]
  40b858:	str	wzr, [x8, #80]
  40b85c:	ldur	x8, [x29, #-16]
  40b860:	ldr	x0, [x8, #112]
  40b864:	bl	401bd0 <free@plt>
  40b868:	ldur	x8, [x29, #-16]
  40b86c:	mov	x9, xzr
  40b870:	str	x9, [x8, #112]
  40b874:	mov	w8, #0x1                   	// #1
  40b878:	stur	w8, [x29, #-4]
  40b87c:	ldur	w0, [x29, #-4]
  40b880:	ldp	x29, x30, [sp, #192]
  40b884:	add	sp, sp, #0xd0
  40b888:	ret
  40b88c:	stp	x29, x30, [sp, #-96]!
  40b890:	str	x28, [sp, #16]
  40b894:	stp	x26, x25, [sp, #32]
  40b898:	stp	x24, x23, [sp, #48]
  40b89c:	stp	x22, x21, [sp, #64]
  40b8a0:	stp	x20, x19, [sp, #80]
  40b8a4:	mov	x29, sp
  40b8a8:	sub	sp, sp, #0x340
  40b8ac:	mov	x8, xzr
  40b8b0:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40b8b4:	add	x9, x9, #0x9d8
  40b8b8:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40b8bc:	add	x10, x10, #0x8e4
  40b8c0:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40b8c4:	add	x11, x11, #0xbc8
  40b8c8:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  40b8cc:	add	x12, x12, #0xbb8
  40b8d0:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  40b8d4:	add	x13, x13, #0x970
  40b8d8:	adrp	x14, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b8dc:	add	x14, x14, #0x544
  40b8e0:	adrp	x15, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b8e4:	add	x15, x15, #0x540
  40b8e8:	adrp	x16, 4bd000 <warn@@Base+0x4bd44>
  40b8ec:	add	x16, x16, #0x9f4
  40b8f0:	adrp	x17, 484000 <warn@@Base+0x12d44>
  40b8f4:	add	x17, x17, #0xf02
  40b8f8:	adrp	x18, 485000 <warn@@Base+0x13d44>
  40b8fc:	add	x18, x18, #0x4d3
  40b900:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  40b904:	add	x1, x1, #0xc3e
  40b908:	adrp	x2, 4bd000 <warn@@Base+0x4bd44>
  40b90c:	add	x2, x2, #0xa08
  40b910:	adrp	x3, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b914:	add	x3, x3, #0x51c
  40b918:	adrp	x4, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b91c:	add	x4, x4, #0x54c
  40b920:	adrp	x5, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b924:	add	x5, x5, #0x528
  40b928:	adrp	x6, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b92c:	add	x6, x6, #0x558
  40b930:	adrp	x7, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b934:	add	x7, x7, #0x524
  40b938:	adrp	x19, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b93c:	add	x19, x19, #0x55c
  40b940:	adrp	x20, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b944:	add	x20, x20, #0x52c
  40b948:	adrp	x21, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b94c:	add	x21, x21, #0x550
  40b950:	adrp	x22, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40b954:	add	x22, x22, #0x56c
  40b958:	adrp	x23, 482000 <warn@@Base+0x10d44>
  40b95c:	add	x23, x23, #0x3d5
  40b960:	adrp	x24, 484000 <warn@@Base+0x12d44>
  40b964:	add	x24, x24, #0xdc5
  40b968:	adrp	x25, 484000 <warn@@Base+0x12d44>
  40b96c:	add	x25, x25, #0xdee
  40b970:	stur	x0, [x29, #-16]
  40b974:	ldur	x0, [x29, #-16]
  40b978:	str	x8, [x0, #112]
  40b97c:	ldur	x8, [x29, #-16]
  40b980:	ldr	w26, [x8, #100]
  40b984:	str	x9, [sp, #480]
  40b988:	str	x10, [sp, #472]
  40b98c:	str	x11, [sp, #464]
  40b990:	str	x12, [sp, #456]
  40b994:	str	x13, [sp, #448]
  40b998:	str	x14, [sp, #440]
  40b99c:	str	x15, [sp, #432]
  40b9a0:	str	x16, [sp, #424]
  40b9a4:	str	x17, [sp, #416]
  40b9a8:	str	x18, [sp, #408]
  40b9ac:	str	x1, [sp, #400]
  40b9b0:	str	x2, [sp, #392]
  40b9b4:	str	x3, [sp, #384]
  40b9b8:	str	x4, [sp, #376]
  40b9bc:	str	x5, [sp, #368]
  40b9c0:	str	x6, [sp, #360]
  40b9c4:	str	x7, [sp, #352]
  40b9c8:	str	x19, [sp, #344]
  40b9cc:	str	x20, [sp, #336]
  40b9d0:	str	x21, [sp, #328]
  40b9d4:	str	x22, [sp, #320]
  40b9d8:	str	x23, [sp, #312]
  40b9dc:	str	x24, [sp, #304]
  40b9e0:	str	x25, [sp, #296]
  40b9e4:	cbnz	w26, 40ba34 <ferror@plt+0x9d04>
  40b9e8:	ldur	x8, [x29, #-16]
  40b9ec:	ldr	x8, [x8, #56]
  40b9f0:	cbz	x8, 40ba0c <ferror@plt+0x9cdc>
  40b9f4:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40b9f8:	add	x0, x0, #0xc88
  40b9fc:	bl	401cf0 <gettext@plt>
  40ba00:	bl	4712bc <warn@@Base>
  40ba04:	stur	wzr, [x29, #-4]
  40ba08:	b	40d95c <ferror@plt+0xbc2c>
  40ba0c:	ldr	x8, [sp, #480]
  40ba10:	ldr	w9, [x8]
  40ba14:	cbz	w9, 40ba28 <ferror@plt+0x9cf8>
  40ba18:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40ba1c:	add	x0, x0, #0xcec
  40ba20:	bl	401cf0 <gettext@plt>
  40ba24:	bl	401ca0 <printf@plt>
  40ba28:	mov	w8, #0x1                   	// #1
  40ba2c:	stur	w8, [x29, #-4]
  40ba30:	b	40d95c <ferror@plt+0xbc2c>
  40ba34:	ldr	x8, [sp, #480]
  40ba38:	ldr	w9, [x8]
  40ba3c:	cbz	w9, 40ba84 <ferror@plt+0x9d54>
  40ba40:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ba44:	add	x8, x8, #0x9d4
  40ba48:	ldr	w9, [x8]
  40ba4c:	cbnz	w9, 40ba84 <ferror@plt+0x9d54>
  40ba50:	ldur	x8, [x29, #-16]
  40ba54:	ldr	w9, [x8, #100]
  40ba58:	mov	w2, w9
  40ba5c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40ba60:	add	x0, x0, #0xd12
  40ba64:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40ba68:	add	x1, x1, #0xd49
  40ba6c:	bl	4018e0 <ngettext@plt>
  40ba70:	ldur	x8, [x29, #-16]
  40ba74:	ldr	w1, [x8, #100]
  40ba78:	ldur	x8, [x29, #-16]
  40ba7c:	ldr	x2, [x8, #56]
  40ba80:	bl	401ca0 <printf@plt>
  40ba84:	ldr	x8, [sp, #472]
  40ba88:	ldr	w9, [x8]
  40ba8c:	cbz	w9, 40bab0 <ferror@plt+0x9d80>
  40ba90:	ldur	x0, [x29, #-16]
  40ba94:	mov	w8, wzr
  40ba98:	mov	w1, w8
  40ba9c:	bl	409768 <ferror@plt+0x7a38>
  40baa0:	cbnz	w0, 40baac <ferror@plt+0x9d7c>
  40baa4:	stur	wzr, [x29, #-4]
  40baa8:	b	40d95c <ferror@plt+0xbc2c>
  40baac:	b	40bacc <ferror@plt+0x9d9c>
  40bab0:	ldur	x0, [x29, #-16]
  40bab4:	mov	w8, wzr
  40bab8:	mov	w1, w8
  40babc:	bl	409bfc <ferror@plt+0x7ecc>
  40bac0:	cbnz	w0, 40bacc <ferror@plt+0x9d9c>
  40bac4:	stur	wzr, [x29, #-4]
  40bac8:	b	40d95c <ferror@plt+0xbc2c>
  40bacc:	ldur	x8, [x29, #-16]
  40bad0:	ldr	w9, [x8, #104]
  40bad4:	cbz	w9, 40bba8 <ferror@plt+0x9e78>
  40bad8:	ldur	x8, [x29, #-16]
  40badc:	ldr	w9, [x8, #104]
  40bae0:	ldur	x8, [x29, #-16]
  40bae4:	ldr	w10, [x8, #100]
  40bae8:	cmp	w9, w10
  40baec:	b.cs	40bba8 <ferror@plt+0x9e78>  // b.hs, b.nlast
  40baf0:	ldur	x8, [x29, #-16]
  40baf4:	ldr	x8, [x8, #112]
  40baf8:	ldur	x9, [x29, #-16]
  40bafc:	mov	x10, #0x50                  	// #80
  40bb00:	ldr	w11, [x9, #104]
  40bb04:	mov	w9, w11
  40bb08:	mul	x9, x10, x9
  40bb0c:	add	x8, x8, x9
  40bb10:	stur	x8, [x29, #-24]
  40bb14:	ldur	x8, [x29, #-24]
  40bb18:	ldr	x8, [x8, #32]
  40bb1c:	cbz	x8, 40bba8 <ferror@plt+0x9e78>
  40bb20:	ldur	x1, [x29, #-16]
  40bb24:	ldur	x8, [x29, #-24]
  40bb28:	ldr	x2, [x8, #24]
  40bb2c:	ldur	x8, [x29, #-24]
  40bb30:	ldr	x4, [x8, #32]
  40bb34:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40bb38:	add	x0, x0, #0x9b4
  40bb3c:	str	x1, [sp, #288]
  40bb40:	str	x2, [sp, #280]
  40bb44:	str	x4, [sp, #272]
  40bb48:	bl	401cf0 <gettext@plt>
  40bb4c:	mov	x8, xzr
  40bb50:	str	x0, [sp, #264]
  40bb54:	mov	x0, x8
  40bb58:	ldr	x1, [sp, #288]
  40bb5c:	ldr	x2, [sp, #280]
  40bb60:	mov	x3, #0x1                   	// #1
  40bb64:	ldr	x4, [sp, #272]
  40bb68:	ldr	x5, [sp, #264]
  40bb6c:	bl	4020ec <ferror@plt+0x3bc>
  40bb70:	ldur	x8, [x29, #-16]
  40bb74:	str	x0, [x8, #128]
  40bb78:	ldur	x8, [x29, #-16]
  40bb7c:	ldr	x8, [x8, #128]
  40bb80:	cbz	x8, 40bb94 <ferror@plt+0x9e64>
  40bb84:	ldur	x8, [x29, #-24]
  40bb88:	ldr	x8, [x8, #32]
  40bb8c:	str	x8, [sp, #256]
  40bb90:	b	40bb9c <ferror@plt+0x9e6c>
  40bb94:	mov	x8, xzr
  40bb98:	str	x8, [sp, #256]
  40bb9c:	ldr	x8, [sp, #256]
  40bba0:	ldur	x9, [x29, #-16]
  40bba4:	str	x8, [x9, #136]
  40bba8:	mov	x8, xzr
  40bbac:	ldr	x9, [sp, #464]
  40bbb0:	str	x8, [x9]
  40bbb4:	ldr	x10, [sp, #456]
  40bbb8:	str	x8, [x10]
  40bbbc:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40bbc0:	add	x11, x11, #0xbd8
  40bbc4:	str	x8, [x11]
  40bbc8:	ldr	x11, [sp, #448]
  40bbcc:	str	x8, [x11]
  40bbd0:	ldr	x8, [sp, #472]
  40bbd4:	ldr	w12, [x8]
  40bbd8:	mov	w13, #0x8                   	// #8
  40bbdc:	mov	w14, #0x4                   	// #4
  40bbe0:	cmp	w12, #0x0
  40bbe4:	csel	w12, w14, w13, ne  // ne = any
  40bbe8:	ldr	x15, [sp, #440]
  40bbec:	str	w12, [x15]
  40bbf0:	ldur	x16, [x29, #-16]
  40bbf4:	ldrh	w12, [x16, #82]
  40bbf8:	cmp	w12, #0x8
  40bbfc:	str	w12, [sp, #252]
  40bc00:	b.eq	40bc50 <ferror@plt+0x9f20>  // b.none
  40bc04:	b	40bc08 <ferror@plt+0x9ed8>
  40bc08:	ldr	w8, [sp, #252]
  40bc0c:	cmp	w8, #0xa
  40bc10:	b.eq	40bc50 <ferror@plt+0x9f20>  // b.none
  40bc14:	b	40bc18 <ferror@plt+0x9ee8>
  40bc18:	ldr	w8, [sp, #252]
  40bc1c:	subs	w9, w8, #0x2e
  40bc20:	cmp	w9, #0x1
  40bc24:	b.ls	40bc88 <ferror@plt+0x9f58>  // b.plast
  40bc28:	b	40bc2c <ferror@plt+0x9efc>
  40bc2c:	ldr	w8, [sp, #252]
  40bc30:	cmp	w8, #0x78
  40bc34:	b.eq	40bd2c <ferror@plt+0x9ffc>  // b.none
  40bc38:	b	40bc3c <ferror@plt+0x9f0c>
  40bc3c:	mov	w8, #0xfeb0                	// #65200
  40bc40:	ldr	w9, [sp, #252]
  40bc44:	cmp	w9, w8
  40bc48:	b.eq	40bd2c <ferror@plt+0x9ffc>  // b.none
  40bc4c:	b	40bd58 <ferror@plt+0xa028>
  40bc50:	ldur	x8, [x29, #-16]
  40bc54:	ldr	x8, [x8, #72]
  40bc58:	and	x8, x8, #0xf000
  40bc5c:	cmp	x8, #0x4, lsl #12
  40bc60:	b.ne	40bc84 <ferror@plt+0x9f54>  // b.any
  40bc64:	ldur	x0, [x29, #-16]
  40bc68:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40bc6c:	add	x1, x1, #0xd82
  40bc70:	bl	403cc0 <ferror@plt+0x1f90>
  40bc74:	cbnz	x0, 40bc84 <ferror@plt+0x9f54>
  40bc78:	mov	w8, #0x8                   	// #8
  40bc7c:	ldr	x9, [sp, #440]
  40bc80:	str	w8, [x9]
  40bc84:	b	40bd58 <ferror@plt+0xa028>
  40bc88:	ldur	x8, [x29, #-16]
  40bc8c:	ldr	x8, [x8, #72]
  40bc90:	and	x8, x8, #0xff0000
  40bc94:	cmp	x8, #0x800, lsl #12
  40bc98:	str	x8, [sp, #240]
  40bc9c:	b.eq	40bd0c <ferror@plt+0x9fdc>  // b.none
  40bca0:	b	40bca4 <ferror@plt+0x9f74>
  40bca4:	ldr	x8, [sp, #240]
  40bca8:	cmp	x8, #0x810, lsl #12
  40bcac:	b.eq	40bd1c <ferror@plt+0x9fec>  // b.none
  40bcb0:	b	40bcb4 <ferror@plt+0x9f84>
  40bcb4:	ldr	x8, [sp, #240]
  40bcb8:	cmp	x8, #0x820, lsl #12
  40bcbc:	b.eq	40bd1c <ferror@plt+0x9fec>  // b.none
  40bcc0:	b	40bcc4 <ferror@plt+0x9f94>
  40bcc4:	ldr	x8, [sp, #240]
  40bcc8:	cmp	x8, #0x830, lsl #12
  40bccc:	b.eq	40bd0c <ferror@plt+0x9fdc>  // b.none
  40bcd0:	b	40bcd4 <ferror@plt+0x9fa4>
  40bcd4:	ldr	x8, [sp, #240]
  40bcd8:	cmp	x8, #0x840, lsl #12
  40bcdc:	b.eq	40bd0c <ferror@plt+0x9fdc>  // b.none
  40bce0:	b	40bce4 <ferror@plt+0x9fb4>
  40bce4:	ldr	x8, [sp, #240]
  40bce8:	cmp	x8, #0x850, lsl #12
  40bcec:	b.eq	40bd1c <ferror@plt+0x9fec>  // b.none
  40bcf0:	b	40bcf4 <ferror@plt+0x9fc4>
  40bcf4:	ldr	x8, [sp, #240]
  40bcf8:	cmp	x8, #0x860, lsl #12
  40bcfc:	cset	w9, eq  // eq = none
  40bd00:	eor	w9, w9, #0x1
  40bd04:	tbnz	w9, #0, 40bd28 <ferror@plt+0x9ff8>
  40bd08:	b	40bd0c <ferror@plt+0x9fdc>
  40bd0c:	mov	w8, #0x2                   	// #2
  40bd10:	ldr	x9, [sp, #440]
  40bd14:	str	w8, [x9]
  40bd18:	b	40bd28 <ferror@plt+0x9ff8>
  40bd1c:	mov	w8, #0x4                   	// #4
  40bd20:	ldr	x9, [sp, #440]
  40bd24:	str	w8, [x9]
  40bd28:	b	40bd58 <ferror@plt+0xa028>
  40bd2c:	ldur	x8, [x29, #-16]
  40bd30:	ldr	x8, [x8, #72]
  40bd34:	and	x8, x8, #0x7f
  40bd38:	cmp	x8, #0x75
  40bd3c:	cset	w9, eq  // eq = none
  40bd40:	eor	w9, w9, #0x1
  40bd44:	tbnz	w9, #0, 40bd58 <ferror@plt+0xa028>
  40bd48:	b	40bd4c <ferror@plt+0xa01c>
  40bd4c:	mov	w8, #0x2                   	// #2
  40bd50:	ldr	x9, [sp, #440]
  40bd54:	str	w8, [x9]
  40bd58:	stur	wzr, [x29, #-28]
  40bd5c:	ldur	x8, [x29, #-16]
  40bd60:	ldr	x8, [x8, #112]
  40bd64:	stur	x8, [x29, #-24]
  40bd68:	ldur	w8, [x29, #-28]
  40bd6c:	ldur	x9, [x29, #-16]
  40bd70:	ldr	w10, [x9, #100]
  40bd74:	cmp	w8, w10
  40bd78:	b.cs	40c904 <ferror@plt+0xabd4>  // b.hs, b.nlast
  40bd7c:	ldur	x8, [x29, #-24]
  40bd80:	cbnz	x8, 40bd98 <ferror@plt+0xa068>
  40bd84:	adrp	x0, 480000 <warn@@Base+0xed44>
  40bd88:	add	x0, x0, #0xa98
  40bd8c:	bl	401cf0 <gettext@plt>
  40bd90:	str	x0, [sp, #232]
  40bd94:	b	40be14 <ferror@plt+0xa0e4>
  40bd98:	ldur	x8, [x29, #-16]
  40bd9c:	ldr	x8, [x8, #128]
  40bda0:	cbnz	x8, 40bdb8 <ferror@plt+0xa088>
  40bda4:	adrp	x0, 480000 <warn@@Base+0xed44>
  40bda8:	add	x0, x0, #0xa9f
  40bdac:	bl	401cf0 <gettext@plt>
  40bdb0:	str	x0, [sp, #224]
  40bdb4:	b	40be0c <ferror@plt+0xa0dc>
  40bdb8:	ldur	x8, [x29, #-24]
  40bdbc:	ldr	w9, [x8]
  40bdc0:	mov	w8, w9
  40bdc4:	ldur	x10, [x29, #-16]
  40bdc8:	ldr	x10, [x10, #136]
  40bdcc:	cmp	x8, x10
  40bdd0:	b.cc	40bde8 <ferror@plt+0xa0b8>  // b.lo, b.ul, b.last
  40bdd4:	adrp	x0, 480000 <warn@@Base+0xed44>
  40bdd8:	add	x0, x0, #0xaac
  40bddc:	bl	401cf0 <gettext@plt>
  40bde0:	str	x0, [sp, #216]
  40bde4:	b	40be04 <ferror@plt+0xa0d4>
  40bde8:	ldur	x8, [x29, #-16]
  40bdec:	ldr	x8, [x8, #128]
  40bdf0:	ldur	x9, [x29, #-24]
  40bdf4:	ldr	w10, [x9]
  40bdf8:	mov	w9, w10
  40bdfc:	add	x8, x8, x9
  40be00:	str	x8, [sp, #216]
  40be04:	ldr	x8, [sp, #216]
  40be08:	str	x8, [sp, #224]
  40be0c:	ldr	x8, [sp, #224]
  40be10:	str	x8, [sp, #232]
  40be14:	ldr	x8, [sp, #232]
  40be18:	stur	x8, [x29, #-40]
  40be1c:	ldur	x8, [x29, #-24]
  40be20:	ldr	w9, [x8, #4]
  40be24:	cmp	w9, #0xb
  40be28:	b.ne	40bf20 <ferror@plt+0xa1f0>  // b.any
  40be2c:	ldr	x8, [sp, #464]
  40be30:	ldr	x9, [x8]
  40be34:	cbz	x9, 40be4c <ferror@plt+0xa11c>
  40be38:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40be3c:	add	x0, x0, #0xd97
  40be40:	bl	401cf0 <gettext@plt>
  40be44:	bl	4711a8 <error@@Base>
  40be48:	b	40c8e8 <ferror@plt+0xabb8>
  40be4c:	ldr	x8, [sp, #472]
  40be50:	ldr	w9, [x8]
  40be54:	mov	x10, #0x10                  	// #16
  40be58:	mov	x11, #0x18                  	// #24
  40be5c:	cmp	w9, #0x0
  40be60:	csel	x10, x10, x11, ne  // ne = any
  40be64:	stur	x10, [x29, #-48]
  40be68:	ldur	x10, [x29, #-24]
  40be6c:	ldr	x10, [x10, #56]
  40be70:	ldur	x11, [x29, #-48]
  40be74:	cmp	x10, x11
  40be78:	b.eq	40bed0 <ferror@plt+0xa1a0>  // b.none
  40be7c:	ldur	x8, [x29, #-24]
  40be80:	ldr	x2, [x8, #56]
  40be84:	sub	x8, x29, #0x58
  40be88:	mov	x0, x8
  40be8c:	ldr	x1, [sp, #312]
  40be90:	str	x8, [sp, #208]
  40be94:	bl	401980 <sprintf@plt>
  40be98:	ldr	x8, [sp, #304]
  40be9c:	mov	x0, x8
  40bea0:	bl	401cf0 <gettext@plt>
  40bea4:	ldur	w1, [x29, #-28]
  40bea8:	ldr	x2, [sp, #208]
  40beac:	bl	4711a8 <error@@Base>
  40beb0:	ldr	x0, [sp, #296]
  40beb4:	bl	401cf0 <gettext@plt>
  40beb8:	ldur	x8, [x29, #-48]
  40bebc:	mov	w1, w8
  40bec0:	bl	4711a8 <error@@Base>
  40bec4:	ldur	x9, [x29, #-48]
  40bec8:	ldur	x10, [x29, #-24]
  40becc:	str	x9, [x10, #56]
  40bed0:	ldr	x8, [sp, #472]
  40bed4:	ldr	w9, [x8]
  40bed8:	cbz	w9, 40bef8 <ferror@plt+0xa1c8>
  40bedc:	ldur	x0, [x29, #-16]
  40bee0:	ldur	x1, [x29, #-24]
  40bee4:	adrp	x2, 4bd000 <warn@@Base+0x4bd44>
  40bee8:	add	x2, x2, #0xbd0
  40beec:	bl	4055ec <ferror@plt+0x38bc>
  40bef0:	str	x0, [sp, #200]
  40bef4:	b	40bf10 <ferror@plt+0xa1e0>
  40bef8:	ldur	x0, [x29, #-16]
  40befc:	ldur	x1, [x29, #-24]
  40bf00:	adrp	x2, 4bd000 <warn@@Base+0x4bd44>
  40bf04:	add	x2, x2, #0xbd0
  40bf08:	bl	405bdc <ferror@plt+0x3eac>
  40bf0c:	str	x0, [sp, #200]
  40bf10:	ldr	x8, [sp, #200]
  40bf14:	ldr	x9, [sp, #464]
  40bf18:	str	x8, [x9]
  40bf1c:	b	40c8e8 <ferror@plt+0xabb8>
  40bf20:	ldur	x8, [x29, #-24]
  40bf24:	ldr	w9, [x8, #4]
  40bf28:	cmp	w9, #0x3
  40bf2c:	b.ne	40bff0 <ferror@plt+0xa2c0>  // b.any
  40bf30:	ldur	x0, [x29, #-40]
  40bf34:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40bf38:	add	x1, x1, #0xe29
  40bf3c:	bl	401bb0 <strcmp@plt>
  40bf40:	cbnz	w0, 40bff0 <ferror@plt+0xa2c0>
  40bf44:	ldr	x8, [sp, #456]
  40bf48:	ldr	x9, [x8]
  40bf4c:	cbz	x9, 40bf64 <ferror@plt+0xa234>
  40bf50:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40bf54:	add	x0, x0, #0xe31
  40bf58:	bl	401cf0 <gettext@plt>
  40bf5c:	bl	4711a8 <error@@Base>
  40bf60:	b	40c8e8 <ferror@plt+0xabb8>
  40bf64:	ldur	x1, [x29, #-16]
  40bf68:	ldur	x8, [x29, #-24]
  40bf6c:	ldr	x2, [x8, #24]
  40bf70:	ldur	x8, [x29, #-24]
  40bf74:	ldr	x4, [x8, #32]
  40bf78:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40bf7c:	add	x0, x0, #0xe5f
  40bf80:	str	x1, [sp, #192]
  40bf84:	str	x2, [sp, #184]
  40bf88:	str	x4, [sp, #176]
  40bf8c:	bl	401cf0 <gettext@plt>
  40bf90:	mov	x8, xzr
  40bf94:	str	x0, [sp, #168]
  40bf98:	mov	x0, x8
  40bf9c:	ldr	x1, [sp, #192]
  40bfa0:	ldr	x2, [sp, #184]
  40bfa4:	mov	x3, #0x1                   	// #1
  40bfa8:	ldr	x4, [sp, #176]
  40bfac:	ldr	x5, [sp, #168]
  40bfb0:	bl	4020ec <ferror@plt+0x3bc>
  40bfb4:	ldr	x8, [sp, #456]
  40bfb8:	str	x0, [x8]
  40bfbc:	ldr	x9, [x8]
  40bfc0:	cbnz	x9, 40bfd0 <ferror@plt+0xa2a0>
  40bfc4:	mov	x8, xzr
  40bfc8:	str	x8, [sp, #160]
  40bfcc:	b	40bfdc <ferror@plt+0xa2ac>
  40bfd0:	ldur	x8, [x29, #-24]
  40bfd4:	ldr	x8, [x8, #32]
  40bfd8:	str	x8, [sp, #160]
  40bfdc:	ldr	x8, [sp, #160]
  40bfe0:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40bfe4:	add	x9, x9, #0xbc0
  40bfe8:	str	x8, [x9]
  40bfec:	b	40c8e8 <ferror@plt+0xabb8>
  40bff0:	ldur	x8, [x29, #-24]
  40bff4:	ldr	w9, [x8, #4]
  40bff8:	cmp	w9, #0x12
  40bffc:	b.ne	40c034 <ferror@plt+0xa304>  // b.any
  40c000:	mov	x0, #0x10                  	// #16
  40c004:	bl	47824c <warn@@Base+0x6f90>
  40c008:	stur	x0, [x29, #-96]
  40c00c:	ldur	x8, [x29, #-24]
  40c010:	ldur	x9, [x29, #-96]
  40c014:	str	x8, [x9]
  40c018:	ldr	x8, [sp, #448]
  40c01c:	ldr	x9, [x8]
  40c020:	ldur	x10, [x29, #-96]
  40c024:	str	x9, [x10, #8]
  40c028:	ldur	x9, [x29, #-96]
  40c02c:	str	x9, [x8]
  40c030:	b	40c8e8 <ferror@plt+0xabb8>
  40c034:	ldur	x8, [x29, #-24]
  40c038:	ldr	w9, [x8, #4]
  40c03c:	cmp	w9, #0x2
  40c040:	b.ne	40c0cc <ferror@plt+0xa39c>  // b.any
  40c044:	ldr	x8, [sp, #472]
  40c048:	ldr	w9, [x8]
  40c04c:	mov	x10, #0x10                  	// #16
  40c050:	mov	x11, #0x18                  	// #24
  40c054:	cmp	w9, #0x0
  40c058:	csel	x10, x10, x11, ne  // ne = any
  40c05c:	stur	x10, [x29, #-104]
  40c060:	ldur	x10, [x29, #-24]
  40c064:	ldr	x10, [x10, #56]
  40c068:	ldur	x11, [x29, #-104]
  40c06c:	cmp	x10, x11
  40c070:	b.eq	40c0c8 <ferror@plt+0xa398>  // b.none
  40c074:	ldur	x8, [x29, #-24]
  40c078:	ldr	x2, [x8, #56]
  40c07c:	sub	x8, x29, #0x90
  40c080:	mov	x0, x8
  40c084:	ldr	x1, [sp, #312]
  40c088:	str	x8, [sp, #152]
  40c08c:	bl	401980 <sprintf@plt>
  40c090:	ldr	x8, [sp, #304]
  40c094:	mov	x0, x8
  40c098:	bl	401cf0 <gettext@plt>
  40c09c:	ldur	w1, [x29, #-28]
  40c0a0:	ldr	x2, [sp, #152]
  40c0a4:	bl	4711a8 <error@@Base>
  40c0a8:	ldr	x0, [sp, #296]
  40c0ac:	bl	401cf0 <gettext@plt>
  40c0b0:	ldur	x8, [x29, #-104]
  40c0b4:	mov	w1, w8
  40c0b8:	bl	4711a8 <error@@Base>
  40c0bc:	ldur	x9, [x29, #-104]
  40c0c0:	ldur	x10, [x29, #-24]
  40c0c4:	str	x9, [x10, #56]
  40c0c8:	b	40c8e8 <ferror@plt+0xabb8>
  40c0cc:	ldur	x8, [x29, #-24]
  40c0d0:	ldr	w9, [x8, #4]
  40c0d4:	cmp	w9, #0x11
  40c0d8:	b.ne	40c168 <ferror@plt+0xa438>  // b.any
  40c0dc:	ldr	x8, [sp, #472]
  40c0e0:	ldr	w9, [x8]
  40c0e4:	mov	w10, #0x4                   	// #4
  40c0e8:	cmp	w9, #0x0
  40c0ec:	csel	w9, w10, w10, ne  // ne = any
  40c0f0:	mov	w0, w9
  40c0f4:	sxtw	x11, w0
  40c0f8:	stur	x11, [x29, #-152]
  40c0fc:	ldur	x11, [x29, #-24]
  40c100:	ldr	x11, [x11, #56]
  40c104:	ldur	x12, [x29, #-152]
  40c108:	cmp	x11, x12
  40c10c:	b.eq	40c164 <ferror@plt+0xa434>  // b.none
  40c110:	ldur	x8, [x29, #-24]
  40c114:	ldr	x2, [x8, #56]
  40c118:	sub	x8, x29, #0xc0
  40c11c:	mov	x0, x8
  40c120:	ldr	x1, [sp, #312]
  40c124:	str	x8, [sp, #144]
  40c128:	bl	401980 <sprintf@plt>
  40c12c:	ldr	x8, [sp, #304]
  40c130:	mov	x0, x8
  40c134:	bl	401cf0 <gettext@plt>
  40c138:	ldur	w1, [x29, #-28]
  40c13c:	ldr	x2, [sp, #144]
  40c140:	bl	4711a8 <error@@Base>
  40c144:	ldr	x0, [sp, #296]
  40c148:	bl	401cf0 <gettext@plt>
  40c14c:	ldur	x8, [x29, #-152]
  40c150:	mov	w1, w8
  40c154:	bl	4711a8 <error@@Base>
  40c158:	ldur	x9, [x29, #-152]
  40c15c:	ldur	x10, [x29, #-24]
  40c160:	str	x9, [x10, #56]
  40c164:	b	40c8e8 <ferror@plt+0xabb8>
  40c168:	ldur	x8, [x29, #-24]
  40c16c:	ldr	w9, [x8, #4]
  40c170:	cmp	w9, #0x9
  40c174:	b.ne	40c200 <ferror@plt+0xa4d0>  // b.any
  40c178:	ldr	x8, [sp, #472]
  40c17c:	ldr	w9, [x8]
  40c180:	mov	x10, #0x10                  	// #16
  40c184:	mov	x11, #0x8                   	// #8
  40c188:	cmp	w9, #0x0
  40c18c:	csel	x10, x11, x10, ne  // ne = any
  40c190:	stur	x10, [x29, #-200]
  40c194:	ldur	x10, [x29, #-24]
  40c198:	ldr	x10, [x10, #56]
  40c19c:	ldur	x11, [x29, #-200]
  40c1a0:	cmp	x10, x11
  40c1a4:	b.eq	40c1fc <ferror@plt+0xa4cc>  // b.none
  40c1a8:	ldur	x8, [x29, #-24]
  40c1ac:	ldr	x2, [x8, #56]
  40c1b0:	sub	x8, x29, #0xf0
  40c1b4:	mov	x0, x8
  40c1b8:	ldr	x1, [sp, #312]
  40c1bc:	str	x8, [sp, #136]
  40c1c0:	bl	401980 <sprintf@plt>
  40c1c4:	ldr	x8, [sp, #304]
  40c1c8:	mov	x0, x8
  40c1cc:	bl	401cf0 <gettext@plt>
  40c1d0:	ldur	w1, [x29, #-28]
  40c1d4:	ldr	x2, [sp, #136]
  40c1d8:	bl	4711a8 <error@@Base>
  40c1dc:	ldr	x0, [sp, #296]
  40c1e0:	bl	401cf0 <gettext@plt>
  40c1e4:	ldur	x8, [x29, #-200]
  40c1e8:	mov	w1, w8
  40c1ec:	bl	4711a8 <error@@Base>
  40c1f0:	ldur	x9, [x29, #-200]
  40c1f4:	ldur	x10, [x29, #-24]
  40c1f8:	str	x9, [x10, #56]
  40c1fc:	b	40c8e8 <ferror@plt+0xabb8>
  40c200:	ldur	x8, [x29, #-24]
  40c204:	ldr	w9, [x8, #4]
  40c208:	cmp	w9, #0x4
  40c20c:	b.ne	40c298 <ferror@plt+0xa568>  // b.any
  40c210:	ldr	x8, [sp, #472]
  40c214:	ldr	w9, [x8]
  40c218:	mov	x10, #0xc                   	// #12
  40c21c:	mov	x11, #0x18                  	// #24
  40c220:	cmp	w9, #0x0
  40c224:	csel	x10, x10, x11, ne  // ne = any
  40c228:	stur	x10, [x29, #-248]
  40c22c:	ldur	x10, [x29, #-24]
  40c230:	ldr	x10, [x10, #56]
  40c234:	ldur	x11, [x29, #-248]
  40c238:	cmp	x10, x11
  40c23c:	b.eq	40c294 <ferror@plt+0xa564>  // b.none
  40c240:	ldur	x8, [x29, #-24]
  40c244:	ldr	x2, [x8, #56]
  40c248:	add	x8, sp, #0x220
  40c24c:	mov	x0, x8
  40c250:	ldr	x1, [sp, #312]
  40c254:	str	x8, [sp, #128]
  40c258:	bl	401980 <sprintf@plt>
  40c25c:	ldr	x8, [sp, #304]
  40c260:	mov	x0, x8
  40c264:	bl	401cf0 <gettext@plt>
  40c268:	ldur	w1, [x29, #-28]
  40c26c:	ldr	x2, [sp, #128]
  40c270:	bl	4711a8 <error@@Base>
  40c274:	ldr	x0, [sp, #296]
  40c278:	bl	401cf0 <gettext@plt>
  40c27c:	ldur	x8, [x29, #-248]
  40c280:	mov	w1, w8
  40c284:	bl	4711a8 <error@@Base>
  40c288:	ldur	x9, [x29, #-248]
  40c28c:	ldur	x10, [x29, #-24]
  40c290:	str	x9, [x10, #56]
  40c294:	b	40c8e8 <ferror@plt+0xabb8>
  40c298:	ldr	x8, [sp, #392]
  40c29c:	ldr	w9, [x8]
  40c2a0:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2a4:	ldr	x8, [sp, #384]
  40c2a8:	ldr	w9, [x8]
  40c2ac:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2b0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c2b4:	add	x8, x8, #0x530
  40c2b8:	ldr	w9, [x8]
  40c2bc:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2c0:	ldr	x8, [sp, #376]
  40c2c4:	ldr	w9, [x8]
  40c2c8:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2cc:	ldr	x8, [sp, #368]
  40c2d0:	ldr	w9, [x8]
  40c2d4:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2d8:	ldr	x8, [sp, #360]
  40c2dc:	ldr	w9, [x8]
  40c2e0:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2e4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c2e8:	add	x8, x8, #0x520
  40c2ec:	ldr	w9, [x8]
  40c2f0:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c2f4:	ldr	x8, [sp, #352]
  40c2f8:	ldr	w9, [x8]
  40c2fc:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c300:	ldr	x8, [sp, #344]
  40c304:	ldr	w9, [x8]
  40c308:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c30c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c310:	add	x8, x8, #0x518
  40c314:	ldr	w9, [x8]
  40c318:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c31c:	ldr	x8, [sp, #336]
  40c320:	ldr	w9, [x8]
  40c324:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c328:	ldr	x8, [sp, #328]
  40c32c:	ldr	w9, [x8]
  40c330:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c334:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c338:	add	x8, x8, #0x538
  40c33c:	ldr	w9, [x8]
  40c340:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c344:	ldr	x8, [sp, #320]
  40c348:	ldr	w9, [x8]
  40c34c:	cbnz	w9, 40c360 <ferror@plt+0xa630>
  40c350:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c354:	add	x8, x8, #0x564
  40c358:	ldr	w9, [x8]
  40c35c:	cbz	w9, 40c6dc <ferror@plt+0xa9ac>
  40c360:	ldur	x0, [x29, #-40]
  40c364:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c368:	add	x1, x1, #0xe6f
  40c36c:	mov	x2, #0x7                   	// #7
  40c370:	bl	401a50 <strncmp@plt>
  40c374:	cbz	w0, 40c390 <ferror@plt+0xa660>
  40c378:	ldur	x0, [x29, #-40]
  40c37c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c380:	add	x1, x1, #0xe77
  40c384:	mov	x2, #0x8                   	// #8
  40c388:	bl	401a50 <strncmp@plt>
  40c38c:	cbnz	w0, 40c6dc <ferror@plt+0xa9ac>
  40c390:	ldur	x8, [x29, #-40]
  40c394:	ldrb	w9, [x8, #1]
  40c398:	cmp	w9, #0x7a
  40c39c:	b.ne	40c3b0 <ferror@plt+0xa680>  // b.any
  40c3a0:	ldur	x8, [x29, #-40]
  40c3a4:	add	x8, x8, #0x8
  40c3a8:	stur	x8, [x29, #-40]
  40c3ac:	b	40c3bc <ferror@plt+0xa68c>
  40c3b0:	ldur	x8, [x29, #-40]
  40c3b4:	add	x8, x8, #0x7
  40c3b8:	stur	x8, [x29, #-40]
  40c3bc:	ldr	x8, [sp, #392]
  40c3c0:	ldr	w9, [x8]
  40c3c4:	cbnz	w9, 40c6c8 <ferror@plt+0xa998>
  40c3c8:	ldr	x8, [sp, #384]
  40c3cc:	ldr	w9, [x8]
  40c3d0:	cbz	w9, 40c3ec <ferror@plt+0xa6bc>
  40c3d4:	ldur	x0, [x29, #-40]
  40c3d8:	adrp	x1, 497000 <warn@@Base+0x25d44>
  40c3dc:	add	x1, x1, #0x4fe
  40c3e0:	mov	x2, #0x4                   	// #4
  40c3e4:	bl	401a50 <strncmp@plt>
  40c3e8:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c3ec:	ldr	x8, [sp, #384]
  40c3f0:	ldr	w9, [x8]
  40c3f4:	cbz	w9, 40c410 <ferror@plt+0xa6e0>
  40c3f8:	ldur	x0, [x29, #-40]
  40c3fc:	adrp	x1, 4a8000 <warn@@Base+0x36d44>
  40c400:	add	x1, x1, #0x1f7
  40c404:	mov	x2, #0x5                   	// #5
  40c408:	bl	401a50 <strncmp@plt>
  40c40c:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c410:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c414:	add	x8, x8, #0x530
  40c418:	ldr	w9, [x8]
  40c41c:	cbz	w9, 40c438 <ferror@plt+0xa708>
  40c420:	ldur	x0, [x29, #-40]
  40c424:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c428:	add	x1, x1, #0x5b4
  40c42c:	mov	x2, #0x6                   	// #6
  40c430:	bl	401a50 <strncmp@plt>
  40c434:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c438:	ldr	x8, [sp, #376]
  40c43c:	ldr	w9, [x8]
  40c440:	cbz	w9, 40c458 <ferror@plt+0xa728>
  40c444:	ldur	x0, [x29, #-40]
  40c448:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c44c:	add	x1, x1, #0x387
  40c450:	bl	401bb0 <strcmp@plt>
  40c454:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c458:	ldr	x8, [sp, #376]
  40c45c:	ldr	w9, [x8]
  40c460:	cbz	w9, 40c47c <ferror@plt+0xa74c>
  40c464:	ldur	x0, [x29, #-40]
  40c468:	adrp	x1, 498000 <warn@@Base+0x26d44>
  40c46c:	add	x1, x1, #0x88e
  40c470:	mov	x2, #0x5                   	// #5
  40c474:	bl	401a50 <strncmp@plt>
  40c478:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c47c:	ldr	x8, [sp, #368]
  40c480:	ldr	w9, [x8]
  40c484:	cbz	w9, 40c4a0 <ferror@plt+0xa770>
  40c488:	ldur	x0, [x29, #-40]
  40c48c:	adrp	x1, 4a8000 <warn@@Base+0x36d44>
  40c490:	add	x1, x1, #0xdb0
  40c494:	mov	x2, #0x8                   	// #8
  40c498:	bl	401a50 <strncmp@plt>
  40c49c:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c4a0:	ldr	x8, [sp, #360]
  40c4a4:	ldr	w9, [x8]
  40c4a8:	cbz	w9, 40c4c4 <ferror@plt+0xa794>
  40c4ac:	ldur	x0, [x29, #-40]
  40c4b0:	adrp	x1, 4a8000 <warn@@Base+0x36d44>
  40c4b4:	add	x1, x1, #0xdc3
  40c4b8:	mov	x2, #0x8                   	// #8
  40c4bc:	bl	401a50 <strncmp@plt>
  40c4c0:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c4c4:	ldr	x8, [sp, #368]
  40c4c8:	ldr	w9, [x8]
  40c4cc:	cbz	w9, 40c4e8 <ferror@plt+0xa7b8>
  40c4d0:	ldur	x0, [x29, #-40]
  40c4d4:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c4d8:	add	x1, x1, #0x3c1
  40c4dc:	mov	x2, #0xc                   	// #12
  40c4e0:	bl	401a50 <strncmp@plt>
  40c4e4:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c4e8:	ldr	x8, [sp, #360]
  40c4ec:	ldr	w9, [x8]
  40c4f0:	cbz	w9, 40c50c <ferror@plt+0xa7dc>
  40c4f4:	ldur	x0, [x29, #-40]
  40c4f8:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c4fc:	add	x1, x1, #0x4b5
  40c500:	mov	x2, #0xc                   	// #12
  40c504:	bl	401a50 <strncmp@plt>
  40c508:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c50c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c510:	add	x8, x8, #0x520
  40c514:	ldr	w9, [x8]
  40c518:	cbz	w9, 40c534 <ferror@plt+0xa804>
  40c51c:	ldur	x0, [x29, #-40]
  40c520:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c524:	add	x1, x1, #0x5c2
  40c528:	mov	x2, #0x7                   	// #7
  40c52c:	bl	401a50 <strncmp@plt>
  40c530:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c534:	ldr	x8, [sp, #328]
  40c538:	ldr	w9, [x8]
  40c53c:	cbz	w9, 40c558 <ferror@plt+0xa828>
  40c540:	ldur	x0, [x29, #-40]
  40c544:	adrp	x1, 4a8000 <warn@@Base+0x36d44>
  40c548:	add	x1, x1, #0x42b
  40c54c:	mov	x2, #0x6                   	// #6
  40c550:	bl	401a50 <strncmp@plt>
  40c554:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c558:	ldr	x8, [sp, #328]
  40c55c:	ldr	w9, [x8]
  40c560:	cbz	w9, 40c57c <ferror@plt+0xa84c>
  40c564:	ldur	x0, [x29, #-40]
  40c568:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c56c:	add	x1, x1, #0x4fb
  40c570:	mov	x2, #0x8                   	// #8
  40c574:	bl	401a50 <strncmp@plt>
  40c578:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c57c:	ldr	x8, [sp, #352]
  40c580:	ldr	w9, [x8]
  40c584:	cbz	w9, 40c5a0 <ferror@plt+0xa870>
  40c588:	ldur	x0, [x29, #-40]
  40c58c:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c590:	add	x1, x1, #0x35f
  40c594:	mov	x2, #0x5                   	// #5
  40c598:	bl	401a50 <strncmp@plt>
  40c59c:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c5a0:	ldr	x8, [sp, #344]
  40c5a4:	ldr	w9, [x8]
  40c5a8:	cbz	w9, 40c5c4 <ferror@plt+0xa894>
  40c5ac:	ldur	x0, [x29, #-40]
  40c5b0:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c5b4:	add	x1, x1, #0x3ea
  40c5b8:	mov	x2, #0x7                   	// #7
  40c5bc:	bl	401a50 <strncmp@plt>
  40c5c0:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c5c4:	ldr	x8, [sp, #344]
  40c5c8:	ldr	w9, [x8]
  40c5cc:	cbz	w9, 40c5e8 <ferror@plt+0xa8b8>
  40c5d0:	ldur	x0, [x29, #-40]
  40c5d4:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c5d8:	add	x1, x1, #0x409
  40c5dc:	mov	x2, #0x5                   	// #5
  40c5e0:	bl	401a50 <strncmp@plt>
  40c5e4:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c5e8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c5ec:	add	x8, x8, #0x518
  40c5f0:	ldr	w9, [x8]
  40c5f4:	cbz	w9, 40c610 <ferror@plt+0xa8e0>
  40c5f8:	ldur	x0, [x29, #-40]
  40c5fc:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c600:	add	x1, x1, #0x440
  40c604:	mov	x2, #0x3                   	// #3
  40c608:	bl	401a50 <strncmp@plt>
  40c60c:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c610:	ldr	x8, [sp, #336]
  40c614:	ldr	w9, [x8]
  40c618:	cbz	w9, 40c634 <ferror@plt+0xa904>
  40c61c:	ldur	x0, [x29, #-40]
  40c620:	adrp	x1, 4a9000 <warn@@Base+0x37d44>
  40c624:	add	x1, x1, #0x9a4
  40c628:	mov	x2, #0x3                   	// #3
  40c62c:	bl	401a50 <strncmp@plt>
  40c630:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c634:	ldr	x8, [sp, #336]
  40c638:	ldr	w9, [x8]
  40c63c:	cbz	w9, 40c658 <ferror@plt+0xa928>
  40c640:	ldur	x0, [x29, #-40]
  40c644:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c648:	add	x1, x1, #0x473
  40c64c:	mov	x2, #0x8                   	// #8
  40c650:	bl	401a50 <strncmp@plt>
  40c654:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c658:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c65c:	add	x8, x8, #0x538
  40c660:	ldr	w9, [x8]
  40c664:	cbz	w9, 40c680 <ferror@plt+0xa950>
  40c668:	ldur	x0, [x29, #-40]
  40c66c:	adrp	x1, 4a7000 <warn@@Base+0x35d44>
  40c670:	add	x1, x1, #0xca0
  40c674:	mov	x2, #0x4                   	// #4
  40c678:	bl	401a50 <strncmp@plt>
  40c67c:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c680:	ldr	x8, [sp, #320]
  40c684:	ldr	w9, [x8]
  40c688:	cbz	w9, 40c6a4 <ferror@plt+0xa974>
  40c68c:	ldur	x0, [x29, #-40]
  40c690:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c694:	add	x1, x1, #0x752
  40c698:	mov	x2, #0x8                   	// #8
  40c69c:	bl	401a50 <strncmp@plt>
  40c6a0:	cbz	w0, 40c6c8 <ferror@plt+0xa998>
  40c6a4:	ldr	x8, [sp, #320]
  40c6a8:	ldr	w9, [x8]
  40c6ac:	cbz	w9, 40c6d8 <ferror@plt+0xa9a8>
  40c6b0:	ldur	x0, [x29, #-40]
  40c6b4:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c6b8:	add	x1, x1, #0x762
  40c6bc:	mov	x2, #0x8                   	// #8
  40c6c0:	bl	401a50 <strncmp@plt>
  40c6c4:	cbnz	w0, 40c6d8 <ferror@plt+0xa9a8>
  40c6c8:	ldur	x0, [x29, #-16]
  40c6cc:	ldur	w1, [x29, #-28]
  40c6d0:	mov	w2, #0x4                   	// #4
  40c6d4:	bl	40a134 <ferror@plt+0x8404>
  40c6d8:	b	40c8e8 <ferror@plt+0xabb8>
  40c6dc:	ldr	x8, [sp, #392]
  40c6e0:	ldr	w9, [x8]
  40c6e4:	cbnz	w9, 40c6f4 <ferror@plt+0xa9c4>
  40c6e8:	ldr	x8, [sp, #384]
  40c6ec:	ldr	w9, [x8]
  40c6f0:	cbz	w9, 40c720 <ferror@plt+0xa9f0>
  40c6f4:	ldur	x0, [x29, #-40]
  40c6f8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c6fc:	add	x1, x1, #0xe80
  40c700:	mov	x2, #0x11                  	// #17
  40c704:	bl	401a50 <strncmp@plt>
  40c708:	cbnz	w0, 40c720 <ferror@plt+0xa9f0>
  40c70c:	ldur	x0, [x29, #-16]
  40c710:	ldur	w1, [x29, #-28]
  40c714:	mov	w2, #0x4                   	// #4
  40c718:	bl	40a134 <ferror@plt+0x8404>
  40c71c:	b	40c8e8 <ferror@plt+0xabb8>
  40c720:	ldr	x8, [sp, #352]
  40c724:	ldr	w9, [x8]
  40c728:	cbz	w9, 40c754 <ferror@plt+0xaa24>
  40c72c:	ldur	x0, [x29, #-40]
  40c730:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c734:	add	x1, x1, #0xe92
  40c738:	bl	401bb0 <strcmp@plt>
  40c73c:	cbnz	w0, 40c754 <ferror@plt+0xaa24>
  40c740:	ldur	x0, [x29, #-16]
  40c744:	ldur	w1, [x29, #-28]
  40c748:	mov	w2, #0x4                   	// #4
  40c74c:	bl	40a134 <ferror@plt+0x8404>
  40c750:	b	40c8e8 <ferror@plt+0xabb8>
  40c754:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c758:	add	x8, x8, #0x568
  40c75c:	ldr	w9, [x8]
  40c760:	cbz	w9, 40c7a0 <ferror@plt+0xaa70>
  40c764:	ldur	x0, [x29, #-40]
  40c768:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c76c:	add	x1, x1, #0xe9c
  40c770:	bl	401bb0 <strcmp@plt>
  40c774:	cbz	w0, 40c78c <ferror@plt+0xaa5c>
  40c778:	ldur	x0, [x29, #-40]
  40c77c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c780:	add	x1, x1, #0xea7
  40c784:	bl	401bb0 <strcmp@plt>
  40c788:	cbnz	w0, 40c7a0 <ferror@plt+0xaa70>
  40c78c:	ldur	x0, [x29, #-16]
  40c790:	ldur	w1, [x29, #-28]
  40c794:	mov	w2, #0x4                   	// #4
  40c798:	bl	40a134 <ferror@plt+0x8404>
  40c79c:	b	40c8e8 <ferror@plt+0xabb8>
  40c7a0:	ldr	x8, [sp, #392]
  40c7a4:	ldr	w9, [x8]
  40c7a8:	cbnz	w9, 40c7dc <ferror@plt+0xaaac>
  40c7ac:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c7b0:	add	x8, x8, #0x554
  40c7b4:	ldr	w9, [x8]
  40c7b8:	cbnz	w9, 40c7dc <ferror@plt+0xaaac>
  40c7bc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c7c0:	add	x8, x8, #0x548
  40c7c4:	ldr	w9, [x8]
  40c7c8:	cbnz	w9, 40c7dc <ferror@plt+0xaaac>
  40c7cc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c7d0:	add	x8, x8, #0x53c
  40c7d4:	ldr	w9, [x8]
  40c7d8:	cbz	w9, 40c88c <ferror@plt+0xab5c>
  40c7dc:	ldur	x0, [x29, #-40]
  40c7e0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c7e4:	add	x1, x1, #0xeb4
  40c7e8:	mov	x2, #0x7                   	// #7
  40c7ec:	bl	401a50 <strncmp@plt>
  40c7f0:	cbnz	w0, 40c88c <ferror@plt+0xab5c>
  40c7f4:	ldur	x8, [x29, #-40]
  40c7f8:	add	x8, x8, #0x7
  40c7fc:	stur	x8, [x29, #-40]
  40c800:	ldr	x8, [sp, #392]
  40c804:	ldr	w9, [x8]
  40c808:	cbnz	w9, 40c878 <ferror@plt+0xab48>
  40c80c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c810:	add	x8, x8, #0x554
  40c814:	ldr	w9, [x8]
  40c818:	cbz	w9, 40c830 <ferror@plt+0xab00>
  40c81c:	ldur	x0, [x29, #-40]
  40c820:	adrp	x1, 497000 <warn@@Base+0x25d44>
  40c824:	add	x1, x1, #0x4fe
  40c828:	bl	401bb0 <strcmp@plt>
  40c82c:	cbz	w0, 40c878 <ferror@plt+0xab48>
  40c830:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c834:	add	x8, x8, #0x548
  40c838:	ldr	w9, [x8]
  40c83c:	cbz	w9, 40c854 <ferror@plt+0xab24>
  40c840:	ldur	x0, [x29, #-40]
  40c844:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c848:	add	x1, x1, #0x5b4
  40c84c:	bl	401bb0 <strcmp@plt>
  40c850:	cbz	w0, 40c878 <ferror@plt+0xab48>
  40c854:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c858:	add	x8, x8, #0x53c
  40c85c:	ldr	w9, [x8]
  40c860:	cbz	w9, 40c888 <ferror@plt+0xab58>
  40c864:	ldur	x0, [x29, #-40]
  40c868:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  40c86c:	add	x1, x1, #0x5c2
  40c870:	bl	401bb0 <strcmp@plt>
  40c874:	cbnz	w0, 40c888 <ferror@plt+0xab58>
  40c878:	ldur	x0, [x29, #-16]
  40c87c:	ldur	w1, [x29, #-28]
  40c880:	mov	w2, #0x4                   	// #4
  40c884:	bl	40a134 <ferror@plt+0x8404>
  40c888:	b	40c8e8 <ferror@plt+0xabb8>
  40c88c:	ldr	x8, [sp, #392]
  40c890:	ldr	w9, [x8]
  40c894:	cbnz	w9, 40c8a8 <ferror@plt+0xab78>
  40c898:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40c89c:	add	x8, x8, #0x564
  40c8a0:	ldr	w9, [x8]
  40c8a4:	cbz	w9, 40c8e8 <ferror@plt+0xabb8>
  40c8a8:	ldur	x0, [x29, #-40]
  40c8ac:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c8b0:	add	x1, x1, #0xebc
  40c8b4:	mov	x2, #0xe                   	// #14
  40c8b8:	bl	401a50 <strncmp@plt>
  40c8bc:	cbz	w0, 40c8d8 <ferror@plt+0xaba8>
  40c8c0:	ldur	x0, [x29, #-40]
  40c8c4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  40c8c8:	add	x1, x1, #0xecb
  40c8cc:	mov	x2, #0x11                  	// #17
  40c8d0:	bl	401a50 <strncmp@plt>
  40c8d4:	cbnz	w0, 40c8e8 <ferror@plt+0xabb8>
  40c8d8:	ldur	x0, [x29, #-16]
  40c8dc:	ldur	w1, [x29, #-28]
  40c8e0:	mov	w2, #0x4                   	// #4
  40c8e4:	bl	40a134 <ferror@plt+0x8404>
  40c8e8:	ldur	w8, [x29, #-28]
  40c8ec:	add	w8, w8, #0x1
  40c8f0:	stur	w8, [x29, #-28]
  40c8f4:	ldur	x9, [x29, #-24]
  40c8f8:	add	x9, x9, #0x50
  40c8fc:	stur	x9, [x29, #-24]
  40c900:	b	40bd68 <ferror@plt+0xa038>
  40c904:	ldr	x8, [sp, #480]
  40c908:	ldr	w9, [x8]
  40c90c:	cbnz	w9, 40c91c <ferror@plt+0xabec>
  40c910:	mov	w8, #0x1                   	// #1
  40c914:	stur	w8, [x29, #-4]
  40c918:	b	40d95c <ferror@plt+0xbc2c>
  40c91c:	ldur	x8, [x29, #-16]
  40c920:	ldr	w9, [x8, #100]
  40c924:	cmp	w9, #0x1
  40c928:	b.ls	40c940 <ferror@plt+0xac10>  // b.plast
  40c92c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40c930:	add	x0, x0, #0xedd
  40c934:	bl	401cf0 <gettext@plt>
  40c938:	bl	401ca0 <printf@plt>
  40c93c:	b	40c950 <ferror@plt+0xac20>
  40c940:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40c944:	add	x0, x0, #0xef0
  40c948:	bl	401cf0 <gettext@plt>
  40c94c:	bl	401ca0 <printf@plt>
  40c950:	ldr	x8, [sp, #472]
  40c954:	ldr	w9, [x8]
  40c958:	cbz	w9, 40c9a0 <ferror@plt+0xac70>
  40c95c:	ldr	x8, [sp, #424]
  40c960:	ldr	w9, [x8]
  40c964:	cbz	w9, 40c98c <ferror@plt+0xac5c>
  40c968:	ldr	x0, [sp, #416]
  40c96c:	bl	401cf0 <gettext@plt>
  40c970:	bl	401ca0 <printf@plt>
  40c974:	adrp	x8, 484000 <warn@@Base+0x12d44>
  40c978:	add	x8, x8, #0xf0f
  40c97c:	mov	x0, x8
  40c980:	bl	401cf0 <gettext@plt>
  40c984:	bl	401ca0 <printf@plt>
  40c988:	b	40c99c <ferror@plt+0xac6c>
  40c98c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40c990:	add	x0, x0, #0xf4d
  40c994:	bl	401cf0 <gettext@plt>
  40c998:	bl	401ca0 <printf@plt>
  40c99c:	b	40ca58 <ferror@plt+0xad28>
  40c9a0:	ldr	x8, [sp, #432]
  40c9a4:	ldr	w9, [x8]
  40c9a8:	cbz	w9, 40c9f0 <ferror@plt+0xacc0>
  40c9ac:	ldr	x8, [sp, #424]
  40c9b0:	ldr	w9, [x8]
  40c9b4:	cbz	w9, 40c9dc <ferror@plt+0xacac>
  40c9b8:	ldr	x0, [sp, #416]
  40c9bc:	bl	401cf0 <gettext@plt>
  40c9c0:	bl	401ca0 <printf@plt>
  40c9c4:	adrp	x8, 484000 <warn@@Base+0x12d44>
  40c9c8:	add	x8, x8, #0xf9f
  40c9cc:	mov	x0, x8
  40c9d0:	bl	401cf0 <gettext@plt>
  40c9d4:	bl	401ca0 <printf@plt>
  40c9d8:	b	40c9ec <ferror@plt+0xacbc>
  40c9dc:	adrp	x0, 484000 <warn@@Base+0x12d44>
  40c9e0:	add	x0, x0, #0xfe5
  40c9e4:	bl	401cf0 <gettext@plt>
  40c9e8:	bl	401ca0 <printf@plt>
  40c9ec:	b	40ca58 <ferror@plt+0xad28>
  40c9f0:	ldr	x8, [sp, #424]
  40c9f4:	ldr	w9, [x8]
  40c9f8:	cbz	w9, 40ca34 <ferror@plt+0xad04>
  40c9fc:	ldr	x0, [sp, #416]
  40ca00:	bl	401cf0 <gettext@plt>
  40ca04:	bl	401ca0 <printf@plt>
  40ca08:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40ca0c:	add	x8, x8, #0x3f
  40ca10:	mov	x0, x8
  40ca14:	bl	401cf0 <gettext@plt>
  40ca18:	bl	401ca0 <printf@plt>
  40ca1c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40ca20:	add	x8, x8, #0x81
  40ca24:	mov	x0, x8
  40ca28:	bl	401cf0 <gettext@plt>
  40ca2c:	bl	401ca0 <printf@plt>
  40ca30:	b	40ca58 <ferror@plt+0xad28>
  40ca34:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40ca38:	add	x0, x0, #0xc4
  40ca3c:	bl	401cf0 <gettext@plt>
  40ca40:	bl	401ca0 <printf@plt>
  40ca44:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40ca48:	add	x8, x8, #0x108
  40ca4c:	mov	x0, x8
  40ca50:	bl	401cf0 <gettext@plt>
  40ca54:	bl	401ca0 <printf@plt>
  40ca58:	ldr	x8, [sp, #424]
  40ca5c:	ldr	w9, [x8]
  40ca60:	cbz	w9, 40ca74 <ferror@plt+0xad44>
  40ca64:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40ca68:	add	x0, x0, #0x14c
  40ca6c:	bl	401cf0 <gettext@plt>
  40ca70:	bl	401ca0 <printf@plt>
  40ca74:	stur	wzr, [x29, #-28]
  40ca78:	ldur	x8, [x29, #-16]
  40ca7c:	ldr	x8, [x8, #112]
  40ca80:	stur	x8, [x29, #-24]
  40ca84:	ldur	w8, [x29, #-28]
  40ca88:	ldur	x9, [x29, #-16]
  40ca8c:	ldr	w10, [x9, #100]
  40ca90:	cmp	w8, w10
  40ca94:	b.cs	40d8a4 <ferror@plt+0xbb74>  // b.hs, b.nlast
  40ca98:	ldur	x8, [x29, #-24]
  40ca9c:	ldr	w9, [x8, #4]
  40caa0:	cmp	w9, #0x2
  40caa4:	str	w9, [sp, #124]
  40caa8:	b.eq	40cc54 <ferror@plt+0xaf24>  // b.none
  40caac:	b	40cab0 <ferror@plt+0xad80>
  40cab0:	ldr	w8, [sp, #124]
  40cab4:	cmp	w8, #0x4
  40cab8:	b.eq	40cb88 <ferror@plt+0xae58>  // b.none
  40cabc:	b	40cac0 <ferror@plt+0xad90>
  40cac0:	ldr	w8, [sp, #124]
  40cac4:	cmp	w8, #0x5
  40cac8:	b.eq	40cbb8 <ferror@plt+0xae88>  // b.none
  40cacc:	b	40cad0 <ferror@plt+0xada0>
  40cad0:	ldr	w8, [sp, #124]
  40cad4:	cmp	w8, #0x6
  40cad8:	b.eq	40cc54 <ferror@plt+0xaf24>  // b.none
  40cadc:	b	40cae0 <ferror@plt+0xadb0>
  40cae0:	ldr	w8, [sp, #124]
  40cae4:	cmp	w8, #0x9
  40cae8:	b.eq	40cb88 <ferror@plt+0xae58>  // b.none
  40caec:	b	40caf0 <ferror@plt+0xadc0>
  40caf0:	ldr	w8, [sp, #124]
  40caf4:	cmp	w8, #0xb
  40caf8:	b.eq	40cc54 <ferror@plt+0xaf24>  // b.none
  40cafc:	b	40cb00 <ferror@plt+0xadd0>
  40cb00:	ldr	w8, [sp, #124]
  40cb04:	subs	w9, w8, #0xe
  40cb08:	cmp	w9, #0x2
  40cb0c:	b.ls	40ccc4 <ferror@plt+0xaf94>  // b.plast
  40cb10:	b	40cb14 <ferror@plt+0xade4>
  40cb14:	ldr	w8, [sp, #124]
  40cb18:	subs	w9, w8, #0x11
  40cb1c:	cmp	w9, #0x1
  40cb20:	b.ls	40cbb8 <ferror@plt+0xae88>  // b.plast
  40cb24:	b	40cb28 <ferror@plt+0xadf8>
  40cb28:	mov	w8, #0xfff6                	// #65526
  40cb2c:	movk	w8, #0x6fff, lsl #16
  40cb30:	ldr	w9, [sp, #124]
  40cb34:	cmp	w9, w8
  40cb38:	b.eq	40cbb8 <ferror@plt+0xae88>  // b.none
  40cb3c:	b	40cb40 <ferror@plt+0xae10>
  40cb40:	mov	w8, #0xfff7                	// #65527
  40cb44:	movk	w8, #0x6fff, lsl #16
  40cb48:	ldr	w9, [sp, #124]
  40cb4c:	cmp	w9, w8
  40cb50:	b.eq	40cc54 <ferror@plt+0xaf24>  // b.none
  40cb54:	b	40cb58 <ferror@plt+0xae28>
  40cb58:	mov	w8, #0xfffd                	// #65533
  40cb5c:	movk	w8, #0x6fff, lsl #16
  40cb60:	ldr	w9, [sp, #124]
  40cb64:	subs	w8, w9, w8
  40cb68:	cmp	w8, #0x1
  40cb6c:	b.ls	40cc54 <ferror@plt+0xaf24>  // b.plast
  40cb70:	b	40cb74 <ferror@plt+0xae44>
  40cb74:	mov	w8, #0x6fffffff            	// #1879048191
  40cb78:	ldr	w9, [sp, #124]
  40cb7c:	cmp	w9, w8
  40cb80:	b.eq	40cbb8 <ferror@plt+0xae88>  // b.none
  40cb84:	b	40cd04 <ferror@plt+0xafd4>
  40cb88:	ldur	x8, [x29, #-24]
  40cb8c:	ldr	w9, [x8, #40]
  40cb90:	cbnz	w9, 40cbb8 <ferror@plt+0xae88>
  40cb94:	ldur	x8, [x29, #-16]
  40cb98:	ldrh	w9, [x8, #80]
  40cb9c:	cmp	w9, #0x2
  40cba0:	b.eq	40cbb4 <ferror@plt+0xae84>  // b.none
  40cba4:	ldur	x8, [x29, #-16]
  40cba8:	ldrh	w9, [x8, #80]
  40cbac:	cmp	w9, #0x3
  40cbb0:	b.ne	40cbb8 <ferror@plt+0xae88>  // b.any
  40cbb4:	b	40cd04 <ferror@plt+0xafd4>
  40cbb8:	ldur	x8, [x29, #-24]
  40cbbc:	ldr	w9, [x8, #40]
  40cbc0:	cbz	w9, 40cc34 <ferror@plt+0xaf04>
  40cbc4:	ldur	x8, [x29, #-24]
  40cbc8:	ldr	w9, [x8, #40]
  40cbcc:	ldur	x8, [x29, #-16]
  40cbd0:	ldr	w10, [x8, #100]
  40cbd4:	cmp	w9, w10
  40cbd8:	b.cs	40cc34 <ferror@plt+0xaf04>  // b.hs, b.nlast
  40cbdc:	ldur	x8, [x29, #-16]
  40cbe0:	ldr	x8, [x8, #112]
  40cbe4:	ldur	x9, [x29, #-24]
  40cbe8:	ldr	w10, [x9, #40]
  40cbec:	mov	w9, w10
  40cbf0:	mov	x11, #0x50                  	// #80
  40cbf4:	mul	x9, x11, x9
  40cbf8:	add	x8, x8, x9
  40cbfc:	ldr	w10, [x8, #4]
  40cc00:	cmp	w10, #0x2
  40cc04:	b.eq	40cc50 <ferror@plt+0xaf20>  // b.none
  40cc08:	ldur	x8, [x29, #-16]
  40cc0c:	ldr	x8, [x8, #112]
  40cc10:	ldur	x9, [x29, #-24]
  40cc14:	ldr	w10, [x9, #40]
  40cc18:	mov	w9, w10
  40cc1c:	mov	x11, #0x50                  	// #80
  40cc20:	mul	x9, x11, x9
  40cc24:	add	x8, x8, x9
  40cc28:	ldr	w10, [x8, #4]
  40cc2c:	cmp	w10, #0xb
  40cc30:	b.eq	40cc50 <ferror@plt+0xaf20>  // b.none
  40cc34:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40cc38:	add	x0, x0, #0x15a
  40cc3c:	bl	401cf0 <gettext@plt>
  40cc40:	ldur	w1, [x29, #-28]
  40cc44:	ldur	x8, [x29, #-24]
  40cc48:	ldr	w2, [x8, #40]
  40cc4c:	bl	4712bc <warn@@Base>
  40cc50:	b	40cd04 <ferror@plt+0xafd4>
  40cc54:	ldur	x8, [x29, #-24]
  40cc58:	ldr	w9, [x8, #40]
  40cc5c:	cbz	w9, 40cca4 <ferror@plt+0xaf74>
  40cc60:	ldur	x8, [x29, #-24]
  40cc64:	ldr	w9, [x8, #40]
  40cc68:	ldur	x8, [x29, #-16]
  40cc6c:	ldr	w10, [x8, #100]
  40cc70:	cmp	w9, w10
  40cc74:	b.cs	40cca4 <ferror@plt+0xaf74>  // b.hs, b.nlast
  40cc78:	ldur	x8, [x29, #-16]
  40cc7c:	ldr	x8, [x8, #112]
  40cc80:	ldur	x9, [x29, #-24]
  40cc84:	ldr	w10, [x9, #40]
  40cc88:	mov	w9, w10
  40cc8c:	mov	x11, #0x50                  	// #80
  40cc90:	mul	x9, x11, x9
  40cc94:	add	x8, x8, x9
  40cc98:	ldr	w10, [x8, #4]
  40cc9c:	cmp	w10, #0x3
  40cca0:	b.eq	40ccc0 <ferror@plt+0xaf90>  // b.none
  40cca4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40cca8:	add	x0, x0, #0x191
  40ccac:	bl	401cf0 <gettext@plt>
  40ccb0:	ldur	w1, [x29, #-28]
  40ccb4:	ldur	x8, [x29, #-24]
  40ccb8:	ldr	w2, [x8, #40]
  40ccbc:	bl	4712bc <warn@@Base>
  40ccc0:	b	40cd04 <ferror@plt+0xafd4>
  40ccc4:	ldur	x8, [x29, #-24]
  40ccc8:	ldr	w9, [x8, #4]
  40cccc:	mov	w10, #0x60000000            	// #1610612736
  40ccd0:	cmp	w9, w10
  40ccd4:	b.cs	40cd00 <ferror@plt+0xafd0>  // b.hs, b.nlast
  40ccd8:	ldur	x8, [x29, #-24]
  40ccdc:	ldr	w9, [x8, #40]
  40cce0:	cbz	w9, 40cd00 <ferror@plt+0xafd0>
  40cce4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40cce8:	add	x0, x0, #0x1c8
  40ccec:	bl	401cf0 <gettext@plt>
  40ccf0:	ldur	w1, [x29, #-28]
  40ccf4:	ldur	x8, [x29, #-24]
  40ccf8:	ldr	w2, [x8, #40]
  40ccfc:	bl	4712bc <warn@@Base>
  40cd00:	b	40cd04 <ferror@plt+0xafd4>
  40cd04:	ldur	x8, [x29, #-24]
  40cd08:	ldr	w9, [x8, #4]
  40cd0c:	cmp	w9, #0x2
  40cd10:	str	w9, [sp, #120]
  40cd14:	b.eq	40cf6c <ferror@plt+0xb23c>  // b.none
  40cd18:	b	40cd1c <ferror@plt+0xafec>
  40cd1c:	ldr	w8, [sp, #120]
  40cd20:	cmp	w8, #0x4
  40cd24:	b.eq	40cd94 <ferror@plt+0xb064>  // b.none
  40cd28:	b	40cd2c <ferror@plt+0xaffc>
  40cd2c:	ldr	w8, [sp, #120]
  40cd30:	subs	w9, w8, #0x5
  40cd34:	cmp	w9, #0x1
  40cd38:	b.ls	40cf40 <ferror@plt+0xb210>  // b.plast
  40cd3c:	b	40cd40 <ferror@plt+0xb010>
  40cd40:	ldr	w8, [sp, #120]
  40cd44:	cmp	w8, #0x9
  40cd48:	b.eq	40cd94 <ferror@plt+0xb064>  // b.none
  40cd4c:	b	40cd50 <ferror@plt+0xb020>
  40cd50:	ldr	w8, [sp, #120]
  40cd54:	cmp	w8, #0xb
  40cd58:	b.eq	40cf6c <ferror@plt+0xb23c>  // b.none
  40cd5c:	b	40cd60 <ferror@plt+0xb030>
  40cd60:	ldr	w8, [sp, #120]
  40cd64:	subs	w9, w8, #0xe
  40cd68:	cmp	w9, #0x2
  40cd6c:	b.ls	40cf40 <ferror@plt+0xb210>  // b.plast
  40cd70:	b	40cd74 <ferror@plt+0xb044>
  40cd74:	ldr	w8, [sp, #120]
  40cd78:	cmp	w8, #0x11
  40cd7c:	b.eq	40cf6c <ferror@plt+0xb23c>  // b.none
  40cd80:	b	40cd84 <ferror@plt+0xb054>
  40cd84:	ldr	w8, [sp, #120]
  40cd88:	cmp	w8, #0x12
  40cd8c:	b.eq	40cf40 <ferror@plt+0xb210>  // b.none
  40cd90:	b	40cf70 <ferror@plt+0xb240>
  40cd94:	ldur	x8, [x29, #-24]
  40cd98:	ldr	w9, [x8, #44]
  40cd9c:	cbnz	w9, 40cdc4 <ferror@plt+0xb094>
  40cda0:	ldur	x8, [x29, #-16]
  40cda4:	ldrh	w9, [x8, #80]
  40cda8:	cmp	w9, #0x2
  40cdac:	b.eq	40cdc0 <ferror@plt+0xb090>  // b.none
  40cdb0:	ldur	x8, [x29, #-16]
  40cdb4:	ldrh	w9, [x8, #80]
  40cdb8:	cmp	w9, #0x3
  40cdbc:	b.ne	40cdc4 <ferror@plt+0xb094>  // b.any
  40cdc0:	b	40d020 <ferror@plt+0xb2f0>
  40cdc4:	ldur	x8, [x29, #-24]
  40cdc8:	ldr	w9, [x8, #44]
  40cdcc:	cbz	w9, 40cf20 <ferror@plt+0xb1f0>
  40cdd0:	ldur	x8, [x29, #-24]
  40cdd4:	ldr	w9, [x8, #44]
  40cdd8:	ldur	x8, [x29, #-16]
  40cddc:	ldr	w10, [x8, #100]
  40cde0:	cmp	w9, w10
  40cde4:	b.cs	40cf20 <ferror@plt+0xb1f0>  // b.hs, b.nlast
  40cde8:	ldur	x8, [x29, #-16]
  40cdec:	ldr	x8, [x8, #112]
  40cdf0:	ldur	x9, [x29, #-24]
  40cdf4:	ldr	w10, [x9, #44]
  40cdf8:	mov	w9, w10
  40cdfc:	mov	x11, #0x50                  	// #80
  40ce00:	mul	x9, x11, x9
  40ce04:	add	x8, x8, x9
  40ce08:	ldr	w10, [x8, #4]
  40ce0c:	cmp	w10, #0x1
  40ce10:	b.eq	40cf3c <ferror@plt+0xb20c>  // b.none
  40ce14:	ldur	x8, [x29, #-16]
  40ce18:	ldr	x8, [x8, #112]
  40ce1c:	ldur	x9, [x29, #-24]
  40ce20:	ldr	w10, [x9, #44]
  40ce24:	mov	w9, w10
  40ce28:	mov	x11, #0x50                  	// #80
  40ce2c:	mul	x9, x11, x9
  40ce30:	add	x8, x8, x9
  40ce34:	ldr	w10, [x8, #4]
  40ce38:	cmp	w10, #0x8
  40ce3c:	b.eq	40cf3c <ferror@plt+0xb20c>  // b.none
  40ce40:	ldur	x8, [x29, #-16]
  40ce44:	ldr	x8, [x8, #112]
  40ce48:	ldur	x9, [x29, #-24]
  40ce4c:	ldr	w10, [x9, #44]
  40ce50:	mov	w9, w10
  40ce54:	mov	x11, #0x50                  	// #80
  40ce58:	mul	x9, x11, x9
  40ce5c:	add	x8, x8, x9
  40ce60:	ldr	w10, [x8, #4]
  40ce64:	cmp	w10, #0x7
  40ce68:	b.eq	40cf3c <ferror@plt+0xb20c>  // b.none
  40ce6c:	ldur	x8, [x29, #-16]
  40ce70:	ldr	x8, [x8, #112]
  40ce74:	ldur	x9, [x29, #-24]
  40ce78:	ldr	w10, [x9, #44]
  40ce7c:	mov	w9, w10
  40ce80:	mov	x11, #0x50                  	// #80
  40ce84:	mul	x9, x11, x9
  40ce88:	add	x8, x8, x9
  40ce8c:	ldr	w10, [x8, #4]
  40ce90:	cmp	w10, #0xe
  40ce94:	b.eq	40cf3c <ferror@plt+0xb20c>  // b.none
  40ce98:	ldur	x8, [x29, #-16]
  40ce9c:	ldr	x8, [x8, #112]
  40cea0:	ldur	x9, [x29, #-24]
  40cea4:	ldr	w10, [x9, #44]
  40cea8:	mov	w9, w10
  40ceac:	mov	x11, #0x50                  	// #80
  40ceb0:	mul	x9, x11, x9
  40ceb4:	add	x8, x8, x9
  40ceb8:	ldr	w10, [x8, #4]
  40cebc:	cmp	w10, #0xf
  40cec0:	b.eq	40cf3c <ferror@plt+0xb20c>  // b.none
  40cec4:	ldur	x8, [x29, #-16]
  40cec8:	ldr	x8, [x8, #112]
  40cecc:	ldur	x9, [x29, #-24]
  40ced0:	ldr	w10, [x9, #44]
  40ced4:	mov	w9, w10
  40ced8:	mov	x11, #0x50                  	// #80
  40cedc:	mul	x9, x11, x9
  40cee0:	add	x8, x8, x9
  40cee4:	ldr	w10, [x8, #4]
  40cee8:	cmp	w10, #0x10
  40ceec:	b.eq	40cf3c <ferror@plt+0xb20c>  // b.none
  40cef0:	ldur	x8, [x29, #-16]
  40cef4:	ldr	x8, [x8, #112]
  40cef8:	ldur	x9, [x29, #-24]
  40cefc:	ldr	w10, [x9, #44]
  40cf00:	mov	w9, w10
  40cf04:	mov	x11, #0x50                  	// #80
  40cf08:	mul	x9, x11, x9
  40cf0c:	add	x8, x8, x9
  40cf10:	ldr	w10, [x8, #4]
  40cf14:	mov	w12, #0x60000000            	// #1610612736
  40cf18:	cmp	w10, w12
  40cf1c:	b.cs	40cf3c <ferror@plt+0xb20c>  // b.hs, b.nlast
  40cf20:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40cf24:	add	x0, x0, #0x1f5
  40cf28:	bl	401cf0 <gettext@plt>
  40cf2c:	ldur	w1, [x29, #-28]
  40cf30:	ldur	x8, [x29, #-24]
  40cf34:	ldr	w2, [x8, #44]
  40cf38:	bl	4712bc <warn@@Base>
  40cf3c:	b	40d020 <ferror@plt+0xb2f0>
  40cf40:	ldur	x8, [x29, #-24]
  40cf44:	ldr	w9, [x8, #44]
  40cf48:	cbz	w9, 40cf68 <ferror@plt+0xb238>
  40cf4c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40cf50:	add	x0, x0, #0x231
  40cf54:	bl	401cf0 <gettext@plt>
  40cf58:	ldur	w1, [x29, #-28]
  40cf5c:	ldur	x8, [x29, #-24]
  40cf60:	ldr	w2, [x8, #44]
  40cf64:	bl	4712bc <warn@@Base>
  40cf68:	b	40d020 <ferror@plt+0xb2f0>
  40cf6c:	b	40d020 <ferror@plt+0xb2f0>
  40cf70:	ldur	x8, [x29, #-24]
  40cf74:	ldr	w9, [x8, #4]
  40cf78:	cmp	w9, #0x8
  40cf7c:	b.ne	40cf84 <ferror@plt+0xb254>  // b.any
  40cf80:	b	40d020 <ferror@plt+0xb2f0>
  40cf84:	ldur	x8, [x29, #-24]
  40cf88:	ldr	x8, [x8, #8]
  40cf8c:	and	x8, x8, #0x40
  40cf90:	cbz	x8, 40cfd4 <ferror@plt+0xb2a4>
  40cf94:	ldur	x8, [x29, #-24]
  40cf98:	ldr	w9, [x8, #44]
  40cf9c:	cmp	w9, #0x1
  40cfa0:	b.cc	40cfbc <ferror@plt+0xb28c>  // b.lo, b.ul, b.last
  40cfa4:	ldur	x8, [x29, #-24]
  40cfa8:	ldr	w9, [x8, #44]
  40cfac:	ldur	x8, [x29, #-16]
  40cfb0:	ldr	w10, [x8, #100]
  40cfb4:	cmp	w9, w10
  40cfb8:	b.cc	40cfd0 <ferror@plt+0xb2a0>  // b.lo, b.ul, b.last
  40cfbc:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40cfc0:	add	x0, x0, #0x25e
  40cfc4:	bl	401cf0 <gettext@plt>
  40cfc8:	ldur	w1, [x29, #-28]
  40cfcc:	bl	4712bc <warn@@Base>
  40cfd0:	b	40d020 <ferror@plt+0xb2f0>
  40cfd4:	ldur	x8, [x29, #-24]
  40cfd8:	ldr	w9, [x8, #4]
  40cfdc:	mov	w10, #0x60000000            	// #1610612736
  40cfe0:	cmp	w9, w10
  40cfe4:	b.cs	40d020 <ferror@plt+0xb2f0>  // b.hs, b.nlast
  40cfe8:	ldur	x8, [x29, #-24]
  40cfec:	ldr	x8, [x8, #8]
  40cff0:	and	x8, x8, #0x1000000
  40cff4:	cbnz	x8, 40d020 <ferror@plt+0xb2f0>
  40cff8:	ldur	x8, [x29, #-24]
  40cffc:	ldr	w9, [x8, #44]
  40d000:	cbz	w9, 40d020 <ferror@plt+0xb2f0>
  40d004:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d008:	add	x0, x0, #0x231
  40d00c:	bl	401cf0 <gettext@plt>
  40d010:	ldur	w1, [x29, #-28]
  40d014:	ldur	x8, [x29, #-24]
  40d018:	ldr	w2, [x8, #44]
  40d01c:	bl	4712bc <warn@@Base>
  40d020:	ldur	x8, [x29, #-24]
  40d024:	ldr	x8, [x8, #32]
  40d028:	ldur	x9, [x29, #-16]
  40d02c:	ldr	x9, [x9, #16]
  40d030:	cmp	x8, x9
  40d034:	b.ls	40d07c <ferror@plt+0xb34c>  // b.plast
  40d038:	ldur	x8, [x29, #-24]
  40d03c:	ldr	w9, [x8, #4]
  40d040:	cmp	w9, #0x8
  40d044:	b.eq	40d07c <ferror@plt+0xb34c>  // b.none
  40d048:	ldur	x8, [x29, #-24]
  40d04c:	ldr	w9, [x8, #4]
  40d050:	cbz	w9, 40d07c <ferror@plt+0xb34c>
  40d054:	ldur	x8, [x29, #-24]
  40d058:	ldr	w9, [x8, #4]
  40d05c:	mov	w10, #0x60000000            	// #1610612736
  40d060:	cmp	w9, w10
  40d064:	b.cs	40d07c <ferror@plt+0xb34c>  // b.hs, b.nlast
  40d068:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d06c:	add	x0, x0, #0x294
  40d070:	bl	401cf0 <gettext@plt>
  40d074:	ldur	w1, [x29, #-28]
  40d078:	bl	4712bc <warn@@Base>
  40d07c:	ldur	w1, [x29, #-28]
  40d080:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d084:	add	x0, x0, #0x2c8
  40d088:	bl	401ca0 <printf@plt>
  40d08c:	ldr	x8, [sp, #424]
  40d090:	ldr	w9, [x8]
  40d094:	cbz	w9, 40d0c0 <ferror@plt+0xb390>
  40d098:	ldur	x0, [x29, #-16]
  40d09c:	ldur	x1, [x29, #-24]
  40d0a0:	bl	404140 <ferror@plt+0x2410>
  40d0a4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d0a8:	add	x8, x8, #0x2d1
  40d0ac:	str	x0, [sp, #112]
  40d0b0:	mov	x0, x8
  40d0b4:	ldr	x1, [sp, #112]
  40d0b8:	bl	401ca0 <printf@plt>
  40d0bc:	b	40d168 <ferror@plt+0xb438>
  40d0c0:	ldur	x8, [x29, #-24]
  40d0c4:	cbnz	x8, 40d0dc <ferror@plt+0xb3ac>
  40d0c8:	adrp	x0, 480000 <warn@@Base+0xed44>
  40d0cc:	add	x0, x0, #0xa98
  40d0d0:	bl	401cf0 <gettext@plt>
  40d0d4:	str	x0, [sp, #104]
  40d0d8:	b	40d158 <ferror@plt+0xb428>
  40d0dc:	ldur	x8, [x29, #-16]
  40d0e0:	ldr	x8, [x8, #128]
  40d0e4:	cbnz	x8, 40d0fc <ferror@plt+0xb3cc>
  40d0e8:	adrp	x0, 480000 <warn@@Base+0xed44>
  40d0ec:	add	x0, x0, #0xa9f
  40d0f0:	bl	401cf0 <gettext@plt>
  40d0f4:	str	x0, [sp, #96]
  40d0f8:	b	40d150 <ferror@plt+0xb420>
  40d0fc:	ldur	x8, [x29, #-24]
  40d100:	ldr	w9, [x8]
  40d104:	mov	w8, w9
  40d108:	ldur	x10, [x29, #-16]
  40d10c:	ldr	x10, [x10, #136]
  40d110:	cmp	x8, x10
  40d114:	b.cc	40d12c <ferror@plt+0xb3fc>  // b.lo, b.ul, b.last
  40d118:	adrp	x0, 480000 <warn@@Base+0xed44>
  40d11c:	add	x0, x0, #0xaac
  40d120:	bl	401cf0 <gettext@plt>
  40d124:	str	x0, [sp, #88]
  40d128:	b	40d148 <ferror@plt+0xb418>
  40d12c:	ldur	x8, [x29, #-16]
  40d130:	ldr	x8, [x8, #128]
  40d134:	ldur	x9, [x29, #-24]
  40d138:	ldr	w10, [x9]
  40d13c:	mov	w9, w10
  40d140:	add	x8, x8, x9
  40d144:	str	x8, [sp, #88]
  40d148:	ldr	x8, [sp, #88]
  40d14c:	str	x8, [sp, #96]
  40d150:	ldr	x8, [sp, #96]
  40d154:	str	x8, [sp, #104]
  40d158:	ldr	x8, [sp, #104]
  40d15c:	mov	w0, #0xffffffef            	// #-17
  40d160:	mov	x1, x8
  40d164:	bl	41a680 <ferror@plt+0x18950>
  40d168:	ldr	x8, [sp, #432]
  40d16c:	ldr	w9, [x8]
  40d170:	adrp	x10, 485000 <warn@@Base+0x13d44>
  40d174:	add	x10, x10, #0x2e3
  40d178:	adrp	x11, 485000 <warn@@Base+0x13d44>
  40d17c:	add	x11, x11, #0x2db
  40d180:	cmp	w9, #0x0
  40d184:	csel	x0, x11, x10, ne  // ne = any
  40d188:	ldur	x10, [x29, #-16]
  40d18c:	ldur	x11, [x29, #-24]
  40d190:	ldr	w1, [x11, #4]
  40d194:	str	x0, [sp, #80]
  40d198:	mov	x0, x10
  40d19c:	bl	41a8cc <ferror@plt+0x18b9c>
  40d1a0:	ldr	x8, [sp, #80]
  40d1a4:	str	x0, [sp, #72]
  40d1a8:	mov	x0, x8
  40d1ac:	ldr	x1, [sp, #72]
  40d1b0:	bl	401ca0 <printf@plt>
  40d1b4:	ldr	x8, [sp, #472]
  40d1b8:	ldr	w9, [x8]
  40d1bc:	cbz	w9, 40d400 <ferror@plt+0xb6d0>
  40d1c0:	mov	x8, xzr
  40d1c4:	str	x8, [sp, #536]
  40d1c8:	ldur	x8, [x29, #-24]
  40d1cc:	ldr	x0, [x8, #16]
  40d1d0:	mov	w1, #0x6                   	// #6
  40d1d4:	bl	40b080 <ferror@plt+0x9350>
  40d1d8:	ldur	x8, [x29, #-24]
  40d1dc:	ldr	x1, [x8, #24]
  40d1e0:	ldur	x8, [x29, #-24]
  40d1e4:	ldr	x2, [x8, #32]
  40d1e8:	ldur	x8, [x29, #-24]
  40d1ec:	ldr	x3, [x8, #56]
  40d1f0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d1f4:	add	x8, x8, #0x2ee
  40d1f8:	mov	x0, x8
  40d1fc:	bl	401ca0 <printf@plt>
  40d200:	ldr	x8, [sp, #424]
  40d204:	ldr	w9, [x8]
  40d208:	cbz	w9, 40d224 <ferror@plt+0xb4f4>
  40d20c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40d210:	add	x8, x8, #0x700
  40d214:	ldr	x1, [x8]
  40d218:	ldr	x0, [sp, #408]
  40d21c:	bl	401910 <fputs@plt>
  40d220:	b	40d248 <ferror@plt+0xb518>
  40d224:	ldur	x0, [x29, #-16]
  40d228:	ldur	x8, [x29, #-24]
  40d22c:	ldr	x1, [x8, #8]
  40d230:	bl	41b100 <ferror@plt+0x193d0>
  40d234:	ldr	x8, [sp, #400]
  40d238:	str	x0, [sp, #64]
  40d23c:	mov	x0, x8
  40d240:	ldr	x1, [sp, #64]
  40d244:	bl	401ca0 <printf@plt>
  40d248:	ldur	x8, [x29, #-24]
  40d24c:	ldr	w9, [x8, #40]
  40d250:	ldur	x8, [x29, #-16]
  40d254:	ldr	w10, [x8, #100]
  40d258:	cmp	w9, w10
  40d25c:	b.cc	40d340 <ferror@plt+0xb610>  // b.lo, b.ul, b.last
  40d260:	adrp	x8, 497000 <warn@@Base+0x25d44>
  40d264:	add	x8, x8, #0x6b8
  40d268:	str	x8, [sp, #536]
  40d26c:	ldur	x8, [x29, #-16]
  40d270:	ldrh	w9, [x8, #82]
  40d274:	subs	w10, w9, #0x2
  40d278:	cmp	w10, #0x1
  40d27c:	str	w9, [sp, #60]
  40d280:	b.ls	40d2f8 <ferror@plt+0xb5c8>  // b.plast
  40d284:	b	40d288 <ferror@plt+0xb558>
  40d288:	ldr	w8, [sp, #60]
  40d28c:	cmp	w8, #0x6
  40d290:	b.eq	40d2f8 <ferror@plt+0xb5c8>  // b.none
  40d294:	b	40d298 <ferror@plt+0xb568>
  40d298:	ldr	w8, [sp, #60]
  40d29c:	cmp	w8, #0xb
  40d2a0:	b.eq	40d2f8 <ferror@plt+0xb5c8>  // b.none
  40d2a4:	b	40d2a8 <ferror@plt+0xb578>
  40d2a8:	ldr	w8, [sp, #60]
  40d2ac:	cmp	w8, #0x12
  40d2b0:	b.eq	40d2f8 <ferror@plt+0xb5c8>  // b.none
  40d2b4:	b	40d2b8 <ferror@plt+0xb588>
  40d2b8:	ldr	w8, [sp, #60]
  40d2bc:	cmp	w8, #0x2b
  40d2c0:	b.eq	40d2f8 <ferror@plt+0xb5c8>  // b.none
  40d2c4:	b	40d2c8 <ferror@plt+0xb598>
  40d2c8:	ldr	w8, [sp, #60]
  40d2cc:	cmp	w8, #0x3e
  40d2d0:	b.eq	40d2f8 <ferror@plt+0xb5c8>  // b.none
  40d2d4:	b	40d2d8 <ferror@plt+0xb5a8>
  40d2d8:	ldr	w8, [sp, #60]
  40d2dc:	subs	w9, w8, #0xb4
  40d2e0:	mov	w10, #0x1                   	// #1
  40d2e4:	cmp	w9, #0x1
  40d2e8:	cset	w9, ls  // ls = plast
  40d2ec:	eor	w9, w9, w10
  40d2f0:	tbnz	w9, #0, 40d340 <ferror@plt+0xb610>
  40d2f4:	b	40d2f8 <ferror@plt+0xb5c8>
  40d2f8:	ldur	x8, [x29, #-24]
  40d2fc:	ldr	w9, [x8, #40]
  40d300:	mov	w10, #0xff00                	// #65280
  40d304:	cmp	w9, w10
  40d308:	b.ne	40d31c <ferror@plt+0xb5ec>  // b.any
  40d30c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d310:	add	x8, x8, #0x304
  40d314:	str	x8, [sp, #536]
  40d318:	b	40d33c <ferror@plt+0xb60c>
  40d31c:	ldur	x8, [x29, #-24]
  40d320:	ldr	w9, [x8, #40]
  40d324:	mov	w10, #0xff01                	// #65281
  40d328:	cmp	w9, w10
  40d32c:	b.ne	40d33c <ferror@plt+0xb60c>  // b.any
  40d330:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d334:	add	x8, x8, #0x30b
  40d338:	str	x8, [sp, #536]
  40d33c:	b	40d340 <ferror@plt+0xb610>
  40d340:	ldr	x8, [sp, #424]
  40d344:	ldr	w9, [x8]
  40d348:	cbz	w9, 40d3a8 <ferror@plt+0xb678>
  40d34c:	ldr	x8, [sp, #536]
  40d350:	cbz	x8, 40d374 <ferror@plt+0xb644>
  40d354:	ldr	x8, [sp, #536]
  40d358:	ldrb	w9, [x8]
  40d35c:	cbz	w9, 40d374 <ferror@plt+0xb644>
  40d360:	ldr	x1, [sp, #536]
  40d364:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d368:	add	x0, x0, #0x311
  40d36c:	bl	401ca0 <printf@plt>
  40d370:	b	40d388 <ferror@plt+0xb658>
  40d374:	ldur	x8, [x29, #-24]
  40d378:	ldr	w1, [x8, #40]
  40d37c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d380:	add	x0, x0, #0x317
  40d384:	bl	401ca0 <printf@plt>
  40d388:	ldur	x8, [x29, #-24]
  40d38c:	ldr	w1, [x8, #44]
  40d390:	ldur	x8, [x29, #-24]
  40d394:	ldr	x2, [x8, #48]
  40d398:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d39c:	add	x0, x0, #0x320
  40d3a0:	bl	401ca0 <printf@plt>
  40d3a4:	b	40d3cc <ferror@plt+0xb69c>
  40d3a8:	ldur	x8, [x29, #-24]
  40d3ac:	ldr	w1, [x8, #40]
  40d3b0:	ldur	x8, [x29, #-24]
  40d3b4:	ldr	w2, [x8, #44]
  40d3b8:	ldur	x8, [x29, #-24]
  40d3bc:	ldr	x3, [x8, #48]
  40d3c0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d3c4:	add	x0, x0, #0x31c
  40d3c8:	bl	401ca0 <printf@plt>
  40d3cc:	ldr	x8, [sp, #536]
  40d3d0:	cbz	x8, 40d3fc <ferror@plt+0xb6cc>
  40d3d4:	ldr	x8, [sp, #536]
  40d3d8:	ldrb	w9, [x8]
  40d3dc:	cbnz	w9, 40d3fc <ferror@plt+0xb6cc>
  40d3e0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d3e4:	add	x0, x0, #0x32a
  40d3e8:	bl	401cf0 <gettext@plt>
  40d3ec:	ldur	w1, [x29, #-28]
  40d3f0:	ldur	x8, [x29, #-24]
  40d3f4:	ldr	w2, [x8, #40]
  40d3f8:	bl	4712bc <warn@@Base>
  40d3fc:	b	40d79c <ferror@plt+0xba6c>
  40d400:	ldr	x8, [sp, #432]
  40d404:	ldr	w9, [x8]
  40d408:	cbz	w9, 40d5b4 <ferror@plt+0xb884>
  40d40c:	ldur	x8, [x29, #-24]
  40d410:	ldr	x0, [x8, #16]
  40d414:	mov	w1, #0x6                   	// #6
  40d418:	bl	40b080 <ferror@plt+0x9350>
  40d41c:	ldur	x8, [x29, #-24]
  40d420:	ldr	x8, [x8, #24]
  40d424:	ldur	x9, [x29, #-24]
  40d428:	ldr	x9, [x9, #24]
  40d42c:	cmp	x8, x9
  40d430:	b.ne	40d44c <ferror@plt+0xb71c>  // b.any
  40d434:	ldur	x8, [x29, #-24]
  40d438:	ldr	x1, [x8, #24]
  40d43c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d440:	add	x0, x0, #0x371
  40d444:	bl	401ca0 <printf@plt>
  40d448:	b	40d468 <ferror@plt+0xb738>
  40d44c:	mov	w0, #0x20                  	// #32
  40d450:	bl	401cd0 <putchar@plt>
  40d454:	ldur	x8, [x29, #-24]
  40d458:	ldr	x8, [x8, #24]
  40d45c:	mov	x0, x8
  40d460:	mov	w1, #0x6                   	// #6
  40d464:	bl	40b080 <ferror@plt+0x9350>
  40d468:	ldur	x8, [x29, #-24]
  40d46c:	ldr	x8, [x8, #32]
  40d470:	ldur	x9, [x29, #-24]
  40d474:	ldr	x9, [x9, #32]
  40d478:	cmp	x8, x9
  40d47c:	b.ne	40d498 <ferror@plt+0xb768>  // b.any
  40d480:	ldur	x8, [x29, #-24]
  40d484:	ldr	x1, [x8, #32]
  40d488:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d48c:	add	x0, x0, #0x371
  40d490:	bl	401ca0 <printf@plt>
  40d494:	b	40d4b4 <ferror@plt+0xb784>
  40d498:	mov	w0, #0x20                  	// #32
  40d49c:	bl	401cd0 <putchar@plt>
  40d4a0:	ldur	x8, [x29, #-24]
  40d4a4:	ldr	x8, [x8, #32]
  40d4a8:	mov	x0, x8
  40d4ac:	mov	w1, #0x6                   	// #6
  40d4b0:	bl	40b080 <ferror@plt+0x9350>
  40d4b4:	ldur	x8, [x29, #-24]
  40d4b8:	ldr	x8, [x8, #56]
  40d4bc:	ldur	x9, [x29, #-24]
  40d4c0:	ldr	x9, [x9, #56]
  40d4c4:	cmp	x8, x9
  40d4c8:	b.ne	40d4e4 <ferror@plt+0xb7b4>  // b.any
  40d4cc:	ldur	x8, [x29, #-24]
  40d4d0:	ldr	x1, [x8, #56]
  40d4d4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d4d8:	add	x0, x0, #0x2fc
  40d4dc:	bl	401ca0 <printf@plt>
  40d4e0:	b	40d500 <ferror@plt+0xb7d0>
  40d4e4:	mov	w0, #0x20                  	// #32
  40d4e8:	bl	401cd0 <putchar@plt>
  40d4ec:	ldur	x8, [x29, #-24]
  40d4f0:	ldr	x8, [x8, #56]
  40d4f4:	mov	x0, x8
  40d4f8:	mov	w1, #0x6                   	// #6
  40d4fc:	bl	40b080 <ferror@plt+0x9350>
  40d500:	ldr	x8, [sp, #424]
  40d504:	ldr	w9, [x8]
  40d508:	cbz	w9, 40d524 <ferror@plt+0xb7f4>
  40d50c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40d510:	add	x8, x8, #0x700
  40d514:	ldr	x1, [x8]
  40d518:	ldr	x0, [sp, #408]
  40d51c:	bl	401910 <fputs@plt>
  40d520:	b	40d548 <ferror@plt+0xb818>
  40d524:	ldur	x0, [x29, #-16]
  40d528:	ldur	x8, [x29, #-24]
  40d52c:	ldr	x1, [x8, #8]
  40d530:	bl	41b100 <ferror@plt+0x193d0>
  40d534:	ldr	x8, [sp, #400]
  40d538:	str	x0, [sp, #48]
  40d53c:	mov	x0, x8
  40d540:	ldr	x1, [sp, #48]
  40d544:	bl	401ca0 <printf@plt>
  40d548:	ldur	x8, [x29, #-24]
  40d54c:	ldr	w1, [x8, #40]
  40d550:	ldur	x8, [x29, #-24]
  40d554:	ldr	w2, [x8, #44]
  40d558:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d55c:	add	x0, x0, #0x379
  40d560:	bl	401ca0 <printf@plt>
  40d564:	ldur	x8, [x29, #-24]
  40d568:	ldr	x8, [x8, #48]
  40d56c:	ldur	x9, [x29, #-24]
  40d570:	ldr	x9, [x9, #48]
  40d574:	cmp	x8, x9
  40d578:	b.ne	40d594 <ferror@plt+0xb864>  // b.any
  40d57c:	ldur	x8, [x29, #-24]
  40d580:	ldr	x1, [x8, #48]
  40d584:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d588:	add	x0, x0, #0x324
  40d58c:	bl	401ca0 <printf@plt>
  40d590:	b	40d5b0 <ferror@plt+0xb880>
  40d594:	ldur	x8, [x29, #-24]
  40d598:	ldr	x0, [x8, #48]
  40d59c:	mov	w1, #0x1                   	// #1
  40d5a0:	bl	40b080 <ferror@plt+0x9350>
  40d5a4:	mov	w9, #0xa                   	// #10
  40d5a8:	mov	w0, w9
  40d5ac:	bl	401cd0 <putchar@plt>
  40d5b0:	b	40d79c <ferror@plt+0xba6c>
  40d5b4:	ldr	x8, [sp, #424]
  40d5b8:	ldr	w9, [x8]
  40d5bc:	cbz	w9, 40d69c <ferror@plt+0xb96c>
  40d5c0:	mov	w0, #0x20                  	// #32
  40d5c4:	bl	401cd0 <putchar@plt>
  40d5c8:	ldur	x8, [x29, #-24]
  40d5cc:	ldr	x8, [x8, #16]
  40d5d0:	mov	x0, x8
  40d5d4:	mov	w1, #0x6                   	// #6
  40d5d8:	bl	40b080 <ferror@plt+0x9350>
  40d5dc:	ldur	x8, [x29, #-24]
  40d5e0:	ldr	x8, [x8, #24]
  40d5e4:	ldur	x9, [x29, #-24]
  40d5e8:	ldr	x9, [x9, #24]
  40d5ec:	cmp	x8, x9
  40d5f0:	b.ne	40d60c <ferror@plt+0xb8dc>  // b.any
  40d5f4:	ldur	x8, [x29, #-24]
  40d5f8:	ldr	x1, [x8, #24]
  40d5fc:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d600:	add	x0, x0, #0x382
  40d604:	bl	401ca0 <printf@plt>
  40d608:	b	40d628 <ferror@plt+0xb8f8>
  40d60c:	ldr	x0, [sp, #408]
  40d610:	bl	401ca0 <printf@plt>
  40d614:	ldur	x8, [x29, #-24]
  40d618:	ldr	x8, [x8, #24]
  40d61c:	mov	x0, x8
  40d620:	mov	w1, #0x6                   	// #6
  40d624:	bl	40b080 <ferror@plt+0x9350>
  40d628:	ldur	x8, [x29, #-24]
  40d62c:	ldr	w1, [x8, #40]
  40d630:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d634:	add	x0, x0, #0x38d
  40d638:	bl	401ca0 <printf@plt>
  40d63c:	ldur	x8, [x29, #-24]
  40d640:	ldr	x8, [x8, #32]
  40d644:	mov	x0, x8
  40d648:	mov	w9, #0x6                   	// #6
  40d64c:	mov	w1, w9
  40d650:	str	w9, [sp, #44]
  40d654:	bl	40b080 <ferror@plt+0x9350>
  40d658:	mov	w9, #0x20                  	// #32
  40d65c:	mov	w0, w9
  40d660:	bl	401cd0 <putchar@plt>
  40d664:	ldur	x8, [x29, #-24]
  40d668:	ldr	x8, [x8, #56]
  40d66c:	mov	x0, x8
  40d670:	ldr	w1, [sp, #44]
  40d674:	bl	40b080 <ferror@plt+0x9350>
  40d678:	ldur	x8, [x29, #-24]
  40d67c:	ldr	w1, [x8, #44]
  40d680:	ldur	x8, [x29, #-24]
  40d684:	ldr	x2, [x8, #48]
  40d688:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d68c:	add	x8, x8, #0x39a
  40d690:	mov	x0, x8
  40d694:	bl	401ca0 <printf@plt>
  40d698:	b	40d79c <ferror@plt+0xba6c>
  40d69c:	mov	w0, #0x20                  	// #32
  40d6a0:	bl	401cd0 <putchar@plt>
  40d6a4:	ldur	x8, [x29, #-24]
  40d6a8:	ldr	x8, [x8, #16]
  40d6ac:	mov	x0, x8
  40d6b0:	mov	w1, #0x6                   	// #6
  40d6b4:	bl	40b080 <ferror@plt+0x9350>
  40d6b8:	ldur	x8, [x29, #-24]
  40d6bc:	ldr	x8, [x8, #24]
  40d6c0:	ldur	x9, [x29, #-24]
  40d6c4:	ldr	x9, [x9, #24]
  40d6c8:	cmp	x8, x9
  40d6cc:	b.ne	40d6e8 <ferror@plt+0xb9b8>  // b.any
  40d6d0:	ldur	x8, [x29, #-24]
  40d6d4:	ldr	x1, [x8, #24]
  40d6d8:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d6dc:	add	x0, x0, #0x3a8
  40d6e0:	bl	401ca0 <printf@plt>
  40d6e4:	b	40d704 <ferror@plt+0xb9d4>
  40d6e8:	ldr	x0, [sp, #408]
  40d6ec:	bl	401ca0 <printf@plt>
  40d6f0:	ldur	x8, [x29, #-24]
  40d6f4:	ldr	x8, [x8, #24]
  40d6f8:	mov	x0, x8
  40d6fc:	mov	w1, #0x6                   	// #6
  40d700:	bl	40b080 <ferror@plt+0x9350>
  40d704:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d708:	add	x0, x0, #0x391
  40d70c:	bl	401ca0 <printf@plt>
  40d710:	ldur	x8, [x29, #-24]
  40d714:	ldr	x8, [x8, #32]
  40d718:	mov	x0, x8
  40d71c:	mov	w9, #0x6                   	// #6
  40d720:	mov	w1, w9
  40d724:	str	w9, [sp, #40]
  40d728:	bl	40b080 <ferror@plt+0x9350>
  40d72c:	ldr	x8, [sp, #408]
  40d730:	mov	x0, x8
  40d734:	bl	401ca0 <printf@plt>
  40d738:	ldur	x8, [x29, #-24]
  40d73c:	ldr	x8, [x8, #56]
  40d740:	mov	x0, x8
  40d744:	ldr	w1, [sp, #40]
  40d748:	bl	40b080 <ferror@plt+0x9350>
  40d74c:	ldur	x8, [x29, #-16]
  40d750:	ldur	x10, [x29, #-24]
  40d754:	ldr	x1, [x10, #8]
  40d758:	mov	x0, x8
  40d75c:	bl	41b100 <ferror@plt+0x193d0>
  40d760:	ldr	x8, [sp, #400]
  40d764:	str	x0, [sp, #32]
  40d768:	mov	x0, x8
  40d76c:	ldr	x1, [sp, #32]
  40d770:	bl	401ca0 <printf@plt>
  40d774:	ldur	x8, [x29, #-24]
  40d778:	ldr	w1, [x8, #40]
  40d77c:	ldur	x8, [x29, #-24]
  40d780:	ldr	w2, [x8, #44]
  40d784:	ldur	x8, [x29, #-24]
  40d788:	ldr	x3, [x8, #48]
  40d78c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d790:	add	x8, x8, #0x3b1
  40d794:	mov	x0, x8
  40d798:	bl	401ca0 <printf@plt>
  40d79c:	ldr	x8, [sp, #424]
  40d7a0:	ldr	w9, [x8]
  40d7a4:	cbz	w9, 40d888 <ferror@plt+0xbb58>
  40d7a8:	ldur	x0, [x29, #-16]
  40d7ac:	ldur	x8, [x29, #-24]
  40d7b0:	ldr	x1, [x8, #8]
  40d7b4:	bl	41b100 <ferror@plt+0x193d0>
  40d7b8:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  40d7bc:	add	x8, x8, #0x325
  40d7c0:	str	x0, [sp, #24]
  40d7c4:	mov	x0, x8
  40d7c8:	ldr	x1, [sp, #24]
  40d7cc:	bl	401ca0 <printf@plt>
  40d7d0:	ldur	x8, [x29, #-24]
  40d7d4:	ldr	x8, [x8, #8]
  40d7d8:	and	x8, x8, #0x800
  40d7dc:	cbz	x8, 40d888 <ferror@plt+0xbb58>
  40d7e0:	ldur	x1, [x29, #-16]
  40d7e4:	ldur	x8, [x29, #-24]
  40d7e8:	ldr	x2, [x8, #24]
  40d7ec:	adrp	x0, 480000 <warn@@Base+0xed44>
  40d7f0:	add	x0, x0, #0xaf6
  40d7f4:	str	x1, [sp, #16]
  40d7f8:	str	x2, [sp, #8]
  40d7fc:	bl	401cf0 <gettext@plt>
  40d800:	add	x8, sp, #0x200
  40d804:	str	x0, [sp]
  40d808:	mov	x0, x8
  40d80c:	ldr	x1, [sp, #16]
  40d810:	ldr	x2, [sp, #8]
  40d814:	mov	x3, #0x1                   	// #1
  40d818:	mov	x4, #0x18                  	// #24
  40d81c:	ldr	x5, [sp]
  40d820:	bl	4020ec <ferror@plt+0x3bc>
  40d824:	cbz	x0, 40d888 <ferror@plt+0xbb58>
  40d828:	add	x0, sp, #0x1e8
  40d82c:	add	x1, sp, #0x200
  40d830:	mov	x2, #0x18                  	// #24
  40d834:	bl	403e3c <ferror@plt+0x210c>
  40d838:	ldr	w8, [sp, #488]
  40d83c:	cmp	w8, #0x1
  40d840:	b.ne	40d854 <ferror@plt+0xbb24>  // b.any
  40d844:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d848:	add	x0, x0, #0x3c9
  40d84c:	bl	401ca0 <printf@plt>
  40d850:	b	40d868 <ferror@plt+0xbb38>
  40d854:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d858:	add	x0, x0, #0x3d7
  40d85c:	bl	401cf0 <gettext@plt>
  40d860:	ldr	w1, [sp, #488]
  40d864:	bl	401ca0 <printf@plt>
  40d868:	ldr	x0, [sp, #496]
  40d86c:	mov	w1, #0x6                   	// #6
  40d870:	bl	40b080 <ferror@plt+0x9350>
  40d874:	ldr	x1, [sp, #504]
  40d878:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40d87c:	add	x8, x8, #0x3f2
  40d880:	mov	x0, x8
  40d884:	bl	401ca0 <printf@plt>
  40d888:	ldur	w8, [x29, #-28]
  40d88c:	add	w8, w8, #0x1
  40d890:	stur	w8, [x29, #-28]
  40d894:	ldur	x9, [x29, #-24]
  40d898:	add	x9, x9, #0x50
  40d89c:	stur	x9, [x29, #-24]
  40d8a0:	b	40ca84 <ferror@plt+0xad54>
  40d8a4:	ldr	x8, [sp, #424]
  40d8a8:	ldr	w9, [x8]
  40d8ac:	cbnz	w9, 40d954 <ferror@plt+0xbc24>
  40d8b0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d8b4:	add	x0, x0, #0x3f9
  40d8b8:	bl	401cf0 <gettext@plt>
  40d8bc:	bl	401ca0 <printf@plt>
  40d8c0:	ldur	x8, [x29, #-16]
  40d8c4:	ldrh	w9, [x8, #82]
  40d8c8:	cmp	w9, #0x3e
  40d8cc:	b.eq	40d8f0 <ferror@plt+0xbbc0>  // b.none
  40d8d0:	ldur	x8, [x29, #-16]
  40d8d4:	ldrh	w9, [x8, #82]
  40d8d8:	cmp	w9, #0xb4
  40d8dc:	b.eq	40d8f0 <ferror@plt+0xbbc0>  // b.none
  40d8e0:	ldur	x8, [x29, #-16]
  40d8e4:	ldrh	w9, [x8, #82]
  40d8e8:	cmp	w9, #0xb5
  40d8ec:	b.ne	40d904 <ferror@plt+0xbbd4>  // b.any
  40d8f0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d8f4:	add	x0, x0, #0x4d6
  40d8f8:	bl	401cf0 <gettext@plt>
  40d8fc:	bl	401ca0 <printf@plt>
  40d900:	b	40d948 <ferror@plt+0xbc18>
  40d904:	ldur	x8, [x29, #-16]
  40d908:	ldrh	w9, [x8, #82]
  40d90c:	cmp	w9, #0x28
  40d910:	b.ne	40d928 <ferror@plt+0xbbf8>  // b.any
  40d914:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d918:	add	x0, x0, #0x4e2
  40d91c:	bl	401cf0 <gettext@plt>
  40d920:	bl	401ca0 <printf@plt>
  40d924:	b	40d948 <ferror@plt+0xbc18>
  40d928:	ldur	x8, [x29, #-16]
  40d92c:	ldrh	w9, [x8, #82]
  40d930:	cmp	w9, #0x14
  40d934:	b.ne	40d948 <ferror@plt+0xbc18>  // b.any
  40d938:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d93c:	add	x0, x0, #0x4f1
  40d940:	bl	401cf0 <gettext@plt>
  40d944:	bl	401ca0 <printf@plt>
  40d948:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40d94c:	add	x0, x0, #0x4fb
  40d950:	bl	401ca0 <printf@plt>
  40d954:	mov	w8, #0x1                   	// #1
  40d958:	stur	w8, [x29, #-4]
  40d95c:	ldur	w0, [x29, #-4]
  40d960:	add	sp, sp, #0x340
  40d964:	ldp	x20, x19, [sp, #80]
  40d968:	ldp	x22, x21, [sp, #64]
  40d96c:	ldp	x24, x23, [sp, #48]
  40d970:	ldp	x26, x25, [sp, #32]
  40d974:	ldr	x28, [sp, #16]
  40d978:	ldp	x29, x30, [sp], #96
  40d97c:	ret
  40d980:	sub	sp, sp, #0x190
  40d984:	stp	x29, x30, [sp, #368]
  40d988:	str	x28, [sp, #384]
  40d98c:	add	x29, sp, #0x170
  40d990:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40d994:	add	x8, x8, #0x9cc
  40d998:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40d99c:	add	x9, x9, #0x9dc
  40d9a0:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40d9a4:	add	x10, x10, #0xbe8
  40d9a8:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40d9ac:	add	x11, x11, #0xbf8
  40d9b0:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  40d9b4:	add	x12, x12, #0xbf0
  40d9b8:	adrp	x13, 4be000 <stdout@@GLIBC_2.17+0x900>
  40d9bc:	add	x13, x13, #0x4e4
  40d9c0:	adrp	x14, 4be000 <stdout@@GLIBC_2.17+0x900>
  40d9c4:	add	x14, x14, #0x4e0
  40d9c8:	stur	x0, [x29, #-16]
  40d9cc:	ldr	w15, [x8]
  40d9d0:	stur	x9, [x29, #-168]
  40d9d4:	stur	x10, [x29, #-176]
  40d9d8:	str	x11, [sp, #184]
  40d9dc:	str	x12, [sp, #176]
  40d9e0:	str	x13, [sp, #168]
  40d9e4:	str	x14, [sp, #160]
  40d9e8:	cbnz	w15, 40da04 <ferror@plt+0xbcd4>
  40d9ec:	ldur	x8, [x29, #-168]
  40d9f0:	ldr	w9, [x8]
  40d9f4:	cbnz	w9, 40da04 <ferror@plt+0xbcd4>
  40d9f8:	mov	w8, #0x1                   	// #1
  40d9fc:	stur	w8, [x29, #-4]
  40da00:	b	40e418 <ferror@plt+0xc6e8>
  40da04:	ldur	x8, [x29, #-16]
  40da08:	ldr	w9, [x8, #100]
  40da0c:	cbnz	w9, 40da38 <ferror@plt+0xbd08>
  40da10:	ldur	x8, [x29, #-168]
  40da14:	ldr	w9, [x8]
  40da18:	cbz	w9, 40da2c <ferror@plt+0xbcfc>
  40da1c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40da20:	add	x0, x0, #0xcaf
  40da24:	bl	401cf0 <gettext@plt>
  40da28:	bl	401ca0 <printf@plt>
  40da2c:	mov	w8, #0x1                   	// #1
  40da30:	stur	w8, [x29, #-4]
  40da34:	b	40e418 <ferror@plt+0xc6e8>
  40da38:	ldur	x8, [x29, #-16]
  40da3c:	ldr	x8, [x8, #112]
  40da40:	cbnz	x8, 40da5c <ferror@plt+0xbd2c>
  40da44:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40da48:	add	x0, x0, #0xcde
  40da4c:	bl	401cf0 <gettext@plt>
  40da50:	bl	4711a8 <error@@Base>
  40da54:	stur	wzr, [x29, #-4]
  40da58:	b	40e418 <ferror@plt+0xc6e8>
  40da5c:	ldur	x8, [x29, #-16]
  40da60:	ldr	w9, [x8, #100]
  40da64:	mov	w0, w9
  40da68:	mov	x1, #0x8                   	// #8
  40da6c:	bl	401aa0 <calloc@plt>
  40da70:	ldur	x8, [x29, #-176]
  40da74:	str	x0, [x8]
  40da78:	ldr	x10, [x8]
  40da7c:	cbnz	x10, 40daa0 <ferror@plt+0xbd70>
  40da80:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40da84:	add	x0, x0, #0xd02
  40da88:	bl	401cf0 <gettext@plt>
  40da8c:	ldur	x8, [x29, #-16]
  40da90:	ldr	w1, [x8, #100]
  40da94:	bl	4711a8 <error@@Base>
  40da98:	stur	wzr, [x29, #-4]
  40da9c:	b	40e418 <ferror@plt+0xc6e8>
  40daa0:	ldr	x8, [sp, #184]
  40daa4:	str	xzr, [x8]
  40daa8:	stur	wzr, [x29, #-28]
  40daac:	ldur	x9, [x29, #-16]
  40dab0:	ldr	x9, [x9, #112]
  40dab4:	stur	x9, [x29, #-24]
  40dab8:	ldur	w8, [x29, #-28]
  40dabc:	ldur	x9, [x29, #-16]
  40dac0:	ldr	w10, [x9, #100]
  40dac4:	cmp	w8, w10
  40dac8:	b.cs	40db08 <ferror@plt+0xbdd8>  // b.hs, b.nlast
  40dacc:	ldur	x8, [x29, #-24]
  40dad0:	ldr	w9, [x8, #4]
  40dad4:	cmp	w9, #0x11
  40dad8:	b.ne	40daec <ferror@plt+0xbdbc>  // b.any
  40dadc:	ldr	x8, [sp, #184]
  40dae0:	ldr	x9, [x8]
  40dae4:	add	x9, x9, #0x1
  40dae8:	str	x9, [x8]
  40daec:	ldur	w8, [x29, #-28]
  40daf0:	add	w8, w8, #0x1
  40daf4:	stur	w8, [x29, #-28]
  40daf8:	ldur	x9, [x29, #-24]
  40dafc:	add	x9, x9, #0x50
  40db00:	stur	x9, [x29, #-24]
  40db04:	b	40dab8 <ferror@plt+0xbd88>
  40db08:	ldr	x8, [sp, #184]
  40db0c:	ldr	x9, [x8]
  40db10:	cbnz	x9, 40db3c <ferror@plt+0xbe0c>
  40db14:	ldur	x8, [x29, #-168]
  40db18:	ldr	w9, [x8]
  40db1c:	cbz	w9, 40db30 <ferror@plt+0xbe00>
  40db20:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40db24:	add	x0, x0, #0xd32
  40db28:	bl	401cf0 <gettext@plt>
  40db2c:	bl	401ca0 <printf@plt>
  40db30:	mov	w8, #0x1                   	// #1
  40db34:	stur	w8, [x29, #-4]
  40db38:	b	40e418 <ferror@plt+0xc6e8>
  40db3c:	ldr	x8, [sp, #184]
  40db40:	ldr	x0, [x8]
  40db44:	mov	x1, #0x10                  	// #16
  40db48:	bl	401aa0 <calloc@plt>
  40db4c:	ldr	x8, [sp, #176]
  40db50:	str	x0, [x8]
  40db54:	ldr	x9, [x8]
  40db58:	cbnz	x9, 40db7c <ferror@plt+0xbe4c>
  40db5c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40db60:	add	x0, x0, #0xd5e
  40db64:	bl	401cf0 <gettext@plt>
  40db68:	ldr	x8, [sp, #184]
  40db6c:	ldr	x1, [x8]
  40db70:	bl	4711a8 <error@@Base>
  40db74:	stur	wzr, [x29, #-4]
  40db78:	b	40e418 <ferror@plt+0xc6e8>
  40db7c:	mov	x8, xzr
  40db80:	stur	x8, [x29, #-48]
  40db84:	stur	x8, [x29, #-56]
  40db88:	stur	x8, [x29, #-64]
  40db8c:	stur	xzr, [x29, #-72]
  40db90:	stur	x8, [x29, #-80]
  40db94:	stur	xzr, [x29, #-88]
  40db98:	stur	wzr, [x29, #-28]
  40db9c:	ldur	x8, [x29, #-16]
  40dba0:	ldr	x8, [x8, #112]
  40dba4:	stur	x8, [x29, #-24]
  40dba8:	ldr	x8, [sp, #176]
  40dbac:	ldr	x9, [x8]
  40dbb0:	stur	x9, [x29, #-40]
  40dbb4:	ldur	w8, [x29, #-28]
  40dbb8:	ldur	x9, [x29, #-16]
  40dbbc:	ldr	w10, [x9, #100]
  40dbc0:	cmp	w8, w10
  40dbc4:	b.cs	40e3f0 <ferror@plt+0xc6c0>  // b.hs, b.nlast
  40dbc8:	ldur	x8, [x29, #-24]
  40dbcc:	ldr	w9, [x8, #4]
  40dbd0:	cmp	w9, #0x11
  40dbd4:	b.ne	40e3d4 <ferror@plt+0xc6a4>  // b.any
  40dbd8:	ldur	x0, [x29, #-16]
  40dbdc:	ldur	x1, [x29, #-24]
  40dbe0:	bl	404140 <ferror@plt+0x2410>
  40dbe4:	stur	x0, [x29, #-96]
  40dbe8:	ldur	x8, [x29, #-24]
  40dbec:	ldr	w9, [x8, #40]
  40dbf0:	ldur	x8, [x29, #-16]
  40dbf4:	ldr	w10, [x8, #100]
  40dbf8:	cmp	w9, w10
  40dbfc:	b.cs	40dc30 <ferror@plt+0xbf00>  // b.hs, b.nlast
  40dc00:	ldur	x8, [x29, #-16]
  40dc04:	ldr	x8, [x8, #112]
  40dc08:	ldur	x9, [x29, #-24]
  40dc0c:	ldr	w10, [x9, #40]
  40dc10:	mov	w9, w10
  40dc14:	mov	x11, #0x50                  	// #80
  40dc18:	mul	x9, x11, x9
  40dc1c:	add	x8, x8, x9
  40dc20:	stur	x8, [x29, #-144]
  40dc24:	ldr	w10, [x8, #4]
  40dc28:	cmp	w10, #0x2
  40dc2c:	b.eq	40dc48 <ferror@plt+0xbf18>  // b.none
  40dc30:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40dc34:	add	x0, x0, #0xd80
  40dc38:	bl	401cf0 <gettext@plt>
  40dc3c:	ldur	x1, [x29, #-96]
  40dc40:	bl	4711a8 <error@@Base>
  40dc44:	b	40e3d4 <ferror@plt+0xc6a4>
  40dc48:	ldur	x8, [x29, #-48]
  40dc4c:	ldur	x9, [x29, #-144]
  40dc50:	cmp	x8, x9
  40dc54:	b.eq	40dcb4 <ferror@plt+0xbf84>  // b.none
  40dc58:	ldur	x8, [x29, #-144]
  40dc5c:	stur	x8, [x29, #-48]
  40dc60:	ldur	x8, [x29, #-64]
  40dc64:	cbz	x8, 40dc70 <ferror@plt+0xbf40>
  40dc68:	ldur	x0, [x29, #-64]
  40dc6c:	bl	401bd0 <free@plt>
  40dc70:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40dc74:	add	x8, x8, #0x8e4
  40dc78:	ldr	w9, [x8]
  40dc7c:	cbz	w9, 40dc98 <ferror@plt+0xbf68>
  40dc80:	ldur	x0, [x29, #-16]
  40dc84:	ldur	x1, [x29, #-48]
  40dc88:	sub	x2, x29, #0x48
  40dc8c:	bl	4055ec <ferror@plt+0x38bc>
  40dc90:	str	x0, [sp, #152]
  40dc94:	b	40dcac <ferror@plt+0xbf7c>
  40dc98:	ldur	x0, [x29, #-16]
  40dc9c:	ldur	x1, [x29, #-48]
  40dca0:	sub	x2, x29, #0x48
  40dca4:	bl	405bdc <ferror@plt+0x3eac>
  40dca8:	str	x0, [sp, #152]
  40dcac:	ldr	x8, [sp, #152]
  40dcb0:	stur	x8, [x29, #-64]
  40dcb4:	ldur	x8, [x29, #-64]
  40dcb8:	cbnz	x8, 40dcd4 <ferror@plt+0xbfa4>
  40dcbc:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40dcc0:	add	x0, x0, #0xda3
  40dcc4:	bl	401cf0 <gettext@plt>
  40dcc8:	ldur	x1, [x29, #-96]
  40dccc:	bl	4711a8 <error@@Base>
  40dcd0:	b	40e3d4 <ferror@plt+0xc6a4>
  40dcd4:	ldur	x8, [x29, #-24]
  40dcd8:	ldr	w9, [x8, #44]
  40dcdc:	mov	w8, w9
  40dce0:	ldur	x10, [x29, #-72]
  40dce4:	cmp	x8, x10
  40dce8:	b.cc	40dd04 <ferror@plt+0xbfd4>  // b.lo, b.ul, b.last
  40dcec:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40dcf0:	add	x0, x0, #0xdc9
  40dcf4:	bl	401cf0 <gettext@plt>
  40dcf8:	ldur	x1, [x29, #-96]
  40dcfc:	bl	4711a8 <error@@Base>
  40dd00:	b	40e3d4 <ferror@plt+0xc6a4>
  40dd04:	ldur	x8, [x29, #-64]
  40dd08:	ldur	x9, [x29, #-24]
  40dd0c:	ldr	w10, [x9, #44]
  40dd10:	mov	w9, w10
  40dd14:	mov	x11, #0x20                  	// #32
  40dd18:	mul	x9, x11, x9
  40dd1c:	add	x8, x8, x9
  40dd20:	stur	x8, [x29, #-152]
  40dd24:	ldur	x8, [x29, #-152]
  40dd28:	ldrb	w10, [x8, #24]
  40dd2c:	and	w10, w10, #0xf
  40dd30:	cmp	w10, #0x3
  40dd34:	b.ne	40de88 <ferror@plt+0xc158>  // b.any
  40dd38:	ldur	x8, [x29, #-152]
  40dd3c:	ldr	w9, [x8, #28]
  40dd40:	cbz	w9, 40dd5c <ferror@plt+0xc02c>
  40dd44:	ldur	x8, [x29, #-152]
  40dd48:	ldr	w9, [x8, #28]
  40dd4c:	ldur	x8, [x29, #-16]
  40dd50:	ldr	w10, [x8, #100]
  40dd54:	cmp	w9, w10
  40dd58:	b.cc	40dd74 <ferror@plt+0xc044>  // b.lo, b.ul, b.last
  40dd5c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40dd60:	add	x0, x0, #0xdc9
  40dd64:	bl	401cf0 <gettext@plt>
  40dd68:	ldur	x1, [x29, #-96]
  40dd6c:	bl	4711a8 <error@@Base>
  40dd70:	b	40e3d4 <ferror@plt+0xc6a4>
  40dd74:	ldur	x8, [x29, #-16]
  40dd78:	ldr	x8, [x8, #112]
  40dd7c:	ldur	x9, [x29, #-152]
  40dd80:	ldr	w10, [x9, #28]
  40dd84:	mov	w9, w10
  40dd88:	mov	x11, #0x50                  	// #80
  40dd8c:	mul	x9, x11, x9
  40dd90:	add	x8, x8, x9
  40dd94:	cbnz	x8, 40ddac <ferror@plt+0xc07c>
  40dd98:	adrp	x0, 480000 <warn@@Base+0xed44>
  40dd9c:	add	x0, x0, #0xa98
  40dda0:	bl	401cf0 <gettext@plt>
  40dda4:	str	x0, [sp, #144]
  40dda8:	b	40de58 <ferror@plt+0xc128>
  40ddac:	ldur	x8, [x29, #-16]
  40ddb0:	ldr	x8, [x8, #128]
  40ddb4:	cbnz	x8, 40ddcc <ferror@plt+0xc09c>
  40ddb8:	adrp	x0, 480000 <warn@@Base+0xed44>
  40ddbc:	add	x0, x0, #0xa9f
  40ddc0:	bl	401cf0 <gettext@plt>
  40ddc4:	str	x0, [sp, #136]
  40ddc8:	b	40de50 <ferror@plt+0xc120>
  40ddcc:	ldur	x8, [x29, #-16]
  40ddd0:	ldr	x8, [x8, #112]
  40ddd4:	ldur	x9, [x29, #-152]
  40ddd8:	ldr	w10, [x9, #28]
  40dddc:	mov	w9, w10
  40dde0:	mov	x11, #0x50                  	// #80
  40dde4:	mul	x9, x11, x9
  40dde8:	ldr	w10, [x8, x9]
  40ddec:	mov	w8, w10
  40ddf0:	ldur	x9, [x29, #-16]
  40ddf4:	ldr	x9, [x9, #136]
  40ddf8:	cmp	x8, x9
  40ddfc:	b.cc	40de14 <ferror@plt+0xc0e4>  // b.lo, b.ul, b.last
  40de00:	adrp	x0, 480000 <warn@@Base+0xed44>
  40de04:	add	x0, x0, #0xaac
  40de08:	bl	401cf0 <gettext@plt>
  40de0c:	str	x0, [sp, #128]
  40de10:	b	40de48 <ferror@plt+0xc118>
  40de14:	ldur	x8, [x29, #-16]
  40de18:	ldr	x8, [x8, #128]
  40de1c:	ldur	x9, [x29, #-16]
  40de20:	ldr	x9, [x9, #112]
  40de24:	ldur	x10, [x29, #-152]
  40de28:	ldr	w11, [x10, #28]
  40de2c:	mov	w10, w11
  40de30:	mov	x12, #0x50                  	// #80
  40de34:	mul	x10, x12, x10
  40de38:	ldr	w11, [x9, x10]
  40de3c:	mov	w9, w11
  40de40:	add	x8, x8, x9
  40de44:	str	x8, [sp, #128]
  40de48:	ldr	x8, [sp, #128]
  40de4c:	str	x8, [sp, #136]
  40de50:	ldr	x8, [sp, #136]
  40de54:	str	x8, [sp, #144]
  40de58:	ldr	x8, [sp, #144]
  40de5c:	stur	x8, [x29, #-104]
  40de60:	mov	x8, xzr
  40de64:	stur	x8, [x29, #-56]
  40de68:	ldur	x8, [x29, #-80]
  40de6c:	cbz	x8, 40de78 <ferror@plt+0xc148>
  40de70:	ldur	x0, [x29, #-80]
  40de74:	bl	401bd0 <free@plt>
  40de78:	mov	x8, xzr
  40de7c:	stur	x8, [x29, #-80]
  40de80:	stur	xzr, [x29, #-88]
  40de84:	b	40dfd0 <ferror@plt+0xc2a0>
  40de88:	ldur	x8, [x29, #-48]
  40de8c:	ldr	w9, [x8, #40]
  40de90:	ldur	x8, [x29, #-16]
  40de94:	ldr	w10, [x8, #100]
  40de98:	cmp	w9, w10
  40de9c:	b.cc	40dec8 <ferror@plt+0xc198>  // b.lo, b.ul, b.last
  40dea0:	mov	x8, xzr
  40dea4:	stur	x8, [x29, #-56]
  40dea8:	ldur	x8, [x29, #-80]
  40deac:	cbz	x8, 40deb8 <ferror@plt+0xc188>
  40deb0:	ldur	x0, [x29, #-80]
  40deb4:	bl	401bd0 <free@plt>
  40deb8:	mov	x8, xzr
  40debc:	stur	x8, [x29, #-80]
  40dec0:	stur	xzr, [x29, #-88]
  40dec4:	b	40df8c <ferror@plt+0xc25c>
  40dec8:	ldur	x8, [x29, #-56]
  40decc:	ldur	x9, [x29, #-16]
  40ded0:	ldr	x9, [x9, #112]
  40ded4:	ldur	x10, [x29, #-48]
  40ded8:	ldr	w11, [x10, #40]
  40dedc:	mov	w10, w11
  40dee0:	mov	x12, #0x50                  	// #80
  40dee4:	mul	x10, x12, x10
  40dee8:	add	x9, x9, x10
  40deec:	stur	x9, [x29, #-144]
  40def0:	cmp	x8, x9
  40def4:	b.eq	40df8c <ferror@plt+0xc25c>  // b.none
  40def8:	ldur	x8, [x29, #-144]
  40defc:	stur	x8, [x29, #-56]
  40df00:	ldur	x8, [x29, #-80]
  40df04:	cbz	x8, 40df10 <ferror@plt+0xc1e0>
  40df08:	ldur	x0, [x29, #-80]
  40df0c:	bl	401bd0 <free@plt>
  40df10:	ldur	x1, [x29, #-16]
  40df14:	ldur	x8, [x29, #-56]
  40df18:	ldr	x2, [x8, #24]
  40df1c:	ldur	x8, [x29, #-56]
  40df20:	ldr	x4, [x8, #32]
  40df24:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40df28:	add	x0, x0, #0x9b4
  40df2c:	str	x1, [sp, #120]
  40df30:	str	x2, [sp, #112]
  40df34:	str	x4, [sp, #104]
  40df38:	bl	401cf0 <gettext@plt>
  40df3c:	mov	x8, xzr
  40df40:	str	x0, [sp, #96]
  40df44:	mov	x0, x8
  40df48:	ldr	x1, [sp, #120]
  40df4c:	ldr	x2, [sp, #112]
  40df50:	mov	x3, #0x1                   	// #1
  40df54:	ldr	x4, [sp, #104]
  40df58:	ldr	x5, [sp, #96]
  40df5c:	bl	4020ec <ferror@plt+0x3bc>
  40df60:	stur	x0, [x29, #-80]
  40df64:	ldur	x8, [x29, #-80]
  40df68:	cbz	x8, 40df7c <ferror@plt+0xc24c>
  40df6c:	ldur	x8, [x29, #-56]
  40df70:	ldr	x8, [x8, #32]
  40df74:	str	x8, [sp, #88]
  40df78:	b	40df84 <ferror@plt+0xc254>
  40df7c:	mov	x8, xzr
  40df80:	str	x8, [sp, #88]
  40df84:	ldr	x8, [sp, #88]
  40df88:	stur	x8, [x29, #-88]
  40df8c:	ldur	x8, [x29, #-152]
  40df90:	ldr	x8, [x8, #16]
  40df94:	ldur	x9, [x29, #-88]
  40df98:	cmp	x8, x9
  40df9c:	b.cs	40dfb8 <ferror@plt+0xc288>  // b.hs, b.nlast
  40dfa0:	ldur	x8, [x29, #-80]
  40dfa4:	ldur	x9, [x29, #-152]
  40dfa8:	ldr	x9, [x9, #16]
  40dfac:	add	x8, x8, x9
  40dfb0:	str	x8, [sp, #80]
  40dfb4:	b	40dfc8 <ferror@plt+0xc298>
  40dfb8:	adrp	x0, 480000 <warn@@Base+0xed44>
  40dfbc:	add	x0, x0, #0xaac
  40dfc0:	bl	401cf0 <gettext@plt>
  40dfc4:	str	x0, [sp, #80]
  40dfc8:	ldr	x8, [sp, #80]
  40dfcc:	stur	x8, [x29, #-104]
  40dfd0:	ldur	x8, [x29, #-24]
  40dfd4:	ldr	x8, [x8, #56]
  40dfd8:	ldur	x9, [x29, #-24]
  40dfdc:	ldr	x9, [x9, #32]
  40dfe0:	cmp	x8, x9
  40dfe4:	b.ls	40e030 <ferror@plt+0xc300>  // b.plast
  40dfe8:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40dfec:	add	x0, x0, #0xdec
  40dff0:	bl	401cf0 <gettext@plt>
  40dff4:	ldur	x8, [x29, #-16]
  40dff8:	ldur	x1, [x29, #-24]
  40dffc:	str	x0, [sp, #72]
  40e000:	mov	x0, x8
  40e004:	bl	404140 <ferror@plt+0x2410>
  40e008:	ldur	x8, [x29, #-24]
  40e00c:	ldr	x2, [x8, #56]
  40e010:	ldur	x8, [x29, #-24]
  40e014:	ldr	x3, [x8, #32]
  40e018:	ldr	x1, [sp, #72]
  40e01c:	str	x0, [sp, #64]
  40e020:	mov	x0, x1
  40e024:	ldr	x1, [sp, #64]
  40e028:	bl	4711a8 <error@@Base>
  40e02c:	b	40e3d4 <ferror@plt+0xc6a4>
  40e030:	ldur	x1, [x29, #-16]
  40e034:	ldur	x8, [x29, #-24]
  40e038:	ldr	x2, [x8, #24]
  40e03c:	ldur	x8, [x29, #-24]
  40e040:	ldr	x4, [x8, #32]
  40e044:	adrp	x0, 480000 <warn@@Base+0xed44>
  40e048:	add	x0, x0, #0xab9
  40e04c:	str	x1, [sp, #56]
  40e050:	str	x2, [sp, #48]
  40e054:	str	x4, [sp, #40]
  40e058:	bl	401cf0 <gettext@plt>
  40e05c:	mov	x8, xzr
  40e060:	str	x0, [sp, #32]
  40e064:	mov	x0, x8
  40e068:	ldr	x1, [sp, #56]
  40e06c:	ldr	x2, [sp, #48]
  40e070:	mov	x3, #0x1                   	// #1
  40e074:	ldr	x4, [sp, #40]
  40e078:	ldr	x5, [sp, #32]
  40e07c:	bl	4020ec <ferror@plt+0x3bc>
  40e080:	stur	x0, [x29, #-112]
  40e084:	ldur	x8, [x29, #-112]
  40e088:	cbnz	x8, 40e090 <ferror@plt+0xc360>
  40e08c:	b	40e3d4 <ferror@plt+0xc6a4>
  40e090:	ldur	x8, [x29, #-112]
  40e094:	stur	x8, [x29, #-120]
  40e098:	ldur	x8, [x29, #-24]
  40e09c:	ldr	x8, [x8, #32]
  40e0a0:	ldur	x9, [x29, #-24]
  40e0a4:	ldr	x9, [x9, #56]
  40e0a8:	udiv	x8, x8, x9
  40e0ac:	subs	x8, x8, #0x1
  40e0b0:	stur	w8, [x29, #-132]
  40e0b4:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40e0b8:	add	x9, x9, #0x578
  40e0bc:	ldr	x9, [x9]
  40e0c0:	ldur	x0, [x29, #-120]
  40e0c4:	mov	w1, #0x4                   	// #4
  40e0c8:	blr	x9
  40e0cc:	stur	w0, [x29, #-124]
  40e0d0:	ldur	x9, [x29, #-120]
  40e0d4:	add	x9, x9, #0x4
  40e0d8:	stur	x9, [x29, #-120]
  40e0dc:	ldur	x9, [x29, #-168]
  40e0e0:	ldr	w8, [x9]
  40e0e4:	cbz	w8, 40e13c <ferror@plt+0xc40c>
  40e0e8:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e0ec:	add	x0, x0, #0xe35
  40e0f0:	bl	401cf0 <gettext@plt>
  40e0f4:	ldur	w8, [x29, #-124]
  40e0f8:	str	x0, [sp, #24]
  40e0fc:	mov	w0, w8
  40e100:	bl	41c8e0 <ferror@plt+0x1abb0>
  40e104:	ldur	w2, [x29, #-28]
  40e108:	ldur	x3, [x29, #-96]
  40e10c:	ldur	x4, [x29, #-104]
  40e110:	ldur	w5, [x29, #-132]
  40e114:	ldr	x1, [sp, #24]
  40e118:	str	x0, [sp, #16]
  40e11c:	mov	x0, x1
  40e120:	ldr	x1, [sp, #16]
  40e124:	bl	401ca0 <printf@plt>
  40e128:	adrp	x9, 485000 <warn@@Base+0x13d44>
  40e12c:	add	x9, x9, #0xe6d
  40e130:	mov	x0, x9
  40e134:	bl	401cf0 <gettext@plt>
  40e138:	bl	401ca0 <printf@plt>
  40e13c:	ldur	w8, [x29, #-28]
  40e140:	ldur	x9, [x29, #-40]
  40e144:	str	w8, [x9, #8]
  40e148:	stur	wzr, [x29, #-128]
  40e14c:	ldur	w8, [x29, #-128]
  40e150:	ldur	w9, [x29, #-132]
  40e154:	cmp	w8, w9
  40e158:	b.cs	40e3b8 <ferror@plt+0xc688>  // b.hs, b.nlast
  40e15c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40e160:	add	x8, x8, #0x578
  40e164:	ldr	x8, [x8]
  40e168:	ldur	x0, [x29, #-120]
  40e16c:	mov	w1, #0x4                   	// #4
  40e170:	blr	x8
  40e174:	stur	w0, [x29, #-124]
  40e178:	ldur	x8, [x29, #-120]
  40e17c:	add	x8, x8, #0x4
  40e180:	stur	x8, [x29, #-120]
  40e184:	ldur	w9, [x29, #-124]
  40e188:	ldur	x8, [x29, #-16]
  40e18c:	ldr	w10, [x8, #100]
  40e190:	cmp	w9, w10
  40e194:	b.cc	40e1f8 <ferror@plt+0xc4c8>  // b.lo, b.ul, b.last
  40e198:	ldr	x8, [sp, #160]
  40e19c:	ldr	w9, [x8]
  40e1a0:	add	w10, w9, #0x1
  40e1a4:	str	w10, [x8]
  40e1a8:	cmp	w9, #0xa
  40e1ac:	b.cs	40e1f4 <ferror@plt+0xc4c4>  // b.hs, b.nlast
  40e1b0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e1b4:	add	x0, x0, #0xe81
  40e1b8:	bl	401cf0 <gettext@plt>
  40e1bc:	ldur	w1, [x29, #-124]
  40e1c0:	ldur	w2, [x29, #-28]
  40e1c4:	ldur	x8, [x29, #-16]
  40e1c8:	ldr	w9, [x8, #100]
  40e1cc:	subs	w3, w9, #0x1
  40e1d0:	bl	4711a8 <error@@Base>
  40e1d4:	ldr	x8, [sp, #160]
  40e1d8:	ldr	w9, [x8]
  40e1dc:	cmp	w9, #0xa
  40e1e0:	b.ne	40e1f4 <ferror@plt+0xc4c4>  // b.any
  40e1e4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e1e8:	add	x0, x0, #0xebf
  40e1ec:	bl	401cf0 <gettext@plt>
  40e1f0:	bl	4712bc <warn@@Base>
  40e1f4:	b	40e3a8 <ferror@plt+0xc678>
  40e1f8:	ldur	x8, [x29, #-176]
  40e1fc:	ldr	x9, [x8]
  40e200:	ldur	w10, [x29, #-124]
  40e204:	mov	w11, w10
  40e208:	mov	x12, #0x8                   	// #8
  40e20c:	mul	x11, x12, x11
  40e210:	add	x9, x9, x11
  40e214:	ldr	x9, [x9]
  40e218:	cbz	x9, 40e2f0 <ferror@plt+0xc5c0>
  40e21c:	ldur	w8, [x29, #-124]
  40e220:	cbz	w8, 40e29c <ferror@plt+0xc56c>
  40e224:	ldr	x8, [sp, #168]
  40e228:	ldr	w9, [x8]
  40e22c:	add	w10, w9, #0x1
  40e230:	str	w10, [x8]
  40e234:	cmp	w9, #0xa
  40e238:	b.cs	40e298 <ferror@plt+0xc568>  // b.hs, b.nlast
  40e23c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e240:	add	x0, x0, #0xf08
  40e244:	bl	401cf0 <gettext@plt>
  40e248:	ldur	w1, [x29, #-124]
  40e24c:	ldur	w2, [x29, #-28]
  40e250:	ldur	x8, [x29, #-176]
  40e254:	ldr	x9, [x8]
  40e258:	ldur	w10, [x29, #-124]
  40e25c:	mov	w11, w10
  40e260:	mov	x12, #0x8                   	// #8
  40e264:	mul	x11, x12, x11
  40e268:	add	x9, x9, x11
  40e26c:	ldr	x9, [x9]
  40e270:	ldr	w3, [x9, #8]
  40e274:	bl	4711a8 <error@@Base>
  40e278:	ldr	x8, [sp, #168]
  40e27c:	ldr	w10, [x8]
  40e280:	cmp	w10, #0xa
  40e284:	b.ne	40e298 <ferror@plt+0xc568>  // b.any
  40e288:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e28c:	add	x0, x0, #0xf4d
  40e290:	bl	401cf0 <gettext@plt>
  40e294:	bl	4712bc <warn@@Base>
  40e298:	b	40e3a8 <ferror@plt+0xc678>
  40e29c:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  40e2a0:	add	x8, x8, #0x4e8
  40e2a4:	ldr	w9, [x8]
  40e2a8:	cbnz	w9, 40e2f0 <ferror@plt+0xc5c0>
  40e2ac:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e2b0:	add	x0, x0, #0xf97
  40e2b4:	bl	401cf0 <gettext@plt>
  40e2b8:	ldur	x8, [x29, #-176]
  40e2bc:	ldr	x9, [x8]
  40e2c0:	ldur	w10, [x29, #-124]
  40e2c4:	mov	w11, w10
  40e2c8:	mov	x12, #0x8                   	// #8
  40e2cc:	mul	x11, x12, x11
  40e2d0:	add	x9, x9, x11
  40e2d4:	ldr	x9, [x9]
  40e2d8:	ldr	w1, [x9, #8]
  40e2dc:	bl	4711a8 <error@@Base>
  40e2e0:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  40e2e4:	add	x8, x8, #0x4e8
  40e2e8:	mov	w10, #0x1                   	// #1
  40e2ec:	str	w10, [x8]
  40e2f0:	ldur	x8, [x29, #-40]
  40e2f4:	ldur	x9, [x29, #-176]
  40e2f8:	ldr	x10, [x9]
  40e2fc:	ldur	w11, [x29, #-124]
  40e300:	mov	w12, w11
  40e304:	mov	x13, #0x8                   	// #8
  40e308:	mul	x12, x13, x12
  40e30c:	add	x10, x10, x12
  40e310:	str	x8, [x10]
  40e314:	ldur	x8, [x29, #-168]
  40e318:	ldr	w11, [x8]
  40e31c:	cbz	w11, 40e374 <ferror@plt+0xc644>
  40e320:	ldur	x8, [x29, #-16]
  40e324:	ldr	x8, [x8, #112]
  40e328:	ldur	w9, [x29, #-124]
  40e32c:	mov	w10, w9
  40e330:	mov	x11, #0x50                  	// #80
  40e334:	mul	x10, x11, x10
  40e338:	add	x8, x8, x10
  40e33c:	stur	x8, [x29, #-144]
  40e340:	ldur	w1, [x29, #-124]
  40e344:	ldur	x0, [x29, #-16]
  40e348:	ldur	x8, [x29, #-144]
  40e34c:	str	w1, [sp, #12]
  40e350:	mov	x1, x8
  40e354:	bl	404140 <ferror@plt+0x2410>
  40e358:	adrp	x8, 485000 <warn@@Base+0x13d44>
  40e35c:	add	x8, x8, #0xfb9
  40e360:	str	x0, [sp]
  40e364:	mov	x0, x8
  40e368:	ldr	w1, [sp, #12]
  40e36c:	ldr	x2, [sp]
  40e370:	bl	401ca0 <printf@plt>
  40e374:	mov	x0, #0x10                  	// #16
  40e378:	bl	47824c <warn@@Base+0x6f90>
  40e37c:	stur	x0, [x29, #-160]
  40e380:	ldur	w8, [x29, #-124]
  40e384:	ldur	x9, [x29, #-160]
  40e388:	str	w8, [x9, #8]
  40e38c:	ldur	x9, [x29, #-40]
  40e390:	ldr	x9, [x9]
  40e394:	ldur	x10, [x29, #-160]
  40e398:	str	x9, [x10]
  40e39c:	ldur	x9, [x29, #-160]
  40e3a0:	ldur	x10, [x29, #-40]
  40e3a4:	str	x9, [x10]
  40e3a8:	ldur	w8, [x29, #-128]
  40e3ac:	add	w8, w8, #0x1
  40e3b0:	stur	w8, [x29, #-128]
  40e3b4:	b	40e14c <ferror@plt+0xc41c>
  40e3b8:	ldur	x8, [x29, #-112]
  40e3bc:	cbz	x8, 40e3c8 <ferror@plt+0xc698>
  40e3c0:	ldur	x0, [x29, #-112]
  40e3c4:	bl	401bd0 <free@plt>
  40e3c8:	ldur	x8, [x29, #-40]
  40e3cc:	add	x8, x8, #0x10
  40e3d0:	stur	x8, [x29, #-40]
  40e3d4:	ldur	w8, [x29, #-28]
  40e3d8:	add	w8, w8, #0x1
  40e3dc:	stur	w8, [x29, #-28]
  40e3e0:	ldur	x9, [x29, #-24]
  40e3e4:	add	x9, x9, #0x50
  40e3e8:	stur	x9, [x29, #-24]
  40e3ec:	b	40dbb4 <ferror@plt+0xbe84>
  40e3f0:	ldur	x8, [x29, #-64]
  40e3f4:	cbz	x8, 40e400 <ferror@plt+0xc6d0>
  40e3f8:	ldur	x0, [x29, #-64]
  40e3fc:	bl	401bd0 <free@plt>
  40e400:	ldur	x8, [x29, #-80]
  40e404:	cbz	x8, 40e410 <ferror@plt+0xc6e0>
  40e408:	ldur	x0, [x29, #-80]
  40e40c:	bl	401bd0 <free@plt>
  40e410:	mov	w8, #0x1                   	// #1
  40e414:	stur	w8, [x29, #-4]
  40e418:	ldur	w0, [x29, #-4]
  40e41c:	ldr	x28, [sp, #384]
  40e420:	ldp	x29, x30, [sp, #368]
  40e424:	add	sp, sp, #0x190
  40e428:	ret
  40e42c:	sub	sp, sp, #0x150
  40e430:	stp	x29, x30, [sp, #304]
  40e434:	str	x28, [sp, #320]
  40e438:	add	x29, sp, #0x130
  40e43c:	mov	x8, xzr
  40e440:	adrp	x9, 4be000 <stdout@@GLIBC_2.17+0x900>
  40e444:	add	x9, x9, #0x570
  40e448:	adrp	x10, 4be000 <stdout@@GLIBC_2.17+0x900>
  40e44c:	add	x10, x10, #0x578
  40e450:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40e454:	add	x11, x11, #0x9e0
  40e458:	adrp	x12, 486000 <warn@@Base+0x14d44>
  40e45c:	add	x12, x12, #0x260
  40e460:	adrp	x13, 4be000 <stdout@@GLIBC_2.17+0x900>
  40e464:	add	x13, x13, #0x580
  40e468:	stur	x0, [x29, #-16]
  40e46c:	stur	x8, [x29, #-40]
  40e470:	str	xzr, [x9]
  40e474:	str	xzr, [x10]
  40e478:	ldur	x8, [x29, #-16]
  40e47c:	ldr	w14, [x8, #92]
  40e480:	stur	x9, [x29, #-120]
  40e484:	stur	x10, [x29, #-128]
  40e488:	stur	x11, [x29, #-136]
  40e48c:	stur	x12, [x29, #-144]
  40e490:	str	x13, [sp, #152]
  40e494:	cbnz	w14, 40e4e4 <ferror@plt+0xc7b4>
  40e498:	ldur	x8, [x29, #-16]
  40e49c:	ldr	x8, [x8, #48]
  40e4a0:	cbz	x8, 40e4bc <ferror@plt+0xc78c>
  40e4a4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  40e4a8:	add	x0, x0, #0xff6
  40e4ac:	bl	401cf0 <gettext@plt>
  40e4b0:	bl	4712bc <warn@@Base>
  40e4b4:	stur	wzr, [x29, #-4]
  40e4b8:	b	40f3ec <ferror@plt+0xd6bc>
  40e4bc:	ldur	x8, [x29, #-136]
  40e4c0:	ldr	w9, [x8]
  40e4c4:	cbz	w9, 40e4d8 <ferror@plt+0xc7a8>
  40e4c8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e4cc:	add	x0, x0, #0x55
  40e4d0:	bl	401cf0 <gettext@plt>
  40e4d4:	bl	401ca0 <printf@plt>
  40e4d8:	mov	w8, #0x1                   	// #1
  40e4dc:	stur	w8, [x29, #-4]
  40e4e0:	b	40f3ec <ferror@plt+0xd6bc>
  40e4e4:	ldur	x8, [x29, #-136]
  40e4e8:	ldr	w9, [x8]
  40e4ec:	cbz	w9, 40e5dc <ferror@plt+0xc8ac>
  40e4f0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40e4f4:	add	x8, x8, #0x9d4
  40e4f8:	ldr	w9, [x8]
  40e4fc:	cbnz	w9, 40e5dc <ferror@plt+0xc8ac>
  40e500:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e504:	add	x0, x0, #0x82
  40e508:	bl	401cf0 <gettext@plt>
  40e50c:	ldur	x8, [x29, #-16]
  40e510:	ldrh	w9, [x8, #80]
  40e514:	str	x0, [sp, #144]
  40e518:	mov	w0, w9
  40e51c:	bl	415444 <ferror@plt+0x13714>
  40e520:	ldr	x1, [sp, #144]
  40e524:	str	x0, [sp, #136]
  40e528:	mov	x0, x1
  40e52c:	ldr	x1, [sp, #136]
  40e530:	bl	401ca0 <printf@plt>
  40e534:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e538:	add	x8, x8, #0x98
  40e53c:	mov	x0, x8
  40e540:	bl	401cf0 <gettext@plt>
  40e544:	ldur	x8, [x29, #-16]
  40e548:	ldr	x1, [x8, #40]
  40e54c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  40e550:	add	x8, x8, #0xe28
  40e554:	str	x0, [sp, #128]
  40e558:	mov	x0, x8
  40e55c:	bl	403c08 <ferror@plt+0x1ed8>
  40e560:	ldr	x1, [sp, #128]
  40e564:	str	x0, [sp, #120]
  40e568:	mov	x0, x1
  40e56c:	ldr	x1, [sp, #120]
  40e570:	bl	401ca0 <printf@plt>
  40e574:	ldur	x8, [x29, #-16]
  40e578:	ldr	w9, [x8, #92]
  40e57c:	mov	w2, w9
  40e580:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e584:	add	x8, x8, #0xaa
  40e588:	mov	x0, x8
  40e58c:	adrp	x1, 486000 <warn@@Base+0x14d44>
  40e590:	add	x1, x1, #0xdd
  40e594:	bl	4018e0 <ngettext@plt>
  40e598:	ldur	x8, [x29, #-16]
  40e59c:	ldr	w1, [x8, #92]
  40e5a0:	ldur	x8, [x29, #-16]
  40e5a4:	ldr	x8, [x8, #48]
  40e5a8:	adrp	x10, 482000 <warn@@Base+0x10d44>
  40e5ac:	add	x10, x10, #0x784
  40e5b0:	str	x0, [sp, #112]
  40e5b4:	mov	x0, x10
  40e5b8:	str	w1, [sp, #108]
  40e5bc:	mov	x1, x8
  40e5c0:	bl	403c08 <ferror@plt+0x1ed8>
  40e5c4:	ldr	x1, [sp, #112]
  40e5c8:	str	x0, [sp, #96]
  40e5cc:	mov	x0, x1
  40e5d0:	ldr	w1, [sp, #108]
  40e5d4:	ldr	x2, [sp, #96]
  40e5d8:	bl	401ca0 <printf@plt>
  40e5dc:	ldur	x0, [x29, #-16]
  40e5e0:	bl	41c9f4 <ferror@plt+0x1acc4>
  40e5e4:	cbnz	w0, 40e5f4 <ferror@plt+0xc8c4>
  40e5e8:	mov	w8, #0x1                   	// #1
  40e5ec:	stur	w8, [x29, #-4]
  40e5f0:	b	40f3ec <ferror@plt+0xd6bc>
  40e5f4:	ldur	x8, [x29, #-136]
  40e5f8:	ldr	w9, [x8]
  40e5fc:	cbz	w9, 40e6a0 <ferror@plt+0xc970>
  40e600:	ldur	x8, [x29, #-16]
  40e604:	ldr	w9, [x8, #92]
  40e608:	cmp	w9, #0x1
  40e60c:	b.ls	40e624 <ferror@plt+0xc8f4>  // b.plast
  40e610:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e614:	add	x0, x0, #0x112
  40e618:	bl	401cf0 <gettext@plt>
  40e61c:	bl	401ca0 <printf@plt>
  40e620:	b	40e634 <ferror@plt+0xc904>
  40e624:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e628:	add	x0, x0, #0x112
  40e62c:	bl	401cf0 <gettext@plt>
  40e630:	bl	401ca0 <printf@plt>
  40e634:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40e638:	add	x8, x8, #0x8e4
  40e63c:	ldr	w9, [x8]
  40e640:	cbz	w9, 40e658 <ferror@plt+0xc928>
  40e644:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e648:	add	x0, x0, #0x125
  40e64c:	bl	401cf0 <gettext@plt>
  40e650:	bl	401ca0 <printf@plt>
  40e654:	b	40e6a0 <ferror@plt+0xc970>
  40e658:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40e65c:	add	x8, x8, #0x540
  40e660:	ldr	w9, [x8]
  40e664:	cbz	w9, 40e67c <ferror@plt+0xc94c>
  40e668:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e66c:	add	x0, x0, #0x170
  40e670:	bl	401cf0 <gettext@plt>
  40e674:	bl	401ca0 <printf@plt>
  40e678:	b	40e6a0 <ferror@plt+0xc970>
  40e67c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e680:	add	x0, x0, #0x1cd
  40e684:	bl	401cf0 <gettext@plt>
  40e688:	bl	401ca0 <printf@plt>
  40e68c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e690:	add	x8, x8, #0x20e
  40e694:	mov	x0, x8
  40e698:	bl	401cf0 <gettext@plt>
  40e69c:	bl	401ca0 <printf@plt>
  40e6a0:	stur	wzr, [x29, #-28]
  40e6a4:	ldur	x8, [x29, #-16]
  40e6a8:	ldr	x8, [x8, #120]
  40e6ac:	stur	x8, [x29, #-24]
  40e6b0:	ldur	w8, [x29, #-28]
  40e6b4:	ldur	x9, [x29, #-16]
  40e6b8:	ldr	w10, [x9, #92]
  40e6bc:	cmp	w8, w10
  40e6c0:	b.cs	40ef0c <ferror@plt+0xd1dc>  // b.hs, b.nlast
  40e6c4:	ldur	x8, [x29, #-136]
  40e6c8:	ldr	w9, [x8]
  40e6cc:	cbz	w9, 40eab4 <ferror@plt+0xcd84>
  40e6d0:	ldur	x0, [x29, #-16]
  40e6d4:	ldur	x8, [x29, #-24]
  40e6d8:	ldr	x1, [x8]
  40e6dc:	bl	41cb20 <ferror@plt+0x1adf0>
  40e6e0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e6e4:	add	x8, x8, #0x254
  40e6e8:	str	x0, [sp, #88]
  40e6ec:	mov	x0, x8
  40e6f0:	ldr	x1, [sp, #88]
  40e6f4:	bl	401ca0 <printf@plt>
  40e6f8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40e6fc:	add	x8, x8, #0x8e4
  40e700:	ldr	w9, [x8]
  40e704:	cbz	w9, 40e7e4 <ferror@plt+0xcab4>
  40e708:	ldur	x8, [x29, #-24]
  40e70c:	ldr	x1, [x8, #16]
  40e710:	ldur	x0, [x29, #-144]
  40e714:	bl	401ca0 <printf@plt>
  40e718:	ldur	x8, [x29, #-24]
  40e71c:	ldr	x1, [x8, #24]
  40e720:	adrp	x8, 498000 <warn@@Base+0x26d44>
  40e724:	add	x8, x8, #0x717
  40e728:	mov	x0, x8
  40e72c:	str	x8, [sp, #80]
  40e730:	bl	401ca0 <printf@plt>
  40e734:	ldur	x8, [x29, #-24]
  40e738:	ldr	x1, [x8, #32]
  40e73c:	ldr	x8, [sp, #80]
  40e740:	mov	x0, x8
  40e744:	bl	401ca0 <printf@plt>
  40e748:	ldur	x8, [x29, #-24]
  40e74c:	ldr	x1, [x8, #40]
  40e750:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e754:	add	x8, x8, #0x26a
  40e758:	mov	x0, x8
  40e75c:	str	x8, [sp, #72]
  40e760:	bl	401ca0 <printf@plt>
  40e764:	ldur	x8, [x29, #-24]
  40e768:	ldr	x1, [x8, #48]
  40e76c:	ldr	x8, [sp, #72]
  40e770:	mov	x0, x8
  40e774:	bl	401ca0 <printf@plt>
  40e778:	ldur	x8, [x29, #-24]
  40e77c:	ldr	x8, [x8, #8]
  40e780:	mov	w9, #0x52                  	// #82
  40e784:	mov	w10, #0x20                  	// #32
  40e788:	tst	x8, #0x4
  40e78c:	csel	w1, w9, w10, ne  // ne = any
  40e790:	ldur	x8, [x29, #-24]
  40e794:	ldr	x8, [x8, #8]
  40e798:	mov	w9, #0x57                  	// #87
  40e79c:	tst	x8, #0x2
  40e7a0:	csel	w2, w9, w10, ne  // ne = any
  40e7a4:	ldur	x8, [x29, #-24]
  40e7a8:	ldr	x8, [x8, #8]
  40e7ac:	mov	w9, #0x45                  	// #69
  40e7b0:	tst	x8, #0x1
  40e7b4:	csel	w3, w9, w10, ne  // ne = any
  40e7b8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e7bc:	add	x8, x8, #0x27e
  40e7c0:	mov	x0, x8
  40e7c4:	bl	401ca0 <printf@plt>
  40e7c8:	ldur	x8, [x29, #-24]
  40e7cc:	ldr	x1, [x8, #56]
  40e7d0:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  40e7d4:	add	x8, x8, #0xd9d
  40e7d8:	mov	x0, x8
  40e7dc:	bl	401ca0 <printf@plt>
  40e7e0:	b	40eaa0 <ferror@plt+0xcd70>
  40e7e4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40e7e8:	add	x8, x8, #0x540
  40e7ec:	ldr	w9, [x8]
  40e7f0:	cbz	w9, 40e99c <ferror@plt+0xcc6c>
  40e7f4:	ldur	x8, [x29, #-24]
  40e7f8:	ldr	x8, [x8, #16]
  40e7fc:	ldur	x9, [x29, #-24]
  40e800:	ldr	x9, [x9, #16]
  40e804:	cmp	x8, x9
  40e808:	b.ne	40e820 <ferror@plt+0xcaf0>  // b.any
  40e80c:	ldur	x8, [x29, #-24]
  40e810:	ldr	x1, [x8, #16]
  40e814:	ldur	x0, [x29, #-144]
  40e818:	bl	401ca0 <printf@plt>
  40e81c:	b	40e83c <ferror@plt+0xcb0c>
  40e820:	ldur	x8, [x29, #-24]
  40e824:	ldr	x0, [x8, #16]
  40e828:	mov	w1, #0x5                   	// #5
  40e82c:	bl	40b080 <ferror@plt+0x9350>
  40e830:	mov	w9, #0x20                  	// #32
  40e834:	mov	w0, w9
  40e838:	bl	401cd0 <putchar@plt>
  40e83c:	ldur	x8, [x29, #-24]
  40e840:	ldr	x0, [x8, #24]
  40e844:	mov	w9, #0x5                   	// #5
  40e848:	mov	w1, w9
  40e84c:	str	w9, [sp, #68]
  40e850:	bl	40b080 <ferror@plt+0x9350>
  40e854:	mov	w9, #0x20                  	// #32
  40e858:	mov	w0, w9
  40e85c:	str	w9, [sp, #64]
  40e860:	bl	401cd0 <putchar@plt>
  40e864:	ldur	x8, [x29, #-24]
  40e868:	ldr	x8, [x8, #32]
  40e86c:	mov	x0, x8
  40e870:	ldr	w1, [sp, #68]
  40e874:	bl	40b080 <ferror@plt+0x9350>
  40e878:	ldr	w9, [sp, #64]
  40e87c:	mov	w0, w9
  40e880:	bl	401cd0 <putchar@plt>
  40e884:	ldur	x8, [x29, #-24]
  40e888:	ldr	x8, [x8, #40]
  40e88c:	ldur	x10, [x29, #-24]
  40e890:	ldr	x10, [x10, #40]
  40e894:	cmp	x8, x10
  40e898:	b.ne	40e8b0 <ferror@plt+0xcb80>  // b.any
  40e89c:	ldur	x8, [x29, #-24]
  40e8a0:	ldr	x1, [x8, #40]
  40e8a4:	ldur	x0, [x29, #-144]
  40e8a8:	bl	401ca0 <printf@plt>
  40e8ac:	b	40e8cc <ferror@plt+0xcb9c>
  40e8b0:	ldur	x8, [x29, #-24]
  40e8b4:	ldr	x0, [x8, #40]
  40e8b8:	mov	w1, #0x5                   	// #5
  40e8bc:	bl	40b080 <ferror@plt+0x9350>
  40e8c0:	mov	w9, #0x20                  	// #32
  40e8c4:	mov	w0, w9
  40e8c8:	bl	401cd0 <putchar@plt>
  40e8cc:	ldur	x8, [x29, #-24]
  40e8d0:	ldr	x8, [x8, #48]
  40e8d4:	ldur	x9, [x29, #-24]
  40e8d8:	ldr	x9, [x9, #48]
  40e8dc:	cmp	x8, x9
  40e8e0:	b.ne	40e8fc <ferror@plt+0xcbcc>  // b.any
  40e8e4:	ldur	x8, [x29, #-24]
  40e8e8:	ldr	x1, [x8, #48]
  40e8ec:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e8f0:	add	x0, x0, #0x274
  40e8f4:	bl	401ca0 <printf@plt>
  40e8f8:	b	40e90c <ferror@plt+0xcbdc>
  40e8fc:	ldur	x8, [x29, #-24]
  40e900:	ldr	x0, [x8, #48]
  40e904:	mov	w1, #0x5                   	// #5
  40e908:	bl	40b080 <ferror@plt+0x9350>
  40e90c:	ldur	x8, [x29, #-24]
  40e910:	ldr	x8, [x8, #8]
  40e914:	mov	w9, #0x52                  	// #82
  40e918:	mov	w10, #0x20                  	// #32
  40e91c:	tst	x8, #0x4
  40e920:	csel	w1, w9, w10, ne  // ne = any
  40e924:	ldur	x8, [x29, #-24]
  40e928:	ldr	x8, [x8, #8]
  40e92c:	mov	w9, #0x57                  	// #87
  40e930:	tst	x8, #0x2
  40e934:	csel	w2, w9, w10, ne  // ne = any
  40e938:	ldur	x8, [x29, #-24]
  40e93c:	ldr	x8, [x8, #8]
  40e940:	mov	w9, #0x45                  	// #69
  40e944:	tst	x8, #0x1
  40e948:	csel	w3, w9, w10, ne  // ne = any
  40e94c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40e950:	add	x0, x0, #0x27d
  40e954:	bl	401ca0 <printf@plt>
  40e958:	ldur	x8, [x29, #-24]
  40e95c:	ldr	x8, [x8, #56]
  40e960:	ldur	x11, [x29, #-24]
  40e964:	ldr	x11, [x11, #56]
  40e968:	cmp	x8, x11
  40e96c:	b.ne	40e988 <ferror@plt+0xcc58>  // b.any
  40e970:	ldur	x8, [x29, #-24]
  40e974:	ldr	x1, [x8, #56]
  40e978:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  40e97c:	add	x0, x0, #0xd9d
  40e980:	bl	401ca0 <printf@plt>
  40e984:	b	40e998 <ferror@plt+0xcc68>
  40e988:	ldur	x8, [x29, #-24]
  40e98c:	ldr	x0, [x8, #56]
  40e990:	mov	w1, #0x4                   	// #4
  40e994:	bl	40b080 <ferror@plt+0x9350>
  40e998:	b	40eaa0 <ferror@plt+0xcd70>
  40e99c:	ldur	x8, [x29, #-24]
  40e9a0:	ldr	x0, [x8, #16]
  40e9a4:	mov	w9, #0x5                   	// #5
  40e9a8:	mov	w1, w9
  40e9ac:	str	w9, [sp, #60]
  40e9b0:	bl	40b080 <ferror@plt+0x9350>
  40e9b4:	mov	w9, #0x20                  	// #32
  40e9b8:	mov	w0, w9
  40e9bc:	str	w9, [sp, #56]
  40e9c0:	bl	401cd0 <putchar@plt>
  40e9c4:	ldur	x8, [x29, #-24]
  40e9c8:	ldr	x8, [x8, #24]
  40e9cc:	mov	x0, x8
  40e9d0:	ldr	w1, [sp, #60]
  40e9d4:	bl	40b080 <ferror@plt+0x9350>
  40e9d8:	ldr	w9, [sp, #56]
  40e9dc:	mov	w0, w9
  40e9e0:	bl	401cd0 <putchar@plt>
  40e9e4:	ldur	x8, [x29, #-24]
  40e9e8:	ldr	x8, [x8, #32]
  40e9ec:	mov	x0, x8
  40e9f0:	ldr	w1, [sp, #60]
  40e9f4:	bl	40b080 <ferror@plt+0x9350>
  40e9f8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40e9fc:	add	x8, x8, #0x286
  40ea00:	mov	x0, x8
  40ea04:	bl	401ca0 <printf@plt>
  40ea08:	ldur	x8, [x29, #-24]
  40ea0c:	ldr	x8, [x8, #40]
  40ea10:	mov	x0, x8
  40ea14:	ldr	w1, [sp, #60]
  40ea18:	bl	40b080 <ferror@plt+0x9350>
  40ea1c:	ldr	w9, [sp, #56]
  40ea20:	mov	w0, w9
  40ea24:	bl	401cd0 <putchar@plt>
  40ea28:	ldur	x8, [x29, #-24]
  40ea2c:	ldr	x8, [x8, #48]
  40ea30:	mov	x0, x8
  40ea34:	ldr	w1, [sp, #60]
  40ea38:	bl	40b080 <ferror@plt+0x9350>
  40ea3c:	ldur	x8, [x29, #-24]
  40ea40:	ldr	x8, [x8, #8]
  40ea44:	mov	w9, #0x52                  	// #82
  40ea48:	tst	x8, #0x4
  40ea4c:	ldr	w10, [sp, #56]
  40ea50:	csel	w1, w9, w10, ne  // ne = any
  40ea54:	ldur	x8, [x29, #-24]
  40ea58:	ldr	x8, [x8, #8]
  40ea5c:	mov	w9, #0x57                  	// #87
  40ea60:	tst	x8, #0x2
  40ea64:	csel	w2, w9, w10, ne  // ne = any
  40ea68:	ldur	x8, [x29, #-24]
  40ea6c:	ldr	x8, [x8, #8]
  40ea70:	mov	w9, #0x45                  	// #69
  40ea74:	tst	x8, #0x1
  40ea78:	csel	w3, w9, w10, ne  // ne = any
  40ea7c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40ea80:	add	x8, x8, #0x299
  40ea84:	mov	x0, x8
  40ea88:	bl	401ca0 <printf@plt>
  40ea8c:	ldur	x8, [x29, #-24]
  40ea90:	ldr	x8, [x8, #56]
  40ea94:	mov	x0, x8
  40ea98:	mov	w1, #0x4                   	// #4
  40ea9c:	bl	40b080 <ferror@plt+0x9350>
  40eaa0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40eaa4:	add	x8, x8, #0x700
  40eaa8:	ldr	x1, [x8]
  40eaac:	mov	w0, #0xa                   	// #10
  40eab0:	bl	401990 <putc@plt>
  40eab4:	ldur	x8, [x29, #-24]
  40eab8:	ldr	x8, [x8]
  40eabc:	subs	x8, x8, #0x1
  40eac0:	cmp	x8, #0x5
  40eac4:	str	x8, [sp, #48]
  40eac8:	b.hi	40eef0 <ferror@plt+0xd1c0>  // b.pmore
  40eacc:	adrp	x8, 478000 <warn@@Base+0x6d44>
  40ead0:	add	x8, x8, #0x528
  40ead4:	ldr	x11, [sp, #48]
  40ead8:	ldrsw	x10, [x8, x11, lsl #2]
  40eadc:	add	x9, x8, x10
  40eae0:	br	x9
  40eae4:	ldur	x8, [x29, #-24]
  40eae8:	ldr	x8, [x8, #48]
  40eaec:	ldur	x9, [x29, #-24]
  40eaf0:	ldr	x9, [x9, #40]
  40eaf4:	cmp	x8, x9
  40eaf8:	b.cs	40eb0c <ferror@plt+0xcddc>  // b.hs, b.nlast
  40eafc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40eb00:	add	x0, x0, #0x2a6
  40eb04:	bl	401cf0 <gettext@plt>
  40eb08:	bl	4711a8 <error@@Base>
  40eb0c:	ldur	x8, [x29, #-24]
  40eb10:	stur	x8, [x29, #-40]
  40eb14:	b	40eef0 <ferror@plt+0xd1c0>
  40eb18:	ldur	w8, [x29, #-28]
  40eb1c:	cmp	w8, #0x0
  40eb20:	cset	w8, ls  // ls = plast
  40eb24:	tbnz	w8, #0, 40eb40 <ferror@plt+0xce10>
  40eb28:	ldur	x8, [x29, #-40]
  40eb2c:	cbz	x8, 40eb40 <ferror@plt+0xce10>
  40eb30:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40eb34:	add	x0, x0, #0x2de
  40eb38:	bl	401cf0 <gettext@plt>
  40eb3c:	bl	4711a8 <error@@Base>
  40eb40:	ldur	x8, [x29, #-16]
  40eb44:	ldrh	w9, [x8, #82]
  40eb48:	cmp	w9, #0xf
  40eb4c:	b.eq	40ec64 <ferror@plt+0xcf34>  // b.none
  40eb50:	mov	w8, #0x1                   	// #1
  40eb54:	stur	w8, [x29, #-44]
  40eb58:	ldur	w8, [x29, #-44]
  40eb5c:	ldur	x9, [x29, #-16]
  40eb60:	ldr	w10, [x9, #92]
  40eb64:	cmp	w8, w10
  40eb68:	b.cs	40ec40 <ferror@plt+0xcf10>  // b.hs, b.nlast
  40eb6c:	ldur	x8, [x29, #-16]
  40eb70:	ldr	x8, [x8, #120]
  40eb74:	ldur	w9, [x29, #-44]
  40eb78:	mov	w10, w9
  40eb7c:	mov	x11, #0x40                  	// #64
  40eb80:	mul	x10, x11, x10
  40eb84:	add	x8, x8, x10
  40eb88:	stur	x8, [x29, #-56]
  40eb8c:	ldur	x8, [x29, #-56]
  40eb90:	ldr	x8, [x8]
  40eb94:	cmp	x8, #0x1
  40eb98:	b.ne	40ec30 <ferror@plt+0xcf00>  // b.any
  40eb9c:	ldur	x8, [x29, #-56]
  40eba0:	ldr	x8, [x8, #16]
  40eba4:	ldur	x9, [x29, #-24]
  40eba8:	ldr	x9, [x9, #16]
  40ebac:	cmp	x8, x9
  40ebb0:	b.hi	40ec30 <ferror@plt+0xcf00>  // b.pmore
  40ebb4:	ldur	x8, [x29, #-56]
  40ebb8:	ldr	x8, [x8, #16]
  40ebbc:	ldur	x9, [x29, #-56]
  40ebc0:	ldr	x9, [x9, #40]
  40ebc4:	add	x8, x8, x9
  40ebc8:	ldur	x9, [x29, #-24]
  40ebcc:	ldr	x9, [x9, #16]
  40ebd0:	ldur	x10, [x29, #-24]
  40ebd4:	ldr	x10, [x10, #40]
  40ebd8:	add	x9, x9, x10
  40ebdc:	cmp	x8, x9
  40ebe0:	b.cc	40ec30 <ferror@plt+0xcf00>  // b.lo, b.ul, b.last
  40ebe4:	ldur	x8, [x29, #-56]
  40ebe8:	ldr	x8, [x8, #24]
  40ebec:	ldur	x9, [x29, #-24]
  40ebf0:	ldr	x9, [x9, #24]
  40ebf4:	cmp	x8, x9
  40ebf8:	b.hi	40ec30 <ferror@plt+0xcf00>  // b.pmore
  40ebfc:	ldur	x8, [x29, #-56]
  40ec00:	ldr	x8, [x8, #24]
  40ec04:	ldur	x9, [x29, #-56]
  40ec08:	ldr	x9, [x9, #40]
  40ec0c:	add	x8, x8, x9
  40ec10:	ldur	x9, [x29, #-24]
  40ec14:	ldr	x9, [x9, #24]
  40ec18:	ldur	x10, [x29, #-24]
  40ec1c:	ldr	x10, [x10, #40]
  40ec20:	add	x9, x9, x10
  40ec24:	cmp	x8, x9
  40ec28:	b.cc	40ec30 <ferror@plt+0xcf00>  // b.lo, b.ul, b.last
  40ec2c:	b	40ec40 <ferror@plt+0xcf10>
  40ec30:	ldur	w8, [x29, #-44]
  40ec34:	add	w8, w8, #0x1
  40ec38:	stur	w8, [x29, #-44]
  40ec3c:	b	40eb58 <ferror@plt+0xce28>
  40ec40:	ldur	w8, [x29, #-44]
  40ec44:	ldur	x9, [x29, #-16]
  40ec48:	ldr	w10, [x9, #92]
  40ec4c:	cmp	w8, w10
  40ec50:	b.ne	40ec64 <ferror@plt+0xcf34>  // b.any
  40ec54:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ec58:	add	x0, x0, #0x313
  40ec5c:	bl	401cf0 <gettext@plt>
  40ec60:	bl	4711a8 <error@@Base>
  40ec64:	b	40eef0 <ferror@plt+0xd1c0>
  40ec68:	ldur	x8, [x29, #-120]
  40ec6c:	ldr	x9, [x8]
  40ec70:	cbz	x9, 40ec84 <ferror@plt+0xcf54>
  40ec74:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ec78:	add	x0, x0, #0x346
  40ec7c:	bl	401cf0 <gettext@plt>
  40ec80:	bl	4711a8 <error@@Base>
  40ec84:	ldur	x8, [x29, #-24]
  40ec88:	ldr	x8, [x8, #16]
  40ec8c:	ldur	x9, [x29, #-120]
  40ec90:	str	x8, [x9]
  40ec94:	ldur	x8, [x29, #-24]
  40ec98:	ldr	x8, [x8, #40]
  40ec9c:	ldur	x10, [x29, #-128]
  40eca0:	str	x8, [x10]
  40eca4:	ldur	x8, [x29, #-16]
  40eca8:	ldr	x8, [x8, #112]
  40ecac:	cbz	x8, 40eda8 <ferror@plt+0xd078>
  40ecb0:	ldur	x0, [x29, #-16]
  40ecb4:	adrp	x1, 486000 <warn@@Base+0x14d44>
  40ecb8:	add	x1, x1, #0x365
  40ecbc:	bl	403cc0 <ferror@plt+0x1f90>
  40ecc0:	stur	x0, [x29, #-64]
  40ecc4:	ldur	x8, [x29, #-64]
  40ecc8:	cbz	x8, 40ecd8 <ferror@plt+0xcfa8>
  40eccc:	ldur	x8, [x29, #-64]
  40ecd0:	ldr	x8, [x8, #32]
  40ecd4:	cbnz	x8, 40ecf8 <ferror@plt+0xcfc8>
  40ecd8:	ldur	x0, [x29, #-16]
  40ecdc:	bl	41cf9c <ferror@plt+0x1b26c>
  40ece0:	cbnz	w0, 40ecf4 <ferror@plt+0xcfc4>
  40ece4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ece8:	add	x0, x0, #0x36e
  40ecec:	bl	401cf0 <gettext@plt>
  40ecf0:	bl	4711a8 <error@@Base>
  40ecf4:	b	40eef0 <ferror@plt+0xd1c0>
  40ecf8:	ldur	x8, [x29, #-64]
  40ecfc:	ldr	w9, [x8, #4]
  40ed00:	cmp	w9, #0x8
  40ed04:	b.ne	40ed14 <ferror@plt+0xcfe4>  // b.any
  40ed08:	ldur	x8, [x29, #-128]
  40ed0c:	str	xzr, [x8]
  40ed10:	b	40eef0 <ferror@plt+0xd1c0>
  40ed14:	ldur	x8, [x29, #-64]
  40ed18:	ldr	x8, [x8, #24]
  40ed1c:	ldur	x9, [x29, #-120]
  40ed20:	str	x8, [x9]
  40ed24:	ldur	x8, [x29, #-64]
  40ed28:	ldr	x8, [x8, #32]
  40ed2c:	ldur	x10, [x29, #-128]
  40ed30:	str	x8, [x10]
  40ed34:	ldr	x8, [x9]
  40ed38:	ldur	x11, [x29, #-24]
  40ed3c:	ldr	x11, [x11, #16]
  40ed40:	cmp	x8, x11
  40ed44:	b.cc	40ed6c <ferror@plt+0xd03c>  // b.lo, b.ul, b.last
  40ed48:	ldur	x8, [x29, #-120]
  40ed4c:	ldr	x9, [x8]
  40ed50:	ldur	x10, [x29, #-24]
  40ed54:	ldr	x10, [x10, #16]
  40ed58:	ldur	x11, [x29, #-24]
  40ed5c:	ldr	x11, [x11, #40]
  40ed60:	add	x10, x10, x11
  40ed64:	cmp	x9, x10
  40ed68:	b.ls	40ed80 <ferror@plt+0xd050>  // b.plast
  40ed6c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ed70:	add	x0, x0, #0x39a
  40ed74:	bl	401cf0 <gettext@plt>
  40ed78:	bl	4712bc <warn@@Base>
  40ed7c:	b	40eda8 <ferror@plt+0xd078>
  40ed80:	ldur	x8, [x29, #-120]
  40ed84:	ldr	x9, [x8]
  40ed88:	ldur	x10, [x29, #-24]
  40ed8c:	ldr	x10, [x10, #16]
  40ed90:	cmp	x9, x10
  40ed94:	b.ls	40eda8 <ferror@plt+0xd078>  // b.plast
  40ed98:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ed9c:	add	x0, x0, #0x3dc
  40eda0:	bl	401cf0 <gettext@plt>
  40eda4:	bl	4712bc <warn@@Base>
  40eda8:	ldur	x8, [x29, #-120]
  40edac:	ldr	x9, [x8]
  40edb0:	ldur	x10, [x29, #-16]
  40edb4:	ldr	x10, [x10, #16]
  40edb8:	cmp	x9, x10
  40edbc:	b.hi	40ede4 <ferror@plt+0xd0b4>  // b.pmore
  40edc0:	ldur	x8, [x29, #-128]
  40edc4:	ldr	x9, [x8]
  40edc8:	ldur	x10, [x29, #-16]
  40edcc:	ldr	x10, [x10, #16]
  40edd0:	ldur	x11, [x29, #-120]
  40edd4:	ldr	x12, [x11]
  40edd8:	subs	x10, x10, x12
  40eddc:	cmp	x9, x10
  40ede0:	b.ls	40ee04 <ferror@plt+0xd0d4>  // b.plast
  40ede4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ede8:	add	x0, x0, #0x423
  40edec:	bl	401cf0 <gettext@plt>
  40edf0:	bl	4711a8 <error@@Base>
  40edf4:	ldur	x8, [x29, #-128]
  40edf8:	str	xzr, [x8]
  40edfc:	ldur	x9, [x29, #-120]
  40ee00:	str	xzr, [x9]
  40ee04:	b	40eef0 <ferror@plt+0xd1c0>
  40ee08:	ldur	x8, [x29, #-16]
  40ee0c:	ldr	x0, [x8, #8]
  40ee10:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40ee14:	add	x8, x8, #0x7d8
  40ee18:	ldr	x8, [x8]
  40ee1c:	ldur	x9, [x29, #-24]
  40ee20:	ldr	x9, [x9, #16]
  40ee24:	add	x1, x8, x9
  40ee28:	mov	w10, wzr
  40ee2c:	mov	w2, w10
  40ee30:	bl	401b30 <fseek@plt>
  40ee34:	cbz	w0, 40ee4c <ferror@plt+0xd11c>
  40ee38:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ee3c:	add	x0, x0, #0x463
  40ee40:	bl	401cf0 <gettext@plt>
  40ee44:	bl	4711a8 <error@@Base>
  40ee48:	b	40eef0 <ferror@plt+0xd1c0>
  40ee4c:	sub	x0, x29, #0x60
  40ee50:	mov	x1, #0x20                  	// #32
  40ee54:	adrp	x2, 486000 <warn@@Base+0x14d44>
  40ee58:	add	x2, x2, #0x48c
  40ee5c:	mov	w3, #0xfff                 	// #4095
  40ee60:	bl	4019e0 <snprintf@plt>
  40ee64:	stur	w0, [x29, #-100]
  40ee68:	ldur	w8, [x29, #-100]
  40ee6c:	cmp	w8, #0x20
  40ee70:	b.ge	40ee84 <ferror@plt+0xd154>  // b.tcont
  40ee74:	ldur	w8, [x29, #-100]
  40ee78:	cmp	w8, #0x0
  40ee7c:	cset	w8, ge  // ge = tcont
  40ee80:	tbnz	w8, #0, 40ee94 <ferror@plt+0xd164>
  40ee84:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ee88:	add	x0, x0, #0x492
  40ee8c:	bl	401cf0 <gettext@plt>
  40ee90:	bl	4711a8 <error@@Base>
  40ee94:	mov	w8, #0x0                   	// #0
  40ee98:	ldr	x9, [sp, #152]
  40ee9c:	strb	w8, [x9]
  40eea0:	ldur	x10, [x29, #-16]
  40eea4:	ldr	x0, [x10, #8]
  40eea8:	sub	x1, x29, #0x60
  40eeac:	mov	x2, x9
  40eeb0:	bl	401a40 <__isoc99_fscanf@plt>
  40eeb4:	cmp	w0, #0x0
  40eeb8:	cset	w8, gt
  40eebc:	tbnz	w8, #0, 40eed0 <ferror@plt+0xd1a0>
  40eec0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40eec4:	add	x0, x0, #0x4e1
  40eec8:	bl	401cf0 <gettext@plt>
  40eecc:	bl	4711a8 <error@@Base>
  40eed0:	ldur	x8, [x29, #-136]
  40eed4:	ldr	w9, [x8]
  40eed8:	cbz	w9, 40eef0 <ferror@plt+0xd1c0>
  40eedc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40eee0:	add	x0, x0, #0x50a
  40eee4:	bl	401cf0 <gettext@plt>
  40eee8:	ldr	x1, [sp, #152]
  40eeec:	bl	401ca0 <printf@plt>
  40eef0:	ldur	w8, [x29, #-28]
  40eef4:	add	w8, w8, #0x1
  40eef8:	stur	w8, [x29, #-28]
  40eefc:	ldur	x9, [x29, #-24]
  40ef00:	add	x9, x9, #0x40
  40ef04:	stur	x9, [x29, #-24]
  40ef08:	b	40e6b0 <ferror@plt+0xc980>
  40ef0c:	ldur	x8, [x29, #-136]
  40ef10:	ldr	w9, [x8]
  40ef14:	cbz	w9, 40f3e4 <ferror@plt+0xd6b4>
  40ef18:	ldur	x8, [x29, #-16]
  40ef1c:	ldr	x8, [x8, #112]
  40ef20:	cbz	x8, 40f3e4 <ferror@plt+0xd6b4>
  40ef24:	ldur	x8, [x29, #-16]
  40ef28:	ldr	x8, [x8, #128]
  40ef2c:	cbz	x8, 40f3e4 <ferror@plt+0xd6b4>
  40ef30:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ef34:	add	x0, x0, #0x536
  40ef38:	bl	401cf0 <gettext@plt>
  40ef3c:	bl	401ca0 <printf@plt>
  40ef40:	adrp	x8, 486000 <warn@@Base+0x14d44>
  40ef44:	add	x8, x8, #0x555
  40ef48:	mov	x0, x8
  40ef4c:	bl	401cf0 <gettext@plt>
  40ef50:	bl	401ca0 <printf@plt>
  40ef54:	stur	wzr, [x29, #-28]
  40ef58:	ldur	w8, [x29, #-28]
  40ef5c:	ldur	x9, [x29, #-16]
  40ef60:	ldr	w10, [x9, #92]
  40ef64:	cmp	w8, w10
  40ef68:	b.cs	40f3e4 <ferror@plt+0xd6b4>  // b.hs, b.nlast
  40ef6c:	ldur	x8, [x29, #-16]
  40ef70:	ldr	x8, [x8, #120]
  40ef74:	ldur	w9, [x29, #-28]
  40ef78:	mov	w10, w9
  40ef7c:	mov	x11, #0x40                  	// #64
  40ef80:	mul	x10, x11, x10
  40ef84:	add	x8, x8, x10
  40ef88:	stur	x8, [x29, #-24]
  40ef8c:	ldur	x8, [x29, #-16]
  40ef90:	ldr	x8, [x8, #112]
  40ef94:	add	x8, x8, #0x50
  40ef98:	stur	x8, [x29, #-112]
  40ef9c:	ldur	w1, [x29, #-28]
  40efa0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40efa4:	add	x0, x0, #0x56c
  40efa8:	bl	401ca0 <printf@plt>
  40efac:	mov	w9, #0x1                   	// #1
  40efb0:	stur	w9, [x29, #-104]
  40efb4:	ldur	w8, [x29, #-104]
  40efb8:	ldur	x9, [x29, #-16]
  40efbc:	ldr	w10, [x9, #100]
  40efc0:	cmp	w8, w10
  40efc4:	b.cs	40f3c0 <ferror@plt+0xd690>  // b.hs, b.nlast
  40efc8:	ldur	x8, [x29, #-112]
  40efcc:	ldr	x8, [x8, #8]
  40efd0:	and	x8, x8, #0x400
  40efd4:	cbz	x8, 40eff8 <ferror@plt+0xd2c8>
  40efd8:	ldur	x8, [x29, #-112]
  40efdc:	ldr	w9, [x8, #4]
  40efe0:	cmp	w9, #0x8
  40efe4:	b.ne	40eff8 <ferror@plt+0xd2c8>  // b.any
  40efe8:	ldur	x8, [x29, #-24]
  40efec:	ldr	x8, [x8]
  40eff0:	cmp	x8, #0x7
  40eff4:	b.ne	40f3a4 <ferror@plt+0xd674>  // b.any
  40eff8:	ldur	x8, [x29, #-112]
  40effc:	ldr	x8, [x8, #8]
  40f000:	and	x8, x8, #0x400
  40f004:	cbz	x8, 40f040 <ferror@plt+0xd310>
  40f008:	ldur	x8, [x29, #-24]
  40f00c:	ldr	x8, [x8]
  40f010:	cmp	x8, #0x7
  40f014:	b.eq	40f070 <ferror@plt+0xd340>  // b.none
  40f018:	ldur	x8, [x29, #-24]
  40f01c:	ldr	x8, [x8]
  40f020:	mov	x9, #0xe552                	// #58706
  40f024:	movk	x9, #0x6474, lsl #16
  40f028:	cmp	x8, x9
  40f02c:	b.eq	40f070 <ferror@plt+0xd340>  // b.none
  40f030:	ldur	x8, [x29, #-24]
  40f034:	ldr	x8, [x8]
  40f038:	cmp	x8, #0x1
  40f03c:	b.eq	40f070 <ferror@plt+0xd340>  // b.none
  40f040:	ldur	x8, [x29, #-112]
  40f044:	ldr	x8, [x8, #8]
  40f048:	and	x8, x8, #0x400
  40f04c:	cbnz	x8, 40f3a4 <ferror@plt+0xd674>
  40f050:	ldur	x8, [x29, #-24]
  40f054:	ldr	x8, [x8]
  40f058:	cmp	x8, #0x7
  40f05c:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f060:	ldur	x8, [x29, #-24]
  40f064:	ldr	x8, [x8]
  40f068:	cmp	x8, #0x6
  40f06c:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f070:	ldur	x8, [x29, #-112]
  40f074:	ldr	x8, [x8, #8]
  40f078:	and	x8, x8, #0x2
  40f07c:	cbnz	x8, 40f118 <ferror@plt+0xd3e8>
  40f080:	ldur	x8, [x29, #-24]
  40f084:	ldr	x8, [x8]
  40f088:	cmp	x8, #0x1
  40f08c:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f090:	ldur	x8, [x29, #-24]
  40f094:	ldr	x8, [x8]
  40f098:	cmp	x8, #0x2
  40f09c:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f0a0:	ldur	x8, [x29, #-24]
  40f0a4:	ldr	x8, [x8]
  40f0a8:	mov	x9, #0xe550                	// #58704
  40f0ac:	movk	x9, #0x6474, lsl #16
  40f0b0:	cmp	x8, x9
  40f0b4:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f0b8:	ldur	x8, [x29, #-24]
  40f0bc:	ldr	x8, [x8]
  40f0c0:	mov	x9, #0xe551                	// #58705
  40f0c4:	movk	x9, #0x6474, lsl #16
  40f0c8:	cmp	x8, x9
  40f0cc:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f0d0:	ldur	x8, [x29, #-24]
  40f0d4:	ldr	x8, [x8]
  40f0d8:	mov	x9, #0xe552                	// #58706
  40f0dc:	movk	x9, #0x6474, lsl #16
  40f0e0:	cmp	x8, x9
  40f0e4:	b.eq	40f3a4 <ferror@plt+0xd674>  // b.none
  40f0e8:	ldur	x8, [x29, #-24]
  40f0ec:	ldr	x8, [x8]
  40f0f0:	mov	x9, #0xe555                	// #58709
  40f0f4:	movk	x9, #0x6474, lsl #16
  40f0f8:	cmp	x8, x9
  40f0fc:	b.cc	40f118 <ferror@plt+0xd3e8>  // b.lo, b.ul, b.last
  40f100:	ldur	x8, [x29, #-24]
  40f104:	ldr	x8, [x8]
  40f108:	mov	x9, #0xf554                	// #62804
  40f10c:	movk	x9, #0x6474, lsl #16
  40f110:	cmp	x8, x9
  40f114:	b.ls	40f3a4 <ferror@plt+0xd674>  // b.plast
  40f118:	ldur	x8, [x29, #-112]
  40f11c:	ldr	w9, [x8, #4]
  40f120:	cmp	w9, #0x8
  40f124:	b.eq	40f1e4 <ferror@plt+0xd4b4>  // b.none
  40f128:	ldur	x8, [x29, #-112]
  40f12c:	ldr	x8, [x8, #24]
  40f130:	ldur	x9, [x29, #-24]
  40f134:	ldr	x9, [x9, #16]
  40f138:	cmp	x8, x9
  40f13c:	b.cc	40f3a4 <ferror@plt+0xd674>  // b.lo, b.ul, b.last
  40f140:	ldur	x8, [x29, #-112]
  40f144:	ldr	x8, [x8, #24]
  40f148:	ldur	x9, [x29, #-24]
  40f14c:	ldr	x9, [x9, #16]
  40f150:	subs	x8, x8, x9
  40f154:	ldur	x9, [x29, #-24]
  40f158:	ldr	x9, [x9, #40]
  40f15c:	subs	x9, x9, #0x1
  40f160:	cmp	x8, x9
  40f164:	b.hi	40f3a4 <ferror@plt+0xd674>  // b.pmore
  40f168:	ldur	x8, [x29, #-112]
  40f16c:	ldr	x8, [x8, #24]
  40f170:	ldur	x9, [x29, #-24]
  40f174:	ldr	x9, [x9, #16]
  40f178:	subs	x8, x8, x9
  40f17c:	ldur	x9, [x29, #-112]
  40f180:	ldr	x9, [x9, #8]
  40f184:	and	x9, x9, #0x400
  40f188:	str	x8, [sp, #40]
  40f18c:	cbz	x9, 40f1bc <ferror@plt+0xd48c>
  40f190:	ldur	x8, [x29, #-112]
  40f194:	ldr	w9, [x8, #4]
  40f198:	cmp	w9, #0x8
  40f19c:	b.ne	40f1bc <ferror@plt+0xd48c>  // b.any
  40f1a0:	ldur	x8, [x29, #-24]
  40f1a4:	ldr	x8, [x8]
  40f1a8:	cmp	x8, #0x7
  40f1ac:	b.eq	40f1bc <ferror@plt+0xd48c>  // b.none
  40f1b0:	mov	x8, xzr
  40f1b4:	str	x8, [sp, #32]
  40f1b8:	b	40f1c8 <ferror@plt+0xd498>
  40f1bc:	ldur	x8, [x29, #-112]
  40f1c0:	ldr	x8, [x8, #32]
  40f1c4:	str	x8, [sp, #32]
  40f1c8:	ldr	x8, [sp, #32]
  40f1cc:	ldr	x9, [sp, #40]
  40f1d0:	add	x8, x9, x8
  40f1d4:	ldur	x10, [x29, #-24]
  40f1d8:	ldr	x10, [x10, #40]
  40f1dc:	cmp	x8, x10
  40f1e0:	b.hi	40f3a4 <ferror@plt+0xd674>  // b.pmore
  40f1e4:	ldur	x8, [x29, #-112]
  40f1e8:	ldr	x8, [x8, #8]
  40f1ec:	and	x8, x8, #0x2
  40f1f0:	cbz	x8, 40f2b0 <ferror@plt+0xd580>
  40f1f4:	ldur	x8, [x29, #-112]
  40f1f8:	ldr	x8, [x8, #16]
  40f1fc:	ldur	x9, [x29, #-24]
  40f200:	ldr	x9, [x9, #24]
  40f204:	cmp	x8, x9
  40f208:	b.cc	40f3a4 <ferror@plt+0xd674>  // b.lo, b.ul, b.last
  40f20c:	ldur	x8, [x29, #-112]
  40f210:	ldr	x8, [x8, #16]
  40f214:	ldur	x9, [x29, #-24]
  40f218:	ldr	x9, [x9, #24]
  40f21c:	subs	x8, x8, x9
  40f220:	ldur	x9, [x29, #-24]
  40f224:	ldr	x9, [x9, #48]
  40f228:	subs	x9, x9, #0x1
  40f22c:	cmp	x8, x9
  40f230:	b.hi	40f3a4 <ferror@plt+0xd674>  // b.pmore
  40f234:	ldur	x8, [x29, #-112]
  40f238:	ldr	x8, [x8, #16]
  40f23c:	ldur	x9, [x29, #-24]
  40f240:	ldr	x9, [x9, #24]
  40f244:	subs	x8, x8, x9
  40f248:	ldur	x9, [x29, #-112]
  40f24c:	ldr	x9, [x9, #8]
  40f250:	and	x9, x9, #0x400
  40f254:	str	x8, [sp, #24]
  40f258:	cbz	x9, 40f288 <ferror@plt+0xd558>
  40f25c:	ldur	x8, [x29, #-112]
  40f260:	ldr	w9, [x8, #4]
  40f264:	cmp	w9, #0x8
  40f268:	b.ne	40f288 <ferror@plt+0xd558>  // b.any
  40f26c:	ldur	x8, [x29, #-24]
  40f270:	ldr	x8, [x8]
  40f274:	cmp	x8, #0x7
  40f278:	b.eq	40f288 <ferror@plt+0xd558>  // b.none
  40f27c:	mov	x8, xzr
  40f280:	str	x8, [sp, #16]
  40f284:	b	40f294 <ferror@plt+0xd564>
  40f288:	ldur	x8, [x29, #-112]
  40f28c:	ldr	x8, [x8, #32]
  40f290:	str	x8, [sp, #16]
  40f294:	ldr	x8, [sp, #16]
  40f298:	ldr	x9, [sp, #24]
  40f29c:	add	x8, x9, x8
  40f2a0:	ldur	x10, [x29, #-24]
  40f2a4:	ldr	x10, [x10, #48]
  40f2a8:	cmp	x8, x10
  40f2ac:	b.hi	40f3a4 <ferror@plt+0xd674>  // b.pmore
  40f2b0:	ldur	x8, [x29, #-24]
  40f2b4:	ldr	x8, [x8]
  40f2b8:	cmp	x8, #0x2
  40f2bc:	b.eq	40f2d0 <ferror@plt+0xd5a0>  // b.none
  40f2c0:	ldur	x8, [x29, #-24]
  40f2c4:	ldr	x8, [x8]
  40f2c8:	cmp	x8, #0x4
  40f2cc:	b.ne	40f380 <ferror@plt+0xd650>  // b.any
  40f2d0:	ldur	x8, [x29, #-112]
  40f2d4:	ldr	x8, [x8, #32]
  40f2d8:	cbnz	x8, 40f380 <ferror@plt+0xd650>
  40f2dc:	ldur	x8, [x29, #-24]
  40f2e0:	ldr	x8, [x8, #48]
  40f2e4:	cbz	x8, 40f380 <ferror@plt+0xd650>
  40f2e8:	ldur	x8, [x29, #-112]
  40f2ec:	ldr	w9, [x8, #4]
  40f2f0:	cmp	w9, #0x8
  40f2f4:	b.eq	40f334 <ferror@plt+0xd604>  // b.none
  40f2f8:	ldur	x8, [x29, #-112]
  40f2fc:	ldr	x8, [x8, #24]
  40f300:	ldur	x9, [x29, #-24]
  40f304:	ldr	x9, [x9, #16]
  40f308:	cmp	x8, x9
  40f30c:	b.ls	40f3a4 <ferror@plt+0xd674>  // b.plast
  40f310:	ldur	x8, [x29, #-112]
  40f314:	ldr	x8, [x8, #24]
  40f318:	ldur	x9, [x29, #-24]
  40f31c:	ldr	x9, [x9, #16]
  40f320:	subs	x8, x8, x9
  40f324:	ldur	x9, [x29, #-24]
  40f328:	ldr	x9, [x9, #40]
  40f32c:	cmp	x8, x9
  40f330:	b.cs	40f3a4 <ferror@plt+0xd674>  // b.hs, b.nlast
  40f334:	ldur	x8, [x29, #-112]
  40f338:	ldr	x8, [x8, #8]
  40f33c:	and	x8, x8, #0x2
  40f340:	cbz	x8, 40f380 <ferror@plt+0xd650>
  40f344:	ldur	x8, [x29, #-112]
  40f348:	ldr	x8, [x8, #16]
  40f34c:	ldur	x9, [x29, #-24]
  40f350:	ldr	x9, [x9, #24]
  40f354:	cmp	x8, x9
  40f358:	b.ls	40f3a4 <ferror@plt+0xd674>  // b.plast
  40f35c:	ldur	x8, [x29, #-112]
  40f360:	ldr	x8, [x8, #16]
  40f364:	ldur	x9, [x29, #-24]
  40f368:	ldr	x9, [x9, #24]
  40f36c:	subs	x8, x8, x9
  40f370:	ldur	x9, [x29, #-24]
  40f374:	ldr	x9, [x9, #48]
  40f378:	cmp	x8, x9
  40f37c:	b.cs	40f3a4 <ferror@plt+0xd674>  // b.hs, b.nlast
  40f380:	ldur	x0, [x29, #-16]
  40f384:	ldur	x1, [x29, #-112]
  40f388:	bl	404140 <ferror@plt+0x2410>
  40f38c:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  40f390:	add	x8, x8, #0x9
  40f394:	str	x0, [sp, #8]
  40f398:	mov	x0, x8
  40f39c:	ldr	x1, [sp, #8]
  40f3a0:	bl	401ca0 <printf@plt>
  40f3a4:	ldur	w8, [x29, #-104]
  40f3a8:	add	w8, w8, #0x1
  40f3ac:	stur	w8, [x29, #-104]
  40f3b0:	ldur	x9, [x29, #-112]
  40f3b4:	add	x9, x9, #0x50
  40f3b8:	stur	x9, [x29, #-112]
  40f3bc:	b	40efb4 <ferror@plt+0xd284>
  40f3c0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40f3c4:	add	x8, x8, #0x700
  40f3c8:	ldr	x1, [x8]
  40f3cc:	mov	w0, #0xa                   	// #10
  40f3d0:	bl	401990 <putc@plt>
  40f3d4:	ldur	w8, [x29, #-28]
  40f3d8:	add	w8, w8, #0x1
  40f3dc:	stur	w8, [x29, #-28]
  40f3e0:	b	40ef58 <ferror@plt+0xd228>
  40f3e4:	mov	w8, #0x1                   	// #1
  40f3e8:	stur	w8, [x29, #-4]
  40f3ec:	ldur	w0, [x29, #-4]
  40f3f0:	ldr	x28, [sp, #320]
  40f3f4:	ldp	x29, x30, [sp, #304]
  40f3f8:	add	sp, sp, #0x150
  40f3fc:	ret
  40f400:	stp	x29, x30, [sp, #-32]!
  40f404:	str	x28, [sp, #16]
  40f408:	mov	x29, sp
  40f40c:	sub	sp, sp, #0x1e0
  40f410:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  40f414:	add	x8, x8, #0x578
  40f418:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  40f41c:	add	x9, x9, #0x8e4
  40f420:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  40f424:	add	x10, x10, #0xbc8
  40f428:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  40f42c:	add	x11, x11, #0xbe0
  40f430:	adrp	x12, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  40f434:	add	x12, x12, #0x5a0
  40f438:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  40f43c:	add	x13, x13, #0xbb8
  40f440:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  40f444:	add	x14, x14, #0xbd8
  40f448:	adrp	x15, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  40f44c:	add	x15, x15, #0x5a8
  40f450:	adrp	x16, 4bd000 <warn@@Base+0x4bd44>
  40f454:	add	x16, x16, #0x9d0
  40f458:	adrp	x17, 4bd000 <warn@@Base+0x4bd44>
  40f45c:	add	x17, x17, #0xbc0
  40f460:	adrp	x18, 4bd000 <warn@@Base+0x4bd44>
  40f464:	add	x18, x18, #0xaa8
  40f468:	adrp	x1, 486000 <warn@@Base+0x14d44>
  40f46c:	add	x1, x1, #0xb6e
  40f470:	adrp	x2, 487000 <warn@@Base+0x15d44>
  40f474:	add	x2, x2, #0xf73
  40f478:	adrp	x3, 497000 <warn@@Base+0x25d44>
  40f47c:	add	x3, x3, #0x6b8
  40f480:	adrp	x4, 486000 <warn@@Base+0x14d44>
  40f484:	add	x4, x4, #0xb75
  40f488:	adrp	x5, 4bd000 <warn@@Base+0x4bd44>
  40f48c:	add	x5, x5, #0xbd0
  40f490:	stur	x0, [x29, #-16]
  40f494:	ldr	x8, [x8]
  40f498:	stur	x9, [x29, #-224]
  40f49c:	stur	x10, [x29, #-232]
  40f4a0:	str	x11, [sp, #240]
  40f4a4:	str	x12, [sp, #232]
  40f4a8:	str	x13, [sp, #224]
  40f4ac:	str	x14, [sp, #216]
  40f4b0:	str	x15, [sp, #208]
  40f4b4:	str	x16, [sp, #200]
  40f4b8:	str	x17, [sp, #192]
  40f4bc:	str	x18, [sp, #184]
  40f4c0:	str	x1, [sp, #176]
  40f4c4:	str	x2, [sp, #168]
  40f4c8:	str	x3, [sp, #160]
  40f4cc:	str	x4, [sp, #152]
  40f4d0:	str	x5, [sp, #144]
  40f4d4:	cbnz	x8, 40f500 <ferror@plt+0xd7d0>
  40f4d8:	ldr	x8, [sp, #200]
  40f4dc:	ldr	w9, [x8]
  40f4e0:	cbz	w9, 40f4f4 <ferror@plt+0xd7c4>
  40f4e4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f4e8:	add	x0, x0, #0x8a0
  40f4ec:	bl	401cf0 <gettext@plt>
  40f4f0:	bl	401ca0 <printf@plt>
  40f4f4:	mov	w8, #0x1                   	// #1
  40f4f8:	stur	w8, [x29, #-4]
  40f4fc:	b	410b10 <ferror@plt+0xede0>
  40f500:	ldur	x8, [x29, #-224]
  40f504:	ldr	w9, [x8]
  40f508:	cbz	w9, 40f524 <ferror@plt+0xd7f4>
  40f50c:	ldur	x0, [x29, #-16]
  40f510:	bl	41dae0 <ferror@plt+0x1bdb0>
  40f514:	cbnz	w0, 40f520 <ferror@plt+0xd7f0>
  40f518:	stur	wzr, [x29, #-4]
  40f51c:	b	410b10 <ferror@plt+0xede0>
  40f520:	b	40f538 <ferror@plt+0xd808>
  40f524:	ldur	x0, [x29, #-16]
  40f528:	bl	41dd08 <ferror@plt+0x1bfd8>
  40f52c:	cbnz	w0, 40f538 <ferror@plt+0xd808>
  40f530:	stur	wzr, [x29, #-4]
  40f534:	b	410b10 <ferror@plt+0xede0>
  40f538:	ldur	x8, [x29, #-232]
  40f53c:	ldr	x9, [x8]
  40f540:	cbnz	x9, 40f6f4 <ferror@plt+0xd9c4>
  40f544:	ldr	x8, [sp, #240]
  40f548:	ldr	x9, [x8]
  40f54c:	stur	x9, [x29, #-24]
  40f550:	ldur	x8, [x29, #-24]
  40f554:	ldr	x9, [sp, #240]
  40f558:	ldr	x10, [x9]
  40f55c:	ldr	x11, [sp, #232]
  40f560:	ldr	x12, [x11]
  40f564:	mov	x13, #0x10                  	// #16
  40f568:	mul	x12, x13, x12
  40f56c:	add	x10, x10, x12
  40f570:	cmp	x8, x10
  40f574:	b.cs	40f6f4 <ferror@plt+0xd9c4>  // b.hs, b.nlast
  40f578:	ldur	x8, [x29, #-24]
  40f57c:	ldr	x8, [x8]
  40f580:	cmp	x8, #0x6
  40f584:	b.eq	40f58c <ferror@plt+0xd85c>  // b.none
  40f588:	b	40f6e4 <ferror@plt+0xd9b4>
  40f58c:	ldur	x8, [x29, #-24]
  40f590:	ldr	x8, [x8, #8]
  40f594:	ldr	x9, [sp, #184]
  40f598:	str	x8, [x9, #48]
  40f59c:	ldur	x0, [x29, #-16]
  40f5a0:	ldur	x8, [x29, #-24]
  40f5a4:	ldr	x1, [x8, #8]
  40f5a8:	mov	x8, xzr
  40f5ac:	mov	x2, x8
  40f5b0:	bl	41df30 <ferror@plt+0x1c200>
  40f5b4:	stur	x0, [x29, #-80]
  40f5b8:	ldur	x8, [x29, #-80]
  40f5bc:	ldur	x9, [x29, #-16]
  40f5c0:	ldr	x9, [x9, #16]
  40f5c4:	cmp	x8, x9
  40f5c8:	b.ls	40f5e8 <ferror@plt+0xd8b8>  // b.plast
  40f5cc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f5d0:	add	x0, x0, #0x8cc
  40f5d4:	bl	401cf0 <gettext@plt>
  40f5d8:	ldur	x1, [x29, #-80]
  40f5dc:	bl	4711a8 <error@@Base>
  40f5e0:	stur	wzr, [x29, #-4]
  40f5e4:	b	410b10 <ferror@plt+0xede0>
  40f5e8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40f5ec:	add	x8, x8, #0x7d8
  40f5f0:	ldr	x8, [x8]
  40f5f4:	cbz	x8, 40f614 <ferror@plt+0xd8e4>
  40f5f8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40f5fc:	add	x8, x8, #0xa20
  40f600:	ldr	x8, [x8]
  40f604:	ldur	x9, [x29, #-80]
  40f608:	subs	x8, x8, x9
  40f60c:	stur	x8, [x29, #-72]
  40f610:	b	40f628 <ferror@plt+0xd8f8>
  40f614:	ldur	x8, [x29, #-16]
  40f618:	ldr	x8, [x8, #16]
  40f61c:	ldur	x9, [x29, #-80]
  40f620:	subs	x8, x8, x9
  40f624:	stur	x8, [x29, #-72]
  40f628:	ldur	x8, [x29, #-224]
  40f62c:	ldr	w9, [x8]
  40f630:	cbz	w9, 40f640 <ferror@plt+0xd910>
  40f634:	mov	x8, #0x10                  	// #16
  40f638:	stur	x8, [x29, #-48]
  40f63c:	b	40f648 <ferror@plt+0xd918>
  40f640:	mov	x8, #0x18                  	// #24
  40f644:	stur	x8, [x29, #-48]
  40f648:	ldur	x8, [x29, #-16]
  40f64c:	ldr	x8, [x8, #136]
  40f650:	stur	w8, [x29, #-104]
  40f654:	ldur	x9, [x29, #-232]
  40f658:	ldr	x10, [x9]
  40f65c:	cbz	x10, 40f67c <ferror@plt+0xd94c>
  40f660:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f664:	add	x0, x0, #0x8e9
  40f668:	bl	401cf0 <gettext@plt>
  40f66c:	bl	4711a8 <error@@Base>
  40f670:	ldur	x8, [x29, #-232]
  40f674:	ldr	x0, [x8]
  40f678:	bl	401bd0 <free@plt>
  40f67c:	ldur	x8, [x29, #-224]
  40f680:	ldr	w9, [x8]
  40f684:	cbz	w9, 40f6a0 <ferror@plt+0xd970>
  40f688:	ldur	x0, [x29, #-16]
  40f68c:	sub	x1, x29, #0x68
  40f690:	ldr	x2, [sp, #144]
  40f694:	bl	4055ec <ferror@plt+0x38bc>
  40f698:	str	x0, [sp, #136]
  40f69c:	b	40f6b4 <ferror@plt+0xd984>
  40f6a0:	ldur	x0, [x29, #-16]
  40f6a4:	sub	x1, x29, #0x68
  40f6a8:	ldr	x2, [sp, #144]
  40f6ac:	bl	405bdc <ferror@plt+0x3eac>
  40f6b0:	str	x0, [sp, #136]
  40f6b4:	ldr	x8, [sp, #136]
  40f6b8:	ldur	x9, [x29, #-232]
  40f6bc:	str	x8, [x9]
  40f6c0:	ldr	x8, [sp, #144]
  40f6c4:	ldr	x10, [x8]
  40f6c8:	cmp	x10, #0x1
  40f6cc:	b.cs	40f6e4 <ferror@plt+0xd9b4>  // b.hs, b.nlast
  40f6d0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f6d4:	add	x0, x0, #0x917
  40f6d8:	bl	401cf0 <gettext@plt>
  40f6dc:	bl	4711a8 <error@@Base>
  40f6e0:	b	40f6e4 <ferror@plt+0xd9b4>
  40f6e4:	ldur	x8, [x29, #-24]
  40f6e8:	add	x8, x8, #0x10
  40f6ec:	stur	x8, [x29, #-24]
  40f6f0:	b	40f550 <ferror@plt+0xd820>
  40f6f4:	ldr	x8, [sp, #224]
  40f6f8:	ldr	x9, [x8]
  40f6fc:	cbnz	x9, 40f884 <ferror@plt+0xdb54>
  40f700:	ldr	x8, [sp, #240]
  40f704:	ldr	x9, [x8]
  40f708:	stur	x9, [x29, #-24]
  40f70c:	ldur	x8, [x29, #-24]
  40f710:	ldr	x9, [sp, #240]
  40f714:	ldr	x10, [x9]
  40f718:	ldr	x11, [sp, #232]
  40f71c:	ldr	x12, [x11]
  40f720:	mov	x13, #0x10                  	// #16
  40f724:	mul	x12, x13, x12
  40f728:	add	x10, x10, x12
  40f72c:	cmp	x8, x10
  40f730:	b.cs	40f884 <ferror@plt+0xdb54>  // b.hs, b.nlast
  40f734:	ldur	x8, [x29, #-24]
  40f738:	ldr	x8, [x8]
  40f73c:	cmp	x8, #0x5
  40f740:	b.eq	40f748 <ferror@plt+0xda18>  // b.none
  40f744:	b	40f874 <ferror@plt+0xdb44>
  40f748:	ldur	x8, [x29, #-24]
  40f74c:	ldr	x8, [x8, #8]
  40f750:	ldr	x9, [sp, #184]
  40f754:	str	x8, [x9, #40]
  40f758:	ldur	x0, [x29, #-16]
  40f75c:	ldur	x8, [x29, #-24]
  40f760:	ldr	x1, [x8, #8]
  40f764:	mov	x8, xzr
  40f768:	mov	x2, x8
  40f76c:	bl	41df30 <ferror@plt+0x1c200>
  40f770:	stur	x0, [x29, #-112]
  40f774:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40f778:	add	x8, x8, #0x7d8
  40f77c:	ldr	x8, [x8]
  40f780:	cbz	x8, 40f7a0 <ferror@plt+0xda70>
  40f784:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  40f788:	add	x8, x8, #0xa20
  40f78c:	ldr	x8, [x8]
  40f790:	ldur	x9, [x29, #-112]
  40f794:	subs	x8, x8, x9
  40f798:	stur	x8, [x29, #-120]
  40f79c:	b	40f7b4 <ferror@plt+0xda84>
  40f7a0:	ldur	x8, [x29, #-16]
  40f7a4:	ldr	x8, [x8, #16]
  40f7a8:	ldur	x9, [x29, #-112]
  40f7ac:	subs	x8, x8, x9
  40f7b0:	stur	x8, [x29, #-120]
  40f7b4:	ldur	x8, [x29, #-120]
  40f7b8:	cmp	x8, #0x1
  40f7bc:	b.ge	40f7d4 <ferror@plt+0xdaa4>  // b.tcont
  40f7c0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f7c4:	add	x0, x0, #0x94a
  40f7c8:	bl	401cf0 <gettext@plt>
  40f7cc:	bl	4711a8 <error@@Base>
  40f7d0:	b	40f874 <ferror@plt+0xdb44>
  40f7d4:	ldr	x8, [sp, #224]
  40f7d8:	ldr	x9, [x8]
  40f7dc:	cbz	x9, 40f7fc <ferror@plt+0xdacc>
  40f7e0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f7e4:	add	x0, x0, #0x986
  40f7e8:	bl	401cf0 <gettext@plt>
  40f7ec:	bl	4711a8 <error@@Base>
  40f7f0:	ldr	x8, [sp, #224]
  40f7f4:	ldr	x0, [x8]
  40f7f8:	bl	401bd0 <free@plt>
  40f7fc:	ldur	x1, [x29, #-16]
  40f800:	ldur	x2, [x29, #-112]
  40f804:	ldur	x4, [x29, #-120]
  40f808:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f80c:	add	x0, x0, #0x9ac
  40f810:	str	x1, [sp, #128]
  40f814:	str	x2, [sp, #120]
  40f818:	str	x4, [sp, #112]
  40f81c:	bl	401cf0 <gettext@plt>
  40f820:	mov	x8, xzr
  40f824:	str	x0, [sp, #104]
  40f828:	mov	x0, x8
  40f82c:	ldr	x1, [sp, #128]
  40f830:	ldr	x2, [sp, #120]
  40f834:	mov	x3, #0x1                   	// #1
  40f838:	ldr	x4, [sp, #112]
  40f83c:	ldr	x5, [sp, #104]
  40f840:	bl	4020ec <ferror@plt+0x3bc>
  40f844:	ldr	x8, [sp, #224]
  40f848:	str	x0, [x8]
  40f84c:	ldr	x9, [x8]
  40f850:	cbnz	x9, 40f860 <ferror@plt+0xdb30>
  40f854:	mov	x8, xzr
  40f858:	str	x8, [sp, #96]
  40f85c:	b	40f868 <ferror@plt+0xdb38>
  40f860:	ldur	x8, [x29, #-120]
  40f864:	str	x8, [sp, #96]
  40f868:	ldr	x8, [sp, #96]
  40f86c:	ldr	x9, [sp, #192]
  40f870:	str	x8, [x9]
  40f874:	ldur	x8, [x29, #-24]
  40f878:	add	x8, x8, #0x10
  40f87c:	stur	x8, [x29, #-24]
  40f880:	b	40f70c <ferror@plt+0xd9dc>
  40f884:	ldr	x8, [sp, #216]
  40f888:	ldr	x9, [x8]
  40f88c:	cbnz	x9, 40fb1c <ferror@plt+0xddec>
  40f890:	stur	xzr, [x29, #-128]
  40f894:	ldr	x8, [sp, #240]
  40f898:	ldr	x9, [x8]
  40f89c:	stur	x9, [x29, #-24]
  40f8a0:	ldur	x8, [x29, #-24]
  40f8a4:	ldr	x9, [sp, #240]
  40f8a8:	ldr	x10, [x9]
  40f8ac:	ldr	x11, [sp, #232]
  40f8b0:	ldr	x12, [x11]
  40f8b4:	mov	x13, #0x10                  	// #16
  40f8b8:	mul	x12, x13, x12
  40f8bc:	add	x10, x10, x12
  40f8c0:	cmp	x8, x10
  40f8c4:	b.cs	40f980 <ferror@plt+0xdc50>  // b.hs, b.nlast
  40f8c8:	ldur	x8, [x29, #-24]
  40f8cc:	ldr	x8, [x8]
  40f8d0:	mov	x9, #0xfdff                	// #65023
  40f8d4:	movk	x9, #0x6fff, lsl #16
  40f8d8:	cmp	x8, x9
  40f8dc:	b.ne	40f914 <ferror@plt+0xdbe4>  // b.any
  40f8e0:	ldur	x8, [x29, #-24]
  40f8e4:	ldr	x8, [x8, #8]
  40f8e8:	mov	x9, #0x4                   	// #4
  40f8ec:	cmp	x9, x8
  40f8f0:	b.eq	40f910 <ferror@plt+0xdbe0>  // b.none
  40f8f4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f8f8:	add	x0, x0, #0x9c1
  40f8fc:	bl	401cf0 <gettext@plt>
  40f900:	ldur	x8, [x29, #-24]
  40f904:	ldr	x8, [x8, #8]
  40f908:	mov	w1, w8
  40f90c:	bl	4711a8 <error@@Base>
  40f910:	b	40f970 <ferror@plt+0xdc40>
  40f914:	ldur	x8, [x29, #-24]
  40f918:	ldr	x8, [x8]
  40f91c:	mov	x9, #0xfdfe                	// #65022
  40f920:	movk	x9, #0x6fff, lsl #16
  40f924:	cmp	x8, x9
  40f928:	b.ne	40f93c <ferror@plt+0xdc0c>  // b.any
  40f92c:	ldur	x8, [x29, #-24]
  40f930:	ldr	x8, [x8, #8]
  40f934:	stur	x8, [x29, #-128]
  40f938:	b	40f970 <ferror@plt+0xdc40>
  40f93c:	ldur	x8, [x29, #-24]
  40f940:	ldr	x8, [x8]
  40f944:	mov	x9, #0xfeff                	// #65279
  40f948:	movk	x9, #0x6fff, lsl #16
  40f94c:	cmp	x8, x9
  40f950:	b.ne	40f970 <ferror@plt+0xdc40>  // b.any
  40f954:	ldur	x0, [x29, #-16]
  40f958:	ldur	x8, [x29, #-24]
  40f95c:	ldr	x1, [x8, #8]
  40f960:	ldur	x2, [x29, #-128]
  40f964:	bl	41df30 <ferror@plt+0x1c200>
  40f968:	ldr	x8, [sp, #208]
  40f96c:	str	x0, [x8]
  40f970:	ldur	x8, [x29, #-24]
  40f974:	add	x8, x8, #0x10
  40f978:	stur	x8, [x29, #-24]
  40f97c:	b	40f8a0 <ferror@plt+0xdb70>
  40f980:	ldr	x8, [sp, #208]
  40f984:	ldr	x9, [x8]
  40f988:	cbz	x9, 40fb1c <ferror@plt+0xddec>
  40f98c:	ldur	x8, [x29, #-128]
  40f990:	cbz	x8, 40fb1c <ferror@plt+0xddec>
  40f994:	ldur	x1, [x29, #-16]
  40f998:	ldr	x8, [sp, #208]
  40f99c:	ldr	x2, [x8]
  40f9a0:	ldur	x4, [x29, #-128]
  40f9a4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40f9a8:	add	x0, x0, #0x9e4
  40f9ac:	str	x1, [sp, #88]
  40f9b0:	str	x2, [sp, #80]
  40f9b4:	str	x4, [sp, #72]
  40f9b8:	bl	401cf0 <gettext@plt>
  40f9bc:	mov	x8, xzr
  40f9c0:	str	x0, [sp, #64]
  40f9c4:	mov	x0, x8
  40f9c8:	ldr	x1, [sp, #88]
  40f9cc:	ldr	x2, [sp, #80]
  40f9d0:	mov	x3, #0x1                   	// #1
  40f9d4:	ldr	x4, [sp, #72]
  40f9d8:	ldr	x5, [sp, #64]
  40f9dc:	bl	4020ec <ferror@plt+0x3bc>
  40f9e0:	stur	x0, [x29, #-136]
  40f9e4:	ldur	x8, [x29, #-136]
  40f9e8:	cbnz	x8, 40f9f4 <ferror@plt+0xdcc4>
  40f9ec:	stur	wzr, [x29, #-4]
  40f9f0:	b	410b10 <ferror@plt+0xede0>
  40f9f4:	ldr	x8, [sp, #216]
  40f9f8:	ldr	x9, [x8]
  40f9fc:	cbz	x9, 40fa1c <ferror@plt+0xdcec>
  40fa00:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40fa04:	add	x0, x0, #0x9f7
  40fa08:	bl	401cf0 <gettext@plt>
  40fa0c:	bl	4711a8 <error@@Base>
  40fa10:	ldr	x8, [sp, #216]
  40fa14:	ldr	x0, [x8]
  40fa18:	bl	401bd0 <free@plt>
  40fa1c:	ldur	x0, [x29, #-128]
  40fa20:	bl	401a30 <malloc@plt>
  40fa24:	ldr	x8, [sp, #216]
  40fa28:	str	x0, [x8]
  40fa2c:	ldr	x9, [x8]
  40fa30:	cbnz	x9, 40fa50 <ferror@plt+0xdd20>
  40fa34:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40fa38:	add	x0, x0, #0xa2b
  40fa3c:	bl	401cf0 <gettext@plt>
  40fa40:	ldur	x1, [x29, #-128]
  40fa44:	bl	4711a8 <error@@Base>
  40fa48:	stur	wzr, [x29, #-4]
  40fa4c:	b	410b10 <ferror@plt+0xede0>
  40fa50:	ldur	x8, [x29, #-128]
  40fa54:	mov	x9, #0x4                   	// #4
  40fa58:	udiv	x8, x8, x9
  40fa5c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  40fa60:	add	x9, x9, #0x5b0
  40fa64:	str	w8, [x9]
  40fa68:	ldr	x9, [sp, #216]
  40fa6c:	ldr	x10, [x9]
  40fa70:	stur	x10, [x29, #-152]
  40fa74:	ldur	x10, [x29, #-136]
  40fa78:	stur	x10, [x29, #-144]
  40fa7c:	ldur	x8, [x29, #-152]
  40fa80:	ldr	x9, [sp, #216]
  40fa84:	ldr	x10, [x9]
  40fa88:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  40fa8c:	add	x11, x11, #0x5b0
  40fa90:	ldr	w12, [x11]
  40fa94:	mov	w11, w12
  40fa98:	mov	x13, #0x4                   	// #4
  40fa9c:	mul	x11, x13, x11
  40faa0:	add	x10, x10, x11
  40faa4:	cmp	x8, x10
  40faa8:	b.cs	40fb14 <ferror@plt+0xdde4>  // b.hs, b.nlast
  40faac:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  40fab0:	add	x8, x8, #0x578
  40fab4:	ldr	x9, [x8]
  40fab8:	ldur	x0, [x29, #-144]
  40fabc:	mov	w10, #0x2                   	// #2
  40fac0:	mov	w1, w10
  40fac4:	str	x8, [sp, #56]
  40fac8:	str	w10, [sp, #52]
  40facc:	blr	x9
  40fad0:	ldur	x8, [x29, #-152]
  40fad4:	strh	w0, [x8]
  40fad8:	ldr	x8, [sp, #56]
  40fadc:	ldr	x9, [x8]
  40fae0:	ldur	x11, [x29, #-144]
  40fae4:	add	x0, x11, #0x2
  40fae8:	ldr	w1, [sp, #52]
  40faec:	blr	x9
  40faf0:	ldur	x8, [x29, #-152]
  40faf4:	strh	w0, [x8, #2]
  40faf8:	ldur	x8, [x29, #-152]
  40fafc:	add	x8, x8, #0x4
  40fb00:	stur	x8, [x29, #-152]
  40fb04:	ldur	x8, [x29, #-144]
  40fb08:	add	x8, x8, #0x4
  40fb0c:	stur	x8, [x29, #-144]
  40fb10:	b	40fa7c <ferror@plt+0xdd4c>
  40fb14:	ldur	x0, [x29, #-136]
  40fb18:	bl	401bd0 <free@plt>
  40fb1c:	ldr	x8, [sp, #200]
  40fb20:	ldr	w9, [x8]
  40fb24:	cbz	w9, 40fb6c <ferror@plt+0xde3c>
  40fb28:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  40fb2c:	add	x8, x8, #0x570
  40fb30:	ldr	x8, [x8]
  40fb34:	cbz	x8, 40fb6c <ferror@plt+0xde3c>
  40fb38:	ldr	x8, [sp, #232]
  40fb3c:	ldr	x2, [x8]
  40fb40:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40fb44:	add	x0, x0, #0xa66
  40fb48:	adrp	x1, 486000 <warn@@Base+0x14d44>
  40fb4c:	add	x1, x1, #0xa9c
  40fb50:	bl	4018e0 <ngettext@plt>
  40fb54:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  40fb58:	add	x8, x8, #0x570
  40fb5c:	ldr	x1, [x8]
  40fb60:	ldr	x8, [sp, #232]
  40fb64:	ldr	x2, [x8]
  40fb68:	bl	401ca0 <printf@plt>
  40fb6c:	ldr	x8, [sp, #200]
  40fb70:	ldr	w9, [x8]
  40fb74:	cbz	w9, 40fb88 <ferror@plt+0xde58>
  40fb78:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40fb7c:	add	x0, x0, #0xad4
  40fb80:	bl	401cf0 <gettext@plt>
  40fb84:	bl	401ca0 <printf@plt>
  40fb88:	ldr	x8, [sp, #240]
  40fb8c:	ldr	x9, [x8]
  40fb90:	stur	x9, [x29, #-24]
  40fb94:	ldur	x8, [x29, #-24]
  40fb98:	ldr	x9, [sp, #240]
  40fb9c:	ldr	x10, [x9]
  40fba0:	ldr	x11, [sp, #232]
  40fba4:	ldr	x12, [x11]
  40fba8:	mov	x13, #0x10                  	// #16
  40fbac:	mul	x12, x13, x12
  40fbb0:	add	x10, x10, x12
  40fbb4:	cmp	x8, x10
  40fbb8:	b.cs	410b08 <ferror@plt+0xedd8>  // b.hs, b.nlast
  40fbbc:	ldr	x8, [sp, #200]
  40fbc0:	ldr	w9, [x8]
  40fbc4:	cbz	w9, 40fc48 <ferror@plt+0xdf18>
  40fbc8:	mov	w0, #0x20                  	// #32
  40fbcc:	bl	401cd0 <putchar@plt>
  40fbd0:	ldur	x8, [x29, #-24]
  40fbd4:	ldr	x8, [x8]
  40fbd8:	mov	x0, x8
  40fbdc:	mov	w1, #0x5                   	// #5
  40fbe0:	bl	40b080 <ferror@plt+0x9350>
  40fbe4:	ldur	x8, [x29, #-16]
  40fbe8:	ldur	x9, [x29, #-24]
  40fbec:	ldr	x1, [x9]
  40fbf0:	mov	x0, x8
  40fbf4:	bl	41e06c <ferror@plt+0x1c33c>
  40fbf8:	stur	x0, [x29, #-160]
  40fbfc:	ldur	x1, [x29, #-160]
  40fc00:	ldur	x8, [x29, #-224]
  40fc04:	ldr	w10, [x8]
  40fc08:	mov	w11, #0x13                  	// #19
  40fc0c:	mov	w12, #0x1b                  	// #27
  40fc10:	cmp	w10, #0x0
  40fc14:	csel	w10, w12, w11, ne  // ne = any
  40fc18:	ldur	x0, [x29, #-160]
  40fc1c:	str	x1, [sp, #40]
  40fc20:	str	w10, [sp, #36]
  40fc24:	bl	401900 <strlen@plt>
  40fc28:	ldr	w10, [sp, #36]
  40fc2c:	subs	w2, w10, w0
  40fc30:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40fc34:	add	x0, x0, #0xb0a
  40fc38:	ldr	x1, [sp, #40]
  40fc3c:	adrp	x3, 485000 <warn@@Base+0x13d44>
  40fc40:	add	x3, x3, #0x4d4
  40fc44:	bl	401ca0 <printf@plt>
  40fc48:	ldur	x8, [x29, #-24]
  40fc4c:	ldr	x8, [x8]
  40fc50:	subs	x9, x8, #0x0
  40fc54:	cmp	x9, #0x1
  40fc58:	str	x8, [sp, #24]
  40fc5c:	b.ls	410690 <ferror@plt+0xe960>  // b.plast
  40fc60:	b	40fc64 <ferror@plt+0xdf34>
  40fc64:	ldr	x8, [sp, #24]
  40fc68:	cmp	x8, #0x2
  40fc6c:	b.eq	4107ec <ferror@plt+0xeabc>  // b.none
  40fc70:	b	40fc74 <ferror@plt+0xdf44>
  40fc74:	ldr	x8, [sp, #24]
  40fc78:	subs	x9, x8, #0x3
  40fc7c:	cmp	x9, #0x4
  40fc80:	b.ls	410690 <ferror@plt+0xe960>  // b.plast
  40fc84:	b	40fc88 <ferror@plt+0xdf58>
  40fc88:	ldr	x8, [sp, #24]
  40fc8c:	subs	x9, x8, #0x8
  40fc90:	cmp	x9, #0x3
  40fc94:	b.ls	4107ec <ferror@plt+0xeabc>  // b.plast
  40fc98:	b	40fc9c <ferror@plt+0xdf6c>
  40fc9c:	ldr	x8, [sp, #24]
  40fca0:	subs	x9, x8, #0xc
  40fca4:	cmp	x9, #0x5
  40fca8:	b.ls	410690 <ferror@plt+0xe960>  // b.plast
  40fcac:	b	40fcb0 <ferror@plt+0xdf80>
  40fcb0:	ldr	x8, [sp, #24]
  40fcb4:	subs	x9, x8, #0x12
  40fcb8:	cmp	x9, #0x1
  40fcbc:	b.ls	4107ec <ferror@plt+0xeabc>  // b.plast
  40fcc0:	b	40fcc4 <ferror@plt+0xdf94>
  40fcc4:	ldr	x8, [sp, #24]
  40fcc8:	cmp	x8, #0x14
  40fccc:	b.eq	410654 <ferror@plt+0xe924>  // b.none
  40fcd0:	b	40fcd4 <ferror@plt+0xdfa4>
  40fcd4:	ldr	x8, [sp, #24]
  40fcd8:	subs	x9, x8, #0x15
  40fcdc:	cmp	x9, #0x2
  40fce0:	b.ls	410690 <ferror@plt+0xe960>  // b.plast
  40fce4:	b	40fce8 <ferror@plt+0xdfb8>
  40fce8:	ldr	x8, [sp, #24]
  40fcec:	cmp	x8, #0x18
  40fcf0:	b.eq	410904 <ferror@plt+0xebd4>  // b.none
  40fcf4:	b	40fcf8 <ferror@plt+0xdfc8>
  40fcf8:	ldr	x8, [sp, #24]
  40fcfc:	subs	x9, x8, #0x19
  40fd00:	cmp	x9, #0x1
  40fd04:	b.ls	410864 <ferror@plt+0xeb34>  // b.plast
  40fd08:	b	40fd0c <ferror@plt+0xdfdc>
  40fd0c:	ldr	x8, [sp, #24]
  40fd10:	subs	x9, x8, #0x1b
  40fd14:	cmp	x9, #0x1
  40fd18:	b.ls	410804 <ferror@plt+0xead4>  // b.plast
  40fd1c:	b	40fd20 <ferror@plt+0xdff0>
  40fd20:	ldr	x8, [sp, #24]
  40fd24:	cmp	x8, #0x1d
  40fd28:	b.eq	410690 <ferror@plt+0xe960>  // b.none
  40fd2c:	b	40fd30 <ferror@plt+0xe000>
  40fd30:	ldr	x8, [sp, #24]
  40fd34:	cmp	x8, #0x1e
  40fd38:	b.eq	40fecc <ferror@plt+0xe19c>  // b.none
  40fd3c:	b	40fd40 <ferror@plt+0xe010>
  40fd40:	mov	x8, #0xfdf5                	// #65013
  40fd44:	movk	x8, #0x6fff, lsl #16
  40fd48:	ldr	x9, [sp, #24]
  40fd4c:	cmp	x9, x8
  40fd50:	b.eq	41091c <ferror@plt+0xebec>  // b.none
  40fd54:	b	40fd58 <ferror@plt+0xe028>
  40fd58:	mov	x8, #0xfdf6                	// #65014
  40fd5c:	movk	x8, #0x6fff, lsl #16
  40fd60:	ldr	x9, [sp, #24]
  40fd64:	subs	x8, x9, x8
  40fd68:	cmp	x8, #0x1
  40fd6c:	b.ls	410804 <ferror@plt+0xead4>  // b.plast
  40fd70:	b	40fd74 <ferror@plt+0xe044>
  40fd74:	mov	x8, #0xfdf9                	// #65017
  40fd78:	movk	x8, #0x6fff, lsl #16
  40fd7c:	ldr	x9, [sp, #24]
  40fd80:	subs	x8, x9, x8
  40fd84:	cmp	x8, #0x2
  40fd88:	b.ls	410804 <ferror@plt+0xead4>  // b.plast
  40fd8c:	b	40fd90 <ferror@plt+0xe060>
  40fd90:	mov	x8, #0xfdfc                	// #65020
  40fd94:	movk	x8, #0x6fff, lsl #16
  40fd98:	ldr	x9, [sp, #24]
  40fd9c:	cmp	x9, x8
  40fda0:	b.eq	410048 <ferror@plt+0xe318>  // b.none
  40fda4:	b	40fda8 <ferror@plt+0xe078>
  40fda8:	mov	x8, #0xfdfd                	// #65021
  40fdac:	movk	x8, #0x6fff, lsl #16
  40fdb0:	ldr	x9, [sp, #24]
  40fdb4:	cmp	x9, x8
  40fdb8:	b.eq	4100f0 <ferror@plt+0xe3c0>  // b.none
  40fdbc:	b	40fdc0 <ferror@plt+0xe090>
  40fdc0:	mov	x8, #0xfdfe                	// #65022
  40fdc4:	movk	x8, #0x6fff, lsl #16
  40fdc8:	ldr	x9, [sp, #24]
  40fdcc:	subs	x8, x9, x8
  40fdd0:	cmp	x8, #0x1
  40fdd4:	b.ls	410864 <ferror@plt+0xeb34>  // b.plast
  40fdd8:	b	40fddc <ferror@plt+0xe0ac>
  40fddc:	mov	x8, #0xfef5                	// #65269
  40fde0:	movk	x8, #0x6fff, lsl #16
  40fde4:	ldr	x9, [sp, #24]
  40fde8:	cmp	x9, x8
  40fdec:	b.eq	4109a8 <ferror@plt+0xec78>  // b.none
  40fdf0:	b	40fdf4 <ferror@plt+0xe0c4>
  40fdf4:	mov	x8, #0xfefa                	// #65274
  40fdf8:	movk	x8, #0x6fff, lsl #16
  40fdfc:	ldr	x9, [sp, #24]
  40fe00:	subs	x8, x9, x8
  40fe04:	cmp	x8, #0x2
  40fe08:	b.ls	40fee8 <ferror@plt+0xe1b8>  // b.plast
  40fe0c:	b	40fe10 <ferror@plt+0xe0e0>
  40fe10:	mov	x8, #0xfeff                	// #65279
  40fe14:	movk	x8, #0x6fff, lsl #16
  40fe18:	ldr	x9, [sp, #24]
  40fe1c:	cmp	x9, x8
  40fe20:	b.eq	410864 <ferror@plt+0xeb34>  // b.none
  40fe24:	b	40fe28 <ferror@plt+0xe0f8>
  40fe28:	mov	x8, #0xfff9                	// #65529
  40fe2c:	movk	x8, #0x6fff, lsl #16
  40fe30:	ldr	x9, [sp, #24]
  40fe34:	subs	x8, x9, x8
  40fe38:	cmp	x8, #0x1
  40fe3c:	b.ls	410838 <ferror@plt+0xeb08>  // b.plast
  40fe40:	b	40fe44 <ferror@plt+0xe114>
  40fe44:	mov	x8, #0xfffb                	// #65531
  40fe48:	movk	x8, #0x6fff, lsl #16
  40fe4c:	ldr	x9, [sp, #24]
  40fe50:	cmp	x9, x8
  40fe54:	b.eq	410198 <ferror@plt+0xe468>  // b.none
  40fe58:	b	40fe5c <ferror@plt+0xe12c>
  40fe5c:	mov	x8, #0xfffd                	// #65533
  40fe60:	movk	x8, #0x6fff, lsl #16
  40fe64:	ldr	x9, [sp, #24]
  40fe68:	cmp	x9, x8
  40fe6c:	b.eq	410838 <ferror@plt+0xeb08>  // b.none
  40fe70:	b	40fe74 <ferror@plt+0xe144>
  40fe74:	mov	x8, #0xffff                	// #65535
  40fe78:	movk	x8, #0x6fff, lsl #16
  40fe7c:	ldr	x9, [sp, #24]
  40fe80:	cmp	x9, x8
  40fe84:	b.eq	410838 <ferror@plt+0xeb08>  // b.none
  40fe88:	b	40fe8c <ferror@plt+0xe15c>
  40fe8c:	mov	x8, #0xfffd                	// #65533
  40fe90:	movk	x8, #0x7fff, lsl #16
  40fe94:	ldr	x9, [sp, #24]
  40fe98:	cmp	x9, x8
  40fe9c:	b.eq	40fee8 <ferror@plt+0xe1b8>  // b.none
  40fea0:	b	40fea4 <ferror@plt+0xe174>
  40fea4:	mov	x8, #0x7ffffffe            	// #2147483646
  40fea8:	ldr	x9, [sp, #24]
  40feac:	cmp	x9, x8
  40feb0:	b.eq	410864 <ferror@plt+0xeb34>  // b.none
  40feb4:	b	40feb8 <ferror@plt+0xe188>
  40feb8:	mov	x8, #0x7fffffff            	// #2147483647
  40febc:	ldr	x9, [sp, #24]
  40fec0:	cmp	x9, x8
  40fec4:	b.eq	40fee8 <ferror@plt+0xe1b8>  // b.none
  40fec8:	b	4109e8 <ferror@plt+0xecb8>
  40fecc:	ldr	x8, [sp, #200]
  40fed0:	ldr	w9, [x8]
  40fed4:	cbz	w9, 40fee4 <ferror@plt+0xe1b4>
  40fed8:	ldur	x8, [x29, #-24]
  40fedc:	ldr	x0, [x8, #8]
  40fee0:	bl	41ed44 <ferror@plt+0x1d014>
  40fee4:	b	410af8 <ferror@plt+0xedc8>
  40fee8:	ldr	x8, [sp, #200]
  40feec:	ldr	w9, [x8]
  40fef0:	cbz	w9, 410044 <ferror@plt+0xe314>
  40fef4:	ldur	x8, [x29, #-24]
  40fef8:	ldr	x8, [x8]
  40fefc:	mov	x9, #0xfefa                	// #65274
  40ff00:	movk	x9, #0x6fff, lsl #16
  40ff04:	cmp	x8, x9
  40ff08:	str	x8, [sp, #16]
  40ff0c:	b.eq	40ff98 <ferror@plt+0xe268>  // b.none
  40ff10:	b	40ff14 <ferror@plt+0xe1e4>
  40ff14:	mov	x8, #0xfefb                	// #65275
  40ff18:	movk	x8, #0x6fff, lsl #16
  40ff1c:	ldr	x9, [sp, #16]
  40ff20:	cmp	x9, x8
  40ff24:	b.eq	40ffac <ferror@plt+0xe27c>  // b.none
  40ff28:	b	40ff2c <ferror@plt+0xe1fc>
  40ff2c:	mov	x8, #0xfefc                	// #65276
  40ff30:	movk	x8, #0x6fff, lsl #16
  40ff34:	ldr	x9, [sp, #16]
  40ff38:	cmp	x9, x8
  40ff3c:	b.eq	40ffc0 <ferror@plt+0xe290>  // b.none
  40ff40:	b	40ff44 <ferror@plt+0xe214>
  40ff44:	mov	x8, #0xfffd                	// #65533
  40ff48:	movk	x8, #0x7fff, lsl #16
  40ff4c:	ldr	x9, [sp, #16]
  40ff50:	cmp	x9, x8
  40ff54:	b.eq	40ff70 <ferror@plt+0xe240>  // b.none
  40ff58:	b	40ff5c <ferror@plt+0xe22c>
  40ff5c:	mov	x8, #0x7fffffff            	// #2147483647
  40ff60:	ldr	x9, [sp, #16]
  40ff64:	cmp	x9, x8
  40ff68:	b.eq	40ff84 <ferror@plt+0xe254>  // b.none
  40ff6c:	b	40ffd0 <ferror@plt+0xe2a0>
  40ff70:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ff74:	add	x0, x0, #0xb13
  40ff78:	bl	401cf0 <gettext@plt>
  40ff7c:	bl	401ca0 <printf@plt>
  40ff80:	b	40ffd0 <ferror@plt+0xe2a0>
  40ff84:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ff88:	add	x0, x0, #0xb25
  40ff8c:	bl	401cf0 <gettext@plt>
  40ff90:	bl	401ca0 <printf@plt>
  40ff94:	b	40ffd0 <ferror@plt+0xe2a0>
  40ff98:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ff9c:	add	x0, x0, #0xb34
  40ffa0:	bl	401cf0 <gettext@plt>
  40ffa4:	bl	401ca0 <printf@plt>
  40ffa8:	b	40ffd0 <ferror@plt+0xe2a0>
  40ffac:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ffb0:	add	x0, x0, #0xb47
  40ffb4:	bl	401cf0 <gettext@plt>
  40ffb8:	bl	401ca0 <printf@plt>
  40ffbc:	b	40ffd0 <ferror@plt+0xe2a0>
  40ffc0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  40ffc4:	add	x0, x0, #0xb60
  40ffc8:	bl	401cf0 <gettext@plt>
  40ffcc:	bl	401ca0 <printf@plt>
  40ffd0:	ldr	x8, [sp, #224]
  40ffd4:	ldr	x9, [x8]
  40ffd8:	cbz	x9, 410018 <ferror@plt+0xe2e8>
  40ffdc:	ldur	x8, [x29, #-24]
  40ffe0:	ldr	x8, [x8, #8]
  40ffe4:	ldr	x9, [sp, #192]
  40ffe8:	ldr	x10, [x9]
  40ffec:	cmp	x8, x10
  40fff0:	b.cs	410018 <ferror@plt+0xe2e8>  // b.hs, b.nlast
  40fff4:	ldr	x8, [sp, #224]
  40fff8:	ldr	x9, [x8]
  40fffc:	ldur	x10, [x29, #-24]
  410000:	ldr	x10, [x10, #8]
  410004:	add	x1, x9, x10
  410008:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41000c:	add	x0, x0, #0xd37
  410010:	bl	401ca0 <printf@plt>
  410014:	b	410044 <ferror@plt+0xe314>
  410018:	adrp	x0, 499000 <warn@@Base+0x27d44>
  41001c:	add	x0, x0, #0xc55
  410020:	bl	401ca0 <printf@plt>
  410024:	ldur	x8, [x29, #-24]
  410028:	ldr	x8, [x8, #8]
  41002c:	mov	x0, x8
  410030:	mov	w1, #0x4                   	// #4
  410034:	bl	40b080 <ferror@plt+0x9350>
  410038:	mov	w9, #0xa                   	// #10
  41003c:	mov	w0, w9
  410040:	bl	401cd0 <putchar@plt>
  410044:	b	410af8 <ferror@plt+0xedc8>
  410048:	ldr	x8, [sp, #200]
  41004c:	ldr	w9, [x8]
  410050:	cbz	w9, 4100ec <ferror@plt+0xe3bc>
  410054:	ldr	x0, [sp, #176]
  410058:	bl	401cf0 <gettext@plt>
  41005c:	bl	401ca0 <printf@plt>
  410060:	ldur	x8, [x29, #-24]
  410064:	ldr	x8, [x8, #8]
  410068:	cbnz	x8, 41007c <ferror@plt+0xe34c>
  41006c:	ldr	x0, [sp, #152]
  410070:	bl	401cf0 <gettext@plt>
  410074:	bl	401ca0 <printf@plt>
  410078:	b	4100ec <ferror@plt+0xe3bc>
  41007c:	ldur	x8, [x29, #-24]
  410080:	ldr	x8, [x8, #8]
  410084:	stur	x8, [x29, #-168]
  410088:	ldur	x8, [x29, #-168]
  41008c:	and	x8, x8, #0x1
  410090:	cbz	x8, 4100ac <ferror@plt+0xe37c>
  410094:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410098:	add	x0, x0, #0xb7c
  41009c:	bl	401ca0 <printf@plt>
  4100a0:	ldur	x8, [x29, #-168]
  4100a4:	eor	x8, x8, #0x1
  4100a8:	stur	x8, [x29, #-168]
  4100ac:	ldur	x8, [x29, #-168]
  4100b0:	and	x8, x8, #0x2
  4100b4:	cbz	x8, 4100d0 <ferror@plt+0xe3a0>
  4100b8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4100bc:	add	x0, x0, #0xb85
  4100c0:	bl	401ca0 <printf@plt>
  4100c4:	ldur	x8, [x29, #-168]
  4100c8:	eor	x8, x8, #0x2
  4100cc:	stur	x8, [x29, #-168]
  4100d0:	ldur	x8, [x29, #-168]
  4100d4:	cbz	x8, 4100e4 <ferror@plt+0xe3b4>
  4100d8:	ldur	x1, [x29, #-168]
  4100dc:	ldr	x0, [sp, #168]
  4100e0:	bl	401ca0 <printf@plt>
  4100e4:	ldr	x0, [sp, #160]
  4100e8:	bl	401b70 <puts@plt>
  4100ec:	b	410af8 <ferror@plt+0xedc8>
  4100f0:	ldr	x8, [sp, #200]
  4100f4:	ldr	w9, [x8]
  4100f8:	cbz	w9, 410194 <ferror@plt+0xe464>
  4100fc:	ldr	x0, [sp, #176]
  410100:	bl	401cf0 <gettext@plt>
  410104:	bl	401ca0 <printf@plt>
  410108:	ldur	x8, [x29, #-24]
  41010c:	ldr	x8, [x8, #8]
  410110:	cbnz	x8, 410124 <ferror@plt+0xe3f4>
  410114:	ldr	x0, [sp, #152]
  410118:	bl	401cf0 <gettext@plt>
  41011c:	bl	401ca0 <printf@plt>
  410120:	b	410194 <ferror@plt+0xe464>
  410124:	ldur	x8, [x29, #-24]
  410128:	ldr	x8, [x8, #8]
  41012c:	stur	x8, [x29, #-176]
  410130:	ldur	x8, [x29, #-176]
  410134:	and	x8, x8, #0x1
  410138:	cbz	x8, 410154 <ferror@plt+0xe424>
  41013c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410140:	add	x0, x0, #0xb8e
  410144:	bl	401ca0 <printf@plt>
  410148:	ldur	x8, [x29, #-176]
  41014c:	eor	x8, x8, #0x1
  410150:	stur	x8, [x29, #-176]
  410154:	ldur	x8, [x29, #-176]
  410158:	and	x8, x8, #0x2
  41015c:	cbz	x8, 410178 <ferror@plt+0xe448>
  410160:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410164:	add	x0, x0, #0xb98
  410168:	bl	401ca0 <printf@plt>
  41016c:	ldur	x8, [x29, #-176]
  410170:	eor	x8, x8, #0x2
  410174:	stur	x8, [x29, #-176]
  410178:	ldur	x8, [x29, #-176]
  41017c:	cbz	x8, 41018c <ferror@plt+0xe45c>
  410180:	ldur	x1, [x29, #-176]
  410184:	ldr	x0, [sp, #168]
  410188:	bl	401ca0 <printf@plt>
  41018c:	ldr	x0, [sp, #160]
  410190:	bl	401b70 <puts@plt>
  410194:	b	410af8 <ferror@plt+0xedc8>
  410198:	ldr	x8, [sp, #200]
  41019c:	ldr	w9, [x8]
  4101a0:	cbz	w9, 410650 <ferror@plt+0xe920>
  4101a4:	ldr	x0, [sp, #176]
  4101a8:	bl	401cf0 <gettext@plt>
  4101ac:	bl	401ca0 <printf@plt>
  4101b0:	ldur	x8, [x29, #-24]
  4101b4:	ldr	x8, [x8, #8]
  4101b8:	cbnz	x8, 4101cc <ferror@plt+0xe49c>
  4101bc:	ldr	x0, [sp, #152]
  4101c0:	bl	401cf0 <gettext@plt>
  4101c4:	bl	401ca0 <printf@plt>
  4101c8:	b	410650 <ferror@plt+0xe920>
  4101cc:	ldur	x8, [x29, #-24]
  4101d0:	ldr	x8, [x8, #8]
  4101d4:	stur	x8, [x29, #-184]
  4101d8:	ldur	x8, [x29, #-184]
  4101dc:	and	x8, x8, #0x1
  4101e0:	cbz	x8, 4101fc <ferror@plt+0xe4cc>
  4101e4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4101e8:	add	x0, x0, #0xba3
  4101ec:	bl	401ca0 <printf@plt>
  4101f0:	ldur	x8, [x29, #-184]
  4101f4:	eor	x8, x8, #0x1
  4101f8:	stur	x8, [x29, #-184]
  4101fc:	ldur	x8, [x29, #-184]
  410200:	and	x8, x8, #0x2
  410204:	cbz	x8, 410220 <ferror@plt+0xe4f0>
  410208:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41020c:	add	x0, x0, #0xba8
  410210:	bl	401ca0 <printf@plt>
  410214:	ldur	x8, [x29, #-184]
  410218:	eor	x8, x8, #0x2
  41021c:	stur	x8, [x29, #-184]
  410220:	ldur	x8, [x29, #-184]
  410224:	and	x8, x8, #0x4
  410228:	cbz	x8, 410244 <ferror@plt+0xe514>
  41022c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410230:	add	x0, x0, #0xbb0
  410234:	bl	401ca0 <printf@plt>
  410238:	ldur	x8, [x29, #-184]
  41023c:	eor	x8, x8, #0x4
  410240:	stur	x8, [x29, #-184]
  410244:	ldur	x8, [x29, #-184]
  410248:	and	x8, x8, #0x8
  41024c:	cbz	x8, 410268 <ferror@plt+0xe538>
  410250:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410254:	add	x0, x0, #0xbb7
  410258:	bl	401ca0 <printf@plt>
  41025c:	ldur	x8, [x29, #-184]
  410260:	eor	x8, x8, #0x8
  410264:	stur	x8, [x29, #-184]
  410268:	ldur	x8, [x29, #-184]
  41026c:	and	x8, x8, #0x10
  410270:	cbz	x8, 41028c <ferror@plt+0xe55c>
  410274:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410278:	add	x0, x0, #0xbc1
  41027c:	bl	401ca0 <printf@plt>
  410280:	ldur	x8, [x29, #-184]
  410284:	eor	x8, x8, #0x10
  410288:	stur	x8, [x29, #-184]
  41028c:	ldur	x8, [x29, #-184]
  410290:	and	x8, x8, #0x20
  410294:	cbz	x8, 4102b0 <ferror@plt+0xe580>
  410298:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41029c:	add	x0, x0, #0xbcb
  4102a0:	bl	401ca0 <printf@plt>
  4102a4:	ldur	x8, [x29, #-184]
  4102a8:	eor	x8, x8, #0x20
  4102ac:	stur	x8, [x29, #-184]
  4102b0:	ldur	x8, [x29, #-184]
  4102b4:	and	x8, x8, #0x40
  4102b8:	cbz	x8, 4102d4 <ferror@plt+0xe5a4>
  4102bc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4102c0:	add	x0, x0, #0xbd6
  4102c4:	bl	401ca0 <printf@plt>
  4102c8:	ldur	x8, [x29, #-184]
  4102cc:	eor	x8, x8, #0x40
  4102d0:	stur	x8, [x29, #-184]
  4102d4:	ldur	x8, [x29, #-184]
  4102d8:	and	x8, x8, #0x80
  4102dc:	cbz	x8, 4102f8 <ferror@plt+0xe5c8>
  4102e0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4102e4:	add	x0, x0, #0xbde
  4102e8:	bl	401ca0 <printf@plt>
  4102ec:	ldur	x8, [x29, #-184]
  4102f0:	eor	x8, x8, #0x80
  4102f4:	stur	x8, [x29, #-184]
  4102f8:	ldur	x8, [x29, #-184]
  4102fc:	and	x8, x8, #0x100
  410300:	cbz	x8, 41031c <ferror@plt+0xe5ec>
  410304:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410308:	add	x0, x0, #0xbe6
  41030c:	bl	401ca0 <printf@plt>
  410310:	ldur	x8, [x29, #-184]
  410314:	eor	x8, x8, #0x100
  410318:	stur	x8, [x29, #-184]
  41031c:	ldur	x8, [x29, #-184]
  410320:	and	x8, x8, #0x200
  410324:	cbz	x8, 410340 <ferror@plt+0xe610>
  410328:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41032c:	add	x0, x0, #0xbee
  410330:	bl	401ca0 <printf@plt>
  410334:	ldur	x8, [x29, #-184]
  410338:	eor	x8, x8, #0x200
  41033c:	stur	x8, [x29, #-184]
  410340:	ldur	x8, [x29, #-184]
  410344:	and	x8, x8, #0x400
  410348:	cbz	x8, 410364 <ferror@plt+0xe634>
  41034c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410350:	add	x0, x0, #0xbf5
  410354:	bl	401ca0 <printf@plt>
  410358:	ldur	x8, [x29, #-184]
  41035c:	eor	x8, x8, #0x400
  410360:	stur	x8, [x29, #-184]
  410364:	ldur	x8, [x29, #-184]
  410368:	and	x8, x8, #0x800
  41036c:	cbz	x8, 410388 <ferror@plt+0xe658>
  410370:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410374:	add	x0, x0, #0xc00
  410378:	bl	401ca0 <printf@plt>
  41037c:	ldur	x8, [x29, #-184]
  410380:	eor	x8, x8, #0x800
  410384:	stur	x8, [x29, #-184]
  410388:	ldur	x8, [x29, #-184]
  41038c:	and	x8, x8, #0x1000
  410390:	cbz	x8, 4103ac <ferror@plt+0xe67c>
  410394:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410398:	add	x0, x0, #0xc0a
  41039c:	bl	401ca0 <printf@plt>
  4103a0:	ldur	x8, [x29, #-184]
  4103a4:	eor	x8, x8, #0x1000
  4103a8:	stur	x8, [x29, #-184]
  4103ac:	ldur	x8, [x29, #-184]
  4103b0:	and	x8, x8, #0x2000
  4103b4:	cbz	x8, 4103d0 <ferror@plt+0xe6a0>
  4103b8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4103bc:	add	x0, x0, #0xc12
  4103c0:	bl	401ca0 <printf@plt>
  4103c4:	ldur	x8, [x29, #-184]
  4103c8:	eor	x8, x8, #0x2000
  4103cc:	stur	x8, [x29, #-184]
  4103d0:	ldur	x8, [x29, #-184]
  4103d4:	and	x8, x8, #0x4000
  4103d8:	cbz	x8, 4103f4 <ferror@plt+0xe6c4>
  4103dc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4103e0:	add	x0, x0, #0xc1b
  4103e4:	bl	401ca0 <printf@plt>
  4103e8:	ldur	x8, [x29, #-184]
  4103ec:	eor	x8, x8, #0x4000
  4103f0:	stur	x8, [x29, #-184]
  4103f4:	ldur	x8, [x29, #-184]
  4103f8:	and	x8, x8, #0x8000
  4103fc:	cbz	x8, 410418 <ferror@plt+0xe6e8>
  410400:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410404:	add	x0, x0, #0xc26
  410408:	bl	401ca0 <printf@plt>
  41040c:	ldur	x8, [x29, #-184]
  410410:	eor	x8, x8, #0x8000
  410414:	stur	x8, [x29, #-184]
  410418:	ldur	x8, [x29, #-184]
  41041c:	and	x8, x8, #0x10000
  410420:	cbz	x8, 41043c <ferror@plt+0xe70c>
  410424:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410428:	add	x0, x0, #0xc32
  41042c:	bl	401ca0 <printf@plt>
  410430:	ldur	x8, [x29, #-184]
  410434:	eor	x8, x8, #0x10000
  410438:	stur	x8, [x29, #-184]
  41043c:	ldur	x8, [x29, #-184]
  410440:	and	x8, x8, #0x20000
  410444:	cbz	x8, 410460 <ferror@plt+0xe730>
  410448:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41044c:	add	x0, x0, #0xc3e
  410450:	bl	401ca0 <printf@plt>
  410454:	ldur	x8, [x29, #-184]
  410458:	eor	x8, x8, #0x20000
  41045c:	stur	x8, [x29, #-184]
  410460:	ldur	x8, [x29, #-184]
  410464:	and	x8, x8, #0x40000
  410468:	cbz	x8, 410484 <ferror@plt+0xe754>
  41046c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410470:	add	x0, x0, #0xc48
  410474:	bl	401ca0 <printf@plt>
  410478:	ldur	x8, [x29, #-184]
  41047c:	eor	x8, x8, #0x40000
  410480:	stur	x8, [x29, #-184]
  410484:	ldur	x8, [x29, #-184]
  410488:	and	x8, x8, #0x80000
  41048c:	cbz	x8, 4104a8 <ferror@plt+0xe778>
  410490:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410494:	add	x0, x0, #0xc53
  410498:	bl	401ca0 <printf@plt>
  41049c:	ldur	x8, [x29, #-184]
  4104a0:	eor	x8, x8, #0x80000
  4104a4:	stur	x8, [x29, #-184]
  4104a8:	ldur	x8, [x29, #-184]
  4104ac:	and	x8, x8, #0x100000
  4104b0:	cbz	x8, 4104cc <ferror@plt+0xe79c>
  4104b4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4104b8:	add	x0, x0, #0xc5c
  4104bc:	bl	401ca0 <printf@plt>
  4104c0:	ldur	x8, [x29, #-184]
  4104c4:	eor	x8, x8, #0x100000
  4104c8:	stur	x8, [x29, #-184]
  4104cc:	ldur	x8, [x29, #-184]
  4104d0:	and	x8, x8, #0x200000
  4104d4:	cbz	x8, 4104f0 <ferror@plt+0xe7c0>
  4104d8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4104dc:	add	x0, x0, #0xc63
  4104e0:	bl	401ca0 <printf@plt>
  4104e4:	ldur	x8, [x29, #-184]
  4104e8:	eor	x8, x8, #0x200000
  4104ec:	stur	x8, [x29, #-184]
  4104f0:	ldur	x8, [x29, #-184]
  4104f4:	and	x8, x8, #0x400000
  4104f8:	cbz	x8, 410514 <ferror@plt+0xe7e4>
  4104fc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410500:	add	x0, x0, #0xc6b
  410504:	bl	401ca0 <printf@plt>
  410508:	ldur	x8, [x29, #-184]
  41050c:	eor	x8, x8, #0x400000
  410510:	stur	x8, [x29, #-184]
  410514:	ldur	x8, [x29, #-184]
  410518:	and	x8, x8, #0x800000
  41051c:	cbz	x8, 410538 <ferror@plt+0xe808>
  410520:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410524:	add	x0, x0, #0xc74
  410528:	bl	401ca0 <printf@plt>
  41052c:	ldur	x8, [x29, #-184]
  410530:	eor	x8, x8, #0x800000
  410534:	stur	x8, [x29, #-184]
  410538:	ldur	x8, [x29, #-184]
  41053c:	and	x8, x8, #0x1000000
  410540:	cbz	x8, 41055c <ferror@plt+0xe82c>
  410544:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410548:	add	x0, x0, #0xc80
  41054c:	bl	401ca0 <printf@plt>
  410550:	ldur	x8, [x29, #-184]
  410554:	eor	x8, x8, #0x1000000
  410558:	stur	x8, [x29, #-184]
  41055c:	ldur	x8, [x29, #-184]
  410560:	and	x8, x8, #0x2000000
  410564:	cbz	x8, 410580 <ferror@plt+0xe850>
  410568:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41056c:	add	x0, x0, #0xc8b
  410570:	bl	401ca0 <printf@plt>
  410574:	ldur	x8, [x29, #-184]
  410578:	eor	x8, x8, #0x2000000
  41057c:	stur	x8, [x29, #-184]
  410580:	ldur	x8, [x29, #-184]
  410584:	and	x8, x8, #0x4000000
  410588:	cbz	x8, 4105a4 <ferror@plt+0xe874>
  41058c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410590:	add	x0, x0, #0xc96
  410594:	bl	401ca0 <printf@plt>
  410598:	ldur	x8, [x29, #-184]
  41059c:	eor	x8, x8, #0x4000000
  4105a0:	stur	x8, [x29, #-184]
  4105a4:	ldur	x8, [x29, #-184]
  4105a8:	and	x8, x8, #0x8000000
  4105ac:	cbz	x8, 4105c8 <ferror@plt+0xe898>
  4105b0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4105b4:	add	x0, x0, #0xc9c
  4105b8:	bl	401ca0 <printf@plt>
  4105bc:	ldur	x8, [x29, #-184]
  4105c0:	eor	x8, x8, #0x8000000
  4105c4:	stur	x8, [x29, #-184]
  4105c8:	ldur	x8, [x29, #-184]
  4105cc:	and	x8, x8, #0x10000000
  4105d0:	cbz	x8, 4105ec <ferror@plt+0xe8bc>
  4105d4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4105d8:	add	x0, x0, #0xca1
  4105dc:	bl	401ca0 <printf@plt>
  4105e0:	ldur	x8, [x29, #-184]
  4105e4:	eor	x8, x8, #0x10000000
  4105e8:	stur	x8, [x29, #-184]
  4105ec:	ldur	x8, [x29, #-184]
  4105f0:	and	x8, x8, #0x20000000
  4105f4:	cbz	x8, 410610 <ferror@plt+0xe8e0>
  4105f8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4105fc:	add	x0, x0, #0xca7
  410600:	bl	401ca0 <printf@plt>
  410604:	ldur	x8, [x29, #-184]
  410608:	eor	x8, x8, #0x20000000
  41060c:	stur	x8, [x29, #-184]
  410610:	ldur	x8, [x29, #-184]
  410614:	and	x8, x8, #0x40000000
  410618:	cbz	x8, 410634 <ferror@plt+0xe904>
  41061c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410620:	add	x0, x0, #0xcb3
  410624:	bl	401ca0 <printf@plt>
  410628:	ldur	x8, [x29, #-184]
  41062c:	eor	x8, x8, #0x40000000
  410630:	stur	x8, [x29, #-184]
  410634:	ldur	x8, [x29, #-184]
  410638:	cbz	x8, 410648 <ferror@plt+0xe918>
  41063c:	ldur	x1, [x29, #-184]
  410640:	ldr	x0, [sp, #168]
  410644:	bl	401ca0 <printf@plt>
  410648:	ldr	x0, [sp, #160]
  41064c:	bl	401b70 <puts@plt>
  410650:	b	410af8 <ferror@plt+0xedc8>
  410654:	ldur	x8, [x29, #-24]
  410658:	ldr	x8, [x8, #8]
  41065c:	ldur	x9, [x29, #-24]
  410660:	ldr	x9, [x9]
  410664:	ldr	x10, [sp, #184]
  410668:	str	x8, [x10, x9, lsl #3]
  41066c:	ldr	x8, [sp, #200]
  410670:	ldr	w11, [x8]
  410674:	cbz	w11, 41068c <ferror@plt+0xe95c>
  410678:	ldur	x0, [x29, #-16]
  41067c:	ldur	x8, [x29, #-24]
  410680:	ldr	x1, [x8, #8]
  410684:	bl	41e06c <ferror@plt+0x1c33c>
  410688:	bl	401b70 <puts@plt>
  41068c:	b	410af8 <ferror@plt+0xedc8>
  410690:	ldur	x8, [x29, #-24]
  410694:	ldr	x8, [x8, #8]
  410698:	ldur	x9, [x29, #-24]
  41069c:	ldr	x9, [x9]
  4106a0:	ldr	x10, [sp, #184]
  4106a4:	str	x8, [x10, x9, lsl #3]
  4106a8:	ldr	x8, [sp, #200]
  4106ac:	ldr	w11, [x8]
  4106b0:	cbz	w11, 4107e8 <ferror@plt+0xeab8>
  4106b4:	ldr	x8, [sp, #224]
  4106b8:	ldr	x9, [x8]
  4106bc:	cbz	x9, 4106f4 <ferror@plt+0xe9c4>
  4106c0:	ldur	x8, [x29, #-24]
  4106c4:	ldr	x8, [x8, #8]
  4106c8:	ldr	x9, [sp, #192]
  4106cc:	ldr	x10, [x9]
  4106d0:	cmp	x8, x10
  4106d4:	b.cs	4106f4 <ferror@plt+0xe9c4>  // b.hs, b.nlast
  4106d8:	ldr	x8, [sp, #224]
  4106dc:	ldr	x9, [x8]
  4106e0:	ldur	x10, [x29, #-24]
  4106e4:	ldr	x10, [x10, #8]
  4106e8:	add	x9, x9, x10
  4106ec:	stur	x9, [x29, #-192]
  4106f0:	b	4106fc <ferror@plt+0xe9cc>
  4106f4:	mov	x8, xzr
  4106f8:	stur	x8, [x29, #-192]
  4106fc:	ldur	x8, [x29, #-192]
  410700:	cbz	x8, 4107d0 <ferror@plt+0xeaa0>
  410704:	ldur	x8, [x29, #-24]
  410708:	ldr	x8, [x8]
  41070c:	subs	x8, x8, #0x1
  410710:	cmp	x8, #0x1c
  410714:	str	x8, [sp, #8]
  410718:	b.hi	4107bc <ferror@plt+0xea8c>  // b.pmore
  41071c:	adrp	x8, 478000 <warn@@Base+0x6d44>
  410720:	add	x8, x8, #0x540
  410724:	ldr	x11, [sp, #8]
  410728:	ldrsw	x10, [x8, x11, lsl #2]
  41072c:	add	x9, x8, x10
  410730:	br	x9
  410734:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410738:	add	x0, x0, #0xcbd
  41073c:	bl	401cf0 <gettext@plt>
  410740:	ldur	x1, [x29, #-192]
  410744:	bl	401ca0 <printf@plt>
  410748:	ldur	x8, [x29, #-192]
  41074c:	mov	x0, x8
  410750:	adrp	x1, 4be000 <stdout@@GLIBC_2.17+0x900>
  410754:	add	x1, x1, #0x580
  410758:	bl	401bb0 <strcmp@plt>
  41075c:	cbnz	w0, 410770 <ferror@plt+0xea40>
  410760:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410764:	add	x0, x0, #0xcd2
  410768:	bl	401cf0 <gettext@plt>
  41076c:	bl	401ca0 <printf@plt>
  410770:	b	4107cc <ferror@plt+0xea9c>
  410774:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410778:	add	x0, x0, #0xce7
  41077c:	bl	401cf0 <gettext@plt>
  410780:	ldur	x1, [x29, #-192]
  410784:	bl	401ca0 <printf@plt>
  410788:	b	4107cc <ferror@plt+0xea9c>
  41078c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410790:	add	x0, x0, #0xcfc
  410794:	bl	401cf0 <gettext@plt>
  410798:	ldur	x1, [x29, #-192]
  41079c:	bl	401ca0 <printf@plt>
  4107a0:	b	4107cc <ferror@plt+0xea9c>
  4107a4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4107a8:	add	x0, x0, #0xd10
  4107ac:	bl	401cf0 <gettext@plt>
  4107b0:	ldur	x1, [x29, #-192]
  4107b4:	bl	401ca0 <printf@plt>
  4107b8:	b	4107cc <ferror@plt+0xea9c>
  4107bc:	ldur	x8, [x29, #-24]
  4107c0:	ldr	x0, [x8, #8]
  4107c4:	mov	w1, #0x4                   	// #4
  4107c8:	bl	40b080 <ferror@plt+0x9350>
  4107cc:	b	4107e0 <ferror@plt+0xeab0>
  4107d0:	ldur	x8, [x29, #-24]
  4107d4:	ldr	x0, [x8, #8]
  4107d8:	mov	w1, #0x4                   	// #4
  4107dc:	bl	40b080 <ferror@plt+0x9350>
  4107e0:	mov	w0, #0xa                   	// #10
  4107e4:	bl	401cd0 <putchar@plt>
  4107e8:	b	410af8 <ferror@plt+0xedc8>
  4107ec:	ldur	x8, [x29, #-24]
  4107f0:	ldr	x8, [x8, #8]
  4107f4:	ldur	x9, [x29, #-24]
  4107f8:	ldr	x9, [x9]
  4107fc:	ldr	x10, [sp, #184]
  410800:	str	x8, [x10, x9, lsl #3]
  410804:	ldr	x8, [sp, #200]
  410808:	ldr	w9, [x8]
  41080c:	cbz	w9, 410834 <ferror@plt+0xeb04>
  410810:	ldur	x8, [x29, #-24]
  410814:	ldr	x0, [x8, #8]
  410818:	mov	w1, #0x3                   	// #3
  41081c:	bl	40b080 <ferror@plt+0x9350>
  410820:	adrp	x8, 482000 <warn@@Base+0x10d44>
  410824:	add	x8, x8, #0x723
  410828:	mov	x0, x8
  41082c:	bl	401cf0 <gettext@plt>
  410830:	bl	401ca0 <printf@plt>
  410834:	b	410af8 <ferror@plt+0xedc8>
  410838:	ldr	x8, [sp, #200]
  41083c:	ldr	w9, [x8]
  410840:	cbz	w9, 410860 <ferror@plt+0xeb30>
  410844:	ldur	x8, [x29, #-24]
  410848:	ldr	x0, [x8, #8]
  41084c:	mov	w1, #0x3                   	// #3
  410850:	bl	40b080 <ferror@plt+0x9350>
  410854:	mov	w9, #0xa                   	// #10
  410858:	mov	w0, w9
  41085c:	bl	401cd0 <putchar@plt>
  410860:	b	410af8 <ferror@plt+0xedc8>
  410864:	ldr	x8, [sp, #200]
  410868:	ldr	w9, [x8]
  41086c:	cbz	w9, 410900 <ferror@plt+0xebd0>
  410870:	ldur	x8, [x29, #-24]
  410874:	ldr	x8, [x8]
  410878:	mov	x9, #0x7ffffffe            	// #2147483646
  41087c:	cmp	x8, x9
  410880:	b.ne	4108e4 <ferror@plt+0xebb4>  // b.any
  410884:	ldr	x8, [sp, #224]
  410888:	ldr	x9, [x8]
  41088c:	cbz	x9, 4108e4 <ferror@plt+0xebb4>
  410890:	ldur	x8, [x29, #-24]
  410894:	ldr	x8, [x8, #8]
  410898:	ldr	x9, [sp, #192]
  41089c:	ldr	x10, [x9]
  4108a0:	cmp	x8, x10
  4108a4:	b.cs	4108e4 <ferror@plt+0xebb4>  // b.hs, b.nlast
  4108a8:	ldr	x8, [sp, #224]
  4108ac:	ldr	x9, [x8]
  4108b0:	ldur	x10, [x29, #-24]
  4108b4:	ldr	x10, [x10, #8]
  4108b8:	add	x9, x9, x10
  4108bc:	stur	x9, [x29, #-200]
  4108c0:	ldur	x9, [x29, #-200]
  4108c4:	ldrb	w11, [x9]
  4108c8:	cbz	w11, 4108e4 <ferror@plt+0xebb4>
  4108cc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4108d0:	add	x0, x0, #0xd26
  4108d4:	bl	401cf0 <gettext@plt>
  4108d8:	ldur	x1, [x29, #-200]
  4108dc:	bl	401ca0 <printf@plt>
  4108e0:	b	410af8 <ferror@plt+0xedc8>
  4108e4:	ldur	x8, [x29, #-24]
  4108e8:	ldr	x0, [x8, #8]
  4108ec:	mov	w1, #0x4                   	// #4
  4108f0:	bl	40b080 <ferror@plt+0x9350>
  4108f4:	mov	w9, #0xa                   	// #10
  4108f8:	mov	w0, w9
  4108fc:	bl	401cd0 <putchar@plt>
  410900:	b	410af8 <ferror@plt+0xedc8>
  410904:	ldr	x8, [sp, #200]
  410908:	ldr	w9, [x8]
  41090c:	cbz	w9, 410918 <ferror@plt+0xebe8>
  410910:	mov	w0, #0xa                   	// #10
  410914:	bl	401cd0 <putchar@plt>
  410918:	b	410af8 <ferror@plt+0xedc8>
  41091c:	ldr	x8, [sp, #200]
  410920:	ldr	w9, [x8]
  410924:	cbz	w9, 4109a4 <ferror@plt+0xec74>
  410928:	ldur	x8, [x29, #-24]
  41092c:	ldr	x8, [x8, #8]
  410930:	sub	x0, x29, #0xd8
  410934:	stur	x8, [x29, #-216]
  410938:	bl	401ab0 <gmtime@plt>
  41093c:	stur	x0, [x29, #-208]
  410940:	ldur	x8, [x29, #-208]
  410944:	cbnz	x8, 410960 <ferror@plt+0xec30>
  410948:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41094c:	add	x0, x0, #0xd3f
  410950:	bl	401cf0 <gettext@plt>
  410954:	ldur	x1, [x29, #-216]
  410958:	bl	401ca0 <printf@plt>
  41095c:	b	4109a4 <ferror@plt+0xec74>
  410960:	ldur	x8, [x29, #-208]
  410964:	ldr	w9, [x8, #20]
  410968:	add	w1, w9, #0x76c
  41096c:	ldur	x8, [x29, #-208]
  410970:	ldr	w9, [x8, #16]
  410974:	add	w2, w9, #0x1
  410978:	ldur	x8, [x29, #-208]
  41097c:	ldr	w3, [x8, #12]
  410980:	ldur	x8, [x29, #-208]
  410984:	ldr	w4, [x8, #8]
  410988:	ldur	x8, [x29, #-208]
  41098c:	ldr	w5, [x8, #4]
  410990:	ldur	x8, [x29, #-208]
  410994:	ldr	w6, [x8]
  410998:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41099c:	add	x0, x0, #0xd56
  4109a0:	bl	401ca0 <printf@plt>
  4109a4:	b	410af8 <ferror@plt+0xedc8>
  4109a8:	ldur	x8, [x29, #-24]
  4109ac:	ldr	x8, [x8, #8]
  4109b0:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  4109b4:	add	x9, x9, #0xba8
  4109b8:	str	x8, [x9]
  4109bc:	ldr	x8, [sp, #200]
  4109c0:	ldr	w10, [x8]
  4109c4:	cbz	w10, 4109e4 <ferror@plt+0xecb4>
  4109c8:	ldur	x8, [x29, #-24]
  4109cc:	ldr	x0, [x8, #8]
  4109d0:	mov	w1, #0x4                   	// #4
  4109d4:	bl	40b080 <ferror@plt+0x9350>
  4109d8:	mov	w9, #0xa                   	// #10
  4109dc:	mov	w0, w9
  4109e0:	bl	401cd0 <putchar@plt>
  4109e4:	b	410af8 <ferror@plt+0xedc8>
  4109e8:	ldur	x8, [x29, #-24]
  4109ec:	ldr	x8, [x8]
  4109f0:	mov	x9, #0xfff0                	// #65520
  4109f4:	movk	x9, #0x6fff, lsl #16
  4109f8:	cmp	x8, x9
  4109fc:	b.cc	410a40 <ferror@plt+0xed10>  // b.lo, b.ul, b.last
  410a00:	ldur	x8, [x29, #-24]
  410a04:	ldr	x8, [x8]
  410a08:	mov	x9, #0xffff                	// #65535
  410a0c:	movk	x9, #0x6fff, lsl #16
  410a10:	cmp	x8, x9
  410a14:	b.hi	410a40 <ferror@plt+0xed10>  // b.pmore
  410a18:	ldur	x8, [x29, #-24]
  410a1c:	ldr	x8, [x8, #8]
  410a20:	ldur	x9, [x29, #-24]
  410a24:	ldr	x9, [x9]
  410a28:	mov	x10, #0xffff                	// #65535
  410a2c:	movk	x10, #0x6fff, lsl #16
  410a30:	subs	x9, x10, x9
  410a34:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  410a38:	add	x10, x10, #0xa28
  410a3c:	str	x8, [x10, x9, lsl #3]
  410a40:	ldr	x8, [sp, #200]
  410a44:	ldr	w9, [x8]
  410a48:	cbz	w9, 410af8 <ferror@plt+0xedc8>
  410a4c:	ldur	x8, [x29, #-16]
  410a50:	ldrh	w9, [x8, #82]
  410a54:	cmp	w9, #0x8
  410a58:	str	w9, [sp, #4]
  410a5c:	b.eq	410ab8 <ferror@plt+0xed88>  // b.none
  410a60:	b	410a64 <ferror@plt+0xed34>
  410a64:	ldr	w8, [sp, #4]
  410a68:	cmp	w8, #0xa
  410a6c:	b.eq	410ab8 <ferror@plt+0xed88>  // b.none
  410a70:	b	410a74 <ferror@plt+0xed44>
  410a74:	ldr	w8, [sp, #4]
  410a78:	cmp	w8, #0xf
  410a7c:	b.eq	410ac4 <ferror@plt+0xed94>  // b.none
  410a80:	b	410a84 <ferror@plt+0xed54>
  410a84:	ldr	w8, [sp, #4]
  410a88:	cmp	w8, #0x32
  410a8c:	b.eq	410ad0 <ferror@plt+0xeda0>  // b.none
  410a90:	b	410a94 <ferror@plt+0xed64>
  410a94:	ldr	w8, [sp, #4]
  410a98:	cmp	w8, #0xb7
  410a9c:	cset	w9, eq  // eq = none
  410aa0:	eor	w9, w9, #0x1
  410aa4:	tbnz	w9, #0, 410adc <ferror@plt+0xedac>
  410aa8:	b	410aac <ferror@plt+0xed7c>
  410aac:	ldur	x0, [x29, #-24]
  410ab0:	bl	41ee90 <ferror@plt+0x1d160>
  410ab4:	b	410af8 <ferror@plt+0xedc8>
  410ab8:	ldur	x0, [x29, #-24]
  410abc:	bl	41ef08 <ferror@plt+0x1d1d8>
  410ac0:	b	410af8 <ferror@plt+0xedc8>
  410ac4:	ldur	x0, [x29, #-24]
  410ac8:	bl	41f1b8 <ferror@plt+0x1d488>
  410acc:	b	410af8 <ferror@plt+0xedc8>
  410ad0:	ldur	x0, [x29, #-24]
  410ad4:	bl	41f308 <ferror@plt+0x1d5d8>
  410ad8:	b	410af8 <ferror@plt+0xedc8>
  410adc:	ldur	x8, [x29, #-24]
  410ae0:	ldr	x0, [x8, #8]
  410ae4:	mov	w1, #0x4                   	// #4
  410ae8:	bl	40b080 <ferror@plt+0x9350>
  410aec:	mov	w9, #0xa                   	// #10
  410af0:	mov	w0, w9
  410af4:	bl	401cd0 <putchar@plt>
  410af8:	ldur	x8, [x29, #-24]
  410afc:	add	x8, x8, #0x10
  410b00:	stur	x8, [x29, #-24]
  410b04:	b	40fb94 <ferror@plt+0xde64>
  410b08:	mov	w8, #0x1                   	// #1
  410b0c:	stur	w8, [x29, #-4]
  410b10:	ldur	w0, [x29, #-4]
  410b14:	add	sp, sp, #0x1e0
  410b18:	ldr	x28, [sp, #16]
  410b1c:	ldp	x29, x30, [sp], #32
  410b20:	ret
  410b24:	sub	sp, sp, #0x120
  410b28:	stp	x29, x30, [sp, #256]
  410b2c:	str	x28, [sp, #272]
  410b30:	add	x29, sp, #0x100
  410b34:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410b38:	add	x8, x8, #0x9c8
  410b3c:	adrp	x9, 4bb000 <warn@@Base+0x49d44>
  410b40:	add	x9, x9, #0x930
  410b44:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  410b48:	add	x10, x10, #0xaa8
  410b4c:	stur	x0, [x29, #-16]
  410b50:	ldr	w11, [x8]
  410b54:	str	x9, [sp, #104]
  410b58:	str	x10, [sp, #96]
  410b5c:	cbnz	w11, 410b6c <ferror@plt+0xee3c>
  410b60:	mov	w8, #0x1                   	// #1
  410b64:	stur	w8, [x29, #-4]
  410b68:	b	41115c <ferror@plt+0xf42c>
  410b6c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410b70:	add	x8, x8, #0x9f8
  410b74:	ldr	w9, [x8]
  410b78:	cbz	w9, 410d70 <ferror@plt+0xf040>
  410b7c:	stur	wzr, [x29, #-52]
  410b80:	stur	wzr, [x29, #-56]
  410b84:	ldur	w8, [x29, #-56]
  410b88:	mov	w9, w8
  410b8c:	cmp	x9, #0x3
  410b90:	b.cs	410d34 <ferror@plt+0xf004>  // b.hs, b.nlast
  410b94:	ldur	w8, [x29, #-56]
  410b98:	mov	w9, w8
  410b9c:	mov	x10, #0x18                  	// #24
  410ba0:	mul	x9, x10, x9
  410ba4:	ldr	x11, [sp, #104]
  410ba8:	add	x9, x11, x9
  410bac:	ldr	w8, [x9, #16]
  410bb0:	stur	w8, [x29, #-36]
  410bb4:	ldur	w8, [x29, #-56]
  410bb8:	mov	w9, w8
  410bbc:	mul	x9, x10, x9
  410bc0:	add	x9, x11, x9
  410bc4:	ldr	x9, [x9]
  410bc8:	stur	x9, [x29, #-48]
  410bcc:	ldur	w8, [x29, #-56]
  410bd0:	mov	w9, w8
  410bd4:	mul	x9, x10, x9
  410bd8:	add	x9, x11, x9
  410bdc:	ldrsw	x9, [x9, #12]
  410be0:	ldr	x12, [sp, #96]
  410be4:	ldr	x9, [x12, x9, lsl #3]
  410be8:	stur	x9, [x29, #-24]
  410bec:	ldur	w8, [x29, #-56]
  410bf0:	mov	w9, w8
  410bf4:	mul	x9, x10, x9
  410bf8:	add	x9, x11, x9
  410bfc:	ldrsw	x9, [x9, #8]
  410c00:	ldr	x9, [x12, x9, lsl #3]
  410c04:	stur	x9, [x29, #-32]
  410c08:	ldur	x9, [x29, #-24]
  410c0c:	cbz	x9, 410c18 <ferror@plt+0xeee8>
  410c10:	mov	w8, #0x1                   	// #1
  410c14:	stur	w8, [x29, #-52]
  410c18:	ldur	w8, [x29, #-36]
  410c1c:	mov	w9, #0xffffffff            	// #-1
  410c20:	cmp	w8, w9
  410c24:	b.ne	410c8c <ferror@plt+0xef5c>  // b.any
  410c28:	ldur	w8, [x29, #-56]
  410c2c:	mov	w9, w8
  410c30:	mov	x10, #0x18                  	// #24
  410c34:	mul	x9, x10, x9
  410c38:	ldr	x10, [sp, #104]
  410c3c:	add	x9, x10, x9
  410c40:	ldr	w8, [x9, #8]
  410c44:	cmp	w8, #0x17
  410c48:	b.ne	410c8c <ferror@plt+0xef5c>  // b.any
  410c4c:	ldr	x8, [sp, #96]
  410c50:	ldr	x9, [x8, #160]
  410c54:	cmp	x9, #0x7
  410c58:	str	x9, [sp, #88]
  410c5c:	b.eq	410c84 <ferror@plt+0xef54>  // b.none
  410c60:	b	410c64 <ferror@plt+0xef34>
  410c64:	ldr	x8, [sp, #88]
  410c68:	cmp	x8, #0x11
  410c6c:	cset	w9, eq  // eq = none
  410c70:	eor	w9, w9, #0x1
  410c74:	tbnz	w9, #0, 410c8c <ferror@plt+0xef5c>
  410c78:	b	410c7c <ferror@plt+0xef4c>
  410c7c:	stur	wzr, [x29, #-36]
  410c80:	b	410c8c <ferror@plt+0xef5c>
  410c84:	mov	w8, #0x1                   	// #1
  410c88:	stur	w8, [x29, #-36]
  410c8c:	ldur	x8, [x29, #-24]
  410c90:	cbz	x8, 410d24 <ferror@plt+0xeff4>
  410c94:	adrp	x0, 487000 <warn@@Base+0x15d44>
  410c98:	add	x0, x0, #0xa96
  410c9c:	bl	401cf0 <gettext@plt>
  410ca0:	ldur	x1, [x29, #-48]
  410ca4:	ldur	x2, [x29, #-32]
  410ca8:	ldur	x3, [x29, #-24]
  410cac:	bl	401ca0 <printf@plt>
  410cb0:	ldur	x8, [x29, #-16]
  410cb4:	ldur	x9, [x29, #-16]
  410cb8:	ldur	x1, [x29, #-32]
  410cbc:	ldur	x2, [x29, #-24]
  410cc0:	mov	x0, x9
  410cc4:	str	x8, [sp, #80]
  410cc8:	bl	41df30 <ferror@plt+0x1c200>
  410ccc:	ldur	x2, [x29, #-24]
  410cd0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410cd4:	add	x8, x8, #0xbc8
  410cd8:	ldr	x3, [x8]
  410cdc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410ce0:	add	x8, x8, #0xbd0
  410ce4:	ldr	x4, [x8]
  410ce8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410cec:	add	x8, x8, #0xbb8
  410cf0:	ldr	x5, [x8]
  410cf4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410cf8:	add	x8, x8, #0xbc0
  410cfc:	ldr	x6, [x8]
  410d00:	ldur	w7, [x29, #-36]
  410d04:	ldr	x8, [sp, #80]
  410d08:	str	x0, [sp, #72]
  410d0c:	mov	x0, x8
  410d10:	ldr	x1, [sp, #72]
  410d14:	mov	x9, sp
  410d18:	mov	w10, #0x1                   	// #1
  410d1c:	str	w10, [x9]
  410d20:	bl	420898 <ferror@plt+0x1eb68>
  410d24:	ldur	w8, [x29, #-56]
  410d28:	add	w8, w8, #0x1
  410d2c:	stur	w8, [x29, #-56]
  410d30:	b	410b84 <ferror@plt+0xee54>
  410d34:	ldur	x0, [x29, #-16]
  410d38:	bl	41cf9c <ferror@plt+0x1b26c>
  410d3c:	cbz	w0, 410d54 <ferror@plt+0xf024>
  410d40:	ldur	x0, [x29, #-16]
  410d44:	bl	421ff4 <ferror@plt+0x202c4>
  410d48:	cbz	w0, 410d54 <ferror@plt+0xf024>
  410d4c:	mov	w8, #0x1                   	// #1
  410d50:	stur	w8, [x29, #-52]
  410d54:	ldur	w8, [x29, #-52]
  410d58:	cbnz	w8, 410d6c <ferror@plt+0xf03c>
  410d5c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  410d60:	add	x0, x0, #0xad4
  410d64:	bl	401cf0 <gettext@plt>
  410d68:	bl	401ca0 <printf@plt>
  410d6c:	b	411154 <ferror@plt+0xf424>
  410d70:	stur	wzr, [x29, #-76]
  410d74:	stur	xzr, [x29, #-72]
  410d78:	ldur	x8, [x29, #-16]
  410d7c:	ldr	x8, [x8, #112]
  410d80:	stur	x8, [x29, #-64]
  410d84:	ldur	x8, [x29, #-72]
  410d88:	ldur	x9, [x29, #-16]
  410d8c:	ldr	w10, [x9, #100]
  410d90:	mov	w9, w10
  410d94:	cmp	x8, x9
  410d98:	b.cs	4110c4 <ferror@plt+0xf394>  // b.hs, b.nlast
  410d9c:	ldur	x8, [x29, #-64]
  410da0:	ldr	w9, [x8, #4]
  410da4:	cmp	w9, #0x4
  410da8:	b.eq	410dc0 <ferror@plt+0xf090>  // b.none
  410dac:	ldur	x8, [x29, #-64]
  410db0:	ldr	w9, [x8, #4]
  410db4:	cmp	w9, #0x9
  410db8:	b.eq	410dc0 <ferror@plt+0xf090>  // b.none
  410dbc:	b	4110a8 <ferror@plt+0xf378>
  410dc0:	ldur	x8, [x29, #-64]
  410dc4:	ldr	x8, [x8, #24]
  410dc8:	stur	x8, [x29, #-32]
  410dcc:	ldur	x8, [x29, #-64]
  410dd0:	ldr	x8, [x8, #32]
  410dd4:	stur	x8, [x29, #-24]
  410dd8:	ldur	x8, [x29, #-24]
  410ddc:	cbz	x8, 4110a8 <ferror@plt+0xf378>
  410de0:	adrp	x0, 487000 <warn@@Base+0x15d44>
  410de4:	add	x0, x0, #0xb05
  410de8:	bl	401cf0 <gettext@plt>
  410dec:	bl	401ca0 <printf@plt>
  410df0:	ldur	x8, [x29, #-16]
  410df4:	ldr	x8, [x8, #128]
  410df8:	cbnz	x8, 410e14 <ferror@plt+0xf0e4>
  410dfc:	ldur	x8, [x29, #-64]
  410e00:	ldr	w1, [x8]
  410e04:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  410e08:	add	x0, x0, #0x83d
  410e0c:	bl	401ca0 <printf@plt>
  410e10:	b	410e38 <ferror@plt+0xf108>
  410e14:	ldur	x0, [x29, #-16]
  410e18:	ldur	x1, [x29, #-64]
  410e1c:	bl	404140 <ferror@plt+0x2410>
  410e20:	adrp	x8, 487000 <warn@@Base+0x15d44>
  410e24:	add	x8, x8, #0xb1a
  410e28:	str	x0, [sp, #64]
  410e2c:	mov	x0, x8
  410e30:	ldr	x1, [sp, #64]
  410e34:	bl	401ca0 <printf@plt>
  410e38:	ldur	x8, [x29, #-24]
  410e3c:	ldur	x9, [x29, #-64]
  410e40:	ldr	x9, [x9, #56]
  410e44:	udiv	x8, x8, x9
  410e48:	stur	x8, [x29, #-104]
  410e4c:	ldur	x2, [x29, #-104]
  410e50:	adrp	x0, 496000 <warn@@Base+0x24d44>
  410e54:	add	x0, x0, #0xbff
  410e58:	adrp	x1, 496000 <warn@@Base+0x24d44>
  410e5c:	add	x1, x1, #0xc39
  410e60:	bl	4018e0 <ngettext@plt>
  410e64:	ldur	x1, [x29, #-32]
  410e68:	ldur	x2, [x29, #-104]
  410e6c:	bl	401ca0 <printf@plt>
  410e70:	ldur	x8, [x29, #-64]
  410e74:	ldr	w10, [x8, #4]
  410e78:	cmp	w10, #0x4
  410e7c:	cset	w10, eq  // eq = none
  410e80:	and	w10, w10, #0x1
  410e84:	stur	w10, [x29, #-92]
  410e88:	ldur	x8, [x29, #-64]
  410e8c:	ldr	w10, [x8, #40]
  410e90:	cbz	w10, 411070 <ferror@plt+0xf340>
  410e94:	ldur	x8, [x29, #-64]
  410e98:	ldr	w9, [x8, #40]
  410e9c:	ldur	x8, [x29, #-16]
  410ea0:	ldr	w10, [x8, #100]
  410ea4:	cmp	w9, w10
  410ea8:	b.cs	411070 <ferror@plt+0xf340>  // b.hs, b.nlast
  410eac:	mov	x8, xzr
  410eb0:	str	xzr, [sp, #120]
  410eb4:	str	x8, [sp, #112]
  410eb8:	ldur	x8, [x29, #-16]
  410ebc:	ldr	x8, [x8, #112]
  410ec0:	ldur	x9, [x29, #-64]
  410ec4:	ldr	w10, [x9, #40]
  410ec8:	mov	w9, w10
  410ecc:	mov	x11, #0x50                  	// #80
  410ed0:	mul	x9, x11, x9
  410ed4:	add	x8, x8, x9
  410ed8:	stur	x8, [x29, #-112]
  410edc:	ldur	x8, [x29, #-112]
  410ee0:	ldr	w10, [x8, #4]
  410ee4:	cmp	w10, #0x2
  410ee8:	b.eq	410f00 <ferror@plt+0xf1d0>  // b.none
  410eec:	ldur	x8, [x29, #-112]
  410ef0:	ldr	w9, [x8, #4]
  410ef4:	cmp	w9, #0xb
  410ef8:	b.eq	410f00 <ferror@plt+0xf1d0>  // b.none
  410efc:	b	4110a8 <ferror@plt+0xf378>
  410f00:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  410f04:	add	x8, x8, #0x8e4
  410f08:	ldr	w9, [x8]
  410f0c:	cbz	w9, 410f28 <ferror@plt+0xf1f8>
  410f10:	ldur	x0, [x29, #-16]
  410f14:	ldur	x1, [x29, #-112]
  410f18:	add	x2, sp, #0x80
  410f1c:	bl	4055ec <ferror@plt+0x38bc>
  410f20:	str	x0, [sp, #56]
  410f24:	b	410f3c <ferror@plt+0xf20c>
  410f28:	ldur	x0, [x29, #-16]
  410f2c:	ldur	x1, [x29, #-112]
  410f30:	add	x2, sp, #0x80
  410f34:	bl	405bdc <ferror@plt+0x3eac>
  410f38:	str	x0, [sp, #56]
  410f3c:	ldr	x8, [sp, #56]
  410f40:	stur	x8, [x29, #-120]
  410f44:	ldur	x8, [x29, #-120]
  410f48:	cbnz	x8, 410f50 <ferror@plt+0xf220>
  410f4c:	b	4110a8 <ferror@plt+0xf378>
  410f50:	ldur	x8, [x29, #-112]
  410f54:	ldr	w9, [x8, #40]
  410f58:	cbz	w9, 411014 <ferror@plt+0xf2e4>
  410f5c:	ldur	x8, [x29, #-112]
  410f60:	ldr	w9, [x8, #40]
  410f64:	ldur	x8, [x29, #-16]
  410f68:	ldr	w10, [x8, #100]
  410f6c:	cmp	w9, w10
  410f70:	b.cs	411014 <ferror@plt+0xf2e4>  // b.hs, b.nlast
  410f74:	ldur	x8, [x29, #-16]
  410f78:	ldr	x8, [x8, #112]
  410f7c:	ldur	x9, [x29, #-112]
  410f80:	ldr	w10, [x9, #40]
  410f84:	mov	w9, w10
  410f88:	mov	x11, #0x50                  	// #80
  410f8c:	mul	x9, x11, x9
  410f90:	add	x8, x8, x9
  410f94:	stur	x8, [x29, #-88]
  410f98:	ldur	x1, [x29, #-16]
  410f9c:	ldur	x8, [x29, #-88]
  410fa0:	ldr	x2, [x8, #24]
  410fa4:	ldur	x8, [x29, #-88]
  410fa8:	ldr	x4, [x8, #32]
  410fac:	adrp	x0, 486000 <warn@@Base+0x14d44>
  410fb0:	add	x0, x0, #0x9b4
  410fb4:	str	x1, [sp, #48]
  410fb8:	str	x2, [sp, #40]
  410fbc:	str	x4, [sp, #32]
  410fc0:	bl	401cf0 <gettext@plt>
  410fc4:	mov	x8, xzr
  410fc8:	str	x0, [sp, #24]
  410fcc:	mov	x0, x8
  410fd0:	ldr	x1, [sp, #48]
  410fd4:	ldr	x2, [sp, #40]
  410fd8:	mov	x3, #0x1                   	// #1
  410fdc:	ldr	x4, [sp, #32]
  410fe0:	ldr	x5, [sp, #24]
  410fe4:	bl	4020ec <ferror@plt+0x3bc>
  410fe8:	str	x0, [sp, #112]
  410fec:	ldr	x8, [sp, #112]
  410ff0:	cbnz	x8, 411000 <ferror@plt+0xf2d0>
  410ff4:	mov	x8, xzr
  410ff8:	str	x8, [sp, #16]
  410ffc:	b	41100c <ferror@plt+0xf2dc>
  411000:	ldur	x8, [x29, #-88]
  411004:	ldr	x8, [x8, #32]
  411008:	str	x8, [sp, #16]
  41100c:	ldr	x8, [sp, #16]
  411010:	str	x8, [sp, #120]
  411014:	ldur	x0, [x29, #-16]
  411018:	ldur	x1, [x29, #-32]
  41101c:	ldur	x2, [x29, #-24]
  411020:	ldur	x3, [x29, #-120]
  411024:	ldr	x4, [sp, #128]
  411028:	ldr	x5, [sp, #112]
  41102c:	ldr	x6, [sp, #120]
  411030:	ldur	w7, [x29, #-92]
  411034:	ldur	x8, [x29, #-112]
  411038:	ldr	w9, [x8, #4]
  41103c:	cmp	w9, #0xb
  411040:	cset	w9, eq  // eq = none
  411044:	and	w9, w9, #0x1
  411048:	mov	x8, sp
  41104c:	str	w9, [x8]
  411050:	bl	420898 <ferror@plt+0x1eb68>
  411054:	ldr	x8, [sp, #112]
  411058:	cbz	x8, 411064 <ferror@plt+0xf334>
  41105c:	ldr	x0, [sp, #112]
  411060:	bl	401bd0 <free@plt>
  411064:	ldur	x0, [x29, #-120]
  411068:	bl	401bd0 <free@plt>
  41106c:	b	4110a0 <ferror@plt+0xf370>
  411070:	ldur	x0, [x29, #-16]
  411074:	ldur	x1, [x29, #-32]
  411078:	ldur	x2, [x29, #-24]
  41107c:	ldur	w7, [x29, #-92]
  411080:	mov	x8, xzr
  411084:	mov	x3, x8
  411088:	mov	x4, x8
  41108c:	mov	x5, x8
  411090:	mov	x6, x8
  411094:	mov	x8, sp
  411098:	str	wzr, [x8]
  41109c:	bl	420898 <ferror@plt+0x1eb68>
  4110a0:	mov	w8, #0x1                   	// #1
  4110a4:	stur	w8, [x29, #-76]
  4110a8:	ldur	x8, [x29, #-72]
  4110ac:	add	x8, x8, #0x1
  4110b0:	stur	x8, [x29, #-72]
  4110b4:	ldur	x8, [x29, #-64]
  4110b8:	add	x8, x8, #0x50
  4110bc:	stur	x8, [x29, #-64]
  4110c0:	b	410d84 <ferror@plt+0xf054>
  4110c4:	ldur	w8, [x29, #-76]
  4110c8:	cbnz	w8, 411154 <ferror@plt+0xf424>
  4110cc:	stur	xzr, [x29, #-72]
  4110d0:	ldur	x8, [x29, #-72]
  4110d4:	cmp	x8, #0x3
  4110d8:	b.cs	411138 <ferror@plt+0xf408>  // b.hs, b.nlast
  4110dc:	ldur	x8, [x29, #-72]
  4110e0:	mov	x9, #0x18                  	// #24
  4110e4:	mul	x8, x9, x8
  4110e8:	ldr	x9, [sp, #104]
  4110ec:	add	x8, x9, x8
  4110f0:	ldrsw	x8, [x8, #12]
  4110f4:	ldr	x10, [sp, #96]
  4110f8:	ldr	x8, [x10, x8, lsl #3]
  4110fc:	cbz	x8, 411128 <ferror@plt+0xf3f8>
  411100:	adrp	x0, 487000 <warn@@Base+0x15d44>
  411104:	add	x0, x0, #0xb1f
  411108:	bl	401cf0 <gettext@plt>
  41110c:	bl	401ca0 <printf@plt>
  411110:	adrp	x8, 487000 <warn@@Base+0x15d44>
  411114:	add	x8, x8, #0xb4e
  411118:	mov	x0, x8
  41111c:	bl	401cf0 <gettext@plt>
  411120:	bl	401ca0 <printf@plt>
  411124:	b	411138 <ferror@plt+0xf408>
  411128:	ldur	x8, [x29, #-72]
  41112c:	add	x8, x8, #0x1
  411130:	stur	x8, [x29, #-72]
  411134:	b	4110d0 <ferror@plt+0xf3a0>
  411138:	ldur	x8, [x29, #-72]
  41113c:	cmp	x8, #0x3
  411140:	b.ne	411154 <ferror@plt+0xf424>  // b.any
  411144:	adrp	x0, 487000 <warn@@Base+0x15d44>
  411148:	add	x0, x0, #0xb96
  41114c:	bl	401cf0 <gettext@plt>
  411150:	bl	401ca0 <printf@plt>
  411154:	mov	w8, #0x1                   	// #1
  411158:	stur	w8, [x29, #-4]
  41115c:	ldur	w0, [x29, #-4]
  411160:	ldr	x28, [sp, #272]
  411164:	ldp	x29, x30, [sp, #256]
  411168:	add	sp, sp, #0x120
  41116c:	ret
  411170:	sub	sp, sp, #0x90
  411174:	stp	x29, x30, [sp, #128]
  411178:	add	x29, sp, #0x80
  41117c:	adrp	x1, 480000 <warn@@Base+0xed44>
  411180:	add	x1, x1, #0x840
  411184:	mov	x2, #0x50                  	// #80
  411188:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  41118c:	add	x8, x8, #0x9cc
  411190:	add	x9, sp, #0x20
  411194:	stur	x0, [x29, #-16]
  411198:	mov	x0, x9
  41119c:	str	x8, [sp, #16]
  4111a0:	bl	4018c0 <memcpy@plt>
  4111a4:	ldr	x8, [sp, #16]
  4111a8:	ldr	w10, [x8]
  4111ac:	cbnz	w10, 4111bc <ferror@plt+0xf48c>
  4111b0:	mov	w8, #0x1                   	// #1
  4111b4:	stur	w8, [x29, #-4]
  4111b8:	b	411274 <ferror@plt+0xf544>
  4111bc:	str	wzr, [sp, #28]
  4111c0:	ldrsw	x8, [sp, #28]
  4111c4:	mov	x9, #0x10                  	// #16
  4111c8:	mul	x8, x9, x8
  4111cc:	add	x9, sp, #0x20
  4111d0:	add	x8, x9, x8
  4111d4:	ldr	x8, [x8, #8]
  4111d8:	cbz	x8, 411238 <ferror@plt+0xf508>
  4111dc:	ldur	x8, [x29, #-16]
  4111e0:	ldrh	w9, [x8, #82]
  4111e4:	ldrsw	x8, [sp, #28]
  4111e8:	mov	x10, #0x10                  	// #16
  4111ec:	mul	x8, x10, x8
  4111f0:	add	x10, sp, #0x20
  4111f4:	ldr	w11, [x10, x8]
  4111f8:	cmp	w9, w11
  4111fc:	b.ne	411228 <ferror@plt+0xf4f8>  // b.any
  411200:	ldrsw	x8, [sp, #28]
  411204:	mov	x9, #0x10                  	// #16
  411208:	mul	x8, x9, x8
  41120c:	add	x9, sp, #0x20
  411210:	add	x8, x9, x8
  411214:	ldr	x8, [x8, #8]
  411218:	ldur	x0, [x29, #-16]
  41121c:	blr	x8
  411220:	stur	w0, [x29, #-4]
  411224:	b	411274 <ferror@plt+0xf544>
  411228:	ldr	w8, [sp, #28]
  41122c:	add	w8, w8, #0x1
  411230:	str	w8, [sp, #28]
  411234:	b	4111c0 <ferror@plt+0xf490>
  411238:	adrp	x0, 496000 <warn@@Base+0x24d44>
  41123c:	add	x0, x0, #0xafa
  411240:	bl	401cf0 <gettext@plt>
  411244:	ldur	x8, [x29, #-16]
  411248:	ldrh	w9, [x8, #82]
  41124c:	str	x0, [sp, #8]
  411250:	mov	w0, w9
  411254:	bl	4155d0 <ferror@plt+0x138a0>
  411258:	ldr	x1, [sp, #8]
  41125c:	str	x0, [sp]
  411260:	mov	x0, x1
  411264:	ldr	x1, [sp]
  411268:	bl	401ca0 <printf@plt>
  41126c:	mov	w9, #0x1                   	// #1
  411270:	stur	w9, [x29, #-4]
  411274:	ldur	w0, [x29, #-4]
  411278:	ldp	x29, x30, [sp, #128]
  41127c:	add	sp, sp, #0x90
  411280:	ret
  411284:	stp	x29, x30, [sp, #-32]!
  411288:	str	x28, [sp, #16]
  41128c:	mov	x29, sp
  411290:	sub	sp, sp, #0x340
  411294:	mov	x8, xzr
  411298:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  41129c:	add	x9, x9, #0x9c4
  4112a0:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  4112a4:	add	x10, x10, #0xa10
  4112a8:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  4112ac:	add	x11, x11, #0x9e8
  4112b0:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  4112b4:	add	x12, x12, #0xaa8
  4112b8:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  4112bc:	add	x13, x13, #0x9f8
  4112c0:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  4112c4:	add	x14, x14, #0xbb8
  4112c8:	adrp	x15, 4bd000 <warn@@Base+0x4bd44>
  4112cc:	add	x15, x15, #0x7d8
  4112d0:	adrp	x16, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4112d4:	add	x16, x16, #0x578
  4112d8:	adrp	x17, 497000 <warn@@Base+0x25d44>
  4112dc:	add	x17, x17, #0x863
  4112e0:	adrp	x18, 4bd000 <warn@@Base+0x4bd44>
  4112e4:	add	x18, x18, #0xba8
  4112e8:	adrp	x1, 4bd000 <warn@@Base+0x4bd44>
  4112ec:	add	x1, x1, #0x8e4
  4112f0:	adrp	x2, 4bd000 <warn@@Base+0x4bd44>
  4112f4:	add	x2, x2, #0xbb0
  4112f8:	adrp	x3, 497000 <warn@@Base+0x25d44>
  4112fc:	add	x3, x3, #0xaef
  411300:	stur	x0, [x29, #-16]
  411304:	stur	xzr, [x29, #-32]
  411308:	stur	xzr, [x29, #-40]
  41130c:	stur	x8, [x29, #-48]
  411310:	stur	x8, [x29, #-56]
  411314:	stur	xzr, [x29, #-64]
  411318:	stur	x8, [x29, #-72]
  41131c:	stur	x8, [x29, #-80]
  411320:	stur	x8, [x29, #-88]
  411324:	stur	xzr, [x29, #-96]
  411328:	stur	xzr, [x29, #-104]
  41132c:	ldr	w4, [x9]
  411330:	str	x9, [sp, #384]
  411334:	str	x10, [sp, #376]
  411338:	str	x11, [sp, #368]
  41133c:	str	x12, [sp, #360]
  411340:	str	x13, [sp, #352]
  411344:	str	x14, [sp, #344]
  411348:	str	x15, [sp, #336]
  41134c:	str	x16, [sp, #328]
  411350:	str	x17, [sp, #320]
  411354:	str	x18, [sp, #312]
  411358:	str	x1, [sp, #304]
  41135c:	str	x2, [sp, #296]
  411360:	str	x3, [sp, #288]
  411364:	cbnz	w4, 41138c <ferror@plt+0xf65c>
  411368:	ldr	x8, [sp, #376]
  41136c:	ldr	w9, [x8]
  411370:	cbnz	w9, 41138c <ferror@plt+0xf65c>
  411374:	ldr	x8, [sp, #368]
  411378:	ldr	w9, [x8]
  41137c:	cbnz	w9, 41138c <ferror@plt+0xf65c>
  411380:	mov	w8, #0x1                   	// #1
  411384:	stur	w8, [x29, #-4]
  411388:	b	4129bc <ferror@plt+0x10c8c>
  41138c:	ldr	x8, [sp, #360]
  411390:	ldr	x9, [x8, #32]
  411394:	cbz	x9, 41158c <ferror@plt+0xf85c>
  411398:	ldr	x8, [sp, #368]
  41139c:	ldr	w9, [x8]
  4113a0:	cbnz	w9, 4113c8 <ferror@plt+0xf698>
  4113a4:	ldr	x8, [sp, #352]
  4113a8:	ldr	w9, [x8]
  4113ac:	cbz	w9, 41158c <ferror@plt+0xf85c>
  4113b0:	ldr	x8, [sp, #376]
  4113b4:	ldr	w9, [x8]
  4113b8:	cbnz	w9, 41158c <ferror@plt+0xf85c>
  4113bc:	ldr	x8, [sp, #344]
  4113c0:	ldr	x9, [x8]
  4113c4:	cbz	x9, 41158c <ferror@plt+0xf85c>
  4113c8:	mov	w8, #0x4                   	// #4
  4113cc:	stur	w8, [x29, #-124]
  4113d0:	ldur	x9, [x29, #-16]
  4113d4:	ldrh	w8, [x9, #82]
  4113d8:	mov	w10, #0x9026                	// #36902
  4113dc:	cmp	w8, w10
  4113e0:	b.eq	411408 <ferror@plt+0xf6d8>  // b.none
  4113e4:	ldur	x8, [x29, #-16]
  4113e8:	ldrh	w9, [x8, #82]
  4113ec:	cmp	w9, #0x16
  4113f0:	b.eq	411408 <ferror@plt+0xf6d8>  // b.none
  4113f4:	ldur	x8, [x29, #-16]
  4113f8:	ldrh	w9, [x8, #82]
  4113fc:	mov	w10, #0xa390                	// #41872
  411400:	cmp	w9, w10
  411404:	b.ne	411420 <ferror@plt+0xf6f0>  // b.any
  411408:	ldur	x8, [x29, #-16]
  41140c:	ldrb	w9, [x8, #28]
  411410:	cmp	w9, #0x2
  411414:	b.ne	411420 <ferror@plt+0xf6f0>  // b.any
  411418:	mov	w8, #0x8                   	// #8
  41141c:	stur	w8, [x29, #-124]
  411420:	ldur	x8, [x29, #-16]
  411424:	ldr	x0, [x8, #8]
  411428:	ldr	x8, [sp, #336]
  41142c:	ldr	x9, [x8]
  411430:	ldur	x10, [x29, #-16]
  411434:	ldr	x11, [sp, #360]
  411438:	ldr	x1, [x11, #32]
  41143c:	str	x0, [sp, #280]
  411440:	mov	x0, x10
  411444:	mov	x2, #0x10                  	// #16
  411448:	str	x9, [sp, #272]
  41144c:	bl	41df30 <ferror@plt+0x1c200>
  411450:	ldr	x8, [sp, #272]
  411454:	add	x1, x8, x0
  411458:	ldr	x0, [sp, #280]
  41145c:	mov	w12, wzr
  411460:	mov	w2, w12
  411464:	bl	401b30 <fseek@plt>
  411468:	cbz	w0, 41147c <ferror@plt+0xf74c>
  41146c:	ldr	x0, [sp, #320]
  411470:	bl	401cf0 <gettext@plt>
  411474:	bl	4711a8 <error@@Base>
  411478:	b	411544 <ferror@plt+0xf814>
  41147c:	ldur	w8, [x29, #-124]
  411480:	mov	w1, w8
  411484:	ldur	x9, [x29, #-16]
  411488:	ldr	x3, [x9, #8]
  41148c:	sub	x0, x29, #0x70
  411490:	mov	x2, #0x1                   	// #1
  411494:	bl	401bc0 <fread@plt>
  411498:	cmp	x0, #0x1
  41149c:	b.eq	4114b4 <ferror@plt+0xf784>  // b.none
  4114a0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4114a4:	add	x0, x0, #0x893
  4114a8:	bl	401cf0 <gettext@plt>
  4114ac:	bl	4711a8 <error@@Base>
  4114b0:	b	411544 <ferror@plt+0xf814>
  4114b4:	ldur	w8, [x29, #-124]
  4114b8:	mov	w1, w8
  4114bc:	ldur	x9, [x29, #-16]
  4114c0:	ldr	x3, [x9, #8]
  4114c4:	sub	x0, x29, #0x78
  4114c8:	mov	x2, #0x1                   	// #1
  4114cc:	bl	401bc0 <fread@plt>
  4114d0:	cmp	x0, #0x1
  4114d4:	b.eq	4114ec <ferror@plt+0xf7bc>  // b.none
  4114d8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4114dc:	add	x0, x0, #0x8b8
  4114e0:	bl	401cf0 <gettext@plt>
  4114e4:	bl	4711a8 <error@@Base>
  4114e8:	b	411544 <ferror@plt+0xf814>
  4114ec:	ldr	x8, [sp, #328]
  4114f0:	ldr	x9, [x8]
  4114f4:	ldur	w1, [x29, #-124]
  4114f8:	sub	x0, x29, #0x70
  4114fc:	blr	x9
  411500:	stur	x0, [x29, #-32]
  411504:	ldr	x8, [sp, #328]
  411508:	ldr	x9, [x8]
  41150c:	ldur	w1, [x29, #-124]
  411510:	sub	x0, x29, #0x78
  411514:	blr	x9
  411518:	stur	x0, [x29, #-40]
  41151c:	ldur	x0, [x29, #-16]
  411520:	ldur	x1, [x29, #-32]
  411524:	ldur	w2, [x29, #-124]
  411528:	bl	4384e8 <ferror@plt+0x367b8>
  41152c:	stur	x0, [x29, #-48]
  411530:	ldur	x0, [x29, #-16]
  411534:	ldur	x1, [x29, #-40]
  411538:	ldur	w2, [x29, #-124]
  41153c:	bl	4384e8 <ferror@plt+0x367b8>
  411540:	stur	x0, [x29, #-56]
  411544:	ldur	x8, [x29, #-48]
  411548:	cbz	x8, 411554 <ferror@plt+0xf824>
  41154c:	ldur	x8, [x29, #-56]
  411550:	cbnz	x8, 41158c <ferror@plt+0xf85c>
  411554:	ldr	x8, [sp, #352]
  411558:	ldr	w9, [x8]
  41155c:	cbz	w9, 411568 <ferror@plt+0xf838>
  411560:	stur	wzr, [x29, #-4]
  411564:	b	4129bc <ferror@plt+0x10c8c>
  411568:	ldur	x0, [x29, #-48]
  41156c:	bl	401bd0 <free@plt>
  411570:	ldur	x0, [x29, #-56]
  411574:	bl	401bd0 <free@plt>
  411578:	mov	x8, xzr
  41157c:	stur	x8, [x29, #-48]
  411580:	stur	x8, [x29, #-56]
  411584:	stur	xzr, [x29, #-32]
  411588:	stur	xzr, [x29, #-40]
  41158c:	ldr	x8, [sp, #312]
  411590:	ldr	x9, [x8]
  411594:	cbz	x9, 411a88 <ferror@plt+0xfd58>
  411598:	ldr	x8, [sp, #368]
  41159c:	ldr	w9, [x8]
  4115a0:	cbnz	w9, 4115c8 <ferror@plt+0xf898>
  4115a4:	ldr	x8, [sp, #352]
  4115a8:	ldr	w9, [x8]
  4115ac:	cbz	w9, 411a88 <ferror@plt+0xfd58>
  4115b0:	ldr	x8, [sp, #376]
  4115b4:	ldr	w9, [x8]
  4115b8:	cbnz	w9, 411a88 <ferror@plt+0xfd58>
  4115bc:	ldr	x8, [sp, #344]
  4115c0:	ldr	x9, [x8]
  4115c4:	cbz	x9, 411a88 <ferror@plt+0xfd58>
  4115c8:	mov	x8, #0xffffffff            	// #4294967295
  4115cc:	stur	x8, [x29, #-160]
  4115d0:	ldur	x8, [x29, #-16]
  4115d4:	ldr	x0, [x8, #8]
  4115d8:	ldr	x8, [sp, #336]
  4115dc:	ldr	x9, [x8]
  4115e0:	ldur	x10, [x29, #-16]
  4115e4:	ldr	x11, [sp, #312]
  4115e8:	ldr	x1, [x11]
  4115ec:	str	x0, [sp, #264]
  4115f0:	mov	x0, x10
  4115f4:	mov	x2, #0x10                  	// #16
  4115f8:	str	x9, [sp, #256]
  4115fc:	bl	41df30 <ferror@plt+0x1c200>
  411600:	ldr	x8, [sp, #256]
  411604:	add	x1, x8, x0
  411608:	ldr	x0, [sp, #264]
  41160c:	mov	w12, wzr
  411610:	mov	w2, w12
  411614:	bl	401b30 <fseek@plt>
  411618:	cbz	w0, 41162c <ferror@plt+0xf8fc>
  41161c:	ldr	x0, [sp, #320]
  411620:	bl	401cf0 <gettext@plt>
  411624:	bl	4711a8 <error@@Base>
  411628:	b	411a34 <ferror@plt+0xfd04>
  41162c:	ldur	x8, [x29, #-16]
  411630:	ldr	x3, [x8, #8]
  411634:	sub	x0, x29, #0x8c
  411638:	mov	x1, #0x10                  	// #16
  41163c:	mov	x2, #0x1                   	// #1
  411640:	bl	401bc0 <fread@plt>
  411644:	cmp	x0, #0x1
  411648:	b.eq	411660 <ferror@plt+0xf930>  // b.none
  41164c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411650:	add	x0, x0, #0x893
  411654:	bl	401cf0 <gettext@plt>
  411658:	bl	4711a8 <error@@Base>
  41165c:	b	411a34 <ferror@plt+0xfd04>
  411660:	ldr	x8, [sp, #328]
  411664:	ldr	x9, [x8]
  411668:	sub	x10, x29, #0x8c
  41166c:	mov	x0, x10
  411670:	mov	w11, #0x4                   	// #4
  411674:	mov	w1, w11
  411678:	str	x10, [sp, #248]
  41167c:	str	w11, [sp, #244]
  411680:	blr	x9
  411684:	stur	x0, [x29, #-64]
  411688:	ldr	x8, [sp, #328]
  41168c:	ldr	x9, [x8]
  411690:	ldr	x10, [sp, #248]
  411694:	add	x0, x10, #0x4
  411698:	ldr	w1, [sp, #244]
  41169c:	blr	x9
  4116a0:	stur	x0, [x29, #-96]
  4116a4:	ldr	x8, [sp, #328]
  4116a8:	ldr	x9, [x8]
  4116ac:	ldr	x10, [sp, #248]
  4116b0:	add	x0, x10, #0x8
  4116b4:	ldr	w1, [sp, #244]
  4116b8:	blr	x9
  4116bc:	stur	x0, [x29, #-168]
  4116c0:	ldr	x8, [sp, #312]
  4116c4:	ldr	x9, [x8]
  4116c8:	add	x9, x9, #0x10
  4116cc:	stur	x9, [x29, #-176]
  4116d0:	ldr	x9, [sp, #304]
  4116d4:	ldr	w11, [x9]
  4116d8:	cbz	w11, 4116f8 <ferror@plt+0xf9c8>
  4116dc:	ldur	x8, [x29, #-168]
  4116e0:	mov	x9, #0x4                   	// #4
  4116e4:	mul	x8, x8, x9
  4116e8:	ldur	x9, [x29, #-176]
  4116ec:	add	x8, x9, x8
  4116f0:	stur	x8, [x29, #-176]
  4116f4:	b	411710 <ferror@plt+0xf9e0>
  4116f8:	ldur	x8, [x29, #-168]
  4116fc:	mov	x9, #0x8                   	// #8
  411700:	mul	x8, x8, x9
  411704:	ldur	x9, [x29, #-176]
  411708:	add	x8, x9, x8
  41170c:	stur	x8, [x29, #-176]
  411710:	ldur	x8, [x29, #-16]
  411714:	ldr	x0, [x8, #8]
  411718:	ldr	x8, [sp, #336]
  41171c:	ldr	x9, [x8]
  411720:	ldur	x10, [x29, #-16]
  411724:	ldur	x1, [x29, #-176]
  411728:	str	x0, [sp, #232]
  41172c:	mov	x0, x10
  411730:	mov	x2, #0x4                   	// #4
  411734:	str	x9, [sp, #224]
  411738:	bl	41df30 <ferror@plt+0x1c200>
  41173c:	ldr	x8, [sp, #224]
  411740:	add	x1, x8, x0
  411744:	ldr	x0, [sp, #232]
  411748:	mov	w11, wzr
  41174c:	mov	w2, w11
  411750:	bl	401b30 <fseek@plt>
  411754:	cbz	w0, 411768 <ferror@plt+0xfa38>
  411758:	ldr	x0, [sp, #320]
  41175c:	bl	401cf0 <gettext@plt>
  411760:	bl	4711a8 <error@@Base>
  411764:	b	411a34 <ferror@plt+0xfd04>
  411768:	ldur	x0, [x29, #-16]
  41176c:	ldur	x1, [x29, #-64]
  411770:	mov	w2, #0x4                   	// #4
  411774:	bl	4384e8 <ferror@plt+0x367b8>
  411778:	stur	x0, [x29, #-72]
  41177c:	ldur	x8, [x29, #-72]
  411780:	cbnz	x8, 411788 <ferror@plt+0xfa58>
  411784:	b	411a34 <ferror@plt+0xfd04>
  411788:	stur	xzr, [x29, #-152]
  41178c:	ldur	x8, [x29, #-152]
  411790:	ldur	x9, [x29, #-64]
  411794:	cmp	x8, x9
  411798:	b.cs	411814 <ferror@plt+0xfae4>  // b.hs, b.nlast
  41179c:	ldur	x8, [x29, #-72]
  4117a0:	ldur	x9, [x29, #-152]
  4117a4:	ldr	x8, [x8, x9, lsl #3]
  4117a8:	cbz	x8, 411804 <ferror@plt+0xfad4>
  4117ac:	ldur	x8, [x29, #-72]
  4117b0:	ldur	x9, [x29, #-152]
  4117b4:	ldr	x8, [x8, x9, lsl #3]
  4117b8:	ldur	x9, [x29, #-96]
  4117bc:	cmp	x8, x9
  4117c0:	b.cs	4117cc <ferror@plt+0xfa9c>  // b.hs, b.nlast
  4117c4:	stur	wzr, [x29, #-4]
  4117c8:	b	4129bc <ferror@plt+0x10c8c>
  4117cc:	ldur	x8, [x29, #-160]
  4117d0:	mov	x9, #0xffffffff            	// #4294967295
  4117d4:	cmp	x8, x9
  4117d8:	b.eq	4117f4 <ferror@plt+0xfac4>  // b.none
  4117dc:	ldur	x8, [x29, #-72]
  4117e0:	ldur	x9, [x29, #-152]
  4117e4:	ldr	x8, [x8, x9, lsl #3]
  4117e8:	ldur	x9, [x29, #-160]
  4117ec:	cmp	x8, x9
  4117f0:	b.ls	411804 <ferror@plt+0xfad4>  // b.plast
  4117f4:	ldur	x8, [x29, #-72]
  4117f8:	ldur	x9, [x29, #-152]
  4117fc:	ldr	x8, [x8, x9, lsl #3]
  411800:	stur	x8, [x29, #-160]
  411804:	ldur	x8, [x29, #-152]
  411808:	add	x8, x8, #0x1
  41180c:	stur	x8, [x29, #-152]
  411810:	b	41178c <ferror@plt+0xfa5c>
  411814:	ldur	x8, [x29, #-160]
  411818:	mov	x9, #0xffffffff            	// #4294967295
  41181c:	cmp	x8, x9
  411820:	b.ne	411828 <ferror@plt+0xfaf8>  // b.any
  411824:	b	411a34 <ferror@plt+0xfd04>
  411828:	ldur	x8, [x29, #-96]
  41182c:	ldur	x9, [x29, #-160]
  411830:	subs	x8, x9, x8
  411834:	stur	x8, [x29, #-160]
  411838:	ldur	x8, [x29, #-16]
  41183c:	ldr	x0, [x8, #8]
  411840:	ldr	x8, [sp, #336]
  411844:	ldr	x9, [x8]
  411848:	ldur	x10, [x29, #-16]
  41184c:	ldur	x11, [x29, #-176]
  411850:	ldur	x12, [x29, #-64]
  411854:	ldur	x13, [x29, #-160]
  411858:	add	x12, x12, x13
  41185c:	mov	x13, #0x4                   	// #4
  411860:	mul	x12, x13, x12
  411864:	add	x1, x11, x12
  411868:	str	x0, [sp, #216]
  41186c:	mov	x0, x10
  411870:	mov	x2, x13
  411874:	str	x9, [sp, #208]
  411878:	bl	41df30 <ferror@plt+0x1c200>
  41187c:	ldr	x8, [sp, #208]
  411880:	add	x1, x8, x0
  411884:	ldr	x0, [sp, #216]
  411888:	mov	w14, wzr
  41188c:	mov	w2, w14
  411890:	bl	401b30 <fseek@plt>
  411894:	cbz	w0, 4118a8 <ferror@plt+0xfb78>
  411898:	ldr	x0, [sp, #320]
  41189c:	bl	401cf0 <gettext@plt>
  4118a0:	bl	4711a8 <error@@Base>
  4118a4:	b	411a34 <ferror@plt+0xfd04>
  4118a8:	ldur	x8, [x29, #-16]
  4118ac:	ldr	x3, [x8, #8]
  4118b0:	sub	x0, x29, #0x8c
  4118b4:	mov	x1, #0x4                   	// #4
  4118b8:	mov	x2, #0x1                   	// #1
  4118bc:	bl	401bc0 <fread@plt>
  4118c0:	cmp	x0, #0x1
  4118c4:	b.eq	4118dc <ferror@plt+0xfbac>  // b.none
  4118c8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4118cc:	add	x0, x0, #0x8dc
  4118d0:	bl	401cf0 <gettext@plt>
  4118d4:	bl	4711a8 <error@@Base>
  4118d8:	b	411a34 <ferror@plt+0xfd04>
  4118dc:	ldur	x8, [x29, #-160]
  4118e0:	add	x8, x8, #0x1
  4118e4:	cbnz	x8, 4118ec <ferror@plt+0xfbbc>
  4118e8:	b	411a34 <ferror@plt+0xfd04>
  4118ec:	ldur	x8, [x29, #-160]
  4118f0:	add	x8, x8, #0x1
  4118f4:	stur	x8, [x29, #-160]
  4118f8:	ldr	x8, [sp, #328]
  4118fc:	ldr	x9, [x8]
  411900:	sub	x0, x29, #0x8c
  411904:	mov	w1, #0x4                   	// #4
  411908:	blr	x9
  41190c:	and	x8, x0, #0x1
  411910:	cbz	x8, 4118a8 <ferror@plt+0xfb78>
  411914:	ldur	x8, [x29, #-16]
  411918:	ldr	x0, [x8, #8]
  41191c:	ldr	x8, [sp, #336]
  411920:	ldr	x9, [x8]
  411924:	ldur	x10, [x29, #-16]
  411928:	ldur	x11, [x29, #-176]
  41192c:	ldur	x12, [x29, #-64]
  411930:	mov	x13, #0x4                   	// #4
  411934:	mul	x12, x13, x12
  411938:	add	x1, x11, x12
  41193c:	str	x0, [sp, #200]
  411940:	mov	x0, x10
  411944:	mov	x2, x13
  411948:	str	x9, [sp, #192]
  41194c:	bl	41df30 <ferror@plt+0x1c200>
  411950:	ldr	x8, [sp, #192]
  411954:	add	x1, x8, x0
  411958:	ldr	x0, [sp, #200]
  41195c:	mov	w14, wzr
  411960:	mov	w2, w14
  411964:	bl	401b30 <fseek@plt>
  411968:	cbz	w0, 41197c <ferror@plt+0xfc4c>
  41196c:	ldr	x0, [sp, #320]
  411970:	bl	401cf0 <gettext@plt>
  411974:	bl	4711a8 <error@@Base>
  411978:	b	411a34 <ferror@plt+0xfd04>
  41197c:	ldur	x0, [x29, #-16]
  411980:	ldur	x1, [x29, #-160]
  411984:	mov	w2, #0x4                   	// #4
  411988:	bl	4384e8 <ferror@plt+0x367b8>
  41198c:	stur	x0, [x29, #-80]
  411990:	ldur	x8, [x29, #-160]
  411994:	stur	x8, [x29, #-104]
  411998:	ldur	x8, [x29, #-80]
  41199c:	cbnz	x8, 4119a4 <ferror@plt+0xfc74>
  4119a0:	b	411a34 <ferror@plt+0xfd04>
  4119a4:	ldr	x8, [sp, #296]
  4119a8:	ldr	x9, [x8]
  4119ac:	cbz	x9, 411a34 <ferror@plt+0xfd04>
  4119b0:	ldur	x8, [x29, #-16]
  4119b4:	ldr	x0, [x8, #8]
  4119b8:	ldr	x8, [sp, #336]
  4119bc:	ldr	x9, [x8]
  4119c0:	ldur	x10, [x29, #-16]
  4119c4:	ldur	x11, [x29, #-176]
  4119c8:	ldur	x12, [x29, #-64]
  4119cc:	ldur	x13, [x29, #-160]
  4119d0:	add	x12, x12, x13
  4119d4:	mov	x13, #0x4                   	// #4
  4119d8:	mul	x12, x13, x12
  4119dc:	add	x1, x11, x12
  4119e0:	str	x0, [sp, #184]
  4119e4:	mov	x0, x10
  4119e8:	mov	x2, x13
  4119ec:	str	x9, [sp, #176]
  4119f0:	bl	41df30 <ferror@plt+0x1c200>
  4119f4:	ldr	x8, [sp, #176]
  4119f8:	add	x1, x8, x0
  4119fc:	ldr	x0, [sp, #184]
  411a00:	mov	w14, wzr
  411a04:	mov	w2, w14
  411a08:	bl	401b30 <fseek@plt>
  411a0c:	cbz	w0, 411a20 <ferror@plt+0xfcf0>
  411a10:	ldr	x0, [sp, #320]
  411a14:	bl	401cf0 <gettext@plt>
  411a18:	bl	4711a8 <error@@Base>
  411a1c:	b	411a34 <ferror@plt+0xfd04>
  411a20:	ldur	x0, [x29, #-16]
  411a24:	ldur	x1, [x29, #-160]
  411a28:	mov	w2, #0x4                   	// #4
  411a2c:	bl	4384e8 <ferror@plt+0x367b8>
  411a30:	stur	x0, [x29, #-88]
  411a34:	ldr	x8, [sp, #296]
  411a38:	ldr	x9, [x8]
  411a3c:	cbz	x9, 411a58 <ferror@plt+0xfd28>
  411a40:	ldur	x8, [x29, #-88]
  411a44:	cbnz	x8, 411a58 <ferror@plt+0xfd28>
  411a48:	ldur	x0, [x29, #-80]
  411a4c:	bl	401bd0 <free@plt>
  411a50:	mov	x8, xzr
  411a54:	stur	x8, [x29, #-80]
  411a58:	ldur	x8, [x29, #-80]
  411a5c:	cbnz	x8, 411a88 <ferror@plt+0xfd58>
  411a60:	ldur	x0, [x29, #-72]
  411a64:	bl	401bd0 <free@plt>
  411a68:	mov	x8, xzr
  411a6c:	stur	x8, [x29, #-72]
  411a70:	stur	xzr, [x29, #-64]
  411a74:	ldr	x8, [sp, #352]
  411a78:	ldr	w9, [x8]
  411a7c:	cbz	w9, 411a88 <ferror@plt+0xfd58>
  411a80:	stur	wzr, [x29, #-4]
  411a84:	b	4129bc <ferror@plt+0x10c8c>
  411a88:	ldr	x8, [sp, #360]
  411a8c:	ldr	x9, [x8, #32]
  411a90:	cbnz	x9, 411aa0 <ferror@plt+0xfd70>
  411a94:	ldr	x8, [sp, #312]
  411a98:	ldr	x9, [x8]
  411a9c:	cbz	x9, 411d44 <ferror@plt+0x10014>
  411aa0:	ldr	x8, [sp, #384]
  411aa4:	ldr	w9, [x8]
  411aa8:	cbz	w9, 411d44 <ferror@plt+0x10014>
  411aac:	ldr	x8, [sp, #352]
  411ab0:	ldr	w9, [x8]
  411ab4:	cbz	w9, 411d44 <ferror@plt+0x10014>
  411ab8:	ldr	x8, [sp, #344]
  411abc:	ldr	x9, [x8]
  411ac0:	cbz	x9, 411d44 <ferror@plt+0x10014>
  411ac4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  411ac8:	add	x8, x8, #0xbc8
  411acc:	ldr	x8, [x8]
  411ad0:	cbz	x8, 411d44 <ferror@plt+0x10014>
  411ad4:	ldr	x8, [sp, #360]
  411ad8:	ldr	x9, [x8, #32]
  411adc:	cbz	x9, 411bfc <ferror@plt+0xfecc>
  411ae0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411ae4:	add	x0, x0, #0x903
  411ae8:	bl	401cf0 <gettext@plt>
  411aec:	bl	401ca0 <printf@plt>
  411af0:	ldr	x8, [sp, #304]
  411af4:	ldr	w9, [x8]
  411af8:	cbz	w9, 411b10 <ferror@plt+0xfde0>
  411afc:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411b00:	add	x0, x0, #0x91d
  411b04:	bl	401cf0 <gettext@plt>
  411b08:	bl	401ca0 <printf@plt>
  411b0c:	b	411b20 <ferror@plt+0xfdf0>
  411b10:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411b14:	add	x0, x0, #0x958
  411b18:	bl	401cf0 <gettext@plt>
  411b1c:	bl	401ca0 <printf@plt>
  411b20:	ldur	x0, [x29, #-40]
  411b24:	mov	x1, #0x1                   	// #1
  411b28:	bl	44a9bc <ferror@plt+0x48c8c>
  411b2c:	stur	x0, [x29, #-200]
  411b30:	ldur	x0, [x29, #-200]
  411b34:	ldur	x2, [x29, #-40]
  411b38:	mov	w8, wzr
  411b3c:	mov	w1, w8
  411b40:	bl	401a90 <memset@plt>
  411b44:	stur	xzr, [x29, #-184]
  411b48:	ldur	x8, [x29, #-184]
  411b4c:	ldur	x9, [x29, #-32]
  411b50:	cmp	x8, x9
  411b54:	b.cs	411bf4 <ferror@plt+0xfec4>  // b.hs, b.nlast
  411b58:	ldur	x8, [x29, #-48]
  411b5c:	ldur	x9, [x29, #-184]
  411b60:	ldr	x8, [x8, x9, lsl #3]
  411b64:	stur	x8, [x29, #-192]
  411b68:	ldur	x8, [x29, #-192]
  411b6c:	cmp	x8, #0x0
  411b70:	cset	w9, ls  // ls = plast
  411b74:	tbnz	w9, #0, 411be4 <ferror@plt+0xfeb4>
  411b78:	ldur	x0, [x29, #-16]
  411b7c:	ldur	x1, [x29, #-192]
  411b80:	ldur	x2, [x29, #-184]
  411b84:	bl	438710 <ferror@plt+0x369e0>
  411b88:	ldur	x8, [x29, #-192]
  411b8c:	ldur	x9, [x29, #-40]
  411b90:	cmp	x8, x9
  411b94:	b.cs	411ba8 <ferror@plt+0xfe78>  // b.hs, b.nlast
  411b98:	ldur	x8, [x29, #-200]
  411b9c:	ldur	x9, [x29, #-192]
  411ba0:	ldrb	w10, [x8, x9]
  411ba4:	cbz	w10, 411bbc <ferror@plt+0xfe8c>
  411ba8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411bac:	add	x0, x0, #0x99b
  411bb0:	bl	401cf0 <gettext@plt>
  411bb4:	bl	4711a8 <error@@Base>
  411bb8:	b	411be4 <ferror@plt+0xfeb4>
  411bbc:	ldur	x8, [x29, #-200]
  411bc0:	ldur	x9, [x29, #-192]
  411bc4:	add	x8, x8, x9
  411bc8:	mov	w10, #0x1                   	// #1
  411bcc:	strb	w10, [x8]
  411bd0:	ldur	x8, [x29, #-56]
  411bd4:	ldur	x9, [x29, #-192]
  411bd8:	ldr	x8, [x8, x9, lsl #3]
  411bdc:	stur	x8, [x29, #-192]
  411be0:	b	411b68 <ferror@plt+0xfe38>
  411be4:	ldur	x8, [x29, #-184]
  411be8:	add	x8, x8, #0x1
  411bec:	stur	x8, [x29, #-184]
  411bf0:	b	411b48 <ferror@plt+0xfe18>
  411bf4:	ldur	x0, [x29, #-200]
  411bf8:	bl	401bd0 <free@plt>
  411bfc:	ldr	x8, [sp, #312]
  411c00:	ldr	x9, [x8]
  411c04:	cbz	x9, 411d40 <ferror@plt+0x10010>
  411c08:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411c0c:	add	x0, x0, #0x9b7
  411c10:	bl	401cf0 <gettext@plt>
  411c14:	ldr	x8, [sp, #296]
  411c18:	ldr	x9, [x8]
  411c1c:	adrp	x10, 497000 <warn@@Base+0x25d44>
  411c20:	add	x10, x10, #0x9e5
  411c24:	adrp	x11, 497000 <warn@@Base+0x25d44>
  411c28:	add	x11, x11, #0x9d9
  411c2c:	cmp	x9, #0x0
  411c30:	csel	x1, x11, x10, ne  // ne = any
  411c34:	bl	401ca0 <printf@plt>
  411c38:	ldr	x8, [sp, #304]
  411c3c:	ldr	w12, [x8]
  411c40:	cbz	w12, 411c58 <ferror@plt+0xff28>
  411c44:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411c48:	add	x0, x0, #0x91d
  411c4c:	bl	401cf0 <gettext@plt>
  411c50:	bl	401ca0 <printf@plt>
  411c54:	b	411c68 <ferror@plt+0xff38>
  411c58:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411c5c:	add	x0, x0, #0x958
  411c60:	bl	401cf0 <gettext@plt>
  411c64:	bl	401ca0 <printf@plt>
  411c68:	stur	xzr, [x29, #-184]
  411c6c:	ldur	x8, [x29, #-184]
  411c70:	ldur	x9, [x29, #-64]
  411c74:	cmp	x8, x9
  411c78:	b.cs	411d40 <ferror@plt+0x10010>  // b.hs, b.nlast
  411c7c:	ldur	x8, [x29, #-72]
  411c80:	ldur	x9, [x29, #-184]
  411c84:	ldr	x8, [x8, x9, lsl #3]
  411c88:	cbz	x8, 411d30 <ferror@plt+0x10000>
  411c8c:	ldur	x8, [x29, #-72]
  411c90:	ldur	x9, [x29, #-184]
  411c94:	ldr	x8, [x8, x9, lsl #3]
  411c98:	stur	x8, [x29, #-208]
  411c9c:	ldur	x8, [x29, #-208]
  411ca0:	ldur	x9, [x29, #-96]
  411ca4:	subs	x8, x8, x9
  411ca8:	stur	x8, [x29, #-216]
  411cac:	ldr	x8, [sp, #296]
  411cb0:	ldr	x9, [x8]
  411cb4:	cbz	x9, 411cd4 <ferror@plt+0xffa4>
  411cb8:	ldur	x0, [x29, #-16]
  411cbc:	ldur	x8, [x29, #-88]
  411cc0:	ldur	x9, [x29, #-216]
  411cc4:	ldr	x1, [x8, x9, lsl #3]
  411cc8:	ldur	x2, [x29, #-184]
  411ccc:	bl	438710 <ferror@plt+0x369e0>
  411cd0:	b	411ce4 <ferror@plt+0xffb4>
  411cd4:	ldur	x0, [x29, #-16]
  411cd8:	ldur	x1, [x29, #-208]
  411cdc:	ldur	x2, [x29, #-184]
  411ce0:	bl	438710 <ferror@plt+0x369e0>
  411ce4:	ldur	x8, [x29, #-208]
  411ce8:	add	x8, x8, #0x1
  411cec:	stur	x8, [x29, #-208]
  411cf0:	ldur	x8, [x29, #-216]
  411cf4:	ldur	x9, [x29, #-104]
  411cf8:	mov	w10, #0x0                   	// #0
  411cfc:	cmp	x8, x9
  411d00:	str	w10, [sp, #172]
  411d04:	b.cs	411d28 <ferror@plt+0xfff8>  // b.hs, b.nlast
  411d08:	ldur	x8, [x29, #-80]
  411d0c:	ldur	x9, [x29, #-216]
  411d10:	add	x10, x9, #0x1
  411d14:	stur	x10, [x29, #-216]
  411d18:	ldr	x8, [x8, x9, lsl #3]
  411d1c:	tst	x8, #0x1
  411d20:	cset	w11, eq  // eq = none
  411d24:	str	w11, [sp, #172]
  411d28:	ldr	w8, [sp, #172]
  411d2c:	tbnz	w8, #0, 411cac <ferror@plt+0xff7c>
  411d30:	ldur	x8, [x29, #-184]
  411d34:	add	x8, x8, #0x1
  411d38:	stur	x8, [x29, #-184]
  411d3c:	b	411c6c <ferror@plt+0xff3c>
  411d40:	b	412360 <ferror@plt+0x10630>
  411d44:	ldr	x8, [sp, #376]
  411d48:	ldr	w9, [x8]
  411d4c:	cbnz	w9, 411d68 <ferror@plt+0x10038>
  411d50:	ldr	x8, [sp, #384]
  411d54:	ldr	w9, [x8]
  411d58:	cbz	w9, 412344 <ferror@plt+0x10614>
  411d5c:	ldr	x8, [sp, #352]
  411d60:	ldr	w9, [x8]
  411d64:	cbnz	w9, 412344 <ferror@plt+0x10614>
  411d68:	ldur	x8, [x29, #-16]
  411d6c:	ldr	x8, [x8, #112]
  411d70:	cbz	x8, 412344 <ferror@plt+0x10614>
  411d74:	stur	wzr, [x29, #-220]
  411d78:	ldur	x8, [x29, #-16]
  411d7c:	ldr	x8, [x8, #112]
  411d80:	stur	x8, [x29, #-24]
  411d84:	ldur	w8, [x29, #-220]
  411d88:	ldur	x9, [x29, #-16]
  411d8c:	ldr	w10, [x9, #100]
  411d90:	cmp	w8, w10
  411d94:	b.cs	412340 <ferror@plt+0x10610>  // b.hs, b.nlast
  411d98:	mov	x8, xzr
  411d9c:	stur	x8, [x29, #-232]
  411da0:	stur	xzr, [x29, #-240]
  411da4:	ldur	x8, [x29, #-24]
  411da8:	ldr	w9, [x8, #4]
  411dac:	cmp	w9, #0x2
  411db0:	b.eq	411dc4 <ferror@plt+0x10094>  // b.none
  411db4:	ldur	x8, [x29, #-24]
  411db8:	ldr	w9, [x8, #4]
  411dbc:	cmp	w9, #0xb
  411dc0:	b.ne	411de0 <ferror@plt+0x100b0>  // b.any
  411dc4:	ldr	x8, [sp, #384]
  411dc8:	ldr	w9, [x8]
  411dcc:	cbnz	w9, 411de4 <ferror@plt+0x100b4>
  411dd0:	ldur	x8, [x29, #-24]
  411dd4:	ldr	w9, [x8, #4]
  411dd8:	cmp	w9, #0x2
  411ddc:	b.ne	411de4 <ferror@plt+0x100b4>  // b.any
  411de0:	b	412324 <ferror@plt+0x105f4>
  411de4:	ldur	x8, [x29, #-24]
  411de8:	ldr	x8, [x8, #56]
  411dec:	cbnz	x8, 411e28 <ferror@plt+0x100f8>
  411df0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411df4:	add	x0, x0, #0x9ef
  411df8:	bl	401cf0 <gettext@plt>
  411dfc:	ldur	x8, [x29, #-16]
  411e00:	ldur	x1, [x29, #-24]
  411e04:	str	x0, [sp, #160]
  411e08:	mov	x0, x8
  411e0c:	bl	404140 <ferror@plt+0x2410>
  411e10:	ldr	x1, [sp, #160]
  411e14:	str	x0, [sp, #152]
  411e18:	mov	x0, x1
  411e1c:	ldr	x1, [sp, #152]
  411e20:	bl	401ca0 <printf@plt>
  411e24:	b	412324 <ferror@plt+0x105f4>
  411e28:	ldur	x8, [x29, #-24]
  411e2c:	ldr	x8, [x8, #32]
  411e30:	ldur	x9, [x29, #-24]
  411e34:	ldr	x9, [x9, #56]
  411e38:	udiv	x8, x8, x9
  411e3c:	str	x8, [sp, #568]
  411e40:	ldr	x2, [sp, #568]
  411e44:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411e48:	add	x0, x0, #0xa1d
  411e4c:	adrp	x1, 497000 <warn@@Base+0x25d44>
  411e50:	add	x1, x1, #0xa45
  411e54:	bl	4018e0 <ngettext@plt>
  411e58:	ldur	x8, [x29, #-16]
  411e5c:	ldur	x1, [x29, #-24]
  411e60:	str	x0, [sp, #144]
  411e64:	mov	x0, x8
  411e68:	bl	404140 <ferror@plt+0x2410>
  411e6c:	ldr	x2, [sp, #568]
  411e70:	ldr	x1, [sp, #144]
  411e74:	str	x0, [sp, #136]
  411e78:	mov	x0, x1
  411e7c:	ldr	x1, [sp, #136]
  411e80:	bl	401ca0 <printf@plt>
  411e84:	ldr	x8, [sp, #304]
  411e88:	ldr	w10, [x8]
  411e8c:	cbz	w10, 411ea4 <ferror@plt+0x10174>
  411e90:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411e94:	add	x0, x0, #0xa6f
  411e98:	bl	401cf0 <gettext@plt>
  411e9c:	bl	401ca0 <printf@plt>
  411ea0:	b	411eb4 <ferror@plt+0x10184>
  411ea4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  411ea8:	add	x0, x0, #0xaa8
  411eac:	bl	401cf0 <gettext@plt>
  411eb0:	bl	401ca0 <printf@plt>
  411eb4:	ldr	x8, [sp, #304]
  411eb8:	ldr	w9, [x8]
  411ebc:	cbz	w9, 411ed8 <ferror@plt+0x101a8>
  411ec0:	ldur	x0, [x29, #-16]
  411ec4:	ldur	x1, [x29, #-24]
  411ec8:	add	x2, sp, #0x238
  411ecc:	bl	4055ec <ferror@plt+0x38bc>
  411ed0:	str	x0, [sp, #128]
  411ed4:	b	411eec <ferror@plt+0x101bc>
  411ed8:	ldur	x0, [x29, #-16]
  411edc:	ldur	x1, [x29, #-24]
  411ee0:	add	x2, sp, #0x238
  411ee4:	bl	405bdc <ferror@plt+0x3eac>
  411ee8:	str	x0, [sp, #128]
  411eec:	ldr	x8, [sp, #128]
  411ef0:	stur	x8, [x29, #-248]
  411ef4:	ldur	x8, [x29, #-248]
  411ef8:	cbnz	x8, 411f00 <ferror@plt+0x101d0>
  411efc:	b	412324 <ferror@plt+0x105f4>
  411f00:	ldur	x8, [x29, #-24]
  411f04:	ldr	w9, [x8, #40]
  411f08:	ldur	x8, [x29, #-16]
  411f0c:	ldr	w10, [x8, #104]
  411f10:	cmp	w9, w10
  411f14:	b.ne	411f34 <ferror@plt+0x10204>  // b.any
  411f18:	ldur	x8, [x29, #-16]
  411f1c:	ldr	x8, [x8, #128]
  411f20:	stur	x8, [x29, #-232]
  411f24:	ldur	x8, [x29, #-16]
  411f28:	ldr	x8, [x8, #136]
  411f2c:	stur	x8, [x29, #-240]
  411f30:	b	411fec <ferror@plt+0x102bc>
  411f34:	ldur	x8, [x29, #-24]
  411f38:	ldr	w9, [x8, #40]
  411f3c:	ldur	x8, [x29, #-16]
  411f40:	ldr	w10, [x8, #100]
  411f44:	cmp	w9, w10
  411f48:	b.cs	411fec <ferror@plt+0x102bc>  // b.hs, b.nlast
  411f4c:	ldur	x8, [x29, #-16]
  411f50:	ldr	x8, [x8, #112]
  411f54:	ldur	x9, [x29, #-24]
  411f58:	ldr	w10, [x9, #40]
  411f5c:	mov	w9, w10
  411f60:	mov	x11, #0x50                  	// #80
  411f64:	mul	x9, x11, x9
  411f68:	add	x8, x8, x9
  411f6c:	str	x8, [sp, #560]
  411f70:	ldur	x1, [x29, #-16]
  411f74:	ldr	x8, [sp, #560]
  411f78:	ldr	x2, [x8, #24]
  411f7c:	ldr	x8, [sp, #560]
  411f80:	ldr	x4, [x8, #32]
  411f84:	adrp	x0, 486000 <warn@@Base+0x14d44>
  411f88:	add	x0, x0, #0x9b4
  411f8c:	str	x1, [sp, #120]
  411f90:	str	x2, [sp, #112]
  411f94:	str	x4, [sp, #104]
  411f98:	bl	401cf0 <gettext@plt>
  411f9c:	mov	x8, xzr
  411fa0:	str	x0, [sp, #96]
  411fa4:	mov	x0, x8
  411fa8:	ldr	x1, [sp, #120]
  411fac:	ldr	x2, [sp, #112]
  411fb0:	mov	x3, #0x1                   	// #1
  411fb4:	ldr	x4, [sp, #104]
  411fb8:	ldr	x5, [sp, #96]
  411fbc:	bl	4020ec <ferror@plt+0x3bc>
  411fc0:	stur	x0, [x29, #-232]
  411fc4:	ldur	x8, [x29, #-232]
  411fc8:	cbz	x8, 411fdc <ferror@plt+0x102ac>
  411fcc:	ldr	x8, [sp, #560]
  411fd0:	ldr	x8, [x8, #32]
  411fd4:	str	x8, [sp, #88]
  411fd8:	b	411fe4 <ferror@plt+0x102b4>
  411fdc:	mov	x8, xzr
  411fe0:	str	x8, [sp, #88]
  411fe4:	ldr	x8, [sp, #88]
  411fe8:	stur	x8, [x29, #-240]
  411fec:	stur	wzr, [x29, #-224]
  411ff0:	ldur	x8, [x29, #-248]
  411ff4:	stur	x8, [x29, #-256]
  411ff8:	ldur	w8, [x29, #-224]
  411ffc:	mov	w9, w8
  412000:	ldr	x10, [sp, #568]
  412004:	cmp	x9, x10
  412008:	b.cs	412300 <ferror@plt+0x105d0>  // b.hs, b.nlast
  41200c:	ldur	w1, [x29, #-224]
  412010:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412014:	add	x0, x0, #0xae9
  412018:	bl	401ca0 <printf@plt>
  41201c:	ldur	x8, [x29, #-256]
  412020:	ldr	x8, [x8]
  412024:	mov	x0, x8
  412028:	mov	w1, #0x6                   	// #6
  41202c:	bl	40b080 <ferror@plt+0x9350>
  412030:	mov	w9, #0x20                  	// #32
  412034:	mov	w0, w9
  412038:	bl	401cd0 <putchar@plt>
  41203c:	ldur	x8, [x29, #-256]
  412040:	ldr	x8, [x8, #8]
  412044:	mov	x0, x8
  412048:	mov	w1, #0x2                   	// #2
  41204c:	bl	40b080 <ferror@plt+0x9350>
  412050:	ldur	x8, [x29, #-16]
  412054:	ldur	x10, [x29, #-256]
  412058:	ldrb	w9, [x10, #24]
  41205c:	and	w1, w9, #0xf
  412060:	mov	x0, x8
  412064:	bl	408f44 <ferror@plt+0x7214>
  412068:	ldr	x8, [sp, #288]
  41206c:	str	x0, [sp, #80]
  412070:	mov	x0, x8
  412074:	ldr	x1, [sp, #80]
  412078:	bl	401ca0 <printf@plt>
  41207c:	ldur	x8, [x29, #-16]
  412080:	ldur	x10, [x29, #-256]
  412084:	ldrb	w9, [x10, #24]
  412088:	lsr	w1, w9, #4
  41208c:	mov	x0, x8
  412090:	bl	4389b8 <ferror@plt+0x36c88>
  412094:	adrp	x8, 497000 <warn@@Base+0x25d44>
  412098:	add	x8, x8, #0xaf5
  41209c:	str	x0, [sp, #72]
  4120a0:	mov	x0, x8
  4120a4:	ldr	x1, [sp, #72]
  4120a8:	bl	401ca0 <printf@plt>
  4120ac:	ldur	x8, [x29, #-16]
  4120b0:	ldrb	w9, [x8, #31]
  4120b4:	cmp	w9, #0x6
  4120b8:	b.ne	4120e0 <ferror@plt+0x103b0>  // b.any
  4120bc:	ldur	x8, [x29, #-256]
  4120c0:	ldrb	w0, [x8, #25]
  4120c4:	bl	438b2c <ferror@plt+0x36dfc>
  4120c8:	ldr	x8, [sp, #288]
  4120cc:	str	x0, [sp, #64]
  4120d0:	mov	x0, x8
  4120d4:	ldr	x1, [sp, #64]
  4120d8:	bl	401ca0 <printf@plt>
  4120dc:	b	412150 <ferror@plt+0x10420>
  4120e0:	ldur	x8, [x29, #-256]
  4120e4:	ldrb	w9, [x8, #25]
  4120e8:	and	w9, w9, #0x3
  4120ec:	str	w9, [sp, #540]
  4120f0:	ldr	w0, [sp, #540]
  4120f4:	bl	438bbc <ferror@plt+0x36e8c>
  4120f8:	ldr	x8, [sp, #288]
  4120fc:	str	x0, [sp, #56]
  412100:	mov	x0, x8
  412104:	ldr	x1, [sp, #56]
  412108:	bl	401ca0 <printf@plt>
  41210c:	ldur	x8, [x29, #-256]
  412110:	ldrb	w9, [x8, #25]
  412114:	ldr	w10, [sp, #540]
  412118:	eor	w9, w9, w10
  41211c:	cbz	w9, 412150 <ferror@plt+0x10420>
  412120:	ldur	x0, [x29, #-16]
  412124:	ldur	x8, [x29, #-256]
  412128:	ldrb	w9, [x8, #25]
  41212c:	ldr	w10, [sp, #540]
  412130:	eor	w1, w9, w10
  412134:	bl	438c74 <ferror@plt+0x36f44>
  412138:	adrp	x8, 497000 <warn@@Base+0x25d44>
  41213c:	add	x8, x8, #0xafb
  412140:	str	x0, [sp, #48]
  412144:	mov	x0, x8
  412148:	ldr	x1, [sp, #48]
  41214c:	bl	401ca0 <printf@plt>
  412150:	ldur	x0, [x29, #-16]
  412154:	ldur	x8, [x29, #-256]
  412158:	ldr	w1, [x8, #28]
  41215c:	bl	438dc4 <ferror@plt+0x37094>
  412160:	adrp	x8, 497000 <warn@@Base+0x25d44>
  412164:	add	x8, x8, #0xb02
  412168:	str	x0, [sp, #40]
  41216c:	mov	x0, x8
  412170:	ldr	x1, [sp, #40]
  412174:	bl	401ca0 <printf@plt>
  412178:	ldur	x8, [x29, #-256]
  41217c:	ldr	x8, [x8, #16]
  412180:	ldur	x9, [x29, #-240]
  412184:	cmp	x8, x9
  412188:	b.cs	4121a4 <ferror@plt+0x10474>  // b.hs, b.nlast
  41218c:	ldur	x8, [x29, #-232]
  412190:	ldur	x9, [x29, #-256]
  412194:	ldr	x9, [x9, #16]
  412198:	add	x8, x8, x9
  41219c:	str	x8, [sp, #32]
  4121a0:	b	4121b4 <ferror@plt+0x10484>
  4121a4:	adrp	x0, 480000 <warn@@Base+0xed44>
  4121a8:	add	x0, x0, #0xaac
  4121ac:	bl	401cf0 <gettext@plt>
  4121b0:	str	x0, [sp, #32]
  4121b4:	ldr	x8, [sp, #32]
  4121b8:	mov	w0, #0x19                  	// #25
  4121bc:	mov	x1, x8
  4121c0:	bl	41a680 <ferror@plt+0x18950>
  4121c4:	ldur	x8, [x29, #-16]
  4121c8:	ldur	x9, [x29, #-24]
  4121cc:	ldr	w10, [x9, #4]
  4121d0:	cmp	w10, #0xb
  4121d4:	cset	w10, eq  // eq = none
  4121d8:	and	w1, w10, #0x1
  4121dc:	ldur	x2, [x29, #-232]
  4121e0:	ldur	x3, [x29, #-240]
  4121e4:	ldur	w4, [x29, #-224]
  4121e8:	ldur	x5, [x29, #-256]
  4121ec:	mov	x0, x8
  4121f0:	add	x6, sp, #0x224
  4121f4:	add	x7, sp, #0x222
  4121f8:	bl	431a3c <ferror@plt+0x2fd0c>
  4121fc:	str	x0, [sp, #552]
  412200:	ldr	x8, [sp, #552]
  412204:	cbz	x8, 41224c <ferror@plt+0x1051c>
  412208:	ldr	w8, [sp, #548]
  41220c:	cbnz	w8, 412228 <ferror@plt+0x104f8>
  412210:	ldr	x1, [sp, #552]
  412214:	ldrh	w2, [sp, #546]
  412218:	adrp	x0, 497000 <warn@@Base+0x25d44>
  41221c:	add	x0, x0, #0xb08
  412220:	bl	401ca0 <printf@plt>
  412224:	b	41224c <ferror@plt+0x1051c>
  412228:	ldr	w8, [sp, #548]
  41222c:	adrp	x9, 487000 <warn@@Base+0x15d44>
  412230:	add	x9, x9, #0xeda
  412234:	adrp	x10, 487000 <warn@@Base+0x15d44>
  412238:	add	x10, x10, #0xedb
  41223c:	cmp	w8, #0x1
  412240:	csel	x0, x10, x9, eq  // eq = none
  412244:	ldr	x1, [sp, #552]
  412248:	bl	401ca0 <printf@plt>
  41224c:	mov	w0, #0xa                   	// #10
  412250:	bl	401cd0 <putchar@plt>
  412254:	ldur	x8, [x29, #-256]
  412258:	ldrb	w9, [x8, #24]
  41225c:	lsr	w9, w9, #4
  412260:	cbnz	w9, 4122e4 <ferror@plt+0x105b4>
  412264:	ldur	w8, [x29, #-224]
  412268:	ldur	x9, [x29, #-24]
  41226c:	ldr	w10, [x9, #44]
  412270:	cmp	w8, w10
  412274:	b.cc	4122e4 <ferror@plt+0x105b4>  // b.lo, b.ul, b.last
  412278:	ldur	x8, [x29, #-16]
  41227c:	ldrh	w9, [x8, #82]
  412280:	cmp	w9, #0x8
  412284:	b.eq	4122e4 <ferror@plt+0x105b4>  // b.none
  412288:	ldur	x8, [x29, #-16]
  41228c:	ldrb	w9, [x8, #31]
  412290:	cmp	w9, #0x6
  412294:	b.eq	4122e4 <ferror@plt+0x105b4>  // b.none
  412298:	adrp	x0, 497000 <warn@@Base+0x25d44>
  41229c:	add	x0, x0, #0xb11
  4122a0:	bl	401cf0 <gettext@plt>
  4122a4:	ldur	w1, [x29, #-224]
  4122a8:	ldur	x8, [x29, #-16]
  4122ac:	ldur	x9, [x29, #-24]
  4122b0:	str	x0, [sp, #24]
  4122b4:	mov	x0, x8
  4122b8:	str	w1, [sp, #20]
  4122bc:	mov	x1, x9
  4122c0:	bl	404140 <ferror@plt+0x2410>
  4122c4:	ldur	x8, [x29, #-24]
  4122c8:	ldr	w3, [x8, #44]
  4122cc:	ldr	x1, [sp, #24]
  4122d0:	str	x0, [sp, #8]
  4122d4:	mov	x0, x1
  4122d8:	ldr	w1, [sp, #20]
  4122dc:	ldr	x2, [sp, #8]
  4122e0:	bl	4712bc <warn@@Base>
  4122e4:	ldur	w8, [x29, #-224]
  4122e8:	add	w8, w8, #0x1
  4122ec:	stur	w8, [x29, #-224]
  4122f0:	ldur	x9, [x29, #-256]
  4122f4:	add	x9, x9, #0x20
  4122f8:	stur	x9, [x29, #-256]
  4122fc:	b	411ff8 <ferror@plt+0x102c8>
  412300:	ldur	x0, [x29, #-248]
  412304:	bl	401bd0 <free@plt>
  412308:	ldur	x8, [x29, #-232]
  41230c:	ldur	x9, [x29, #-16]
  412310:	ldr	x9, [x9, #128]
  412314:	cmp	x8, x9
  412318:	b.eq	412324 <ferror@plt+0x105f4>  // b.none
  41231c:	ldur	x0, [x29, #-232]
  412320:	bl	401bd0 <free@plt>
  412324:	ldur	w8, [x29, #-220]
  412328:	add	w8, w8, #0x1
  41232c:	stur	w8, [x29, #-220]
  412330:	ldur	x9, [x29, #-24]
  412334:	add	x9, x9, #0x50
  412338:	stur	x9, [x29, #-24]
  41233c:	b	411d84 <ferror@plt+0x10054>
  412340:	b	412360 <ferror@plt+0x10630>
  412344:	ldr	x8, [sp, #384]
  412348:	ldr	w9, [x8]
  41234c:	cbz	w9, 412360 <ferror@plt+0x10630>
  412350:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412354:	add	x0, x0, #0xb4d
  412358:	bl	401cf0 <gettext@plt>
  41235c:	bl	401ca0 <printf@plt>
  412360:	ldr	x8, [sp, #368]
  412364:	ldr	w9, [x8]
  412368:	cbz	w9, 412678 <ferror@plt+0x10948>
  41236c:	ldur	x8, [x29, #-48]
  412370:	cbz	x8, 412678 <ferror@plt+0x10948>
  412374:	str	xzr, [sp, #496]
  412378:	str	xzr, [sp, #488]
  41237c:	str	xzr, [sp, #480]
  412380:	ldur	x2, [x29, #-32]
  412384:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412388:	add	x0, x0, #0xb93
  41238c:	adrp	x1, 497000 <warn@@Base+0x25d44>
  412390:	add	x1, x1, #0xbcd
  412394:	bl	4018e0 <ngettext@plt>
  412398:	ldur	x1, [x29, #-32]
  41239c:	bl	401ca0 <printf@plt>
  4123a0:	ldur	x8, [x29, #-32]
  4123a4:	mov	x0, x8
  4123a8:	mov	x1, #0x8                   	// #8
  4123ac:	bl	401aa0 <calloc@plt>
  4123b0:	str	x0, [sp, #528]
  4123b4:	ldr	x8, [sp, #528]
  4123b8:	cbnz	x8, 4123d4 <ferror@plt+0x106a4>
  4123bc:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4123c0:	add	x0, x0, #0xc08
  4123c4:	bl	401cf0 <gettext@plt>
  4123c8:	bl	4711a8 <error@@Base>
  4123cc:	stur	wzr, [x29, #-4]
  4123d0:	b	4129bc <ferror@plt+0x10c8c>
  4123d4:	ldur	x0, [x29, #-40]
  4123d8:	mov	x1, #0x1                   	// #1
  4123dc:	bl	44a9bc <ferror@plt+0x48c8c>
  4123e0:	str	x0, [sp, #472]
  4123e4:	ldr	x0, [sp, #472]
  4123e8:	ldur	x2, [x29, #-40]
  4123ec:	mov	w8, wzr
  4123f0:	mov	w1, w8
  4123f4:	bl	401a90 <memset@plt>
  4123f8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4123fc:	add	x0, x0, #0xc3e
  412400:	bl	401cf0 <gettext@plt>
  412404:	bl	401ca0 <printf@plt>
  412408:	str	xzr, [sp, #512]
  41240c:	ldr	x8, [sp, #512]
  412410:	ldur	x9, [x29, #-32]
  412414:	cmp	x8, x9
  412418:	b.cs	4124ec <ferror@plt+0x107bc>  // b.hs, b.nlast
  41241c:	ldur	x8, [x29, #-48]
  412420:	ldr	x9, [sp, #512]
  412424:	ldr	x8, [x8, x9, lsl #3]
  412428:	str	x8, [sp, #504]
  41242c:	ldr	x8, [sp, #504]
  412430:	cmp	x8, #0x0
  412434:	cset	w9, ls  // ls = plast
  412438:	tbnz	w9, #0, 4124dc <ferror@plt+0x107ac>
  41243c:	ldr	x8, [sp, #480]
  412440:	add	x8, x8, #0x1
  412444:	str	x8, [sp, #480]
  412448:	ldr	x8, [sp, #496]
  41244c:	ldr	x9, [sp, #528]
  412450:	ldr	x10, [sp, #512]
  412454:	mov	x11, #0x8                   	// #8
  412458:	mul	x10, x11, x10
  41245c:	add	x9, x9, x10
  412460:	ldr	x10, [x9]
  412464:	add	x10, x10, #0x1
  412468:	str	x10, [x9]
  41246c:	cmp	x8, x10
  412470:	b.cs	412480 <ferror@plt+0x10750>  // b.hs, b.nlast
  412474:	ldr	x8, [sp, #496]
  412478:	add	x8, x8, #0x1
  41247c:	str	x8, [sp, #496]
  412480:	ldr	x8, [sp, #504]
  412484:	ldur	x9, [x29, #-40]
  412488:	cmp	x8, x9
  41248c:	b.cs	4124a0 <ferror@plt+0x10770>  // b.hs, b.nlast
  412490:	ldr	x8, [sp, #472]
  412494:	ldr	x9, [sp, #504]
  412498:	ldrb	w10, [x8, x9]
  41249c:	cbz	w10, 4124b4 <ferror@plt+0x10784>
  4124a0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4124a4:	add	x0, x0, #0x99b
  4124a8:	bl	401cf0 <gettext@plt>
  4124ac:	bl	4711a8 <error@@Base>
  4124b0:	b	4124dc <ferror@plt+0x107ac>
  4124b4:	ldr	x8, [sp, #472]
  4124b8:	ldr	x9, [sp, #504]
  4124bc:	add	x8, x8, x9
  4124c0:	mov	w10, #0x1                   	// #1
  4124c4:	strb	w10, [x8]
  4124c8:	ldur	x8, [x29, #-56]
  4124cc:	ldr	x9, [sp, #504]
  4124d0:	ldr	x8, [x8, x9, lsl #3]
  4124d4:	str	x8, [sp, #504]
  4124d8:	b	41242c <ferror@plt+0x106fc>
  4124dc:	ldr	x8, [sp, #512]
  4124e0:	add	x8, x8, #0x1
  4124e4:	str	x8, [sp, #512]
  4124e8:	b	41240c <ferror@plt+0x106dc>
  4124ec:	ldr	x0, [sp, #472]
  4124f0:	bl	401bd0 <free@plt>
  4124f4:	ldr	x8, [sp, #496]
  4124f8:	add	x0, x8, #0x1
  4124fc:	mov	x1, #0x8                   	// #8
  412500:	bl	401aa0 <calloc@plt>
  412504:	str	x0, [sp, #520]
  412508:	ldr	x8, [sp, #520]
  41250c:	cbnz	x8, 412530 <ferror@plt+0x10800>
  412510:	ldr	x0, [sp, #528]
  412514:	bl	401bd0 <free@plt>
  412518:	adrp	x0, 497000 <warn@@Base+0x25d44>
  41251c:	add	x0, x0, #0xc69
  412520:	bl	401cf0 <gettext@plt>
  412524:	bl	4711a8 <error@@Base>
  412528:	stur	wzr, [x29, #-4]
  41252c:	b	4129bc <ferror@plt+0x10c8c>
  412530:	str	xzr, [sp, #512]
  412534:	ldr	x8, [sp, #512]
  412538:	ldur	x9, [x29, #-32]
  41253c:	cmp	x8, x9
  412540:	b.cs	41257c <ferror@plt+0x1084c>  // b.hs, b.nlast
  412544:	ldr	x8, [sp, #520]
  412548:	ldr	x9, [sp, #528]
  41254c:	ldr	x10, [sp, #512]
  412550:	mov	x11, #0x8                   	// #8
  412554:	ldr	x9, [x9, x10, lsl #3]
  412558:	mul	x9, x11, x9
  41255c:	add	x8, x8, x9
  412560:	ldr	x9, [x8]
  412564:	add	x9, x9, #0x1
  412568:	str	x9, [x8]
  41256c:	ldr	x8, [sp, #512]
  412570:	add	x8, x8, #0x1
  412574:	str	x8, [sp, #512]
  412578:	b	412534 <ferror@plt+0x10804>
  41257c:	ldur	x8, [x29, #-32]
  412580:	cmp	x8, #0x0
  412584:	cset	w9, ls  // ls = plast
  412588:	tbnz	w9, #0, 412668 <ferror@plt+0x10938>
  41258c:	ldr	x8, [sp, #520]
  412590:	ldr	x1, [x8]
  412594:	ldr	x8, [sp, #520]
  412598:	ldr	x8, [x8]
  41259c:	ucvtf	d0, x8
  4125a0:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4125a4:	fmov	d1, x8
  4125a8:	fmul	d0, d0, d1
  4125ac:	ldur	x8, [x29, #-32]
  4125b0:	ucvtf	d1, x8
  4125b4:	fdiv	d0, d0, d1
  4125b8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4125bc:	add	x0, x0, #0xc9e
  4125c0:	bl	401ca0 <printf@plt>
  4125c4:	mov	x8, #0x1                   	// #1
  4125c8:	str	x8, [sp, #464]
  4125cc:	ldr	x8, [sp, #464]
  4125d0:	ldr	x9, [sp, #496]
  4125d4:	cmp	x8, x9
  4125d8:	b.hi	412668 <ferror@plt+0x10938>  // b.pmore
  4125dc:	ldr	x8, [sp, #520]
  4125e0:	ldr	x9, [sp, #464]
  4125e4:	ldr	x8, [x8, x9, lsl #3]
  4125e8:	ldr	x9, [sp, #464]
  4125ec:	mul	x8, x8, x9
  4125f0:	ldr	x9, [sp, #488]
  4125f4:	add	x8, x9, x8
  4125f8:	str	x8, [sp, #488]
  4125fc:	ldr	x1, [sp, #464]
  412600:	ldr	x8, [sp, #520]
  412604:	ldr	x9, [sp, #464]
  412608:	ldr	x2, [x8, x9, lsl #3]
  41260c:	ldr	x8, [sp, #520]
  412610:	ldr	x9, [sp, #464]
  412614:	ldr	x8, [x8, x9, lsl #3]
  412618:	ucvtf	d0, x8
  41261c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  412620:	fmov	d1, x8
  412624:	fmul	d0, d0, d1
  412628:	ldur	x8, [x29, #-32]
  41262c:	ucvtf	d2, x8
  412630:	fdiv	d0, d0, d2
  412634:	ldr	x8, [sp, #488]
  412638:	ucvtf	d2, x8
  41263c:	fmul	d1, d2, d1
  412640:	ldr	x8, [sp, #480]
  412644:	ucvtf	d2, x8
  412648:	fdiv	d1, d1, d2
  41264c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412650:	add	x0, x0, #0xcb9
  412654:	bl	401ca0 <printf@plt>
  412658:	ldr	x8, [sp, #464]
  41265c:	add	x8, x8, #0x1
  412660:	str	x8, [sp, #464]
  412664:	b	4125cc <ferror@plt+0x1089c>
  412668:	ldr	x0, [sp, #520]
  41266c:	bl	401bd0 <free@plt>
  412670:	ldr	x0, [sp, #528]
  412674:	bl	401bd0 <free@plt>
  412678:	ldur	x8, [x29, #-48]
  41267c:	cbz	x8, 412690 <ferror@plt+0x10960>
  412680:	ldur	x0, [x29, #-48]
  412684:	bl	401bd0 <free@plt>
  412688:	ldur	x0, [x29, #-56]
  41268c:	bl	401bd0 <free@plt>
  412690:	ldr	x8, [sp, #368]
  412694:	ldr	w9, [x8]
  412698:	cbz	w9, 4129b4 <ferror@plt+0x10c84>
  41269c:	ldur	x8, [x29, #-72]
  4126a0:	cbz	x8, 4129b4 <ferror@plt+0x10c84>
  4126a4:	str	xzr, [sp, #432]
  4126a8:	str	xzr, [sp, #424]
  4126ac:	str	xzr, [sp, #416]
  4126b0:	ldur	x2, [x29, #-64]
  4126b4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4126b8:	add	x0, x0, #0xcdc
  4126bc:	adrp	x1, 497000 <warn@@Base+0x25d44>
  4126c0:	add	x1, x1, #0xd1b
  4126c4:	bl	4018e0 <ngettext@plt>
  4126c8:	ldr	x8, [sp, #296]
  4126cc:	ldr	x9, [x8]
  4126d0:	adrp	x10, 497000 <warn@@Base+0x25d44>
  4126d4:	add	x10, x10, #0x9e5
  4126d8:	adrp	x11, 497000 <warn@@Base+0x25d44>
  4126dc:	add	x11, x11, #0x9d9
  4126e0:	cmp	x9, #0x0
  4126e4:	csel	x1, x11, x10, ne  // ne = any
  4126e8:	ldur	x2, [x29, #-64]
  4126ec:	bl	401ca0 <printf@plt>
  4126f0:	ldur	x8, [x29, #-64]
  4126f4:	mov	x0, x8
  4126f8:	mov	x1, #0x8                   	// #8
  4126fc:	bl	401aa0 <calloc@plt>
  412700:	str	x0, [sp, #456]
  412704:	ldr	x8, [sp, #456]
  412708:	cbnz	x8, 412724 <ferror@plt+0x109f4>
  41270c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412710:	add	x0, x0, #0xd5b
  412714:	bl	401cf0 <gettext@plt>
  412718:	bl	4711a8 <error@@Base>
  41271c:	stur	wzr, [x29, #-4]
  412720:	b	4129bc <ferror@plt+0x10c8c>
  412724:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412728:	add	x0, x0, #0xc3e
  41272c:	bl	401cf0 <gettext@plt>
  412730:	bl	401ca0 <printf@plt>
  412734:	str	xzr, [sp, #440]
  412738:	ldr	x8, [sp, #440]
  41273c:	ldur	x9, [x29, #-64]
  412740:	cmp	x8, x9
  412744:	b.cs	412818 <ferror@plt+0x10ae8>  // b.hs, b.nlast
  412748:	ldur	x8, [x29, #-72]
  41274c:	ldr	x9, [sp, #440]
  412750:	ldr	x8, [x8, x9, lsl #3]
  412754:	cbz	x8, 412808 <ferror@plt+0x10ad8>
  412758:	mov	x8, #0x1                   	// #1
  41275c:	str	x8, [sp, #400]
  412760:	ldur	x8, [x29, #-72]
  412764:	ldr	x9, [sp, #440]
  412768:	ldr	x8, [x8, x9, lsl #3]
  41276c:	ldur	x9, [x29, #-96]
  412770:	subs	x8, x8, x9
  412774:	str	x8, [sp, #408]
  412778:	ldr	x8, [sp, #408]
  41277c:	ldur	x9, [x29, #-104]
  412780:	mov	w10, #0x0                   	// #0
  412784:	cmp	x8, x9
  412788:	str	w10, [sp, #4]
  41278c:	b.cs	4127a8 <ferror@plt+0x10a78>  // b.hs, b.nlast
  412790:	ldur	x8, [x29, #-80]
  412794:	ldr	x9, [sp, #408]
  412798:	ldr	x8, [x8, x9, lsl #3]
  41279c:	tst	x8, #0x1
  4127a0:	cset	w10, eq  // eq = none
  4127a4:	str	w10, [sp, #4]
  4127a8:	ldr	w8, [sp, #4]
  4127ac:	tbnz	w8, #0, 4127b4 <ferror@plt+0x10a84>
  4127b0:	b	4127d0 <ferror@plt+0x10aa0>
  4127b4:	ldr	x8, [sp, #400]
  4127b8:	add	x8, x8, #0x1
  4127bc:	str	x8, [sp, #400]
  4127c0:	ldr	x8, [sp, #408]
  4127c4:	add	x8, x8, #0x1
  4127c8:	str	x8, [sp, #408]
  4127cc:	b	412778 <ferror@plt+0x10a48>
  4127d0:	ldr	x8, [sp, #400]
  4127d4:	ldr	x9, [sp, #456]
  4127d8:	ldr	x10, [sp, #440]
  4127dc:	str	x8, [x9, x10, lsl #3]
  4127e0:	ldr	x8, [sp, #400]
  4127e4:	ldr	x9, [sp, #432]
  4127e8:	cmp	x8, x9
  4127ec:	b.ls	4127f8 <ferror@plt+0x10ac8>  // b.plast
  4127f0:	ldr	x8, [sp, #400]
  4127f4:	str	x8, [sp, #432]
  4127f8:	ldr	x8, [sp, #400]
  4127fc:	ldr	x9, [sp, #416]
  412800:	add	x8, x9, x8
  412804:	str	x8, [sp, #416]
  412808:	ldr	x8, [sp, #440]
  41280c:	add	x8, x8, #0x1
  412810:	str	x8, [sp, #440]
  412814:	b	412738 <ferror@plt+0x10a08>
  412818:	ldr	x8, [sp, #432]
  41281c:	add	x0, x8, #0x1
  412820:	mov	x1, #0x8                   	// #8
  412824:	bl	401aa0 <calloc@plt>
  412828:	str	x0, [sp, #448]
  41282c:	ldr	x8, [sp, #448]
  412830:	cbnz	x8, 412854 <ferror@plt+0x10b24>
  412834:	ldr	x0, [sp, #456]
  412838:	bl	401bd0 <free@plt>
  41283c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412840:	add	x0, x0, #0xd95
  412844:	bl	401cf0 <gettext@plt>
  412848:	bl	4711a8 <error@@Base>
  41284c:	stur	wzr, [x29, #-4]
  412850:	b	4129bc <ferror@plt+0x10c8c>
  412854:	str	xzr, [sp, #440]
  412858:	ldr	x8, [sp, #440]
  41285c:	ldur	x9, [x29, #-64]
  412860:	cmp	x8, x9
  412864:	b.cs	4128a0 <ferror@plt+0x10b70>  // b.hs, b.nlast
  412868:	ldr	x8, [sp, #448]
  41286c:	ldr	x9, [sp, #456]
  412870:	ldr	x10, [sp, #440]
  412874:	mov	x11, #0x8                   	// #8
  412878:	ldr	x9, [x9, x10, lsl #3]
  41287c:	mul	x9, x11, x9
  412880:	add	x8, x8, x9
  412884:	ldr	x9, [x8]
  412888:	add	x9, x9, #0x1
  41288c:	str	x9, [x8]
  412890:	ldr	x8, [sp, #440]
  412894:	add	x8, x8, #0x1
  412898:	str	x8, [sp, #440]
  41289c:	b	412858 <ferror@plt+0x10b28>
  4128a0:	ldur	x8, [x29, #-64]
  4128a4:	cmp	x8, #0x0
  4128a8:	cset	w9, ls  // ls = plast
  4128ac:	tbnz	w9, #0, 41298c <ferror@plt+0x10c5c>
  4128b0:	ldr	x8, [sp, #448]
  4128b4:	ldr	x1, [x8]
  4128b8:	ldr	x8, [sp, #448]
  4128bc:	ldr	x8, [x8]
  4128c0:	ucvtf	d0, x8
  4128c4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4128c8:	fmov	d1, x8
  4128cc:	fmul	d0, d0, d1
  4128d0:	ldur	x8, [x29, #-64]
  4128d4:	ucvtf	d1, x8
  4128d8:	fdiv	d0, d0, d1
  4128dc:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4128e0:	add	x0, x0, #0xc9e
  4128e4:	bl	401ca0 <printf@plt>
  4128e8:	mov	x8, #0x1                   	// #1
  4128ec:	str	x8, [sp, #392]
  4128f0:	ldr	x8, [sp, #392]
  4128f4:	ldr	x9, [sp, #432]
  4128f8:	cmp	x8, x9
  4128fc:	b.hi	41298c <ferror@plt+0x10c5c>  // b.pmore
  412900:	ldr	x8, [sp, #448]
  412904:	ldr	x9, [sp, #392]
  412908:	ldr	x8, [x8, x9, lsl #3]
  41290c:	ldr	x9, [sp, #392]
  412910:	mul	x8, x8, x9
  412914:	ldr	x9, [sp, #424]
  412918:	add	x8, x9, x8
  41291c:	str	x8, [sp, #424]
  412920:	ldr	x1, [sp, #392]
  412924:	ldr	x8, [sp, #448]
  412928:	ldr	x9, [sp, #392]
  41292c:	ldr	x2, [x8, x9, lsl #3]
  412930:	ldr	x8, [sp, #448]
  412934:	ldr	x9, [sp, #392]
  412938:	ldr	x8, [x8, x9, lsl #3]
  41293c:	ucvtf	d0, x8
  412940:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  412944:	fmov	d1, x8
  412948:	fmul	d0, d0, d1
  41294c:	ldur	x8, [x29, #-64]
  412950:	ucvtf	d2, x8
  412954:	fdiv	d0, d0, d2
  412958:	ldr	x8, [sp, #424]
  41295c:	ucvtf	d2, x8
  412960:	fmul	d1, d2, d1
  412964:	ldr	x8, [sp, #416]
  412968:	ucvtf	d2, x8
  41296c:	fdiv	d1, d1, d2
  412970:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412974:	add	x0, x0, #0xcb9
  412978:	bl	401ca0 <printf@plt>
  41297c:	ldr	x8, [sp, #392]
  412980:	add	x8, x8, #0x1
  412984:	str	x8, [sp, #392]
  412988:	b	4128f0 <ferror@plt+0x10bc0>
  41298c:	ldr	x0, [sp, #448]
  412990:	bl	401bd0 <free@plt>
  412994:	ldr	x0, [sp, #456]
  412998:	bl	401bd0 <free@plt>
  41299c:	ldur	x0, [x29, #-72]
  4129a0:	bl	401bd0 <free@plt>
  4129a4:	ldur	x0, [x29, #-80]
  4129a8:	bl	401bd0 <free@plt>
  4129ac:	ldur	x0, [x29, #-88]
  4129b0:	bl	401bd0 <free@plt>
  4129b4:	mov	w8, #0x1                   	// #1
  4129b8:	stur	w8, [x29, #-4]
  4129bc:	ldur	w0, [x29, #-4]
  4129c0:	add	sp, sp, #0x340
  4129c4:	ldr	x28, [sp, #16]
  4129c8:	ldp	x29, x30, [sp], #32
  4129cc:	ret
  4129d0:	sub	sp, sp, #0x50
  4129d4:	stp	x29, x30, [sp, #64]
  4129d8:	add	x29, sp, #0x40
  4129dc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4129e0:	add	x8, x8, #0xbd8
  4129e4:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  4129e8:	add	x9, x9, #0xbc8
  4129ec:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  4129f0:	add	x10, x10, #0xbb8
  4129f4:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4129f8:	add	x11, x11, #0x5b0
  4129fc:	stur	x0, [x29, #-16]
  412a00:	ldr	x12, [x8]
  412a04:	str	x8, [sp, #32]
  412a08:	str	x9, [sp, #24]
  412a0c:	str	x10, [sp, #16]
  412a10:	str	x11, [sp, #8]
  412a14:	cbz	x12, 412a28 <ferror@plt+0x10cf8>
  412a18:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  412a1c:	add	x8, x8, #0x9d0
  412a20:	ldr	w9, [x8]
  412a24:	cbnz	w9, 412a34 <ferror@plt+0x10d04>
  412a28:	mov	w8, #0x1                   	// #1
  412a2c:	stur	w8, [x29, #-4]
  412a30:	b	412e20 <ferror@plt+0x110f0>
  412a34:	ldr	x8, [sp, #24]
  412a38:	ldr	x9, [x8]
  412a3c:	cbz	x9, 412a4c <ferror@plt+0x10d1c>
  412a40:	ldr	x8, [sp, #16]
  412a44:	ldr	x9, [x8]
  412a48:	cbnz	x9, 412a54 <ferror@plt+0x10d24>
  412a4c:	stur	wzr, [x29, #-4]
  412a50:	b	412e20 <ferror@plt+0x110f0>
  412a54:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  412a58:	add	x8, x8, #0x570
  412a5c:	ldr	x8, [x8]
  412a60:	cbz	x8, 412a9c <ferror@plt+0x10d6c>
  412a64:	ldr	x8, [sp, #8]
  412a68:	ldr	w9, [x8]
  412a6c:	mov	w2, w9
  412a70:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412a74:	add	x0, x0, #0x97
  412a78:	adrp	x1, 498000 <warn@@Base+0x26d44>
  412a7c:	add	x1, x1, #0xd1
  412a80:	bl	4018e0 <ngettext@plt>
  412a84:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  412a88:	add	x8, x8, #0x5a8
  412a8c:	ldr	x1, [x8]
  412a90:	ldr	x8, [sp, #8]
  412a94:	ldr	w2, [x8]
  412a98:	bl	401ca0 <printf@plt>
  412a9c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412aa0:	add	x0, x0, #0x10d
  412aa4:	bl	401cf0 <gettext@plt>
  412aa8:	bl	401ca0 <printf@plt>
  412aac:	stur	wzr, [x29, #-20]
  412ab0:	ldur	w8, [x29, #-20]
  412ab4:	ldr	x9, [sp, #8]
  412ab8:	ldr	w10, [x9]
  412abc:	cmp	w8, w10
  412ac0:	b.cs	412e18 <ferror@plt+0x110e8>  // b.hs, b.nlast
  412ac4:	ldr	x8, [sp, #32]
  412ac8:	ldr	x9, [x8]
  412acc:	ldur	w10, [x29, #-20]
  412ad0:	mov	w11, w10
  412ad4:	mov	x12, #0x4                   	// #4
  412ad8:	mul	x11, x12, x11
  412adc:	add	x9, x9, x11
  412ae0:	ldrh	w10, [x9, #2]
  412ae4:	sturh	w10, [x29, #-22]
  412ae8:	ldur	w1, [x29, #-20]
  412aec:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412af0:	add	x0, x0, #0x145
  412af4:	bl	401ca0 <printf@plt>
  412af8:	ldur	w10, [x29, #-20]
  412afc:	mov	w8, w10
  412b00:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  412b04:	add	x9, x9, #0xbd0
  412b08:	ldr	x9, [x9]
  412b0c:	cmp	x8, x9
  412b10:	b.cc	412b28 <ferror@plt+0x10df8>  // b.lo, b.ul, b.last
  412b14:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412b18:	add	x0, x0, #0x14b
  412b1c:	bl	401cf0 <gettext@plt>
  412b20:	bl	401ca0 <printf@plt>
  412b24:	b	412bd0 <ferror@plt+0x10ea0>
  412b28:	ldr	x8, [sp, #16]
  412b2c:	ldr	x9, [x8]
  412b30:	cbz	x9, 412ba0 <ferror@plt+0x10e70>
  412b34:	ldr	x8, [sp, #24]
  412b38:	ldr	x9, [x8]
  412b3c:	ldur	w10, [x29, #-20]
  412b40:	mov	w11, w10
  412b44:	mov	x12, #0x20                  	// #32
  412b48:	mul	x11, x12, x11
  412b4c:	add	x9, x9, x11
  412b50:	ldr	x9, [x9, #16]
  412b54:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  412b58:	add	x11, x11, #0xbc0
  412b5c:	ldr	x11, [x11]
  412b60:	cmp	x9, x11
  412b64:	b.cs	412ba0 <ferror@plt+0x10e70>  // b.hs, b.nlast
  412b68:	ldr	x8, [sp, #16]
  412b6c:	ldr	x9, [x8]
  412b70:	ldr	x10, [sp, #24]
  412b74:	ldr	x11, [x10]
  412b78:	ldur	w12, [x29, #-20]
  412b7c:	mov	w13, w12
  412b80:	mov	x14, #0x20                  	// #32
  412b84:	mul	x13, x14, x13
  412b88:	add	x11, x11, x13
  412b8c:	ldr	x11, [x11, #16]
  412b90:	add	x1, x9, x11
  412b94:	mov	w0, #0x1e                  	// #30
  412b98:	bl	41a680 <ferror@plt+0x18950>
  412b9c:	b	412bd0 <ferror@plt+0x10ea0>
  412ba0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412ba4:	add	x0, x0, #0x15b
  412ba8:	bl	401cf0 <gettext@plt>
  412bac:	ldr	x8, [sp, #24]
  412bb0:	ldr	x9, [x8]
  412bb4:	ldur	w10, [x29, #-20]
  412bb8:	mov	w11, w10
  412bbc:	mov	x12, #0x20                  	// #32
  412bc0:	mul	x11, x12, x11
  412bc4:	add	x9, x9, x11
  412bc8:	ldr	x1, [x9, #16]
  412bcc:	bl	401ca0 <printf@plt>
  412bd0:	mov	w0, #0x20                  	// #32
  412bd4:	bl	401cd0 <putchar@plt>
  412bd8:	ldr	x8, [sp, #32]
  412bdc:	ldr	x9, [x8]
  412be0:	ldur	w10, [x29, #-20]
  412be4:	mov	w11, w10
  412be8:	mov	x12, #0x4                   	// #4
  412bec:	mul	x11, x12, x11
  412bf0:	ldrh	w10, [x9, x11]
  412bf4:	mov	w13, #0xfffe                	// #65534
  412bf8:	cmp	w10, w13
  412bfc:	str	w10, [sp, #4]
  412c00:	b.eq	412c40 <ferror@plt+0x10f10>  // b.none
  412c04:	b	412c08 <ferror@plt+0x10ed8>
  412c08:	mov	w8, #0xffff                	// #65535
  412c0c:	ldr	w9, [sp, #4]
  412c10:	cmp	w9, w8
  412c14:	cset	w8, eq  // eq = none
  412c18:	eor	w8, w8, #0x1
  412c1c:	tbnz	w8, #0, 412c5c <ferror@plt+0x10f2c>
  412c20:	b	412c24 <ferror@plt+0x10ef4>
  412c24:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  412c28:	add	x8, x8, #0x700
  412c2c:	ldr	x1, [x8]
  412c30:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412c34:	add	x0, x0, #0x16c
  412c38:	bl	401910 <fputs@plt>
  412c3c:	b	412d9c <ferror@plt+0x1106c>
  412c40:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  412c44:	add	x8, x8, #0x700
  412c48:	ldr	x1, [x8]
  412c4c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412c50:	add	x0, x0, #0x178
  412c54:	bl	401910 <fputs@plt>
  412c58:	b	412d9c <ferror@plt+0x1106c>
  412c5c:	ldr	x8, [sp, #32]
  412c60:	ldr	x9, [x8]
  412c64:	ldur	w10, [x29, #-20]
  412c68:	mov	w11, w10
  412c6c:	mov	x12, #0x4                   	// #4
  412c70:	mul	x11, x12, x11
  412c74:	ldrh	w10, [x9, x11]
  412c78:	cmp	w10, #0x0
  412c7c:	cset	w10, le
  412c80:	tbnz	w10, #0, 412d74 <ferror@plt+0x11044>
  412c84:	ldr	x8, [sp, #32]
  412c88:	ldr	x9, [x8]
  412c8c:	ldur	w10, [x29, #-20]
  412c90:	mov	w11, w10
  412c94:	mov	x12, #0x4                   	// #4
  412c98:	mul	x11, x12, x11
  412c9c:	ldrh	w10, [x9, x11]
  412ca0:	mov	w9, w10
  412ca4:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  412ca8:	add	x11, x11, #0x5a0
  412cac:	ldr	x11, [x11]
  412cb0:	cmp	x9, x11
  412cb4:	b.cs	412d74 <ferror@plt+0x11044>  // b.hs, b.nlast
  412cb8:	ldr	x8, [sp, #16]
  412cbc:	ldr	x9, [x8]
  412cc0:	cbz	x9, 412d74 <ferror@plt+0x11044>
  412cc4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  412cc8:	add	x8, x8, #0xbe0
  412ccc:	ldr	x8, [x8]
  412cd0:	ldr	x9, [sp, #32]
  412cd4:	ldr	x10, [x9]
  412cd8:	ldur	w11, [x29, #-20]
  412cdc:	mov	w12, w11
  412ce0:	mov	x13, #0x4                   	// #4
  412ce4:	mul	x12, x13, x12
  412ce8:	ldrh	w11, [x10, x12]
  412cec:	mov	w10, w11
  412cf0:	mov	x12, #0x10                  	// #16
  412cf4:	mul	x10, x12, x10
  412cf8:	add	x8, x8, x10
  412cfc:	ldr	x8, [x8, #8]
  412d00:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  412d04:	add	x10, x10, #0xbc0
  412d08:	ldr	x10, [x10]
  412d0c:	cmp	x8, x10
  412d10:	b.cs	412d74 <ferror@plt+0x11044>  // b.hs, b.nlast
  412d14:	ldr	x8, [sp, #16]
  412d18:	ldr	x9, [x8]
  412d1c:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  412d20:	add	x10, x10, #0xbe0
  412d24:	ldr	x10, [x10]
  412d28:	ldr	x11, [sp, #32]
  412d2c:	ldr	x12, [x11]
  412d30:	ldur	w13, [x29, #-20]
  412d34:	mov	w14, w13
  412d38:	mov	x15, #0x4                   	// #4
  412d3c:	mul	x14, x15, x14
  412d40:	ldrh	w13, [x12, x14]
  412d44:	mov	w12, w13
  412d48:	mov	x14, #0x10                  	// #16
  412d4c:	mul	x12, x14, x12
  412d50:	add	x10, x10, x12
  412d54:	ldr	x10, [x10, #8]
  412d58:	add	x1, x9, x10
  412d5c:	mov	w0, #0xa                   	// #10
  412d60:	bl	41a680 <ferror@plt+0x18950>
  412d64:	mov	w13, #0x20                  	// #32
  412d68:	mov	w0, w13
  412d6c:	bl	401cd0 <putchar@plt>
  412d70:	b	412d9c <ferror@plt+0x1106c>
  412d74:	ldr	x8, [sp, #32]
  412d78:	ldr	x9, [x8]
  412d7c:	ldur	w10, [x29, #-20]
  412d80:	mov	w11, w10
  412d84:	mov	x12, #0x4                   	// #4
  412d88:	mul	x11, x12, x11
  412d8c:	ldrh	w1, [x9, x11]
  412d90:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412d94:	add	x0, x0, #0x184
  412d98:	bl	401ca0 <printf@plt>
  412d9c:	ldurh	w8, [x29, #-22]
  412da0:	and	w8, w8, #0x1
  412da4:	cbz	w8, 412db4 <ferror@plt+0x11084>
  412da8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  412dac:	add	x0, x0, #0xbe6
  412db0:	bl	401ca0 <printf@plt>
  412db4:	ldurh	w8, [x29, #-22]
  412db8:	and	w8, w8, #0x2
  412dbc:	cbz	w8, 412dcc <ferror@plt+0x1109c>
  412dc0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412dc4:	add	x0, x0, #0x18b
  412dc8:	bl	401ca0 <printf@plt>
  412dcc:	ldurh	w8, [x29, #-22]
  412dd0:	and	w8, w8, #0x4
  412dd4:	cbz	w8, 412de4 <ferror@plt+0x110b4>
  412dd8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412ddc:	add	x0, x0, #0x195
  412de0:	bl	401ca0 <printf@plt>
  412de4:	ldurh	w8, [x29, #-22]
  412de8:	and	w8, w8, #0x8
  412dec:	cbz	w8, 412dfc <ferror@plt+0x110cc>
  412df0:	adrp	x0, 486000 <warn@@Base+0x14d44>
  412df4:	add	x0, x0, #0xb8e
  412df8:	bl	401ca0 <printf@plt>
  412dfc:	adrp	x0, 497000 <warn@@Base+0x25d44>
  412e00:	add	x0, x0, #0x6b8
  412e04:	bl	401b70 <puts@plt>
  412e08:	ldur	w8, [x29, #-20]
  412e0c:	add	w8, w8, #0x1
  412e10:	stur	w8, [x29, #-20]
  412e14:	b	412ab0 <ferror@plt+0x10d80>
  412e18:	mov	w8, #0x1                   	// #1
  412e1c:	stur	w8, [x29, #-4]
  412e20:	ldur	w0, [x29, #-4]
  412e24:	ldp	x29, x30, [sp, #64]
  412e28:	add	sp, sp, #0x50
  412e2c:	ret
  412e30:	stp	x29, x30, [sp, #-32]!
  412e34:	str	x28, [sp, #16]
  412e38:	mov	x29, sp
  412e3c:	sub	sp, sp, #0x5b0
  412e40:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  412e44:	add	x8, x8, #0x9e4
  412e48:	adrp	x9, 498000 <warn@@Base+0x26d44>
  412e4c:	add	x9, x9, #0x207
  412e50:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  412e54:	add	x10, x10, #0x700
  412e58:	adrp	x11, 482000 <warn@@Base+0x10d44>
  412e5c:	add	x11, x11, #0x3d5
  412e60:	adrp	x12, 498000 <warn@@Base+0x26d44>
  412e64:	add	x12, x12, #0x211
  412e68:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  412e6c:	add	x13, x13, #0xa28
  412e70:	adrp	x14, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  412e74:	add	x14, x14, #0x578
  412e78:	adrp	x15, 4bd000 <warn@@Base+0x4bd44>
  412e7c:	add	x15, x15, #0xbb8
  412e80:	adrp	x16, 4bd000 <warn@@Base+0x4bd44>
  412e84:	add	x16, x16, #0xbc0
  412e88:	stur	x0, [x29, #-16]
  412e8c:	stur	wzr, [x29, #-32]
  412e90:	ldr	w17, [x8]
  412e94:	str	x9, [sp, #648]
  412e98:	str	x10, [sp, #640]
  412e9c:	str	x11, [sp, #632]
  412ea0:	str	x12, [sp, #624]
  412ea4:	str	x13, [sp, #616]
  412ea8:	str	x14, [sp, #608]
  412eac:	str	x15, [sp, #600]
  412eb0:	str	x16, [sp, #592]
  412eb4:	cbnz	w17, 412ec4 <ferror@plt+0x11194>
  412eb8:	mov	w8, #0x1                   	// #1
  412ebc:	stur	w8, [x29, #-4]
  412ec0:	b	414598 <ferror@plt+0x12868>
  412ec4:	stur	wzr, [x29, #-28]
  412ec8:	ldur	x8, [x29, #-16]
  412ecc:	ldr	x8, [x8, #112]
  412ed0:	stur	x8, [x29, #-24]
  412ed4:	ldur	w8, [x29, #-28]
  412ed8:	ldur	x9, [x29, #-16]
  412edc:	ldr	w10, [x9, #100]
  412ee0:	cmp	w8, w10
  412ee4:	b.cs	414578 <ferror@plt+0x12848>  // b.hs, b.nlast
  412ee8:	ldur	x8, [x29, #-24]
  412eec:	ldr	w9, [x8, #4]
  412ef0:	mov	w10, #0xfffd                	// #65533
  412ef4:	movk	w10, #0x6fff, lsl #16
  412ef8:	cmp	w9, w10
  412efc:	str	w9, [sp, #588]
  412f00:	b.eq	412f34 <ferror@plt+0x11204>  // b.none
  412f04:	b	412f08 <ferror@plt+0x111d8>
  412f08:	mov	w8, #0xfffe                	// #65534
  412f0c:	movk	w8, #0x6fff, lsl #16
  412f10:	ldr	w9, [sp, #588]
  412f14:	cmp	w9, w8
  412f18:	b.eq	41357c <ferror@plt+0x1184c>  // b.none
  412f1c:	b	412f20 <ferror@plt+0x111f0>
  412f20:	mov	w8, #0x6fffffff            	// #1879048191
  412f24:	ldr	w9, [sp, #588]
  412f28:	cmp	w9, w8
  412f2c:	b.eq	413b84 <ferror@plt+0x11e54>  // b.none
  412f30:	b	41455c <ferror@plt+0x1282c>
  412f34:	mov	w8, #0x1                   	// #1
  412f38:	stur	w8, [x29, #-32]
  412f3c:	ldur	x9, [x29, #-24]
  412f40:	ldr	w8, [x9, #44]
  412f44:	mov	w2, w8
  412f48:	adrp	x0, 498000 <warn@@Base+0x26d44>
  412f4c:	add	x0, x0, #0x19b
  412f50:	adrp	x1, 498000 <warn@@Base+0x26d44>
  412f54:	add	x1, x1, #0x1d0
  412f58:	bl	4018e0 <ngettext@plt>
  412f5c:	ldur	x9, [x29, #-16]
  412f60:	ldur	x1, [x29, #-24]
  412f64:	str	x0, [sp, #576]
  412f68:	mov	x0, x9
  412f6c:	bl	404140 <ferror@plt+0x2410>
  412f70:	ldur	x9, [x29, #-24]
  412f74:	ldr	w2, [x9, #44]
  412f78:	ldr	x1, [sp, #576]
  412f7c:	str	x0, [sp, #568]
  412f80:	mov	x0, x1
  412f84:	ldr	x1, [sp, #568]
  412f88:	bl	401ca0 <printf@plt>
  412f8c:	ldr	x9, [sp, #648]
  412f90:	mov	x0, x9
  412f94:	bl	401cf0 <gettext@plt>
  412f98:	bl	401ca0 <printf@plt>
  412f9c:	ldr	x9, [sp, #640]
  412fa0:	ldr	x10, [x9]
  412fa4:	ldur	x11, [x29, #-24]
  412fa8:	ldr	x2, [x11, #16]
  412fac:	mov	x0, x10
  412fb0:	ldr	x1, [sp, #632]
  412fb4:	bl	401d10 <fprintf@plt>
  412fb8:	ldr	x9, [sp, #624]
  412fbc:	mov	x0, x9
  412fc0:	bl	401cf0 <gettext@plt>
  412fc4:	ldur	x9, [x29, #-24]
  412fc8:	ldr	x1, [x9, #24]
  412fcc:	ldur	x9, [x29, #-24]
  412fd0:	ldr	w2, [x9, #40]
  412fd4:	ldur	x9, [x29, #-16]
  412fd8:	ldur	x10, [x29, #-24]
  412fdc:	ldr	w8, [x10, #40]
  412fe0:	mov	w3, w8
  412fe4:	str	x0, [sp, #560]
  412fe8:	mov	x0, x9
  412fec:	str	x1, [sp, #552]
  412ff0:	mov	x1, x3
  412ff4:	str	w2, [sp, #548]
  412ff8:	bl	439548 <ferror@plt+0x37818>
  412ffc:	ldr	x1, [sp, #560]
  413000:	str	x0, [sp, #536]
  413004:	mov	x0, x1
  413008:	ldr	x1, [sp, #552]
  41300c:	ldr	w2, [sp, #548]
  413010:	ldr	x3, [sp, #536]
  413014:	bl	401ca0 <printf@plt>
  413018:	ldur	x1, [x29, #-16]
  41301c:	ldur	x9, [x29, #-24]
  413020:	ldr	x2, [x9, #24]
  413024:	ldur	x9, [x29, #-24]
  413028:	ldr	x4, [x9, #32]
  41302c:	adrp	x9, 498000 <warn@@Base+0x26d44>
  413030:	add	x9, x9, #0x232
  413034:	mov	x0, x9
  413038:	str	x1, [sp, #528]
  41303c:	str	x2, [sp, #520]
  413040:	str	x4, [sp, #512]
  413044:	bl	401cf0 <gettext@plt>
  413048:	mov	x9, xzr
  41304c:	str	x0, [sp, #504]
  413050:	mov	x0, x9
  413054:	ldr	x1, [sp, #528]
  413058:	ldr	x2, [sp, #520]
  41305c:	mov	x3, #0x1                   	// #1
  413060:	ldr	x4, [sp, #512]
  413064:	ldr	x5, [sp, #504]
  413068:	bl	4020ec <ferror@plt+0x3bc>
  41306c:	stur	x0, [x29, #-40]
  413070:	ldur	x9, [x29, #-40]
  413074:	cbnz	x9, 41307c <ferror@plt+0x1134c>
  413078:	b	41455c <ferror@plt+0x1282c>
  41307c:	ldur	x8, [x29, #-40]
  413080:	ldur	x9, [x29, #-24]
  413084:	ldr	x9, [x9, #32]
  413088:	add	x8, x8, x9
  41308c:	stur	x8, [x29, #-64]
  413090:	stur	xzr, [x29, #-56]
  413094:	stur	xzr, [x29, #-48]
  413098:	ldur	x8, [x29, #-56]
  41309c:	ldur	x9, [x29, #-24]
  4130a0:	ldr	w10, [x9, #44]
  4130a4:	mov	w9, w10
  4130a8:	cmp	x8, x9
  4130ac:	b.cs	413548 <ferror@plt+0x11818>  // b.hs, b.nlast
  4130b0:	ldur	x8, [x29, #-40]
  4130b4:	ldur	x9, [x29, #-48]
  4130b8:	add	x8, x8, x9
  4130bc:	stur	x8, [x29, #-72]
  4130c0:	ldur	x8, [x29, #-72]
  4130c4:	add	x8, x8, #0x14
  4130c8:	ldur	x9, [x29, #-64]
  4130cc:	cmp	x8, x9
  4130d0:	b.ls	4130d8 <ferror@plt+0x113a8>  // b.plast
  4130d4:	b	413548 <ferror@plt+0x11818>
  4130d8:	ldur	x8, [x29, #-72]
  4130dc:	stur	x8, [x29, #-80]
  4130e0:	ldr	x8, [sp, #608]
  4130e4:	ldr	x9, [x8]
  4130e8:	ldur	x0, [x29, #-80]
  4130ec:	mov	w10, #0x2                   	// #2
  4130f0:	mov	w1, w10
  4130f4:	str	w10, [sp, #500]
  4130f8:	blr	x9
  4130fc:	sub	x8, x29, #0x98
  413100:	sturh	w0, [x29, #-152]
  413104:	ldr	x9, [sp, #608]
  413108:	ldr	x11, [x9]
  41310c:	ldur	x12, [x29, #-80]
  413110:	add	x0, x12, #0x2
  413114:	ldr	w1, [sp, #500]
  413118:	str	x8, [sp, #488]
  41311c:	blr	x11
  413120:	ldr	x8, [sp, #488]
  413124:	strh	w0, [x8, #2]
  413128:	ldr	x9, [sp, #608]
  41312c:	ldr	x11, [x9]
  413130:	ldur	x12, [x29, #-80]
  413134:	add	x0, x12, #0x4
  413138:	ldr	w1, [sp, #500]
  41313c:	blr	x11
  413140:	ldr	x8, [sp, #488]
  413144:	strh	w0, [x8, #4]
  413148:	ldr	x9, [sp, #608]
  41314c:	ldr	x11, [x9]
  413150:	ldur	x12, [x29, #-80]
  413154:	add	x0, x12, #0x6
  413158:	ldr	w1, [sp, #500]
  41315c:	blr	x11
  413160:	ldr	x8, [sp, #488]
  413164:	strh	w0, [x8, #6]
  413168:	ldr	x9, [sp, #608]
  41316c:	ldr	x11, [x9]
  413170:	ldur	x12, [x29, #-80]
  413174:	add	x0, x12, #0x8
  413178:	mov	w10, #0x4                   	// #4
  41317c:	mov	w1, w10
  413180:	str	w10, [sp, #484]
  413184:	blr	x11
  413188:	stur	x0, [x29, #-144]
  41318c:	ldr	x8, [sp, #608]
  413190:	ldr	x9, [x8]
  413194:	ldur	x11, [x29, #-80]
  413198:	add	x0, x11, #0xc
  41319c:	ldr	w1, [sp, #484]
  4131a0:	blr	x9
  4131a4:	stur	x0, [x29, #-136]
  4131a8:	ldr	x8, [sp, #608]
  4131ac:	ldr	x9, [x8]
  4131b0:	ldur	x11, [x29, #-80]
  4131b4:	add	x0, x11, #0x10
  4131b8:	ldr	w1, [sp, #484]
  4131bc:	blr	x9
  4131c0:	stur	x0, [x29, #-128]
  4131c4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4131c8:	add	x0, x0, #0x24d
  4131cc:	bl	401cf0 <gettext@plt>
  4131d0:	ldur	x1, [x29, #-48]
  4131d4:	ldurh	w2, [x29, #-152]
  4131d8:	ldurh	w10, [x29, #-150]
  4131dc:	str	x0, [sp, #472]
  4131e0:	mov	w0, w10
  4131e4:	str	x1, [sp, #464]
  4131e8:	str	w2, [sp, #460]
  4131ec:	bl	4395bc <ferror@plt+0x3788c>
  4131f0:	ldr	x1, [sp, #472]
  4131f4:	str	x0, [sp, #448]
  4131f8:	mov	x0, x1
  4131fc:	ldr	x1, [sp, #464]
  413200:	ldr	w2, [sp, #460]
  413204:	ldr	x3, [sp, #448]
  413208:	bl	401ca0 <printf@plt>
  41320c:	adrp	x8, 498000 <warn@@Base+0x26d44>
  413210:	add	x8, x8, #0x26a
  413214:	mov	x0, x8
  413218:	bl	401cf0 <gettext@plt>
  41321c:	ldurh	w1, [x29, #-148]
  413220:	ldurh	w2, [x29, #-146]
  413224:	bl	401ca0 <printf@plt>
  413228:	ldur	x8, [x29, #-136]
  41322c:	ldur	x9, [x29, #-64]
  413230:	ldur	x11, [x29, #-72]
  413234:	subs	x9, x9, x11
  413238:	cmp	x8, x9
  41323c:	b.ls	413244 <ferror@plt+0x11514>  // b.plast
  413240:	b	413548 <ferror@plt+0x11818>
  413244:	ldur	x8, [x29, #-136]
  413248:	ldur	x9, [x29, #-72]
  41324c:	add	x8, x9, x8
  413250:	stur	x8, [x29, #-72]
  413254:	ldur	x8, [x29, #-72]
  413258:	add	x8, x8, #0x8
  41325c:	ldur	x9, [x29, #-64]
  413260:	cmp	x8, x9
  413264:	b.ls	41326c <ferror@plt+0x1153c>  // b.plast
  413268:	b	413548 <ferror@plt+0x11818>
  41326c:	ldur	x8, [x29, #-72]
  413270:	stur	x8, [x29, #-160]
  413274:	ldr	x8, [sp, #608]
  413278:	ldr	x9, [x8]
  41327c:	ldur	x0, [x29, #-160]
  413280:	mov	w10, #0x4                   	// #4
  413284:	mov	w1, w10
  413288:	str	w10, [sp, #444]
  41328c:	blr	x9
  413290:	stur	x0, [x29, #-192]
  413294:	ldr	x8, [sp, #608]
  413298:	ldr	x9, [x8]
  41329c:	ldur	x11, [x29, #-160]
  4132a0:	add	x0, x11, #0x4
  4132a4:	ldr	w1, [sp, #444]
  4132a8:	blr	x9
  4132ac:	stur	x0, [x29, #-184]
  4132b0:	ldr	x8, [sp, #600]
  4132b4:	ldr	x9, [x8]
  4132b8:	cbz	x9, 4132f4 <ferror@plt+0x115c4>
  4132bc:	ldur	x8, [x29, #-192]
  4132c0:	ldr	x9, [sp, #592]
  4132c4:	ldr	x10, [x9]
  4132c8:	cmp	x8, x10
  4132cc:	b.cs	4132f4 <ferror@plt+0x115c4>  // b.hs, b.nlast
  4132d0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4132d4:	add	x0, x0, #0x19c
  4132d8:	bl	401cf0 <gettext@plt>
  4132dc:	ldr	x8, [sp, #600]
  4132e0:	ldr	x9, [x8]
  4132e4:	ldur	x10, [x29, #-192]
  4132e8:	add	x1, x9, x10
  4132ec:	bl	401ca0 <printf@plt>
  4132f0:	b	413308 <ferror@plt+0x115d8>
  4132f4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4132f8:	add	x0, x0, #0x281
  4132fc:	bl	401cf0 <gettext@plt>
  413300:	ldur	x1, [x29, #-192]
  413304:	bl	401ca0 <printf@plt>
  413308:	ldur	x8, [x29, #-48]
  41330c:	ldur	x9, [x29, #-136]
  413310:	add	x8, x8, x9
  413314:	stur	x8, [x29, #-200]
  413318:	mov	w10, #0x1                   	// #1
  41331c:	stur	w10, [x29, #-204]
  413320:	ldur	w8, [x29, #-204]
  413324:	ldurh	w9, [x29, #-146]
  413328:	cmp	w8, w9
  41332c:	b.ge	413488 <ferror@plt+0x11758>  // b.tcont
  413330:	ldur	x8, [x29, #-184]
  413334:	cmp	x8, #0x8
  413338:	b.cs	413378 <ferror@plt+0x11648>  // b.hs, b.nlast
  41333c:	ldur	w8, [x29, #-204]
  413340:	ldurh	w9, [x29, #-146]
  413344:	subs	w9, w9, #0x1
  413348:	cmp	w8, w9
  41334c:	b.ne	413358 <ferror@plt+0x11628>  // b.any
  413350:	ldur	x8, [x29, #-184]
  413354:	cbz	x8, 413378 <ferror@plt+0x11648>
  413358:	adrp	x0, 498000 <warn@@Base+0x26d44>
  41335c:	add	x0, x0, #0x292
  413360:	bl	401cf0 <gettext@plt>
  413364:	ldur	x1, [x29, #-184]
  413368:	bl	4712bc <warn@@Base>
  41336c:	ldurh	w8, [x29, #-146]
  413370:	stur	w8, [x29, #-204]
  413374:	b	413488 <ferror@plt+0x11758>
  413378:	ldur	x8, [x29, #-184]
  41337c:	ldur	x9, [x29, #-64]
  413380:	ldur	x10, [x29, #-72]
  413384:	subs	x9, x9, x10
  413388:	cmp	x8, x9
  41338c:	b.ls	413394 <ferror@plt+0x11664>  // b.plast
  413390:	b	413488 <ferror@plt+0x11758>
  413394:	ldur	x8, [x29, #-184]
  413398:	ldur	x9, [x29, #-200]
  41339c:	add	x8, x9, x8
  4133a0:	stur	x8, [x29, #-200]
  4133a4:	ldur	x8, [x29, #-184]
  4133a8:	ldur	x9, [x29, #-72]
  4133ac:	add	x8, x9, x8
  4133b0:	stur	x8, [x29, #-72]
  4133b4:	ldur	x8, [x29, #-72]
  4133b8:	add	x8, x8, #0x8
  4133bc:	ldur	x9, [x29, #-64]
  4133c0:	cmp	x8, x9
  4133c4:	b.ls	4133cc <ferror@plt+0x1169c>  // b.plast
  4133c8:	b	413488 <ferror@plt+0x11758>
  4133cc:	ldur	x8, [x29, #-72]
  4133d0:	stur	x8, [x29, #-160]
  4133d4:	ldr	x8, [sp, #608]
  4133d8:	ldr	x9, [x8]
  4133dc:	ldur	x0, [x29, #-160]
  4133e0:	mov	w10, #0x4                   	// #4
  4133e4:	mov	w1, w10
  4133e8:	str	w10, [sp, #440]
  4133ec:	blr	x9
  4133f0:	stur	x0, [x29, #-192]
  4133f4:	ldr	x8, [sp, #608]
  4133f8:	ldr	x9, [x8]
  4133fc:	ldur	x11, [x29, #-160]
  413400:	add	x0, x11, #0x4
  413404:	ldr	w1, [sp, #440]
  413408:	blr	x9
  41340c:	stur	x0, [x29, #-184]
  413410:	ldr	x8, [sp, #600]
  413414:	ldr	x9, [x8]
  413418:	cbz	x9, 41345c <ferror@plt+0x1172c>
  41341c:	ldur	x8, [x29, #-192]
  413420:	ldr	x9, [sp, #592]
  413424:	ldr	x10, [x9]
  413428:	cmp	x8, x10
  41342c:	b.cs	41345c <ferror@plt+0x1172c>  // b.hs, b.nlast
  413430:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413434:	add	x0, x0, #0x2b1
  413438:	bl	401cf0 <gettext@plt>
  41343c:	ldur	x1, [x29, #-200]
  413440:	ldur	w2, [x29, #-204]
  413444:	ldr	x8, [sp, #600]
  413448:	ldr	x9, [x8]
  41344c:	ldur	x10, [x29, #-192]
  413450:	add	x3, x9, x10
  413454:	bl	401ca0 <printf@plt>
  413458:	b	413478 <ferror@plt+0x11748>
  41345c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413460:	add	x0, x0, #0x2ca
  413464:	bl	401cf0 <gettext@plt>
  413468:	ldur	x1, [x29, #-200]
  41346c:	ldur	w2, [x29, #-204]
  413470:	ldur	x3, [x29, #-192]
  413474:	bl	401ca0 <printf@plt>
  413478:	ldur	w8, [x29, #-204]
  41347c:	add	w8, w8, #0x1
  413480:	stur	w8, [x29, #-204]
  413484:	b	413320 <ferror@plt+0x115f0>
  413488:	ldur	w8, [x29, #-204]
  41348c:	ldurh	w9, [x29, #-146]
  413490:	cmp	w8, w9
  413494:	b.ge	4134a8 <ferror@plt+0x11778>  // b.tcont
  413498:	adrp	x0, 498000 <warn@@Base+0x26d44>
  41349c:	add	x0, x0, #0x2f0
  4134a0:	bl	401cf0 <gettext@plt>
  4134a4:	bl	401ca0 <printf@plt>
  4134a8:	ldur	x8, [x29, #-128]
  4134ac:	cmp	x8, #0x14
  4134b0:	b.cs	413504 <ferror@plt+0x117d4>  // b.hs, b.nlast
  4134b4:	ldur	x8, [x29, #-56]
  4134b8:	ldur	x9, [x29, #-24]
  4134bc:	ldr	w10, [x9, #44]
  4134c0:	subs	w10, w10, #0x1
  4134c4:	mov	w9, w10
  4134c8:	ubfx	x9, x9, #0, #32
  4134cc:	cmp	x8, x9
  4134d0:	b.ne	4134dc <ferror@plt+0x117ac>  // b.any
  4134d4:	ldur	x8, [x29, #-128]
  4134d8:	cbz	x8, 413504 <ferror@plt+0x117d4>
  4134dc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4134e0:	add	x0, x0, #0x317
  4134e4:	bl	401cf0 <gettext@plt>
  4134e8:	ldur	x1, [x29, #-128]
  4134ec:	bl	4712bc <warn@@Base>
  4134f0:	ldur	x8, [x29, #-24]
  4134f4:	ldr	w9, [x8, #44]
  4134f8:	mov	w8, w9
  4134fc:	stur	x8, [x29, #-56]
  413500:	b	413548 <ferror@plt+0x11818>
  413504:	ldur	x8, [x29, #-128]
  413508:	ldur	x9, [x29, #-64]
  41350c:	ldur	x10, [x29, #-40]
  413510:	ldur	x11, [x29, #-48]
  413514:	add	x10, x10, x11
  413518:	subs	x9, x9, x10
  41351c:	cmp	x8, x9
  413520:	b.ls	413528 <ferror@plt+0x117f8>  // b.plast
  413524:	b	413548 <ferror@plt+0x11818>
  413528:	ldur	x8, [x29, #-128]
  41352c:	ldur	x9, [x29, #-48]
  413530:	add	x8, x9, x8
  413534:	stur	x8, [x29, #-48]
  413538:	ldur	x8, [x29, #-56]
  41353c:	add	x8, x8, #0x1
  413540:	stur	x8, [x29, #-56]
  413544:	b	413098 <ferror@plt+0x11368>
  413548:	ldur	x8, [x29, #-56]
  41354c:	ldur	x9, [x29, #-24]
  413550:	ldr	w10, [x9, #44]
  413554:	mov	w9, w10
  413558:	cmp	x8, x9
  41355c:	b.cs	413570 <ferror@plt+0x11840>  // b.hs, b.nlast
  413560:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413564:	add	x0, x0, #0x335
  413568:	bl	401cf0 <gettext@plt>
  41356c:	bl	401ca0 <printf@plt>
  413570:	ldur	x0, [x29, #-40]
  413574:	bl	401bd0 <free@plt>
  413578:	b	41455c <ferror@plt+0x1282c>
  41357c:	mov	w8, #0x1                   	// #1
  413580:	stur	w8, [x29, #-32]
  413584:	ldur	x9, [x29, #-24]
  413588:	ldr	w8, [x9, #44]
  41358c:	mov	w2, w8
  413590:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413594:	add	x0, x0, #0x35f
  413598:	adrp	x1, 498000 <warn@@Base+0x26d44>
  41359c:	add	x1, x1, #0x38f
  4135a0:	bl	4018e0 <ngettext@plt>
  4135a4:	ldur	x9, [x29, #-16]
  4135a8:	ldur	x1, [x29, #-24]
  4135ac:	str	x0, [sp, #432]
  4135b0:	mov	x0, x9
  4135b4:	bl	404140 <ferror@plt+0x2410>
  4135b8:	ldur	x9, [x29, #-24]
  4135bc:	ldr	w2, [x9, #44]
  4135c0:	ldr	x1, [sp, #432]
  4135c4:	str	x0, [sp, #424]
  4135c8:	mov	x0, x1
  4135cc:	ldr	x1, [sp, #424]
  4135d0:	bl	401ca0 <printf@plt>
  4135d4:	ldr	x9, [sp, #648]
  4135d8:	mov	x0, x9
  4135dc:	bl	401cf0 <gettext@plt>
  4135e0:	bl	401ca0 <printf@plt>
  4135e4:	ldr	x9, [sp, #640]
  4135e8:	ldr	x10, [x9]
  4135ec:	ldur	x11, [x29, #-24]
  4135f0:	ldr	x2, [x11, #16]
  4135f4:	mov	x0, x10
  4135f8:	ldr	x1, [sp, #632]
  4135fc:	bl	401d10 <fprintf@plt>
  413600:	ldr	x9, [sp, #624]
  413604:	mov	x0, x9
  413608:	bl	401cf0 <gettext@plt>
  41360c:	ldur	x9, [x29, #-24]
  413610:	ldr	x1, [x9, #24]
  413614:	ldur	x9, [x29, #-24]
  413618:	ldr	w2, [x9, #40]
  41361c:	ldur	x9, [x29, #-16]
  413620:	ldur	x10, [x29, #-24]
  413624:	ldr	w8, [x10, #40]
  413628:	mov	w3, w8
  41362c:	str	x0, [sp, #416]
  413630:	mov	x0, x9
  413634:	str	x1, [sp, #408]
  413638:	mov	x1, x3
  41363c:	str	w2, [sp, #404]
  413640:	bl	439548 <ferror@plt+0x37818>
  413644:	ldr	x1, [sp, #416]
  413648:	str	x0, [sp, #392]
  41364c:	mov	x0, x1
  413650:	ldr	x1, [sp, #408]
  413654:	ldr	w2, [sp, #404]
  413658:	ldr	x3, [sp, #392]
  41365c:	bl	401ca0 <printf@plt>
  413660:	ldur	x1, [x29, #-16]
  413664:	ldur	x9, [x29, #-24]
  413668:	ldr	x2, [x9, #24]
  41366c:	ldur	x9, [x29, #-24]
  413670:	ldr	x4, [x9, #32]
  413674:	adrp	x9, 498000 <warn@@Base+0x26d44>
  413678:	add	x9, x9, #0x3c1
  41367c:	mov	x0, x9
  413680:	str	x1, [sp, #384]
  413684:	str	x2, [sp, #376]
  413688:	str	x4, [sp, #368]
  41368c:	bl	401cf0 <gettext@plt>
  413690:	mov	x9, xzr
  413694:	str	x0, [sp, #360]
  413698:	mov	x0, x9
  41369c:	ldr	x1, [sp, #384]
  4136a0:	ldr	x2, [sp, #376]
  4136a4:	mov	x3, #0x1                   	// #1
  4136a8:	ldr	x4, [sp, #368]
  4136ac:	ldr	x5, [sp, #360]
  4136b0:	bl	4020ec <ferror@plt+0x3bc>
  4136b4:	stur	x0, [x29, #-216]
  4136b8:	ldur	x9, [x29, #-216]
  4136bc:	cbnz	x9, 4136c4 <ferror@plt+0x11994>
  4136c0:	b	41455c <ferror@plt+0x1282c>
  4136c4:	ldur	x8, [x29, #-216]
  4136c8:	ldur	x9, [x29, #-24]
  4136cc:	ldr	x9, [x9, #32]
  4136d0:	add	x8, x8, x9
  4136d4:	stur	x8, [x29, #-240]
  4136d8:	stur	xzr, [x29, #-232]
  4136dc:	stur	xzr, [x29, #-224]
  4136e0:	ldur	x8, [x29, #-232]
  4136e4:	ldur	x9, [x29, #-24]
  4136e8:	ldr	w10, [x9, #44]
  4136ec:	mov	w9, w10
  4136f0:	cmp	x8, x9
  4136f4:	b.cs	413b50 <ferror@plt+0x11e20>  // b.hs, b.nlast
  4136f8:	ldur	x8, [x29, #-216]
  4136fc:	ldur	x9, [x29, #-224]
  413700:	add	x8, x8, x9
  413704:	str	x8, [sp, #1120]
  413708:	ldr	x8, [sp, #1120]
  41370c:	add	x8, x8, #0x10
  413710:	ldur	x9, [x29, #-240]
  413714:	cmp	x8, x9
  413718:	b.ls	413720 <ferror@plt+0x119f0>  // b.plast
  41371c:	b	413b50 <ferror@plt+0x11e20>
  413720:	ldr	x8, [sp, #1120]
  413724:	stur	x8, [x29, #-248]
  413728:	ldr	x8, [sp, #608]
  41372c:	ldr	x9, [x8]
  413730:	ldur	x0, [x29, #-248]
  413734:	mov	w10, #0x2                   	// #2
  413738:	mov	w1, w10
  41373c:	str	w10, [sp, #356]
  413740:	blr	x9
  413744:	add	x8, sp, #0x478
  413748:	strh	w0, [sp, #1144]
  41374c:	ldr	x9, [sp, #608]
  413750:	ldr	x11, [x9]
  413754:	ldur	x12, [x29, #-248]
  413758:	add	x0, x12, #0x2
  41375c:	ldr	w1, [sp, #356]
  413760:	str	x8, [sp, #344]
  413764:	blr	x11
  413768:	ldr	x8, [sp, #344]
  41376c:	strh	w0, [x8, #2]
  413770:	ldr	x9, [sp, #608]
  413774:	ldr	x11, [x9]
  413778:	ldur	x12, [x29, #-248]
  41377c:	add	x0, x12, #0x4
  413780:	mov	w10, #0x4                   	// #4
  413784:	mov	w1, w10
  413788:	str	w10, [sp, #340]
  41378c:	blr	x11
  413790:	str	x0, [sp, #1152]
  413794:	ldr	x8, [sp, #608]
  413798:	ldr	x9, [x8]
  41379c:	ldur	x11, [x29, #-248]
  4137a0:	add	x0, x11, #0x8
  4137a4:	ldr	w1, [sp, #340]
  4137a8:	blr	x9
  4137ac:	str	x0, [sp, #1160]
  4137b0:	ldr	x8, [sp, #608]
  4137b4:	ldr	x9, [x8]
  4137b8:	ldur	x11, [x29, #-248]
  4137bc:	add	x0, x11, #0xc
  4137c0:	ldr	w1, [sp, #340]
  4137c4:	blr	x9
  4137c8:	str	x0, [sp, #1168]
  4137cc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4137d0:	add	x0, x0, #0x3d7
  4137d4:	bl	401cf0 <gettext@plt>
  4137d8:	ldur	x1, [x29, #-224]
  4137dc:	ldrh	w2, [sp, #1144]
  4137e0:	bl	401ca0 <printf@plt>
  4137e4:	ldr	x8, [sp, #600]
  4137e8:	ldr	x9, [x8]
  4137ec:	cbz	x9, 413828 <ferror@plt+0x11af8>
  4137f0:	ldr	x8, [sp, #1152]
  4137f4:	ldr	x9, [sp, #592]
  4137f8:	ldr	x10, [x9]
  4137fc:	cmp	x8, x10
  413800:	b.cs	413828 <ferror@plt+0x11af8>  // b.hs, b.nlast
  413804:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413808:	add	x0, x0, #0x3ed
  41380c:	bl	401cf0 <gettext@plt>
  413810:	ldr	x8, [sp, #600]
  413814:	ldr	x9, [x8]
  413818:	ldr	x10, [sp, #1152]
  41381c:	add	x1, x9, x10
  413820:	bl	401ca0 <printf@plt>
  413824:	b	41383c <ferror@plt+0x11b0c>
  413828:	adrp	x0, 498000 <warn@@Base+0x26d44>
  41382c:	add	x0, x0, #0x3f8
  413830:	bl	401cf0 <gettext@plt>
  413834:	ldr	x1, [sp, #1152]
  413838:	bl	401ca0 <printf@plt>
  41383c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413840:	add	x0, x0, #0x404
  413844:	bl	401cf0 <gettext@plt>
  413848:	ldrh	w1, [sp, #1146]
  41384c:	bl	401ca0 <printf@plt>
  413850:	ldr	x8, [sp, #1160]
  413854:	ldur	x9, [x29, #-240]
  413858:	ldr	x10, [sp, #1120]
  41385c:	subs	x9, x9, x10
  413860:	cmp	x8, x9
  413864:	b.ls	41386c <ferror@plt+0x11b3c>  // b.plast
  413868:	b	413b50 <ferror@plt+0x11e20>
  41386c:	ldr	x8, [sp, #1160]
  413870:	ldr	x9, [sp, #1120]
  413874:	add	x8, x9, x8
  413878:	str	x8, [sp, #1120]
  41387c:	str	wzr, [sp, #1132]
  413880:	ldur	x8, [x29, #-224]
  413884:	ldr	x9, [sp, #1160]
  413888:	add	x8, x8, x9
  41388c:	str	x8, [sp, #1136]
  413890:	ldr	w8, [sp, #1132]
  413894:	ldrh	w9, [sp, #1146]
  413898:	cmp	w8, w9
  41389c:	b.ge	413a90 <ferror@plt+0x11d60>  // b.tcont
  4138a0:	ldr	x8, [sp, #1120]
  4138a4:	add	x8, x8, #0x10
  4138a8:	ldur	x9, [x29, #-240]
  4138ac:	cmp	x8, x9
  4138b0:	b.ls	4138b8 <ferror@plt+0x11b88>  // b.plast
  4138b4:	b	413a90 <ferror@plt+0x11d60>
  4138b8:	ldr	x8, [sp, #1120]
  4138bc:	str	x8, [sp, #1112]
  4138c0:	ldr	x8, [sp, #608]
  4138c4:	ldr	x9, [x8]
  4138c8:	ldr	x0, [sp, #1112]
  4138cc:	mov	w10, #0x4                   	// #4
  4138d0:	mov	w1, w10
  4138d4:	str	w10, [sp, #336]
  4138d8:	blr	x9
  4138dc:	add	x8, sp, #0x428
  4138e0:	str	x0, [sp, #1064]
  4138e4:	ldr	x9, [sp, #608]
  4138e8:	ldr	x11, [x9]
  4138ec:	ldr	x12, [sp, #1112]
  4138f0:	add	x0, x12, #0x4
  4138f4:	mov	w10, #0x2                   	// #2
  4138f8:	mov	w1, w10
  4138fc:	str	x8, [sp, #328]
  413900:	str	w10, [sp, #324]
  413904:	blr	x11
  413908:	ldr	x8, [sp, #328]
  41390c:	strh	w0, [x8, #8]
  413910:	ldr	x9, [sp, #608]
  413914:	ldr	x11, [x9]
  413918:	ldr	x12, [sp, #1112]
  41391c:	add	x0, x12, #0x6
  413920:	ldr	w1, [sp, #324]
  413924:	blr	x11
  413928:	ldr	x8, [sp, #328]
  41392c:	strh	w0, [x8, #10]
  413930:	ldr	x9, [sp, #608]
  413934:	ldr	x11, [x9]
  413938:	ldr	x12, [sp, #1112]
  41393c:	add	x0, x12, #0x8
  413940:	ldr	w1, [sp, #336]
  413944:	blr	x11
  413948:	str	x0, [sp, #1080]
  41394c:	ldr	x8, [sp, #608]
  413950:	ldr	x9, [x8]
  413954:	ldr	x11, [sp, #1112]
  413958:	add	x0, x11, #0xc
  41395c:	ldr	w1, [sp, #336]
  413960:	blr	x9
  413964:	str	x0, [sp, #1088]
  413968:	ldr	x8, [sp, #600]
  41396c:	ldr	x9, [x8]
  413970:	cbz	x9, 4139b0 <ferror@plt+0x11c80>
  413974:	ldr	x8, [sp, #1080]
  413978:	ldr	x9, [sp, #592]
  41397c:	ldr	x10, [x9]
  413980:	cmp	x8, x10
  413984:	b.cs	4139b0 <ferror@plt+0x11c80>  // b.hs, b.nlast
  413988:	adrp	x0, 498000 <warn@@Base+0x26d44>
  41398c:	add	x0, x0, #0x40f
  413990:	bl	401cf0 <gettext@plt>
  413994:	ldr	x1, [sp, #1136]
  413998:	ldr	x8, [sp, #600]
  41399c:	ldr	x9, [x8]
  4139a0:	ldr	x10, [sp, #1080]
  4139a4:	add	x2, x9, x10
  4139a8:	bl	401ca0 <printf@plt>
  4139ac:	b	4139c8 <ferror@plt+0x11c98>
  4139b0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4139b4:	add	x0, x0, #0x424
  4139b8:	bl	401cf0 <gettext@plt>
  4139bc:	ldr	x1, [sp, #1136]
  4139c0:	ldr	x2, [sp, #1080]
  4139c4:	bl	401ca0 <printf@plt>
  4139c8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4139cc:	add	x0, x0, #0x440
  4139d0:	bl	401cf0 <gettext@plt>
  4139d4:	ldrh	w8, [sp, #1072]
  4139d8:	str	x0, [sp, #312]
  4139dc:	mov	w0, w8
  4139e0:	bl	4395bc <ferror@plt+0x3788c>
  4139e4:	ldrh	w2, [sp, #1074]
  4139e8:	ldr	x1, [sp, #312]
  4139ec:	str	x0, [sp, #304]
  4139f0:	mov	x0, x1
  4139f4:	ldr	x1, [sp, #304]
  4139f8:	bl	401ca0 <printf@plt>
  4139fc:	ldr	x9, [sp, #1088]
  413a00:	cmp	x9, #0x10
  413a04:	b.cs	413a44 <ferror@plt+0x11d14>  // b.hs, b.nlast
  413a08:	ldr	w8, [sp, #1132]
  413a0c:	ldrh	w9, [sp, #1146]
  413a10:	subs	w9, w9, #0x1
  413a14:	cmp	w8, w9
  413a18:	b.ne	413a24 <ferror@plt+0x11cf4>  // b.any
  413a1c:	ldr	x8, [sp, #1088]
  413a20:	cbz	x8, 413a44 <ferror@plt+0x11d14>
  413a24:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413a28:	add	x0, x0, #0x45a
  413a2c:	bl	401cf0 <gettext@plt>
  413a30:	ldr	x1, [sp, #1088]
  413a34:	bl	4712bc <warn@@Base>
  413a38:	ldrh	w8, [sp, #1146]
  413a3c:	str	w8, [sp, #1132]
  413a40:	b	413a90 <ferror@plt+0x11d60>
  413a44:	ldr	x8, [sp, #1088]
  413a48:	ldur	x9, [x29, #-240]
  413a4c:	ldr	x10, [sp, #1120]
  413a50:	subs	x9, x9, x10
  413a54:	cmp	x8, x9
  413a58:	b.ls	413a60 <ferror@plt+0x11d30>  // b.plast
  413a5c:	b	413a90 <ferror@plt+0x11d60>
  413a60:	ldr	x8, [sp, #1088]
  413a64:	ldr	x9, [sp, #1136]
  413a68:	add	x8, x9, x8
  413a6c:	str	x8, [sp, #1136]
  413a70:	ldr	x8, [sp, #1088]
  413a74:	ldr	x9, [sp, #1120]
  413a78:	add	x8, x9, x8
  413a7c:	str	x8, [sp, #1120]
  413a80:	ldr	w8, [sp, #1132]
  413a84:	add	w8, w8, #0x1
  413a88:	str	w8, [sp, #1132]
  413a8c:	b	413890 <ferror@plt+0x11b60>
  413a90:	ldr	w8, [sp, #1132]
  413a94:	ldrh	w9, [sp, #1146]
  413a98:	cmp	w8, w9
  413a9c:	b.ge	413ab0 <ferror@plt+0x11d80>  // b.tcont
  413aa0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413aa4:	add	x0, x0, #0x479
  413aa8:	bl	401cf0 <gettext@plt>
  413aac:	bl	4712bc <warn@@Base>
  413ab0:	ldr	x8, [sp, #1168]
  413ab4:	cmp	x8, #0x10
  413ab8:	b.cs	413b0c <ferror@plt+0x11ddc>  // b.hs, b.nlast
  413abc:	ldur	x8, [x29, #-232]
  413ac0:	ldur	x9, [x29, #-24]
  413ac4:	ldr	w10, [x9, #44]
  413ac8:	subs	w10, w10, #0x1
  413acc:	mov	w9, w10
  413ad0:	ubfx	x9, x9, #0, #32
  413ad4:	cmp	x8, x9
  413ad8:	b.ne	413ae4 <ferror@plt+0x11db4>  // b.any
  413adc:	ldr	x8, [sp, #1168]
  413ae0:	cbz	x8, 413b0c <ferror@plt+0x11ddc>
  413ae4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413ae8:	add	x0, x0, #0x4a6
  413aec:	bl	401cf0 <gettext@plt>
  413af0:	ldr	x1, [sp, #1168]
  413af4:	bl	4712bc <warn@@Base>
  413af8:	ldur	x8, [x29, #-24]
  413afc:	ldr	w9, [x8, #44]
  413b00:	mov	w8, w9
  413b04:	stur	x8, [x29, #-232]
  413b08:	b	413b50 <ferror@plt+0x11e20>
  413b0c:	ldr	x8, [sp, #1168]
  413b10:	ldur	x9, [x29, #-240]
  413b14:	ldur	x10, [x29, #-216]
  413b18:	ldur	x11, [x29, #-224]
  413b1c:	add	x10, x10, x11
  413b20:	subs	x9, x9, x10
  413b24:	cmp	x8, x9
  413b28:	b.ls	413b30 <ferror@plt+0x11e00>  // b.plast
  413b2c:	b	413b50 <ferror@plt+0x11e20>
  413b30:	ldr	x8, [sp, #1168]
  413b34:	ldur	x9, [x29, #-224]
  413b38:	add	x8, x9, x8
  413b3c:	stur	x8, [x29, #-224]
  413b40:	ldur	x8, [x29, #-232]
  413b44:	add	x8, x8, #0x1
  413b48:	stur	x8, [x29, #-232]
  413b4c:	b	4136e0 <ferror@plt+0x119b0>
  413b50:	ldur	x8, [x29, #-232]
  413b54:	ldur	x9, [x29, #-24]
  413b58:	ldr	w10, [x9, #44]
  413b5c:	mov	w9, w10
  413b60:	cmp	x8, x9
  413b64:	b.cs	413b78 <ferror@plt+0x11e48>  // b.hs, b.nlast
  413b68:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413b6c:	add	x0, x0, #0x4c4
  413b70:	bl	401cf0 <gettext@plt>
  413b74:	bl	4712bc <warn@@Base>
  413b78:	ldur	x0, [x29, #-216]
  413b7c:	bl	401bd0 <free@plt>
  413b80:	b	41455c <ferror@plt+0x1282c>
  413b84:	ldur	x8, [x29, #-24]
  413b88:	ldr	w9, [x8, #40]
  413b8c:	ldur	x8, [x29, #-16]
  413b90:	ldr	w10, [x8, #100]
  413b94:	cmp	w9, w10
  413b98:	b.cc	413ba0 <ferror@plt+0x11e70>  // b.lo, b.ul, b.last
  413b9c:	b	41455c <ferror@plt+0x1282c>
  413ba0:	ldur	x8, [x29, #-16]
  413ba4:	ldr	x8, [x8, #112]
  413ba8:	ldur	x9, [x29, #-24]
  413bac:	ldr	w10, [x9, #40]
  413bb0:	mov	w9, w10
  413bb4:	mov	x11, #0x50                  	// #80
  413bb8:	mul	x9, x11, x9
  413bbc:	add	x8, x8, x9
  413bc0:	str	x8, [sp, #1056]
  413bc4:	ldur	x8, [x29, #-24]
  413bc8:	ldr	x8, [x8, #32]
  413bcc:	mov	x9, #0x2                   	// #2
  413bd0:	udiv	x8, x8, x9
  413bd4:	str	x8, [sp, #1048]
  413bd8:	ldr	x8, [sp, #1056]
  413bdc:	ldr	w10, [x8, #40]
  413be0:	ldur	x8, [x29, #-16]
  413be4:	ldr	w12, [x8, #100]
  413be8:	cmp	w10, w12
  413bec:	b.cc	413bf4 <ferror@plt+0x11ec4>  // b.lo, b.ul, b.last
  413bf0:	b	41455c <ferror@plt+0x1282c>
  413bf4:	mov	w8, #0x1                   	// #1
  413bf8:	stur	w8, [x29, #-32]
  413bfc:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  413c00:	add	x9, x9, #0x8e4
  413c04:	ldr	w8, [x9]
  413c08:	cbz	w8, 413c24 <ferror@plt+0x11ef4>
  413c0c:	ldur	x0, [x29, #-16]
  413c10:	ldr	x1, [sp, #1056]
  413c14:	add	x2, sp, #0x3e0
  413c18:	bl	4055ec <ferror@plt+0x38bc>
  413c1c:	str	x0, [sp, #296]
  413c20:	b	413c38 <ferror@plt+0x11f08>
  413c24:	ldur	x0, [x29, #-16]
  413c28:	ldr	x1, [sp, #1056]
  413c2c:	add	x2, sp, #0x3e0
  413c30:	bl	405bdc <ferror@plt+0x3eac>
  413c34:	str	x0, [sp, #296]
  413c38:	ldr	x8, [sp, #296]
  413c3c:	str	x8, [sp, #1008]
  413c40:	ldr	x8, [sp, #1008]
  413c44:	cbnz	x8, 413c4c <ferror@plt+0x11f1c>
  413c48:	b	41455c <ferror@plt+0x1282c>
  413c4c:	ldur	x8, [x29, #-16]
  413c50:	ldr	x8, [x8, #112]
  413c54:	ldr	x9, [sp, #1056]
  413c58:	ldr	w10, [x9, #40]
  413c5c:	mov	w9, w10
  413c60:	mov	x11, #0x50                  	// #80
  413c64:	mul	x9, x11, x9
  413c68:	add	x8, x8, x9
  413c6c:	str	x8, [sp, #1000]
  413c70:	ldur	x1, [x29, #-16]
  413c74:	ldr	x8, [sp, #1000]
  413c78:	ldr	x2, [x8, #24]
  413c7c:	ldr	x8, [sp, #1000]
  413c80:	ldr	x4, [x8, #32]
  413c84:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413c88:	add	x0, x0, #0x4e7
  413c8c:	str	x1, [sp, #288]
  413c90:	str	x2, [sp, #280]
  413c94:	str	x4, [sp, #272]
  413c98:	bl	401cf0 <gettext@plt>
  413c9c:	mov	x8, xzr
  413ca0:	str	x0, [sp, #264]
  413ca4:	mov	x0, x8
  413ca8:	ldr	x1, [sp, #288]
  413cac:	ldr	x2, [sp, #280]
  413cb0:	mov	x3, #0x1                   	// #1
  413cb4:	ldr	x4, [sp, #272]
  413cb8:	ldr	x5, [sp, #264]
  413cbc:	bl	4020ec <ferror@plt+0x3bc>
  413cc0:	str	x0, [sp, #1016]
  413cc4:	ldr	x8, [sp, #1016]
  413cc8:	cbnz	x8, 413cd8 <ferror@plt+0x11fa8>
  413ccc:	ldr	x0, [sp, #1008]
  413cd0:	bl	401bd0 <free@plt>
  413cd4:	b	41455c <ferror@plt+0x1282c>
  413cd8:	ldr	x2, [sp, #1048]
  413cdc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413ce0:	add	x0, x0, #0x4fc
  413ce4:	adrp	x1, 498000 <warn@@Base+0x26d44>
  413ce8:	add	x1, x1, #0x52f
  413cec:	bl	4018e0 <ngettext@plt>
  413cf0:	ldur	x8, [x29, #-16]
  413cf4:	ldur	x1, [x29, #-24]
  413cf8:	str	x0, [sp, #256]
  413cfc:	mov	x0, x8
  413d00:	bl	404140 <ferror@plt+0x2410>
  413d04:	ldr	x2, [sp, #1048]
  413d08:	ldr	x1, [sp, #256]
  413d0c:	str	x0, [sp, #248]
  413d10:	mov	x0, x1
  413d14:	ldr	x1, [sp, #248]
  413d18:	bl	401ca0 <printf@plt>
  413d1c:	ldr	x8, [sp, #648]
  413d20:	mov	x0, x8
  413d24:	bl	401cf0 <gettext@plt>
  413d28:	bl	401ca0 <printf@plt>
  413d2c:	ldr	x8, [sp, #640]
  413d30:	ldr	x9, [x8]
  413d34:	ldur	x10, [x29, #-24]
  413d38:	ldr	x2, [x10, #16]
  413d3c:	mov	x0, x9
  413d40:	ldr	x1, [sp, #632]
  413d44:	bl	401d10 <fprintf@plt>
  413d48:	ldr	x8, [sp, #624]
  413d4c:	mov	x0, x8
  413d50:	bl	401cf0 <gettext@plt>
  413d54:	ldur	x8, [x29, #-24]
  413d58:	ldr	x1, [x8, #24]
  413d5c:	ldur	x8, [x29, #-24]
  413d60:	ldr	w2, [x8, #40]
  413d64:	ldur	x8, [x29, #-16]
  413d68:	ldr	x9, [sp, #1056]
  413d6c:	str	x0, [sp, #240]
  413d70:	mov	x0, x8
  413d74:	str	x1, [sp, #232]
  413d78:	mov	x1, x9
  413d7c:	str	w2, [sp, #228]
  413d80:	bl	404140 <ferror@plt+0x2410>
  413d84:	ldr	x1, [sp, #240]
  413d88:	str	x0, [sp, #216]
  413d8c:	mov	x0, x1
  413d90:	ldr	x1, [sp, #232]
  413d94:	ldr	w2, [sp, #228]
  413d98:	ldr	x3, [sp, #216]
  413d9c:	bl	401ca0 <printf@plt>
  413da0:	ldur	x8, [x29, #-16]
  413da4:	ldr	x9, [sp, #616]
  413da8:	ldr	x1, [x9, #120]
  413dac:	ldr	x10, [sp, #1048]
  413db0:	mov	x11, #0x2                   	// #2
  413db4:	mul	x2, x10, x11
  413db8:	mov	x0, x8
  413dbc:	str	x11, [sp, #208]
  413dc0:	bl	41df30 <ferror@plt+0x1c200>
  413dc4:	str	x0, [sp, #984]
  413dc8:	ldur	x1, [x29, #-16]
  413dcc:	ldr	x2, [sp, #984]
  413dd0:	ldr	x3, [sp, #1048]
  413dd4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413dd8:	add	x0, x0, #0x564
  413ddc:	str	x1, [sp, #200]
  413de0:	str	x2, [sp, #192]
  413de4:	str	x3, [sp, #184]
  413de8:	bl	401cf0 <gettext@plt>
  413dec:	mov	x8, xzr
  413df0:	str	x0, [sp, #176]
  413df4:	mov	x0, x8
  413df8:	ldr	x1, [sp, #200]
  413dfc:	ldr	x2, [sp, #192]
  413e00:	ldr	x3, [sp, #184]
  413e04:	ldr	x4, [sp, #208]
  413e08:	ldr	x5, [sp, #176]
  413e0c:	bl	4020ec <ferror@plt+0x3bc>
  413e10:	str	x0, [sp, #1032]
  413e14:	ldr	x8, [sp, #1032]
  413e18:	cbnz	x8, 413e30 <ferror@plt+0x12100>
  413e1c:	ldr	x0, [sp, #1016]
  413e20:	bl	401bd0 <free@plt>
  413e24:	ldr	x0, [sp, #1008]
  413e28:	bl	401bd0 <free@plt>
  413e2c:	b	41455c <ferror@plt+0x1282c>
  413e30:	ldr	x0, [sp, #1048]
  413e34:	mov	x1, #0x2                   	// #2
  413e38:	bl	44a960 <ferror@plt+0x48c30>
  413e3c:	str	x0, [sp, #1024]
  413e40:	ldr	x8, [sp, #1048]
  413e44:	str	w8, [sp, #1044]
  413e48:	ldr	w8, [sp, #1044]
  413e4c:	subs	w9, w8, #0x1
  413e50:	str	w9, [sp, #1044]
  413e54:	cbz	w8, 413ea0 <ferror@plt+0x12170>
  413e58:	ldr	x8, [sp, #608]
  413e5c:	ldr	x9, [x8]
  413e60:	ldr	x10, [sp, #1032]
  413e64:	ldr	w11, [sp, #1044]
  413e68:	mov	w12, w11
  413e6c:	mov	x13, #0x2                   	// #2
  413e70:	mul	x12, x12, x13
  413e74:	add	x0, x10, x12
  413e78:	mov	w1, #0x2                   	// #2
  413e7c:	blr	x9
  413e80:	ldr	x8, [sp, #1024]
  413e84:	ldr	w11, [sp, #1044]
  413e88:	mov	w9, w11
  413e8c:	mov	x10, #0x2                   	// #2
  413e90:	mul	x9, x10, x9
  413e94:	add	x8, x8, x9
  413e98:	strh	w0, [x8]
  413e9c:	b	413e48 <ferror@plt+0x12118>
  413ea0:	ldr	x0, [sp, #1032]
  413ea4:	bl	401bd0 <free@plt>
  413ea8:	str	wzr, [sp, #1044]
  413eac:	ldr	w8, [sp, #1044]
  413eb0:	mov	w9, w8
  413eb4:	ldr	x10, [sp, #1048]
  413eb8:	cmp	x9, x10
  413ebc:	b.cs	414540 <ferror@plt+0x12810>  // b.hs, b.nlast
  413ec0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413ec4:	add	x0, x0, #0x578
  413ec8:	bl	401cf0 <gettext@plt>
  413ecc:	str	x0, [sp, #960]
  413ed0:	ldr	w1, [sp, #1044]
  413ed4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413ed8:	add	x0, x0, #0x582
  413edc:	bl	401ca0 <printf@plt>
  413ee0:	str	wzr, [sp, #980]
  413ee4:	ldr	w8, [sp, #980]
  413ee8:	mov	w9, #0x0                   	// #0
  413eec:	cmp	w8, #0x4
  413ef0:	str	w9, [sp, #172]
  413ef4:	b.ge	413f1c <ferror@plt+0x121ec>  // b.tcont
  413ef8:	ldr	w8, [sp, #1044]
  413efc:	ldr	w9, [sp, #980]
  413f00:	add	w8, w8, w9
  413f04:	mov	w10, w8
  413f08:	ubfx	x10, x10, #0, #32
  413f0c:	ldr	x11, [sp, #1048]
  413f10:	cmp	x10, x11
  413f14:	cset	w8, cc  // cc = lo, ul, last
  413f18:	str	w8, [sp, #172]
  413f1c:	ldr	w8, [sp, #172]
  413f20:	tbnz	w8, #0, 413f28 <ferror@plt+0x121f8>
  413f24:	b	414528 <ferror@plt+0x127f8>
  413f28:	ldr	x8, [sp, #1024]
  413f2c:	ldr	w9, [sp, #1044]
  413f30:	ldr	w10, [sp, #980]
  413f34:	add	w9, w9, w10
  413f38:	ldrh	w9, [x8, w9, uxtw #1]
  413f3c:	str	w9, [sp, #168]
  413f40:	cbz	w9, 413f58 <ferror@plt+0x12228>
  413f44:	b	413f48 <ferror@plt+0x12218>
  413f48:	ldr	w8, [sp, #168]
  413f4c:	cmp	w8, #0x1
  413f50:	b.eq	413f74 <ferror@plt+0x12244>  // b.none
  413f54:	b	413f90 <ferror@plt+0x12260>
  413f58:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413f5c:	add	x0, x0, #0x58a
  413f60:	bl	401cf0 <gettext@plt>
  413f64:	ldr	x8, [sp, #640]
  413f68:	ldr	x1, [x8]
  413f6c:	bl	401910 <fputs@plt>
  413f70:	b	414518 <ferror@plt+0x127e8>
  413f74:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413f78:	add	x0, x0, #0x59d
  413f7c:	bl	401cf0 <gettext@plt>
  413f80:	ldr	x8, [sp, #640]
  413f84:	ldr	x1, [x8]
  413f88:	bl	401910 <fputs@plt>
  413f8c:	b	414518 <ferror@plt+0x127e8>
  413f90:	ldr	x8, [sp, #1024]
  413f94:	ldr	w9, [sp, #1044]
  413f98:	ldr	w10, [sp, #980]
  413f9c:	add	w9, w9, w10
  413fa0:	ldrh	w9, [x8, w9, uxtw #1]
  413fa4:	and	w1, w9, #0x7fff
  413fa8:	ldr	x8, [sp, #1024]
  413fac:	ldr	w9, [sp, #1044]
  413fb0:	ldr	w10, [sp, #980]
  413fb4:	add	w9, w9, w10
  413fb8:	ldrh	w9, [x8, w9, uxtw #1]
  413fbc:	mov	w10, #0x20                  	// #32
  413fc0:	mov	w11, #0x68                  	// #104
  413fc4:	tst	w9, #0x8000
  413fc8:	csel	w2, w11, w10, ne  // ne = any
  413fcc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  413fd0:	add	x0, x0, #0x5b0
  413fd4:	bl	401ca0 <printf@plt>
  413fd8:	str	w0, [sp, #976]
  413fdc:	ldr	w9, [sp, #1044]
  413fe0:	ldr	w10, [sp, #980]
  413fe4:	add	w9, w9, w10
  413fe8:	mov	w8, w9
  413fec:	ubfx	x8, x8, #0, #32
  413ff0:	ldr	x12, [sp, #992]
  413ff4:	cmp	x8, x12
  413ff8:	b.cc	414010 <ferror@plt+0x122e0>  // b.lo, b.ul, b.last
  413ffc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  414000:	add	x0, x0, #0x5b6
  414004:	bl	401cf0 <gettext@plt>
  414008:	bl	4712bc <warn@@Base>
  41400c:	b	414518 <ferror@plt+0x127e8>
  414010:	mov	x8, xzr
  414014:	str	x8, [sp, #968]
  414018:	ldr	x8, [sp, #616]
  41401c:	ldr	x9, [x8, #8]
  414020:	cbz	x9, 414250 <ferror@plt+0x12520>
  414024:	ldur	x0, [x29, #-16]
  414028:	ldr	x8, [sp, #616]
  41402c:	ldr	x1, [x8, #8]
  414030:	mov	x2, #0x10                  	// #16
  414034:	bl	41df30 <ferror@plt+0x1c200>
  414038:	str	x0, [sp, #888]
  41403c:	ldur	x1, [x29, #-16]
  414040:	ldr	x2, [sp, #888]
  414044:	adrp	x0, 496000 <warn@@Base+0x24d44>
  414048:	add	x0, x0, #0x91e
  41404c:	str	x1, [sp, #160]
  414050:	str	x2, [sp, #152]
  414054:	bl	401cf0 <gettext@plt>
  414058:	add	x8, sp, #0x338
  41405c:	str	x0, [sp, #144]
  414060:	mov	x0, x8
  414064:	ldr	x1, [sp, #160]
  414068:	ldr	x2, [sp, #152]
  41406c:	mov	x3, #0x10                  	// #16
  414070:	mov	x4, #0x1                   	// #1
  414074:	ldr	x5, [sp, #144]
  414078:	bl	4020ec <ferror@plt+0x3bc>
  41407c:	cbnz	x0, 414084 <ferror@plt+0x12354>
  414080:	b	414250 <ferror@plt+0x12520>
  414084:	ldr	x8, [sp, #608]
  414088:	ldr	x9, [x8]
  41408c:	add	x10, sp, #0x338
  414090:	add	x0, x10, #0x8
  414094:	mov	w11, #0x4                   	// #4
  414098:	mov	w1, w11
  41409c:	str	x10, [sp, #136]
  4140a0:	str	w11, [sp, #132]
  4140a4:	blr	x9
  4140a8:	str	x0, [sp, #912]
  4140ac:	ldr	x8, [sp, #608]
  4140b0:	ldr	x9, [x8]
  4140b4:	ldr	x10, [sp, #136]
  4140b8:	add	x0, x10, #0xc
  4140bc:	ldr	w1, [sp, #132]
  4140c0:	blr	x9
  4140c4:	str	x0, [sp, #920]
  4140c8:	ldr	x8, [sp, #888]
  4140cc:	ldr	x9, [sp, #912]
  4140d0:	add	x8, x8, x9
  4140d4:	str	x8, [sp, #800]
  4140d8:	ldur	x1, [x29, #-16]
  4140dc:	ldr	x2, [sp, #800]
  4140e0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4140e4:	add	x0, x0, #0x5d7
  4140e8:	str	x1, [sp, #120]
  4140ec:	str	x2, [sp, #112]
  4140f0:	bl	401cf0 <gettext@plt>
  4140f4:	add	x8, sp, #0x328
  4140f8:	str	x0, [sp, #104]
  4140fc:	mov	x0, x8
  414100:	ldr	x1, [sp, #120]
  414104:	ldr	x2, [sp, #112]
  414108:	mov	x3, #0x10                  	// #16
  41410c:	mov	x4, #0x1                   	// #1
  414110:	ldr	x5, [sp, #104]
  414114:	bl	4020ec <ferror@plt+0x3bc>
  414118:	cbnz	x0, 414130 <ferror@plt+0x12400>
  41411c:	add	x8, sp, #0x348
  414120:	str	xzr, [sp, #864]
  414124:	mov	w9, #0x0                   	// #0
  414128:	strh	w9, [x8, #10]
  41412c:	b	414178 <ferror@plt+0x12448>
  414130:	ldr	x8, [sp, #608]
  414134:	ldr	x9, [x8]
  414138:	add	x10, sp, #0x328
  41413c:	add	x0, x10, #0xc
  414140:	mov	w1, #0x4                   	// #4
  414144:	str	x10, [sp, #96]
  414148:	blr	x9
  41414c:	add	x8, sp, #0x348
  414150:	str	x0, [sp, #864]
  414154:	ldr	x9, [sp, #608]
  414158:	ldr	x10, [x9]
  41415c:	ldr	x11, [sp, #96]
  414160:	add	x0, x11, #0x6
  414164:	mov	w1, #0x2                   	// #2
  414168:	str	x8, [sp, #88]
  41416c:	blr	x10
  414170:	ldr	x8, [sp, #88]
  414174:	strh	w0, [x8, #10]
  414178:	ldr	x8, [sp, #864]
  41417c:	ldr	x9, [sp, #800]
  414180:	add	x8, x9, x8
  414184:	str	x8, [sp, #800]
  414188:	ldrh	w8, [sp, #850]
  41418c:	ldr	x9, [sp, #1024]
  414190:	ldr	w10, [sp, #1044]
  414194:	ldr	w11, [sp, #980]
  414198:	add	w10, w10, w11
  41419c:	ldrh	w10, [x9, w10, uxtw #1]
  4141a0:	mov	w11, #0x0                   	// #0
  4141a4:	cmp	w8, w10
  4141a8:	str	w11, [sp, #84]
  4141ac:	b.eq	4141c0 <ferror@plt+0x12490>  // b.none
  4141b0:	ldr	x8, [sp, #864]
  4141b4:	cmp	x8, #0x0
  4141b8:	cset	w9, ne  // ne = any
  4141bc:	str	w9, [sp, #84]
  4141c0:	ldr	w8, [sp, #84]
  4141c4:	tbnz	w8, #0, 4140d8 <ferror@plt+0x123a8>
  4141c8:	ldrh	w8, [sp, #850]
  4141cc:	ldr	x9, [sp, #1024]
  4141d0:	ldr	w10, [sp, #1044]
  4141d4:	ldr	w11, [sp, #980]
  4141d8:	add	w10, w10, w11
  4141dc:	ldrh	w10, [x9, w10, uxtw #1]
  4141e0:	cmp	w8, w10
  4141e4:	b.ne	414238 <ferror@plt+0x12508>  // b.any
  4141e8:	ldr	x8, [sp, #608]
  4141ec:	ldr	x9, [x8]
  4141f0:	add	x10, sp, #0x328
  4141f4:	add	x0, x10, #0x8
  4141f8:	mov	w1, #0x4                   	// #4
  4141fc:	blr	x9
  414200:	str	x0, [sp, #856]
  414204:	ldr	x8, [sp, #856]
  414208:	ldr	x9, [sp, #1000]
  41420c:	ldr	x9, [x9, #32]
  414210:	cmp	x8, x9
  414214:	b.cc	414224 <ferror@plt+0x124f4>  // b.lo, b.ul, b.last
  414218:	ldr	x8, [sp, #960]
  41421c:	str	x8, [sp, #968]
  414220:	b	414234 <ferror@plt+0x12504>
  414224:	ldr	x8, [sp, #1016]
  414228:	ldr	x9, [sp, #856]
  41422c:	add	x8, x8, x9
  414230:	str	x8, [sp, #968]
  414234:	b	414250 <ferror@plt+0x12520>
  414238:	ldr	x8, [sp, #920]
  41423c:	ldr	x9, [sp, #888]
  414240:	add	x8, x9, x8
  414244:	str	x8, [sp, #888]
  414248:	ldr	x8, [sp, #920]
  41424c:	cbnz	x8, 41403c <ferror@plt+0x1230c>
  414250:	ldr	x8, [sp, #1024]
  414254:	ldr	w9, [sp, #1044]
  414258:	ldr	w10, [sp, #980]
  41425c:	add	w9, w9, w10
  414260:	ldrh	w9, [x8, w9, uxtw #1]
  414264:	mov	w10, #0x8001                	// #32769
  414268:	cmp	w9, w10
  41426c:	b.eq	4144ac <ferror@plt+0x1277c>  // b.none
  414270:	ldr	x8, [sp, #616]
  414274:	ldr	x9, [x8, #24]
  414278:	cbz	x9, 4144ac <ferror@plt+0x1277c>
  41427c:	ldur	x0, [x29, #-16]
  414280:	ldr	x8, [sp, #616]
  414284:	ldr	x1, [x8, #24]
  414288:	mov	x2, #0x14                  	// #20
  41428c:	bl	41df30 <ferror@plt+0x1c200>
  414290:	str	x0, [sp, #696]
  414294:	ldur	x1, [x29, #-16]
  414298:	ldr	x2, [sp, #696]
  41429c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4142a0:	add	x0, x0, #0x902
  4142a4:	str	x1, [sp, #72]
  4142a8:	str	x2, [sp, #64]
  4142ac:	bl	401cf0 <gettext@plt>
  4142b0:	add	x8, sp, #0x2c4
  4142b4:	str	x0, [sp, #56]
  4142b8:	mov	x0, x8
  4142bc:	ldr	x1, [sp, #72]
  4142c0:	ldr	x2, [sp, #64]
  4142c4:	mov	x3, #0x14                  	// #20
  4142c8:	mov	x4, #0x1                   	// #1
  4142cc:	ldr	x5, [sp, #56]
  4142d0:	bl	4020ec <ferror@plt+0x3bc>
  4142d4:	cbnz	x0, 414304 <ferror@plt+0x125d4>
  4142d8:	add	x8, sp, #0x2d8
  4142dc:	str	xzr, [sp, #752]
  4142e0:	ldr	x9, [sp, #1024]
  4142e4:	ldr	w10, [sp, #1044]
  4142e8:	ldr	w11, [sp, #980]
  4142ec:	add	w10, w10, w11
  4142f0:	ldrh	w10, [x9, w10, uxtw #1]
  4142f4:	and	w10, w10, #0x7fff
  4142f8:	add	w10, w10, #0x1
  4142fc:	strh	w10, [x8, #4]
  414300:	b	4143a0 <ferror@plt+0x12670>
  414304:	ldr	x8, [sp, #608]
  414308:	ldr	x9, [x8]
  41430c:	add	x10, sp, #0x2c4
  414310:	add	x0, x10, #0x10
  414314:	mov	w1, #0x4                   	// #4
  414318:	str	x10, [sp, #48]
  41431c:	blr	x9
  414320:	add	x8, sp, #0x2d8
  414324:	str	x0, [sp, #752]
  414328:	ldr	x9, [sp, #608]
  41432c:	ldr	x10, [x9]
  414330:	ldr	x11, [sp, #48]
  414334:	add	x0, x11, #0x4
  414338:	mov	w1, #0x2                   	// #2
  41433c:	str	x8, [sp, #40]
  414340:	blr	x10
  414344:	ldr	x8, [sp, #40]
  414348:	strh	w0, [x8, #4]
  41434c:	ldr	x8, [sp, #752]
  414350:	ldr	x9, [sp, #696]
  414354:	add	x8, x9, x8
  414358:	str	x8, [sp, #696]
  41435c:	ldrh	w8, [sp, #732]
  414360:	ldr	x9, [sp, #1024]
  414364:	ldr	w10, [sp, #1044]
  414368:	ldr	w11, [sp, #980]
  41436c:	add	w10, w10, w11
  414370:	ldrh	w10, [x9, w10, uxtw #1]
  414374:	and	w10, w10, #0x7fff
  414378:	mov	w11, #0x0                   	// #0
  41437c:	cmp	w8, w10
  414380:	str	w11, [sp, #36]
  414384:	b.eq	414398 <ferror@plt+0x12668>  // b.none
  414388:	ldr	x8, [sp, #752]
  41438c:	cmp	x8, #0x0
  414390:	cset	w9, ne  // ne = any
  414394:	str	w9, [sp, #36]
  414398:	ldr	w8, [sp, #36]
  41439c:	tbnz	w8, #0, 414294 <ferror@plt+0x12564>
  4143a0:	ldrh	w8, [sp, #732]
  4143a4:	ldr	x9, [sp, #1024]
  4143a8:	ldr	w10, [sp, #1044]
  4143ac:	ldr	w11, [sp, #980]
  4143b0:	add	w10, w10, w11
  4143b4:	ldrh	w10, [x9, w10, uxtw #1]
  4143b8:	and	w10, w10, #0x7fff
  4143bc:	cmp	w8, w10
  4143c0:	b.ne	4144ac <ferror@plt+0x1277c>  // b.any
  4143c4:	ldr	x8, [sp, #608]
  4143c8:	ldr	x9, [x8]
  4143cc:	add	x10, sp, #0x2c4
  4143d0:	add	x0, x10, #0xc
  4143d4:	mov	w1, #0x4                   	// #4
  4143d8:	blr	x9
  4143dc:	str	x0, [sp, #744]
  4143e0:	ldur	x1, [x29, #-16]
  4143e4:	ldr	x8, [sp, #696]
  4143e8:	ldr	x9, [sp, #752]
  4143ec:	subs	x8, x8, x9
  4143f0:	ldr	x9, [sp, #744]
  4143f4:	add	x2, x8, x9
  4143f8:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4143fc:	add	x0, x0, #0x90e
  414400:	str	x1, [sp, #24]
  414404:	str	x2, [sp, #16]
  414408:	bl	401cf0 <gettext@plt>
  41440c:	add	x8, sp, #0x2b0
  414410:	str	x0, [sp, #8]
  414414:	mov	x0, x8
  414418:	ldr	x1, [sp, #24]
  41441c:	ldr	x2, [sp, #16]
  414420:	mov	x3, #0x8                   	// #8
  414424:	mov	x4, #0x1                   	// #1
  414428:	ldr	x5, [sp, #8]
  41442c:	bl	4020ec <ferror@plt+0x3bc>
  414430:	cbnz	x0, 414438 <ferror@plt+0x12708>
  414434:	b	414518 <ferror@plt+0x127e8>
  414438:	ldr	x8, [sp, #608]
  41443c:	ldr	x9, [x8]
  414440:	add	x0, sp, #0x2b0
  414444:	mov	w1, #0x4                   	// #4
  414448:	blr	x9
  41444c:	str	x0, [sp, #656]
  414450:	ldr	x8, [sp, #656]
  414454:	ldr	x9, [sp, #1000]
  414458:	ldr	x9, [x9, #32]
  41445c:	cmp	x8, x9
  414460:	b.cc	414470 <ferror@plt+0x12740>  // b.lo, b.ul, b.last
  414464:	ldr	x8, [sp, #960]
  414468:	str	x8, [sp, #968]
  41446c:	b	4144ac <ferror@plt+0x1277c>
  414470:	ldr	x8, [sp, #968]
  414474:	cbz	x8, 41449c <ferror@plt+0x1276c>
  414478:	ldr	x8, [sp, #968]
  41447c:	ldr	x9, [sp, #960]
  414480:	cmp	x8, x9
  414484:	b.eq	41449c <ferror@plt+0x1276c>  // b.none
  414488:	adrp	x0, 498000 <warn@@Base+0x26d44>
  41448c:	add	x0, x0, #0x5ec
  414490:	bl	401cf0 <gettext@plt>
  414494:	str	x0, [sp, #968]
  414498:	b	4144ac <ferror@plt+0x1277c>
  41449c:	ldr	x8, [sp, #1016]
  4144a0:	ldr	x9, [sp, #656]
  4144a4:	add	x8, x8, x9
  4144a8:	str	x8, [sp, #968]
  4144ac:	ldr	x8, [sp, #968]
  4144b0:	cbz	x8, 4144f0 <ferror@plt+0x127c0>
  4144b4:	ldr	x1, [sp, #968]
  4144b8:	ldr	x0, [sp, #968]
  4144bc:	str	x1, [sp]
  4144c0:	bl	401900 <strlen@plt>
  4144c4:	mov	w8, #0xc                   	// #12
  4144c8:	subs	w2, w8, w0
  4144cc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4144d0:	add	x0, x0, #0x5f3
  4144d4:	ldr	x1, [sp]
  4144d8:	adrp	x3, 4a6000 <warn@@Base+0x34d44>
  4144dc:	add	x3, x3, #0x201
  4144e0:	bl	401ca0 <printf@plt>
  4144e4:	ldr	w8, [sp, #976]
  4144e8:	add	w8, w8, w0
  4144ec:	str	w8, [sp, #976]
  4144f0:	ldr	w8, [sp, #976]
  4144f4:	cmp	w8, #0x12
  4144f8:	b.ge	414518 <ferror@plt+0x127e8>  // b.tcont
  4144fc:	ldr	w8, [sp, #976]
  414500:	mov	w9, #0x12                  	// #18
  414504:	subs	w1, w9, w8
  414508:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41450c:	add	x0, x0, #0xf78
  414510:	mov	w2, #0x20                  	// #32
  414514:	bl	401ca0 <printf@plt>
  414518:	ldr	w8, [sp, #980]
  41451c:	add	w8, w8, #0x1
  414520:	str	w8, [sp, #980]
  414524:	b	413ee4 <ferror@plt+0x121b4>
  414528:	mov	w0, #0xa                   	// #10
  41452c:	bl	401cd0 <putchar@plt>
  414530:	ldr	w8, [sp, #1044]
  414534:	add	w8, w8, #0x4
  414538:	str	w8, [sp, #1044]
  41453c:	b	413eac <ferror@plt+0x1217c>
  414540:	ldr	x0, [sp, #1024]
  414544:	bl	401bd0 <free@plt>
  414548:	ldr	x0, [sp, #1016]
  41454c:	bl	401bd0 <free@plt>
  414550:	ldr	x0, [sp, #1008]
  414554:	bl	401bd0 <free@plt>
  414558:	b	41455c <ferror@plt+0x1282c>
  41455c:	ldur	w8, [x29, #-28]
  414560:	add	w8, w8, #0x1
  414564:	stur	w8, [x29, #-28]
  414568:	ldur	x9, [x29, #-24]
  41456c:	add	x9, x9, #0x50
  414570:	stur	x9, [x29, #-24]
  414574:	b	412ed4 <ferror@plt+0x111a4>
  414578:	ldur	w8, [x29, #-32]
  41457c:	cbnz	w8, 414590 <ferror@plt+0x12860>
  414580:	adrp	x0, 498000 <warn@@Base+0x26d44>
  414584:	add	x0, x0, #0x5fb
  414588:	bl	401cf0 <gettext@plt>
  41458c:	bl	401ca0 <printf@plt>
  414590:	mov	w8, #0x1                   	// #1
  414594:	stur	w8, [x29, #-4]
  414598:	ldur	w0, [x29, #-4]
  41459c:	add	sp, sp, #0x5b0
  4145a0:	ldr	x28, [sp, #16]
  4145a4:	ldp	x29, x30, [sp], #32
  4145a8:	ret
  4145ac:	sub	sp, sp, #0x40
  4145b0:	stp	x29, x30, [sp, #48]
  4145b4:	add	x29, sp, #0x30
  4145b8:	mov	w8, #0x1                   	// #1
  4145bc:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  4145c0:	add	x9, x9, #0xa04
  4145c4:	stur	x0, [x29, #-16]
  4145c8:	str	w8, [sp, #16]
  4145cc:	ldr	w8, [x9]
  4145d0:	cbnz	w8, 4145e0 <ferror@plt+0x128b0>
  4145d4:	mov	w8, #0x1                   	// #1
  4145d8:	stur	w8, [x29, #-4]
  4145dc:	b	414780 <ferror@plt+0x12a50>
  4145e0:	ldur	x0, [x29, #-16]
  4145e4:	bl	4396e8 <ferror@plt+0x379b8>
  4145e8:	str	wzr, [sp, #20]
  4145ec:	ldur	x8, [x29, #-16]
  4145f0:	ldr	x8, [x8, #112]
  4145f4:	str	x8, [sp, #24]
  4145f8:	ldr	w8, [sp, #20]
  4145fc:	ldur	x9, [x29, #-16]
  414600:	ldr	w10, [x9, #100]
  414604:	mov	w11, #0x0                   	// #0
  414608:	cmp	w8, w10
  41460c:	str	w11, [sp, #8]
  414610:	b.cs	41462c <ferror@plt+0x128fc>  // b.hs, b.nlast
  414614:	ldr	w8, [sp, #20]
  414618:	ldur	x9, [x29, #-16]
  41461c:	ldr	w10, [x9, #152]
  414620:	cmp	w8, w10
  414624:	cset	w8, cc  // cc = lo, ul, last
  414628:	str	w8, [sp, #8]
  41462c:	ldr	w8, [sp, #8]
  414630:	tbnz	w8, #0, 414638 <ferror@plt+0x12908>
  414634:	b	414720 <ferror@plt+0x129f0>
  414638:	ldur	x8, [x29, #-16]
  41463c:	ldr	x8, [x8, #144]
  414640:	ldr	w9, [sp, #20]
  414644:	mov	w10, w9
  414648:	add	x8, x8, x10
  41464c:	ldrb	w9, [x8]
  414650:	strb	w9, [sp, #15]
  414654:	ldrb	w9, [sp, #15]
  414658:	and	w9, w9, #0x1
  41465c:	cbz	w9, 41467c <ferror@plt+0x1294c>
  414660:	ldr	x0, [sp, #24]
  414664:	ldur	x1, [x29, #-16]
  414668:	mov	w8, wzr
  41466c:	mov	w2, w8
  414670:	bl	439884 <ferror@plt+0x37b54>
  414674:	cbnz	w0, 41467c <ferror@plt+0x1294c>
  414678:	str	wzr, [sp, #16]
  41467c:	ldrb	w8, [sp, #15]
  414680:	and	w8, w8, #0x10
  414684:	cbz	w8, 4146a0 <ferror@plt+0x12970>
  414688:	ldr	x0, [sp, #24]
  41468c:	ldur	x1, [x29, #-16]
  414690:	mov	w2, #0x1                   	// #1
  414694:	bl	439884 <ferror@plt+0x37b54>
  414698:	cbnz	w0, 4146a0 <ferror@plt+0x12970>
  41469c:	str	wzr, [sp, #16]
  4146a0:	ldrb	w8, [sp, #15]
  4146a4:	and	w8, w8, #0x8
  4146a8:	cbz	w8, 4146c0 <ferror@plt+0x12990>
  4146ac:	ldr	x0, [sp, #24]
  4146b0:	ldur	x1, [x29, #-16]
  4146b4:	bl	439e70 <ferror@plt+0x38140>
  4146b8:	cbnz	w0, 4146c0 <ferror@plt+0x12990>
  4146bc:	str	wzr, [sp, #16]
  4146c0:	ldrb	w8, [sp, #15]
  4146c4:	and	w8, w8, #0x4
  4146c8:	cbz	w8, 4146e4 <ferror@plt+0x129b4>
  4146cc:	ldr	w0, [sp, #20]
  4146d0:	ldr	x1, [sp, #24]
  4146d4:	ldur	x2, [x29, #-16]
  4146d8:	bl	43a3e0 <ferror@plt+0x386b0>
  4146dc:	cbnz	w0, 4146e4 <ferror@plt+0x129b4>
  4146e0:	str	wzr, [sp, #16]
  4146e4:	ldrb	w8, [sp, #15]
  4146e8:	and	w8, w8, #0x20
  4146ec:	cbz	w8, 414704 <ferror@plt+0x129d4>
  4146f0:	ldr	x0, [sp, #24]
  4146f4:	ldur	x1, [x29, #-16]
  4146f8:	bl	43a730 <ferror@plt+0x38a00>
  4146fc:	cbnz	w0, 414704 <ferror@plt+0x129d4>
  414700:	str	wzr, [sp, #16]
  414704:	ldr	w8, [sp, #20]
  414708:	add	w8, w8, #0x1
  41470c:	str	w8, [sp, #20]
  414710:	ldr	x9, [sp, #24]
  414714:	add	x9, x9, #0x50
  414718:	str	x9, [sp, #24]
  41471c:	b	4145f8 <ferror@plt+0x128c8>
  414720:	ldr	w8, [sp, #20]
  414724:	ldur	x9, [x29, #-16]
  414728:	ldr	w10, [x9, #152]
  41472c:	cmp	w8, w10
  414730:	b.cs	414778 <ferror@plt+0x12a48>  // b.hs, b.nlast
  414734:	ldur	x8, [x29, #-16]
  414738:	ldr	x8, [x8, #144]
  41473c:	ldr	w9, [sp, #20]
  414740:	mov	w10, w9
  414744:	add	x8, x8, x10
  414748:	ldrb	w9, [x8]
  41474c:	cbz	w9, 414768 <ferror@plt+0x12a38>
  414750:	adrp	x0, 498000 <warn@@Base+0x26d44>
  414754:	add	x0, x0, #0x62c
  414758:	bl	401cf0 <gettext@plt>
  41475c:	ldr	w1, [sp, #20]
  414760:	bl	4712bc <warn@@Base>
  414764:	str	wzr, [sp, #16]
  414768:	ldr	w8, [sp, #20]
  41476c:	add	w8, w8, #0x1
  414770:	str	w8, [sp, #20]
  414774:	b	414720 <ferror@plt+0x129f0>
  414778:	ldr	w8, [sp, #16]
  41477c:	stur	w8, [x29, #-4]
  414780:	ldur	w0, [x29, #-4]
  414784:	ldp	x29, x30, [sp, #48]
  414788:	add	sp, sp, #0x40
  41478c:	ret
  414790:	sub	sp, sp, #0x20
  414794:	stp	x29, x30, [sp, #16]
  414798:	add	x29, sp, #0x10
  41479c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4147a0:	add	x8, x8, #0x9f0
  4147a4:	str	x0, [sp]
  4147a8:	ldr	w9, [x8]
  4147ac:	cbnz	w9, 4147bc <ferror@plt+0x12a8c>
  4147b0:	mov	w8, #0x1                   	// #1
  4147b4:	stur	w8, [x29, #-4]
  4147b8:	b	414818 <ferror@plt+0x12ae8>
  4147bc:	ldr	x8, [sp]
  4147c0:	ldrh	w9, [x8, #80]
  4147c4:	cmp	w9, #0x4
  4147c8:	b.eq	4147dc <ferror@plt+0x12aac>  // b.none
  4147cc:	ldr	x0, [sp]
  4147d0:	bl	43aef8 <ferror@plt+0x391c8>
  4147d4:	stur	w0, [x29, #-4]
  4147d8:	b	414818 <ferror@plt+0x12ae8>
  4147dc:	ldr	x8, [sp]
  4147e0:	ldr	w9, [x8, #92]
  4147e4:	cmp	w9, #0x0
  4147e8:	cset	w9, ls  // ls = plast
  4147ec:	tbnz	w9, #0, 414800 <ferror@plt+0x12ad0>
  4147f0:	ldr	x0, [sp]
  4147f4:	bl	43b068 <ferror@plt+0x39338>
  4147f8:	stur	w0, [x29, #-4]
  4147fc:	b	414818 <ferror@plt+0x12ae8>
  414800:	adrp	x0, 498000 <warn@@Base+0x26d44>
  414804:	add	x0, x0, #0x9c5
  414808:	bl	401cf0 <gettext@plt>
  41480c:	bl	401ca0 <printf@plt>
  414810:	mov	w8, #0x1                   	// #1
  414814:	stur	w8, [x29, #-4]
  414818:	ldur	w0, [x29, #-4]
  41481c:	ldp	x29, x30, [sp, #16]
  414820:	add	sp, sp, #0x20
  414824:	ret
  414828:	sub	sp, sp, #0x1b0
  41482c:	stp	x29, x30, [sp, #400]
  414830:	str	x28, [sp, #416]
  414834:	add	x29, sp, #0x190
  414838:	mov	w8, #0x1                   	// #1
  41483c:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  414840:	add	x9, x9, #0x9ec
  414844:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  414848:	add	x10, x10, #0x578
  41484c:	stur	x0, [x29, #-16]
  414850:	stur	w8, [x29, #-80]
  414854:	ldr	w8, [x9]
  414858:	str	x10, [sp, #128]
  41485c:	cbnz	w8, 41486c <ferror@plt+0x12b3c>
  414860:	mov	w8, #0x1                   	// #1
  414864:	stur	w8, [x29, #-4]
  414868:	b	414cd8 <ferror@plt+0x12fa8>
  41486c:	stur	wzr, [x29, #-76]
  414870:	ldur	x8, [x29, #-16]
  414874:	ldr	x8, [x8, #112]
  414878:	stur	x8, [x29, #-24]
  41487c:	ldur	w8, [x29, #-76]
  414880:	ldur	x9, [x29, #-16]
  414884:	ldr	w10, [x9, #100]
  414888:	cmp	w8, w10
  41488c:	b.cs	414cd0 <ferror@plt+0x12fa0>  // b.hs, b.nlast
  414890:	ldur	x8, [x29, #-24]
  414894:	ldr	w9, [x8, #4]
  414898:	mov	w10, #0xfff7                	// #65527
  41489c:	movk	w10, #0x6fff, lsl #16
  4148a0:	cmp	w9, w10
  4148a4:	cset	w9, eq  // eq = none
  4148a8:	eor	w9, w9, #0x1
  4148ac:	tbnz	w9, #0, 414cb4 <ferror@plt+0x12f84>
  4148b0:	b	4148b4 <ferror@plt+0x12b84>
  4148b4:	ldur	x8, [x29, #-24]
  4148b8:	ldr	w9, [x8, #40]
  4148bc:	ldur	x8, [x29, #-16]
  4148c0:	ldr	w10, [x8, #100]
  4148c4:	cmp	w9, w10
  4148c8:	b.cc	4148d0 <ferror@plt+0x12ba0>  // b.lo, b.ul, b.last
  4148cc:	b	414cb4 <ferror@plt+0x12f84>
  4148d0:	ldur	x1, [x29, #-16]
  4148d4:	ldur	x8, [x29, #-24]
  4148d8:	ldr	x2, [x8, #24]
  4148dc:	ldur	x8, [x29, #-24]
  4148e0:	ldr	x4, [x8, #32]
  4148e4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4148e8:	add	x0, x0, #0x630
  4148ec:	str	x1, [sp, #120]
  4148f0:	str	x2, [sp, #112]
  4148f4:	str	x4, [sp, #104]
  4148f8:	bl	401cf0 <gettext@plt>
  4148fc:	mov	x8, xzr
  414900:	str	x0, [sp, #96]
  414904:	mov	x0, x8
  414908:	ldr	x1, [sp, #120]
  41490c:	ldr	x2, [sp, #112]
  414910:	mov	x3, #0x1                   	// #1
  414914:	ldr	x4, [sp, #104]
  414918:	ldr	x5, [sp, #96]
  41491c:	bl	4020ec <ferror@plt+0x3bc>
  414920:	stur	x0, [x29, #-40]
  414924:	ldur	x8, [x29, #-40]
  414928:	cbnz	x8, 414934 <ferror@plt+0x12c04>
  41492c:	stur	wzr, [x29, #-80]
  414930:	b	414cb4 <ferror@plt+0x12f84>
  414934:	ldur	x8, [x29, #-16]
  414938:	ldr	x8, [x8, #112]
  41493c:	ldur	x9, [x29, #-24]
  414940:	ldr	w10, [x9, #40]
  414944:	mov	w9, w10
  414948:	mov	x11, #0x50                  	// #80
  41494c:	mul	x9, x11, x9
  414950:	add	x8, x8, x9
  414954:	stur	x8, [x29, #-32]
  414958:	ldur	x1, [x29, #-16]
  41495c:	ldur	x8, [x29, #-32]
  414960:	ldr	x2, [x8, #24]
  414964:	ldur	x8, [x29, #-32]
  414968:	ldr	x4, [x8, #32]
  41496c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  414970:	add	x0, x0, #0x645
  414974:	str	x1, [sp, #88]
  414978:	str	x2, [sp, #80]
  41497c:	str	x4, [sp, #72]
  414980:	bl	401cf0 <gettext@plt>
  414984:	mov	x8, xzr
  414988:	str	x0, [sp, #64]
  41498c:	mov	x0, x8
  414990:	ldr	x1, [sp, #88]
  414994:	ldr	x2, [sp, #80]
  414998:	mov	x3, #0x1                   	// #1
  41499c:	ldr	x4, [sp, #72]
  4149a0:	ldr	x5, [sp, #64]
  4149a4:	bl	4020ec <ferror@plt+0x3bc>
  4149a8:	stur	x0, [x29, #-48]
  4149ac:	ldur	x8, [x29, #-48]
  4149b0:	cbz	x8, 4149c4 <ferror@plt+0x12c94>
  4149b4:	ldur	x8, [x29, #-24]
  4149b8:	ldr	x8, [x8, #56]
  4149bc:	cmp	x8, #0x14
  4149c0:	b.eq	4149dc <ferror@plt+0x12cac>  // b.none
  4149c4:	ldur	x0, [x29, #-40]
  4149c8:	bl	401bd0 <free@plt>
  4149cc:	ldur	x0, [x29, #-48]
  4149d0:	bl	401bd0 <free@plt>
  4149d4:	stur	wzr, [x29, #-80]
  4149d8:	b	414cb4 <ferror@plt+0x12f84>
  4149dc:	ldur	x8, [x29, #-32]
  4149e0:	ldr	x8, [x8, #32]
  4149e4:	stur	x8, [x29, #-56]
  4149e8:	ldur	x8, [x29, #-24]
  4149ec:	ldr	x8, [x8, #32]
  4149f0:	mov	x9, #0x14                  	// #20
  4149f4:	udiv	x8, x8, x9
  4149f8:	stur	x8, [x29, #-72]
  4149fc:	ldur	x2, [x29, #-72]
  414a00:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  414a04:	add	x8, x8, #0x65a
  414a08:	mov	x0, x8
  414a0c:	mov	x1, x8
  414a10:	bl	4018e0 <ngettext@plt>
  414a14:	ldur	x8, [x29, #-16]
  414a18:	ldur	x1, [x29, #-24]
  414a1c:	str	x0, [sp, #56]
  414a20:	mov	x0, x8
  414a24:	bl	404140 <ferror@plt+0x2410>
  414a28:	ldur	x2, [x29, #-72]
  414a2c:	ldr	x1, [sp, #56]
  414a30:	str	x0, [sp, #48]
  414a34:	mov	x0, x1
  414a38:	ldr	x1, [sp, #48]
  414a3c:	bl	401ca0 <printf@plt>
  414a40:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  414a44:	add	x8, x8, #0x68c
  414a48:	mov	x0, x8
  414a4c:	bl	401cf0 <gettext@plt>
  414a50:	bl	401b70 <puts@plt>
  414a54:	stur	xzr, [x29, #-64]
  414a58:	ldur	x8, [x29, #-64]
  414a5c:	ldur	x9, [x29, #-24]
  414a60:	ldr	x9, [x9, #32]
  414a64:	mov	x10, #0x14                  	// #20
  414a68:	udiv	x9, x9, x10
  414a6c:	cmp	x8, x9
  414a70:	b.cs	414ca4 <ferror@plt+0x12f74>  // b.hs, b.nlast
  414a74:	ldr	x8, [sp, #128]
  414a78:	ldr	x9, [x8]
  414a7c:	ldur	x10, [x29, #-40]
  414a80:	ldur	x11, [x29, #-64]
  414a84:	mov	x12, #0x14                  	// #20
  414a88:	mul	x11, x12, x11
  414a8c:	add	x0, x10, x11
  414a90:	mov	w13, #0x4                   	// #4
  414a94:	mov	w1, w13
  414a98:	str	x12, [sp, #40]
  414a9c:	str	w13, [sp, #36]
  414aa0:	blr	x9
  414aa4:	stur	x0, [x29, #-120]
  414aa8:	ldr	x8, [sp, #128]
  414aac:	ldr	x9, [x8]
  414ab0:	ldur	x10, [x29, #-40]
  414ab4:	ldur	x11, [x29, #-64]
  414ab8:	ldr	x12, [sp, #40]
  414abc:	mul	x11, x12, x11
  414ac0:	add	x10, x10, x11
  414ac4:	add	x0, x10, #0x4
  414ac8:	ldr	w1, [sp, #36]
  414acc:	blr	x9
  414ad0:	sub	x8, x29, #0x80
  414ad4:	stur	x0, [x29, #-128]
  414ad8:	ldr	x9, [sp, #128]
  414adc:	ldr	x10, [x9]
  414ae0:	ldur	x11, [x29, #-40]
  414ae4:	ldur	x12, [x29, #-64]
  414ae8:	ldr	x14, [sp, #40]
  414aec:	mul	x12, x14, x12
  414af0:	add	x11, x11, x12
  414af4:	add	x0, x11, #0x8
  414af8:	ldr	w1, [sp, #36]
  414afc:	str	x8, [sp, #24]
  414b00:	blr	x10
  414b04:	stur	x0, [x29, #-104]
  414b08:	ldr	x8, [sp, #128]
  414b0c:	ldr	x9, [x8]
  414b10:	ldur	x10, [x29, #-40]
  414b14:	ldur	x11, [x29, #-64]
  414b18:	ldr	x12, [sp, #40]
  414b1c:	mul	x11, x12, x11
  414b20:	add	x10, x10, x11
  414b24:	add	x0, x10, #0xc
  414b28:	ldr	w1, [sp, #36]
  414b2c:	blr	x9
  414b30:	stur	x0, [x29, #-96]
  414b34:	ldr	x8, [sp, #128]
  414b38:	ldr	x9, [x8]
  414b3c:	ldur	x10, [x29, #-40]
  414b40:	ldur	x11, [x29, #-64]
  414b44:	ldr	x12, [sp, #40]
  414b48:	mul	x11, x12, x11
  414b4c:	add	x10, x10, x11
  414b50:	add	x0, x10, #0x10
  414b54:	ldr	w1, [sp, #36]
  414b58:	blr	x9
  414b5c:	stur	x0, [x29, #-88]
  414b60:	ldr	x0, [sp, #24]
  414b64:	bl	401ab0 <gmtime@plt>
  414b68:	str	x0, [sp, #136]
  414b6c:	ldr	x8, [sp, #136]
  414b70:	ldr	w13, [x8, #20]
  414b74:	add	w3, w13, #0x76c
  414b78:	ldr	x8, [sp, #136]
  414b7c:	ldr	w13, [x8, #16]
  414b80:	add	w4, w13, #0x1
  414b84:	ldr	x8, [sp, #136]
  414b88:	ldr	w5, [x8, #12]
  414b8c:	ldr	x8, [sp, #136]
  414b90:	ldr	w6, [x8, #8]
  414b94:	ldr	x8, [sp, #136]
  414b98:	ldr	w7, [x8, #4]
  414b9c:	ldr	x8, [sp, #136]
  414ba0:	ldr	w13, [x8]
  414ba4:	add	x0, sp, #0x90
  414ba8:	mov	x1, #0x80                  	// #128
  414bac:	adrp	x2, 487000 <warn@@Base+0x15d44>
  414bb0:	add	x2, x2, #0x8b3
  414bb4:	mov	x8, sp
  414bb8:	str	w13, [x8]
  414bbc:	bl	4019e0 <snprintf@plt>
  414bc0:	ldur	x1, [x29, #-64]
  414bc4:	adrp	x8, 497000 <warn@@Base+0x25d44>
  414bc8:	add	x8, x8, #0xe83
  414bcc:	mov	x0, x8
  414bd0:	bl	401ca0 <printf@plt>
  414bd4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  414bd8:	add	x8, x8, #0x540
  414bdc:	ldr	w13, [x8]
  414be0:	cbz	w13, 414c30 <ferror@plt+0x12f00>
  414be4:	ldur	x8, [x29, #-120]
  414be8:	ldur	x9, [x29, #-56]
  414bec:	cmp	x8, x9
  414bf0:	b.cs	414c08 <ferror@plt+0x12ed8>  // b.hs, b.nlast
  414bf4:	ldur	x8, [x29, #-48]
  414bf8:	ldur	x9, [x29, #-120]
  414bfc:	add	x8, x8, x9
  414c00:	str	x8, [sp, #16]
  414c04:	b	414c18 <ferror@plt+0x12ee8>
  414c08:	adrp	x0, 480000 <warn@@Base+0xed44>
  414c0c:	add	x0, x0, #0xaac
  414c10:	bl	401cf0 <gettext@plt>
  414c14:	str	x0, [sp, #16]
  414c18:	ldr	x8, [sp, #16]
  414c1c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  414c20:	add	x0, x0, #0x6d3
  414c24:	mov	x1, x8
  414c28:	bl	401ca0 <printf@plt>
  414c2c:	b	414c78 <ferror@plt+0x12f48>
  414c30:	ldur	x8, [x29, #-120]
  414c34:	ldur	x9, [x29, #-56]
  414c38:	cmp	x8, x9
  414c3c:	b.cs	414c54 <ferror@plt+0x12f24>  // b.hs, b.nlast
  414c40:	ldur	x8, [x29, #-48]
  414c44:	ldur	x9, [x29, #-120]
  414c48:	add	x8, x8, x9
  414c4c:	str	x8, [sp, #8]
  414c50:	b	414c64 <ferror@plt+0x12f34>
  414c54:	adrp	x0, 480000 <warn@@Base+0xed44>
  414c58:	add	x0, x0, #0xaac
  414c5c:	bl	401cf0 <gettext@plt>
  414c60:	str	x0, [sp, #8]
  414c64:	ldr	x8, [sp, #8]
  414c68:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  414c6c:	add	x0, x0, #0x6d9
  414c70:	mov	x1, x8
  414c74:	bl	401ca0 <printf@plt>
  414c78:	ldur	x2, [x29, #-104]
  414c7c:	ldur	x3, [x29, #-96]
  414c80:	ldur	x4, [x29, #-88]
  414c84:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  414c88:	add	x0, x0, #0x6e2
  414c8c:	add	x1, sp, #0x90
  414c90:	bl	401ca0 <printf@plt>
  414c94:	ldur	x8, [x29, #-64]
  414c98:	add	x8, x8, #0x1
  414c9c:	stur	x8, [x29, #-64]
  414ca0:	b	414a58 <ferror@plt+0x12d28>
  414ca4:	ldur	x0, [x29, #-40]
  414ca8:	bl	401bd0 <free@plt>
  414cac:	ldur	x0, [x29, #-48]
  414cb0:	bl	401bd0 <free@plt>
  414cb4:	ldur	w8, [x29, #-76]
  414cb8:	add	w8, w8, #0x1
  414cbc:	stur	w8, [x29, #-76]
  414cc0:	ldur	x9, [x29, #-24]
  414cc4:	add	x9, x9, #0x50
  414cc8:	stur	x9, [x29, #-24]
  414ccc:	b	41487c <ferror@plt+0x12b4c>
  414cd0:	ldur	w8, [x29, #-80]
  414cd4:	stur	w8, [x29, #-4]
  414cd8:	ldur	w0, [x29, #-4]
  414cdc:	ldr	x28, [sp, #416]
  414ce0:	ldp	x29, x30, [sp, #400]
  414ce4:	add	sp, sp, #0x1b0
  414ce8:	ret
  414cec:	sub	sp, sp, #0x30
  414cf0:	stp	x29, x30, [sp, #32]
  414cf4:	add	x29, sp, #0x20
  414cf8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  414cfc:	add	x8, x8, #0x9ec
  414d00:	adrp	x9, 441000 <ferror@plt+0x3f2d0>
  414d04:	add	x9, x9, #0x874
  414d08:	str	x0, [sp, #16]
  414d0c:	ldr	w10, [x8]
  414d10:	str	x9, [sp, #8]
  414d14:	cbnz	w10, 414d24 <ferror@plt+0x12ff4>
  414d18:	mov	w8, #0x1                   	// #1
  414d1c:	stur	w8, [x29, #-4]
  414d20:	b	414fe0 <ferror@plt+0x132b0>
  414d24:	ldr	x8, [sp, #16]
  414d28:	ldrh	w9, [x8, #82]
  414d2c:	cmp	w9, #0x2
  414d30:	str	w9, [sp, #4]
  414d34:	b.eq	414f60 <ferror@plt+0x13230>  // b.none
  414d38:	b	414d3c <ferror@plt+0x1300c>
  414d3c:	ldr	w8, [sp, #4]
  414d40:	cmp	w8, #0x8
  414d44:	b.eq	414e8c <ferror@plt+0x1315c>  // b.none
  414d48:	b	414d4c <ferror@plt+0x1301c>
  414d4c:	ldr	w8, [sp, #4]
  414d50:	cmp	w8, #0xa
  414d54:	b.eq	414e8c <ferror@plt+0x1315c>  // b.none
  414d58:	b	414d5c <ferror@plt+0x1302c>
  414d5c:	ldr	w8, [sp, #4]
  414d60:	cmp	w8, #0x12
  414d64:	b.eq	414f60 <ferror@plt+0x13230>  // b.none
  414d68:	b	414d6c <ferror@plt+0x1303c>
  414d6c:	ldr	w8, [sp, #4]
  414d70:	subs	w9, w8, #0x14
  414d74:	cmp	w9, #0x1
  414d78:	b.ls	414f08 <ferror@plt+0x131d8>  // b.plast
  414d7c:	b	414d80 <ferror@plt+0x13050>
  414d80:	ldr	w8, [sp, #4]
  414d84:	cmp	w8, #0x16
  414d88:	b.eq	414f34 <ferror@plt+0x13204>  // b.none
  414d8c:	b	414d90 <ferror@plt+0x13060>
  414d90:	ldr	w8, [sp, #4]
  414d94:	cmp	w8, #0x28
  414d98:	b.eq	414e60 <ferror@plt+0x13130>  // b.none
  414d9c:	b	414da0 <ferror@plt+0x13070>
  414da0:	ldr	w8, [sp, #4]
  414da4:	cmp	w8, #0x2b
  414da8:	b.eq	414f60 <ferror@plt+0x13230>  // b.none
  414dac:	b	414db0 <ferror@plt+0x13080>
  414db0:	ldr	w8, [sp, #4]
  414db4:	cmp	w8, #0x2d
  414db8:	b.eq	414e34 <ferror@plt+0x13104>  // b.none
  414dbc:	b	414dc0 <ferror@plt+0x13090>
  414dc0:	ldr	w8, [sp, #4]
  414dc4:	cmp	w8, #0x5d
  414dc8:	b.eq	414e34 <ferror@plt+0x13104>  // b.none
  414dcc:	b	414dd0 <ferror@plt+0x130a0>
  414dd0:	ldr	w8, [sp, #4]
  414dd4:	cmp	w8, #0x69
  414dd8:	b.eq	414e9c <ferror@plt+0x1316c>  // b.none
  414ddc:	b	414de0 <ferror@plt+0x130b0>
  414de0:	ldr	w8, [sp, #4]
  414de4:	cmp	w8, #0x8c
  414de8:	b.eq	414f8c <ferror@plt+0x1325c>  // b.none
  414dec:	b	414df0 <ferror@plt+0x130c0>
  414df0:	ldr	w8, [sp, #4]
  414df4:	cmp	w8, #0xa7
  414df8:	b.eq	414ef8 <ferror@plt+0x131c8>  // b.none
  414dfc:	b	414e00 <ferror@plt+0x130d0>
  414e00:	ldr	w8, [sp, #4]
  414e04:	cmp	w8, #0xc3
  414e08:	b.eq	414e34 <ferror@plt+0x13104>  // b.none
  414e0c:	b	414e10 <ferror@plt+0x130e0>
  414e10:	ldr	w8, [sp, #4]
  414e14:	cmp	w8, #0xf3
  414e18:	b.eq	414ecc <ferror@plt+0x1319c>  // b.none
  414e1c:	b	414e20 <ferror@plt+0x130f0>
  414e20:	mov	w8, #0xa390                	// #41872
  414e24:	ldr	w9, [sp, #4]
  414e28:	cmp	w9, w8
  414e2c:	b.eq	414f34 <ferror@plt+0x13204>  // b.none
  414e30:	b	414fb8 <ferror@plt+0x13288>
  414e34:	ldr	x0, [sp, #16]
  414e38:	adrp	x1, 484000 <warn@@Base+0x12d44>
  414e3c:	add	x1, x1, #0x7b4
  414e40:	mov	w2, #0x1                   	// #1
  414e44:	movk	w2, #0x7000, lsl #16
  414e48:	adrp	x3, 440000 <ferror@plt+0x3e2d0>
  414e4c:	add	x3, x3, #0xecc
  414e50:	ldr	x4, [sp, #8]
  414e54:	bl	4407d4 <ferror@plt+0x3eaa4>
  414e58:	stur	w0, [x29, #-4]
  414e5c:	b	414fe0 <ferror@plt+0x132b0>
  414e60:	ldr	x0, [sp, #16]
  414e64:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  414e68:	add	x1, x1, #0x6fb
  414e6c:	mov	w2, #0x3                   	// #3
  414e70:	movk	w2, #0x7000, lsl #16
  414e74:	adrp	x3, 441000 <ferror@plt+0x3f2d0>
  414e78:	add	x3, x3, #0x8c4
  414e7c:	ldr	x4, [sp, #8]
  414e80:	bl	4407d4 <ferror@plt+0x3eaa4>
  414e84:	stur	w0, [x29, #-4]
  414e88:	b	414fe0 <ferror@plt+0x132b0>
  414e8c:	ldr	x0, [sp, #16]
  414e90:	bl	4421d0 <ferror@plt+0x404a0>
  414e94:	stur	w0, [x29, #-4]
  414e98:	b	414fe0 <ferror@plt+0x132b0>
  414e9c:	ldr	x0, [sp, #16]
  414ea0:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  414ea4:	add	x1, x1, #0x701
  414ea8:	mov	w2, #0x3                   	// #3
  414eac:	movk	w2, #0x7000, lsl #16
  414eb0:	adrp	x3, 444000 <ferror@plt+0x422d0>
  414eb4:	add	x3, x3, #0xa88
  414eb8:	adrp	x4, 444000 <ferror@plt+0x422d0>
  414ebc:	add	x4, x4, #0xf88
  414ec0:	bl	4407d4 <ferror@plt+0x3eaa4>
  414ec4:	stur	w0, [x29, #-4]
  414ec8:	b	414fe0 <ferror@plt+0x132b0>
  414ecc:	ldr	x0, [sp, #16]
  414ed0:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  414ed4:	add	x1, x1, #0x708
  414ed8:	mov	w2, #0x3                   	// #3
  414edc:	movk	w2, #0x7000, lsl #16
  414ee0:	adrp	x3, 445000 <ferror@plt+0x432d0>
  414ee4:	add	x3, x3, #0xb4
  414ee8:	ldr	x4, [sp, #8]
  414eec:	bl	4407d4 <ferror@plt+0x3eaa4>
  414ef0:	stur	w0, [x29, #-4]
  414ef4:	b	414fe0 <ferror@plt+0x132b0>
  414ef8:	ldr	x0, [sp, #16]
  414efc:	bl	445400 <ferror@plt+0x436d0>
  414f00:	stur	w0, [x29, #-4]
  414f04:	b	414fe0 <ferror@plt+0x132b0>
  414f08:	ldr	x0, [sp, #16]
  414f0c:	mov	x8, xzr
  414f10:	mov	x1, x8
  414f14:	mov	w2, #0xfff5                	// #65525
  414f18:	movk	w2, #0x6fff, lsl #16
  414f1c:	mov	x3, x8
  414f20:	adrp	x4, 445000 <ferror@plt+0x432d0>
  414f24:	add	x4, x4, #0x538
  414f28:	bl	4407d4 <ferror@plt+0x3eaa4>
  414f2c:	stur	w0, [x29, #-4]
  414f30:	b	414fe0 <ferror@plt+0x132b0>
  414f34:	ldr	x0, [sp, #16]
  414f38:	mov	x8, xzr
  414f3c:	mov	x1, x8
  414f40:	mov	w2, #0xfff5                	// #65525
  414f44:	movk	w2, #0x6fff, lsl #16
  414f48:	mov	x3, x8
  414f4c:	adrp	x4, 445000 <ferror@plt+0x432d0>
  414f50:	add	x4, x4, #0x9e8
  414f54:	bl	4407d4 <ferror@plt+0x3eaa4>
  414f58:	stur	w0, [x29, #-4]
  414f5c:	b	414fe0 <ferror@plt+0x132b0>
  414f60:	ldr	x0, [sp, #16]
  414f64:	mov	x8, xzr
  414f68:	mov	x1, x8
  414f6c:	mov	w2, #0xfff5                	// #65525
  414f70:	movk	w2, #0x6fff, lsl #16
  414f74:	mov	x3, x8
  414f78:	adrp	x4, 445000 <ferror@plt+0x432d0>
  414f7c:	add	x4, x4, #0xb2c
  414f80:	bl	4407d4 <ferror@plt+0x3eaa4>
  414f84:	stur	w0, [x29, #-4]
  414f88:	b	414fe0 <ferror@plt+0x132b0>
  414f8c:	ldr	x0, [sp, #16]
  414f90:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  414f94:	add	x1, x1, #0x70e
  414f98:	mov	w2, #0x3                   	// #3
  414f9c:	movk	w2, #0x7000, lsl #16
  414fa0:	adrp	x3, 445000 <ferror@plt+0x432d0>
  414fa4:	add	x3, x3, #0xc90
  414fa8:	ldr	x4, [sp, #8]
  414fac:	bl	4407d4 <ferror@plt+0x3eaa4>
  414fb0:	stur	w0, [x29, #-4]
  414fb4:	b	414fe0 <ferror@plt+0x132b0>
  414fb8:	ldr	x0, [sp, #16]
  414fbc:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  414fc0:	add	x1, x1, #0x715
  414fc4:	mov	w2, #0xfff5                	// #65525
  414fc8:	movk	w2, #0x6fff, lsl #16
  414fcc:	adrp	x3, 446000 <ferror@plt+0x442d0>
  414fd0:	add	x3, x3, #0x75c
  414fd4:	ldr	x4, [sp, #8]
  414fd8:	bl	4407d4 <ferror@plt+0x3eaa4>
  414fdc:	stur	w0, [x29, #-4]
  414fe0:	ldur	w0, [x29, #-4]
  414fe4:	ldp	x29, x30, [sp, #32]
  414fe8:	add	sp, sp, #0x30
  414fec:	ret
  414ff0:	sub	sp, sp, #0x30
  414ff4:	stp	x29, x30, [sp, #32]
  414ff8:	add	x29, sp, #0x20
  414ffc:	stur	w0, [x29, #-12]
  415000:	ldur	w8, [x29, #-12]
  415004:	str	w8, [sp, #16]
  415008:	cbz	w8, 415030 <ferror@plt+0x13300>
  41500c:	b	415010 <ferror@plt+0x132e0>
  415010:	ldr	w8, [sp, #16]
  415014:	cmp	w8, #0x1
  415018:	b.eq	415044 <ferror@plt+0x13314>  // b.none
  41501c:	b	415020 <ferror@plt+0x132f0>
  415020:	ldr	w8, [sp, #16]
  415024:	cmp	w8, #0x2
  415028:	b.eq	415054 <ferror@plt+0x13324>  // b.none
  41502c:	b	415064 <ferror@plt+0x13334>
  415030:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415034:	add	x0, x0, #0x826
  415038:	bl	401cf0 <gettext@plt>
  41503c:	stur	x0, [x29, #-8]
  415040:	b	41509c <ferror@plt+0x1336c>
  415044:	adrp	x8, 482000 <warn@@Base+0x10d44>
  415048:	add	x8, x8, #0x82b
  41504c:	stur	x8, [x29, #-8]
  415050:	b	41509c <ferror@plt+0x1336c>
  415054:	adrp	x8, 482000 <warn@@Base+0x10d44>
  415058:	add	x8, x8, #0x831
  41505c:	stur	x8, [x29, #-8]
  415060:	b	41509c <ferror@plt+0x1336c>
  415064:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415068:	add	x0, x0, #0x837
  41506c:	bl	401cf0 <gettext@plt>
  415070:	ldur	w3, [x29, #-12]
  415074:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  415078:	add	x8, x8, #0xc00
  41507c:	str	x0, [sp, #8]
  415080:	mov	x0, x8
  415084:	mov	x1, #0x20                  	// #32
  415088:	ldr	x2, [sp, #8]
  41508c:	str	x8, [sp]
  415090:	bl	4019e0 <snprintf@plt>
  415094:	ldr	x8, [sp]
  415098:	stur	x8, [x29, #-8]
  41509c:	ldur	x0, [x29, #-8]
  4150a0:	ldp	x29, x30, [sp, #32]
  4150a4:	add	sp, sp, #0x30
  4150a8:	ret
  4150ac:	sub	sp, sp, #0x30
  4150b0:	stp	x29, x30, [sp, #32]
  4150b4:	add	x29, sp, #0x20
  4150b8:	stur	w0, [x29, #-12]
  4150bc:	ldur	w8, [x29, #-12]
  4150c0:	str	w8, [sp, #16]
  4150c4:	cbz	w8, 4150ec <ferror@plt+0x133bc>
  4150c8:	b	4150cc <ferror@plt+0x1339c>
  4150cc:	ldr	w8, [sp, #16]
  4150d0:	cmp	w8, #0x1
  4150d4:	b.eq	415100 <ferror@plt+0x133d0>  // b.none
  4150d8:	b	4150dc <ferror@plt+0x133ac>
  4150dc:	ldr	w8, [sp, #16]
  4150e0:	cmp	w8, #0x2
  4150e4:	b.eq	415114 <ferror@plt+0x133e4>  // b.none
  4150e8:	b	415128 <ferror@plt+0x133f8>
  4150ec:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4150f0:	add	x0, x0, #0x826
  4150f4:	bl	401cf0 <gettext@plt>
  4150f8:	stur	x0, [x29, #-8]
  4150fc:	b	415160 <ferror@plt+0x13430>
  415100:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415104:	add	x0, x0, #0x845
  415108:	bl	401cf0 <gettext@plt>
  41510c:	stur	x0, [x29, #-8]
  415110:	b	415160 <ferror@plt+0x13430>
  415114:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415118:	add	x0, x0, #0x863
  41511c:	bl	401cf0 <gettext@plt>
  415120:	stur	x0, [x29, #-8]
  415124:	b	415160 <ferror@plt+0x13430>
  415128:	adrp	x0, 482000 <warn@@Base+0x10d44>
  41512c:	add	x0, x0, #0x837
  415130:	bl	401cf0 <gettext@plt>
  415134:	ldur	w3, [x29, #-12]
  415138:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  41513c:	add	x8, x8, #0xc20
  415140:	str	x0, [sp, #8]
  415144:	mov	x0, x8
  415148:	mov	x1, #0x20                  	// #32
  41514c:	ldr	x2, [sp, #8]
  415150:	str	x8, [sp]
  415154:	bl	4019e0 <snprintf@plt>
  415158:	ldr	x8, [sp]
  41515c:	stur	x8, [x29, #-8]
  415160:	ldur	x0, [x29, #-8]
  415164:	ldp	x29, x30, [sp, #32]
  415168:	add	sp, sp, #0x30
  41516c:	ret
  415170:	sub	sp, sp, #0x50
  415174:	stp	x29, x30, [sp, #64]
  415178:	add	x29, sp, #0x40
  41517c:	stur	x0, [x29, #-16]
  415180:	stur	w1, [x29, #-20]
  415184:	ldur	w8, [x29, #-20]
  415188:	subs	w8, w8, #0x0
  41518c:	mov	w9, w8
  415190:	ubfx	x9, x9, #0, #32
  415194:	cmp	x9, #0x12
  415198:	str	x9, [sp, #32]
  41519c:	b.hi	4152c8 <ferror@plt+0x13598>  // b.pmore
  4151a0:	adrp	x8, 478000 <warn@@Base+0x6d44>
  4151a4:	add	x8, x8, #0x5b4
  4151a8:	ldr	x11, [sp, #32]
  4151ac:	ldrsw	x10, [x8, x11, lsl #2]
  4151b0:	add	x9, x8, x10
  4151b4:	br	x9
  4151b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4151bc:	add	x8, x8, #0x87e
  4151c0:	stur	x8, [x29, #-8]
  4151c4:	b	415434 <ferror@plt+0x13704>
  4151c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4151cc:	add	x8, x8, #0x88e
  4151d0:	stur	x8, [x29, #-8]
  4151d4:	b	415434 <ferror@plt+0x13704>
  4151d8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4151dc:	add	x8, x8, #0x89b
  4151e0:	stur	x8, [x29, #-8]
  4151e4:	b	415434 <ferror@plt+0x13704>
  4151e8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4151ec:	add	x8, x8, #0x8a9
  4151f0:	stur	x8, [x29, #-8]
  4151f4:	b	415434 <ferror@plt+0x13704>
  4151f8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4151fc:	add	x8, x8, #0x8b4
  415200:	stur	x8, [x29, #-8]
  415204:	b	415434 <ferror@plt+0x13704>
  415208:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41520c:	add	x8, x8, #0x8c3
  415210:	stur	x8, [x29, #-8]
  415214:	b	415434 <ferror@plt+0x13704>
  415218:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41521c:	add	x8, x8, #0x8ce
  415220:	stur	x8, [x29, #-8]
  415224:	b	415434 <ferror@plt+0x13704>
  415228:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41522c:	add	x8, x8, #0x8da
  415230:	stur	x8, [x29, #-8]
  415234:	b	415434 <ferror@plt+0x13704>
  415238:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41523c:	add	x8, x8, #0x8e9
  415240:	stur	x8, [x29, #-8]
  415244:	b	415434 <ferror@plt+0x13704>
  415248:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41524c:	add	x8, x8, #0x8f6
  415250:	stur	x8, [x29, #-8]
  415254:	b	415434 <ferror@plt+0x13704>
  415258:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41525c:	add	x8, x8, #0x907
  415260:	stur	x8, [x29, #-8]
  415264:	b	415434 <ferror@plt+0x13704>
  415268:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41526c:	add	x8, x8, #0x916
  415270:	stur	x8, [x29, #-8]
  415274:	b	415434 <ferror@plt+0x13704>
  415278:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41527c:	add	x8, x8, #0x924
  415280:	stur	x8, [x29, #-8]
  415284:	b	415434 <ferror@plt+0x13704>
  415288:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41528c:	add	x8, x8, #0x939
  415290:	stur	x8, [x29, #-8]
  415294:	b	415434 <ferror@plt+0x13704>
  415298:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41529c:	add	x8, x8, #0x93e
  4152a0:	stur	x8, [x29, #-8]
  4152a4:	b	415434 <ferror@plt+0x13704>
  4152a8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4152ac:	add	x8, x8, #0x946
  4152b0:	stur	x8, [x29, #-8]
  4152b4:	b	415434 <ferror@plt+0x13704>
  4152b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4152bc:	add	x8, x8, #0x954
  4152c0:	stur	x8, [x29, #-8]
  4152c4:	b	415434 <ferror@plt+0x13704>
  4152c8:	ldur	w8, [x29, #-20]
  4152cc:	cmp	w8, #0x40
  4152d0:	b.cc	4153fc <ferror@plt+0x136cc>  // b.lo, b.ul, b.last
  4152d4:	ldur	x8, [x29, #-16]
  4152d8:	ldrh	w9, [x8, #82]
  4152dc:	cmp	w9, #0x28
  4152e0:	str	w9, [sp, #28]
  4152e4:	b.eq	415330 <ferror@plt+0x13600>  // b.none
  4152e8:	b	4152ec <ferror@plt+0x135bc>
  4152ec:	ldr	w8, [sp, #28]
  4152f0:	cmp	w8, #0x69
  4152f4:	b.eq	415380 <ferror@plt+0x13650>  // b.none
  4152f8:	b	4152fc <ferror@plt+0x135cc>
  4152fc:	ldr	w8, [sp, #28]
  415300:	cmp	w8, #0x8c
  415304:	b.eq	4153b0 <ferror@plt+0x13680>  // b.none
  415308:	b	41530c <ferror@plt+0x135dc>
  41530c:	ldr	w8, [sp, #28]
  415310:	cmp	w8, #0xdd
  415314:	b.eq	415380 <ferror@plt+0x13650>  // b.none
  415318:	b	41531c <ferror@plt+0x135ec>
  41531c:	mov	w8, #0x1059                	// #4185
  415320:	ldr	w9, [sp, #28]
  415324:	cmp	w9, w8
  415328:	b.eq	415380 <ferror@plt+0x13650>  // b.none
  41532c:	b	4153fc <ferror@plt+0x136cc>
  415330:	ldur	w8, [x29, #-20]
  415334:	cmp	w8, #0x41
  415338:	str	w8, [sp, #24]
  41533c:	b.eq	41536c <ferror@plt+0x1363c>  // b.none
  415340:	b	415344 <ferror@plt+0x13614>
  415344:	ldr	w8, [sp, #24]
  415348:	cmp	w8, #0x61
  41534c:	cset	w9, eq  // eq = none
  415350:	eor	w9, w9, #0x1
  415354:	tbnz	w9, #0, 41537c <ferror@plt+0x1364c>
  415358:	b	41535c <ferror@plt+0x1362c>
  41535c:	adrp	x8, 482000 <warn@@Base+0x10d44>
  415360:	add	x8, x8, #0x971
  415364:	stur	x8, [x29, #-8]
  415368:	b	415434 <ferror@plt+0x13704>
  41536c:	adrp	x8, 482000 <warn@@Base+0x10d44>
  415370:	add	x8, x8, #0x975
  415374:	stur	x8, [x29, #-8]
  415378:	b	415434 <ferror@plt+0x13704>
  41537c:	b	4153fc <ferror@plt+0x136cc>
  415380:	ldur	w8, [x29, #-20]
  415384:	cmp	w8, #0xff
  415388:	cset	w8, eq  // eq = none
  41538c:	eor	w8, w8, #0x1
  415390:	tbnz	w8, #0, 4153ac <ferror@plt+0x1367c>
  415394:	b	415398 <ferror@plt+0x13668>
  415398:	adrp	x0, 482000 <warn@@Base+0x10d44>
  41539c:	add	x0, x0, #0x97f
  4153a0:	bl	401cf0 <gettext@plt>
  4153a4:	stur	x0, [x29, #-8]
  4153a8:	b	415434 <ferror@plt+0x13704>
  4153ac:	b	4153fc <ferror@plt+0x136cc>
  4153b0:	ldur	w8, [x29, #-20]
  4153b4:	cmp	w8, #0x40
  4153b8:	str	w8, [sp, #20]
  4153bc:	b.eq	4153d4 <ferror@plt+0x136a4>  // b.none
  4153c0:	b	4153c4 <ferror@plt+0x13694>
  4153c4:	ldr	w8, [sp, #20]
  4153c8:	cmp	w8, #0x41
  4153cc:	b.eq	4153e8 <ferror@plt+0x136b8>  // b.none
  4153d0:	b	4153f8 <ferror@plt+0x136c8>
  4153d4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4153d8:	add	x0, x0, #0x98e
  4153dc:	bl	401cf0 <gettext@plt>
  4153e0:	stur	x0, [x29, #-8]
  4153e4:	b	415434 <ferror@plt+0x13704>
  4153e8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4153ec:	add	x8, x8, #0x99f
  4153f0:	stur	x8, [x29, #-8]
  4153f4:	b	415434 <ferror@plt+0x13704>
  4153f8:	b	4153fc <ferror@plt+0x136cc>
  4153fc:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415400:	add	x0, x0, #0x837
  415404:	bl	401cf0 <gettext@plt>
  415408:	ldur	w3, [x29, #-20]
  41540c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  415410:	add	x8, x8, #0xc40
  415414:	str	x0, [sp, #8]
  415418:	mov	x0, x8
  41541c:	mov	x1, #0x20                  	// #32
  415420:	ldr	x2, [sp, #8]
  415424:	str	x8, [sp]
  415428:	bl	4019e0 <snprintf@plt>
  41542c:	ldr	x8, [sp]
  415430:	stur	x8, [x29, #-8]
  415434:	ldur	x0, [x29, #-8]
  415438:	ldp	x29, x30, [sp, #64]
  41543c:	add	sp, sp, #0x50
  415440:	ret
  415444:	sub	sp, sp, #0x50
  415448:	stp	x29, x30, [sp, #64]
  41544c:	add	x29, sp, #0x40
  415450:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  415454:	add	x8, x8, #0xc60
  415458:	stur	w0, [x29, #-12]
  41545c:	ldur	w9, [x29, #-12]
  415460:	subs	w9, w9, #0x0
  415464:	mov	w10, w9
  415468:	ubfx	x10, x10, #0, #32
  41546c:	cmp	x10, #0x4
  415470:	stur	x8, [x29, #-24]
  415474:	str	x10, [sp, #32]
  415478:	b.hi	4154f8 <ferror@plt+0x137c8>  // b.pmore
  41547c:	adrp	x8, 478000 <warn@@Base+0x6d44>
  415480:	add	x8, x8, #0x600
  415484:	ldr	x11, [sp, #32]
  415488:	ldrsw	x10, [x8, x11, lsl #2]
  41548c:	add	x9, x8, x10
  415490:	br	x9
  415494:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415498:	add	x0, x0, #0x9ab
  41549c:	bl	401cf0 <gettext@plt>
  4154a0:	stur	x0, [x29, #-8]
  4154a4:	b	4155c0 <ferror@plt+0x13890>
  4154a8:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4154ac:	add	x0, x0, #0x9b7
  4154b0:	bl	401cf0 <gettext@plt>
  4154b4:	stur	x0, [x29, #-8]
  4154b8:	b	4155c0 <ferror@plt+0x13890>
  4154bc:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4154c0:	add	x0, x0, #0x9ce
  4154c4:	bl	401cf0 <gettext@plt>
  4154c8:	stur	x0, [x29, #-8]
  4154cc:	b	4155c0 <ferror@plt+0x13890>
  4154d0:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4154d4:	add	x0, x0, #0x9e5
  4154d8:	bl	401cf0 <gettext@plt>
  4154dc:	stur	x0, [x29, #-8]
  4154e0:	b	4155c0 <ferror@plt+0x13890>
  4154e4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4154e8:	add	x0, x0, #0x9fe
  4154ec:	bl	401cf0 <gettext@plt>
  4154f0:	stur	x0, [x29, #-8]
  4154f4:	b	4155c0 <ferror@plt+0x13890>
  4154f8:	ldur	w8, [x29, #-12]
  4154fc:	mov	w9, #0xff00                	// #65280
  415500:	cmp	w8, w9
  415504:	b.cc	415544 <ferror@plt+0x13814>  // b.lo, b.ul, b.last
  415508:	ldur	w8, [x29, #-12]
  41550c:	mov	w9, #0xffff                	// #65535
  415510:	cmp	w8, w9
  415514:	b.hi	415544 <ferror@plt+0x13814>  // b.pmore
  415518:	adrp	x0, 482000 <warn@@Base+0x10d44>
  41551c:	add	x0, x0, #0xa0f
  415520:	bl	401cf0 <gettext@plt>
  415524:	ldur	w3, [x29, #-12]
  415528:	ldur	x8, [x29, #-24]
  41552c:	str	x0, [sp, #24]
  415530:	mov	x0, x8
  415534:	mov	x1, #0x20                  	// #32
  415538:	ldr	x2, [sp, #24]
  41553c:	bl	4019e0 <snprintf@plt>
  415540:	b	4155b8 <ferror@plt+0x13888>
  415544:	ldur	w8, [x29, #-12]
  415548:	mov	w9, #0xfe00                	// #65024
  41554c:	cmp	w8, w9
  415550:	b.cc	415590 <ferror@plt+0x13860>  // b.lo, b.ul, b.last
  415554:	ldur	w8, [x29, #-12]
  415558:	mov	w9, #0xfeff                	// #65279
  41555c:	cmp	w8, w9
  415560:	b.hi	415590 <ferror@plt+0x13860>  // b.pmore
  415564:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415568:	add	x0, x0, #0xa28
  41556c:	bl	401cf0 <gettext@plt>
  415570:	ldur	w3, [x29, #-12]
  415574:	ldur	x8, [x29, #-24]
  415578:	str	x0, [sp, #16]
  41557c:	mov	x0, x8
  415580:	mov	x1, #0x20                  	// #32
  415584:	ldr	x2, [sp, #16]
  415588:	bl	4019e0 <snprintf@plt>
  41558c:	b	4155b8 <ferror@plt+0x13888>
  415590:	adrp	x0, 482000 <warn@@Base+0x10d44>
  415594:	add	x0, x0, #0xa3a
  415598:	bl	401cf0 <gettext@plt>
  41559c:	ldur	w3, [x29, #-12]
  4155a0:	ldur	x8, [x29, #-24]
  4155a4:	str	x0, [sp, #8]
  4155a8:	mov	x0, x8
  4155ac:	mov	x1, #0x20                  	// #32
  4155b0:	ldr	x2, [sp, #8]
  4155b4:	bl	4019e0 <snprintf@plt>
  4155b8:	ldur	x8, [x29, #-24]
  4155bc:	stur	x8, [x29, #-8]
  4155c0:	ldur	x0, [x29, #-8]
  4155c4:	ldp	x29, x30, [sp, #64]
  4155c8:	add	sp, sp, #0x50
  4155cc:	ret
  4155d0:	sub	sp, sp, #0x30
  4155d4:	stp	x29, x30, [sp, #32]
  4155d8:	add	x29, sp, #0x20
  4155dc:	stur	w0, [x29, #-12]
  4155e0:	ldur	w8, [x29, #-12]
  4155e4:	str	w8, [sp, #16]
  4155e8:	cbz	w8, 416334 <ferror@plt+0x14604>
  4155ec:	b	4155f0 <ferror@plt+0x138c0>
  4155f0:	ldr	w8, [sp, #16]
  4155f4:	cmp	w8, #0x1
  4155f8:	b.eq	416348 <ferror@plt+0x14618>  // b.none
  4155fc:	b	415600 <ferror@plt+0x138d0>
  415600:	ldr	w8, [sp, #16]
  415604:	cmp	w8, #0x2
  415608:	b.eq	416358 <ferror@plt+0x14628>  // b.none
  41560c:	b	415610 <ferror@plt+0x138e0>
  415610:	ldr	w8, [sp, #16]
  415614:	cmp	w8, #0x3
  415618:	b.eq	416368 <ferror@plt+0x14638>  // b.none
  41561c:	b	415620 <ferror@plt+0x138f0>
  415620:	ldr	w8, [sp, #16]
  415624:	cmp	w8, #0x4
  415628:	b.eq	416378 <ferror@plt+0x14648>  // b.none
  41562c:	b	415630 <ferror@plt+0x13900>
  415630:	ldr	w8, [sp, #16]
  415634:	cmp	w8, #0x5
  415638:	b.eq	416388 <ferror@plt+0x14658>  // b.none
  41563c:	b	415640 <ferror@plt+0x13910>
  415640:	ldr	w8, [sp, #16]
  415644:	cmp	w8, #0x6
  415648:	b.eq	416398 <ferror@plt+0x14668>  // b.none
  41564c:	b	415650 <ferror@plt+0x13920>
  415650:	ldr	w8, [sp, #16]
  415654:	cmp	w8, #0x7
  415658:	b.eq	4163a8 <ferror@plt+0x14678>  // b.none
  41565c:	b	415660 <ferror@plt+0x13930>
  415660:	ldr	w8, [sp, #16]
  415664:	cmp	w8, #0x8
  415668:	b.eq	4163b8 <ferror@plt+0x14688>  // b.none
  41566c:	b	415670 <ferror@plt+0x13940>
  415670:	ldr	w8, [sp, #16]
  415674:	cmp	w8, #0x9
  415678:	b.eq	4163c8 <ferror@plt+0x14698>  // b.none
  41567c:	b	415680 <ferror@plt+0x13950>
  415680:	ldr	w8, [sp, #16]
  415684:	cmp	w8, #0xa
  415688:	b.eq	4163d8 <ferror@plt+0x146a8>  // b.none
  41568c:	b	415690 <ferror@plt+0x13960>
  415690:	ldr	w8, [sp, #16]
  415694:	cmp	w8, #0xb
  415698:	b.eq	4163e8 <ferror@plt+0x146b8>  // b.none
  41569c:	b	4156a0 <ferror@plt+0x13970>
  4156a0:	ldr	w8, [sp, #16]
  4156a4:	cmp	w8, #0xf
  4156a8:	b.eq	4163f8 <ferror@plt+0x146c8>  // b.none
  4156ac:	b	4156b0 <ferror@plt+0x13980>
  4156b0:	ldr	w8, [sp, #16]
  4156b4:	cmp	w8, #0x11
  4156b8:	b.eq	416408 <ferror@plt+0x146d8>  // b.none
  4156bc:	b	4156c0 <ferror@plt+0x13990>
  4156c0:	ldr	w8, [sp, #16]
  4156c4:	cmp	w8, #0x12
  4156c8:	b.eq	416418 <ferror@plt+0x146e8>  // b.none
  4156cc:	b	4156d0 <ferror@plt+0x139a0>
  4156d0:	ldr	w8, [sp, #16]
  4156d4:	cmp	w8, #0x13
  4156d8:	b.eq	416428 <ferror@plt+0x146f8>  // b.none
  4156dc:	b	4156e0 <ferror@plt+0x139b0>
  4156e0:	ldr	w8, [sp, #16]
  4156e4:	cmp	w8, #0x14
  4156e8:	b.eq	416438 <ferror@plt+0x14708>  // b.none
  4156ec:	b	4156f0 <ferror@plt+0x139c0>
  4156f0:	ldr	w8, [sp, #16]
  4156f4:	cmp	w8, #0x15
  4156f8:	b.eq	416448 <ferror@plt+0x14718>  // b.none
  4156fc:	b	415700 <ferror@plt+0x139d0>
  415700:	ldr	w8, [sp, #16]
  415704:	cmp	w8, #0x16
  415708:	b.eq	416458 <ferror@plt+0x14728>  // b.none
  41570c:	b	415710 <ferror@plt+0x139e0>
  415710:	ldr	w8, [sp, #16]
  415714:	cmp	w8, #0x17
  415718:	b.eq	416468 <ferror@plt+0x14738>  // b.none
  41571c:	b	415720 <ferror@plt+0x139f0>
  415720:	ldr	w8, [sp, #16]
  415724:	cmp	w8, #0x24
  415728:	b.eq	416478 <ferror@plt+0x14748>  // b.none
  41572c:	b	415730 <ferror@plt+0x13a00>
  415730:	ldr	w8, [sp, #16]
  415734:	cmp	w8, #0x25
  415738:	b.eq	416488 <ferror@plt+0x14758>  // b.none
  41573c:	b	415740 <ferror@plt+0x13a10>
  415740:	ldr	w8, [sp, #16]
  415744:	cmp	w8, #0x26
  415748:	b.eq	416498 <ferror@plt+0x14768>  // b.none
  41574c:	b	415750 <ferror@plt+0x13a20>
  415750:	ldr	w8, [sp, #16]
  415754:	cmp	w8, #0x27
  415758:	b.eq	4164a8 <ferror@plt+0x14778>  // b.none
  41575c:	b	415760 <ferror@plt+0x13a30>
  415760:	ldr	w8, [sp, #16]
  415764:	cmp	w8, #0x28
  415768:	b.eq	4164b8 <ferror@plt+0x14788>  // b.none
  41576c:	b	415770 <ferror@plt+0x13a40>
  415770:	ldr	w8, [sp, #16]
  415774:	cmp	w8, #0x29
  415778:	b.eq	4164c8 <ferror@plt+0x14798>  // b.none
  41577c:	b	415780 <ferror@plt+0x13a50>
  415780:	ldr	w8, [sp, #16]
  415784:	cmp	w8, #0x2a
  415788:	b.eq	4164d8 <ferror@plt+0x147a8>  // b.none
  41578c:	b	415790 <ferror@plt+0x13a60>
  415790:	ldr	w8, [sp, #16]
  415794:	cmp	w8, #0x2b
  415798:	b.eq	4164e8 <ferror@plt+0x147b8>  // b.none
  41579c:	b	4157a0 <ferror@plt+0x13a70>
  4157a0:	ldr	w8, [sp, #16]
  4157a4:	cmp	w8, #0x2c
  4157a8:	b.eq	4164f8 <ferror@plt+0x147c8>  // b.none
  4157ac:	b	4157b0 <ferror@plt+0x13a80>
  4157b0:	ldr	w8, [sp, #16]
  4157b4:	cmp	w8, #0x2d
  4157b8:	b.eq	416508 <ferror@plt+0x147d8>  // b.none
  4157bc:	b	4157c0 <ferror@plt+0x13a90>
  4157c0:	ldr	w8, [sp, #16]
  4157c4:	cmp	w8, #0x2e
  4157c8:	b.eq	416518 <ferror@plt+0x147e8>  // b.none
  4157cc:	b	4157d0 <ferror@plt+0x13aa0>
  4157d0:	ldr	w8, [sp, #16]
  4157d4:	cmp	w8, #0x2f
  4157d8:	b.eq	416528 <ferror@plt+0x147f8>  // b.none
  4157dc:	b	4157e0 <ferror@plt+0x13ab0>
  4157e0:	ldr	w8, [sp, #16]
  4157e4:	cmp	w8, #0x30
  4157e8:	b.eq	416538 <ferror@plt+0x14808>  // b.none
  4157ec:	b	4157f0 <ferror@plt+0x13ac0>
  4157f0:	ldr	w8, [sp, #16]
  4157f4:	cmp	w8, #0x31
  4157f8:	b.eq	416548 <ferror@plt+0x14818>  // b.none
  4157fc:	b	415800 <ferror@plt+0x13ad0>
  415800:	ldr	w8, [sp, #16]
  415804:	cmp	w8, #0x32
  415808:	b.eq	416558 <ferror@plt+0x14828>  // b.none
  41580c:	b	415810 <ferror@plt+0x13ae0>
  415810:	ldr	w8, [sp, #16]
  415814:	cmp	w8, #0x33
  415818:	b.eq	416568 <ferror@plt+0x14838>  // b.none
  41581c:	b	415820 <ferror@plt+0x13af0>
  415820:	ldr	w8, [sp, #16]
  415824:	cmp	w8, #0x34
  415828:	b.eq	416578 <ferror@plt+0x14848>  // b.none
  41582c:	b	415830 <ferror@plt+0x13b00>
  415830:	ldr	w8, [sp, #16]
  415834:	cmp	w8, #0x35
  415838:	b.eq	416588 <ferror@plt+0x14858>  // b.none
  41583c:	b	415840 <ferror@plt+0x13b10>
  415840:	ldr	w8, [sp, #16]
  415844:	cmp	w8, #0x36
  415848:	b.eq	416598 <ferror@plt+0x14868>  // b.none
  41584c:	b	415850 <ferror@plt+0x13b20>
  415850:	ldr	w8, [sp, #16]
  415854:	cmp	w8, #0x37
  415858:	b.eq	4165a8 <ferror@plt+0x14878>  // b.none
  41585c:	b	415860 <ferror@plt+0x13b30>
  415860:	ldr	w8, [sp, #16]
  415864:	cmp	w8, #0x38
  415868:	b.eq	4165b8 <ferror@plt+0x14888>  // b.none
  41586c:	b	415870 <ferror@plt+0x13b40>
  415870:	ldr	w8, [sp, #16]
  415874:	cmp	w8, #0x39
  415878:	b.eq	4165c8 <ferror@plt+0x14898>  // b.none
  41587c:	b	415880 <ferror@plt+0x13b50>
  415880:	ldr	w8, [sp, #16]
  415884:	cmp	w8, #0x3a
  415888:	b.eq	4165d8 <ferror@plt+0x148a8>  // b.none
  41588c:	b	415890 <ferror@plt+0x13b60>
  415890:	ldr	w8, [sp, #16]
  415894:	cmp	w8, #0x3b
  415898:	b.eq	4165e8 <ferror@plt+0x148b8>  // b.none
  41589c:	b	4158a0 <ferror@plt+0x13b70>
  4158a0:	ldr	w8, [sp, #16]
  4158a4:	cmp	w8, #0x3c
  4158a8:	b.eq	4165f8 <ferror@plt+0x148c8>  // b.none
  4158ac:	b	4158b0 <ferror@plt+0x13b80>
  4158b0:	ldr	w8, [sp, #16]
  4158b4:	cmp	w8, #0x3d
  4158b8:	b.eq	416608 <ferror@plt+0x148d8>  // b.none
  4158bc:	b	4158c0 <ferror@plt+0x13b90>
  4158c0:	ldr	w8, [sp, #16]
  4158c4:	cmp	w8, #0x3e
  4158c8:	b.eq	416618 <ferror@plt+0x148e8>  // b.none
  4158cc:	b	4158d0 <ferror@plt+0x13ba0>
  4158d0:	ldr	w8, [sp, #16]
  4158d4:	cmp	w8, #0x3f
  4158d8:	b.eq	416628 <ferror@plt+0x148f8>  // b.none
  4158dc:	b	4158e0 <ferror@plt+0x13bb0>
  4158e0:	ldr	w8, [sp, #16]
  4158e4:	cmp	w8, #0x40
  4158e8:	b.eq	416638 <ferror@plt+0x14908>  // b.none
  4158ec:	b	4158f0 <ferror@plt+0x13bc0>
  4158f0:	ldr	w8, [sp, #16]
  4158f4:	cmp	w8, #0x41
  4158f8:	b.eq	416648 <ferror@plt+0x14918>  // b.none
  4158fc:	b	415900 <ferror@plt+0x13bd0>
  415900:	ldr	w8, [sp, #16]
  415904:	cmp	w8, #0x42
  415908:	b.eq	416658 <ferror@plt+0x14928>  // b.none
  41590c:	b	415910 <ferror@plt+0x13be0>
  415910:	ldr	w8, [sp, #16]
  415914:	cmp	w8, #0x43
  415918:	b.eq	416668 <ferror@plt+0x14938>  // b.none
  41591c:	b	415920 <ferror@plt+0x13bf0>
  415920:	ldr	w8, [sp, #16]
  415924:	cmp	w8, #0x44
  415928:	b.eq	416678 <ferror@plt+0x14948>  // b.none
  41592c:	b	415930 <ferror@plt+0x13c00>
  415930:	ldr	w8, [sp, #16]
  415934:	cmp	w8, #0x45
  415938:	b.eq	416688 <ferror@plt+0x14958>  // b.none
  41593c:	b	415940 <ferror@plt+0x13c10>
  415940:	ldr	w8, [sp, #16]
  415944:	cmp	w8, #0x46
  415948:	b.eq	416698 <ferror@plt+0x14968>  // b.none
  41594c:	b	415950 <ferror@plt+0x13c20>
  415950:	ldr	w8, [sp, #16]
  415954:	cmp	w8, #0x47
  415958:	b.eq	4166a8 <ferror@plt+0x14978>  // b.none
  41595c:	b	415960 <ferror@plt+0x13c30>
  415960:	ldr	w8, [sp, #16]
  415964:	cmp	w8, #0x48
  415968:	b.eq	4166b8 <ferror@plt+0x14988>  // b.none
  41596c:	b	415970 <ferror@plt+0x13c40>
  415970:	ldr	w8, [sp, #16]
  415974:	cmp	w8, #0x49
  415978:	b.eq	4166c8 <ferror@plt+0x14998>  // b.none
  41597c:	b	415980 <ferror@plt+0x13c50>
  415980:	ldr	w8, [sp, #16]
  415984:	cmp	w8, #0x4a
  415988:	b.eq	4166d8 <ferror@plt+0x149a8>  // b.none
  41598c:	b	415990 <ferror@plt+0x13c60>
  415990:	ldr	w8, [sp, #16]
  415994:	cmp	w8, #0x4b
  415998:	b.eq	4166e8 <ferror@plt+0x149b8>  // b.none
  41599c:	b	4159a0 <ferror@plt+0x13c70>
  4159a0:	ldr	w8, [sp, #16]
  4159a4:	cmp	w8, #0x4c
  4159a8:	b.eq	4166f8 <ferror@plt+0x149c8>  // b.none
  4159ac:	b	4159b0 <ferror@plt+0x13c80>
  4159b0:	ldr	w8, [sp, #16]
  4159b4:	cmp	w8, #0x4d
  4159b8:	b.eq	416708 <ferror@plt+0x149d8>  // b.none
  4159bc:	b	4159c0 <ferror@plt+0x13c90>
  4159c0:	ldr	w8, [sp, #16]
  4159c4:	cmp	w8, #0x4e
  4159c8:	b.eq	416718 <ferror@plt+0x149e8>  // b.none
  4159cc:	b	4159d0 <ferror@plt+0x13ca0>
  4159d0:	ldr	w8, [sp, #16]
  4159d4:	cmp	w8, #0x4f
  4159d8:	b.eq	416728 <ferror@plt+0x149f8>  // b.none
  4159dc:	b	4159e0 <ferror@plt+0x13cb0>
  4159e0:	ldr	w8, [sp, #16]
  4159e4:	cmp	w8, #0x50
  4159e8:	b.eq	416738 <ferror@plt+0x14a08>  // b.none
  4159ec:	b	4159f0 <ferror@plt+0x13cc0>
  4159f0:	ldr	w8, [sp, #16]
  4159f4:	cmp	w8, #0x51
  4159f8:	b.eq	416748 <ferror@plt+0x14a18>  // b.none
  4159fc:	b	415a00 <ferror@plt+0x13cd0>
  415a00:	ldr	w8, [sp, #16]
  415a04:	cmp	w8, #0x52
  415a08:	b.eq	416758 <ferror@plt+0x14a28>  // b.none
  415a0c:	b	415a10 <ferror@plt+0x13ce0>
  415a10:	ldr	w8, [sp, #16]
  415a14:	cmp	w8, #0x53
  415a18:	b.eq	416768 <ferror@plt+0x14a38>  // b.none
  415a1c:	b	415a20 <ferror@plt+0x13cf0>
  415a20:	ldr	w8, [sp, #16]
  415a24:	cmp	w8, #0x54
  415a28:	b.eq	416778 <ferror@plt+0x14a48>  // b.none
  415a2c:	b	415a30 <ferror@plt+0x13d00>
  415a30:	ldr	w8, [sp, #16]
  415a34:	cmp	w8, #0x55
  415a38:	b.eq	416788 <ferror@plt+0x14a58>  // b.none
  415a3c:	b	415a40 <ferror@plt+0x13d10>
  415a40:	ldr	w8, [sp, #16]
  415a44:	cmp	w8, #0x56
  415a48:	b.eq	416798 <ferror@plt+0x14a68>  // b.none
  415a4c:	b	415a50 <ferror@plt+0x13d20>
  415a50:	ldr	w8, [sp, #16]
  415a54:	cmp	w8, #0x57
  415a58:	b.eq	4167a8 <ferror@plt+0x14a78>  // b.none
  415a5c:	b	415a60 <ferror@plt+0x13d30>
  415a60:	ldr	w8, [sp, #16]
  415a64:	cmp	w8, #0x58
  415a68:	b.eq	4167b8 <ferror@plt+0x14a88>  // b.none
  415a6c:	b	415a70 <ferror@plt+0x13d40>
  415a70:	ldr	w8, [sp, #16]
  415a74:	cmp	w8, #0x59
  415a78:	b.eq	4167c8 <ferror@plt+0x14a98>  // b.none
  415a7c:	b	415a80 <ferror@plt+0x13d50>
  415a80:	ldr	w8, [sp, #16]
  415a84:	cmp	w8, #0x5a
  415a88:	b.eq	4167d8 <ferror@plt+0x14aa8>  // b.none
  415a8c:	b	415a90 <ferror@plt+0x13d60>
  415a90:	ldr	w8, [sp, #16]
  415a94:	cmp	w8, #0x5b
  415a98:	b.eq	4167e8 <ferror@plt+0x14ab8>  // b.none
  415a9c:	b	415aa0 <ferror@plt+0x13d70>
  415aa0:	ldr	w8, [sp, #16]
  415aa4:	cmp	w8, #0x5c
  415aa8:	b.eq	4167f8 <ferror@plt+0x14ac8>  // b.none
  415aac:	b	415ab0 <ferror@plt+0x13d80>
  415ab0:	ldr	w8, [sp, #16]
  415ab4:	cmp	w8, #0x5d
  415ab8:	b.eq	416808 <ferror@plt+0x14ad8>  // b.none
  415abc:	b	415ac0 <ferror@plt+0x13d90>
  415ac0:	ldr	w8, [sp, #16]
  415ac4:	cmp	w8, #0x5e
  415ac8:	b.eq	416818 <ferror@plt+0x14ae8>  // b.none
  415acc:	b	415ad0 <ferror@plt+0x13da0>
  415ad0:	ldr	w8, [sp, #16]
  415ad4:	cmp	w8, #0x5f
  415ad8:	b.eq	416828 <ferror@plt+0x14af8>  // b.none
  415adc:	b	415ae0 <ferror@plt+0x13db0>
  415ae0:	ldr	w8, [sp, #16]
  415ae4:	cmp	w8, #0x60
  415ae8:	b.eq	416838 <ferror@plt+0x14b08>  // b.none
  415aec:	b	415af0 <ferror@plt+0x13dc0>
  415af0:	ldr	w8, [sp, #16]
  415af4:	cmp	w8, #0x61
  415af8:	b.eq	416848 <ferror@plt+0x14b18>  // b.none
  415afc:	b	415b00 <ferror@plt+0x13dd0>
  415b00:	ldr	w8, [sp, #16]
  415b04:	cmp	w8, #0x62
  415b08:	b.eq	416858 <ferror@plt+0x14b28>  // b.none
  415b0c:	b	415b10 <ferror@plt+0x13de0>
  415b10:	ldr	w8, [sp, #16]
  415b14:	cmp	w8, #0x63
  415b18:	b.eq	416868 <ferror@plt+0x14b38>  // b.none
  415b1c:	b	415b20 <ferror@plt+0x13df0>
  415b20:	ldr	w8, [sp, #16]
  415b24:	cmp	w8, #0x64
  415b28:	b.eq	416878 <ferror@plt+0x14b48>  // b.none
  415b2c:	b	415b30 <ferror@plt+0x13e00>
  415b30:	ldr	w8, [sp, #16]
  415b34:	cmp	w8, #0x65
  415b38:	b.eq	416888 <ferror@plt+0x14b58>  // b.none
  415b3c:	b	415b40 <ferror@plt+0x13e10>
  415b40:	ldr	w8, [sp, #16]
  415b44:	cmp	w8, #0x66
  415b48:	b.eq	416898 <ferror@plt+0x14b68>  // b.none
  415b4c:	b	415b50 <ferror@plt+0x13e20>
  415b50:	ldr	w8, [sp, #16]
  415b54:	cmp	w8, #0x67
  415b58:	b.eq	4168a8 <ferror@plt+0x14b78>  // b.none
  415b5c:	b	415b60 <ferror@plt+0x13e30>
  415b60:	ldr	w8, [sp, #16]
  415b64:	cmp	w8, #0x68
  415b68:	b.eq	4168b8 <ferror@plt+0x14b88>  // b.none
  415b6c:	b	415b70 <ferror@plt+0x13e40>
  415b70:	ldr	w8, [sp, #16]
  415b74:	cmp	w8, #0x69
  415b78:	b.eq	4168c8 <ferror@plt+0x14b98>  // b.none
  415b7c:	b	415b80 <ferror@plt+0x13e50>
  415b80:	ldr	w8, [sp, #16]
  415b84:	cmp	w8, #0x6a
  415b88:	b.eq	4168d8 <ferror@plt+0x14ba8>  // b.none
  415b8c:	b	415b90 <ferror@plt+0x13e60>
  415b90:	ldr	w8, [sp, #16]
  415b94:	cmp	w8, #0x6b
  415b98:	b.eq	4168e8 <ferror@plt+0x14bb8>  // b.none
  415b9c:	b	415ba0 <ferror@plt+0x13e70>
  415ba0:	ldr	w8, [sp, #16]
  415ba4:	cmp	w8, #0x6c
  415ba8:	b.eq	4168f8 <ferror@plt+0x14bc8>  // b.none
  415bac:	b	415bb0 <ferror@plt+0x13e80>
  415bb0:	ldr	w8, [sp, #16]
  415bb4:	cmp	w8, #0x6d
  415bb8:	b.eq	416908 <ferror@plt+0x14bd8>  // b.none
  415bbc:	b	415bc0 <ferror@plt+0x13e90>
  415bc0:	ldr	w8, [sp, #16]
  415bc4:	cmp	w8, #0x6e
  415bc8:	b.eq	416918 <ferror@plt+0x14be8>  // b.none
  415bcc:	b	415bd0 <ferror@plt+0x13ea0>
  415bd0:	ldr	w8, [sp, #16]
  415bd4:	cmp	w8, #0x6f
  415bd8:	b.eq	416928 <ferror@plt+0x14bf8>  // b.none
  415bdc:	b	415be0 <ferror@plt+0x13eb0>
  415be0:	ldr	w8, [sp, #16]
  415be4:	cmp	w8, #0x70
  415be8:	b.eq	416938 <ferror@plt+0x14c08>  // b.none
  415bec:	b	415bf0 <ferror@plt+0x13ec0>
  415bf0:	ldr	w8, [sp, #16]
  415bf4:	cmp	w8, #0x71
  415bf8:	b.eq	416948 <ferror@plt+0x14c18>  // b.none
  415bfc:	b	415c00 <ferror@plt+0x13ed0>
  415c00:	ldr	w8, [sp, #16]
  415c04:	cmp	w8, #0x72
  415c08:	b.eq	416958 <ferror@plt+0x14c28>  // b.none
  415c0c:	b	415c10 <ferror@plt+0x13ee0>
  415c10:	ldr	w8, [sp, #16]
  415c14:	cmp	w8, #0x73
  415c18:	b.eq	416968 <ferror@plt+0x14c38>  // b.none
  415c1c:	b	415c20 <ferror@plt+0x13ef0>
  415c20:	ldr	w8, [sp, #16]
  415c24:	cmp	w8, #0x74
  415c28:	b.eq	416978 <ferror@plt+0x14c48>  // b.none
  415c2c:	b	415c30 <ferror@plt+0x13f00>
  415c30:	ldr	w8, [sp, #16]
  415c34:	cmp	w8, #0x75
  415c38:	b.eq	416988 <ferror@plt+0x14c58>  // b.none
  415c3c:	b	415c40 <ferror@plt+0x13f10>
  415c40:	ldr	w8, [sp, #16]
  415c44:	cmp	w8, #0x76
  415c48:	b.eq	416998 <ferror@plt+0x14c68>  // b.none
  415c4c:	b	415c50 <ferror@plt+0x13f20>
  415c50:	ldr	w8, [sp, #16]
  415c54:	cmp	w8, #0x77
  415c58:	b.eq	4169a8 <ferror@plt+0x14c78>  // b.none
  415c5c:	b	415c60 <ferror@plt+0x13f30>
  415c60:	ldr	w8, [sp, #16]
  415c64:	cmp	w8, #0x78
  415c68:	b.eq	4169b8 <ferror@plt+0x14c88>  // b.none
  415c6c:	b	415c70 <ferror@plt+0x13f40>
  415c70:	ldr	w8, [sp, #16]
  415c74:	cmp	w8, #0x83
  415c78:	b.eq	4169c8 <ferror@plt+0x14c98>  // b.none
  415c7c:	b	415c80 <ferror@plt+0x13f50>
  415c80:	ldr	w8, [sp, #16]
  415c84:	cmp	w8, #0x84
  415c88:	b.eq	4169d8 <ferror@plt+0x14ca8>  // b.none
  415c8c:	b	415c90 <ferror@plt+0x13f60>
  415c90:	ldr	w8, [sp, #16]
  415c94:	cmp	w8, #0x86
  415c98:	b.eq	4169e8 <ferror@plt+0x14cb8>  // b.none
  415c9c:	b	415ca0 <ferror@plt+0x13f70>
  415ca0:	ldr	w8, [sp, #16]
  415ca4:	cmp	w8, #0x87
  415ca8:	b.eq	4169f8 <ferror@plt+0x14cc8>  // b.none
  415cac:	b	415cb0 <ferror@plt+0x13f80>
  415cb0:	ldr	w8, [sp, #16]
  415cb4:	cmp	w8, #0x88
  415cb8:	b.eq	416a08 <ferror@plt+0x14cd8>  // b.none
  415cbc:	b	415cc0 <ferror@plt+0x13f90>
  415cc0:	ldr	w8, [sp, #16]
  415cc4:	cmp	w8, #0x89
  415cc8:	b.eq	416a18 <ferror@plt+0x14ce8>  // b.none
  415ccc:	b	415cd0 <ferror@plt+0x13fa0>
  415cd0:	ldr	w8, [sp, #16]
  415cd4:	cmp	w8, #0x8a
  415cd8:	b.eq	416a28 <ferror@plt+0x14cf8>  // b.none
  415cdc:	b	415ce0 <ferror@plt+0x13fb0>
  415ce0:	ldr	w8, [sp, #16]
  415ce4:	cmp	w8, #0x8b
  415ce8:	b.eq	416a38 <ferror@plt+0x14d08>  // b.none
  415cec:	b	415cf0 <ferror@plt+0x13fc0>
  415cf0:	ldr	w8, [sp, #16]
  415cf4:	cmp	w8, #0x8c
  415cf8:	b.eq	416a48 <ferror@plt+0x14d18>  // b.none
  415cfc:	b	415d00 <ferror@plt+0x13fd0>
  415d00:	ldr	w8, [sp, #16]
  415d04:	cmp	w8, #0x8d
  415d08:	b.eq	416a58 <ferror@plt+0x14d28>  // b.none
  415d0c:	b	415d10 <ferror@plt+0x13fe0>
  415d10:	ldr	w8, [sp, #16]
  415d14:	cmp	w8, #0x8e
  415d18:	b.eq	416a68 <ferror@plt+0x14d38>  // b.none
  415d1c:	b	415d20 <ferror@plt+0x13ff0>
  415d20:	ldr	w8, [sp, #16]
  415d24:	cmp	w8, #0x90
  415d28:	b.eq	416a78 <ferror@plt+0x14d48>  // b.none
  415d2c:	b	415d30 <ferror@plt+0x14000>
  415d30:	ldr	w8, [sp, #16]
  415d34:	cmp	w8, #0xa0
  415d38:	b.eq	416a88 <ferror@plt+0x14d58>  // b.none
  415d3c:	b	415d40 <ferror@plt+0x14010>
  415d40:	ldr	w8, [sp, #16]
  415d44:	cmp	w8, #0xa1
  415d48:	b.eq	416a98 <ferror@plt+0x14d68>  // b.none
  415d4c:	b	415d50 <ferror@plt+0x14020>
  415d50:	ldr	w8, [sp, #16]
  415d54:	cmp	w8, #0xa2
  415d58:	b.eq	416aa8 <ferror@plt+0x14d78>  // b.none
  415d5c:	b	415d60 <ferror@plt+0x14030>
  415d60:	ldr	w8, [sp, #16]
  415d64:	cmp	w8, #0xa3
  415d68:	b.eq	416ab8 <ferror@plt+0x14d88>  // b.none
  415d6c:	b	415d70 <ferror@plt+0x14040>
  415d70:	ldr	w8, [sp, #16]
  415d74:	cmp	w8, #0xa4
  415d78:	b.eq	416ac8 <ferror@plt+0x14d98>  // b.none
  415d7c:	b	415d80 <ferror@plt+0x14050>
  415d80:	ldr	w8, [sp, #16]
  415d84:	cmp	w8, #0xa5
  415d88:	b.eq	416ad8 <ferror@plt+0x14da8>  // b.none
  415d8c:	b	415d90 <ferror@plt+0x14060>
  415d90:	ldr	w8, [sp, #16]
  415d94:	cmp	w8, #0xa6
  415d98:	b.eq	416ae8 <ferror@plt+0x14db8>  // b.none
  415d9c:	b	415da0 <ferror@plt+0x14070>
  415da0:	ldr	w8, [sp, #16]
  415da4:	cmp	w8, #0xa7
  415da8:	b.eq	416af8 <ferror@plt+0x14dc8>  // b.none
  415dac:	b	415db0 <ferror@plt+0x14080>
  415db0:	ldr	w8, [sp, #16]
  415db4:	cmp	w8, #0xa8
  415db8:	b.eq	416b08 <ferror@plt+0x14dd8>  // b.none
  415dbc:	b	415dc0 <ferror@plt+0x14090>
  415dc0:	ldr	w8, [sp, #16]
  415dc4:	cmp	w8, #0xa9
  415dc8:	b.eq	416b18 <ferror@plt+0x14de8>  // b.none
  415dcc:	b	415dd0 <ferror@plt+0x140a0>
  415dd0:	ldr	w8, [sp, #16]
  415dd4:	cmp	w8, #0xaa
  415dd8:	b.eq	416b28 <ferror@plt+0x14df8>  // b.none
  415ddc:	b	415de0 <ferror@plt+0x140b0>
  415de0:	ldr	w8, [sp, #16]
  415de4:	cmp	w8, #0xab
  415de8:	b.eq	416b38 <ferror@plt+0x14e08>  // b.none
  415dec:	b	415df0 <ferror@plt+0x140c0>
  415df0:	ldr	w8, [sp, #16]
  415df4:	cmp	w8, #0xac
  415df8:	b.eq	416b48 <ferror@plt+0x14e18>  // b.none
  415dfc:	b	415e00 <ferror@plt+0x140d0>
  415e00:	ldr	w8, [sp, #16]
  415e04:	cmp	w8, #0xad
  415e08:	b.eq	416b58 <ferror@plt+0x14e28>  // b.none
  415e0c:	b	415e10 <ferror@plt+0x140e0>
  415e10:	ldr	w8, [sp, #16]
  415e14:	cmp	w8, #0xae
  415e18:	b.eq	416b68 <ferror@plt+0x14e38>  // b.none
  415e1c:	b	415e20 <ferror@plt+0x140f0>
  415e20:	ldr	w8, [sp, #16]
  415e24:	cmp	w8, #0xaf
  415e28:	b.eq	416b78 <ferror@plt+0x14e48>  // b.none
  415e2c:	b	415e30 <ferror@plt+0x14100>
  415e30:	ldr	w8, [sp, #16]
  415e34:	cmp	w8, #0xb0
  415e38:	b.eq	416b88 <ferror@plt+0x14e58>  // b.none
  415e3c:	b	415e40 <ferror@plt+0x14110>
  415e40:	ldr	w8, [sp, #16]
  415e44:	cmp	w8, #0xb1
  415e48:	b.eq	416b98 <ferror@plt+0x14e68>  // b.none
  415e4c:	b	415e50 <ferror@plt+0x14120>
  415e50:	ldr	w8, [sp, #16]
  415e54:	cmp	w8, #0xb2
  415e58:	b.eq	416ba8 <ferror@plt+0x14e78>  // b.none
  415e5c:	b	415e60 <ferror@plt+0x14130>
  415e60:	ldr	w8, [sp, #16]
  415e64:	cmp	w8, #0xb3
  415e68:	b.eq	416bb8 <ferror@plt+0x14e88>  // b.none
  415e6c:	b	415e70 <ferror@plt+0x14140>
  415e70:	ldr	w8, [sp, #16]
  415e74:	cmp	w8, #0xb4
  415e78:	b.eq	416bc8 <ferror@plt+0x14e98>  // b.none
  415e7c:	b	415e80 <ferror@plt+0x14150>
  415e80:	ldr	w8, [sp, #16]
  415e84:	cmp	w8, #0xb5
  415e88:	b.eq	416bd8 <ferror@plt+0x14ea8>  // b.none
  415e8c:	b	415e90 <ferror@plt+0x14160>
  415e90:	ldr	w8, [sp, #16]
  415e94:	cmp	w8, #0xb6
  415e98:	b.eq	416be8 <ferror@plt+0x14eb8>  // b.none
  415e9c:	b	415ea0 <ferror@plt+0x14170>
  415ea0:	ldr	w8, [sp, #16]
  415ea4:	cmp	w8, #0xb7
  415ea8:	b.eq	416bf8 <ferror@plt+0x14ec8>  // b.none
  415eac:	b	415eb0 <ferror@plt+0x14180>
  415eb0:	ldr	w8, [sp, #16]
  415eb4:	cmp	w8, #0xb8
  415eb8:	b.eq	416c08 <ferror@plt+0x14ed8>  // b.none
  415ebc:	b	415ec0 <ferror@plt+0x14190>
  415ec0:	ldr	w8, [sp, #16]
  415ec4:	cmp	w8, #0xb9
  415ec8:	b.eq	416c18 <ferror@plt+0x14ee8>  // b.none
  415ecc:	b	415ed0 <ferror@plt+0x141a0>
  415ed0:	ldr	w8, [sp, #16]
  415ed4:	cmp	w8, #0xba
  415ed8:	b.eq	416c28 <ferror@plt+0x14ef8>  // b.none
  415edc:	b	415ee0 <ferror@plt+0x141b0>
  415ee0:	ldr	w8, [sp, #16]
  415ee4:	cmp	w8, #0xbb
  415ee8:	b.eq	416c38 <ferror@plt+0x14f08>  // b.none
  415eec:	b	415ef0 <ferror@plt+0x141c0>
  415ef0:	ldr	w8, [sp, #16]
  415ef4:	cmp	w8, #0xbc
  415ef8:	b.eq	416c48 <ferror@plt+0x14f18>  // b.none
  415efc:	b	415f00 <ferror@plt+0x141d0>
  415f00:	ldr	w8, [sp, #16]
  415f04:	cmp	w8, #0xbd
  415f08:	b.eq	416b98 <ferror@plt+0x14e68>  // b.none
  415f0c:	b	415f10 <ferror@plt+0x141e0>
  415f10:	ldr	w8, [sp, #16]
  415f14:	cmp	w8, #0xbe
  415f18:	b.eq	416c58 <ferror@plt+0x14f28>  // b.none
  415f1c:	b	415f20 <ferror@plt+0x141f0>
  415f20:	ldr	w8, [sp, #16]
  415f24:	cmp	w8, #0xbf
  415f28:	b.eq	416c68 <ferror@plt+0x14f38>  // b.none
  415f2c:	b	415f30 <ferror@plt+0x14200>
  415f30:	ldr	w8, [sp, #16]
  415f34:	cmp	w8, #0xc0
  415f38:	b.eq	416c78 <ferror@plt+0x14f48>  // b.none
  415f3c:	b	415f40 <ferror@plt+0x14210>
  415f40:	ldr	w8, [sp, #16]
  415f44:	cmp	w8, #0xc1
  415f48:	b.eq	416c88 <ferror@plt+0x14f58>  // b.none
  415f4c:	b	415f50 <ferror@plt+0x14220>
  415f50:	ldr	w8, [sp, #16]
  415f54:	cmp	w8, #0xc2
  415f58:	b.eq	416c98 <ferror@plt+0x14f68>  // b.none
  415f5c:	b	415f60 <ferror@plt+0x14230>
  415f60:	ldr	w8, [sp, #16]
  415f64:	cmp	w8, #0xc3
  415f68:	b.eq	416ca8 <ferror@plt+0x14f78>  // b.none
  415f6c:	b	415f70 <ferror@plt+0x14240>
  415f70:	ldr	w8, [sp, #16]
  415f74:	cmp	w8, #0xc4
  415f78:	b.eq	416cb8 <ferror@plt+0x14f88>  // b.none
  415f7c:	b	415f80 <ferror@plt+0x14250>
  415f80:	ldr	w8, [sp, #16]
  415f84:	cmp	w8, #0xc5
  415f88:	b.eq	416cc8 <ferror@plt+0x14f98>  // b.none
  415f8c:	b	415f90 <ferror@plt+0x14260>
  415f90:	ldr	w8, [sp, #16]
  415f94:	cmp	w8, #0xc6
  415f98:	b.eq	416cd8 <ferror@plt+0x14fa8>  // b.none
  415f9c:	b	415fa0 <ferror@plt+0x14270>
  415fa0:	ldr	w8, [sp, #16]
  415fa4:	cmp	w8, #0xc7
  415fa8:	b.eq	416ce8 <ferror@plt+0x14fb8>  // b.none
  415fac:	b	415fb0 <ferror@plt+0x14280>
  415fb0:	ldr	w8, [sp, #16]
  415fb4:	cmp	w8, #0xc8
  415fb8:	b.eq	416cf8 <ferror@plt+0x14fc8>  // b.none
  415fbc:	b	415fc0 <ferror@plt+0x14290>
  415fc0:	ldr	w8, [sp, #16]
  415fc4:	cmp	w8, #0xc9
  415fc8:	b.eq	416d08 <ferror@plt+0x14fd8>  // b.none
  415fcc:	b	415fd0 <ferror@plt+0x142a0>
  415fd0:	ldr	w8, [sp, #16]
  415fd4:	cmp	w8, #0xca
  415fd8:	b.eq	416d18 <ferror@plt+0x14fe8>  // b.none
  415fdc:	b	415fe0 <ferror@plt+0x142b0>
  415fe0:	ldr	w8, [sp, #16]
  415fe4:	cmp	w8, #0xcb
  415fe8:	b.eq	416d28 <ferror@plt+0x14ff8>  // b.none
  415fec:	b	415ff0 <ferror@plt+0x142c0>
  415ff0:	ldr	w8, [sp, #16]
  415ff4:	cmp	w8, #0xcc
  415ff8:	b.eq	416d38 <ferror@plt+0x15008>  // b.none
  415ffc:	b	416000 <ferror@plt+0x142d0>
  416000:	ldr	w8, [sp, #16]
  416004:	cmp	w8, #0xd2
  416008:	b.eq	416d48 <ferror@plt+0x15018>  // b.none
  41600c:	b	416010 <ferror@plt+0x142e0>
  416010:	ldr	w8, [sp, #16]
  416014:	cmp	w8, #0xd3
  416018:	b.eq	416d58 <ferror@plt+0x15028>  // b.none
  41601c:	b	416020 <ferror@plt+0x142f0>
  416020:	ldr	w8, [sp, #16]
  416024:	cmp	w8, #0xd4
  416028:	b.eq	416d68 <ferror@plt+0x15038>  // b.none
  41602c:	b	416030 <ferror@plt+0x14300>
  416030:	ldr	w8, [sp, #16]
  416034:	cmp	w8, #0xd5
  416038:	b.eq	416d78 <ferror@plt+0x15048>  // b.none
  41603c:	b	416040 <ferror@plt+0x14310>
  416040:	ldr	w8, [sp, #16]
  416044:	cmp	w8, #0xd6
  416048:	b.eq	416d88 <ferror@plt+0x15058>  // b.none
  41604c:	b	416050 <ferror@plt+0x14320>
  416050:	ldr	w8, [sp, #16]
  416054:	cmp	w8, #0xd7
  416058:	b.eq	416d98 <ferror@plt+0x15068>  // b.none
  41605c:	b	416060 <ferror@plt+0x14330>
  416060:	ldr	w8, [sp, #16]
  416064:	cmp	w8, #0xd8
  416068:	b.eq	416da8 <ferror@plt+0x15078>  // b.none
  41606c:	b	416070 <ferror@plt+0x14340>
  416070:	ldr	w8, [sp, #16]
  416074:	cmp	w8, #0xd9
  416078:	b.eq	416db8 <ferror@plt+0x15088>  // b.none
  41607c:	b	416080 <ferror@plt+0x14350>
  416080:	ldr	w8, [sp, #16]
  416084:	cmp	w8, #0xda
  416088:	b.eq	416dc8 <ferror@plt+0x15098>  // b.none
  41608c:	b	416090 <ferror@plt+0x14360>
  416090:	ldr	w8, [sp, #16]
  416094:	cmp	w8, #0xdb
  416098:	b.eq	416dd8 <ferror@plt+0x150a8>  // b.none
  41609c:	b	4160a0 <ferror@plt+0x14370>
  4160a0:	ldr	w8, [sp, #16]
  4160a4:	cmp	w8, #0xdc
  4160a8:	b.eq	416de8 <ferror@plt+0x150b8>  // b.none
  4160ac:	b	4160b0 <ferror@plt+0x14380>
  4160b0:	ldr	w8, [sp, #16]
  4160b4:	cmp	w8, #0xdd
  4160b8:	b.eq	416df8 <ferror@plt+0x150c8>  // b.none
  4160bc:	b	4160c0 <ferror@plt+0x14390>
  4160c0:	ldr	w8, [sp, #16]
  4160c4:	cmp	w8, #0xde
  4160c8:	b.eq	416e08 <ferror@plt+0x150d8>  // b.none
  4160cc:	b	4160d0 <ferror@plt+0x143a0>
  4160d0:	ldr	w8, [sp, #16]
  4160d4:	cmp	w8, #0xdf
  4160d8:	b.eq	416e18 <ferror@plt+0x150e8>  // b.none
  4160dc:	b	4160e0 <ferror@plt+0x143b0>
  4160e0:	ldr	w8, [sp, #16]
  4160e4:	cmp	w8, #0xe0
  4160e8:	b.eq	416e28 <ferror@plt+0x150f8>  // b.none
  4160ec:	b	4160f0 <ferror@plt+0x143c0>
  4160f0:	ldr	w8, [sp, #16]
  4160f4:	cmp	w8, #0xf3
  4160f8:	b.eq	416e38 <ferror@plt+0x15108>  // b.none
  4160fc:	b	416100 <ferror@plt+0x143d0>
  416100:	ldr	w8, [sp, #16]
  416104:	cmp	w8, #0xf4
  416108:	b.eq	416e48 <ferror@plt+0x15118>  // b.none
  41610c:	b	416110 <ferror@plt+0x143e0>
  416110:	ldr	w8, [sp, #16]
  416114:	cmp	w8, #0xf7
  416118:	b.eq	416e58 <ferror@plt+0x15128>  // b.none
  41611c:	b	416120 <ferror@plt+0x143f0>
  416120:	ldr	w8, [sp, #16]
  416124:	cmp	w8, #0xfa
  416128:	b.eq	416e68 <ferror@plt+0x15138>  // b.none
  41612c:	b	416130 <ferror@plt+0x14400>
  416130:	ldr	w8, [sp, #16]
  416134:	cmp	w8, #0xfc
  416138:	b.eq	416f28 <ferror@plt+0x151f8>  // b.none
  41613c:	b	416140 <ferror@plt+0x14410>
  416140:	mov	w8, #0x1057                	// #4183
  416144:	ldr	w9, [sp, #16]
  416148:	cmp	w9, w8
  41614c:	b.eq	416768 <ferror@plt+0x14a38>  // b.none
  416150:	b	416154 <ferror@plt+0x14424>
  416154:	mov	w8, #0x1223                	// #4643
  416158:	ldr	w9, [sp, #16]
  41615c:	cmp	w9, w8
  416160:	b.eq	416ef8 <ferror@plt+0x151c8>  // b.none
  416164:	b	416168 <ferror@plt+0x14438>
  416168:	mov	w8, #0x2530                	// #9520
  41616c:	ldr	w9, [sp, #16]
  416170:	cmp	w9, w8
  416174:	b.eq	416e78 <ferror@plt+0x15148>  // b.none
  416178:	b	41617c <ferror@plt+0x1444c>
  41617c:	mov	w8, #0x3330                	// #13104
  416180:	ldr	w9, [sp, #16]
  416184:	cmp	w9, w8
  416188:	b.eq	416778 <ferror@plt+0x14a48>  // b.none
  41618c:	b	416190 <ferror@plt+0x14460>
  416190:	mov	w8, #0x4157                	// #16727
  416194:	ldr	w9, [sp, #16]
  416198:	cmp	w9, w8
  41619c:	b.eq	416e98 <ferror@plt+0x15168>  // b.none
  4161a0:	b	4161a4 <ferror@plt+0x14474>
  4161a4:	mov	w8, #0x4688                	// #18056
  4161a8:	ldr	w9, [sp, #16]
  4161ac:	cmp	w9, w8
  4161b0:	b.eq	416978 <ferror@plt+0x14c48>  // b.none
  4161b4:	b	4161b8 <ferror@plt+0x14488>
  4161b8:	mov	w8, #0x4def                	// #19951
  4161bc:	ldr	w9, [sp, #16]
  4161c0:	cmp	w9, w8
  4161c4:	b.eq	416f18 <ferror@plt+0x151e8>  // b.none
  4161c8:	b	4161cc <ferror@plt+0x1449c>
  4161cc:	mov	w8, #0x5441                	// #21569
  4161d0:	ldr	w9, [sp, #16]
  4161d4:	cmp	w9, w8
  4161d8:	b.eq	416f08 <ferror@plt+0x151d8>  // b.none
  4161dc:	b	4161e0 <ferror@plt+0x144b0>
  4161e0:	mov	w8, #0x5aa5                	// #23205
  4161e4:	ldr	w9, [sp, #16]
  4161e8:	cmp	w9, w8
  4161ec:	b.eq	416ea8 <ferror@plt+0x15178>  // b.none
  4161f0:	b	4161f4 <ferror@plt+0x144c4>
  4161f4:	mov	w8, #0x7650                	// #30288
  4161f8:	ldr	w9, [sp, #16]
  4161fc:	cmp	w9, w8
  416200:	b.eq	416788 <ferror@plt+0x14a58>  // b.none
  416204:	b	416208 <ferror@plt+0x144d8>
  416208:	mov	w8, #0x7676                	// #30326
  41620c:	ldr	w9, [sp, #16]
  416210:	cmp	w9, w8
  416214:	b.eq	416798 <ferror@plt+0x14a68>  // b.none
  416218:	b	41621c <ferror@plt+0x144ec>
  41621c:	mov	w8, #0x8217                	// #33303
  416220:	ldr	w9, [sp, #16]
  416224:	cmp	w9, w8
  416228:	b.eq	416888 <ferror@plt+0x14b58>  // b.none
  41622c:	b	416230 <ferror@plt+0x14500>
  416230:	mov	w8, #0x9026                	// #36902
  416234:	ldr	w9, [sp, #16]
  416238:	cmp	w9, w8
  41623c:	b.eq	416e88 <ferror@plt+0x15158>  // b.none
  416240:	b	416244 <ferror@plt+0x14514>
  416244:	mov	w8, #0x9041                	// #36929
  416248:	ldr	w9, [sp, #16]
  41624c:	cmp	w9, w8
  416250:	b.eq	4167b8 <ferror@plt+0x14a88>  // b.none
  416254:	b	416258 <ferror@plt+0x14528>
  416258:	mov	w8, #0x9080                	// #36992
  41625c:	ldr	w9, [sp, #16]
  416260:	cmp	w9, w8
  416264:	b.eq	4167a8 <ferror@plt+0x14a78>  // b.none
  416268:	b	41626c <ferror@plt+0x1453c>
  41626c:	mov	w8, #0xa390                	// #41872
  416270:	ldr	w9, [sp, #16]
  416274:	cmp	w9, w8
  416278:	b.eq	416458 <ferror@plt+0x14728>  // b.none
  41627c:	b	416280 <ferror@plt+0x14550>
  416280:	mov	w8, #0xabc7                	// #43975
  416284:	ldr	w9, [sp, #16]
  416288:	cmp	w9, w8
  41628c:	b.eq	416818 <ferror@plt+0x14ae8>  // b.none
  416290:	b	416294 <ferror@plt+0x14564>
  416294:	mov	w8, #0xad45                	// #44357
  416298:	ldr	w9, [sp, #16]
  41629c:	cmp	w9, w8
  4162a0:	b.eq	416eb8 <ferror@plt+0x15188>  // b.none
  4162a4:	b	4162a8 <ferror@plt+0x14578>
  4162a8:	mov	w8, #0xbaab                	// #47787
  4162ac:	ldr	w9, [sp, #16]
  4162b0:	cmp	w9, w8
  4162b4:	b.eq	416b98 <ferror@plt+0x14e68>  // b.none
  4162b8:	b	4162bc <ferror@plt+0x1458c>
  4162bc:	mov	w8, #0xbeef                	// #48879
  4162c0:	ldr	w9, [sp, #16]
  4162c4:	cmp	w9, w8
  4162c8:	b.eq	4167c8 <ferror@plt+0x14a98>  // b.none
  4162cc:	b	4162d0 <ferror@plt+0x145a0>
  4162d0:	mov	w8, #0xdead                	// #57005
  4162d4:	ldr	w9, [sp, #16]
  4162d8:	cmp	w9, w8
  4162dc:	b.eq	4167d8 <ferror@plt+0x14aa8>  // b.none
  4162e0:	b	4162e4 <ferror@plt+0x145b4>
  4162e4:	mov	w8, #0xf00d                	// #61453
  4162e8:	ldr	w9, [sp, #16]
  4162ec:	cmp	w9, w8
  4162f0:	b.eq	416ee8 <ferror@plt+0x151b8>  // b.none
  4162f4:	b	4162f8 <ferror@plt+0x145c8>
  4162f8:	mov	w8, #0xfeb0                	// #65200
  4162fc:	ldr	w9, [sp, #16]
  416300:	cmp	w9, w8
  416304:	b.eq	416ed8 <ferror@plt+0x151a8>  // b.none
  416308:	b	41630c <ferror@plt+0x145dc>
  41630c:	mov	w8, #0xfeba                	// #65210
  416310:	ldr	w9, [sp, #16]
  416314:	cmp	w9, w8
  416318:	b.eq	416ec8 <ferror@plt+0x15198>  // b.none
  41631c:	b	416320 <ferror@plt+0x145f0>
  416320:	mov	w8, #0xfebb                	// #65211
  416324:	ldr	w9, [sp, #16]
  416328:	cmp	w9, w8
  41632c:	b.eq	416ed8 <ferror@plt+0x151a8>  // b.none
  416330:	b	416f38 <ferror@plt+0x15208>
  416334:	adrp	x0, 482000 <warn@@Base+0x10d44>
  416338:	add	x0, x0, #0xa48
  41633c:	bl	401cf0 <gettext@plt>
  416340:	stur	x0, [x29, #-8]
  416344:	b	416f70 <ferror@plt+0x15240>
  416348:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41634c:	add	x8, x8, #0xa4d
  416350:	stur	x8, [x29, #-8]
  416354:	b	416f70 <ferror@plt+0x15240>
  416358:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41635c:	add	x8, x8, #0xa55
  416360:	stur	x8, [x29, #-8]
  416364:	b	416f70 <ferror@plt+0x15240>
  416368:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41636c:	add	x8, x8, #0xa5b
  416370:	stur	x8, [x29, #-8]
  416374:	b	416f70 <ferror@plt+0x15240>
  416378:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41637c:	add	x8, x8, #0xa67
  416380:	stur	x8, [x29, #-8]
  416384:	b	416f70 <ferror@plt+0x15240>
  416388:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41638c:	add	x8, x8, #0xa6f
  416390:	stur	x8, [x29, #-8]
  416394:	b	416f70 <ferror@plt+0x15240>
  416398:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41639c:	add	x8, x8, #0xa77
  4163a0:	stur	x8, [x29, #-8]
  4163a4:	b	416f70 <ferror@plt+0x15240>
  4163a8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4163ac:	add	x8, x8, #0xa81
  4163b0:	stur	x8, [x29, #-8]
  4163b4:	b	416f70 <ferror@plt+0x15240>
  4163b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4163bc:	add	x8, x8, #0xa8d
  4163c0:	stur	x8, [x29, #-8]
  4163c4:	b	416f70 <ferror@plt+0x15240>
  4163c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4163cc:	add	x8, x8, #0xa98
  4163d0:	stur	x8, [x29, #-8]
  4163d4:	b	416f70 <ferror@plt+0x15240>
  4163d8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4163dc:	add	x8, x8, #0xaa7
  4163e0:	stur	x8, [x29, #-8]
  4163e4:	b	416f70 <ferror@plt+0x15240>
  4163e8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4163ec:	add	x8, x8, #0xabd
  4163f0:	stur	x8, [x29, #-8]
  4163f4:	b	416f70 <ferror@plt+0x15240>
  4163f8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4163fc:	add	x8, x8, #0xacc
  416400:	stur	x8, [x29, #-8]
  416404:	b	416f70 <ferror@plt+0x15240>
  416408:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41640c:	add	x8, x8, #0xad1
  416410:	stur	x8, [x29, #-8]
  416414:	b	416f70 <ferror@plt+0x15240>
  416418:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41641c:	add	x8, x8, #0xae0
  416420:	stur	x8, [x29, #-8]
  416424:	b	416f70 <ferror@plt+0x15240>
  416428:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41642c:	add	x8, x8, #0xaea
  416430:	stur	x8, [x29, #-8]
  416434:	b	416f70 <ferror@plt+0x15240>
  416438:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41643c:	add	x8, x8, #0xaf6
  416440:	stur	x8, [x29, #-8]
  416444:	b	416f70 <ferror@plt+0x15240>
  416448:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41644c:	add	x8, x8, #0xafe
  416450:	stur	x8, [x29, #-8]
  416454:	b	416f70 <ferror@plt+0x15240>
  416458:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41645c:	add	x8, x8, #0xb08
  416460:	stur	x8, [x29, #-8]
  416464:	b	416f70 <ferror@plt+0x15240>
  416468:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41646c:	add	x8, x8, #0xb12
  416470:	stur	x8, [x29, #-8]
  416474:	b	416f70 <ferror@plt+0x15240>
  416478:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41647c:	add	x8, x8, #0xb16
  416480:	stur	x8, [x29, #-8]
  416484:	b	416f70 <ferror@plt+0x15240>
  416488:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41648c:	add	x8, x8, #0xb35
  416490:	stur	x8, [x29, #-8]
  416494:	b	416f70 <ferror@plt+0x15240>
  416498:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41649c:	add	x8, x8, #0xb42
  4164a0:	stur	x8, [x29, #-8]
  4164a4:	b	416f70 <ferror@plt+0x15240>
  4164a8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4164ac:	add	x8, x8, #0xb4b
  4164b0:	stur	x8, [x29, #-8]
  4164b4:	b	416f70 <ferror@plt+0x15240>
  4164b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4164bc:	add	x8, x8, #0x971
  4164c0:	stur	x8, [x29, #-8]
  4164c4:	b	416f70 <ferror@plt+0x15240>
  4164c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4164cc:	add	x8, x8, #0xb51
  4164d0:	stur	x8, [x29, #-8]
  4164d4:	b	416f70 <ferror@plt+0x15240>
  4164d8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4164dc:	add	x8, x8, #0xb65
  4164e0:	stur	x8, [x29, #-8]
  4164e4:	b	416f70 <ferror@plt+0x15240>
  4164e8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4164ec:	add	x8, x8, #0xb79
  4164f0:	stur	x8, [x29, #-8]
  4164f4:	b	416f70 <ferror@plt+0x15240>
  4164f8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4164fc:	add	x8, x8, #0xb82
  416500:	stur	x8, [x29, #-8]
  416504:	b	416f70 <ferror@plt+0x15240>
  416508:	adrp	x8, 484000 <warn@@Base+0x12d44>
  41650c:	add	x8, x8, #0x7b4
  416510:	stur	x8, [x29, #-8]
  416514:	b	416f70 <ferror@plt+0x15240>
  416518:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41651c:	add	x8, x8, #0xb92
  416520:	stur	x8, [x29, #-8]
  416524:	b	416f70 <ferror@plt+0x15240>
  416528:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41652c:	add	x8, x8, #0xba1
  416530:	stur	x8, [x29, #-8]
  416534:	b	416f70 <ferror@plt+0x15240>
  416538:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41653c:	add	x8, x8, #0xbb1
  416540:	stur	x8, [x29, #-8]
  416544:	b	416f70 <ferror@plt+0x15240>
  416548:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41654c:	add	x8, x8, #0xbbd
  416550:	stur	x8, [x29, #-8]
  416554:	b	416f70 <ferror@plt+0x15240>
  416558:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41655c:	add	x8, x8, #0xbcc
  416560:	stur	x8, [x29, #-8]
  416564:	b	416f70 <ferror@plt+0x15240>
  416568:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41656c:	add	x8, x8, #0xbd8
  416570:	stur	x8, [x29, #-8]
  416574:	b	416f70 <ferror@plt+0x15240>
  416578:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41657c:	add	x8, x8, #0xbe8
  416580:	stur	x8, [x29, #-8]
  416584:	b	416f70 <ferror@plt+0x15240>
  416588:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41658c:	add	x8, x8, #0xbfa
  416590:	stur	x8, [x29, #-8]
  416594:	b	416f70 <ferror@plt+0x15240>
  416598:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41659c:	add	x8, x8, #0xc1c
  4165a0:	stur	x8, [x29, #-8]
  4165a4:	b	416f70 <ferror@plt+0x15240>
  4165a8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4165ac:	add	x8, x8, #0xc3b
  4165b0:	stur	x8, [x29, #-8]
  4165b4:	b	416f70 <ferror@plt+0x15240>
  4165b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4165bc:	add	x8, x8, #0xc47
  4165c0:	stur	x8, [x29, #-8]
  4165c4:	b	416f70 <ferror@plt+0x15240>
  4165c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4165cc:	add	x8, x8, #0xc69
  4165d0:	stur	x8, [x29, #-8]
  4165d4:	b	416f70 <ferror@plt+0x15240>
  4165d8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4165dc:	add	x8, x8, #0xc83
  4165e0:	stur	x8, [x29, #-8]
  4165e4:	b	416f70 <ferror@plt+0x15240>
  4165e8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4165ec:	add	x8, x8, #0xca0
  4165f0:	stur	x8, [x29, #-8]
  4165f4:	b	416f70 <ferror@plt+0x15240>
  4165f8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4165fc:	add	x8, x8, #0xcb6
  416600:	stur	x8, [x29, #-8]
  416604:	b	416f70 <ferror@plt+0x15240>
  416608:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41660c:	add	x8, x8, #0xcd9
  416610:	stur	x8, [x29, #-8]
  416614:	b	416f70 <ferror@plt+0x15240>
  416618:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41661c:	add	x8, x8, #0xd07
  416620:	stur	x8, [x29, #-8]
  416624:	b	416f70 <ferror@plt+0x15240>
  416628:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41662c:	add	x8, x8, #0xd25
  416630:	stur	x8, [x29, #-8]
  416634:	b	416f70 <ferror@plt+0x15240>
  416638:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41663c:	add	x8, x8, #0xd38
  416640:	stur	x8, [x29, #-8]
  416644:	b	416f70 <ferror@plt+0x15240>
  416648:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41664c:	add	x8, x8, #0xd57
  416650:	stur	x8, [x29, #-8]
  416654:	b	416f70 <ferror@plt+0x15240>
  416658:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41665c:	add	x8, x8, #0xd76
  416660:	stur	x8, [x29, #-8]
  416664:	b	416f70 <ferror@plt+0x15240>
  416668:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41666c:	add	x8, x8, #0xd93
  416670:	stur	x8, [x29, #-8]
  416674:	b	416f70 <ferror@plt+0x15240>
  416678:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41667c:	add	x8, x8, #0xdc4
  416680:	stur	x8, [x29, #-8]
  416684:	b	416f70 <ferror@plt+0x15240>
  416688:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41668c:	add	x8, x8, #0xdf1
  416690:	stur	x8, [x29, #-8]
  416694:	b	416f70 <ferror@plt+0x15240>
  416698:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41669c:	add	x8, x8, #0xe13
  4166a0:	stur	x8, [x29, #-8]
  4166a4:	b	416f70 <ferror@plt+0x15240>
  4166a8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4166ac:	add	x8, x8, #0xe35
  4166b0:	stur	x8, [x29, #-8]
  4166b4:	b	416f70 <ferror@plt+0x15240>
  4166b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4166bc:	add	x8, x8, #0xe57
  4166c0:	stur	x8, [x29, #-8]
  4166c4:	b	416f70 <ferror@plt+0x15240>
  4166c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4166cc:	add	x8, x8, #0xe79
  4166d0:	stur	x8, [x29, #-8]
  4166d4:	b	416f70 <ferror@plt+0x15240>
  4166d8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4166dc:	add	x8, x8, #0xe8e
  4166e0:	stur	x8, [x29, #-8]
  4166e4:	b	416f70 <ferror@plt+0x15240>
  4166e8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4166ec:	add	x8, x8, #0xebc
  4166f0:	stur	x8, [x29, #-8]
  4166f4:	b	416f70 <ferror@plt+0x15240>
  4166f8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4166fc:	add	x8, x8, #0xec8
  416700:	stur	x8, [x29, #-8]
  416704:	b	416f70 <ferror@plt+0x15240>
  416708:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41670c:	add	x8, x8, #0xef6
  416710:	stur	x8, [x29, #-8]
  416714:	b	416f70 <ferror@plt+0x15240>
  416718:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41671c:	add	x8, x8, #0xf20
  416720:	stur	x8, [x29, #-8]
  416724:	b	416f70 <ferror@plt+0x15240>
  416728:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41672c:	add	x8, x8, #0xf40
  416730:	stur	x8, [x29, #-8]
  416734:	b	416f70 <ferror@plt+0x15240>
  416738:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41673c:	add	x8, x8, #0xf61
  416740:	stur	x8, [x29, #-8]
  416744:	b	416f70 <ferror@plt+0x15240>
  416748:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41674c:	add	x8, x8, #0xf8d
  416750:	stur	x8, [x29, #-8]
  416754:	b	416f70 <ferror@plt+0x15240>
  416758:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41675c:	add	x8, x8, #0xfc5
  416760:	stur	x8, [x29, #-8]
  416764:	b	416f70 <ferror@plt+0x15240>
  416768:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41676c:	add	x8, x8, #0xfd3
  416770:	stur	x8, [x29, #-8]
  416774:	b	416f70 <ferror@plt+0x15240>
  416778:	adrp	x8, 482000 <warn@@Base+0x10d44>
  41677c:	add	x8, x8, #0xff3
  416780:	stur	x8, [x29, #-8]
  416784:	b	416f70 <ferror@plt+0x15240>
  416788:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41678c:	add	x8, x8, #0x0
  416790:	stur	x8, [x29, #-8]
  416794:	b	416f70 <ferror@plt+0x15240>
  416798:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41679c:	add	x8, x8, #0x5
  4167a0:	stur	x8, [x29, #-8]
  4167a4:	b	416f70 <ferror@plt+0x15240>
  4167a8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4167ac:	add	x8, x8, #0xa
  4167b0:	stur	x8, [x29, #-8]
  4167b4:	b	416f70 <ferror@plt+0x15240>
  4167b8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4167bc:	add	x8, x8, #0x17
  4167c0:	stur	x8, [x29, #-8]
  4167c4:	b	416f70 <ferror@plt+0x15240>
  4167c8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4167cc:	add	x8, x8, #0x3f
  4167d0:	stur	x8, [x29, #-8]
  4167d4:	b	416f70 <ferror@plt+0x15240>
  4167d8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4167dc:	add	x8, x8, #0x47
  4167e0:	stur	x8, [x29, #-8]
  4167e4:	b	416f70 <ferror@plt+0x15240>
  4167e8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4167ec:	add	x8, x8, #0x4f
  4167f0:	stur	x8, [x29, #-8]
  4167f4:	b	416f70 <ferror@plt+0x15240>
  4167f8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4167fc:	add	x8, x8, #0x58
  416800:	stur	x8, [x29, #-8]
  416804:	b	416f70 <ferror@plt+0x15240>
  416808:	adrp	x8, 484000 <warn@@Base+0x12d44>
  41680c:	add	x8, x8, #0x7a0
  416810:	stur	x8, [x29, #-8]
  416814:	b	416f70 <ferror@plt+0x15240>
  416818:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41681c:	add	x8, x8, #0x66
  416820:	stur	x8, [x29, #-8]
  416824:	b	416f70 <ferror@plt+0x15240>
  416828:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41682c:	add	x8, x8, #0x81
  416830:	stur	x8, [x29, #-8]
  416834:	b	416f70 <ferror@plt+0x15240>
  416838:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41683c:	add	x8, x8, #0xa1
  416840:	stur	x8, [x29, #-8]
  416844:	b	416f70 <ferror@plt+0x15240>
  416848:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41684c:	add	x8, x8, #0xcf
  416850:	stur	x8, [x29, #-8]
  416854:	b	416f70 <ferror@plt+0x15240>
  416858:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41685c:	add	x8, x8, #0xf3
  416860:	stur	x8, [x29, #-8]
  416864:	b	416f70 <ferror@plt+0x15240>
  416868:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41686c:	add	x8, x8, #0x10f
  416870:	stur	x8, [x29, #-8]
  416874:	b	416f70 <ferror@plt+0x15240>
  416878:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41687c:	add	x8, x8, #0x129
  416880:	stur	x8, [x29, #-8]
  416884:	b	416f70 <ferror@plt+0x15240>
  416888:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41688c:	add	x8, x8, #0x152
  416890:	stur	x8, [x29, #-8]
  416894:	b	416f70 <ferror@plt+0x15240>
  416898:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41689c:	add	x8, x8, #0x177
  4168a0:	stur	x8, [x29, #-8]
  4168a4:	b	416f70 <ferror@plt+0x15240>
  4168a8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4168ac:	add	x8, x8, #0x185
  4168b0:	stur	x8, [x29, #-8]
  4168b4:	b	416f70 <ferror@plt+0x15240>
  4168b8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4168bc:	add	x8, x8, #0x1a8
  4168c0:	stur	x8, [x29, #-8]
  4168c4:	b	416f70 <ferror@plt+0x15240>
  4168c8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4168cc:	add	x8, x8, #0x1b7
  4168d0:	stur	x8, [x29, #-8]
  4168d4:	b	416f70 <ferror@plt+0x15240>
  4168d8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4168dc:	add	x8, x8, #0x1e0
  4168e0:	stur	x8, [x29, #-8]
  4168e4:	b	416f70 <ferror@plt+0x15240>
  4168e8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4168ec:	add	x8, x8, #0x1f8
  4168f0:	stur	x8, [x29, #-8]
  4168f4:	b	416f70 <ferror@plt+0x15240>
  4168f8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4168fc:	add	x8, x8, #0x21f
  416900:	stur	x8, [x29, #-8]
  416904:	b	416f70 <ferror@plt+0x15240>
  416908:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41690c:	add	x8, x8, #0x23d
  416910:	stur	x8, [x29, #-8]
  416914:	b	416f70 <ferror@plt+0x15240>
  416918:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41691c:	add	x8, x8, #0x256
  416920:	stur	x8, [x29, #-8]
  416924:	b	416f70 <ferror@plt+0x15240>
  416928:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41692c:	add	x8, x8, #0x25e
  416930:	stur	x8, [x29, #-8]
  416934:	b	416f70 <ferror@plt+0x15240>
  416938:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41693c:	add	x8, x8, #0x28c
  416940:	stur	x8, [x29, #-8]
  416944:	b	416f70 <ferror@plt+0x15240>
  416948:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41694c:	add	x8, x8, #0x2be
  416950:	stur	x8, [x29, #-8]
  416954:	b	416f70 <ferror@plt+0x15240>
  416958:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41695c:	add	x8, x8, #0x2cd
  416960:	stur	x8, [x29, #-8]
  416964:	b	416f70 <ferror@plt+0x15240>
  416968:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41696c:	add	x8, x8, #0x2f7
  416970:	stur	x8, [x29, #-8]
  416974:	b	416f70 <ferror@plt+0x15240>
  416978:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41697c:	add	x8, x8, #0x319
  416980:	stur	x8, [x29, #-8]
  416984:	b	416f70 <ferror@plt+0x15240>
  416988:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41698c:	add	x8, x8, #0x335
  416990:	stur	x8, [x29, #-8]
  416994:	b	416f70 <ferror@plt+0x15240>
  416998:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41699c:	add	x8, x8, #0x359
  4169a0:	stur	x8, [x29, #-8]
  4169a4:	b	416f70 <ferror@plt+0x15240>
  4169a8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4169ac:	add	x8, x8, #0x391
  4169b0:	stur	x8, [x29, #-8]
  4169b4:	b	416f70 <ferror@plt+0x15240>
  4169b8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4169bc:	add	x8, x8, #0x3ba
  4169c0:	stur	x8, [x29, #-8]
  4169c4:	b	416f70 <ferror@plt+0x15240>
  4169c8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4169cc:	add	x8, x8, #0x3c7
  4169d0:	stur	x8, [x29, #-8]
  4169d4:	b	416f70 <ferror@plt+0x15240>
  4169d8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4169dc:	add	x8, x8, #0x3db
  4169e0:	stur	x8, [x29, #-8]
  4169e4:	b	416f70 <ferror@plt+0x15240>
  4169e8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4169ec:	add	x8, x8, #0x3fd
  4169f0:	stur	x8, [x29, #-8]
  4169f4:	b	416f70 <ferror@plt+0x15240>
  4169f8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4169fc:	add	x8, x8, #0x422
  416a00:	stur	x8, [x29, #-8]
  416a04:	b	416f70 <ferror@plt+0x15240>
  416a08:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a0c:	add	x8, x8, #0x431
  416a10:	stur	x8, [x29, #-8]
  416a14:	b	416f70 <ferror@plt+0x15240>
  416a18:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a1c:	add	x8, x8, #0x45c
  416a20:	stur	x8, [x29, #-8]
  416a24:	b	416f70 <ferror@plt+0x15240>
  416a28:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a2c:	add	x8, x8, #0x47d
  416a30:	stur	x8, [x29, #-8]
  416a34:	b	416f70 <ferror@plt+0x15240>
  416a38:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a3c:	add	x8, x8, #0x48c
  416a40:	stur	x8, [x29, #-8]
  416a44:	b	416f70 <ferror@plt+0x15240>
  416a48:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a4c:	add	x8, x8, #0x4a3
  416a50:	stur	x8, [x29, #-8]
  416a54:	b	416f70 <ferror@plt+0x15240>
  416a58:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a5c:	add	x8, x8, #0x4cc
  416a60:	stur	x8, [x29, #-8]
  416a64:	b	416f70 <ferror@plt+0x15240>
  416a68:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a6c:	add	x8, x8, #0x4f5
  416a70:	stur	x8, [x29, #-8]
  416a74:	b	416f70 <ferror@plt+0x15240>
  416a78:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a7c:	add	x8, x8, #0x51d
  416a80:	stur	x8, [x29, #-8]
  416a84:	b	416f70 <ferror@plt+0x15240>
  416a88:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a8c:	add	x8, x8, #0x532
  416a90:	stur	x8, [x29, #-8]
  416a94:	b	416f70 <ferror@plt+0x15240>
  416a98:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416a9c:	add	x8, x8, #0x566
  416aa0:	stur	x8, [x29, #-8]
  416aa4:	b	416f70 <ferror@plt+0x15240>
  416aa8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416aac:	add	x8, x8, #0x581
  416ab0:	stur	x8, [x29, #-8]
  416ab4:	b	416f70 <ferror@plt+0x15240>
  416ab8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416abc:	add	x8, x8, #0x5a5
  416ac0:	stur	x8, [x29, #-8]
  416ac4:	b	416f70 <ferror@plt+0x15240>
  416ac8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416acc:	add	x8, x8, #0x5d5
  416ad0:	stur	x8, [x29, #-8]
  416ad4:	b	416f70 <ferror@plt+0x15240>
  416ad8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416adc:	add	x8, x8, #0x5ed
  416ae0:	stur	x8, [x29, #-8]
  416ae4:	b	416f70 <ferror@plt+0x15240>
  416ae8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416aec:	add	x8, x8, #0x605
  416af0:	stur	x8, [x29, #-8]
  416af4:	b	416f70 <ferror@plt+0x15240>
  416af8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416afc:	add	x8, x8, #0x626
  416b00:	stur	x8, [x29, #-8]
  416b04:	b	416f70 <ferror@plt+0x15240>
  416b08:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b0c:	add	x8, x8, #0x668
  416b10:	stur	x8, [x29, #-8]
  416b14:	b	416f70 <ferror@plt+0x15240>
  416b18:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b1c:	add	x8, x8, #0x686
  416b20:	stur	x8, [x29, #-8]
  416b24:	b	416f70 <ferror@plt+0x15240>
  416b28:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b2c:	add	x8, x8, #0x6b8
  416b30:	stur	x8, [x29, #-8]
  416b34:	b	416f70 <ferror@plt+0x15240>
  416b38:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b3c:	add	x8, x8, #0x6e3
  416b40:	stur	x8, [x29, #-8]
  416b44:	b	416f70 <ferror@plt+0x15240>
  416b48:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b4c:	add	x8, x8, #0x70c
  416b50:	stur	x8, [x29, #-8]
  416b54:	b	416f70 <ferror@plt+0x15240>
  416b58:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b5c:	add	x8, x8, #0x72e
  416b60:	stur	x8, [x29, #-8]
  416b64:	b	416f70 <ferror@plt+0x15240>
  416b68:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b6c:	add	x8, x8, #0x739
  416b70:	stur	x8, [x29, #-8]
  416b74:	b	416f70 <ferror@plt+0x15240>
  416b78:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b7c:	add	x8, x8, #0x76e
  416b80:	stur	x8, [x29, #-8]
  416b84:	b	416f70 <ferror@plt+0x15240>
  416b88:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b8c:	add	x8, x8, #0x7a0
  416b90:	stur	x8, [x29, #-8]
  416b94:	b	416f70 <ferror@plt+0x15240>
  416b98:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416b9c:	add	x8, x8, #0x7be
  416ba0:	stur	x8, [x29, #-8]
  416ba4:	b	416f70 <ferror@plt+0x15240>
  416ba8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416bac:	add	x8, x8, #0x7d0
  416bb0:	stur	x8, [x29, #-8]
  416bb4:	b	416f70 <ferror@plt+0x15240>
  416bb8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416bbc:	add	x8, x8, #0x7f8
  416bc0:	stur	x8, [x29, #-8]
  416bc4:	b	416f70 <ferror@plt+0x15240>
  416bc8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416bcc:	add	x8, x8, #0x819
  416bd0:	stur	x8, [x29, #-8]
  416bd4:	b	416f70 <ferror@plt+0x15240>
  416bd8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416bdc:	add	x8, x8, #0x824
  416be0:	stur	x8, [x29, #-8]
  416be4:	b	416f70 <ferror@plt+0x15240>
  416be8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416bec:	add	x8, x8, #0x82f
  416bf0:	stur	x8, [x29, #-8]
  416bf4:	b	416f70 <ferror@plt+0x15240>
  416bf8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416bfc:	add	x8, x8, #0x840
  416c00:	stur	x8, [x29, #-8]
  416c04:	b	416f70 <ferror@plt+0x15240>
  416c08:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c0c:	add	x8, x8, #0x848
  416c10:	stur	x8, [x29, #-8]
  416c14:	b	416f70 <ferror@plt+0x15240>
  416c18:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c1c:	add	x8, x8, #0x857
  416c20:	stur	x8, [x29, #-8]
  416c24:	b	416f70 <ferror@plt+0x15240>
  416c28:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c2c:	add	x8, x8, #0x87f
  416c30:	stur	x8, [x29, #-8]
  416c34:	b	416f70 <ferror@plt+0x15240>
  416c38:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c3c:	add	x8, x8, #0x8ac
  416c40:	stur	x8, [x29, #-8]
  416c44:	b	416f70 <ferror@plt+0x15240>
  416c48:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c4c:	add	x8, x8, #0x8d8
  416c50:	stur	x8, [x29, #-8]
  416c54:	b	416f70 <ferror@plt+0x15240>
  416c58:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c5c:	add	x8, x8, #0x905
  416c60:	stur	x8, [x29, #-8]
  416c64:	b	416f70 <ferror@plt+0x15240>
  416c68:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c6c:	add	x8, x8, #0x91e
  416c70:	stur	x8, [x29, #-8]
  416c74:	b	416f70 <ferror@plt+0x15240>
  416c78:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c7c:	add	x8, x8, #0x94b
  416c80:	stur	x8, [x29, #-8]
  416c84:	b	416f70 <ferror@plt+0x15240>
  416c88:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c8c:	add	x8, x8, #0x96b
  416c90:	stur	x8, [x29, #-8]
  416c94:	b	416f70 <ferror@plt+0x15240>
  416c98:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416c9c:	add	x8, x8, #0x99d
  416ca0:	stur	x8, [x29, #-8]
  416ca4:	b	416f70 <ferror@plt+0x15240>
  416ca8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416cac:	add	x8, x8, #0x9cf
  416cb0:	stur	x8, [x29, #-8]
  416cb4:	b	416f70 <ferror@plt+0x15240>
  416cb8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416cbc:	add	x8, x8, #0x9d5
  416cc0:	stur	x8, [x29, #-8]
  416cc4:	b	416f70 <ferror@plt+0x15240>
  416cc8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416ccc:	add	x8, x8, #0x9fa
  416cd0:	stur	x8, [x29, #-8]
  416cd4:	b	416f70 <ferror@plt+0x15240>
  416cd8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416cdc:	add	x8, x8, #0xa07
  416ce0:	stur	x8, [x29, #-8]
  416ce4:	b	416f70 <ferror@plt+0x15240>
  416ce8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416cec:	add	x8, x8, #0xa26
  416cf0:	stur	x8, [x29, #-8]
  416cf4:	b	416f70 <ferror@plt+0x15240>
  416cf8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416cfc:	add	x8, x8, #0xa34
  416d00:	stur	x8, [x29, #-8]
  416d04:	b	416f70 <ferror@plt+0x15240>
  416d08:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d0c:	add	x8, x8, #0xa66
  416d10:	stur	x8, [x29, #-8]
  416d14:	b	416f70 <ferror@plt+0x15240>
  416d18:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d1c:	add	x8, x8, #0xa82
  416d20:	stur	x8, [x29, #-8]
  416d24:	b	416f70 <ferror@plt+0x15240>
  416d28:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d2c:	add	x8, x8, #0xa9e
  416d30:	stur	x8, [x29, #-8]
  416d34:	b	416f70 <ferror@plt+0x15240>
  416d38:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d3c:	add	x8, x8, #0xaba
  416d40:	stur	x8, [x29, #-8]
  416d44:	b	416f70 <ferror@plt+0x15240>
  416d48:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d4c:	add	x8, x8, #0xad8
  416d50:	stur	x8, [x29, #-8]
  416d54:	b	416f70 <ferror@plt+0x15240>
  416d58:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d5c:	add	x8, x8, #0xaf4
  416d60:	stur	x8, [x29, #-8]
  416d64:	b	416f70 <ferror@plt+0x15240>
  416d68:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d6c:	add	x8, x8, #0xb11
  416d70:	stur	x8, [x29, #-8]
  416d74:	b	416f70 <ferror@plt+0x15240>
  416d78:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d7c:	add	x8, x8, #0xb2e
  416d80:	stur	x8, [x29, #-8]
  416d84:	b	416f70 <ferror@plt+0x15240>
  416d88:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d8c:	add	x8, x8, #0xb49
  416d90:	stur	x8, [x29, #-8]
  416d94:	b	416f70 <ferror@plt+0x15240>
  416d98:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416d9c:	add	x8, x8, #0xb5f
  416da0:	stur	x8, [x29, #-8]
  416da4:	b	416f70 <ferror@plt+0x15240>
  416da8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416dac:	add	x8, x8, #0xb7e
  416db0:	stur	x8, [x29, #-8]
  416db4:	b	416f70 <ferror@plt+0x15240>
  416db8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416dbc:	add	x8, x8, #0xb9f
  416dc0:	stur	x8, [x29, #-8]
  416dc4:	b	416f70 <ferror@plt+0x15240>
  416dc8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416dcc:	add	x8, x8, #0xbbb
  416dd0:	stur	x8, [x29, #-8]
  416dd4:	b	416f70 <ferror@plt+0x15240>
  416dd8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416ddc:	add	x8, x8, #0xbd4
  416de0:	stur	x8, [x29, #-8]
  416de4:	b	416f70 <ferror@plt+0x15240>
  416de8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416dec:	add	x8, x8, #0xbf4
  416df0:	stur	x8, [x29, #-8]
  416df4:	b	416f70 <ferror@plt+0x15240>
  416df8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416dfc:	add	x8, x8, #0xbfe
  416e00:	stur	x8, [x29, #-8]
  416e04:	b	416f70 <ferror@plt+0x15240>
  416e08:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e0c:	add	x8, x8, #0xc17
  416e10:	stur	x8, [x29, #-8]
  416e14:	b	416f70 <ferror@plt+0x15240>
  416e18:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e1c:	add	x8, x8, #0xc26
  416e20:	stur	x8, [x29, #-8]
  416e24:	b	416f70 <ferror@plt+0x15240>
  416e28:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e2c:	add	x8, x8, #0xc2c
  416e30:	stur	x8, [x29, #-8]
  416e34:	b	416f70 <ferror@plt+0x15240>
  416e38:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e3c:	add	x8, x8, #0xc34
  416e40:	stur	x8, [x29, #-8]
  416e44:	b	416f70 <ferror@plt+0x15240>
  416e48:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e4c:	add	x8, x8, #0xc3b
  416e50:	stur	x8, [x29, #-8]
  416e54:	b	416f70 <ferror@plt+0x15240>
  416e58:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e5c:	add	x8, x8, #0xc52
  416e60:	stur	x8, [x29, #-8]
  416e64:	b	416f70 <ferror@plt+0x15240>
  416e68:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e6c:	add	x8, x8, #0xc5c
  416e70:	stur	x8, [x29, #-8]
  416e74:	b	416f70 <ferror@plt+0x15240>
  416e78:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e7c:	add	x8, x8, #0xc75
  416e80:	stur	x8, [x29, #-8]
  416e84:	b	416f70 <ferror@plt+0x15240>
  416e88:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e8c:	add	x8, x8, #0xc95
  416e90:	stur	x8, [x29, #-8]
  416e94:	b	416f70 <ferror@plt+0x15240>
  416e98:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416e9c:	add	x8, x8, #0xc9b
  416ea0:	stur	x8, [x29, #-8]
  416ea4:	b	416f70 <ferror@plt+0x15240>
  416ea8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416eac:	add	x8, x8, #0xca8
  416eb0:	stur	x8, [x29, #-8]
  416eb4:	b	416f70 <ferror@plt+0x15240>
  416eb8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416ebc:	add	x8, x8, #0xcb0
  416ec0:	stur	x8, [x29, #-8]
  416ec4:	b	416f70 <ferror@plt+0x15240>
  416ec8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416ecc:	add	x8, x8, #0xcc9
  416ed0:	stur	x8, [x29, #-8]
  416ed4:	b	416f70 <ferror@plt+0x15240>
  416ed8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416edc:	add	x8, x8, #0xcd8
  416ee0:	stur	x8, [x29, #-8]
  416ee4:	b	416f70 <ferror@plt+0x15240>
  416ee8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416eec:	add	x8, x8, #0xce4
  416ef0:	stur	x8, [x29, #-8]
  416ef4:	b	416f70 <ferror@plt+0x15240>
  416ef8:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416efc:	add	x8, x8, #0xcfd
  416f00:	stur	x8, [x29, #-8]
  416f04:	b	416f70 <ferror@plt+0x15240>
  416f08:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416f0c:	add	x8, x8, #0xd0f
  416f10:	stur	x8, [x29, #-8]
  416f14:	b	416f70 <ferror@plt+0x15240>
  416f18:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416f1c:	add	x8, x8, #0xd1c
  416f20:	stur	x8, [x29, #-8]
  416f24:	b	416f70 <ferror@plt+0x15240>
  416f28:	adrp	x8, 483000 <warn@@Base+0x11d44>
  416f2c:	add	x8, x8, #0xd2b
  416f30:	stur	x8, [x29, #-8]
  416f34:	b	416f70 <ferror@plt+0x15240>
  416f38:	adrp	x0, 483000 <warn@@Base+0x11d44>
  416f3c:	add	x0, x0, #0xd31
  416f40:	bl	401cf0 <gettext@plt>
  416f44:	ldur	w3, [x29, #-12]
  416f48:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  416f4c:	add	x8, x8, #0xc80
  416f50:	str	x0, [sp, #8]
  416f54:	mov	x0, x8
  416f58:	mov	x1, #0x40                  	// #64
  416f5c:	ldr	x2, [sp, #8]
  416f60:	str	x8, [sp]
  416f64:	bl	4019e0 <snprintf@plt>
  416f68:	ldr	x8, [sp]
  416f6c:	stur	x8, [x29, #-8]
  416f70:	ldur	x0, [x29, #-8]
  416f74:	ldp	x29, x30, [sp, #32]
  416f78:	add	sp, sp, #0x30
  416f7c:	ret
  416f80:	sub	sp, sp, #0x150
  416f84:	stp	x29, x30, [sp, #304]
  416f88:	str	x28, [sp, #320]
  416f8c:	add	x29, sp, #0x130
  416f90:	mov	w8, #0x0                   	// #0
  416f94:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  416f98:	add	x9, x9, #0xcc0
  416f9c:	stur	x0, [x29, #-8]
  416fa0:	stur	w1, [x29, #-12]
  416fa4:	stur	w2, [x29, #-16]
  416fa8:	strb	w8, [x9]
  416fac:	ldur	w8, [x29, #-12]
  416fb0:	stur	x9, [x29, #-56]
  416fb4:	cbz	w8, 419184 <ferror@plt+0x17454>
  416fb8:	ldur	w8, [x29, #-16]
  416fbc:	cmp	w8, #0x4
  416fc0:	stur	w8, [x29, #-60]
  416fc4:	b.eq	417418 <ferror@plt+0x156e8>  // b.none
  416fc8:	b	416fcc <ferror@plt+0x1529c>
  416fcc:	ldur	w8, [x29, #-60]
  416fd0:	cmp	w8, #0x8
  416fd4:	b.eq	417de0 <ferror@plt+0x160b0>  // b.none
  416fd8:	b	416fdc <ferror@plt+0x152ac>
  416fdc:	ldur	w8, [x29, #-60]
  416fe0:	cmp	w8, #0xa
  416fe4:	b.eq	417de0 <ferror@plt+0x160b0>  // b.none
  416fe8:	b	416fec <ferror@plt+0x152bc>
  416fec:	ldur	w8, [x29, #-60]
  416ff0:	cmp	w8, #0xf
  416ff4:	b.eq	418974 <ferror@plt+0x16c44>  // b.none
  416ff8:	b	416ffc <ferror@plt+0x152cc>
  416ffc:	ldur	w8, [x29, #-60]
  417000:	cmp	w8, #0x14
  417004:	b.eq	417900 <ferror@plt+0x15bd0>  // b.none
  417008:	b	41700c <ferror@plt+0x152dc>
  41700c:	ldur	w8, [x29, #-60]
  417010:	cmp	w8, #0x15
  417014:	b.eq	417978 <ferror@plt+0x15c48>  // b.none
  417018:	b	41701c <ferror@plt+0x152ec>
  41701c:	ldur	w8, [x29, #-60]
  417020:	cmp	w8, #0x16
  417024:	b.eq	418e70 <ferror@plt+0x17140>  // b.none
  417028:	b	41702c <ferror@plt+0x152fc>
  41702c:	ldur	w8, [x29, #-60]
  417030:	cmp	w8, #0x24
  417034:	b.eq	4179bc <ferror@plt+0x15c8c>  // b.none
  417038:	b	41703c <ferror@plt+0x1530c>
  41703c:	ldur	w8, [x29, #-60]
  417040:	cmp	w8, #0x28
  417044:	b.eq	417214 <ferror@plt+0x154e4>  // b.none
  417048:	b	41704c <ferror@plt+0x1531c>
  41704c:	ldur	w8, [x29, #-60]
  417050:	cmp	w8, #0x2a
  417054:	b.eq	41862c <ferror@plt+0x168fc>  // b.none
  417058:	b	41705c <ferror@plt+0x1532c>
  41705c:	ldur	w8, [x29, #-60]
  417060:	cmp	w8, #0x2b
  417064:	b.eq	418888 <ferror@plt+0x16b58>  // b.none
  417068:	b	41706c <ferror@plt+0x1533c>
  41706c:	ldur	w8, [x29, #-60]
  417070:	cmp	w8, #0x32
  417074:	b.eq	418ad8 <ferror@plt+0x16da8>  // b.none
  417078:	b	41707c <ferror@plt+0x1534c>
  41707c:	ldur	w8, [x29, #-60]
  417080:	cmp	w8, #0x4b
  417084:	b.eq	418c4c <ferror@plt+0x16f1c>  // b.none
  417088:	b	41708c <ferror@plt+0x1535c>
  41708c:	ldur	w8, [x29, #-60]
  417090:	cmp	w8, #0x53
  417094:	b.eq	417224 <ferror@plt+0x154f4>  // b.none
  417098:	b	41709c <ferror@plt+0x1536c>
  41709c:	ldur	w8, [x29, #-60]
  4170a0:	cmp	w8, #0x57
  4170a4:	b.eq	417ca4 <ferror@plt+0x15f74>  // b.none
  4170a8:	b	4170ac <ferror@plt+0x1537c>
  4170ac:	ldur	w8, [x29, #-60]
  4170b0:	cmp	w8, #0x58
  4170b4:	b.eq	417dc0 <ferror@plt+0x16090>  // b.none
  4170b8:	b	4170bc <ferror@plt+0x1538c>
  4170bc:	ldur	w8, [x29, #-60]
  4170c0:	cmp	w8, #0x5b
  4170c4:	b.eq	418a94 <ferror@plt+0x16d64>  // b.none
  4170c8:	b	4170cc <ferror@plt+0x1539c>
  4170cc:	ldur	w8, [x29, #-60]
  4170d0:	cmp	w8, #0x5c
  4170d4:	b.eq	418864 <ferror@plt+0x16b34>  // b.none
  4170d8:	b	4170dc <ferror@plt+0x153ac>
  4170dc:	ldur	w8, [x29, #-60]
  4170e0:	cmp	w8, #0x5d
  4170e4:	b.eq	417200 <ferror@plt+0x154d0>  // b.none
  4170e8:	b	4170ec <ferror@plt+0x153bc>
  4170ec:	ldur	w8, [x29, #-60]
  4170f0:	cmp	w8, #0x63
  4170f4:	b.eq	418a94 <ferror@plt+0x16d64>  // b.none
  4170f8:	b	4170fc <ferror@plt+0x153cc>
  4170fc:	ldur	w8, [x29, #-60]
  417100:	cmp	w8, #0x69
  417104:	b.eq	418eb0 <ferror@plt+0x17180>  // b.none
  417108:	b	41710c <ferror@plt+0x153dc>
  41710c:	ldur	w8, [x29, #-60]
  417110:	cmp	w8, #0x6a
  417114:	b.eq	417238 <ferror@plt+0x15508>  // b.none
  417118:	b	41711c <ferror@plt+0x153ec>
  41711c:	ldur	w8, [x29, #-60]
  417120:	cmp	w8, #0x8c
  417124:	b.eq	418e90 <ferror@plt+0x17160>  // b.none
  417128:	b	41712c <ferror@plt+0x153fc>
  41712c:	ldur	w8, [x29, #-60]
  417130:	cmp	w8, #0xa7
  417134:	b.eq	418500 <ferror@plt+0x167d0>  // b.none
  417138:	b	41713c <ferror@plt+0x1540c>
  41713c:	ldur	w8, [x29, #-60]
  417140:	cmp	w8, #0xad
  417144:	b.eq	418d94 <ferror@plt+0x17064>  // b.none
  417148:	b	41714c <ferror@plt+0x1541c>
  41714c:	ldur	w8, [x29, #-60]
  417150:	cmp	w8, #0xc3
  417154:	b.eq	417200 <ferror@plt+0x154d0>  // b.none
  417158:	b	41715c <ferror@plt+0x1542c>
  41715c:	ldur	w8, [x29, #-60]
  417160:	cmp	w8, #0xc5
  417164:	b.eq	418d00 <ferror@plt+0x16fd0>  // b.none
  417168:	b	41716c <ferror@plt+0x1543c>
  41716c:	ldur	w8, [x29, #-60]
  417170:	cmp	w8, #0xdc
  417174:	b.eq	419084 <ferror@plt+0x17354>  // b.none
  417178:	b	41717c <ferror@plt+0x1544c>
  41717c:	ldur	w8, [x29, #-60]
  417180:	cmp	w8, #0xdd
  417184:	b.eq	418ca4 <ferror@plt+0x16f74>  // b.none
  417188:	b	41718c <ferror@plt+0x1545c>
  41718c:	ldur	w8, [x29, #-60]
  417190:	cmp	w8, #0xf3
  417194:	b.eq	41856c <ferror@plt+0x1683c>  // b.none
  417198:	b	41719c <ferror@plt+0x1546c>
  41719c:	ldur	w8, [x29, #-60]
  4171a0:	cmp	w8, #0xfa
  4171a4:	b.eq	418514 <ferror@plt+0x167e4>  // b.none
  4171a8:	b	4171ac <ferror@plt+0x1547c>
  4171ac:	mov	w8, #0x5441                	// #21569
  4171b0:	ldur	w9, [x29, #-60]
  4171b4:	cmp	w9, w8
  4171b8:	b.eq	4172ac <ferror@plt+0x1557c>  // b.none
  4171bc:	b	4171c0 <ferror@plt+0x15490>
  4171c0:	mov	w8, #0x9041                	// #36929
  4171c4:	ldur	w9, [x29, #-60]
  4171c8:	cmp	w9, w8
  4171cc:	b.eq	417dc0 <ferror@plt+0x16090>  // b.none
  4171d0:	b	4171d4 <ferror@plt+0x154a4>
  4171d4:	mov	w8, #0x9080                	// #36992
  4171d8:	ldur	w9, [x29, #-60]
  4171dc:	cmp	w9, w8
  4171e0:	b.eq	417ca4 <ferror@plt+0x15f74>  // b.none
  4171e4:	b	4171e8 <ferror@plt+0x154b8>
  4171e8:	mov	w8, #0xf00d                	// #61453
  4171ec:	ldur	w9, [x29, #-60]
  4171f0:	cmp	w9, w8
  4171f4:	b.eq	41768c <ferror@plt+0x1595c>  // b.none
  4171f8:	b	4171fc <ferror@plt+0x154cc>
  4171fc:	b	419184 <ferror@plt+0x17454>
  417200:	ldur	w0, [x29, #-12]
  417204:	ldur	w1, [x29, #-16]
  417208:	ldur	x2, [x29, #-56]
  41720c:	bl	419198 <ferror@plt+0x17468>
  417210:	b	419184 <ferror@plt+0x17454>
  417214:	ldur	w0, [x29, #-12]
  417218:	ldur	x1, [x29, #-56]
  41721c:	bl	41932c <ferror@plt+0x175fc>
  417220:	b	419184 <ferror@plt+0x17454>
  417224:	ldur	w0, [x29, #-12]
  417228:	ldur	x1, [x29, #-56]
  41722c:	mov	x2, #0x400                 	// #1024
  417230:	bl	41991c <ferror@plt+0x17bec>
  417234:	b	419184 <ferror@plt+0x17454>
  417238:	ldur	w8, [x29, #-12]
  41723c:	and	w8, w8, #0x1
  417240:	cbz	w8, 417254 <ferror@plt+0x15524>
  417244:	ldur	x0, [x29, #-56]
  417248:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41724c:	add	x1, x1, #0xd41
  417250:	bl	401a80 <strcat@plt>
  417254:	ldur	w8, [x29, #-12]
  417258:	and	w8, w8, #0x2
  41725c:	cbz	w8, 417270 <ferror@plt+0x15540>
  417260:	ldur	x0, [x29, #-56]
  417264:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417268:	add	x1, x1, #0xd47
  41726c:	bl	401a80 <strcat@plt>
  417270:	ldur	w8, [x29, #-12]
  417274:	and	w8, w8, #0x10
  417278:	cbz	w8, 41728c <ferror@plt+0x1555c>
  41727c:	ldur	x0, [x29, #-56]
  417280:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417284:	add	x1, x1, #0xd4f
  417288:	bl	401a80 <strcat@plt>
  41728c:	ldur	w8, [x29, #-12]
  417290:	and	w8, w8, #0x20
  417294:	cbz	w8, 4172a8 <ferror@plt+0x15578>
  417298:	ldur	x0, [x29, #-56]
  41729c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4172a0:	add	x1, x1, #0xd5c
  4172a4:	bl	401a80 <strcat@plt>
  4172a8:	b	419184 <ferror@plt+0x17454>
  4172ac:	ldur	w8, [x29, #-12]
  4172b0:	and	w8, w8, #0xff000000
  4172b4:	stur	w8, [x29, #-64]
  4172b8:	cbz	w8, 417360 <ferror@plt+0x15630>
  4172bc:	b	4172c0 <ferror@plt+0x15590>
  4172c0:	mov	w8, #0x1000000             	// #16777216
  4172c4:	ldur	w9, [x29, #-64]
  4172c8:	cmp	w9, w8
  4172cc:	b.eq	4173c8 <ferror@plt+0x15698>  // b.none
  4172d0:	b	4172d4 <ferror@plt+0x155a4>
  4172d4:	mov	w8, #0x2000000             	// #33554432
  4172d8:	ldur	w9, [x29, #-64]
  4172dc:	cmp	w9, w8
  4172e0:	b.eq	417378 <ferror@plt+0x15648>  // b.none
  4172e4:	b	4172e8 <ferror@plt+0x155b8>
  4172e8:	mov	w8, #0x3000000             	// #50331648
  4172ec:	ldur	w9, [x29, #-64]
  4172f0:	cmp	w9, w8
  4172f4:	b.eq	4173f0 <ferror@plt+0x156c0>  // b.none
  4172f8:	b	4172fc <ferror@plt+0x155cc>
  4172fc:	mov	w8, #0x4000000             	// #67108864
  417300:	ldur	w9, [x29, #-64]
  417304:	cmp	w9, w8
  417308:	b.eq	417404 <ferror@plt+0x156d4>  // b.none
  41730c:	b	417310 <ferror@plt+0x155e0>
  417310:	mov	w8, #0x5000000             	// #83886080
  417314:	ldur	w9, [x29, #-64]
  417318:	cmp	w9, w8
  41731c:	b.eq	41738c <ferror@plt+0x1565c>  // b.none
  417320:	b	417324 <ferror@plt+0x155f4>
  417324:	mov	w8, #0x6000000             	// #100663296
  417328:	ldur	w9, [x29, #-64]
  41732c:	cmp	w9, w8
  417330:	b.eq	4173dc <ferror@plt+0x156ac>  // b.none
  417334:	b	417338 <ferror@plt+0x15608>
  417338:	mov	w8, #0x7000000             	// #117440512
  41733c:	ldur	w9, [x29, #-64]
  417340:	cmp	w9, w8
  417344:	b.eq	4173a0 <ferror@plt+0x15670>  // b.none
  417348:	b	41734c <ferror@plt+0x1561c>
  41734c:	mov	w8, #0x8000000             	// #134217728
  417350:	ldur	w9, [x29, #-64]
  417354:	cmp	w9, w8
  417358:	b.eq	4173b4 <ferror@plt+0x15684>  // b.none
  41735c:	b	417364 <ferror@plt+0x15634>
  417360:	b	417414 <ferror@plt+0x156e4>
  417364:	ldur	x0, [x29, #-56]
  417368:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41736c:	add	x1, x1, #0xd69
  417370:	bl	401a80 <strcat@plt>
  417374:	b	417414 <ferror@plt+0x156e4>
  417378:	ldur	x0, [x29, #-56]
  41737c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417380:	add	x1, x1, #0xd71
  417384:	bl	401a80 <strcat@plt>
  417388:	b	417414 <ferror@plt+0x156e4>
  41738c:	ldur	x0, [x29, #-56]
  417390:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417394:	add	x1, x1, #0xd79
  417398:	bl	401a80 <strcat@plt>
  41739c:	b	417414 <ferror@plt+0x156e4>
  4173a0:	ldur	x0, [x29, #-56]
  4173a4:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4173a8:	add	x1, x1, #0xd81
  4173ac:	bl	401a80 <strcat@plt>
  4173b0:	b	417414 <ferror@plt+0x156e4>
  4173b4:	ldur	x0, [x29, #-56]
  4173b8:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4173bc:	add	x1, x1, #0xd89
  4173c0:	bl	401a80 <strcat@plt>
  4173c4:	b	417414 <ferror@plt+0x156e4>
  4173c8:	ldur	x0, [x29, #-56]
  4173cc:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4173d0:	add	x1, x1, #0xd91
  4173d4:	bl	401a80 <strcat@plt>
  4173d8:	b	417414 <ferror@plt+0x156e4>
  4173dc:	ldur	x0, [x29, #-56]
  4173e0:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4173e4:	add	x1, x1, #0xd99
  4173e8:	bl	401a80 <strcat@plt>
  4173ec:	b	417414 <ferror@plt+0x156e4>
  4173f0:	ldur	x0, [x29, #-56]
  4173f4:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4173f8:	add	x1, x1, #0xda1
  4173fc:	bl	401a80 <strcat@plt>
  417400:	b	417414 <ferror@plt+0x156e4>
  417404:	ldur	x0, [x29, #-56]
  417408:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41740c:	add	x1, x1, #0xdaa
  417410:	bl	401a80 <strcat@plt>
  417414:	b	419184 <ferror@plt+0x17454>
  417418:	ldur	w8, [x29, #-12]
  41741c:	mov	w9, #0x8000                	// #32768
  417420:	movk	w9, #0x381, lsl #16
  417424:	and	w8, w8, w9
  417428:	mov	w9, #0x1000000             	// #16777216
  41742c:	cmp	w8, w9
  417430:	b.ne	417448 <ferror@plt+0x15718>  // b.any
  417434:	ldur	x0, [x29, #-56]
  417438:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41743c:	add	x1, x1, #0xdb3
  417440:	bl	401a80 <strcat@plt>
  417444:	b	417688 <ferror@plt+0x15958>
  417448:	ldur	w8, [x29, #-12]
  41744c:	mov	w9, #0x8000                	// #32768
  417450:	movk	w9, #0x381, lsl #16
  417454:	and	w8, w8, w9
  417458:	cmp	w8, #0x810, lsl #12
  41745c:	b.ne	417474 <ferror@plt+0x15744>  // b.any
  417460:	ldur	x0, [x29, #-56]
  417464:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417468:	add	x1, x1, #0xdbc
  41746c:	bl	401a80 <strcat@plt>
  417470:	b	417688 <ferror@plt+0x15958>
  417474:	ldur	w8, [x29, #-12]
  417478:	mov	w9, #0x8000                	// #32768
  41747c:	movk	w9, #0x381, lsl #16
  417480:	and	w8, w8, w9
  417484:	mov	w9, #0x2000000             	// #33554432
  417488:	cmp	w8, w9
  41748c:	b.ne	4174a4 <ferror@plt+0x15774>  // b.any
  417490:	ldur	x0, [x29, #-56]
  417494:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417498:	add	x1, x1, #0xdc4
  41749c:	bl	401a80 <strcat@plt>
  4174a0:	b	417688 <ferror@plt+0x15958>
  4174a4:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4174a8:	add	x0, x0, #0x761
  4174ac:	bl	401cf0 <gettext@plt>
  4174b0:	stur	x0, [x29, #-24]
  4174b4:	adrp	x0, 483000 <warn@@Base+0x11d44>
  4174b8:	add	x0, x0, #0xdcd
  4174bc:	bl	401cf0 <gettext@plt>
  4174c0:	stur	x0, [x29, #-32]
  4174c4:	mov	x8, xzr
  4174c8:	stur	x8, [x29, #-40]
  4174cc:	ldur	w9, [x29, #-12]
  4174d0:	and	w9, w9, #0xf
  4174d4:	subs	w9, w9, #0x1
  4174d8:	mov	w8, w9
  4174dc:	ubfx	x8, x8, #0, #32
  4174e0:	cmp	x8, #0x6
  4174e4:	stur	x8, [x29, #-72]
  4174e8:	b.hi	417594 <ferror@plt+0x15864>  // b.pmore
  4174ec:	adrp	x8, 478000 <warn@@Base+0x6d44>
  4174f0:	add	x8, x8, #0x864
  4174f4:	ldur	x11, [x29, #-72]
  4174f8:	ldrsw	x10, [x8, x11, lsl #2]
  4174fc:	add	x9, x8, x10
  417500:	br	x9
  417504:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  417508:	add	x8, x8, #0xc46
  41750c:	stur	x8, [x29, #-24]
  417510:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417514:	add	x8, x8, #0xdd9
  417518:	stur	x8, [x29, #-40]
  41751c:	b	417594 <ferror@plt+0x15864>
  417520:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  417524:	add	x8, x8, #0xc46
  417528:	stur	x8, [x29, #-24]
  41752c:	b	417594 <ferror@plt+0x15864>
  417530:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417534:	add	x8, x8, #0xde1
  417538:	stur	x8, [x29, #-24]
  41753c:	b	417594 <ferror@plt+0x15864>
  417540:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  417544:	add	x8, x8, #0x513
  417548:	stur	x8, [x29, #-24]
  41754c:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417550:	add	x8, x8, #0xde4
  417554:	stur	x8, [x29, #-40]
  417558:	b	417594 <ferror@plt+0x15864>
  41755c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  417560:	add	x8, x8, #0x513
  417564:	stur	x8, [x29, #-24]
  417568:	b	417594 <ferror@plt+0x15864>
  41756c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  417570:	add	x8, x8, #0x6cc
  417574:	stur	x8, [x29, #-24]
  417578:	b	417594 <ferror@plt+0x15864>
  41757c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  417580:	add	x8, x8, #0x6cc
  417584:	stur	x8, [x29, #-24]
  417588:	adrp	x8, 483000 <warn@@Base+0x11d44>
  41758c:	add	x8, x8, #0xdd9
  417590:	stur	x8, [x29, #-40]
  417594:	ldur	x0, [x29, #-56]
  417598:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41759c:	add	x1, x1, #0xdec
  4175a0:	bl	401a80 <strcat@plt>
  4175a4:	ldur	x1, [x29, #-24]
  4175a8:	ldur	x8, [x29, #-56]
  4175ac:	mov	x0, x8
  4175b0:	bl	401a80 <strcat@plt>
  4175b4:	ldur	x8, [x29, #-40]
  4175b8:	cbz	x8, 4175c8 <ferror@plt+0x15898>
  4175bc:	ldur	x1, [x29, #-40]
  4175c0:	ldur	x0, [x29, #-56]
  4175c4:	bl	401a80 <strcat@plt>
  4175c8:	ldur	w8, [x29, #-12]
  4175cc:	and	w8, w8, #0x40
  4175d0:	cbz	w8, 4175e4 <ferror@plt+0x158b4>
  4175d4:	ldur	x0, [x29, #-56]
  4175d8:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4175dc:	add	x1, x1, #0xdf7
  4175e0:	bl	401a80 <strcat@plt>
  4175e4:	ldur	w8, [x29, #-12]
  4175e8:	and	w8, w8, #0x30
  4175ec:	stur	w8, [x29, #-76]
  4175f0:	cbz	w8, 417628 <ferror@plt+0x158f8>
  4175f4:	b	4175f8 <ferror@plt+0x158c8>
  4175f8:	ldur	w8, [x29, #-76]
  4175fc:	cmp	w8, #0x10
  417600:	b.eq	417634 <ferror@plt+0x15904>  // b.none
  417604:	b	417608 <ferror@plt+0x158d8>
  417608:	ldur	w8, [x29, #-76]
  41760c:	cmp	w8, #0x20
  417610:	b.eq	417644 <ferror@plt+0x15914>  // b.none
  417614:	b	417618 <ferror@plt+0x158e8>
  417618:	ldur	w8, [x29, #-76]
  41761c:	cmp	w8, #0x30
  417620:	b.eq	417654 <ferror@plt+0x15924>  // b.none
  417624:	b	417660 <ferror@plt+0x15930>
  417628:	mov	x8, xzr
  41762c:	stur	x8, [x29, #-32]
  417630:	b	417660 <ferror@plt+0x15930>
  417634:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417638:	add	x8, x8, #0xdd5
  41763c:	stur	x8, [x29, #-32]
  417640:	b	417660 <ferror@plt+0x15930>
  417644:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417648:	add	x8, x8, #0xdff
  41764c:	stur	x8, [x29, #-32]
  417650:	b	417660 <ferror@plt+0x15930>
  417654:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417658:	add	x8, x8, #0xe04
  41765c:	stur	x8, [x29, #-32]
  417660:	ldur	x8, [x29, #-32]
  417664:	cbz	x8, 417688 <ferror@plt+0x15958>
  417668:	ldur	x0, [x29, #-56]
  41766c:	adrp	x1, 485000 <warn@@Base+0x13d44>
  417670:	add	x1, x1, #0x4f8
  417674:	bl	401a80 <strcat@plt>
  417678:	ldur	x1, [x29, #-32]
  41767c:	ldur	x8, [x29, #-56]
  417680:	mov	x0, x8
  417684:	bl	401a80 <strcat@plt>
  417688:	b	419184 <ferror@plt+0x17454>
  41768c:	ldur	w8, [x29, #-12]
  417690:	and	w8, w8, #0xff000000
  417694:	stur	w8, [x29, #-80]
  417698:	cbz	w8, 417704 <ferror@plt+0x159d4>
  41769c:	b	4176a0 <ferror@plt+0x15970>
  4176a0:	mov	w8, #0x1000000             	// #16777216
  4176a4:	ldur	w9, [x29, #-80]
  4176a8:	cmp	w9, w8
  4176ac:	b.eq	417718 <ferror@plt+0x159e8>  // b.none
  4176b0:	b	4176b4 <ferror@plt+0x15984>
  4176b4:	mov	w8, #0x2000000             	// #33554432
  4176b8:	ldur	w9, [x29, #-80]
  4176bc:	cmp	w9, w8
  4176c0:	b.eq	41772c <ferror@plt+0x159fc>  // b.none
  4176c4:	b	4176c8 <ferror@plt+0x15998>
  4176c8:	mov	w8, #0x4000000             	// #67108864
  4176cc:	ldur	w9, [x29, #-80]
  4176d0:	cmp	w9, w8
  4176d4:	b.eq	417740 <ferror@plt+0x15a10>  // b.none
  4176d8:	b	4176dc <ferror@plt+0x159ac>
  4176dc:	mov	w8, #0x8000000             	// #134217728
  4176e0:	ldur	w9, [x29, #-80]
  4176e4:	cmp	w9, w8
  4176e8:	b.eq	417754 <ferror@plt+0x15a24>  // b.none
  4176ec:	b	4176f0 <ferror@plt+0x159c0>
  4176f0:	mov	w8, #0x10000000            	// #268435456
  4176f4:	ldur	w9, [x29, #-80]
  4176f8:	cmp	w9, w8
  4176fc:	b.eq	417768 <ferror@plt+0x15a38>  // b.none
  417700:	b	41777c <ferror@plt+0x15a4c>
  417704:	ldur	x0, [x29, #-56]
  417708:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41770c:	add	x1, x1, #0xe0b
  417710:	bl	401a80 <strcat@plt>
  417714:	b	41779c <ferror@plt+0x15a6c>
  417718:	ldur	x0, [x29, #-56]
  41771c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417720:	add	x1, x1, #0xe19
  417724:	bl	401a80 <strcat@plt>
  417728:	b	41779c <ferror@plt+0x15a6c>
  41772c:	ldur	x0, [x29, #-56]
  417730:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417734:	add	x1, x1, #0xe22
  417738:	bl	401a80 <strcat@plt>
  41773c:	b	41779c <ferror@plt+0x15a6c>
  417740:	ldur	x0, [x29, #-56]
  417744:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417748:	add	x1, x1, #0xe2b
  41774c:	bl	401a80 <strcat@plt>
  417750:	b	41779c <ferror@plt+0x15a6c>
  417754:	ldur	x0, [x29, #-56]
  417758:	adrp	x1, 483000 <warn@@Base+0x11d44>
  41775c:	add	x1, x1, #0xe34
  417760:	bl	401a80 <strcat@plt>
  417764:	b	41779c <ferror@plt+0x15a6c>
  417768:	ldur	x0, [x29, #-56]
  41776c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417770:	add	x1, x1, #0xe3d
  417774:	bl	401a80 <strcat@plt>
  417778:	b	41779c <ferror@plt+0x15a6c>
  41777c:	adrp	x0, 483000 <warn@@Base+0x11d44>
  417780:	add	x0, x0, #0xe46
  417784:	bl	401cf0 <gettext@plt>
  417788:	ldur	x8, [x29, #-56]
  41778c:	stur	x0, [x29, #-88]
  417790:	mov	x0, x8
  417794:	ldur	x1, [x29, #-88]
  417798:	bl	401a80 <strcat@plt>
  41779c:	ldur	w8, [x29, #-12]
  4177a0:	and	w8, w8, #0xff0000
  4177a4:	stur	w8, [x29, #-92]
  4177a8:	cbz	w8, 4177f0 <ferror@plt+0x15ac0>
  4177ac:	b	4177b0 <ferror@plt+0x15a80>
  4177b0:	ldur	w8, [x29, #-92]
  4177b4:	cmp	w8, #0x10, lsl #12
  4177b8:	b.eq	4177f4 <ferror@plt+0x15ac4>  // b.none
  4177bc:	b	4177c0 <ferror@plt+0x15a90>
  4177c0:	ldur	w8, [x29, #-92]
  4177c4:	cmp	w8, #0x20, lsl #12
  4177c8:	b.eq	417808 <ferror@plt+0x15ad8>  // b.none
  4177cc:	b	4177d0 <ferror@plt+0x15aa0>
  4177d0:	ldur	w8, [x29, #-92]
  4177d4:	cmp	w8, #0x30, lsl #12
  4177d8:	b.eq	41781c <ferror@plt+0x15aec>  // b.none
  4177dc:	b	4177e0 <ferror@plt+0x15ab0>
  4177e0:	ldur	w8, [x29, #-92]
  4177e4:	cmp	w8, #0x60, lsl #12
  4177e8:	b.eq	417830 <ferror@plt+0x15b00>  // b.none
  4177ec:	b	417844 <ferror@plt+0x15b14>
  4177f0:	b	417864 <ferror@plt+0x15b34>
  4177f4:	ldur	x0, [x29, #-56]
  4177f8:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4177fc:	add	x1, x1, #0xe5f
  417800:	bl	401a80 <strcat@plt>
  417804:	b	417864 <ferror@plt+0x15b34>
  417808:	ldur	x0, [x29, #-56]
  41780c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417810:	add	x1, x1, #0xe71
  417814:	bl	401a80 <strcat@plt>
  417818:	b	417864 <ferror@plt+0x15b34>
  41781c:	ldur	x0, [x29, #-56]
  417820:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417824:	add	x1, x1, #0xe84
  417828:	bl	401a80 <strcat@plt>
  41782c:	b	417864 <ferror@plt+0x15b34>
  417830:	ldur	x0, [x29, #-56]
  417834:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417838:	add	x1, x1, #0xe97
  41783c:	bl	401a80 <strcat@plt>
  417840:	b	417864 <ferror@plt+0x15b34>
  417844:	adrp	x0, 483000 <warn@@Base+0x11d44>
  417848:	add	x0, x0, #0xeaa
  41784c:	bl	401cf0 <gettext@plt>
  417850:	ldur	x8, [x29, #-56]
  417854:	stur	x0, [x29, #-104]
  417858:	mov	x0, x8
  41785c:	ldur	x1, [x29, #-104]
  417860:	bl	401a80 <strcat@plt>
  417864:	ldur	w8, [x29, #-12]
  417868:	and	w8, w8, #0x100
  41786c:	cbz	w8, 417880 <ferror@plt+0x15b50>
  417870:	ldur	x0, [x29, #-56]
  417874:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417878:	add	x1, x1, #0xec3
  41787c:	bl	401a80 <strcat@plt>
  417880:	ldur	w8, [x29, #-12]
  417884:	and	w8, w8, #0xff
  417888:	cbz	w8, 4178b0 <ferror@plt+0x15b80>
  41788c:	ldur	x0, [x29, #-56]
  417890:	bl	401900 <strlen@plt>
  417894:	ldur	x8, [x29, #-56]
  417898:	add	x0, x8, x0
  41789c:	ldur	w9, [x29, #-12]
  4178a0:	and	w2, w9, #0xff
  4178a4:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4178a8:	add	x1, x1, #0xed7
  4178ac:	bl	401980 <sprintf@plt>
  4178b0:	ldur	w8, [x29, #-12]
  4178b4:	and	w8, w8, #0xfe00
  4178b8:	cbz	w8, 4178fc <ferror@plt+0x15bcc>
  4178bc:	ldur	x0, [x29, #-56]
  4178c0:	bl	401900 <strlen@plt>
  4178c4:	ldur	x8, [x29, #-56]
  4178c8:	add	x0, x8, x0
  4178cc:	adrp	x9, 483000 <warn@@Base+0x11d44>
  4178d0:	add	x9, x9, #0xef2
  4178d4:	stur	x0, [x29, #-112]
  4178d8:	mov	x0, x9
  4178dc:	bl	401cf0 <gettext@plt>
  4178e0:	ldur	w10, [x29, #-12]
  4178e4:	and	w2, w10, #0xfe00
  4178e8:	ldur	x8, [x29, #-112]
  4178ec:	stur	x0, [x29, #-120]
  4178f0:	mov	x0, x8
  4178f4:	ldur	x1, [x29, #-120]
  4178f8:	bl	401980 <sprintf@plt>
  4178fc:	b	419184 <ferror@plt+0x17454>
  417900:	ldur	w8, [x29, #-12]
  417904:	and	w8, w8, #0x80000000
  417908:	cbz	w8, 41791c <ferror@plt+0x15bec>
  41790c:	ldur	x0, [x29, #-56]
  417910:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417914:	add	x1, x1, #0xf0c
  417918:	bl	401a80 <strcat@plt>
  41791c:	ldur	w8, [x29, #-12]
  417920:	and	w8, w8, #0x10000
  417924:	cbz	w8, 417948 <ferror@plt+0x15c18>
  417928:	adrp	x0, 483000 <warn@@Base+0x11d44>
  41792c:	add	x0, x0, #0xf12
  417930:	bl	401cf0 <gettext@plt>
  417934:	ldur	x8, [x29, #-56]
  417938:	stur	x0, [x29, #-128]
  41793c:	mov	x0, x8
  417940:	ldur	x1, [x29, #-128]
  417944:	bl	401a80 <strcat@plt>
  417948:	ldur	w8, [x29, #-12]
  41794c:	and	w8, w8, #0x8000
  417950:	cbz	w8, 417974 <ferror@plt+0x15c44>
  417954:	adrp	x0, 483000 <warn@@Base+0x11d44>
  417958:	add	x0, x0, #0xf20
  41795c:	bl	401cf0 <gettext@plt>
  417960:	ldur	x8, [x29, #-56]
  417964:	stur	x0, [x29, #-136]
  417968:	mov	x0, x8
  41796c:	ldur	x1, [x29, #-136]
  417970:	bl	401a80 <strcat@plt>
  417974:	b	419184 <ferror@plt+0x17454>
  417978:	ldur	w8, [x29, #-12]
  41797c:	and	w8, w8, #0x3
  417980:	cbz	w8, 4179b8 <ferror@plt+0x15c88>
  417984:	adrp	x8, 483000 <warn@@Base+0x11d44>
  417988:	add	x8, x8, #0xf32
  41798c:	ldr	x8, [x8]
  417990:	sub	x9, x29, #0x30
  417994:	stur	x8, [x29, #-48]
  417998:	ldur	w10, [x29, #-12]
  41799c:	and	w10, w10, #0x3
  4179a0:	ldurb	w11, [x29, #-42]
  4179a4:	add	w10, w11, w10
  4179a8:	strb	w10, [x9, #6]
  4179ac:	ldur	x0, [x29, #-56]
  4179b0:	mov	x1, x9
  4179b4:	bl	401a80 <strcat@plt>
  4179b8:	b	419184 <ferror@plt+0x17454>
  4179bc:	ldur	w8, [x29, #-12]
  4179c0:	mov	w9, #0xf0000000            	// #-268435456
  4179c4:	and	w8, w8, #0xf0000000
  4179c8:	cmp	w8, w9
  4179cc:	b.ne	4179e0 <ferror@plt+0x15cb0>  // b.any
  4179d0:	ldur	x0, [x29, #-56]
  4179d4:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4179d8:	add	x1, x1, #0xf3a
  4179dc:	bl	401a80 <strcat@plt>
  4179e0:	ldur	w8, [x29, #-12]
  4179e4:	and	w8, w8, #0x100000
  4179e8:	cbz	w8, 4179fc <ferror@plt+0x15ccc>
  4179ec:	ldur	x0, [x29, #-56]
  4179f0:	adrp	x1, 483000 <warn@@Base+0x11d44>
  4179f4:	add	x1, x1, #0xf46
  4179f8:	bl	401a80 <strcat@plt>
  4179fc:	ldur	w8, [x29, #-12]
  417a00:	and	w8, w8, #0x3
  417a04:	cbnz	w8, 417a18 <ferror@plt+0x15ce8>
  417a08:	ldur	x0, [x29, #-56]
  417a0c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417a10:	add	x1, x1, #0xf58
  417a14:	bl	401a80 <strcat@plt>
  417a18:	ldur	w8, [x29, #-12]
  417a1c:	and	w8, w8, #0x60
  417a20:	cbnz	w8, 417a34 <ferror@plt+0x15d04>
  417a24:	ldur	x0, [x29, #-56]
  417a28:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417a2c:	add	x1, x1, #0xf67
  417a30:	bl	401a80 <strcat@plt>
  417a34:	ldur	w8, [x29, #-12]
  417a38:	and	w8, w8, #0x300
  417a3c:	cbnz	w8, 417a50 <ferror@plt+0x15d20>
  417a40:	ldur	x0, [x29, #-56]
  417a44:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417a48:	add	x1, x1, #0xf79
  417a4c:	bl	401a80 <strcat@plt>
  417a50:	ldur	w8, [x29, #-12]
  417a54:	and	w8, w8, #0xc00
  417a58:	cbnz	w8, 417a6c <ferror@plt+0x15d3c>
  417a5c:	ldur	x0, [x29, #-56]
  417a60:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417a64:	add	x1, x1, #0xf87
  417a68:	bl	401a80 <strcat@plt>
  417a6c:	ldur	w8, [x29, #-12]
  417a70:	and	w8, w8, #0x3000
  417a74:	cbnz	w8, 417a88 <ferror@plt+0x15d58>
  417a78:	ldur	x0, [x29, #-56]
  417a7c:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417a80:	add	x1, x1, #0xf96
  417a84:	bl	401a80 <strcat@plt>
  417a88:	ldur	w8, [x29, #-12]
  417a8c:	and	w8, w8, #0xc000
  417a90:	cbnz	w8, 417aa4 <ferror@plt+0x15d74>
  417a94:	ldur	x0, [x29, #-56]
  417a98:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417a9c:	add	x1, x1, #0xfa4
  417aa0:	bl	401a80 <strcat@plt>
  417aa4:	ldur	w8, [x29, #-12]
  417aa8:	and	w8, w8, #0xffff
  417aac:	stur	w8, [x29, #-12]
  417ab0:	ldur	w8, [x29, #-12]
  417ab4:	cbz	w8, 417ca0 <ferror@plt+0x15f70>
  417ab8:	ldur	w8, [x29, #-12]
  417abc:	ldur	w9, [x29, #-12]
  417ac0:	mov	w10, wzr
  417ac4:	subs	w9, w10, w9
  417ac8:	and	w8, w8, w9
  417acc:	cmp	w8, #0x1
  417ad0:	stur	w8, [x29, #-140]
  417ad4:	b.eq	417b8c <ferror@plt+0x15e5c>  // b.none
  417ad8:	b	417adc <ferror@plt+0x15dac>
  417adc:	ldur	w8, [x29, #-140]
  417ae0:	cmp	w8, #0x2
  417ae4:	b.eq	417ba0 <ferror@plt+0x15e70>  // b.none
  417ae8:	b	417aec <ferror@plt+0x15dbc>
  417aec:	ldur	w8, [x29, #-140]
  417af0:	cmp	w8, #0x20
  417af4:	b.eq	417bb4 <ferror@plt+0x15e84>  // b.none
  417af8:	b	417afc <ferror@plt+0x15dcc>
  417afc:	ldur	w8, [x29, #-140]
  417b00:	cmp	w8, #0x40
  417b04:	b.eq	417bc8 <ferror@plt+0x15e98>  // b.none
  417b08:	b	417b0c <ferror@plt+0x15ddc>
  417b0c:	ldur	w8, [x29, #-140]
  417b10:	cmp	w8, #0x100
  417b14:	b.eq	417bdc <ferror@plt+0x15eac>  // b.none
  417b18:	b	417b1c <ferror@plt+0x15dec>
  417b1c:	ldur	w8, [x29, #-140]
  417b20:	cmp	w8, #0x200
  417b24:	b.eq	417bf0 <ferror@plt+0x15ec0>  // b.none
  417b28:	b	417b2c <ferror@plt+0x15dfc>
  417b2c:	ldur	w8, [x29, #-140]
  417b30:	cmp	w8, #0x400
  417b34:	b.eq	417c04 <ferror@plt+0x15ed4>  // b.none
  417b38:	b	417b3c <ferror@plt+0x15e0c>
  417b3c:	ldur	w8, [x29, #-140]
  417b40:	cmp	w8, #0x800
  417b44:	b.eq	417c18 <ferror@plt+0x15ee8>  // b.none
  417b48:	b	417b4c <ferror@plt+0x15e1c>
  417b4c:	ldur	w8, [x29, #-140]
  417b50:	cmp	w8, #0x1, lsl #12
  417b54:	b.eq	417c2c <ferror@plt+0x15efc>  // b.none
  417b58:	b	417b5c <ferror@plt+0x15e2c>
  417b5c:	ldur	w8, [x29, #-140]
  417b60:	cmp	w8, #0x2, lsl #12
  417b64:	b.eq	417c40 <ferror@plt+0x15f10>  // b.none
  417b68:	b	417b6c <ferror@plt+0x15e3c>
  417b6c:	ldur	w8, [x29, #-140]
  417b70:	cmp	w8, #0x4, lsl #12
  417b74:	b.eq	417c54 <ferror@plt+0x15f24>  // b.none
  417b78:	b	417b7c <ferror@plt+0x15e4c>
  417b7c:	ldur	w8, [x29, #-140]
  417b80:	cmp	w8, #0x8, lsl #12
  417b84:	b.eq	417c68 <ferror@plt+0x15f38>  // b.none
  417b88:	b	417c7c <ferror@plt+0x15f4c>
  417b8c:	ldur	x0, [x29, #-56]
  417b90:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417b94:	add	x1, x1, #0xfb2
  417b98:	bl	401a80 <strcat@plt>
  417b9c:	b	417c7c <ferror@plt+0x15f4c>
  417ba0:	ldur	x0, [x29, #-56]
  417ba4:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417ba8:	add	x1, x1, #0xfc9
  417bac:	bl	401a80 <strcat@plt>
  417bb0:	b	417c7c <ferror@plt+0x15f4c>
  417bb4:	ldur	x0, [x29, #-56]
  417bb8:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417bbc:	add	x1, x1, #0xfe0
  417bc0:	bl	401a80 <strcat@plt>
  417bc4:	b	417c7c <ferror@plt+0x15f4c>
  417bc8:	ldur	x0, [x29, #-56]
  417bcc:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417bd0:	add	x1, x1, #0xfed
  417bd4:	bl	401a80 <strcat@plt>
  417bd8:	b	417c7c <ferror@plt+0x15f4c>
  417bdc:	ldur	x0, [x29, #-56]
  417be0:	adrp	x1, 483000 <warn@@Base+0x11d44>
  417be4:	add	x1, x1, #0xffa
  417be8:	bl	401a80 <strcat@plt>
  417bec:	b	417c7c <ferror@plt+0x15f4c>
  417bf0:	ldur	x0, [x29, #-56]
  417bf4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417bf8:	add	x1, x1, #0x5
  417bfc:	bl	401a80 <strcat@plt>
  417c00:	b	417c7c <ferror@plt+0x15f4c>
  417c04:	ldur	x0, [x29, #-56]
  417c08:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417c0c:	add	x1, x1, #0xf
  417c10:	bl	401a80 <strcat@plt>
  417c14:	b	417c7c <ferror@plt+0x15f4c>
  417c18:	ldur	x0, [x29, #-56]
  417c1c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417c20:	add	x1, x1, #0x1b
  417c24:	bl	401a80 <strcat@plt>
  417c28:	b	417c7c <ferror@plt+0x15f4c>
  417c2c:	ldur	x0, [x29, #-56]
  417c30:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417c34:	add	x1, x1, #0x26
  417c38:	bl	401a80 <strcat@plt>
  417c3c:	b	417c7c <ferror@plt+0x15f4c>
  417c40:	ldur	x0, [x29, #-56]
  417c44:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417c48:	add	x1, x1, #0x31
  417c4c:	bl	401a80 <strcat@plt>
  417c50:	b	417c7c <ferror@plt+0x15f4c>
  417c54:	ldur	x0, [x29, #-56]
  417c58:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417c5c:	add	x1, x1, #0x3b
  417c60:	bl	401a80 <strcat@plt>
  417c64:	b	417c7c <ferror@plt+0x15f4c>
  417c68:	ldur	x0, [x29, #-56]
  417c6c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417c70:	add	x1, x1, #0x46
  417c74:	bl	401a80 <strcat@plt>
  417c78:	b	417c7c <ferror@plt+0x15f4c>
  417c7c:	ldur	w8, [x29, #-12]
  417c80:	ldur	w9, [x29, #-12]
  417c84:	mov	w10, wzr
  417c88:	subs	w9, w10, w9
  417c8c:	and	w8, w8, w9
  417c90:	ldur	w9, [x29, #-12]
  417c94:	bic	w8, w9, w8
  417c98:	stur	w8, [x29, #-12]
  417c9c:	b	417ab0 <ferror@plt+0x15d80>
  417ca0:	b	419184 <ferror@plt+0x17454>
  417ca4:	ldur	w8, [x29, #-12]
  417ca8:	and	w8, w8, #0xf0000000
  417cac:	stur	w8, [x29, #-144]
  417cb0:	cbz	w8, 417d88 <ferror@plt+0x16058>
  417cb4:	b	417cb8 <ferror@plt+0x15f88>
  417cb8:	mov	w8, #0x10000000            	// #268435456
  417cbc:	ldur	w9, [x29, #-144]
  417cc0:	cmp	w9, w8
  417cc4:	b.eq	417d74 <ferror@plt+0x16044>  // b.none
  417cc8:	b	417ccc <ferror@plt+0x15f9c>
  417ccc:	mov	w8, #0x20000000            	// #536870912
  417cd0:	ldur	w9, [x29, #-144]
  417cd4:	cmp	w9, w8
  417cd8:	b.eq	417d60 <ferror@plt+0x16030>  // b.none
  417cdc:	b	417ce0 <ferror@plt+0x15fb0>
  417ce0:	mov	w8, #0x30000000            	// #805306368
  417ce4:	ldur	w9, [x29, #-144]
  417ce8:	cmp	w9, w8
  417cec:	b.eq	417d4c <ferror@plt+0x1601c>  // b.none
  417cf0:	b	417cf4 <ferror@plt+0x15fc4>
  417cf4:	mov	w8, #0x40000000            	// #1073741824
  417cf8:	ldur	w9, [x29, #-144]
  417cfc:	cmp	w9, w8
  417d00:	b.eq	417d38 <ferror@plt+0x16008>  // b.none
  417d04:	b	417d08 <ferror@plt+0x15fd8>
  417d08:	mov	w8, #0x60000000            	// #1610612736
  417d0c:	ldur	w9, [x29, #-144]
  417d10:	cmp	w9, w8
  417d14:	cset	w8, eq  // eq = none
  417d18:	eor	w8, w8, #0x1
  417d1c:	tbnz	w8, #0, 417d9c <ferror@plt+0x1606c>
  417d20:	b	417d24 <ferror@plt+0x15ff4>
  417d24:	ldur	x0, [x29, #-56]
  417d28:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417d2c:	add	x1, x1, #0x50
  417d30:	bl	401a80 <strcat@plt>
  417d34:	b	417dbc <ferror@plt+0x1608c>
  417d38:	ldur	x0, [x29, #-56]
  417d3c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417d40:	add	x1, x1, #0x5b
  417d44:	bl	401a80 <strcat@plt>
  417d48:	b	417dbc <ferror@plt+0x1608c>
  417d4c:	ldur	x0, [x29, #-56]
  417d50:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417d54:	add	x1, x1, #0x66
  417d58:	bl	401a80 <strcat@plt>
  417d5c:	b	417dbc <ferror@plt+0x1608c>
  417d60:	ldur	x0, [x29, #-56]
  417d64:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417d68:	add	x1, x1, #0x6f
  417d6c:	bl	401a80 <strcat@plt>
  417d70:	b	417dbc <ferror@plt+0x1608c>
  417d74:	ldur	x0, [x29, #-56]
  417d78:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417d7c:	add	x1, x1, #0x78
  417d80:	bl	401a80 <strcat@plt>
  417d84:	b	417dbc <ferror@plt+0x1608c>
  417d88:	ldur	x0, [x29, #-56]
  417d8c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417d90:	add	x1, x1, #0x80
  417d94:	bl	401a80 <strcat@plt>
  417d98:	b	417dbc <ferror@plt+0x1608c>
  417d9c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  417da0:	add	x0, x0, #0x87
  417da4:	bl	401cf0 <gettext@plt>
  417da8:	ldur	x8, [x29, #-56]
  417dac:	str	x0, [sp, #152]
  417db0:	mov	x0, x8
  417db4:	ldr	x1, [sp, #152]
  417db8:	bl	401a80 <strcat@plt>
  417dbc:	b	419184 <ferror@plt+0x17454>
  417dc0:	ldur	w8, [x29, #-12]
  417dc4:	and	w8, w8, #0x30000000
  417dc8:	cbnz	w8, 417ddc <ferror@plt+0x160ac>
  417dcc:	ldur	x0, [x29, #-56]
  417dd0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417dd4:	add	x1, x1, #0xab
  417dd8:	bl	401a80 <strcat@plt>
  417ddc:	b	419184 <ferror@plt+0x17454>
  417de0:	ldur	w8, [x29, #-12]
  417de4:	and	w8, w8, #0x1
  417de8:	cbz	w8, 417dfc <ferror@plt+0x160cc>
  417dec:	ldur	x0, [x29, #-56]
  417df0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417df4:	add	x1, x1, #0xb2
  417df8:	bl	401a80 <strcat@plt>
  417dfc:	ldur	w8, [x29, #-12]
  417e00:	and	w8, w8, #0x2
  417e04:	cbz	w8, 417e18 <ferror@plt+0x160e8>
  417e08:	ldur	x0, [x29, #-56]
  417e0c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417e10:	add	x1, x1, #0xbe
  417e14:	bl	401a80 <strcat@plt>
  417e18:	ldur	w8, [x29, #-12]
  417e1c:	and	w8, w8, #0x4
  417e20:	cbz	w8, 417e34 <ferror@plt+0x16104>
  417e24:	ldur	x0, [x29, #-56]
  417e28:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417e2c:	add	x1, x1, #0xc4
  417e30:	bl	401a80 <strcat@plt>
  417e34:	ldur	w8, [x29, #-12]
  417e38:	and	w8, w8, #0x10
  417e3c:	cbz	w8, 417e50 <ferror@plt+0x16120>
  417e40:	ldur	x0, [x29, #-56]
  417e44:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417e48:	add	x1, x1, #0xcb
  417e4c:	bl	401a80 <strcat@plt>
  417e50:	ldur	w8, [x29, #-12]
  417e54:	and	w8, w8, #0x20
  417e58:	cbz	w8, 417e6c <ferror@plt+0x1613c>
  417e5c:	ldur	x0, [x29, #-56]
  417e60:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417e64:	add	x1, x1, #0xdb
  417e68:	bl	401a80 <strcat@plt>
  417e6c:	ldur	w8, [x29, #-12]
  417e70:	and	w8, w8, #0x80
  417e74:	cbz	w8, 417e88 <ferror@plt+0x16158>
  417e78:	ldur	x0, [x29, #-56]
  417e7c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417e80:	add	x1, x1, #0xe2
  417e84:	bl	401a80 <strcat@plt>
  417e88:	ldur	w8, [x29, #-12]
  417e8c:	and	w8, w8, #0x100
  417e90:	cbz	w8, 417ea4 <ferror@plt+0x16174>
  417e94:	ldur	x0, [x29, #-56]
  417e98:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417e9c:	add	x1, x1, #0xee
  417ea0:	bl	401a80 <strcat@plt>
  417ea4:	ldur	w8, [x29, #-12]
  417ea8:	and	w8, w8, #0x400
  417eac:	cbz	w8, 417ec0 <ferror@plt+0x16190>
  417eb0:	ldur	x0, [x29, #-56]
  417eb4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417eb8:	add	x1, x1, #0xfa
  417ebc:	bl	401a80 <strcat@plt>
  417ec0:	ldur	w8, [x29, #-12]
  417ec4:	and	w8, w8, #0x200
  417ec8:	cbz	w8, 417edc <ferror@plt+0x161ac>
  417ecc:	ldur	x0, [x29, #-56]
  417ed0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  417ed4:	add	x1, x1, #0x104
  417ed8:	bl	401a80 <strcat@plt>
  417edc:	ldur	w8, [x29, #-12]
  417ee0:	and	w8, w8, #0xff0000
  417ee4:	str	w8, [sp, #148]
  417ee8:	cbz	w8, 4181e4 <ferror@plt+0x164b4>
  417eec:	b	417ef0 <ferror@plt+0x161c0>
  417ef0:	ldr	w8, [sp, #148]
  417ef4:	cmp	w8, #0x810, lsl #12
  417ef8:	b.eq	418040 <ferror@plt+0x16310>  // b.none
  417efc:	b	417f00 <ferror@plt+0x161d0>
  417f00:	ldr	w8, [sp, #148]
  417f04:	cmp	w8, #0x820, lsl #12
  417f08:	b.eq	418054 <ferror@plt+0x16324>  // b.none
  417f0c:	b	417f10 <ferror@plt+0x161e0>
  417f10:	ldr	w8, [sp, #148]
  417f14:	cmp	w8, #0x830, lsl #12
  417f18:	b.eq	418068 <ferror@plt+0x16338>  // b.none
  417f1c:	b	417f20 <ferror@plt+0x161f0>
  417f20:	ldr	w8, [sp, #148]
  417f24:	cmp	w8, #0x850, lsl #12
  417f28:	b.eq	4180a4 <ferror@plt+0x16374>  // b.none
  417f2c:	b	417f30 <ferror@plt+0x16200>
  417f30:	ldr	w8, [sp, #148]
  417f34:	cmp	w8, #0x870, lsl #12
  417f38:	b.eq	418090 <ferror@plt+0x16360>  // b.none
  417f3c:	b	417f40 <ferror@plt+0x16210>
  417f40:	ldr	w8, [sp, #148]
  417f44:	cmp	w8, #0x880, lsl #12
  417f48:	b.eq	41807c <ferror@plt+0x1634c>  // b.none
  417f4c:	b	417f50 <ferror@plt+0x16220>
  417f50:	ldr	w8, [sp, #148]
  417f54:	cmp	w8, #0x8a0, lsl #12
  417f58:	b.eq	4180f4 <ferror@plt+0x163c4>  // b.none
  417f5c:	b	417f60 <ferror@plt+0x16230>
  417f60:	ldr	w8, [sp, #148]
  417f64:	cmp	w8, #0x8b0, lsl #12
  417f68:	b.eq	418180 <ferror@plt+0x16450>  // b.none
  417f6c:	b	417f70 <ferror@plt+0x16240>
  417f70:	ldr	w8, [sp, #148]
  417f74:	cmp	w8, #0x8c0, lsl #12
  417f78:	b.eq	4181bc <ferror@plt+0x1648c>  // b.none
  417f7c:	b	417f80 <ferror@plt+0x16250>
  417f80:	ldr	w8, [sp, #148]
  417f84:	cmp	w8, #0x8d0, lsl #12
  417f88:	b.eq	418194 <ferror@plt+0x16464>  // b.none
  417f8c:	b	417f90 <ferror@plt+0x16260>
  417f90:	ldr	w8, [sp, #148]
  417f94:	cmp	w8, #0x8e0, lsl #12
  417f98:	b.eq	4181a8 <ferror@plt+0x16478>  // b.none
  417f9c:	b	417fa0 <ferror@plt+0x16270>
  417fa0:	ldr	w8, [sp, #148]
  417fa4:	cmp	w8, #0x910, lsl #12
  417fa8:	b.eq	4180b8 <ferror@plt+0x16388>  // b.none
  417fac:	b	417fb0 <ferror@plt+0x16280>
  417fb0:	ldr	w8, [sp, #148]
  417fb4:	cmp	w8, #0x920, lsl #12
  417fb8:	b.eq	4180e0 <ferror@plt+0x163b0>  // b.none
  417fbc:	b	417fc0 <ferror@plt+0x16290>
  417fc0:	ldr	w8, [sp, #148]
  417fc4:	cmp	w8, #0x930, lsl #12
  417fc8:	b.eq	4181d0 <ferror@plt+0x164a0>  // b.none
  417fcc:	b	417fd0 <ferror@plt+0x162a0>
  417fd0:	ldr	w8, [sp, #148]
  417fd4:	cmp	w8, #0x980, lsl #12
  417fd8:	b.eq	4180cc <ferror@plt+0x1639c>  // b.none
  417fdc:	b	417fe0 <ferror@plt+0x162b0>
  417fe0:	ldr	w8, [sp, #148]
  417fe4:	cmp	w8, #0x990, lsl #12
  417fe8:	b.eq	418108 <ferror@plt+0x163d8>  // b.none
  417fec:	b	417ff0 <ferror@plt+0x162c0>
  417ff0:	ldr	w8, [sp, #148]
  417ff4:	cmp	w8, #0xa00, lsl #12
  417ff8:	b.eq	41811c <ferror@plt+0x163ec>  // b.none
  417ffc:	b	418000 <ferror@plt+0x162d0>
  418000:	ldr	w8, [sp, #148]
  418004:	cmp	w8, #0xa10, lsl #12
  418008:	b.eq	418130 <ferror@plt+0x16400>  // b.none
  41800c:	b	418010 <ferror@plt+0x162e0>
  418010:	ldr	w8, [sp, #148]
  418014:	cmp	w8, #0xa20, lsl #12
  418018:	b.eq	418144 <ferror@plt+0x16414>  // b.none
  41801c:	b	418020 <ferror@plt+0x162f0>
  418020:	ldr	w8, [sp, #148]
  418024:	cmp	w8, #0xa30, lsl #12
  418028:	b.eq	418158 <ferror@plt+0x16428>  // b.none
  41802c:	b	418030 <ferror@plt+0x16300>
  418030:	ldr	w8, [sp, #148]
  418034:	cmp	w8, #0xa40, lsl #12
  418038:	b.eq	41816c <ferror@plt+0x1643c>  // b.none
  41803c:	b	4181e8 <ferror@plt+0x164b8>
  418040:	ldur	x0, [x29, #-56]
  418044:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418048:	add	x1, x1, #0x10b
  41804c:	bl	401a80 <strcat@plt>
  418050:	b	418208 <ferror@plt+0x164d8>
  418054:	ldur	x0, [x29, #-56]
  418058:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41805c:	add	x1, x1, #0x112
  418060:	bl	401a80 <strcat@plt>
  418064:	b	418208 <ferror@plt+0x164d8>
  418068:	ldur	x0, [x29, #-56]
  41806c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418070:	add	x1, x1, #0x119
  418074:	bl	401a80 <strcat@plt>
  418078:	b	418208 <ferror@plt+0x164d8>
  41807c:	ldur	x0, [x29, #-56]
  418080:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418084:	add	x1, x1, #0x120
  418088:	bl	401a80 <strcat@plt>
  41808c:	b	418208 <ferror@plt+0x164d8>
  418090:	ldur	x0, [x29, #-56]
  418094:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418098:	add	x1, x1, #0x127
  41809c:	bl	401a80 <strcat@plt>
  4180a0:	b	418208 <ferror@plt+0x164d8>
  4180a4:	ldur	x0, [x29, #-56]
  4180a8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4180ac:	add	x1, x1, #0x12e
  4180b0:	bl	401a80 <strcat@plt>
  4180b4:	b	418208 <ferror@plt+0x164d8>
  4180b8:	ldur	x0, [x29, #-56]
  4180bc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4180c0:	add	x1, x1, #0x135
  4180c4:	bl	401a80 <strcat@plt>
  4180c8:	b	418208 <ferror@plt+0x164d8>
  4180cc:	ldur	x0, [x29, #-56]
  4180d0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4180d4:	add	x1, x1, #0x13c
  4180d8:	bl	401a80 <strcat@plt>
  4180dc:	b	418208 <ferror@plt+0x164d8>
  4180e0:	ldur	x0, [x29, #-56]
  4180e4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4180e8:	add	x1, x1, #0x143
  4180ec:	bl	401a80 <strcat@plt>
  4180f0:	b	418208 <ferror@plt+0x164d8>
  4180f4:	ldur	x0, [x29, #-56]
  4180f8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4180fc:	add	x1, x1, #0x14a
  418100:	bl	401a80 <strcat@plt>
  418104:	b	418208 <ferror@plt+0x164d8>
  418108:	ldur	x0, [x29, #-56]
  41810c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418110:	add	x1, x1, #0x150
  418114:	bl	401a80 <strcat@plt>
  418118:	b	418208 <ferror@plt+0x164d8>
  41811c:	ldur	x0, [x29, #-56]
  418120:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418124:	add	x1, x1, #0x157
  418128:	bl	401a80 <strcat@plt>
  41812c:	b	418208 <ferror@plt+0x164d8>
  418130:	ldur	x0, [x29, #-56]
  418134:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418138:	add	x1, x1, #0x165
  41813c:	bl	401a80 <strcat@plt>
  418140:	b	418208 <ferror@plt+0x164d8>
  418144:	ldur	x0, [x29, #-56]
  418148:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41814c:	add	x1, x1, #0x173
  418150:	bl	401a80 <strcat@plt>
  418154:	b	418208 <ferror@plt+0x164d8>
  418158:	ldur	x0, [x29, #-56]
  41815c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418160:	add	x1, x1, #0x17b
  418164:	bl	401a80 <strcat@plt>
  418168:	b	418208 <ferror@plt+0x164d8>
  41816c:	ldur	x0, [x29, #-56]
  418170:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418174:	add	x1, x1, #0x184
  418178:	bl	401a80 <strcat@plt>
  41817c:	b	418208 <ferror@plt+0x164d8>
  418180:	ldur	x0, [x29, #-56]
  418184:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418188:	add	x1, x1, #0x18d
  41818c:	bl	401a80 <strcat@plt>
  418190:	b	418208 <ferror@plt+0x164d8>
  418194:	ldur	x0, [x29, #-56]
  418198:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41819c:	add	x1, x1, #0x196
  4181a0:	bl	401a80 <strcat@plt>
  4181a4:	b	418208 <ferror@plt+0x164d8>
  4181a8:	ldur	x0, [x29, #-56]
  4181ac:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4181b0:	add	x1, x1, #0x1a0
  4181b4:	bl	401a80 <strcat@plt>
  4181b8:	b	418208 <ferror@plt+0x164d8>
  4181bc:	ldur	x0, [x29, #-56]
  4181c0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4181c4:	add	x1, x1, #0x1aa
  4181c8:	bl	401a80 <strcat@plt>
  4181cc:	b	418208 <ferror@plt+0x164d8>
  4181d0:	ldur	x0, [x29, #-56]
  4181d4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4181d8:	add	x1, x1, #0x1b0
  4181dc:	bl	401a80 <strcat@plt>
  4181e0:	b	418208 <ferror@plt+0x164d8>
  4181e4:	b	418208 <ferror@plt+0x164d8>
  4181e8:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4181ec:	add	x0, x0, #0x1c1
  4181f0:	bl	401cf0 <gettext@plt>
  4181f4:	ldur	x8, [x29, #-56]
  4181f8:	str	x0, [sp, #136]
  4181fc:	mov	x0, x8
  418200:	ldr	x1, [sp, #136]
  418204:	bl	401a80 <strcat@plt>
  418208:	ldur	w8, [x29, #-12]
  41820c:	and	w8, w8, #0xf000
  418210:	str	w8, [sp, #132]
  418214:	cbz	w8, 4182ac <ferror@plt+0x1657c>
  418218:	b	41821c <ferror@plt+0x164ec>
  41821c:	ldr	w8, [sp, #132]
  418220:	cmp	w8, #0x1, lsl #12
  418224:	b.eq	41825c <ferror@plt+0x1652c>  // b.none
  418228:	b	41822c <ferror@plt+0x164fc>
  41822c:	ldr	w8, [sp, #132]
  418230:	cmp	w8, #0x2, lsl #12
  418234:	b.eq	418270 <ferror@plt+0x16540>  // b.none
  418238:	b	41823c <ferror@plt+0x1650c>
  41823c:	ldr	w8, [sp, #132]
  418240:	cmp	w8, #0x3, lsl #12
  418244:	b.eq	418284 <ferror@plt+0x16554>  // b.none
  418248:	b	41824c <ferror@plt+0x1651c>
  41824c:	ldr	w8, [sp, #132]
  418250:	cmp	w8, #0x4, lsl #12
  418254:	b.eq	418298 <ferror@plt+0x16568>  // b.none
  418258:	b	4182b0 <ferror@plt+0x16580>
  41825c:	ldur	x0, [x29, #-56]
  418260:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418264:	add	x1, x1, #0x1cf
  418268:	bl	401a80 <strcat@plt>
  41826c:	b	4182d0 <ferror@plt+0x165a0>
  418270:	ldur	x0, [x29, #-56]
  418274:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418278:	add	x1, x1, #0x1d5
  41827c:	bl	401a80 <strcat@plt>
  418280:	b	4182d0 <ferror@plt+0x165a0>
  418284:	ldur	x0, [x29, #-56]
  418288:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41828c:	add	x1, x1, #0x1db
  418290:	bl	401a80 <strcat@plt>
  418294:	b	4182d0 <ferror@plt+0x165a0>
  418298:	ldur	x0, [x29, #-56]
  41829c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4182a0:	add	x1, x1, #0x1e4
  4182a4:	bl	401a80 <strcat@plt>
  4182a8:	b	4182d0 <ferror@plt+0x165a0>
  4182ac:	b	4182d0 <ferror@plt+0x165a0>
  4182b0:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4182b4:	add	x0, x0, #0x1ed
  4182b8:	bl	401cf0 <gettext@plt>
  4182bc:	ldur	x8, [x29, #-56]
  4182c0:	str	x0, [sp, #120]
  4182c4:	mov	x0, x8
  4182c8:	ldr	x1, [sp, #120]
  4182cc:	bl	401a80 <strcat@plt>
  4182d0:	ldur	w8, [x29, #-12]
  4182d4:	and	w8, w8, #0x8000000
  4182d8:	cbz	w8, 4182ec <ferror@plt+0x165bc>
  4182dc:	ldur	x0, [x29, #-56]
  4182e0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4182e4:	add	x1, x1, #0x1fb
  4182e8:	bl	401a80 <strcat@plt>
  4182ec:	ldur	w8, [x29, #-12]
  4182f0:	and	w8, w8, #0x4000000
  4182f4:	cbz	w8, 418308 <ferror@plt+0x165d8>
  4182f8:	ldur	x0, [x29, #-56]
  4182fc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418300:	add	x1, x1, #0x202
  418304:	bl	401a80 <strcat@plt>
  418308:	ldur	w8, [x29, #-12]
  41830c:	and	w8, w8, #0x2000000
  418310:	cbz	w8, 418324 <ferror@plt+0x165f4>
  418314:	ldur	x0, [x29, #-56]
  418318:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41831c:	add	x1, x1, #0x20b
  418320:	bl	401a80 <strcat@plt>
  418324:	ldur	w8, [x29, #-12]
  418328:	and	w8, w8, #0xf0000000
  41832c:	mov	w9, #0x80000000            	// #-2147483648
  418330:	cmp	w8, w9
  418334:	str	w8, [sp, #116]
  418338:	b.eq	4184b4 <ferror@plt+0x16784>  // b.none
  41833c:	b	418340 <ferror@plt+0x16610>
  418340:	mov	w8, #0x90000000            	// #-1879048192
  418344:	ldr	w9, [sp, #116]
  418348:	cmp	w9, w8
  41834c:	b.eq	41848c <ferror@plt+0x1675c>  // b.none
  418350:	b	418354 <ferror@plt+0x16624>
  418354:	mov	w8, #0xa0000000            	// #-1610612736
  418358:	ldr	w9, [sp, #116]
  41835c:	cmp	w9, w8
  418360:	b.eq	4184c8 <ferror@plt+0x16798>  // b.none
  418364:	b	418368 <ferror@plt+0x16638>
  418368:	ldr	w8, [sp, #116]
  41836c:	cbz	w8, 418400 <ferror@plt+0x166d0>
  418370:	b	418374 <ferror@plt+0x16644>
  418374:	mov	w8, #0x10000000            	// #268435456
  418378:	ldr	w9, [sp, #116]
  41837c:	cmp	w9, w8
  418380:	b.eq	418414 <ferror@plt+0x166e4>  // b.none
  418384:	b	418388 <ferror@plt+0x16658>
  418388:	mov	w8, #0x20000000            	// #536870912
  41838c:	ldr	w9, [sp, #116]
  418390:	cmp	w9, w8
  418394:	b.eq	418428 <ferror@plt+0x166f8>  // b.none
  418398:	b	41839c <ferror@plt+0x1666c>
  41839c:	mov	w8, #0x30000000            	// #805306368
  4183a0:	ldr	w9, [sp, #116]
  4183a4:	cmp	w9, w8
  4183a8:	b.eq	41843c <ferror@plt+0x1670c>  // b.none
  4183ac:	b	4183b0 <ferror@plt+0x16680>
  4183b0:	mov	w8, #0x40000000            	// #1073741824
  4183b4:	ldr	w9, [sp, #116]
  4183b8:	cmp	w9, w8
  4183bc:	b.eq	418450 <ferror@plt+0x16720>  // b.none
  4183c0:	b	4183c4 <ferror@plt+0x16694>
  4183c4:	mov	w8, #0x50000000            	// #1342177280
  4183c8:	ldr	w9, [sp, #116]
  4183cc:	cmp	w9, w8
  4183d0:	b.eq	418464 <ferror@plt+0x16734>  // b.none
  4183d4:	b	4183d8 <ferror@plt+0x166a8>
  4183d8:	mov	w8, #0x60000000            	// #1610612736
  4183dc:	ldr	w9, [sp, #116]
  4183e0:	cmp	w9, w8
  4183e4:	b.eq	4184a0 <ferror@plt+0x16770>  // b.none
  4183e8:	b	4183ec <ferror@plt+0x166bc>
  4183ec:	mov	w8, #0x70000000            	// #1879048192
  4183f0:	ldr	w9, [sp, #116]
  4183f4:	cmp	w9, w8
  4183f8:	b.eq	418478 <ferror@plt+0x16748>  // b.none
  4183fc:	b	4184dc <ferror@plt+0x167ac>
  418400:	ldur	x0, [x29, #-56]
  418404:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418408:	add	x1, x1, #0x217
  41840c:	bl	401a80 <strcat@plt>
  418410:	b	4184fc <ferror@plt+0x167cc>
  418414:	ldur	x0, [x29, #-56]
  418418:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41841c:	add	x1, x1, #0x21f
  418420:	bl	401a80 <strcat@plt>
  418424:	b	4184fc <ferror@plt+0x167cc>
  418428:	ldur	x0, [x29, #-56]
  41842c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418430:	add	x1, x1, #0x227
  418434:	bl	401a80 <strcat@plt>
  418438:	b	4184fc <ferror@plt+0x167cc>
  41843c:	ldur	x0, [x29, #-56]
  418440:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418444:	add	x1, x1, #0x22f
  418448:	bl	401a80 <strcat@plt>
  41844c:	b	4184fc <ferror@plt+0x167cc>
  418450:	ldur	x0, [x29, #-56]
  418454:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418458:	add	x1, x1, #0x237
  41845c:	bl	401a80 <strcat@plt>
  418460:	b	4184fc <ferror@plt+0x167cc>
  418464:	ldur	x0, [x29, #-56]
  418468:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41846c:	add	x1, x1, #0x23f
  418470:	bl	401a80 <strcat@plt>
  418474:	b	4184fc <ferror@plt+0x167cc>
  418478:	ldur	x0, [x29, #-56]
  41847c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418480:	add	x1, x1, #0x248
  418484:	bl	401a80 <strcat@plt>
  418488:	b	4184fc <ferror@plt+0x167cc>
  41848c:	ldur	x0, [x29, #-56]
  418490:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418494:	add	x1, x1, #0x253
  418498:	bl	401a80 <strcat@plt>
  41849c:	b	4184fc <ferror@plt+0x167cc>
  4184a0:	ldur	x0, [x29, #-56]
  4184a4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4184a8:	add	x1, x1, #0x25e
  4184ac:	bl	401a80 <strcat@plt>
  4184b0:	b	4184fc <ferror@plt+0x167cc>
  4184b4:	ldur	x0, [x29, #-56]
  4184b8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4184bc:	add	x1, x1, #0x267
  4184c0:	bl	401a80 <strcat@plt>
  4184c4:	b	4184fc <ferror@plt+0x167cc>
  4184c8:	ldur	x0, [x29, #-56]
  4184cc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4184d0:	add	x1, x1, #0x272
  4184d4:	bl	401a80 <strcat@plt>
  4184d8:	b	4184fc <ferror@plt+0x167cc>
  4184dc:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4184e0:	add	x0, x0, #0x27d
  4184e4:	bl	401cf0 <gettext@plt>
  4184e8:	ldur	x8, [x29, #-56]
  4184ec:	str	x0, [sp, #104]
  4184f0:	mov	x0, x8
  4184f4:	ldr	x1, [sp, #104]
  4184f8:	bl	401a80 <strcat@plt>
  4184fc:	b	419184 <ferror@plt+0x17454>
  418500:	ldur	w0, [x29, #-12]
  418504:	ldur	x1, [x29, #-56]
  418508:	mov	x2, #0x400                 	// #1024
  41850c:	bl	419b7c <ferror@plt+0x17e4c>
  418510:	b	419184 <ferror@plt+0x17454>
  418514:	ldur	w8, [x29, #-12]
  418518:	lsr	w8, w8, #8
  41851c:	and	w8, w8, #0xffff
  418520:	mov	w9, #0x3200                	// #12800
  418524:	cmp	w8, w9
  418528:	str	w8, [sp, #100]
  41852c:	b.eq	418544 <ferror@plt+0x16814>  // b.none
  418530:	b	418534 <ferror@plt+0x16804>
  418534:	ldr	w8, [sp, #100]
  418538:	cmp	w8, #0x6, lsl #12
  41853c:	b.eq	418558 <ferror@plt+0x16828>  // b.none
  418540:	b	418568 <ferror@plt+0x16838>
  418544:	ldur	x0, [x29, #-56]
  418548:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41854c:	add	x1, x1, #0x28b
  418550:	bl	401a80 <strcat@plt>
  418554:	b	418568 <ferror@plt+0x16838>
  418558:	ldur	x0, [x29, #-56]
  41855c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418560:	add	x1, x1, #0x296
  418564:	bl	401a80 <strcat@plt>
  418568:	b	419184 <ferror@plt+0x17454>
  41856c:	ldur	w8, [x29, #-12]
  418570:	and	w8, w8, #0x1
  418574:	cbz	w8, 418588 <ferror@plt+0x16858>
  418578:	ldur	x0, [x29, #-56]
  41857c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418580:	add	x1, x1, #0x2a1
  418584:	bl	401a80 <strcat@plt>
  418588:	ldur	w8, [x29, #-12]
  41858c:	and	w8, w8, #0x8
  418590:	cbz	w8, 4185a4 <ferror@plt+0x16874>
  418594:	ldur	x0, [x29, #-56]
  418598:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41859c:	add	x1, x1, #0x2a7
  4185a0:	bl	401a80 <strcat@plt>
  4185a4:	ldur	w8, [x29, #-12]
  4185a8:	and	w8, w8, #0x6
  4185ac:	subs	w8, w8, #0x0
  4185b0:	mov	w9, w8
  4185b4:	ubfx	x9, x9, #0, #32
  4185b8:	cmp	x9, #0x6
  4185bc:	str	x9, [sp, #88]
  4185c0:	b.hi	418628 <ferror@plt+0x168f8>  // b.pmore
  4185c4:	adrp	x8, 478000 <warn@@Base+0x6d44>
  4185c8:	add	x8, x8, #0x848
  4185cc:	ldr	x11, [sp, #88]
  4185d0:	ldrsw	x10, [x8, x11, lsl #2]
  4185d4:	add	x9, x8, x10
  4185d8:	br	x9
  4185dc:	ldur	x0, [x29, #-56]
  4185e0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4185e4:	add	x1, x1, #0x2ad
  4185e8:	bl	401a80 <strcat@plt>
  4185ec:	b	418628 <ferror@plt+0x168f8>
  4185f0:	ldur	x0, [x29, #-56]
  4185f4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4185f8:	add	x1, x1, #0x2be
  4185fc:	bl	401a80 <strcat@plt>
  418600:	b	418628 <ferror@plt+0x168f8>
  418604:	ldur	x0, [x29, #-56]
  418608:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41860c:	add	x1, x1, #0x2d1
  418610:	bl	401a80 <strcat@plt>
  418614:	b	418628 <ferror@plt+0x168f8>
  418618:	ldur	x0, [x29, #-56]
  41861c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418620:	add	x1, x1, #0x2e4
  418624:	bl	401a80 <strcat@plt>
  418628:	b	419184 <ferror@plt+0x17454>
  41862c:	ldur	w8, [x29, #-12]
  418630:	and	w8, w8, #0x1f
  418634:	subs	w8, w8, #0x1
  418638:	mov	w9, w8
  41863c:	ubfx	x9, x9, #0, #32
  418640:	cmp	x9, #0x17
  418644:	str	x9, [sp, #80]
  418648:	b.hi	418808 <ferror@plt+0x16ad8>  // b.pmore
  41864c:	adrp	x8, 478000 <warn@@Base+0x6d44>
  418650:	add	x8, x8, #0x7e8
  418654:	ldr	x11, [sp, #80]
  418658:	ldrsw	x10, [x8, x11, lsl #2]
  41865c:	add	x9, x8, x10
  418660:	br	x9
  418664:	ldur	x0, [x29, #-56]
  418668:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41866c:	add	x1, x1, #0x2f5
  418670:	bl	401a80 <strcat@plt>
  418674:	b	418828 <ferror@plt+0x16af8>
  418678:	ldur	x0, [x29, #-56]
  41867c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418680:	add	x1, x1, #0x2fb
  418684:	bl	401a80 <strcat@plt>
  418688:	b	418828 <ferror@plt+0x16af8>
  41868c:	ldur	x0, [x29, #-56]
  418690:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418694:	add	x1, x1, #0x301
  418698:	bl	401a80 <strcat@plt>
  41869c:	b	418828 <ferror@plt+0x16af8>
  4186a0:	ldur	x0, [x29, #-56]
  4186a4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4186a8:	add	x1, x1, #0x307
  4186ac:	bl	401a80 <strcat@plt>
  4186b0:	b	418828 <ferror@plt+0x16af8>
  4186b4:	ldur	x0, [x29, #-56]
  4186b8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4186bc:	add	x1, x1, #0x310
  4186c0:	bl	401a80 <strcat@plt>
  4186c4:	b	418828 <ferror@plt+0x16af8>
  4186c8:	ldur	x0, [x29, #-56]
  4186cc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4186d0:	add	x1, x1, #0x31a
  4186d4:	bl	401a80 <strcat@plt>
  4186d8:	b	418828 <ferror@plt+0x16af8>
  4186dc:	ldur	x0, [x29, #-56]
  4186e0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4186e4:	add	x1, x1, #0x326
  4186e8:	bl	401a80 <strcat@plt>
  4186ec:	b	418828 <ferror@plt+0x16af8>
  4186f0:	ldur	x0, [x29, #-56]
  4186f4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4186f8:	add	x1, x1, #0x32d
  4186fc:	bl	401a80 <strcat@plt>
  418700:	b	418828 <ferror@plt+0x16af8>
  418704:	ldur	x0, [x29, #-56]
  418708:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41870c:	add	x1, x1, #0x333
  418710:	bl	401a80 <strcat@plt>
  418714:	b	418828 <ferror@plt+0x16af8>
  418718:	ldur	x0, [x29, #-56]
  41871c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418720:	add	x1, x1, #0x339
  418724:	bl	401a80 <strcat@plt>
  418728:	b	418828 <ferror@plt+0x16af8>
  41872c:	ldur	x0, [x29, #-56]
  418730:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418734:	add	x1, x1, #0x340
  418738:	bl	401a80 <strcat@plt>
  41873c:	b	418828 <ferror@plt+0x16af8>
  418740:	ldur	x0, [x29, #-56]
  418744:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418748:	add	x1, x1, #0x347
  41874c:	bl	401a80 <strcat@plt>
  418750:	b	418828 <ferror@plt+0x16af8>
  418754:	ldur	x0, [x29, #-56]
  418758:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41875c:	add	x1, x1, #0x34e
  418760:	bl	401a80 <strcat@plt>
  418764:	b	418828 <ferror@plt+0x16af8>
  418768:	ldur	x0, [x29, #-56]
  41876c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418770:	add	x1, x1, #0x35a
  418774:	bl	401a80 <strcat@plt>
  418778:	b	418828 <ferror@plt+0x16af8>
  41877c:	ldur	x0, [x29, #-56]
  418780:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418784:	add	x1, x1, #0x367
  418788:	bl	401a80 <strcat@plt>
  41878c:	b	418828 <ferror@plt+0x16af8>
  418790:	ldur	x0, [x29, #-56]
  418794:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418798:	add	x1, x1, #0x374
  41879c:	bl	401a80 <strcat@plt>
  4187a0:	b	418828 <ferror@plt+0x16af8>
  4187a4:	ldur	x0, [x29, #-56]
  4187a8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4187ac:	add	x1, x1, #0x380
  4187b0:	bl	401a80 <strcat@plt>
  4187b4:	b	418828 <ferror@plt+0x16af8>
  4187b8:	ldur	x0, [x29, #-56]
  4187bc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4187c0:	add	x1, x1, #0x392
  4187c4:	bl	401a80 <strcat@plt>
  4187c8:	b	418828 <ferror@plt+0x16af8>
  4187cc:	ldur	x0, [x29, #-56]
  4187d0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4187d4:	add	x1, x1, #0x3b2
  4187d8:	bl	401a80 <strcat@plt>
  4187dc:	b	418828 <ferror@plt+0x16af8>
  4187e0:	ldur	x0, [x29, #-56]
  4187e4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4187e8:	add	x1, x1, #0x3cc
  4187ec:	bl	401a80 <strcat@plt>
  4187f0:	b	418828 <ferror@plt+0x16af8>
  4187f4:	ldur	x0, [x29, #-56]
  4187f8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4187fc:	add	x1, x1, #0x3da
  418800:	bl	401a80 <strcat@plt>
  418804:	b	418828 <ferror@plt+0x16af8>
  418808:	adrp	x0, 484000 <warn@@Base+0x12d44>
  41880c:	add	x0, x0, #0x27d
  418810:	bl	401cf0 <gettext@plt>
  418814:	ldur	x8, [x29, #-56]
  418818:	str	x0, [sp, #72]
  41881c:	mov	x0, x8
  418820:	ldr	x1, [sp, #72]
  418824:	bl	401a80 <strcat@plt>
  418828:	ldur	w8, [x29, #-12]
  41882c:	and	w8, w8, #0x100
  418830:	cbz	w8, 418844 <ferror@plt+0x16b14>
  418834:	ldur	x0, [x29, #-56]
  418838:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41883c:	add	x1, x1, #0xbe
  418840:	bl	401a80 <strcat@plt>
  418844:	ldur	w8, [x29, #-12]
  418848:	and	w8, w8, #0x8000
  41884c:	cbz	w8, 418860 <ferror@plt+0x16b30>
  418850:	ldur	x0, [x29, #-56]
  418854:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418858:	add	x1, x1, #0x3e9
  41885c:	bl	401a80 <strcat@plt>
  418860:	b	419184 <ferror@plt+0x17454>
  418864:	ldur	w8, [x29, #-12]
  418868:	mov	w9, w8
  41886c:	and	x9, x9, #0x1
  418870:	cbz	x9, 418884 <ferror@plt+0x16b54>
  418874:	ldur	x0, [x29, #-56]
  418878:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41887c:	add	x1, x1, #0x3f1
  418880:	bl	401a80 <strcat@plt>
  418884:	b	419184 <ferror@plt+0x17454>
  418888:	ldur	w8, [x29, #-12]
  41888c:	and	w8, w8, #0x100
  418890:	cbz	w8, 4188a4 <ferror@plt+0x16b74>
  418894:	ldur	x0, [x29, #-56]
  418898:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41889c:	add	x1, x1, #0x3fc
  4188a0:	bl	401a80 <strcat@plt>
  4188a4:	ldur	w8, [x29, #-12]
  4188a8:	and	w8, w8, #0x200
  4188ac:	cbz	w8, 4188c0 <ferror@plt+0x16b90>
  4188b0:	ldur	x0, [x29, #-56]
  4188b4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4188b8:	add	x1, x1, #0x402
  4188bc:	bl	401a80 <strcat@plt>
  4188c0:	ldur	w8, [x29, #-12]
  4188c4:	and	w8, w8, #0x800
  4188c8:	cbz	w8, 4188dc <ferror@plt+0x16bac>
  4188cc:	ldur	x0, [x29, #-56]
  4188d0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4188d4:	add	x1, x1, #0x410
  4188d8:	bl	401a80 <strcat@plt>
  4188dc:	ldur	w8, [x29, #-12]
  4188e0:	and	w8, w8, #0x400
  4188e4:	cbz	w8, 4188f8 <ferror@plt+0x16bc8>
  4188e8:	ldur	x0, [x29, #-56]
  4188ec:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4188f0:	add	x1, x1, #0x420
  4188f4:	bl	401a80 <strcat@plt>
  4188f8:	ldur	w8, [x29, #-12]
  4188fc:	and	w8, w8, #0x800000
  418900:	cbz	w8, 418914 <ferror@plt+0x16be4>
  418904:	ldur	x0, [x29, #-56]
  418908:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41890c:	add	x1, x1, #0x428
  418910:	bl	401a80 <strcat@plt>
  418914:	ldur	w8, [x29, #-12]
  418918:	and	w8, w8, #0x3
  41891c:	cbnz	w8, 418930 <ferror@plt+0x16c00>
  418920:	ldur	x0, [x29, #-56]
  418924:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418928:	add	x1, x1, #0x431
  41892c:	bl	401a80 <strcat@plt>
  418930:	ldur	w8, [x29, #-12]
  418934:	and	w8, w8, #0x3
  418938:	cmp	w8, #0x1
  41893c:	b.ne	418950 <ferror@plt+0x16c20>  // b.any
  418940:	ldur	x0, [x29, #-56]
  418944:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418948:	add	x1, x1, #0x437
  41894c:	bl	401a80 <strcat@plt>
  418950:	ldur	w8, [x29, #-12]
  418954:	and	w8, w8, #0x3
  418958:	cmp	w8, #0x2
  41895c:	b.ne	418970 <ferror@plt+0x16c40>  // b.any
  418960:	ldur	x0, [x29, #-56]
  418964:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418968:	add	x1, x1, #0x43d
  41896c:	bl	401a80 <strcat@plt>
  418970:	b	419184 <ferror@plt+0x17454>
  418974:	ldur	w8, [x29, #-12]
  418978:	and	w8, w8, #0xffff
  41897c:	cmp	w8, #0x20b
  418980:	str	w8, [sp, #68]
  418984:	b.eq	4189ac <ferror@plt+0x16c7c>  // b.none
  418988:	b	41898c <ferror@plt+0x16c5c>
  41898c:	ldr	w8, [sp, #68]
  418990:	cmp	w8, #0x210
  418994:	b.eq	4189c0 <ferror@plt+0x16c90>  // b.none
  418998:	b	41899c <ferror@plt+0x16c6c>
  41899c:	ldr	w8, [sp, #68]
  4189a0:	cmp	w8, #0x214
  4189a4:	b.eq	4189d4 <ferror@plt+0x16ca4>  // b.none
  4189a8:	b	4189e8 <ferror@plt+0x16cb8>
  4189ac:	ldur	x0, [x29, #-56]
  4189b0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4189b4:	add	x1, x1, #0x443
  4189b8:	bl	401c30 <strcpy@plt>
  4189bc:	b	4189e8 <ferror@plt+0x16cb8>
  4189c0:	ldur	x0, [x29, #-56]
  4189c4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4189c8:	add	x1, x1, #0x451
  4189cc:	bl	401c30 <strcpy@plt>
  4189d0:	b	4189e8 <ferror@plt+0x16cb8>
  4189d4:	ldur	x0, [x29, #-56]
  4189d8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4189dc:	add	x1, x1, #0x45f
  4189e0:	bl	401c30 <strcpy@plt>
  4189e4:	b	4189e8 <ferror@plt+0x16cb8>
  4189e8:	ldur	w8, [x29, #-12]
  4189ec:	and	w8, w8, #0x10000
  4189f0:	cbz	w8, 418a04 <ferror@plt+0x16cd4>
  4189f4:	ldur	x0, [x29, #-56]
  4189f8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4189fc:	add	x1, x1, #0x46d
  418a00:	bl	401a80 <strcat@plt>
  418a04:	ldur	w8, [x29, #-12]
  418a08:	and	w8, w8, #0x20000
  418a0c:	cbz	w8, 418a20 <ferror@plt+0x16cf0>
  418a10:	ldur	x0, [x29, #-56]
  418a14:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418a18:	add	x1, x1, #0x477
  418a1c:	bl	401a80 <strcat@plt>
  418a20:	ldur	w8, [x29, #-12]
  418a24:	and	w8, w8, #0x40000
  418a28:	cbz	w8, 418a3c <ferror@plt+0x16d0c>
  418a2c:	ldur	x0, [x29, #-56]
  418a30:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418a34:	add	x1, x1, #0x47d
  418a38:	bl	401a80 <strcat@plt>
  418a3c:	ldur	w8, [x29, #-12]
  418a40:	and	w8, w8, #0x80000
  418a44:	cbz	w8, 418a58 <ferror@plt+0x16d28>
  418a48:	ldur	x0, [x29, #-56]
  418a4c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418a50:	add	x1, x1, #0x483
  418a54:	bl	401a80 <strcat@plt>
  418a58:	ldur	w8, [x29, #-12]
  418a5c:	and	w8, w8, #0x100000
  418a60:	cbz	w8, 418a74 <ferror@plt+0x16d44>
  418a64:	ldur	x0, [x29, #-56]
  418a68:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418a6c:	add	x1, x1, #0x48a
  418a70:	bl	401a80 <strcat@plt>
  418a74:	ldur	w8, [x29, #-12]
  418a78:	and	w8, w8, #0x400000
  418a7c:	cbz	w8, 418a90 <ferror@plt+0x16d60>
  418a80:	ldur	x0, [x29, #-56]
  418a84:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418a88:	add	x1, x1, #0x494
  418a8c:	bl	401a80 <strcat@plt>
  418a90:	b	419184 <ferror@plt+0x17454>
  418a94:	ldur	w8, [x29, #-12]
  418a98:	and	w8, w8, #0x10
  418a9c:	cmp	w8, #0x10
  418aa0:	b.ne	418ab4 <ferror@plt+0x16d84>  // b.any
  418aa4:	ldur	x0, [x29, #-56]
  418aa8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418aac:	add	x1, x1, #0x49f
  418ab0:	bl	401a80 <strcat@plt>
  418ab4:	ldur	w8, [x29, #-12]
  418ab8:	and	w8, w8, #0x20
  418abc:	cmp	w8, #0x20
  418ac0:	b.ne	418ad4 <ferror@plt+0x16da4>  // b.any
  418ac4:	ldur	x0, [x29, #-56]
  418ac8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418acc:	add	x1, x1, #0x4b8
  418ad0:	bl	401a80 <strcat@plt>
  418ad4:	b	419184 <ferror@plt+0x17454>
  418ad8:	ldur	w8, [x29, #-12]
  418adc:	and	w8, w8, #0x10
  418ae0:	cbz	w8, 418af8 <ferror@plt+0x16dc8>
  418ae4:	ldur	x0, [x29, #-56]
  418ae8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418aec:	add	x1, x1, #0x4d1
  418af0:	bl	401a80 <strcat@plt>
  418af4:	b	418b08 <ferror@plt+0x16dd8>
  418af8:	ldur	x0, [x29, #-56]
  418afc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418b00:	add	x1, x1, #0x4da
  418b04:	bl	401a80 <strcat@plt>
  418b08:	ldur	w8, [x29, #-12]
  418b0c:	and	w8, w8, #0x20
  418b10:	cbz	w8, 418b24 <ferror@plt+0x16df4>
  418b14:	ldur	x0, [x29, #-56]
  418b18:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418b1c:	add	x1, x1, #0x4e3
  418b20:	bl	401a80 <strcat@plt>
  418b24:	ldur	w8, [x29, #-12]
  418b28:	and	w8, w8, #0x80
  418b2c:	cbz	w8, 418b44 <ferror@plt+0x16e14>
  418b30:	ldur	x0, [x29, #-56]
  418b34:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418b38:	add	x1, x1, #0x4f6
  418b3c:	bl	401a80 <strcat@plt>
  418b40:	b	418b60 <ferror@plt+0x16e30>
  418b44:	ldur	w8, [x29, #-12]
  418b48:	and	w8, w8, #0x40
  418b4c:	cbz	w8, 418b60 <ferror@plt+0x16e30>
  418b50:	ldur	x0, [x29, #-56]
  418b54:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418b58:	add	x1, x1, #0x50f
  418b5c:	bl	401a80 <strcat@plt>
  418b60:	ldur	w8, [x29, #-12]
  418b64:	and	w8, w8, #0x100
  418b68:	cbz	w8, 418b7c <ferror@plt+0x16e4c>
  418b6c:	ldur	x0, [x29, #-56]
  418b70:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418b74:	add	x1, x1, #0x51d
  418b78:	bl	401a80 <strcat@plt>
  418b7c:	ldur	x8, [x29, #-8]
  418b80:	ldrb	w9, [x8, #31]
  418b84:	cmp	w9, #0xd
  418b88:	b.ne	418c48 <ferror@plt+0x16f18>  // b.any
  418b8c:	ldur	w8, [x29, #-12]
  418b90:	and	w8, w8, #0x4
  418b94:	cbz	w8, 418ba8 <ferror@plt+0x16e78>
  418b98:	ldur	x0, [x29, #-56]
  418b9c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418ba0:	add	x1, x1, #0x528
  418ba4:	bl	401a80 <strcat@plt>
  418ba8:	ldur	w8, [x29, #-12]
  418bac:	and	w8, w8, #0x3
  418bb0:	subs	w8, w8, #0x0
  418bb4:	mov	w9, w8
  418bb8:	ubfx	x9, x9, #0, #32
  418bbc:	cmp	x9, #0x3
  418bc0:	str	x9, [sp, #56]
  418bc4:	b.hi	418c20 <ferror@plt+0x16ef0>  // b.pmore
  418bc8:	adrp	x8, 478000 <warn@@Base+0x6d44>
  418bcc:	add	x8, x8, #0x7d8
  418bd0:	ldr	x11, [sp, #56]
  418bd4:	ldrsw	x10, [x8, x11, lsl #2]
  418bd8:	add	x9, x8, x10
  418bdc:	br	x9
  418be0:	b	418c48 <ferror@plt+0x16f18>
  418be4:	ldur	x0, [x29, #-56]
  418be8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418bec:	add	x1, x1, #0x537
  418bf0:	bl	401a80 <strcat@plt>
  418bf4:	b	418c48 <ferror@plt+0x16f18>
  418bf8:	ldur	x0, [x29, #-56]
  418bfc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418c00:	add	x1, x1, #0x541
  418c04:	bl	401a80 <strcat@plt>
  418c08:	b	418c48 <ferror@plt+0x16f18>
  418c0c:	ldur	x0, [x29, #-56]
  418c10:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418c14:	add	x1, x1, #0x549
  418c18:	bl	401a80 <strcat@plt>
  418c1c:	b	418c48 <ferror@plt+0x16f18>
  418c20:	adrp	x0, 484000 <warn@@Base+0x12d44>
  418c24:	add	x0, x0, #0x551
  418c28:	bl	401cf0 <gettext@plt>
  418c2c:	ldur	w8, [x29, #-12]
  418c30:	and	w1, w8, #0x3
  418c34:	bl	4712bc <warn@@Base>
  418c38:	ldur	x0, [x29, #-56]
  418c3c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418c40:	add	x1, x1, #0x579
  418c44:	bl	401a80 <strcat@plt>
  418c48:	b	419184 <ferror@plt+0x17454>
  418c4c:	ldur	w8, [x29, #-12]
  418c50:	and	w8, w8, #0x1
  418c54:	cbz	w8, 418c68 <ferror@plt+0x16f38>
  418c58:	ldur	x0, [x29, #-56]
  418c5c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418c60:	add	x1, x1, #0x585
  418c64:	bl	401a80 <strcat@plt>
  418c68:	ldur	w8, [x29, #-12]
  418c6c:	and	w8, w8, #0x100
  418c70:	cbz	w8, 418c84 <ferror@plt+0x16f54>
  418c74:	ldur	x0, [x29, #-56]
  418c78:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418c7c:	add	x1, x1, #0x58f
  418c80:	bl	401a80 <strcat@plt>
  418c84:	ldur	w8, [x29, #-12]
  418c88:	and	w8, w8, #0x200
  418c8c:	cbz	w8, 418ca0 <ferror@plt+0x16f70>
  418c90:	ldur	x0, [x29, #-56]
  418c94:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418c98:	add	x1, x1, #0x599
  418c9c:	bl	401a80 <strcat@plt>
  418ca0:	b	419184 <ferror@plt+0x17454>
  418ca4:	ldur	w8, [x29, #-12]
  418ca8:	and	w8, w8, #0x1
  418cac:	cbz	w8, 418cc4 <ferror@plt+0x16f94>
  418cb0:	ldur	x0, [x29, #-56]
  418cb4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418cb8:	add	x1, x1, #0x5a3
  418cbc:	bl	401a80 <strcat@plt>
  418cc0:	b	418ce0 <ferror@plt+0x16fb0>
  418cc4:	ldur	w8, [x29, #-12]
  418cc8:	and	w8, w8, #0x2
  418ccc:	cbz	w8, 418ce0 <ferror@plt+0x16fb0>
  418cd0:	ldur	x0, [x29, #-56]
  418cd4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418cd8:	add	x1, x1, #0x5a9
  418cdc:	bl	401a80 <strcat@plt>
  418ce0:	ldur	w8, [x29, #-12]
  418ce4:	and	w8, w8, #0x4
  418ce8:	cbz	w8, 418cfc <ferror@plt+0x16fcc>
  418cec:	ldur	x0, [x29, #-56]
  418cf0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418cf4:	add	x1, x1, #0x5b1
  418cf8:	bl	401a80 <strcat@plt>
  418cfc:	b	419184 <ferror@plt+0x17454>
  418d00:	ldur	w8, [x29, #-12]
  418d04:	and	w8, w8, #0xc
  418d08:	subs	w8, w8, #0x0
  418d0c:	mov	w9, w8
  418d10:	ubfx	x9, x9, #0, #32
  418d14:	cmp	x9, #0xc
  418d18:	str	x9, [sp, #48]
  418d1c:	b.hi	418d74 <ferror@plt+0x17044>  // b.pmore
  418d20:	adrp	x8, 478000 <warn@@Base+0x6d44>
  418d24:	add	x8, x8, #0x7a4
  418d28:	ldr	x11, [sp, #48]
  418d2c:	ldrsw	x10, [x8, x11, lsl #2]
  418d30:	add	x9, x8, x10
  418d34:	br	x9
  418d38:	b	418d74 <ferror@plt+0x17044>
  418d3c:	ldur	x0, [x29, #-56]
  418d40:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418d44:	add	x1, x1, #0x5b7
  418d48:	bl	401a80 <strcat@plt>
  418d4c:	b	418d74 <ferror@plt+0x17044>
  418d50:	ldur	x0, [x29, #-56]
  418d54:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418d58:	add	x1, x1, #0x5bd
  418d5c:	bl	401a80 <strcat@plt>
  418d60:	b	418d74 <ferror@plt+0x17044>
  418d64:	ldur	x0, [x29, #-56]
  418d68:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418d6c:	add	x1, x1, #0x5c3
  418d70:	bl	401a80 <strcat@plt>
  418d74:	ldur	w8, [x29, #-12]
  418d78:	and	w8, w8, #0x1
  418d7c:	cbz	w8, 418d90 <ferror@plt+0x17060>
  418d80:	ldur	x0, [x29, #-56]
  418d84:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418d88:	add	x1, x1, #0x5c9
  418d8c:	bl	401a80 <strcat@plt>
  418d90:	b	419184 <ferror@plt+0x17454>
  418d94:	ldur	w8, [x29, #-12]
  418d98:	and	w8, w8, #0x1
  418d9c:	cbz	w8, 418db0 <ferror@plt+0x17080>
  418da0:	ldur	x0, [x29, #-56]
  418da4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418da8:	add	x1, x1, #0x5c9
  418dac:	bl	401a80 <strcat@plt>
  418db0:	ldur	w8, [x29, #-12]
  418db4:	and	w8, w8, #0x2
  418db8:	cbz	w8, 418dcc <ferror@plt+0x1709c>
  418dbc:	ldur	x0, [x29, #-56]
  418dc0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418dc4:	add	x1, x1, #0x5da
  418dc8:	bl	401a80 <strcat@plt>
  418dcc:	ldur	w8, [x29, #-12]
  418dd0:	and	w8, w8, #0x4
  418dd4:	cbz	w8, 418de8 <ferror@plt+0x170b8>
  418dd8:	ldur	x0, [x29, #-56]
  418ddc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418de0:	add	x1, x1, #0x5e0
  418de4:	bl	401a80 <strcat@plt>
  418de8:	ldur	w8, [x29, #-12]
  418dec:	and	w8, w8, #0x8
  418df0:	cbz	w8, 418e04 <ferror@plt+0x170d4>
  418df4:	ldur	x0, [x29, #-56]
  418df8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418dfc:	add	x1, x1, #0x5e6
  418e00:	bl	401a80 <strcat@plt>
  418e04:	ldur	w8, [x29, #-12]
  418e08:	and	w8, w8, #0x40
  418e0c:	cbz	w8, 418e34 <ferror@plt+0x17104>
  418e10:	ldur	w8, [x29, #-12]
  418e14:	adrp	x9, 484000 <warn@@Base+0x12d44>
  418e18:	add	x9, x9, #0x60a
  418e1c:	adrp	x10, 484000 <warn@@Base+0x12d44>
  418e20:	add	x10, x10, #0x5ef
  418e24:	tst	w8, #0x80
  418e28:	csel	x1, x10, x9, ne  // ne = any
  418e2c:	ldur	x0, [x29, #-56]
  418e30:	bl	401a80 <strcat@plt>
  418e34:	ldur	w8, [x29, #-12]
  418e38:	and	w8, w8, #0x100
  418e3c:	cbz	w8, 418e50 <ferror@plt+0x17120>
  418e40:	ldur	x0, [x29, #-56]
  418e44:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418e48:	add	x1, x1, #0x625
  418e4c:	bl	401a80 <strcat@plt>
  418e50:	ldur	w8, [x29, #-12]
  418e54:	and	w8, w8, #0x200
  418e58:	cbz	w8, 418e6c <ferror@plt+0x1713c>
  418e5c:	ldur	x0, [x29, #-56]
  418e60:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418e64:	add	x1, x1, #0x62a
  418e68:	bl	401a80 <strcat@plt>
  418e6c:	b	419184 <ferror@plt+0x17454>
  418e70:	ldur	w8, [x29, #-12]
  418e74:	and	w8, w8, #0x1
  418e78:	cbz	w8, 418e8c <ferror@plt+0x1715c>
  418e7c:	ldur	x0, [x29, #-56]
  418e80:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418e84:	add	x1, x1, #0x62f
  418e88:	bl	401a80 <strcat@plt>
  418e8c:	b	419184 <ferror@plt+0x17454>
  418e90:	ldur	w8, [x29, #-12]
  418e94:	and	w8, w8, #0x1
  418e98:	cbz	w8, 418eac <ferror@plt+0x1717c>
  418e9c:	ldur	x0, [x29, #-56]
  418ea0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418ea4:	add	x1, x1, #0x63a
  418ea8:	bl	401a80 <strcat@plt>
  418eac:	b	419184 <ferror@plt+0x17454>
  418eb0:	adrp	x0, 484000 <warn@@Base+0x12d44>
  418eb4:	add	x0, x0, #0x64f
  418eb8:	bl	401cf0 <gettext@plt>
  418ebc:	ldur	x8, [x29, #-56]
  418ec0:	str	x0, [sp, #40]
  418ec4:	mov	x0, x8
  418ec8:	ldr	x1, [sp, #40]
  418ecc:	bl	401a80 <strcat@plt>
  418ed0:	ldur	w9, [x29, #-12]
  418ed4:	and	w9, w9, #0xff
  418ed8:	subs	w9, w9, #0xb
  418edc:	mov	w8, w9
  418ee0:	ubfx	x8, x8, #0, #32
  418ee4:	cmp	x8, #0x63
  418ee8:	str	x8, [sp, #32]
  418eec:	b.hi	419034 <ferror@plt+0x17304>  // b.pmore
  418ef0:	adrp	x8, 478000 <warn@@Base+0x6d44>
  418ef4:	add	x8, x8, #0x614
  418ef8:	ldr	x11, [sp, #32]
  418efc:	ldrsw	x10, [x8, x11, lsl #2]
  418f00:	add	x9, x8, x10
  418f04:	br	x9
  418f08:	ldur	x0, [x29, #-56]
  418f0c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f10:	add	x1, x1, #0x668
  418f14:	bl	401a80 <strcat@plt>
  418f18:	b	419054 <ferror@plt+0x17324>
  418f1c:	ldur	x0, [x29, #-56]
  418f20:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f24:	add	x1, x1, #0x672
  418f28:	bl	401a80 <strcat@plt>
  418f2c:	b	419054 <ferror@plt+0x17324>
  418f30:	ldur	x0, [x29, #-56]
  418f34:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f38:	add	x1, x1, #0x67f
  418f3c:	bl	401a80 <strcat@plt>
  418f40:	b	419054 <ferror@plt+0x17324>
  418f44:	ldur	x0, [x29, #-56]
  418f48:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f4c:	add	x1, x1, #0x689
  418f50:	bl	401a80 <strcat@plt>
  418f54:	b	419054 <ferror@plt+0x17324>
  418f58:	ldur	x0, [x29, #-56]
  418f5c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f60:	add	x1, x1, #0x693
  418f64:	bl	401a80 <strcat@plt>
  418f68:	b	419054 <ferror@plt+0x17324>
  418f6c:	ldur	x0, [x29, #-56]
  418f70:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f74:	add	x1, x1, #0x69d
  418f78:	bl	401a80 <strcat@plt>
  418f7c:	b	419054 <ferror@plt+0x17324>
  418f80:	ldur	x0, [x29, #-56]
  418f84:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f88:	add	x1, x1, #0x6a7
  418f8c:	bl	401a80 <strcat@plt>
  418f90:	b	419054 <ferror@plt+0x17324>
  418f94:	ldur	x0, [x29, #-56]
  418f98:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418f9c:	add	x1, x1, #0x6b1
  418fa0:	bl	401a80 <strcat@plt>
  418fa4:	b	419054 <ferror@plt+0x17324>
  418fa8:	ldur	x0, [x29, #-56]
  418fac:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418fb0:	add	x1, x1, #0x6bb
  418fb4:	bl	401a80 <strcat@plt>
  418fb8:	b	419054 <ferror@plt+0x17324>
  418fbc:	ldur	x0, [x29, #-56]
  418fc0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418fc4:	add	x1, x1, #0x6c5
  418fc8:	bl	401a80 <strcat@plt>
  418fcc:	b	419054 <ferror@plt+0x17324>
  418fd0:	ldur	x0, [x29, #-56]
  418fd4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418fd8:	add	x1, x1, #0x6cf
  418fdc:	bl	401a80 <strcat@plt>
  418fe0:	b	419054 <ferror@plt+0x17324>
  418fe4:	ldur	x0, [x29, #-56]
  418fe8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  418fec:	add	x1, x1, #0x6d9
  418ff0:	bl	401a80 <strcat@plt>
  418ff4:	b	419054 <ferror@plt+0x17324>
  418ff8:	ldur	x0, [x29, #-56]
  418ffc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419000:	add	x1, x1, #0x6e3
  419004:	bl	401a80 <strcat@plt>
  419008:	b	419054 <ferror@plt+0x17324>
  41900c:	ldur	x0, [x29, #-56]
  419010:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419014:	add	x1, x1, #0x6ed
  419018:	bl	401a80 <strcat@plt>
  41901c:	b	419054 <ferror@plt+0x17324>
  419020:	ldur	x0, [x29, #-56]
  419024:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419028:	add	x1, x1, #0x6f7
  41902c:	bl	401a80 <strcat@plt>
  419030:	b	419054 <ferror@plt+0x17324>
  419034:	adrp	x0, 484000 <warn@@Base+0x12d44>
  419038:	add	x0, x0, #0x6ff
  41903c:	bl	401cf0 <gettext@plt>
  419040:	ldur	x8, [x29, #-56]
  419044:	str	x0, [sp, #24]
  419048:	mov	x0, x8
  41904c:	ldr	x1, [sp, #24]
  419050:	bl	401a80 <strcat@plt>
  419054:	ldur	w8, [x29, #-12]
  419058:	and	w8, w8, #0xffffff00
  41905c:	cbz	w8, 419080 <ferror@plt+0x17350>
  419060:	adrp	x0, 484000 <warn@@Base+0x12d44>
  419064:	add	x0, x0, #0x709
  419068:	bl	401cf0 <gettext@plt>
  41906c:	ldur	x8, [x29, #-56]
  419070:	str	x0, [sp, #16]
  419074:	mov	x0, x8
  419078:	ldr	x1, [sp, #16]
  41907c:	bl	401a80 <strcat@plt>
  419080:	b	419184 <ferror@plt+0x17454>
  419084:	ldur	w8, [x29, #-12]
  419088:	and	w8, w8, #0xff
  41908c:	cmp	w8, #0x1
  419090:	str	w8, [sp, #12]
  419094:	b.eq	4190ec <ferror@plt+0x173bc>  // b.none
  419098:	b	41909c <ferror@plt+0x1736c>
  41909c:	ldr	w8, [sp, #12]
  4190a0:	cmp	w8, #0x2
  4190a4:	b.eq	419100 <ferror@plt+0x173d0>  // b.none
  4190a8:	b	4190ac <ferror@plt+0x1737c>
  4190ac:	ldr	w8, [sp, #12]
  4190b0:	cmp	w8, #0x3
  4190b4:	b.eq	419114 <ferror@plt+0x173e4>  // b.none
  4190b8:	b	4190bc <ferror@plt+0x1738c>
  4190bc:	ldr	w8, [sp, #12]
  4190c0:	cmp	w8, #0x4
  4190c4:	b.eq	419128 <ferror@plt+0x173f8>  // b.none
  4190c8:	b	4190cc <ferror@plt+0x1739c>
  4190cc:	ldr	w8, [sp, #12]
  4190d0:	cmp	w8, #0x5
  4190d4:	b.eq	419150 <ferror@plt+0x17420>  // b.none
  4190d8:	b	4190dc <ferror@plt+0x173ac>
  4190dc:	ldr	w8, [sp, #12]
  4190e0:	cmp	w8, #0x84
  4190e4:	b.eq	41913c <ferror@plt+0x1740c>  // b.none
  4190e8:	b	419164 <ferror@plt+0x17434>
  4190ec:	ldur	x0, [x29, #-56]
  4190f0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4190f4:	add	x1, x1, #0x730
  4190f8:	bl	401a80 <strcat@plt>
  4190fc:	b	419184 <ferror@plt+0x17454>
  419100:	ldur	x0, [x29, #-56]
  419104:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419108:	add	x1, x1, #0x736
  41910c:	bl	401a80 <strcat@plt>
  419110:	b	419184 <ferror@plt+0x17454>
  419114:	ldur	x0, [x29, #-56]
  419118:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41911c:	add	x1, x1, #0x73d
  419120:	bl	401a80 <strcat@plt>
  419124:	b	419184 <ferror@plt+0x17454>
  419128:	ldur	x0, [x29, #-56]
  41912c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419130:	add	x1, x1, #0x744
  419134:	bl	401a80 <strcat@plt>
  419138:	b	419184 <ferror@plt+0x17454>
  41913c:	ldur	x0, [x29, #-56]
  419140:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419144:	add	x1, x1, #0x74b
  419148:	bl	401a80 <strcat@plt>
  41914c:	b	419184 <ferror@plt+0x17454>
  419150:	ldur	x0, [x29, #-56]
  419154:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419158:	add	x1, x1, #0x757
  41915c:	bl	401a80 <strcat@plt>
  419160:	b	419184 <ferror@plt+0x17454>
  419164:	adrp	x0, 484000 <warn@@Base+0x12d44>
  419168:	add	x0, x0, #0x75f
  41916c:	bl	401cf0 <gettext@plt>
  419170:	ldur	x8, [x29, #-56]
  419174:	str	x0, [sp]
  419178:	mov	x0, x8
  41917c:	ldr	x1, [sp]
  419180:	bl	401a80 <strcat@plt>
  419184:	ldur	x0, [x29, #-56]
  419188:	ldr	x28, [sp, #320]
  41918c:	ldp	x29, x30, [sp, #304]
  419190:	add	sp, sp, #0x150
  419194:	ret
  419198:	sub	sp, sp, #0x30
  41919c:	stp	x29, x30, [sp, #32]
  4191a0:	add	x29, sp, #0x20
  4191a4:	stur	w0, [x29, #-4]
  4191a8:	stur	w1, [x29, #-8]
  4191ac:	str	x2, [sp, #16]
  4191b0:	ldur	w8, [x29, #-4]
  4191b4:	and	w8, w8, #0xff
  4191b8:	subs	w8, w8, #0x2
  4191bc:	mov	w9, w8
  4191c0:	ubfx	x9, x9, #0, #32
  4191c4:	cmp	x9, #0x4
  4191c8:	str	x9, [sp, #8]
  4191cc:	b.hi	41924c <ferror@plt+0x1751c>  // b.pmore
  4191d0:	adrp	x8, 478000 <warn@@Base+0x6d44>
  4191d4:	add	x8, x8, #0x880
  4191d8:	ldr	x11, [sp, #8]
  4191dc:	ldrsw	x10, [x8, x11, lsl #2]
  4191e0:	add	x9, x8, x10
  4191e4:	br	x9
  4191e8:	ldr	x0, [sp, #16]
  4191ec:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4191f0:	add	x1, x1, #0x769
  4191f4:	bl	401a80 <strcat@plt>
  4191f8:	b	41927c <ferror@plt+0x1754c>
  4191fc:	ldr	x0, [sp, #16]
  419200:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419204:	add	x1, x1, #0x772
  419208:	bl	401a80 <strcat@plt>
  41920c:	b	41927c <ferror@plt+0x1754c>
  419210:	ldr	x0, [sp, #16]
  419214:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419218:	add	x1, x1, #0x77b
  41921c:	bl	401a80 <strcat@plt>
  419220:	b	41927c <ferror@plt+0x1754c>
  419224:	ldr	x0, [sp, #16]
  419228:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41922c:	add	x1, x1, #0x784
  419230:	bl	401a80 <strcat@plt>
  419234:	b	41927c <ferror@plt+0x1754c>
  419238:	ldr	x0, [sp, #16]
  41923c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419240:	add	x1, x1, #0x78d
  419244:	bl	401a80 <strcat@plt>
  419248:	b	41927c <ferror@plt+0x1754c>
  41924c:	ldur	w8, [x29, #-8]
  419250:	cmp	w8, #0x5d
  419254:	b.ne	41926c <ferror@plt+0x1753c>  // b.any
  419258:	ldr	x0, [sp, #16]
  41925c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419260:	add	x1, x1, #0x796
  419264:	bl	401a80 <strcat@plt>
  419268:	b	41927c <ferror@plt+0x1754c>
  41926c:	ldr	x0, [sp, #16]
  419270:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419274:	add	x1, x1, #0x7aa
  419278:	bl	401a80 <strcat@plt>
  41927c:	ldur	w8, [x29, #-4]
  419280:	and	w8, w8, #0xf00
  419284:	str	w8, [sp, #4]
  419288:	cbz	w8, 4192c0 <ferror@plt+0x17590>
  41928c:	b	419290 <ferror@plt+0x17560>
  419290:	ldr	w8, [sp, #4]
  419294:	cmp	w8, #0x200
  419298:	b.eq	4192d4 <ferror@plt+0x175a4>  // b.none
  41929c:	b	4192a0 <ferror@plt+0x17570>
  4192a0:	ldr	w8, [sp, #4]
  4192a4:	cmp	w8, #0x300
  4192a8:	b.eq	4192e8 <ferror@plt+0x175b8>  // b.none
  4192ac:	b	4192b0 <ferror@plt+0x17580>
  4192b0:	ldr	w8, [sp, #4]
  4192b4:	cmp	w8, #0x400
  4192b8:	b.eq	4192fc <ferror@plt+0x175cc>  // b.none
  4192bc:	b	419310 <ferror@plt+0x175e0>
  4192c0:	ldr	x0, [sp, #16]
  4192c4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4192c8:	add	x1, x1, #0x7b8
  4192cc:	bl	401a80 <strcat@plt>
  4192d0:	b	419320 <ferror@plt+0x175f0>
  4192d4:	ldr	x0, [sp, #16]
  4192d8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4192dc:	add	x1, x1, #0x7c7
  4192e0:	bl	401a80 <strcat@plt>
  4192e4:	b	419320 <ferror@plt+0x175f0>
  4192e8:	ldr	x0, [sp, #16]
  4192ec:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4192f0:	add	x1, x1, #0x7d2
  4192f4:	bl	401a80 <strcat@plt>
  4192f8:	b	419320 <ferror@plt+0x175f0>
  4192fc:	ldr	x0, [sp, #16]
  419300:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419304:	add	x1, x1, #0x7ee
  419308:	bl	401a80 <strcat@plt>
  41930c:	b	419320 <ferror@plt+0x175f0>
  419310:	ldr	x0, [sp, #16]
  419314:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419318:	add	x1, x1, #0x7f7
  41931c:	bl	401a80 <strcat@plt>
  419320:	ldp	x29, x30, [sp, #32]
  419324:	add	sp, sp, #0x30
  419328:	ret
  41932c:	sub	sp, sp, #0x60
  419330:	stp	x29, x30, [sp, #80]
  419334:	add	x29, sp, #0x50
  419338:	stur	w0, [x29, #-4]
  41933c:	stur	x1, [x29, #-16]
  419340:	stur	wzr, [x29, #-24]
  419344:	ldur	w8, [x29, #-4]
  419348:	and	w8, w8, #0xff000000
  41934c:	stur	w8, [x29, #-20]
  419350:	ldur	w8, [x29, #-4]
  419354:	and	w8, w8, #0xffffff
  419358:	stur	w8, [x29, #-4]
  41935c:	ldur	w8, [x29, #-4]
  419360:	and	w8, w8, #0x1
  419364:	cbz	w8, 419384 <ferror@plt+0x17654>
  419368:	ldur	x0, [x29, #-16]
  41936c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419370:	add	x1, x1, #0x815
  419374:	bl	401a80 <strcat@plt>
  419378:	ldur	w8, [x29, #-4]
  41937c:	and	w8, w8, #0xfffffffe
  419380:	stur	w8, [x29, #-4]
  419384:	ldur	w8, [x29, #-4]
  419388:	and	w8, w8, #0x20
  41938c:	cbz	w8, 4193ac <ferror@plt+0x1767c>
  419390:	ldur	x0, [x29, #-16]
  419394:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419398:	add	x1, x1, #0x82e
  41939c:	bl	401a80 <strcat@plt>
  4193a0:	ldur	w8, [x29, #-4]
  4193a4:	and	w8, w8, #0xffffffdf
  4193a8:	stur	w8, [x29, #-4]
  4193ac:	ldur	w8, [x29, #-20]
  4193b0:	str	w8, [sp, #32]
  4193b4:	cbz	w8, 419724 <ferror@plt+0x179f4>
  4193b8:	b	4193bc <ferror@plt+0x1768c>
  4193bc:	mov	w8, #0x1000000             	// #16777216
  4193c0:	ldr	w9, [sp, #32]
  4193c4:	cmp	w9, w8
  4193c8:	b.eq	419444 <ferror@plt+0x17714>  // b.none
  4193cc:	b	4193d0 <ferror@plt+0x176a0>
  4193d0:	mov	w8, #0x2000000             	// #33554432
  4193d4:	ldr	w9, [sp, #32]
  4193d8:	cmp	w9, w8
  4193dc:	b.eq	4194c0 <ferror@plt+0x17790>  // b.none
  4193e0:	b	4193e4 <ferror@plt+0x176b4>
  4193e4:	mov	w8, #0x3000000             	// #50331648
  4193e8:	ldr	w9, [sp, #32]
  4193ec:	cmp	w9, w8
  4193f0:	b.eq	419580 <ferror@plt+0x17850>  // b.none
  4193f4:	b	4193f8 <ferror@plt+0x176c8>
  4193f8:	mov	w8, #0x4000000             	// #67108864
  4193fc:	ldr	w9, [sp, #32]
  419400:	cmp	w9, w8
  419404:	b.eq	419594 <ferror@plt+0x17864>  // b.none
  419408:	b	41940c <ferror@plt+0x176dc>
  41940c:	mov	w8, #0x5000000             	// #83886080
  419410:	ldr	w9, [sp, #32]
  419414:	cmp	w9, w8
  419418:	b.eq	419638 <ferror@plt+0x17908>  // b.none
  41941c:	b	419420 <ferror@plt+0x176f0>
  419420:	ldur	x0, [x29, #-16]
  419424:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419428:	add	x1, x1, #0x845
  41942c:	bl	401a80 <strcat@plt>
  419430:	ldur	w8, [x29, #-4]
  419434:	cbz	w8, 419440 <ferror@plt+0x17710>
  419438:	mov	w8, #0x1                   	// #1
  41943c:	stur	w8, [x29, #-24]
  419440:	b	4198dc <ferror@plt+0x17bac>
  419444:	ldur	x0, [x29, #-16]
  419448:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41944c:	add	x1, x1, #0x85b
  419450:	bl	401a80 <strcat@plt>
  419454:	ldur	w8, [x29, #-4]
  419458:	cbz	w8, 4194bc <ferror@plt+0x1778c>
  41945c:	ldur	w8, [x29, #-4]
  419460:	ldur	w9, [x29, #-4]
  419464:	mov	w10, wzr
  419468:	subs	w9, w10, w9
  41946c:	and	w8, w8, w9
  419470:	stur	w8, [x29, #-28]
  419474:	ldur	w8, [x29, #-28]
  419478:	ldur	w9, [x29, #-4]
  41947c:	bic	w8, w9, w8
  419480:	stur	w8, [x29, #-4]
  419484:	ldur	w8, [x29, #-28]
  419488:	cmp	w8, #0x4
  41948c:	cset	w8, eq  // eq = none
  419490:	eor	w8, w8, #0x1
  419494:	tbnz	w8, #0, 4194b0 <ferror@plt+0x17780>
  419498:	b	41949c <ferror@plt+0x1776c>
  41949c:	ldur	x0, [x29, #-16]
  4194a0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4194a4:	add	x1, x1, #0x86b
  4194a8:	bl	401a80 <strcat@plt>
  4194ac:	b	4194b8 <ferror@plt+0x17788>
  4194b0:	mov	w8, #0x1                   	// #1
  4194b4:	stur	w8, [x29, #-24]
  4194b8:	b	419454 <ferror@plt+0x17724>
  4194bc:	b	4198dc <ferror@plt+0x17bac>
  4194c0:	ldur	x0, [x29, #-16]
  4194c4:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4194c8:	add	x1, x1, #0x882
  4194cc:	bl	401a80 <strcat@plt>
  4194d0:	ldur	w8, [x29, #-4]
  4194d4:	cbz	w8, 41957c <ferror@plt+0x1784c>
  4194d8:	ldur	w8, [x29, #-4]
  4194dc:	ldur	w9, [x29, #-4]
  4194e0:	mov	w10, wzr
  4194e4:	subs	w9, w10, w9
  4194e8:	and	w8, w8, w9
  4194ec:	stur	w8, [x29, #-32]
  4194f0:	ldur	w8, [x29, #-32]
  4194f4:	ldur	w9, [x29, #-4]
  4194f8:	bic	w8, w9, w8
  4194fc:	stur	w8, [x29, #-4]
  419500:	ldur	w8, [x29, #-32]
  419504:	cmp	w8, #0x4
  419508:	str	w8, [sp, #28]
  41950c:	b.eq	419534 <ferror@plt+0x17804>  // b.none
  419510:	b	419514 <ferror@plt+0x177e4>
  419514:	ldr	w8, [sp, #28]
  419518:	cmp	w8, #0x8
  41951c:	b.eq	419548 <ferror@plt+0x17818>  // b.none
  419520:	b	419524 <ferror@plt+0x177f4>
  419524:	ldr	w8, [sp, #28]
  419528:	cmp	w8, #0x10
  41952c:	b.eq	41955c <ferror@plt+0x1782c>  // b.none
  419530:	b	419570 <ferror@plt+0x17840>
  419534:	ldur	x0, [x29, #-16]
  419538:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41953c:	add	x1, x1, #0x86b
  419540:	bl	401a80 <strcat@plt>
  419544:	b	419578 <ferror@plt+0x17848>
  419548:	ldur	x0, [x29, #-16]
  41954c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419550:	add	x1, x1, #0x892
  419554:	bl	401a80 <strcat@plt>
  419558:	b	419578 <ferror@plt+0x17848>
  41955c:	ldur	x0, [x29, #-16]
  419560:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419564:	add	x1, x1, #0x8b6
  419568:	bl	401a80 <strcat@plt>
  41956c:	b	419578 <ferror@plt+0x17848>
  419570:	mov	w8, #0x1                   	// #1
  419574:	stur	w8, [x29, #-24]
  419578:	b	4194d0 <ferror@plt+0x177a0>
  41957c:	b	4198dc <ferror@plt+0x17bac>
  419580:	ldur	x0, [x29, #-16]
  419584:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419588:	add	x1, x1, #0x8d7
  41958c:	bl	401a80 <strcat@plt>
  419590:	b	4198dc <ferror@plt+0x17bac>
  419594:	ldur	x0, [x29, #-16]
  419598:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41959c:	add	x1, x1, #0x8e7
  4195a0:	bl	401a80 <strcat@plt>
  4195a4:	ldur	w8, [x29, #-4]
  4195a8:	cbz	w8, 419634 <ferror@plt+0x17904>
  4195ac:	ldur	w8, [x29, #-4]
  4195b0:	ldur	w9, [x29, #-4]
  4195b4:	mov	w10, wzr
  4195b8:	subs	w9, w10, w9
  4195bc:	and	w8, w8, w9
  4195c0:	stur	w8, [x29, #-36]
  4195c4:	ldur	w8, [x29, #-36]
  4195c8:	ldur	w9, [x29, #-4]
  4195cc:	bic	w8, w9, w8
  4195d0:	stur	w8, [x29, #-4]
  4195d4:	ldur	w8, [x29, #-36]
  4195d8:	cmp	w8, #0x400, lsl #12
  4195dc:	str	w8, [sp, #24]
  4195e0:	b.eq	419614 <ferror@plt+0x178e4>  // b.none
  4195e4:	b	4195e8 <ferror@plt+0x178b8>
  4195e8:	ldr	w8, [sp, #24]
  4195ec:	cmp	w8, #0x800, lsl #12
  4195f0:	cset	w9, eq  // eq = none
  4195f4:	eor	w9, w9, #0x1
  4195f8:	tbnz	w9, #0, 419628 <ferror@plt+0x178f8>
  4195fc:	b	419600 <ferror@plt+0x178d0>
  419600:	ldur	x0, [x29, #-16]
  419604:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419608:	add	x1, x1, #0x8f7
  41960c:	bl	401a80 <strcat@plt>
  419610:	b	419630 <ferror@plt+0x17900>
  419614:	ldur	x0, [x29, #-16]
  419618:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41961c:	add	x1, x1, #0x8fd
  419620:	bl	401a80 <strcat@plt>
  419624:	b	419630 <ferror@plt+0x17900>
  419628:	mov	w8, #0x1                   	// #1
  41962c:	stur	w8, [x29, #-24]
  419630:	b	4195a4 <ferror@plt+0x17874>
  419634:	b	4198dc <ferror@plt+0x17bac>
  419638:	ldur	x0, [x29, #-16]
  41963c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419640:	add	x1, x1, #0x903
  419644:	bl	401a80 <strcat@plt>
  419648:	ldur	w8, [x29, #-4]
  41964c:	cbz	w8, 419720 <ferror@plt+0x179f0>
  419650:	ldur	w8, [x29, #-4]
  419654:	ldur	w9, [x29, #-4]
  419658:	mov	w10, wzr
  41965c:	subs	w9, w10, w9
  419660:	and	w8, w8, w9
  419664:	str	w8, [sp, #40]
  419668:	ldr	w8, [sp, #40]
  41966c:	ldur	w9, [x29, #-4]
  419670:	bic	w8, w9, w8
  419674:	stur	w8, [x29, #-4]
  419678:	ldr	w8, [sp, #40]
  41967c:	cmp	w8, #0x200
  419680:	str	w8, [sp, #20]
  419684:	b.eq	4196ec <ferror@plt+0x179bc>  // b.none
  419688:	b	41968c <ferror@plt+0x1795c>
  41968c:	ldr	w8, [sp, #20]
  419690:	cmp	w8, #0x400
  419694:	b.eq	419700 <ferror@plt+0x179d0>  // b.none
  419698:	b	41969c <ferror@plt+0x1796c>
  41969c:	ldr	w8, [sp, #20]
  4196a0:	cmp	w8, #0x400, lsl #12
  4196a4:	b.eq	4196d8 <ferror@plt+0x179a8>  // b.none
  4196a8:	b	4196ac <ferror@plt+0x1797c>
  4196ac:	ldr	w8, [sp, #20]
  4196b0:	cmp	w8, #0x800, lsl #12
  4196b4:	cset	w9, eq  // eq = none
  4196b8:	eor	w9, w9, #0x1
  4196bc:	tbnz	w9, #0, 419714 <ferror@plt+0x179e4>
  4196c0:	b	4196c4 <ferror@plt+0x17994>
  4196c4:	ldur	x0, [x29, #-16]
  4196c8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4196cc:	add	x1, x1, #0x8f7
  4196d0:	bl	401a80 <strcat@plt>
  4196d4:	b	41971c <ferror@plt+0x179ec>
  4196d8:	ldur	x0, [x29, #-16]
  4196dc:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4196e0:	add	x1, x1, #0x8fd
  4196e4:	bl	401a80 <strcat@plt>
  4196e8:	b	41971c <ferror@plt+0x179ec>
  4196ec:	ldur	x0, [x29, #-16]
  4196f0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4196f4:	add	x1, x1, #0x2ad
  4196f8:	bl	401a80 <strcat@plt>
  4196fc:	b	41971c <ferror@plt+0x179ec>
  419700:	ldur	x0, [x29, #-16]
  419704:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419708:	add	x1, x1, #0x913
  41970c:	bl	401a80 <strcat@plt>
  419710:	b	41971c <ferror@plt+0x179ec>
  419714:	mov	w8, #0x1                   	// #1
  419718:	stur	w8, [x29, #-24]
  41971c:	b	419648 <ferror@plt+0x17918>
  419720:	b	4198dc <ferror@plt+0x17bac>
  419724:	ldur	x0, [x29, #-16]
  419728:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41972c:	add	x1, x1, #0x924
  419730:	bl	401a80 <strcat@plt>
  419734:	ldur	w8, [x29, #-4]
  419738:	cbz	w8, 4198dc <ferror@plt+0x17bac>
  41973c:	ldur	w8, [x29, #-4]
  419740:	ldur	w9, [x29, #-4]
  419744:	mov	w10, wzr
  419748:	subs	w9, w10, w9
  41974c:	and	w8, w8, w9
  419750:	str	w8, [sp, #36]
  419754:	ldr	w8, [sp, #36]
  419758:	ldur	w9, [x29, #-4]
  41975c:	bic	w8, w9, w8
  419760:	stur	w8, [x29, #-4]
  419764:	ldr	w8, [sp, #36]
  419768:	cmp	w8, #0x4
  41976c:	str	w8, [sp, #16]
  419770:	b.eq	419808 <ferror@plt+0x17ad8>  // b.none
  419774:	b	419778 <ferror@plt+0x17a48>
  419778:	ldr	w8, [sp, #16]
  41977c:	cmp	w8, #0x8
  419780:	b.eq	41981c <ferror@plt+0x17aec>  // b.none
  419784:	b	419788 <ferror@plt+0x17a58>
  419788:	ldr	w8, [sp, #16]
  41978c:	cmp	w8, #0x10
  419790:	b.eq	419830 <ferror@plt+0x17b00>  // b.none
  419794:	b	419798 <ferror@plt+0x17a68>
  419798:	ldr	w8, [sp, #16]
  41979c:	cmp	w8, #0x20
  4197a0:	b.eq	419844 <ferror@plt+0x17b14>  // b.none
  4197a4:	b	4197a8 <ferror@plt+0x17a78>
  4197a8:	ldr	w8, [sp, #16]
  4197ac:	cmp	w8, #0x40
  4197b0:	b.eq	419858 <ferror@plt+0x17b28>  // b.none
  4197b4:	b	4197b8 <ferror@plt+0x17a88>
  4197b8:	ldr	w8, [sp, #16]
  4197bc:	cmp	w8, #0x80
  4197c0:	b.eq	41986c <ferror@plt+0x17b3c>  // b.none
  4197c4:	b	4197c8 <ferror@plt+0x17a98>
  4197c8:	ldr	w8, [sp, #16]
  4197cc:	cmp	w8, #0x100
  4197d0:	b.eq	419880 <ferror@plt+0x17b50>  // b.none
  4197d4:	b	4197d8 <ferror@plt+0x17aa8>
  4197d8:	ldr	w8, [sp, #16]
  4197dc:	cmp	w8, #0x200
  4197e0:	b.eq	419894 <ferror@plt+0x17b64>  // b.none
  4197e4:	b	4197e8 <ferror@plt+0x17ab8>
  4197e8:	ldr	w8, [sp, #16]
  4197ec:	cmp	w8, #0x400
  4197f0:	b.eq	4198a8 <ferror@plt+0x17b78>  // b.none
  4197f4:	b	4197f8 <ferror@plt+0x17ac8>
  4197f8:	ldr	w8, [sp, #16]
  4197fc:	cmp	w8, #0x800
  419800:	b.eq	4198bc <ferror@plt+0x17b8c>  // b.none
  419804:	b	4198d0 <ferror@plt+0x17ba0>
  419808:	ldur	x0, [x29, #-16]
  41980c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419810:	add	x1, x1, #0x92f
  419814:	bl	401a80 <strcat@plt>
  419818:	b	4198d8 <ferror@plt+0x17ba8>
  41981c:	ldur	x0, [x29, #-16]
  419820:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419824:	add	x1, x1, #0x946
  419828:	bl	401a80 <strcat@plt>
  41982c:	b	4198d8 <ferror@plt+0x17ba8>
  419830:	ldur	x0, [x29, #-16]
  419834:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419838:	add	x1, x1, #0x955
  41983c:	bl	401a80 <strcat@plt>
  419840:	b	4198d8 <ferror@plt+0x17ba8>
  419844:	ldur	x0, [x29, #-16]
  419848:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41984c:	add	x1, x1, #0x82e
  419850:	bl	401a80 <strcat@plt>
  419854:	b	4198d8 <ferror@plt+0x17ba8>
  419858:	ldur	x0, [x29, #-16]
  41985c:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419860:	add	x1, x1, #0x967
  419864:	bl	401a80 <strcat@plt>
  419868:	b	4198d8 <ferror@plt+0x17ba8>
  41986c:	ldur	x0, [x29, #-16]
  419870:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419874:	add	x1, x1, #0x983
  419878:	bl	401a80 <strcat@plt>
  41987c:	b	4198d8 <ferror@plt+0x17ba8>
  419880:	ldur	x0, [x29, #-16]
  419884:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419888:	add	x1, x1, #0x992
  41988c:	bl	401a80 <strcat@plt>
  419890:	b	4198d8 <ferror@plt+0x17ba8>
  419894:	ldur	x0, [x29, #-16]
  419898:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41989c:	add	x1, x1, #0x9a1
  4198a0:	bl	401a80 <strcat@plt>
  4198a4:	b	4198d8 <ferror@plt+0x17ba8>
  4198a8:	ldur	x0, [x29, #-16]
  4198ac:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4198b0:	add	x1, x1, #0x9af
  4198b4:	bl	401a80 <strcat@plt>
  4198b8:	b	4198d8 <ferror@plt+0x17ba8>
  4198bc:	ldur	x0, [x29, #-16]
  4198c0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4198c4:	add	x1, x1, #0x9b5
  4198c8:	bl	401a80 <strcat@plt>
  4198cc:	b	4198d8 <ferror@plt+0x17ba8>
  4198d0:	mov	w8, #0x1                   	// #1
  4198d4:	stur	w8, [x29, #-24]
  4198d8:	b	419734 <ferror@plt+0x17a04>
  4198dc:	ldur	w8, [x29, #-24]
  4198e0:	cbz	w8, 419910 <ferror@plt+0x17be0>
  4198e4:	ldur	x0, [x29, #-16]
  4198e8:	adrp	x8, 484000 <warn@@Base+0x12d44>
  4198ec:	add	x8, x8, #0x579
  4198f0:	str	x0, [sp, #8]
  4198f4:	mov	x0, x8
  4198f8:	bl	401cf0 <gettext@plt>
  4198fc:	ldr	x8, [sp, #8]
  419900:	str	x0, [sp]
  419904:	mov	x0, x8
  419908:	ldr	x1, [sp]
  41990c:	bl	401a80 <strcat@plt>
  419910:	ldp	x29, x30, [sp, #80]
  419914:	add	sp, sp, #0x60
  419918:	ret
  41991c:	sub	sp, sp, #0x30
  419920:	stp	x29, x30, [sp, #32]
  419924:	add	x29, sp, #0x20
  419928:	stur	w0, [x29, #-4]
  41992c:	str	x1, [sp, #16]
  419930:	str	x2, [sp, #8]
  419934:	ldr	x8, [sp, #8]
  419938:	subs	x8, x8, #0x1
  41993c:	str	x8, [sp, #8]
  419940:	ldur	w9, [x29, #-4]
  419944:	and	w9, w9, #0x7f
  419948:	subs	w9, w9, #0x1
  41994c:	mov	w8, w9
  419950:	ubfx	x8, x8, #0, #32
  419954:	cmp	x8, #0x6a
  419958:	str	x8, [sp]
  41995c:	b.hi	419b28 <ferror@plt+0x17df8>  // b.pmore
  419960:	adrp	x8, 478000 <warn@@Base+0x6d44>
  419964:	add	x8, x8, #0x894
  419968:	ldr	x11, [sp]
  41996c:	ldrsw	x10, [x8, x11, lsl #2]
  419970:	add	x9, x8, x10
  419974:	br	x9
  419978:	ldr	x0, [sp, #16]
  41997c:	ldr	x2, [sp, #8]
  419980:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419984:	add	x1, x1, #0x9c3
  419988:	bl	401c40 <strncat@plt>
  41998c:	b	419b3c <ferror@plt+0x17e0c>
  419990:	ldr	x0, [sp, #16]
  419994:	ldr	x2, [sp, #8]
  419998:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41999c:	add	x1, x1, #0x9cb
  4199a0:	bl	401c40 <strncat@plt>
  4199a4:	b	419b3c <ferror@plt+0x17e0c>
  4199a8:	ldr	x0, [sp, #16]
  4199ac:	ldr	x2, [sp, #8]
  4199b0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4199b4:	add	x1, x1, #0x9d3
  4199b8:	bl	401c40 <strncat@plt>
  4199bc:	b	419b3c <ferror@plt+0x17e0c>
  4199c0:	ldr	x0, [sp, #16]
  4199c4:	ldr	x2, [sp, #8]
  4199c8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4199cc:	add	x1, x1, #0x9dc
  4199d0:	bl	401c40 <strncat@plt>
  4199d4:	b	419b3c <ferror@plt+0x17e0c>
  4199d8:	ldr	x0, [sp, #16]
  4199dc:	ldr	x2, [sp, #8]
  4199e0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4199e4:	add	x1, x1, #0x9e4
  4199e8:	bl	401c40 <strncat@plt>
  4199ec:	b	419b3c <ferror@plt+0x17e0c>
  4199f0:	ldr	x0, [sp, #16]
  4199f4:	ldr	x2, [sp, #8]
  4199f8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  4199fc:	add	x1, x1, #0x9ed
  419a00:	bl	401c40 <strncat@plt>
  419a04:	b	419b3c <ferror@plt+0x17e0c>
  419a08:	ldr	x0, [sp, #16]
  419a0c:	ldr	x2, [sp, #8]
  419a10:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419a14:	add	x1, x1, #0x9f6
  419a18:	bl	401c40 <strncat@plt>
  419a1c:	b	419b3c <ferror@plt+0x17e0c>
  419a20:	ldr	x0, [sp, #16]
  419a24:	ldr	x2, [sp, #8]
  419a28:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419a2c:	add	x1, x1, #0x9fe
  419a30:	bl	401c40 <strncat@plt>
  419a34:	b	419b3c <ferror@plt+0x17e0c>
  419a38:	ldr	x0, [sp, #16]
  419a3c:	ldr	x2, [sp, #8]
  419a40:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419a44:	add	x1, x1, #0xa06
  419a48:	bl	401c40 <strncat@plt>
  419a4c:	b	419b3c <ferror@plt+0x17e0c>
  419a50:	ldr	x0, [sp, #16]
  419a54:	ldr	x2, [sp, #8]
  419a58:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419a5c:	add	x1, x1, #0xa0f
  419a60:	bl	401c40 <strncat@plt>
  419a64:	b	419b3c <ferror@plt+0x17e0c>
  419a68:	ldr	x0, [sp, #16]
  419a6c:	ldr	x2, [sp, #8]
  419a70:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419a74:	add	x1, x1, #0xa17
  419a78:	bl	401c40 <strncat@plt>
  419a7c:	b	419b3c <ferror@plt+0x17e0c>
  419a80:	ldr	x0, [sp, #16]
  419a84:	ldr	x2, [sp, #8]
  419a88:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419a8c:	add	x1, x1, #0xa21
  419a90:	bl	401c40 <strncat@plt>
  419a94:	b	419b3c <ferror@plt+0x17e0c>
  419a98:	ldr	x0, [sp, #16]
  419a9c:	ldr	x2, [sp, #8]
  419aa0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419aa4:	add	x1, x1, #0xa2b
  419aa8:	bl	401c40 <strncat@plt>
  419aac:	b	419b3c <ferror@plt+0x17e0c>
  419ab0:	ldr	x0, [sp, #16]
  419ab4:	ldr	x2, [sp, #8]
  419ab8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419abc:	add	x1, x1, #0xa35
  419ac0:	bl	401c40 <strncat@plt>
  419ac4:	b	419b3c <ferror@plt+0x17e0c>
  419ac8:	ldr	x0, [sp, #16]
  419acc:	ldr	x2, [sp, #8]
  419ad0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419ad4:	add	x1, x1, #0xa3f
  419ad8:	bl	401c40 <strncat@plt>
  419adc:	b	419b3c <ferror@plt+0x17e0c>
  419ae0:	ldr	x0, [sp, #16]
  419ae4:	ldr	x2, [sp, #8]
  419ae8:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419aec:	add	x1, x1, #0xa49
  419af0:	bl	401c40 <strncat@plt>
  419af4:	b	419b3c <ferror@plt+0x17e0c>
  419af8:	ldr	x0, [sp, #16]
  419afc:	ldr	x2, [sp, #8]
  419b00:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419b04:	add	x1, x1, #0xa53
  419b08:	bl	401c40 <strncat@plt>
  419b0c:	b	419b3c <ferror@plt+0x17e0c>
  419b10:	ldr	x0, [sp, #16]
  419b14:	ldr	x2, [sp, #8]
  419b18:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419b1c:	add	x1, x1, #0xa5d
  419b20:	bl	401c40 <strncat@plt>
  419b24:	b	419b3c <ferror@plt+0x17e0c>
  419b28:	ldr	x0, [sp, #16]
  419b2c:	ldr	x2, [sp, #8]
  419b30:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419b34:	add	x1, x1, #0xa67
  419b38:	bl	401c40 <strncat@plt>
  419b3c:	ldr	x0, [sp, #16]
  419b40:	bl	401900 <strlen@plt>
  419b44:	ldr	x8, [sp, #8]
  419b48:	subs	x8, x8, x0
  419b4c:	str	x8, [sp, #8]
  419b50:	ldur	w9, [x29, #-4]
  419b54:	and	w9, w9, #0x80
  419b58:	cbz	w9, 419b70 <ferror@plt+0x17e40>
  419b5c:	ldr	x0, [sp, #16]
  419b60:	ldr	x2, [sp, #8]
  419b64:	adrp	x1, 484000 <warn@@Base+0x12d44>
  419b68:	add	x1, x1, #0xa77
  419b6c:	bl	401c40 <strncat@plt>
  419b70:	ldp	x29, x30, [sp, #32]
  419b74:	add	sp, sp, #0x30
  419b78:	ret
  419b7c:	sub	sp, sp, #0x60
  419b80:	stp	x29, x30, [sp, #80]
  419b84:	add	x29, sp, #0x50
  419b88:	mov	w8, wzr
  419b8c:	mov	w9, #0xf0                  	// #240
  419b90:	mov	w10, #0xf0000000            	// #-268435456
  419b94:	mov	w11, #0xfffff00             	// #268435200
  419b98:	mov	w12, #0xf                   	// #15
  419b9c:	adrp	x13, 484000 <warn@@Base+0x12d44>
  419ba0:	add	x13, x13, #0xb29
  419ba4:	adrp	x14, 484000 <warn@@Base+0x12d44>
  419ba8:	add	x14, x14, #0xb8e
  419bac:	stur	w0, [x29, #-4]
  419bb0:	stur	x1, [x29, #-16]
  419bb4:	stur	x2, [x29, #-24]
  419bb8:	str	wzr, [sp, #36]
  419bbc:	str	wzr, [sp, #32]
  419bc0:	ldur	w15, [x29, #-4]
  419bc4:	and	w9, w9, w15
  419bc8:	stur	w9, [x29, #-28]
  419bcc:	ldur	w9, [x29, #-4]
  419bd0:	and	w9, w10, w9
  419bd4:	stur	w9, [x29, #-32]
  419bd8:	ldur	w9, [x29, #-4]
  419bdc:	and	w9, w11, w9
  419be0:	stur	w9, [x29, #-36]
  419be4:	ldur	w9, [x29, #-4]
  419be8:	and	w9, w12, w9
  419bec:	str	w9, [sp, #40]
  419bf0:	ldur	x0, [x29, #-16]
  419bf4:	ldur	x2, [x29, #-24]
  419bf8:	mov	w1, w8
  419bfc:	str	x13, [sp, #24]
  419c00:	str	x14, [sp, #16]
  419c04:	bl	401a90 <memset@plt>
  419c08:	ldur	w8, [x29, #-28]
  419c0c:	str	w8, [sp, #12]
  419c10:	cbz	w8, 419c70 <ferror@plt+0x17f40>
  419c14:	b	419c18 <ferror@plt+0x17ee8>
  419c18:	ldr	w8, [sp, #12]
  419c1c:	cmp	w8, #0x10
  419c20:	b.eq	419c70 <ferror@plt+0x17f40>  // b.none
  419c24:	b	419c28 <ferror@plt+0x17ef8>
  419c28:	ldr	w8, [sp, #12]
  419c2c:	cmp	w8, #0x20
  419c30:	b.eq	419c70 <ferror@plt+0x17f40>  // b.none
  419c34:	b	419c38 <ferror@plt+0x17f08>
  419c38:	ldr	w8, [sp, #12]
  419c3c:	cmp	w8, #0x30
  419c40:	b.eq	419c70 <ferror@plt+0x17f40>  // b.none
  419c44:	b	419c48 <ferror@plt+0x17f18>
  419c48:	ldr	w8, [sp, #12]
  419c4c:	cmp	w8, #0x40
  419c50:	b.eq	419c70 <ferror@plt+0x17f40>  // b.none
  419c54:	b	419c58 <ferror@plt+0x17f28>
  419c58:	ldr	w8, [sp, #12]
  419c5c:	cmp	w8, #0x50
  419c60:	cset	w9, eq  // eq = none
  419c64:	eor	w9, w9, #0x1
  419c68:	tbnz	w9, #0, 419cd0 <ferror@plt+0x17fa0>
  419c6c:	b	419c70 <ferror@plt+0x17f40>
  419c70:	ldur	x8, [x29, #-16]
  419c74:	ldr	w9, [sp, #32]
  419c78:	mov	w10, w9
  419c7c:	add	x0, x8, x10
  419c80:	ldur	x8, [x29, #-24]
  419c84:	ldr	w9, [sp, #32]
  419c88:	mov	w10, w9
  419c8c:	subs	x1, x8, x10
  419c90:	ldur	w9, [x29, #-28]
  419c94:	lsr	w9, w9, #4
  419c98:	mov	w8, w9
  419c9c:	ubfx	x8, x8, #0, #32
  419ca0:	mov	x10, #0x8                   	// #8
  419ca4:	mul	x8, x10, x8
  419ca8:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  419cac:	add	x10, x10, #0x738
  419cb0:	add	x8, x10, x8
  419cb4:	ldr	x3, [x8]
  419cb8:	ldr	x2, [sp, #24]
  419cbc:	bl	4019e0 <snprintf@plt>
  419cc0:	ldr	w9, [sp, #32]
  419cc4:	add	w9, w9, w0
  419cc8:	str	w9, [sp, #32]
  419ccc:	b	419d08 <ferror@plt+0x17fd8>
  419cd0:	ldur	x8, [x29, #-16]
  419cd4:	ldr	w9, [sp, #32]
  419cd8:	mov	w10, w9
  419cdc:	add	x0, x8, x10
  419ce0:	ldur	x8, [x29, #-24]
  419ce4:	ldr	w9, [sp, #32]
  419ce8:	mov	w10, w9
  419cec:	subs	x1, x8, x10
  419cf0:	adrp	x2, 484000 <warn@@Base+0x12d44>
  419cf4:	add	x2, x2, #0xb2e
  419cf8:	bl	4019e0 <snprintf@plt>
  419cfc:	ldr	w9, [sp, #32]
  419d00:	add	w9, w9, w0
  419d04:	str	w9, [sp, #32]
  419d08:	ldr	w8, [sp, #40]
  419d0c:	subs	w8, w8, #0x0
  419d10:	cmp	w8, #0x2
  419d14:	cset	w8, ls  // ls = plast
  419d18:	eor	w8, w8, #0x1
  419d1c:	tbnz	w8, #0, 419d84 <ferror@plt+0x18054>
  419d20:	b	419d24 <ferror@plt+0x17ff4>
  419d24:	ldur	x8, [x29, #-16]
  419d28:	ldr	w9, [sp, #32]
  419d2c:	mov	w10, w9
  419d30:	add	x0, x8, x10
  419d34:	ldur	x8, [x29, #-24]
  419d38:	ldr	w9, [sp, #32]
  419d3c:	mov	w10, w9
  419d40:	subs	x1, x8, x10
  419d44:	ldr	w9, [sp, #40]
  419d48:	lsr	w9, w9, #0
  419d4c:	mov	w8, w9
  419d50:	ubfx	x8, x8, #0, #32
  419d54:	mov	x10, #0x8                   	// #8
  419d58:	mul	x8, x10, x8
  419d5c:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  419d60:	add	x10, x10, #0x768
  419d64:	add	x8, x10, x8
  419d68:	ldr	x3, [x8]
  419d6c:	ldr	x2, [sp, #24]
  419d70:	bl	4019e0 <snprintf@plt>
  419d74:	ldr	w9, [sp, #32]
  419d78:	add	w9, w9, w0
  419d7c:	str	w9, [sp, #32]
  419d80:	b	419dbc <ferror@plt+0x1808c>
  419d84:	ldur	x8, [x29, #-16]
  419d88:	ldr	w9, [sp, #32]
  419d8c:	mov	w10, w9
  419d90:	add	x0, x8, x10
  419d94:	ldur	x8, [x29, #-24]
  419d98:	ldr	w9, [sp, #32]
  419d9c:	mov	w10, w9
  419da0:	subs	x1, x8, x10
  419da4:	adrp	x2, 484000 <warn@@Base+0x12d44>
  419da8:	add	x2, x2, #0xb43
  419dac:	bl	4019e0 <snprintf@plt>
  419db0:	ldr	w9, [sp, #32]
  419db4:	add	w9, w9, w0
  419db8:	str	w9, [sp, #32]
  419dbc:	ldur	w8, [x29, #-28]
  419dc0:	cbnz	w8, 419e44 <ferror@plt+0x18114>
  419dc4:	ldur	x8, [x29, #-16]
  419dc8:	ldr	w9, [sp, #32]
  419dcc:	mov	w10, w9
  419dd0:	add	x0, x8, x10
  419dd4:	ldur	x8, [x29, #-24]
  419dd8:	ldr	w9, [sp, #32]
  419ddc:	mov	w10, w9
  419de0:	subs	x1, x8, x10
  419de4:	adrp	x2, 484000 <warn@@Base+0x12d44>
  419de8:	add	x2, x2, #0xb67
  419dec:	bl	4019e0 <snprintf@plt>
  419df0:	ldr	w9, [sp, #32]
  419df4:	add	w9, w9, w0
  419df8:	str	w9, [sp, #32]
  419dfc:	ldur	w9, [x29, #-32]
  419e00:	mov	w11, #0x10000000            	// #268435456
  419e04:	cmp	w9, w11
  419e08:	b.ne	419e40 <ferror@plt+0x18110>  // b.any
  419e0c:	ldur	x8, [x29, #-16]
  419e10:	ldr	w9, [sp, #32]
  419e14:	mov	w10, w9
  419e18:	add	x0, x8, x10
  419e1c:	ldur	x8, [x29, #-24]
  419e20:	ldr	w9, [sp, #32]
  419e24:	mov	w10, w9
  419e28:	subs	x1, x8, x10
  419e2c:	ldr	x2, [sp, #16]
  419e30:	bl	4019e0 <snprintf@plt>
  419e34:	ldr	w9, [sp, #32]
  419e38:	add	w9, w9, w0
  419e3c:	str	w9, [sp, #32]
  419e40:	b	41a674 <ferror@plt+0x18944>
  419e44:	ldur	w8, [x29, #-32]
  419e48:	mov	w9, #0x10000000            	// #268435456
  419e4c:	cmp	w8, w9
  419e50:	str	w8, [sp, #8]
  419e54:	b.eq	419ea0 <ferror@plt+0x18170>  // b.none
  419e58:	b	419e5c <ferror@plt+0x1812c>
  419e5c:	mov	w8, #0x20000000            	// #536870912
  419e60:	ldr	w9, [sp, #8]
  419e64:	cmp	w9, w8
  419e68:	b.eq	419ea0 <ferror@plt+0x18170>  // b.none
  419e6c:	b	419e70 <ferror@plt+0x18140>
  419e70:	mov	w8, #0x30000000            	// #805306368
  419e74:	ldr	w9, [sp, #8]
  419e78:	cmp	w9, w8
  419e7c:	b.eq	419ea0 <ferror@plt+0x18170>  // b.none
  419e80:	b	419e84 <ferror@plt+0x18154>
  419e84:	mov	w8, #0x40000000            	// #1073741824
  419e88:	ldr	w9, [sp, #8]
  419e8c:	cmp	w9, w8
  419e90:	cset	w8, eq  // eq = none
  419e94:	eor	w8, w8, #0x1
  419e98:	tbnz	w8, #0, 419f00 <ferror@plt+0x181d0>
  419e9c:	b	419ea0 <ferror@plt+0x18170>
  419ea0:	ldur	x8, [x29, #-16]
  419ea4:	ldr	w9, [sp, #32]
  419ea8:	mov	w10, w9
  419eac:	add	x0, x8, x10
  419eb0:	ldur	x8, [x29, #-24]
  419eb4:	ldr	w9, [sp, #32]
  419eb8:	mov	w10, w9
  419ebc:	subs	x1, x8, x10
  419ec0:	ldur	w9, [x29, #-32]
  419ec4:	lsr	w9, w9, #28
  419ec8:	mov	w8, w9
  419ecc:	ubfx	x8, x8, #0, #32
  419ed0:	mov	x10, #0x8                   	// #8
  419ed4:	mul	x8, x10, x8
  419ed8:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  419edc:	add	x10, x10, #0x780
  419ee0:	add	x8, x10, x8
  419ee4:	ldr	x3, [x8]
  419ee8:	ldr	x2, [sp, #24]
  419eec:	bl	4019e0 <snprintf@plt>
  419ef0:	ldr	w9, [sp, #32]
  419ef4:	add	w9, w9, w0
  419ef8:	str	w9, [sp, #32]
  419efc:	b	419f3c <ferror@plt+0x1820c>
  419f00:	ldur	x8, [x29, #-16]
  419f04:	ldr	w9, [sp, #32]
  419f08:	mov	w10, w9
  419f0c:	add	x0, x8, x10
  419f10:	ldur	x8, [x29, #-24]
  419f14:	ldr	w9, [sp, #32]
  419f18:	mov	w10, w9
  419f1c:	subs	x1, x8, x10
  419f20:	adrp	x2, 484000 <warn@@Base+0x12d44>
  419f24:	add	x2, x2, #0xb94
  419f28:	bl	4019e0 <snprintf@plt>
  419f2c:	ldr	w9, [sp, #32]
  419f30:	add	w9, w9, w0
  419f34:	str	w9, [sp, #32]
  419f38:	b	41a674 <ferror@plt+0x18944>
  419f3c:	ldur	w8, [x29, #-32]
  419f40:	mov	w9, #0x10000000            	// #268435456
  419f44:	cmp	w8, w9
  419f48:	b.ne	41a05c <ferror@plt+0x1832c>  // b.any
  419f4c:	ldur	w8, [x29, #-36]
  419f50:	and	w8, w8, #0x100
  419f54:	cbz	w8, 419f90 <ferror@plt+0x18260>
  419f58:	ldur	x8, [x29, #-16]
  419f5c:	ldr	w9, [sp, #32]
  419f60:	mov	w10, w9
  419f64:	add	x0, x8, x10
  419f68:	ldur	x8, [x29, #-24]
  419f6c:	ldr	w9, [sp, #32]
  419f70:	mov	w10, w9
  419f74:	subs	x1, x8, x10
  419f78:	adrp	x2, 484000 <warn@@Base+0x12d44>
  419f7c:	add	x2, x2, #0xbb2
  419f80:	bl	4019e0 <snprintf@plt>
  419f84:	ldr	w9, [sp, #32]
  419f88:	add	w9, w9, w0
  419f8c:	str	w9, [sp, #32]
  419f90:	ldur	w8, [x29, #-36]
  419f94:	and	w8, w8, #0x100000
  419f98:	cbnz	w8, 419fd4 <ferror@plt+0x182a4>
  419f9c:	ldur	x8, [x29, #-16]
  419fa0:	ldr	w9, [sp, #32]
  419fa4:	mov	w10, w9
  419fa8:	add	x0, x8, x10
  419fac:	ldur	x8, [x29, #-24]
  419fb0:	ldr	w9, [sp, #32]
  419fb4:	mov	w10, w9
  419fb8:	subs	x1, x8, x10
  419fbc:	adrp	x2, 484000 <warn@@Base+0x12d44>
  419fc0:	add	x2, x2, #0xbbd
  419fc4:	bl	4019e0 <snprintf@plt>
  419fc8:	ldr	w9, [sp, #32]
  419fcc:	add	w9, w9, w0
  419fd0:	str	w9, [sp, #32]
  419fd4:	ldur	w8, [x29, #-36]
  419fd8:	and	w8, w8, #0x2000
  419fdc:	cbz	w8, 41a018 <ferror@plt+0x182e8>
  419fe0:	ldur	x8, [x29, #-16]
  419fe4:	ldr	w9, [sp, #32]
  419fe8:	mov	w10, w9
  419fec:	add	x0, x8, x10
  419ff0:	ldur	x8, [x29, #-24]
  419ff4:	ldr	w9, [sp, #32]
  419ff8:	mov	w10, w9
  419ffc:	subs	x1, x8, x10
  41a000:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a004:	add	x2, x2, #0xbc3
  41a008:	bl	4019e0 <snprintf@plt>
  41a00c:	ldr	w9, [sp, #32]
  41a010:	add	w9, w9, w0
  41a014:	str	w9, [sp, #32]
  41a018:	ldur	w8, [x29, #-36]
  41a01c:	and	w8, w8, #0x4000
  41a020:	cbz	w8, 41a058 <ferror@plt+0x18328>
  41a024:	ldur	x8, [x29, #-16]
  41a028:	ldr	w9, [sp, #32]
  41a02c:	mov	w10, w9
  41a030:	add	x0, x8, x10
  41a034:	ldur	x8, [x29, #-24]
  41a038:	ldr	w9, [sp, #32]
  41a03c:	mov	w10, w9
  41a040:	subs	x1, x8, x10
  41a044:	ldr	x2, [sp, #16]
  41a048:	bl	4019e0 <snprintf@plt>
  41a04c:	ldr	w9, [sp, #32]
  41a050:	add	w9, w9, w0
  41a054:	str	w9, [sp, #32]
  41a058:	b	41a1f8 <ferror@plt+0x184c8>
  41a05c:	ldur	w8, [x29, #-36]
  41a060:	and	w8, w8, #0x100
  41a064:	cbz	w8, 41a0e8 <ferror@plt+0x183b8>
  41a068:	ldr	w8, [sp, #40]
  41a06c:	cmp	w8, #0x1
  41a070:	b.hi	41a0b0 <ferror@plt+0x18380>  // b.pmore
  41a074:	ldur	x8, [x29, #-16]
  41a078:	ldr	w9, [sp, #32]
  41a07c:	mov	w10, w9
  41a080:	add	x0, x8, x10
  41a084:	ldur	x8, [x29, #-24]
  41a088:	ldr	w9, [sp, #32]
  41a08c:	mov	w10, w9
  41a090:	subs	x1, x8, x10
  41a094:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a098:	add	x2, x2, #0xbc9
  41a09c:	bl	4019e0 <snprintf@plt>
  41a0a0:	ldr	w9, [sp, #32]
  41a0a4:	add	w9, w9, w0
  41a0a8:	str	w9, [sp, #32]
  41a0ac:	b	41a0e8 <ferror@plt+0x183b8>
  41a0b0:	ldur	x8, [x29, #-16]
  41a0b4:	ldr	w9, [sp, #32]
  41a0b8:	mov	w10, w9
  41a0bc:	add	x0, x8, x10
  41a0c0:	ldur	x8, [x29, #-24]
  41a0c4:	ldr	w9, [sp, #32]
  41a0c8:	mov	w10, w9
  41a0cc:	subs	x1, x8, x10
  41a0d0:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a0d4:	add	x2, x2, #0xbd0
  41a0d8:	bl	4019e0 <snprintf@plt>
  41a0dc:	ldr	w9, [sp, #32]
  41a0e0:	add	w9, w9, w0
  41a0e4:	str	w9, [sp, #32]
  41a0e8:	ldur	w8, [x29, #-36]
  41a0ec:	and	w8, w8, #0x100000
  41a0f0:	cbz	w8, 41a12c <ferror@plt+0x183fc>
  41a0f4:	ldur	x8, [x29, #-16]
  41a0f8:	ldr	w9, [sp, #32]
  41a0fc:	mov	w10, w9
  41a100:	add	x0, x8, x10
  41a104:	ldur	x8, [x29, #-24]
  41a108:	ldr	w9, [sp, #32]
  41a10c:	mov	w10, w9
  41a110:	subs	x1, x8, x10
  41a114:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a118:	add	x2, x2, #0xbd6
  41a11c:	bl	4019e0 <snprintf@plt>
  41a120:	ldr	w9, [sp, #32]
  41a124:	add	w9, w9, w0
  41a128:	str	w9, [sp, #32]
  41a12c:	ldur	w8, [x29, #-36]
  41a130:	and	w8, w8, #0x2000
  41a134:	cbz	w8, 41a170 <ferror@plt+0x18440>
  41a138:	ldur	x8, [x29, #-16]
  41a13c:	ldr	w9, [sp, #32]
  41a140:	mov	w10, w9
  41a144:	add	x0, x8, x10
  41a148:	ldur	x8, [x29, #-24]
  41a14c:	ldr	w9, [sp, #32]
  41a150:	mov	w10, w9
  41a154:	subs	x1, x8, x10
  41a158:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a15c:	add	x2, x2, #0xbdf
  41a160:	bl	4019e0 <snprintf@plt>
  41a164:	ldr	w9, [sp, #32]
  41a168:	add	w9, w9, w0
  41a16c:	str	w9, [sp, #32]
  41a170:	ldur	w8, [x29, #-36]
  41a174:	and	w8, w8, #0x4000
  41a178:	cbz	w8, 41a1f8 <ferror@plt+0x184c8>
  41a17c:	ldr	w8, [sp, #40]
  41a180:	cmp	w8, #0x1
  41a184:	b.hi	41a1c0 <ferror@plt+0x18490>  // b.pmore
  41a188:	ldur	x8, [x29, #-16]
  41a18c:	ldr	w9, [sp, #32]
  41a190:	mov	w10, w9
  41a194:	add	x0, x8, x10
  41a198:	ldur	x8, [x29, #-24]
  41a19c:	ldr	w9, [sp, #32]
  41a1a0:	mov	w10, w9
  41a1a4:	subs	x1, x8, x10
  41a1a8:	ldr	x2, [sp, #16]
  41a1ac:	bl	4019e0 <snprintf@plt>
  41a1b0:	ldr	w9, [sp, #32]
  41a1b4:	add	w9, w9, w0
  41a1b8:	str	w9, [sp, #32]
  41a1bc:	b	41a1f8 <ferror@plt+0x184c8>
  41a1c0:	ldur	x8, [x29, #-16]
  41a1c4:	ldr	w9, [sp, #32]
  41a1c8:	mov	w10, w9
  41a1cc:	add	x0, x8, x10
  41a1d0:	ldur	x8, [x29, #-24]
  41a1d4:	ldr	w9, [sp, #32]
  41a1d8:	mov	w10, w9
  41a1dc:	subs	x1, x8, x10
  41a1e0:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a1e4:	add	x2, x2, #0xbe8
  41a1e8:	bl	4019e0 <snprintf@plt>
  41a1ec:	ldr	w9, [sp, #32]
  41a1f0:	add	w9, w9, w0
  41a1f4:	str	w9, [sp, #32]
  41a1f8:	ldur	w8, [x29, #-36]
  41a1fc:	and	w8, w8, #0x200
  41a200:	cbz	w8, 41a23c <ferror@plt+0x1850c>
  41a204:	ldur	x8, [x29, #-16]
  41a208:	ldr	w9, [sp, #32]
  41a20c:	mov	w10, w9
  41a210:	add	x0, x8, x10
  41a214:	ldur	x8, [x29, #-24]
  41a218:	ldr	w9, [sp, #32]
  41a21c:	mov	w10, w9
  41a220:	subs	x1, x8, x10
  41a224:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a228:	add	x2, x2, #0xb86
  41a22c:	bl	4019e0 <snprintf@plt>
  41a230:	ldr	w9, [sp, #32]
  41a234:	add	w9, w9, w0
  41a238:	str	w9, [sp, #32]
  41a23c:	ldur	w8, [x29, #-36]
  41a240:	and	w8, w8, #0x400
  41a244:	cbz	w8, 41a280 <ferror@plt+0x18550>
  41a248:	ldur	x8, [x29, #-16]
  41a24c:	ldr	w9, [sp, #32]
  41a250:	mov	w10, w9
  41a254:	add	x0, x8, x10
  41a258:	ldur	x8, [x29, #-24]
  41a25c:	ldr	w9, [sp, #32]
  41a260:	mov	w10, w9
  41a264:	subs	x1, x8, x10
  41a268:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a26c:	add	x2, x2, #0xbee
  41a270:	bl	4019e0 <snprintf@plt>
  41a274:	ldr	w9, [sp, #32]
  41a278:	add	w9, w9, w0
  41a27c:	str	w9, [sp, #32]
  41a280:	ldur	w8, [x29, #-36]
  41a284:	and	w8, w8, #0x800
  41a288:	cbz	w8, 41a2cc <ferror@plt+0x1859c>
  41a28c:	mov	w8, #0x1                   	// #1
  41a290:	str	w8, [sp, #36]
  41a294:	ldur	x9, [x29, #-16]
  41a298:	ldr	w8, [sp, #32]
  41a29c:	mov	w10, w8
  41a2a0:	add	x0, x9, x10
  41a2a4:	ldur	x9, [x29, #-24]
  41a2a8:	ldr	w8, [sp, #32]
  41a2ac:	mov	w10, w8
  41a2b0:	subs	x1, x9, x10
  41a2b4:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a2b8:	add	x2, x2, #0xbf6
  41a2bc:	bl	4019e0 <snprintf@plt>
  41a2c0:	ldr	w8, [sp, #32]
  41a2c4:	add	w8, w8, w0
  41a2c8:	str	w8, [sp, #32]
  41a2cc:	ldur	w8, [x29, #-36]
  41a2d0:	and	w8, w8, #0x80000
  41a2d4:	cbz	w8, 41a318 <ferror@plt+0x185e8>
  41a2d8:	mov	w8, #0x1                   	// #1
  41a2dc:	str	w8, [sp, #36]
  41a2e0:	ldur	x9, [x29, #-16]
  41a2e4:	ldr	w8, [sp, #32]
  41a2e8:	mov	w10, w8
  41a2ec:	add	x0, x9, x10
  41a2f0:	ldur	x9, [x29, #-24]
  41a2f4:	ldr	w8, [sp, #32]
  41a2f8:	mov	w10, w8
  41a2fc:	subs	x1, x9, x10
  41a300:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a304:	add	x2, x2, #0xbff
  41a308:	bl	4019e0 <snprintf@plt>
  41a30c:	ldr	w8, [sp, #32]
  41a310:	add	w8, w8, w0
  41a314:	str	w8, [sp, #32]
  41a318:	ldur	w8, [x29, #-36]
  41a31c:	and	w8, w8, #0x1000000
  41a320:	cbz	w8, 41a364 <ferror@plt+0x18634>
  41a324:	mov	w8, #0x1                   	// #1
  41a328:	str	w8, [sp, #36]
  41a32c:	ldur	x9, [x29, #-16]
  41a330:	ldr	w8, [sp, #32]
  41a334:	mov	w10, w8
  41a338:	add	x0, x9, x10
  41a33c:	ldur	x9, [x29, #-24]
  41a340:	ldr	w8, [sp, #32]
  41a344:	mov	w10, w8
  41a348:	subs	x1, x9, x10
  41a34c:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a350:	add	x2, x2, #0xc08
  41a354:	bl	4019e0 <snprintf@plt>
  41a358:	ldr	w8, [sp, #32]
  41a35c:	add	w8, w8, w0
  41a360:	str	w8, [sp, #32]
  41a364:	ldr	w8, [sp, #36]
  41a368:	cbz	w8, 41a494 <ferror@plt+0x18764>
  41a36c:	ldur	w8, [x29, #-36]
  41a370:	and	w8, w8, #0xc00000
  41a374:	lsr	w8, w8, #22
  41a378:	subs	w8, w8, #0x0
  41a37c:	mov	w9, w8
  41a380:	ubfx	x9, x9, #0, #32
  41a384:	cmp	x9, #0x3
  41a388:	str	x9, [sp]
  41a38c:	b.hi	41a494 <ferror@plt+0x18764>  // b.pmore
  41a390:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41a394:	add	x8, x8, #0xa40
  41a398:	ldr	x11, [sp]
  41a39c:	ldrsw	x10, [x8, x11, lsl #2]
  41a3a0:	add	x9, x8, x10
  41a3a4:	br	x9
  41a3a8:	ldur	x8, [x29, #-16]
  41a3ac:	ldr	w9, [sp, #32]
  41a3b0:	mov	w10, w9
  41a3b4:	add	x0, x8, x10
  41a3b8:	ldur	x8, [x29, #-24]
  41a3bc:	ldr	w9, [sp, #32]
  41a3c0:	mov	w10, w9
  41a3c4:	subs	x1, x8, x10
  41a3c8:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a3cc:	add	x2, x2, #0xc12
  41a3d0:	bl	4019e0 <snprintf@plt>
  41a3d4:	ldr	w9, [sp, #32]
  41a3d8:	add	w9, w9, w0
  41a3dc:	str	w9, [sp, #32]
  41a3e0:	b	41a494 <ferror@plt+0x18764>
  41a3e4:	ldur	x8, [x29, #-16]
  41a3e8:	ldr	w9, [sp, #32]
  41a3ec:	mov	w10, w9
  41a3f0:	add	x0, x8, x10
  41a3f4:	ldur	x8, [x29, #-24]
  41a3f8:	ldr	w9, [sp, #32]
  41a3fc:	mov	w10, w9
  41a400:	subs	x1, x8, x10
  41a404:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a408:	add	x2, x2, #0xc20
  41a40c:	bl	4019e0 <snprintf@plt>
  41a410:	ldr	w9, [sp, #32]
  41a414:	add	w9, w9, w0
  41a418:	str	w9, [sp, #32]
  41a41c:	b	41a494 <ferror@plt+0x18764>
  41a420:	ldur	x8, [x29, #-16]
  41a424:	ldr	w9, [sp, #32]
  41a428:	mov	w10, w9
  41a42c:	add	x0, x8, x10
  41a430:	ldur	x8, [x29, #-24]
  41a434:	ldr	w9, [sp, #32]
  41a438:	mov	w10, w9
  41a43c:	subs	x1, x8, x10
  41a440:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a444:	add	x2, x2, #0xc2f
  41a448:	bl	4019e0 <snprintf@plt>
  41a44c:	ldr	w9, [sp, #32]
  41a450:	add	w9, w9, w0
  41a454:	str	w9, [sp, #32]
  41a458:	b	41a494 <ferror@plt+0x18764>
  41a45c:	ldur	x8, [x29, #-16]
  41a460:	ldr	w9, [sp, #32]
  41a464:	mov	w10, w9
  41a468:	add	x0, x8, x10
  41a46c:	ldur	x8, [x29, #-24]
  41a470:	ldr	w9, [sp, #32]
  41a474:	mov	w10, w9
  41a478:	subs	x1, x8, x10
  41a47c:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a480:	add	x2, x2, #0xc3f
  41a484:	bl	4019e0 <snprintf@plt>
  41a488:	ldr	w9, [sp, #32]
  41a48c:	add	w9, w9, w0
  41a490:	str	w9, [sp, #32]
  41a494:	ldur	w8, [x29, #-36]
  41a498:	and	w8, w8, #0x1000
  41a49c:	cbz	w8, 41a4d8 <ferror@plt+0x187a8>
  41a4a0:	ldur	x8, [x29, #-16]
  41a4a4:	ldr	w9, [sp, #32]
  41a4a8:	mov	w10, w9
  41a4ac:	add	x0, x8, x10
  41a4b0:	ldur	x8, [x29, #-24]
  41a4b4:	ldr	w9, [sp, #32]
  41a4b8:	mov	w10, w9
  41a4bc:	subs	x1, x8, x10
  41a4c0:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a4c4:	add	x2, x2, #0xc4f
  41a4c8:	bl	4019e0 <snprintf@plt>
  41a4cc:	ldr	w9, [sp, #32]
  41a4d0:	add	w9, w9, w0
  41a4d4:	str	w9, [sp, #32]
  41a4d8:	ldur	w8, [x29, #-36]
  41a4dc:	and	w8, w8, #0x8000
  41a4e0:	cbz	w8, 41a51c <ferror@plt+0x187ec>
  41a4e4:	ldur	x8, [x29, #-16]
  41a4e8:	ldr	w9, [sp, #32]
  41a4ec:	mov	w10, w9
  41a4f0:	add	x0, x8, x10
  41a4f4:	ldur	x8, [x29, #-24]
  41a4f8:	ldr	w9, [sp, #32]
  41a4fc:	mov	w10, w9
  41a500:	subs	x1, x8, x10
  41a504:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a508:	add	x2, x2, #0xc57
  41a50c:	bl	4019e0 <snprintf@plt>
  41a510:	ldr	w9, [sp, #32]
  41a514:	add	w9, w9, w0
  41a518:	str	w9, [sp, #32]
  41a51c:	ldur	w8, [x29, #-36]
  41a520:	and	w8, w8, #0x10000
  41a524:	cbz	w8, 41a560 <ferror@plt+0x18830>
  41a528:	ldur	x8, [x29, #-16]
  41a52c:	ldr	w9, [sp, #32]
  41a530:	mov	w10, w9
  41a534:	add	x0, x8, x10
  41a538:	ldur	x8, [x29, #-24]
  41a53c:	ldr	w9, [sp, #32]
  41a540:	mov	w10, w9
  41a544:	subs	x1, x8, x10
  41a548:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a54c:	add	x2, x2, #0xc5d
  41a550:	bl	4019e0 <snprintf@plt>
  41a554:	ldr	w9, [sp, #32]
  41a558:	add	w9, w9, w0
  41a55c:	str	w9, [sp, #32]
  41a560:	ldur	w8, [x29, #-36]
  41a564:	and	w8, w8, #0x20000
  41a568:	cbz	w8, 41a5ec <ferror@plt+0x188bc>
  41a56c:	ldr	w8, [sp, #40]
  41a570:	cmp	w8, #0x1
  41a574:	b.hi	41a5b4 <ferror@plt+0x18884>  // b.pmore
  41a578:	ldur	x8, [x29, #-16]
  41a57c:	ldr	w9, [sp, #32]
  41a580:	mov	w10, w9
  41a584:	add	x0, x8, x10
  41a588:	ldur	x8, [x29, #-24]
  41a58c:	ldr	w9, [sp, #32]
  41a590:	mov	w10, w9
  41a594:	subs	x1, x8, x10
  41a598:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a59c:	add	x2, x2, #0xc65
  41a5a0:	bl	4019e0 <snprintf@plt>
  41a5a4:	ldr	w9, [sp, #32]
  41a5a8:	add	w9, w9, w0
  41a5ac:	str	w9, [sp, #32]
  41a5b0:	b	41a5ec <ferror@plt+0x188bc>
  41a5b4:	ldur	x8, [x29, #-16]
  41a5b8:	ldr	w9, [sp, #32]
  41a5bc:	mov	w10, w9
  41a5c0:	add	x0, x8, x10
  41a5c4:	ldur	x8, [x29, #-24]
  41a5c8:	ldr	w9, [sp, #32]
  41a5cc:	mov	w10, w9
  41a5d0:	subs	x1, x8, x10
  41a5d4:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a5d8:	add	x2, x2, #0xc6d
  41a5dc:	bl	4019e0 <snprintf@plt>
  41a5e0:	ldr	w9, [sp, #32]
  41a5e4:	add	w9, w9, w0
  41a5e8:	str	w9, [sp, #32]
  41a5ec:	ldur	w8, [x29, #-36]
  41a5f0:	and	w8, w8, #0x40000
  41a5f4:	cbz	w8, 41a630 <ferror@plt+0x18900>
  41a5f8:	ldur	x8, [x29, #-16]
  41a5fc:	ldr	w9, [sp, #32]
  41a600:	mov	w10, w9
  41a604:	add	x0, x8, x10
  41a608:	ldur	x8, [x29, #-24]
  41a60c:	ldr	w9, [sp, #32]
  41a610:	mov	w10, w9
  41a614:	subs	x1, x8, x10
  41a618:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a61c:	add	x2, x2, #0xc7a
  41a620:	bl	4019e0 <snprintf@plt>
  41a624:	ldr	w9, [sp, #32]
  41a628:	add	w9, w9, w0
  41a62c:	str	w9, [sp, #32]
  41a630:	ldur	w8, [x29, #-36]
  41a634:	and	w8, w8, #0x200000
  41a638:	cbz	w8, 41a674 <ferror@plt+0x18944>
  41a63c:	ldur	x8, [x29, #-16]
  41a640:	ldr	w9, [sp, #32]
  41a644:	mov	w10, w9
  41a648:	add	x0, x8, x10
  41a64c:	ldur	x8, [x29, #-24]
  41a650:	ldr	w9, [sp, #32]
  41a654:	mov	w10, w9
  41a658:	subs	x1, x8, x10
  41a65c:	adrp	x2, 484000 <warn@@Base+0x12d44>
  41a660:	add	x2, x2, #0xc82
  41a664:	bl	4019e0 <snprintf@plt>
  41a668:	ldr	w9, [sp, #32]
  41a66c:	add	w9, w9, w0
  41a670:	str	w9, [sp, #32]
  41a674:	ldp	x29, x30, [sp, #80]
  41a678:	add	sp, sp, #0x60
  41a67c:	ret
  41a680:	sub	sp, sp, #0x60
  41a684:	stp	x29, x30, [sp, #80]
  41a688:	add	x29, sp, #0x50
  41a68c:	stur	w0, [x29, #-8]
  41a690:	stur	x1, [x29, #-16]
  41a694:	stur	wzr, [x29, #-20]
  41a698:	stur	wzr, [x29, #-24]
  41a69c:	ldur	w8, [x29, #-8]
  41a6a0:	cmp	w8, #0x0
  41a6a4:	cset	w8, ge  // ge = tcont
  41a6a8:	tbnz	w8, #0, 41a6c8 <ferror@plt+0x18998>
  41a6ac:	ldur	w8, [x29, #-8]
  41a6b0:	mov	w9, wzr
  41a6b4:	subs	w8, w9, w8
  41a6b8:	stur	w8, [x29, #-8]
  41a6bc:	mov	w8, #0x1                   	// #1
  41a6c0:	stur	w8, [x29, #-20]
  41a6c4:	b	41a6d8 <ferror@plt+0x189a8>
  41a6c8:	ldur	w8, [x29, #-8]
  41a6cc:	cbnz	w8, 41a6d8 <ferror@plt+0x189a8>
  41a6d0:	stur	wzr, [x29, #-4]
  41a6d4:	b	41a8bc <ferror@plt+0x18b8c>
  41a6d8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  41a6dc:	add	x8, x8, #0x540
  41a6e0:	ldr	w9, [x8]
  41a6e4:	cbz	w9, 41a6f4 <ferror@plt+0x189c4>
  41a6e8:	mov	w8, #0x7fffffff            	// #2147483647
  41a6ec:	stur	w8, [x29, #-36]
  41a6f0:	b	41a6fc <ferror@plt+0x189cc>
  41a6f4:	ldur	w8, [x29, #-8]
  41a6f8:	stur	w8, [x29, #-36]
  41a6fc:	stur	xzr, [x29, #-32]
  41a700:	ldur	w8, [x29, #-36]
  41a704:	cbz	w8, 41a874 <ferror@plt+0x18b44>
  41a708:	ldur	x8, [x29, #-16]
  41a70c:	add	x9, x8, #0x1
  41a710:	stur	x9, [x29, #-16]
  41a714:	ldrb	w10, [x8]
  41a718:	strb	w10, [sp, #31]
  41a71c:	ldrb	w10, [sp, #31]
  41a720:	cbnz	w10, 41a728 <ferror@plt+0x189f8>
  41a724:	b	41a874 <ferror@plt+0x18b44>
  41a728:	ldrb	w8, [sp, #31]
  41a72c:	and	w8, w8, #0xff
  41a730:	adrp	x9, 4a9000 <warn@@Base+0x37d44>
  41a734:	add	x9, x9, #0xca8
  41a738:	ldrh	w8, [x9, w8, sxtw #1]
  41a73c:	and	w8, w8, #0x2
  41a740:	cbz	w8, 41a784 <ferror@plt+0x18a54>
  41a744:	ldur	w8, [x29, #-36]
  41a748:	cmp	w8, #0x2
  41a74c:	b.cs	41a754 <ferror@plt+0x18a24>  // b.hs, b.nlast
  41a750:	b	41a874 <ferror@plt+0x18b44>
  41a754:	ldrb	w8, [sp, #31]
  41a758:	add	w1, w8, #0x40
  41a75c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  41a760:	add	x0, x0, #0x513
  41a764:	bl	401ca0 <printf@plt>
  41a768:	ldur	w8, [x29, #-36]
  41a76c:	subs	w8, w8, #0x2
  41a770:	stur	w8, [x29, #-36]
  41a774:	ldur	w8, [x29, #-24]
  41a778:	add	w8, w8, #0x2
  41a77c:	stur	w8, [x29, #-24]
  41a780:	b	41a870 <ferror@plt+0x18b40>
  41a784:	ldrb	w8, [sp, #31]
  41a788:	and	w8, w8, #0xff
  41a78c:	adrp	x9, 4a9000 <warn@@Base+0x37d44>
  41a790:	add	x9, x9, #0xca8
  41a794:	ldrh	w8, [x9, w8, sxtw #1]
  41a798:	and	w8, w8, #0x10
  41a79c:	cbz	w8, 41a7c4 <ferror@plt+0x18a94>
  41a7a0:	ldrb	w0, [sp, #31]
  41a7a4:	bl	401cd0 <putchar@plt>
  41a7a8:	ldur	w8, [x29, #-36]
  41a7ac:	subs	w8, w8, #0x1
  41a7b0:	stur	w8, [x29, #-36]
  41a7b4:	ldur	w8, [x29, #-24]
  41a7b8:	add	w8, w8, #0x1
  41a7bc:	stur	w8, [x29, #-24]
  41a7c0:	b	41a870 <ferror@plt+0x18b40>
  41a7c4:	ldur	x8, [x29, #-16]
  41a7c8:	mov	x9, #0xffffffffffffffff    	// #-1
  41a7cc:	add	x1, x8, x9
  41a7d0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  41a7d4:	add	x0, x0, #0x517
  41a7d8:	str	x9, [sp, #16]
  41a7dc:	bl	401ca0 <printf@plt>
  41a7e0:	ldur	w10, [x29, #-36]
  41a7e4:	subs	w10, w10, #0x1
  41a7e8:	stur	w10, [x29, #-36]
  41a7ec:	ldur	w10, [x29, #-24]
  41a7f0:	add	w10, w10, #0x1
  41a7f4:	stur	w10, [x29, #-24]
  41a7f8:	ldur	x8, [x29, #-16]
  41a7fc:	ldr	x9, [sp, #16]
  41a800:	add	x1, x8, x9
  41a804:	str	x1, [sp, #8]
  41a808:	bl	401be0 <__ctype_get_mb_cur_max@plt>
  41a80c:	add	x8, sp, #0x18
  41a810:	str	x0, [sp]
  41a814:	mov	x0, x8
  41a818:	ldr	x1, [sp, #8]
  41a81c:	ldr	x2, [sp]
  41a820:	sub	x3, x29, #0x20
  41a824:	bl	4018b0 <mbrtowc@plt>
  41a828:	str	x0, [sp, #32]
  41a82c:	ldr	x8, [sp, #32]
  41a830:	mov	x9, #0xffffffffffffffff    	// #-1
  41a834:	cmp	x8, x9
  41a838:	b.eq	41a870 <ferror@plt+0x18b40>  // b.none
  41a83c:	ldr	x8, [sp, #32]
  41a840:	mov	x9, #0xfffffffffffffffe    	// #-2
  41a844:	cmp	x8, x9
  41a848:	b.eq	41a870 <ferror@plt+0x18b40>  // b.none
  41a84c:	ldr	x8, [sp, #32]
  41a850:	cmp	x8, #0x0
  41a854:	cset	w9, ls  // ls = plast
  41a858:	tbnz	w9, #0, 41a870 <ferror@plt+0x18b40>
  41a85c:	ldr	x8, [sp, #32]
  41a860:	subs	x8, x8, #0x1
  41a864:	ldur	x9, [x29, #-16]
  41a868:	add	x8, x9, x8
  41a86c:	stur	x8, [x29, #-16]
  41a870:	b	41a700 <ferror@plt+0x189d0>
  41a874:	ldur	w8, [x29, #-20]
  41a878:	cbz	w8, 41a8b4 <ferror@plt+0x18b84>
  41a87c:	ldur	w8, [x29, #-24]
  41a880:	ldur	w9, [x29, #-8]
  41a884:	cmp	w8, w9
  41a888:	b.ge	41a8b4 <ferror@plt+0x18b84>  // b.tcont
  41a88c:	ldur	w8, [x29, #-8]
  41a890:	ldur	w9, [x29, #-24]
  41a894:	subs	w1, w8, w9
  41a898:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41a89c:	add	x0, x0, #0xee1
  41a8a0:	adrp	x2, 485000 <warn@@Base+0x13d44>
  41a8a4:	add	x2, x2, #0x4d4
  41a8a8:	bl	401ca0 <printf@plt>
  41a8ac:	ldur	w8, [x29, #-8]
  41a8b0:	stur	w8, [x29, #-24]
  41a8b4:	ldur	w8, [x29, #-24]
  41a8b8:	stur	w8, [x29, #-4]
  41a8bc:	ldur	w0, [x29, #-4]
  41a8c0:	ldp	x29, x30, [sp, #80]
  41a8c4:	add	sp, sp, #0x60
  41a8c8:	ret
  41a8cc:	sub	sp, sp, #0x50
  41a8d0:	stp	x29, x30, [sp, #64]
  41a8d4:	add	x29, sp, #0x40
  41a8d8:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  41a8dc:	add	x8, x8, #0xc0
  41a8e0:	stur	x0, [x29, #-16]
  41a8e4:	stur	w1, [x29, #-20]
  41a8e8:	ldur	w9, [x29, #-20]
  41a8ec:	str	x8, [sp, #24]
  41a8f0:	str	w9, [sp, #20]
  41a8f4:	cbz	w9, 41aacc <ferror@plt+0x18d9c>
  41a8f8:	b	41a8fc <ferror@plt+0x18bcc>
  41a8fc:	ldr	w8, [sp, #20]
  41a900:	cmp	w8, #0x1
  41a904:	b.eq	41aadc <ferror@plt+0x18dac>  // b.none
  41a908:	b	41a90c <ferror@plt+0x18bdc>
  41a90c:	ldr	w8, [sp, #20]
  41a910:	cmp	w8, #0x2
  41a914:	b.eq	41aaec <ferror@plt+0x18dbc>  // b.none
  41a918:	b	41a91c <ferror@plt+0x18bec>
  41a91c:	ldr	w8, [sp, #20]
  41a920:	cmp	w8, #0x3
  41a924:	b.eq	41aafc <ferror@plt+0x18dcc>  // b.none
  41a928:	b	41a92c <ferror@plt+0x18bfc>
  41a92c:	ldr	w8, [sp, #20]
  41a930:	cmp	w8, #0x4
  41a934:	b.eq	41ab0c <ferror@plt+0x18ddc>  // b.none
  41a938:	b	41a93c <ferror@plt+0x18c0c>
  41a93c:	ldr	w8, [sp, #20]
  41a940:	cmp	w8, #0x5
  41a944:	b.eq	41ab1c <ferror@plt+0x18dec>  // b.none
  41a948:	b	41a94c <ferror@plt+0x18c1c>
  41a94c:	ldr	w8, [sp, #20]
  41a950:	cmp	w8, #0x6
  41a954:	b.eq	41ab2c <ferror@plt+0x18dfc>  // b.none
  41a958:	b	41a95c <ferror@plt+0x18c2c>
  41a95c:	ldr	w8, [sp, #20]
  41a960:	cmp	w8, #0x7
  41a964:	b.eq	41ab3c <ferror@plt+0x18e0c>  // b.none
  41a968:	b	41a96c <ferror@plt+0x18c3c>
  41a96c:	ldr	w8, [sp, #20]
  41a970:	cmp	w8, #0x8
  41a974:	b.eq	41ab4c <ferror@plt+0x18e1c>  // b.none
  41a978:	b	41a97c <ferror@plt+0x18c4c>
  41a97c:	ldr	w8, [sp, #20]
  41a980:	cmp	w8, #0x9
  41a984:	b.eq	41ab5c <ferror@plt+0x18e2c>  // b.none
  41a988:	b	41a98c <ferror@plt+0x18c5c>
  41a98c:	ldr	w8, [sp, #20]
  41a990:	cmp	w8, #0xa
  41a994:	b.eq	41ab6c <ferror@plt+0x18e3c>  // b.none
  41a998:	b	41a99c <ferror@plt+0x18c6c>
  41a99c:	ldr	w8, [sp, #20]
  41a9a0:	cmp	w8, #0xb
  41a9a4:	b.eq	41ab7c <ferror@plt+0x18e4c>  // b.none
  41a9a8:	b	41a9ac <ferror@plt+0x18c7c>
  41a9ac:	ldr	w8, [sp, #20]
  41a9b0:	cmp	w8, #0xe
  41a9b4:	b.eq	41ab8c <ferror@plt+0x18e5c>  // b.none
  41a9b8:	b	41a9bc <ferror@plt+0x18c8c>
  41a9bc:	ldr	w8, [sp, #20]
  41a9c0:	cmp	w8, #0xf
  41a9c4:	b.eq	41ab9c <ferror@plt+0x18e6c>  // b.none
  41a9c8:	b	41a9cc <ferror@plt+0x18c9c>
  41a9cc:	ldr	w8, [sp, #20]
  41a9d0:	cmp	w8, #0x10
  41a9d4:	b.eq	41abac <ferror@plt+0x18e7c>  // b.none
  41a9d8:	b	41a9dc <ferror@plt+0x18cac>
  41a9dc:	ldr	w8, [sp, #20]
  41a9e0:	cmp	w8, #0x11
  41a9e4:	b.eq	41abcc <ferror@plt+0x18e9c>  // b.none
  41a9e8:	b	41a9ec <ferror@plt+0x18cbc>
  41a9ec:	ldr	w8, [sp, #20]
  41a9f0:	cmp	w8, #0x12
  41a9f4:	b.eq	41abdc <ferror@plt+0x18eac>  // b.none
  41a9f8:	b	41a9fc <ferror@plt+0x18ccc>
  41a9fc:	mov	w8, #0xfff0                	// #65520
  41aa00:	movk	w8, #0x6fff, lsl #16
  41aa04:	ldr	w9, [sp, #20]
  41aa08:	cmp	w9, w8
  41aa0c:	b.eq	41ac1c <ferror@plt+0x18eec>  // b.none
  41aa10:	b	41aa14 <ferror@plt+0x18ce4>
  41aa14:	mov	w8, #0xfff6                	// #65526
  41aa18:	movk	w8, #0x6fff, lsl #16
  41aa1c:	ldr	w9, [sp, #20]
  41aa20:	cmp	w9, w8
  41aa24:	b.eq	41abbc <ferror@plt+0x18e8c>  // b.none
  41aa28:	b	41aa2c <ferror@plt+0x18cfc>
  41aa2c:	mov	w8, #0xfff7                	// #65527
  41aa30:	movk	w8, #0x6fff, lsl #16
  41aa34:	ldr	w9, [sp, #20]
  41aa38:	cmp	w9, w8
  41aa3c:	b.eq	41ac5c <ferror@plt+0x18f2c>  // b.none
  41aa40:	b	41aa44 <ferror@plt+0x18d14>
  41aa44:	mov	w8, #0xfffc                	// #65532
  41aa48:	movk	w8, #0x6fff, lsl #16
  41aa4c:	ldr	w9, [sp, #20]
  41aa50:	cmp	w9, w8
  41aa54:	b.eq	41ac2c <ferror@plt+0x18efc>  // b.none
  41aa58:	b	41aa5c <ferror@plt+0x18d2c>
  41aa5c:	mov	w8, #0xfffd                	// #65533
  41aa60:	movk	w8, #0x6fff, lsl #16
  41aa64:	ldr	w9, [sp, #20]
  41aa68:	cmp	w9, w8
  41aa6c:	b.eq	41abec <ferror@plt+0x18ebc>  // b.none
  41aa70:	b	41aa74 <ferror@plt+0x18d44>
  41aa74:	mov	w8, #0xfffe                	// #65534
  41aa78:	movk	w8, #0x6fff, lsl #16
  41aa7c:	ldr	w9, [sp, #20]
  41aa80:	cmp	w9, w8
  41aa84:	b.eq	41abfc <ferror@plt+0x18ecc>  // b.none
  41aa88:	b	41aa8c <ferror@plt+0x18d5c>
  41aa8c:	mov	w8, #0x6fffffff            	// #1879048191
  41aa90:	ldr	w9, [sp, #20]
  41aa94:	cmp	w9, w8
  41aa98:	b.eq	41ac0c <ferror@plt+0x18edc>  // b.none
  41aa9c:	b	41aaa0 <ferror@plt+0x18d70>
  41aaa0:	mov	w8, #0xfffd                	// #65533
  41aaa4:	movk	w8, #0x7fff, lsl #16
  41aaa8:	ldr	w9, [sp, #20]
  41aaac:	cmp	w9, w8
  41aab0:	b.eq	41ac3c <ferror@plt+0x18f0c>  // b.none
  41aab4:	b	41aab8 <ferror@plt+0x18d88>
  41aab8:	mov	w8, #0x7fffffff            	// #2147483647
  41aabc:	ldr	w9, [sp, #20]
  41aac0:	cmp	w9, w8
  41aac4:	b.eq	41ac4c <ferror@plt+0x18f1c>  // b.none
  41aac8:	b	41ac6c <ferror@plt+0x18f3c>
  41aacc:	adrp	x8, 497000 <warn@@Base+0x25d44>
  41aad0:	add	x8, x8, #0x44d
  41aad4:	stur	x8, [x29, #-8]
  41aad8:	b	41b0f0 <ferror@plt+0x193c0>
  41aadc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41aae0:	add	x8, x8, #0x51c
  41aae4:	stur	x8, [x29, #-8]
  41aae8:	b	41b0f0 <ferror@plt+0x193c0>
  41aaec:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41aaf0:	add	x8, x8, #0x5c0
  41aaf4:	stur	x8, [x29, #-8]
  41aaf8:	b	41b0f0 <ferror@plt+0x193c0>
  41aafc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab00:	add	x8, x8, #0x525
  41ab04:	stur	x8, [x29, #-8]
  41ab08:	b	41b0f0 <ferror@plt+0x193c0>
  41ab0c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  41ab10:	add	x8, x8, #0xc6b
  41ab14:	stur	x8, [x29, #-8]
  41ab18:	b	41b0f0 <ferror@plt+0x193c0>
  41ab1c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab20:	add	x8, x8, #0x7ff
  41ab24:	stur	x8, [x29, #-8]
  41ab28:	b	41b0f0 <ferror@plt+0x193c0>
  41ab2c:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ab30:	add	x8, x8, #0x29c
  41ab34:	stur	x8, [x29, #-8]
  41ab38:	b	41b0f0 <ferror@plt+0x193c0>
  41ab3c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab40:	add	x8, x8, #0x52c
  41ab44:	stur	x8, [x29, #-8]
  41ab48:	b	41b0f0 <ferror@plt+0x193c0>
  41ab4c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab50:	add	x8, x8, #0x531
  41ab54:	stur	x8, [x29, #-8]
  41ab58:	b	41b0f0 <ferror@plt+0x193c0>
  41ab5c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  41ab60:	add	x8, x8, #0xb1a
  41ab64:	stur	x8, [x29, #-8]
  41ab68:	b	41b0f0 <ferror@plt+0x193c0>
  41ab6c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab70:	add	x8, x8, #0x538
  41ab74:	stur	x8, [x29, #-8]
  41ab78:	b	41b0f0 <ferror@plt+0x193c0>
  41ab7c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab80:	add	x8, x8, #0xab7
  41ab84:	stur	x8, [x29, #-8]
  41ab88:	b	41b0f0 <ferror@plt+0x193c0>
  41ab8c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ab90:	add	x8, x8, #0x54c
  41ab94:	stur	x8, [x29, #-8]
  41ab98:	b	41b0f0 <ferror@plt+0x193c0>
  41ab9c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41aba0:	add	x8, x8, #0x53e
  41aba4:	stur	x8, [x29, #-8]
  41aba8:	b	41b0f0 <ferror@plt+0x193c0>
  41abac:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41abb0:	add	x8, x8, #0x549
  41abb4:	stur	x8, [x29, #-8]
  41abb8:	b	41b0f0 <ferror@plt+0x193c0>
  41abbc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41abc0:	add	x8, x8, #0x557
  41abc4:	stur	x8, [x29, #-8]
  41abc8:	b	41b0f0 <ferror@plt+0x193c0>
  41abcc:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41abd0:	add	x8, x8, #0xbb1
  41abd4:	stur	x8, [x29, #-8]
  41abd8:	b	41b0f0 <ferror@plt+0x193c0>
  41abdc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41abe0:	add	x8, x8, #0x560
  41abe4:	stur	x8, [x29, #-8]
  41abe8:	b	41b0f0 <ferror@plt+0x193c0>
  41abec:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41abf0:	add	x8, x8, #0x577
  41abf4:	stur	x8, [x29, #-8]
  41abf8:	b	41b0f0 <ferror@plt+0x193c0>
  41abfc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ac00:	add	x8, x8, #0x57e
  41ac04:	stur	x8, [x29, #-8]
  41ac08:	b	41b0f0 <ferror@plt+0x193c0>
  41ac0c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ac10:	add	x8, x8, #0x586
  41ac14:	stur	x8, [x29, #-8]
  41ac18:	b	41b0f0 <ferror@plt+0x193c0>
  41ac1c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ac20:	add	x8, x8, #0x586
  41ac24:	stur	x8, [x29, #-8]
  41ac28:	b	41b0f0 <ferror@plt+0x193c0>
  41ac2c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ac30:	add	x8, x8, #0x577
  41ac34:	stur	x8, [x29, #-8]
  41ac38:	b	41b0f0 <ferror@plt+0x193c0>
  41ac3c:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ac40:	add	x8, x8, #0x58f
  41ac44:	stur	x8, [x29, #-8]
  41ac48:	b	41b0f0 <ferror@plt+0x193c0>
  41ac4c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41ac50:	add	x8, x8, #0xcac
  41ac54:	stur	x8, [x29, #-8]
  41ac58:	b	41b0f0 <ferror@plt+0x193c0>
  41ac5c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ac60:	add	x8, x8, #0x58d
  41ac64:	stur	x8, [x29, #-8]
  41ac68:	b	41b0f0 <ferror@plt+0x193c0>
  41ac6c:	ldur	w8, [x29, #-20]
  41ac70:	mov	w9, #0x70000000            	// #1879048192
  41ac74:	cmp	w8, w9
  41ac78:	b.cc	41aebc <ferror@plt+0x1918c>  // b.lo, b.ul, b.last
  41ac7c:	ldur	w8, [x29, #-20]
  41ac80:	mov	w9, #0x7fffffff            	// #2147483647
  41ac84:	cmp	w8, w9
  41ac88:	b.hi	41aebc <ferror@plt+0x1918c>  // b.pmore
  41ac8c:	ldur	x8, [x29, #-16]
  41ac90:	ldrh	w9, [x8, #82]
  41ac94:	cmp	w9, #0x8
  41ac98:	str	w9, [sp, #16]
  41ac9c:	b.eq	41adcc <ferror@plt+0x1909c>  // b.none
  41aca0:	b	41aca4 <ferror@plt+0x18f74>
  41aca4:	ldr	w8, [sp, #16]
  41aca8:	cmp	w8, #0xa
  41acac:	b.eq	41adcc <ferror@plt+0x1909c>  // b.none
  41acb0:	b	41acb4 <ferror@plt+0x18f84>
  41acb4:	ldr	w8, [sp, #16]
  41acb8:	cmp	w8, #0xf
  41acbc:	b.eq	41addc <ferror@plt+0x190ac>  // b.none
  41acc0:	b	41acc4 <ferror@plt+0x18f94>
  41acc4:	ldr	w8, [sp, #16]
  41acc8:	cmp	w8, #0x24
  41accc:	b.eq	41ae60 <ferror@plt+0x19130>  // b.none
  41acd0:	b	41acd4 <ferror@plt+0x18fa4>
  41acd4:	ldr	w8, [sp, #16]
  41acd8:	cmp	w8, #0x28
  41acdc:	b.eq	41ae20 <ferror@plt+0x190f0>  // b.none
  41ace0:	b	41ace4 <ferror@plt+0x18fb4>
  41ace4:	ldr	w8, [sp, #16]
  41ace8:	cmp	w8, #0x2d
  41acec:	b.eq	41adbc <ferror@plt+0x1908c>  // b.none
  41acf0:	b	41acf4 <ferror@plt+0x18fc4>
  41acf4:	ldr	w8, [sp, #16]
  41acf8:	cmp	w8, #0x32
  41acfc:	b.eq	41adec <ferror@plt+0x190bc>  // b.none
  41ad00:	b	41ad04 <ferror@plt+0x18fd4>
  41ad04:	ldr	w8, [sp, #16]
  41ad08:	cmp	w8, #0x3e
  41ad0c:	b.eq	41ae00 <ferror@plt+0x190d0>  // b.none
  41ad10:	b	41ad14 <ferror@plt+0x18fe4>
  41ad14:	ldr	w8, [sp, #16]
  41ad18:	cmp	w8, #0x57
  41ad1c:	b.eq	41ae60 <ferror@plt+0x19130>  // b.none
  41ad20:	b	41ad24 <ferror@plt+0x18ff4>
  41ad24:	ldr	w8, [sp, #16]
  41ad28:	cmp	w8, #0x5d
  41ad2c:	b.eq	41adbc <ferror@plt+0x1908c>  // b.none
  41ad30:	b	41ad34 <ferror@plt+0x19004>
  41ad34:	ldr	w8, [sp, #16]
  41ad38:	cmp	w8, #0x69
  41ad3c:	b.eq	41ae40 <ferror@plt+0x19110>  // b.none
  41ad40:	b	41ad44 <ferror@plt+0x19014>
  41ad44:	ldr	w8, [sp, #16]
  41ad48:	cmp	w8, #0x8c
  41ad4c:	b.eq	41ae30 <ferror@plt+0x19100>  // b.none
  41ad50:	b	41ad54 <ferror@plt+0x19024>
  41ad54:	ldr	w8, [sp, #16]
  41ad58:	subs	w9, w8, #0xb4
  41ad5c:	cmp	w9, #0x1
  41ad60:	b.ls	41ae00 <ferror@plt+0x190d0>  // b.plast
  41ad64:	b	41ad68 <ferror@plt+0x19038>
  41ad68:	ldr	w8, [sp, #16]
  41ad6c:	cmp	w8, #0xb7
  41ad70:	b.eq	41ae10 <ferror@plt+0x190e0>  // b.none
  41ad74:	b	41ad78 <ferror@plt+0x19048>
  41ad78:	ldr	w8, [sp, #16]
  41ad7c:	cmp	w8, #0xc3
  41ad80:	b.eq	41adbc <ferror@plt+0x1908c>  // b.none
  41ad84:	b	41ad88 <ferror@plt+0x19058>
  41ad88:	ldr	w8, [sp, #16]
  41ad8c:	cmp	w8, #0xf3
  41ad90:	b.eq	41ae70 <ferror@plt+0x19140>  // b.none
  41ad94:	b	41ad98 <ferror@plt+0x19068>
  41ad98:	ldr	w8, [sp, #16]
  41ad9c:	cmp	w8, #0xfa
  41ada0:	b.eq	41ae50 <ferror@plt+0x19120>  // b.none
  41ada4:	b	41ada8 <ferror@plt+0x19078>
  41ada8:	mov	w8, #0x9080                	// #36992
  41adac:	ldr	w9, [sp, #16]
  41adb0:	cmp	w9, w8
  41adb4:	b.eq	41ae60 <ferror@plt+0x19130>  // b.none
  41adb8:	b	41ae80 <ferror@plt+0x19150>
  41adbc:	ldur	w0, [x29, #-20]
  41adc0:	bl	41bc98 <ferror@plt+0x19f68>
  41adc4:	str	x0, [sp, #32]
  41adc8:	b	41ae88 <ferror@plt+0x19158>
  41adcc:	ldur	w0, [x29, #-20]
  41add0:	bl	41bce4 <ferror@plt+0x19fb4>
  41add4:	str	x0, [sp, #32]
  41add8:	b	41ae88 <ferror@plt+0x19158>
  41addc:	ldur	w0, [x29, #-20]
  41ade0:	bl	41bfc8 <ferror@plt+0x1a298>
  41ade4:	str	x0, [sp, #32]
  41ade8:	b	41ae88 <ferror@plt+0x19158>
  41adec:	ldur	x0, [x29, #-16]
  41adf0:	ldur	w1, [x29, #-20]
  41adf4:	bl	41c08c <ferror@plt+0x1a35c>
  41adf8:	str	x0, [sp, #32]
  41adfc:	b	41ae88 <ferror@plt+0x19158>
  41ae00:	ldur	w0, [x29, #-20]
  41ae04:	bl	41c270 <ferror@plt+0x1a540>
  41ae08:	str	x0, [sp, #32]
  41ae0c:	b	41ae88 <ferror@plt+0x19158>
  41ae10:	ldur	w0, [x29, #-20]
  41ae14:	bl	41c2bc <ferror@plt+0x1a58c>
  41ae18:	str	x0, [sp, #32]
  41ae1c:	b	41ae88 <ferror@plt+0x19158>
  41ae20:	ldur	w0, [x29, #-20]
  41ae24:	bl	41c308 <ferror@plt+0x1a5d8>
  41ae28:	str	x0, [sp, #32]
  41ae2c:	b	41ae88 <ferror@plt+0x19158>
  41ae30:	ldur	w0, [x29, #-20]
  41ae34:	bl	41c3b0 <ferror@plt+0x1a680>
  41ae38:	str	x0, [sp, #32]
  41ae3c:	b	41ae88 <ferror@plt+0x19158>
  41ae40:	ldur	w0, [x29, #-20]
  41ae44:	bl	41c50c <ferror@plt+0x1a7dc>
  41ae48:	str	x0, [sp, #32]
  41ae4c:	b	41ae88 <ferror@plt+0x19158>
  41ae50:	ldur	w0, [x29, #-20]
  41ae54:	bl	41c5a4 <ferror@plt+0x1a874>
  41ae58:	str	x0, [sp, #32]
  41ae5c:	b	41ae88 <ferror@plt+0x19158>
  41ae60:	ldur	w0, [x29, #-20]
  41ae64:	bl	41c638 <ferror@plt+0x1a908>
  41ae68:	str	x0, [sp, #32]
  41ae6c:	b	41ae88 <ferror@plt+0x19158>
  41ae70:	ldur	w0, [x29, #-20]
  41ae74:	bl	41c714 <ferror@plt+0x1a9e4>
  41ae78:	str	x0, [sp, #32]
  41ae7c:	b	41ae88 <ferror@plt+0x19158>
  41ae80:	mov	x8, xzr
  41ae84:	str	x8, [sp, #32]
  41ae88:	ldr	x8, [sp, #32]
  41ae8c:	cbz	x8, 41ae9c <ferror@plt+0x1916c>
  41ae90:	ldr	x8, [sp, #32]
  41ae94:	stur	x8, [x29, #-8]
  41ae98:	b	41b0f0 <ferror@plt+0x193c0>
  41ae9c:	ldur	w8, [x29, #-20]
  41aea0:	mov	w9, #0x70000000            	// #1879048192
  41aea4:	subs	w2, w8, w9
  41aea8:	ldr	x0, [sp, #24]
  41aeac:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41aeb0:	add	x1, x1, #0x599
  41aeb4:	bl	401980 <sprintf@plt>
  41aeb8:	b	41b0e8 <ferror@plt+0x193b8>
  41aebc:	ldur	w8, [x29, #-20]
  41aec0:	mov	w9, #0x60000000            	// #1610612736
  41aec4:	cmp	w8, w9
  41aec8:	b.cc	41b010 <ferror@plt+0x192e0>  // b.lo, b.ul, b.last
  41aecc:	ldur	w8, [x29, #-20]
  41aed0:	mov	w9, #0x6fffffff            	// #1879048191
  41aed4:	cmp	w8, w9
  41aed8:	b.hi	41b010 <ferror@plt+0x192e0>  // b.pmore
  41aedc:	ldur	x8, [x29, #-16]
  41aee0:	ldrh	w9, [x8, #82]
  41aee4:	cmp	w9, #0x32
  41aee8:	cset	w9, eq  // eq = none
  41aeec:	eor	w9, w9, #0x1
  41aef0:	tbnz	w9, #0, 41af0c <ferror@plt+0x191dc>
  41aef4:	b	41aef8 <ferror@plt+0x191c8>
  41aef8:	ldur	x0, [x29, #-16]
  41aefc:	ldur	w1, [x29, #-20]
  41af00:	bl	41c08c <ferror@plt+0x1a35c>
  41af04:	str	x0, [sp, #32]
  41af08:	b	41afdc <ferror@plt+0x192ac>
  41af0c:	ldur	x8, [x29, #-16]
  41af10:	ldrb	w9, [x8, #31]
  41af14:	cmp	w9, #0x6
  41af18:	b.ne	41af30 <ferror@plt+0x19200>  // b.any
  41af1c:	ldur	w8, [x29, #-20]
  41af20:	mov	w0, w8
  41af24:	bl	41c760 <ferror@plt+0x1aa30>
  41af28:	str	x0, [sp, #32]
  41af2c:	b	41afdc <ferror@plt+0x192ac>
  41af30:	ldur	w8, [x29, #-20]
  41af34:	mov	w9, #0x4700                	// #18176
  41af38:	movk	w9, #0x6fff, lsl #16
  41af3c:	cmp	w8, w9
  41af40:	str	w8, [sp, #12]
  41af44:	b.eq	41af94 <ferror@plt+0x19264>  // b.none
  41af48:	b	41af4c <ferror@plt+0x1921c>
  41af4c:	mov	w8, #0xfff5                	// #65525
  41af50:	movk	w8, #0x6fff, lsl #16
  41af54:	ldr	w9, [sp, #12]
  41af58:	cmp	w9, w8
  41af5c:	b.eq	41afa4 <ferror@plt+0x19274>  // b.none
  41af60:	b	41af64 <ferror@plt+0x19234>
  41af64:	mov	w8, #0xfff6                	// #65526
  41af68:	movk	w8, #0x6fff, lsl #16
  41af6c:	ldr	w9, [sp, #12]
  41af70:	cmp	w9, w8
  41af74:	b.eq	41afb4 <ferror@plt+0x19284>  // b.none
  41af78:	b	41af7c <ferror@plt+0x1924c>
  41af7c:	mov	w8, #0xfff7                	// #65527
  41af80:	movk	w8, #0x6fff, lsl #16
  41af84:	ldr	w9, [sp, #12]
  41af88:	cmp	w9, w8
  41af8c:	b.eq	41afc4 <ferror@plt+0x19294>  // b.none
  41af90:	b	41afd4 <ferror@plt+0x192a4>
  41af94:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41af98:	add	x8, x8, #0x5a4
  41af9c:	str	x8, [sp, #32]
  41afa0:	b	41afdc <ferror@plt+0x192ac>
  41afa4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41afa8:	add	x8, x8, #0x5bb
  41afac:	str	x8, [sp, #32]
  41afb0:	b	41afdc <ferror@plt+0x192ac>
  41afb4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41afb8:	add	x8, x8, #0x557
  41afbc:	str	x8, [sp, #32]
  41afc0:	b	41afdc <ferror@plt+0x192ac>
  41afc4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41afc8:	add	x8, x8, #0x58d
  41afcc:	str	x8, [sp, #32]
  41afd0:	b	41afdc <ferror@plt+0x192ac>
  41afd4:	mov	x8, xzr
  41afd8:	str	x8, [sp, #32]
  41afdc:	ldr	x8, [sp, #32]
  41afe0:	cbz	x8, 41aff0 <ferror@plt+0x192c0>
  41afe4:	ldr	x8, [sp, #32]
  41afe8:	stur	x8, [x29, #-8]
  41afec:	b	41b0f0 <ferror@plt+0x193c0>
  41aff0:	ldur	w8, [x29, #-20]
  41aff4:	mov	w9, #0x60000000            	// #1610612736
  41aff8:	subs	w2, w8, w9
  41affc:	ldr	x0, [sp, #24]
  41b000:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41b004:	add	x1, x1, #0x5ca
  41b008:	bl	401980 <sprintf@plt>
  41b00c:	b	41b0e8 <ferror@plt+0x193b8>
  41b010:	ldur	w8, [x29, #-20]
  41b014:	mov	w9, #0x80000000            	// #-2147483648
  41b018:	cmp	w8, w9
  41b01c:	b.cc	41b0c0 <ferror@plt+0x19390>  // b.lo, b.ul, b.last
  41b020:	ldur	w8, [x29, #-20]
  41b024:	mov	w9, #0xffffffff            	// #-1
  41b028:	cmp	w8, w9
  41b02c:	b.hi	41b0c0 <ferror@plt+0x19390>  // b.pmore
  41b030:	ldur	x8, [x29, #-16]
  41b034:	ldrh	w9, [x8, #82]
  41b038:	cmp	w9, #0x24
  41b03c:	str	w9, [sp, #8]
  41b040:	b.eq	41b074 <ferror@plt+0x19344>  // b.none
  41b044:	b	41b048 <ferror@plt+0x19318>
  41b048:	ldr	w8, [sp, #8]
  41b04c:	cmp	w8, #0x57
  41b050:	b.eq	41b074 <ferror@plt+0x19344>  // b.none
  41b054:	b	41b058 <ferror@plt+0x19328>
  41b058:	mov	w8, #0x9080                	// #36992
  41b05c:	ldr	w9, [sp, #8]
  41b060:	cmp	w9, w8
  41b064:	cset	w8, eq  // eq = none
  41b068:	eor	w8, w8, #0x1
  41b06c:	tbnz	w8, #0, 41b084 <ferror@plt+0x19354>
  41b070:	b	41b074 <ferror@plt+0x19344>
  41b074:	ldur	w0, [x29, #-20]
  41b078:	bl	41c638 <ferror@plt+0x1a908>
  41b07c:	str	x0, [sp, #32]
  41b080:	b	41b08c <ferror@plt+0x1935c>
  41b084:	mov	x8, xzr
  41b088:	str	x8, [sp, #32]
  41b08c:	ldr	x8, [sp, #32]
  41b090:	cbz	x8, 41b0a0 <ferror@plt+0x19370>
  41b094:	ldr	x8, [sp, #32]
  41b098:	stur	x8, [x29, #-8]
  41b09c:	b	41b0f0 <ferror@plt+0x193c0>
  41b0a0:	ldur	w8, [x29, #-20]
  41b0a4:	mov	w9, #0x80000000            	// #-2147483648
  41b0a8:	subs	w2, w8, w9
  41b0ac:	ldr	x0, [sp, #24]
  41b0b0:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41b0b4:	add	x1, x1, #0x5d3
  41b0b8:	bl	401980 <sprintf@plt>
  41b0bc:	b	41b0e8 <ferror@plt+0x193b8>
  41b0c0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  41b0c4:	add	x0, x0, #0x5de
  41b0c8:	bl	401cf0 <gettext@plt>
  41b0cc:	ldur	w3, [x29, #-20]
  41b0d0:	ldr	x8, [sp, #24]
  41b0d4:	str	x0, [sp]
  41b0d8:	mov	x0, x8
  41b0dc:	mov	x1, #0x20                  	// #32
  41b0e0:	ldr	x2, [sp]
  41b0e4:	bl	4019e0 <snprintf@plt>
  41b0e8:	ldr	x8, [sp, #24]
  41b0ec:	stur	x8, [x29, #-8]
  41b0f0:	ldur	x0, [x29, #-8]
  41b0f4:	ldp	x29, x30, [sp, #64]
  41b0f8:	add	sp, sp, #0x50
  41b0fc:	ret
  41b100:	sub	sp, sp, #0xc0
  41b104:	stp	x29, x30, [sp, #176]
  41b108:	add	x29, sp, #0xb0
  41b10c:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  41b110:	add	x8, x8, #0xe0
  41b114:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  41b118:	add	x9, x9, #0x8e4
  41b11c:	mov	w10, #0x8                   	// #8
  41b120:	mov	w11, #0x10                  	// #16
  41b124:	mov	x12, #0x400                 	// #1024
  41b128:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  41b12c:	add	x13, x13, #0x9f4
  41b130:	adrp	x14, 485000 <warn@@Base+0x13d44>
  41b134:	add	x14, x14, #0xc47
  41b138:	adrp	x15, 484000 <warn@@Base+0x12d44>
  41b13c:	add	x15, x15, #0x57b
  41b140:	stur	x0, [x29, #-16]
  41b144:	stur	x1, [x29, #-24]
  41b148:	stur	x8, [x29, #-32]
  41b14c:	ldr	w16, [x9]
  41b150:	cmp	w16, #0x0
  41b154:	csel	w10, w10, w11, ne  // ne = any
  41b158:	stur	w10, [x29, #-36]
  41b15c:	ldur	w10, [x29, #-36]
  41b160:	add	w10, w10, #0x4
  41b164:	add	w10, w10, #0x1
  41b168:	mov	w9, w10
  41b16c:	ubfx	x9, x9, #0, #32
  41b170:	subs	x9, x12, x9
  41b174:	stur	w9, [x29, #-44]
  41b178:	stur	xzr, [x29, #-56]
  41b17c:	stur	xzr, [x29, #-64]
  41b180:	stur	xzr, [x29, #-72]
  41b184:	ldr	w9, [x13]
  41b188:	str	x8, [sp, #88]
  41b18c:	str	x13, [sp, #80]
  41b190:	str	x14, [sp, #72]
  41b194:	str	x15, [sp, #64]
  41b198:	cbz	w9, 41b1d4 <ferror@plt+0x194a4>
  41b19c:	ldur	w2, [x29, #-36]
  41b1a0:	ldur	w3, [x29, #-36]
  41b1a4:	ldur	x4, [x29, #-24]
  41b1a8:	ldr	x0, [sp, #88]
  41b1ac:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41b1b0:	add	x1, x1, #0xc3c
  41b1b4:	bl	401980 <sprintf@plt>
  41b1b8:	ldur	w8, [x29, #-36]
  41b1bc:	add	w8, w8, #0x4
  41b1c0:	ldur	x9, [x29, #-32]
  41b1c4:	mov	w10, w8
  41b1c8:	ubfx	x10, x10, #0, #32
  41b1cc:	add	x9, x9, x10
  41b1d0:	stur	x9, [x29, #-32]
  41b1d4:	ldur	x8, [x29, #-24]
  41b1d8:	cbz	x8, 41b9dc <ferror@plt+0x19cac>
  41b1dc:	ldur	x8, [x29, #-24]
  41b1e0:	ldur	x9, [x29, #-24]
  41b1e4:	mov	x10, xzr
  41b1e8:	subs	x9, x10, x9
  41b1ec:	and	x8, x8, x9
  41b1f0:	stur	x8, [x29, #-80]
  41b1f4:	ldur	x8, [x29, #-80]
  41b1f8:	ldur	x9, [x29, #-24]
  41b1fc:	bic	x8, x9, x8
  41b200:	stur	x8, [x29, #-24]
  41b204:	ldr	x8, [sp, #80]
  41b208:	ldr	w11, [x8]
  41b20c:	cbz	w11, 41b714 <ferror@plt+0x199e4>
  41b210:	ldur	x8, [x29, #-80]
  41b214:	cmp	x8, #0x1
  41b218:	str	x8, [sp, #56]
  41b21c:	b.eq	41b2ec <ferror@plt+0x195bc>  // b.none
  41b220:	b	41b224 <ferror@plt+0x194f4>
  41b224:	ldr	x8, [sp, #56]
  41b228:	cmp	x8, #0x2
  41b22c:	b.eq	41b2f4 <ferror@plt+0x195c4>  // b.none
  41b230:	b	41b234 <ferror@plt+0x19504>
  41b234:	ldr	x8, [sp, #56]
  41b238:	cmp	x8, #0x4
  41b23c:	b.eq	41b300 <ferror@plt+0x195d0>  // b.none
  41b240:	b	41b244 <ferror@plt+0x19514>
  41b244:	ldr	x8, [sp, #56]
  41b248:	cmp	x8, #0x10
  41b24c:	b.eq	41b30c <ferror@plt+0x195dc>  // b.none
  41b250:	b	41b254 <ferror@plt+0x19524>
  41b254:	ldr	x8, [sp, #56]
  41b258:	cmp	x8, #0x20
  41b25c:	b.eq	41b318 <ferror@plt+0x195e8>  // b.none
  41b260:	b	41b264 <ferror@plt+0x19534>
  41b264:	ldr	x8, [sp, #56]
  41b268:	cmp	x8, #0x40
  41b26c:	b.eq	41b324 <ferror@plt+0x195f4>  // b.none
  41b270:	b	41b274 <ferror@plt+0x19544>
  41b274:	ldr	x8, [sp, #56]
  41b278:	cmp	x8, #0x80
  41b27c:	b.eq	41b330 <ferror@plt+0x19600>  // b.none
  41b280:	b	41b284 <ferror@plt+0x19554>
  41b284:	ldr	x8, [sp, #56]
  41b288:	cmp	x8, #0x100
  41b28c:	b.eq	41b33c <ferror@plt+0x1960c>  // b.none
  41b290:	b	41b294 <ferror@plt+0x19564>
  41b294:	ldr	x8, [sp, #56]
  41b298:	cmp	x8, #0x200
  41b29c:	b.eq	41b348 <ferror@plt+0x19618>  // b.none
  41b2a0:	b	41b2a4 <ferror@plt+0x19574>
  41b2a4:	ldr	x8, [sp, #56]
  41b2a8:	cmp	x8, #0x400
  41b2ac:	b.eq	41b354 <ferror@plt+0x19624>  // b.none
  41b2b0:	b	41b2b4 <ferror@plt+0x19584>
  41b2b4:	ldr	x8, [sp, #56]
  41b2b8:	cmp	x8, #0x800
  41b2bc:	b.eq	41b36c <ferror@plt+0x1963c>  // b.none
  41b2c0:	b	41b2c4 <ferror@plt+0x19594>
  41b2c4:	mov	x8, #0x1000000             	// #16777216
  41b2c8:	ldr	x9, [sp, #56]
  41b2cc:	cmp	x9, x8
  41b2d0:	b.eq	41b378 <ferror@plt+0x19648>  // b.none
  41b2d4:	b	41b2d8 <ferror@plt+0x195a8>
  41b2d8:	mov	x8, #0x80000000            	// #2147483648
  41b2dc:	ldr	x9, [sp, #56]
  41b2e0:	cmp	x9, x8
  41b2e4:	b.eq	41b360 <ferror@plt+0x19630>  // b.none
  41b2e8:	b	41b384 <ferror@plt+0x19654>
  41b2ec:	stur	wzr, [x29, #-40]
  41b2f0:	b	41b5ec <ferror@plt+0x198bc>
  41b2f4:	mov	w8, #0x1                   	// #1
  41b2f8:	stur	w8, [x29, #-40]
  41b2fc:	b	41b5ec <ferror@plt+0x198bc>
  41b300:	mov	w8, #0x2                   	// #2
  41b304:	stur	w8, [x29, #-40]
  41b308:	b	41b5ec <ferror@plt+0x198bc>
  41b30c:	mov	w8, #0x3                   	// #3
  41b310:	stur	w8, [x29, #-40]
  41b314:	b	41b5ec <ferror@plt+0x198bc>
  41b318:	mov	w8, #0x4                   	// #4
  41b31c:	stur	w8, [x29, #-40]
  41b320:	b	41b5ec <ferror@plt+0x198bc>
  41b324:	mov	w8, #0x5                   	// #5
  41b328:	stur	w8, [x29, #-40]
  41b32c:	b	41b5ec <ferror@plt+0x198bc>
  41b330:	mov	w8, #0x6                   	// #6
  41b334:	stur	w8, [x29, #-40]
  41b338:	b	41b5ec <ferror@plt+0x198bc>
  41b33c:	mov	w8, #0x7                   	// #7
  41b340:	stur	w8, [x29, #-40]
  41b344:	b	41b5ec <ferror@plt+0x198bc>
  41b348:	mov	w8, #0x8                   	// #8
  41b34c:	stur	w8, [x29, #-40]
  41b350:	b	41b5ec <ferror@plt+0x198bc>
  41b354:	mov	w8, #0x9                   	// #9
  41b358:	stur	w8, [x29, #-40]
  41b35c:	b	41b5ec <ferror@plt+0x198bc>
  41b360:	mov	w8, #0x12                  	// #18
  41b364:	stur	w8, [x29, #-40]
  41b368:	b	41b5ec <ferror@plt+0x198bc>
  41b36c:	mov	w8, #0x14                  	// #20
  41b370:	stur	w8, [x29, #-40]
  41b374:	b	41b5ec <ferror@plt+0x198bc>
  41b378:	mov	w8, #0x18                  	// #24
  41b37c:	stur	w8, [x29, #-40]
  41b380:	b	41b5ec <ferror@plt+0x198bc>
  41b384:	mov	w8, #0xffffffff            	// #-1
  41b388:	stur	w8, [x29, #-40]
  41b38c:	ldur	x9, [x29, #-16]
  41b390:	ldrh	w8, [x9, #82]
  41b394:	subs	w10, w8, #0x2
  41b398:	cmp	w10, #0x1
  41b39c:	str	w8, [sp, #52]
  41b3a0:	b.ls	41b54c <ferror@plt+0x1981c>  // b.plast
  41b3a4:	b	41b3a8 <ferror@plt+0x19678>
  41b3a8:	ldr	w8, [sp, #52]
  41b3ac:	cmp	w8, #0x6
  41b3b0:	b.eq	41b54c <ferror@plt+0x1981c>  // b.none
  41b3b4:	b	41b3b8 <ferror@plt+0x19688>
  41b3b8:	ldr	w8, [sp, #52]
  41b3bc:	cmp	w8, #0xb
  41b3c0:	b.eq	41b54c <ferror@plt+0x1981c>  // b.none
  41b3c4:	b	41b3c8 <ferror@plt+0x19698>
  41b3c8:	ldr	w8, [sp, #52]
  41b3cc:	cmp	w8, #0x12
  41b3d0:	b.eq	41b54c <ferror@plt+0x1981c>  // b.none
  41b3d4:	b	41b3d8 <ferror@plt+0x196a8>
  41b3d8:	ldr	w8, [sp, #52]
  41b3dc:	cmp	w8, #0x14
  41b3e0:	b.eq	41b5d0 <ferror@plt+0x198a0>  // b.none
  41b3e4:	b	41b3e8 <ferror@plt+0x196b8>
  41b3e8:	ldr	w8, [sp, #52]
  41b3ec:	cmp	w8, #0x28
  41b3f0:	b.eq	41b568 <ferror@plt+0x19838>  // b.none
  41b3f4:	b	41b3f8 <ferror@plt+0x196c8>
  41b3f8:	ldr	w8, [sp, #52]
  41b3fc:	cmp	w8, #0x2b
  41b400:	b.eq	41b54c <ferror@plt+0x1981c>  // b.none
  41b404:	b	41b408 <ferror@plt+0x196d8>
  41b408:	ldr	w8, [sp, #52]
  41b40c:	cmp	w8, #0x32
  41b410:	b.eq	41b43c <ferror@plt+0x1970c>  // b.none
  41b414:	b	41b418 <ferror@plt+0x196e8>
  41b418:	ldr	w8, [sp, #52]
  41b41c:	cmp	w8, #0x3e
  41b420:	b.eq	41b54c <ferror@plt+0x1981c>  // b.none
  41b424:	b	41b428 <ferror@plt+0x196f8>
  41b428:	ldr	w8, [sp, #52]
  41b42c:	subs	w9, w8, #0xb4
  41b430:	cmp	w9, #0x1
  41b434:	b.ls	41b54c <ferror@plt+0x1981c>  // b.plast
  41b438:	b	41b5ec <ferror@plt+0x198bc>
  41b43c:	ldur	x8, [x29, #-80]
  41b440:	mov	x9, #0x10000000            	// #268435456
  41b444:	cmp	x8, x9
  41b448:	b.ne	41b458 <ferror@plt+0x19728>  // b.any
  41b44c:	mov	w8, #0xa                   	// #10
  41b450:	stur	w8, [x29, #-40]
  41b454:	b	41b548 <ferror@plt+0x19818>
  41b458:	ldur	x8, [x29, #-80]
  41b45c:	mov	x9, #0x20000000            	// #536870912
  41b460:	cmp	x8, x9
  41b464:	b.ne	41b474 <ferror@plt+0x19744>  // b.any
  41b468:	mov	w8, #0xb                   	// #11
  41b46c:	stur	w8, [x29, #-40]
  41b470:	b	41b548 <ferror@plt+0x19818>
  41b474:	ldur	x8, [x29, #-16]
  41b478:	ldrb	w9, [x8, #31]
  41b47c:	cmp	w9, #0xd
  41b480:	b.ne	41b548 <ferror@plt+0x19818>  // b.any
  41b484:	ldur	x8, [x29, #-80]
  41b488:	mov	x9, #0x100000000           	// #4294967296
  41b48c:	cmp	x8, x9
  41b490:	str	x8, [sp, #40]
  41b494:	b.eq	41b500 <ferror@plt+0x197d0>  // b.none
  41b498:	b	41b49c <ferror@plt+0x1976c>
  41b49c:	mov	x8, #0x200000000           	// #8589934592
  41b4a0:	ldr	x9, [sp, #40]
  41b4a4:	cmp	x9, x8
  41b4a8:	b.eq	41b50c <ferror@plt+0x197dc>  // b.none
  41b4ac:	b	41b4b0 <ferror@plt+0x19780>
  41b4b0:	mov	x8, #0x400000000           	// #17179869184
  41b4b4:	ldr	x9, [sp, #40]
  41b4b8:	cmp	x9, x8
  41b4bc:	b.eq	41b518 <ferror@plt+0x197e8>  // b.none
  41b4c0:	b	41b4c4 <ferror@plt+0x19794>
  41b4c4:	mov	x8, #0x800000000           	// #34359738368
  41b4c8:	ldr	x9, [sp, #40]
  41b4cc:	cmp	x9, x8
  41b4d0:	b.eq	41b524 <ferror@plt+0x197f4>  // b.none
  41b4d4:	b	41b4d8 <ferror@plt+0x197a8>
  41b4d8:	mov	x8, #0x1000000000          	// #68719476736
  41b4dc:	ldr	x9, [sp, #40]
  41b4e0:	cmp	x9, x8
  41b4e4:	b.eq	41b530 <ferror@plt+0x19800>  // b.none
  41b4e8:	b	41b4ec <ferror@plt+0x197bc>
  41b4ec:	mov	x8, #0x2000000000          	// #137438953472
  41b4f0:	ldr	x9, [sp, #40]
  41b4f4:	cmp	x9, x8
  41b4f8:	b.eq	41b53c <ferror@plt+0x1980c>  // b.none
  41b4fc:	b	41b548 <ferror@plt+0x19818>
  41b500:	mov	w8, #0xc                   	// #12
  41b504:	stur	w8, [x29, #-40]
  41b508:	b	41b548 <ferror@plt+0x19818>
  41b50c:	mov	w8, #0xd                   	// #13
  41b510:	stur	w8, [x29, #-40]
  41b514:	b	41b548 <ferror@plt+0x19818>
  41b518:	mov	w8, #0xe                   	// #14
  41b51c:	stur	w8, [x29, #-40]
  41b520:	b	41b548 <ferror@plt+0x19818>
  41b524:	mov	w8, #0xf                   	// #15
  41b528:	stur	w8, [x29, #-40]
  41b52c:	b	41b548 <ferror@plt+0x19818>
  41b530:	mov	w8, #0x10                  	// #16
  41b534:	stur	w8, [x29, #-40]
  41b538:	b	41b548 <ferror@plt+0x19818>
  41b53c:	mov	w8, #0x11                  	// #17
  41b540:	stur	w8, [x29, #-40]
  41b544:	b	41b548 <ferror@plt+0x19818>
  41b548:	b	41b5ec <ferror@plt+0x198bc>
  41b54c:	ldur	x8, [x29, #-80]
  41b550:	mov	x9, #0x40000000            	// #1073741824
  41b554:	cmp	x8, x9
  41b558:	b.ne	41b564 <ferror@plt+0x19834>  // b.any
  41b55c:	mov	w8, #0x13                  	// #19
  41b560:	stur	w8, [x29, #-40]
  41b564:	b	41b5ec <ferror@plt+0x198bc>
  41b568:	ldur	x8, [x29, #-80]
  41b56c:	mov	x9, #0x10000000            	// #268435456
  41b570:	cmp	x8, x9
  41b574:	str	x8, [sp, #32]
  41b578:	b.eq	41b5a8 <ferror@plt+0x19878>  // b.none
  41b57c:	b	41b580 <ferror@plt+0x19850>
  41b580:	mov	x8, #0x20000000            	// #536870912
  41b584:	ldr	x9, [sp, #32]
  41b588:	cmp	x9, x8
  41b58c:	b.eq	41b5b4 <ferror@plt+0x19884>  // b.none
  41b590:	b	41b594 <ferror@plt+0x19864>
  41b594:	mov	x8, #0x80000000            	// #2147483648
  41b598:	ldr	x9, [sp, #32]
  41b59c:	cmp	x9, x8
  41b5a0:	b.eq	41b5c0 <ferror@plt+0x19890>  // b.none
  41b5a4:	b	41b5cc <ferror@plt+0x1989c>
  41b5a8:	mov	w8, #0x15                  	// #21
  41b5ac:	stur	w8, [x29, #-40]
  41b5b0:	b	41b5cc <ferror@plt+0x1989c>
  41b5b4:	mov	w8, #0x16                  	// #22
  41b5b8:	stur	w8, [x29, #-40]
  41b5bc:	b	41b5cc <ferror@plt+0x1989c>
  41b5c0:	mov	w8, #0x17                  	// #23
  41b5c4:	stur	w8, [x29, #-40]
  41b5c8:	b	41b5cc <ferror@plt+0x1989c>
  41b5cc:	b	41b5ec <ferror@plt+0x198bc>
  41b5d0:	ldur	x8, [x29, #-80]
  41b5d4:	mov	x9, #0x10000000            	// #268435456
  41b5d8:	cmp	x8, x9
  41b5dc:	b.ne	41b5e8 <ferror@plt+0x198b8>  // b.any
  41b5e0:	mov	w8, #0x19                  	// #25
  41b5e4:	stur	w8, [x29, #-40]
  41b5e8:	b	41b5ec <ferror@plt+0x198bc>
  41b5ec:	ldur	w8, [x29, #-40]
  41b5f0:	mov	w9, #0xffffffff            	// #-1
  41b5f4:	cmp	w8, w9
  41b5f8:	b.eq	41b6c0 <ferror@plt+0x19990>  // b.none
  41b5fc:	ldur	x8, [x29, #-32]
  41b600:	ldur	w9, [x29, #-36]
  41b604:	mov	w10, w9
  41b608:	ldr	x11, [sp, #88]
  41b60c:	add	x10, x11, x10
  41b610:	add	x10, x10, #0x4
  41b614:	cmp	x8, x10
  41b618:	b.eq	41b678 <ferror@plt+0x19948>  // b.none
  41b61c:	ldur	w8, [x29, #-44]
  41b620:	cmp	w8, #0xc
  41b624:	b.cs	41b644 <ferror@plt+0x19914>  // b.hs, b.nlast
  41b628:	ldr	x0, [sp, #72]
  41b62c:	bl	401cf0 <gettext@plt>
  41b630:	bl	4712bc <warn@@Base>
  41b634:	ldr	x0, [sp, #64]
  41b638:	bl	401cf0 <gettext@plt>
  41b63c:	stur	x0, [x29, #-8]
  41b640:	b	41bc88 <ferror@plt+0x19f58>
  41b644:	ldur	w8, [x29, #-44]
  41b648:	subs	w8, w8, #0x2
  41b64c:	stur	w8, [x29, #-44]
  41b650:	ldur	x9, [x29, #-32]
  41b654:	add	x10, x9, #0x1
  41b658:	stur	x10, [x29, #-32]
  41b65c:	mov	w8, #0x2c                  	// #44
  41b660:	strb	w8, [x9]
  41b664:	ldur	x9, [x29, #-32]
  41b668:	add	x10, x9, #0x1
  41b66c:	stur	x10, [x29, #-32]
  41b670:	mov	w8, #0x20                  	// #32
  41b674:	strb	w8, [x9]
  41b678:	ldursw	x8, [x29, #-40]
  41b67c:	mov	x9, #0x10                  	// #16
  41b680:	mul	x8, x9, x8
  41b684:	adrp	x10, 480000 <warn@@Base+0xed44>
  41b688:	add	x10, x10, #0x6a0
  41b68c:	add	x8, x10, x8
  41b690:	ldr	w11, [x8, #8]
  41b694:	ldur	w12, [x29, #-44]
  41b698:	subs	w11, w12, w11
  41b69c:	stur	w11, [x29, #-44]
  41b6a0:	ldur	x0, [x29, #-32]
  41b6a4:	ldursw	x8, [x29, #-40]
  41b6a8:	mul	x8, x9, x8
  41b6ac:	add	x8, x10, x8
  41b6b0:	ldr	x1, [x8]
  41b6b4:	bl	4019f0 <stpcpy@plt>
  41b6b8:	stur	x0, [x29, #-32]
  41b6bc:	b	41b710 <ferror@plt+0x199e0>
  41b6c0:	ldur	x8, [x29, #-80]
  41b6c4:	and	x8, x8, #0xff00000
  41b6c8:	cbz	x8, 41b6e0 <ferror@plt+0x199b0>
  41b6cc:	ldur	x8, [x29, #-80]
  41b6d0:	ldur	x9, [x29, #-56]
  41b6d4:	orr	x8, x9, x8
  41b6d8:	stur	x8, [x29, #-56]
  41b6dc:	b	41b710 <ferror@plt+0x199e0>
  41b6e0:	ldur	x8, [x29, #-80]
  41b6e4:	and	x8, x8, #0xf0000000
  41b6e8:	cbz	x8, 41b700 <ferror@plt+0x199d0>
  41b6ec:	ldur	x8, [x29, #-80]
  41b6f0:	ldur	x9, [x29, #-64]
  41b6f4:	orr	x8, x9, x8
  41b6f8:	stur	x8, [x29, #-64]
  41b6fc:	b	41b710 <ferror@plt+0x199e0>
  41b700:	ldur	x8, [x29, #-80]
  41b704:	ldur	x9, [x29, #-72]
  41b708:	orr	x8, x9, x8
  41b70c:	stur	x8, [x29, #-72]
  41b710:	b	41b9d8 <ferror@plt+0x19ca8>
  41b714:	ldur	x8, [x29, #-80]
  41b718:	cmp	x8, #0x1
  41b71c:	str	x8, [sp, #24]
  41b720:	b.eq	41b7f0 <ferror@plt+0x19ac0>  // b.none
  41b724:	b	41b728 <ferror@plt+0x199f8>
  41b728:	ldr	x8, [sp, #24]
  41b72c:	cmp	x8, #0x2
  41b730:	b.eq	41b800 <ferror@plt+0x19ad0>  // b.none
  41b734:	b	41b738 <ferror@plt+0x19a08>
  41b738:	ldr	x8, [sp, #24]
  41b73c:	cmp	x8, #0x4
  41b740:	b.eq	41b810 <ferror@plt+0x19ae0>  // b.none
  41b744:	b	41b748 <ferror@plt+0x19a18>
  41b748:	ldr	x8, [sp, #24]
  41b74c:	cmp	x8, #0x10
  41b750:	b.eq	41b820 <ferror@plt+0x19af0>  // b.none
  41b754:	b	41b758 <ferror@plt+0x19a28>
  41b758:	ldr	x8, [sp, #24]
  41b75c:	cmp	x8, #0x20
  41b760:	b.eq	41b830 <ferror@plt+0x19b00>  // b.none
  41b764:	b	41b768 <ferror@plt+0x19a38>
  41b768:	ldr	x8, [sp, #24]
  41b76c:	cmp	x8, #0x40
  41b770:	b.eq	41b840 <ferror@plt+0x19b10>  // b.none
  41b774:	b	41b778 <ferror@plt+0x19a48>
  41b778:	ldr	x8, [sp, #24]
  41b77c:	cmp	x8, #0x80
  41b780:	b.eq	41b850 <ferror@plt+0x19b20>  // b.none
  41b784:	b	41b788 <ferror@plt+0x19a58>
  41b788:	ldr	x8, [sp, #24]
  41b78c:	cmp	x8, #0x100
  41b790:	b.eq	41b860 <ferror@plt+0x19b30>  // b.none
  41b794:	b	41b798 <ferror@plt+0x19a68>
  41b798:	ldr	x8, [sp, #24]
  41b79c:	cmp	x8, #0x200
  41b7a0:	b.eq	41b870 <ferror@plt+0x19b40>  // b.none
  41b7a4:	b	41b7a8 <ferror@plt+0x19a78>
  41b7a8:	ldr	x8, [sp, #24]
  41b7ac:	cmp	x8, #0x400
  41b7b0:	b.eq	41b880 <ferror@plt+0x19b50>  // b.none
  41b7b4:	b	41b7b8 <ferror@plt+0x19a88>
  41b7b8:	ldr	x8, [sp, #24]
  41b7bc:	cmp	x8, #0x800
  41b7c0:	b.eq	41b8a0 <ferror@plt+0x19b70>  // b.none
  41b7c4:	b	41b7c8 <ferror@plt+0x19a98>
  41b7c8:	mov	x8, #0x1000000             	// #16777216
  41b7cc:	ldr	x9, [sp, #24]
  41b7d0:	cmp	x9, x8
  41b7d4:	b.eq	41b8b0 <ferror@plt+0x19b80>  // b.none
  41b7d8:	b	41b7dc <ferror@plt+0x19aac>
  41b7dc:	mov	x8, #0x80000000            	// #2147483648
  41b7e0:	ldr	x9, [sp, #24]
  41b7e4:	cmp	x9, x8
  41b7e8:	b.eq	41b890 <ferror@plt+0x19b60>  // b.none
  41b7ec:	b	41b8c0 <ferror@plt+0x19b90>
  41b7f0:	ldur	x8, [x29, #-32]
  41b7f4:	mov	w9, #0x57                  	// #87
  41b7f8:	strb	w9, [x8]
  41b7fc:	b	41b9cc <ferror@plt+0x19c9c>
  41b800:	ldur	x8, [x29, #-32]
  41b804:	mov	w9, #0x41                  	// #65
  41b808:	strb	w9, [x8]
  41b80c:	b	41b9cc <ferror@plt+0x19c9c>
  41b810:	ldur	x8, [x29, #-32]
  41b814:	mov	w9, #0x58                  	// #88
  41b818:	strb	w9, [x8]
  41b81c:	b	41b9cc <ferror@plt+0x19c9c>
  41b820:	ldur	x8, [x29, #-32]
  41b824:	mov	w9, #0x4d                  	// #77
  41b828:	strb	w9, [x8]
  41b82c:	b	41b9cc <ferror@plt+0x19c9c>
  41b830:	ldur	x8, [x29, #-32]
  41b834:	mov	w9, #0x53                  	// #83
  41b838:	strb	w9, [x8]
  41b83c:	b	41b9cc <ferror@plt+0x19c9c>
  41b840:	ldur	x8, [x29, #-32]
  41b844:	mov	w9, #0x49                  	// #73
  41b848:	strb	w9, [x8]
  41b84c:	b	41b9cc <ferror@plt+0x19c9c>
  41b850:	ldur	x8, [x29, #-32]
  41b854:	mov	w9, #0x4c                  	// #76
  41b858:	strb	w9, [x8]
  41b85c:	b	41b9cc <ferror@plt+0x19c9c>
  41b860:	ldur	x8, [x29, #-32]
  41b864:	mov	w9, #0x4f                  	// #79
  41b868:	strb	w9, [x8]
  41b86c:	b	41b9cc <ferror@plt+0x19c9c>
  41b870:	ldur	x8, [x29, #-32]
  41b874:	mov	w9, #0x47                  	// #71
  41b878:	strb	w9, [x8]
  41b87c:	b	41b9cc <ferror@plt+0x19c9c>
  41b880:	ldur	x8, [x29, #-32]
  41b884:	mov	w9, #0x54                  	// #84
  41b888:	strb	w9, [x8]
  41b88c:	b	41b9cc <ferror@plt+0x19c9c>
  41b890:	ldur	x8, [x29, #-32]
  41b894:	mov	w9, #0x45                  	// #69
  41b898:	strb	w9, [x8]
  41b89c:	b	41b9cc <ferror@plt+0x19c9c>
  41b8a0:	ldur	x8, [x29, #-32]
  41b8a4:	mov	w9, #0x43                  	// #67
  41b8a8:	strb	w9, [x8]
  41b8ac:	b	41b9cc <ferror@plt+0x19c9c>
  41b8b0:	ldur	x8, [x29, #-32]
  41b8b4:	mov	w9, #0x44                  	// #68
  41b8b8:	strb	w9, [x8]
  41b8bc:	b	41b9cc <ferror@plt+0x19c9c>
  41b8c0:	ldur	x8, [x29, #-16]
  41b8c4:	ldrh	w9, [x8, #82]
  41b8c8:	cmp	w9, #0x3e
  41b8cc:	b.eq	41b8f0 <ferror@plt+0x19bc0>  // b.none
  41b8d0:	ldur	x8, [x29, #-16]
  41b8d4:	ldrh	w9, [x8, #82]
  41b8d8:	cmp	w9, #0xb4
  41b8dc:	b.eq	41b8f0 <ferror@plt+0x19bc0>  // b.none
  41b8e0:	ldur	x8, [x29, #-16]
  41b8e4:	ldrh	w9, [x8, #82]
  41b8e8:	cmp	w9, #0xb5
  41b8ec:	b.ne	41b910 <ferror@plt+0x19be0>  // b.any
  41b8f0:	ldur	x8, [x29, #-80]
  41b8f4:	mov	x9, #0x10000000            	// #268435456
  41b8f8:	cmp	x8, x9
  41b8fc:	b.ne	41b910 <ferror@plt+0x19be0>  // b.any
  41b900:	ldur	x8, [x29, #-32]
  41b904:	mov	w9, #0x6c                  	// #108
  41b908:	strb	w9, [x8]
  41b90c:	b	41b9cc <ferror@plt+0x19c9c>
  41b910:	ldur	x8, [x29, #-16]
  41b914:	ldrh	w9, [x8, #82]
  41b918:	cmp	w9, #0x28
  41b91c:	b.ne	41b940 <ferror@plt+0x19c10>  // b.any
  41b920:	ldur	x8, [x29, #-80]
  41b924:	mov	x9, #0x20000000            	// #536870912
  41b928:	cmp	x8, x9
  41b92c:	b.ne	41b940 <ferror@plt+0x19c10>  // b.any
  41b930:	ldur	x8, [x29, #-32]
  41b934:	mov	w9, #0x79                  	// #121
  41b938:	strb	w9, [x8]
  41b93c:	b	41b9cc <ferror@plt+0x19c9c>
  41b940:	ldur	x8, [x29, #-16]
  41b944:	ldrh	w9, [x8, #82]
  41b948:	cmp	w9, #0x14
  41b94c:	b.ne	41b970 <ferror@plt+0x19c40>  // b.any
  41b950:	ldur	x8, [x29, #-80]
  41b954:	mov	x9, #0x10000000            	// #268435456
  41b958:	cmp	x8, x9
  41b95c:	b.ne	41b970 <ferror@plt+0x19c40>  // b.any
  41b960:	ldur	x8, [x29, #-32]
  41b964:	mov	w9, #0x76                  	// #118
  41b968:	strb	w9, [x8]
  41b96c:	b	41b9cc <ferror@plt+0x19c9c>
  41b970:	ldur	x8, [x29, #-80]
  41b974:	and	x8, x8, #0xff00000
  41b978:	cbz	x8, 41b998 <ferror@plt+0x19c68>
  41b97c:	ldur	x8, [x29, #-32]
  41b980:	mov	w9, #0x6f                  	// #111
  41b984:	strb	w9, [x8]
  41b988:	ldur	x8, [x29, #-24]
  41b98c:	and	x8, x8, #0xfffffffff00fffff
  41b990:	stur	x8, [x29, #-24]
  41b994:	b	41b9cc <ferror@plt+0x19c9c>
  41b998:	ldur	x8, [x29, #-80]
  41b99c:	and	x8, x8, #0xf0000000
  41b9a0:	cbz	x8, 41b9c0 <ferror@plt+0x19c90>
  41b9a4:	ldur	x8, [x29, #-32]
  41b9a8:	mov	w9, #0x70                  	// #112
  41b9ac:	strb	w9, [x8]
  41b9b0:	ldur	x8, [x29, #-24]
  41b9b4:	and	x8, x8, #0xfffffff
  41b9b8:	stur	x8, [x29, #-24]
  41b9bc:	b	41b9cc <ferror@plt+0x19c9c>
  41b9c0:	ldur	x8, [x29, #-32]
  41b9c4:	mov	w9, #0x78                  	// #120
  41b9c8:	strb	w9, [x8]
  41b9cc:	ldur	x8, [x29, #-32]
  41b9d0:	add	x8, x8, #0x1
  41b9d4:	stur	x8, [x29, #-32]
  41b9d8:	b	41b1d4 <ferror@plt+0x194a4>
  41b9dc:	ldr	x8, [sp, #80]
  41b9e0:	ldr	w9, [x8]
  41b9e4:	cbz	w9, 41bc74 <ferror@plt+0x19f44>
  41b9e8:	ldur	x8, [x29, #-56]
  41b9ec:	cbz	x8, 41bab8 <ferror@plt+0x19d88>
  41b9f0:	ldur	w8, [x29, #-36]
  41b9f4:	add	w8, w8, #0x5
  41b9f8:	ldur	w9, [x29, #-44]
  41b9fc:	subs	w8, w9, w8
  41ba00:	stur	w8, [x29, #-44]
  41ba04:	ldur	x10, [x29, #-32]
  41ba08:	ldur	w8, [x29, #-36]
  41ba0c:	mov	w11, w8
  41ba10:	ldr	x12, [sp, #88]
  41ba14:	add	x11, x12, x11
  41ba18:	add	x11, x11, #0x4
  41ba1c:	cmp	x10, x11
  41ba20:	b.eq	41ba80 <ferror@plt+0x19d50>  // b.none
  41ba24:	ldur	w8, [x29, #-44]
  41ba28:	cmp	w8, #0x3
  41ba2c:	b.cs	41ba4c <ferror@plt+0x19d1c>  // b.hs, b.nlast
  41ba30:	ldr	x0, [sp, #72]
  41ba34:	bl	401cf0 <gettext@plt>
  41ba38:	bl	4712bc <warn@@Base>
  41ba3c:	ldr	x0, [sp, #64]
  41ba40:	bl	401cf0 <gettext@plt>
  41ba44:	stur	x0, [x29, #-8]
  41ba48:	b	41bc88 <ferror@plt+0x19f58>
  41ba4c:	ldur	w8, [x29, #-44]
  41ba50:	subs	w8, w8, #0x2
  41ba54:	stur	w8, [x29, #-44]
  41ba58:	ldur	x9, [x29, #-32]
  41ba5c:	add	x10, x9, #0x1
  41ba60:	stur	x10, [x29, #-32]
  41ba64:	mov	w8, #0x2c                  	// #44
  41ba68:	strb	w8, [x9]
  41ba6c:	ldur	x9, [x29, #-32]
  41ba70:	add	x10, x9, #0x1
  41ba74:	stur	x10, [x29, #-32]
  41ba78:	mov	w8, #0x20                  	// #32
  41ba7c:	strb	w8, [x9]
  41ba80:	ldur	x0, [x29, #-32]
  41ba84:	ldur	w2, [x29, #-36]
  41ba88:	ldur	w3, [x29, #-36]
  41ba8c:	ldur	x4, [x29, #-56]
  41ba90:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41ba94:	add	x1, x1, #0xc84
  41ba98:	bl	401980 <sprintf@plt>
  41ba9c:	ldur	w8, [x29, #-36]
  41baa0:	add	w8, w8, #0x5
  41baa4:	ldur	x9, [x29, #-32]
  41baa8:	mov	w10, w8
  41baac:	ubfx	x10, x10, #0, #32
  41bab0:	add	x9, x9, x10
  41bab4:	stur	x9, [x29, #-32]
  41bab8:	ldur	x8, [x29, #-64]
  41babc:	cbz	x8, 41bb88 <ferror@plt+0x19e58>
  41bac0:	ldur	w8, [x29, #-36]
  41bac4:	add	w8, w8, #0x7
  41bac8:	ldur	w9, [x29, #-44]
  41bacc:	subs	w8, w9, w8
  41bad0:	stur	w8, [x29, #-44]
  41bad4:	ldur	x10, [x29, #-32]
  41bad8:	ldur	w8, [x29, #-36]
  41badc:	mov	w11, w8
  41bae0:	ldr	x12, [sp, #88]
  41bae4:	add	x11, x12, x11
  41bae8:	add	x11, x11, #0x4
  41baec:	cmp	x10, x11
  41baf0:	b.eq	41bb50 <ferror@plt+0x19e20>  // b.none
  41baf4:	ldur	w8, [x29, #-44]
  41baf8:	cmp	w8, #0x3
  41bafc:	b.cs	41bb1c <ferror@plt+0x19dec>  // b.hs, b.nlast
  41bb00:	ldr	x0, [sp, #72]
  41bb04:	bl	401cf0 <gettext@plt>
  41bb08:	bl	4712bc <warn@@Base>
  41bb0c:	ldr	x0, [sp, #64]
  41bb10:	bl	401cf0 <gettext@plt>
  41bb14:	stur	x0, [x29, #-8]
  41bb18:	b	41bc88 <ferror@plt+0x19f58>
  41bb1c:	ldur	w8, [x29, #-44]
  41bb20:	subs	w8, w8, #0x2
  41bb24:	stur	w8, [x29, #-44]
  41bb28:	ldur	x9, [x29, #-32]
  41bb2c:	add	x10, x9, #0x1
  41bb30:	stur	x10, [x29, #-32]
  41bb34:	mov	w8, #0x2c                  	// #44
  41bb38:	strb	w8, [x9]
  41bb3c:	ldur	x9, [x29, #-32]
  41bb40:	add	x10, x9, #0x1
  41bb44:	stur	x10, [x29, #-32]
  41bb48:	mov	w8, #0x20                  	// #32
  41bb4c:	strb	w8, [x9]
  41bb50:	ldur	x0, [x29, #-32]
  41bb54:	ldur	w2, [x29, #-36]
  41bb58:	ldur	w3, [x29, #-36]
  41bb5c:	ldur	x4, [x29, #-64]
  41bb60:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41bb64:	add	x1, x1, #0xc90
  41bb68:	bl	401980 <sprintf@plt>
  41bb6c:	ldur	w8, [x29, #-36]
  41bb70:	add	w8, w8, #0x7
  41bb74:	ldur	x9, [x29, #-32]
  41bb78:	mov	w10, w8
  41bb7c:	ubfx	x10, x10, #0, #32
  41bb80:	add	x9, x9, x10
  41bb84:	stur	x9, [x29, #-32]
  41bb88:	ldur	x8, [x29, #-72]
  41bb8c:	cbz	x8, 41bc74 <ferror@plt+0x19f44>
  41bb90:	ldur	w8, [x29, #-36]
  41bb94:	add	w8, w8, #0xa
  41bb98:	ldur	w9, [x29, #-44]
  41bb9c:	subs	w8, w9, w8
  41bba0:	stur	w8, [x29, #-44]
  41bba4:	ldur	x10, [x29, #-32]
  41bba8:	ldur	w8, [x29, #-36]
  41bbac:	mov	w11, w8
  41bbb0:	ldr	x12, [sp, #88]
  41bbb4:	add	x11, x12, x11
  41bbb8:	add	x11, x11, #0x4
  41bbbc:	cmp	x10, x11
  41bbc0:	b.eq	41bc20 <ferror@plt+0x19ef0>  // b.none
  41bbc4:	ldur	w8, [x29, #-44]
  41bbc8:	cmp	w8, #0x3
  41bbcc:	b.cs	41bbec <ferror@plt+0x19ebc>  // b.hs, b.nlast
  41bbd0:	ldr	x0, [sp, #72]
  41bbd4:	bl	401cf0 <gettext@plt>
  41bbd8:	bl	4712bc <warn@@Base>
  41bbdc:	ldr	x0, [sp, #64]
  41bbe0:	bl	401cf0 <gettext@plt>
  41bbe4:	stur	x0, [x29, #-8]
  41bbe8:	b	41bc88 <ferror@plt+0x19f58>
  41bbec:	ldur	w8, [x29, #-44]
  41bbf0:	subs	w8, w8, #0x2
  41bbf4:	stur	w8, [x29, #-44]
  41bbf8:	ldur	x9, [x29, #-32]
  41bbfc:	add	x10, x9, #0x1
  41bc00:	stur	x10, [x29, #-32]
  41bc04:	mov	w8, #0x2c                  	// #44
  41bc08:	strb	w8, [x9]
  41bc0c:	ldur	x9, [x29, #-32]
  41bc10:	add	x10, x9, #0x1
  41bc14:	stur	x10, [x29, #-32]
  41bc18:	mov	w8, #0x20                  	// #32
  41bc1c:	strb	w8, [x9]
  41bc20:	ldur	x0, [x29, #-32]
  41bc24:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bc28:	add	x8, x8, #0xc9e
  41bc2c:	str	x0, [sp, #16]
  41bc30:	mov	x0, x8
  41bc34:	bl	401cf0 <gettext@plt>
  41bc38:	ldur	w2, [x29, #-36]
  41bc3c:	ldur	w3, [x29, #-36]
  41bc40:	ldur	x4, [x29, #-72]
  41bc44:	ldr	x8, [sp, #16]
  41bc48:	str	x0, [sp, #8]
  41bc4c:	mov	x0, x8
  41bc50:	ldr	x1, [sp, #8]
  41bc54:	bl	401980 <sprintf@plt>
  41bc58:	ldur	w9, [x29, #-36]
  41bc5c:	add	w9, w9, #0xa
  41bc60:	ldur	x8, [x29, #-32]
  41bc64:	mov	w10, w9
  41bc68:	ubfx	x10, x10, #0, #32
  41bc6c:	add	x8, x8, x10
  41bc70:	stur	x8, [x29, #-32]
  41bc74:	ldur	x8, [x29, #-32]
  41bc78:	mov	w9, #0x0                   	// #0
  41bc7c:	strb	w9, [x8]
  41bc80:	ldr	x8, [sp, #88]
  41bc84:	stur	x8, [x29, #-8]
  41bc88:	ldur	x0, [x29, #-8]
  41bc8c:	ldp	x29, x30, [sp, #176]
  41bc90:	add	sp, sp, #0xc0
  41bc94:	ret
  41bc98:	sub	sp, sp, #0x10
  41bc9c:	mov	w8, #0x1                   	// #1
  41bca0:	movk	w8, #0x7000, lsl #16
  41bca4:	str	w0, [sp, #4]
  41bca8:	ldr	w9, [sp, #4]
  41bcac:	cmp	w9, w8
  41bcb0:	cset	w8, eq  // eq = none
  41bcb4:	eor	w8, w8, #0x1
  41bcb8:	tbnz	w8, #0, 41bcd0 <ferror@plt+0x19fa0>
  41bcbc:	b	41bcc0 <ferror@plt+0x19f90>
  41bcc0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bcc4:	add	x8, x8, #0x5ee
  41bcc8:	str	x8, [sp, #8]
  41bccc:	b	41bcd8 <ferror@plt+0x19fa8>
  41bcd0:	mov	x8, xzr
  41bcd4:	str	x8, [sp, #8]
  41bcd8:	ldr	x0, [sp, #8]
  41bcdc:	add	sp, sp, #0x10
  41bce0:	ret
  41bce4:	sub	sp, sp, #0x20
  41bce8:	str	w0, [sp, #20]
  41bcec:	ldr	w8, [sp, #20]
  41bcf0:	mov	w9, #0x70000000            	// #1879048192
  41bcf4:	subs	w8, w8, w9
  41bcf8:	mov	w10, w8
  41bcfc:	ubfx	x10, x10, #0, #32
  41bd00:	cmp	x10, #0x2b
  41bd04:	str	x10, [sp, #8]
  41bd08:	b.hi	41bfb4 <ferror@plt+0x1a284>  // b.pmore
  41bd0c:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41bd10:	add	x8, x8, #0xa50
  41bd14:	ldr	x11, [sp, #8]
  41bd18:	ldrsw	x10, [x8, x11, lsl #2]
  41bd1c:	add	x9, x8, x10
  41bd20:	br	x9
  41bd24:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd28:	add	x8, x8, #0x5fd
  41bd2c:	str	x8, [sp, #24]
  41bd30:	b	41bfbc <ferror@plt+0x1a28c>
  41bd34:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd38:	add	x8, x8, #0x60a
  41bd3c:	str	x8, [sp, #24]
  41bd40:	b	41bfbc <ferror@plt+0x1a28c>
  41bd44:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd48:	add	x8, x8, #0x614
  41bd4c:	str	x8, [sp, #24]
  41bd50:	b	41bfbc <ferror@plt+0x1a28c>
  41bd54:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd58:	add	x8, x8, #0x622
  41bd5c:	str	x8, [sp, #24]
  41bd60:	b	41bfbc <ferror@plt+0x1a28c>
  41bd64:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd68:	add	x8, x8, #0x62d
  41bd6c:	str	x8, [sp, #24]
  41bd70:	b	41bfbc <ferror@plt+0x1a28c>
  41bd74:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd78:	add	x8, x8, #0x638
  41bd7c:	str	x8, [sp, #24]
  41bd80:	b	41bfbc <ferror@plt+0x1a28c>
  41bd84:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd88:	add	x8, x8, #0x643
  41bd8c:	str	x8, [sp, #24]
  41bd90:	b	41bfbc <ferror@plt+0x1a28c>
  41bd94:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bd98:	add	x8, x8, #0x650
  41bd9c:	str	x8, [sp, #24]
  41bda0:	b	41bfbc <ferror@plt+0x1a28c>
  41bda4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bda8:	add	x8, x8, #0x65d
  41bdac:	str	x8, [sp, #24]
  41bdb0:	b	41bfbc <ferror@plt+0x1a28c>
  41bdb4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bdb8:	add	x8, x8, #0x66a
  41bdbc:	str	x8, [sp, #24]
  41bdc0:	b	41bfbc <ferror@plt+0x1a28c>
  41bdc4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bdc8:	add	x8, x8, #0x674
  41bdcc:	str	x8, [sp, #24]
  41bdd0:	b	41bfbc <ferror@plt+0x1a28c>
  41bdd4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bdd8:	add	x8, x8, #0x67f
  41bddc:	str	x8, [sp, #24]
  41bde0:	b	41bfbc <ferror@plt+0x1a28c>
  41bde4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bde8:	add	x8, x8, #0x68c
  41bdec:	str	x8, [sp, #24]
  41bdf0:	b	41bfbc <ferror@plt+0x1a28c>
  41bdf4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bdf8:	add	x8, x8, #0x699
  41bdfc:	str	x8, [sp, #24]
  41be00:	b	41bfbc <ferror@plt+0x1a28c>
  41be04:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be08:	add	x8, x8, #0x6a3
  41be0c:	str	x8, [sp, #24]
  41be10:	b	41bfbc <ferror@plt+0x1a28c>
  41be14:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be18:	add	x8, x8, #0x6ae
  41be1c:	str	x8, [sp, #24]
  41be20:	b	41bfbc <ferror@plt+0x1a28c>
  41be24:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be28:	add	x8, x8, #0x6ba
  41be2c:	str	x8, [sp, #24]
  41be30:	b	41bfbc <ferror@plt+0x1a28c>
  41be34:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be38:	add	x8, x8, #0x6c5
  41be3c:	str	x8, [sp, #24]
  41be40:	b	41bfbc <ferror@plt+0x1a28c>
  41be44:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be48:	add	x8, x8, #0x6d0
  41be4c:	str	x8, [sp, #24]
  41be50:	b	41bfbc <ferror@plt+0x1a28c>
  41be54:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be58:	add	x8, x8, #0x6dc
  41be5c:	str	x8, [sp, #24]
  41be60:	b	41bfbc <ferror@plt+0x1a28c>
  41be64:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be68:	add	x8, x8, #0x6e8
  41be6c:	str	x8, [sp, #24]
  41be70:	b	41bfbc <ferror@plt+0x1a28c>
  41be74:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be78:	add	x8, x8, #0x6f4
  41be7c:	str	x8, [sp, #24]
  41be80:	b	41bfbc <ferror@plt+0x1a28c>
  41be84:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be88:	add	x8, x8, #0x700
  41be8c:	str	x8, [sp, #24]
  41be90:	b	41bfbc <ferror@plt+0x1a28c>
  41be94:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41be98:	add	x8, x8, #0x70a
  41be9c:	str	x8, [sp, #24]
  41bea0:	b	41bfbc <ferror@plt+0x1a28c>
  41bea4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bea8:	add	x8, x8, #0x716
  41beac:	str	x8, [sp, #24]
  41beb0:	b	41bfbc <ferror@plt+0x1a28c>
  41beb4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41beb8:	add	x8, x8, #0x724
  41bebc:	str	x8, [sp, #24]
  41bec0:	b	41bfbc <ferror@plt+0x1a28c>
  41bec4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bec8:	add	x8, x8, #0x733
  41becc:	str	x8, [sp, #24]
  41bed0:	b	41bfbc <ferror@plt+0x1a28c>
  41bed4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bed8:	add	x8, x8, #0x743
  41bedc:	str	x8, [sp, #24]
  41bee0:	b	41bfbc <ferror@plt+0x1a28c>
  41bee4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bee8:	add	x8, x8, #0x74e
  41beec:	str	x8, [sp, #24]
  41bef0:	b	41bfbc <ferror@plt+0x1a28c>
  41bef4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bef8:	add	x8, x8, #0x75d
  41befc:	str	x8, [sp, #24]
  41bf00:	b	41bfbc <ferror@plt+0x1a28c>
  41bf04:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf08:	add	x8, x8, #0x76d
  41bf0c:	str	x8, [sp, #24]
  41bf10:	b	41bfbc <ferror@plt+0x1a28c>
  41bf14:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf18:	add	x8, x8, #0x779
  41bf1c:	str	x8, [sp, #24]
  41bf20:	b	41bfbc <ferror@plt+0x1a28c>
  41bf24:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf28:	add	x8, x8, #0x788
  41bf2c:	str	x8, [sp, #24]
  41bf30:	b	41bfbc <ferror@plt+0x1a28c>
  41bf34:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf38:	add	x8, x8, #0x793
  41bf3c:	str	x8, [sp, #24]
  41bf40:	b	41bfbc <ferror@plt+0x1a28c>
  41bf44:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf48:	add	x8, x8, #0x79e
  41bf4c:	str	x8, [sp, #24]
  41bf50:	b	41bfbc <ferror@plt+0x1a28c>
  41bf54:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf58:	add	x8, x8, #0x7af
  41bf5c:	str	x8, [sp, #24]
  41bf60:	b	41bfbc <ferror@plt+0x1a28c>
  41bf64:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf68:	add	x8, x8, #0x7ba
  41bf6c:	str	x8, [sp, #24]
  41bf70:	b	41bfbc <ferror@plt+0x1a28c>
  41bf74:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf78:	add	x8, x8, #0x7c9
  41bf7c:	str	x8, [sp, #24]
  41bf80:	b	41bfbc <ferror@plt+0x1a28c>
  41bf84:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf88:	add	x8, x8, #0x7d8
  41bf8c:	str	x8, [sp, #24]
  41bf90:	b	41bfbc <ferror@plt+0x1a28c>
  41bf94:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bf98:	add	x8, x8, #0x7eb
  41bf9c:	str	x8, [sp, #24]
  41bfa0:	b	41bfbc <ferror@plt+0x1a28c>
  41bfa4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41bfa8:	add	x8, x8, #0x7f9
  41bfac:	str	x8, [sp, #24]
  41bfb0:	b	41bfbc <ferror@plt+0x1a28c>
  41bfb4:	mov	x8, xzr
  41bfb8:	str	x8, [sp, #24]
  41bfbc:	ldr	x0, [sp, #24]
  41bfc0:	add	sp, sp, #0x20
  41bfc4:	ret
  41bfc8:	sub	sp, sp, #0x20
  41bfcc:	str	w0, [sp, #20]
  41bfd0:	ldr	w8, [sp, #20]
  41bfd4:	mov	w9, #0x70000000            	// #1879048192
  41bfd8:	subs	w8, w8, w9
  41bfdc:	mov	w10, w8
  41bfe0:	ubfx	x10, x10, #0, #32
  41bfe4:	cmp	x10, #0x9
  41bfe8:	str	x10, [sp, #8]
  41bfec:	b.hi	41c078 <ferror@plt+0x1a348>  // b.pmore
  41bff0:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41bff4:	add	x8, x8, #0xb00
  41bff8:	ldr	x11, [sp, #8]
  41bffc:	ldrsw	x10, [x8, x11, lsl #2]
  41c000:	add	x9, x8, x10
  41c004:	br	x9
  41c008:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c00c:	add	x8, x8, #0x804
  41c010:	str	x8, [sp, #24]
  41c014:	b	41c080 <ferror@plt+0x1a350>
  41c018:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c01c:	add	x8, x8, #0x80f
  41c020:	str	x8, [sp, #24]
  41c024:	b	41c080 <ferror@plt+0x1a350>
  41c028:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c02c:	add	x8, x8, #0x81d
  41c030:	str	x8, [sp, #24]
  41c034:	b	41c080 <ferror@plt+0x1a350>
  41c038:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c03c:	add	x8, x8, #0x828
  41c040:	str	x8, [sp, #24]
  41c044:	b	41c080 <ferror@plt+0x1a350>
  41c048:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c04c:	add	x8, x8, #0x835
  41c050:	str	x8, [sp, #24]
  41c054:	b	41c080 <ferror@plt+0x1a350>
  41c058:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c05c:	add	x8, x8, #0x844
  41c060:	str	x8, [sp, #24]
  41c064:	b	41c080 <ferror@plt+0x1a350>
  41c068:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c06c:	add	x8, x8, #0x851
  41c070:	str	x8, [sp, #24]
  41c074:	b	41c080 <ferror@plt+0x1a350>
  41c078:	mov	x8, xzr
  41c07c:	str	x8, [sp, #24]
  41c080:	ldr	x0, [sp, #24]
  41c084:	add	sp, sp, #0x20
  41c088:	ret
  41c08c:	sub	sp, sp, #0x30
  41c090:	stp	x29, x30, [sp, #32]
  41c094:	add	x29, sp, #0x20
  41c098:	mov	w8, #0x78000000            	// #2013265920
  41c09c:	str	x0, [sp, #16]
  41c0a0:	str	w1, [sp, #12]
  41c0a4:	ldr	w9, [sp, #12]
  41c0a8:	and	w9, w9, #0xff000000
  41c0ac:	cmp	w9, w8
  41c0b0:	b.ne	41c0d0 <ferror@plt+0x1a3a0>  // b.any
  41c0b4:	ldr	x0, [sp, #16]
  41c0b8:	ldr	w8, [sp, #12]
  41c0bc:	and	w8, w8, #0xff0000
  41c0c0:	lsr	w1, w8, #16
  41c0c4:	bl	415170 <ferror@plt+0x13440>
  41c0c8:	stur	x0, [x29, #-8]
  41c0cc:	b	41c260 <ferror@plt+0x1a530>
  41c0d0:	ldr	w8, [sp, #12]
  41c0d4:	mov	w9, #0x60000000            	// #1610612736
  41c0d8:	cmp	w8, w9
  41c0dc:	str	w8, [sp, #8]
  41c0e0:	b.eq	41c1e8 <ferror@plt+0x1a4b8>  // b.none
  41c0e4:	b	41c0e8 <ferror@plt+0x1a3b8>
  41c0e8:	mov	w8, #0x1                   	// #1
  41c0ec:	movk	w8, #0x6000, lsl #16
  41c0f0:	ldr	w9, [sp, #8]
  41c0f4:	cmp	w9, w8
  41c0f8:	b.eq	41c1f8 <ferror@plt+0x1a4c8>  // b.none
  41c0fc:	b	41c100 <ferror@plt+0x1a3d0>
  41c100:	mov	w8, #0x2                   	// #2
  41c104:	movk	w8, #0x6000, lsl #16
  41c108:	ldr	w9, [sp, #8]
  41c10c:	cmp	w9, w8
  41c110:	b.eq	41c208 <ferror@plt+0x1a4d8>  // b.none
  41c114:	b	41c118 <ferror@plt+0x1a3e8>
  41c118:	mov	w8, #0x3                   	// #3
  41c11c:	movk	w8, #0x6000, lsl #16
  41c120:	ldr	w9, [sp, #8]
  41c124:	cmp	w9, w8
  41c128:	b.eq	41c218 <ferror@plt+0x1a4e8>  // b.none
  41c12c:	b	41c130 <ferror@plt+0x1a400>
  41c130:	mov	w8, #0x4                   	// #4
  41c134:	movk	w8, #0x6000, lsl #16
  41c138:	ldr	w9, [sp, #8]
  41c13c:	cmp	w9, w8
  41c140:	b.eq	41c228 <ferror@plt+0x1a4f8>  // b.none
  41c144:	b	41c148 <ferror@plt+0x1a418>
  41c148:	mov	w8, #0x5                   	// #5
  41c14c:	movk	w8, #0x6000, lsl #16
  41c150:	ldr	w9, [sp, #8]
  41c154:	cmp	w9, w8
  41c158:	b.eq	41c238 <ferror@plt+0x1a508>  // b.none
  41c15c:	b	41c160 <ferror@plt+0x1a430>
  41c160:	mov	w8, #0x6                   	// #6
  41c164:	movk	w8, #0x6000, lsl #16
  41c168:	ldr	w9, [sp, #8]
  41c16c:	cmp	w9, w8
  41c170:	b.eq	41c248 <ferror@plt+0x1a518>  // b.none
  41c174:	b	41c178 <ferror@plt+0x1a448>
  41c178:	mov	w8, #0x70000000            	// #1879048192
  41c17c:	ldr	w9, [sp, #8]
  41c180:	cmp	w9, w8
  41c184:	b.eq	41c1b8 <ferror@plt+0x1a488>  // b.none
  41c188:	b	41c18c <ferror@plt+0x1a45c>
  41c18c:	mov	w8, #0x1                   	// #1
  41c190:	movk	w8, #0x7000, lsl #16
  41c194:	ldr	w9, [sp, #8]
  41c198:	cmp	w9, w8
  41c19c:	b.eq	41c1c8 <ferror@plt+0x1a498>  // b.none
  41c1a0:	b	41c1a4 <ferror@plt+0x1a474>
  41c1a4:	mov	w8, #0x79000000            	// #2030043136
  41c1a8:	ldr	w9, [sp, #8]
  41c1ac:	cmp	w9, w8
  41c1b0:	b.eq	41c1d8 <ferror@plt+0x1a4a8>  // b.none
  41c1b4:	b	41c258 <ferror@plt+0x1a528>
  41c1b8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c1bc:	add	x8, x8, #0x85d
  41c1c0:	stur	x8, [x29, #-8]
  41c1c4:	b	41c260 <ferror@plt+0x1a530>
  41c1c8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c1cc:	add	x8, x8, #0x867
  41c1d0:	stur	x8, [x29, #-8]
  41c1d4:	b	41c260 <ferror@plt+0x1a530>
  41c1d8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c1dc:	add	x8, x8, #0x874
  41c1e0:	stur	x8, [x29, #-8]
  41c1e4:	b	41c260 <ferror@plt+0x1a530>
  41c1e8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c1ec:	add	x8, x8, #0x888
  41c1f0:	stur	x8, [x29, #-8]
  41c1f4:	b	41c260 <ferror@plt+0x1a530>
  41c1f8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c1fc:	add	x8, x8, #0x892
  41c200:	stur	x8, [x29, #-8]
  41c204:	b	41c260 <ferror@plt+0x1a530>
  41c208:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c20c:	add	x8, x8, #0x8a5
  41c210:	stur	x8, [x29, #-8]
  41c214:	b	41c260 <ferror@plt+0x1a530>
  41c218:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c21c:	add	x8, x8, #0x8af
  41c220:	stur	x8, [x29, #-8]
  41c224:	b	41c260 <ferror@plt+0x1a530>
  41c228:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c22c:	add	x8, x8, #0x8bd
  41c230:	stur	x8, [x29, #-8]
  41c234:	b	41c260 <ferror@plt+0x1a530>
  41c238:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c23c:	add	x8, x8, #0x8ca
  41c240:	stur	x8, [x29, #-8]
  41c244:	b	41c260 <ferror@plt+0x1a530>
  41c248:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c24c:	add	x8, x8, #0x8dc
  41c250:	stur	x8, [x29, #-8]
  41c254:	b	41c260 <ferror@plt+0x1a530>
  41c258:	mov	x8, xzr
  41c25c:	stur	x8, [x29, #-8]
  41c260:	ldur	x0, [x29, #-8]
  41c264:	ldp	x29, x30, [sp, #32]
  41c268:	add	sp, sp, #0x30
  41c26c:	ret
  41c270:	sub	sp, sp, #0x10
  41c274:	mov	w8, #0x1                   	// #1
  41c278:	movk	w8, #0x7000, lsl #16
  41c27c:	str	w0, [sp, #4]
  41c280:	ldr	w9, [sp, #4]
  41c284:	cmp	w9, w8
  41c288:	cset	w8, eq  // eq = none
  41c28c:	eor	w8, w8, #0x1
  41c290:	tbnz	w8, #0, 41c2a8 <ferror@plt+0x1a578>
  41c294:	b	41c298 <ferror@plt+0x1a568>
  41c298:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c29c:	add	x8, x8, #0x8e6
  41c2a0:	str	x8, [sp, #8]
  41c2a4:	b	41c2b0 <ferror@plt+0x1a580>
  41c2a8:	mov	x8, xzr
  41c2ac:	str	x8, [sp, #8]
  41c2b0:	ldr	x0, [sp, #8]
  41c2b4:	add	sp, sp, #0x10
  41c2b8:	ret
  41c2bc:	sub	sp, sp, #0x10
  41c2c0:	mov	w8, #0x3                   	// #3
  41c2c4:	movk	w8, #0x7000, lsl #16
  41c2c8:	str	w0, [sp, #4]
  41c2cc:	ldr	w9, [sp, #4]
  41c2d0:	cmp	w9, w8
  41c2d4:	cset	w8, eq  // eq = none
  41c2d8:	eor	w8, w8, #0x1
  41c2dc:	tbnz	w8, #0, 41c2f4 <ferror@plt+0x1a5c4>
  41c2e0:	b	41c2e4 <ferror@plt+0x1a5b4>
  41c2e4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c2e8:	add	x8, x8, #0x8f4
  41c2ec:	str	x8, [sp, #8]
  41c2f0:	b	41c2fc <ferror@plt+0x1a5cc>
  41c2f4:	mov	x8, xzr
  41c2f8:	str	x8, [sp, #8]
  41c2fc:	ldr	x0, [sp, #8]
  41c300:	add	sp, sp, #0x10
  41c304:	ret
  41c308:	sub	sp, sp, #0x20
  41c30c:	str	w0, [sp, #20]
  41c310:	ldr	w8, [sp, #20]
  41c314:	mov	w9, #0x1                   	// #1
  41c318:	movk	w9, #0x7000, lsl #16
  41c31c:	subs	w8, w8, w9
  41c320:	mov	w10, w8
  41c324:	ubfx	x10, x10, #0, #32
  41c328:	cmp	x10, #0x4
  41c32c:	str	x10, [sp, #8]
  41c330:	b.hi	41c39c <ferror@plt+0x1a66c>  // b.pmore
  41c334:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41c338:	add	x8, x8, #0xb28
  41c33c:	ldr	x11, [sp, #8]
  41c340:	ldrsw	x10, [x8, x11, lsl #2]
  41c344:	add	x9, x8, x10
  41c348:	br	x9
  41c34c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c350:	add	x8, x8, #0x907
  41c354:	str	x8, [sp, #24]
  41c358:	b	41c3a4 <ferror@plt+0x1a674>
  41c35c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c360:	add	x8, x8, #0x911
  41c364:	str	x8, [sp, #24]
  41c368:	b	41c3a4 <ferror@plt+0x1a674>
  41c36c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c370:	add	x8, x8, #0x920
  41c374:	str	x8, [sp, #24]
  41c378:	b	41c3a4 <ferror@plt+0x1a674>
  41c37c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c380:	add	x8, x8, #0x92f
  41c384:	str	x8, [sp, #24]
  41c388:	b	41c3a4 <ferror@plt+0x1a674>
  41c38c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c390:	add	x8, x8, #0x940
  41c394:	str	x8, [sp, #24]
  41c398:	b	41c3a4 <ferror@plt+0x1a674>
  41c39c:	mov	x8, xzr
  41c3a0:	str	x8, [sp, #24]
  41c3a4:	ldr	x0, [sp, #24]
  41c3a8:	add	sp, sp, #0x20
  41c3ac:	ret
  41c3b0:	sub	sp, sp, #0x10
  41c3b4:	mov	w8, #0x1                   	// #1
  41c3b8:	movk	w8, #0x7000, lsl #16
  41c3bc:	str	w0, [sp, #4]
  41c3c0:	ldr	w9, [sp, #4]
  41c3c4:	cmp	w9, w8
  41c3c8:	str	w9, [sp]
  41c3cc:	b.eq	41c478 <ferror@plt+0x1a748>  // b.none
  41c3d0:	b	41c3d4 <ferror@plt+0x1a6a4>
  41c3d4:	mov	w8, #0x2                   	// #2
  41c3d8:	movk	w8, #0x7000, lsl #16
  41c3dc:	ldr	w9, [sp]
  41c3e0:	cmp	w9, w8
  41c3e4:	b.eq	41c488 <ferror@plt+0x1a758>  // b.none
  41c3e8:	b	41c3ec <ferror@plt+0x1a6bc>
  41c3ec:	mov	w8, #0x3                   	// #3
  41c3f0:	movk	w8, #0x7000, lsl #16
  41c3f4:	ldr	w9, [sp]
  41c3f8:	cmp	w9, w8
  41c3fc:	b.eq	41c498 <ferror@plt+0x1a768>  // b.none
  41c400:	b	41c404 <ferror@plt+0x1a6d4>
  41c404:	mov	w8, #0x7f000000            	// #2130706432
  41c408:	ldr	w9, [sp]
  41c40c:	cmp	w9, w8
  41c410:	b.eq	41c4a8 <ferror@plt+0x1a778>  // b.none
  41c414:	b	41c418 <ferror@plt+0x1a6e8>
  41c418:	mov	w8, #0x1                   	// #1
  41c41c:	movk	w8, #0x7f00, lsl #16
  41c420:	ldr	w9, [sp]
  41c424:	cmp	w9, w8
  41c428:	b.eq	41c4b8 <ferror@plt+0x1a788>  // b.none
  41c42c:	b	41c430 <ferror@plt+0x1a700>
  41c430:	mov	w8, #0x2                   	// #2
  41c434:	movk	w8, #0x7f00, lsl #16
  41c438:	ldr	w9, [sp]
  41c43c:	cmp	w9, w8
  41c440:	b.eq	41c4c8 <ferror@plt+0x1a798>  // b.none
  41c444:	b	41c448 <ferror@plt+0x1a718>
  41c448:	mov	w8, #0x3                   	// #3
  41c44c:	movk	w8, #0x7f00, lsl #16
  41c450:	ldr	w9, [sp]
  41c454:	cmp	w9, w8
  41c458:	b.eq	41c4d8 <ferror@plt+0x1a7a8>  // b.none
  41c45c:	b	41c460 <ferror@plt+0x1a730>
  41c460:	mov	w8, #0x4                   	// #4
  41c464:	movk	w8, #0x7f00, lsl #16
  41c468:	ldr	w9, [sp]
  41c46c:	cmp	w9, w8
  41c470:	b.eq	41c4e8 <ferror@plt+0x1a7b8>  // b.none
  41c474:	b	41c4f8 <ferror@plt+0x1a7c8>
  41c478:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c47c:	add	x8, x8, #0x953
  41c480:	str	x8, [sp, #8]
  41c484:	b	41c500 <ferror@plt+0x1a7d0>
  41c488:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c48c:	add	x8, x8, #0x960
  41c490:	str	x8, [sp, #8]
  41c494:	b	41c500 <ferror@plt+0x1a7d0>
  41c498:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c49c:	add	x8, x8, #0x971
  41c4a0:	str	x8, [sp, #8]
  41c4a4:	b	41c500 <ferror@plt+0x1a7d0>
  41c4a8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c4ac:	add	x8, x8, #0x982
  41c4b0:	str	x8, [sp, #8]
  41c4b4:	b	41c500 <ferror@plt+0x1a7d0>
  41c4b8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c4bc:	add	x8, x8, #0x98b
  41c4c0:	str	x8, [sp, #8]
  41c4c4:	b	41c500 <ferror@plt+0x1a7d0>
  41c4c8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c4cc:	add	x8, x8, #0x993
  41c4d0:	str	x8, [sp, #8]
  41c4d4:	b	41c500 <ferror@plt+0x1a7d0>
  41c4d8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c4dc:	add	x8, x8, #0x99e
  41c4e0:	str	x8, [sp, #8]
  41c4e4:	b	41c500 <ferror@plt+0x1a7d0>
  41c4e8:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c4ec:	add	x8, x8, #0x9aa
  41c4f0:	str	x8, [sp, #8]
  41c4f4:	b	41c500 <ferror@plt+0x1a7d0>
  41c4f8:	mov	x8, xzr
  41c4fc:	str	x8, [sp, #8]
  41c500:	ldr	x0, [sp, #8]
  41c504:	add	sp, sp, #0x10
  41c508:	ret
  41c50c:	sub	sp, sp, #0x10
  41c510:	mov	w8, #0x3                   	// #3
  41c514:	movk	w8, #0x7000, lsl #16
  41c518:	str	w0, [sp, #4]
  41c51c:	ldr	w9, [sp, #4]
  41c520:	cmp	w9, w8
  41c524:	str	w9, [sp]
  41c528:	b.eq	41c580 <ferror@plt+0x1a850>  // b.none
  41c52c:	b	41c530 <ferror@plt+0x1a800>
  41c530:	mov	w8, #0x5                   	// #5
  41c534:	movk	w8, #0x7f00, lsl #16
  41c538:	ldr	w9, [sp]
  41c53c:	cmp	w9, w8
  41c540:	b.eq	41c560 <ferror@plt+0x1a830>  // b.none
  41c544:	b	41c548 <ferror@plt+0x1a818>
  41c548:	mov	w8, #0x6                   	// #6
  41c54c:	movk	w8, #0x7f00, lsl #16
  41c550:	ldr	w9, [sp]
  41c554:	cmp	w9, w8
  41c558:	b.eq	41c570 <ferror@plt+0x1a840>  // b.none
  41c55c:	b	41c590 <ferror@plt+0x1a860>
  41c560:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c564:	add	x8, x8, #0x9b5
  41c568:	str	x8, [sp, #8]
  41c56c:	b	41c598 <ferror@plt+0x1a868>
  41c570:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c574:	add	x8, x8, #0x9c6
  41c578:	str	x8, [sp, #8]
  41c57c:	b	41c598 <ferror@plt+0x1a868>
  41c580:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c584:	add	x8, x8, #0x9d9
  41c588:	str	x8, [sp, #8]
  41c58c:	b	41c598 <ferror@plt+0x1a868>
  41c590:	mov	x8, xzr
  41c594:	str	x8, [sp, #8]
  41c598:	ldr	x0, [sp, #8]
  41c59c:	add	sp, sp, #0x10
  41c5a0:	ret
  41c5a4:	sub	sp, sp, #0x10
  41c5a8:	mov	w8, #0x80000000            	// #-2147483648
  41c5ac:	str	w0, [sp, #4]
  41c5b0:	ldr	w9, [sp, #4]
  41c5b4:	cmp	w9, w8
  41c5b8:	str	w9, [sp]
  41c5bc:	b.eq	41c614 <ferror@plt+0x1a8e4>  // b.none
  41c5c0:	b	41c5c4 <ferror@plt+0x1a894>
  41c5c4:	mov	w8, #0x1                   	// #1
  41c5c8:	movk	w8, #0x7000, lsl #16
  41c5cc:	ldr	w9, [sp]
  41c5d0:	cmp	w9, w8
  41c5d4:	b.eq	41c5f4 <ferror@plt+0x1a8c4>  // b.none
  41c5d8:	b	41c5dc <ferror@plt+0x1a8ac>
  41c5dc:	mov	w8, #0x2                   	// #2
  41c5e0:	movk	w8, #0x7000, lsl #16
  41c5e4:	ldr	w9, [sp]
  41c5e8:	cmp	w9, w8
  41c5ec:	b.eq	41c604 <ferror@plt+0x1a8d4>  // b.none
  41c5f0:	b	41c624 <ferror@plt+0x1a8f4>
  41c5f4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c5f8:	add	x8, x8, #0x9eb
  41c5fc:	str	x8, [sp, #8]
  41c600:	b	41c62c <ferror@plt+0x1a8fc>
  41c604:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c608:	add	x8, x8, #0x9f8
  41c60c:	str	x8, [sp, #8]
  41c610:	b	41c62c <ferror@plt+0x1a8fc>
  41c614:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c618:	add	x8, x8, #0xa04
  41c61c:	str	x8, [sp, #8]
  41c620:	b	41c62c <ferror@plt+0x1a8fc>
  41c624:	mov	x8, xzr
  41c628:	str	x8, [sp, #8]
  41c62c:	ldr	x0, [sp, #8]
  41c630:	add	sp, sp, #0x10
  41c634:	ret
  41c638:	sub	sp, sp, #0x10
  41c63c:	mov	w8, #0x80000000            	// #-2147483648
  41c640:	str	w0, [sp, #4]
  41c644:	ldr	w9, [sp, #4]
  41c648:	cmp	w9, w8
  41c64c:	str	w9, [sp]
  41c650:	b.eq	41c6e0 <ferror@plt+0x1a9b0>  // b.none
  41c654:	b	41c658 <ferror@plt+0x1a928>
  41c658:	mov	w8, #0xa0000000            	// #-1610612736
  41c65c:	ldr	w9, [sp]
  41c660:	cmp	w9, w8
  41c664:	b.eq	41c6f0 <ferror@plt+0x1a9c0>  // b.none
  41c668:	b	41c66c <ferror@plt+0x1a93c>
  41c66c:	mov	w8, #0x70000000            	// #1879048192
  41c670:	ldr	w9, [sp]
  41c674:	cmp	w9, w8
  41c678:	b.eq	41c6b0 <ferror@plt+0x1a980>  // b.none
  41c67c:	b	41c680 <ferror@plt+0x1a950>
  41c680:	mov	w8, #0x1                   	// #1
  41c684:	movk	w8, #0x7000, lsl #16
  41c688:	ldr	w9, [sp]
  41c68c:	cmp	w9, w8
  41c690:	b.eq	41c6c0 <ferror@plt+0x1a990>  // b.none
  41c694:	b	41c698 <ferror@plt+0x1a968>
  41c698:	mov	w8, #0x2                   	// #2
  41c69c:	movk	w8, #0x7000, lsl #16
  41c6a0:	ldr	w9, [sp]
  41c6a4:	cmp	w9, w8
  41c6a8:	b.eq	41c6d0 <ferror@plt+0x1a9a0>  // b.none
  41c6ac:	b	41c700 <ferror@plt+0x1a9d0>
  41c6b0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c6b4:	add	x8, x8, #0xa0f
  41c6b8:	str	x8, [sp, #8]
  41c6bc:	b	41c708 <ferror@plt+0x1a9d8>
  41c6c0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c6c4:	add	x8, x8, #0xa21
  41c6c8:	str	x8, [sp, #8]
  41c6cc:	b	41c708 <ferror@plt+0x1a9d8>
  41c6d0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c6d4:	add	x8, x8, #0xa32
  41c6d8:	str	x8, [sp, #8]
  41c6dc:	b	41c708 <ferror@plt+0x1a9d8>
  41c6e0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c6e4:	add	x8, x8, #0xa43
  41c6e8:	str	x8, [sp, #8]
  41c6ec:	b	41c708 <ferror@plt+0x1a9d8>
  41c6f0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c6f4:	add	x8, x8, #0xa4f
  41c6f8:	str	x8, [sp, #8]
  41c6fc:	b	41c708 <ferror@plt+0x1a9d8>
  41c700:	mov	x8, xzr
  41c704:	str	x8, [sp, #8]
  41c708:	ldr	x0, [sp, #8]
  41c70c:	add	sp, sp, #0x10
  41c710:	ret
  41c714:	sub	sp, sp, #0x10
  41c718:	mov	w8, #0x3                   	// #3
  41c71c:	movk	w8, #0x7000, lsl #16
  41c720:	str	w0, [sp, #4]
  41c724:	ldr	w9, [sp, #4]
  41c728:	cmp	w9, w8
  41c72c:	cset	w8, eq  // eq = none
  41c730:	eor	w8, w8, #0x1
  41c734:	tbnz	w8, #0, 41c74c <ferror@plt+0x1aa1c>
  41c738:	b	41c73c <ferror@plt+0x1aa0c>
  41c73c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c740:	add	x8, x8, #0xa5c
  41c744:	str	x8, [sp, #8]
  41c748:	b	41c754 <ferror@plt+0x1aa24>
  41c74c:	mov	x8, xzr
  41c750:	str	x8, [sp, #8]
  41c754:	ldr	x0, [sp, #8]
  41c758:	add	sp, sp, #0x10
  41c75c:	ret
  41c760:	sub	sp, sp, #0x20
  41c764:	str	x0, [sp, #16]
  41c768:	ldr	x8, [sp, #16]
  41c76c:	mov	x9, #0xffee                	// #65518
  41c770:	movk	x9, #0x6fff, lsl #16
  41c774:	subs	x8, x8, x9
  41c778:	cmp	x8, #0x12
  41c77c:	str	x8, [sp, #8]
  41c780:	b.hi	41c8cc <ferror@plt+0x1ab9c>  // b.pmore
  41c784:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41c788:	add	x8, x8, #0xb3c
  41c78c:	ldr	x11, [sp, #8]
  41c790:	ldrsw	x10, [x8, x11, lsl #2]
  41c794:	add	x9, x8, x10
  41c798:	br	x9
  41c79c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c7a0:	add	x8, x8, #0xa6d
  41c7a4:	str	x8, [sp, #24]
  41c7a8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c7ac:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c7b0:	add	x8, x8, #0xa7c
  41c7b4:	str	x8, [sp, #24]
  41c7b8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c7bc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c7c0:	add	x8, x8, #0xa8a
  41c7c4:	str	x8, [sp, #24]
  41c7c8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c7cc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c7d0:	add	x8, x8, #0xa97
  41c7d4:	str	x8, [sp, #24]
  41c7d8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c7dc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c7e0:	add	x8, x8, #0xaa4
  41c7e4:	str	x8, [sp, #24]
  41c7e8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c7ec:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c7f0:	add	x8, x8, #0xab1
  41c7f4:	str	x8, [sp, #24]
  41c7f8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c7fc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c800:	add	x8, x8, #0xabe
  41c804:	str	x8, [sp, #24]
  41c808:	b	41c8d4 <ferror@plt+0x1aba4>
  41c80c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c810:	add	x8, x8, #0xac7
  41c814:	str	x8, [sp, #24]
  41c818:	b	41c8d4 <ferror@plt+0x1aba4>
  41c81c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c820:	add	x8, x8, #0xad0
  41c824:	str	x8, [sp, #24]
  41c828:	b	41c8d4 <ferror@plt+0x1aba4>
  41c82c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c830:	add	x8, x8, #0xadf
  41c834:	str	x8, [sp, #24]
  41c838:	b	41c8d4 <ferror@plt+0x1aba4>
  41c83c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c840:	add	x8, x8, #0xaed
  41c844:	str	x8, [sp, #24]
  41c848:	b	41c8d4 <ferror@plt+0x1aba4>
  41c84c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c850:	add	x8, x8, #0xafb
  41c854:	str	x8, [sp, #24]
  41c858:	b	41c8d4 <ferror@plt+0x1aba4>
  41c85c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c860:	add	x8, x8, #0xb06
  41c864:	str	x8, [sp, #24]
  41c868:	b	41c8d4 <ferror@plt+0x1aba4>
  41c86c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c870:	add	x8, x8, #0xb10
  41c874:	str	x8, [sp, #24]
  41c878:	b	41c8d4 <ferror@plt+0x1aba4>
  41c87c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c880:	add	x8, x8, #0xb1c
  41c884:	str	x8, [sp, #24]
  41c888:	b	41c8d4 <ferror@plt+0x1aba4>
  41c88c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c890:	add	x8, x8, #0xb29
  41c894:	str	x8, [sp, #24]
  41c898:	b	41c8d4 <ferror@plt+0x1aba4>
  41c89c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c8a0:	add	x8, x8, #0xb35
  41c8a4:	str	x8, [sp, #24]
  41c8a8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c8ac:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c8b0:	add	x8, x8, #0xb42
  41c8b4:	str	x8, [sp, #24]
  41c8b8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c8bc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c8c0:	add	x8, x8, #0xb4e
  41c8c4:	str	x8, [sp, #24]
  41c8c8:	b	41c8d4 <ferror@plt+0x1aba4>
  41c8cc:	mov	x8, xzr
  41c8d0:	str	x8, [sp, #24]
  41c8d4:	ldr	x0, [sp, #24]
  41c8d8:	add	sp, sp, #0x20
  41c8dc:	ret
  41c8e0:	sub	sp, sp, #0x30
  41c8e4:	stp	x29, x30, [sp, #32]
  41c8e8:	add	x29, sp, #0x20
  41c8ec:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  41c8f0:	add	x8, x8, #0x4ec
  41c8f4:	stur	w0, [x29, #-12]
  41c8f8:	ldur	w9, [x29, #-12]
  41c8fc:	str	x8, [sp, #8]
  41c900:	cbnz	w9, 41c914 <ferror@plt+0x1abe4>
  41c904:	adrp	x8, 497000 <warn@@Base+0x25d44>
  41c908:	add	x8, x8, #0x6b8
  41c90c:	stur	x8, [x29, #-8]
  41c910:	b	41c9e4 <ferror@plt+0x1acb4>
  41c914:	ldur	w8, [x29, #-12]
  41c918:	cmp	w8, #0x1
  41c91c:	b.ne	41c930 <ferror@plt+0x1ac00>  // b.any
  41c920:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41c924:	add	x8, x8, #0xfc8
  41c928:	stur	x8, [x29, #-8]
  41c92c:	b	41c9e4 <ferror@plt+0x1acb4>
  41c930:	adrp	x0, 485000 <warn@@Base+0x13d44>
  41c934:	add	x0, x0, #0xfd0
  41c938:	bl	401cf0 <gettext@plt>
  41c93c:	ldur	w3, [x29, #-12]
  41c940:	ldr	x8, [sp, #8]
  41c944:	str	x0, [sp]
  41c948:	mov	x0, x8
  41c94c:	mov	x1, #0xe                   	// #14
  41c950:	ldr	x2, [sp]
  41c954:	bl	4019e0 <snprintf@plt>
  41c958:	ldur	w9, [x29, #-12]
  41c95c:	and	w9, w9, #0xfffffffe
  41c960:	stur	w9, [x29, #-12]
  41c964:	ldur	w9, [x29, #-12]
  41c968:	and	w9, w9, #0xff00000
  41c96c:	cbz	w9, 41c98c <ferror@plt+0x1ac5c>
  41c970:	ldr	x0, [sp, #8]
  41c974:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41c978:	add	x1, x1, #0xfd8
  41c97c:	bl	401a80 <strcat@plt>
  41c980:	ldur	w8, [x29, #-12]
  41c984:	and	w8, w8, #0xf00fffff
  41c988:	stur	w8, [x29, #-12]
  41c98c:	ldur	w8, [x29, #-12]
  41c990:	and	w8, w8, #0xf0000000
  41c994:	cbz	w8, 41c9b4 <ferror@plt+0x1ac84>
  41c998:	ldr	x0, [sp, #8]
  41c99c:	adrp	x1, 485000 <warn@@Base+0x13d44>
  41c9a0:	add	x1, x1, #0xfe6
  41c9a4:	bl	401a80 <strcat@plt>
  41c9a8:	ldur	w8, [x29, #-12]
  41c9ac:	and	w8, w8, #0xfffffff
  41c9b0:	stur	w8, [x29, #-12]
  41c9b4:	ldur	w8, [x29, #-12]
  41c9b8:	cbz	w8, 41c9cc <ferror@plt+0x1ac9c>
  41c9bc:	ldr	x0, [sp, #8]
  41c9c0:	adrp	x1, 484000 <warn@@Base+0x12d44>
  41c9c4:	add	x1, x1, #0x57b
  41c9c8:	bl	401a80 <strcat@plt>
  41c9cc:	ldr	x0, [sp, #8]
  41c9d0:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  41c9d4:	add	x1, x1, #0x8d5
  41c9d8:	bl	401a80 <strcat@plt>
  41c9dc:	ldr	x8, [sp, #8]
  41c9e0:	stur	x8, [x29, #-8]
  41c9e4:	ldur	x0, [x29, #-8]
  41c9e8:	ldp	x29, x30, [sp, #32]
  41c9ec:	add	sp, sp, #0x30
  41c9f0:	ret
  41c9f4:	sub	sp, sp, #0x30
  41c9f8:	stp	x29, x30, [sp, #32]
  41c9fc:	add	x29, sp, #0x20
  41ca00:	str	x0, [sp, #16]
  41ca04:	ldr	x8, [sp, #16]
  41ca08:	ldr	x8, [x8, #120]
  41ca0c:	cbz	x8, 41ca1c <ferror@plt+0x1acec>
  41ca10:	mov	w8, #0x1                   	// #1
  41ca14:	stur	w8, [x29, #-4]
  41ca18:	b	41cb10 <ferror@plt+0x1ade0>
  41ca1c:	ldr	x8, [sp, #16]
  41ca20:	ldr	w9, [x8, #92]
  41ca24:	mov	w8, w9
  41ca28:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  41ca2c:	add	x10, x10, #0x8e4
  41ca30:	ldr	w9, [x10]
  41ca34:	mov	x10, #0x38                  	// #56
  41ca38:	mov	x11, #0x20                  	// #32
  41ca3c:	cmp	w9, #0x0
  41ca40:	csel	x10, x11, x10, ne  // ne = any
  41ca44:	mul	x8, x8, x10
  41ca48:	ldr	x10, [sp, #16]
  41ca4c:	ldr	x10, [x10, #16]
  41ca50:	cmp	x8, x10
  41ca54:	b.cc	41ca78 <ferror@plt+0x1ad48>  // b.lo, b.ul, b.last
  41ca58:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41ca5c:	add	x0, x0, #0x57a
  41ca60:	bl	401cf0 <gettext@plt>
  41ca64:	ldr	x8, [sp, #16]
  41ca68:	ldr	w1, [x8, #92]
  41ca6c:	bl	4711a8 <error@@Base>
  41ca70:	stur	wzr, [x29, #-4]
  41ca74:	b	41cb10 <ferror@plt+0x1ade0>
  41ca78:	ldr	x8, [sp, #16]
  41ca7c:	ldr	w9, [x8, #92]
  41ca80:	mov	w0, w9
  41ca84:	mov	x1, #0x40                  	// #64
  41ca88:	bl	44a960 <ferror@plt+0x48c30>
  41ca8c:	str	x0, [sp, #8]
  41ca90:	ldr	x8, [sp, #8]
  41ca94:	cbnz	x8, 41cab8 <ferror@plt+0x1ad88>
  41ca98:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41ca9c:	add	x0, x0, #0x5b5
  41caa0:	bl	401cf0 <gettext@plt>
  41caa4:	ldr	x8, [sp, #16]
  41caa8:	ldr	w1, [x8, #92]
  41caac:	bl	4711a8 <error@@Base>
  41cab0:	stur	wzr, [x29, #-4]
  41cab4:	b	41cb10 <ferror@plt+0x1ade0>
  41cab8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  41cabc:	add	x8, x8, #0x8e4
  41cac0:	ldr	w9, [x8]
  41cac4:	cbz	w9, 41cadc <ferror@plt+0x1adac>
  41cac8:	ldr	x0, [sp, #16]
  41cacc:	ldr	x1, [sp, #8]
  41cad0:	bl	41cfe0 <ferror@plt+0x1b2b0>
  41cad4:	cbnz	w0, 41caec <ferror@plt+0x1adbc>
  41cad8:	b	41cb04 <ferror@plt+0x1add4>
  41cadc:	ldr	x0, [sp, #16]
  41cae0:	ldr	x1, [sp, #8]
  41cae4:	bl	41d25c <ferror@plt+0x1b52c>
  41cae8:	cbz	w0, 41cb04 <ferror@plt+0x1add4>
  41caec:	ldr	x8, [sp, #8]
  41caf0:	ldr	x9, [sp, #16]
  41caf4:	str	x8, [x9, #120]
  41caf8:	mov	w10, #0x1                   	// #1
  41cafc:	stur	w10, [x29, #-4]
  41cb00:	b	41cb10 <ferror@plt+0x1ade0>
  41cb04:	ldr	x0, [sp, #8]
  41cb08:	bl	401bd0 <free@plt>
  41cb0c:	stur	wzr, [x29, #-4]
  41cb10:	ldur	w0, [x29, #-4]
  41cb14:	ldp	x29, x30, [sp, #32]
  41cb18:	add	sp, sp, #0x30
  41cb1c:	ret
  41cb20:	sub	sp, sp, #0x60
  41cb24:	stp	x29, x30, [sp, #80]
  41cb28:	add	x29, sp, #0x50
  41cb2c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  41cb30:	add	x8, x8, #0x580
  41cb34:	stur	x0, [x29, #-16]
  41cb38:	stur	x1, [x29, #-24]
  41cb3c:	ldur	x9, [x29, #-24]
  41cb40:	str	x8, [sp, #32]
  41cb44:	str	x9, [sp, #24]
  41cb48:	cbz	x9, 41cc20 <ferror@plt+0x1aef0>
  41cb4c:	b	41cb50 <ferror@plt+0x1ae20>
  41cb50:	ldr	x8, [sp, #24]
  41cb54:	cmp	x8, #0x1
  41cb58:	b.eq	41cc30 <ferror@plt+0x1af00>  // b.none
  41cb5c:	b	41cb60 <ferror@plt+0x1ae30>
  41cb60:	ldr	x8, [sp, #24]
  41cb64:	cmp	x8, #0x2
  41cb68:	b.eq	41cc40 <ferror@plt+0x1af10>  // b.none
  41cb6c:	b	41cb70 <ferror@plt+0x1ae40>
  41cb70:	ldr	x8, [sp, #24]
  41cb74:	cmp	x8, #0x3
  41cb78:	b.eq	41cc50 <ferror@plt+0x1af20>  // b.none
  41cb7c:	b	41cb80 <ferror@plt+0x1ae50>
  41cb80:	ldr	x8, [sp, #24]
  41cb84:	cmp	x8, #0x4
  41cb88:	b.eq	41cc60 <ferror@plt+0x1af30>  // b.none
  41cb8c:	b	41cb90 <ferror@plt+0x1ae60>
  41cb90:	ldr	x8, [sp, #24]
  41cb94:	cmp	x8, #0x5
  41cb98:	b.eq	41cc70 <ferror@plt+0x1af40>  // b.none
  41cb9c:	b	41cba0 <ferror@plt+0x1ae70>
  41cba0:	ldr	x8, [sp, #24]
  41cba4:	cmp	x8, #0x6
  41cba8:	b.eq	41cc80 <ferror@plt+0x1af50>  // b.none
  41cbac:	b	41cbb0 <ferror@plt+0x1ae80>
  41cbb0:	ldr	x8, [sp, #24]
  41cbb4:	cmp	x8, #0x7
  41cbb8:	b.eq	41cc90 <ferror@plt+0x1af60>  // b.none
  41cbbc:	b	41cbc0 <ferror@plt+0x1ae90>
  41cbc0:	mov	x8, #0xe550                	// #58704
  41cbc4:	movk	x8, #0x6474, lsl #16
  41cbc8:	ldr	x9, [sp, #24]
  41cbcc:	cmp	x9, x8
  41cbd0:	b.eq	41cca0 <ferror@plt+0x1af70>  // b.none
  41cbd4:	b	41cbd8 <ferror@plt+0x1aea8>
  41cbd8:	mov	x8, #0xe551                	// #58705
  41cbdc:	movk	x8, #0x6474, lsl #16
  41cbe0:	ldr	x9, [sp, #24]
  41cbe4:	cmp	x9, x8
  41cbe8:	b.eq	41ccb0 <ferror@plt+0x1af80>  // b.none
  41cbec:	b	41cbf0 <ferror@plt+0x1aec0>
  41cbf0:	mov	x8, #0xe552                	// #58706
  41cbf4:	movk	x8, #0x6474, lsl #16
  41cbf8:	ldr	x9, [sp, #24]
  41cbfc:	cmp	x9, x8
  41cc00:	b.eq	41ccc0 <ferror@plt+0x1af90>  // b.none
  41cc04:	b	41cc08 <ferror@plt+0x1aed8>
  41cc08:	mov	x8, #0xe553                	// #58707
  41cc0c:	movk	x8, #0x6474, lsl #16
  41cc10:	ldr	x9, [sp, #24]
  41cc14:	cmp	x9, x8
  41cc18:	b.eq	41ccd0 <ferror@plt+0x1afa0>  // b.none
  41cc1c:	b	41cce0 <ferror@plt+0x1afb0>
  41cc20:	adrp	x8, 497000 <warn@@Base+0x25d44>
  41cc24:	add	x8, x8, #0x44d
  41cc28:	stur	x8, [x29, #-8]
  41cc2c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc30:	adrp	x8, 497000 <warn@@Base+0x25d44>
  41cc34:	add	x8, x8, #0xf47
  41cc38:	stur	x8, [x29, #-8]
  41cc3c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc40:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41cc44:	add	x8, x8, #0x29c
  41cc48:	stur	x8, [x29, #-8]
  41cc4c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc50:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41cc54:	add	x8, x8, #0x6a1
  41cc58:	stur	x8, [x29, #-8]
  41cc5c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc60:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41cc64:	add	x8, x8, #0x52c
  41cc68:	stur	x8, [x29, #-8]
  41cc6c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc70:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41cc74:	add	x8, x8, #0x538
  41cc78:	stur	x8, [x29, #-8]
  41cc7c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc80:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41cc84:	add	x8, x8, #0x6a8
  41cc88:	stur	x8, [x29, #-8]
  41cc8c:	b	41cf8c <ferror@plt+0x1b25c>
  41cc90:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  41cc94:	add	x8, x8, #0x214
  41cc98:	stur	x8, [x29, #-8]
  41cc9c:	b	41cf8c <ferror@plt+0x1b25c>
  41cca0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41cca4:	add	x8, x8, #0x6ad
  41cca8:	stur	x8, [x29, #-8]
  41ccac:	b	41cf8c <ferror@plt+0x1b25c>
  41ccb0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41ccb4:	add	x8, x8, #0x6ba
  41ccb8:	stur	x8, [x29, #-8]
  41ccbc:	b	41cf8c <ferror@plt+0x1b25c>
  41ccc0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41ccc4:	add	x8, x8, #0x6c4
  41ccc8:	stur	x8, [x29, #-8]
  41cccc:	b	41cf8c <ferror@plt+0x1b25c>
  41ccd0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41ccd4:	add	x8, x8, #0x6ce
  41ccd8:	stur	x8, [x29, #-8]
  41ccdc:	b	41cf8c <ferror@plt+0x1b25c>
  41cce0:	ldur	x8, [x29, #-24]
  41cce4:	mov	x9, #0x70000000            	// #1879048192
  41cce8:	cmp	x8, x9
  41ccec:	b.cc	41ce48 <ferror@plt+0x1b118>  // b.lo, b.ul, b.last
  41ccf0:	ldur	x8, [x29, #-24]
  41ccf4:	mov	x9, #0x7fffffff            	// #2147483647
  41ccf8:	cmp	x8, x9
  41ccfc:	b.hi	41ce48 <ferror@plt+0x1b118>  // b.pmore
  41cd00:	ldur	x8, [x29, #-16]
  41cd04:	ldrh	w9, [x8, #82]
  41cd08:	cmp	w9, #0x8
  41cd0c:	str	w9, [sp, #20]
  41cd10:	b.eq	41cdbc <ferror@plt+0x1b08c>  // b.none
  41cd14:	b	41cd18 <ferror@plt+0x1afe8>
  41cd18:	ldr	w8, [sp, #20]
  41cd1c:	cmp	w8, #0xa
  41cd20:	b.eq	41cdbc <ferror@plt+0x1b08c>  // b.none
  41cd24:	b	41cd28 <ferror@plt+0x1aff8>
  41cd28:	ldr	w8, [sp, #20]
  41cd2c:	cmp	w8, #0xf
  41cd30:	b.eq	41cdcc <ferror@plt+0x1b09c>  // b.none
  41cd34:	b	41cd38 <ferror@plt+0x1b008>
  41cd38:	ldr	w8, [sp, #20]
  41cd3c:	cmp	w8, #0x16
  41cd40:	b.eq	41cdfc <ferror@plt+0x1b0cc>  // b.none
  41cd44:	b	41cd48 <ferror@plt+0x1b018>
  41cd48:	ldr	w8, [sp, #20]
  41cd4c:	cmp	w8, #0x28
  41cd50:	b.eq	41cdac <ferror@plt+0x1b07c>  // b.none
  41cd54:	b	41cd58 <ferror@plt+0x1b028>
  41cd58:	ldr	w8, [sp, #20]
  41cd5c:	cmp	w8, #0x32
  41cd60:	b.eq	41cddc <ferror@plt+0x1b0ac>  // b.none
  41cd64:	b	41cd68 <ferror@plt+0x1b038>
  41cd68:	ldr	w8, [sp, #20]
  41cd6c:	cmp	w8, #0x8c
  41cd70:	b.eq	41cdec <ferror@plt+0x1b0bc>  // b.none
  41cd74:	b	41cd78 <ferror@plt+0x1b048>
  41cd78:	ldr	w8, [sp, #20]
  41cd7c:	cmp	w8, #0xb7
  41cd80:	b.eq	41cd9c <ferror@plt+0x1b06c>  // b.none
  41cd84:	b	41cd88 <ferror@plt+0x1b058>
  41cd88:	mov	w8, #0xa390                	// #41872
  41cd8c:	ldr	w9, [sp, #20]
  41cd90:	cmp	w9, w8
  41cd94:	b.eq	41cdfc <ferror@plt+0x1b0cc>  // b.none
  41cd98:	b	41ce0c <ferror@plt+0x1b0dc>
  41cd9c:	ldur	x0, [x29, #-24]
  41cda0:	bl	41d4e0 <ferror@plt+0x1b7b0>
  41cda4:	stur	x0, [x29, #-32]
  41cda8:	b	41ce14 <ferror@plt+0x1b0e4>
  41cdac:	ldur	x0, [x29, #-24]
  41cdb0:	bl	41d528 <ferror@plt+0x1b7f8>
  41cdb4:	stur	x0, [x29, #-32]
  41cdb8:	b	41ce14 <ferror@plt+0x1b0e4>
  41cdbc:	ldur	x0, [x29, #-24]
  41cdc0:	bl	41d574 <ferror@plt+0x1b844>
  41cdc4:	stur	x0, [x29, #-32]
  41cdc8:	b	41ce14 <ferror@plt+0x1b0e4>
  41cdcc:	ldur	x0, [x29, #-24]
  41cdd0:	bl	41d600 <ferror@plt+0x1b8d0>
  41cdd4:	stur	x0, [x29, #-32]
  41cdd8:	b	41ce14 <ferror@plt+0x1b0e4>
  41cddc:	ldur	x0, [x29, #-24]
  41cde0:	bl	41d694 <ferror@plt+0x1b964>
  41cde4:	stur	x0, [x29, #-32]
  41cde8:	b	41ce14 <ferror@plt+0x1b0e4>
  41cdec:	ldur	x0, [x29, #-24]
  41cdf0:	bl	41d700 <ferror@plt+0x1b9d0>
  41cdf4:	stur	x0, [x29, #-32]
  41cdf8:	b	41ce14 <ferror@plt+0x1b0e4>
  41cdfc:	ldur	x0, [x29, #-24]
  41ce00:	bl	41d748 <ferror@plt+0x1ba18>
  41ce04:	stur	x0, [x29, #-32]
  41ce08:	b	41ce14 <ferror@plt+0x1b0e4>
  41ce0c:	mov	x8, xzr
  41ce10:	stur	x8, [x29, #-32]
  41ce14:	ldur	x8, [x29, #-32]
  41ce18:	cbz	x8, 41ce28 <ferror@plt+0x1b0f8>
  41ce1c:	ldur	x8, [x29, #-32]
  41ce20:	stur	x8, [x29, #-8]
  41ce24:	b	41cf8c <ferror@plt+0x1b25c>
  41ce28:	ldur	x8, [x29, #-24]
  41ce2c:	mov	x9, #0x70000000            	// #1879048192
  41ce30:	subs	x2, x8, x9
  41ce34:	ldr	x0, [sp, #32]
  41ce38:	adrp	x1, 486000 <warn@@Base+0x14d44>
  41ce3c:	add	x1, x1, #0x6db
  41ce40:	bl	401980 <sprintf@plt>
  41ce44:	b	41cf84 <ferror@plt+0x1b254>
  41ce48:	ldur	x8, [x29, #-24]
  41ce4c:	mov	x9, #0x60000000            	// #1610612736
  41ce50:	cmp	x8, x9
  41ce54:	b.cc	41cf5c <ferror@plt+0x1b22c>  // b.lo, b.ul, b.last
  41ce58:	ldur	x8, [x29, #-24]
  41ce5c:	mov	x9, #0xffff                	// #65535
  41ce60:	movk	x9, #0x6fff, lsl #16
  41ce64:	cmp	x8, x9
  41ce68:	b.hi	41cf5c <ferror@plt+0x1b22c>  // b.pmore
  41ce6c:	mov	x8, xzr
  41ce70:	str	x8, [sp, #40]
  41ce74:	ldur	x8, [x29, #-16]
  41ce78:	ldrb	w9, [x8, #31]
  41ce7c:	subs	w9, w9, #0x1
  41ce80:	mov	w8, w9
  41ce84:	ubfx	x8, x8, #0, #32
  41ce88:	cmp	x8, #0x8
  41ce8c:	str	x8, [sp, #8]
  41ce90:	b.hi	41cf28 <ferror@plt+0x1b1f8>  // b.pmore
  41ce94:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41ce98:	add	x8, x8, #0xb88
  41ce9c:	ldr	x11, [sp, #8]
  41cea0:	ldrsw	x10, [x8, x11, lsl #2]
  41cea4:	add	x9, x8, x10
  41cea8:	br	x9
  41ceac:	ldur	x8, [x29, #-24]
  41ceb0:	mov	x9, #0xe555                	// #58709
  41ceb4:	movk	x9, #0x6474, lsl #16
  41ceb8:	cmp	x8, x9
  41cebc:	b.cc	41cefc <ferror@plt+0x1b1cc>  // b.lo, b.ul, b.last
  41cec0:	ldur	x8, [x29, #-24]
  41cec4:	mov	x9, #0xf554                	// #62804
  41cec8:	movk	x9, #0x6474, lsl #16
  41cecc:	cmp	x8, x9
  41ced0:	b.hi	41cefc <ferror@plt+0x1b1cc>  // b.pmore
  41ced4:	ldur	x8, [x29, #-24]
  41ced8:	mov	x9, #0xe555                	// #58709
  41cedc:	movk	x9, #0x6474, lsl #16
  41cee0:	subs	x2, x8, x9
  41cee4:	ldr	x0, [sp, #32]
  41cee8:	adrp	x1, 486000 <warn@@Base+0x14d44>
  41ceec:	add	x1, x1, #0x6e7
  41cef0:	bl	401980 <sprintf@plt>
  41cef4:	ldr	x8, [sp, #32]
  41cef8:	str	x8, [sp, #40]
  41cefc:	b	41cf28 <ferror@plt+0x1b1f8>
  41cf00:	ldur	x0, [x29, #-24]
  41cf04:	ldur	x8, [x29, #-16]
  41cf08:	ldrh	w1, [x8, #82]
  41cf0c:	bl	41d790 <ferror@plt+0x1ba60>
  41cf10:	str	x0, [sp, #40]
  41cf14:	b	41cf28 <ferror@plt+0x1b1f8>
  41cf18:	ldur	x0, [x29, #-24]
  41cf1c:	bl	41d980 <ferror@plt+0x1bc50>
  41cf20:	str	x0, [sp, #40]
  41cf24:	b	41cf28 <ferror@plt+0x1b1f8>
  41cf28:	ldr	x8, [sp, #40]
  41cf2c:	cbz	x8, 41cf3c <ferror@plt+0x1b20c>
  41cf30:	ldr	x8, [sp, #40]
  41cf34:	stur	x8, [x29, #-8]
  41cf38:	b	41cf8c <ferror@plt+0x1b25c>
  41cf3c:	ldur	x8, [x29, #-24]
  41cf40:	mov	x9, #0x60000000            	// #1610612736
  41cf44:	subs	x2, x8, x9
  41cf48:	ldr	x0, [sp, #32]
  41cf4c:	adrp	x1, 486000 <warn@@Base+0x14d44>
  41cf50:	add	x1, x1, #0x6f6
  41cf54:	bl	401980 <sprintf@plt>
  41cf58:	b	41cf84 <ferror@plt+0x1b254>
  41cf5c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41cf60:	add	x0, x0, #0x700
  41cf64:	bl	401cf0 <gettext@plt>
  41cf68:	ldur	x3, [x29, #-24]
  41cf6c:	ldr	x8, [sp, #32]
  41cf70:	str	x0, [sp]
  41cf74:	mov	x0, x8
  41cf78:	mov	x1, #0x20                  	// #32
  41cf7c:	ldr	x2, [sp]
  41cf80:	bl	4019e0 <snprintf@plt>
  41cf84:	ldr	x8, [sp, #32]
  41cf88:	stur	x8, [x29, #-8]
  41cf8c:	ldur	x0, [x29, #-8]
  41cf90:	ldp	x29, x30, [sp, #80]
  41cf94:	add	sp, sp, #0x60
  41cf98:	ret
  41cf9c:	sub	sp, sp, #0x10
  41cfa0:	str	x0, [sp, #8]
  41cfa4:	ldr	x8, [sp, #8]
  41cfa8:	ldrh	w9, [x8, #82]
  41cfac:	mov	w10, #0x0                   	// #0
  41cfb0:	cmp	w9, #0x32
  41cfb4:	str	w10, [sp, #4]
  41cfb8:	b.ne	41cfd0 <ferror@plt+0x1b2a0>  // b.any
  41cfbc:	ldr	x8, [sp, #8]
  41cfc0:	ldrb	w9, [x8, #31]
  41cfc4:	cmp	w9, #0xd
  41cfc8:	cset	w9, eq  // eq = none
  41cfcc:	str	w9, [sp, #4]
  41cfd0:	ldr	w8, [sp, #4]
  41cfd4:	and	w0, w8, #0x1
  41cfd8:	add	sp, sp, #0x10
  41cfdc:	ret
  41cfe0:	sub	sp, sp, #0x90
  41cfe4:	stp	x29, x30, [sp, #128]
  41cfe8:	add	x29, sp, #0x80
  41cfec:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  41cff0:	add	x8, x8, #0x578
  41cff4:	stur	x0, [x29, #-16]
  41cff8:	stur	x1, [x29, #-24]
  41cffc:	ldur	x9, [x29, #-16]
  41d000:	ldr	w10, [x9, #88]
  41d004:	stur	w10, [x29, #-56]
  41d008:	ldur	x9, [x29, #-16]
  41d00c:	ldr	w10, [x9, #92]
  41d010:	stur	w10, [x29, #-60]
  41d014:	ldur	w10, [x29, #-56]
  41d018:	str	x8, [sp, #56]
  41d01c:	cbz	w10, 41d028 <ferror@plt+0x1b2f8>
  41d020:	ldur	w8, [x29, #-60]
  41d024:	cbnz	w8, 41d030 <ferror@plt+0x1b300>
  41d028:	stur	wzr, [x29, #-4]
  41d02c:	b	41d24c <ferror@plt+0x1b51c>
  41d030:	ldur	w8, [x29, #-56]
  41d034:	mov	w9, w8
  41d038:	cmp	x9, #0x20
  41d03c:	b.cs	41d058 <ferror@plt+0x1b328>  // b.hs, b.nlast
  41d040:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41d044:	add	x0, x0, #0x5df
  41d048:	bl	401cf0 <gettext@plt>
  41d04c:	bl	4711a8 <error@@Base>
  41d050:	stur	wzr, [x29, #-4]
  41d054:	b	41d24c <ferror@plt+0x1b51c>
  41d058:	ldur	w8, [x29, #-56]
  41d05c:	mov	w9, w8
  41d060:	cmp	x9, #0x20
  41d064:	b.ls	41d078 <ferror@plt+0x1b348>  // b.plast
  41d068:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41d06c:	add	x0, x0, #0x637
  41d070:	bl	401cf0 <gettext@plt>
  41d074:	bl	4712bc <warn@@Base>
  41d078:	ldur	x1, [x29, #-16]
  41d07c:	ldur	x8, [x29, #-16]
  41d080:	ldr	x2, [x8, #48]
  41d084:	ldur	w9, [x29, #-56]
  41d088:	mov	w3, w9
  41d08c:	ldur	w9, [x29, #-60]
  41d090:	mov	w4, w9
  41d094:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41d098:	add	x0, x0, #0x691
  41d09c:	str	x1, [sp, #48]
  41d0a0:	str	x2, [sp, #40]
  41d0a4:	str	x3, [sp, #32]
  41d0a8:	str	x4, [sp, #24]
  41d0ac:	bl	401cf0 <gettext@plt>
  41d0b0:	mov	x8, xzr
  41d0b4:	str	x0, [sp, #16]
  41d0b8:	mov	x0, x8
  41d0bc:	ldr	x1, [sp, #48]
  41d0c0:	ldr	x2, [sp, #40]
  41d0c4:	ldr	x3, [sp, #32]
  41d0c8:	ldr	x4, [sp, #24]
  41d0cc:	ldr	x5, [sp, #16]
  41d0d0:	bl	4020ec <ferror@plt+0x3bc>
  41d0d4:	stur	x0, [x29, #-32]
  41d0d8:	ldur	x8, [x29, #-32]
  41d0dc:	cbnz	x8, 41d0e8 <ferror@plt+0x1b3b8>
  41d0e0:	stur	wzr, [x29, #-4]
  41d0e4:	b	41d24c <ferror@plt+0x1b51c>
  41d0e8:	stur	wzr, [x29, #-52]
  41d0ec:	ldur	x8, [x29, #-24]
  41d0f0:	stur	x8, [x29, #-48]
  41d0f4:	ldur	x8, [x29, #-32]
  41d0f8:	stur	x8, [x29, #-40]
  41d0fc:	ldur	w8, [x29, #-52]
  41d100:	ldur	x9, [x29, #-16]
  41d104:	ldr	w10, [x9, #92]
  41d108:	cmp	w8, w10
  41d10c:	b.cs	41d23c <ferror@plt+0x1b50c>  // b.hs, b.nlast
  41d110:	ldr	x8, [sp, #56]
  41d114:	ldr	x9, [x8]
  41d118:	ldur	x0, [x29, #-40]
  41d11c:	mov	w10, #0x4                   	// #4
  41d120:	mov	w1, w10
  41d124:	str	w10, [sp, #12]
  41d128:	blr	x9
  41d12c:	ldur	x8, [x29, #-48]
  41d130:	str	x0, [x8]
  41d134:	ldr	x8, [sp, #56]
  41d138:	ldr	x9, [x8]
  41d13c:	ldur	x11, [x29, #-40]
  41d140:	add	x0, x11, #0x4
  41d144:	ldr	w1, [sp, #12]
  41d148:	blr	x9
  41d14c:	ldur	x8, [x29, #-48]
  41d150:	str	x0, [x8, #16]
  41d154:	ldr	x8, [sp, #56]
  41d158:	ldr	x9, [x8]
  41d15c:	ldur	x11, [x29, #-40]
  41d160:	add	x0, x11, #0x8
  41d164:	ldr	w1, [sp, #12]
  41d168:	blr	x9
  41d16c:	ldur	x8, [x29, #-48]
  41d170:	str	x0, [x8, #24]
  41d174:	ldr	x8, [sp, #56]
  41d178:	ldr	x9, [x8]
  41d17c:	ldur	x11, [x29, #-40]
  41d180:	add	x0, x11, #0xc
  41d184:	ldr	w1, [sp, #12]
  41d188:	blr	x9
  41d18c:	ldur	x8, [x29, #-48]
  41d190:	str	x0, [x8, #32]
  41d194:	ldr	x8, [sp, #56]
  41d198:	ldr	x9, [x8]
  41d19c:	ldur	x11, [x29, #-40]
  41d1a0:	add	x0, x11, #0x10
  41d1a4:	ldr	w1, [sp, #12]
  41d1a8:	blr	x9
  41d1ac:	ldur	x8, [x29, #-48]
  41d1b0:	str	x0, [x8, #40]
  41d1b4:	ldr	x8, [sp, #56]
  41d1b8:	ldr	x9, [x8]
  41d1bc:	ldur	x11, [x29, #-40]
  41d1c0:	add	x0, x11, #0x14
  41d1c4:	ldr	w1, [sp, #12]
  41d1c8:	blr	x9
  41d1cc:	ldur	x8, [x29, #-48]
  41d1d0:	str	x0, [x8, #48]
  41d1d4:	ldr	x8, [sp, #56]
  41d1d8:	ldr	x9, [x8]
  41d1dc:	ldur	x11, [x29, #-40]
  41d1e0:	add	x0, x11, #0x18
  41d1e4:	ldr	w1, [sp, #12]
  41d1e8:	blr	x9
  41d1ec:	ldur	x8, [x29, #-48]
  41d1f0:	str	x0, [x8, #8]
  41d1f4:	ldr	x8, [sp, #56]
  41d1f8:	ldr	x9, [x8]
  41d1fc:	ldur	x11, [x29, #-40]
  41d200:	add	x0, x11, #0x1c
  41d204:	ldr	w1, [sp, #12]
  41d208:	blr	x9
  41d20c:	ldur	x8, [x29, #-48]
  41d210:	str	x0, [x8, #56]
  41d214:	ldur	w8, [x29, #-52]
  41d218:	add	w8, w8, #0x1
  41d21c:	stur	w8, [x29, #-52]
  41d220:	ldur	x9, [x29, #-48]
  41d224:	add	x9, x9, #0x40
  41d228:	stur	x9, [x29, #-48]
  41d22c:	ldur	x9, [x29, #-40]
  41d230:	add	x9, x9, #0x20
  41d234:	stur	x9, [x29, #-40]
  41d238:	b	41d0fc <ferror@plt+0x1b3cc>
  41d23c:	ldur	x0, [x29, #-32]
  41d240:	bl	401bd0 <free@plt>
  41d244:	mov	w8, #0x1                   	// #1
  41d248:	stur	w8, [x29, #-4]
  41d24c:	ldur	w0, [x29, #-4]
  41d250:	ldp	x29, x30, [sp, #128]
  41d254:	add	sp, sp, #0x90
  41d258:	ret
  41d25c:	sub	sp, sp, #0x90
  41d260:	stp	x29, x30, [sp, #128]
  41d264:	add	x29, sp, #0x80
  41d268:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  41d26c:	add	x8, x8, #0x578
  41d270:	stur	x0, [x29, #-16]
  41d274:	stur	x1, [x29, #-24]
  41d278:	ldur	x9, [x29, #-16]
  41d27c:	ldr	w10, [x9, #88]
  41d280:	stur	w10, [x29, #-56]
  41d284:	ldur	x9, [x29, #-16]
  41d288:	ldr	w10, [x9, #92]
  41d28c:	stur	w10, [x29, #-60]
  41d290:	ldur	w10, [x29, #-56]
  41d294:	str	x8, [sp, #56]
  41d298:	cbz	w10, 41d2a4 <ferror@plt+0x1b574>
  41d29c:	ldur	w8, [x29, #-60]
  41d2a0:	cbnz	w8, 41d2ac <ferror@plt+0x1b57c>
  41d2a4:	stur	wzr, [x29, #-4]
  41d2a8:	b	41d4d0 <ferror@plt+0x1b7a0>
  41d2ac:	ldur	w8, [x29, #-56]
  41d2b0:	mov	w9, w8
  41d2b4:	cmp	x9, #0x38
  41d2b8:	b.cs	41d2d4 <ferror@plt+0x1b5a4>  // b.hs, b.nlast
  41d2bc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41d2c0:	add	x0, x0, #0x5df
  41d2c4:	bl	401cf0 <gettext@plt>
  41d2c8:	bl	4711a8 <error@@Base>
  41d2cc:	stur	wzr, [x29, #-4]
  41d2d0:	b	41d4d0 <ferror@plt+0x1b7a0>
  41d2d4:	ldur	w8, [x29, #-56]
  41d2d8:	mov	w9, w8
  41d2dc:	cmp	x9, #0x38
  41d2e0:	b.ls	41d2f4 <ferror@plt+0x1b5c4>  // b.plast
  41d2e4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41d2e8:	add	x0, x0, #0x637
  41d2ec:	bl	401cf0 <gettext@plt>
  41d2f0:	bl	4712bc <warn@@Base>
  41d2f4:	ldur	x1, [x29, #-16]
  41d2f8:	ldur	x8, [x29, #-16]
  41d2fc:	ldr	x2, [x8, #48]
  41d300:	ldur	w9, [x29, #-56]
  41d304:	mov	w3, w9
  41d308:	ldur	w9, [x29, #-60]
  41d30c:	mov	w4, w9
  41d310:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41d314:	add	x0, x0, #0x691
  41d318:	str	x1, [sp, #48]
  41d31c:	str	x2, [sp, #40]
  41d320:	str	x3, [sp, #32]
  41d324:	str	x4, [sp, #24]
  41d328:	bl	401cf0 <gettext@plt>
  41d32c:	mov	x8, xzr
  41d330:	str	x0, [sp, #16]
  41d334:	mov	x0, x8
  41d338:	ldr	x1, [sp, #48]
  41d33c:	ldr	x2, [sp, #40]
  41d340:	ldr	x3, [sp, #32]
  41d344:	ldr	x4, [sp, #24]
  41d348:	ldr	x5, [sp, #16]
  41d34c:	bl	4020ec <ferror@plt+0x3bc>
  41d350:	stur	x0, [x29, #-32]
  41d354:	ldur	x8, [x29, #-32]
  41d358:	cbnz	x8, 41d364 <ferror@plt+0x1b634>
  41d35c:	stur	wzr, [x29, #-4]
  41d360:	b	41d4d0 <ferror@plt+0x1b7a0>
  41d364:	stur	wzr, [x29, #-52]
  41d368:	ldur	x8, [x29, #-24]
  41d36c:	stur	x8, [x29, #-48]
  41d370:	ldur	x8, [x29, #-32]
  41d374:	stur	x8, [x29, #-40]
  41d378:	ldur	w8, [x29, #-52]
  41d37c:	ldur	x9, [x29, #-16]
  41d380:	ldr	w10, [x9, #92]
  41d384:	cmp	w8, w10
  41d388:	b.cs	41d4c0 <ferror@plt+0x1b790>  // b.hs, b.nlast
  41d38c:	ldr	x8, [sp, #56]
  41d390:	ldr	x9, [x8]
  41d394:	ldur	x0, [x29, #-40]
  41d398:	mov	w10, #0x4                   	// #4
  41d39c:	mov	w1, w10
  41d3a0:	str	w10, [sp, #12]
  41d3a4:	blr	x9
  41d3a8:	ldur	x8, [x29, #-48]
  41d3ac:	str	x0, [x8]
  41d3b0:	ldr	x8, [sp, #56]
  41d3b4:	ldr	x9, [x8]
  41d3b8:	ldur	x11, [x29, #-40]
  41d3bc:	add	x0, x11, #0x4
  41d3c0:	ldr	w1, [sp, #12]
  41d3c4:	blr	x9
  41d3c8:	ldur	x8, [x29, #-48]
  41d3cc:	str	x0, [x8, #8]
  41d3d0:	ldr	x8, [sp, #56]
  41d3d4:	ldr	x9, [x8]
  41d3d8:	ldur	x11, [x29, #-40]
  41d3dc:	add	x0, x11, #0x8
  41d3e0:	mov	w10, #0x8                   	// #8
  41d3e4:	mov	w1, w10
  41d3e8:	str	w10, [sp, #8]
  41d3ec:	blr	x9
  41d3f0:	ldur	x8, [x29, #-48]
  41d3f4:	str	x0, [x8, #16]
  41d3f8:	ldr	x8, [sp, #56]
  41d3fc:	ldr	x9, [x8]
  41d400:	ldur	x11, [x29, #-40]
  41d404:	add	x0, x11, #0x10
  41d408:	ldr	w1, [sp, #8]
  41d40c:	blr	x9
  41d410:	ldur	x8, [x29, #-48]
  41d414:	str	x0, [x8, #24]
  41d418:	ldr	x8, [sp, #56]
  41d41c:	ldr	x9, [x8]
  41d420:	ldur	x11, [x29, #-40]
  41d424:	add	x0, x11, #0x18
  41d428:	ldr	w1, [sp, #8]
  41d42c:	blr	x9
  41d430:	ldur	x8, [x29, #-48]
  41d434:	str	x0, [x8, #32]
  41d438:	ldr	x8, [sp, #56]
  41d43c:	ldr	x9, [x8]
  41d440:	ldur	x11, [x29, #-40]
  41d444:	add	x0, x11, #0x20
  41d448:	ldr	w1, [sp, #8]
  41d44c:	blr	x9
  41d450:	ldur	x8, [x29, #-48]
  41d454:	str	x0, [x8, #40]
  41d458:	ldr	x8, [sp, #56]
  41d45c:	ldr	x9, [x8]
  41d460:	ldur	x11, [x29, #-40]
  41d464:	add	x0, x11, #0x28
  41d468:	ldr	w1, [sp, #8]
  41d46c:	blr	x9
  41d470:	ldur	x8, [x29, #-48]
  41d474:	str	x0, [x8, #48]
  41d478:	ldr	x8, [sp, #56]
  41d47c:	ldr	x9, [x8]
  41d480:	ldur	x11, [x29, #-40]
  41d484:	add	x0, x11, #0x30
  41d488:	ldr	w1, [sp, #8]
  41d48c:	blr	x9
  41d490:	ldur	x8, [x29, #-48]
  41d494:	str	x0, [x8, #56]
  41d498:	ldur	w8, [x29, #-52]
  41d49c:	add	w8, w8, #0x1
  41d4a0:	stur	w8, [x29, #-52]
  41d4a4:	ldur	x9, [x29, #-48]
  41d4a8:	add	x9, x9, #0x40
  41d4ac:	stur	x9, [x29, #-48]
  41d4b0:	ldur	x9, [x29, #-40]
  41d4b4:	add	x9, x9, #0x38
  41d4b8:	stur	x9, [x29, #-40]
  41d4bc:	b	41d378 <ferror@plt+0x1b648>
  41d4c0:	ldur	x0, [x29, #-32]
  41d4c4:	bl	401bd0 <free@plt>
  41d4c8:	mov	w8, #0x1                   	// #1
  41d4cc:	stur	w8, [x29, #-4]
  41d4d0:	ldur	w0, [x29, #-4]
  41d4d4:	ldp	x29, x30, [sp, #128]
  41d4d8:	add	sp, sp, #0x90
  41d4dc:	ret
  41d4e0:	sub	sp, sp, #0x10
  41d4e4:	mov	x8, #0x70000000            	// #1879048192
  41d4e8:	str	x0, [sp]
  41d4ec:	ldr	x9, [sp]
  41d4f0:	cmp	x9, x8
  41d4f4:	cset	w10, eq  // eq = none
  41d4f8:	eor	w10, w10, #0x1
  41d4fc:	tbnz	w10, #0, 41d514 <ferror@plt+0x1b7e4>
  41d500:	b	41d504 <ferror@plt+0x1b7d4>
  41d504:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d508:	add	x8, x8, #0x70f
  41d50c:	str	x8, [sp, #8]
  41d510:	b	41d51c <ferror@plt+0x1b7ec>
  41d514:	mov	x8, xzr
  41d518:	str	x8, [sp, #8]
  41d51c:	ldr	x0, [sp, #8]
  41d520:	add	sp, sp, #0x10
  41d524:	ret
  41d528:	sub	sp, sp, #0x10
  41d52c:	mov	x8, #0x1                   	// #1
  41d530:	movk	x8, #0x7000, lsl #16
  41d534:	str	x0, [sp]
  41d538:	ldr	x9, [sp]
  41d53c:	cmp	x9, x8
  41d540:	cset	w10, eq  // eq = none
  41d544:	eor	w10, w10, #0x1
  41d548:	tbnz	w10, #0, 41d560 <ferror@plt+0x1b830>
  41d54c:	b	41d550 <ferror@plt+0x1b820>
  41d550:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41d554:	add	x8, x8, #0x90b
  41d558:	str	x8, [sp, #8]
  41d55c:	b	41d568 <ferror@plt+0x1b838>
  41d560:	mov	x8, xzr
  41d564:	str	x8, [sp, #8]
  41d568:	ldr	x0, [sp, #8]
  41d56c:	add	sp, sp, #0x10
  41d570:	ret
  41d574:	sub	sp, sp, #0x20
  41d578:	str	x0, [sp, #16]
  41d57c:	ldr	x8, [sp, #16]
  41d580:	mov	x9, #0x70000000            	// #1879048192
  41d584:	subs	x8, x8, x9
  41d588:	cmp	x8, #0x3
  41d58c:	str	x8, [sp, #8]
  41d590:	b.hi	41d5ec <ferror@plt+0x1b8bc>  // b.pmore
  41d594:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41d598:	add	x8, x8, #0xbac
  41d59c:	ldr	x11, [sp, #8]
  41d5a0:	ldrsw	x10, [x8, x11, lsl #2]
  41d5a4:	add	x9, x8, x10
  41d5a8:	br	x9
  41d5ac:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41d5b0:	add	x8, x8, #0x648
  41d5b4:	str	x8, [sp, #24]
  41d5b8:	b	41d5f4 <ferror@plt+0x1b8c4>
  41d5bc:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d5c0:	add	x8, x8, #0x71f
  41d5c4:	str	x8, [sp, #24]
  41d5c8:	b	41d5f4 <ferror@plt+0x1b8c4>
  41d5cc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41d5d0:	add	x8, x8, #0x691
  41d5d4:	str	x8, [sp, #24]
  41d5d8:	b	41d5f4 <ferror@plt+0x1b8c4>
  41d5dc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41d5e0:	add	x8, x8, #0x7f0
  41d5e4:	str	x8, [sp, #24]
  41d5e8:	b	41d5f4 <ferror@plt+0x1b8c4>
  41d5ec:	mov	x8, xzr
  41d5f0:	str	x8, [sp, #24]
  41d5f4:	ldr	x0, [sp, #24]
  41d5f8:	add	sp, sp, #0x20
  41d5fc:	ret
  41d600:	sub	sp, sp, #0x20
  41d604:	mov	x8, #0x70000000            	// #1879048192
  41d608:	str	x0, [sp, #16]
  41d60c:	ldr	x9, [sp, #16]
  41d610:	cmp	x9, x8
  41d614:	str	x9, [sp, #8]
  41d618:	b.eq	41d650 <ferror@plt+0x1b920>  // b.none
  41d61c:	b	41d620 <ferror@plt+0x1b8f0>
  41d620:	mov	x8, #0x1                   	// #1
  41d624:	movk	x8, #0x7000, lsl #16
  41d628:	ldr	x9, [sp, #8]
  41d62c:	cmp	x9, x8
  41d630:	b.eq	41d660 <ferror@plt+0x1b930>  // b.none
  41d634:	b	41d638 <ferror@plt+0x1b908>
  41d638:	mov	x8, #0x2                   	// #2
  41d63c:	movk	x8, #0x7000, lsl #16
  41d640:	ldr	x9, [sp, #8]
  41d644:	cmp	x9, x8
  41d648:	b.eq	41d670 <ferror@plt+0x1b940>  // b.none
  41d64c:	b	41d680 <ferror@plt+0x1b950>
  41d650:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d654:	add	x8, x8, #0x726
  41d658:	str	x8, [sp, #24]
  41d65c:	b	41d688 <ferror@plt+0x1b958>
  41d660:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41d664:	add	x8, x8, #0x80f
  41d668:	str	x8, [sp, #24]
  41d66c:	b	41d688 <ferror@plt+0x1b958>
  41d670:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d674:	add	x8, x8, #0x735
  41d678:	str	x8, [sp, #24]
  41d67c:	b	41d688 <ferror@plt+0x1b958>
  41d680:	mov	x8, xzr
  41d684:	str	x8, [sp, #24]
  41d688:	ldr	x0, [sp, #24]
  41d68c:	add	sp, sp, #0x20
  41d690:	ret
  41d694:	sub	sp, sp, #0x20
  41d698:	mov	x8, #0x70000000            	// #1879048192
  41d69c:	str	x0, [sp, #16]
  41d6a0:	ldr	x9, [sp, #16]
  41d6a4:	cmp	x9, x8
  41d6a8:	str	x9, [sp, #8]
  41d6ac:	b.eq	41d6cc <ferror@plt+0x1b99c>  // b.none
  41d6b0:	b	41d6b4 <ferror@plt+0x1b984>
  41d6b4:	mov	x8, #0x1                   	// #1
  41d6b8:	movk	x8, #0x7000, lsl #16
  41d6bc:	ldr	x9, [sp, #8]
  41d6c0:	cmp	x9, x8
  41d6c4:	b.eq	41d6dc <ferror@plt+0x1b9ac>  // b.none
  41d6c8:	b	41d6ec <ferror@plt+0x1b9bc>
  41d6cc:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d6d0:	add	x8, x8, #0x746
  41d6d4:	str	x8, [sp, #24]
  41d6d8:	b	41d6f4 <ferror@plt+0x1b9c4>
  41d6dc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41d6e0:	add	x8, x8, #0x867
  41d6e4:	str	x8, [sp, #24]
  41d6e8:	b	41d6f4 <ferror@plt+0x1b9c4>
  41d6ec:	mov	x8, xzr
  41d6f0:	str	x8, [sp, #24]
  41d6f4:	ldr	x0, [sp, #24]
  41d6f8:	add	sp, sp, #0x20
  41d6fc:	ret
  41d700:	sub	sp, sp, #0x10
  41d704:	mov	x8, #0x70000000            	// #1879048192
  41d708:	str	x0, [sp]
  41d70c:	ldr	x9, [sp]
  41d710:	cmp	x9, x8
  41d714:	cset	w10, eq  // eq = none
  41d718:	eor	w10, w10, #0x1
  41d71c:	tbnz	w10, #0, 41d734 <ferror@plt+0x1ba04>
  41d720:	b	41d724 <ferror@plt+0x1b9f4>
  41d724:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d728:	add	x8, x8, #0x754
  41d72c:	str	x8, [sp, #8]
  41d730:	b	41d73c <ferror@plt+0x1ba0c>
  41d734:	mov	x8, xzr
  41d738:	str	x8, [sp, #8]
  41d73c:	ldr	x0, [sp, #8]
  41d740:	add	sp, sp, #0x10
  41d744:	ret
  41d748:	sub	sp, sp, #0x10
  41d74c:	mov	x8, #0x70000000            	// #1879048192
  41d750:	str	x0, [sp]
  41d754:	ldr	x9, [sp]
  41d758:	cmp	x9, x8
  41d75c:	cset	w10, eq  // eq = none
  41d760:	eor	w10, w10, #0x1
  41d764:	tbnz	w10, #0, 41d77c <ferror@plt+0x1ba4c>
  41d768:	b	41d76c <ferror@plt+0x1ba3c>
  41d76c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d770:	add	x8, x8, #0x761
  41d774:	str	x8, [sp, #8]
  41d778:	b	41d784 <ferror@plt+0x1ba54>
  41d77c:	mov	x8, xzr
  41d780:	str	x8, [sp, #8]
  41d784:	ldr	x0, [sp, #8]
  41d788:	add	sp, sp, #0x10
  41d78c:	ret
  41d790:	sub	sp, sp, #0x30
  41d794:	str	x0, [sp, #32]
  41d798:	str	w1, [sp, #28]
  41d79c:	ldr	w8, [sp, #28]
  41d7a0:	cmp	w8, #0xf
  41d7a4:	b.ne	41d8e4 <ferror@plt+0x1bbb4>  // b.any
  41d7a8:	ldr	x8, [sp, #32]
  41d7ac:	mov	x9, #0x60000000            	// #1610612736
  41d7b0:	subs	x8, x8, x9
  41d7b4:	cmp	x8, #0x15
  41d7b8:	str	x8, [sp, #16]
  41d7bc:	b.hi	41d8d8 <ferror@plt+0x1bba8>  // b.pmore
  41d7c0:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41d7c4:	add	x8, x8, #0xc10
  41d7c8:	ldr	x11, [sp, #16]
  41d7cc:	ldrsw	x10, [x8, x11, lsl #2]
  41d7d0:	add	x9, x8, x10
  41d7d4:	br	x9
  41d7d8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d7dc:	add	x8, x8, #0x76c
  41d7e0:	str	x8, [sp, #40]
  41d7e4:	b	41d974 <ferror@plt+0x1bc44>
  41d7e8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d7ec:	add	x8, x8, #0x773
  41d7f0:	str	x8, [sp, #40]
  41d7f4:	b	41d974 <ferror@plt+0x1bc44>
  41d7f8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d7fc:	add	x8, x8, #0x780
  41d800:	str	x8, [sp, #40]
  41d804:	b	41d974 <ferror@plt+0x1bc44>
  41d808:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d80c:	add	x8, x8, #0x790
  41d810:	str	x8, [sp, #40]
  41d814:	b	41d974 <ferror@plt+0x1bc44>
  41d818:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d81c:	add	x8, x8, #0x79f
  41d820:	str	x8, [sp, #40]
  41d824:	b	41d974 <ferror@plt+0x1bc44>
  41d828:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d82c:	add	x8, x8, #0x7ac
  41d830:	str	x8, [sp, #40]
  41d834:	b	41d974 <ferror@plt+0x1bc44>
  41d838:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d83c:	add	x8, x8, #0x7b9
  41d840:	str	x8, [sp, #40]
  41d844:	b	41d974 <ferror@plt+0x1bc44>
  41d848:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d84c:	add	x8, x8, #0x7ca
  41d850:	str	x8, [sp, #40]
  41d854:	b	41d974 <ferror@plt+0x1bc44>
  41d858:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d85c:	add	x8, x8, #0x7d8
  41d860:	str	x8, [sp, #40]
  41d864:	b	41d974 <ferror@plt+0x1bc44>
  41d868:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d86c:	add	x8, x8, #0x7e4
  41d870:	str	x8, [sp, #40]
  41d874:	b	41d974 <ferror@plt+0x1bc44>
  41d878:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d87c:	add	x8, x8, #0x7f0
  41d880:	str	x8, [sp, #40]
  41d884:	b	41d974 <ferror@plt+0x1bc44>
  41d888:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d88c:	add	x8, x8, #0x7fc
  41d890:	str	x8, [sp, #40]
  41d894:	b	41d974 <ferror@plt+0x1bc44>
  41d898:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d89c:	add	x8, x8, #0x808
  41d8a0:	str	x8, [sp, #40]
  41d8a4:	b	41d974 <ferror@plt+0x1bc44>
  41d8a8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d8ac:	add	x8, x8, #0x815
  41d8b0:	str	x8, [sp, #40]
  41d8b4:	b	41d974 <ferror@plt+0x1bc44>
  41d8b8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d8bc:	add	x8, x8, #0x822
  41d8c0:	str	x8, [sp, #40]
  41d8c4:	b	41d974 <ferror@plt+0x1bc44>
  41d8c8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d8cc:	add	x8, x8, #0x82b
  41d8d0:	str	x8, [sp, #40]
  41d8d4:	b	41d974 <ferror@plt+0x1bc44>
  41d8d8:	mov	x8, xzr
  41d8dc:	str	x8, [sp, #40]
  41d8e0:	b	41d974 <ferror@plt+0x1bc44>
  41d8e4:	ldr	w8, [sp, #28]
  41d8e8:	cmp	w8, #0x32
  41d8ec:	b.ne	41d96c <ferror@plt+0x1bc3c>  // b.any
  41d8f0:	ldr	x8, [sp, #32]
  41d8f4:	mov	x9, #0x60000000            	// #1610612736
  41d8f8:	subs	x8, x8, x9
  41d8fc:	cmp	x8, #0x14
  41d900:	str	x8, [sp, #8]
  41d904:	b.hi	41d960 <ferror@plt+0x1bc30>  // b.pmore
  41d908:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41d90c:	add	x8, x8, #0xbbc
  41d910:	ldr	x11, [sp, #8]
  41d914:	ldrsw	x10, [x8, x11, lsl #2]
  41d918:	add	x9, x8, x10
  41d91c:	br	x9
  41d920:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d924:	add	x8, x8, #0x76c
  41d928:	str	x8, [sp, #40]
  41d92c:	b	41d974 <ferror@plt+0x1bc44>
  41d930:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d934:	add	x8, x8, #0x808
  41d938:	str	x8, [sp, #40]
  41d93c:	b	41d974 <ferror@plt+0x1bc44>
  41d940:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d944:	add	x8, x8, #0x815
  41d948:	str	x8, [sp, #40]
  41d94c:	b	41d974 <ferror@plt+0x1bc44>
  41d950:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41d954:	add	x8, x8, #0x822
  41d958:	str	x8, [sp, #40]
  41d95c:	b	41d974 <ferror@plt+0x1bc44>
  41d960:	mov	x8, xzr
  41d964:	str	x8, [sp, #40]
  41d968:	b	41d974 <ferror@plt+0x1bc44>
  41d96c:	mov	x8, xzr
  41d970:	str	x8, [sp, #40]
  41d974:	ldr	x0, [sp, #40]
  41d978:	add	sp, sp, #0x30
  41d97c:	ret
  41d980:	sub	sp, sp, #0x20
  41d984:	mov	x8, #0xe550                	// #58704
  41d988:	movk	x8, #0x6464, lsl #16
  41d98c:	str	x0, [sp, #16]
  41d990:	ldr	x9, [sp, #16]
  41d994:	cmp	x9, x8
  41d998:	str	x9, [sp, #8]
  41d99c:	b.eq	41da4c <ferror@plt+0x1bd1c>  // b.none
  41d9a0:	b	41d9a4 <ferror@plt+0x1bc74>
  41d9a4:	mov	x8, #0xe550                	// #58704
  41d9a8:	movk	x8, #0x6474, lsl #16
  41d9ac:	ldr	x9, [sp, #8]
  41d9b0:	cmp	x9, x8
  41d9b4:	b.eq	41da5c <ferror@plt+0x1bd2c>  // b.none
  41d9b8:	b	41d9bc <ferror@plt+0x1bc8c>
  41d9bc:	mov	x8, #0xfff7                	// #65527
  41d9c0:	movk	x8, #0x6fff, lsl #16
  41d9c4:	ldr	x9, [sp, #8]
  41d9c8:	cmp	x9, x8
  41d9cc:	b.eq	41da6c <ferror@plt+0x1bd3c>  // b.none
  41d9d0:	b	41d9d4 <ferror@plt+0x1bca4>
  41d9d4:	mov	x8, #0xfffa                	// #65530
  41d9d8:	movk	x8, #0x6fff, lsl #16
  41d9dc:	ldr	x9, [sp, #8]
  41d9e0:	cmp	x9, x8
  41d9e4:	b.eq	41da7c <ferror@plt+0x1bd4c>  // b.none
  41d9e8:	b	41d9ec <ferror@plt+0x1bcbc>
  41d9ec:	mov	x8, #0xfffb                	// #65531
  41d9f0:	movk	x8, #0x6fff, lsl #16
  41d9f4:	ldr	x9, [sp, #8]
  41d9f8:	cmp	x9, x8
  41d9fc:	b.eq	41da8c <ferror@plt+0x1bd5c>  // b.none
  41da00:	b	41da04 <ferror@plt+0x1bcd4>
  41da04:	mov	x8, #0xfffc                	// #65532
  41da08:	movk	x8, #0x6fff, lsl #16
  41da0c:	ldr	x9, [sp, #8]
  41da10:	cmp	x9, x8
  41da14:	b.eq	41da9c <ferror@plt+0x1bd6c>  // b.none
  41da18:	b	41da1c <ferror@plt+0x1bcec>
  41da1c:	mov	x8, #0xfffd                	// #65533
  41da20:	movk	x8, #0x6fff, lsl #16
  41da24:	ldr	x9, [sp, #8]
  41da28:	cmp	x9, x8
  41da2c:	b.eq	41daac <ferror@plt+0x1bd7c>  // b.none
  41da30:	b	41da34 <ferror@plt+0x1bd04>
  41da34:	mov	x8, #0xffff                	// #65535
  41da38:	movk	x8, #0x6fff, lsl #16
  41da3c:	ldr	x9, [sp, #8]
  41da40:	cmp	x9, x8
  41da44:	b.eq	41dabc <ferror@plt+0x1bd8c>  // b.none
  41da48:	b	41dacc <ferror@plt+0x1bd9c>
  41da4c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41da50:	add	x8, x8, #0x83b
  41da54:	str	x8, [sp, #24]
  41da58:	b	41dad4 <ferror@plt+0x1bda4>
  41da5c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41da60:	add	x8, x8, #0x84a
  41da64:	str	x8, [sp, #24]
  41da68:	b	41dad4 <ferror@plt+0x1bda4>
  41da6c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41da70:	add	x8, x8, #0x85b
  41da74:	str	x8, [sp, #24]
  41da78:	b	41dad4 <ferror@plt+0x1bda4>
  41da7c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41da80:	add	x8, x8, #0x865
  41da84:	str	x8, [sp, #24]
  41da88:	b	41dad4 <ferror@plt+0x1bda4>
  41da8c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41da90:	add	x8, x8, #0x870
  41da94:	str	x8, [sp, #24]
  41da98:	b	41dad4 <ferror@plt+0x1bda4>
  41da9c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41daa0:	add	x8, x8, #0x87d
  41daa4:	str	x8, [sp, #24]
  41daa8:	b	41dad4 <ferror@plt+0x1bda4>
  41daac:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41dab0:	add	x8, x8, #0x88b
  41dab4:	str	x8, [sp, #24]
  41dab8:	b	41dad4 <ferror@plt+0x1bda4>
  41dabc:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41dac0:	add	x8, x8, #0x896
  41dac4:	str	x8, [sp, #24]
  41dac8:	b	41dad4 <ferror@plt+0x1bda4>
  41dacc:	mov	x8, xzr
  41dad0:	str	x8, [sp, #24]
  41dad4:	ldr	x0, [sp, #24]
  41dad8:	add	sp, sp, #0x20
  41dadc:	ret
  41dae0:	sub	sp, sp, #0x90
  41dae4:	stp	x29, x30, [sp, #128]
  41dae8:	add	x29, sp, #0x80
  41daec:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  41daf0:	add	x8, x8, #0x570
  41daf4:	adrp	x9, 4be000 <stdout@@GLIBC_2.17+0x900>
  41daf8:	add	x9, x9, #0x578
  41dafc:	adrp	x10, 486000 <warn@@Base+0x14d44>
  41db00:	add	x10, x10, #0xd75
  41db04:	mov	x11, xzr
  41db08:	mov	x3, #0x1                   	// #1
  41db0c:	adrp	x12, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  41db10:	add	x12, x12, #0x5a0
  41db14:	adrp	x13, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  41db18:	add	x13, x13, #0x578
  41db1c:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  41db20:	add	x14, x14, #0xbe0
  41db24:	stur	x0, [x29, #-16]
  41db28:	ldur	x1, [x29, #-16]
  41db2c:	ldr	x2, [x8]
  41db30:	ldr	x4, [x9]
  41db34:	mov	x0, x10
  41db38:	stur	x11, [x29, #-48]
  41db3c:	stur	x3, [x29, #-56]
  41db40:	str	x12, [sp, #64]
  41db44:	str	x13, [sp, #56]
  41db48:	str	x14, [sp, #48]
  41db4c:	str	x1, [sp, #40]
  41db50:	str	x2, [sp, #32]
  41db54:	str	x4, [sp, #24]
  41db58:	bl	401cf0 <gettext@plt>
  41db5c:	ldur	x1, [x29, #-48]
  41db60:	str	x0, [sp, #16]
  41db64:	mov	x0, x1
  41db68:	ldr	x1, [sp, #40]
  41db6c:	ldr	x2, [sp, #32]
  41db70:	ldur	x3, [x29, #-56]
  41db74:	ldr	x4, [sp, #24]
  41db78:	ldr	x5, [sp, #16]
  41db7c:	bl	4020ec <ferror@plt+0x3bc>
  41db80:	stur	x0, [x29, #-24]
  41db84:	ldur	x8, [x29, #-24]
  41db88:	cbnz	x8, 41db94 <ferror@plt+0x1be64>
  41db8c:	stur	wzr, [x29, #-4]
  41db90:	b	41dcf8 <ferror@plt+0x1bfc8>
  41db94:	ldur	x8, [x29, #-24]
  41db98:	stur	x8, [x29, #-32]
  41db9c:	ldr	x8, [sp, #64]
  41dba0:	str	xzr, [x8]
  41dba4:	ldur	x8, [x29, #-32]
  41dba8:	add	x8, x8, #0x8
  41dbac:	ldur	x9, [x29, #-24]
  41dbb0:	adrp	x10, 4be000 <stdout@@GLIBC_2.17+0x900>
  41dbb4:	add	x10, x10, #0x578
  41dbb8:	ldr	x10, [x10]
  41dbbc:	add	x9, x9, x10
  41dbc0:	cmp	x8, x9
  41dbc4:	b.hi	41dc04 <ferror@plt+0x1bed4>  // b.pmore
  41dbc8:	ldr	x8, [sp, #64]
  41dbcc:	ldr	x9, [x8]
  41dbd0:	add	x9, x9, #0x1
  41dbd4:	str	x9, [x8]
  41dbd8:	ldr	x9, [sp, #56]
  41dbdc:	ldr	x10, [x9]
  41dbe0:	ldur	x0, [x29, #-32]
  41dbe4:	mov	w1, #0x4                   	// #4
  41dbe8:	blr	x10
  41dbec:	cbnz	x0, 41dbf4 <ferror@plt+0x1bec4>
  41dbf0:	b	41dc04 <ferror@plt+0x1bed4>
  41dbf4:	ldur	x8, [x29, #-32]
  41dbf8:	add	x8, x8, #0x8
  41dbfc:	stur	x8, [x29, #-32]
  41dc00:	b	41dba4 <ferror@plt+0x1be74>
  41dc04:	ldr	x8, [sp, #64]
  41dc08:	ldr	x0, [x8]
  41dc0c:	mov	x1, #0x10                  	// #16
  41dc10:	bl	44a960 <ferror@plt+0x48c30>
  41dc14:	ldr	x8, [sp, #48]
  41dc18:	str	x0, [x8]
  41dc1c:	ldr	x9, [x8]
  41dc20:	cbnz	x9, 41dc4c <ferror@plt+0x1bf1c>
  41dc24:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41dc28:	add	x0, x0, #0xd85
  41dc2c:	bl	401cf0 <gettext@plt>
  41dc30:	ldr	x8, [sp, #64]
  41dc34:	ldr	x1, [x8]
  41dc38:	bl	4711a8 <error@@Base>
  41dc3c:	ldur	x0, [x29, #-24]
  41dc40:	bl	401bd0 <free@plt>
  41dc44:	stur	wzr, [x29, #-4]
  41dc48:	b	41dcf8 <ferror@plt+0x1bfc8>
  41dc4c:	ldur	x8, [x29, #-24]
  41dc50:	stur	x8, [x29, #-32]
  41dc54:	ldr	x8, [sp, #48]
  41dc58:	ldr	x9, [x8]
  41dc5c:	stur	x9, [x29, #-40]
  41dc60:	ldur	x8, [x29, #-40]
  41dc64:	ldr	x9, [sp, #48]
  41dc68:	ldr	x10, [x9]
  41dc6c:	ldr	x11, [sp, #64]
  41dc70:	ldr	x12, [x11]
  41dc74:	mov	x13, #0x10                  	// #16
  41dc78:	mul	x12, x13, x12
  41dc7c:	add	x10, x10, x12
  41dc80:	cmp	x8, x10
  41dc84:	b.cs	41dce8 <ferror@plt+0x1bfb8>  // b.hs, b.nlast
  41dc88:	ldr	x8, [sp, #56]
  41dc8c:	ldr	x9, [x8]
  41dc90:	ldur	x0, [x29, #-32]
  41dc94:	mov	w10, #0x4                   	// #4
  41dc98:	mov	w1, w10
  41dc9c:	str	w10, [sp, #12]
  41dca0:	blr	x9
  41dca4:	ldur	x8, [x29, #-40]
  41dca8:	str	x0, [x8]
  41dcac:	ldr	x8, [sp, #56]
  41dcb0:	ldr	x9, [x8]
  41dcb4:	ldur	x11, [x29, #-32]
  41dcb8:	add	x0, x11, #0x4
  41dcbc:	ldr	w1, [sp, #12]
  41dcc0:	blr	x9
  41dcc4:	ldur	x8, [x29, #-40]
  41dcc8:	str	x0, [x8, #8]
  41dccc:	ldur	x8, [x29, #-32]
  41dcd0:	add	x8, x8, #0x8
  41dcd4:	stur	x8, [x29, #-32]
  41dcd8:	ldur	x8, [x29, #-40]
  41dcdc:	add	x8, x8, #0x10
  41dce0:	stur	x8, [x29, #-40]
  41dce4:	b	41dc60 <ferror@plt+0x1bf30>
  41dce8:	ldur	x0, [x29, #-24]
  41dcec:	bl	401bd0 <free@plt>
  41dcf0:	mov	w8, #0x1                   	// #1
  41dcf4:	stur	w8, [x29, #-4]
  41dcf8:	ldur	w0, [x29, #-4]
  41dcfc:	ldp	x29, x30, [sp, #128]
  41dd00:	add	sp, sp, #0x90
  41dd04:	ret
  41dd08:	sub	sp, sp, #0x90
  41dd0c:	stp	x29, x30, [sp, #128]
  41dd10:	add	x29, sp, #0x80
  41dd14:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  41dd18:	add	x8, x8, #0x570
  41dd1c:	adrp	x9, 4be000 <stdout@@GLIBC_2.17+0x900>
  41dd20:	add	x9, x9, #0x578
  41dd24:	adrp	x10, 486000 <warn@@Base+0x14d44>
  41dd28:	add	x10, x10, #0xd75
  41dd2c:	mov	x11, xzr
  41dd30:	mov	x3, #0x1                   	// #1
  41dd34:	adrp	x12, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  41dd38:	add	x12, x12, #0x5a0
  41dd3c:	adrp	x13, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  41dd40:	add	x13, x13, #0x578
  41dd44:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  41dd48:	add	x14, x14, #0xbe0
  41dd4c:	stur	x0, [x29, #-16]
  41dd50:	ldur	x1, [x29, #-16]
  41dd54:	ldr	x2, [x8]
  41dd58:	ldr	x4, [x9]
  41dd5c:	mov	x0, x10
  41dd60:	stur	x11, [x29, #-48]
  41dd64:	stur	x3, [x29, #-56]
  41dd68:	str	x12, [sp, #64]
  41dd6c:	str	x13, [sp, #56]
  41dd70:	str	x14, [sp, #48]
  41dd74:	str	x1, [sp, #40]
  41dd78:	str	x2, [sp, #32]
  41dd7c:	str	x4, [sp, #24]
  41dd80:	bl	401cf0 <gettext@plt>
  41dd84:	ldur	x1, [x29, #-48]
  41dd88:	str	x0, [sp, #16]
  41dd8c:	mov	x0, x1
  41dd90:	ldr	x1, [sp, #40]
  41dd94:	ldr	x2, [sp, #32]
  41dd98:	ldur	x3, [x29, #-56]
  41dd9c:	ldr	x4, [sp, #24]
  41dda0:	ldr	x5, [sp, #16]
  41dda4:	bl	4020ec <ferror@plt+0x3bc>
  41dda8:	stur	x0, [x29, #-24]
  41ddac:	ldur	x8, [x29, #-24]
  41ddb0:	cbnz	x8, 41ddbc <ferror@plt+0x1c08c>
  41ddb4:	stur	wzr, [x29, #-4]
  41ddb8:	b	41df20 <ferror@plt+0x1c1f0>
  41ddbc:	ldur	x8, [x29, #-24]
  41ddc0:	stur	x8, [x29, #-32]
  41ddc4:	ldr	x8, [sp, #64]
  41ddc8:	str	xzr, [x8]
  41ddcc:	ldur	x8, [x29, #-32]
  41ddd0:	add	x8, x8, #0x10
  41ddd4:	ldur	x9, [x29, #-24]
  41ddd8:	adrp	x10, 4be000 <stdout@@GLIBC_2.17+0x900>
  41dddc:	add	x10, x10, #0x578
  41dde0:	ldr	x10, [x10]
  41dde4:	add	x9, x9, x10
  41dde8:	cmp	x8, x9
  41ddec:	b.hi	41de2c <ferror@plt+0x1c0fc>  // b.pmore
  41ddf0:	ldr	x8, [sp, #64]
  41ddf4:	ldr	x9, [x8]
  41ddf8:	add	x9, x9, #0x1
  41ddfc:	str	x9, [x8]
  41de00:	ldr	x9, [sp, #56]
  41de04:	ldr	x10, [x9]
  41de08:	ldur	x0, [x29, #-32]
  41de0c:	mov	w1, #0x8                   	// #8
  41de10:	blr	x10
  41de14:	cbnz	x0, 41de1c <ferror@plt+0x1c0ec>
  41de18:	b	41de2c <ferror@plt+0x1c0fc>
  41de1c:	ldur	x8, [x29, #-32]
  41de20:	add	x8, x8, #0x10
  41de24:	stur	x8, [x29, #-32]
  41de28:	b	41ddcc <ferror@plt+0x1c09c>
  41de2c:	ldr	x8, [sp, #64]
  41de30:	ldr	x0, [x8]
  41de34:	mov	x1, #0x10                  	// #16
  41de38:	bl	44a960 <ferror@plt+0x48c30>
  41de3c:	ldr	x8, [sp, #48]
  41de40:	str	x0, [x8]
  41de44:	ldr	x9, [x8]
  41de48:	cbnz	x9, 41de74 <ferror@plt+0x1c144>
  41de4c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41de50:	add	x0, x0, #0xd85
  41de54:	bl	401cf0 <gettext@plt>
  41de58:	ldr	x8, [sp, #64]
  41de5c:	ldr	x1, [x8]
  41de60:	bl	4711a8 <error@@Base>
  41de64:	ldur	x0, [x29, #-24]
  41de68:	bl	401bd0 <free@plt>
  41de6c:	stur	wzr, [x29, #-4]
  41de70:	b	41df20 <ferror@plt+0x1c1f0>
  41de74:	ldur	x8, [x29, #-24]
  41de78:	stur	x8, [x29, #-32]
  41de7c:	ldr	x8, [sp, #48]
  41de80:	ldr	x9, [x8]
  41de84:	stur	x9, [x29, #-40]
  41de88:	ldur	x8, [x29, #-40]
  41de8c:	ldr	x9, [sp, #48]
  41de90:	ldr	x10, [x9]
  41de94:	ldr	x11, [sp, #64]
  41de98:	ldr	x12, [x11]
  41de9c:	mov	x13, #0x10                  	// #16
  41dea0:	mul	x12, x13, x12
  41dea4:	add	x10, x10, x12
  41dea8:	cmp	x8, x10
  41deac:	b.cs	41df10 <ferror@plt+0x1c1e0>  // b.hs, b.nlast
  41deb0:	ldr	x8, [sp, #56]
  41deb4:	ldr	x9, [x8]
  41deb8:	ldur	x0, [x29, #-32]
  41debc:	mov	w10, #0x8                   	// #8
  41dec0:	mov	w1, w10
  41dec4:	str	w10, [sp, #12]
  41dec8:	blr	x9
  41decc:	ldur	x8, [x29, #-40]
  41ded0:	str	x0, [x8]
  41ded4:	ldr	x8, [sp, #56]
  41ded8:	ldr	x9, [x8]
  41dedc:	ldur	x11, [x29, #-32]
  41dee0:	add	x0, x11, #0x8
  41dee4:	ldr	w1, [sp, #12]
  41dee8:	blr	x9
  41deec:	ldur	x8, [x29, #-40]
  41def0:	str	x0, [x8, #8]
  41def4:	ldur	x8, [x29, #-32]
  41def8:	add	x8, x8, #0x10
  41defc:	stur	x8, [x29, #-32]
  41df00:	ldur	x8, [x29, #-40]
  41df04:	add	x8, x8, #0x10
  41df08:	stur	x8, [x29, #-40]
  41df0c:	b	41de88 <ferror@plt+0x1c158>
  41df10:	ldur	x0, [x29, #-24]
  41df14:	bl	401bd0 <free@plt>
  41df18:	mov	w8, #0x1                   	// #1
  41df1c:	stur	w8, [x29, #-4]
  41df20:	ldur	w0, [x29, #-4]
  41df24:	ldp	x29, x30, [sp, #128]
  41df28:	add	sp, sp, #0x90
  41df2c:	ret
  41df30:	sub	sp, sp, #0x40
  41df34:	stp	x29, x30, [sp, #48]
  41df38:	add	x29, sp, #0x30
  41df3c:	stur	x0, [x29, #-16]
  41df40:	str	x1, [sp, #24]
  41df44:	str	x2, [sp, #16]
  41df48:	ldur	x0, [x29, #-16]
  41df4c:	bl	41c9f4 <ferror@plt+0x1acc4>
  41df50:	cbnz	w0, 41df70 <ferror@plt+0x1c240>
  41df54:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41df58:	add	x0, x0, #0xdbd
  41df5c:	bl	401cf0 <gettext@plt>
  41df60:	bl	4712bc <warn@@Base>
  41df64:	ldr	x8, [sp, #24]
  41df68:	stur	x8, [x29, #-8]
  41df6c:	b	41e05c <ferror@plt+0x1c32c>
  41df70:	ldur	x8, [x29, #-16]
  41df74:	ldr	x8, [x8, #120]
  41df78:	str	x8, [sp, #8]
  41df7c:	ldr	x8, [sp, #8]
  41df80:	ldur	x9, [x29, #-16]
  41df84:	ldr	x9, [x9, #120]
  41df88:	ldur	x10, [x29, #-16]
  41df8c:	ldr	w11, [x10, #92]
  41df90:	mov	w10, w11
  41df94:	mov	x12, #0x40                  	// #64
  41df98:	mul	x10, x12, x10
  41df9c:	add	x9, x9, x10
  41dfa0:	cmp	x8, x9
  41dfa4:	b.cs	41e040 <ferror@plt+0x1c310>  // b.hs, b.nlast
  41dfa8:	ldr	x8, [sp, #8]
  41dfac:	ldr	x8, [x8]
  41dfb0:	cmp	x8, #0x1
  41dfb4:	b.eq	41dfbc <ferror@plt+0x1c28c>  // b.none
  41dfb8:	b	41e030 <ferror@plt+0x1c300>
  41dfbc:	ldr	x8, [sp, #24]
  41dfc0:	ldr	x9, [sp, #8]
  41dfc4:	ldr	x9, [x9, #24]
  41dfc8:	ldr	x10, [sp, #8]
  41dfcc:	ldr	x10, [x10, #56]
  41dfd0:	mov	x11, xzr
  41dfd4:	subs	x10, x11, x10
  41dfd8:	and	x9, x9, x10
  41dfdc:	cmp	x8, x9
  41dfe0:	b.cc	41e030 <ferror@plt+0x1c300>  // b.lo, b.ul, b.last
  41dfe4:	ldr	x8, [sp, #24]
  41dfe8:	ldr	x9, [sp, #16]
  41dfec:	add	x8, x8, x9
  41dff0:	ldr	x9, [sp, #8]
  41dff4:	ldr	x9, [x9, #24]
  41dff8:	ldr	x10, [sp, #8]
  41dffc:	ldr	x10, [x10, #40]
  41e000:	add	x9, x9, x10
  41e004:	cmp	x8, x9
  41e008:	b.hi	41e030 <ferror@plt+0x1c300>  // b.pmore
  41e00c:	ldr	x8, [sp, #24]
  41e010:	ldr	x9, [sp, #8]
  41e014:	ldr	x9, [x9, #24]
  41e018:	subs	x8, x8, x9
  41e01c:	ldr	x9, [sp, #8]
  41e020:	ldr	x9, [x9, #16]
  41e024:	add	x8, x8, x9
  41e028:	stur	x8, [x29, #-8]
  41e02c:	b	41e05c <ferror@plt+0x1c32c>
  41e030:	ldr	x8, [sp, #8]
  41e034:	add	x8, x8, #0x40
  41e038:	str	x8, [sp, #8]
  41e03c:	b	41df7c <ferror@plt+0x1c24c>
  41e040:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41e044:	add	x0, x0, #0xdfa
  41e048:	bl	401cf0 <gettext@plt>
  41e04c:	ldr	x1, [sp, #24]
  41e050:	bl	4712bc <warn@@Base>
  41e054:	ldr	x8, [sp, #24]
  41e058:	stur	x8, [x29, #-8]
  41e05c:	ldur	x0, [x29, #-8]
  41e060:	ldp	x29, x30, [sp, #48]
  41e064:	add	sp, sp, #0x40
  41e068:	ret
  41e06c:	sub	sp, sp, #0x70
  41e070:	stp	x29, x30, [sp, #96]
  41e074:	add	x29, sp, #0x60
  41e078:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  41e07c:	add	x8, x8, #0x5b4
  41e080:	stur	x0, [x29, #-16]
  41e084:	stur	x1, [x29, #-24]
  41e088:	ldur	x9, [x29, #-24]
  41e08c:	str	x8, [sp, #48]
  41e090:	str	x9, [sp, #40]
  41e094:	cbz	x9, 41e5d4 <ferror@plt+0x1c8a4>
  41e098:	b	41e09c <ferror@plt+0x1c36c>
  41e09c:	ldr	x8, [sp, #40]
  41e0a0:	cmp	x8, #0x1
  41e0a4:	b.eq	41e5e4 <ferror@plt+0x1c8b4>  // b.none
  41e0a8:	b	41e0ac <ferror@plt+0x1c37c>
  41e0ac:	ldr	x8, [sp, #40]
  41e0b0:	cmp	x8, #0x2
  41e0b4:	b.eq	41e5f4 <ferror@plt+0x1c8c4>  // b.none
  41e0b8:	b	41e0bc <ferror@plt+0x1c38c>
  41e0bc:	ldr	x8, [sp, #40]
  41e0c0:	cmp	x8, #0x3
  41e0c4:	b.eq	41e604 <ferror@plt+0x1c8d4>  // b.none
  41e0c8:	b	41e0cc <ferror@plt+0x1c39c>
  41e0cc:	ldr	x8, [sp, #40]
  41e0d0:	cmp	x8, #0x4
  41e0d4:	b.eq	41e614 <ferror@plt+0x1c8e4>  // b.none
  41e0d8:	b	41e0dc <ferror@plt+0x1c3ac>
  41e0dc:	ldr	x8, [sp, #40]
  41e0e0:	cmp	x8, #0x5
  41e0e4:	b.eq	41e624 <ferror@plt+0x1c8f4>  // b.none
  41e0e8:	b	41e0ec <ferror@plt+0x1c3bc>
  41e0ec:	ldr	x8, [sp, #40]
  41e0f0:	cmp	x8, #0x6
  41e0f4:	b.eq	41e634 <ferror@plt+0x1c904>  // b.none
  41e0f8:	b	41e0fc <ferror@plt+0x1c3cc>
  41e0fc:	ldr	x8, [sp, #40]
  41e100:	cmp	x8, #0x7
  41e104:	b.eq	41e644 <ferror@plt+0x1c914>  // b.none
  41e108:	b	41e10c <ferror@plt+0x1c3dc>
  41e10c:	ldr	x8, [sp, #40]
  41e110:	cmp	x8, #0x8
  41e114:	b.eq	41e654 <ferror@plt+0x1c924>  // b.none
  41e118:	b	41e11c <ferror@plt+0x1c3ec>
  41e11c:	ldr	x8, [sp, #40]
  41e120:	cmp	x8, #0x9
  41e124:	b.eq	41e664 <ferror@plt+0x1c934>  // b.none
  41e128:	b	41e12c <ferror@plt+0x1c3fc>
  41e12c:	ldr	x8, [sp, #40]
  41e130:	cmp	x8, #0xa
  41e134:	b.eq	41e674 <ferror@plt+0x1c944>  // b.none
  41e138:	b	41e13c <ferror@plt+0x1c40c>
  41e13c:	ldr	x8, [sp, #40]
  41e140:	cmp	x8, #0xb
  41e144:	b.eq	41e684 <ferror@plt+0x1c954>  // b.none
  41e148:	b	41e14c <ferror@plt+0x1c41c>
  41e14c:	ldr	x8, [sp, #40]
  41e150:	cmp	x8, #0xc
  41e154:	b.eq	41e694 <ferror@plt+0x1c964>  // b.none
  41e158:	b	41e15c <ferror@plt+0x1c42c>
  41e15c:	ldr	x8, [sp, #40]
  41e160:	cmp	x8, #0xd
  41e164:	b.eq	41e6a4 <ferror@plt+0x1c974>  // b.none
  41e168:	b	41e16c <ferror@plt+0x1c43c>
  41e16c:	ldr	x8, [sp, #40]
  41e170:	cmp	x8, #0xe
  41e174:	b.eq	41e6b4 <ferror@plt+0x1c984>  // b.none
  41e178:	b	41e17c <ferror@plt+0x1c44c>
  41e17c:	ldr	x8, [sp, #40]
  41e180:	cmp	x8, #0xf
  41e184:	b.eq	41e6c4 <ferror@plt+0x1c994>  // b.none
  41e188:	b	41e18c <ferror@plt+0x1c45c>
  41e18c:	ldr	x8, [sp, #40]
  41e190:	cmp	x8, #0x10
  41e194:	b.eq	41e6d4 <ferror@plt+0x1c9a4>  // b.none
  41e198:	b	41e19c <ferror@plt+0x1c46c>
  41e19c:	ldr	x8, [sp, #40]
  41e1a0:	cmp	x8, #0x11
  41e1a4:	b.eq	41e6e4 <ferror@plt+0x1c9b4>  // b.none
  41e1a8:	b	41e1ac <ferror@plt+0x1c47c>
  41e1ac:	ldr	x8, [sp, #40]
  41e1b0:	cmp	x8, #0x12
  41e1b4:	b.eq	41e6f4 <ferror@plt+0x1c9c4>  // b.none
  41e1b8:	b	41e1bc <ferror@plt+0x1c48c>
  41e1bc:	ldr	x8, [sp, #40]
  41e1c0:	cmp	x8, #0x13
  41e1c4:	b.eq	41e704 <ferror@plt+0x1c9d4>  // b.none
  41e1c8:	b	41e1cc <ferror@plt+0x1c49c>
  41e1cc:	ldr	x8, [sp, #40]
  41e1d0:	cmp	x8, #0x14
  41e1d4:	b.eq	41e714 <ferror@plt+0x1c9e4>  // b.none
  41e1d8:	b	41e1dc <ferror@plt+0x1c4ac>
  41e1dc:	ldr	x8, [sp, #40]
  41e1e0:	cmp	x8, #0x15
  41e1e4:	b.eq	41e724 <ferror@plt+0x1c9f4>  // b.none
  41e1e8:	b	41e1ec <ferror@plt+0x1c4bc>
  41e1ec:	ldr	x8, [sp, #40]
  41e1f0:	cmp	x8, #0x16
  41e1f4:	b.eq	41e734 <ferror@plt+0x1ca04>  // b.none
  41e1f8:	b	41e1fc <ferror@plt+0x1c4cc>
  41e1fc:	ldr	x8, [sp, #40]
  41e200:	cmp	x8, #0x17
  41e204:	b.eq	41e744 <ferror@plt+0x1ca14>  // b.none
  41e208:	b	41e20c <ferror@plt+0x1c4dc>
  41e20c:	ldr	x8, [sp, #40]
  41e210:	cmp	x8, #0x18
  41e214:	b.eq	41e754 <ferror@plt+0x1ca24>  // b.none
  41e218:	b	41e21c <ferror@plt+0x1c4ec>
  41e21c:	ldr	x8, [sp, #40]
  41e220:	cmp	x8, #0x19
  41e224:	b.eq	41e764 <ferror@plt+0x1ca34>  // b.none
  41e228:	b	41e22c <ferror@plt+0x1c4fc>
  41e22c:	ldr	x8, [sp, #40]
  41e230:	cmp	x8, #0x1a
  41e234:	b.eq	41e774 <ferror@plt+0x1ca44>  // b.none
  41e238:	b	41e23c <ferror@plt+0x1c50c>
  41e23c:	ldr	x8, [sp, #40]
  41e240:	cmp	x8, #0x1b
  41e244:	b.eq	41e784 <ferror@plt+0x1ca54>  // b.none
  41e248:	b	41e24c <ferror@plt+0x1c51c>
  41e24c:	ldr	x8, [sp, #40]
  41e250:	cmp	x8, #0x1c
  41e254:	b.eq	41e794 <ferror@plt+0x1ca64>  // b.none
  41e258:	b	41e25c <ferror@plt+0x1c52c>
  41e25c:	ldr	x8, [sp, #40]
  41e260:	cmp	x8, #0x1d
  41e264:	b.eq	41e7a4 <ferror@plt+0x1ca74>  // b.none
  41e268:	b	41e26c <ferror@plt+0x1c53c>
  41e26c:	ldr	x8, [sp, #40]
  41e270:	cmp	x8, #0x1e
  41e274:	b.eq	41e7b4 <ferror@plt+0x1ca84>  // b.none
  41e278:	b	41e27c <ferror@plt+0x1c54c>
  41e27c:	ldr	x8, [sp, #40]
  41e280:	cmp	x8, #0x20
  41e284:	b.eq	41e7c4 <ferror@plt+0x1ca94>  // b.none
  41e288:	b	41e28c <ferror@plt+0x1c55c>
  41e28c:	ldr	x8, [sp, #40]
  41e290:	cmp	x8, #0x21
  41e294:	b.eq	41e7d4 <ferror@plt+0x1caa4>  // b.none
  41e298:	b	41e29c <ferror@plt+0x1c56c>
  41e29c:	ldr	x8, [sp, #40]
  41e2a0:	cmp	x8, #0x22
  41e2a4:	b.eq	41e7e4 <ferror@plt+0x1cab4>  // b.none
  41e2a8:	b	41e2ac <ferror@plt+0x1c57c>
  41e2ac:	mov	x8, #0xfdf5                	// #65013
  41e2b0:	movk	x8, #0x6fff, lsl #16
  41e2b4:	ldr	x9, [sp, #40]
  41e2b8:	cmp	x9, x8
  41e2bc:	b.eq	41e9b4 <ferror@plt+0x1cc84>  // b.none
  41e2c0:	b	41e2c4 <ferror@plt+0x1c594>
  41e2c4:	mov	x8, #0xfdf6                	// #65014
  41e2c8:	movk	x8, #0x6fff, lsl #16
  41e2cc:	ldr	x9, [sp, #40]
  41e2d0:	cmp	x9, x8
  41e2d4:	b.eq	41e9d4 <ferror@plt+0x1cca4>  // b.none
  41e2d8:	b	41e2dc <ferror@plt+0x1c5ac>
  41e2dc:	mov	x8, #0xfdf7                	// #65015
  41e2e0:	movk	x8, #0x6fff, lsl #16
  41e2e4:	ldr	x9, [sp, #40]
  41e2e8:	cmp	x9, x8
  41e2ec:	b.eq	41e9f4 <ferror@plt+0x1ccc4>  // b.none
  41e2f0:	b	41e2f4 <ferror@plt+0x1c5c4>
  41e2f4:	mov	x8, #0xfdf8                	// #65016
  41e2f8:	movk	x8, #0x6fff, lsl #16
  41e2fc:	ldr	x9, [sp, #40]
  41e300:	cmp	x9, x8
  41e304:	b.eq	41e7f4 <ferror@plt+0x1cac4>  // b.none
  41e308:	b	41e30c <ferror@plt+0x1c5dc>
  41e30c:	mov	x8, #0xfdf9                	// #65017
  41e310:	movk	x8, #0x6fff, lsl #16
  41e314:	ldr	x9, [sp, #40]
  41e318:	cmp	x9, x8
  41e31c:	b.eq	41e804 <ferror@plt+0x1cad4>  // b.none
  41e320:	b	41e324 <ferror@plt+0x1c5f4>
  41e324:	mov	x8, #0xfdfa                	// #65018
  41e328:	movk	x8, #0x6fff, lsl #16
  41e32c:	ldr	x9, [sp, #40]
  41e330:	cmp	x9, x8
  41e334:	b.eq	41e814 <ferror@plt+0x1cae4>  // b.none
  41e338:	b	41e33c <ferror@plt+0x1c60c>
  41e33c:	mov	x8, #0xfdfb                	// #65019
  41e340:	movk	x8, #0x6fff, lsl #16
  41e344:	ldr	x9, [sp, #40]
  41e348:	cmp	x9, x8
  41e34c:	b.eq	41e824 <ferror@plt+0x1caf4>  // b.none
  41e350:	b	41e354 <ferror@plt+0x1c624>
  41e354:	mov	x8, #0xfdfc                	// #65020
  41e358:	movk	x8, #0x6fff, lsl #16
  41e35c:	ldr	x9, [sp, #40]
  41e360:	cmp	x9, x8
  41e364:	b.eq	41e834 <ferror@plt+0x1cb04>  // b.none
  41e368:	b	41e36c <ferror@plt+0x1c63c>
  41e36c:	mov	x8, #0xfdfd                	// #65021
  41e370:	movk	x8, #0x6fff, lsl #16
  41e374:	ldr	x9, [sp, #40]
  41e378:	cmp	x9, x8
  41e37c:	b.eq	41e844 <ferror@plt+0x1cb14>  // b.none
  41e380:	b	41e384 <ferror@plt+0x1c654>
  41e384:	mov	x8, #0xfdfe                	// #65022
  41e388:	movk	x8, #0x6fff, lsl #16
  41e38c:	ldr	x9, [sp, #40]
  41e390:	cmp	x9, x8
  41e394:	b.eq	41e854 <ferror@plt+0x1cb24>  // b.none
  41e398:	b	41e39c <ferror@plt+0x1c66c>
  41e39c:	mov	x8, #0xfdff                	// #65023
  41e3a0:	movk	x8, #0x6fff, lsl #16
  41e3a4:	ldr	x9, [sp, #40]
  41e3a8:	cmp	x9, x8
  41e3ac:	b.eq	41e864 <ferror@plt+0x1cb34>  // b.none
  41e3b0:	b	41e3b4 <ferror@plt+0x1c684>
  41e3b4:	mov	x8, #0xfe00                	// #65024
  41e3b8:	movk	x8, #0x6fff, lsl #16
  41e3bc:	ldr	x9, [sp, #40]
  41e3c0:	cmp	x9, x8
  41e3c4:	b.eq	41e874 <ferror@plt+0x1cb44>  // b.none
  41e3c8:	b	41e3cc <ferror@plt+0x1c69c>
  41e3cc:	mov	x8, #0xfef5                	// #65269
  41e3d0:	movk	x8, #0x6fff, lsl #16
  41e3d4:	ldr	x9, [sp, #40]
  41e3d8:	cmp	x9, x8
  41e3dc:	b.eq	41ea04 <ferror@plt+0x1ccd4>  // b.none
  41e3e0:	b	41e3e4 <ferror@plt+0x1c6b4>
  41e3e4:	mov	x8, #0xfef6                	// #65270
  41e3e8:	movk	x8, #0x6fff, lsl #16
  41e3ec:	ldr	x9, [sp, #40]
  41e3f0:	cmp	x9, x8
  41e3f4:	b.eq	41e904 <ferror@plt+0x1cbd4>  // b.none
  41e3f8:	b	41e3fc <ferror@plt+0x1c6cc>
  41e3fc:	mov	x8, #0xfef7                	// #65271
  41e400:	movk	x8, #0x6fff, lsl #16
  41e404:	ldr	x9, [sp, #40]
  41e408:	cmp	x9, x8
  41e40c:	b.eq	41e8f4 <ferror@plt+0x1cbc4>  // b.none
  41e410:	b	41e414 <ferror@plt+0x1c6e4>
  41e414:	mov	x8, #0xfef8                	// #65272
  41e418:	movk	x8, #0x6fff, lsl #16
  41e41c:	ldr	x9, [sp, #40]
  41e420:	cmp	x9, x8
  41e424:	b.eq	41e9c4 <ferror@plt+0x1cc94>  // b.none
  41e428:	b	41e42c <ferror@plt+0x1c6fc>
  41e42c:	mov	x8, #0xfef9                	// #65273
  41e430:	movk	x8, #0x6fff, lsl #16
  41e434:	ldr	x9, [sp, #40]
  41e438:	cmp	x9, x8
  41e43c:	b.eq	41e9e4 <ferror@plt+0x1ccb4>  // b.none
  41e440:	b	41e444 <ferror@plt+0x1c714>
  41e444:	mov	x8, #0xfefa                	// #65274
  41e448:	movk	x8, #0x6fff, lsl #16
  41e44c:	ldr	x9, [sp, #40]
  41e450:	cmp	x9, x8
  41e454:	b.eq	41e884 <ferror@plt+0x1cb54>  // b.none
  41e458:	b	41e45c <ferror@plt+0x1c72c>
  41e45c:	mov	x8, #0xfefb                	// #65275
  41e460:	movk	x8, #0x6fff, lsl #16
  41e464:	ldr	x9, [sp, #40]
  41e468:	cmp	x9, x8
  41e46c:	b.eq	41e894 <ferror@plt+0x1cb64>  // b.none
  41e470:	b	41e474 <ferror@plt+0x1c744>
  41e474:	mov	x8, #0xfefc                	// #65276
  41e478:	movk	x8, #0x6fff, lsl #16
  41e47c:	ldr	x9, [sp, #40]
  41e480:	cmp	x9, x8
  41e484:	b.eq	41e8a4 <ferror@plt+0x1cb74>  // b.none
  41e488:	b	41e48c <ferror@plt+0x1c75c>
  41e48c:	mov	x8, #0xfefd                	// #65277
  41e490:	movk	x8, #0x6fff, lsl #16
  41e494:	ldr	x9, [sp, #40]
  41e498:	cmp	x9, x8
  41e49c:	b.eq	41e8b4 <ferror@plt+0x1cb84>  // b.none
  41e4a0:	b	41e4a4 <ferror@plt+0x1c774>
  41e4a4:	mov	x8, #0xfefe                	// #65278
  41e4a8:	movk	x8, #0x6fff, lsl #16
  41e4ac:	ldr	x9, [sp, #40]
  41e4b0:	cmp	x9, x8
  41e4b4:	b.eq	41e8c4 <ferror@plt+0x1cb94>  // b.none
  41e4b8:	b	41e4bc <ferror@plt+0x1c78c>
  41e4bc:	mov	x8, #0xfeff                	// #65279
  41e4c0:	movk	x8, #0x6fff, lsl #16
  41e4c4:	ldr	x9, [sp, #40]
  41e4c8:	cmp	x9, x8
  41e4cc:	b.eq	41e8d4 <ferror@plt+0x1cba4>  // b.none
  41e4d0:	b	41e4d4 <ferror@plt+0x1c7a4>
  41e4d4:	mov	x8, #0xfff0                	// #65520
  41e4d8:	movk	x8, #0x6fff, lsl #16
  41e4dc:	ldr	x9, [sp, #40]
  41e4e0:	cmp	x9, x8
  41e4e4:	b.eq	41e8e4 <ferror@plt+0x1cbb4>  // b.none
  41e4e8:	b	41e4ec <ferror@plt+0x1c7bc>
  41e4ec:	mov	x8, #0xfff9                	// #65529
  41e4f0:	movk	x8, #0x6fff, lsl #16
  41e4f4:	ldr	x9, [sp, #40]
  41e4f8:	cmp	x9, x8
  41e4fc:	b.eq	41e914 <ferror@plt+0x1cbe4>  // b.none
  41e500:	b	41e504 <ferror@plt+0x1c7d4>
  41e504:	mov	x8, #0xfffa                	// #65530
  41e508:	movk	x8, #0x6fff, lsl #16
  41e50c:	ldr	x9, [sp, #40]
  41e510:	cmp	x9, x8
  41e514:	b.eq	41e924 <ferror@plt+0x1cbf4>  // b.none
  41e518:	b	41e51c <ferror@plt+0x1c7ec>
  41e51c:	mov	x8, #0xfffb                	// #65531
  41e520:	movk	x8, #0x6fff, lsl #16
  41e524:	ldr	x9, [sp, #40]
  41e528:	cmp	x9, x8
  41e52c:	b.eq	41e934 <ferror@plt+0x1cc04>  // b.none
  41e530:	b	41e534 <ferror@plt+0x1c804>
  41e534:	mov	x8, #0xfffc                	// #65532
  41e538:	movk	x8, #0x6fff, lsl #16
  41e53c:	ldr	x9, [sp, #40]
  41e540:	cmp	x9, x8
  41e544:	b.eq	41e944 <ferror@plt+0x1cc14>  // b.none
  41e548:	b	41e54c <ferror@plt+0x1c81c>
  41e54c:	mov	x8, #0xfffd                	// #65533
  41e550:	movk	x8, #0x6fff, lsl #16
  41e554:	ldr	x9, [sp, #40]
  41e558:	cmp	x9, x8
  41e55c:	b.eq	41e954 <ferror@plt+0x1cc24>  // b.none
  41e560:	b	41e564 <ferror@plt+0x1c834>
  41e564:	mov	x8, #0xfffe                	// #65534
  41e568:	movk	x8, #0x6fff, lsl #16
  41e56c:	ldr	x9, [sp, #40]
  41e570:	cmp	x9, x8
  41e574:	b.eq	41e964 <ferror@plt+0x1cc34>  // b.none
  41e578:	b	41e57c <ferror@plt+0x1c84c>
  41e57c:	mov	x8, #0xffff                	// #65535
  41e580:	movk	x8, #0x6fff, lsl #16
  41e584:	ldr	x9, [sp, #40]
  41e588:	cmp	x9, x8
  41e58c:	b.eq	41e974 <ferror@plt+0x1cc44>  // b.none
  41e590:	b	41e594 <ferror@plt+0x1c864>
  41e594:	mov	x8, #0xfffd                	// #65533
  41e598:	movk	x8, #0x7fff, lsl #16
  41e59c:	ldr	x9, [sp, #40]
  41e5a0:	cmp	x9, x8
  41e5a4:	b.eq	41e984 <ferror@plt+0x1cc54>  // b.none
  41e5a8:	b	41e5ac <ferror@plt+0x1c87c>
  41e5ac:	mov	x8, #0x7ffffffe            	// #2147483646
  41e5b0:	ldr	x9, [sp, #40]
  41e5b4:	cmp	x9, x8
  41e5b8:	b.eq	41e994 <ferror@plt+0x1cc64>  // b.none
  41e5bc:	b	41e5c0 <ferror@plt+0x1c890>
  41e5c0:	mov	x8, #0x7fffffff            	// #2147483647
  41e5c4:	ldr	x9, [sp, #40]
  41e5c8:	cmp	x9, x8
  41e5cc:	b.eq	41e9a4 <ferror@plt+0x1cc74>  // b.none
  41e5d0:	b	41ea14 <ferror@plt+0x1cce4>
  41e5d4:	adrp	x8, 497000 <warn@@Base+0x25d44>
  41e5d8:	add	x8, x8, #0x44d
  41e5dc:	stur	x8, [x29, #-8]
  41e5e0:	b	41ed34 <ferror@plt+0x1d004>
  41e5e4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e5e8:	add	x8, x8, #0x701
  41e5ec:	stur	x8, [x29, #-8]
  41e5f0:	b	41ed34 <ferror@plt+0x1d004>
  41e5f4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e5f8:	add	x8, x8, #0x763
  41e5fc:	stur	x8, [x29, #-8]
  41e600:	b	41ed34 <ferror@plt+0x1d004>
  41e604:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e608:	add	x8, x8, #0x2a9
  41e60c:	stur	x8, [x29, #-8]
  41e610:	b	41ed34 <ferror@plt+0x1d004>
  41e614:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e618:	add	x8, x8, #0x7ff
  41e61c:	stur	x8, [x29, #-8]
  41e620:	b	41ed34 <ferror@plt+0x1d004>
  41e624:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e628:	add	x8, x8, #0x525
  41e62c:	stur	x8, [x29, #-8]
  41e630:	b	41ed34 <ferror@plt+0x1d004>
  41e634:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e638:	add	x8, x8, #0x5c0
  41e63c:	stur	x8, [x29, #-8]
  41e640:	b	41ed34 <ferror@plt+0x1d004>
  41e644:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  41e648:	add	x8, x8, #0xc6b
  41e64c:	stur	x8, [x29, #-8]
  41e650:	b	41ed34 <ferror@plt+0x1d004>
  41e654:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e658:	add	x8, x8, #0xe35
  41e65c:	stur	x8, [x29, #-8]
  41e660:	b	41ed34 <ferror@plt+0x1d004>
  41e664:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e668:	add	x8, x8, #0xe3c
  41e66c:	stur	x8, [x29, #-8]
  41e670:	b	41ed34 <ferror@plt+0x1d004>
  41e674:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e678:	add	x8, x8, #0xe44
  41e67c:	stur	x8, [x29, #-8]
  41e680:	b	41ed34 <ferror@plt+0x1d004>
  41e684:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e688:	add	x8, x8, #0xe4a
  41e68c:	stur	x8, [x29, #-8]
  41e690:	b	41ed34 <ferror@plt+0x1d004>
  41e694:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e698:	add	x8, x8, #0x6ec
  41e69c:	stur	x8, [x29, #-8]
  41e6a0:	b	41ed34 <ferror@plt+0x1d004>
  41e6a4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e6a8:	add	x8, x8, #0xe51
  41e6ac:	stur	x8, [x29, #-8]
  41e6b0:	b	41ed34 <ferror@plt+0x1d004>
  41e6b4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e6b8:	add	x8, x8, #0xe56
  41e6bc:	stur	x8, [x29, #-8]
  41e6c0:	b	41ed34 <ferror@plt+0x1d004>
  41e6c4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e6c8:	add	x8, x8, #0xe5d
  41e6cc:	stur	x8, [x29, #-8]
  41e6d0:	b	41ed34 <ferror@plt+0x1d004>
  41e6d4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e6d8:	add	x8, x8, #0x96e
  41e6dc:	stur	x8, [x29, #-8]
  41e6e0:	b	41ed34 <ferror@plt+0x1d004>
  41e6e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  41e6e8:	add	x8, x8, #0xb1a
  41e6ec:	stur	x8, [x29, #-8]
  41e6f0:	b	41ed34 <ferror@plt+0x1d004>
  41e6f4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e6f8:	add	x8, x8, #0x766
  41e6fc:	stur	x8, [x29, #-8]
  41e700:	b	41ed34 <ferror@plt+0x1d004>
  41e704:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e708:	add	x8, x8, #0xe63
  41e70c:	stur	x8, [x29, #-8]
  41e710:	b	41ed34 <ferror@plt+0x1d004>
  41e714:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e718:	add	x8, x8, #0x754
  41e71c:	stur	x8, [x29, #-8]
  41e720:	b	41ed34 <ferror@plt+0x1d004>
  41e724:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e728:	add	x8, x8, #0xa09
  41e72c:	stur	x8, [x29, #-8]
  41e730:	b	41ed34 <ferror@plt+0x1d004>
  41e734:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e738:	add	x8, x8, #0xe6a
  41e73c:	stur	x8, [x29, #-8]
  41e740:	b	41ed34 <ferror@plt+0x1d004>
  41e744:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e748:	add	x8, x8, #0xe72
  41e74c:	stur	x8, [x29, #-8]
  41e750:	b	41ed34 <ferror@plt+0x1d004>
  41e754:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e758:	add	x8, x8, #0x929
  41e75c:	stur	x8, [x29, #-8]
  41e760:	b	41ed34 <ferror@plt+0x1d004>
  41e764:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e768:	add	x8, x8, #0x54c
  41e76c:	stur	x8, [x29, #-8]
  41e770:	b	41ed34 <ferror@plt+0x1d004>
  41e774:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e778:	add	x8, x8, #0x53e
  41e77c:	stur	x8, [x29, #-8]
  41e780:	b	41ed34 <ferror@plt+0x1d004>
  41e784:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e788:	add	x8, x8, #0xe91
  41e78c:	stur	x8, [x29, #-8]
  41e790:	b	41ed34 <ferror@plt+0x1d004>
  41e794:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e798:	add	x8, x8, #0xe79
  41e79c:	stur	x8, [x29, #-8]
  41e7a0:	b	41ed34 <ferror@plt+0x1d004>
  41e7a4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e7a8:	add	x8, x8, #0xe86
  41e7ac:	stur	x8, [x29, #-8]
  41e7b0:	b	41ed34 <ferror@plt+0x1d004>
  41e7b4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e7b8:	add	x8, x8, #0x7f3
  41e7bc:	stur	x8, [x29, #-8]
  41e7c0:	b	41ed34 <ferror@plt+0x1d004>
  41e7c4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e7c8:	add	x8, x8, #0x549
  41e7cc:	stur	x8, [x29, #-8]
  41e7d0:	b	41ed34 <ferror@plt+0x1d004>
  41e7d4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e7d8:	add	x8, x8, #0xe8e
  41e7dc:	stur	x8, [x29, #-8]
  41e7e0:	b	41ed34 <ferror@plt+0x1d004>
  41e7e4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e7e8:	add	x8, x8, #0xe9e
  41e7ec:	stur	x8, [x29, #-8]
  41e7f0:	b	41ed34 <ferror@plt+0x1d004>
  41e7f4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e7f8:	add	x8, x8, #0x27
  41e7fc:	stur	x8, [x29, #-8]
  41e800:	b	41ed34 <ferror@plt+0x1d004>
  41e804:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e808:	add	x8, x8, #0xeab
  41e80c:	stur	x8, [x29, #-8]
  41e810:	b	41ed34 <ferror@plt+0x1d004>
  41e814:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e818:	add	x8, x8, #0xeb4
  41e81c:	stur	x8, [x29, #-8]
  41e820:	b	41ed34 <ferror@plt+0x1d004>
  41e824:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e828:	add	x8, x8, #0xebc
  41e82c:	stur	x8, [x29, #-8]
  41e830:	b	41ed34 <ferror@plt+0x1d004>
  41e834:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e838:	add	x8, x8, #0xec3
  41e83c:	stur	x8, [x29, #-8]
  41e840:	b	41ed34 <ferror@plt+0x1d004>
  41e844:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e848:	add	x8, x8, #0xecb
  41e84c:	stur	x8, [x29, #-8]
  41e850:	b	41ed34 <ferror@plt+0x1d004>
  41e854:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e858:	add	x8, x8, #0xed5
  41e85c:	stur	x8, [x29, #-8]
  41e860:	b	41ed34 <ferror@plt+0x1d004>
  41e864:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e868:	add	x8, x8, #0xedd
  41e86c:	stur	x8, [x29, #-8]
  41e870:	b	41ed34 <ferror@plt+0x1d004>
  41e874:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e878:	add	x8, x8, #0xee6
  41e87c:	stur	x8, [x29, #-8]
  41e880:	b	41ed34 <ferror@plt+0x1d004>
  41e884:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e888:	add	x8, x8, #0x9f1
  41e88c:	stur	x8, [x29, #-8]
  41e890:	b	41ed34 <ferror@plt+0x1d004>
  41e894:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e898:	add	x8, x8, #0xef0
  41e89c:	stur	x8, [x29, #-8]
  41e8a0:	b	41ed34 <ferror@plt+0x1d004>
  41e8a4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e8a8:	add	x8, x8, #0xc85
  41e8ac:	stur	x8, [x29, #-8]
  41e8b0:	b	41ed34 <ferror@plt+0x1d004>
  41e8b4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e8b8:	add	x8, x8, #0xef9
  41e8bc:	stur	x8, [x29, #-8]
  41e8c0:	b	41ed34 <ferror@plt+0x1d004>
  41e8c4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e8c8:	add	x8, x8, #0xf00
  41e8cc:	stur	x8, [x29, #-8]
  41e8d0:	b	41ed34 <ferror@plt+0x1d004>
  41e8d4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e8d8:	add	x8, x8, #0xf08
  41e8dc:	stur	x8, [x29, #-8]
  41e8e0:	b	41ed34 <ferror@plt+0x1d004>
  41e8e4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e8e8:	add	x8, x8, #0x586
  41e8ec:	stur	x8, [x29, #-8]
  41e8f0:	b	41ed34 <ferror@plt+0x1d004>
  41e8f4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e8f8:	add	x8, x8, #0xf10
  41e8fc:	stur	x8, [x29, #-8]
  41e900:	b	41ed34 <ferror@plt+0x1d004>
  41e904:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e908:	add	x8, x8, #0xf1c
  41e90c:	stur	x8, [x29, #-8]
  41e910:	b	41ed34 <ferror@plt+0x1d004>
  41e914:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e918:	add	x8, x8, #0xf28
  41e91c:	stur	x8, [x29, #-8]
  41e920:	b	41ed34 <ferror@plt+0x1d004>
  41e924:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e928:	add	x8, x8, #0xf32
  41e92c:	stur	x8, [x29, #-8]
  41e930:	b	41ed34 <ferror@plt+0x1d004>
  41e934:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e938:	add	x8, x8, #0xf3b
  41e93c:	stur	x8, [x29, #-8]
  41e940:	b	41ed34 <ferror@plt+0x1d004>
  41e944:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e948:	add	x8, x8, #0x577
  41e94c:	stur	x8, [x29, #-8]
  41e950:	b	41ed34 <ferror@plt+0x1d004>
  41e954:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e958:	add	x8, x8, #0xf43
  41e95c:	stur	x8, [x29, #-8]
  41e960:	b	41ed34 <ferror@plt+0x1d004>
  41e964:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e968:	add	x8, x8, #0x57e
  41e96c:	stur	x8, [x29, #-8]
  41e970:	b	41ed34 <ferror@plt+0x1d004>
  41e974:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e978:	add	x8, x8, #0xf4d
  41e97c:	stur	x8, [x29, #-8]
  41e980:	b	41ed34 <ferror@plt+0x1d004>
  41e984:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41e988:	add	x8, x8, #0x58f
  41e98c:	stur	x8, [x29, #-8]
  41e990:	b	41ed34 <ferror@plt+0x1d004>
  41e994:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e998:	add	x8, x8, #0xf58
  41e99c:	stur	x8, [x29, #-8]
  41e9a0:	b	41ed34 <ferror@plt+0x1d004>
  41e9a4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e9a8:	add	x8, x8, #0xcac
  41e9ac:	stur	x8, [x29, #-8]
  41e9b0:	b	41ed34 <ferror@plt+0x1d004>
  41e9b4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e9b8:	add	x8, x8, #0xf5d
  41e9bc:	stur	x8, [x29, #-8]
  41e9c0:	b	41ed34 <ferror@plt+0x1d004>
  41e9c4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e9c8:	add	x8, x8, #0xf6b
  41e9cc:	stur	x8, [x29, #-8]
  41e9d0:	b	41ed34 <ferror@plt+0x1d004>
  41e9d4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e9d8:	add	x8, x8, #0xf78
  41e9dc:	stur	x8, [x29, #-8]
  41e9e0:	b	41ed34 <ferror@plt+0x1d004>
  41e9e4:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41e9e8:	add	x8, x8, #0x58d
  41e9ec:	stur	x8, [x29, #-8]
  41e9f0:	b	41ed34 <ferror@plt+0x1d004>
  41e9f4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41e9f8:	add	x8, x8, #0xf87
  41e9fc:	stur	x8, [x29, #-8]
  41ea00:	b	41ed34 <ferror@plt+0x1d004>
  41ea04:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41ea08:	add	x8, x8, #0x557
  41ea0c:	stur	x8, [x29, #-8]
  41ea10:	b	41ed34 <ferror@plt+0x1d004>
  41ea14:	ldur	x8, [x29, #-24]
  41ea18:	mov	x9, #0x70000000            	// #1879048192
  41ea1c:	cmp	x8, x9
  41ea20:	b.cc	41ebf8 <ferror@plt+0x1cec8>  // b.lo, b.ul, b.last
  41ea24:	ldur	x8, [x29, #-24]
  41ea28:	mov	x9, #0x7fffffff            	// #2147483647
  41ea2c:	cmp	x8, x9
  41ea30:	b.hi	41ebf8 <ferror@plt+0x1cec8>  // b.pmore
  41ea34:	ldur	x8, [x29, #-16]
  41ea38:	ldrh	w9, [x8, #82]
  41ea3c:	cmp	w9, #0x8
  41ea40:	str	w9, [sp, #36]
  41ea44:	b.eq	41eb00 <ferror@plt+0x1cdd0>  // b.none
  41ea48:	b	41ea4c <ferror@plt+0x1cd1c>
  41ea4c:	ldr	w8, [sp, #36]
  41ea50:	cmp	w8, #0xa
  41ea54:	b.eq	41eb00 <ferror@plt+0x1cdd0>  // b.none
  41ea58:	b	41ea5c <ferror@plt+0x1cd2c>
  41ea5c:	ldr	w8, [sp, #36]
  41ea60:	cmp	w8, #0x14
  41ea64:	b.eq	41eb20 <ferror@plt+0x1cdf0>  // b.none
  41ea68:	b	41ea6c <ferror@plt+0x1cd3c>
  41ea6c:	ldr	w8, [sp, #36]
  41ea70:	cmp	w8, #0x15
  41ea74:	b.eq	41eb30 <ferror@plt+0x1ce00>  // b.none
  41ea78:	b	41ea7c <ferror@plt+0x1cd4c>
  41ea7c:	ldr	w8, [sp, #36]
  41ea80:	cmp	w8, #0x2b
  41ea84:	b.eq	41eb10 <ferror@plt+0x1cde0>  // b.none
  41ea88:	b	41ea8c <ferror@plt+0x1cd5c>
  41ea8c:	ldr	w8, [sp, #36]
  41ea90:	cmp	w8, #0x32
  41ea94:	b.eq	41eb40 <ferror@plt+0x1ce10>  // b.none
  41ea98:	b	41ea9c <ferror@plt+0x1cd6c>
  41ea9c:	ldr	w8, [sp, #36]
  41eaa0:	cmp	w8, #0x71
  41eaa4:	b.eq	41eb80 <ferror@plt+0x1ce50>  // b.none
  41eaa8:	b	41eaac <ferror@plt+0x1cd7c>
  41eaac:	ldr	w8, [sp, #36]
  41eab0:	cmp	w8, #0x87
  41eab4:	b.eq	41eb60 <ferror@plt+0x1ce30>  // b.none
  41eab8:	b	41eabc <ferror@plt+0x1cd8c>
  41eabc:	ldr	w8, [sp, #36]
  41eac0:	cmp	w8, #0x8c
  41eac4:	b.eq	41eb70 <ferror@plt+0x1ce40>  // b.none
  41eac8:	b	41eacc <ferror@plt+0x1cd9c>
  41eacc:	ldr	w8, [sp, #36]
  41ead0:	cmp	w8, #0xb7
  41ead4:	b.eq	41eaf0 <ferror@plt+0x1cdc0>  // b.none
  41ead8:	b	41eadc <ferror@plt+0x1cdac>
  41eadc:	mov	w8, #0x9026                	// #36902
  41eae0:	ldr	w9, [sp, #36]
  41eae4:	cmp	w9, w8
  41eae8:	b.eq	41eb50 <ferror@plt+0x1ce20>  // b.none
  41eaec:	b	41eb90 <ferror@plt+0x1ce60>
  41eaf0:	ldur	x0, [x29, #-24]
  41eaf4:	bl	41f59c <ferror@plt+0x1d86c>
  41eaf8:	stur	x0, [x29, #-32]
  41eafc:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb00:	ldur	x0, [x29, #-24]
  41eb04:	bl	41f634 <ferror@plt+0x1d904>
  41eb08:	stur	x0, [x29, #-32]
  41eb0c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb10:	ldur	x0, [x29, #-24]
  41eb14:	bl	41f974 <ferror@plt+0x1dc44>
  41eb18:	stur	x0, [x29, #-32]
  41eb1c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb20:	ldur	x0, [x29, #-24]
  41eb24:	bl	41f9c0 <ferror@plt+0x1dc90>
  41eb28:	stur	x0, [x29, #-32]
  41eb2c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb30:	ldur	x0, [x29, #-24]
  41eb34:	bl	41fa2c <ferror@plt+0x1dcfc>
  41eb38:	stur	x0, [x29, #-32]
  41eb3c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb40:	ldur	x0, [x29, #-24]
  41eb44:	bl	41fab8 <ferror@plt+0x1dd88>
  41eb48:	stur	x0, [x29, #-32]
  41eb4c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb50:	ldur	x0, [x29, #-24]
  41eb54:	bl	41ffb4 <ferror@plt+0x1e284>
  41eb58:	stur	x0, [x29, #-32]
  41eb5c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb60:	ldur	x0, [x29, #-24]
  41eb64:	bl	41fffc <ferror@plt+0x1e2cc>
  41eb68:	stur	x0, [x29, #-32]
  41eb6c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb70:	ldur	x0, [x29, #-24]
  41eb74:	bl	4200ac <ferror@plt+0x1e37c>
  41eb78:	stur	x0, [x29, #-32]
  41eb7c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb80:	ldur	x0, [x29, #-24]
  41eb84:	bl	4201b8 <ferror@plt+0x1e488>
  41eb88:	stur	x0, [x29, #-32]
  41eb8c:	b	41ebb8 <ferror@plt+0x1ce88>
  41eb90:	ldur	x8, [x29, #-16]
  41eb94:	ldrb	w9, [x8, #31]
  41eb98:	cmp	w9, #0x6
  41eb9c:	b.ne	41ebb0 <ferror@plt+0x1ce80>  // b.any
  41eba0:	ldur	x0, [x29, #-24]
  41eba4:	bl	420204 <ferror@plt+0x1e4d4>
  41eba8:	stur	x0, [x29, #-32]
  41ebac:	b	41ebb8 <ferror@plt+0x1ce88>
  41ebb0:	mov	x8, xzr
  41ebb4:	stur	x8, [x29, #-32]
  41ebb8:	ldur	x8, [x29, #-32]
  41ebbc:	cbz	x8, 41ebcc <ferror@plt+0x1ce9c>
  41ebc0:	ldur	x8, [x29, #-32]
  41ebc4:	stur	x8, [x29, #-8]
  41ebc8:	b	41ed34 <ferror@plt+0x1d004>
  41ebcc:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41ebd0:	add	x0, x0, #0xf95
  41ebd4:	bl	401cf0 <gettext@plt>
  41ebd8:	ldur	x3, [x29, #-24]
  41ebdc:	ldr	x8, [sp, #48]
  41ebe0:	str	x0, [sp, #24]
  41ebe4:	mov	x0, x8
  41ebe8:	mov	x1, #0x40                  	// #64
  41ebec:	ldr	x2, [sp, #24]
  41ebf0:	bl	4019e0 <snprintf@plt>
  41ebf4:	b	41ed2c <ferror@plt+0x1cffc>
  41ebf8:	ldur	x8, [x29, #-24]
  41ebfc:	mov	x9, #0xd                   	// #13
  41ec00:	movk	x9, #0x6000, lsl #16
  41ec04:	cmp	x8, x9
  41ec08:	b.cc	41ec20 <ferror@plt+0x1cef0>  // b.lo, b.ul, b.last
  41ec0c:	ldur	x8, [x29, #-24]
  41ec10:	mov	x9, #0xf000                	// #61440
  41ec14:	movk	x9, #0x6fff, lsl #16
  41ec18:	cmp	x8, x9
  41ec1c:	b.ls	41ec54 <ferror@plt+0x1cf24>  // b.plast
  41ec20:	ldur	x8, [x29, #-16]
  41ec24:	ldrh	w9, [x8, #82]
  41ec28:	cmp	w9, #0xf
  41ec2c:	b.ne	41ed04 <ferror@plt+0x1cfd4>  // b.any
  41ec30:	ldur	x8, [x29, #-24]
  41ec34:	mov	x9, #0x60000000            	// #1610612736
  41ec38:	cmp	x8, x9
  41ec3c:	b.cc	41ed04 <ferror@plt+0x1cfd4>  // b.lo, b.ul, b.last
  41ec40:	ldur	x8, [x29, #-24]
  41ec44:	mov	x9, #0xffff                	// #65535
  41ec48:	movk	x9, #0x6fff, lsl #16
  41ec4c:	cmp	x8, x9
  41ec50:	b.hi	41ed04 <ferror@plt+0x1cfd4>  // b.pmore
  41ec54:	ldur	x8, [x29, #-16]
  41ec58:	ldrh	w9, [x8, #82]
  41ec5c:	cmp	w9, #0xf
  41ec60:	str	w9, [sp, #20]
  41ec64:	b.eq	41ec7c <ferror@plt+0x1cf4c>  // b.none
  41ec68:	b	41ec6c <ferror@plt+0x1cf3c>
  41ec6c:	ldr	w8, [sp, #20]
  41ec70:	cmp	w8, #0x32
  41ec74:	b.eq	41ec8c <ferror@plt+0x1cf5c>  // b.none
  41ec78:	b	41ec9c <ferror@plt+0x1cf6c>
  41ec7c:	ldur	x0, [x29, #-24]
  41ec80:	bl	42062c <ferror@plt+0x1e8fc>
  41ec84:	stur	x0, [x29, #-40]
  41ec88:	b	41ecc4 <ferror@plt+0x1cf94>
  41ec8c:	ldur	x0, [x29, #-24]
  41ec90:	bl	41fab8 <ferror@plt+0x1dd88>
  41ec94:	stur	x0, [x29, #-40]
  41ec98:	b	41ecc4 <ferror@plt+0x1cf94>
  41ec9c:	ldur	x8, [x29, #-16]
  41eca0:	ldrb	w9, [x8, #31]
  41eca4:	cmp	w9, #0x6
  41eca8:	b.ne	41ecbc <ferror@plt+0x1cf8c>  // b.any
  41ecac:	ldur	x0, [x29, #-24]
  41ecb0:	bl	420204 <ferror@plt+0x1e4d4>
  41ecb4:	stur	x0, [x29, #-40]
  41ecb8:	b	41ecc4 <ferror@plt+0x1cf94>
  41ecbc:	mov	x8, xzr
  41ecc0:	stur	x8, [x29, #-40]
  41ecc4:	ldur	x8, [x29, #-40]
  41ecc8:	cbz	x8, 41ecd8 <ferror@plt+0x1cfa8>
  41eccc:	ldur	x8, [x29, #-40]
  41ecd0:	stur	x8, [x29, #-8]
  41ecd4:	b	41ed34 <ferror@plt+0x1d004>
  41ecd8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41ecdc:	add	x0, x0, #0xfad
  41ece0:	bl	401cf0 <gettext@plt>
  41ece4:	ldur	x3, [x29, #-24]
  41ece8:	ldr	x8, [sp, #48]
  41ecec:	str	x0, [sp, #8]
  41ecf0:	mov	x0, x8
  41ecf4:	mov	x1, #0x40                  	// #64
  41ecf8:	ldr	x2, [sp, #8]
  41ecfc:	bl	4019e0 <snprintf@plt>
  41ed00:	b	41ed2c <ferror@plt+0x1cffc>
  41ed04:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41ed08:	add	x0, x0, #0x700
  41ed0c:	bl	401cf0 <gettext@plt>
  41ed10:	ldur	x3, [x29, #-24]
  41ed14:	ldr	x8, [sp, #48]
  41ed18:	str	x0, [sp]
  41ed1c:	mov	x0, x8
  41ed20:	mov	x1, #0x40                  	// #64
  41ed24:	ldr	x2, [sp]
  41ed28:	bl	4019e0 <snprintf@plt>
  41ed2c:	ldr	x8, [sp, #48]
  41ed30:	stur	x8, [x29, #-8]
  41ed34:	ldur	x0, [x29, #-8]
  41ed38:	ldp	x29, x30, [sp, #96]
  41ed3c:	add	sp, sp, #0x70
  41ed40:	ret
  41ed44:	sub	sp, sp, #0x40
  41ed48:	stp	x29, x30, [sp, #48]
  41ed4c:	add	x29, sp, #0x30
  41ed50:	mov	w8, #0x1                   	// #1
  41ed54:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  41ed58:	add	x9, x9, #0x700
  41ed5c:	stur	x0, [x29, #-8]
  41ed60:	stur	w8, [x29, #-12]
  41ed64:	str	x9, [sp, #16]
  41ed68:	ldur	x8, [x29, #-8]
  41ed6c:	cbz	x8, 41ee78 <ferror@plt+0x1d148>
  41ed70:	ldur	x8, [x29, #-8]
  41ed74:	ldur	x9, [x29, #-8]
  41ed78:	mov	x10, xzr
  41ed7c:	subs	x9, x10, x9
  41ed80:	and	x8, x8, x9
  41ed84:	str	x8, [sp, #24]
  41ed88:	ldr	x8, [sp, #24]
  41ed8c:	ldur	x9, [x29, #-8]
  41ed90:	bic	x8, x9, x8
  41ed94:	stur	x8, [x29, #-8]
  41ed98:	ldur	w11, [x29, #-12]
  41ed9c:	cbz	w11, 41eda8 <ferror@plt+0x1d078>
  41eda0:	stur	wzr, [x29, #-12]
  41eda4:	b	41edb8 <ferror@plt+0x1d088>
  41eda8:	ldr	x8, [sp, #16]
  41edac:	ldr	x1, [x8]
  41edb0:	mov	w0, #0x20                  	// #32
  41edb4:	bl	401990 <putc@plt>
  41edb8:	ldr	x8, [sp, #24]
  41edbc:	subs	x8, x8, #0x1
  41edc0:	cmp	x8, #0xf
  41edc4:	str	x8, [sp, #8]
  41edc8:	b.hi	41ee5c <ferror@plt+0x1d12c>  // b.pmore
  41edcc:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41edd0:	add	x8, x8, #0xc68
  41edd4:	ldr	x11, [sp, #8]
  41edd8:	ldrsw	x10, [x8, x11, lsl #2]
  41eddc:	add	x9, x8, x10
  41ede0:	br	x9
  41ede4:	ldr	x8, [sp, #16]
  41ede8:	ldr	x1, [x8]
  41edec:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41edf0:	add	x0, x0, #0xbdf
  41edf4:	bl	401910 <fputs@plt>
  41edf8:	b	41ee74 <ferror@plt+0x1d144>
  41edfc:	ldr	x8, [sp, #16]
  41ee00:	ldr	x1, [x8]
  41ee04:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41ee08:	add	x0, x0, #0x96e
  41ee0c:	bl	401910 <fputs@plt>
  41ee10:	b	41ee74 <ferror@plt+0x1d144>
  41ee14:	ldr	x8, [sp, #16]
  41ee18:	ldr	x1, [x8]
  41ee1c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  41ee20:	add	x0, x0, #0xe6a
  41ee24:	bl	401910 <fputs@plt>
  41ee28:	b	41ee74 <ferror@plt+0x1d144>
  41ee2c:	ldr	x8, [sp, #16]
  41ee30:	ldr	x1, [x8]
  41ee34:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41ee38:	add	x0, x0, #0x929
  41ee3c:	bl	401910 <fputs@plt>
  41ee40:	b	41ee74 <ferror@plt+0x1d144>
  41ee44:	ldr	x8, [sp, #16]
  41ee48:	ldr	x1, [x8]
  41ee4c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41ee50:	add	x0, x0, #0x7cd
  41ee54:	bl	401910 <fputs@plt>
  41ee58:	b	41ee74 <ferror@plt+0x1d144>
  41ee5c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  41ee60:	add	x0, x0, #0x761
  41ee64:	bl	401cf0 <gettext@plt>
  41ee68:	ldr	x8, [sp, #16]
  41ee6c:	ldr	x1, [x8]
  41ee70:	bl	401910 <fputs@plt>
  41ee74:	b	41ed68 <ferror@plt+0x1d038>
  41ee78:	adrp	x0, 497000 <warn@@Base+0x25d44>
  41ee7c:	add	x0, x0, #0x6b8
  41ee80:	bl	401b70 <puts@plt>
  41ee84:	ldp	x29, x30, [sp, #48]
  41ee88:	add	sp, sp, #0x40
  41ee8c:	ret
  41ee90:	sub	sp, sp, #0x20
  41ee94:	stp	x29, x30, [sp, #16]
  41ee98:	add	x29, sp, #0x10
  41ee9c:	mov	x8, #0x1                   	// #1
  41eea0:	movk	x8, #0x7000, lsl #16
  41eea4:	str	x0, [sp, #8]
  41eea8:	ldr	x9, [sp, #8]
  41eeac:	ldr	x9, [x9]
  41eeb0:	cmp	x9, x8
  41eeb4:	str	x9, [sp]
  41eeb8:	b.eq	41eee0 <ferror@plt+0x1d1b0>  // b.none
  41eebc:	b	41eec0 <ferror@plt+0x1d190>
  41eec0:	mov	x8, #0x3                   	// #3
  41eec4:	movk	x8, #0x7000, lsl #16
  41eec8:	ldr	x9, [sp]
  41eecc:	cmp	x9, x8
  41eed0:	cset	w10, eq  // eq = none
  41eed4:	eor	w10, w10, #0x1
  41eed8:	tbnz	w10, #0, 41eee4 <ferror@plt+0x1d1b4>
  41eedc:	b	41eee0 <ferror@plt+0x1d1b0>
  41eee0:	b	41eef4 <ferror@plt+0x1d1c4>
  41eee4:	ldr	x8, [sp, #8]
  41eee8:	ldr	x0, [x8, #8]
  41eeec:	mov	w1, #0x4                   	// #4
  41eef0:	bl	40b080 <ferror@plt+0x9350>
  41eef4:	mov	w0, #0xa                   	// #10
  41eef8:	bl	401cd0 <putchar@plt>
  41eefc:	ldp	x29, x30, [sp, #16]
  41ef00:	add	sp, sp, #0x20
  41ef04:	ret
  41ef08:	sub	sp, sp, #0x100
  41ef0c:	stp	x29, x30, [sp, #240]
  41ef10:	add	x29, sp, #0xf0
  41ef14:	stur	x0, [x29, #-8]
  41ef18:	ldur	x8, [x29, #-8]
  41ef1c:	ldr	x8, [x8]
  41ef20:	mov	x9, #0x1                   	// #1
  41ef24:	movk	x9, #0x7000, lsl #16
  41ef28:	subs	x8, x8, x9
  41ef2c:	cmp	x8, #0x35
  41ef30:	str	x8, [sp, #32]
  41ef34:	b.hi	41f194 <ferror@plt+0x1d464>  // b.pmore
  41ef38:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41ef3c:	add	x8, x8, #0xca8
  41ef40:	ldr	x11, [sp, #32]
  41ef44:	ldrsw	x10, [x8, x11, lsl #2]
  41ef48:	add	x9, x8, x10
  41ef4c:	br	x9
  41ef50:	ldur	x8, [x29, #-8]
  41ef54:	ldr	x8, [x8, #8]
  41ef58:	cbnz	x8, 41ef70 <ferror@plt+0x1d240>
  41ef5c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  41ef60:	add	x0, x0, #0x6bc
  41ef64:	bl	401cf0 <gettext@plt>
  41ef68:	bl	401ca0 <printf@plt>
  41ef6c:	b	41f00c <ferror@plt+0x1d2dc>
  41ef70:	mov	w8, #0x1                   	// #1
  41ef74:	stur	w8, [x29, #-16]
  41ef78:	stur	wzr, [x29, #-12]
  41ef7c:	ldur	w8, [x29, #-12]
  41ef80:	mov	w9, w8
  41ef84:	cmp	x9, #0xf
  41ef88:	b.cs	41f00c <ferror@plt+0x1d2dc>  // b.hs, b.nlast
  41ef8c:	ldur	x8, [x29, #-8]
  41ef90:	ldr	x8, [x8, #8]
  41ef94:	ldur	w9, [x29, #-12]
  41ef98:	mov	w10, #0x1                   	// #1
  41ef9c:	lsl	w9, w10, w9
  41efa0:	mov	w0, w9
  41efa4:	sxtw	x11, w0
  41efa8:	and	x8, x8, x11
  41efac:	cbz	x8, 41effc <ferror@plt+0x1d2cc>
  41efb0:	ldur	w8, [x29, #-16]
  41efb4:	adrp	x9, 485000 <warn@@Base+0x13d44>
  41efb8:	add	x9, x9, #0x4d4
  41efbc:	adrp	x10, 497000 <warn@@Base+0x25d44>
  41efc0:	add	x10, x10, #0x6b8
  41efc4:	cmp	w8, #0x0
  41efc8:	csel	x1, x10, x9, ne  // ne = any
  41efcc:	ldur	w8, [x29, #-12]
  41efd0:	mov	w9, w8
  41efd4:	mov	x10, #0x8                   	// #8
  41efd8:	mul	x9, x10, x9
  41efdc:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  41efe0:	add	x10, x10, #0x7a8
  41efe4:	add	x9, x10, x9
  41efe8:	ldr	x2, [x9]
  41efec:	adrp	x0, 480000 <warn@@Base+0xed44>
  41eff0:	add	x0, x0, #0xa93
  41eff4:	bl	401ca0 <printf@plt>
  41eff8:	stur	wzr, [x29, #-16]
  41effc:	ldur	w8, [x29, #-12]
  41f000:	add	w8, w8, #0x1
  41f004:	stur	w8, [x29, #-12]
  41f008:	b	41ef7c <ferror@plt+0x1d24c>
  41f00c:	b	41f1a4 <ferror@plt+0x1d474>
  41f010:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  41f014:	add	x8, x8, #0xbb8
  41f018:	ldr	x8, [x8]
  41f01c:	cbz	x8, 41f068 <ferror@plt+0x1d338>
  41f020:	ldur	x8, [x29, #-8]
  41f024:	ldr	x8, [x8, #8]
  41f028:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  41f02c:	add	x9, x9, #0xbc0
  41f030:	ldr	x9, [x9]
  41f034:	cmp	x8, x9
  41f038:	b.cs	41f068 <ferror@plt+0x1d338>  // b.hs, b.nlast
  41f03c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f040:	add	x0, x0, #0x88f
  41f044:	bl	401cf0 <gettext@plt>
  41f048:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  41f04c:	add	x8, x8, #0xbb8
  41f050:	ldr	x8, [x8]
  41f054:	ldur	x9, [x29, #-8]
  41f058:	ldr	x9, [x9, #8]
  41f05c:	add	x1, x8, x9
  41f060:	bl	401ca0 <printf@plt>
  41f064:	b	41f0a0 <ferror@plt+0x1d370>
  41f068:	ldur	x8, [x29, #-8]
  41f06c:	ldr	x2, [x8, #8]
  41f070:	sub	x8, x29, #0x38
  41f074:	mov	x0, x8
  41f078:	adrp	x1, 482000 <warn@@Base+0x10d44>
  41f07c:	add	x1, x1, #0x3d5
  41f080:	str	x8, [sp, #24]
  41f084:	bl	401980 <sprintf@plt>
  41f088:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f08c:	add	x8, x8, #0x8a5
  41f090:	mov	x0, x8
  41f094:	bl	401cf0 <gettext@plt>
  41f098:	ldr	x1, [sp, #24]
  41f09c:	bl	401ca0 <printf@plt>
  41f0a0:	b	41f1a4 <ferror@plt+0x1d474>
  41f0a4:	ldur	x8, [x29, #-8]
  41f0a8:	ldr	x8, [x8, #8]
  41f0ac:	add	x0, sp, #0x28
  41f0b0:	str	x8, [sp, #40]
  41f0b4:	bl	401ab0 <gmtime@plt>
  41f0b8:	str	x0, [sp, #48]
  41f0bc:	ldr	x8, [sp, #48]
  41f0c0:	cbnz	x8, 41f0ec <ferror@plt+0x1d3bc>
  41f0c4:	adrp	x0, 480000 <warn@@Base+0xed44>
  41f0c8:	add	x0, x0, #0xaac
  41f0cc:	bl	401cf0 <gettext@plt>
  41f0d0:	add	x8, sp, #0x38
  41f0d4:	str	x0, [sp, #16]
  41f0d8:	mov	x0, x8
  41f0dc:	mov	x1, #0x80                  	// #128
  41f0e0:	ldr	x2, [sp, #16]
  41f0e4:	bl	4019e0 <snprintf@plt>
  41f0e8:	b	41f140 <ferror@plt+0x1d410>
  41f0ec:	ldr	x8, [sp, #48]
  41f0f0:	ldr	w9, [x8, #20]
  41f0f4:	add	w3, w9, #0x76c
  41f0f8:	ldr	x8, [sp, #48]
  41f0fc:	ldr	w9, [x8, #16]
  41f100:	add	w4, w9, #0x1
  41f104:	ldr	x8, [sp, #48]
  41f108:	ldr	w5, [x8, #12]
  41f10c:	ldr	x8, [sp, #48]
  41f110:	ldr	w6, [x8, #8]
  41f114:	ldr	x8, [sp, #48]
  41f118:	ldr	w7, [x8, #4]
  41f11c:	ldr	x8, [sp, #48]
  41f120:	ldr	w9, [x8]
  41f124:	add	x0, sp, #0x38
  41f128:	mov	x1, #0x80                  	// #128
  41f12c:	adrp	x2, 487000 <warn@@Base+0x15d44>
  41f130:	add	x2, x2, #0x8b3
  41f134:	mov	x8, sp
  41f138:	str	w9, [x8]
  41f13c:	bl	4019e0 <snprintf@plt>
  41f140:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f144:	add	x0, x0, #0x8d1
  41f148:	bl	401cf0 <gettext@plt>
  41f14c:	add	x1, sp, #0x38
  41f150:	bl	401ca0 <printf@plt>
  41f154:	b	41f1a4 <ferror@plt+0x1d474>
  41f158:	ldur	x8, [x29, #-8]
  41f15c:	ldr	x0, [x8, #8]
  41f160:	mov	w1, #0x1                   	// #1
  41f164:	bl	40b080 <ferror@plt+0x9350>
  41f168:	b	41f1a4 <ferror@plt+0x1d474>
  41f16c:	ldur	x8, [x29, #-8]
  41f170:	ldr	x8, [x8, #8]
  41f174:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  41f178:	add	x9, x9, #0xbb0
  41f17c:	str	x8, [x9]
  41f180:	ldur	x8, [x29, #-8]
  41f184:	ldr	x8, [x8, #8]
  41f188:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  41f18c:	add	x9, x9, #0xba8
  41f190:	str	x8, [x9]
  41f194:	ldur	x8, [x29, #-8]
  41f198:	ldr	x0, [x8, #8]
  41f19c:	mov	w1, #0x4                   	// #4
  41f1a0:	bl	40b080 <ferror@plt+0x9350>
  41f1a4:	mov	w0, #0xa                   	// #10
  41f1a8:	bl	401cd0 <putchar@plt>
  41f1ac:	ldp	x29, x30, [sp, #240]
  41f1b0:	add	sp, sp, #0x100
  41f1b4:	ret
  41f1b8:	sub	sp, sp, #0x40
  41f1bc:	stp	x29, x30, [sp, #48]
  41f1c0:	add	x29, sp, #0x30
  41f1c4:	mov	x8, #0x1                   	// #1
  41f1c8:	movk	x8, #0x6000, lsl #16
  41f1cc:	mov	w9, #0x1                   	// #1
  41f1d0:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  41f1d4:	add	x10, x10, #0x820
  41f1d8:	stur	x0, [x29, #-8]
  41f1dc:	ldur	x11, [x29, #-8]
  41f1e0:	ldr	x11, [x11]
  41f1e4:	cmp	x11, x8
  41f1e8:	cset	w12, eq  // eq = none
  41f1ec:	eor	w9, w12, w9
  41f1f0:	str	x10, [sp, #8]
  41f1f4:	tbnz	w9, #0, 41f2e4 <ferror@plt+0x1d5b4>
  41f1f8:	b	41f1fc <ferror@plt+0x1d4cc>
  41f1fc:	mov	w8, #0x1                   	// #1
  41f200:	stur	w8, [x29, #-12]
  41f204:	ldur	x9, [x29, #-8]
  41f208:	ldr	x9, [x9, #8]
  41f20c:	str	x9, [sp, #16]
  41f210:	str	xzr, [sp, #24]
  41f214:	ldr	x8, [sp, #24]
  41f218:	cmp	x8, #0x11
  41f21c:	b.cs	41f2b0 <ferror@plt+0x1d580>  // b.hs, b.nlast
  41f220:	ldr	x8, [sp, #16]
  41f224:	ldr	x9, [sp, #24]
  41f228:	mov	x10, #0x10                  	// #16
  41f22c:	mul	x9, x10, x9
  41f230:	ldr	x10, [sp, #8]
  41f234:	ldr	x9, [x10, x9]
  41f238:	and	x8, x8, x9
  41f23c:	cbz	x8, 41f2a0 <ferror@plt+0x1d570>
  41f240:	ldur	w8, [x29, #-12]
  41f244:	cbnz	w8, 41f250 <ferror@plt+0x1d520>
  41f248:	mov	w0, #0x20                  	// #32
  41f24c:	bl	401cd0 <putchar@plt>
  41f250:	ldr	x8, [sp, #24]
  41f254:	mov	x9, #0x10                  	// #16
  41f258:	mul	x8, x9, x8
  41f25c:	ldr	x10, [sp, #8]
  41f260:	add	x8, x10, x8
  41f264:	ldr	x0, [x8, #8]
  41f268:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  41f26c:	add	x8, x8, #0x700
  41f270:	ldr	x1, [x8]
  41f274:	str	x9, [sp]
  41f278:	bl	401910 <fputs@plt>
  41f27c:	stur	wzr, [x29, #-12]
  41f280:	ldr	x8, [sp, #24]
  41f284:	ldr	x9, [sp]
  41f288:	mul	x8, x9, x8
  41f28c:	ldr	x10, [sp, #8]
  41f290:	ldr	x8, [x10, x8]
  41f294:	ldr	x11, [sp, #16]
  41f298:	eor	x8, x11, x8
  41f29c:	str	x8, [sp, #16]
  41f2a0:	ldr	x8, [sp, #24]
  41f2a4:	add	x8, x8, #0x1
  41f2a8:	str	x8, [sp, #24]
  41f2ac:	b	41f214 <ferror@plt+0x1d4e4>
  41f2b0:	ldr	x8, [sp, #16]
  41f2b4:	cbnz	x8, 41f2c0 <ferror@plt+0x1d590>
  41f2b8:	ldur	w8, [x29, #-12]
  41f2bc:	cbz	w8, 41f2e0 <ferror@plt+0x1d5b0>
  41f2c0:	ldur	w8, [x29, #-12]
  41f2c4:	cbnz	w8, 41f2d0 <ferror@plt+0x1d5a0>
  41f2c8:	mov	w0, #0x20                  	// #32
  41f2cc:	bl	401cd0 <putchar@plt>
  41f2d0:	ldr	x0, [sp, #16]
  41f2d4:	mov	w8, wzr
  41f2d8:	mov	w1, w8
  41f2dc:	bl	40b080 <ferror@plt+0x9350>
  41f2e0:	b	41f2f4 <ferror@plt+0x1d5c4>
  41f2e4:	ldur	x8, [x29, #-8]
  41f2e8:	ldr	x0, [x8, #8]
  41f2ec:	mov	w1, #0x4                   	// #4
  41f2f0:	bl	40b080 <ferror@plt+0x9350>
  41f2f4:	mov	w0, #0xa                   	// #10
  41f2f8:	bl	401cd0 <putchar@plt>
  41f2fc:	ldp	x29, x30, [sp, #48]
  41f300:	add	sp, sp, #0x40
  41f304:	ret
  41f308:	sub	sp, sp, #0x30
  41f30c:	stp	x29, x30, [sp, #32]
  41f310:	add	x29, sp, #0x20
  41f314:	mov	x8, #0x15                  	// #21
  41f318:	movk	x8, #0x6000, lsl #16
  41f31c:	stur	x0, [x29, #-8]
  41f320:	ldur	x9, [x29, #-8]
  41f324:	ldr	x9, [x9]
  41f328:	cmp	x9, x8
  41f32c:	str	x9, [sp, #16]
  41f330:	b.eq	41f3c0 <ferror@plt+0x1d690>  // b.none
  41f334:	b	41f338 <ferror@plt+0x1d608>
  41f338:	mov	x8, #0x35                  	// #53
  41f33c:	movk	x8, #0x6000, lsl #16
  41f340:	ldr	x9, [sp, #16]
  41f344:	cmp	x9, x8
  41f348:	b.eq	41f3b0 <ferror@plt+0x1d680>  // b.none
  41f34c:	b	41f350 <ferror@plt+0x1d620>
  41f350:	mov	x8, #0x70000000            	// #1879048192
  41f354:	ldr	x9, [sp, #16]
  41f358:	cmp	x9, x8
  41f35c:	cset	w10, eq  // eq = none
  41f360:	eor	w10, w10, #0x1
  41f364:	tbnz	w10, #0, 41f578 <ferror@plt+0x1d848>
  41f368:	b	41f36c <ferror@plt+0x1d63c>
  41f36c:	ldur	x8, [x29, #-8]
  41f370:	ldr	x0, [x8, #8]
  41f374:	mov	w9, #0x4                   	// #4
  41f378:	mov	w1, w9
  41f37c:	str	w9, [sp, #12]
  41f380:	bl	40b080 <ferror@plt+0x9350>
  41f384:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f388:	add	x8, x8, #0x9f1
  41f38c:	mov	x0, x8
  41f390:	bl	401ca0 <printf@plt>
  41f394:	ldur	x8, [x29, #-8]
  41f398:	ldr	x8, [x8, #8]
  41f39c:	add	x8, x8, #0x18
  41f3a0:	mov	x0, x8
  41f3a4:	ldr	w1, [sp, #12]
  41f3a8:	bl	40b080 <ferror@plt+0x9350>
  41f3ac:	b	41f588 <ferror@plt+0x1d858>
  41f3b0:	ldur	x8, [x29, #-8]
  41f3b4:	ldr	x0, [x8, #8]
  41f3b8:	bl	4207f8 <ferror@plt+0x1eac8>
  41f3bc:	b	41f588 <ferror@plt+0x1d858>
  41f3c0:	ldur	x8, [x29, #-8]
  41f3c4:	ldr	x0, [x8, #8]
  41f3c8:	mov	w1, #0x4                   	// #4
  41f3cc:	bl	40b080 <ferror@plt+0x9350>
  41f3d0:	ldur	x8, [x29, #-8]
  41f3d4:	ldr	x8, [x8, #8]
  41f3d8:	and	x8, x8, #0x1
  41f3dc:	cbz	x8, 41f3ec <ferror@plt+0x1d6bc>
  41f3e0:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f3e4:	add	x0, x0, #0x9f6
  41f3e8:	bl	401ca0 <printf@plt>
  41f3ec:	ldur	x8, [x29, #-8]
  41f3f0:	ldr	x8, [x8, #8]
  41f3f4:	and	x8, x8, #0x2
  41f3f8:	cbz	x8, 41f408 <ferror@plt+0x1d6d8>
  41f3fc:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f400:	add	x0, x0, #0xa02
  41f404:	bl	401ca0 <printf@plt>
  41f408:	ldur	x8, [x29, #-8]
  41f40c:	ldr	x8, [x8, #8]
  41f410:	and	x8, x8, #0x4
  41f414:	cbz	x8, 41f424 <ferror@plt+0x1d6f4>
  41f418:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f41c:	add	x0, x0, #0xa0c
  41f420:	bl	401ca0 <printf@plt>
  41f424:	ldur	x8, [x29, #-8]
  41f428:	ldr	x8, [x8, #8]
  41f42c:	and	x8, x8, #0x8
  41f430:	cbz	x8, 41f440 <ferror@plt+0x1d710>
  41f434:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f438:	add	x0, x0, #0xa15
  41f43c:	bl	401ca0 <printf@plt>
  41f440:	ldur	x8, [x29, #-8]
  41f444:	ldr	x8, [x8, #8]
  41f448:	and	x8, x8, #0x10
  41f44c:	cbz	x8, 41f45c <ferror@plt+0x1d72c>
  41f450:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f454:	add	x0, x0, #0xa20
  41f458:	bl	401ca0 <printf@plt>
  41f45c:	ldur	x8, [x29, #-8]
  41f460:	ldr	x8, [x8, #8]
  41f464:	and	x8, x8, #0x20
  41f468:	cbz	x8, 41f478 <ferror@plt+0x1d748>
  41f46c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f470:	add	x0, x0, #0xa29
  41f474:	bl	401ca0 <printf@plt>
  41f478:	ldur	x8, [x29, #-8]
  41f47c:	ldr	x8, [x8, #8]
  41f480:	and	x8, x8, #0x40
  41f484:	cbz	x8, 41f494 <ferror@plt+0x1d764>
  41f488:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f48c:	add	x0, x0, #0xa31
  41f490:	bl	401ca0 <printf@plt>
  41f494:	ldur	x8, [x29, #-8]
  41f498:	ldr	x8, [x8, #8]
  41f49c:	and	x8, x8, #0x80
  41f4a0:	cbz	x8, 41f4b0 <ferror@plt+0x1d780>
  41f4a4:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f4a8:	add	x0, x0, #0xa3d
  41f4ac:	bl	401ca0 <printf@plt>
  41f4b0:	ldur	x8, [x29, #-8]
  41f4b4:	ldr	x8, [x8, #8]
  41f4b8:	and	x8, x8, #0x200
  41f4bc:	cbz	x8, 41f4cc <ferror@plt+0x1d79c>
  41f4c0:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f4c4:	add	x0, x0, #0xa43
  41f4c8:	bl	401ca0 <printf@plt>
  41f4cc:	ldur	x8, [x29, #-8]
  41f4d0:	ldr	x8, [x8, #8]
  41f4d4:	and	x8, x8, #0x400
  41f4d8:	cbz	x8, 41f4e8 <ferror@plt+0x1d7b8>
  41f4dc:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f4e0:	add	x0, x0, #0xa4d
  41f4e4:	bl	401ca0 <printf@plt>
  41f4e8:	ldur	x8, [x29, #-8]
  41f4ec:	ldr	x8, [x8, #8]
  41f4f0:	and	x8, x8, #0x800
  41f4f4:	cbz	x8, 41f504 <ferror@plt+0x1d7d4>
  41f4f8:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f4fc:	add	x0, x0, #0xa59
  41f500:	bl	401ca0 <printf@plt>
  41f504:	ldur	x8, [x29, #-8]
  41f508:	ldr	x8, [x8, #8]
  41f50c:	and	x8, x8, #0x1000
  41f510:	cbz	x8, 41f520 <ferror@plt+0x1d7f0>
  41f514:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f518:	add	x0, x0, #0xa65
  41f51c:	bl	401ca0 <printf@plt>
  41f520:	ldur	x8, [x29, #-8]
  41f524:	ldr	x8, [x8, #8]
  41f528:	and	x8, x8, #0x2000
  41f52c:	cbz	x8, 41f53c <ferror@plt+0x1d80c>
  41f530:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f534:	add	x0, x0, #0xa71
  41f538:	bl	401ca0 <printf@plt>
  41f53c:	ldur	x8, [x29, #-8]
  41f540:	ldr	x8, [x8, #8]
  41f544:	and	x8, x8, #0x4000
  41f548:	cbz	x8, 41f558 <ferror@plt+0x1d828>
  41f54c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f550:	add	x0, x0, #0xa7d
  41f554:	bl	401ca0 <printf@plt>
  41f558:	ldur	x8, [x29, #-8]
  41f55c:	ldr	x8, [x8, #8]
  41f560:	and	x8, x8, #0x8000
  41f564:	cbz	x8, 41f574 <ferror@plt+0x1d844>
  41f568:	adrp	x0, 487000 <warn@@Base+0x15d44>
  41f56c:	add	x0, x0, #0xa89
  41f570:	bl	401ca0 <printf@plt>
  41f574:	b	41f588 <ferror@plt+0x1d858>
  41f578:	ldur	x8, [x29, #-8]
  41f57c:	ldr	x0, [x8, #8]
  41f580:	mov	w1, #0x4                   	// #4
  41f584:	bl	40b080 <ferror@plt+0x9350>
  41f588:	mov	w0, #0xa                   	// #10
  41f58c:	bl	401cd0 <putchar@plt>
  41f590:	ldp	x29, x30, [sp, #32]
  41f594:	add	sp, sp, #0x30
  41f598:	ret
  41f59c:	sub	sp, sp, #0x20
  41f5a0:	mov	x8, #0x1                   	// #1
  41f5a4:	movk	x8, #0x7000, lsl #16
  41f5a8:	str	x0, [sp, #16]
  41f5ac:	ldr	x9, [sp, #16]
  41f5b0:	cmp	x9, x8
  41f5b4:	str	x9, [sp, #8]
  41f5b8:	b.eq	41f5f0 <ferror@plt+0x1d8c0>  // b.none
  41f5bc:	b	41f5c0 <ferror@plt+0x1d890>
  41f5c0:	mov	x8, #0x3                   	// #3
  41f5c4:	movk	x8, #0x7000, lsl #16
  41f5c8:	ldr	x9, [sp, #8]
  41f5cc:	cmp	x9, x8
  41f5d0:	b.eq	41f600 <ferror@plt+0x1d8d0>  // b.none
  41f5d4:	b	41f5d8 <ferror@plt+0x1d8a8>
  41f5d8:	mov	x8, #0x5                   	// #5
  41f5dc:	movk	x8, #0x7000, lsl #16
  41f5e0:	ldr	x9, [sp, #8]
  41f5e4:	cmp	x9, x8
  41f5e8:	b.eq	41f610 <ferror@plt+0x1d8e0>  // b.none
  41f5ec:	b	41f620 <ferror@plt+0x1d8f0>
  41f5f0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41f5f4:	add	x8, x8, #0xfcc
  41f5f8:	str	x8, [sp, #24]
  41f5fc:	b	41f628 <ferror@plt+0x1d8f8>
  41f600:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41f604:	add	x8, x8, #0xfdc
  41f608:	str	x8, [sp, #24]
  41f60c:	b	41f628 <ferror@plt+0x1d8f8>
  41f610:	adrp	x8, 486000 <warn@@Base+0x14d44>
  41f614:	add	x8, x8, #0xfec
  41f618:	str	x8, [sp, #24]
  41f61c:	b	41f628 <ferror@plt+0x1d8f8>
  41f620:	mov	x8, xzr
  41f624:	str	x8, [sp, #24]
  41f628:	ldr	x0, [sp, #24]
  41f62c:	add	sp, sp, #0x20
  41f630:	ret
  41f634:	sub	sp, sp, #0x20
  41f638:	str	x0, [sp, #16]
  41f63c:	ldr	x8, [sp, #16]
  41f640:	mov	x9, #0x1                   	// #1
  41f644:	movk	x9, #0x7000, lsl #16
  41f648:	subs	x8, x8, x9
  41f64c:	cmp	x8, #0x35
  41f650:	str	x8, [sp, #8]
  41f654:	b.hi	41f960 <ferror@plt+0x1dc30>  // b.pmore
  41f658:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41f65c:	add	x8, x8, #0xd80
  41f660:	ldr	x11, [sp, #8]
  41f664:	ldrsw	x10, [x8, x11, lsl #2]
  41f668:	add	x9, x8, x10
  41f66c:	br	x9
  41f670:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f674:	add	x8, x8, #0x0
  41f678:	str	x8, [sp, #24]
  41f67c:	b	41f968 <ferror@plt+0x1dc38>
  41f680:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f684:	add	x8, x8, #0x11
  41f688:	str	x8, [sp, #24]
  41f68c:	b	41f968 <ferror@plt+0x1dc38>
  41f690:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f694:	add	x8, x8, #0x21
  41f698:	str	x8, [sp, #24]
  41f69c:	b	41f968 <ferror@plt+0x1dc38>
  41f6a0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f6a4:	add	x8, x8, #0x30
  41f6a8:	str	x8, [sp, #24]
  41f6ac:	b	41f968 <ferror@plt+0x1dc38>
  41f6b0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f6b4:	add	x8, x8, #0x3e
  41f6b8:	str	x8, [sp, #24]
  41f6bc:	b	41f968 <ferror@plt+0x1dc38>
  41f6c0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f6c4:	add	x8, x8, #0x49
  41f6c8:	str	x8, [sp, #24]
  41f6cc:	b	41f968 <ferror@plt+0x1dc38>
  41f6d0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41f6d4:	add	x8, x8, #0x60a
  41f6d8:	str	x8, [sp, #24]
  41f6dc:	b	41f968 <ferror@plt+0x1dc38>
  41f6e0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41f6e4:	add	x8, x8, #0x614
  41f6e8:	str	x8, [sp, #24]
  41f6ec:	b	41f968 <ferror@plt+0x1dc38>
  41f6f0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41f6f4:	add	x8, x8, #0x5fd
  41f6f8:	str	x8, [sp, #24]
  41f6fc:	b	41f968 <ferror@plt+0x1dc38>
  41f700:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f704:	add	x8, x8, #0x5b
  41f708:	str	x8, [sp, #24]
  41f70c:	b	41f968 <ferror@plt+0x1dc38>
  41f710:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f714:	add	x8, x8, #0x6c
  41f718:	str	x8, [sp, #24]
  41f71c:	b	41f968 <ferror@plt+0x1dc38>
  41f720:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f724:	add	x8, x8, #0x7c
  41f728:	str	x8, [sp, #24]
  41f72c:	b	41f968 <ferror@plt+0x1dc38>
  41f730:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f734:	add	x8, x8, #0x8b
  41f738:	str	x8, [sp, #24]
  41f73c:	b	41f968 <ferror@plt+0x1dc38>
  41f740:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f744:	add	x8, x8, #0x99
  41f748:	str	x8, [sp, #24]
  41f74c:	b	41f968 <ferror@plt+0x1dc38>
  41f750:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f754:	add	x8, x8, #0xa9
  41f758:	str	x8, [sp, #24]
  41f75c:	b	41f968 <ferror@plt+0x1dc38>
  41f760:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f764:	add	x8, x8, #0xb5
  41f768:	str	x8, [sp, #24]
  41f76c:	b	41f968 <ferror@plt+0x1dc38>
  41f770:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f774:	add	x8, x8, #0xc3
  41f778:	str	x8, [sp, #24]
  41f77c:	b	41f968 <ferror@plt+0x1dc38>
  41f780:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f784:	add	x8, x8, #0xd0
  41f788:	str	x8, [sp, #24]
  41f78c:	b	41f968 <ferror@plt+0x1dc38>
  41f790:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f794:	add	x8, x8, #0xe1
  41f798:	str	x8, [sp, #24]
  41f79c:	b	41f968 <ferror@plt+0x1dc38>
  41f7a0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f7a4:	add	x8, x8, #0xf2
  41f7a8:	str	x8, [sp, #24]
  41f7ac:	b	41f968 <ferror@plt+0x1dc38>
  41f7b0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f7b4:	add	x8, x8, #0x106
  41f7b8:	str	x8, [sp, #24]
  41f7bc:	b	41f968 <ferror@plt+0x1dc38>
  41f7c0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f7c4:	add	x8, x8, #0x11a
  41f7c8:	str	x8, [sp, #24]
  41f7cc:	b	41f968 <ferror@plt+0x1dc38>
  41f7d0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f7d4:	add	x8, x8, #0x131
  41f7d8:	str	x8, [sp, #24]
  41f7dc:	b	41f968 <ferror@plt+0x1dc38>
  41f7e0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f7e4:	add	x8, x8, #0x142
  41f7e8:	str	x8, [sp, #24]
  41f7ec:	b	41f968 <ferror@plt+0x1dc38>
  41f7f0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f7f4:	add	x8, x8, #0x156
  41f7f8:	str	x8, [sp, #24]
  41f7fc:	b	41f968 <ferror@plt+0x1dc38>
  41f800:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f804:	add	x8, x8, #0x165
  41f808:	str	x8, [sp, #24]
  41f80c:	b	41f968 <ferror@plt+0x1dc38>
  41f810:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f814:	add	x8, x8, #0x177
  41f818:	str	x8, [sp, #24]
  41f81c:	b	41f968 <ferror@plt+0x1dc38>
  41f820:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f824:	add	x8, x8, #0x18b
  41f828:	str	x8, [sp, #24]
  41f82c:	b	41f968 <ferror@plt+0x1dc38>
  41f830:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f834:	add	x8, x8, #0x1a2
  41f838:	str	x8, [sp, #24]
  41f83c:	b	41f968 <ferror@plt+0x1dc38>
  41f840:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f844:	add	x8, x8, #0x1b1
  41f848:	str	x8, [sp, #24]
  41f84c:	b	41f968 <ferror@plt+0x1dc38>
  41f850:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41f854:	add	x8, x8, #0x75d
  41f858:	str	x8, [sp, #24]
  41f85c:	b	41f968 <ferror@plt+0x1dc38>
  41f860:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f864:	add	x8, x8, #0x1c1
  41f868:	str	x8, [sp, #24]
  41f86c:	b	41f968 <ferror@plt+0x1dc38>
  41f870:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f874:	add	x8, x8, #0x1d7
  41f878:	str	x8, [sp, #24]
  41f87c:	b	41f968 <ferror@plt+0x1dc38>
  41f880:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f884:	add	x8, x8, #0x1e9
  41f888:	str	x8, [sp, #24]
  41f88c:	b	41f968 <ferror@plt+0x1dc38>
  41f890:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f894:	add	x8, x8, #0x1fc
  41f898:	str	x8, [sp, #24]
  41f89c:	b	41f968 <ferror@plt+0x1dc38>
  41f8a0:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41f8a4:	add	x8, x8, #0x68c
  41f8a8:	str	x8, [sp, #24]
  41f8ac:	b	41f968 <ferror@plt+0x1dc38>
  41f8b0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f8b4:	add	x8, x8, #0x212
  41f8b8:	str	x8, [sp, #24]
  41f8bc:	b	41f968 <ferror@plt+0x1dc38>
  41f8c0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f8c4:	add	x8, x8, #0x221
  41f8c8:	str	x8, [sp, #24]
  41f8cc:	b	41f968 <ferror@plt+0x1dc38>
  41f8d0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f8d4:	add	x8, x8, #0x233
  41f8d8:	str	x8, [sp, #24]
  41f8dc:	b	41f968 <ferror@plt+0x1dc38>
  41f8e0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f8e4:	add	x8, x8, #0x247
  41f8e8:	str	x8, [sp, #24]
  41f8ec:	b	41f968 <ferror@plt+0x1dc38>
  41f8f0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f8f4:	add	x8, x8, #0x262
  41f8f8:	str	x8, [sp, #24]
  41f8fc:	b	41f968 <ferror@plt+0x1dc38>
  41f900:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f904:	add	x8, x8, #0x273
  41f908:	str	x8, [sp, #24]
  41f90c:	b	41f968 <ferror@plt+0x1dc38>
  41f910:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f914:	add	x8, x8, #0x285
  41f918:	str	x8, [sp, #24]
  41f91c:	b	41f968 <ferror@plt+0x1dc38>
  41f920:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f924:	add	x8, x8, #0x293
  41f928:	str	x8, [sp, #24]
  41f92c:	b	41f968 <ferror@plt+0x1dc38>
  41f930:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f934:	add	x8, x8, #0x2a4
  41f938:	str	x8, [sp, #24]
  41f93c:	b	41f968 <ferror@plt+0x1dc38>
  41f940:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f944:	add	x8, x8, #0x2b0
  41f948:	str	x8, [sp, #24]
  41f94c:	b	41f968 <ferror@plt+0x1dc38>
  41f950:	adrp	x8, 485000 <warn@@Base+0x13d44>
  41f954:	add	x8, x8, #0x7f9
  41f958:	str	x8, [sp, #24]
  41f95c:	b	41f968 <ferror@plt+0x1dc38>
  41f960:	mov	x8, xzr
  41f964:	str	x8, [sp, #24]
  41f968:	ldr	x0, [sp, #24]
  41f96c:	add	sp, sp, #0x20
  41f970:	ret
  41f974:	sub	sp, sp, #0x10
  41f978:	mov	x8, #0x1                   	// #1
  41f97c:	movk	x8, #0x7000, lsl #16
  41f980:	str	x0, [sp]
  41f984:	ldr	x9, [sp]
  41f988:	cmp	x9, x8
  41f98c:	cset	w10, eq  // eq = none
  41f990:	eor	w10, w10, #0x1
  41f994:	tbnz	w10, #0, 41f9ac <ferror@plt+0x1dc7c>
  41f998:	b	41f99c <ferror@plt+0x1dc6c>
  41f99c:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  41f9a0:	add	x8, x8, #0x4a4
  41f9a4:	str	x8, [sp, #8]
  41f9a8:	b	41f9b4 <ferror@plt+0x1dc84>
  41f9ac:	mov	x8, xzr
  41f9b0:	str	x8, [sp, #8]
  41f9b4:	ldr	x0, [sp, #8]
  41f9b8:	add	sp, sp, #0x10
  41f9bc:	ret
  41f9c0:	sub	sp, sp, #0x20
  41f9c4:	mov	x8, #0x70000000            	// #1879048192
  41f9c8:	str	x0, [sp, #16]
  41f9cc:	ldr	x9, [sp, #16]
  41f9d0:	cmp	x9, x8
  41f9d4:	str	x9, [sp, #8]
  41f9d8:	b.eq	41f9f8 <ferror@plt+0x1dcc8>  // b.none
  41f9dc:	b	41f9e0 <ferror@plt+0x1dcb0>
  41f9e0:	mov	x8, #0x1                   	// #1
  41f9e4:	movk	x8, #0x7000, lsl #16
  41f9e8:	ldr	x9, [sp, #8]
  41f9ec:	cmp	x9, x8
  41f9f0:	b.eq	41fa08 <ferror@plt+0x1dcd8>  // b.none
  41f9f4:	b	41fa18 <ferror@plt+0x1dce8>
  41f9f8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41f9fc:	add	x8, x8, #0x2bb
  41fa00:	str	x8, [sp, #24]
  41fa04:	b	41fa20 <ferror@plt+0x1dcf0>
  41fa08:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fa0c:	add	x8, x8, #0x2c3
  41fa10:	str	x8, [sp, #24]
  41fa14:	b	41fa20 <ferror@plt+0x1dcf0>
  41fa18:	mov	x8, xzr
  41fa1c:	str	x8, [sp, #24]
  41fa20:	ldr	x0, [sp, #24]
  41fa24:	add	sp, sp, #0x20
  41fa28:	ret
  41fa2c:	sub	sp, sp, #0x20
  41fa30:	str	x0, [sp, #16]
  41fa34:	ldr	x8, [sp, #16]
  41fa38:	mov	x9, #0x70000000            	// #1879048192
  41fa3c:	subs	x8, x8, x9
  41fa40:	cmp	x8, #0x3
  41fa44:	str	x8, [sp, #8]
  41fa48:	b.hi	41faa4 <ferror@plt+0x1dd74>  // b.pmore
  41fa4c:	adrp	x8, 478000 <warn@@Base+0x6d44>
  41fa50:	add	x8, x8, #0xe58
  41fa54:	ldr	x11, [sp, #8]
  41fa58:	ldrsw	x10, [x8, x11, lsl #2]
  41fa5c:	add	x9, x8, x10
  41fa60:	br	x9
  41fa64:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fa68:	add	x8, x8, #0x2cb
  41fa6c:	str	x8, [sp, #24]
  41fa70:	b	41faac <ferror@plt+0x1dd7c>
  41fa74:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fa78:	add	x8, x8, #0x2d7
  41fa7c:	str	x8, [sp, #24]
  41fa80:	b	41faac <ferror@plt+0x1dd7c>
  41fa84:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fa88:	add	x8, x8, #0x2e1
  41fa8c:	str	x8, [sp, #24]
  41fa90:	b	41faac <ferror@plt+0x1dd7c>
  41fa94:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fa98:	add	x8, x8, #0x2ed
  41fa9c:	str	x8, [sp, #24]
  41faa0:	b	41faac <ferror@plt+0x1dd7c>
  41faa4:	mov	x8, xzr
  41faa8:	str	x8, [sp, #24]
  41faac:	ldr	x0, [sp, #24]
  41fab0:	add	sp, sp, #0x20
  41fab4:	ret
  41fab8:	sub	sp, sp, #0x20
  41fabc:	mov	x8, #0xd                   	// #13
  41fac0:	movk	x8, #0x6000, lsl #16
  41fac4:	str	x0, [sp, #16]
  41fac8:	ldr	x9, [sp, #16]
  41facc:	cmp	x9, x8
  41fad0:	str	x9, [sp, #8]
  41fad4:	b.eq	41fdc0 <ferror@plt+0x1e090>  // b.none
  41fad8:	b	41fadc <ferror@plt+0x1ddac>
  41fadc:	mov	x8, #0xf                   	// #15
  41fae0:	movk	x8, #0x6000, lsl #16
  41fae4:	ldr	x9, [sp, #8]
  41fae8:	cmp	x9, x8
  41faec:	b.eq	41fdd0 <ferror@plt+0x1e0a0>  // b.none
  41faf0:	b	41faf4 <ferror@plt+0x1ddc4>
  41faf4:	mov	x8, #0x15                  	// #21
  41faf8:	movk	x8, #0x6000, lsl #16
  41fafc:	ldr	x9, [sp, #8]
  41fb00:	cmp	x9, x8
  41fb04:	b.eq	41fde0 <ferror@plt+0x1e0b0>  // b.none
  41fb08:	b	41fb0c <ferror@plt+0x1dddc>
  41fb0c:	mov	x8, #0x17                  	// #23
  41fb10:	movk	x8, #0x6000, lsl #16
  41fb14:	ldr	x9, [sp, #8]
  41fb18:	cmp	x9, x8
  41fb1c:	b.eq	41fdf0 <ferror@plt+0x1e0c0>  // b.none
  41fb20:	b	41fb24 <ferror@plt+0x1ddf4>
  41fb24:	mov	x8, #0x19                  	// #25
  41fb28:	movk	x8, #0x6000, lsl #16
  41fb2c:	ldr	x9, [sp, #8]
  41fb30:	cmp	x9, x8
  41fb34:	b.eq	41fe00 <ferror@plt+0x1e0d0>  // b.none
  41fb38:	b	41fb3c <ferror@plt+0x1de0c>
  41fb3c:	mov	x8, #0x1d                  	// #29
  41fb40:	movk	x8, #0x6000, lsl #16
  41fb44:	ldr	x9, [sp, #8]
  41fb48:	cmp	x9, x8
  41fb4c:	b.eq	41fe10 <ferror@plt+0x1e0e0>  // b.none
  41fb50:	b	41fb54 <ferror@plt+0x1de24>
  41fb54:	mov	x8, #0x1f                  	// #31
  41fb58:	movk	x8, #0x6000, lsl #16
  41fb5c:	ldr	x9, [sp, #8]
  41fb60:	cmp	x9, x8
  41fb64:	b.eq	41fe20 <ferror@plt+0x1e0f0>  // b.none
  41fb68:	b	41fb6c <ferror@plt+0x1de3c>
  41fb6c:	mov	x8, #0x21                  	// #33
  41fb70:	movk	x8, #0x6000, lsl #16
  41fb74:	ldr	x9, [sp, #8]
  41fb78:	cmp	x9, x8
  41fb7c:	b.eq	41fe30 <ferror@plt+0x1e100>  // b.none
  41fb80:	b	41fb84 <ferror@plt+0x1de54>
  41fb84:	mov	x8, #0x23                  	// #35
  41fb88:	movk	x8, #0x6000, lsl #16
  41fb8c:	ldr	x9, [sp, #8]
  41fb90:	cmp	x9, x8
  41fb94:	b.eq	41fe40 <ferror@plt+0x1e110>  // b.none
  41fb98:	b	41fb9c <ferror@plt+0x1de6c>
  41fb9c:	mov	x8, #0x25                  	// #37
  41fba0:	movk	x8, #0x6000, lsl #16
  41fba4:	ldr	x9, [sp, #8]
  41fba8:	cmp	x9, x8
  41fbac:	b.eq	41fe50 <ferror@plt+0x1e120>  // b.none
  41fbb0:	b	41fbb4 <ferror@plt+0x1de84>
  41fbb4:	mov	x8, #0x27                  	// #39
  41fbb8:	movk	x8, #0x6000, lsl #16
  41fbbc:	ldr	x9, [sp, #8]
  41fbc0:	cmp	x9, x8
  41fbc4:	b.eq	41fe60 <ferror@plt+0x1e130>  // b.none
  41fbc8:	b	41fbcc <ferror@plt+0x1de9c>
  41fbcc:	mov	x8, #0x2b                  	// #43
  41fbd0:	movk	x8, #0x6000, lsl #16
  41fbd4:	ldr	x9, [sp, #8]
  41fbd8:	cmp	x9, x8
  41fbdc:	b.eq	41fe70 <ferror@plt+0x1e140>  // b.none
  41fbe0:	b	41fbe4 <ferror@plt+0x1deb4>
  41fbe4:	mov	x8, #0x2d                  	// #45
  41fbe8:	movk	x8, #0x6000, lsl #16
  41fbec:	ldr	x9, [sp, #8]
  41fbf0:	cmp	x9, x8
  41fbf4:	b.eq	41fe80 <ferror@plt+0x1e150>  // b.none
  41fbf8:	b	41fbfc <ferror@plt+0x1decc>
  41fbfc:	mov	x8, #0x2f                  	// #47
  41fc00:	movk	x8, #0x6000, lsl #16
  41fc04:	ldr	x9, [sp, #8]
  41fc08:	cmp	x9, x8
  41fc0c:	b.eq	41fe90 <ferror@plt+0x1e160>  // b.none
  41fc10:	b	41fc14 <ferror@plt+0x1dee4>
  41fc14:	mov	x8, #0x31                  	// #49
  41fc18:	movk	x8, #0x6000, lsl #16
  41fc1c:	ldr	x9, [sp, #8]
  41fc20:	cmp	x9, x8
  41fc24:	b.eq	41fea0 <ferror@plt+0x1e170>  // b.none
  41fc28:	b	41fc2c <ferror@plt+0x1defc>
  41fc2c:	mov	x8, #0x33                  	// #51
  41fc30:	movk	x8, #0x6000, lsl #16
  41fc34:	ldr	x9, [sp, #8]
  41fc38:	cmp	x9, x8
  41fc3c:	b.eq	41feb0 <ferror@plt+0x1e180>  // b.none
  41fc40:	b	41fc44 <ferror@plt+0x1df14>
  41fc44:	mov	x8, #0x35                  	// #53
  41fc48:	movk	x8, #0x6000, lsl #16
  41fc4c:	ldr	x9, [sp, #8]
  41fc50:	cmp	x9, x8
  41fc54:	b.eq	41fec0 <ferror@plt+0x1e190>  // b.none
  41fc58:	b	41fc5c <ferror@plt+0x1df2c>
  41fc5c:	mov	x8, #0x37                  	// #55
  41fc60:	movk	x8, #0x6000, lsl #16
  41fc64:	ldr	x9, [sp, #8]
  41fc68:	cmp	x9, x8
  41fc6c:	b.eq	41fed0 <ferror@plt+0x1e1a0>  // b.none
  41fc70:	b	41fc74 <ferror@plt+0x1df44>
  41fc74:	mov	x8, #0x39                  	// #57
  41fc78:	movk	x8, #0x6000, lsl #16
  41fc7c:	ldr	x9, [sp, #8]
  41fc80:	cmp	x9, x8
  41fc84:	b.eq	41fee0 <ferror@plt+0x1e1b0>  // b.none
  41fc88:	b	41fc8c <ferror@plt+0x1df5c>
  41fc8c:	mov	x8, #0x3b                  	// #59
  41fc90:	movk	x8, #0x6000, lsl #16
  41fc94:	ldr	x9, [sp, #8]
  41fc98:	cmp	x9, x8
  41fc9c:	b.eq	41fef0 <ferror@plt+0x1e1c0>  // b.none
  41fca0:	b	41fca4 <ferror@plt+0x1df74>
  41fca4:	mov	x8, #0x3d                  	// #61
  41fca8:	movk	x8, #0x6000, lsl #16
  41fcac:	ldr	x9, [sp, #8]
  41fcb0:	cmp	x9, x8
  41fcb4:	b.eq	41ff00 <ferror@plt+0x1e1d0>  // b.none
  41fcb8:	b	41fcbc <ferror@plt+0x1df8c>
  41fcbc:	mov	x8, #0x3f                  	// #63
  41fcc0:	movk	x8, #0x6000, lsl #16
  41fcc4:	ldr	x9, [sp, #8]
  41fcc8:	cmp	x9, x8
  41fccc:	b.eq	41ff10 <ferror@plt+0x1e1e0>  // b.none
  41fcd0:	b	41fcd4 <ferror@plt+0x1dfa4>
  41fcd4:	mov	x8, #0x41                  	// #65
  41fcd8:	movk	x8, #0x6000, lsl #16
  41fcdc:	ldr	x9, [sp, #8]
  41fce0:	cmp	x9, x8
  41fce4:	b.eq	41ff20 <ferror@plt+0x1e1f0>  // b.none
  41fce8:	b	41fcec <ferror@plt+0x1dfbc>
  41fcec:	mov	x8, #0x43                  	// #67
  41fcf0:	movk	x8, #0x6000, lsl #16
  41fcf4:	ldr	x9, [sp, #8]
  41fcf8:	cmp	x9, x8
  41fcfc:	b.eq	41ff30 <ferror@plt+0x1e200>  // b.none
  41fd00:	b	41fd04 <ferror@plt+0x1dfd4>
  41fd04:	mov	x8, #0x45                  	// #69
  41fd08:	movk	x8, #0x6000, lsl #16
  41fd0c:	ldr	x9, [sp, #8]
  41fd10:	cmp	x9, x8
  41fd14:	b.eq	41ff40 <ferror@plt+0x1e210>  // b.none
  41fd18:	b	41fd1c <ferror@plt+0x1dfec>
  41fd1c:	mov	x8, #0x47                  	// #71
  41fd20:	movk	x8, #0x6000, lsl #16
  41fd24:	ldr	x9, [sp, #8]
  41fd28:	cmp	x9, x8
  41fd2c:	b.eq	41ff50 <ferror@plt+0x1e220>  // b.none
  41fd30:	b	41fd34 <ferror@plt+0x1e004>
  41fd34:	mov	x8, #0x49                  	// #73
  41fd38:	movk	x8, #0x6000, lsl #16
  41fd3c:	ldr	x9, [sp, #8]
  41fd40:	cmp	x9, x8
  41fd44:	b.eq	41ff60 <ferror@plt+0x1e230>  // b.none
  41fd48:	b	41fd4c <ferror@plt+0x1e01c>
  41fd4c:	mov	x8, #0x4b                  	// #75
  41fd50:	movk	x8, #0x6000, lsl #16
  41fd54:	ldr	x9, [sp, #8]
  41fd58:	cmp	x9, x8
  41fd5c:	b.eq	41ff70 <ferror@plt+0x1e240>  // b.none
  41fd60:	b	41fd64 <ferror@plt+0x1e034>
  41fd64:	mov	x8, #0x4d                  	// #77
  41fd68:	movk	x8, #0x6000, lsl #16
  41fd6c:	ldr	x9, [sp, #8]
  41fd70:	cmp	x9, x8
  41fd74:	b.eq	41ff80 <ferror@plt+0x1e250>  // b.none
  41fd78:	b	41fd7c <ferror@plt+0x1e04c>
  41fd7c:	mov	x8, #0x4f                  	// #79
  41fd80:	movk	x8, #0x6000, lsl #16
  41fd84:	ldr	x9, [sp, #8]
  41fd88:	cmp	x9, x8
  41fd8c:	b.eq	41ff90 <ferror@plt+0x1e260>  // b.none
  41fd90:	b	41fd94 <ferror@plt+0x1e064>
  41fd94:	mov	x8, #0x70000000            	// #1879048192
  41fd98:	ldr	x9, [sp, #8]
  41fd9c:	cmp	x9, x8
  41fda0:	cset	w10, eq  // eq = none
  41fda4:	eor	w10, w10, #0x1
  41fda8:	tbnz	w10, #0, 41ffa0 <ferror@plt+0x1e270>
  41fdac:	b	41fdb0 <ferror@plt+0x1e080>
  41fdb0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fdb4:	add	x8, x8, #0x2f7
  41fdb8:	str	x8, [sp, #24]
  41fdbc:	b	41ffa8 <ferror@plt+0x1e278>
  41fdc0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fdc4:	add	x8, x8, #0x309
  41fdc8:	str	x8, [sp, #24]
  41fdcc:	b	41ffa8 <ferror@plt+0x1e278>
  41fdd0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fdd4:	add	x8, x8, #0x315
  41fdd8:	str	x8, [sp, #24]
  41fddc:	b	41ffa8 <ferror@plt+0x1e278>
  41fde0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fde4:	add	x8, x8, #0x322
  41fde8:	str	x8, [sp, #24]
  41fdec:	b	41ffa8 <ferror@plt+0x1e278>
  41fdf0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fdf4:	add	x8, x8, #0x32f
  41fdf8:	str	x8, [sp, #24]
  41fdfc:	b	41ffa8 <ferror@plt+0x1e278>
  41fe00:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe04:	add	x8, x8, #0x343
  41fe08:	str	x8, [sp, #24]
  41fe0c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe10:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe14:	add	x8, x8, #0x34d
  41fe18:	str	x8, [sp, #24]
  41fe1c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe20:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe24:	add	x8, x8, #0x35e
  41fe28:	str	x8, [sp, #24]
  41fe2c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe30:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe34:	add	x8, x8, #0x36f
  41fe38:	str	x8, [sp, #24]
  41fe3c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe40:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe44:	add	x8, x8, #0x380
  41fe48:	str	x8, [sp, #24]
  41fe4c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe50:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe54:	add	x8, x8, #0x393
  41fe58:	str	x8, [sp, #24]
  41fe5c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe60:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe64:	add	x8, x8, #0x3a4
  41fe68:	str	x8, [sp, #24]
  41fe6c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe70:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe74:	add	x8, x8, #0x3b3
  41fe78:	str	x8, [sp, #24]
  41fe7c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe80:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe84:	add	x8, x8, #0x3be
  41fe88:	str	x8, [sp, #24]
  41fe8c:	b	41ffa8 <ferror@plt+0x1e278>
  41fe90:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fe94:	add	x8, x8, #0x3cc
  41fe98:	str	x8, [sp, #24]
  41fe9c:	b	41ffa8 <ferror@plt+0x1e278>
  41fea0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fea4:	add	x8, x8, #0x3d9
  41fea8:	str	x8, [sp, #24]
  41feac:	b	41ffa8 <ferror@plt+0x1e278>
  41feb0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41feb4:	add	x8, x8, #0x3eb
  41feb8:	str	x8, [sp, #24]
  41febc:	b	41ffa8 <ferror@plt+0x1e278>
  41fec0:	adrp	x8, 499000 <warn@@Base+0x27d44>
  41fec4:	add	x8, x8, #0x85d
  41fec8:	str	x8, [sp, #24]
  41fecc:	b	41ffa8 <ferror@plt+0x1e278>
  41fed0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fed4:	add	x8, x8, #0x3fe
  41fed8:	str	x8, [sp, #24]
  41fedc:	b	41ffa8 <ferror@plt+0x1e278>
  41fee0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fee4:	add	x8, x8, #0x409
  41fee8:	str	x8, [sp, #24]
  41feec:	b	41ffa8 <ferror@plt+0x1e278>
  41fef0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41fef4:	add	x8, x8, #0x41b
  41fef8:	str	x8, [sp, #24]
  41fefc:	b	41ffa8 <ferror@plt+0x1e278>
  41ff00:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff04:	add	x8, x8, #0x42a
  41ff08:	str	x8, [sp, #24]
  41ff0c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff10:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff14:	add	x8, x8, #0x43c
  41ff18:	str	x8, [sp, #24]
  41ff1c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff20:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff24:	add	x8, x8, #0x44b
  41ff28:	str	x8, [sp, #24]
  41ff2c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff30:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff34:	add	x8, x8, #0x45d
  41ff38:	str	x8, [sp, #24]
  41ff3c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff40:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff44:	add	x8, x8, #0x46f
  41ff48:	str	x8, [sp, #24]
  41ff4c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff50:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff54:	add	x8, x8, #0x480
  41ff58:	str	x8, [sp, #24]
  41ff5c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff60:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff64:	add	x8, x8, #0x491
  41ff68:	str	x8, [sp, #24]
  41ff6c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff70:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff74:	add	x8, x8, #0x4a4
  41ff78:	str	x8, [sp, #24]
  41ff7c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff80:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff84:	add	x8, x8, #0x4b6
  41ff88:	str	x8, [sp, #24]
  41ff8c:	b	41ffa8 <ferror@plt+0x1e278>
  41ff90:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ff94:	add	x8, x8, #0x4c5
  41ff98:	str	x8, [sp, #24]
  41ff9c:	b	41ffa8 <ferror@plt+0x1e278>
  41ffa0:	mov	x8, xzr
  41ffa4:	str	x8, [sp, #24]
  41ffa8:	ldr	x0, [sp, #24]
  41ffac:	add	sp, sp, #0x20
  41ffb0:	ret
  41ffb4:	sub	sp, sp, #0x10
  41ffb8:	mov	x8, #0x70000000            	// #1879048192
  41ffbc:	str	x0, [sp]
  41ffc0:	ldr	x9, [sp]
  41ffc4:	cmp	x9, x8
  41ffc8:	cset	w10, eq  // eq = none
  41ffcc:	eor	w10, w10, #0x1
  41ffd0:	tbnz	w10, #0, 41ffe8 <ferror@plt+0x1e2b8>
  41ffd4:	b	41ffd8 <ferror@plt+0x1e2a8>
  41ffd8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  41ffdc:	add	x8, x8, #0x4d0
  41ffe0:	str	x8, [sp, #8]
  41ffe4:	b	41fff0 <ferror@plt+0x1e2c0>
  41ffe8:	mov	x8, xzr
  41ffec:	str	x8, [sp, #8]
  41fff0:	ldr	x0, [sp, #8]
  41fff4:	add	sp, sp, #0x10
  41fff8:	ret
  41fffc:	sub	sp, sp, #0x20
  420000:	str	x0, [sp, #16]
  420004:	ldr	x8, [sp, #16]
  420008:	mov	x9, #0x1                   	// #1
  42000c:	movk	x9, #0x7000, lsl #16
  420010:	subs	x8, x8, x9
  420014:	cmp	x8, #0x5
  420018:	str	x8, [sp, #8]
  42001c:	b.hi	420098 <ferror@plt+0x1e368>  // b.pmore
  420020:	adrp	x8, 478000 <warn@@Base+0x6d44>
  420024:	add	x8, x8, #0xe68
  420028:	ldr	x11, [sp, #8]
  42002c:	ldrsw	x10, [x8, x11, lsl #2]
  420030:	add	x9, x8, x10
  420034:	br	x9
  420038:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42003c:	add	x8, x8, #0x4dc
  420040:	str	x8, [sp, #24]
  420044:	b	4200a0 <ferror@plt+0x1e370>
  420048:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42004c:	add	x8, x8, #0x4ef
  420050:	str	x8, [sp, #24]
  420054:	b	4200a0 <ferror@plt+0x1e370>
  420058:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42005c:	add	x8, x8, #0x501
  420060:	str	x8, [sp, #24]
  420064:	b	4200a0 <ferror@plt+0x1e370>
  420068:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42006c:	add	x8, x8, #0x510
  420070:	str	x8, [sp, #24]
  420074:	b	4200a0 <ferror@plt+0x1e370>
  420078:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42007c:	add	x8, x8, #0x51d
  420080:	str	x8, [sp, #24]
  420084:	b	4200a0 <ferror@plt+0x1e370>
  420088:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42008c:	add	x8, x8, #0x52e
  420090:	str	x8, [sp, #24]
  420094:	b	4200a0 <ferror@plt+0x1e370>
  420098:	mov	x8, xzr
  42009c:	str	x8, [sp, #24]
  4200a0:	ldr	x0, [sp, #24]
  4200a4:	add	sp, sp, #0x20
  4200a8:	ret
  4200ac:	sub	sp, sp, #0x20
  4200b0:	mov	x8, #0xd                   	// #13
  4200b4:	movk	x8, #0x6000, lsl #16
  4200b8:	str	x0, [sp, #16]
  4200bc:	ldr	x9, [sp, #16]
  4200c0:	cmp	x9, x8
  4200c4:	str	x9, [sp, #8]
  4200c8:	b.eq	420144 <ferror@plt+0x1e414>  // b.none
  4200cc:	b	4200d0 <ferror@plt+0x1e3a0>
  4200d0:	mov	x8, #0xf                   	// #15
  4200d4:	movk	x8, #0x6000, lsl #16
  4200d8:	ldr	x9, [sp, #8]
  4200dc:	cmp	x9, x8
  4200e0:	b.eq	420154 <ferror@plt+0x1e424>  // b.none
  4200e4:	b	4200e8 <ferror@plt+0x1e3b8>
  4200e8:	mov	x8, #0x70000000            	// #1879048192
  4200ec:	ldr	x9, [sp, #8]
  4200f0:	cmp	x9, x8
  4200f4:	b.eq	420164 <ferror@plt+0x1e434>  // b.none
  4200f8:	b	4200fc <ferror@plt+0x1e3cc>
  4200fc:	mov	x8, #0x1                   	// #1
  420100:	movk	x8, #0x7000, lsl #16
  420104:	ldr	x9, [sp, #8]
  420108:	cmp	x9, x8
  42010c:	b.eq	420174 <ferror@plt+0x1e444>  // b.none
  420110:	b	420114 <ferror@plt+0x1e3e4>
  420114:	mov	x8, #0x2                   	// #2
  420118:	movk	x8, #0x7000, lsl #16
  42011c:	ldr	x9, [sp, #8]
  420120:	cmp	x9, x8
  420124:	b.eq	420184 <ferror@plt+0x1e454>  // b.none
  420128:	b	42012c <ferror@plt+0x1e3fc>
  42012c:	mov	x8, #0x3                   	// #3
  420130:	movk	x8, #0x7000, lsl #16
  420134:	ldr	x9, [sp, #8]
  420138:	cmp	x9, x8
  42013c:	b.eq	420194 <ferror@plt+0x1e464>  // b.none
  420140:	b	4201a4 <ferror@plt+0x1e474>
  420144:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420148:	add	x8, x8, #0x53d
  42014c:	str	x8, [sp, #24]
  420150:	b	4201ac <ferror@plt+0x1e47c>
  420154:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420158:	add	x8, x8, #0x54f
  42015c:	str	x8, [sp, #24]
  420160:	b	4201ac <ferror@plt+0x1e47c>
  420164:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420168:	add	x8, x8, #0x561
  42016c:	str	x8, [sp, #24]
  420170:	b	4201ac <ferror@plt+0x1e47c>
  420174:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420178:	add	x8, x8, #0x571
  42017c:	str	x8, [sp, #24]
  420180:	b	4201ac <ferror@plt+0x1e47c>
  420184:	adrp	x8, 485000 <warn@@Base+0x13d44>
  420188:	add	x8, x8, #0x960
  42018c:	str	x8, [sp, #24]
  420190:	b	4201ac <ferror@plt+0x1e47c>
  420194:	adrp	x8, 494000 <warn@@Base+0x22d44>
  420198:	add	x8, x8, #0x97b
  42019c:	str	x8, [sp, #24]
  4201a0:	b	4201ac <ferror@plt+0x1e47c>
  4201a4:	mov	x8, xzr
  4201a8:	str	x8, [sp, #24]
  4201ac:	ldr	x0, [sp, #24]
  4201b0:	add	sp, sp, #0x20
  4201b4:	ret
  4201b8:	sub	sp, sp, #0x10
  4201bc:	mov	x8, #0x2                   	// #2
  4201c0:	movk	x8, #0x7000, lsl #16
  4201c4:	str	x0, [sp]
  4201c8:	ldr	x9, [sp]
  4201cc:	cmp	x9, x8
  4201d0:	cset	w10, eq  // eq = none
  4201d4:	eor	w10, w10, #0x1
  4201d8:	tbnz	w10, #0, 4201f0 <ferror@plt+0x1e4c0>
  4201dc:	b	4201e0 <ferror@plt+0x1e4b0>
  4201e0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4201e4:	add	x8, x8, #0x581
  4201e8:	str	x8, [sp, #8]
  4201ec:	b	4201f8 <ferror@plt+0x1e4c8>
  4201f0:	mov	x8, xzr
  4201f4:	str	x8, [sp, #8]
  4201f8:	ldr	x0, [sp, #8]
  4201fc:	add	sp, sp, #0x10
  420200:	ret
  420204:	sub	sp, sp, #0x20
  420208:	mov	x8, #0xd                   	// #13
  42020c:	movk	x8, #0x6000, lsl #16
  420210:	str	x0, [sp, #16]
  420214:	ldr	x9, [sp, #16]
  420218:	cmp	x9, x8
  42021c:	str	x9, [sp, #8]
  420220:	b.eq	420478 <ferror@plt+0x1e748>  // b.none
  420224:	b	420228 <ferror@plt+0x1e4f8>
  420228:	mov	x8, #0xe                   	// #14
  42022c:	movk	x8, #0x6000, lsl #16
  420230:	ldr	x9, [sp, #8]
  420234:	cmp	x9, x8
  420238:	b.eq	420488 <ferror@plt+0x1e758>  // b.none
  42023c:	b	420240 <ferror@plt+0x1e510>
  420240:	mov	x8, #0xf                   	// #15
  420244:	movk	x8, #0x6000, lsl #16
  420248:	ldr	x9, [sp, #8]
  42024c:	cmp	x9, x8
  420250:	b.eq	420498 <ferror@plt+0x1e768>  // b.none
  420254:	b	420258 <ferror@plt+0x1e528>
  420258:	mov	x8, #0x10                  	// #16
  42025c:	movk	x8, #0x6000, lsl #16
  420260:	ldr	x9, [sp, #8]
  420264:	cmp	x9, x8
  420268:	b.eq	4204a8 <ferror@plt+0x1e778>  // b.none
  42026c:	b	420270 <ferror@plt+0x1e540>
  420270:	mov	x8, #0x11                  	// #17
  420274:	movk	x8, #0x6000, lsl #16
  420278:	ldr	x9, [sp, #8]
  42027c:	cmp	x9, x8
  420280:	b.eq	4204b8 <ferror@plt+0x1e788>  // b.none
  420284:	b	420288 <ferror@plt+0x1e558>
  420288:	mov	x8, #0x12                  	// #18
  42028c:	movk	x8, #0x6000, lsl #16
  420290:	ldr	x9, [sp, #8]
  420294:	cmp	x9, x8
  420298:	b.eq	4204c8 <ferror@plt+0x1e798>  // b.none
  42029c:	b	4202a0 <ferror@plt+0x1e570>
  4202a0:	mov	x8, #0x13                  	// #19
  4202a4:	movk	x8, #0x6000, lsl #16
  4202a8:	ldr	x9, [sp, #8]
  4202ac:	cmp	x9, x8
  4202b0:	b.eq	4204d8 <ferror@plt+0x1e7a8>  // b.none
  4202b4:	b	4202b8 <ferror@plt+0x1e588>
  4202b8:	mov	x8, #0x14                  	// #20
  4202bc:	movk	x8, #0x6000, lsl #16
  4202c0:	ldr	x9, [sp, #8]
  4202c4:	cmp	x9, x8
  4202c8:	b.eq	4204e8 <ferror@plt+0x1e7b8>  // b.none
  4202cc:	b	4202d0 <ferror@plt+0x1e5a0>
  4202d0:	mov	x8, #0x15                  	// #21
  4202d4:	movk	x8, #0x6000, lsl #16
  4202d8:	ldr	x9, [sp, #8]
  4202dc:	cmp	x9, x8
  4202e0:	b.eq	4204f8 <ferror@plt+0x1e7c8>  // b.none
  4202e4:	b	4202e8 <ferror@plt+0x1e5b8>
  4202e8:	mov	x8, #0x16                  	// #22
  4202ec:	movk	x8, #0x6000, lsl #16
  4202f0:	ldr	x9, [sp, #8]
  4202f4:	cmp	x9, x8
  4202f8:	b.eq	420508 <ferror@plt+0x1e7d8>  // b.none
  4202fc:	b	420300 <ferror@plt+0x1e5d0>
  420300:	mov	x8, #0x17                  	// #23
  420304:	movk	x8, #0x6000, lsl #16
  420308:	ldr	x9, [sp, #8]
  42030c:	cmp	x9, x8
  420310:	b.eq	420518 <ferror@plt+0x1e7e8>  // b.none
  420314:	b	420318 <ferror@plt+0x1e5e8>
  420318:	mov	x8, #0x18                  	// #24
  42031c:	movk	x8, #0x6000, lsl #16
  420320:	ldr	x9, [sp, #8]
  420324:	cmp	x9, x8
  420328:	b.eq	420528 <ferror@plt+0x1e7f8>  // b.none
  42032c:	b	420330 <ferror@plt+0x1e600>
  420330:	mov	x8, #0x19                  	// #25
  420334:	movk	x8, #0x6000, lsl #16
  420338:	ldr	x9, [sp, #8]
  42033c:	cmp	x9, x8
  420340:	b.eq	420538 <ferror@plt+0x1e808>  // b.none
  420344:	b	420348 <ferror@plt+0x1e618>
  420348:	mov	x8, #0x1a                  	// #26
  42034c:	movk	x8, #0x6000, lsl #16
  420350:	ldr	x9, [sp, #8]
  420354:	cmp	x9, x8
  420358:	b.eq	420548 <ferror@plt+0x1e818>  // b.none
  42035c:	b	420360 <ferror@plt+0x1e630>
  420360:	mov	x8, #0x1b                  	// #27
  420364:	movk	x8, #0x6000, lsl #16
  420368:	ldr	x9, [sp, #8]
  42036c:	cmp	x9, x8
  420370:	b.eq	420558 <ferror@plt+0x1e828>  // b.none
  420374:	b	420378 <ferror@plt+0x1e648>
  420378:	mov	x8, #0x1d                  	// #29
  42037c:	movk	x8, #0x6000, lsl #16
  420380:	ldr	x9, [sp, #8]
  420384:	cmp	x9, x8
  420388:	b.eq	420568 <ferror@plt+0x1e838>  // b.none
  42038c:	b	420390 <ferror@plt+0x1e660>
  420390:	mov	x8, #0x1f                  	// #31
  420394:	movk	x8, #0x6000, lsl #16
  420398:	ldr	x9, [sp, #8]
  42039c:	cmp	x9, x8
  4203a0:	b.eq	420578 <ferror@plt+0x1e848>  // b.none
  4203a4:	b	4203a8 <ferror@plt+0x1e678>
  4203a8:	mov	x8, #0x21                  	// #33
  4203ac:	movk	x8, #0x6000, lsl #16
  4203b0:	ldr	x9, [sp, #8]
  4203b4:	cmp	x9, x8
  4203b8:	b.eq	420588 <ferror@plt+0x1e858>  // b.none
  4203bc:	b	4203c0 <ferror@plt+0x1e690>
  4203c0:	mov	x8, #0x23                  	// #35
  4203c4:	movk	x8, #0x6000, lsl #16
  4203c8:	ldr	x9, [sp, #8]
  4203cc:	cmp	x9, x8
  4203d0:	b.eq	420598 <ferror@plt+0x1e868>  // b.none
  4203d4:	b	4203d8 <ferror@plt+0x1e6a8>
  4203d8:	mov	x8, #0x25                  	// #37
  4203dc:	movk	x8, #0x6000, lsl #16
  4203e0:	ldr	x9, [sp, #8]
  4203e4:	cmp	x9, x8
  4203e8:	b.eq	4205a8 <ferror@plt+0x1e878>  // b.none
  4203ec:	b	4203f0 <ferror@plt+0x1e6c0>
  4203f0:	mov	x8, #0x29                  	// #41
  4203f4:	movk	x8, #0x6000, lsl #16
  4203f8:	ldr	x9, [sp, #8]
  4203fc:	cmp	x9, x8
  420400:	b.eq	4205b8 <ferror@plt+0x1e888>  // b.none
  420404:	b	420408 <ferror@plt+0x1e6d8>
  420408:	mov	x8, #0x2b                  	// #43
  42040c:	movk	x8, #0x6000, lsl #16
  420410:	ldr	x9, [sp, #8]
  420414:	cmp	x9, x8
  420418:	b.eq	4205c8 <ferror@plt+0x1e898>  // b.none
  42041c:	b	420420 <ferror@plt+0x1e6f0>
  420420:	mov	x8, #0x1                   	// #1
  420424:	movk	x8, #0x7000, lsl #16
  420428:	ldr	x9, [sp, #8]
  42042c:	cmp	x9, x8
  420430:	b.eq	4205d8 <ferror@plt+0x1e8a8>  // b.none
  420434:	b	420438 <ferror@plt+0x1e708>
  420438:	mov	x8, #0xfffd                	// #65533
  42043c:	movk	x8, #0x7fff, lsl #16
  420440:	ldr	x9, [sp, #8]
  420444:	cmp	x9, x8
  420448:	b.eq	4205e8 <ferror@plt+0x1e8b8>  // b.none
  42044c:	b	420450 <ferror@plt+0x1e720>
  420450:	mov	x8, #0x7ffffffe            	// #2147483646
  420454:	ldr	x9, [sp, #8]
  420458:	cmp	x9, x8
  42045c:	b.eq	4205f8 <ferror@plt+0x1e8c8>  // b.none
  420460:	b	420464 <ferror@plt+0x1e734>
  420464:	mov	x8, #0x7fffffff            	// #2147483647
  420468:	ldr	x9, [sp, #8]
  42046c:	cmp	x9, x8
  420470:	b.eq	420608 <ferror@plt+0x1e8d8>  // b.none
  420474:	b	420618 <ferror@plt+0x1e8e8>
  420478:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42047c:	add	x8, x8, #0x58a
  420480:	str	x8, [sp, #24]
  420484:	b	420620 <ferror@plt+0x1e8f0>
  420488:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42048c:	add	x8, x8, #0x599
  420490:	str	x8, [sp, #24]
  420494:	b	420620 <ferror@plt+0x1e8f0>
  420498:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42049c:	add	x8, x8, #0x5a6
  4204a0:	str	x8, [sp, #24]
  4204a4:	b	420620 <ferror@plt+0x1e8f0>
  4204a8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4204ac:	add	x8, x8, #0x5b2
  4204b0:	str	x8, [sp, #24]
  4204b4:	b	420620 <ferror@plt+0x1e8f0>
  4204b8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4204bc:	add	x8, x8, #0x5bb
  4204c0:	str	x8, [sp, #24]
  4204c4:	b	420620 <ferror@plt+0x1e8f0>
  4204c8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4204cc:	add	x8, x8, #0x5c7
  4204d0:	str	x8, [sp, #24]
  4204d4:	b	420620 <ferror@plt+0x1e8f0>
  4204d8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4204dc:	add	x8, x8, #0x5d2
  4204e0:	str	x8, [sp, #24]
  4204e4:	b	420620 <ferror@plt+0x1e8f0>
  4204e8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4204ec:	add	x8, x8, #0x5df
  4204f0:	str	x8, [sp, #24]
  4204f4:	b	420620 <ferror@plt+0x1e8f0>
  4204f8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4204fc:	add	x8, x8, #0x5ec
  420500:	str	x8, [sp, #24]
  420504:	b	420620 <ferror@plt+0x1e8f0>
  420508:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42050c:	add	x8, x8, #0x5fb
  420510:	str	x8, [sp, #24]
  420514:	b	420620 <ferror@plt+0x1e8f0>
  420518:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42051c:	add	x8, x8, #0x608
  420520:	str	x8, [sp, #24]
  420524:	b	420620 <ferror@plt+0x1e8f0>
  420528:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42052c:	add	x8, x8, #0x617
  420530:	str	x8, [sp, #24]
  420534:	b	420620 <ferror@plt+0x1e8f0>
  420538:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42053c:	add	x8, x8, #0x624
  420540:	str	x8, [sp, #24]
  420544:	b	420620 <ferror@plt+0x1e8f0>
  420548:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42054c:	add	x8, x8, #0x630
  420550:	str	x8, [sp, #24]
  420554:	b	420620 <ferror@plt+0x1e8f0>
  420558:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42055c:	add	x8, x8, #0x63e
  420560:	str	x8, [sp, #24]
  420564:	b	420620 <ferror@plt+0x1e8f0>
  420568:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42056c:	add	x8, x8, #0x64a
  420570:	str	x8, [sp, #24]
  420574:	b	420620 <ferror@plt+0x1e8f0>
  420578:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42057c:	add	x8, x8, #0x65b
  420580:	str	x8, [sp, #24]
  420584:	b	420620 <ferror@plt+0x1e8f0>
  420588:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42058c:	add	x8, x8, #0x66b
  420590:	str	x8, [sp, #24]
  420594:	b	420620 <ferror@plt+0x1e8f0>
  420598:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42059c:	add	x8, x8, #0x677
  4205a0:	str	x8, [sp, #24]
  4205a4:	b	420620 <ferror@plt+0x1e8f0>
  4205a8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4205ac:	add	x8, x8, #0x681
  4205b0:	str	x8, [sp, #24]
  4205b4:	b	420620 <ferror@plt+0x1e8f0>
  4205b8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4205bc:	add	x8, x8, #0x68c
  4205c0:	str	x8, [sp, #24]
  4205c4:	b	420620 <ferror@plt+0x1e8f0>
  4205c8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4205cc:	add	x8, x8, #0x698
  4205d0:	str	x8, [sp, #24]
  4205d4:	b	420620 <ferror@plt+0x1e8f0>
  4205d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4205dc:	add	x8, x8, #0x4a4
  4205e0:	str	x8, [sp, #24]
  4205e4:	b	420620 <ferror@plt+0x1e8f0>
  4205e8:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4205ec:	add	x8, x8, #0x58f
  4205f0:	str	x8, [sp, #24]
  4205f4:	b	420620 <ferror@plt+0x1e8f0>
  4205f8:	adrp	x8, 486000 <warn@@Base+0x14d44>
  4205fc:	add	x8, x8, #0xf58
  420600:	str	x8, [sp, #24]
  420604:	b	420620 <ferror@plt+0x1e8f0>
  420608:	adrp	x8, 486000 <warn@@Base+0x14d44>
  42060c:	add	x8, x8, #0xcac
  420610:	str	x8, [sp, #24]
  420614:	b	420620 <ferror@plt+0x1e8f0>
  420618:	mov	x8, xzr
  42061c:	str	x8, [sp, #24]
  420620:	ldr	x0, [sp, #24]
  420624:	add	sp, sp, #0x20
  420628:	ret
  42062c:	sub	sp, sp, #0x20
  420630:	str	x0, [sp, #16]
  420634:	ldr	x8, [sp, #16]
  420638:	mov	x9, #0x60000000            	// #1610612736
  42063c:	subs	x8, x8, x9
  420640:	cmp	x8, #0x17
  420644:	str	x8, [sp, #8]
  420648:	b.hi	4207e4 <ferror@plt+0x1eab4>  // b.pmore
  42064c:	adrp	x8, 478000 <warn@@Base+0x6d44>
  420650:	add	x8, x8, #0xe80
  420654:	ldr	x11, [sp, #8]
  420658:	ldrsw	x10, [x8, x11, lsl #2]
  42065c:	add	x9, x8, x10
  420660:	br	x9
  420664:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420668:	add	x8, x8, #0x6a5
  42066c:	str	x8, [sp, #24]
  420670:	b	4207ec <ferror@plt+0x1eabc>
  420674:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420678:	add	x8, x8, #0x6b1
  42067c:	str	x8, [sp, #24]
  420680:	b	4207ec <ferror@plt+0x1eabc>
  420684:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420688:	add	x8, x8, #0x6be
  42068c:	str	x8, [sp, #24]
  420690:	b	4207ec <ferror@plt+0x1eabc>
  420694:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420698:	add	x8, x8, #0x6ca
  42069c:	str	x8, [sp, #24]
  4206a0:	b	4207ec <ferror@plt+0x1eabc>
  4206a4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4206a8:	add	x8, x8, #0x6d7
  4206ac:	str	x8, [sp, #24]
  4206b0:	b	4207ec <ferror@plt+0x1eabc>
  4206b4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4206b8:	add	x8, x8, #0x6e6
  4206bc:	str	x8, [sp, #24]
  4206c0:	b	4207ec <ferror@plt+0x1eabc>
  4206c4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4206c8:	add	x8, x8, #0x6f1
  4206cc:	str	x8, [sp, #24]
  4206d0:	b	4207ec <ferror@plt+0x1eabc>
  4206d4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4206d8:	add	x8, x8, #0x6fe
  4206dc:	str	x8, [sp, #24]
  4206e0:	b	4207ec <ferror@plt+0x1eabc>
  4206e4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4206e8:	add	x8, x8, #0x708
  4206ec:	str	x8, [sp, #24]
  4206f0:	b	4207ec <ferror@plt+0x1eabc>
  4206f4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4206f8:	add	x8, x8, #0x716
  4206fc:	str	x8, [sp, #24]
  420700:	b	4207ec <ferror@plt+0x1eabc>
  420704:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420708:	add	x8, x8, #0x722
  42070c:	str	x8, [sp, #24]
  420710:	b	4207ec <ferror@plt+0x1eabc>
  420714:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420718:	add	x8, x8, #0x72e
  42071c:	str	x8, [sp, #24]
  420720:	b	4207ec <ferror@plt+0x1eabc>
  420724:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420728:	add	x8, x8, #0x73d
  42072c:	str	x8, [sp, #24]
  420730:	b	4207ec <ferror@plt+0x1eabc>
  420734:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420738:	add	x8, x8, #0x74c
  42073c:	str	x8, [sp, #24]
  420740:	b	4207ec <ferror@plt+0x1eabc>
  420744:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420748:	add	x8, x8, #0x75b
  42074c:	str	x8, [sp, #24]
  420750:	b	4207ec <ferror@plt+0x1eabc>
  420754:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420758:	add	x8, x8, #0x76c
  42075c:	str	x8, [sp, #24]
  420760:	b	4207ec <ferror@plt+0x1eabc>
  420764:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420768:	add	x8, x8, #0x778
  42076c:	str	x8, [sp, #24]
  420770:	b	4207ec <ferror@plt+0x1eabc>
  420774:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420778:	add	x8, x8, #0x786
  42077c:	str	x8, [sp, #24]
  420780:	b	4207ec <ferror@plt+0x1eabc>
  420784:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420788:	add	x8, x8, #0x799
  42078c:	str	x8, [sp, #24]
  420790:	b	4207ec <ferror@plt+0x1eabc>
  420794:	adrp	x8, 487000 <warn@@Base+0x15d44>
  420798:	add	x8, x8, #0x7a5
  42079c:	str	x8, [sp, #24]
  4207a0:	b	4207ec <ferror@plt+0x1eabc>
  4207a4:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4207a8:	add	x8, x8, #0xf97
  4207ac:	str	x8, [sp, #24]
  4207b0:	b	4207ec <ferror@plt+0x1eabc>
  4207b4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4207b8:	add	x8, x8, #0x7b7
  4207bc:	str	x8, [sp, #24]
  4207c0:	b	4207ec <ferror@plt+0x1eabc>
  4207c4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4207c8:	add	x8, x8, #0x7c0
  4207cc:	str	x8, [sp, #24]
  4207d0:	b	4207ec <ferror@plt+0x1eabc>
  4207d4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4207d8:	add	x8, x8, #0x7c4
  4207dc:	str	x8, [sp, #24]
  4207e0:	b	4207ec <ferror@plt+0x1eabc>
  4207e4:	mov	x8, xzr
  4207e8:	str	x8, [sp, #24]
  4207ec:	ldr	x0, [sp, #24]
  4207f0:	add	sp, sp, #0x20
  4207f4:	ret
  4207f8:	sub	sp, sp, #0x30
  4207fc:	stp	x29, x30, [sp, #32]
  420800:	add	x29, sp, #0x20
  420804:	mov	x8, #0x4000                	// #16384
  420808:	movk	x8, #0x4beb, lsl #16
  42080c:	movk	x8, #0x9567, lsl #32
  420810:	movk	x8, #0x7c, lsl #48
  420814:	mov	x9, #0x9680                	// #38528
  420818:	movk	x9, #0x98, lsl #16
  42081c:	adrp	x10, 487000 <warn@@Base+0x15d44>
  420820:	add	x10, x10, #0x8b3
  420824:	add	x11, sp, #0x8
  420828:	stur	x0, [x29, #-8]
  42082c:	ldur	x12, [x29, #-8]
  420830:	subs	x8, x12, x8
  420834:	sdiv	x8, x8, x9
  420838:	str	x8, [sp, #8]
  42083c:	mov	x0, x11
  420840:	str	x10, [sp]
  420844:	bl	401ab0 <gmtime@plt>
  420848:	str	x0, [sp, #16]
  42084c:	ldr	x8, [sp, #16]
  420850:	ldr	w13, [x8, #20]
  420854:	add	w1, w13, #0x76c
  420858:	ldr	x8, [sp, #16]
  42085c:	ldr	w13, [x8, #16]
  420860:	add	w2, w13, #0x1
  420864:	ldr	x8, [sp, #16]
  420868:	ldr	w3, [x8, #12]
  42086c:	ldr	x8, [sp, #16]
  420870:	ldr	w4, [x8, #8]
  420874:	ldr	x8, [sp, #16]
  420878:	ldr	w5, [x8, #4]
  42087c:	ldr	x8, [sp, #16]
  420880:	ldr	w6, [x8]
  420884:	ldr	x0, [sp]
  420888:	bl	401ca0 <printf@plt>
  42088c:	ldp	x29, x30, [sp, #32]
  420890:	add	sp, sp, #0x30
  420894:	ret
  420898:	sub	sp, sp, #0x190
  42089c:	stp	x29, x30, [sp, #368]
  4208a0:	str	x28, [sp, #384]
  4208a4:	add	x29, sp, #0x170
  4208a8:	ldr	w8, [x29, #32]
  4208ac:	mov	w9, #0x1                   	// #1
  4208b0:	mov	w10, #0xffffffff            	// #-1
  4208b4:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  4208b8:	add	x11, x11, #0x8e4
  4208bc:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4208c0:	add	x12, x12, #0x540
  4208c4:	adrp	x13, 487000 <warn@@Base+0x15d44>
  4208c8:	add	x13, x13, #0xe75
  4208cc:	adrp	x14, 487000 <warn@@Base+0x15d44>
  4208d0:	add	x14, x14, #0xe5b
  4208d4:	adrp	x15, 485000 <warn@@Base+0x13d44>
  4208d8:	add	x15, x15, #0x4d4
  4208dc:	stur	x0, [x29, #-16]
  4208e0:	stur	x1, [x29, #-24]
  4208e4:	stur	x2, [x29, #-32]
  4208e8:	stur	x3, [x29, #-40]
  4208ec:	stur	x4, [x29, #-48]
  4208f0:	stur	x5, [x29, #-56]
  4208f4:	stur	x6, [x29, #-64]
  4208f8:	stur	w7, [x29, #-68]
  4208fc:	stur	w8, [x29, #-72]
  420900:	stur	w9, [x29, #-92]
  420904:	ldur	w8, [x29, #-68]
  420908:	cmp	w8, w10
  42090c:	str	x11, [sp, #88]
  420910:	str	x12, [sp, #80]
  420914:	str	x13, [sp, #72]
  420918:	str	x14, [sp, #64]
  42091c:	str	x15, [sp, #56]
  420920:	b.ne	420934 <ferror@plt+0x1ec04>  // b.any
  420924:	ldur	x8, [x29, #-16]
  420928:	ldrh	w0, [x8, #82]
  42092c:	bl	4222ac <ferror@plt+0x2057c>
  420930:	stur	w0, [x29, #-68]
  420934:	ldur	w8, [x29, #-68]
  420938:	cbz	w8, 420964 <ferror@plt+0x1ec34>
  42093c:	ldur	x0, [x29, #-16]
  420940:	ldur	x1, [x29, #-24]
  420944:	sub	x4, x29, #0x20
  420948:	ldur	x2, [x29, #-32]
  42094c:	sub	x3, x29, #0x58
  420950:	bl	404d68 <ferror@plt+0x3038>
  420954:	cbnz	w0, 420960 <ferror@plt+0x1ec30>
  420958:	stur	wzr, [x29, #-4]
  42095c:	b	421fe0 <ferror@plt+0x202b0>
  420960:	b	420988 <ferror@plt+0x1ec58>
  420964:	ldur	x0, [x29, #-16]
  420968:	ldur	x1, [x29, #-24]
  42096c:	sub	x4, x29, #0x20
  420970:	ldur	x2, [x29, #-32]
  420974:	sub	x3, x29, #0x58
  420978:	bl	4051cc <ferror@plt+0x349c>
  42097c:	cbnz	w0, 420988 <ferror@plt+0x1ec58>
  420980:	stur	wzr, [x29, #-4]
  420984:	b	421fe0 <ferror@plt+0x202b0>
  420988:	ldr	x8, [sp, #88]
  42098c:	ldr	w9, [x8]
  420990:	cbz	w9, 420a04 <ferror@plt+0x1ecd4>
  420994:	ldur	w8, [x29, #-68]
  420998:	cbz	w8, 4209d0 <ferror@plt+0x1eca0>
  42099c:	ldr	x8, [sp, #80]
  4209a0:	ldr	w9, [x8]
  4209a4:	cbz	w9, 4209bc <ferror@plt+0x1ec8c>
  4209a8:	adrp	x0, 487000 <warn@@Base+0x15d44>
  4209ac:	add	x0, x0, #0xbbf
  4209b0:	bl	401cf0 <gettext@plt>
  4209b4:	bl	401ca0 <printf@plt>
  4209b8:	b	4209cc <ferror@plt+0x1ec9c>
  4209bc:	adrp	x0, 487000 <warn@@Base+0x15d44>
  4209c0:	add	x0, x0, #0xc0b
  4209c4:	bl	401cf0 <gettext@plt>
  4209c8:	bl	401ca0 <printf@plt>
  4209cc:	b	420a00 <ferror@plt+0x1ecd0>
  4209d0:	ldr	x8, [sp, #80]
  4209d4:	ldr	w9, [x8]
  4209d8:	cbz	w9, 4209f0 <ferror@plt+0x1ecc0>
  4209dc:	adrp	x0, 487000 <warn@@Base+0x15d44>
  4209e0:	add	x0, x0, #0xc4e
  4209e4:	bl	401cf0 <gettext@plt>
  4209e8:	bl	401ca0 <printf@plt>
  4209ec:	b	420a00 <ferror@plt+0x1ecd0>
  4209f0:	adrp	x0, 487000 <warn@@Base+0x15d44>
  4209f4:	add	x0, x0, #0xc91
  4209f8:	bl	401cf0 <gettext@plt>
  4209fc:	bl	401ca0 <printf@plt>
  420a00:	b	420a70 <ferror@plt+0x1ed40>
  420a04:	ldur	w8, [x29, #-68]
  420a08:	cbz	w8, 420a40 <ferror@plt+0x1ed10>
  420a0c:	ldr	x8, [sp, #80]
  420a10:	ldr	w9, [x8]
  420a14:	cbz	w9, 420a2c <ferror@plt+0x1ecfc>
  420a18:	adrp	x0, 487000 <warn@@Base+0x15d44>
  420a1c:	add	x0, x0, #0xccb
  420a20:	bl	401cf0 <gettext@plt>
  420a24:	bl	401ca0 <printf@plt>
  420a28:	b	420a3c <ferror@plt+0x1ed0c>
  420a2c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  420a30:	add	x0, x0, #0xd2e
  420a34:	bl	401cf0 <gettext@plt>
  420a38:	bl	401ca0 <printf@plt>
  420a3c:	b	420a70 <ferror@plt+0x1ed40>
  420a40:	ldr	x8, [sp, #80]
  420a44:	ldr	w9, [x8]
  420a48:	cbz	w9, 420a60 <ferror@plt+0x1ed30>
  420a4c:	adrp	x0, 487000 <warn@@Base+0x15d44>
  420a50:	add	x0, x0, #0xd80
  420a54:	bl	401cf0 <gettext@plt>
  420a58:	bl	401ca0 <printf@plt>
  420a5c:	b	420a70 <ferror@plt+0x1ed40>
  420a60:	adrp	x0, 487000 <warn@@Base+0x15d44>
  420a64:	add	x0, x0, #0xdda
  420a68:	bl	401cf0 <gettext@plt>
  420a6c:	bl	401ca0 <printf@plt>
  420a70:	stur	xzr, [x29, #-80]
  420a74:	ldur	x8, [x29, #-80]
  420a78:	ldur	x9, [x29, #-32]
  420a7c:	cmp	x8, x9
  420a80:	b.cs	421fd0 <ferror@plt+0x202a0>  // b.hs, b.nlast
  420a84:	ldur	x8, [x29, #-88]
  420a88:	ldur	x9, [x29, #-80]
  420a8c:	mov	x10, #0x18                  	// #24
  420a90:	mul	x9, x10, x9
  420a94:	ldr	x8, [x8, x9]
  420a98:	stur	x8, [x29, #-112]
  420a9c:	ldur	x8, [x29, #-88]
  420aa0:	ldur	x9, [x29, #-80]
  420aa4:	mul	x9, x10, x9
  420aa8:	add	x8, x8, x9
  420aac:	ldr	x8, [x8, #8]
  420ab0:	stur	x8, [x29, #-120]
  420ab4:	ldur	x0, [x29, #-16]
  420ab8:	ldur	x1, [x29, #-120]
  420abc:	bl	4061cc <ferror@plt+0x449c>
  420ac0:	mov	w8, w0
  420ac4:	ubfx	x8, x8, #0, #32
  420ac8:	stur	x8, [x29, #-136]
  420acc:	ldur	x0, [x29, #-120]
  420ad0:	bl	408f00 <ferror@plt+0x71d0>
  420ad4:	stur	x0, [x29, #-128]
  420ad8:	ldr	x8, [sp, #88]
  420adc:	ldr	w11, [x8]
  420ae0:	cbz	w11, 420b04 <ferror@plt+0x1edd4>
  420ae4:	ldur	x8, [x29, #-112]
  420ae8:	and	x1, x8, #0xffffffff
  420aec:	ldur	x8, [x29, #-120]
  420af0:	and	x2, x8, #0xffffffff
  420af4:	adrp	x0, 487000 <warn@@Base+0x15d44>
  420af8:	add	x0, x0, #0xe23
  420afc:	bl	401ca0 <printf@plt>
  420b00:	b	420b30 <ferror@plt+0x1ee00>
  420b04:	ldr	x8, [sp, #80]
  420b08:	ldr	w9, [x8]
  420b0c:	adrp	x10, 487000 <warn@@Base+0x15d44>
  420b10:	add	x10, x10, #0xe47
  420b14:	adrp	x11, 487000 <warn@@Base+0x15d44>
  420b18:	add	x11, x11, #0xe33
  420b1c:	cmp	w9, #0x0
  420b20:	csel	x0, x11, x10, ne  // ne = any
  420b24:	ldur	x1, [x29, #-112]
  420b28:	ldur	x2, [x29, #-120]
  420b2c:	bl	401ca0 <printf@plt>
  420b30:	ldur	x8, [x29, #-16]
  420b34:	ldrh	w9, [x8, #82]
  420b38:	cmp	w9, #0x2
  420b3c:	str	w9, [sp, #52]
  420b40:	b.eq	421260 <ferror@plt+0x1f530>  // b.none
  420b44:	b	420b48 <ferror@plt+0x1ee18>
  420b48:	ldr	w8, [sp, #52]
  420b4c:	cmp	w8, #0x3
  420b50:	b.eq	421200 <ferror@plt+0x1f4d0>  // b.none
  420b54:	b	420b58 <ferror@plt+0x1ee28>
  420b58:	ldr	w8, [sp, #52]
  420b5c:	cmp	w8, #0x4
  420b60:	b.eq	421230 <ferror@plt+0x1f500>  // b.none
  420b64:	b	420b68 <ferror@plt+0x1ee38>
  420b68:	ldr	w8, [sp, #52]
  420b6c:	cmp	w8, #0x6
  420b70:	b.eq	421200 <ferror@plt+0x1f4d0>  // b.none
  420b74:	b	420b78 <ferror@plt+0x1ee48>
  420b78:	ldr	w8, [sp, #52]
  420b7c:	cmp	w8, #0x7
  420b80:	b.eq	42147c <ferror@plt+0x1f74c>  // b.none
  420b84:	b	420b88 <ferror@plt+0x1ee58>
  420b88:	ldr	w8, [sp, #52]
  420b8c:	cmp	w8, #0x8
  420b90:	b.eq	4213cc <ferror@plt+0x1f69c>  // b.none
  420b94:	b	420b98 <ferror@plt+0x1ee68>
  420b98:	ldr	w8, [sp, #52]
  420b9c:	cmp	w8, #0x9
  420ba0:	b.eq	42149c <ferror@plt+0x1f76c>  // b.none
  420ba4:	b	420ba8 <ferror@plt+0x1ee78>
  420ba8:	ldr	w8, [sp, #52]
  420bac:	cmp	w8, #0xa
  420bb0:	b.eq	4213cc <ferror@plt+0x1f69c>  // b.none
  420bb4:	b	420bb8 <ferror@plt+0x1ee88>
  420bb8:	ldr	w8, [sp, #52]
  420bbc:	cmp	w8, #0xb
  420bc0:	b.eq	421260 <ferror@plt+0x1f530>  // b.none
  420bc4:	b	420bc8 <ferror@plt+0x1ee98>
  420bc8:	ldr	w8, [sp, #52]
  420bcc:	cmp	w8, #0xf
  420bd0:	b.eq	42141c <ferror@plt+0x1f6ec>  // b.none
  420bd4:	b	420bd8 <ferror@plt+0x1eea8>
  420bd8:	ldr	w8, [sp, #52]
  420bdc:	cmp	w8, #0x12
  420be0:	b.eq	421260 <ferror@plt+0x1f530>  // b.none
  420be4:	b	420be8 <ferror@plt+0x1eeb8>
  420be8:	ldr	w8, [sp, #52]
  420bec:	cmp	w8, #0x13
  420bf0:	b.eq	421240 <ferror@plt+0x1f510>  // b.none
  420bf4:	b	420bf8 <ferror@plt+0x1eec8>
  420bf8:	ldr	w8, [sp, #52]
  420bfc:	cmp	w8, #0x14
  420c00:	b.eq	4213ac <ferror@plt+0x1f67c>  // b.none
  420c04:	b	420c08 <ferror@plt+0x1eed8>
  420c08:	ldr	w8, [sp, #52]
  420c0c:	cmp	w8, #0x15
  420c10:	b.eq	4213bc <ferror@plt+0x1f68c>  // b.none
  420c14:	b	420c18 <ferror@plt+0x1eee8>
  420c18:	ldr	w8, [sp, #52]
  420c1c:	cmp	w8, #0x16
  420c20:	b.eq	4214ac <ferror@plt+0x1f77c>  // b.none
  420c24:	b	420c28 <ferror@plt+0x1eef8>
  420c28:	ldr	w8, [sp, #52]
  420c2c:	cmp	w8, #0x17
  420c30:	b.eq	421270 <ferror@plt+0x1f540>  // b.none
  420c34:	b	420c38 <ferror@plt+0x1ef08>
  420c38:	ldr	w8, [sp, #52]
  420c3c:	cmp	w8, #0x24
  420c40:	b.eq	421280 <ferror@plt+0x1f550>  // b.none
  420c44:	b	420c48 <ferror@plt+0x1ef18>
  420c48:	ldr	w8, [sp, #52]
  420c4c:	cmp	w8, #0x27
  420c50:	b.eq	421340 <ferror@plt+0x1f610>  // b.none
  420c54:	b	420c58 <ferror@plt+0x1ef28>
  420c58:	ldr	w8, [sp, #52]
  420c5c:	cmp	w8, #0x28
  420c60:	b.eq	4213fc <ferror@plt+0x1f6cc>  // b.none
  420c64:	b	420c68 <ferror@plt+0x1ef38>
  420c68:	ldr	w8, [sp, #52]
  420c6c:	cmp	w8, #0x2a
  420c70:	b.eq	4212d0 <ferror@plt+0x1f5a0>  // b.none
  420c74:	b	420c78 <ferror@plt+0x1ef48>
  420c78:	ldr	w8, [sp, #52]
  420c7c:	cmp	w8, #0x2b
  420c80:	b.eq	421260 <ferror@plt+0x1f530>  // b.none
  420c84:	b	420c88 <ferror@plt+0x1ef58>
  420c88:	ldr	w8, [sp, #52]
  420c8c:	cmp	w8, #0x2d
  420c90:	b.eq	42140c <ferror@plt+0x1f6dc>  // b.none
  420c94:	b	420c98 <ferror@plt+0x1ef68>
  420c98:	ldr	w8, [sp, #52]
  420c9c:	subs	w9, w8, #0x2e
  420ca0:	cmp	w9, #0x2
  420ca4:	b.ls	42142c <ferror@plt+0x1f6fc>  // b.plast
  420ca8:	b	420cac <ferror@plt+0x1ef7c>
  420cac:	ldr	w8, [sp, #52]
  420cb0:	cmp	w8, #0x32
  420cb4:	b.eq	42145c <ferror@plt+0x1f72c>  // b.none
  420cb8:	b	420cbc <ferror@plt+0x1ef8c>
  420cbc:	ldr	w8, [sp, #52]
  420cc0:	cmp	w8, #0x35
  420cc4:	b.eq	421210 <ferror@plt+0x1f4e0>  // b.none
  420cc8:	b	420ccc <ferror@plt+0x1ef9c>
  420ccc:	ldr	w8, [sp, #52]
  420cd0:	cmp	w8, #0x3e
  420cd4:	b.eq	42148c <ferror@plt+0x1f75c>  // b.none
  420cd8:	b	420cdc <ferror@plt+0x1efac>
  420cdc:	ldr	w8, [sp, #52]
  420ce0:	cmp	w8, #0x46
  420ce4:	b.eq	421210 <ferror@plt+0x1f4e0>  // b.none
  420ce8:	b	420cec <ferror@plt+0x1efbc>
  420cec:	ldr	w8, [sp, #52]
  420cf0:	cmp	w8, #0x4b
  420cf4:	b.eq	4214ec <ferror@plt+0x1f7bc>  // b.none
  420cf8:	b	420cfc <ferror@plt+0x1efcc>
  420cfc:	ldr	w8, [sp, #52]
  420d00:	cmp	w8, #0x4c
  420d04:	b.eq	42146c <ferror@plt+0x1f73c>  // b.none
  420d08:	b	420d0c <ferror@plt+0x1efdc>
  420d0c:	ldr	w8, [sp, #52]
  420d10:	cmp	w8, #0x50
  420d14:	b.eq	421350 <ferror@plt+0x1f620>  // b.none
  420d18:	b	420d1c <ferror@plt+0x1efec>
  420d1c:	ldr	w8, [sp, #52]
  420d20:	cmp	w8, #0x53
  420d24:	b.eq	421250 <ferror@plt+0x1f520>  // b.none
  420d28:	b	420d2c <ferror@plt+0x1effc>
  420d2c:	ldr	w8, [sp, #52]
  420d30:	cmp	w8, #0x54
  420d34:	b.eq	421300 <ferror@plt+0x1f5d0>  // b.none
  420d38:	b	420d3c <ferror@plt+0x1f00c>
  420d3c:	ldr	w8, [sp, #52]
  420d40:	cmp	w8, #0x55
  420d44:	b.eq	4212a0 <ferror@plt+0x1f570>  // b.none
  420d48:	b	420d4c <ferror@plt+0x1f01c>
  420d4c:	ldr	w8, [sp, #52]
  420d50:	cmp	w8, #0x56
  420d54:	b.eq	4212b0 <ferror@plt+0x1f580>  // b.none
  420d58:	b	420d5c <ferror@plt+0x1f02c>
  420d5c:	ldr	w8, [sp, #52]
  420d60:	cmp	w8, #0x57
  420d64:	b.eq	421290 <ferror@plt+0x1f560>  // b.none
  420d68:	b	420d6c <ferror@plt+0x1f03c>
  420d6c:	ldr	w8, [sp, #52]
  420d70:	cmp	w8, #0x58
  420d74:	b.eq	4211f0 <ferror@plt+0x1f4c0>  // b.none
  420d78:	b	420d7c <ferror@plt+0x1f04c>
  420d7c:	ldr	w8, [sp, #52]
  420d80:	cmp	w8, #0x59
  420d84:	b.eq	4212e0 <ferror@plt+0x1f5b0>  // b.none
  420d88:	b	420d8c <ferror@plt+0x1f05c>
  420d8c:	ldr	w8, [sp, #52]
  420d90:	cmp	w8, #0x5a
  420d94:	b.eq	4212f0 <ferror@plt+0x1f5c0>  // b.none
  420d98:	b	420d9c <ferror@plt+0x1f06c>
  420d9c:	ldr	w8, [sp, #52]
  420da0:	cmp	w8, #0x5b
  420da4:	b.eq	42144c <ferror@plt+0x1f71c>  // b.none
  420da8:	b	420dac <ferror@plt+0x1f07c>
  420dac:	ldr	w8, [sp, #52]
  420db0:	cmp	w8, #0x5c
  420db4:	b.eq	42143c <ferror@plt+0x1f70c>  // b.none
  420db8:	b	420dbc <ferror@plt+0x1f08c>
  420dbc:	ldr	w8, [sp, #52]
  420dc0:	cmp	w8, #0x5d
  420dc4:	b.eq	42140c <ferror@plt+0x1f6dc>  // b.none
  420dc8:	b	420dcc <ferror@plt+0x1f09c>
  420dcc:	ldr	w8, [sp, #52]
  420dd0:	cmp	w8, #0x5e
  420dd4:	b.eq	42154c <ferror@plt+0x1f81c>  // b.none
  420dd8:	b	420ddc <ferror@plt+0x1f0ac>
  420ddc:	ldr	w8, [sp, #52]
  420de0:	cmp	w8, #0x63
  420de4:	b.eq	42144c <ferror@plt+0x1f71c>  // b.none
  420de8:	b	420dec <ferror@plt+0x1f0bc>
  420dec:	ldr	w8, [sp, #52]
  420df0:	cmp	w8, #0x65
  420df4:	b.eq	42152c <ferror@plt+0x1f7fc>  // b.none
  420df8:	b	420dfc <ferror@plt+0x1f0cc>
  420dfc:	ldr	w8, [sp, #52]
  420e00:	cmp	w8, #0x69
  420e04:	b.eq	421370 <ferror@plt+0x1f640>  // b.none
  420e08:	b	420e0c <ferror@plt+0x1f0dc>
  420e0c:	ldr	w8, [sp, #52]
  420e10:	cmp	w8, #0x6a
  420e14:	b.eq	42158c <ferror@plt+0x1f85c>  // b.none
  420e18:	b	420e1c <ferror@plt+0x1f0ec>
  420e1c:	ldr	w8, [sp, #52]
  420e20:	cmp	w8, #0x71
  420e24:	b.eq	42165c <ferror@plt+0x1f92c>  // b.none
  420e28:	b	420e2c <ferror@plt+0x1f0fc>
  420e2c:	ldr	w8, [sp, #52]
  420e30:	cmp	w8, #0x72
  420e34:	b.eq	4214dc <ferror@plt+0x1f7ac>  // b.none
  420e38:	b	420e3c <ferror@plt+0x1f10c>
  420e3c:	ldr	w8, [sp, #52]
  420e40:	cmp	w8, #0x73
  420e44:	b.eq	42164c <ferror@plt+0x1f91c>  // b.none
  420e48:	b	420e4c <ferror@plt+0x1f11c>
  420e4c:	ldr	w8, [sp, #52]
  420e50:	cmp	w8, #0x74
  420e54:	b.eq	4215fc <ferror@plt+0x1f8cc>  // b.none
  420e58:	b	420e5c <ferror@plt+0x1f12c>
  420e5c:	ldr	w8, [sp, #52]
  420e60:	cmp	w8, #0x78
  420e64:	b.eq	42156c <ferror@plt+0x1f83c>  // b.none
  420e68:	b	420e6c <ferror@plt+0x1f13c>
  420e6c:	ldr	w8, [sp, #52]
  420e70:	cmp	w8, #0x87
  420e74:	b.eq	4214bc <ferror@plt+0x1f78c>  // b.none
  420e78:	b	420e7c <ferror@plt+0x1f14c>
  420e7c:	ldr	w8, [sp, #52]
  420e80:	cmp	w8, #0x8a
  420e84:	b.eq	42155c <ferror@plt+0x1f82c>  // b.none
  420e88:	b	420e8c <ferror@plt+0x1f15c>
  420e8c:	ldr	w8, [sp, #52]
  420e90:	cmp	w8, #0x8c
  420e94:	b.eq	42160c <ferror@plt+0x1f8dc>  // b.none
  420e98:	b	420e9c <ferror@plt+0x1f16c>
  420e9c:	ldr	w8, [sp, #52]
  420ea0:	cmp	w8, #0x90
  420ea4:	b.eq	42166c <ferror@plt+0x1f93c>  // b.none
  420ea8:	b	420eac <ferror@plt+0x1f17c>
  420eac:	ldr	w8, [sp, #52]
  420eb0:	cmp	w8, #0xa7
  420eb4:	b.eq	42139c <ferror@plt+0x1f66c>  // b.none
  420eb8:	b	420ebc <ferror@plt+0x1f18c>
  420ebc:	ldr	w8, [sp, #52]
  420ec0:	cmp	w8, #0xad
  420ec4:	b.eq	4215dc <ferror@plt+0x1f8ac>  // b.none
  420ec8:	b	420ecc <ferror@plt+0x1f19c>
  420ecc:	ldr	w8, [sp, #52]
  420ed0:	cmp	w8, #0xae
  420ed4:	b.eq	4215ec <ferror@plt+0x1f8bc>  // b.none
  420ed8:	b	420edc <ferror@plt+0x1f1ac>
  420edc:	ldr	w8, [sp, #52]
  420ee0:	cmp	w8, #0xb1
  420ee4:	b.eq	4215ac <ferror@plt+0x1f87c>  // b.none
  420ee8:	b	420eec <ferror@plt+0x1f1bc>
  420eec:	ldr	w8, [sp, #52]
  420ef0:	subs	w9, w8, #0xb4
  420ef4:	cmp	w9, #0x1
  420ef8:	b.ls	42148c <ferror@plt+0x1f75c>  // b.plast
  420efc:	b	420f00 <ferror@plt+0x1f1d0>
  420f00:	ldr	w8, [sp, #52]
  420f04:	cmp	w8, #0xb7
  420f08:	b.eq	4211e0 <ferror@plt+0x1f4b0>  // b.none
  420f0c:	b	420f10 <ferror@plt+0x1f1e0>
  420f10:	ldr	w8, [sp, #52]
  420f14:	cmp	w8, #0xbc
  420f18:	b.eq	42162c <ferror@plt+0x1f8fc>  // b.none
  420f1c:	b	420f20 <ferror@plt+0x1f1f0>
  420f20:	ldr	w8, [sp, #52]
  420f24:	cmp	w8, #0xbd
  420f28:	b.eq	4215bc <ferror@plt+0x1f88c>  // b.none
  420f2c:	b	420f30 <ferror@plt+0x1f200>
  420f30:	ldr	w8, [sp, #52]
  420f34:	cmp	w8, #0xbf
  420f38:	b.eq	42161c <ferror@plt+0x1f8ec>  // b.none
  420f3c:	b	420f40 <ferror@plt+0x1f210>
  420f40:	ldr	w8, [sp, #52]
  420f44:	cmp	w8, #0xc3
  420f48:	b.eq	42140c <ferror@plt+0x1f6dc>  // b.none
  420f4c:	b	420f50 <ferror@plt+0x1f220>
  420f50:	ldr	w8, [sp, #52]
  420f54:	cmp	w8, #0xc5
  420f58:	b.eq	4215cc <ferror@plt+0x1f89c>  // b.none
  420f5c:	b	420f60 <ferror@plt+0x1f230>
  420f60:	ldr	w8, [sp, #52]
  420f64:	cmp	w8, #0xdc
  420f68:	b.eq	4216b8 <ferror@plt+0x1f988>  // b.none
  420f6c:	b	420f70 <ferror@plt+0x1f240>
  420f70:	ldr	w8, [sp, #52]
  420f74:	cmp	w8, #0xdd
  420f78:	b.eq	4214fc <ferror@plt+0x1f7cc>  // b.none
  420f7c:	b	420f80 <ferror@plt+0x1f250>
  420f80:	ldr	w8, [sp, #52]
  420f84:	cmp	w8, #0xde
  420f88:	b.eq	421330 <ferror@plt+0x1f600>  // b.none
  420f8c:	b	420f90 <ferror@plt+0x1f260>
  420f90:	ldr	w8, [sp, #52]
  420f94:	cmp	w8, #0xdf
  420f98:	b.eq	421360 <ferror@plt+0x1f630>  // b.none
  420f9c:	b	420fa0 <ferror@plt+0x1f270>
  420fa0:	ldr	w8, [sp, #52]
  420fa4:	cmp	w8, #0xf3
  420fa8:	b.eq	4213dc <ferror@plt+0x1f6ac>  // b.none
  420fac:	b	420fb0 <ferror@plt+0x1f280>
  420fb0:	ldr	w8, [sp, #52]
  420fb4:	cmp	w8, #0xf7
  420fb8:	b.eq	42150c <ferror@plt+0x1f7dc>  // b.none
  420fbc:	b	420fc0 <ferror@plt+0x1f290>
  420fc0:	ldr	w8, [sp, #52]
  420fc4:	cmp	w8, #0xfa
  420fc8:	b.eq	42167c <ferror@plt+0x1f94c>  // b.none
  420fcc:	b	420fd0 <ferror@plt+0x1f2a0>
  420fd0:	ldr	w8, [sp, #52]
  420fd4:	cmp	w8, #0xfc
  420fd8:	b.eq	421320 <ferror@plt+0x1f5f0>  // b.none
  420fdc:	b	420fe0 <ferror@plt+0x1f2b0>
  420fe0:	mov	w8, #0x1057                	// #4183
  420fe4:	ldr	w9, [sp, #52]
  420fe8:	cmp	w9, w8
  420fec:	b.eq	421250 <ferror@plt+0x1f520>  // b.none
  420ff0:	b	420ff4 <ferror@plt+0x1f2c4>
  420ff4:	mov	w8, #0x1059                	// #4185
  420ff8:	ldr	w9, [sp, #52]
  420ffc:	cmp	w9, w8
  421000:	b.eq	42138c <ferror@plt+0x1f65c>  // b.none
  421004:	b	421008 <ferror@plt+0x1f2d8>
  421008:	mov	w8, #0x1223                	// #4643
  42100c:	ldr	w9, [sp, #52]
  421010:	cmp	w9, w8
  421014:	b.eq	42151c <ferror@plt+0x1f7ec>  // b.none
  421018:	b	42101c <ferror@plt+0x1f2ec>
  42101c:	mov	w8, #0x2530                	// #9520
  421020:	ldr	w9, [sp, #52]
  421024:	cmp	w9, w8
  421028:	b.eq	42157c <ferror@plt+0x1f84c>  // b.none
  42102c:	b	421030 <ferror@plt+0x1f300>
  421030:	mov	w8, #0x3330                	// #13104
  421034:	ldr	w9, [sp, #52]
  421038:	cmp	w9, w8
  42103c:	b.eq	421300 <ferror@plt+0x1f5d0>  // b.none
  421040:	b	421044 <ferror@plt+0x1f314>
  421044:	mov	w8, #0x4157                	// #16727
  421048:	ldr	w9, [sp, #52]
  42104c:	cmp	w9, w8
  421050:	b.eq	42163c <ferror@plt+0x1f90c>  // b.none
  421054:	b	421058 <ferror@plt+0x1f328>
  421058:	mov	w8, #0x4688                	// #18056
  42105c:	ldr	w9, [sp, #52]
  421060:	cmp	w9, w8
  421064:	b.eq	4215fc <ferror@plt+0x1f8cc>  // b.none
  421068:	b	42106c <ferror@plt+0x1f33c>
  42106c:	mov	w8, #0x4def                	// #19951
  421070:	ldr	w9, [sp, #52]
  421074:	cmp	w9, w8
  421078:	b.eq	421220 <ferror@plt+0x1f4f0>  // b.none
  42107c:	b	421080 <ferror@plt+0x1f350>
  421080:	mov	w8, #0x5441                	// #21569
  421084:	ldr	w9, [sp, #52]
  421088:	cmp	w9, w8
  42108c:	b.eq	421310 <ferror@plt+0x1f5e0>  // b.none
  421090:	b	421094 <ferror@plt+0x1f364>
  421094:	mov	w8, #0x5aa5                	// #23205
  421098:	ldr	w9, [sp, #52]
  42109c:	cmp	w9, w8
  4210a0:	b.eq	4212c0 <ferror@plt+0x1f590>  // b.none
  4210a4:	b	4210a8 <ferror@plt+0x1f378>
  4210a8:	mov	w8, #0x7650                	// #30288
  4210ac:	ldr	w9, [sp, #52]
  4210b0:	cmp	w9, w8
  4210b4:	b.eq	4212a0 <ferror@plt+0x1f570>  // b.none
  4210b8:	b	4210bc <ferror@plt+0x1f38c>
  4210bc:	mov	w8, #0x7676                	// #30326
  4210c0:	ldr	w9, [sp, #52]
  4210c4:	cmp	w9, w8
  4210c8:	b.eq	4212b0 <ferror@plt+0x1f580>  // b.none
  4210cc:	b	4210d0 <ferror@plt+0x1f3a0>
  4210d0:	mov	w8, #0x8217                	// #33303
  4210d4:	ldr	w9, [sp, #52]
  4210d8:	cmp	w9, w8
  4210dc:	b.eq	42152c <ferror@plt+0x1f7fc>  // b.none
  4210e0:	b	4210e4 <ferror@plt+0x1f3b4>
  4210e4:	mov	w8, #0x9026                	// #36902
  4210e8:	ldr	w9, [sp, #52]
  4210ec:	cmp	w9, w8
  4210f0:	b.eq	4213ec <ferror@plt+0x1f6bc>  // b.none
  4210f4:	b	4210f8 <ferror@plt+0x1f3c8>
  4210f8:	mov	w8, #0x9041                	// #36929
  4210fc:	ldr	w9, [sp, #52]
  421100:	cmp	w9, w8
  421104:	b.eq	4211f0 <ferror@plt+0x1f4c0>  // b.none
  421108:	b	42110c <ferror@plt+0x1f3dc>
  42110c:	mov	w8, #0x9080                	// #36992
  421110:	ldr	w9, [sp, #52]
  421114:	cmp	w9, w8
  421118:	b.eq	421290 <ferror@plt+0x1f560>  // b.none
  42111c:	b	421120 <ferror@plt+0x1f3f0>
  421120:	mov	w8, #0xa390                	// #41872
  421124:	ldr	w9, [sp, #52]
  421128:	cmp	w9, w8
  42112c:	b.eq	4214ac <ferror@plt+0x1f77c>  // b.none
  421130:	b	421134 <ferror@plt+0x1f404>
  421134:	mov	w8, #0xabc7                	// #43975
  421138:	ldr	w9, [sp, #52]
  42113c:	cmp	w9, w8
  421140:	b.eq	42154c <ferror@plt+0x1f81c>  // b.none
  421144:	b	421148 <ferror@plt+0x1f418>
  421148:	mov	w8, #0xad45                	// #44357
  42114c:	ldr	w9, [sp, #52]
  421150:	cmp	w9, w8
  421154:	b.eq	4214cc <ferror@plt+0x1f79c>  // b.none
  421158:	b	42115c <ferror@plt+0x1f42c>
  42115c:	mov	w8, #0xbaab                	// #47787
  421160:	ldr	w9, [sp, #52]
  421164:	cmp	w9, w8
  421168:	b.eq	4215bc <ferror@plt+0x1f88c>  // b.none
  42116c:	b	421170 <ferror@plt+0x1f440>
  421170:	mov	w8, #0xbeef                	// #48879
  421174:	ldr	w9, [sp, #52]
  421178:	cmp	w9, w8
  42117c:	b.eq	4212e0 <ferror@plt+0x1f5b0>  // b.none
  421180:	b	421184 <ferror@plt+0x1f454>
  421184:	mov	w8, #0xdead                	// #57005
  421188:	ldr	w9, [sp, #52]
  42118c:	cmp	w9, w8
  421190:	b.eq	4212f0 <ferror@plt+0x1f5c0>  // b.none
  421194:	b	421198 <ferror@plt+0x1f468>
  421198:	mov	w8, #0xf00d                	// #61453
  42119c:	ldr	w9, [sp, #52]
  4211a0:	cmp	w9, w8
  4211a4:	b.eq	42159c <ferror@plt+0x1f86c>  // b.none
  4211a8:	b	4211ac <ferror@plt+0x1f47c>
  4211ac:	mov	w8, #0xfeb0                	// #65200
  4211b0:	ldr	w9, [sp, #52]
  4211b4:	cmp	w9, w8
  4211b8:	b.eq	42156c <ferror@plt+0x1f83c>  // b.none
  4211bc:	b	4211c0 <ferror@plt+0x1f490>
  4211c0:	mov	w8, #0xfeba                	// #65210
  4211c4:	ldr	w9, [sp, #52]
  4211c8:	cmp	w9, w8
  4211cc:	b.eq	42153c <ferror@plt+0x1f80c>  // b.none
  4211d0:	b	4211d4 <ferror@plt+0x1f4a4>
  4211d4:	mov	x8, xzr
  4211d8:	stur	x8, [x29, #-104]
  4211dc:	b	4216c4 <ferror@plt+0x1f994>
  4211e0:	ldur	x0, [x29, #-136]
  4211e4:	bl	422804 <ferror@plt+0x20ad4>
  4211e8:	stur	x0, [x29, #-104]
  4211ec:	b	4216c4 <ferror@plt+0x1f994>
  4211f0:	ldur	x0, [x29, #-136]
  4211f4:	bl	42348c <ferror@plt+0x2175c>
  4211f8:	stur	x0, [x29, #-104]
  4211fc:	b	4216c4 <ferror@plt+0x1f994>
  421200:	ldur	x0, [x29, #-136]
  421204:	bl	423784 <ferror@plt+0x21a54>
  421208:	stur	x0, [x29, #-104]
  42120c:	b	4216c4 <ferror@plt+0x1f994>
  421210:	ldur	x0, [x29, #-136]
  421214:	bl	423a9c <ferror@plt+0x21d6c>
  421218:	stur	x0, [x29, #-104]
  42121c:	b	4216c4 <ferror@plt+0x1f994>
  421220:	ldur	x0, [x29, #-136]
  421224:	bl	423c34 <ferror@plt+0x21f04>
  421228:	stur	x0, [x29, #-104]
  42122c:	b	4216c4 <ferror@plt+0x1f994>
  421230:	ldur	x0, [x29, #-136]
  421234:	bl	423cfc <ferror@plt+0x21fcc>
  421238:	stur	x0, [x29, #-104]
  42123c:	b	4216c4 <ferror@plt+0x1f994>
  421240:	ldur	x0, [x29, #-136]
  421244:	bl	423ff4 <ferror@plt+0x222c4>
  421248:	stur	x0, [x29, #-104]
  42124c:	b	4216c4 <ferror@plt+0x1f994>
  421250:	ldur	x0, [x29, #-136]
  421254:	bl	4240bc <ferror@plt+0x2238c>
  421258:	stur	x0, [x29, #-104]
  42125c:	b	4216c4 <ferror@plt+0x1f994>
  421260:	ldur	x0, [x29, #-136]
  421264:	bl	424354 <ferror@plt+0x22624>
  421268:	stur	x0, [x29, #-104]
  42126c:	b	4216c4 <ferror@plt+0x1f994>
  421270:	ldur	x0, [x29, #-136]
  421274:	bl	42497c <ferror@plt+0x22c4c>
  421278:	stur	x0, [x29, #-104]
  42127c:	b	4216c4 <ferror@plt+0x1f994>
  421280:	ldur	x0, [x29, #-136]
  421284:	bl	424ae4 <ferror@plt+0x22db4>
  421288:	stur	x0, [x29, #-104]
  42128c:	b	4216c4 <ferror@plt+0x1f994>
  421290:	ldur	x0, [x29, #-136]
  421294:	bl	42509c <ferror@plt+0x2336c>
  421298:	stur	x0, [x29, #-104]
  42129c:	b	4216c4 <ferror@plt+0x1f994>
  4212a0:	ldur	x0, [x29, #-136]
  4212a4:	bl	425424 <ferror@plt+0x236f4>
  4212a8:	stur	x0, [x29, #-104]
  4212ac:	b	4216c4 <ferror@plt+0x1f994>
  4212b0:	ldur	x0, [x29, #-136]
  4212b4:	bl	4254fc <ferror@plt+0x237cc>
  4212b8:	stur	x0, [x29, #-104]
  4212bc:	b	4216c4 <ferror@plt+0x1f994>
  4212c0:	ldur	x0, [x29, #-136]
  4212c4:	bl	425614 <ferror@plt+0x238e4>
  4212c8:	stur	x0, [x29, #-104]
  4212cc:	b	4216c4 <ferror@plt+0x1f994>
  4212d0:	ldur	x0, [x29, #-136]
  4212d4:	bl	4256fc <ferror@plt+0x239cc>
  4212d8:	stur	x0, [x29, #-104]
  4212dc:	b	4216c4 <ferror@plt+0x1f994>
  4212e0:	ldur	x0, [x29, #-136]
  4212e4:	bl	425e24 <ferror@plt+0x240f4>
  4212e8:	stur	x0, [x29, #-104]
  4212ec:	b	4216c4 <ferror@plt+0x1f994>
  4212f0:	ldur	x0, [x29, #-136]
  4212f4:	bl	42609c <ferror@plt+0x2436c>
  4212f8:	stur	x0, [x29, #-104]
  4212fc:	b	4216c4 <ferror@plt+0x1f994>
  421300:	ldur	x0, [x29, #-136]
  421304:	bl	426164 <ferror@plt+0x24434>
  421308:	stur	x0, [x29, #-104]
  42130c:	b	4216c4 <ferror@plt+0x1f994>
  421310:	ldur	x0, [x29, #-136]
  421314:	bl	42627c <ferror@plt+0x2454c>
  421318:	stur	x0, [x29, #-104]
  42131c:	b	4216c4 <ferror@plt+0x1f994>
  421320:	ldur	x0, [x29, #-136]
  421324:	bl	426574 <ferror@plt+0x24844>
  421328:	stur	x0, [x29, #-104]
  42132c:	b	4216c4 <ferror@plt+0x1f994>
  421330:	ldur	x0, [x29, #-136]
  421334:	bl	4269cc <ferror@plt+0x24c9c>
  421338:	stur	x0, [x29, #-104]
  42133c:	b	4216c4 <ferror@plt+0x1f994>
  421340:	ldur	x0, [x29, #-136]
  421344:	bl	426ae4 <ferror@plt+0x24db4>
  421348:	stur	x0, [x29, #-104]
  42134c:	b	4216c4 <ferror@plt+0x1f994>
  421350:	ldur	x0, [x29, #-136]
  421354:	bl	426bfc <ferror@plt+0x24ecc>
  421358:	stur	x0, [x29, #-104]
  42135c:	b	4216c4 <ferror@plt+0x1f994>
  421360:	ldur	x0, [x29, #-136]
  421364:	bl	426e94 <ferror@plt+0x25164>
  421368:	stur	x0, [x29, #-104]
  42136c:	b	4216c4 <ferror@plt+0x1f994>
  421370:	ldur	x0, [x29, #-16]
  421374:	bl	4091f8 <ferror@plt+0x74c8>
  421378:	cbz	w0, 42138c <ferror@plt+0x1f65c>
  42137c:	ldur	x0, [x29, #-136]
  421380:	bl	426f10 <ferror@plt+0x251e0>
  421384:	stur	x0, [x29, #-104]
  421388:	b	4216c4 <ferror@plt+0x1f994>
  42138c:	ldur	x0, [x29, #-136]
  421390:	bl	4270a8 <ferror@plt+0x25378>
  421394:	stur	x0, [x29, #-104]
  421398:	b	4216c4 <ferror@plt+0x1f994>
  42139c:	ldur	x0, [x29, #-136]
  4213a0:	bl	4271a0 <ferror@plt+0x25470>
  4213a4:	stur	x0, [x29, #-104]
  4213a8:	b	4216c4 <ferror@plt+0x1f994>
  4213ac:	ldur	x0, [x29, #-136]
  4213b0:	bl	427b78 <ferror@plt+0x25e48>
  4213b4:	stur	x0, [x29, #-104]
  4213b8:	b	4216c4 <ferror@plt+0x1f994>
  4213bc:	ldur	x0, [x29, #-136]
  4213c0:	bl	4282d0 <ferror@plt+0x265a0>
  4213c4:	stur	x0, [x29, #-104]
  4213c8:	b	4216c4 <ferror@plt+0x1f994>
  4213cc:	ldur	x0, [x29, #-136]
  4213d0:	bl	428d18 <ferror@plt+0x26fe8>
  4213d4:	stur	x0, [x29, #-104]
  4213d8:	b	4216c4 <ferror@plt+0x1f994>
  4213dc:	ldur	x0, [x29, #-136]
  4213e0:	bl	429450 <ferror@plt+0x27720>
  4213e4:	stur	x0, [x29, #-104]
  4213e8:	b	4216c4 <ferror@plt+0x1f994>
  4213ec:	ldur	x0, [x29, #-136]
  4213f0:	bl	4297f8 <ferror@plt+0x27ac8>
  4213f4:	stur	x0, [x29, #-104]
  4213f8:	b	4216c4 <ferror@plt+0x1f994>
  4213fc:	ldur	x0, [x29, #-136]
  421400:	bl	429a50 <ferror@plt+0x27d20>
  421404:	stur	x0, [x29, #-104]
  421408:	b	4216c4 <ferror@plt+0x1f994>
  42140c:	ldur	x0, [x29, #-136]
  421410:	bl	42a318 <ferror@plt+0x285e8>
  421414:	stur	x0, [x29, #-104]
  421418:	b	4216c4 <ferror@plt+0x1f994>
  42141c:	ldur	x0, [x29, #-136]
  421420:	bl	42a7b0 <ferror@plt+0x28a80>
  421424:	stur	x0, [x29, #-104]
  421428:	b	4216c4 <ferror@plt+0x1f994>
  42142c:	ldur	x0, [x29, #-136]
  421430:	bl	42af88 <ferror@plt+0x29258>
  421434:	stur	x0, [x29, #-104]
  421438:	b	4216c4 <ferror@plt+0x1f994>
  42143c:	ldur	x0, [x29, #-136]
  421440:	bl	42b340 <ferror@plt+0x29610>
  421444:	stur	x0, [x29, #-104]
  421448:	b	4216c4 <ferror@plt+0x1f994>
  42144c:	ldur	x0, [x29, #-136]
  421450:	bl	42b6e8 <ferror@plt+0x299b8>
  421454:	stur	x0, [x29, #-104]
  421458:	b	4216c4 <ferror@plt+0x1f994>
  42145c:	ldur	x0, [x29, #-136]
  421460:	bl	42b7d0 <ferror@plt+0x29aa0>
  421464:	stur	x0, [x29, #-104]
  421468:	b	4216c4 <ferror@plt+0x1f994>
  42146c:	ldur	x0, [x29, #-136]
  421470:	bl	42c580 <ferror@plt+0x2a850>
  421474:	stur	x0, [x29, #-104]
  421478:	b	4216c4 <ferror@plt+0x1f994>
  42147c:	ldur	x0, [x29, #-136]
  421480:	bl	42c7c8 <ferror@plt+0x2aa98>
  421484:	stur	x0, [x29, #-104]
  421488:	b	4216c4 <ferror@plt+0x1f994>
  42148c:	ldur	x0, [x29, #-136]
  421490:	bl	42ca30 <ferror@plt+0x2ad00>
  421494:	stur	x0, [x29, #-104]
  421498:	b	4216c4 <ferror@plt+0x1f994>
  42149c:	ldur	x0, [x29, #-136]
  4214a0:	bl	42cd48 <ferror@plt+0x2b018>
  4214a4:	stur	x0, [x29, #-104]
  4214a8:	b	4216c4 <ferror@plt+0x1f994>
  4214ac:	ldur	x0, [x29, #-136]
  4214b0:	bl	42ce50 <ferror@plt+0x2b120>
  4214b4:	stur	x0, [x29, #-104]
  4214b8:	b	4216c4 <ferror@plt+0x1f994>
  4214bc:	ldur	x0, [x29, #-136]
  4214c0:	bl	42d2d8 <ferror@plt+0x2b5a8>
  4214c4:	stur	x0, [x29, #-104]
  4214c8:	b	4216c4 <ferror@plt+0x1f994>
  4214cc:	ldur	x0, [x29, #-136]
  4214d0:	bl	42d480 <ferror@plt+0x2b750>
  4214d4:	stur	x0, [x29, #-104]
  4214d8:	b	4216c4 <ferror@plt+0x1f994>
  4214dc:	ldur	x0, [x29, #-136]
  4214e0:	bl	42d5b8 <ferror@plt+0x2b888>
  4214e4:	stur	x0, [x29, #-104]
  4214e8:	b	4216c4 <ferror@plt+0x1f994>
  4214ec:	ldur	x0, [x29, #-136]
  4214f0:	bl	42d750 <ferror@plt+0x2ba20>
  4214f4:	stur	x0, [x29, #-104]
  4214f8:	b	4216c4 <ferror@plt+0x1f994>
  4214fc:	ldur	x0, [x29, #-136]
  421500:	bl	42d888 <ferror@plt+0x2bb58>
  421504:	stur	x0, [x29, #-104]
  421508:	b	4216c4 <ferror@plt+0x1f994>
  42150c:	ldur	x0, [x29, #-136]
  421510:	bl	42daa4 <ferror@plt+0x2bd74>
  421514:	stur	x0, [x29, #-104]
  421518:	b	4216c4 <ferror@plt+0x1f994>
  42151c:	ldur	x0, [x29, #-136]
  421520:	bl	42dbcc <ferror@plt+0x2be9c>
  421524:	stur	x0, [x29, #-104]
  421528:	b	4216c4 <ferror@plt+0x1f994>
  42152c:	ldur	x0, [x29, #-136]
  421530:	bl	42dcf4 <ferror@plt+0x2bfc4>
  421534:	stur	x0, [x29, #-104]
  421538:	b	4216c4 <ferror@plt+0x1f994>
  42153c:	ldur	x0, [x29, #-136]
  421540:	bl	42de2c <ferror@plt+0x2c0fc>
  421544:	stur	x0, [x29, #-104]
  421548:	b	4216c4 <ferror@plt+0x1f994>
  42154c:	ldur	x0, [x29, #-136]
  421550:	bl	42dfe8 <ferror@plt+0x2c2b8>
  421554:	stur	x0, [x29, #-104]
  421558:	b	4216c4 <ferror@plt+0x1f994>
  42155c:	ldur	x0, [x29, #-136]
  421560:	bl	42e3a0 <ferror@plt+0x2c670>
  421564:	stur	x0, [x29, #-104]
  421568:	b	4216c4 <ferror@plt+0x1f994>
  42156c:	ldur	x0, [x29, #-136]
  421570:	bl	42e508 <ferror@plt+0x2c7d8>
  421574:	stur	x0, [x29, #-104]
  421578:	b	4216c4 <ferror@plt+0x1f994>
  42157c:	ldur	x0, [x29, #-136]
  421580:	bl	42e620 <ferror@plt+0x2c8f0>
  421584:	stur	x0, [x29, #-104]
  421588:	b	4216c4 <ferror@plt+0x1f994>
  42158c:	ldur	x0, [x29, #-136]
  421590:	bl	42e6d8 <ferror@plt+0x2c9a8>
  421594:	stur	x0, [x29, #-104]
  421598:	b	4216c4 <ferror@plt+0x1f994>
  42159c:	ldur	x0, [x29, #-136]
  4215a0:	bl	42eac0 <ferror@plt+0x2cd90>
  4215a4:	stur	x0, [x29, #-104]
  4215a8:	b	4216c4 <ferror@plt+0x1f994>
  4215ac:	ldur	x0, [x29, #-136]
  4215b0:	bl	42ec68 <ferror@plt+0x2cf38>
  4215b4:	stur	x0, [x29, #-104]
  4215b8:	b	4216c4 <ferror@plt+0x1f994>
  4215bc:	ldur	x0, [x29, #-136]
  4215c0:	bl	42eeb0 <ferror@plt+0x2d180>
  4215c4:	stur	x0, [x29, #-104]
  4215c8:	b	4216c4 <ferror@plt+0x1f994>
  4215cc:	ldur	x0, [x29, #-136]
  4215d0:	bl	42f108 <ferror@plt+0x2d3d8>
  4215d4:	stur	x0, [x29, #-104]
  4215d8:	b	4216c4 <ferror@plt+0x1f994>
  4215dc:	ldur	x0, [x29, #-136]
  4215e0:	bl	42f4d0 <ferror@plt+0x2d7a0>
  4215e4:	stur	x0, [x29, #-104]
  4215e8:	b	4216c4 <ferror@plt+0x1f994>
  4215ec:	ldur	x0, [x29, #-136]
  4215f0:	bl	42f948 <ferror@plt+0x2dc18>
  4215f4:	stur	x0, [x29, #-104]
  4215f8:	b	4216c4 <ferror@plt+0x1f994>
  4215fc:	ldur	x0, [x29, #-136]
  421600:	bl	42fca0 <ferror@plt+0x2df70>
  421604:	stur	x0, [x29, #-104]
  421608:	b	4216c4 <ferror@plt+0x1f994>
  42160c:	ldur	x0, [x29, #-136]
  421610:	bl	42fd78 <ferror@plt+0x2e048>
  421614:	stur	x0, [x29, #-104]
  421618:	b	4216c4 <ferror@plt+0x1f994>
  42161c:	ldur	x0, [x29, #-136]
  421620:	bl	42ffe0 <ferror@plt+0x2e2b0>
  421624:	stur	x0, [x29, #-104]
  421628:	b	4216c4 <ferror@plt+0x1f994>
  42162c:	ldur	x0, [x29, #-136]
  421630:	bl	4307a8 <ferror@plt+0x2ea78>
  421634:	stur	x0, [x29, #-104]
  421638:	b	4216c4 <ferror@plt+0x1f994>
  42163c:	ldur	x0, [x29, #-136]
  421640:	bl	430da0 <ferror@plt+0x2f070>
  421644:	stur	x0, [x29, #-104]
  421648:	b	4216c4 <ferror@plt+0x1f994>
  42164c:	ldur	x0, [x29, #-136]
  421650:	bl	430dfc <ferror@plt+0x2f0cc>
  421654:	stur	x0, [x29, #-104]
  421658:	b	4216c4 <ferror@plt+0x1f994>
  42165c:	ldur	x0, [x29, #-136]
  421660:	bl	430f84 <ferror@plt+0x2f254>
  421664:	stur	x0, [x29, #-104]
  421668:	b	4216c4 <ferror@plt+0x1f994>
  42166c:	ldur	x0, [x29, #-136]
  421670:	bl	43138c <ferror@plt+0x2f65c>
  421674:	stur	x0, [x29, #-104]
  421678:	b	4216c4 <ferror@plt+0x1f994>
  42167c:	ldur	x8, [x29, #-16]
  421680:	ldr	x8, [x8, #72]
  421684:	lsr	x8, x8, #8
  421688:	and	x8, x8, #0xffff
  42168c:	mov	x9, #0x3200                	// #12800
  421690:	cmp	x8, x9
  421694:	b.ne	4216a8 <ferror@plt+0x1f978>  // b.any
  421698:	ldur	x0, [x29, #-136]
  42169c:	bl	4314e4 <ferror@plt+0x2f7b4>
  4216a0:	stur	x0, [x29, #-104]
  4216a4:	b	4216b4 <ferror@plt+0x1f984>
  4216a8:	ldur	x0, [x29, #-136]
  4216ac:	bl	43172c <ferror@plt+0x2f9fc>
  4216b0:	stur	x0, [x29, #-104]
  4216b4:	b	4216c4 <ferror@plt+0x1f994>
  4216b8:	ldur	x0, [x29, #-136]
  4216bc:	bl	431924 <ferror@plt+0x2fbf4>
  4216c0:	stur	x0, [x29, #-104]
  4216c4:	ldur	x8, [x29, #-104]
  4216c8:	cbnz	x8, 4216e4 <ferror@plt+0x1f9b4>
  4216cc:	ldr	x0, [sp, #64]
  4216d0:	bl	401cf0 <gettext@plt>
  4216d4:	ldur	x8, [x29, #-136]
  4216d8:	and	x1, x8, #0xffffffff
  4216dc:	bl	401ca0 <printf@plt>
  4216e0:	b	421708 <ferror@plt+0x1f9d8>
  4216e4:	ldr	x8, [sp, #80]
  4216e8:	ldr	w9, [x8]
  4216ec:	adrp	x10, 487000 <warn@@Base+0x15d44>
  4216f0:	add	x10, x10, #0xe6f
  4216f4:	cmp	w9, #0x0
  4216f8:	ldr	x11, [sp, #72]
  4216fc:	csel	x0, x10, x11, ne  // ne = any
  421700:	ldur	x1, [x29, #-104]
  421704:	bl	401ca0 <printf@plt>
  421708:	ldur	x8, [x29, #-16]
  42170c:	ldrh	w9, [x8, #82]
  421710:	mov	w10, #0x9026                	// #36902
  421714:	cmp	w9, w10
  421718:	b.ne	421850 <ferror@plt+0x1fb20>  // b.any
  42171c:	ldur	x8, [x29, #-104]
  421720:	cbz	x8, 421850 <ferror@plt+0x1fb20>
  421724:	ldur	x0, [x29, #-104]
  421728:	adrp	x1, 487000 <warn@@Base+0x15d44>
  42172c:	add	x1, x1, #0xe7e
  421730:	bl	401bb0 <strcmp@plt>
  421734:	cbnz	w0, 421850 <ferror@plt+0x1fb20>
  421738:	ldur	w8, [x29, #-68]
  42173c:	cbz	w8, 421850 <ferror@plt+0x1fb20>
  421740:	ldur	x8, [x29, #-88]
  421744:	ldur	x9, [x29, #-80]
  421748:	mov	x10, #0x18                  	// #24
  42174c:	mul	x9, x10, x9
  421750:	add	x8, x8, x9
  421754:	ldr	x8, [x8, #16]
  421758:	subs	x8, x8, #0x0
  42175c:	cmp	x8, #0x6
  421760:	str	x8, [sp, #40]
  421764:	b.hi	4217f0 <ferror@plt+0x1fac0>  // b.pmore
  421768:	adrp	x8, 478000 <warn@@Base+0x6d44>
  42176c:	add	x8, x8, #0xee0
  421770:	ldr	x11, [sp, #40]
  421774:	ldrsw	x10, [x8, x11, lsl #2]
  421778:	add	x9, x8, x10
  42177c:	br	x9
  421780:	adrp	x8, 493000 <warn@@Base+0x21d44>
  421784:	add	x8, x8, #0x3a7
  421788:	stur	x8, [x29, #-104]
  42178c:	b	4217f8 <ferror@plt+0x1fac8>
  421790:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  421794:	add	x8, x8, #0x5cf
  421798:	stur	x8, [x29, #-104]
  42179c:	b	4217f8 <ferror@plt+0x1fac8>
  4217a0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4217a4:	add	x8, x8, #0xe8d
  4217a8:	stur	x8, [x29, #-104]
  4217ac:	b	4217f8 <ferror@plt+0x1fac8>
  4217b0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4217b4:	add	x8, x8, #0xe94
  4217b8:	stur	x8, [x29, #-104]
  4217bc:	b	4217f8 <ferror@plt+0x1fac8>
  4217c0:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4217c4:	add	x8, x8, #0x574
  4217c8:	stur	x8, [x29, #-104]
  4217cc:	b	4217f8 <ferror@plt+0x1fac8>
  4217d0:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4217d4:	add	x8, x8, #0x5e8
  4217d8:	stur	x8, [x29, #-104]
  4217dc:	b	4217f8 <ferror@plt+0x1fac8>
  4217e0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  4217e4:	add	x8, x8, #0xe98
  4217e8:	stur	x8, [x29, #-104]
  4217ec:	b	4217f8 <ferror@plt+0x1fac8>
  4217f0:	mov	x8, xzr
  4217f4:	stur	x8, [x29, #-104]
  4217f8:	ldur	x8, [x29, #-104]
  4217fc:	cbz	x8, 421814 <ferror@plt+0x1fae4>
  421800:	ldur	x1, [x29, #-104]
  421804:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  421808:	add	x0, x0, #0xeae
  42180c:	bl	401ca0 <printf@plt>
  421810:	b	42184c <ferror@plt+0x1fb1c>
  421814:	mov	w0, #0x20                  	// #32
  421818:	bl	401cd0 <putchar@plt>
  42181c:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421820:	add	x8, x8, #0xea2
  421824:	mov	x0, x8
  421828:	bl	401cf0 <gettext@plt>
  42182c:	ldur	x8, [x29, #-88]
  421830:	ldur	x9, [x29, #-80]
  421834:	mov	x10, #0x18                  	// #24
  421838:	mul	x9, x10, x9
  42183c:	add	x8, x8, x9
  421840:	ldr	x1, [x8, #16]
  421844:	bl	401ca0 <printf@plt>
  421848:	stur	wzr, [x29, #-92]
  42184c:	b	421ea0 <ferror@plt+0x20170>
  421850:	ldur	x8, [x29, #-128]
  421854:	cbz	x8, 421e18 <ferror@plt+0x200e8>
  421858:	ldur	x8, [x29, #-40]
  42185c:	cbz	x8, 421870 <ferror@plt+0x1fb40>
  421860:	ldur	x8, [x29, #-128]
  421864:	ldur	x9, [x29, #-48]
  421868:	cmp	x8, x9
  42186c:	b.cc	42188c <ferror@plt+0x1fb5c>  // b.lo, b.ul, b.last
  421870:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421874:	add	x0, x0, #0xeb8
  421878:	bl	401cf0 <gettext@plt>
  42187c:	ldur	x1, [x29, #-128]
  421880:	bl	4711a8 <error@@Base>
  421884:	stur	wzr, [x29, #-92]
  421888:	b	421e14 <ferror@plt+0x200e4>
  42188c:	ldur	x8, [x29, #-40]
  421890:	ldur	x9, [x29, #-128]
  421894:	mov	x10, #0x20                  	// #32
  421898:	mul	x9, x10, x9
  42189c:	add	x8, x8, x9
  4218a0:	stur	x8, [x29, #-144]
  4218a4:	ldur	x0, [x29, #-16]
  4218a8:	ldur	w1, [x29, #-72]
  4218ac:	ldur	x2, [x29, #-56]
  4218b0:	ldur	x3, [x29, #-64]
  4218b4:	ldur	x8, [x29, #-128]
  4218b8:	ldur	x5, [x29, #-144]
  4218bc:	mov	w4, w8
  4218c0:	sub	x6, x29, #0x9c
  4218c4:	sub	x7, x29, #0x9e
  4218c8:	bl	431a3c <ferror@plt+0x2fd0c>
  4218cc:	stur	x0, [x29, #-152]
  4218d0:	ldr	x0, [sp, #56]
  4218d4:	bl	401ca0 <printf@plt>
  4218d8:	ldur	x9, [x29, #-144]
  4218dc:	ldrb	w8, [x9, #24]
  4218e0:	and	w8, w8, #0xf
  4218e4:	cmp	w8, #0xa
  4218e8:	b.ne	4219dc <ferror@plt+0x1fcac>  // b.any
  4218ec:	ldr	x8, [sp, #88]
  4218f0:	ldr	w9, [x8]
  4218f4:	mov	w10, #0xe                   	// #14
  4218f8:	mov	w11, #0x8                   	// #8
  4218fc:	cmp	w9, #0x0
  421900:	csel	w9, w11, w10, ne  // ne = any
  421904:	stur	w9, [x29, #-176]
  421908:	ldur	x12, [x29, #-56]
  42190c:	cbz	x12, 421930 <ferror@plt+0x1fc00>
  421910:	ldur	x8, [x29, #-144]
  421914:	ldr	x8, [x8, #16]
  421918:	cbz	x8, 421930 <ferror@plt+0x1fc00>
  42191c:	ldur	x8, [x29, #-144]
  421920:	ldr	x8, [x8, #16]
  421924:	ldur	x9, [x29, #-64]
  421928:	cmp	x8, x9
  42192c:	b.cc	421940 <ferror@plt+0x1fc10>  // b.lo, b.ul, b.last
  421930:	adrp	x8, 483000 <warn@@Base+0x11d44>
  421934:	add	x8, x8, #0xd6e
  421938:	stur	x8, [x29, #-168]
  42193c:	b	421954 <ferror@plt+0x1fc24>
  421940:	ldur	x8, [x29, #-56]
  421944:	ldur	x9, [x29, #-144]
  421948:	ldr	x9, [x9, #16]
  42194c:	add	x8, x8, x9
  421950:	stur	x8, [x29, #-168]
  421954:	ldur	w0, [x29, #-176]
  421958:	ldur	x1, [x29, #-168]
  42195c:	bl	41a680 <ferror@plt+0x18950>
  421960:	stur	w0, [x29, #-172]
  421964:	ldur	x8, [x29, #-152]
  421968:	cbz	x8, 421990 <ferror@plt+0x1fc60>
  42196c:	ldur	w8, [x29, #-156]
  421970:	adrp	x9, 487000 <warn@@Base+0x15d44>
  421974:	add	x9, x9, #0xedb
  421978:	adrp	x10, 487000 <warn@@Base+0x15d44>
  42197c:	add	x10, x10, #0xeda
  421980:	cmp	w8, #0x2
  421984:	csel	x0, x10, x9, eq  // eq = none
  421988:	ldur	x1, [x29, #-152]
  42198c:	bl	401ca0 <printf@plt>
  421990:	ldur	w8, [x29, #-172]
  421994:	ldur	w9, [x29, #-176]
  421998:	cmp	w8, w9
  42199c:	b.hi	4219b8 <ferror@plt+0x1fc88>  // b.pmore
  4219a0:	ldur	w8, [x29, #-176]
  4219a4:	add	w8, w8, #0x1
  4219a8:	ldur	w9, [x29, #-172]
  4219ac:	subs	w8, w8, w9
  4219b0:	str	w8, [sp, #36]
  4219b4:	b	4219c0 <ferror@plt+0x1fc90>
  4219b8:	mov	w8, #0x1                   	// #1
  4219bc:	str	w8, [sp, #36]
  4219c0:	ldr	w8, [sp, #36]
  4219c4:	adrp	x0, 487000 <warn@@Base+0x15d44>
  4219c8:	add	x0, x0, #0xedf
  4219cc:	mov	w1, w8
  4219d0:	ldr	x2, [sp, #56]
  4219d4:	bl	401ca0 <printf@plt>
  4219d8:	b	421a10 <ferror@plt+0x1fce0>
  4219dc:	ldur	x8, [x29, #-144]
  4219e0:	ldr	x0, [x8]
  4219e4:	mov	w1, #0x6                   	// #6
  4219e8:	bl	40b080 <ferror@plt+0x9350>
  4219ec:	ldr	x8, [sp, #88]
  4219f0:	ldr	w9, [x8]
  4219f4:	adrp	x10, 485000 <warn@@Base+0x13d44>
  4219f8:	add	x10, x10, #0x2d7
  4219fc:	cmp	w9, #0x0
  421a00:	ldr	x11, [sp, #56]
  421a04:	csel	x10, x10, x11, ne  // ne = any
  421a08:	mov	x0, x10
  421a0c:	bl	401ca0 <printf@plt>
  421a10:	ldur	x8, [x29, #-144]
  421a14:	ldr	x8, [x8, #16]
  421a18:	cbnz	x8, 421d18 <ferror@plt+0x1ffe8>
  421a1c:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421a20:	add	x8, x8, #0xee6
  421a24:	str	x8, [sp, #184]
  421a28:	ldur	x8, [x29, #-144]
  421a2c:	ldrb	w9, [x8, #24]
  421a30:	and	w9, w9, #0xf
  421a34:	cmp	w9, #0x3
  421a38:	b.ne	421d08 <ferror@plt+0x1ffd8>  // b.any
  421a3c:	ldur	x8, [x29, #-144]
  421a40:	ldr	w9, [x8, #28]
  421a44:	ldur	x8, [x29, #-16]
  421a48:	ldr	w10, [x8, #100]
  421a4c:	cmp	w9, w10
  421a50:	b.cs	421b44 <ferror@plt+0x1fe14>  // b.hs, b.nlast
  421a54:	ldur	x8, [x29, #-16]
  421a58:	ldr	x8, [x8, #112]
  421a5c:	ldur	x9, [x29, #-144]
  421a60:	ldr	w10, [x9, #28]
  421a64:	mov	w9, w10
  421a68:	mov	x11, #0x50                  	// #80
  421a6c:	mul	x9, x11, x9
  421a70:	add	x8, x8, x9
  421a74:	cbnz	x8, 421a8c <ferror@plt+0x1fd5c>
  421a78:	adrp	x0, 480000 <warn@@Base+0xed44>
  421a7c:	add	x0, x0, #0xa98
  421a80:	bl	401cf0 <gettext@plt>
  421a84:	str	x0, [sp, #24]
  421a88:	b	421b38 <ferror@plt+0x1fe08>
  421a8c:	ldur	x8, [x29, #-16]
  421a90:	ldr	x8, [x8, #128]
  421a94:	cbnz	x8, 421aac <ferror@plt+0x1fd7c>
  421a98:	adrp	x0, 480000 <warn@@Base+0xed44>
  421a9c:	add	x0, x0, #0xa9f
  421aa0:	bl	401cf0 <gettext@plt>
  421aa4:	str	x0, [sp, #16]
  421aa8:	b	421b30 <ferror@plt+0x1fe00>
  421aac:	ldur	x8, [x29, #-16]
  421ab0:	ldr	x8, [x8, #112]
  421ab4:	ldur	x9, [x29, #-144]
  421ab8:	ldr	w10, [x9, #28]
  421abc:	mov	w9, w10
  421ac0:	mov	x11, #0x50                  	// #80
  421ac4:	mul	x9, x11, x9
  421ac8:	ldr	w10, [x8, x9]
  421acc:	mov	w8, w10
  421ad0:	ldur	x9, [x29, #-16]
  421ad4:	ldr	x9, [x9, #136]
  421ad8:	cmp	x8, x9
  421adc:	b.cc	421af4 <ferror@plt+0x1fdc4>  // b.lo, b.ul, b.last
  421ae0:	adrp	x0, 480000 <warn@@Base+0xed44>
  421ae4:	add	x0, x0, #0xaac
  421ae8:	bl	401cf0 <gettext@plt>
  421aec:	str	x0, [sp, #8]
  421af0:	b	421b28 <ferror@plt+0x1fdf8>
  421af4:	ldur	x8, [x29, #-16]
  421af8:	ldr	x8, [x8, #128]
  421afc:	ldur	x9, [x29, #-16]
  421b00:	ldr	x9, [x9, #112]
  421b04:	ldur	x10, [x29, #-144]
  421b08:	ldr	w11, [x10, #28]
  421b0c:	mov	w10, w11
  421b10:	mov	x12, #0x50                  	// #80
  421b14:	mul	x10, x12, x10
  421b18:	ldr	w11, [x9, x10]
  421b1c:	mov	w9, w11
  421b20:	add	x8, x8, x9
  421b24:	str	x8, [sp, #8]
  421b28:	ldr	x8, [sp, #8]
  421b2c:	str	x8, [sp, #16]
  421b30:	ldr	x8, [sp, #16]
  421b34:	str	x8, [sp, #24]
  421b38:	ldr	x8, [sp, #24]
  421b3c:	str	x8, [sp, #184]
  421b40:	b	421d08 <ferror@plt+0x1ffd8>
  421b44:	ldur	x8, [x29, #-144]
  421b48:	ldr	w9, [x8, #28]
  421b4c:	mov	w10, #0xfffffff1            	// #-15
  421b50:	cmp	w9, w10
  421b54:	b.ne	421b68 <ferror@plt+0x1fe38>  // b.any
  421b58:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  421b5c:	add	x8, x8, #0xcb3
  421b60:	str	x8, [sp, #184]
  421b64:	b	421d08 <ferror@plt+0x1ffd8>
  421b68:	ldur	x8, [x29, #-144]
  421b6c:	ldr	w9, [x8, #28]
  421b70:	mov	w10, #0xfffffff2            	// #-14
  421b74:	cmp	w9, w10
  421b78:	b.ne	421b8c <ferror@plt+0x1fe5c>  // b.any
  421b7c:	adrp	x8, 483000 <warn@@Base+0x11d44>
  421b80:	add	x8, x8, #0xf72
  421b84:	str	x8, [sp, #184]
  421b88:	b	421d08 <ferror@plt+0x1ffd8>
  421b8c:	ldur	x8, [x29, #-16]
  421b90:	ldrh	w9, [x8, #82]
  421b94:	cmp	w9, #0x8
  421b98:	b.ne	421bb0 <ferror@plt+0x1fe80>  // b.any
  421b9c:	ldur	x8, [x29, #-144]
  421ba0:	ldr	w9, [x8, #28]
  421ba4:	mov	w10, #0xffffff03            	// #-253
  421ba8:	cmp	w9, w10
  421bac:	b.eq	421bd4 <ferror@plt+0x1fea4>  // b.none
  421bb0:	ldur	x8, [x29, #-16]
  421bb4:	ldrh	w9, [x8, #82]
  421bb8:	cmp	w9, #0x8c
  421bbc:	b.ne	421be4 <ferror@plt+0x1feb4>  // b.any
  421bc0:	ldur	x8, [x29, #-144]
  421bc4:	ldr	w9, [x8, #28]
  421bc8:	mov	w10, #0xffffff00            	// #-256
  421bcc:	cmp	w9, w10
  421bd0:	b.ne	421be4 <ferror@plt+0x1feb4>  // b.any
  421bd4:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421bd8:	add	x8, x8, #0xeed
  421bdc:	str	x8, [sp, #184]
  421be0:	b	421d08 <ferror@plt+0x1ffd8>
  421be4:	ldur	x8, [x29, #-16]
  421be8:	ldrh	w9, [x8, #82]
  421bec:	cmp	w9, #0x8
  421bf0:	b.ne	421c18 <ferror@plt+0x1fee8>  // b.any
  421bf4:	ldur	x8, [x29, #-144]
  421bf8:	ldr	w9, [x8, #28]
  421bfc:	mov	w10, #0xffffff04            	// #-252
  421c00:	cmp	w9, w10
  421c04:	b.ne	421c18 <ferror@plt+0x1fee8>  // b.any
  421c08:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421c0c:	add	x8, x8, #0xef5
  421c10:	str	x8, [sp, #184]
  421c14:	b	421d08 <ferror@plt+0x1ffd8>
  421c18:	ldur	x8, [x29, #-16]
  421c1c:	ldrh	w9, [x8, #82]
  421c20:	cmp	w9, #0x3e
  421c24:	b.eq	421c48 <ferror@plt+0x1ff18>  // b.none
  421c28:	ldur	x8, [x29, #-16]
  421c2c:	ldrh	w9, [x8, #82]
  421c30:	cmp	w9, #0xb4
  421c34:	b.eq	421c48 <ferror@plt+0x1ff18>  // b.none
  421c38:	ldur	x8, [x29, #-16]
  421c3c:	ldrh	w9, [x8, #82]
  421c40:	cmp	w9, #0xb5
  421c44:	b.ne	421c6c <ferror@plt+0x1ff3c>  // b.any
  421c48:	ldur	x8, [x29, #-144]
  421c4c:	ldr	w9, [x8, #28]
  421c50:	mov	w10, #0xffffff02            	// #-254
  421c54:	cmp	w9, w10
  421c58:	b.ne	421c6c <ferror@plt+0x1ff3c>  // b.any
  421c5c:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421c60:	add	x8, x8, #0xefc
  421c64:	str	x8, [sp, #184]
  421c68:	b	421d08 <ferror@plt+0x1ffd8>
  421c6c:	ldur	x8, [x29, #-16]
  421c70:	ldrh	w9, [x8, #82]
  421c74:	cmp	w9, #0x32
  421c78:	b.ne	421cb0 <ferror@plt+0x1ff80>  // b.any
  421c7c:	ldur	x8, [x29, #-16]
  421c80:	ldrb	w9, [x8, #31]
  421c84:	cmp	w9, #0x1
  421c88:	b.ne	421cb0 <ferror@plt+0x1ff80>  // b.any
  421c8c:	ldur	x8, [x29, #-144]
  421c90:	ldr	w9, [x8, #28]
  421c94:	mov	w10, #0xffffff00            	// #-256
  421c98:	cmp	w9, w10
  421c9c:	b.ne	421cb0 <ferror@plt+0x1ff80>  // b.any
  421ca0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421ca4:	add	x8, x8, #0xf09
  421ca8:	str	x8, [sp, #184]
  421cac:	b	421d08 <ferror@plt+0x1ffd8>
  421cb0:	ldur	x0, [x29, #-16]
  421cb4:	bl	41cf9c <ferror@plt+0x1b26c>
  421cb8:	cbz	w0, 421ce0 <ferror@plt+0x1ffb0>
  421cbc:	ldur	x8, [x29, #-144]
  421cc0:	ldr	w9, [x8, #28]
  421cc4:	mov	w10, #0xffffff20            	// #-224
  421cc8:	cmp	w9, w10
  421ccc:	b.ne	421ce0 <ferror@plt+0x1ffb0>  // b.any
  421cd0:	adrp	x8, 487000 <warn@@Base+0x15d44>
  421cd4:	add	x8, x8, #0xf12
  421cd8:	str	x8, [sp, #184]
  421cdc:	b	421d08 <ferror@plt+0x1ffd8>
  421ce0:	ldur	x8, [x29, #-144]
  421ce4:	ldr	w2, [x8, #28]
  421ce8:	add	x8, sp, #0x90
  421cec:	mov	x0, x8
  421cf0:	adrp	x1, 487000 <warn@@Base+0x15d44>
  421cf4:	add	x1, x1, #0xf1d
  421cf8:	str	x8, [sp]
  421cfc:	bl	401980 <sprintf@plt>
  421d00:	ldr	x8, [sp]
  421d04:	str	x8, [sp, #184]
  421d08:	ldr	x1, [sp, #184]
  421d0c:	mov	w0, #0x16                  	// #22
  421d10:	bl	41a680 <ferror@plt+0x18950>
  421d14:	b	421db4 <ferror@plt+0x20084>
  421d18:	ldur	x8, [x29, #-56]
  421d1c:	cbnz	x8, 421d3c <ferror@plt+0x2000c>
  421d20:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421d24:	add	x0, x0, #0xf2c
  421d28:	bl	401cf0 <gettext@plt>
  421d2c:	ldur	x8, [x29, #-144]
  421d30:	ldr	x1, [x8, #16]
  421d34:	bl	401ca0 <printf@plt>
  421d38:	b	421db4 <ferror@plt+0x20084>
  421d3c:	ldur	x8, [x29, #-144]
  421d40:	ldr	x8, [x8, #16]
  421d44:	ldur	x9, [x29, #-64]
  421d48:	cmp	x8, x9
  421d4c:	b.cc	421d70 <ferror@plt+0x20040>  // b.lo, b.ul, b.last
  421d50:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421d54:	add	x0, x0, #0xf47
  421d58:	bl	401cf0 <gettext@plt>
  421d5c:	ldur	x8, [x29, #-144]
  421d60:	ldr	x1, [x8, #16]
  421d64:	bl	4711a8 <error@@Base>
  421d68:	stur	wzr, [x29, #-92]
  421d6c:	b	421db4 <ferror@plt+0x20084>
  421d70:	ldur	x8, [x29, #-56]
  421d74:	ldur	x9, [x29, #-144]
  421d78:	ldr	x9, [x9, #16]
  421d7c:	add	x1, x8, x9
  421d80:	mov	w0, #0x16                  	// #22
  421d84:	bl	41a680 <ferror@plt+0x18950>
  421d88:	ldur	x8, [x29, #-152]
  421d8c:	cbz	x8, 421db4 <ferror@plt+0x20084>
  421d90:	ldur	w8, [x29, #-156]
  421d94:	adrp	x9, 487000 <warn@@Base+0x15d44>
  421d98:	add	x9, x9, #0xedb
  421d9c:	adrp	x10, 487000 <warn@@Base+0x15d44>
  421da0:	add	x10, x10, #0xeda
  421da4:	cmp	w8, #0x2
  421da8:	csel	x0, x10, x9, eq  // eq = none
  421dac:	ldur	x1, [x29, #-152]
  421db0:	bl	401ca0 <printf@plt>
  421db4:	ldur	w8, [x29, #-68]
  421db8:	cbz	w8, 421e14 <ferror@plt+0x200e4>
  421dbc:	ldur	x8, [x29, #-88]
  421dc0:	ldur	x9, [x29, #-80]
  421dc4:	mov	x10, #0x18                  	// #24
  421dc8:	mul	x9, x10, x9
  421dcc:	add	x8, x8, x9
  421dd0:	ldr	x8, [x8, #16]
  421dd4:	str	x8, [sp, #136]
  421dd8:	ldr	x8, [sp, #136]
  421ddc:	cmp	x8, #0x0
  421de0:	cset	w11, ge  // ge = tcont
  421de4:	tbnz	w11, #0, 421e04 <ferror@plt+0x200d4>
  421de8:	ldr	x8, [sp, #136]
  421dec:	mov	x9, xzr
  421df0:	subs	x1, x9, x8
  421df4:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421df8:	add	x0, x0, #0xf6a
  421dfc:	bl	401ca0 <printf@plt>
  421e00:	b	421e14 <ferror@plt+0x200e4>
  421e04:	ldr	x1, [sp, #136]
  421e08:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421e0c:	add	x0, x0, #0xf71
  421e10:	bl	401ca0 <printf@plt>
  421e14:	b	421ea0 <ferror@plt+0x20170>
  421e18:	ldur	w8, [x29, #-68]
  421e1c:	cbz	w8, 421ea0 <ferror@plt+0x20170>
  421e20:	ldur	x8, [x29, #-88]
  421e24:	ldur	x9, [x29, #-80]
  421e28:	mov	x10, #0x18                  	// #24
  421e2c:	mul	x9, x10, x9
  421e30:	add	x8, x8, x9
  421e34:	ldr	x8, [x8, #16]
  421e38:	str	x8, [sp, #128]
  421e3c:	ldr	x8, [sp, #88]
  421e40:	ldr	w11, [x8]
  421e44:	mov	w12, #0xc                   	// #12
  421e48:	mov	w13, #0x14                  	// #20
  421e4c:	cmp	w11, #0x0
  421e50:	csel	w1, w12, w13, ne  // ne = any
  421e54:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421e58:	add	x0, x0, #0xf78
  421e5c:	mov	w2, #0x20                  	// #32
  421e60:	bl	401ca0 <printf@plt>
  421e64:	ldr	x8, [sp, #128]
  421e68:	cmp	x8, #0x0
  421e6c:	cset	w11, ge  // ge = tcont
  421e70:	tbnz	w11, #0, 421e90 <ferror@plt+0x20160>
  421e74:	ldr	x8, [sp, #128]
  421e78:	mov	x9, xzr
  421e7c:	subs	x1, x9, x8
  421e80:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421e84:	add	x0, x0, #0xf7c
  421e88:	bl	401ca0 <printf@plt>
  421e8c:	b	421ea0 <ferror@plt+0x20170>
  421e90:	ldr	x1, [sp, #128]
  421e94:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421e98:	add	x0, x0, #0xf74
  421e9c:	bl	401ca0 <printf@plt>
  421ea0:	ldur	x8, [x29, #-16]
  421ea4:	ldrh	w9, [x8, #82]
  421ea8:	cmp	w9, #0x2b
  421eac:	b.ne	421eec <ferror@plt+0x201bc>  // b.any
  421eb0:	ldur	x8, [x29, #-104]
  421eb4:	cbz	x8, 421eec <ferror@plt+0x201bc>
  421eb8:	ldur	x0, [x29, #-104]
  421ebc:	adrp	x1, 487000 <warn@@Base+0x15d44>
  421ec0:	add	x1, x1, #0xf81
  421ec4:	bl	401bb0 <strcmp@plt>
  421ec8:	cbnz	w0, 421eec <ferror@plt+0x201bc>
  421ecc:	ldur	x8, [x29, #-120]
  421ed0:	and	x8, x8, #0xffffffff
  421ed4:	lsr	x8, x8, #8
  421ed8:	eor	x8, x8, #0x800000
  421edc:	subs	x1, x8, #0x800, lsl #12
  421ee0:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421ee4:	add	x0, x0, #0xf71
  421ee8:	bl	401ca0 <printf@plt>
  421eec:	mov	w0, #0xa                   	// #10
  421ef0:	bl	401cd0 <putchar@plt>
  421ef4:	ldr	x8, [sp, #88]
  421ef8:	ldr	w9, [x8]
  421efc:	cbnz	w9, 421fc0 <ferror@plt+0x20290>
  421f00:	ldur	x8, [x29, #-16]
  421f04:	ldrh	w9, [x8, #82]
  421f08:	cmp	w9, #0x8
  421f0c:	b.ne	421fc0 <ferror@plt+0x20290>  // b.any
  421f10:	ldur	x8, [x29, #-120]
  421f14:	lsr	x8, x8, #8
  421f18:	and	x8, x8, #0xff
  421f1c:	str	x8, [sp, #120]
  421f20:	ldur	x8, [x29, #-120]
  421f24:	lsr	x8, x8, #16
  421f28:	and	x8, x8, #0xff
  421f2c:	str	x8, [sp, #112]
  421f30:	ldr	x0, [sp, #120]
  421f34:	bl	428d18 <ferror@plt+0x26fe8>
  421f38:	str	x0, [sp, #104]
  421f3c:	ldr	x0, [sp, #112]
  421f40:	bl	428d18 <ferror@plt+0x26fe8>
  421f44:	str	x0, [sp, #96]
  421f48:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421f4c:	add	x0, x0, #0xf8f
  421f50:	bl	401ca0 <printf@plt>
  421f54:	ldr	x8, [sp, #104]
  421f58:	cbnz	x8, 421f74 <ferror@plt+0x20244>
  421f5c:	ldr	x0, [sp, #64]
  421f60:	bl	401cf0 <gettext@plt>
  421f64:	ldr	x8, [sp, #120]
  421f68:	and	x1, x8, #0xffffffff
  421f6c:	bl	401ca0 <printf@plt>
  421f70:	b	421f80 <ferror@plt+0x20250>
  421f74:	ldr	x1, [sp, #104]
  421f78:	ldr	x0, [sp, #72]
  421f7c:	bl	401ca0 <printf@plt>
  421f80:	adrp	x0, 487000 <warn@@Base+0x15d44>
  421f84:	add	x0, x0, #0xfab
  421f88:	bl	401ca0 <printf@plt>
  421f8c:	ldr	x8, [sp, #96]
  421f90:	cbnz	x8, 421fac <ferror@plt+0x2027c>
  421f94:	ldr	x0, [sp, #64]
  421f98:	bl	401cf0 <gettext@plt>
  421f9c:	ldr	x8, [sp, #112]
  421fa0:	and	x1, x8, #0xffffffff
  421fa4:	bl	401ca0 <printf@plt>
  421fa8:	b	421fb8 <ferror@plt+0x20288>
  421fac:	ldr	x1, [sp, #96]
  421fb0:	ldr	x0, [sp, #72]
  421fb4:	bl	401ca0 <printf@plt>
  421fb8:	mov	w0, #0xa                   	// #10
  421fbc:	bl	401cd0 <putchar@plt>
  421fc0:	ldur	x8, [x29, #-80]
  421fc4:	add	x8, x8, #0x1
  421fc8:	stur	x8, [x29, #-80]
  421fcc:	b	420a74 <ferror@plt+0x1ed44>
  421fd0:	ldur	x0, [x29, #-88]
  421fd4:	bl	401bd0 <free@plt>
  421fd8:	ldur	w8, [x29, #-92]
  421fdc:	stur	w8, [x29, #-4]
  421fe0:	ldur	w0, [x29, #-4]
  421fe4:	ldr	x28, [sp, #384]
  421fe8:	ldp	x29, x30, [sp, #368]
  421fec:	add	sp, sp, #0x190
  421ff0:	ret
  421ff4:	sub	sp, sp, #0xb0
  421ff8:	stp	x29, x30, [sp, #160]
  421ffc:	add	x29, sp, #0xa0
  422000:	mov	x8, xzr
  422004:	mov	w9, #0x1                   	// #1
  422008:	mov	x2, #0x28                  	// #40
  42200c:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  422010:	add	x10, x10, #0xbe0
  422014:	mov	w11, wzr
  422018:	sub	x12, x29, #0x30
  42201c:	stur	x0, [x29, #-8]
  422020:	str	xzr, [sp, #80]
  422024:	str	xzr, [sp, #72]
  422028:	str	x8, [sp, #64]
  42202c:	str	w9, [sp, #60]
  422030:	mov	x0, x12
  422034:	mov	w1, w11
  422038:	str	x10, [sp, #48]
  42203c:	bl	401a90 <memset@plt>
  422040:	stur	xzr, [x29, #-64]
  422044:	stur	xzr, [x29, #-56]
  422048:	ldr	x8, [sp, #48]
  42204c:	ldr	x10, [x8]
  422050:	stur	x10, [x29, #-72]
  422054:	ldur	x8, [x29, #-72]
  422058:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  42205c:	add	x9, x9, #0xbe0
  422060:	ldr	x9, [x9]
  422064:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  422068:	add	x10, x10, #0x5a0
  42206c:	ldr	x10, [x10]
  422070:	mov	x11, #0x10                  	// #16
  422074:	mul	x10, x11, x10
  422078:	add	x9, x9, x10
  42207c:	cmp	x8, x9
  422080:	b.cs	42228c <ferror@plt+0x2055c>  // b.hs, b.nlast
  422084:	ldur	x8, [x29, #-72]
  422088:	ldr	x8, [x8]
  42208c:	cmp	x8, #0x1
  422090:	str	x8, [sp, #40]
  422094:	b.eq	4221e8 <ferror@plt+0x204b8>  // b.none
  422098:	b	42209c <ferror@plt+0x2036c>
  42209c:	ldr	x8, [sp, #40]
  4220a0:	cmp	x8, #0xa
  4220a4:	b.eq	422164 <ferror@plt+0x20434>  // b.none
  4220a8:	b	4220ac <ferror@plt+0x2037c>
  4220ac:	mov	x8, #0x1d                  	// #29
  4220b0:	movk	x8, #0x6000, lsl #16
  4220b4:	ldr	x9, [sp, #40]
  4220b8:	cmp	x9, x8
  4220bc:	b.eq	4221d8 <ferror@plt+0x204a8>  // b.none
  4220c0:	b	4220c4 <ferror@plt+0x20394>
  4220c4:	mov	x8, #0x1f                  	// #31
  4220c8:	movk	x8, #0x6000, lsl #16
  4220cc:	ldr	x9, [sp, #40]
  4220d0:	cmp	x9, x8
  4220d4:	b.eq	422248 <ferror@plt+0x20518>  // b.none
  4220d8:	b	4220dc <ferror@plt+0x203ac>
  4220dc:	mov	x8, #0x23                  	// #35
  4220e0:	movk	x8, #0x6000, lsl #16
  4220e4:	ldr	x9, [sp, #40]
  4220e8:	cmp	x9, x8
  4220ec:	b.eq	422208 <ferror@plt+0x204d8>  // b.none
  4220f0:	b	4220f4 <ferror@plt+0x203c4>
  4220f4:	mov	x8, #0x25                  	// #37
  4220f8:	movk	x8, #0x6000, lsl #16
  4220fc:	ldr	x9, [sp, #40]
  422100:	cmp	x9, x8
  422104:	b.eq	4221f8 <ferror@plt+0x204c8>  // b.none
  422108:	b	42210c <ferror@plt+0x203dc>
  42210c:	mov	x8, #0x41                  	// #65
  422110:	movk	x8, #0x6000, lsl #16
  422114:	ldr	x9, [sp, #40]
  422118:	cmp	x9, x8
  42211c:	b.eq	422154 <ferror@plt+0x20424>  // b.none
  422120:	b	422124 <ferror@plt+0x203f4>
  422124:	mov	x8, #0x45                  	// #69
  422128:	movk	x8, #0x6000, lsl #16
  42212c:	ldr	x9, [sp, #40]
  422130:	cmp	x9, x8
  422134:	b.eq	422258 <ferror@plt+0x20528>  // b.none
  422138:	b	42213c <ferror@plt+0x2040c>
  42213c:	mov	x8, #0x49                  	// #73
  422140:	movk	x8, #0x6000, lsl #16
  422144:	ldr	x9, [sp, #40]
  422148:	cmp	x9, x8
  42214c:	b.eq	422218 <ferror@plt+0x204e8>  // b.none
  422150:	b	42227c <ferror@plt+0x2054c>
  422154:	ldur	x8, [x29, #-72]
  422158:	ldr	x8, [x8, #8]
  42215c:	str	x8, [sp, #80]
  422160:	b	42227c <ferror@plt+0x2054c>
  422164:	ldur	x8, [x29, #-72]
  422168:	ldr	x8, [x8, #8]
  42216c:	str	x8, [sp, #72]
  422170:	ldr	x8, [sp, #64]
  422174:	cbnz	x8, 4221d4 <ferror@plt+0x204a4>
  422178:	ldur	x1, [x29, #-8]
  42217c:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  422180:	add	x8, x8, #0x570
  422184:	ldr	x8, [x8]
  422188:	ldr	x9, [sp, #80]
  42218c:	add	x2, x8, x9
  422190:	ldr	x4, [sp, #72]
  422194:	adrp	x0, 496000 <warn@@Base+0x24d44>
  422198:	add	x0, x0, #0x940
  42219c:	str	x1, [sp, #32]
  4221a0:	str	x2, [sp, #24]
  4221a4:	str	x4, [sp, #16]
  4221a8:	bl	401cf0 <gettext@plt>
  4221ac:	mov	x8, xzr
  4221b0:	str	x0, [sp, #8]
  4221b4:	mov	x0, x8
  4221b8:	ldr	x1, [sp, #32]
  4221bc:	ldr	x2, [sp, #24]
  4221c0:	mov	x3, #0x1                   	// #1
  4221c4:	ldr	x4, [sp, #16]
  4221c8:	ldr	x5, [sp, #8]
  4221cc:	bl	4020ec <ferror@plt+0x3bc>
  4221d0:	str	x0, [sp, #64]
  4221d4:	b	42227c <ferror@plt+0x2054c>
  4221d8:	ldur	x8, [x29, #-72]
  4221dc:	ldr	x8, [x8, #8]
  4221e0:	stur	x8, [x29, #-48]
  4221e4:	b	42227c <ferror@plt+0x2054c>
  4221e8:	ldur	x8, [x29, #-72]
  4221ec:	ldr	x8, [x8, #8]
  4221f0:	stur	x8, [x29, #-40]
  4221f4:	b	42227c <ferror@plt+0x2054c>
  4221f8:	ldur	x8, [x29, #-72]
  4221fc:	ldr	x8, [x8, #8]
  422200:	stur	x8, [x29, #-32]
  422204:	b	42227c <ferror@plt+0x2054c>
  422208:	ldur	x8, [x29, #-72]
  42220c:	ldr	x8, [x8, #8]
  422210:	stur	x8, [x29, #-24]
  422214:	b	42227c <ferror@plt+0x2054c>
  422218:	ldur	x8, [x29, #-72]
  42221c:	ldr	x8, [x8, #8]
  422220:	sub	x1, x29, #0x30
  422224:	stur	x8, [x29, #-16]
  422228:	ldur	x0, [x29, #-8]
  42222c:	ldr	x2, [sp, #64]
  422230:	ldr	x8, [sp, #72]
  422234:	mov	w3, w8
  422238:	bl	4320f0 <ferror@plt+0x303c0>
  42223c:	cbnz	w0, 422244 <ferror@plt+0x20514>
  422240:	str	wzr, [sp, #60]
  422244:	b	42227c <ferror@plt+0x2054c>
  422248:	ldur	x8, [x29, #-72]
  42224c:	ldr	x8, [x8, #8]
  422250:	stur	x8, [x29, #-64]
  422254:	b	42227c <ferror@plt+0x2054c>
  422258:	ldur	x8, [x29, #-72]
  42225c:	ldr	x8, [x8, #8]
  422260:	sub	x1, x29, #0x40
  422264:	stur	x8, [x29, #-56]
  422268:	ldur	x0, [x29, #-8]
  42226c:	bl	43241c <ferror@plt+0x306ec>
  422270:	cbnz	w0, 422278 <ferror@plt+0x20548>
  422274:	str	wzr, [sp, #60]
  422278:	b	42227c <ferror@plt+0x2054c>
  42227c:	ldur	x8, [x29, #-72]
  422280:	add	x8, x8, #0x10
  422284:	stur	x8, [x29, #-72]
  422288:	b	422054 <ferror@plt+0x20324>
  42228c:	ldr	x8, [sp, #64]
  422290:	cbz	x8, 42229c <ferror@plt+0x2056c>
  422294:	ldr	x0, [sp, #64]
  422298:	bl	401bd0 <free@plt>
  42229c:	ldr	w0, [sp, #60]
  4222a0:	ldp	x29, x30, [sp, #160]
  4222a4:	add	sp, sp, #0xb0
  4222a8:	ret
  4222ac:	sub	sp, sp, #0x20
  4222b0:	stp	x29, x30, [sp, #16]
  4222b4:	add	x29, sp, #0x10
  4222b8:	str	w0, [sp, #8]
  4222bc:	ldr	w8, [sp, #8]
  4222c0:	cmp	w8, #0x2
  4222c4:	str	w8, [sp, #4]
  4222c8:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4222cc:	b	4222d0 <ferror@plt+0x205a0>
  4222d0:	ldr	w8, [sp, #4]
  4222d4:	cmp	w8, #0x3
  4222d8:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4222dc:	b	4222e0 <ferror@plt+0x205b0>
  4222e0:	ldr	w8, [sp, #4]
  4222e4:	cmp	w8, #0x4
  4222e8:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4222ec:	b	4222f0 <ferror@plt+0x205c0>
  4222f0:	ldr	w8, [sp, #4]
  4222f4:	cmp	w8, #0x6
  4222f8:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4222fc:	b	422300 <ferror@plt+0x205d0>
  422300:	ldr	w8, [sp, #4]
  422304:	cmp	w8, #0x7
  422308:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42230c:	b	422310 <ferror@plt+0x205e0>
  422310:	ldr	w8, [sp, #4]
  422314:	cmp	w8, #0x8
  422318:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  42231c:	b	422320 <ferror@plt+0x205f0>
  422320:	ldr	w8, [sp, #4]
  422324:	cmp	w8, #0xa
  422328:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  42232c:	b	422330 <ferror@plt+0x20600>
  422330:	ldr	w8, [sp, #4]
  422334:	cmp	w8, #0x12
  422338:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42233c:	b	422340 <ferror@plt+0x20610>
  422340:	ldr	w8, [sp, #4]
  422344:	cmp	w8, #0x13
  422348:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  42234c:	b	422350 <ferror@plt+0x20620>
  422350:	ldr	w8, [sp, #4]
  422354:	subs	w9, w8, #0x14
  422358:	cmp	w9, #0x3
  42235c:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422360:	b	422364 <ferror@plt+0x20634>
  422364:	ldr	w8, [sp, #4]
  422368:	cmp	w8, #0x24
  42236c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422370:	b	422374 <ferror@plt+0x20644>
  422374:	ldr	w8, [sp, #4]
  422378:	cmp	w8, #0x27
  42237c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422380:	b	422384 <ferror@plt+0x20654>
  422384:	ldr	w8, [sp, #4]
  422388:	cmp	w8, #0x28
  42238c:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  422390:	b	422394 <ferror@plt+0x20664>
  422394:	ldr	w8, [sp, #4]
  422398:	subs	w9, w8, #0x2a
  42239c:	cmp	w9, #0x1
  4223a0:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  4223a4:	b	4223a8 <ferror@plt+0x20678>
  4223a8:	ldr	w8, [sp, #4]
  4223ac:	subs	w9, w8, #0x2d
  4223b0:	cmp	w9, #0x3
  4223b4:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  4223b8:	b	4223bc <ferror@plt+0x2068c>
  4223bc:	ldr	w8, [sp, #4]
  4223c0:	cmp	w8, #0x32
  4223c4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4223c8:	b	4223cc <ferror@plt+0x2069c>
  4223cc:	ldr	w8, [sp, #4]
  4223d0:	subs	w9, w8, #0x36
  4223d4:	cmp	w9, #0x7
  4223d8:	b.ls	4227e0 <ferror@plt+0x20ab0>  // b.plast
  4223dc:	b	4223e0 <ferror@plt+0x206b0>
  4223e0:	ldr	w8, [sp, #4]
  4223e4:	cmp	w8, #0x3e
  4223e8:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4223ec:	b	4223f0 <ferror@plt+0x206c0>
  4223f0:	ldr	w8, [sp, #4]
  4223f4:	subs	w9, w8, #0x42
  4223f8:	cmp	w9, #0x8
  4223fc:	b.ls	4227e0 <ferror@plt+0x20ab0>  // b.plast
  422400:	b	422404 <ferror@plt+0x206d4>
  422404:	ldr	w8, [sp, #4]
  422408:	subs	w9, w8, #0x4b
  42240c:	cmp	w9, #0x1
  422410:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422414:	b	422418 <ferror@plt+0x206e8>
  422418:	ldr	w8, [sp, #4]
  42241c:	cmp	w8, #0x50
  422420:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422424:	b	422428 <ferror@plt+0x206f8>
  422428:	ldr	w8, [sp, #4]
  42242c:	subs	w9, w8, #0x53
  422430:	cmp	w9, #0x1
  422434:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422438:	b	42243c <ferror@plt+0x2070c>
  42243c:	ldr	w8, [sp, #4]
  422440:	cmp	w8, #0x55
  422444:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  422448:	b	42244c <ferror@plt+0x2071c>
  42244c:	ldr	w8, [sp, #4]
  422450:	subs	w9, w8, #0x56
  422454:	cmp	w9, #0x4
  422458:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  42245c:	b	422460 <ferror@plt+0x20730>
  422460:	ldr	w8, [sp, #4]
  422464:	subs	w9, w8, #0x5c
  422468:	cmp	w9, #0x2
  42246c:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422470:	b	422474 <ferror@plt+0x20744>
  422474:	ldr	w8, [sp, #4]
  422478:	cmp	w8, #0x65
  42247c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422480:	b	422484 <ferror@plt+0x20754>
  422484:	ldr	w8, [sp, #4]
  422488:	subs	w9, w8, #0x69
  42248c:	cmp	w9, #0x1
  422490:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422494:	b	422498 <ferror@plt+0x20768>
  422498:	ldr	w8, [sp, #4]
  42249c:	subs	w9, w8, #0x71
  4224a0:	cmp	w9, #0x1
  4224a4:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  4224a8:	b	4224ac <ferror@plt+0x2077c>
  4224ac:	ldr	w8, [sp, #4]
  4224b0:	cmp	w8, #0x73
  4224b4:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4224b8:	b	4224bc <ferror@plt+0x2078c>
  4224bc:	ldr	w8, [sp, #4]
  4224c0:	cmp	w8, #0x78
  4224c4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4224c8:	b	4224cc <ferror@plt+0x2079c>
  4224cc:	ldr	w8, [sp, #4]
  4224d0:	cmp	w8, #0x87
  4224d4:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4224d8:	b	4224dc <ferror@plt+0x207ac>
  4224dc:	ldr	w8, [sp, #4]
  4224e0:	cmp	w8, #0x8a
  4224e4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4224e8:	b	4224ec <ferror@plt+0x207bc>
  4224ec:	ldr	w8, [sp, #4]
  4224f0:	cmp	w8, #0x8c
  4224f4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4224f8:	b	4224fc <ferror@plt+0x207cc>
  4224fc:	ldr	w8, [sp, #4]
  422500:	cmp	w8, #0x90
  422504:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422508:	b	42250c <ferror@plt+0x207dc>
  42250c:	ldr	w8, [sp, #4]
  422510:	cmp	w8, #0xa7
  422514:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422518:	b	42251c <ferror@plt+0x207ec>
  42251c:	ldr	w8, [sp, #4]
  422520:	subs	w9, w8, #0xad
  422524:	cmp	w9, #0x1
  422528:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  42252c:	b	422530 <ferror@plt+0x20800>
  422530:	ldr	w8, [sp, #4]
  422534:	cmp	w8, #0xb1
  422538:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42253c:	b	422540 <ferror@plt+0x20810>
  422540:	ldr	w8, [sp, #4]
  422544:	subs	w9, w8, #0xb4
  422548:	cmp	w9, #0x1
  42254c:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422550:	b	422554 <ferror@plt+0x20824>
  422554:	ldr	w8, [sp, #4]
  422558:	cmp	w8, #0xb7
  42255c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422560:	b	422564 <ferror@plt+0x20834>
  422564:	ldr	w8, [sp, #4]
  422568:	subs	w9, w8, #0xbc
  42256c:	cmp	w9, #0x1
  422570:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  422574:	b	422578 <ferror@plt+0x20848>
  422578:	ldr	w8, [sp, #4]
  42257c:	cmp	w8, #0xbf
  422580:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422584:	b	422588 <ferror@plt+0x20858>
  422588:	ldr	w8, [sp, #4]
  42258c:	cmp	w8, #0xc3
  422590:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422594:	b	422598 <ferror@plt+0x20868>
  422598:	ldr	w8, [sp, #4]
  42259c:	cmp	w8, #0xc5
  4225a0:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4225a4:	b	4225a8 <ferror@plt+0x20878>
  4225a8:	ldr	w8, [sp, #4]
  4225ac:	subs	w9, w8, #0xdd
  4225b0:	cmp	w9, #0x2
  4225b4:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  4225b8:	b	4225bc <ferror@plt+0x2088c>
  4225bc:	ldr	w8, [sp, #4]
  4225c0:	cmp	w8, #0xf3
  4225c4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4225c8:	b	4225cc <ferror@plt+0x2089c>
  4225cc:	ldr	w8, [sp, #4]
  4225d0:	cmp	w8, #0xf7
  4225d4:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4225d8:	b	4225dc <ferror@plt+0x208ac>
  4225dc:	ldr	w8, [sp, #4]
  4225e0:	cmp	w8, #0xfa
  4225e4:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4225e8:	b	4225ec <ferror@plt+0x208bc>
  4225ec:	ldr	w8, [sp, #4]
  4225f0:	cmp	w8, #0xfc
  4225f4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4225f8:	b	4225fc <ferror@plt+0x208cc>
  4225fc:	mov	w8, #0x1057                	// #4183
  422600:	ldr	w9, [sp, #4]
  422604:	cmp	w9, w8
  422608:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42260c:	b	422610 <ferror@plt+0x208e0>
  422610:	mov	w8, #0x1059                	// #4185
  422614:	ldr	w9, [sp, #4]
  422618:	cmp	w9, w8
  42261c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422620:	b	422624 <ferror@plt+0x208f4>
  422624:	mov	w8, #0x1223                	// #4643
  422628:	ldr	w9, [sp, #4]
  42262c:	cmp	w9, w8
  422630:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422634:	b	422638 <ferror@plt+0x20908>
  422638:	mov	w8, #0x2530                	// #9520
  42263c:	ldr	w9, [sp, #4]
  422640:	cmp	w9, w8
  422644:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422648:	b	42264c <ferror@plt+0x2091c>
  42264c:	mov	w8, #0x3330                	// #13104
  422650:	ldr	w9, [sp, #4]
  422654:	cmp	w9, w8
  422658:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42265c:	b	422660 <ferror@plt+0x20930>
  422660:	mov	w8, #0x4157                	// #16727
  422664:	ldr	w9, [sp, #4]
  422668:	cmp	w9, w8
  42266c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422670:	b	422674 <ferror@plt+0x20944>
  422674:	mov	w8, #0x5441                	// #21569
  422678:	ldr	w9, [sp, #4]
  42267c:	cmp	w9, w8
  422680:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422684:	b	422688 <ferror@plt+0x20958>
  422688:	mov	w8, #0x5aa5                	// #23205
  42268c:	ldr	w9, [sp, #4]
  422690:	cmp	w9, w8
  422694:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  422698:	b	42269c <ferror@plt+0x2096c>
  42269c:	mov	w8, #0x7650                	// #30288
  4226a0:	ldr	w9, [sp, #4]
  4226a4:	cmp	w9, w8
  4226a8:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4226ac:	b	4226b0 <ferror@plt+0x20980>
  4226b0:	mov	w8, #0x7676                	// #30326
  4226b4:	ldr	w9, [sp, #4]
  4226b8:	cmp	w9, w8
  4226bc:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4226c0:	b	4226c4 <ferror@plt+0x20994>
  4226c4:	mov	w8, #0x8217                	// #33303
  4226c8:	ldr	w9, [sp, #4]
  4226cc:	cmp	w9, w8
  4226d0:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4226d4:	b	4226d8 <ferror@plt+0x209a8>
  4226d8:	mov	w8, #0x9026                	// #36902
  4226dc:	ldr	w9, [sp, #4]
  4226e0:	cmp	w9, w8
  4226e4:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4226e8:	b	4226ec <ferror@plt+0x209bc>
  4226ec:	mov	w8, #0x9041                	// #36929
  4226f0:	ldr	w9, [sp, #4]
  4226f4:	cmp	w9, w8
  4226f8:	b.eq	4227cc <ferror@plt+0x20a9c>  // b.none
  4226fc:	b	422700 <ferror@plt+0x209d0>
  422700:	mov	w8, #0x9080                	// #36992
  422704:	ldr	w9, [sp, #4]
  422708:	cmp	w9, w8
  42270c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422710:	b	422714 <ferror@plt+0x209e4>
  422714:	mov	w8, #0xa390                	// #41872
  422718:	ldr	w9, [sp, #4]
  42271c:	cmp	w9, w8
  422720:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422724:	b	422728 <ferror@plt+0x209f8>
  422728:	mov	w8, #0xabc7                	// #43975
  42272c:	ldr	w9, [sp, #4]
  422730:	cmp	w9, w8
  422734:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422738:	b	42273c <ferror@plt+0x20a0c>
  42273c:	mov	w8, #0xad45                	// #44357
  422740:	ldr	w9, [sp, #4]
  422744:	cmp	w9, w8
  422748:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42274c:	b	422750 <ferror@plt+0x20a20>
  422750:	mov	w8, #0xbaab                	// #47787
  422754:	ldr	w9, [sp, #4]
  422758:	cmp	w9, w8
  42275c:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422760:	b	422764 <ferror@plt+0x20a34>
  422764:	mov	w8, #0xbeef                	// #48879
  422768:	ldr	w9, [sp, #4]
  42276c:	cmp	w9, w8
  422770:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422774:	b	422778 <ferror@plt+0x20a48>
  422778:	mov	w8, #0xdead                	// #57005
  42277c:	ldr	w9, [sp, #4]
  422780:	cmp	w9, w8
  422784:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  422788:	b	42278c <ferror@plt+0x20a5c>
  42278c:	mov	w8, #0xf00d                	// #61453
  422790:	ldr	w9, [sp, #4]
  422794:	cmp	w9, w8
  422798:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  42279c:	b	4227a0 <ferror@plt+0x20a70>
  4227a0:	mov	w8, #0xfeb0                	// #65200
  4227a4:	ldr	w9, [sp, #4]
  4227a8:	cmp	w9, w8
  4227ac:	b.eq	4227d4 <ferror@plt+0x20aa4>  // b.none
  4227b0:	b	4227b4 <ferror@plt+0x20a84>
  4227b4:	mov	w8, #0xfeba                	// #65210
  4227b8:	ldr	w9, [sp, #4]
  4227bc:	subs	w8, w9, w8
  4227c0:	cmp	w8, #0x1
  4227c4:	b.ls	4227d4 <ferror@plt+0x20aa4>  // b.plast
  4227c8:	b	4227e0 <ferror@plt+0x20ab0>
  4227cc:	stur	wzr, [x29, #-4]
  4227d0:	b	4227f4 <ferror@plt+0x20ac4>
  4227d4:	mov	w8, #0x1                   	// #1
  4227d8:	stur	w8, [x29, #-4]
  4227dc:	b	4227f4 <ferror@plt+0x20ac4>
  4227e0:	adrp	x0, 487000 <warn@@Base+0x15d44>
  4227e4:	add	x0, x0, #0xfc8
  4227e8:	bl	401cf0 <gettext@plt>
  4227ec:	bl	4712bc <warn@@Base>
  4227f0:	stur	wzr, [x29, #-4]
  4227f4:	ldur	w0, [x29, #-4]
  4227f8:	ldp	x29, x30, [sp, #16]
  4227fc:	add	sp, sp, #0x20
  422800:	ret
  422804:	sub	sp, sp, #0x20
  422808:	str	x0, [sp, #16]
  42280c:	ldr	x8, [sp, #16]
  422810:	subs	x8, x8, #0x0
  422814:	cmp	x8, #0x408
  422818:	str	x8, [sp, #8]
  42281c:	b.hi	423478 <ferror@plt+0x21748>  // b.pmore
  422820:	adrp	x8, 478000 <warn@@Base+0x6d44>
  422824:	add	x8, x8, #0xefc
  422828:	ldr	x11, [sp, #8]
  42282c:	ldrsw	x10, [x8, x11, lsl #2]
  422830:	add	x9, x8, x10
  422834:	br	x9
  422838:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42283c:	add	x8, x8, #0x3
  422840:	str	x8, [sp, #24]
  422844:	b	423480 <ferror@plt+0x21750>
  422848:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42284c:	add	x8, x8, #0x12
  422850:	str	x8, [sp, #24]
  422854:	b	423480 <ferror@plt+0x21750>
  422858:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42285c:	add	x8, x8, #0x26
  422860:	str	x8, [sp, #24]
  422864:	b	423480 <ferror@plt+0x21750>
  422868:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42286c:	add	x8, x8, #0x3a
  422870:	str	x8, [sp, #24]
  422874:	b	423480 <ferror@plt+0x21750>
  422878:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42287c:	add	x8, x8, #0x4f
  422880:	str	x8, [sp, #24]
  422884:	b	423480 <ferror@plt+0x21750>
  422888:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42288c:	add	x8, x8, #0x64
  422890:	str	x8, [sp, #24]
  422894:	b	423480 <ferror@plt+0x21750>
  422898:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42289c:	add	x8, x8, #0x7f
  4228a0:	str	x8, [sp, #24]
  4228a4:	b	423480 <ferror@plt+0x21750>
  4228a8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4228ac:	add	x8, x8, #0x9d
  4228b0:	str	x8, [sp, #24]
  4228b4:	b	423480 <ferror@plt+0x21750>
  4228b8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4228bc:	add	x8, x8, #0xb8
  4228c0:	str	x8, [sp, #24]
  4228c4:	b	423480 <ferror@plt+0x21750>
  4228c8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4228cc:	add	x8, x8, #0xd3
  4228d0:	str	x8, [sp, #24]
  4228d4:	b	423480 <ferror@plt+0x21750>
  4228d8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4228dc:	add	x8, x8, #0xee
  4228e0:	str	x8, [sp, #24]
  4228e4:	b	423480 <ferror@plt+0x21750>
  4228e8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4228ec:	add	x8, x8, #0x10a
  4228f0:	str	x8, [sp, #24]
  4228f4:	b	423480 <ferror@plt+0x21750>
  4228f8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4228fc:	add	x8, x8, #0x129
  422900:	str	x8, [sp, #24]
  422904:	b	423480 <ferror@plt+0x21750>
  422908:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42290c:	add	x8, x8, #0x147
  422910:	str	x8, [sp, #24]
  422914:	b	423480 <ferror@plt+0x21750>
  422918:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42291c:	add	x8, x8, #0x167
  422920:	str	x8, [sp, #24]
  422924:	b	423480 <ferror@plt+0x21750>
  422928:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42292c:	add	x8, x8, #0x188
  422930:	str	x8, [sp, #24]
  422934:	b	423480 <ferror@plt+0x21750>
  422938:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42293c:	add	x8, x8, #0x1a9
  422940:	str	x8, [sp, #24]
  422944:	b	423480 <ferror@plt+0x21750>
  422948:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42294c:	add	x8, x8, #0x1ca
  422950:	str	x8, [sp, #24]
  422954:	b	423480 <ferror@plt+0x21750>
  422958:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42295c:	add	x8, x8, #0x1ec
  422960:	str	x8, [sp, #24]
  422964:	b	423480 <ferror@plt+0x21750>
  422968:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42296c:	add	x8, x8, #0x202
  422970:	str	x8, [sp, #24]
  422974:	b	423480 <ferror@plt+0x21750>
  422978:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42297c:	add	x8, x8, #0x219
  422980:	str	x8, [sp, #24]
  422984:	b	423480 <ferror@plt+0x21750>
  422988:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42298c:	add	x8, x8, #0x22e
  422990:	str	x8, [sp, #24]
  422994:	b	423480 <ferror@plt+0x21750>
  422998:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42299c:	add	x8, x8, #0x243
  4229a0:	str	x8, [sp, #24]
  4229a4:	b	423480 <ferror@plt+0x21750>
  4229a8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4229ac:	add	x8, x8, #0x25e
  4229b0:	str	x8, [sp, #24]
  4229b4:	b	423480 <ferror@plt+0x21750>
  4229b8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4229bc:	add	x8, x8, #0x27c
  4229c0:	str	x8, [sp, #24]
  4229c4:	b	423480 <ferror@plt+0x21750>
  4229c8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4229cc:	add	x8, x8, #0x297
  4229d0:	str	x8, [sp, #24]
  4229d4:	b	423480 <ferror@plt+0x21750>
  4229d8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4229dc:	add	x8, x8, #0x2b3
  4229e0:	str	x8, [sp, #24]
  4229e4:	b	423480 <ferror@plt+0x21750>
  4229e8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4229ec:	add	x8, x8, #0x2ce
  4229f0:	str	x8, [sp, #24]
  4229f4:	b	423480 <ferror@plt+0x21750>
  4229f8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4229fc:	add	x8, x8, #0x2ed
  422a00:	str	x8, [sp, #24]
  422a04:	b	423480 <ferror@plt+0x21750>
  422a08:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a0c:	add	x8, x8, #0x30d
  422a10:	str	x8, [sp, #24]
  422a14:	b	423480 <ferror@plt+0x21750>
  422a18:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a1c:	add	x8, x8, #0x32c
  422a20:	str	x8, [sp, #24]
  422a24:	b	423480 <ferror@plt+0x21750>
  422a28:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a2c:	add	x8, x8, #0x34b
  422a30:	str	x8, [sp, #24]
  422a34:	b	423480 <ferror@plt+0x21750>
  422a38:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a3c:	add	x8, x8, #0x36b
  422a40:	str	x8, [sp, #24]
  422a44:	b	423480 <ferror@plt+0x21750>
  422a48:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a4c:	add	x8, x8, #0x38a
  422a50:	str	x8, [sp, #24]
  422a54:	b	423480 <ferror@plt+0x21750>
  422a58:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a5c:	add	x8, x8, #0x3a9
  422a60:	str	x8, [sp, #24]
  422a64:	b	423480 <ferror@plt+0x21750>
  422a68:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a6c:	add	x8, x8, #0x3c9
  422a70:	str	x8, [sp, #24]
  422a74:	b	423480 <ferror@plt+0x21750>
  422a78:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a7c:	add	x8, x8, #0x3ec
  422a80:	str	x8, [sp, #24]
  422a84:	b	423480 <ferror@plt+0x21750>
  422a88:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a8c:	add	x8, x8, #0x40f
  422a90:	str	x8, [sp, #24]
  422a94:	b	423480 <ferror@plt+0x21750>
  422a98:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422a9c:	add	x8, x8, #0x435
  422aa0:	str	x8, [sp, #24]
  422aa4:	b	423480 <ferror@plt+0x21750>
  422aa8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422aac:	add	x8, x8, #0x459
  422ab0:	str	x8, [sp, #24]
  422ab4:	b	423480 <ferror@plt+0x21750>
  422ab8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422abc:	add	x8, x8, #0x47d
  422ac0:	str	x8, [sp, #24]
  422ac4:	b	423480 <ferror@plt+0x21750>
  422ac8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422acc:	add	x8, x8, #0x4a4
  422ad0:	str	x8, [sp, #24]
  422ad4:	b	423480 <ferror@plt+0x21750>
  422ad8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422adc:	add	x8, x8, #0x4cc
  422ae0:	str	x8, [sp, #24]
  422ae4:	b	423480 <ferror@plt+0x21750>
  422ae8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422aec:	add	x8, x8, #0x4f6
  422af0:	str	x8, [sp, #24]
  422af4:	b	423480 <ferror@plt+0x21750>
  422af8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422afc:	add	x8, x8, #0x51d
  422b00:	str	x8, [sp, #24]
  422b04:	b	423480 <ferror@plt+0x21750>
  422b08:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b0c:	add	x8, x8, #0x53f
  422b10:	str	x8, [sp, #24]
  422b14:	b	423480 <ferror@plt+0x21750>
  422b18:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b1c:	add	x8, x8, #0x561
  422b20:	str	x8, [sp, #24]
  422b24:	b	423480 <ferror@plt+0x21750>
  422b28:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b2c:	add	x8, x8, #0x586
  422b30:	str	x8, [sp, #24]
  422b34:	b	423480 <ferror@plt+0x21750>
  422b38:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b3c:	add	x8, x8, #0x5a9
  422b40:	str	x8, [sp, #24]
  422b44:	b	423480 <ferror@plt+0x21750>
  422b48:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b4c:	add	x8, x8, #0x5cc
  422b50:	str	x8, [sp, #24]
  422b54:	b	423480 <ferror@plt+0x21750>
  422b58:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b5c:	add	x8, x8, #0x5f2
  422b60:	str	x8, [sp, #24]
  422b64:	b	423480 <ferror@plt+0x21750>
  422b68:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b6c:	add	x8, x8, #0x617
  422b70:	str	x8, [sp, #24]
  422b74:	b	423480 <ferror@plt+0x21750>
  422b78:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b7c:	add	x8, x8, #0x63f
  422b80:	str	x8, [sp, #24]
  422b84:	b	423480 <ferror@plt+0x21750>
  422b88:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b8c:	add	x8, x8, #0x665
  422b90:	str	x8, [sp, #24]
  422b94:	b	423480 <ferror@plt+0x21750>
  422b98:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422b9c:	add	x8, x8, #0x68e
  422ba0:	str	x8, [sp, #24]
  422ba4:	b	423480 <ferror@plt+0x21750>
  422ba8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422bac:	add	x8, x8, #0x6b4
  422bb0:	str	x8, [sp, #24]
  422bb4:	b	423480 <ferror@plt+0x21750>
  422bb8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422bbc:	add	x8, x8, #0x6dd
  422bc0:	str	x8, [sp, #24]
  422bc4:	b	423480 <ferror@plt+0x21750>
  422bc8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422bcc:	add	x8, x8, #0x703
  422bd0:	str	x8, [sp, #24]
  422bd4:	b	423480 <ferror@plt+0x21750>
  422bd8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422bdc:	add	x8, x8, #0x72c
  422be0:	str	x8, [sp, #24]
  422be4:	b	423480 <ferror@plt+0x21750>
  422be8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422bec:	add	x8, x8, #0x74c
  422bf0:	str	x8, [sp, #24]
  422bf4:	b	423480 <ferror@plt+0x21750>
  422bf8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422bfc:	add	x8, x8, #0x76d
  422c00:	str	x8, [sp, #24]
  422c04:	b	423480 <ferror@plt+0x21750>
  422c08:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c0c:	add	x8, x8, #0x78e
  422c10:	str	x8, [sp, #24]
  422c14:	b	423480 <ferror@plt+0x21750>
  422c18:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c1c:	add	x8, x8, #0x7b1
  422c20:	str	x8, [sp, #24]
  422c24:	b	423480 <ferror@plt+0x21750>
  422c28:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c2c:	add	x8, x8, #0x7d3
  422c30:	str	x8, [sp, #24]
  422c34:	b	423480 <ferror@plt+0x21750>
  422c38:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c3c:	add	x8, x8, #0x7ee
  422c40:	str	x8, [sp, #24]
  422c44:	b	423480 <ferror@plt+0x21750>
  422c48:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c4c:	add	x8, x8, #0x801
  422c50:	str	x8, [sp, #24]
  422c54:	b	423480 <ferror@plt+0x21750>
  422c58:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c5c:	add	x8, x8, #0x818
  422c60:	str	x8, [sp, #24]
  422c64:	b	423480 <ferror@plt+0x21750>
  422c68:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c6c:	add	x8, x8, #0x830
  422c70:	str	x8, [sp, #24]
  422c74:	b	423480 <ferror@plt+0x21750>
  422c78:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c7c:	add	x8, x8, #0x847
  422c80:	str	x8, [sp, #24]
  422c84:	b	423480 <ferror@plt+0x21750>
  422c88:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c8c:	add	x8, x8, #0x860
  422c90:	str	x8, [sp, #24]
  422c94:	b	423480 <ferror@plt+0x21750>
  422c98:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422c9c:	add	x8, x8, #0x879
  422ca0:	str	x8, [sp, #24]
  422ca4:	b	423480 <ferror@plt+0x21750>
  422ca8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422cac:	add	x8, x8, #0x891
  422cb0:	str	x8, [sp, #24]
  422cb4:	b	423480 <ferror@plt+0x21750>
  422cb8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422cbc:	add	x8, x8, #0x8a7
  422cc0:	str	x8, [sp, #24]
  422cc4:	b	423480 <ferror@plt+0x21750>
  422cc8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422ccc:	add	x8, x8, #0x8bf
  422cd0:	str	x8, [sp, #24]
  422cd4:	b	423480 <ferror@plt+0x21750>
  422cd8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422cdc:	add	x8, x8, #0x8ce
  422ce0:	str	x8, [sp, #24]
  422ce4:	b	423480 <ferror@plt+0x21750>
  422ce8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422cec:	add	x8, x8, #0x8de
  422cf0:	str	x8, [sp, #24]
  422cf4:	b	423480 <ferror@plt+0x21750>
  422cf8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422cfc:	add	x8, x8, #0x8ee
  422d00:	str	x8, [sp, #24]
  422d04:	b	423480 <ferror@plt+0x21750>
  422d08:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d0c:	add	x8, x8, #0x8fe
  422d10:	str	x8, [sp, #24]
  422d14:	b	423480 <ferror@plt+0x21750>
  422d18:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d1c:	add	x8, x8, #0x90f
  422d20:	str	x8, [sp, #24]
  422d24:	b	423480 <ferror@plt+0x21750>
  422d28:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d2c:	add	x8, x8, #0x920
  422d30:	str	x8, [sp, #24]
  422d34:	b	423480 <ferror@plt+0x21750>
  422d38:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d3c:	add	x8, x8, #0x931
  422d40:	str	x8, [sp, #24]
  422d44:	b	423480 <ferror@plt+0x21750>
  422d48:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d4c:	add	x8, x8, #0x948
  422d50:	str	x8, [sp, #24]
  422d54:	b	423480 <ferror@plt+0x21750>
  422d58:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d5c:	add	x8, x8, #0x962
  422d60:	str	x8, [sp, #24]
  422d64:	b	423480 <ferror@plt+0x21750>
  422d68:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d6c:	add	x8, x8, #0x979
  422d70:	str	x8, [sp, #24]
  422d74:	b	423480 <ferror@plt+0x21750>
  422d78:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d7c:	add	x8, x8, #0x993
  422d80:	str	x8, [sp, #24]
  422d84:	b	423480 <ferror@plt+0x21750>
  422d88:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d8c:	add	x8, x8, #0x9aa
  422d90:	str	x8, [sp, #24]
  422d94:	b	423480 <ferror@plt+0x21750>
  422d98:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422d9c:	add	x8, x8, #0x9c4
  422da0:	str	x8, [sp, #24]
  422da4:	b	423480 <ferror@plt+0x21750>
  422da8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422dac:	add	x8, x8, #0x9db
  422db0:	str	x8, [sp, #24]
  422db4:	b	423480 <ferror@plt+0x21750>
  422db8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422dbc:	add	x8, x8, #0x9f2
  422dc0:	str	x8, [sp, #24]
  422dc4:	b	423480 <ferror@plt+0x21750>
  422dc8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422dcc:	add	x8, x8, #0xa09
  422dd0:	str	x8, [sp, #24]
  422dd4:	b	423480 <ferror@plt+0x21750>
  422dd8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422ddc:	add	x8, x8, #0xa20
  422de0:	str	x8, [sp, #24]
  422de4:	b	423480 <ferror@plt+0x21750>
  422de8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422dec:	add	x8, x8, #0xa37
  422df0:	str	x8, [sp, #24]
  422df4:	b	423480 <ferror@plt+0x21750>
  422df8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422dfc:	add	x8, x8, #0xa4f
  422e00:	str	x8, [sp, #24]
  422e04:	b	423480 <ferror@plt+0x21750>
  422e08:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e0c:	add	x8, x8, #0xa6a
  422e10:	str	x8, [sp, #24]
  422e14:	b	423480 <ferror@plt+0x21750>
  422e18:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e1c:	add	x8, x8, #0xa88
  422e20:	str	x8, [sp, #24]
  422e24:	b	423480 <ferror@plt+0x21750>
  422e28:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e2c:	add	x8, x8, #0xaa2
  422e30:	str	x8, [sp, #24]
  422e34:	b	423480 <ferror@plt+0x21750>
  422e38:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e3c:	add	x8, x8, #0xabe
  422e40:	str	x8, [sp, #24]
  422e44:	b	423480 <ferror@plt+0x21750>
  422e48:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e4c:	add	x8, x8, #0xad0
  422e50:	str	x8, [sp, #24]
  422e54:	b	423480 <ferror@plt+0x21750>
  422e58:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e5c:	add	x8, x8, #0xae3
  422e60:	str	x8, [sp, #24]
  422e64:	b	423480 <ferror@plt+0x21750>
  422e68:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e6c:	add	x8, x8, #0xaf4
  422e70:	str	x8, [sp, #24]
  422e74:	b	423480 <ferror@plt+0x21750>
  422e78:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e7c:	add	x8, x8, #0xb05
  422e80:	str	x8, [sp, #24]
  422e84:	b	423480 <ferror@plt+0x21750>
  422e88:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e8c:	add	x8, x8, #0xb22
  422e90:	str	x8, [sp, #24]
  422e94:	b	423480 <ferror@plt+0x21750>
  422e98:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422e9c:	add	x8, x8, #0xb3f
  422ea0:	str	x8, [sp, #24]
  422ea4:	b	423480 <ferror@plt+0x21750>
  422ea8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422eac:	add	x8, x8, #0xb5c
  422eb0:	str	x8, [sp, #24]
  422eb4:	b	423480 <ferror@plt+0x21750>
  422eb8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422ebc:	add	x8, x8, #0xb73
  422ec0:	str	x8, [sp, #24]
  422ec4:	b	423480 <ferror@plt+0x21750>
  422ec8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422ecc:	add	x8, x8, #0xb8d
  422ed0:	str	x8, [sp, #24]
  422ed4:	b	423480 <ferror@plt+0x21750>
  422ed8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422edc:	add	x8, x8, #0xba4
  422ee0:	str	x8, [sp, #24]
  422ee4:	b	423480 <ferror@plt+0x21750>
  422ee8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422eec:	add	x8, x8, #0xbbe
  422ef0:	str	x8, [sp, #24]
  422ef4:	b	423480 <ferror@plt+0x21750>
  422ef8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422efc:	add	x8, x8, #0xbd5
  422f00:	str	x8, [sp, #24]
  422f04:	b	423480 <ferror@plt+0x21750>
  422f08:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f0c:	add	x8, x8, #0xbef
  422f10:	str	x8, [sp, #24]
  422f14:	b	423480 <ferror@plt+0x21750>
  422f18:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f1c:	add	x8, x8, #0xc06
  422f20:	str	x8, [sp, #24]
  422f24:	b	423480 <ferror@plt+0x21750>
  422f28:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f2c:	add	x8, x8, #0xc24
  422f30:	str	x8, [sp, #24]
  422f34:	b	423480 <ferror@plt+0x21750>
  422f38:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f3c:	add	x8, x8, #0xc3d
  422f40:	str	x8, [sp, #24]
  422f44:	b	423480 <ferror@plt+0x21750>
  422f48:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f4c:	add	x8, x8, #0xc59
  422f50:	str	x8, [sp, #24]
  422f54:	b	423480 <ferror@plt+0x21750>
  422f58:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f5c:	add	x8, x8, #0xc72
  422f60:	str	x8, [sp, #24]
  422f64:	b	423480 <ferror@plt+0x21750>
  422f68:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f6c:	add	x8, x8, #0xc8e
  422f70:	str	x8, [sp, #24]
  422f74:	b	423480 <ferror@plt+0x21750>
  422f78:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f7c:	add	x8, x8, #0xca7
  422f80:	str	x8, [sp, #24]
  422f84:	b	423480 <ferror@plt+0x21750>
  422f88:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f8c:	add	x8, x8, #0xcc3
  422f90:	str	x8, [sp, #24]
  422f94:	b	423480 <ferror@plt+0x21750>
  422f98:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422f9c:	add	x8, x8, #0xcdc
  422fa0:	str	x8, [sp, #24]
  422fa4:	b	423480 <ferror@plt+0x21750>
  422fa8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422fac:	add	x8, x8, #0xcef
  422fb0:	str	x8, [sp, #24]
  422fb4:	b	423480 <ferror@plt+0x21750>
  422fb8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422fbc:	add	x8, x8, #0xd02
  422fc0:	str	x8, [sp, #24]
  422fc4:	b	423480 <ferror@plt+0x21750>
  422fc8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422fcc:	add	x8, x8, #0xd1a
  422fd0:	str	x8, [sp, #24]
  422fd4:	b	423480 <ferror@plt+0x21750>
  422fd8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422fdc:	add	x8, x8, #0xd35
  422fe0:	str	x8, [sp, #24]
  422fe4:	b	423480 <ferror@plt+0x21750>
  422fe8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422fec:	add	x8, x8, #0xd4c
  422ff0:	str	x8, [sp, #24]
  422ff4:	b	423480 <ferror@plt+0x21750>
  422ff8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  422ffc:	add	x8, x8, #0xd67
  423000:	str	x8, [sp, #24]
  423004:	b	423480 <ferror@plt+0x21750>
  423008:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42300c:	add	x8, x8, #0xd83
  423010:	str	x8, [sp, #24]
  423014:	b	423480 <ferror@plt+0x21750>
  423018:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42301c:	add	x8, x8, #0xd9e
  423020:	str	x8, [sp, #24]
  423024:	b	423480 <ferror@plt+0x21750>
  423028:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42302c:	add	x8, x8, #0xdb9
  423030:	str	x8, [sp, #24]
  423034:	b	423480 <ferror@plt+0x21750>
  423038:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42303c:	add	x8, x8, #0xdd5
  423040:	str	x8, [sp, #24]
  423044:	b	423480 <ferror@plt+0x21750>
  423048:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42304c:	add	x8, x8, #0xded
  423050:	str	x8, [sp, #24]
  423054:	b	423480 <ferror@plt+0x21750>
  423058:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42305c:	add	x8, x8, #0xe08
  423060:	str	x8, [sp, #24]
  423064:	b	423480 <ferror@plt+0x21750>
  423068:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42306c:	add	x8, x8, #0xe23
  423070:	str	x8, [sp, #24]
  423074:	b	423480 <ferror@plt+0x21750>
  423078:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42307c:	add	x8, x8, #0xe3e
  423080:	str	x8, [sp, #24]
  423084:	b	423480 <ferror@plt+0x21750>
  423088:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42308c:	add	x8, x8, #0xe5a
  423090:	str	x8, [sp, #24]
  423094:	b	423480 <ferror@plt+0x21750>
  423098:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42309c:	add	x8, x8, #0xe72
  4230a0:	str	x8, [sp, #24]
  4230a4:	b	423480 <ferror@plt+0x21750>
  4230a8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4230ac:	add	x8, x8, #0xe8d
  4230b0:	str	x8, [sp, #24]
  4230b4:	b	423480 <ferror@plt+0x21750>
  4230b8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4230bc:	add	x8, x8, #0xea7
  4230c0:	str	x8, [sp, #24]
  4230c4:	b	423480 <ferror@plt+0x21750>
  4230c8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4230cc:	add	x8, x8, #0xec6
  4230d0:	str	x8, [sp, #24]
  4230d4:	b	423480 <ferror@plt+0x21750>
  4230d8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4230dc:	add	x8, x8, #0xee5
  4230e0:	str	x8, [sp, #24]
  4230e4:	b	423480 <ferror@plt+0x21750>
  4230e8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4230ec:	add	x8, x8, #0xf07
  4230f0:	str	x8, [sp, #24]
  4230f4:	b	423480 <ferror@plt+0x21750>
  4230f8:	adrp	x8, 488000 <warn@@Base+0x16d44>
  4230fc:	add	x8, x8, #0xf26
  423100:	str	x8, [sp, #24]
  423104:	b	423480 <ferror@plt+0x21750>
  423108:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42310c:	add	x8, x8, #0xf48
  423110:	str	x8, [sp, #24]
  423114:	b	423480 <ferror@plt+0x21750>
  423118:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42311c:	add	x8, x8, #0xf68
  423120:	str	x8, [sp, #24]
  423124:	b	423480 <ferror@plt+0x21750>
  423128:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42312c:	add	x8, x8, #0xf88
  423130:	str	x8, [sp, #24]
  423134:	b	423480 <ferror@plt+0x21750>
  423138:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42313c:	add	x8, x8, #0xfab
  423140:	str	x8, [sp, #24]
  423144:	b	423480 <ferror@plt+0x21750>
  423148:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42314c:	add	x8, x8, #0xfcd
  423150:	str	x8, [sp, #24]
  423154:	b	423480 <ferror@plt+0x21750>
  423158:	adrp	x8, 488000 <warn@@Base+0x16d44>
  42315c:	add	x8, x8, #0xff2
  423160:	str	x8, [sp, #24]
  423164:	b	423480 <ferror@plt+0x21750>
  423168:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42316c:	add	x8, x8, #0x15
  423170:	str	x8, [sp, #24]
  423174:	b	423480 <ferror@plt+0x21750>
  423178:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42317c:	add	x8, x8, #0x3b
  423180:	str	x8, [sp, #24]
  423184:	b	423480 <ferror@plt+0x21750>
  423188:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42318c:	add	x8, x8, #0x5e
  423190:	str	x8, [sp, #24]
  423194:	b	423480 <ferror@plt+0x21750>
  423198:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42319c:	add	x8, x8, #0x84
  4231a0:	str	x8, [sp, #24]
  4231a4:	b	423480 <ferror@plt+0x21750>
  4231a8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4231ac:	add	x8, x8, #0xa7
  4231b0:	str	x8, [sp, #24]
  4231b4:	b	423480 <ferror@plt+0x21750>
  4231b8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4231bc:	add	x8, x8, #0xcd
  4231c0:	str	x8, [sp, #24]
  4231c4:	b	423480 <ferror@plt+0x21750>
  4231c8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4231cc:	add	x8, x8, #0xee
  4231d0:	str	x8, [sp, #24]
  4231d4:	b	423480 <ferror@plt+0x21750>
  4231d8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4231dc:	add	x8, x8, #0x112
  4231e0:	str	x8, [sp, #24]
  4231e4:	b	423480 <ferror@plt+0x21750>
  4231e8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4231ec:	add	x8, x8, #0x136
  4231f0:	str	x8, [sp, #24]
  4231f4:	b	423480 <ferror@plt+0x21750>
  4231f8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4231fc:	add	x8, x8, #0x15c
  423200:	str	x8, [sp, #24]
  423204:	b	423480 <ferror@plt+0x21750>
  423208:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42320c:	add	x8, x8, #0x17f
  423210:	str	x8, [sp, #24]
  423214:	b	423480 <ferror@plt+0x21750>
  423218:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42321c:	add	x8, x8, #0x19d
  423220:	str	x8, [sp, #24]
  423224:	b	423480 <ferror@plt+0x21750>
  423228:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42322c:	add	x8, x8, #0x1bb
  423230:	str	x8, [sp, #24]
  423234:	b	423480 <ferror@plt+0x21750>
  423238:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42323c:	add	x8, x8, #0x1dc
  423240:	str	x8, [sp, #24]
  423244:	b	423480 <ferror@plt+0x21750>
  423248:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42324c:	add	x8, x8, #0x1fa
  423250:	str	x8, [sp, #24]
  423254:	b	423480 <ferror@plt+0x21750>
  423258:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42325c:	add	x8, x8, #0x21b
  423260:	str	x8, [sp, #24]
  423264:	b	423480 <ferror@plt+0x21750>
  423268:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42326c:	add	x8, x8, #0x23a
  423270:	str	x8, [sp, #24]
  423274:	b	423480 <ferror@plt+0x21750>
  423278:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42327c:	add	x8, x8, #0x259
  423280:	str	x8, [sp, #24]
  423284:	b	423480 <ferror@plt+0x21750>
  423288:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42328c:	add	x8, x8, #0x27b
  423290:	str	x8, [sp, #24]
  423294:	b	423480 <ferror@plt+0x21750>
  423298:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42329c:	add	x8, x8, #0x29c
  4232a0:	str	x8, [sp, #24]
  4232a4:	b	423480 <ferror@plt+0x21750>
  4232a8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4232ac:	add	x8, x8, #0x2c0
  4232b0:	str	x8, [sp, #24]
  4232b4:	b	423480 <ferror@plt+0x21750>
  4232b8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4232bc:	add	x8, x8, #0x2e2
  4232c0:	str	x8, [sp, #24]
  4232c4:	b	423480 <ferror@plt+0x21750>
  4232c8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4232cc:	add	x8, x8, #0x307
  4232d0:	str	x8, [sp, #24]
  4232d4:	b	423480 <ferror@plt+0x21750>
  4232d8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4232dc:	add	x8, x8, #0x329
  4232e0:	str	x8, [sp, #24]
  4232e4:	b	423480 <ferror@plt+0x21750>
  4232e8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4232ec:	add	x8, x8, #0x34e
  4232f0:	str	x8, [sp, #24]
  4232f4:	b	423480 <ferror@plt+0x21750>
  4232f8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4232fc:	add	x8, x8, #0x370
  423300:	str	x8, [sp, #24]
  423304:	b	423480 <ferror@plt+0x21750>
  423308:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42330c:	add	x8, x8, #0x395
  423310:	str	x8, [sp, #24]
  423314:	b	423480 <ferror@plt+0x21750>
  423318:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42331c:	add	x8, x8, #0x3b1
  423320:	str	x8, [sp, #24]
  423324:	b	423480 <ferror@plt+0x21750>
  423328:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42332c:	add	x8, x8, #0x3ce
  423330:	str	x8, [sp, #24]
  423334:	b	423480 <ferror@plt+0x21750>
  423338:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42333c:	add	x8, x8, #0x3eb
  423340:	str	x8, [sp, #24]
  423344:	b	423480 <ferror@plt+0x21750>
  423348:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42334c:	add	x8, x8, #0x407
  423350:	str	x8, [sp, #24]
  423354:	b	423480 <ferror@plt+0x21750>
  423358:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42335c:	add	x8, x8, #0x422
  423360:	str	x8, [sp, #24]
  423364:	b	423480 <ferror@plt+0x21750>
  423368:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42336c:	add	x8, x8, #0x43b
  423370:	str	x8, [sp, #24]
  423374:	b	423480 <ferror@plt+0x21750>
  423378:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42337c:	add	x8, x8, #0x457
  423380:	str	x8, [sp, #24]
  423384:	b	423480 <ferror@plt+0x21750>
  423388:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42338c:	add	x8, x8, #0x46d
  423390:	str	x8, [sp, #24]
  423394:	b	423480 <ferror@plt+0x21750>
  423398:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42339c:	add	x8, x8, #0x483
  4233a0:	str	x8, [sp, #24]
  4233a4:	b	423480 <ferror@plt+0x21750>
  4233a8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4233ac:	add	x8, x8, #0x49a
  4233b0:	str	x8, [sp, #24]
  4233b4:	b	423480 <ferror@plt+0x21750>
  4233b8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4233bc:	add	x8, x8, #0x4bd
  4233c0:	str	x8, [sp, #24]
  4233c4:	b	423480 <ferror@plt+0x21750>
  4233c8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4233cc:	add	x8, x8, #0x4e3
  4233d0:	str	x8, [sp, #24]
  4233d4:	b	423480 <ferror@plt+0x21750>
  4233d8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4233dc:	add	x8, x8, #0x507
  4233e0:	str	x8, [sp, #24]
  4233e4:	b	423480 <ferror@plt+0x21750>
  4233e8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4233ec:	add	x8, x8, #0x52e
  4233f0:	str	x8, [sp, #24]
  4233f4:	b	423480 <ferror@plt+0x21750>
  4233f8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4233fc:	add	x8, x8, #0x53d
  423400:	str	x8, [sp, #24]
  423404:	b	423480 <ferror@plt+0x21750>
  423408:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42340c:	add	x8, x8, #0x550
  423410:	str	x8, [sp, #24]
  423414:	b	423480 <ferror@plt+0x21750>
  423418:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42341c:	add	x8, x8, #0x564
  423420:	str	x8, [sp, #24]
  423424:	b	423480 <ferror@plt+0x21750>
  423428:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42342c:	add	x8, x8, #0x577
  423430:	str	x8, [sp, #24]
  423434:	b	423480 <ferror@plt+0x21750>
  423438:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42343c:	add	x8, x8, #0x58e
  423440:	str	x8, [sp, #24]
  423444:	b	423480 <ferror@plt+0x21750>
  423448:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42344c:	add	x8, x8, #0x5a5
  423450:	str	x8, [sp, #24]
  423454:	b	423480 <ferror@plt+0x21750>
  423458:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42345c:	add	x8, x8, #0x5bb
  423460:	str	x8, [sp, #24]
  423464:	b	423480 <ferror@plt+0x21750>
  423468:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42346c:	add	x8, x8, #0x5cd
  423470:	str	x8, [sp, #24]
  423474:	b	423480 <ferror@plt+0x21750>
  423478:	mov	x8, xzr
  42347c:	str	x8, [sp, #24]
  423480:	ldr	x0, [sp, #24]
  423484:	add	sp, sp, #0x20
  423488:	ret
  42348c:	sub	sp, sp, #0x20
  423490:	str	x0, [sp, #16]
  423494:	ldr	x8, [sp, #16]
  423498:	subs	x8, x8, #0x0
  42349c:	cmp	x8, #0x40
  4234a0:	str	x8, [sp, #8]
  4234a4:	b.hi	423770 <ferror@plt+0x21a40>  // b.pmore
  4234a8:	adrp	x8, 479000 <warn@@Base+0x7d44>
  4234ac:	add	x8, x8, #0xf20
  4234b0:	ldr	x11, [sp, #8]
  4234b4:	ldrsw	x10, [x8, x11, lsl #2]
  4234b8:	add	x9, x8, x10
  4234bc:	br	x9
  4234c0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4234c4:	add	x8, x8, #0x5e1
  4234c8:	str	x8, [sp, #24]
  4234cc:	b	423778 <ferror@plt+0x21a48>
  4234d0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4234d4:	add	x8, x8, #0x5ed
  4234d8:	str	x8, [sp, #24]
  4234dc:	b	423778 <ferror@plt+0x21a48>
  4234e0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4234e4:	add	x8, x8, #0x5f7
  4234e8:	str	x8, [sp, #24]
  4234ec:	b	423778 <ferror@plt+0x21a48>
  4234f0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4234f4:	add	x8, x8, #0x601
  4234f8:	str	x8, [sp, #24]
  4234fc:	b	423778 <ferror@plt+0x21a48>
  423500:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423504:	add	x8, x8, #0x60b
  423508:	str	x8, [sp, #24]
  42350c:	b	423778 <ferror@plt+0x21a48>
  423510:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423514:	add	x8, x8, #0x61b
  423518:	str	x8, [sp, #24]
  42351c:	b	423778 <ferror@plt+0x21a48>
  423520:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423524:	add	x8, x8, #0x62b
  423528:	str	x8, [sp, #24]
  42352c:	b	423778 <ferror@plt+0x21a48>
  423530:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423534:	add	x8, x8, #0x63b
  423538:	str	x8, [sp, #24]
  42353c:	b	423778 <ferror@plt+0x21a48>
  423540:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423544:	add	x8, x8, #0x64b
  423548:	str	x8, [sp, #24]
  42354c:	b	423778 <ferror@plt+0x21a48>
  423550:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423554:	add	x8, x8, #0x65b
  423558:	str	x8, [sp, #24]
  42355c:	b	423778 <ferror@plt+0x21a48>
  423560:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423564:	add	x8, x8, #0x667
  423568:	str	x8, [sp, #24]
  42356c:	b	423778 <ferror@plt+0x21a48>
  423570:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423574:	add	x8, x8, #0x674
  423578:	str	x8, [sp, #24]
  42357c:	b	423778 <ferror@plt+0x21a48>
  423580:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423584:	add	x8, x8, #0x689
  423588:	str	x8, [sp, #24]
  42358c:	b	423778 <ferror@plt+0x21a48>
  423590:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423594:	add	x8, x8, #0x69c
  423598:	str	x8, [sp, #24]
  42359c:	b	423778 <ferror@plt+0x21a48>
  4235a0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4235a4:	add	x8, x8, #0x6ab
  4235a8:	str	x8, [sp, #24]
  4235ac:	b	423778 <ferror@plt+0x21a48>
  4235b0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4235b4:	add	x8, x8, #0x6ba
  4235b8:	str	x8, [sp, #24]
  4235bc:	b	423778 <ferror@plt+0x21a48>
  4235c0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4235c4:	add	x8, x8, #0x6c9
  4235c8:	str	x8, [sp, #24]
  4235cc:	b	423778 <ferror@plt+0x21a48>
  4235d0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4235d4:	add	x8, x8, #0x6de
  4235d8:	str	x8, [sp, #24]
  4235dc:	b	423778 <ferror@plt+0x21a48>
  4235e0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4235e4:	add	x8, x8, #0x6f3
  4235e8:	str	x8, [sp, #24]
  4235ec:	b	423778 <ferror@plt+0x21a48>
  4235f0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4235f4:	add	x8, x8, #0x708
  4235f8:	str	x8, [sp, #24]
  4235fc:	b	423778 <ferror@plt+0x21a48>
  423600:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423604:	add	x8, x8, #0x71d
  423608:	str	x8, [sp, #24]
  42360c:	b	423778 <ferror@plt+0x21a48>
  423610:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423614:	add	x8, x8, #0x732
  423618:	str	x8, [sp, #24]
  42361c:	b	423778 <ferror@plt+0x21a48>
  423620:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423624:	add	x8, x8, #0x743
  423628:	str	x8, [sp, #24]
  42362c:	b	423778 <ferror@plt+0x21a48>
  423630:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423634:	add	x8, x8, #0x755
  423638:	str	x8, [sp, #24]
  42363c:	b	423778 <ferror@plt+0x21a48>
  423640:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423644:	add	x8, x8, #0x76f
  423648:	str	x8, [sp, #24]
  42364c:	b	423778 <ferror@plt+0x21a48>
  423650:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423654:	add	x8, x8, #0x787
  423658:	str	x8, [sp, #24]
  42365c:	b	423778 <ferror@plt+0x21a48>
  423660:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423664:	add	x8, x8, #0x794
  423668:	str	x8, [sp, #24]
  42366c:	b	423778 <ferror@plt+0x21a48>
  423670:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423674:	add	x8, x8, #0x7a1
  423678:	str	x8, [sp, #24]
  42367c:	b	423778 <ferror@plt+0x21a48>
  423680:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423684:	add	x8, x8, #0x7b2
  423688:	str	x8, [sp, #24]
  42368c:	b	423778 <ferror@plt+0x21a48>
  423690:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423694:	add	x8, x8, #0x7be
  423698:	str	x8, [sp, #24]
  42369c:	b	423778 <ferror@plt+0x21a48>
  4236a0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4236a4:	add	x8, x8, #0x7ce
  4236a8:	str	x8, [sp, #24]
  4236ac:	b	423778 <ferror@plt+0x21a48>
  4236b0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4236b4:	add	x8, x8, #0x7de
  4236b8:	str	x8, [sp, #24]
  4236bc:	b	423778 <ferror@plt+0x21a48>
  4236c0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4236c4:	add	x8, x8, #0x7ee
  4236c8:	str	x8, [sp, #24]
  4236cc:	b	423778 <ferror@plt+0x21a48>
  4236d0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4236d4:	add	x8, x8, #0x7fc
  4236d8:	str	x8, [sp, #24]
  4236dc:	b	423778 <ferror@plt+0x21a48>
  4236e0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4236e4:	add	x8, x8, #0x80b
  4236e8:	str	x8, [sp, #24]
  4236ec:	b	423778 <ferror@plt+0x21a48>
  4236f0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4236f4:	add	x8, x8, #0x81f
  4236f8:	str	x8, [sp, #24]
  4236fc:	b	423778 <ferror@plt+0x21a48>
  423700:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423704:	add	x8, x8, #0x833
  423708:	str	x8, [sp, #24]
  42370c:	b	423778 <ferror@plt+0x21a48>
  423710:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423714:	add	x8, x8, #0x843
  423718:	str	x8, [sp, #24]
  42371c:	b	423778 <ferror@plt+0x21a48>
  423720:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423724:	add	x8, x8, #0x857
  423728:	str	x8, [sp, #24]
  42372c:	b	423778 <ferror@plt+0x21a48>
  423730:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423734:	add	x8, x8, #0x86b
  423738:	str	x8, [sp, #24]
  42373c:	b	423778 <ferror@plt+0x21a48>
  423740:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423744:	add	x8, x8, #0x87b
  423748:	str	x8, [sp, #24]
  42374c:	b	423778 <ferror@plt+0x21a48>
  423750:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423754:	add	x8, x8, #0x890
  423758:	str	x8, [sp, #24]
  42375c:	b	423778 <ferror@plt+0x21a48>
  423760:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423764:	add	x8, x8, #0x8a5
  423768:	str	x8, [sp, #24]
  42376c:	b	423778 <ferror@plt+0x21a48>
  423770:	mov	x8, xzr
  423774:	str	x8, [sp, #24]
  423778:	ldr	x0, [sp, #24]
  42377c:	add	sp, sp, #0x20
  423780:	ret
  423784:	sub	sp, sp, #0x20
  423788:	str	x0, [sp, #16]
  42378c:	ldr	x8, [sp, #16]
  423790:	subs	x8, x8, #0x0
  423794:	cmp	x8, #0xfb
  423798:	str	x8, [sp, #8]
  42379c:	b.hi	423a88 <ferror@plt+0x21d58>  // b.pmore
  4237a0:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  4237a4:	add	x8, x8, #0x24
  4237a8:	ldr	x11, [sp, #8]
  4237ac:	ldrsw	x10, [x8, x11, lsl #2]
  4237b0:	add	x9, x8, x10
  4237b4:	br	x9
  4237b8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4237bc:	add	x8, x8, #0x8b6
  4237c0:	str	x8, [sp, #24]
  4237c4:	b	423a90 <ferror@plt+0x21d60>
  4237c8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4237cc:	add	x8, x8, #0x8c1
  4237d0:	str	x8, [sp, #24]
  4237d4:	b	423a90 <ferror@plt+0x21d60>
  4237d8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4237dc:	add	x8, x8, #0x8ca
  4237e0:	str	x8, [sp, #24]
  4237e4:	b	423a90 <ferror@plt+0x21d60>
  4237e8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4237ec:	add	x8, x8, #0x8d5
  4237f0:	str	x8, [sp, #24]
  4237f4:	b	423a90 <ferror@plt+0x21d60>
  4237f8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4237fc:	add	x8, x8, #0x8e1
  423800:	str	x8, [sp, #24]
  423804:	b	423a90 <ferror@plt+0x21d60>
  423808:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42380c:	add	x8, x8, #0x8ed
  423810:	str	x8, [sp, #24]
  423814:	b	423a90 <ferror@plt+0x21d60>
  423818:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42381c:	add	x8, x8, #0x8f8
  423820:	str	x8, [sp, #24]
  423824:	b	423a90 <ferror@plt+0x21d60>
  423828:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42382c:	add	x8, x8, #0x907
  423830:	str	x8, [sp, #24]
  423834:	b	423a90 <ferror@plt+0x21d60>
  423838:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42383c:	add	x8, x8, #0x917
  423840:	str	x8, [sp, #24]
  423844:	b	423a90 <ferror@plt+0x21d60>
  423848:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42384c:	add	x8, x8, #0x926
  423850:	str	x8, [sp, #24]
  423854:	b	423a90 <ferror@plt+0x21d60>
  423858:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42385c:	add	x8, x8, #0x933
  423860:	str	x8, [sp, #24]
  423864:	b	423a90 <ferror@plt+0x21d60>
  423868:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42386c:	add	x8, x8, #0x93f
  423870:	str	x8, [sp, #24]
  423874:	b	423a90 <ferror@plt+0x21d60>
  423878:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42387c:	add	x8, x8, #0x94b
  423880:	str	x8, [sp, #24]
  423884:	b	423a90 <ferror@plt+0x21d60>
  423888:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42388c:	add	x8, x8, #0x95b
  423890:	str	x8, [sp, #24]
  423894:	b	423a90 <ferror@plt+0x21d60>
  423898:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42389c:	add	x8, x8, #0x968
  4238a0:	str	x8, [sp, #24]
  4238a4:	b	423a90 <ferror@plt+0x21d60>
  4238a8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4238ac:	add	x8, x8, #0x978
  4238b0:	str	x8, [sp, #24]
  4238b4:	b	423a90 <ferror@plt+0x21d60>
  4238b8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4238bc:	add	x8, x8, #0x985
  4238c0:	str	x8, [sp, #24]
  4238c4:	b	423a90 <ferror@plt+0x21d60>
  4238c8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4238cc:	add	x8, x8, #0x992
  4238d0:	str	x8, [sp, #24]
  4238d4:	b	423a90 <ferror@plt+0x21d60>
  4238d8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4238dc:	add	x8, x8, #0x9a0
  4238e0:	str	x8, [sp, #24]
  4238e4:	b	423a90 <ferror@plt+0x21d60>
  4238e8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4238ec:	add	x8, x8, #0x9a9
  4238f0:	str	x8, [sp, #24]
  4238f4:	b	423a90 <ferror@plt+0x21d60>
  4238f8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4238fc:	add	x8, x8, #0x9b4
  423900:	str	x8, [sp, #24]
  423904:	b	423a90 <ferror@plt+0x21d60>
  423908:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42390c:	add	x8, x8, #0x9bc
  423910:	str	x8, [sp, #24]
  423914:	b	423a90 <ferror@plt+0x21d60>
  423918:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42391c:	add	x8, x8, #0x9c6
  423920:	str	x8, [sp, #24]
  423924:	b	423a90 <ferror@plt+0x21d60>
  423928:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42392c:	add	x8, x8, #0x9d6
  423930:	str	x8, [sp, #24]
  423934:	b	423a90 <ferror@plt+0x21d60>
  423938:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42393c:	add	x8, x8, #0x9e8
  423940:	str	x8, [sp, #24]
  423944:	b	423a90 <ferror@plt+0x21d60>
  423948:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42394c:	add	x8, x8, #0x9fa
  423950:	str	x8, [sp, #24]
  423954:	b	423a90 <ferror@plt+0x21d60>
  423958:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42395c:	add	x8, x8, #0xa0b
  423960:	str	x8, [sp, #24]
  423964:	b	423a90 <ferror@plt+0x21d60>
  423968:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42396c:	add	x8, x8, #0xa1c
  423970:	str	x8, [sp, #24]
  423974:	b	423a90 <ferror@plt+0x21d60>
  423978:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42397c:	add	x8, x8, #0xa2f
  423980:	str	x8, [sp, #24]
  423984:	b	423a90 <ferror@plt+0x21d60>
  423988:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42398c:	add	x8, x8, #0xa42
  423990:	str	x8, [sp, #24]
  423994:	b	423a90 <ferror@plt+0x21d60>
  423998:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42399c:	add	x8, x8, #0xa54
  4239a0:	str	x8, [sp, #24]
  4239a4:	b	423a90 <ferror@plt+0x21d60>
  4239a8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4239ac:	add	x8, x8, #0xa65
  4239b0:	str	x8, [sp, #24]
  4239b4:	b	423a90 <ferror@plt+0x21d60>
  4239b8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4239bc:	add	x8, x8, #0xa75
  4239c0:	str	x8, [sp, #24]
  4239c4:	b	423a90 <ferror@plt+0x21d60>
  4239c8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4239cc:	add	x8, x8, #0xa85
  4239d0:	str	x8, [sp, #24]
  4239d4:	b	423a90 <ferror@plt+0x21d60>
  4239d8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4239dc:	add	x8, x8, #0xa98
  4239e0:	str	x8, [sp, #24]
  4239e4:	b	423a90 <ferror@plt+0x21d60>
  4239e8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4239ec:	add	x8, x8, #0xaab
  4239f0:	str	x8, [sp, #24]
  4239f4:	b	423a90 <ferror@plt+0x21d60>
  4239f8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4239fc:	add	x8, x8, #0xabd
  423a00:	str	x8, [sp, #24]
  423a04:	b	423a90 <ferror@plt+0x21d60>
  423a08:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a0c:	add	x8, x8, #0xaca
  423a10:	str	x8, [sp, #24]
  423a14:	b	423a90 <ferror@plt+0x21d60>
  423a18:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a1c:	add	x8, x8, #0xadc
  423a20:	str	x8, [sp, #24]
  423a24:	b	423a90 <ferror@plt+0x21d60>
  423a28:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a2c:	add	x8, x8, #0xaf0
  423a30:	str	x8, [sp, #24]
  423a34:	b	423a90 <ferror@plt+0x21d60>
  423a38:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a3c:	add	x8, x8, #0xaff
  423a40:	str	x8, [sp, #24]
  423a44:	b	423a90 <ferror@plt+0x21d60>
  423a48:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a4c:	add	x8, x8, #0xb0f
  423a50:	str	x8, [sp, #24]
  423a54:	b	423a90 <ferror@plt+0x21d60>
  423a58:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a5c:	add	x8, x8, #0xb1c
  423a60:	str	x8, [sp, #24]
  423a64:	b	423a90 <ferror@plt+0x21d60>
  423a68:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a6c:	add	x8, x8, #0xb34
  423a70:	str	x8, [sp, #24]
  423a74:	b	423a90 <ferror@plt+0x21d60>
  423a78:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423a7c:	add	x8, x8, #0xb48
  423a80:	str	x8, [sp, #24]
  423a84:	b	423a90 <ferror@plt+0x21d60>
  423a88:	mov	x8, xzr
  423a8c:	str	x8, [sp, #24]
  423a90:	ldr	x0, [sp, #24]
  423a94:	add	sp, sp, #0x20
  423a98:	ret
  423a9c:	sub	sp, sp, #0x20
  423aa0:	str	x0, [sp, #16]
  423aa4:	ldr	x8, [sp, #16]
  423aa8:	subs	x8, x8, #0x0
  423aac:	cmp	x8, #0x15
  423ab0:	str	x8, [sp, #8]
  423ab4:	b.hi	423c20 <ferror@plt+0x21ef0>  // b.pmore
  423ab8:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  423abc:	add	x8, x8, #0x414
  423ac0:	ldr	x11, [sp, #8]
  423ac4:	ldrsw	x10, [x8, x11, lsl #2]
  423ac8:	add	x9, x8, x10
  423acc:	br	x9
  423ad0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ad4:	add	x8, x8, #0xb5a
  423ad8:	str	x8, [sp, #24]
  423adc:	b	423c28 <ferror@plt+0x21ef8>
  423ae0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ae4:	add	x8, x8, #0xb69
  423ae8:	str	x8, [sp, #24]
  423aec:	b	423c28 <ferror@plt+0x21ef8>
  423af0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423af4:	add	x8, x8, #0xb75
  423af8:	str	x8, [sp, #24]
  423afc:	b	423c28 <ferror@plt+0x21ef8>
  423b00:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b04:	add	x8, x8, #0xb83
  423b08:	str	x8, [sp, #24]
  423b0c:	b	423c28 <ferror@plt+0x21ef8>
  423b10:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b14:	add	x8, x8, #0xb91
  423b18:	str	x8, [sp, #24]
  423b1c:	b	423c28 <ferror@plt+0x21ef8>
  423b20:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b24:	add	x8, x8, #0xba3
  423b28:	str	x8, [sp, #24]
  423b2c:	b	423c28 <ferror@plt+0x21ef8>
  423b30:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b34:	add	x8, x8, #0xbb0
  423b38:	str	x8, [sp, #24]
  423b3c:	b	423c28 <ferror@plt+0x21ef8>
  423b40:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b44:	add	x8, x8, #0xbbd
  423b48:	str	x8, [sp, #24]
  423b4c:	b	423c28 <ferror@plt+0x21ef8>
  423b50:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b54:	add	x8, x8, #0xbca
  423b58:	str	x8, [sp, #24]
  423b5c:	b	423c28 <ferror@plt+0x21ef8>
  423b60:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b64:	add	x8, x8, #0xbdd
  423b68:	str	x8, [sp, #24]
  423b6c:	b	423c28 <ferror@plt+0x21ef8>
  423b70:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b74:	add	x8, x8, #0xbf5
  423b78:	str	x8, [sp, #24]
  423b7c:	b	423c28 <ferror@plt+0x21ef8>
  423b80:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b84:	add	x8, x8, #0xc0b
  423b88:	str	x8, [sp, #24]
  423b8c:	b	423c28 <ferror@plt+0x21ef8>
  423b90:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423b94:	add	x8, x8, #0xc18
  423b98:	str	x8, [sp, #24]
  423b9c:	b	423c28 <ferror@plt+0x21ef8>
  423ba0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ba4:	add	x8, x8, #0xc27
  423ba8:	str	x8, [sp, #24]
  423bac:	b	423c28 <ferror@plt+0x21ef8>
  423bb0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423bb4:	add	x8, x8, #0xc36
  423bb8:	str	x8, [sp, #24]
  423bbc:	b	423c28 <ferror@plt+0x21ef8>
  423bc0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423bc4:	add	x8, x8, #0xc44
  423bc8:	str	x8, [sp, #24]
  423bcc:	b	423c28 <ferror@plt+0x21ef8>
  423bd0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423bd4:	add	x8, x8, #0xc56
  423bd8:	str	x8, [sp, #24]
  423bdc:	b	423c28 <ferror@plt+0x21ef8>
  423be0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423be4:	add	x8, x8, #0xc69
  423be8:	str	x8, [sp, #24]
  423bec:	b	423c28 <ferror@plt+0x21ef8>
  423bf0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423bf4:	add	x8, x8, #0xc79
  423bf8:	str	x8, [sp, #24]
  423bfc:	b	423c28 <ferror@plt+0x21ef8>
  423c00:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423c04:	add	x8, x8, #0xc89
  423c08:	str	x8, [sp, #24]
  423c0c:	b	423c28 <ferror@plt+0x21ef8>
  423c10:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423c14:	add	x8, x8, #0xc9b
  423c18:	str	x8, [sp, #24]
  423c1c:	b	423c28 <ferror@plt+0x21ef8>
  423c20:	mov	x8, xzr
  423c24:	str	x8, [sp, #24]
  423c28:	ldr	x0, [sp, #24]
  423c2c:	add	sp, sp, #0x20
  423c30:	ret
  423c34:	sub	sp, sp, #0x20
  423c38:	str	x0, [sp, #16]
  423c3c:	ldr	x8, [sp, #16]
  423c40:	subs	x8, x8, #0x0
  423c44:	cmp	x8, #0x7
  423c48:	str	x8, [sp, #8]
  423c4c:	b.hi	423ce8 <ferror@plt+0x21fb8>  // b.pmore
  423c50:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  423c54:	add	x8, x8, #0x46c
  423c58:	ldr	x11, [sp, #8]
  423c5c:	ldrsw	x10, [x8, x11, lsl #2]
  423c60:	add	x9, x8, x10
  423c64:	br	x9
  423c68:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423c6c:	add	x8, x8, #0xcae
  423c70:	str	x8, [sp, #24]
  423c74:	b	423cf0 <ferror@plt+0x21fc0>
  423c78:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423c7c:	add	x8, x8, #0xcba
  423c80:	str	x8, [sp, #24]
  423c84:	b	423cf0 <ferror@plt+0x21fc0>
  423c88:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423c8c:	add	x8, x8, #0xcc5
  423c90:	str	x8, [sp, #24]
  423c94:	b	423cf0 <ferror@plt+0x21fc0>
  423c98:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423c9c:	add	x8, x8, #0xcd4
  423ca0:	str	x8, [sp, #24]
  423ca4:	b	423cf0 <ferror@plt+0x21fc0>
  423ca8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423cac:	add	x8, x8, #0xce6
  423cb0:	str	x8, [sp, #24]
  423cb4:	b	423cf0 <ferror@plt+0x21fc0>
  423cb8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423cbc:	add	x8, x8, #0xcf3
  423cc0:	str	x8, [sp, #24]
  423cc4:	b	423cf0 <ferror@plt+0x21fc0>
  423cc8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ccc:	add	x8, x8, #0xd00
  423cd0:	str	x8, [sp, #24]
  423cd4:	b	423cf0 <ferror@plt+0x21fc0>
  423cd8:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423cdc:	add	x8, x8, #0xd0c
  423ce0:	str	x8, [sp, #24]
  423ce4:	b	423cf0 <ferror@plt+0x21fc0>
  423ce8:	mov	x8, xzr
  423cec:	str	x8, [sp, #24]
  423cf0:	ldr	x0, [sp, #24]
  423cf4:	add	sp, sp, #0x20
  423cf8:	ret
  423cfc:	sub	sp, sp, #0x20
  423d00:	str	x0, [sp, #16]
  423d04:	ldr	x8, [sp, #16]
  423d08:	subs	x8, x8, #0x0
  423d0c:	cmp	x8, #0x2a
  423d10:	str	x8, [sp, #8]
  423d14:	b.hi	423fe0 <ferror@plt+0x222b0>  // b.pmore
  423d18:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  423d1c:	add	x8, x8, #0x48c
  423d20:	ldr	x11, [sp, #8]
  423d24:	ldrsw	x10, [x8, x11, lsl #2]
  423d28:	add	x9, x8, x10
  423d2c:	br	x9
  423d30:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d34:	add	x8, x8, #0xd19
  423d38:	str	x8, [sp, #24]
  423d3c:	b	423fe8 <ferror@plt+0x222b8>
  423d40:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d44:	add	x8, x8, #0xd24
  423d48:	str	x8, [sp, #24]
  423d4c:	b	423fe8 <ferror@plt+0x222b8>
  423d50:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d54:	add	x8, x8, #0xd2d
  423d58:	str	x8, [sp, #24]
  423d5c:	b	423fe8 <ferror@plt+0x222b8>
  423d60:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d64:	add	x8, x8, #0xd36
  423d68:	str	x8, [sp, #24]
  423d6c:	b	423fe8 <ferror@plt+0x222b8>
  423d70:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d74:	add	x8, x8, #0xd3e
  423d78:	str	x8, [sp, #24]
  423d7c:	b	423fe8 <ferror@plt+0x222b8>
  423d80:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d84:	add	x8, x8, #0xd49
  423d88:	str	x8, [sp, #24]
  423d8c:	b	423fe8 <ferror@plt+0x222b8>
  423d90:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423d94:	add	x8, x8, #0xd54
  423d98:	str	x8, [sp, #24]
  423d9c:	b	423fe8 <ferror@plt+0x222b8>
  423da0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423da4:	add	x8, x8, #0xd5e
  423da8:	str	x8, [sp, #24]
  423dac:	b	423fe8 <ferror@plt+0x222b8>
  423db0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423db4:	add	x8, x8, #0xd6a
  423db8:	str	x8, [sp, #24]
  423dbc:	b	423fe8 <ferror@plt+0x222b8>
  423dc0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423dc4:	add	x8, x8, #0xd76
  423dc8:	str	x8, [sp, #24]
  423dcc:	b	423fe8 <ferror@plt+0x222b8>
  423dd0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423dd4:	add	x8, x8, #0xd81
  423dd8:	str	x8, [sp, #24]
  423ddc:	b	423fe8 <ferror@plt+0x222b8>
  423de0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423de4:	add	x8, x8, #0xd8e
  423de8:	str	x8, [sp, #24]
  423dec:	b	423fe8 <ferror@plt+0x222b8>
  423df0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423df4:	add	x8, x8, #0xd9b
  423df8:	str	x8, [sp, #24]
  423dfc:	b	423fe8 <ferror@plt+0x222b8>
  423e00:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e04:	add	x8, x8, #0xda7
  423e08:	str	x8, [sp, #24]
  423e0c:	b	423fe8 <ferror@plt+0x222b8>
  423e10:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e14:	add	x8, x8, #0xdb3
  423e18:	str	x8, [sp, #24]
  423e1c:	b	423fe8 <ferror@plt+0x222b8>
  423e20:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e24:	add	x8, x8, #0xdbf
  423e28:	str	x8, [sp, #24]
  423e2c:	b	423fe8 <ferror@plt+0x222b8>
  423e30:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e34:	add	x8, x8, #0xdca
  423e38:	str	x8, [sp, #24]
  423e3c:	b	423fe8 <ferror@plt+0x222b8>
  423e40:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e44:	add	x8, x8, #0xdd7
  423e48:	str	x8, [sp, #24]
  423e4c:	b	423fe8 <ferror@plt+0x222b8>
  423e50:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e54:	add	x8, x8, #0xde4
  423e58:	str	x8, [sp, #24]
  423e5c:	b	423fe8 <ferror@plt+0x222b8>
  423e60:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e64:	add	x8, x8, #0xdf0
  423e68:	str	x8, [sp, #24]
  423e6c:	b	423fe8 <ferror@plt+0x222b8>
  423e70:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e74:	add	x8, x8, #0xdfb
  423e78:	str	x8, [sp, #24]
  423e7c:	b	423fe8 <ferror@plt+0x222b8>
  423e80:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e84:	add	x8, x8, #0xe0a
  423e88:	str	x8, [sp, #24]
  423e8c:	b	423fe8 <ferror@plt+0x222b8>
  423e90:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423e94:	add	x8, x8, #0xe19
  423e98:	str	x8, [sp, #24]
  423e9c:	b	423fe8 <ferror@plt+0x222b8>
  423ea0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ea4:	add	x8, x8, #0xe28
  423ea8:	str	x8, [sp, #24]
  423eac:	b	423fe8 <ferror@plt+0x222b8>
  423eb0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423eb4:	add	x8, x8, #0xe3c
  423eb8:	str	x8, [sp, #24]
  423ebc:	b	423fe8 <ferror@plt+0x222b8>
  423ec0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ec4:	add	x8, x8, #0xe4e
  423ec8:	str	x8, [sp, #24]
  423ecc:	b	423fe8 <ferror@plt+0x222b8>
  423ed0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ed4:	add	x8, x8, #0xe5d
  423ed8:	str	x8, [sp, #24]
  423edc:	b	423fe8 <ferror@plt+0x222b8>
  423ee0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ee4:	add	x8, x8, #0xe6c
  423ee8:	str	x8, [sp, #24]
  423eec:	b	423fe8 <ferror@plt+0x222b8>
  423ef0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423ef4:	add	x8, x8, #0xe7a
  423ef8:	str	x8, [sp, #24]
  423efc:	b	423fe8 <ferror@plt+0x222b8>
  423f00:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f04:	add	x8, x8, #0xe8a
  423f08:	str	x8, [sp, #24]
  423f0c:	b	423fe8 <ferror@plt+0x222b8>
  423f10:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f14:	add	x8, x8, #0xe9a
  423f18:	str	x8, [sp, #24]
  423f1c:	b	423fe8 <ferror@plt+0x222b8>
  423f20:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f24:	add	x8, x8, #0xea9
  423f28:	str	x8, [sp, #24]
  423f2c:	b	423fe8 <ferror@plt+0x222b8>
  423f30:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f34:	add	x8, x8, #0xeb9
  423f38:	str	x8, [sp, #24]
  423f3c:	b	423fe8 <ferror@plt+0x222b8>
  423f40:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f44:	add	x8, x8, #0xec9
  423f48:	str	x8, [sp, #24]
  423f4c:	b	423fe8 <ferror@plt+0x222b8>
  423f50:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f54:	add	x8, x8, #0xed8
  423f58:	str	x8, [sp, #24]
  423f5c:	b	423fe8 <ferror@plt+0x222b8>
  423f60:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f64:	add	x8, x8, #0xee7
  423f68:	str	x8, [sp, #24]
  423f6c:	b	423fe8 <ferror@plt+0x222b8>
  423f70:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f74:	add	x8, x8, #0xef6
  423f78:	str	x8, [sp, #24]
  423f7c:	b	423fe8 <ferror@plt+0x222b8>
  423f80:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f84:	add	x8, x8, #0xf04
  423f88:	str	x8, [sp, #24]
  423f8c:	b	423fe8 <ferror@plt+0x222b8>
  423f90:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423f94:	add	x8, x8, #0xf13
  423f98:	str	x8, [sp, #24]
  423f9c:	b	423fe8 <ferror@plt+0x222b8>
  423fa0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423fa4:	add	x8, x8, #0xf22
  423fa8:	str	x8, [sp, #24]
  423fac:	b	423fe8 <ferror@plt+0x222b8>
  423fb0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423fb4:	add	x8, x8, #0xf30
  423fb8:	str	x8, [sp, #24]
  423fbc:	b	423fe8 <ferror@plt+0x222b8>
  423fc0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423fc4:	add	x8, x8, #0xf43
  423fc8:	str	x8, [sp, #24]
  423fcc:	b	423fe8 <ferror@plt+0x222b8>
  423fd0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  423fd4:	add	x8, x8, #0xf56
  423fd8:	str	x8, [sp, #24]
  423fdc:	b	423fe8 <ferror@plt+0x222b8>
  423fe0:	mov	x8, xzr
  423fe4:	str	x8, [sp, #24]
  423fe8:	ldr	x0, [sp, #24]
  423fec:	add	sp, sp, #0x20
  423ff0:	ret
  423ff4:	sub	sp, sp, #0x20
  423ff8:	str	x0, [sp, #16]
  423ffc:	ldr	x8, [sp, #16]
  424000:	subs	x8, x8, #0x0
  424004:	cmp	x8, #0x7
  424008:	str	x8, [sp, #8]
  42400c:	b.hi	4240a8 <ferror@plt+0x22378>  // b.pmore
  424010:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  424014:	add	x8, x8, #0x538
  424018:	ldr	x11, [sp, #8]
  42401c:	ldrsw	x10, [x8, x11, lsl #2]
  424020:	add	x9, x8, x10
  424024:	br	x9
  424028:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42402c:	add	x8, x8, #0xf68
  424030:	str	x8, [sp, #24]
  424034:	b	4240b0 <ferror@plt+0x22380>
  424038:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42403c:	add	x8, x8, #0xf73
  424040:	str	x8, [sp, #24]
  424044:	b	4240b0 <ferror@plt+0x22380>
  424048:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42404c:	add	x8, x8, #0xf7c
  424050:	str	x8, [sp, #24]
  424054:	b	4240b0 <ferror@plt+0x22380>
  424058:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42405c:	add	x8, x8, #0xf85
  424060:	str	x8, [sp, #24]
  424064:	b	4240b0 <ferror@plt+0x22380>
  424068:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42406c:	add	x8, x8, #0xf90
  424070:	str	x8, [sp, #24]
  424074:	b	4240b0 <ferror@plt+0x22380>
  424078:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42407c:	add	x8, x8, #0xf9a
  424080:	str	x8, [sp, #24]
  424084:	b	4240b0 <ferror@plt+0x22380>
  424088:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42408c:	add	x8, x8, #0xfa8
  424090:	str	x8, [sp, #24]
  424094:	b	4240b0 <ferror@plt+0x22380>
  424098:	adrp	x8, 489000 <warn@@Base+0x17d44>
  42409c:	add	x8, x8, #0xfb7
  4240a0:	str	x8, [sp, #24]
  4240a4:	b	4240b0 <ferror@plt+0x22380>
  4240a8:	mov	x8, xzr
  4240ac:	str	x8, [sp, #24]
  4240b0:	ldr	x0, [sp, #24]
  4240b4:	add	sp, sp, #0x20
  4240b8:	ret
  4240bc:	sub	sp, sp, #0x20
  4240c0:	str	x0, [sp, #16]
  4240c4:	ldr	x8, [sp, #16]
  4240c8:	subs	x8, x8, #0x0
  4240cc:	cmp	x8, #0x24
  4240d0:	str	x8, [sp, #8]
  4240d4:	b.hi	424340 <ferror@plt+0x22610>  // b.pmore
  4240d8:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  4240dc:	add	x8, x8, #0x558
  4240e0:	ldr	x11, [sp, #8]
  4240e4:	ldrsw	x10, [x8, x11, lsl #2]
  4240e8:	add	x9, x8, x10
  4240ec:	br	x9
  4240f0:	adrp	x8, 489000 <warn@@Base+0x17d44>
  4240f4:	add	x8, x8, #0xfc7
  4240f8:	str	x8, [sp, #24]
  4240fc:	b	424348 <ferror@plt+0x22618>
  424100:	adrp	x8, 489000 <warn@@Base+0x17d44>
  424104:	add	x8, x8, #0xfd2
  424108:	str	x8, [sp, #24]
  42410c:	b	424348 <ferror@plt+0x22618>
  424110:	adrp	x8, 489000 <warn@@Base+0x17d44>
  424114:	add	x8, x8, #0xfdb
  424118:	str	x8, [sp, #24]
  42411c:	b	424348 <ferror@plt+0x22618>
  424120:	adrp	x8, 489000 <warn@@Base+0x17d44>
  424124:	add	x8, x8, #0xfe9
  424128:	str	x8, [sp, #24]
  42412c:	b	424348 <ferror@plt+0x22618>
  424130:	adrp	x8, 489000 <warn@@Base+0x17d44>
  424134:	add	x8, x8, #0xff8
  424138:	str	x8, [sp, #24]
  42413c:	b	424348 <ferror@plt+0x22618>
  424140:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424144:	add	x8, x8, #0x1
  424148:	str	x8, [sp, #24]
  42414c:	b	424348 <ferror@plt+0x22618>
  424150:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424154:	add	x8, x8, #0xd
  424158:	str	x8, [sp, #24]
  42415c:	b	424348 <ferror@plt+0x22618>
  424160:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424164:	add	x8, x8, #0x1b
  424168:	str	x8, [sp, #24]
  42416c:	b	424348 <ferror@plt+0x22618>
  424170:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424174:	add	x8, x8, #0x29
  424178:	str	x8, [sp, #24]
  42417c:	b	424348 <ferror@plt+0x22618>
  424180:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424184:	add	x8, x8, #0x37
  424188:	str	x8, [sp, #24]
  42418c:	b	424348 <ferror@plt+0x22618>
  424190:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424194:	add	x8, x8, #0x49
  424198:	str	x8, [sp, #24]
  42419c:	b	424348 <ferror@plt+0x22618>
  4241a0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4241a4:	add	x8, x8, #0x5b
  4241a8:	str	x8, [sp, #24]
  4241ac:	b	424348 <ferror@plt+0x22618>
  4241b0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4241b4:	add	x8, x8, #0x6d
  4241b8:	str	x8, [sp, #24]
  4241bc:	b	424348 <ferror@plt+0x22618>
  4241c0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4241c4:	add	x8, x8, #0x7e
  4241c8:	str	x8, [sp, #24]
  4241cc:	b	424348 <ferror@plt+0x22618>
  4241d0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4241d4:	add	x8, x8, #0x8f
  4241d8:	str	x8, [sp, #24]
  4241dc:	b	424348 <ferror@plt+0x22618>
  4241e0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4241e4:	add	x8, x8, #0xa0
  4241e8:	str	x8, [sp, #24]
  4241ec:	b	424348 <ferror@plt+0x22618>
  4241f0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4241f4:	add	x8, x8, #0xb5
  4241f8:	str	x8, [sp, #24]
  4241fc:	b	424348 <ferror@plt+0x22618>
  424200:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424204:	add	x8, x8, #0xca
  424208:	str	x8, [sp, #24]
  42420c:	b	424348 <ferror@plt+0x22618>
  424210:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424214:	add	x8, x8, #0xdf
  424218:	str	x8, [sp, #24]
  42421c:	b	424348 <ferror@plt+0x22618>
  424220:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424224:	add	x8, x8, #0xea
  424228:	str	x8, [sp, #24]
  42422c:	b	424348 <ferror@plt+0x22618>
  424230:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424234:	add	x8, x8, #0xf4
  424238:	str	x8, [sp, #24]
  42423c:	b	424348 <ferror@plt+0x22618>
  424240:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424244:	add	x8, x8, #0xfc
  424248:	str	x8, [sp, #24]
  42424c:	b	424348 <ferror@plt+0x22618>
  424250:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424254:	add	x8, x8, #0x109
  424258:	str	x8, [sp, #24]
  42425c:	b	424348 <ferror@plt+0x22618>
  424260:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424264:	add	x8, x8, #0x117
  424268:	str	x8, [sp, #24]
  42426c:	b	424348 <ferror@plt+0x22618>
  424270:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424274:	add	x8, x8, #0x129
  424278:	str	x8, [sp, #24]
  42427c:	b	424348 <ferror@plt+0x22618>
  424280:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424284:	add	x8, x8, #0x13a
  424288:	str	x8, [sp, #24]
  42428c:	b	424348 <ferror@plt+0x22618>
  424290:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424294:	add	x8, x8, #0x14b
  424298:	str	x8, [sp, #24]
  42429c:	b	424348 <ferror@plt+0x22618>
  4242a0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4242a4:	add	x8, x8, #0x153
  4242a8:	str	x8, [sp, #24]
  4242ac:	b	424348 <ferror@plt+0x22618>
  4242b0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4242b4:	add	x8, x8, #0x15f
  4242b8:	str	x8, [sp, #24]
  4242bc:	b	424348 <ferror@plt+0x22618>
  4242c0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4242c4:	add	x8, x8, #0x16b
  4242c8:	str	x8, [sp, #24]
  4242cc:	b	424348 <ferror@plt+0x22618>
  4242d0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4242d4:	add	x8, x8, #0x178
  4242d8:	str	x8, [sp, #24]
  4242dc:	b	424348 <ferror@plt+0x22618>
  4242e0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4242e4:	add	x8, x8, #0x184
  4242e8:	str	x8, [sp, #24]
  4242ec:	b	424348 <ferror@plt+0x22618>
  4242f0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4242f4:	add	x8, x8, #0x191
  4242f8:	str	x8, [sp, #24]
  4242fc:	b	424348 <ferror@plt+0x22618>
  424300:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424304:	add	x8, x8, #0x19e
  424308:	str	x8, [sp, #24]
  42430c:	b	424348 <ferror@plt+0x22618>
  424310:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424314:	add	x8, x8, #0x1af
  424318:	str	x8, [sp, #24]
  42431c:	b	424348 <ferror@plt+0x22618>
  424320:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424324:	add	x8, x8, #0x1bb
  424328:	str	x8, [sp, #24]
  42432c:	b	424348 <ferror@plt+0x22618>
  424330:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424334:	add	x8, x8, #0x1c7
  424338:	str	x8, [sp, #24]
  42433c:	b	424348 <ferror@plt+0x22618>
  424340:	mov	x8, xzr
  424344:	str	x8, [sp, #24]
  424348:	ldr	x0, [sp, #24]
  42434c:	add	sp, sp, #0x20
  424350:	ret
  424354:	sub	sp, sp, #0x20
  424358:	str	x0, [sp, #16]
  42435c:	ldr	x8, [sp, #16]
  424360:	subs	x8, x8, #0x0
  424364:	cmp	x8, #0xfc
  424368:	str	x8, [sp, #8]
  42436c:	b.hi	424968 <ferror@plt+0x22c38>  // b.pmore
  424370:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  424374:	add	x8, x8, #0x5ec
  424378:	ldr	x11, [sp, #8]
  42437c:	ldrsw	x10, [x8, x11, lsl #2]
  424380:	add	x9, x8, x10
  424384:	br	x9
  424388:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42438c:	add	x8, x8, #0x1d6
  424390:	str	x8, [sp, #24]
  424394:	b	424970 <ferror@plt+0x22c40>
  424398:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42439c:	add	x8, x8, #0x1e3
  4243a0:	str	x8, [sp, #24]
  4243a4:	b	424970 <ferror@plt+0x22c40>
  4243a8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4243ac:	add	x8, x8, #0x1ed
  4243b0:	str	x8, [sp, #24]
  4243b4:	b	424970 <ferror@plt+0x22c40>
  4243b8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4243bc:	add	x8, x8, #0x1f8
  4243c0:	str	x8, [sp, #24]
  4243c4:	b	424970 <ferror@plt+0x22c40>
  4243c8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4243cc:	add	x8, x8, #0x203
  4243d0:	str	x8, [sp, #24]
  4243d4:	b	424970 <ferror@plt+0x22c40>
  4243d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4243dc:	add	x8, x8, #0x211
  4243e0:	str	x8, [sp, #24]
  4243e4:	b	424970 <ferror@plt+0x22c40>
  4243e8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4243ec:	add	x8, x8, #0x220
  4243f0:	str	x8, [sp, #24]
  4243f4:	b	424970 <ferror@plt+0x22c40>
  4243f8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4243fc:	add	x8, x8, #0x22f
  424400:	str	x8, [sp, #24]
  424404:	b	424970 <ferror@plt+0x22c40>
  424408:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42440c:	add	x8, x8, #0x23f
  424410:	str	x8, [sp, #24]
  424414:	b	424970 <ferror@plt+0x22c40>
  424418:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42441c:	add	x8, x8, #0x24f
  424420:	str	x8, [sp, #24]
  424424:	b	424970 <ferror@plt+0x22c40>
  424428:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42442c:	add	x8, x8, #0x25c
  424430:	str	x8, [sp, #24]
  424434:	b	424970 <ferror@plt+0x22c40>
  424438:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42443c:	add	x8, x8, #0x267
  424440:	str	x8, [sp, #24]
  424444:	b	424970 <ferror@plt+0x22c40>
  424448:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42444c:	add	x8, x8, #0x272
  424450:	str	x8, [sp, #24]
  424454:	b	424970 <ferror@plt+0x22c40>
  424458:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42445c:	add	x8, x8, #0x27f
  424460:	str	x8, [sp, #24]
  424464:	b	424970 <ferror@plt+0x22c40>
  424468:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42446c:	add	x8, x8, #0x28d
  424470:	str	x8, [sp, #24]
  424474:	b	424970 <ferror@plt+0x22c40>
  424478:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42447c:	add	x8, x8, #0x29b
  424480:	str	x8, [sp, #24]
  424484:	b	424970 <ferror@plt+0x22c40>
  424488:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42448c:	add	x8, x8, #0x2a9
  424490:	str	x8, [sp, #24]
  424494:	b	424970 <ferror@plt+0x22c40>
  424498:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42449c:	add	x8, x8, #0x2b6
  4244a0:	str	x8, [sp, #24]
  4244a4:	b	424970 <ferror@plt+0x22c40>
  4244a8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4244ac:	add	x8, x8, #0x2c3
  4244b0:	str	x8, [sp, #24]
  4244b4:	b	424970 <ferror@plt+0x22c40>
  4244b8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4244bc:	add	x8, x8, #0x2d2
  4244c0:	str	x8, [sp, #24]
  4244c4:	b	424970 <ferror@plt+0x22c40>
  4244c8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4244cc:	add	x8, x8, #0x2df
  4244d0:	str	x8, [sp, #24]
  4244d4:	b	424970 <ferror@plt+0x22c40>
  4244d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4244dc:	add	x8, x8, #0x2f0
  4244e0:	str	x8, [sp, #24]
  4244e4:	b	424970 <ferror@plt+0x22c40>
  4244e8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4244ec:	add	x8, x8, #0x301
  4244f0:	str	x8, [sp, #24]
  4244f4:	b	424970 <ferror@plt+0x22c40>
  4244f8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4244fc:	add	x8, x8, #0x312
  424500:	str	x8, [sp, #24]
  424504:	b	424970 <ferror@plt+0x22c40>
  424508:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42450c:	add	x8, x8, #0x31f
  424510:	str	x8, [sp, #24]
  424514:	b	424970 <ferror@plt+0x22c40>
  424518:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42451c:	add	x8, x8, #0x32d
  424520:	str	x8, [sp, #24]
  424524:	b	424970 <ferror@plt+0x22c40>
  424528:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42452c:	add	x8, x8, #0x33d
  424530:	str	x8, [sp, #24]
  424534:	b	424970 <ferror@plt+0x22c40>
  424538:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42453c:	add	x8, x8, #0x34d
  424540:	str	x8, [sp, #24]
  424544:	b	424970 <ferror@plt+0x22c40>
  424548:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42454c:	add	x8, x8, #0x35d
  424550:	str	x8, [sp, #24]
  424554:	b	424970 <ferror@plt+0x22c40>
  424558:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42455c:	add	x8, x8, #0x36d
  424560:	str	x8, [sp, #24]
  424564:	b	424970 <ferror@plt+0x22c40>
  424568:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42456c:	add	x8, x8, #0x37d
  424570:	str	x8, [sp, #24]
  424574:	b	424970 <ferror@plt+0x22c40>
  424578:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42457c:	add	x8, x8, #0x388
  424580:	str	x8, [sp, #24]
  424584:	b	424970 <ferror@plt+0x22c40>
  424588:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42458c:	add	x8, x8, #0x393
  424590:	str	x8, [sp, #24]
  424594:	b	424970 <ferror@plt+0x22c40>
  424598:	adrp	x8, 487000 <warn@@Base+0x15d44>
  42459c:	add	x8, x8, #0xf81
  4245a0:	str	x8, [sp, #24]
  4245a4:	b	424970 <ferror@plt+0x22c40>
  4245a8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4245ac:	add	x8, x8, #0x39e
  4245b0:	str	x8, [sp, #24]
  4245b4:	b	424970 <ferror@plt+0x22c40>
  4245b8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4245bc:	add	x8, x8, #0x3ab
  4245c0:	str	x8, [sp, #24]
  4245c4:	b	424970 <ferror@plt+0x22c40>
  4245c8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4245cc:	add	x8, x8, #0x3b8
  4245d0:	str	x8, [sp, #24]
  4245d4:	b	424970 <ferror@plt+0x22c40>
  4245d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4245dc:	add	x8, x8, #0x3c5
  4245e0:	str	x8, [sp, #24]
  4245e4:	b	424970 <ferror@plt+0x22c40>
  4245e8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4245ec:	add	x8, x8, #0x3d5
  4245f0:	str	x8, [sp, #24]
  4245f4:	b	424970 <ferror@plt+0x22c40>
  4245f8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4245fc:	add	x8, x8, #0x3e5
  424600:	str	x8, [sp, #24]
  424604:	b	424970 <ferror@plt+0x22c40>
  424608:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42460c:	add	x8, x8, #0x3f5
  424610:	str	x8, [sp, #24]
  424614:	b	424970 <ferror@plt+0x22c40>
  424618:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42461c:	add	x8, x8, #0x405
  424620:	str	x8, [sp, #24]
  424624:	b	424970 <ferror@plt+0x22c40>
  424628:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42462c:	add	x8, x8, #0x415
  424630:	str	x8, [sp, #24]
  424634:	b	424970 <ferror@plt+0x22c40>
  424638:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42463c:	add	x8, x8, #0x427
  424640:	str	x8, [sp, #24]
  424644:	b	424970 <ferror@plt+0x22c40>
  424648:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42464c:	add	x8, x8, #0x431
  424650:	str	x8, [sp, #24]
  424654:	b	424970 <ferror@plt+0x22c40>
  424658:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42465c:	add	x8, x8, #0x43b
  424660:	str	x8, [sp, #24]
  424664:	b	424970 <ferror@plt+0x22c40>
  424668:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42466c:	add	x8, x8, #0x445
  424670:	str	x8, [sp, #24]
  424674:	b	424970 <ferror@plt+0x22c40>
  424678:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42467c:	add	x8, x8, #0x454
  424680:	str	x8, [sp, #24]
  424684:	b	424970 <ferror@plt+0x22c40>
  424688:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42468c:	add	x8, x8, #0x462
  424690:	str	x8, [sp, #24]
  424694:	b	424970 <ferror@plt+0x22c40>
  424698:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42469c:	add	x8, x8, #0x470
  4246a0:	str	x8, [sp, #24]
  4246a4:	b	424970 <ferror@plt+0x22c40>
  4246a8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4246ac:	add	x8, x8, #0x47e
  4246b0:	str	x8, [sp, #24]
  4246b4:	b	424970 <ferror@plt+0x22c40>
  4246b8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4246bc:	add	x8, x8, #0x48a
  4246c0:	str	x8, [sp, #24]
  4246c4:	b	424970 <ferror@plt+0x22c40>
  4246c8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4246cc:	add	x8, x8, #0x496
  4246d0:	str	x8, [sp, #24]
  4246d4:	b	424970 <ferror@plt+0x22c40>
  4246d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4246dc:	add	x8, x8, #0x4a2
  4246e0:	str	x8, [sp, #24]
  4246e4:	b	424970 <ferror@plt+0x22c40>
  4246e8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4246ec:	add	x8, x8, #0x4b3
  4246f0:	str	x8, [sp, #24]
  4246f4:	b	424970 <ferror@plt+0x22c40>
  4246f8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4246fc:	add	x8, x8, #0x4c0
  424700:	str	x8, [sp, #24]
  424704:	b	424970 <ferror@plt+0x22c40>
  424708:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42470c:	add	x8, x8, #0x4cd
  424710:	str	x8, [sp, #24]
  424714:	b	424970 <ferror@plt+0x22c40>
  424718:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42471c:	add	x8, x8, #0x4e1
  424720:	str	x8, [sp, #24]
  424724:	b	424970 <ferror@plt+0x22c40>
  424728:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42472c:	add	x8, x8, #0x4f5
  424730:	str	x8, [sp, #24]
  424734:	b	424970 <ferror@plt+0x22c40>
  424738:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42473c:	add	x8, x8, #0x508
  424740:	str	x8, [sp, #24]
  424744:	b	424970 <ferror@plt+0x22c40>
  424748:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42474c:	add	x8, x8, #0x51c
  424750:	str	x8, [sp, #24]
  424754:	b	424970 <ferror@plt+0x22c40>
  424758:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42475c:	add	x8, x8, #0x531
  424760:	str	x8, [sp, #24]
  424764:	b	424970 <ferror@plt+0x22c40>
  424768:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42476c:	add	x8, x8, #0x546
  424770:	str	x8, [sp, #24]
  424774:	b	424970 <ferror@plt+0x22c40>
  424778:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42477c:	add	x8, x8, #0x55a
  424780:	str	x8, [sp, #24]
  424784:	b	424970 <ferror@plt+0x22c40>
  424788:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42478c:	add	x8, x8, #0x56f
  424790:	str	x8, [sp, #24]
  424794:	b	424970 <ferror@plt+0x22c40>
  424798:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42479c:	add	x8, x8, #0x585
  4247a0:	str	x8, [sp, #24]
  4247a4:	b	424970 <ferror@plt+0x22c40>
  4247a8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4247ac:	add	x8, x8, #0x59b
  4247b0:	str	x8, [sp, #24]
  4247b4:	b	424970 <ferror@plt+0x22c40>
  4247b8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4247bc:	add	x8, x8, #0x5af
  4247c0:	str	x8, [sp, #24]
  4247c4:	b	424970 <ferror@plt+0x22c40>
  4247c8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4247cc:	add	x8, x8, #0x5c3
  4247d0:	str	x8, [sp, #24]
  4247d4:	b	424970 <ferror@plt+0x22c40>
  4247d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4247dc:	add	x8, x8, #0x5d7
  4247e0:	str	x8, [sp, #24]
  4247e4:	b	424970 <ferror@plt+0x22c40>
  4247e8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4247ec:	add	x8, x8, #0x5e9
  4247f0:	str	x8, [sp, #24]
  4247f4:	b	424970 <ferror@plt+0x22c40>
  4247f8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4247fc:	add	x8, x8, #0x5fc
  424800:	str	x8, [sp, #24]
  424804:	b	424970 <ferror@plt+0x22c40>
  424808:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42480c:	add	x8, x8, #0x60f
  424810:	str	x8, [sp, #24]
  424814:	b	424970 <ferror@plt+0x22c40>
  424818:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42481c:	add	x8, x8, #0x624
  424820:	str	x8, [sp, #24]
  424824:	b	424970 <ferror@plt+0x22c40>
  424828:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42482c:	add	x8, x8, #0x639
  424830:	str	x8, [sp, #24]
  424834:	b	424970 <ferror@plt+0x22c40>
  424838:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42483c:	add	x8, x8, #0x64e
  424840:	str	x8, [sp, #24]
  424844:	b	424970 <ferror@plt+0x22c40>
  424848:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42484c:	add	x8, x8, #0x663
  424850:	str	x8, [sp, #24]
  424854:	b	424970 <ferror@plt+0x22c40>
  424858:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42485c:	add	x8, x8, #0x678
  424860:	str	x8, [sp, #24]
  424864:	b	424970 <ferror@plt+0x22c40>
  424868:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42486c:	add	x8, x8, #0x68d
  424870:	str	x8, [sp, #24]
  424874:	b	424970 <ferror@plt+0x22c40>
  424878:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42487c:	add	x8, x8, #0x6a1
  424880:	str	x8, [sp, #24]
  424884:	b	424970 <ferror@plt+0x22c40>
  424888:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42488c:	add	x8, x8, #0x6b5
  424890:	str	x8, [sp, #24]
  424894:	b	424970 <ferror@plt+0x22c40>
  424898:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42489c:	add	x8, x8, #0x6cb
  4248a0:	str	x8, [sp, #24]
  4248a4:	b	424970 <ferror@plt+0x22c40>
  4248a8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4248ac:	add	x8, x8, #0x6e1
  4248b0:	str	x8, [sp, #24]
  4248b4:	b	424970 <ferror@plt+0x22c40>
  4248b8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4248bc:	add	x8, x8, #0x6fa
  4248c0:	str	x8, [sp, #24]
  4248c4:	b	424970 <ferror@plt+0x22c40>
  4248c8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4248cc:	add	x8, x8, #0x713
  4248d0:	str	x8, [sp, #24]
  4248d4:	b	424970 <ferror@plt+0x22c40>
  4248d8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4248dc:	add	x8, x8, #0x726
  4248e0:	str	x8, [sp, #24]
  4248e4:	b	424970 <ferror@plt+0x22c40>
  4248e8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4248ec:	add	x8, x8, #0x732
  4248f0:	str	x8, [sp, #24]
  4248f4:	b	424970 <ferror@plt+0x22c40>
  4248f8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4248fc:	add	x8, x8, #0x741
  424900:	str	x8, [sp, #24]
  424904:	b	424970 <ferror@plt+0x22c40>
  424908:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42490c:	add	x8, x8, #0x750
  424910:	str	x8, [sp, #24]
  424914:	b	424970 <ferror@plt+0x22c40>
  424918:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42491c:	add	x8, x8, #0x760
  424920:	str	x8, [sp, #24]
  424924:	b	424970 <ferror@plt+0x22c40>
  424928:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42492c:	add	x8, x8, #0x771
  424930:	str	x8, [sp, #24]
  424934:	b	424970 <ferror@plt+0x22c40>
  424938:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42493c:	add	x8, x8, #0x783
  424940:	str	x8, [sp, #24]
  424944:	b	424970 <ferror@plt+0x22c40>
  424948:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42494c:	add	x8, x8, #0x799
  424950:	str	x8, [sp, #24]
  424954:	b	424970 <ferror@plt+0x22c40>
  424958:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42495c:	add	x8, x8, #0x7ad
  424960:	str	x8, [sp, #24]
  424964:	b	424970 <ferror@plt+0x22c40>
  424968:	mov	x8, xzr
  42496c:	str	x8, [sp, #24]
  424970:	ldr	x0, [sp, #24]
  424974:	add	sp, sp, #0x20
  424978:	ret
  42497c:	sub	sp, sp, #0x20
  424980:	str	x0, [sp, #16]
  424984:	ldr	x8, [sp, #16]
  424988:	subs	x8, x8, #0x0
  42498c:	cmp	x8, #0x11
  424990:	str	x8, [sp, #8]
  424994:	b.hi	424ad0 <ferror@plt+0x22da0>  // b.pmore
  424998:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  42499c:	add	x8, x8, #0x9e0
  4249a0:	ldr	x11, [sp, #8]
  4249a4:	ldrsw	x10, [x8, x11, lsl #2]
  4249a8:	add	x9, x8, x10
  4249ac:	br	x9
  4249b0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4249b4:	add	x8, x8, #0x7bb
  4249b8:	str	x8, [sp, #24]
  4249bc:	b	424ad8 <ferror@plt+0x22da8>
  4249c0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4249c4:	add	x8, x8, #0x7c6
  4249c8:	str	x8, [sp, #24]
  4249cc:	b	424ad8 <ferror@plt+0x22da8>
  4249d0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4249d4:	add	x8, x8, #0x7d3
  4249d8:	str	x8, [sp, #24]
  4249dc:	b	424ad8 <ferror@plt+0x22da8>
  4249e0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4249e4:	add	x8, x8, #0x7e0
  4249e8:	str	x8, [sp, #24]
  4249ec:	b	424ad8 <ferror@plt+0x22da8>
  4249f0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4249f4:	add	x8, x8, #0x7f0
  4249f8:	str	x8, [sp, #24]
  4249fc:	b	424ad8 <ferror@plt+0x22da8>
  424a00:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a04:	add	x8, x8, #0x800
  424a08:	str	x8, [sp, #24]
  424a0c:	b	424ad8 <ferror@plt+0x22da8>
  424a10:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a14:	add	x8, x8, #0x80d
  424a18:	str	x8, [sp, #24]
  424a1c:	b	424ad8 <ferror@plt+0x22da8>
  424a20:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a24:	add	x8, x8, #0x81a
  424a28:	str	x8, [sp, #24]
  424a2c:	b	424ad8 <ferror@plt+0x22da8>
  424a30:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a34:	add	x8, x8, #0x826
  424a38:	str	x8, [sp, #24]
  424a3c:	b	424ad8 <ferror@plt+0x22da8>
  424a40:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a44:	add	x8, x8, #0x832
  424a48:	str	x8, [sp, #24]
  424a4c:	b	424ad8 <ferror@plt+0x22da8>
  424a50:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a54:	add	x8, x8, #0x83d
  424a58:	str	x8, [sp, #24]
  424a5c:	b	424ad8 <ferror@plt+0x22da8>
  424a60:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a64:	add	x8, x8, #0x849
  424a68:	str	x8, [sp, #24]
  424a6c:	b	424ad8 <ferror@plt+0x22da8>
  424a70:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a74:	add	x8, x8, #0x857
  424a78:	str	x8, [sp, #24]
  424a7c:	b	424ad8 <ferror@plt+0x22da8>
  424a80:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a84:	add	x8, x8, #0x865
  424a88:	str	x8, [sp, #24]
  424a8c:	b	424ad8 <ferror@plt+0x22da8>
  424a90:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424a94:	add	x8, x8, #0x871
  424a98:	str	x8, [sp, #24]
  424a9c:	b	424ad8 <ferror@plt+0x22da8>
  424aa0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424aa4:	add	x8, x8, #0x87f
  424aa8:	str	x8, [sp, #24]
  424aac:	b	424ad8 <ferror@plt+0x22da8>
  424ab0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ab4:	add	x8, x8, #0x88b
  424ab8:	str	x8, [sp, #24]
  424abc:	b	424ad8 <ferror@plt+0x22da8>
  424ac0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ac4:	add	x8, x8, #0x897
  424ac8:	str	x8, [sp, #24]
  424acc:	b	424ad8 <ferror@plt+0x22da8>
  424ad0:	mov	x8, xzr
  424ad4:	str	x8, [sp, #24]
  424ad8:	ldr	x0, [sp, #24]
  424adc:	add	sp, sp, #0x20
  424ae0:	ret
  424ae4:	sub	sp, sp, #0x20
  424ae8:	str	x0, [sp, #16]
  424aec:	ldr	x8, [sp, #16]
  424af0:	subs	x8, x8, #0x0
  424af4:	cmp	x8, #0xe4
  424af8:	str	x8, [sp, #8]
  424afc:	b.hi	425088 <ferror@plt+0x23358>  // b.pmore
  424b00:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  424b04:	add	x8, x8, #0xa28
  424b08:	ldr	x11, [sp, #8]
  424b0c:	ldrsw	x10, [x8, x11, lsl #2]
  424b10:	add	x9, x8, x10
  424b14:	br	x9
  424b18:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b1c:	add	x8, x8, #0x8a5
  424b20:	str	x8, [sp, #24]
  424b24:	b	425090 <ferror@plt+0x23360>
  424b28:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b2c:	add	x8, x8, #0x8b1
  424b30:	str	x8, [sp, #24]
  424b34:	b	425090 <ferror@plt+0x23360>
  424b38:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b3c:	add	x8, x8, #0x8bd
  424b40:	str	x8, [sp, #24]
  424b44:	b	425090 <ferror@plt+0x23360>
  424b48:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b4c:	add	x8, x8, #0x8c9
  424b50:	str	x8, [sp, #24]
  424b54:	b	425090 <ferror@plt+0x23360>
  424b58:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b5c:	add	x8, x8, #0x8d6
  424b60:	str	x8, [sp, #24]
  424b64:	b	425090 <ferror@plt+0x23360>
  424b68:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b6c:	add	x8, x8, #0x8e2
  424b70:	str	x8, [sp, #24]
  424b74:	b	425090 <ferror@plt+0x23360>
  424b78:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b7c:	add	x8, x8, #0x8ed
  424b80:	str	x8, [sp, #24]
  424b84:	b	425090 <ferror@plt+0x23360>
  424b88:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b8c:	add	x8, x8, #0x8f8
  424b90:	str	x8, [sp, #24]
  424b94:	b	425090 <ferror@plt+0x23360>
  424b98:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424b9c:	add	x8, x8, #0x904
  424ba0:	str	x8, [sp, #24]
  424ba4:	b	425090 <ferror@plt+0x23360>
  424ba8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424bac:	add	x8, x8, #0x912
  424bb0:	str	x8, [sp, #24]
  424bb4:	b	425090 <ferror@plt+0x23360>
  424bb8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424bbc:	add	x8, x8, #0x921
  424bc0:	str	x8, [sp, #24]
  424bc4:	b	425090 <ferror@plt+0x23360>
  424bc8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424bcc:	add	x8, x8, #0x92f
  424bd0:	str	x8, [sp, #24]
  424bd4:	b	425090 <ferror@plt+0x23360>
  424bd8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424bdc:	add	x8, x8, #0x93c
  424be0:	str	x8, [sp, #24]
  424be4:	b	425090 <ferror@plt+0x23360>
  424be8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424bec:	add	x8, x8, #0x949
  424bf0:	str	x8, [sp, #24]
  424bf4:	b	425090 <ferror@plt+0x23360>
  424bf8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424bfc:	add	x8, x8, #0x957
  424c00:	str	x8, [sp, #24]
  424c04:	b	425090 <ferror@plt+0x23360>
  424c08:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c0c:	add	x8, x8, #0x963
  424c10:	str	x8, [sp, #24]
  424c14:	b	425090 <ferror@plt+0x23360>
  424c18:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c1c:	add	x8, x8, #0x971
  424c20:	str	x8, [sp, #24]
  424c24:	b	425090 <ferror@plt+0x23360>
  424c28:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c2c:	add	x8, x8, #0x980
  424c30:	str	x8, [sp, #24]
  424c34:	b	425090 <ferror@plt+0x23360>
  424c38:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c3c:	add	x8, x8, #0x98f
  424c40:	str	x8, [sp, #24]
  424c44:	b	425090 <ferror@plt+0x23360>
  424c48:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c4c:	add	x8, x8, #0x99e
  424c50:	str	x8, [sp, #24]
  424c54:	b	425090 <ferror@plt+0x23360>
  424c58:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c5c:	add	x8, x8, #0x9ac
  424c60:	str	x8, [sp, #24]
  424c64:	b	425090 <ferror@plt+0x23360>
  424c68:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c6c:	add	x8, x8, #0x9b9
  424c70:	str	x8, [sp, #24]
  424c74:	b	425090 <ferror@plt+0x23360>
  424c78:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c7c:	add	x8, x8, #0x9c4
  424c80:	str	x8, [sp, #24]
  424c84:	b	425090 <ferror@plt+0x23360>
  424c88:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c8c:	add	x8, x8, #0x9d2
  424c90:	str	x8, [sp, #24]
  424c94:	b	425090 <ferror@plt+0x23360>
  424c98:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424c9c:	add	x8, x8, #0x9e0
  424ca0:	str	x8, [sp, #24]
  424ca4:	b	425090 <ferror@plt+0x23360>
  424ca8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424cac:	add	x8, x8, #0x9ee
  424cb0:	str	x8, [sp, #24]
  424cb4:	b	425090 <ferror@plt+0x23360>
  424cb8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424cbc:	add	x8, x8, #0x9fb
  424cc0:	str	x8, [sp, #24]
  424cc4:	b	425090 <ferror@plt+0x23360>
  424cc8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ccc:	add	x8, x8, #0xa08
  424cd0:	str	x8, [sp, #24]
  424cd4:	b	425090 <ferror@plt+0x23360>
  424cd8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424cdc:	add	x8, x8, #0xa17
  424ce0:	str	x8, [sp, #24]
  424ce4:	b	425090 <ferror@plt+0x23360>
  424ce8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424cec:	add	x8, x8, #0xa24
  424cf0:	str	x8, [sp, #24]
  424cf4:	b	425090 <ferror@plt+0x23360>
  424cf8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424cfc:	add	x8, x8, #0xa32
  424d00:	str	x8, [sp, #24]
  424d04:	b	425090 <ferror@plt+0x23360>
  424d08:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d0c:	add	x8, x8, #0xa41
  424d10:	str	x8, [sp, #24]
  424d14:	b	425090 <ferror@plt+0x23360>
  424d18:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d1c:	add	x8, x8, #0xa51
  424d20:	str	x8, [sp, #24]
  424d24:	b	425090 <ferror@plt+0x23360>
  424d28:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d2c:	add	x8, x8, #0xa5e
  424d30:	str	x8, [sp, #24]
  424d34:	b	425090 <ferror@plt+0x23360>
  424d38:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d3c:	add	x8, x8, #0xa6c
  424d40:	str	x8, [sp, #24]
  424d44:	b	425090 <ferror@plt+0x23360>
  424d48:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d4c:	add	x8, x8, #0xa7b
  424d50:	str	x8, [sp, #24]
  424d54:	b	425090 <ferror@plt+0x23360>
  424d58:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d5c:	add	x8, x8, #0xa87
  424d60:	str	x8, [sp, #24]
  424d64:	b	425090 <ferror@plt+0x23360>
  424d68:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d6c:	add	x8, x8, #0xa95
  424d70:	str	x8, [sp, #24]
  424d74:	b	425090 <ferror@plt+0x23360>
  424d78:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d7c:	add	x8, x8, #0xaa5
  424d80:	str	x8, [sp, #24]
  424d84:	b	425090 <ferror@plt+0x23360>
  424d88:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d8c:	add	x8, x8, #0xab5
  424d90:	str	x8, [sp, #24]
  424d94:	b	425090 <ferror@plt+0x23360>
  424d98:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424d9c:	add	x8, x8, #0xac3
  424da0:	str	x8, [sp, #24]
  424da4:	b	425090 <ferror@plt+0x23360>
  424da8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424dac:	add	x8, x8, #0xad3
  424db0:	str	x8, [sp, #24]
  424db4:	b	425090 <ferror@plt+0x23360>
  424db8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424dbc:	add	x8, x8, #0xae3
  424dc0:	str	x8, [sp, #24]
  424dc4:	b	425090 <ferror@plt+0x23360>
  424dc8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424dcc:	add	x8, x8, #0xaf0
  424dd0:	str	x8, [sp, #24]
  424dd4:	b	425090 <ferror@plt+0x23360>
  424dd8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ddc:	add	x8, x8, #0xafc
  424de0:	str	x8, [sp, #24]
  424de4:	b	425090 <ferror@plt+0x23360>
  424de8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424dec:	add	x8, x8, #0xb07
  424df0:	str	x8, [sp, #24]
  424df4:	b	425090 <ferror@plt+0x23360>
  424df8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424dfc:	add	x8, x8, #0xb14
  424e00:	str	x8, [sp, #24]
  424e04:	b	425090 <ferror@plt+0x23360>
  424e08:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e0c:	add	x8, x8, #0xb21
  424e10:	str	x8, [sp, #24]
  424e14:	b	425090 <ferror@plt+0x23360>
  424e18:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e1c:	add	x8, x8, #0xb2c
  424e20:	str	x8, [sp, #24]
  424e24:	b	425090 <ferror@plt+0x23360>
  424e28:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e2c:	add	x8, x8, #0xb3b
  424e30:	str	x8, [sp, #24]
  424e34:	b	425090 <ferror@plt+0x23360>
  424e38:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e3c:	add	x8, x8, #0xb4b
  424e40:	str	x8, [sp, #24]
  424e44:	b	425090 <ferror@plt+0x23360>
  424e48:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e4c:	add	x8, x8, #0xb5a
  424e50:	str	x8, [sp, #24]
  424e54:	b	425090 <ferror@plt+0x23360>
  424e58:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e5c:	add	x8, x8, #0xb68
  424e60:	str	x8, [sp, #24]
  424e64:	b	425090 <ferror@plt+0x23360>
  424e68:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e6c:	add	x8, x8, #0xb76
  424e70:	str	x8, [sp, #24]
  424e74:	b	425090 <ferror@plt+0x23360>
  424e78:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e7c:	add	x8, x8, #0xb85
  424e80:	str	x8, [sp, #24]
  424e84:	b	425090 <ferror@plt+0x23360>
  424e88:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e8c:	add	x8, x8, #0xb96
  424e90:	str	x8, [sp, #24]
  424e94:	b	425090 <ferror@plt+0x23360>
  424e98:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424e9c:	add	x8, x8, #0xba7
  424ea0:	str	x8, [sp, #24]
  424ea4:	b	425090 <ferror@plt+0x23360>
  424ea8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424eac:	add	x8, x8, #0xbb5
  424eb0:	str	x8, [sp, #24]
  424eb4:	b	425090 <ferror@plt+0x23360>
  424eb8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ebc:	add	x8, x8, #0xbc3
  424ec0:	str	x8, [sp, #24]
  424ec4:	b	425090 <ferror@plt+0x23360>
  424ec8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ecc:	add	x8, x8, #0xbd2
  424ed0:	str	x8, [sp, #24]
  424ed4:	b	425090 <ferror@plt+0x23360>
  424ed8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424edc:	add	x8, x8, #0xbe0
  424ee0:	str	x8, [sp, #24]
  424ee4:	b	425090 <ferror@plt+0x23360>
  424ee8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424eec:	add	x8, x8, #0xbed
  424ef0:	str	x8, [sp, #24]
  424ef4:	b	425090 <ferror@plt+0x23360>
  424ef8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424efc:	add	x8, x8, #0xbfb
  424f00:	str	x8, [sp, #24]
  424f04:	b	425090 <ferror@plt+0x23360>
  424f08:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f0c:	add	x8, x8, #0xc0c
  424f10:	str	x8, [sp, #24]
  424f14:	b	425090 <ferror@plt+0x23360>
  424f18:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f1c:	add	x8, x8, #0xc18
  424f20:	str	x8, [sp, #24]
  424f24:	b	425090 <ferror@plt+0x23360>
  424f28:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f2c:	add	x8, x8, #0xc26
  424f30:	str	x8, [sp, #24]
  424f34:	b	425090 <ferror@plt+0x23360>
  424f38:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f3c:	add	x8, x8, #0xc35
  424f40:	str	x8, [sp, #24]
  424f44:	b	425090 <ferror@plt+0x23360>
  424f48:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f4c:	add	x8, x8, #0xc43
  424f50:	str	x8, [sp, #24]
  424f54:	b	425090 <ferror@plt+0x23360>
  424f58:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f5c:	add	x8, x8, #0xc51
  424f60:	str	x8, [sp, #24]
  424f64:	b	425090 <ferror@plt+0x23360>
  424f68:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f6c:	add	x8, x8, #0xc60
  424f70:	str	x8, [sp, #24]
  424f74:	b	425090 <ferror@plt+0x23360>
  424f78:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f7c:	add	x8, x8, #0xc6e
  424f80:	str	x8, [sp, #24]
  424f84:	b	425090 <ferror@plt+0x23360>
  424f88:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f8c:	add	x8, x8, #0xc7b
  424f90:	str	x8, [sp, #24]
  424f94:	b	425090 <ferror@plt+0x23360>
  424f98:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424f9c:	add	x8, x8, #0xc88
  424fa0:	str	x8, [sp, #24]
  424fa4:	b	425090 <ferror@plt+0x23360>
  424fa8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424fac:	add	x8, x8, #0xc96
  424fb0:	str	x8, [sp, #24]
  424fb4:	b	425090 <ferror@plt+0x23360>
  424fb8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424fbc:	add	x8, x8, #0xca4
  424fc0:	str	x8, [sp, #24]
  424fc4:	b	425090 <ferror@plt+0x23360>
  424fc8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424fcc:	add	x8, x8, #0xcb1
  424fd0:	str	x8, [sp, #24]
  424fd4:	b	425090 <ferror@plt+0x23360>
  424fd8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424fdc:	add	x8, x8, #0xcc0
  424fe0:	str	x8, [sp, #24]
  424fe4:	b	425090 <ferror@plt+0x23360>
  424fe8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424fec:	add	x8, x8, #0xccf
  424ff0:	str	x8, [sp, #24]
  424ff4:	b	425090 <ferror@plt+0x23360>
  424ff8:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  424ffc:	add	x8, x8, #0xcdf
  425000:	str	x8, [sp, #24]
  425004:	b	425090 <ferror@plt+0x23360>
  425008:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42500c:	add	x8, x8, #0xcee
  425010:	str	x8, [sp, #24]
  425014:	b	425090 <ferror@plt+0x23360>
  425018:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42501c:	add	x8, x8, #0xcfe
  425020:	str	x8, [sp, #24]
  425024:	b	425090 <ferror@plt+0x23360>
  425028:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42502c:	add	x8, x8, #0xd0b
  425030:	str	x8, [sp, #24]
  425034:	b	425090 <ferror@plt+0x23360>
  425038:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42503c:	add	x8, x8, #0xd18
  425040:	str	x8, [sp, #24]
  425044:	b	425090 <ferror@plt+0x23360>
  425048:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42504c:	add	x8, x8, #0xd23
  425050:	str	x8, [sp, #24]
  425054:	b	425090 <ferror@plt+0x23360>
  425058:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42505c:	add	x8, x8, #0xd30
  425060:	str	x8, [sp, #24]
  425064:	b	425090 <ferror@plt+0x23360>
  425068:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42506c:	add	x8, x8, #0xd3d
  425070:	str	x8, [sp, #24]
  425074:	b	425090 <ferror@plt+0x23360>
  425078:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  42507c:	add	x8, x8, #0xd4e
  425080:	str	x8, [sp, #24]
  425084:	b	425090 <ferror@plt+0x23360>
  425088:	mov	x8, xzr
  42508c:	str	x8, [sp, #24]
  425090:	ldr	x0, [sp, #24]
  425094:	add	sp, sp, #0x20
  425098:	ret
  42509c:	sub	sp, sp, #0x20
  4250a0:	str	x0, [sp, #16]
  4250a4:	ldr	x8, [sp, #16]
  4250a8:	subs	x8, x8, #0x0
  4250ac:	cmp	x8, #0x33
  4250b0:	str	x8, [sp, #8]
  4250b4:	b.hi	425410 <ferror@plt+0x236e0>  // b.pmore
  4250b8:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  4250bc:	add	x8, x8, #0xdbc
  4250c0:	ldr	x11, [sp, #8]
  4250c4:	ldrsw	x10, [x8, x11, lsl #2]
  4250c8:	add	x9, x8, x10
  4250cc:	br	x9
  4250d0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4250d4:	add	x8, x8, #0xd5e
  4250d8:	str	x8, [sp, #24]
  4250dc:	b	425418 <ferror@plt+0x236e8>
  4250e0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4250e4:	add	x8, x8, #0xd6a
  4250e8:	str	x8, [sp, #24]
  4250ec:	b	425418 <ferror@plt+0x236e8>
  4250f0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4250f4:	add	x8, x8, #0xd79
  4250f8:	str	x8, [sp, #24]
  4250fc:	b	425418 <ferror@plt+0x236e8>
  425100:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425104:	add	x8, x8, #0xd89
  425108:	str	x8, [sp, #24]
  42510c:	b	425418 <ferror@plt+0x236e8>
  425110:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425114:	add	x8, x8, #0xd97
  425118:	str	x8, [sp, #24]
  42511c:	b	425418 <ferror@plt+0x236e8>
  425120:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425124:	add	x8, x8, #0xda3
  425128:	str	x8, [sp, #24]
  42512c:	b	425418 <ferror@plt+0x236e8>
  425130:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425134:	add	x8, x8, #0xdaf
  425138:	str	x8, [sp, #24]
  42513c:	b	425418 <ferror@plt+0x236e8>
  425140:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425144:	add	x8, x8, #0xdbc
  425148:	str	x8, [sp, #24]
  42514c:	b	425418 <ferror@plt+0x236e8>
  425150:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425154:	add	x8, x8, #0xdc6
  425158:	str	x8, [sp, #24]
  42515c:	b	425418 <ferror@plt+0x236e8>
  425160:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425164:	add	x8, x8, #0xdcf
  425168:	str	x8, [sp, #24]
  42516c:	b	425418 <ferror@plt+0x236e8>
  425170:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425174:	add	x8, x8, #0xde7
  425178:	str	x8, [sp, #24]
  42517c:	b	425418 <ferror@plt+0x236e8>
  425180:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425184:	add	x8, x8, #0xdff
  425188:	str	x8, [sp, #24]
  42518c:	b	425418 <ferror@plt+0x236e8>
  425190:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425194:	add	x8, x8, #0xe17
  425198:	str	x8, [sp, #24]
  42519c:	b	425418 <ferror@plt+0x236e8>
  4251a0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4251a4:	add	x8, x8, #0xe2f
  4251a8:	str	x8, [sp, #24]
  4251ac:	b	425418 <ferror@plt+0x236e8>
  4251b0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4251b4:	add	x8, x8, #0xe45
  4251b8:	str	x8, [sp, #24]
  4251bc:	b	425418 <ferror@plt+0x236e8>
  4251c0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4251c4:	add	x8, x8, #0xe5b
  4251c8:	str	x8, [sp, #24]
  4251cc:	b	425418 <ferror@plt+0x236e8>
  4251d0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4251d4:	add	x8, x8, #0xe71
  4251d8:	str	x8, [sp, #24]
  4251dc:	b	425418 <ferror@plt+0x236e8>
  4251e0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4251e4:	add	x8, x8, #0xe89
  4251e8:	str	x8, [sp, #24]
  4251ec:	b	425418 <ferror@plt+0x236e8>
  4251f0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4251f4:	add	x8, x8, #0xe9f
  4251f8:	str	x8, [sp, #24]
  4251fc:	b	425418 <ferror@plt+0x236e8>
  425200:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425204:	add	x8, x8, #0xeb5
  425208:	str	x8, [sp, #24]
  42520c:	b	425418 <ferror@plt+0x236e8>
  425210:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425214:	add	x8, x8, #0xed3
  425218:	str	x8, [sp, #24]
  42521c:	b	425418 <ferror@plt+0x236e8>
  425220:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425224:	add	x8, x8, #0xef1
  425228:	str	x8, [sp, #24]
  42522c:	b	425418 <ferror@plt+0x236e8>
  425230:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425234:	add	x8, x8, #0xf09
  425238:	str	x8, [sp, #24]
  42523c:	b	425418 <ferror@plt+0x236e8>
  425240:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425244:	add	x8, x8, #0xf23
  425248:	str	x8, [sp, #24]
  42524c:	b	425418 <ferror@plt+0x236e8>
  425250:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425254:	add	x8, x8, #0xf38
  425258:	str	x8, [sp, #24]
  42525c:	b	425418 <ferror@plt+0x236e8>
  425260:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425264:	add	x8, x8, #0xf4b
  425268:	str	x8, [sp, #24]
  42526c:	b	425418 <ferror@plt+0x236e8>
  425270:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425274:	add	x8, x8, #0xf5b
  425278:	str	x8, [sp, #24]
  42527c:	b	425418 <ferror@plt+0x236e8>
  425280:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425284:	add	x8, x8, #0xf6b
  425288:	str	x8, [sp, #24]
  42528c:	b	425418 <ferror@plt+0x236e8>
  425290:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425294:	add	x8, x8, #0xf78
  425298:	str	x8, [sp, #24]
  42529c:	b	425418 <ferror@plt+0x236e8>
  4252a0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4252a4:	add	x8, x8, #0xf85
  4252a8:	str	x8, [sp, #24]
  4252ac:	b	425418 <ferror@plt+0x236e8>
  4252b0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4252b4:	add	x8, x8, #0xf9e
  4252b8:	str	x8, [sp, #24]
  4252bc:	b	425418 <ferror@plt+0x236e8>
  4252c0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4252c4:	add	x8, x8, #0xfae
  4252c8:	str	x8, [sp, #24]
  4252cc:	b	425418 <ferror@plt+0x236e8>
  4252d0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4252d4:	add	x8, x8, #0xfbe
  4252d8:	str	x8, [sp, #24]
  4252dc:	b	425418 <ferror@plt+0x236e8>
  4252e0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4252e4:	add	x8, x8, #0xfc8
  4252e8:	str	x8, [sp, #24]
  4252ec:	b	425418 <ferror@plt+0x236e8>
  4252f0:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  4252f4:	add	x8, x8, #0xfd8
  4252f8:	str	x8, [sp, #24]
  4252fc:	b	425418 <ferror@plt+0x236e8>
  425300:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425304:	add	x8, x8, #0xfe6
  425308:	str	x8, [sp, #24]
  42530c:	b	425418 <ferror@plt+0x236e8>
  425310:	adrp	x8, 48a000 <warn@@Base+0x18d44>
  425314:	add	x8, x8, #0xffd
  425318:	str	x8, [sp, #24]
  42531c:	b	425418 <ferror@plt+0x236e8>
  425320:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425324:	add	x8, x8, #0xa
  425328:	str	x8, [sp, #24]
  42532c:	b	425418 <ferror@plt+0x236e8>
  425330:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425334:	add	x8, x8, #0x19
  425338:	str	x8, [sp, #24]
  42533c:	b	425418 <ferror@plt+0x236e8>
  425340:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425344:	add	x8, x8, #0x33
  425348:	str	x8, [sp, #24]
  42534c:	b	425418 <ferror@plt+0x236e8>
  425350:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425354:	add	x8, x8, #0x46
  425358:	str	x8, [sp, #24]
  42535c:	b	425418 <ferror@plt+0x236e8>
  425360:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425364:	add	x8, x8, #0x54
  425368:	str	x8, [sp, #24]
  42536c:	b	425418 <ferror@plt+0x236e8>
  425370:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425374:	add	x8, x8, #0x62
  425378:	str	x8, [sp, #24]
  42537c:	b	425418 <ferror@plt+0x236e8>
  425380:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425384:	add	x8, x8, #0x70
  425388:	str	x8, [sp, #24]
  42538c:	b	425418 <ferror@plt+0x236e8>
  425390:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425394:	add	x8, x8, #0x7e
  425398:	str	x8, [sp, #24]
  42539c:	b	425418 <ferror@plt+0x236e8>
  4253a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4253a4:	add	x8, x8, #0x8a
  4253a8:	str	x8, [sp, #24]
  4253ac:	b	425418 <ferror@plt+0x236e8>
  4253b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4253b4:	add	x8, x8, #0x9a
  4253b8:	str	x8, [sp, #24]
  4253bc:	b	425418 <ferror@plt+0x236e8>
  4253c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4253c4:	add	x8, x8, #0xaa
  4253c8:	str	x8, [sp, #24]
  4253cc:	b	425418 <ferror@plt+0x236e8>
  4253d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4253d4:	add	x8, x8, #0xba
  4253d8:	str	x8, [sp, #24]
  4253dc:	b	425418 <ferror@plt+0x236e8>
  4253e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4253e4:	add	x8, x8, #0xcb
  4253e8:	str	x8, [sp, #24]
  4253ec:	b	425418 <ferror@plt+0x236e8>
  4253f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4253f4:	add	x8, x8, #0xdc
  4253f8:	str	x8, [sp, #24]
  4253fc:	b	425418 <ferror@plt+0x236e8>
  425400:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425404:	add	x8, x8, #0xe8
  425408:	str	x8, [sp, #24]
  42540c:	b	425418 <ferror@plt+0x236e8>
  425410:	mov	x8, xzr
  425414:	str	x8, [sp, #24]
  425418:	ldr	x0, [sp, #24]
  42541c:	add	sp, sp, #0x20
  425420:	ret
  425424:	sub	sp, sp, #0x20
  425428:	str	x0, [sp, #16]
  42542c:	ldr	x8, [sp, #16]
  425430:	subs	x8, x8, #0x0
  425434:	cmp	x8, #0x8
  425438:	str	x8, [sp, #8]
  42543c:	b.hi	4254e8 <ferror@plt+0x237b8>  // b.pmore
  425440:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  425444:	add	x8, x8, #0xe8c
  425448:	ldr	x11, [sp, #8]
  42544c:	ldrsw	x10, [x8, x11, lsl #2]
  425450:	add	x9, x8, x10
  425454:	br	x9
  425458:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42545c:	add	x8, x8, #0xf4
  425460:	str	x8, [sp, #24]
  425464:	b	4254f0 <ferror@plt+0x237c0>
  425468:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42546c:	add	x8, x8, #0x100
  425470:	str	x8, [sp, #24]
  425474:	b	4254f0 <ferror@plt+0x237c0>
  425478:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42547c:	add	x8, x8, #0x112
  425480:	str	x8, [sp, #24]
  425484:	b	4254f0 <ferror@plt+0x237c0>
  425488:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42548c:	add	x8, x8, #0x124
  425490:	str	x8, [sp, #24]
  425494:	b	4254f0 <ferror@plt+0x237c0>
  425498:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42549c:	add	x8, x8, #0x12e
  4254a0:	str	x8, [sp, #24]
  4254a4:	b	4254f0 <ferror@plt+0x237c0>
  4254a8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4254ac:	add	x8, x8, #0x138
  4254b0:	str	x8, [sp, #24]
  4254b4:	b	4254f0 <ferror@plt+0x237c0>
  4254b8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4254bc:	add	x8, x8, #0x148
  4254c0:	str	x8, [sp, #24]
  4254c4:	b	4254f0 <ferror@plt+0x237c0>
  4254c8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4254cc:	add	x8, x8, #0x152
  4254d0:	str	x8, [sp, #24]
  4254d4:	b	4254f0 <ferror@plt+0x237c0>
  4254d8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4254dc:	add	x8, x8, #0x167
  4254e0:	str	x8, [sp, #24]
  4254e4:	b	4254f0 <ferror@plt+0x237c0>
  4254e8:	mov	x8, xzr
  4254ec:	str	x8, [sp, #24]
  4254f0:	ldr	x0, [sp, #24]
  4254f4:	add	sp, sp, #0x20
  4254f8:	ret
  4254fc:	sub	sp, sp, #0x20
  425500:	str	x0, [sp, #16]
  425504:	ldr	x8, [sp, #16]
  425508:	subs	x8, x8, #0x0
  42550c:	cmp	x8, #0xc
  425510:	str	x8, [sp, #8]
  425514:	b.hi	425600 <ferror@plt+0x238d0>  // b.pmore
  425518:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  42551c:	add	x8, x8, #0xeb0
  425520:	ldr	x11, [sp, #8]
  425524:	ldrsw	x10, [x8, x11, lsl #2]
  425528:	add	x9, x8, x10
  42552c:	br	x9
  425530:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425534:	add	x8, x8, #0x17a
  425538:	str	x8, [sp, #24]
  42553c:	b	425608 <ferror@plt+0x238d8>
  425540:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425544:	add	x8, x8, #0x186
  425548:	str	x8, [sp, #24]
  42554c:	b	425608 <ferror@plt+0x238d8>
  425550:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425554:	add	x8, x8, #0x18f
  425558:	str	x8, [sp, #24]
  42555c:	b	425608 <ferror@plt+0x238d8>
  425560:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425564:	add	x8, x8, #0x19e
  425568:	str	x8, [sp, #24]
  42556c:	b	425608 <ferror@plt+0x238d8>
  425570:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425574:	add	x8, x8, #0x1af
  425578:	str	x8, [sp, #24]
  42557c:	b	425608 <ferror@plt+0x238d8>
  425580:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425584:	add	x8, x8, #0x1b9
  425588:	str	x8, [sp, #24]
  42558c:	b	425608 <ferror@plt+0x238d8>
  425590:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425594:	add	x8, x8, #0x1c9
  425598:	str	x8, [sp, #24]
  42559c:	b	425608 <ferror@plt+0x238d8>
  4255a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4255a4:	add	x8, x8, #0x1db
  4255a8:	str	x8, [sp, #24]
  4255ac:	b	425608 <ferror@plt+0x238d8>
  4255b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4255b4:	add	x8, x8, #0x1e5
  4255b8:	str	x8, [sp, #24]
  4255bc:	b	425608 <ferror@plt+0x238d8>
  4255c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4255c4:	add	x8, x8, #0x1f5
  4255c8:	str	x8, [sp, #24]
  4255cc:	b	425608 <ferror@plt+0x238d8>
  4255d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4255d4:	add	x8, x8, #0x207
  4255d8:	str	x8, [sp, #24]
  4255dc:	b	425608 <ferror@plt+0x238d8>
  4255e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4255e4:	add	x8, x8, #0x211
  4255e8:	str	x8, [sp, #24]
  4255ec:	b	425608 <ferror@plt+0x238d8>
  4255f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4255f4:	add	x8, x8, #0x221
  4255f8:	str	x8, [sp, #24]
  4255fc:	b	425608 <ferror@plt+0x238d8>
  425600:	mov	x8, xzr
  425604:	str	x8, [sp, #24]
  425608:	ldr	x0, [sp, #24]
  42560c:	add	sp, sp, #0x20
  425610:	ret
  425614:	sub	sp, sp, #0x20
  425618:	str	x0, [sp, #16]
  42561c:	ldr	x8, [sp, #16]
  425620:	subs	x8, x8, #0x0
  425624:	cmp	x8, #0x9
  425628:	str	x8, [sp, #8]
  42562c:	b.hi	4256e8 <ferror@plt+0x239b8>  // b.pmore
  425630:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  425634:	add	x8, x8, #0xee4
  425638:	ldr	x11, [sp, #8]
  42563c:	ldrsw	x10, [x8, x11, lsl #2]
  425640:	add	x9, x8, x10
  425644:	br	x9
  425648:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42564c:	add	x8, x8, #0x232
  425650:	str	x8, [sp, #24]
  425654:	b	4256f0 <ferror@plt+0x239c0>
  425658:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42565c:	add	x8, x8, #0x23d
  425660:	str	x8, [sp, #24]
  425664:	b	4256f0 <ferror@plt+0x239c0>
  425668:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42566c:	add	x8, x8, #0x24b
  425670:	str	x8, [sp, #24]
  425674:	b	4256f0 <ferror@plt+0x239c0>
  425678:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42567c:	add	x8, x8, #0x25a
  425680:	str	x8, [sp, #24]
  425684:	b	4256f0 <ferror@plt+0x239c0>
  425688:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42568c:	add	x8, x8, #0x269
  425690:	str	x8, [sp, #24]
  425694:	b	4256f0 <ferror@plt+0x239c0>
  425698:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42569c:	add	x8, x8, #0x27d
  4256a0:	str	x8, [sp, #24]
  4256a4:	b	4256f0 <ferror@plt+0x239c0>
  4256a8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4256ac:	add	x8, x8, #0x28f
  4256b0:	str	x8, [sp, #24]
  4256b4:	b	4256f0 <ferror@plt+0x239c0>
  4256b8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4256bc:	add	x8, x8, #0x2a1
  4256c0:	str	x8, [sp, #24]
  4256c4:	b	4256f0 <ferror@plt+0x239c0>
  4256c8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4256cc:	add	x8, x8, #0x2b3
  4256d0:	str	x8, [sp, #24]
  4256d4:	b	4256f0 <ferror@plt+0x239c0>
  4256d8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4256dc:	add	x8, x8, #0x2c8
  4256e0:	str	x8, [sp, #24]
  4256e4:	b	4256f0 <ferror@plt+0x239c0>
  4256e8:	mov	x8, xzr
  4256ec:	str	x8, [sp, #24]
  4256f0:	ldr	x0, [sp, #24]
  4256f4:	add	sp, sp, #0x20
  4256f8:	ret
  4256fc:	sub	sp, sp, #0x20
  425700:	str	x0, [sp, #16]
  425704:	ldr	x8, [sp, #16]
  425708:	subs	x8, x8, #0x0
  42570c:	cmp	x8, #0xff
  425710:	str	x8, [sp, #8]
  425714:	b.hi	425e10 <ferror@plt+0x240e0>  // b.pmore
  425718:	adrp	x8, 47a000 <warn@@Base+0x8d44>
  42571c:	add	x8, x8, #0xf0c
  425720:	ldr	x11, [sp, #8]
  425724:	ldrsw	x10, [x8, x11, lsl #2]
  425728:	add	x9, x8, x10
  42572c:	br	x9
  425730:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425734:	add	x8, x8, #0x2dd
  425738:	str	x8, [sp, #24]
  42573c:	b	425e18 <ferror@plt+0x240e8>
  425740:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425744:	add	x8, x8, #0x2e7
  425748:	str	x8, [sp, #24]
  42574c:	b	425e18 <ferror@plt+0x240e8>
  425750:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425754:	add	x8, x8, #0x2f2
  425758:	str	x8, [sp, #24]
  42575c:	b	425e18 <ferror@plt+0x240e8>
  425760:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425764:	add	x8, x8, #0x2fd
  425768:	str	x8, [sp, #24]
  42576c:	b	425e18 <ferror@plt+0x240e8>
  425770:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425774:	add	x8, x8, #0x30a
  425778:	str	x8, [sp, #24]
  42577c:	b	425e18 <ferror@plt+0x240e8>
  425780:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425784:	add	x8, x8, #0x316
  425788:	str	x8, [sp, #24]
  42578c:	b	425e18 <ferror@plt+0x240e8>
  425790:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425794:	add	x8, x8, #0x323
  425798:	str	x8, [sp, #24]
  42579c:	b	425e18 <ferror@plt+0x240e8>
  4257a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4257a4:	add	x8, x8, #0x330
  4257a8:	str	x8, [sp, #24]
  4257ac:	b	425e18 <ferror@plt+0x240e8>
  4257b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4257b4:	add	x8, x8, #0x33c
  4257b8:	str	x8, [sp, #24]
  4257bc:	b	425e18 <ferror@plt+0x240e8>
  4257c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4257c4:	add	x8, x8, #0x347
  4257c8:	str	x8, [sp, #24]
  4257cc:	b	425e18 <ferror@plt+0x240e8>
  4257d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4257d4:	add	x8, x8, #0x352
  4257d8:	str	x8, [sp, #24]
  4257dc:	b	425e18 <ferror@plt+0x240e8>
  4257e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4257e4:	add	x8, x8, #0x362
  4257e8:	str	x8, [sp, #24]
  4257ec:	b	425e18 <ferror@plt+0x240e8>
  4257f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4257f4:	add	x8, x8, #0x370
  4257f8:	str	x8, [sp, #24]
  4257fc:	b	425e18 <ferror@plt+0x240e8>
  425800:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425804:	add	x8, x8, #0x383
  425808:	str	x8, [sp, #24]
  42580c:	b	425e18 <ferror@plt+0x240e8>
  425810:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425814:	add	x8, x8, #0x394
  425818:	str	x8, [sp, #24]
  42581c:	b	425e18 <ferror@plt+0x240e8>
  425820:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425824:	add	x8, x8, #0x3a1
  425828:	str	x8, [sp, #24]
  42582c:	b	425e18 <ferror@plt+0x240e8>
  425830:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425834:	add	x8, x8, #0x3af
  425838:	str	x8, [sp, #24]
  42583c:	b	425e18 <ferror@plt+0x240e8>
  425840:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425844:	add	x8, x8, #0x3bd
  425848:	str	x8, [sp, #24]
  42584c:	b	425e18 <ferror@plt+0x240e8>
  425850:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425854:	add	x8, x8, #0x3c7
  425858:	str	x8, [sp, #24]
  42585c:	b	425e18 <ferror@plt+0x240e8>
  425860:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425864:	add	x8, x8, #0x3d2
  425868:	str	x8, [sp, #24]
  42586c:	b	425e18 <ferror@plt+0x240e8>
  425870:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425874:	add	x8, x8, #0x3dd
  425878:	str	x8, [sp, #24]
  42587c:	b	425e18 <ferror@plt+0x240e8>
  425880:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425884:	add	x8, x8, #0x3e7
  425888:	str	x8, [sp, #24]
  42588c:	b	425e18 <ferror@plt+0x240e8>
  425890:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425894:	add	x8, x8, #0x3f1
  425898:	str	x8, [sp, #24]
  42589c:	b	425e18 <ferror@plt+0x240e8>
  4258a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4258a4:	add	x8, x8, #0x3fc
  4258a8:	str	x8, [sp, #24]
  4258ac:	b	425e18 <ferror@plt+0x240e8>
  4258b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4258b4:	add	x8, x8, #0x407
  4258b8:	str	x8, [sp, #24]
  4258bc:	b	425e18 <ferror@plt+0x240e8>
  4258c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4258c4:	add	x8, x8, #0x411
  4258c8:	str	x8, [sp, #24]
  4258cc:	b	425e18 <ferror@plt+0x240e8>
  4258d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4258d4:	add	x8, x8, #0x41d
  4258d8:	str	x8, [sp, #24]
  4258dc:	b	425e18 <ferror@plt+0x240e8>
  4258e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4258e4:	add	x8, x8, #0x429
  4258e8:	str	x8, [sp, #24]
  4258ec:	b	425e18 <ferror@plt+0x240e8>
  4258f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4258f4:	add	x8, x8, #0x434
  4258f8:	str	x8, [sp, #24]
  4258fc:	b	425e18 <ferror@plt+0x240e8>
  425900:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425904:	add	x8, x8, #0x440
  425908:	str	x8, [sp, #24]
  42590c:	b	425e18 <ferror@plt+0x240e8>
  425910:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425914:	add	x8, x8, #0x44b
  425918:	str	x8, [sp, #24]
  42591c:	b	425e18 <ferror@plt+0x240e8>
  425920:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425924:	add	x8, x8, #0x457
  425928:	str	x8, [sp, #24]
  42592c:	b	425e18 <ferror@plt+0x240e8>
  425930:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425934:	add	x8, x8, #0x463
  425938:	str	x8, [sp, #24]
  42593c:	b	425e18 <ferror@plt+0x240e8>
  425940:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425944:	add	x8, x8, #0x46e
  425948:	str	x8, [sp, #24]
  42594c:	b	425e18 <ferror@plt+0x240e8>
  425950:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425954:	add	x8, x8, #0x478
  425958:	str	x8, [sp, #24]
  42595c:	b	425e18 <ferror@plt+0x240e8>
  425960:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425964:	add	x8, x8, #0x482
  425968:	str	x8, [sp, #24]
  42596c:	b	425e18 <ferror@plt+0x240e8>
  425970:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425974:	add	x8, x8, #0x48d
  425978:	str	x8, [sp, #24]
  42597c:	b	425e18 <ferror@plt+0x240e8>
  425980:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425984:	add	x8, x8, #0x498
  425988:	str	x8, [sp, #24]
  42598c:	b	425e18 <ferror@plt+0x240e8>
  425990:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425994:	add	x8, x8, #0x4a3
  425998:	str	x8, [sp, #24]
  42599c:	b	425e18 <ferror@plt+0x240e8>
  4259a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4259a4:	add	x8, x8, #0x4af
  4259a8:	str	x8, [sp, #24]
  4259ac:	b	425e18 <ferror@plt+0x240e8>
  4259b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4259b4:	add	x8, x8, #0x4bc
  4259b8:	str	x8, [sp, #24]
  4259bc:	b	425e18 <ferror@plt+0x240e8>
  4259c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4259c4:	add	x8, x8, #0x4c9
  4259c8:	str	x8, [sp, #24]
  4259cc:	b	425e18 <ferror@plt+0x240e8>
  4259d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4259d4:	add	x8, x8, #0x4d6
  4259d8:	str	x8, [sp, #24]
  4259dc:	b	425e18 <ferror@plt+0x240e8>
  4259e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4259e4:	add	x8, x8, #0x4e2
  4259e8:	str	x8, [sp, #24]
  4259ec:	b	425e18 <ferror@plt+0x240e8>
  4259f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4259f4:	add	x8, x8, #0x4f1
  4259f8:	str	x8, [sp, #24]
  4259fc:	b	425e18 <ferror@plt+0x240e8>
  425a00:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a04:	add	x8, x8, #0x500
  425a08:	str	x8, [sp, #24]
  425a0c:	b	425e18 <ferror@plt+0x240e8>
  425a10:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a14:	add	x8, x8, #0x510
  425a18:	str	x8, [sp, #24]
  425a1c:	b	425e18 <ferror@plt+0x240e8>
  425a20:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a24:	add	x8, x8, #0x51f
  425a28:	str	x8, [sp, #24]
  425a2c:	b	425e18 <ferror@plt+0x240e8>
  425a30:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a34:	add	x8, x8, #0x52e
  425a38:	str	x8, [sp, #24]
  425a3c:	b	425e18 <ferror@plt+0x240e8>
  425a40:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a44:	add	x8, x8, #0x540
  425a48:	str	x8, [sp, #24]
  425a4c:	b	425e18 <ferror@plt+0x240e8>
  425a50:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a54:	add	x8, x8, #0x552
  425a58:	str	x8, [sp, #24]
  425a5c:	b	425e18 <ferror@plt+0x240e8>
  425a60:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a64:	add	x8, x8, #0x563
  425a68:	str	x8, [sp, #24]
  425a6c:	b	425e18 <ferror@plt+0x240e8>
  425a70:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a74:	add	x8, x8, #0x56e
  425a78:	str	x8, [sp, #24]
  425a7c:	b	425e18 <ferror@plt+0x240e8>
  425a80:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a84:	add	x8, x8, #0x579
  425a88:	str	x8, [sp, #24]
  425a8c:	b	425e18 <ferror@plt+0x240e8>
  425a90:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425a94:	add	x8, x8, #0x583
  425a98:	str	x8, [sp, #24]
  425a9c:	b	425e18 <ferror@plt+0x240e8>
  425aa0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425aa4:	add	x8, x8, #0x591
  425aa8:	str	x8, [sp, #24]
  425aac:	b	425e18 <ferror@plt+0x240e8>
  425ab0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ab4:	add	x8, x8, #0x59f
  425ab8:	str	x8, [sp, #24]
  425abc:	b	425e18 <ferror@plt+0x240e8>
  425ac0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ac4:	add	x8, x8, #0x5ad
  425ac8:	str	x8, [sp, #24]
  425acc:	b	425e18 <ferror@plt+0x240e8>
  425ad0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ad4:	add	x8, x8, #0x5b9
  425ad8:	str	x8, [sp, #24]
  425adc:	b	425e18 <ferror@plt+0x240e8>
  425ae0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ae4:	add	x8, x8, #0x5c4
  425ae8:	str	x8, [sp, #24]
  425aec:	b	425e18 <ferror@plt+0x240e8>
  425af0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425af4:	add	x8, x8, #0x5d2
  425af8:	str	x8, [sp, #24]
  425afc:	b	425e18 <ferror@plt+0x240e8>
  425b00:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b04:	add	x8, x8, #0x5e1
  425b08:	str	x8, [sp, #24]
  425b0c:	b	425e18 <ferror@plt+0x240e8>
  425b10:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b14:	add	x8, x8, #0x5f3
  425b18:	str	x8, [sp, #24]
  425b1c:	b	425e18 <ferror@plt+0x240e8>
  425b20:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b24:	add	x8, x8, #0x604
  425b28:	str	x8, [sp, #24]
  425b2c:	b	425e18 <ferror@plt+0x240e8>
  425b30:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b34:	add	x8, x8, #0x612
  425b38:	str	x8, [sp, #24]
  425b3c:	b	425e18 <ferror@plt+0x240e8>
  425b40:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b44:	add	x8, x8, #0x624
  425b48:	str	x8, [sp, #24]
  425b4c:	b	425e18 <ferror@plt+0x240e8>
  425b50:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b54:	add	x8, x8, #0x639
  425b58:	str	x8, [sp, #24]
  425b5c:	b	425e18 <ferror@plt+0x240e8>
  425b60:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b64:	add	x8, x8, #0x64d
  425b68:	str	x8, [sp, #24]
  425b6c:	b	425e18 <ferror@plt+0x240e8>
  425b70:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b74:	add	x8, x8, #0x65e
  425b78:	str	x8, [sp, #24]
  425b7c:	b	425e18 <ferror@plt+0x240e8>
  425b80:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b84:	add	x8, x8, #0x66d
  425b88:	str	x8, [sp, #24]
  425b8c:	b	425e18 <ferror@plt+0x240e8>
  425b90:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425b94:	add	x8, x8, #0x67f
  425b98:	str	x8, [sp, #24]
  425b9c:	b	425e18 <ferror@plt+0x240e8>
  425ba0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ba4:	add	x8, x8, #0x690
  425ba8:	str	x8, [sp, #24]
  425bac:	b	425e18 <ferror@plt+0x240e8>
  425bb0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425bb4:	add	x8, x8, #0x69e
  425bb8:	str	x8, [sp, #24]
  425bbc:	b	425e18 <ferror@plt+0x240e8>
  425bc0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425bc4:	add	x8, x8, #0x6b0
  425bc8:	str	x8, [sp, #24]
  425bcc:	b	425e18 <ferror@plt+0x240e8>
  425bd0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425bd4:	add	x8, x8, #0x6c5
  425bd8:	str	x8, [sp, #24]
  425bdc:	b	425e18 <ferror@plt+0x240e8>
  425be0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425be4:	add	x8, x8, #0x6d9
  425be8:	str	x8, [sp, #24]
  425bec:	b	425e18 <ferror@plt+0x240e8>
  425bf0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425bf4:	add	x8, x8, #0x6ea
  425bf8:	str	x8, [sp, #24]
  425bfc:	b	425e18 <ferror@plt+0x240e8>
  425c00:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c04:	add	x8, x8, #0x6fb
  425c08:	str	x8, [sp, #24]
  425c0c:	b	425e18 <ferror@plt+0x240e8>
  425c10:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c14:	add	x8, x8, #0x70f
  425c18:	str	x8, [sp, #24]
  425c1c:	b	425e18 <ferror@plt+0x240e8>
  425c20:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c24:	add	x8, x8, #0x722
  425c28:	str	x8, [sp, #24]
  425c2c:	b	425e18 <ferror@plt+0x240e8>
  425c30:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c34:	add	x8, x8, #0x732
  425c38:	str	x8, [sp, #24]
  425c3c:	b	425e18 <ferror@plt+0x240e8>
  425c40:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c44:	add	x8, x8, #0x740
  425c48:	str	x8, [sp, #24]
  425c4c:	b	425e18 <ferror@plt+0x240e8>
  425c50:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c54:	add	x8, x8, #0x751
  425c58:	str	x8, [sp, #24]
  425c5c:	b	425e18 <ferror@plt+0x240e8>
  425c60:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c64:	add	x8, x8, #0x75f
  425c68:	str	x8, [sp, #24]
  425c6c:	b	425e18 <ferror@plt+0x240e8>
  425c70:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c74:	add	x8, x8, #0x770
  425c78:	str	x8, [sp, #24]
  425c7c:	b	425e18 <ferror@plt+0x240e8>
  425c80:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c84:	add	x8, x8, #0x77c
  425c88:	str	x8, [sp, #24]
  425c8c:	b	425e18 <ferror@plt+0x240e8>
  425c90:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425c94:	add	x8, x8, #0x78c
  425c98:	str	x8, [sp, #24]
  425c9c:	b	425e18 <ferror@plt+0x240e8>
  425ca0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ca4:	add	x8, x8, #0x79c
  425ca8:	str	x8, [sp, #24]
  425cac:	b	425e18 <ferror@plt+0x240e8>
  425cb0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425cb4:	add	x8, x8, #0x7ac
  425cb8:	str	x8, [sp, #24]
  425cbc:	b	425e18 <ferror@plt+0x240e8>
  425cc0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425cc4:	add	x8, x8, #0x7b7
  425cc8:	str	x8, [sp, #24]
  425ccc:	b	425e18 <ferror@plt+0x240e8>
  425cd0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425cd4:	add	x8, x8, #0x7c5
  425cd8:	str	x8, [sp, #24]
  425cdc:	b	425e18 <ferror@plt+0x240e8>
  425ce0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ce4:	add	x8, x8, #0x7d6
  425ce8:	str	x8, [sp, #24]
  425cec:	b	425e18 <ferror@plt+0x240e8>
  425cf0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425cf4:	add	x8, x8, #0x7e9
  425cf8:	str	x8, [sp, #24]
  425cfc:	b	425e18 <ferror@plt+0x240e8>
  425d00:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d04:	add	x8, x8, #0x7fd
  425d08:	str	x8, [sp, #24]
  425d0c:	b	425e18 <ferror@plt+0x240e8>
  425d10:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d14:	add	x8, x8, #0x813
  425d18:	str	x8, [sp, #24]
  425d1c:	b	425e18 <ferror@plt+0x240e8>
  425d20:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d24:	add	x8, x8, #0x821
  425d28:	str	x8, [sp, #24]
  425d2c:	b	425e18 <ferror@plt+0x240e8>
  425d30:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d34:	add	x8, x8, #0x835
  425d38:	str	x8, [sp, #24]
  425d3c:	b	425e18 <ferror@plt+0x240e8>
  425d40:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d44:	add	x8, x8, #0x847
  425d48:	str	x8, [sp, #24]
  425d4c:	b	425e18 <ferror@plt+0x240e8>
  425d50:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d54:	add	x8, x8, #0x852
  425d58:	str	x8, [sp, #24]
  425d5c:	b	425e18 <ferror@plt+0x240e8>
  425d60:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d64:	add	x8, x8, #0x85e
  425d68:	str	x8, [sp, #24]
  425d6c:	b	425e18 <ferror@plt+0x240e8>
  425d70:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d74:	add	x8, x8, #0x86a
  425d78:	str	x8, [sp, #24]
  425d7c:	b	425e18 <ferror@plt+0x240e8>
  425d80:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d84:	add	x8, x8, #0x879
  425d88:	str	x8, [sp, #24]
  425d8c:	b	425e18 <ferror@plt+0x240e8>
  425d90:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425d94:	add	x8, x8, #0x88e
  425d98:	str	x8, [sp, #24]
  425d9c:	b	425e18 <ferror@plt+0x240e8>
  425da0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425da4:	add	x8, x8, #0x8a0
  425da8:	str	x8, [sp, #24]
  425dac:	b	425e18 <ferror@plt+0x240e8>
  425db0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425db4:	add	x8, x8, #0x8b8
  425db8:	str	x8, [sp, #24]
  425dbc:	b	425e18 <ferror@plt+0x240e8>
  425dc0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425dc4:	add	x8, x8, #0x8c9
  425dc8:	str	x8, [sp, #24]
  425dcc:	b	425e18 <ferror@plt+0x240e8>
  425dd0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425dd4:	add	x8, x8, #0x8e0
  425dd8:	str	x8, [sp, #24]
  425ddc:	b	425e18 <ferror@plt+0x240e8>
  425de0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425de4:	add	x8, x8, #0x8ee
  425de8:	str	x8, [sp, #24]
  425dec:	b	425e18 <ferror@plt+0x240e8>
  425df0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425df4:	add	x8, x8, #0x902
  425df8:	str	x8, [sp, #24]
  425dfc:	b	425e18 <ferror@plt+0x240e8>
  425e00:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425e04:	add	x8, x8, #0x90a
  425e08:	str	x8, [sp, #24]
  425e0c:	b	425e18 <ferror@plt+0x240e8>
  425e10:	mov	x8, xzr
  425e14:	str	x8, [sp, #24]
  425e18:	ldr	x0, [sp, #24]
  425e1c:	add	sp, sp, #0x20
  425e20:	ret
  425e24:	sub	sp, sp, #0x20
  425e28:	str	x0, [sp, #16]
  425e2c:	ldr	x8, [sp, #16]
  425e30:	subs	x8, x8, #0x0
  425e34:	cmp	x8, #0x22
  425e38:	str	x8, [sp, #8]
  425e3c:	b.hi	426088 <ferror@plt+0x24358>  // b.pmore
  425e40:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  425e44:	add	x8, x8, #0x30c
  425e48:	ldr	x11, [sp, #8]
  425e4c:	ldrsw	x10, [x8, x11, lsl #2]
  425e50:	add	x9, x8, x10
  425e54:	br	x9
  425e58:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425e5c:	add	x8, x8, #0x918
  425e60:	str	x8, [sp, #24]
  425e64:	b	426090 <ferror@plt+0x24360>
  425e68:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425e6c:	add	x8, x8, #0x927
  425e70:	str	x8, [sp, #24]
  425e74:	b	426090 <ferror@plt+0x24360>
  425e78:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425e7c:	add	x8, x8, #0x934
  425e80:	str	x8, [sp, #24]
  425e84:	b	426090 <ferror@plt+0x24360>
  425e88:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425e8c:	add	x8, x8, #0x941
  425e90:	str	x8, [sp, #24]
  425e94:	b	426090 <ferror@plt+0x24360>
  425e98:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425e9c:	add	x8, x8, #0x94d
  425ea0:	str	x8, [sp, #24]
  425ea4:	b	426090 <ferror@plt+0x24360>
  425ea8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425eac:	add	x8, x8, #0x95f
  425eb0:	str	x8, [sp, #24]
  425eb4:	b	426090 <ferror@plt+0x24360>
  425eb8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ebc:	add	x8, x8, #0x971
  425ec0:	str	x8, [sp, #24]
  425ec4:	b	426090 <ferror@plt+0x24360>
  425ec8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ecc:	add	x8, x8, #0x982
  425ed0:	str	x8, [sp, #24]
  425ed4:	b	426090 <ferror@plt+0x24360>
  425ed8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425edc:	add	x8, x8, #0x99a
  425ee0:	str	x8, [sp, #24]
  425ee4:	b	426090 <ferror@plt+0x24360>
  425ee8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425eec:	add	x8, x8, #0x9b0
  425ef0:	str	x8, [sp, #24]
  425ef4:	b	426090 <ferror@plt+0x24360>
  425ef8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425efc:	add	x8, x8, #0x9bd
  425f00:	str	x8, [sp, #24]
  425f04:	b	426090 <ferror@plt+0x24360>
  425f08:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f0c:	add	x8, x8, #0x9cf
  425f10:	str	x8, [sp, #24]
  425f14:	b	426090 <ferror@plt+0x24360>
  425f18:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f1c:	add	x8, x8, #0x9e1
  425f20:	str	x8, [sp, #24]
  425f24:	b	426090 <ferror@plt+0x24360>
  425f28:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f2c:	add	x8, x8, #0x9f4
  425f30:	str	x8, [sp, #24]
  425f34:	b	426090 <ferror@plt+0x24360>
  425f38:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f3c:	add	x8, x8, #0xa07
  425f40:	str	x8, [sp, #24]
  425f44:	b	426090 <ferror@plt+0x24360>
  425f48:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f4c:	add	x8, x8, #0xa1a
  425f50:	str	x8, [sp, #24]
  425f54:	b	426090 <ferror@plt+0x24360>
  425f58:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f5c:	add	x8, x8, #0xa2a
  425f60:	str	x8, [sp, #24]
  425f64:	b	426090 <ferror@plt+0x24360>
  425f68:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f6c:	add	x8, x8, #0xa3a
  425f70:	str	x8, [sp, #24]
  425f74:	b	426090 <ferror@plt+0x24360>
  425f78:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f7c:	add	x8, x8, #0xa4a
  425f80:	str	x8, [sp, #24]
  425f84:	b	426090 <ferror@plt+0x24360>
  425f88:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f8c:	add	x8, x8, #0xa5a
  425f90:	str	x8, [sp, #24]
  425f94:	b	426090 <ferror@plt+0x24360>
  425f98:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425f9c:	add	x8, x8, #0xa6a
  425fa0:	str	x8, [sp, #24]
  425fa4:	b	426090 <ferror@plt+0x24360>
  425fa8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425fac:	add	x8, x8, #0xa79
  425fb0:	str	x8, [sp, #24]
  425fb4:	b	426090 <ferror@plt+0x24360>
  425fb8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425fbc:	add	x8, x8, #0xa8c
  425fc0:	str	x8, [sp, #24]
  425fc4:	b	426090 <ferror@plt+0x24360>
  425fc8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425fcc:	add	x8, x8, #0xa9f
  425fd0:	str	x8, [sp, #24]
  425fd4:	b	426090 <ferror@plt+0x24360>
  425fd8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425fdc:	add	x8, x8, #0xab2
  425fe0:	str	x8, [sp, #24]
  425fe4:	b	426090 <ferror@plt+0x24360>
  425fe8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425fec:	add	x8, x8, #0xac3
  425ff0:	str	x8, [sp, #24]
  425ff4:	b	426090 <ferror@plt+0x24360>
  425ff8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  425ffc:	add	x8, x8, #0xad4
  426000:	str	x8, [sp, #24]
  426004:	b	426090 <ferror@plt+0x24360>
  426008:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42600c:	add	x8, x8, #0xae6
  426010:	str	x8, [sp, #24]
  426014:	b	426090 <ferror@plt+0x24360>
  426018:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42601c:	add	x8, x8, #0xafa
  426020:	str	x8, [sp, #24]
  426024:	b	426090 <ferror@plt+0x24360>
  426028:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42602c:	add	x8, x8, #0xb0b
  426030:	str	x8, [sp, #24]
  426034:	b	426090 <ferror@plt+0x24360>
  426038:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42603c:	add	x8, x8, #0xb1c
  426040:	str	x8, [sp, #24]
  426044:	b	426090 <ferror@plt+0x24360>
  426048:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42604c:	add	x8, x8, #0xb31
  426050:	str	x8, [sp, #24]
  426054:	b	426090 <ferror@plt+0x24360>
  426058:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42605c:	add	x8, x8, #0xb46
  426060:	str	x8, [sp, #24]
  426064:	b	426090 <ferror@plt+0x24360>
  426068:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42606c:	add	x8, x8, #0xb5a
  426070:	str	x8, [sp, #24]
  426074:	b	426090 <ferror@plt+0x24360>
  426078:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42607c:	add	x8, x8, #0xb6d
  426080:	str	x8, [sp, #24]
  426084:	b	426090 <ferror@plt+0x24360>
  426088:	mov	x8, xzr
  42608c:	str	x8, [sp, #24]
  426090:	ldr	x0, [sp, #24]
  426094:	add	sp, sp, #0x20
  426098:	ret
  42609c:	sub	sp, sp, #0x20
  4260a0:	str	x0, [sp, #16]
  4260a4:	ldr	x8, [sp, #16]
  4260a8:	subs	x8, x8, #0x0
  4260ac:	cmp	x8, #0x7
  4260b0:	str	x8, [sp, #8]
  4260b4:	b.hi	426150 <ferror@plt+0x24420>  // b.pmore
  4260b8:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  4260bc:	add	x8, x8, #0x398
  4260c0:	ldr	x11, [sp, #8]
  4260c4:	ldrsw	x10, [x8, x11, lsl #2]
  4260c8:	add	x9, x8, x10
  4260cc:	br	x9
  4260d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4260d4:	add	x8, x8, #0xb7d
  4260d8:	str	x8, [sp, #24]
  4260dc:	b	426158 <ferror@plt+0x24428>
  4260e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4260e4:	add	x8, x8, #0xb8c
  4260e8:	str	x8, [sp, #24]
  4260ec:	b	426158 <ferror@plt+0x24428>
  4260f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4260f4:	add	x8, x8, #0xb99
  4260f8:	str	x8, [sp, #24]
  4260fc:	b	426158 <ferror@plt+0x24428>
  426100:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426104:	add	x8, x8, #0xba6
  426108:	str	x8, [sp, #24]
  42610c:	b	426158 <ferror@plt+0x24428>
  426110:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426114:	add	x8, x8, #0xbb2
  426118:	str	x8, [sp, #24]
  42611c:	b	426158 <ferror@plt+0x24428>
  426120:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426124:	add	x8, x8, #0xbbf
  426128:	str	x8, [sp, #24]
  42612c:	b	426158 <ferror@plt+0x24428>
  426130:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426134:	add	x8, x8, #0xbd0
  426138:	str	x8, [sp, #24]
  42613c:	b	426158 <ferror@plt+0x24428>
  426140:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426144:	add	x8, x8, #0xbe2
  426148:	str	x8, [sp, #24]
  42614c:	b	426158 <ferror@plt+0x24428>
  426150:	mov	x8, xzr
  426154:	str	x8, [sp, #24]
  426158:	ldr	x0, [sp, #24]
  42615c:	add	sp, sp, #0x20
  426160:	ret
  426164:	sub	sp, sp, #0x20
  426168:	str	x0, [sp, #16]
  42616c:	ldr	x8, [sp, #16]
  426170:	subs	x8, x8, #0x0
  426174:	cmp	x8, #0xc
  426178:	str	x8, [sp, #8]
  42617c:	b.hi	426268 <ferror@plt+0x24538>  // b.pmore
  426180:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  426184:	add	x8, x8, #0x3b8
  426188:	ldr	x11, [sp, #8]
  42618c:	ldrsw	x10, [x8, x11, lsl #2]
  426190:	add	x9, x8, x10
  426194:	br	x9
  426198:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42619c:	add	x8, x8, #0xbf4
  4261a0:	str	x8, [sp, #24]
  4261a4:	b	426270 <ferror@plt+0x24540>
  4261a8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4261ac:	add	x8, x8, #0xc00
  4261b0:	str	x8, [sp, #24]
  4261b4:	b	426270 <ferror@plt+0x24540>
  4261b8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4261bc:	add	x8, x8, #0xc09
  4261c0:	str	x8, [sp, #24]
  4261c4:	b	426270 <ferror@plt+0x24540>
  4261c8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4261cc:	add	x8, x8, #0xc13
  4261d0:	str	x8, [sp, #24]
  4261d4:	b	426270 <ferror@plt+0x24540>
  4261d8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4261dc:	add	x8, x8, #0xc1d
  4261e0:	str	x8, [sp, #24]
  4261e4:	b	426270 <ferror@plt+0x24540>
  4261e8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4261ec:	add	x8, x8, #0xc27
  4261f0:	str	x8, [sp, #24]
  4261f4:	b	426270 <ferror@plt+0x24540>
  4261f8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4261fc:	add	x8, x8, #0xc35
  426200:	str	x8, [sp, #24]
  426204:	b	426270 <ferror@plt+0x24540>
  426208:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42620c:	add	x8, x8, #0xc43
  426210:	str	x8, [sp, #24]
  426214:	b	426270 <ferror@plt+0x24540>
  426218:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42621c:	add	x8, x8, #0xc51
  426220:	str	x8, [sp, #24]
  426224:	b	426270 <ferror@plt+0x24540>
  426228:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42622c:	add	x8, x8, #0xc60
  426230:	str	x8, [sp, #24]
  426234:	b	426270 <ferror@plt+0x24540>
  426238:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42623c:	add	x8, x8, #0xc6f
  426240:	str	x8, [sp, #24]
  426244:	b	426270 <ferror@plt+0x24540>
  426248:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42624c:	add	x8, x8, #0xc7f
  426250:	str	x8, [sp, #24]
  426254:	b	426270 <ferror@plt+0x24540>
  426258:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42625c:	add	x8, x8, #0xc94
  426260:	str	x8, [sp, #24]
  426264:	b	426270 <ferror@plt+0x24540>
  426268:	mov	x8, xzr
  42626c:	str	x8, [sp, #24]
  426270:	ldr	x0, [sp, #24]
  426274:	add	sp, sp, #0x20
  426278:	ret
  42627c:	sub	sp, sp, #0x20
  426280:	str	x0, [sp, #16]
  426284:	ldr	x8, [sp, #16]
  426288:	subs	x8, x8, #0x0
  42628c:	cmp	x8, #0xc9
  426290:	str	x8, [sp, #8]
  426294:	b.hi	426560 <ferror@plt+0x24830>  // b.pmore
  426298:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  42629c:	add	x8, x8, #0x3ec
  4262a0:	ldr	x11, [sp, #8]
  4262a4:	ldrsw	x10, [x8, x11, lsl #2]
  4262a8:	add	x9, x8, x10
  4262ac:	br	x9
  4262b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4262b4:	add	x8, x8, #0xca7
  4262b8:	str	x8, [sp, #24]
  4262bc:	b	426568 <ferror@plt+0x24838>
  4262c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4262c4:	add	x8, x8, #0xcb2
  4262c8:	str	x8, [sp, #24]
  4262cc:	b	426568 <ferror@plt+0x24838>
  4262d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4262d4:	add	x8, x8, #0xcbb
  4262d8:	str	x8, [sp, #24]
  4262dc:	b	426568 <ferror@plt+0x24838>
  4262e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4262e4:	add	x8, x8, #0xcc9
  4262e8:	str	x8, [sp, #24]
  4262ec:	b	426568 <ferror@plt+0x24838>
  4262f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4262f4:	add	x8, x8, #0xcd7
  4262f8:	str	x8, [sp, #24]
  4262fc:	b	426568 <ferror@plt+0x24838>
  426300:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426304:	add	x8, x8, #0xce2
  426308:	str	x8, [sp, #24]
  42630c:	b	426568 <ferror@plt+0x24838>
  426310:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426314:	add	x8, x8, #0xced
  426318:	str	x8, [sp, #24]
  42631c:	b	426568 <ferror@plt+0x24838>
  426320:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426324:	add	x8, x8, #0xcfb
  426328:	str	x8, [sp, #24]
  42632c:	b	426568 <ferror@plt+0x24838>
  426330:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426334:	add	x8, x8, #0xd0a
  426338:	str	x8, [sp, #24]
  42633c:	b	426568 <ferror@plt+0x24838>
  426340:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426344:	add	x8, x8, #0xd18
  426348:	str	x8, [sp, #24]
  42634c:	b	426568 <ferror@plt+0x24838>
  426350:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426354:	add	x8, x8, #0xd26
  426358:	str	x8, [sp, #24]
  42635c:	b	426568 <ferror@plt+0x24838>
  426360:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426364:	add	x8, x8, #0xd34
  426368:	str	x8, [sp, #24]
  42636c:	b	426568 <ferror@plt+0x24838>
  426370:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426374:	add	x8, x8, #0xd40
  426378:	str	x8, [sp, #24]
  42637c:	b	426568 <ferror@plt+0x24838>
  426380:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426384:	add	x8, x8, #0xd4c
  426388:	str	x8, [sp, #24]
  42638c:	b	426568 <ferror@plt+0x24838>
  426390:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426394:	add	x8, x8, #0xd58
  426398:	str	x8, [sp, #24]
  42639c:	b	426568 <ferror@plt+0x24838>
  4263a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4263a4:	add	x8, x8, #0xd67
  4263a8:	str	x8, [sp, #24]
  4263ac:	b	426568 <ferror@plt+0x24838>
  4263b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4263b4:	add	x8, x8, #0xd7c
  4263b8:	str	x8, [sp, #24]
  4263bc:	b	426568 <ferror@plt+0x24838>
  4263c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4263c4:	add	x8, x8, #0xd91
  4263c8:	str	x8, [sp, #24]
  4263cc:	b	426568 <ferror@plt+0x24838>
  4263d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4263d4:	add	x8, x8, #0xda6
  4263d8:	str	x8, [sp, #24]
  4263dc:	b	426568 <ferror@plt+0x24838>
  4263e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4263e4:	add	x8, x8, #0xdbb
  4263e8:	str	x8, [sp, #24]
  4263ec:	b	426568 <ferror@plt+0x24838>
  4263f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4263f4:	add	x8, x8, #0xdd3
  4263f8:	str	x8, [sp, #24]
  4263fc:	b	426568 <ferror@plt+0x24838>
  426400:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426404:	add	x8, x8, #0xdeb
  426408:	str	x8, [sp, #24]
  42640c:	b	426568 <ferror@plt+0x24838>
  426410:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426414:	add	x8, x8, #0xe03
  426418:	str	x8, [sp, #24]
  42641c:	b	426568 <ferror@plt+0x24838>
  426420:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426424:	add	x8, x8, #0xe12
  426428:	str	x8, [sp, #24]
  42642c:	b	426568 <ferror@plt+0x24838>
  426430:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426434:	add	x8, x8, #0xe21
  426438:	str	x8, [sp, #24]
  42643c:	b	426568 <ferror@plt+0x24838>
  426440:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426444:	add	x8, x8, #0xe30
  426448:	str	x8, [sp, #24]
  42644c:	b	426568 <ferror@plt+0x24838>
  426450:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426454:	add	x8, x8, #0xe40
  426458:	str	x8, [sp, #24]
  42645c:	b	426568 <ferror@plt+0x24838>
  426460:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426464:	add	x8, x8, #0xe54
  426468:	str	x8, [sp, #24]
  42646c:	b	426568 <ferror@plt+0x24838>
  426470:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426474:	add	x8, x8, #0xe67
  426478:	str	x8, [sp, #24]
  42647c:	b	426568 <ferror@plt+0x24838>
  426480:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426484:	add	x8, x8, #0xe7a
  426488:	str	x8, [sp, #24]
  42648c:	b	426568 <ferror@plt+0x24838>
  426490:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426494:	add	x8, x8, #0xe8d
  426498:	str	x8, [sp, #24]
  42649c:	b	426568 <ferror@plt+0x24838>
  4264a0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4264a4:	add	x8, x8, #0xe9d
  4264a8:	str	x8, [sp, #24]
  4264ac:	b	426568 <ferror@plt+0x24838>
  4264b0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4264b4:	add	x8, x8, #0xead
  4264b8:	str	x8, [sp, #24]
  4264bc:	b	426568 <ferror@plt+0x24838>
  4264c0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4264c4:	add	x8, x8, #0xebd
  4264c8:	str	x8, [sp, #24]
  4264cc:	b	426568 <ferror@plt+0x24838>
  4264d0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4264d4:	add	x8, x8, #0xecf
  4264d8:	str	x8, [sp, #24]
  4264dc:	b	426568 <ferror@plt+0x24838>
  4264e0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4264e4:	add	x8, x8, #0xee1
  4264e8:	str	x8, [sp, #24]
  4264ec:	b	426568 <ferror@plt+0x24838>
  4264f0:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4264f4:	add	x8, x8, #0xef3
  4264f8:	str	x8, [sp, #24]
  4264fc:	b	426568 <ferror@plt+0x24838>
  426500:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426504:	add	x8, x8, #0xf00
  426508:	str	x8, [sp, #24]
  42650c:	b	426568 <ferror@plt+0x24838>
  426510:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426514:	add	x8, x8, #0xf14
  426518:	str	x8, [sp, #24]
  42651c:	b	426568 <ferror@plt+0x24838>
  426520:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426524:	add	x8, x8, #0xf2a
  426528:	str	x8, [sp, #24]
  42652c:	b	426568 <ferror@plt+0x24838>
  426530:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426534:	add	x8, x8, #0xf3d
  426538:	str	x8, [sp, #24]
  42653c:	b	426568 <ferror@plt+0x24838>
  426540:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426544:	add	x8, x8, #0xf4b
  426548:	str	x8, [sp, #24]
  42654c:	b	426568 <ferror@plt+0x24838>
  426550:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  426554:	add	x8, x8, #0xf5f
  426558:	str	x8, [sp, #24]
  42655c:	b	426568 <ferror@plt+0x24838>
  426560:	mov	x8, xzr
  426564:	str	x8, [sp, #24]
  426568:	ldr	x0, [sp, #24]
  42656c:	add	sp, sp, #0x20
  426570:	ret
  426574:	sub	sp, sp, #0x20
  426578:	str	x0, [sp, #16]
  42657c:	ldr	x8, [sp, #16]
  426580:	subs	x8, x8, #0x0
  426584:	cmp	x8, #0x40
  426588:	str	x8, [sp, #8]
  42658c:	b.hi	4269b8 <ferror@plt+0x24c88>  // b.pmore
  426590:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  426594:	add	x8, x8, #0x714
  426598:	ldr	x11, [sp, #8]
  42659c:	ldrsw	x10, [x8, x11, lsl #2]
  4265a0:	add	x9, x8, x10
  4265a4:	br	x9
  4265a8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4265ac:	add	x8, x8, #0xf71
  4265b0:	str	x8, [sp, #24]
  4265b4:	b	4269c0 <ferror@plt+0x24c90>
  4265b8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4265bc:	add	x8, x8, #0xf7f
  4265c0:	str	x8, [sp, #24]
  4265c4:	b	4269c0 <ferror@plt+0x24c90>
  4265c8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4265cc:	add	x8, x8, #0xf8f
  4265d0:	str	x8, [sp, #24]
  4265d4:	b	4269c0 <ferror@plt+0x24c90>
  4265d8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4265dc:	add	x8, x8, #0xfa6
  4265e0:	str	x8, [sp, #24]
  4265e4:	b	4269c0 <ferror@plt+0x24c90>
  4265e8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4265ec:	add	x8, x8, #0xfbe
  4265f0:	str	x8, [sp, #24]
  4265f4:	b	4269c0 <ferror@plt+0x24c90>
  4265f8:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  4265fc:	add	x8, x8, #0xfd5
  426600:	str	x8, [sp, #24]
  426604:	b	4269c0 <ferror@plt+0x24c90>
  426608:	adrp	x8, 48b000 <warn@@Base+0x19d44>
  42660c:	add	x8, x8, #0xfe6
  426610:	str	x8, [sp, #24]
  426614:	b	4269c0 <ferror@plt+0x24c90>
  426618:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42661c:	add	x8, x8, #0x2
  426620:	str	x8, [sp, #24]
  426624:	b	4269c0 <ferror@plt+0x24c90>
  426628:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42662c:	add	x8, x8, #0x19
  426630:	str	x8, [sp, #24]
  426634:	b	4269c0 <ferror@plt+0x24c90>
  426638:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42663c:	add	x8, x8, #0x2e
  426640:	str	x8, [sp, #24]
  426644:	b	4269c0 <ferror@plt+0x24c90>
  426648:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42664c:	add	x8, x8, #0x40
  426650:	str	x8, [sp, #24]
  426654:	b	4269c0 <ferror@plt+0x24c90>
  426658:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42665c:	add	x8, x8, #0x4e
  426660:	str	x8, [sp, #24]
  426664:	b	4269c0 <ferror@plt+0x24c90>
  426668:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42666c:	add	x8, x8, #0x60
  426670:	str	x8, [sp, #24]
  426674:	b	4269c0 <ferror@plt+0x24c90>
  426678:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42667c:	add	x8, x8, #0x73
  426680:	str	x8, [sp, #24]
  426684:	b	4269c0 <ferror@plt+0x24c90>
  426688:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42668c:	add	x8, x8, #0x83
  426690:	str	x8, [sp, #24]
  426694:	b	4269c0 <ferror@plt+0x24c90>
  426698:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42669c:	add	x8, x8, #0x92
  4266a0:	str	x8, [sp, #24]
  4266a4:	b	4269c0 <ferror@plt+0x24c90>
  4266a8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4266ac:	add	x8, x8, #0xa1
  4266b0:	str	x8, [sp, #24]
  4266b4:	b	4269c0 <ferror@plt+0x24c90>
  4266b8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4266bc:	add	x8, x8, #0xb0
  4266c0:	str	x8, [sp, #24]
  4266c4:	b	4269c0 <ferror@plt+0x24c90>
  4266c8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4266cc:	add	x8, x8, #0xc1
  4266d0:	str	x8, [sp, #24]
  4266d4:	b	4269c0 <ferror@plt+0x24c90>
  4266d8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4266dc:	add	x8, x8, #0xd2
  4266e0:	str	x8, [sp, #24]
  4266e4:	b	4269c0 <ferror@plt+0x24c90>
  4266e8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4266ec:	add	x8, x8, #0xea
  4266f0:	str	x8, [sp, #24]
  4266f4:	b	4269c0 <ferror@plt+0x24c90>
  4266f8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4266fc:	add	x8, x8, #0x102
  426700:	str	x8, [sp, #24]
  426704:	b	4269c0 <ferror@plt+0x24c90>
  426708:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42670c:	add	x8, x8, #0x11a
  426710:	str	x8, [sp, #24]
  426714:	b	4269c0 <ferror@plt+0x24c90>
  426718:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42671c:	add	x8, x8, #0x132
  426720:	str	x8, [sp, #24]
  426724:	b	4269c0 <ferror@plt+0x24c90>
  426728:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42672c:	add	x8, x8, #0x14a
  426730:	str	x8, [sp, #24]
  426734:	b	4269c0 <ferror@plt+0x24c90>
  426738:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42673c:	add	x8, x8, #0x15d
  426740:	str	x8, [sp, #24]
  426744:	b	4269c0 <ferror@plt+0x24c90>
  426748:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42674c:	add	x8, x8, #0x170
  426750:	str	x8, [sp, #24]
  426754:	b	4269c0 <ferror@plt+0x24c90>
  426758:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42675c:	add	x8, x8, #0x184
  426760:	str	x8, [sp, #24]
  426764:	b	4269c0 <ferror@plt+0x24c90>
  426768:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42676c:	add	x8, x8, #0x198
  426770:	str	x8, [sp, #24]
  426774:	b	4269c0 <ferror@plt+0x24c90>
  426778:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42677c:	add	x8, x8, #0x1ad
  426780:	str	x8, [sp, #24]
  426784:	b	4269c0 <ferror@plt+0x24c90>
  426788:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42678c:	add	x8, x8, #0x1c2
  426790:	str	x8, [sp, #24]
  426794:	b	4269c0 <ferror@plt+0x24c90>
  426798:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42679c:	add	x8, x8, #0x1d1
  4267a0:	str	x8, [sp, #24]
  4267a4:	b	4269c0 <ferror@plt+0x24c90>
  4267a8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4267ac:	add	x8, x8, #0x1e3
  4267b0:	str	x8, [sp, #24]
  4267b4:	b	4269c0 <ferror@plt+0x24c90>
  4267b8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4267bc:	add	x8, x8, #0x1f5
  4267c0:	str	x8, [sp, #24]
  4267c4:	b	4269c0 <ferror@plt+0x24c90>
  4267c8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4267cc:	add	x8, x8, #0x204
  4267d0:	str	x8, [sp, #24]
  4267d4:	b	4269c0 <ferror@plt+0x24c90>
  4267d8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4267dc:	add	x8, x8, #0x216
  4267e0:	str	x8, [sp, #24]
  4267e4:	b	4269c0 <ferror@plt+0x24c90>
  4267e8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4267ec:	add	x8, x8, #0x228
  4267f0:	str	x8, [sp, #24]
  4267f4:	b	4269c0 <ferror@plt+0x24c90>
  4267f8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4267fc:	add	x8, x8, #0x23e
  426800:	str	x8, [sp, #24]
  426804:	b	4269c0 <ferror@plt+0x24c90>
  426808:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42680c:	add	x8, x8, #0x254
  426810:	str	x8, [sp, #24]
  426814:	b	4269c0 <ferror@plt+0x24c90>
  426818:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42681c:	add	x8, x8, #0x26a
  426820:	str	x8, [sp, #24]
  426824:	b	4269c0 <ferror@plt+0x24c90>
  426828:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42682c:	add	x8, x8, #0x280
  426830:	str	x8, [sp, #24]
  426834:	b	4269c0 <ferror@plt+0x24c90>
  426838:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42683c:	add	x8, x8, #0x29c
  426840:	str	x8, [sp, #24]
  426844:	b	4269c0 <ferror@plt+0x24c90>
  426848:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42684c:	add	x8, x8, #0x2b2
  426850:	str	x8, [sp, #24]
  426854:	b	4269c0 <ferror@plt+0x24c90>
  426858:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42685c:	add	x8, x8, #0x2c8
  426860:	str	x8, [sp, #24]
  426864:	b	4269c0 <ferror@plt+0x24c90>
  426868:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42686c:	add	x8, x8, #0x2e0
  426870:	str	x8, [sp, #24]
  426874:	b	4269c0 <ferror@plt+0x24c90>
  426878:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42687c:	add	x8, x8, #0x2f7
  426880:	str	x8, [sp, #24]
  426884:	b	4269c0 <ferror@plt+0x24c90>
  426888:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42688c:	add	x8, x8, #0x311
  426890:	str	x8, [sp, #24]
  426894:	b	4269c0 <ferror@plt+0x24c90>
  426898:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42689c:	add	x8, x8, #0x32b
  4268a0:	str	x8, [sp, #24]
  4268a4:	b	4269c0 <ferror@plt+0x24c90>
  4268a8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4268ac:	add	x8, x8, #0x341
  4268b0:	str	x8, [sp, #24]
  4268b4:	b	4269c0 <ferror@plt+0x24c90>
  4268b8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4268bc:	add	x8, x8, #0x357
  4268c0:	str	x8, [sp, #24]
  4268c4:	b	4269c0 <ferror@plt+0x24c90>
  4268c8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4268cc:	add	x8, x8, #0x36d
  4268d0:	str	x8, [sp, #24]
  4268d4:	b	4269c0 <ferror@plt+0x24c90>
  4268d8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4268dc:	add	x8, x8, #0x384
  4268e0:	str	x8, [sp, #24]
  4268e4:	b	4269c0 <ferror@plt+0x24c90>
  4268e8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4268ec:	add	x8, x8, #0x396
  4268f0:	str	x8, [sp, #24]
  4268f4:	b	4269c0 <ferror@plt+0x24c90>
  4268f8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4268fc:	add	x8, x8, #0x3a8
  426900:	str	x8, [sp, #24]
  426904:	b	4269c0 <ferror@plt+0x24c90>
  426908:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42690c:	add	x8, x8, #0x3ba
  426910:	str	x8, [sp, #24]
  426914:	b	4269c0 <ferror@plt+0x24c90>
  426918:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42691c:	add	x8, x8, #0x3cd
  426920:	str	x8, [sp, #24]
  426924:	b	4269c0 <ferror@plt+0x24c90>
  426928:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42692c:	add	x8, x8, #0x3e0
  426930:	str	x8, [sp, #24]
  426934:	b	4269c0 <ferror@plt+0x24c90>
  426938:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42693c:	add	x8, x8, #0x3f6
  426940:	str	x8, [sp, #24]
  426944:	b	4269c0 <ferror@plt+0x24c90>
  426948:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42694c:	add	x8, x8, #0x40c
  426950:	str	x8, [sp, #24]
  426954:	b	4269c0 <ferror@plt+0x24c90>
  426958:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42695c:	add	x8, x8, #0x421
  426960:	str	x8, [sp, #24]
  426964:	b	4269c0 <ferror@plt+0x24c90>
  426968:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42696c:	add	x8, x8, #0x43d
  426970:	str	x8, [sp, #24]
  426974:	b	4269c0 <ferror@plt+0x24c90>
  426978:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42697c:	add	x8, x8, #0x44d
  426980:	str	x8, [sp, #24]
  426984:	b	4269c0 <ferror@plt+0x24c90>
  426988:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42698c:	add	x8, x8, #0x460
  426990:	str	x8, [sp, #24]
  426994:	b	4269c0 <ferror@plt+0x24c90>
  426998:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  42699c:	add	x8, x8, #0x473
  4269a0:	str	x8, [sp, #24]
  4269a4:	b	4269c0 <ferror@plt+0x24c90>
  4269a8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4269ac:	add	x8, x8, #0x490
  4269b0:	str	x8, [sp, #24]
  4269b4:	b	4269c0 <ferror@plt+0x24c90>
  4269b8:	mov	x8, xzr
  4269bc:	str	x8, [sp, #24]
  4269c0:	ldr	x0, [sp, #24]
  4269c4:	add	sp, sp, #0x20
  4269c8:	ret
  4269cc:	sub	sp, sp, #0x20
  4269d0:	str	x0, [sp, #16]
  4269d4:	ldr	x8, [sp, #16]
  4269d8:	subs	x8, x8, #0x0
  4269dc:	cmp	x8, #0xc
  4269e0:	str	x8, [sp, #8]
  4269e4:	b.hi	426ad0 <ferror@plt+0x24da0>  // b.pmore
  4269e8:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  4269ec:	add	x8, x8, #0x818
  4269f0:	ldr	x11, [sp, #8]
  4269f4:	ldrsw	x10, [x8, x11, lsl #2]
  4269f8:	add	x9, x8, x10
  4269fc:	br	x9
  426a00:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a04:	add	x8, x8, #0x4ae
  426a08:	str	x8, [sp, #24]
  426a0c:	b	426ad8 <ferror@plt+0x24da8>
  426a10:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a14:	add	x8, x8, #0x4ba
  426a18:	str	x8, [sp, #24]
  426a1c:	b	426ad8 <ferror@plt+0x24da8>
  426a20:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a24:	add	x8, x8, #0x4c4
  426a28:	str	x8, [sp, #24]
  426a2c:	b	426ad8 <ferror@plt+0x24da8>
  426a30:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a34:	add	x8, x8, #0x4ce
  426a38:	str	x8, [sp, #24]
  426a3c:	b	426ad8 <ferror@plt+0x24da8>
  426a40:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a44:	add	x8, x8, #0x4d7
  426a48:	str	x8, [sp, #24]
  426a4c:	b	426ad8 <ferror@plt+0x24da8>
  426a50:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a54:	add	x8, x8, #0x4e1
  426a58:	str	x8, [sp, #24]
  426a5c:	b	426ad8 <ferror@plt+0x24da8>
  426a60:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a64:	add	x8, x8, #0x4eb
  426a68:	str	x8, [sp, #24]
  426a6c:	b	426ad8 <ferror@plt+0x24da8>
  426a70:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a74:	add	x8, x8, #0x4f5
  426a78:	str	x8, [sp, #24]
  426a7c:	b	426ad8 <ferror@plt+0x24da8>
  426a80:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a84:	add	x8, x8, #0x4ff
  426a88:	str	x8, [sp, #24]
  426a8c:	b	426ad8 <ferror@plt+0x24da8>
  426a90:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426a94:	add	x8, x8, #0x50c
  426a98:	str	x8, [sp, #24]
  426a9c:	b	426ad8 <ferror@plt+0x24da8>
  426aa0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426aa4:	add	x8, x8, #0x517
  426aa8:	str	x8, [sp, #24]
  426aac:	b	426ad8 <ferror@plt+0x24da8>
  426ab0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ab4:	add	x8, x8, #0x522
  426ab8:	str	x8, [sp, #24]
  426abc:	b	426ad8 <ferror@plt+0x24da8>
  426ac0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ac4:	add	x8, x8, #0x52c
  426ac8:	str	x8, [sp, #24]
  426acc:	b	426ad8 <ferror@plt+0x24da8>
  426ad0:	mov	x8, xzr
  426ad4:	str	x8, [sp, #24]
  426ad8:	ldr	x0, [sp, #24]
  426adc:	add	sp, sp, #0x20
  426ae0:	ret
  426ae4:	sub	sp, sp, #0x20
  426ae8:	str	x0, [sp, #16]
  426aec:	ldr	x8, [sp, #16]
  426af0:	subs	x8, x8, #0x0
  426af4:	cmp	x8, #0xc
  426af8:	str	x8, [sp, #8]
  426afc:	b.hi	426be8 <ferror@plt+0x24eb8>  // b.pmore
  426b00:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  426b04:	add	x8, x8, #0x84c
  426b08:	ldr	x11, [sp, #8]
  426b0c:	ldrsw	x10, [x8, x11, lsl #2]
  426b10:	add	x9, x8, x10
  426b14:	br	x9
  426b18:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b1c:	add	x8, x8, #0x53a
  426b20:	str	x8, [sp, #24]
  426b24:	b	426bf0 <ferror@plt+0x24ec0>
  426b28:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b2c:	add	x8, x8, #0x547
  426b30:	str	x8, [sp, #24]
  426b34:	b	426bf0 <ferror@plt+0x24ec0>
  426b38:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b3c:	add	x8, x8, #0x556
  426b40:	str	x8, [sp, #24]
  426b44:	b	426bf0 <ferror@plt+0x24ec0>
  426b48:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b4c:	add	x8, x8, #0x56b
  426b50:	str	x8, [sp, #24]
  426b54:	b	426bf0 <ferror@plt+0x24ec0>
  426b58:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b5c:	add	x8, x8, #0x581
  426b60:	str	x8, [sp, #24]
  426b64:	b	426bf0 <ferror@plt+0x24ec0>
  426b68:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b6c:	add	x8, x8, #0x596
  426b70:	str	x8, [sp, #24]
  426b74:	b	426bf0 <ferror@plt+0x24ec0>
  426b78:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b7c:	add	x8, x8, #0x5a6
  426b80:	str	x8, [sp, #24]
  426b84:	b	426bf0 <ferror@plt+0x24ec0>
  426b88:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b8c:	add	x8, x8, #0x5c0
  426b90:	str	x8, [sp, #24]
  426b94:	b	426bf0 <ferror@plt+0x24ec0>
  426b98:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426b9c:	add	x8, x8, #0x5d6
  426ba0:	str	x8, [sp, #24]
  426ba4:	b	426bf0 <ferror@plt+0x24ec0>
  426ba8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426bac:	add	x8, x8, #0x5ea
  426bb0:	str	x8, [sp, #24]
  426bb4:	b	426bf0 <ferror@plt+0x24ec0>
  426bb8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426bbc:	add	x8, x8, #0x5fb
  426bc0:	str	x8, [sp, #24]
  426bc4:	b	426bf0 <ferror@plt+0x24ec0>
  426bc8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426bcc:	add	x8, x8, #0x608
  426bd0:	str	x8, [sp, #24]
  426bd4:	b	426bf0 <ferror@plt+0x24ec0>
  426bd8:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426bdc:	add	x8, x8, #0x619
  426be0:	str	x8, [sp, #24]
  426be4:	b	426bf0 <ferror@plt+0x24ec0>
  426be8:	mov	x8, xzr
  426bec:	str	x8, [sp, #24]
  426bf0:	ldr	x0, [sp, #24]
  426bf4:	add	sp, sp, #0x20
  426bf8:	ret
  426bfc:	sub	sp, sp, #0x20
  426c00:	str	x0, [sp, #16]
  426c04:	ldr	x8, [sp, #16]
  426c08:	subs	x8, x8, #0x0
  426c0c:	cmp	x8, #0x24
  426c10:	str	x8, [sp, #8]
  426c14:	b.hi	426e80 <ferror@plt+0x25150>  // b.pmore
  426c18:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  426c1c:	add	x8, x8, #0x880
  426c20:	ldr	x11, [sp, #8]
  426c24:	ldrsw	x10, [x8, x11, lsl #2]
  426c28:	add	x9, x8, x10
  426c2c:	br	x9
  426c30:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c34:	add	x8, x8, #0x62b
  426c38:	str	x8, [sp, #24]
  426c3c:	b	426e88 <ferror@plt+0x25158>
  426c40:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c44:	add	x8, x8, #0x637
  426c48:	str	x8, [sp, #24]
  426c4c:	b	426e88 <ferror@plt+0x25158>
  426c50:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c54:	add	x8, x8, #0x640
  426c58:	str	x8, [sp, #24]
  426c5c:	b	426e88 <ferror@plt+0x25158>
  426c60:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c64:	add	x8, x8, #0x64a
  426c68:	str	x8, [sp, #24]
  426c6c:	b	426e88 <ferror@plt+0x25158>
  426c70:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c74:	add	x8, x8, #0x654
  426c78:	str	x8, [sp, #24]
  426c7c:	b	426e88 <ferror@plt+0x25158>
  426c80:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c84:	add	x8, x8, #0x65e
  426c88:	str	x8, [sp, #24]
  426c8c:	b	426e88 <ferror@plt+0x25158>
  426c90:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426c94:	add	x8, x8, #0x668
  426c98:	str	x8, [sp, #24]
  426c9c:	b	426e88 <ferror@plt+0x25158>
  426ca0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ca4:	add	x8, x8, #0x674
  426ca8:	str	x8, [sp, #24]
  426cac:	b	426e88 <ferror@plt+0x25158>
  426cb0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426cb4:	add	x8, x8, #0x681
  426cb8:	str	x8, [sp, #24]
  426cbc:	b	426e88 <ferror@plt+0x25158>
  426cc0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426cc4:	add	x8, x8, #0x68e
  426cc8:	str	x8, [sp, #24]
  426ccc:	b	426e88 <ferror@plt+0x25158>
  426cd0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426cd4:	add	x8, x8, #0x69b
  426cd8:	str	x8, [sp, #24]
  426cdc:	b	426e88 <ferror@plt+0x25158>
  426ce0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ce4:	add	x8, x8, #0x6a8
  426ce8:	str	x8, [sp, #24]
  426cec:	b	426e88 <ferror@plt+0x25158>
  426cf0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426cf4:	add	x8, x8, #0x6bd
  426cf8:	str	x8, [sp, #24]
  426cfc:	b	426e88 <ferror@plt+0x25158>
  426d00:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d04:	add	x8, x8, #0x6d0
  426d08:	str	x8, [sp, #24]
  426d0c:	b	426e88 <ferror@plt+0x25158>
  426d10:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d14:	add	x8, x8, #0x6dc
  426d18:	str	x8, [sp, #24]
  426d1c:	b	426e88 <ferror@plt+0x25158>
  426d20:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d24:	add	x8, x8, #0x6ea
  426d28:	str	x8, [sp, #24]
  426d2c:	b	426e88 <ferror@plt+0x25158>
  426d30:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d34:	add	x8, x8, #0x6f8
  426d38:	str	x8, [sp, #24]
  426d3c:	b	426e88 <ferror@plt+0x25158>
  426d40:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d44:	add	x8, x8, #0x706
  426d48:	str	x8, [sp, #24]
  426d4c:	b	426e88 <ferror@plt+0x25158>
  426d50:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d54:	add	x8, x8, #0x715
  426d58:	str	x8, [sp, #24]
  426d5c:	b	426e88 <ferror@plt+0x25158>
  426d60:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d64:	add	x8, x8, #0x726
  426d68:	str	x8, [sp, #24]
  426d6c:	b	426e88 <ferror@plt+0x25158>
  426d70:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d74:	add	x8, x8, #0x737
  426d78:	str	x8, [sp, #24]
  426d7c:	b	426e88 <ferror@plt+0x25158>
  426d80:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d84:	add	x8, x8, #0x748
  426d88:	str	x8, [sp, #24]
  426d8c:	b	426e88 <ferror@plt+0x25158>
  426d90:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426d94:	add	x8, x8, #0x759
  426d98:	str	x8, [sp, #24]
  426d9c:	b	426e88 <ferror@plt+0x25158>
  426da0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426da4:	add	x8, x8, #0x766
  426da8:	str	x8, [sp, #24]
  426dac:	b	426e88 <ferror@plt+0x25158>
  426db0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426db4:	add	x8, x8, #0x775
  426db8:	str	x8, [sp, #24]
  426dbc:	b	426e88 <ferror@plt+0x25158>
  426dc0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426dc4:	add	x8, x8, #0x784
  426dc8:	str	x8, [sp, #24]
  426dcc:	b	426e88 <ferror@plt+0x25158>
  426dd0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426dd4:	add	x8, x8, #0x793
  426dd8:	str	x8, [sp, #24]
  426ddc:	b	426e88 <ferror@plt+0x25158>
  426de0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426de4:	add	x8, x8, #0x79e
  426de8:	str	x8, [sp, #24]
  426dec:	b	426e88 <ferror@plt+0x25158>
  426df0:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426df4:	add	x8, x8, #0x7ab
  426df8:	str	x8, [sp, #24]
  426dfc:	b	426e88 <ferror@plt+0x25158>
  426e00:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e04:	add	x8, x8, #0x7b8
  426e08:	str	x8, [sp, #24]
  426e0c:	b	426e88 <ferror@plt+0x25158>
  426e10:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e14:	add	x8, x8, #0x7c5
  426e18:	str	x8, [sp, #24]
  426e1c:	b	426e88 <ferror@plt+0x25158>
  426e20:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e24:	add	x8, x8, #0x7d3
  426e28:	str	x8, [sp, #24]
  426e2c:	b	426e88 <ferror@plt+0x25158>
  426e30:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e34:	add	x8, x8, #0x7e1
  426e38:	str	x8, [sp, #24]
  426e3c:	b	426e88 <ferror@plt+0x25158>
  426e40:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e44:	add	x8, x8, #0x7f4
  426e48:	str	x8, [sp, #24]
  426e4c:	b	426e88 <ferror@plt+0x25158>
  426e50:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e54:	add	x8, x8, #0x7ff
  426e58:	str	x8, [sp, #24]
  426e5c:	b	426e88 <ferror@plt+0x25158>
  426e60:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e64:	add	x8, x8, #0x817
  426e68:	str	x8, [sp, #24]
  426e6c:	b	426e88 <ferror@plt+0x25158>
  426e70:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426e74:	add	x8, x8, #0x824
  426e78:	str	x8, [sp, #24]
  426e7c:	b	426e88 <ferror@plt+0x25158>
  426e80:	mov	x8, xzr
  426e84:	str	x8, [sp, #24]
  426e88:	ldr	x0, [sp, #24]
  426e8c:	add	sp, sp, #0x20
  426e90:	ret
  426e94:	sub	sp, sp, #0x20
  426e98:	str	x0, [sp, #16]
  426e9c:	ldr	x8, [sp, #16]
  426ea0:	str	x8, [sp, #8]
  426ea4:	cbz	x8, 426ecc <ferror@plt+0x2519c>
  426ea8:	b	426eac <ferror@plt+0x2517c>
  426eac:	ldr	x8, [sp, #8]
  426eb0:	cmp	x8, #0x1
  426eb4:	b.eq	426edc <ferror@plt+0x251ac>  // b.none
  426eb8:	b	426ebc <ferror@plt+0x2518c>
  426ebc:	ldr	x8, [sp, #8]
  426ec0:	cmp	x8, #0x2
  426ec4:	b.eq	426eec <ferror@plt+0x251bc>  // b.none
  426ec8:	b	426efc <ferror@plt+0x251cc>
  426ecc:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ed0:	add	x8, x8, #0x83b
  426ed4:	str	x8, [sp, #24]
  426ed8:	b	426f04 <ferror@plt+0x251d4>
  426edc:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ee0:	add	x8, x8, #0x848
  426ee4:	str	x8, [sp, #24]
  426ee8:	b	426f04 <ferror@plt+0x251d4>
  426eec:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ef0:	add	x8, x8, #0x853
  426ef4:	str	x8, [sp, #24]
  426ef8:	b	426f04 <ferror@plt+0x251d4>
  426efc:	mov	x8, xzr
  426f00:	str	x8, [sp, #24]
  426f04:	ldr	x0, [sp, #24]
  426f08:	add	sp, sp, #0x20
  426f0c:	ret
  426f10:	sub	sp, sp, #0x20
  426f14:	str	x0, [sp, #16]
  426f18:	ldr	x8, [sp, #16]
  426f1c:	subs	x8, x8, #0x1
  426f20:	cmp	x8, #0x14
  426f24:	str	x8, [sp, #8]
  426f28:	b.hi	427094 <ferror@plt+0x25364>  // b.pmore
  426f2c:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  426f30:	add	x8, x8, #0x914
  426f34:	ldr	x11, [sp, #8]
  426f38:	ldrsw	x10, [x8, x11, lsl #2]
  426f3c:	add	x9, x8, x10
  426f40:	br	x9
  426f44:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426f48:	add	x8, x8, #0x863
  426f4c:	str	x8, [sp, #24]
  426f50:	b	42709c <ferror@plt+0x2536c>
  426f54:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426f58:	add	x8, x8, #0x872
  426f5c:	str	x8, [sp, #24]
  426f60:	b	42709c <ferror@plt+0x2536c>
  426f64:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426f68:	add	x8, x8, #0x881
  426f6c:	str	x8, [sp, #24]
  426f70:	b	42709c <ferror@plt+0x2536c>
  426f74:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426f78:	add	x8, x8, #0x88f
  426f7c:	str	x8, [sp, #24]
  426f80:	b	42709c <ferror@plt+0x2536c>
  426f84:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426f88:	add	x8, x8, #0x89e
  426f8c:	str	x8, [sp, #24]
  426f90:	b	42709c <ferror@plt+0x2536c>
  426f94:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426f98:	add	x8, x8, #0x8b6
  426f9c:	str	x8, [sp, #24]
  426fa0:	b	42709c <ferror@plt+0x2536c>
  426fa4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426fa8:	add	x8, x8, #0x8ce
  426fac:	str	x8, [sp, #24]
  426fb0:	b	42709c <ferror@plt+0x2536c>
  426fb4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426fb8:	add	x8, x8, #0x8e7
  426fbc:	str	x8, [sp, #24]
  426fc0:	b	42709c <ferror@plt+0x2536c>
  426fc4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426fc8:	add	x8, x8, #0x8ff
  426fcc:	str	x8, [sp, #24]
  426fd0:	b	42709c <ferror@plt+0x2536c>
  426fd4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426fd8:	add	x8, x8, #0x917
  426fdc:	str	x8, [sp, #24]
  426fe0:	b	42709c <ferror@plt+0x2536c>
  426fe4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426fe8:	add	x8, x8, #0x930
  426fec:	str	x8, [sp, #24]
  426ff0:	b	42709c <ferror@plt+0x2536c>
  426ff4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  426ff8:	add	x8, x8, #0x948
  426ffc:	str	x8, [sp, #24]
  427000:	b	42709c <ferror@plt+0x2536c>
  427004:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427008:	add	x8, x8, #0x960
  42700c:	str	x8, [sp, #24]
  427010:	b	42709c <ferror@plt+0x2536c>
  427014:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427018:	add	x8, x8, #0x970
  42701c:	str	x8, [sp, #24]
  427020:	b	42709c <ferror@plt+0x2536c>
  427024:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427028:	add	x8, x8, #0x985
  42702c:	str	x8, [sp, #24]
  427030:	b	42709c <ferror@plt+0x2536c>
  427034:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427038:	add	x8, x8, #0x995
  42703c:	str	x8, [sp, #24]
  427040:	b	42709c <ferror@plt+0x2536c>
  427044:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427048:	add	x8, x8, #0x9a7
  42704c:	str	x8, [sp, #24]
  427050:	b	42709c <ferror@plt+0x2536c>
  427054:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427058:	add	x8, x8, #0x9b7
  42705c:	str	x8, [sp, #24]
  427060:	b	42709c <ferror@plt+0x2536c>
  427064:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427068:	add	x8, x8, #0x9c7
  42706c:	str	x8, [sp, #24]
  427070:	b	42709c <ferror@plt+0x2536c>
  427074:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427078:	add	x8, x8, #0x9da
  42707c:	str	x8, [sp, #24]
  427080:	b	42709c <ferror@plt+0x2536c>
  427084:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427088:	add	x8, x8, #0x9ed
  42708c:	str	x8, [sp, #24]
  427090:	b	42709c <ferror@plt+0x2536c>
  427094:	mov	x8, xzr
  427098:	str	x8, [sp, #24]
  42709c:	ldr	x0, [sp, #24]
  4270a0:	add	sp, sp, #0x20
  4270a4:	ret
  4270a8:	sub	sp, sp, #0x20
  4270ac:	str	x0, [sp, #16]
  4270b0:	ldr	x8, [sp, #16]
  4270b4:	subs	x8, x8, #0x0
  4270b8:	cmp	x8, #0xa
  4270bc:	str	x8, [sp, #8]
  4270c0:	b.hi	42718c <ferror@plt+0x2545c>  // b.pmore
  4270c4:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  4270c8:	add	x8, x8, #0x968
  4270cc:	ldr	x11, [sp, #8]
  4270d0:	ldrsw	x10, [x8, x11, lsl #2]
  4270d4:	add	x9, x8, x10
  4270d8:	br	x9
  4270dc:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4270e0:	add	x8, x8, #0xa00
  4270e4:	str	x8, [sp, #24]
  4270e8:	b	427194 <ferror@plt+0x25464>
  4270ec:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4270f0:	add	x8, x8, #0xa0e
  4270f4:	str	x8, [sp, #24]
  4270f8:	b	427194 <ferror@plt+0x25464>
  4270fc:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427100:	add	x8, x8, #0xa1a
  427104:	str	x8, [sp, #24]
  427108:	b	427194 <ferror@plt+0x25464>
  42710c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427110:	add	x8, x8, #0xa2c
  427114:	str	x8, [sp, #24]
  427118:	b	427194 <ferror@plt+0x25464>
  42711c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427120:	add	x8, x8, #0xa38
  427124:	str	x8, [sp, #24]
  427128:	b	427194 <ferror@plt+0x25464>
  42712c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427130:	add	x8, x8, #0xa4a
  427134:	str	x8, [sp, #24]
  427138:	b	427194 <ferror@plt+0x25464>
  42713c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427140:	add	x8, x8, #0xa5b
  427144:	str	x8, [sp, #24]
  427148:	b	427194 <ferror@plt+0x25464>
  42714c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427150:	add	x8, x8, #0xa72
  427154:	str	x8, [sp, #24]
  427158:	b	427194 <ferror@plt+0x25464>
  42715c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427160:	add	x8, x8, #0xa84
  427164:	str	x8, [sp, #24]
  427168:	b	427194 <ferror@plt+0x25464>
  42716c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427170:	add	x8, x8, #0xa96
  427174:	str	x8, [sp, #24]
  427178:	b	427194 <ferror@plt+0x25464>
  42717c:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427180:	add	x8, x8, #0xaa1
  427184:	str	x8, [sp, #24]
  427188:	b	427194 <ferror@plt+0x25464>
  42718c:	mov	x8, xzr
  427190:	str	x8, [sp, #24]
  427194:	ldr	x0, [sp, #24]
  427198:	add	sp, sp, #0x20
  42719c:	ret
  4271a0:	sub	sp, sp, #0x20
  4271a4:	str	x0, [sp, #16]
  4271a8:	ldr	x8, [sp, #16]
  4271ac:	subs	x8, x8, #0x0
  4271b0:	cmp	x8, #0xdd
  4271b4:	str	x8, [sp, #8]
  4271b8:	b.hi	427b64 <ferror@plt+0x25e34>  // b.pmore
  4271bc:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  4271c0:	add	x8, x8, #0x994
  4271c4:	ldr	x11, [sp, #8]
  4271c8:	ldrsw	x10, [x8, x11, lsl #2]
  4271cc:	add	x9, x8, x10
  4271d0:	br	x9
  4271d4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4271d8:	add	x8, x8, #0xab3
  4271dc:	str	x8, [sp, #24]
  4271e0:	b	427b6c <ferror@plt+0x25e3c>
  4271e4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4271e8:	add	x8, x8, #0xac0
  4271ec:	str	x8, [sp, #24]
  4271f0:	b	427b6c <ferror@plt+0x25e3c>
  4271f4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4271f8:	add	x8, x8, #0xacb
  4271fc:	str	x8, [sp, #24]
  427200:	b	427b6c <ferror@plt+0x25e3c>
  427204:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427208:	add	x8, x8, #0xad6
  42720c:	str	x8, [sp, #24]
  427210:	b	427b6c <ferror@plt+0x25e3c>
  427214:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427218:	add	x8, x8, #0xae1
  42721c:	str	x8, [sp, #24]
  427220:	b	427b6c <ferror@plt+0x25e3c>
  427224:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427228:	add	x8, x8, #0xaf1
  42722c:	str	x8, [sp, #24]
  427230:	b	427b6c <ferror@plt+0x25e3c>
  427234:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427238:	add	x8, x8, #0xb02
  42723c:	str	x8, [sp, #24]
  427240:	b	427b6c <ferror@plt+0x25e3c>
  427244:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427248:	add	x8, x8, #0xb13
  42724c:	str	x8, [sp, #24]
  427250:	b	427b6c <ferror@plt+0x25e3c>
  427254:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427258:	add	x8, x8, #0xb24
  42725c:	str	x8, [sp, #24]
  427260:	b	427b6c <ferror@plt+0x25e3c>
  427264:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427268:	add	x8, x8, #0xb31
  42726c:	str	x8, [sp, #24]
  427270:	b	427b6c <ferror@plt+0x25e3c>
  427274:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427278:	add	x8, x8, #0xb40
  42727c:	str	x8, [sp, #24]
  427280:	b	427b6c <ferror@plt+0x25e3c>
  427284:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427288:	add	x8, x8, #0xb4f
  42728c:	str	x8, [sp, #24]
  427290:	b	427b6c <ferror@plt+0x25e3c>
  427294:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427298:	add	x8, x8, #0xb5e
  42729c:	str	x8, [sp, #24]
  4272a0:	b	427b6c <ferror@plt+0x25e3c>
  4272a4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4272a8:	add	x8, x8, #0xb6d
  4272ac:	str	x8, [sp, #24]
  4272b0:	b	427b6c <ferror@plt+0x25e3c>
  4272b4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4272b8:	add	x8, x8, #0xb7d
  4272bc:	str	x8, [sp, #24]
  4272c0:	b	427b6c <ferror@plt+0x25e3c>
  4272c4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4272c8:	add	x8, x8, #0xb8d
  4272cc:	str	x8, [sp, #24]
  4272d0:	b	427b6c <ferror@plt+0x25e3c>
  4272d4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4272d8:	add	x8, x8, #0xb9d
  4272dc:	str	x8, [sp, #24]
  4272e0:	b	427b6c <ferror@plt+0x25e3c>
  4272e4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4272e8:	add	x8, x8, #0xbad
  4272ec:	str	x8, [sp, #24]
  4272f0:	b	427b6c <ferror@plt+0x25e3c>
  4272f4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4272f8:	add	x8, x8, #0xbc3
  4272fc:	str	x8, [sp, #24]
  427300:	b	427b6c <ferror@plt+0x25e3c>
  427304:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427308:	add	x8, x8, #0xbd7
  42730c:	str	x8, [sp, #24]
  427310:	b	427b6c <ferror@plt+0x25e3c>
  427314:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427318:	add	x8, x8, #0xbe7
  42731c:	str	x8, [sp, #24]
  427320:	b	427b6c <ferror@plt+0x25e3c>
  427324:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427328:	add	x8, x8, #0xbf7
  42732c:	str	x8, [sp, #24]
  427330:	b	427b6c <ferror@plt+0x25e3c>
  427334:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427338:	add	x8, x8, #0xc07
  42733c:	str	x8, [sp, #24]
  427340:	b	427b6c <ferror@plt+0x25e3c>
  427344:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427348:	add	x8, x8, #0xc1c
  42734c:	str	x8, [sp, #24]
  427350:	b	427b6c <ferror@plt+0x25e3c>
  427354:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427358:	add	x8, x8, #0xc32
  42735c:	str	x8, [sp, #24]
  427360:	b	427b6c <ferror@plt+0x25e3c>
  427364:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427368:	add	x8, x8, #0xc48
  42736c:	str	x8, [sp, #24]
  427370:	b	427b6c <ferror@plt+0x25e3c>
  427374:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427378:	add	x8, x8, #0xc5e
  42737c:	str	x8, [sp, #24]
  427380:	b	427b6c <ferror@plt+0x25e3c>
  427384:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427388:	add	x8, x8, #0xc70
  42738c:	str	x8, [sp, #24]
  427390:	b	427b6c <ferror@plt+0x25e3c>
  427394:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427398:	add	x8, x8, #0xc84
  42739c:	str	x8, [sp, #24]
  4273a0:	b	427b6c <ferror@plt+0x25e3c>
  4273a4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4273a8:	add	x8, x8, #0xc98
  4273ac:	str	x8, [sp, #24]
  4273b0:	b	427b6c <ferror@plt+0x25e3c>
  4273b4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4273b8:	add	x8, x8, #0xcac
  4273bc:	str	x8, [sp, #24]
  4273c0:	b	427b6c <ferror@plt+0x25e3c>
  4273c4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4273c8:	add	x8, x8, #0xcc0
  4273cc:	str	x8, [sp, #24]
  4273d0:	b	427b6c <ferror@plt+0x25e3c>
  4273d4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4273d8:	add	x8, x8, #0xcd5
  4273dc:	str	x8, [sp, #24]
  4273e0:	b	427b6c <ferror@plt+0x25e3c>
  4273e4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4273e8:	add	x8, x8, #0xcea
  4273ec:	str	x8, [sp, #24]
  4273f0:	b	427b6c <ferror@plt+0x25e3c>
  4273f4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4273f8:	add	x8, x8, #0xcff
  4273fc:	str	x8, [sp, #24]
  427400:	b	427b6c <ferror@plt+0x25e3c>
  427404:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427408:	add	x8, x8, #0xd14
  42740c:	str	x8, [sp, #24]
  427410:	b	427b6c <ferror@plt+0x25e3c>
  427414:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427418:	add	x8, x8, #0xd2f
  42741c:	str	x8, [sp, #24]
  427420:	b	427b6c <ferror@plt+0x25e3c>
  427424:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427428:	add	x8, x8, #0xd48
  42742c:	str	x8, [sp, #24]
  427430:	b	427b6c <ferror@plt+0x25e3c>
  427434:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427438:	add	x8, x8, #0xd56
  42743c:	str	x8, [sp, #24]
  427440:	b	427b6c <ferror@plt+0x25e3c>
  427444:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427448:	add	x8, x8, #0xd68
  42744c:	str	x8, [sp, #24]
  427450:	b	427b6c <ferror@plt+0x25e3c>
  427454:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427458:	add	x8, x8, #0xd75
  42745c:	str	x8, [sp, #24]
  427460:	b	427b6c <ferror@plt+0x25e3c>
  427464:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427468:	add	x8, x8, #0xd86
  42746c:	str	x8, [sp, #24]
  427470:	b	427b6c <ferror@plt+0x25e3c>
  427474:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427478:	add	x8, x8, #0xd97
  42747c:	str	x8, [sp, #24]
  427480:	b	427b6c <ferror@plt+0x25e3c>
  427484:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427488:	add	x8, x8, #0xda8
  42748c:	str	x8, [sp, #24]
  427490:	b	427b6c <ferror@plt+0x25e3c>
  427494:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427498:	add	x8, x8, #0xdb7
  42749c:	str	x8, [sp, #24]
  4274a0:	b	427b6c <ferror@plt+0x25e3c>
  4274a4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4274a8:	add	x8, x8, #0xdc7
  4274ac:	str	x8, [sp, #24]
  4274b0:	b	427b6c <ferror@plt+0x25e3c>
  4274b4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4274b8:	add	x8, x8, #0xdd8
  4274bc:	str	x8, [sp, #24]
  4274c0:	b	427b6c <ferror@plt+0x25e3c>
  4274c4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4274c8:	add	x8, x8, #0xde9
  4274cc:	str	x8, [sp, #24]
  4274d0:	b	427b6c <ferror@plt+0x25e3c>
  4274d4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4274d8:	add	x8, x8, #0xdfc
  4274dc:	str	x8, [sp, #24]
  4274e0:	b	427b6c <ferror@plt+0x25e3c>
  4274e4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4274e8:	add	x8, x8, #0xe0f
  4274ec:	str	x8, [sp, #24]
  4274f0:	b	427b6c <ferror@plt+0x25e3c>
  4274f4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4274f8:	add	x8, x8, #0xe23
  4274fc:	str	x8, [sp, #24]
  427500:	b	427b6c <ferror@plt+0x25e3c>
  427504:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427508:	add	x8, x8, #0xe37
  42750c:	str	x8, [sp, #24]
  427510:	b	427b6c <ferror@plt+0x25e3c>
  427514:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427518:	add	x8, x8, #0xe46
  42751c:	str	x8, [sp, #24]
  427520:	b	427b6c <ferror@plt+0x25e3c>
  427524:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427528:	add	x8, x8, #0xe54
  42752c:	str	x8, [sp, #24]
  427530:	b	427b6c <ferror@plt+0x25e3c>
  427534:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427538:	add	x8, x8, #0xe66
  42753c:	str	x8, [sp, #24]
  427540:	b	427b6c <ferror@plt+0x25e3c>
  427544:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427548:	add	x8, x8, #0xe78
  42754c:	str	x8, [sp, #24]
  427550:	b	427b6c <ferror@plt+0x25e3c>
  427554:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427558:	add	x8, x8, #0xe8a
  42755c:	str	x8, [sp, #24]
  427560:	b	427b6c <ferror@plt+0x25e3c>
  427564:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427568:	add	x8, x8, #0xe9c
  42756c:	str	x8, [sp, #24]
  427570:	b	427b6c <ferror@plt+0x25e3c>
  427574:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427578:	add	x8, x8, #0xeae
  42757c:	str	x8, [sp, #24]
  427580:	b	427b6c <ferror@plt+0x25e3c>
  427584:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427588:	add	x8, x8, #0xec0
  42758c:	str	x8, [sp, #24]
  427590:	b	427b6c <ferror@plt+0x25e3c>
  427594:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427598:	add	x8, x8, #0xed2
  42759c:	str	x8, [sp, #24]
  4275a0:	b	427b6c <ferror@plt+0x25e3c>
  4275a4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4275a8:	add	x8, x8, #0xee7
  4275ac:	str	x8, [sp, #24]
  4275b0:	b	427b6c <ferror@plt+0x25e3c>
  4275b4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4275b8:	add	x8, x8, #0xefd
  4275bc:	str	x8, [sp, #24]
  4275c0:	b	427b6c <ferror@plt+0x25e3c>
  4275c4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4275c8:	add	x8, x8, #0xf13
  4275cc:	str	x8, [sp, #24]
  4275d0:	b	427b6c <ferror@plt+0x25e3c>
  4275d4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4275d8:	add	x8, x8, #0xf29
  4275dc:	str	x8, [sp, #24]
  4275e0:	b	427b6c <ferror@plt+0x25e3c>
  4275e4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4275e8:	add	x8, x8, #0xf3d
  4275ec:	str	x8, [sp, #24]
  4275f0:	b	427b6c <ferror@plt+0x25e3c>
  4275f4:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  4275f8:	add	x8, x8, #0xf51
  4275fc:	str	x8, [sp, #24]
  427600:	b	427b6c <ferror@plt+0x25e3c>
  427604:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427608:	add	x8, x8, #0xf69
  42760c:	str	x8, [sp, #24]
  427610:	b	427b6c <ferror@plt+0x25e3c>
  427614:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427618:	add	x8, x8, #0xf81
  42761c:	str	x8, [sp, #24]
  427620:	b	427b6c <ferror@plt+0x25e3c>
  427624:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427628:	add	x8, x8, #0xf99
  42762c:	str	x8, [sp, #24]
  427630:	b	427b6c <ferror@plt+0x25e3c>
  427634:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427638:	add	x8, x8, #0xfb1
  42763c:	str	x8, [sp, #24]
  427640:	b	427b6c <ferror@plt+0x25e3c>
  427644:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427648:	add	x8, x8, #0xfc8
  42764c:	str	x8, [sp, #24]
  427650:	b	427b6c <ferror@plt+0x25e3c>
  427654:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427658:	add	x8, x8, #0xfdf
  42765c:	str	x8, [sp, #24]
  427660:	b	427b6c <ferror@plt+0x25e3c>
  427664:	adrp	x8, 48c000 <warn@@Base+0x1ad44>
  427668:	add	x8, x8, #0xff7
  42766c:	str	x8, [sp, #24]
  427670:	b	427b6c <ferror@plt+0x25e3c>
  427674:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427678:	add	x8, x8, #0xc
  42767c:	str	x8, [sp, #24]
  427680:	b	427b6c <ferror@plt+0x25e3c>
  427684:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427688:	add	x8, x8, #0x21
  42768c:	str	x8, [sp, #24]
  427690:	b	427b6c <ferror@plt+0x25e3c>
  427694:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427698:	add	x8, x8, #0x36
  42769c:	str	x8, [sp, #24]
  4276a0:	b	427b6c <ferror@plt+0x25e3c>
  4276a4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4276a8:	add	x8, x8, #0x4b
  4276ac:	str	x8, [sp, #24]
  4276b0:	b	427b6c <ferror@plt+0x25e3c>
  4276b4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4276b8:	add	x8, x8, #0x63
  4276bc:	str	x8, [sp, #24]
  4276c0:	b	427b6c <ferror@plt+0x25e3c>
  4276c4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4276c8:	add	x8, x8, #0x7b
  4276cc:	str	x8, [sp, #24]
  4276d0:	b	427b6c <ferror@plt+0x25e3c>
  4276d4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4276d8:	add	x8, x8, #0x93
  4276dc:	str	x8, [sp, #24]
  4276e0:	b	427b6c <ferror@plt+0x25e3c>
  4276e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4276e8:	add	x8, x8, #0xaa
  4276ec:	str	x8, [sp, #24]
  4276f0:	b	427b6c <ferror@plt+0x25e3c>
  4276f4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4276f8:	add	x8, x8, #0xbb
  4276fc:	str	x8, [sp, #24]
  427700:	b	427b6c <ferror@plt+0x25e3c>
  427704:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427708:	add	x8, x8, #0xd3
  42770c:	str	x8, [sp, #24]
  427710:	b	427b6c <ferror@plt+0x25e3c>
  427714:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427718:	add	x8, x8, #0xeb
  42771c:	str	x8, [sp, #24]
  427720:	b	427b6c <ferror@plt+0x25e3c>
  427724:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427728:	add	x8, x8, #0x103
  42772c:	str	x8, [sp, #24]
  427730:	b	427b6c <ferror@plt+0x25e3c>
  427734:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427738:	add	x8, x8, #0x114
  42773c:	str	x8, [sp, #24]
  427740:	b	427b6c <ferror@plt+0x25e3c>
  427744:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427748:	add	x8, x8, #0x125
  42774c:	str	x8, [sp, #24]
  427750:	b	427b6c <ferror@plt+0x25e3c>
  427754:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427758:	add	x8, x8, #0x139
  42775c:	str	x8, [sp, #24]
  427760:	b	427b6c <ferror@plt+0x25e3c>
  427764:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427768:	add	x8, x8, #0x14d
  42776c:	str	x8, [sp, #24]
  427770:	b	427b6c <ferror@plt+0x25e3c>
  427774:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427778:	add	x8, x8, #0x162
  42777c:	str	x8, [sp, #24]
  427780:	b	427b6c <ferror@plt+0x25e3c>
  427784:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427788:	add	x8, x8, #0x177
  42778c:	str	x8, [sp, #24]
  427790:	b	427b6c <ferror@plt+0x25e3c>
  427794:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427798:	add	x8, x8, #0x186
  42779c:	str	x8, [sp, #24]
  4277a0:	b	427b6c <ferror@plt+0x25e3c>
  4277a4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4277a8:	add	x8, x8, #0x19d
  4277ac:	str	x8, [sp, #24]
  4277b0:	b	427b6c <ferror@plt+0x25e3c>
  4277b4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4277b8:	add	x8, x8, #0x1b4
  4277bc:	str	x8, [sp, #24]
  4277c0:	b	427b6c <ferror@plt+0x25e3c>
  4277c4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4277c8:	add	x8, x8, #0x1ce
  4277cc:	str	x8, [sp, #24]
  4277d0:	b	427b6c <ferror@plt+0x25e3c>
  4277d4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4277d8:	add	x8, x8, #0x1e2
  4277dc:	str	x8, [sp, #24]
  4277e0:	b	427b6c <ferror@plt+0x25e3c>
  4277e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4277e8:	add	x8, x8, #0x1fb
  4277ec:	str	x8, [sp, #24]
  4277f0:	b	427b6c <ferror@plt+0x25e3c>
  4277f4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4277f8:	add	x8, x8, #0x215
  4277fc:	str	x8, [sp, #24]
  427800:	b	427b6c <ferror@plt+0x25e3c>
  427804:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427808:	add	x8, x8, #0x229
  42780c:	str	x8, [sp, #24]
  427810:	b	427b6c <ferror@plt+0x25e3c>
  427814:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427818:	add	x8, x8, #0x23d
  42781c:	str	x8, [sp, #24]
  427820:	b	427b6c <ferror@plt+0x25e3c>
  427824:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427828:	add	x8, x8, #0x251
  42782c:	str	x8, [sp, #24]
  427830:	b	427b6c <ferror@plt+0x25e3c>
  427834:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427838:	add	x8, x8, #0x267
  42783c:	str	x8, [sp, #24]
  427840:	b	427b6c <ferror@plt+0x25e3c>
  427844:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427848:	add	x8, x8, #0x279
  42784c:	str	x8, [sp, #24]
  427850:	b	427b6c <ferror@plt+0x25e3c>
  427854:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427858:	add	x8, x8, #0x28b
  42785c:	str	x8, [sp, #24]
  427860:	b	427b6c <ferror@plt+0x25e3c>
  427864:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427868:	add	x8, x8, #0x29f
  42786c:	str	x8, [sp, #24]
  427870:	b	427b6c <ferror@plt+0x25e3c>
  427874:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427878:	add	x8, x8, #0x2b3
  42787c:	str	x8, [sp, #24]
  427880:	b	427b6c <ferror@plt+0x25e3c>
  427884:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427888:	add	x8, x8, #0x2c7
  42788c:	str	x8, [sp, #24]
  427890:	b	427b6c <ferror@plt+0x25e3c>
  427894:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427898:	add	x8, x8, #0x2d9
  42789c:	str	x8, [sp, #24]
  4278a0:	b	427b6c <ferror@plt+0x25e3c>
  4278a4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4278a8:	add	x8, x8, #0x2eb
  4278ac:	str	x8, [sp, #24]
  4278b0:	b	427b6c <ferror@plt+0x25e3c>
  4278b4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4278b8:	add	x8, x8, #0x2fd
  4278bc:	str	x8, [sp, #24]
  4278c0:	b	427b6c <ferror@plt+0x25e3c>
  4278c4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4278c8:	add	x8, x8, #0x30f
  4278cc:	str	x8, [sp, #24]
  4278d0:	b	427b6c <ferror@plt+0x25e3c>
  4278d4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4278d8:	add	x8, x8, #0x321
  4278dc:	str	x8, [sp, #24]
  4278e0:	b	427b6c <ferror@plt+0x25e3c>
  4278e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4278e8:	add	x8, x8, #0x333
  4278ec:	str	x8, [sp, #24]
  4278f0:	b	427b6c <ferror@plt+0x25e3c>
  4278f4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4278f8:	add	x8, x8, #0x345
  4278fc:	str	x8, [sp, #24]
  427900:	b	427b6c <ferror@plt+0x25e3c>
  427904:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427908:	add	x8, x8, #0x359
  42790c:	str	x8, [sp, #24]
  427910:	b	427b6c <ferror@plt+0x25e3c>
  427914:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427918:	add	x8, x8, #0x36f
  42791c:	str	x8, [sp, #24]
  427920:	b	427b6c <ferror@plt+0x25e3c>
  427924:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427928:	add	x8, x8, #0x385
  42792c:	str	x8, [sp, #24]
  427930:	b	427b6c <ferror@plt+0x25e3c>
  427934:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427938:	add	x8, x8, #0x39d
  42793c:	str	x8, [sp, #24]
  427940:	b	427b6c <ferror@plt+0x25e3c>
  427944:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427948:	add	x8, x8, #0x3ae
  42794c:	str	x8, [sp, #24]
  427950:	b	427b6c <ferror@plt+0x25e3c>
  427954:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427958:	add	x8, x8, #0x3c4
  42795c:	str	x8, [sp, #24]
  427960:	b	427b6c <ferror@plt+0x25e3c>
  427964:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427968:	add	x8, x8, #0x3da
  42796c:	str	x8, [sp, #24]
  427970:	b	427b6c <ferror@plt+0x25e3c>
  427974:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427978:	add	x8, x8, #0x3ee
  42797c:	str	x8, [sp, #24]
  427980:	b	427b6c <ferror@plt+0x25e3c>
  427984:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427988:	add	x8, x8, #0x407
  42798c:	str	x8, [sp, #24]
  427990:	b	427b6c <ferror@plt+0x25e3c>
  427994:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427998:	add	x8, x8, #0x41b
  42799c:	str	x8, [sp, #24]
  4279a0:	b	427b6c <ferror@plt+0x25e3c>
  4279a4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4279a8:	add	x8, x8, #0x42c
  4279ac:	str	x8, [sp, #24]
  4279b0:	b	427b6c <ferror@plt+0x25e3c>
  4279b4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4279b8:	add	x8, x8, #0x440
  4279bc:	str	x8, [sp, #24]
  4279c0:	b	427b6c <ferror@plt+0x25e3c>
  4279c4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4279c8:	add	x8, x8, #0x455
  4279cc:	str	x8, [sp, #24]
  4279d0:	b	427b6c <ferror@plt+0x25e3c>
  4279d4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4279d8:	add	x8, x8, #0x46a
  4279dc:	str	x8, [sp, #24]
  4279e0:	b	427b6c <ferror@plt+0x25e3c>
  4279e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4279e8:	add	x8, x8, #0x476
  4279ec:	str	x8, [sp, #24]
  4279f0:	b	427b6c <ferror@plt+0x25e3c>
  4279f4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4279f8:	add	x8, x8, #0x488
  4279fc:	str	x8, [sp, #24]
  427a00:	b	427b6c <ferror@plt+0x25e3c>
  427a04:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a08:	add	x8, x8, #0x49d
  427a0c:	str	x8, [sp, #24]
  427a10:	b	427b6c <ferror@plt+0x25e3c>
  427a14:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a18:	add	x8, x8, #0x4ae
  427a1c:	str	x8, [sp, #24]
  427a20:	b	427b6c <ferror@plt+0x25e3c>
  427a24:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a28:	add	x8, x8, #0x4c9
  427a2c:	str	x8, [sp, #24]
  427a30:	b	427b6c <ferror@plt+0x25e3c>
  427a34:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a38:	add	x8, x8, #0x4e2
  427a3c:	str	x8, [sp, #24]
  427a40:	b	427b6c <ferror@plt+0x25e3c>
  427a44:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a48:	add	x8, x8, #0x4f2
  427a4c:	str	x8, [sp, #24]
  427a50:	b	427b6c <ferror@plt+0x25e3c>
  427a54:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a58:	add	x8, x8, #0x505
  427a5c:	str	x8, [sp, #24]
  427a60:	b	427b6c <ferror@plt+0x25e3c>
  427a64:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a68:	add	x8, x8, #0x513
  427a6c:	str	x8, [sp, #24]
  427a70:	b	427b6c <ferror@plt+0x25e3c>
  427a74:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a78:	add	x8, x8, #0x522
  427a7c:	str	x8, [sp, #24]
  427a80:	b	427b6c <ferror@plt+0x25e3c>
  427a84:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a88:	add	x8, x8, #0x531
  427a8c:	str	x8, [sp, #24]
  427a90:	b	427b6c <ferror@plt+0x25e3c>
  427a94:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427a98:	add	x8, x8, #0x546
  427a9c:	str	x8, [sp, #24]
  427aa0:	b	427b6c <ferror@plt+0x25e3c>
  427aa4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427aa8:	add	x8, x8, #0x553
  427aac:	str	x8, [sp, #24]
  427ab0:	b	427b6c <ferror@plt+0x25e3c>
  427ab4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ab8:	add	x8, x8, #0x560
  427abc:	str	x8, [sp, #24]
  427ac0:	b	427b6c <ferror@plt+0x25e3c>
  427ac4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ac8:	add	x8, x8, #0x573
  427acc:	str	x8, [sp, #24]
  427ad0:	b	427b6c <ferror@plt+0x25e3c>
  427ad4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ad8:	add	x8, x8, #0x585
  427adc:	str	x8, [sp, #24]
  427ae0:	b	427b6c <ferror@plt+0x25e3c>
  427ae4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ae8:	add	x8, x8, #0x593
  427aec:	str	x8, [sp, #24]
  427af0:	b	427b6c <ferror@plt+0x25e3c>
  427af4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427af8:	add	x8, x8, #0x5a8
  427afc:	str	x8, [sp, #24]
  427b00:	b	427b6c <ferror@plt+0x25e3c>
  427b04:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427b08:	add	x8, x8, #0x5be
  427b0c:	str	x8, [sp, #24]
  427b10:	b	427b6c <ferror@plt+0x25e3c>
  427b14:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427b18:	add	x8, x8, #0x5d4
  427b1c:	str	x8, [sp, #24]
  427b20:	b	427b6c <ferror@plt+0x25e3c>
  427b24:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427b28:	add	x8, x8, #0x5e9
  427b2c:	str	x8, [sp, #24]
  427b30:	b	427b6c <ferror@plt+0x25e3c>
  427b34:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427b38:	add	x8, x8, #0x5fe
  427b3c:	str	x8, [sp, #24]
  427b40:	b	427b6c <ferror@plt+0x25e3c>
  427b44:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427b48:	add	x8, x8, #0x612
  427b4c:	str	x8, [sp, #24]
  427b50:	b	427b6c <ferror@plt+0x25e3c>
  427b54:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427b58:	add	x8, x8, #0x626
  427b5c:	str	x8, [sp, #24]
  427b60:	b	427b6c <ferror@plt+0x25e3c>
  427b64:	mov	x8, xzr
  427b68:	str	x8, [sp, #24]
  427b6c:	ldr	x0, [sp, #24]
  427b70:	add	sp, sp, #0x20
  427b74:	ret
  427b78:	sub	sp, sp, #0x20
  427b7c:	str	x0, [sp, #16]
  427b80:	ldr	x8, [sp, #16]
  427b84:	subs	x8, x8, #0x0
  427b88:	cmp	x8, #0xff
  427b8c:	str	x8, [sp, #8]
  427b90:	b.hi	4282bc <ferror@plt+0x2658c>  // b.pmore
  427b94:	adrp	x8, 47b000 <warn@@Base+0x9d44>
  427b98:	add	x8, x8, #0xd0c
  427b9c:	ldr	x11, [sp, #8]
  427ba0:	ldrsw	x10, [x8, x11, lsl #2]
  427ba4:	add	x9, x8, x10
  427ba8:	br	x9
  427bac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427bb0:	add	x8, x8, #0x632
  427bb4:	str	x8, [sp, #24]
  427bb8:	b	4282c4 <ferror@plt+0x26594>
  427bbc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427bc0:	add	x8, x8, #0x63d
  427bc4:	str	x8, [sp, #24]
  427bc8:	b	4282c4 <ferror@plt+0x26594>
  427bcc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427bd0:	add	x8, x8, #0x64a
  427bd4:	str	x8, [sp, #24]
  427bd8:	b	4282c4 <ferror@plt+0x26594>
  427bdc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427be0:	add	x8, x8, #0x657
  427be4:	str	x8, [sp, #24]
  427be8:	b	4282c4 <ferror@plt+0x26594>
  427bec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427bf0:	add	x8, x8, #0x664
  427bf4:	str	x8, [sp, #24]
  427bf8:	b	4282c4 <ferror@plt+0x26594>
  427bfc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c00:	add	x8, x8, #0x674
  427c04:	str	x8, [sp, #24]
  427c08:	b	4282c4 <ferror@plt+0x26594>
  427c0c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c10:	add	x8, x8, #0x684
  427c14:	str	x8, [sp, #24]
  427c18:	b	4282c4 <ferror@plt+0x26594>
  427c1c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c20:	add	x8, x8, #0x694
  427c24:	str	x8, [sp, #24]
  427c28:	b	4282c4 <ferror@plt+0x26594>
  427c2c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c30:	add	x8, x8, #0x6a1
  427c34:	str	x8, [sp, #24]
  427c38:	b	4282c4 <ferror@plt+0x26594>
  427c3c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c40:	add	x8, x8, #0x6b6
  427c44:	str	x8, [sp, #24]
  427c48:	b	4282c4 <ferror@plt+0x26594>
  427c4c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c50:	add	x8, x8, #0x6cc
  427c54:	str	x8, [sp, #24]
  427c58:	b	4282c4 <ferror@plt+0x26594>
  427c5c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c60:	add	x8, x8, #0x6d8
  427c64:	str	x8, [sp, #24]
  427c68:	b	4282c4 <ferror@plt+0x26594>
  427c6c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c70:	add	x8, x8, #0x6e4
  427c74:	str	x8, [sp, #24]
  427c78:	b	4282c4 <ferror@plt+0x26594>
  427c7c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c80:	add	x8, x8, #0x6f8
  427c84:	str	x8, [sp, #24]
  427c88:	b	4282c4 <ferror@plt+0x26594>
  427c8c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427c90:	add	x8, x8, #0x70d
  427c94:	str	x8, [sp, #24]
  427c98:	b	4282c4 <ferror@plt+0x26594>
  427c9c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ca0:	add	x8, x8, #0x719
  427ca4:	str	x8, [sp, #24]
  427ca8:	b	4282c4 <ferror@plt+0x26594>
  427cac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427cb0:	add	x8, x8, #0x728
  427cb4:	str	x8, [sp, #24]
  427cb8:	b	4282c4 <ferror@plt+0x26594>
  427cbc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427cc0:	add	x8, x8, #0x737
  427cc4:	str	x8, [sp, #24]
  427cc8:	b	4282c4 <ferror@plt+0x26594>
  427ccc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427cd0:	add	x8, x8, #0x746
  427cd4:	str	x8, [sp, #24]
  427cd8:	b	4282c4 <ferror@plt+0x26594>
  427cdc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ce0:	add	x8, x8, #0x755
  427ce4:	str	x8, [sp, #24]
  427ce8:	b	4282c4 <ferror@plt+0x26594>
  427cec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427cf0:	add	x8, x8, #0x760
  427cf4:	str	x8, [sp, #24]
  427cf8:	b	4282c4 <ferror@plt+0x26594>
  427cfc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d00:	add	x8, x8, #0x76f
  427d04:	str	x8, [sp, #24]
  427d08:	b	4282c4 <ferror@plt+0x26594>
  427d0c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d10:	add	x8, x8, #0x77e
  427d14:	str	x8, [sp, #24]
  427d18:	b	4282c4 <ferror@plt+0x26594>
  427d1c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d20:	add	x8, x8, #0x78d
  427d24:	str	x8, [sp, #24]
  427d28:	b	4282c4 <ferror@plt+0x26594>
  427d2c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d30:	add	x8, x8, #0x79d
  427d34:	str	x8, [sp, #24]
  427d38:	b	4282c4 <ferror@plt+0x26594>
  427d3c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d40:	add	x8, x8, #0x7ab
  427d44:	str	x8, [sp, #24]
  427d48:	b	4282c4 <ferror@plt+0x26594>
  427d4c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d50:	add	x8, x8, #0x7b9
  427d54:	str	x8, [sp, #24]
  427d58:	b	4282c4 <ferror@plt+0x26594>
  427d5c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d60:	add	x8, x8, #0x7c5
  427d64:	str	x8, [sp, #24]
  427d68:	b	4282c4 <ferror@plt+0x26594>
  427d6c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d70:	add	x8, x8, #0x7d1
  427d74:	str	x8, [sp, #24]
  427d78:	b	4282c4 <ferror@plt+0x26594>
  427d7c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d80:	add	x8, x8, #0x7e0
  427d84:	str	x8, [sp, #24]
  427d88:	b	4282c4 <ferror@plt+0x26594>
  427d8c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427d90:	add	x8, x8, #0x7ef
  427d94:	str	x8, [sp, #24]
  427d98:	b	4282c4 <ferror@plt+0x26594>
  427d9c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427da0:	add	x8, x8, #0x7fe
  427da4:	str	x8, [sp, #24]
  427da8:	b	4282c4 <ferror@plt+0x26594>
  427dac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427db0:	add	x8, x8, #0x80d
  427db4:	str	x8, [sp, #24]
  427db8:	b	4282c4 <ferror@plt+0x26594>
  427dbc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427dc0:	add	x8, x8, #0x81c
  427dc4:	str	x8, [sp, #24]
  427dc8:	b	4282c4 <ferror@plt+0x26594>
  427dcc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427dd0:	add	x8, x8, #0x82a
  427dd4:	str	x8, [sp, #24]
  427dd8:	b	4282c4 <ferror@plt+0x26594>
  427ddc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427de0:	add	x8, x8, #0x83b
  427de4:	str	x8, [sp, #24]
  427de8:	b	4282c4 <ferror@plt+0x26594>
  427dec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427df0:	add	x8, x8, #0x84c
  427df4:	str	x8, [sp, #24]
  427df8:	b	4282c4 <ferror@plt+0x26594>
  427dfc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e00:	add	x8, x8, #0x85d
  427e04:	str	x8, [sp, #24]
  427e08:	b	4282c4 <ferror@plt+0x26594>
  427e0c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e10:	add	x8, x8, #0x86a
  427e14:	str	x8, [sp, #24]
  427e18:	b	4282c4 <ferror@plt+0x26594>
  427e1c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e20:	add	x8, x8, #0x874
  427e24:	str	x8, [sp, #24]
  427e28:	b	4282c4 <ferror@plt+0x26594>
  427e2c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e30:	add	x8, x8, #0x883
  427e34:	str	x8, [sp, #24]
  427e38:	b	4282c4 <ferror@plt+0x26594>
  427e3c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e40:	add	x8, x8, #0x891
  427e44:	str	x8, [sp, #24]
  427e48:	b	4282c4 <ferror@plt+0x26594>
  427e4c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e50:	add	x8, x8, #0x8a2
  427e54:	str	x8, [sp, #24]
  427e58:	b	4282c4 <ferror@plt+0x26594>
  427e5c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e60:	add	x8, x8, #0x8b3
  427e64:	str	x8, [sp, #24]
  427e68:	b	4282c4 <ferror@plt+0x26594>
  427e6c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e70:	add	x8, x8, #0x8c4
  427e74:	str	x8, [sp, #24]
  427e78:	b	4282c4 <ferror@plt+0x26594>
  427e7c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e80:	add	x8, x8, #0x8d2
  427e84:	str	x8, [sp, #24]
  427e88:	b	4282c4 <ferror@plt+0x26594>
  427e8c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427e90:	add	x8, x8, #0x8e1
  427e94:	str	x8, [sp, #24]
  427e98:	b	4282c4 <ferror@plt+0x26594>
  427e9c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ea0:	add	x8, x8, #0x8f3
  427ea4:	str	x8, [sp, #24]
  427ea8:	b	4282c4 <ferror@plt+0x26594>
  427eac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427eb0:	add	x8, x8, #0x905
  427eb4:	str	x8, [sp, #24]
  427eb8:	b	4282c4 <ferror@plt+0x26594>
  427ebc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ec0:	add	x8, x8, #0x917
  427ec4:	str	x8, [sp, #24]
  427ec8:	b	4282c4 <ferror@plt+0x26594>
  427ecc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ed0:	add	x8, x8, #0x926
  427ed4:	str	x8, [sp, #24]
  427ed8:	b	4282c4 <ferror@plt+0x26594>
  427edc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ee0:	add	x8, x8, #0x938
  427ee4:	str	x8, [sp, #24]
  427ee8:	b	4282c4 <ferror@plt+0x26594>
  427eec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ef0:	add	x8, x8, #0x94d
  427ef4:	str	x8, [sp, #24]
  427ef8:	b	4282c4 <ferror@plt+0x26594>
  427efc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f00:	add	x8, x8, #0x962
  427f04:	str	x8, [sp, #24]
  427f08:	b	4282c4 <ferror@plt+0x26594>
  427f0c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f10:	add	x8, x8, #0x977
  427f14:	str	x8, [sp, #24]
  427f18:	b	4282c4 <ferror@plt+0x26594>
  427f1c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f20:	add	x8, x8, #0x989
  427f24:	str	x8, [sp, #24]
  427f28:	b	4282c4 <ferror@plt+0x26594>
  427f2c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f30:	add	x8, x8, #0x99e
  427f34:	str	x8, [sp, #24]
  427f38:	b	4282c4 <ferror@plt+0x26594>
  427f3c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f40:	add	x8, x8, #0x9b3
  427f44:	str	x8, [sp, #24]
  427f48:	b	4282c4 <ferror@plt+0x26594>
  427f4c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f50:	add	x8, x8, #0x9c8
  427f54:	str	x8, [sp, #24]
  427f58:	b	4282c4 <ferror@plt+0x26594>
  427f5c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f60:	add	x8, x8, #0x9da
  427f64:	str	x8, [sp, #24]
  427f68:	b	4282c4 <ferror@plt+0x26594>
  427f6c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f70:	add	x8, x8, #0x9ef
  427f74:	str	x8, [sp, #24]
  427f78:	b	4282c4 <ferror@plt+0x26594>
  427f7c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f80:	add	x8, x8, #0xa04
  427f84:	str	x8, [sp, #24]
  427f88:	b	4282c4 <ferror@plt+0x26594>
  427f8c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427f90:	add	x8, x8, #0xa19
  427f94:	str	x8, [sp, #24]
  427f98:	b	4282c4 <ferror@plt+0x26594>
  427f9c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427fa0:	add	x8, x8, #0xa2c
  427fa4:	str	x8, [sp, #24]
  427fa8:	b	4282c4 <ferror@plt+0x26594>
  427fac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427fb0:	add	x8, x8, #0xa42
  427fb4:	str	x8, [sp, #24]
  427fb8:	b	4282c4 <ferror@plt+0x26594>
  427fbc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427fc0:	add	x8, x8, #0xa58
  427fc4:	str	x8, [sp, #24]
  427fc8:	b	4282c4 <ferror@plt+0x26594>
  427fcc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427fd0:	add	x8, x8, #0xa6e
  427fd4:	str	x8, [sp, #24]
  427fd8:	b	4282c4 <ferror@plt+0x26594>
  427fdc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427fe0:	add	x8, x8, #0xa7a
  427fe4:	str	x8, [sp, #24]
  427fe8:	b	4282c4 <ferror@plt+0x26594>
  427fec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  427ff0:	add	x8, x8, #0xa86
  427ff4:	str	x8, [sp, #24]
  427ff8:	b	4282c4 <ferror@plt+0x26594>
  427ffc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428000:	add	x8, x8, #0xa98
  428004:	str	x8, [sp, #24]
  428008:	b	4282c4 <ferror@plt+0x26594>
  42800c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428010:	add	x8, x8, #0xaaa
  428014:	str	x8, [sp, #24]
  428018:	b	4282c4 <ferror@plt+0x26594>
  42801c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428020:	add	x8, x8, #0xabf
  428024:	str	x8, [sp, #24]
  428028:	b	4282c4 <ferror@plt+0x26594>
  42802c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428030:	add	x8, x8, #0xad4
  428034:	str	x8, [sp, #24]
  428038:	b	4282c4 <ferror@plt+0x26594>
  42803c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428040:	add	x8, x8, #0xae9
  428044:	str	x8, [sp, #24]
  428048:	b	4282c4 <ferror@plt+0x26594>
  42804c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428050:	add	x8, x8, #0xafa
  428054:	str	x8, [sp, #24]
  428058:	b	4282c4 <ferror@plt+0x26594>
  42805c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428060:	add	x8, x8, #0xb0c
  428064:	str	x8, [sp, #24]
  428068:	b	4282c4 <ferror@plt+0x26594>
  42806c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428070:	add	x8, x8, #0xb1e
  428074:	str	x8, [sp, #24]
  428078:	b	4282c4 <ferror@plt+0x26594>
  42807c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428080:	add	x8, x8, #0xb2e
  428084:	str	x8, [sp, #24]
  428088:	b	4282c4 <ferror@plt+0x26594>
  42808c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428090:	add	x8, x8, #0xb3f
  428094:	str	x8, [sp, #24]
  428098:	b	4282c4 <ferror@plt+0x26594>
  42809c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4280a0:	add	x8, x8, #0xb52
  4280a4:	str	x8, [sp, #24]
  4280a8:	b	4282c4 <ferror@plt+0x26594>
  4280ac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4280b0:	add	x8, x8, #0xb65
  4280b4:	str	x8, [sp, #24]
  4280b8:	b	4282c4 <ferror@plt+0x26594>
  4280bc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4280c0:	add	x8, x8, #0xb78
  4280c4:	str	x8, [sp, #24]
  4280c8:	b	4282c4 <ferror@plt+0x26594>
  4280cc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4280d0:	add	x8, x8, #0xb8b
  4280d4:	str	x8, [sp, #24]
  4280d8:	b	4282c4 <ferror@plt+0x26594>
  4280dc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4280e0:	add	x8, x8, #0xb9d
  4280e4:	str	x8, [sp, #24]
  4280e8:	b	4282c4 <ferror@plt+0x26594>
  4280ec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4280f0:	add	x8, x8, #0xbae
  4280f4:	str	x8, [sp, #24]
  4280f8:	b	4282c4 <ferror@plt+0x26594>
  4280fc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428100:	add	x8, x8, #0xbbb
  428104:	str	x8, [sp, #24]
  428108:	b	4282c4 <ferror@plt+0x26594>
  42810c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428110:	add	x8, x8, #0xbc9
  428114:	str	x8, [sp, #24]
  428118:	b	4282c4 <ferror@plt+0x26594>
  42811c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428120:	add	x8, x8, #0xbd8
  428124:	str	x8, [sp, #24]
  428128:	b	4282c4 <ferror@plt+0x26594>
  42812c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428130:	add	x8, x8, #0xbe8
  428134:	str	x8, [sp, #24]
  428138:	b	4282c4 <ferror@plt+0x26594>
  42813c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428140:	add	x8, x8, #0xbf8
  428144:	str	x8, [sp, #24]
  428148:	b	4282c4 <ferror@plt+0x26594>
  42814c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428150:	add	x8, x8, #0xc08
  428154:	str	x8, [sp, #24]
  428158:	b	4282c4 <ferror@plt+0x26594>
  42815c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428160:	add	x8, x8, #0xc18
  428164:	str	x8, [sp, #24]
  428168:	b	4282c4 <ferror@plt+0x26594>
  42816c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428170:	add	x8, x8, #0xc28
  428174:	str	x8, [sp, #24]
  428178:	b	4282c4 <ferror@plt+0x26594>
  42817c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428180:	add	x8, x8, #0xc38
  428184:	str	x8, [sp, #24]
  428188:	b	4282c4 <ferror@plt+0x26594>
  42818c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428190:	add	x8, x8, #0xc48
  428194:	str	x8, [sp, #24]
  428198:	b	4282c4 <ferror@plt+0x26594>
  42819c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4281a0:	add	x8, x8, #0xc58
  4281a4:	str	x8, [sp, #24]
  4281a8:	b	4282c4 <ferror@plt+0x26594>
  4281ac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4281b0:	add	x8, x8, #0xc68
  4281b4:	str	x8, [sp, #24]
  4281b8:	b	4282c4 <ferror@plt+0x26594>
  4281bc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4281c0:	add	x8, x8, #0xc7b
  4281c4:	str	x8, [sp, #24]
  4281c8:	b	4282c4 <ferror@plt+0x26594>
  4281cc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4281d0:	add	x8, x8, #0xc92
  4281d4:	str	x8, [sp, #24]
  4281d8:	b	4282c4 <ferror@plt+0x26594>
  4281dc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4281e0:	add	x8, x8, #0xca9
  4281e4:	str	x8, [sp, #24]
  4281e8:	b	4282c4 <ferror@plt+0x26594>
  4281ec:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4281f0:	add	x8, x8, #0xcc0
  4281f4:	str	x8, [sp, #24]
  4281f8:	b	4282c4 <ferror@plt+0x26594>
  4281fc:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428200:	add	x8, x8, #0xcd7
  428204:	str	x8, [sp, #24]
  428208:	b	4282c4 <ferror@plt+0x26594>
  42820c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428210:	add	x8, x8, #0xcee
  428214:	str	x8, [sp, #24]
  428218:	b	4282c4 <ferror@plt+0x26594>
  42821c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428220:	add	x8, x8, #0xd05
  428224:	str	x8, [sp, #24]
  428228:	b	4282c4 <ferror@plt+0x26594>
  42822c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428230:	add	x8, x8, #0xd16
  428234:	str	x8, [sp, #24]
  428238:	b	4282c4 <ferror@plt+0x26594>
  42823c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428240:	add	x8, x8, #0xd27
  428244:	str	x8, [sp, #24]
  428248:	b	4282c4 <ferror@plt+0x26594>
  42824c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428250:	add	x8, x8, #0xd37
  428254:	str	x8, [sp, #24]
  428258:	b	4282c4 <ferror@plt+0x26594>
  42825c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428260:	add	x8, x8, #0xd43
  428264:	str	x8, [sp, #24]
  428268:	b	4282c4 <ferror@plt+0x26594>
  42826c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428270:	add	x8, x8, #0xd52
  428274:	str	x8, [sp, #24]
  428278:	b	4282c4 <ferror@plt+0x26594>
  42827c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428280:	add	x8, x8, #0xd61
  428284:	str	x8, [sp, #24]
  428288:	b	4282c4 <ferror@plt+0x26594>
  42828c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428290:	add	x8, x8, #0xd70
  428294:	str	x8, [sp, #24]
  428298:	b	4282c4 <ferror@plt+0x26594>
  42829c:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4282a0:	add	x8, x8, #0xd84
  4282a4:	str	x8, [sp, #24]
  4282a8:	b	4282c4 <ferror@plt+0x26594>
  4282ac:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4282b0:	add	x8, x8, #0xd96
  4282b4:	str	x8, [sp, #24]
  4282b8:	b	4282c4 <ferror@plt+0x26594>
  4282bc:	mov	x8, xzr
  4282c0:	str	x8, [sp, #24]
  4282c4:	ldr	x0, [sp, #24]
  4282c8:	add	sp, sp, #0x20
  4282cc:	ret
  4282d0:	sub	sp, sp, #0x20
  4282d4:	str	x0, [sp, #16]
  4282d8:	ldr	x8, [sp, #16]
  4282dc:	subs	x8, x8, #0x0
  4282e0:	cmp	x8, #0xfe
  4282e4:	str	x8, [sp, #8]
  4282e8:	b.hi	428d04 <ferror@plt+0x26fd4>  // b.pmore
  4282ec:	adrp	x8, 47c000 <warn@@Base+0xad44>
  4282f0:	add	x8, x8, #0x10c
  4282f4:	ldr	x11, [sp, #8]
  4282f8:	ldrsw	x10, [x8, x11, lsl #2]
  4282fc:	add	x9, x8, x10
  428300:	br	x9
  428304:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428308:	add	x8, x8, #0xda2
  42830c:	str	x8, [sp, #24]
  428310:	b	428d0c <ferror@plt+0x26fdc>
  428314:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428318:	add	x8, x8, #0xdaf
  42831c:	str	x8, [sp, #24]
  428320:	b	428d0c <ferror@plt+0x26fdc>
  428324:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428328:	add	x8, x8, #0xdbe
  42832c:	str	x8, [sp, #24]
  428330:	b	428d0c <ferror@plt+0x26fdc>
  428334:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428338:	add	x8, x8, #0xdcd
  42833c:	str	x8, [sp, #24]
  428340:	b	428d0c <ferror@plt+0x26fdc>
  428344:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428348:	add	x8, x8, #0xddc
  42834c:	str	x8, [sp, #24]
  428350:	b	428d0c <ferror@plt+0x26fdc>
  428354:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428358:	add	x8, x8, #0xdee
  42835c:	str	x8, [sp, #24]
  428360:	b	428d0c <ferror@plt+0x26fdc>
  428364:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428368:	add	x8, x8, #0xe00
  42836c:	str	x8, [sp, #24]
  428370:	b	428d0c <ferror@plt+0x26fdc>
  428374:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428378:	add	x8, x8, #0xe12
  42837c:	str	x8, [sp, #24]
  428380:	b	428d0c <ferror@plt+0x26fdc>
  428384:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428388:	add	x8, x8, #0xe21
  42838c:	str	x8, [sp, #24]
  428390:	b	428d0c <ferror@plt+0x26fdc>
  428394:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428398:	add	x8, x8, #0xe38
  42839c:	str	x8, [sp, #24]
  4283a0:	b	428d0c <ferror@plt+0x26fdc>
  4283a4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4283a8:	add	x8, x8, #0xe50
  4283ac:	str	x8, [sp, #24]
  4283b0:	b	428d0c <ferror@plt+0x26fdc>
  4283b4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4283b8:	add	x8, x8, #0xe5e
  4283bc:	str	x8, [sp, #24]
  4283c0:	b	428d0c <ferror@plt+0x26fdc>
  4283c4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4283c8:	add	x8, x8, #0xe6c
  4283cc:	str	x8, [sp, #24]
  4283d0:	b	428d0c <ferror@plt+0x26fdc>
  4283d4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4283d8:	add	x8, x8, #0xe82
  4283dc:	str	x8, [sp, #24]
  4283e0:	b	428d0c <ferror@plt+0x26fdc>
  4283e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4283e8:	add	x8, x8, #0xe99
  4283ec:	str	x8, [sp, #24]
  4283f0:	b	428d0c <ferror@plt+0x26fdc>
  4283f4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4283f8:	add	x8, x8, #0xea7
  4283fc:	str	x8, [sp, #24]
  428400:	b	428d0c <ferror@plt+0x26fdc>
  428404:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428408:	add	x8, x8, #0xeb8
  42840c:	str	x8, [sp, #24]
  428410:	b	428d0c <ferror@plt+0x26fdc>
  428414:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428418:	add	x8, x8, #0xec9
  42841c:	str	x8, [sp, #24]
  428420:	b	428d0c <ferror@plt+0x26fdc>
  428424:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428428:	add	x8, x8, #0xeda
  42842c:	str	x8, [sp, #24]
  428430:	b	428d0c <ferror@plt+0x26fdc>
  428434:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428438:	add	x8, x8, #0xee7
  42843c:	str	x8, [sp, #24]
  428440:	b	428d0c <ferror@plt+0x26fdc>
  428444:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428448:	add	x8, x8, #0xef8
  42844c:	str	x8, [sp, #24]
  428450:	b	428d0c <ferror@plt+0x26fdc>
  428454:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428458:	add	x8, x8, #0xf09
  42845c:	str	x8, [sp, #24]
  428460:	b	428d0c <ferror@plt+0x26fdc>
  428464:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428468:	add	x8, x8, #0xf1a
  42846c:	str	x8, [sp, #24]
  428470:	b	428d0c <ferror@plt+0x26fdc>
  428474:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428478:	add	x8, x8, #0xf2a
  42847c:	str	x8, [sp, #24]
  428480:	b	428d0c <ferror@plt+0x26fdc>
  428484:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428488:	add	x8, x8, #0xf3a
  42848c:	str	x8, [sp, #24]
  428490:	b	428d0c <ferror@plt+0x26fdc>
  428494:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428498:	add	x8, x8, #0xf48
  42849c:	str	x8, [sp, #24]
  4284a0:	b	428d0c <ferror@plt+0x26fdc>
  4284a4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4284a8:	add	x8, x8, #0xf56
  4284ac:	str	x8, [sp, #24]
  4284b0:	b	428d0c <ferror@plt+0x26fdc>
  4284b4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4284b8:	add	x8, x8, #0xf67
  4284bc:	str	x8, [sp, #24]
  4284c0:	b	428d0c <ferror@plt+0x26fdc>
  4284c4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4284c8:	add	x8, x8, #0xf78
  4284cc:	str	x8, [sp, #24]
  4284d0:	b	428d0c <ferror@plt+0x26fdc>
  4284d4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4284d8:	add	x8, x8, #0xf89
  4284dc:	str	x8, [sp, #24]
  4284e0:	b	428d0c <ferror@plt+0x26fdc>
  4284e4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4284e8:	add	x8, x8, #0xf9a
  4284ec:	str	x8, [sp, #24]
  4284f0:	b	428d0c <ferror@plt+0x26fdc>
  4284f4:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  4284f8:	add	x8, x8, #0xfaa
  4284fc:	str	x8, [sp, #24]
  428500:	b	428d0c <ferror@plt+0x26fdc>
  428504:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428508:	add	x8, x8, #0xfbd
  42850c:	str	x8, [sp, #24]
  428510:	b	428d0c <ferror@plt+0x26fdc>
  428514:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428518:	add	x8, x8, #0xfd0
  42851c:	str	x8, [sp, #24]
  428520:	b	428d0c <ferror@plt+0x26fdc>
  428524:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428528:	add	x8, x8, #0xfe3
  42852c:	str	x8, [sp, #24]
  428530:	b	428d0c <ferror@plt+0x26fdc>
  428534:	adrp	x8, 48d000 <warn@@Base+0x1bd44>
  428538:	add	x8, x8, #0xff1
  42853c:	str	x8, [sp, #24]
  428540:	b	428d0c <ferror@plt+0x26fdc>
  428544:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428548:	add	x8, x8, #0x0
  42854c:	str	x8, [sp, #24]
  428550:	b	428d0c <ferror@plt+0x26fdc>
  428554:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428558:	add	x8, x8, #0x16
  42855c:	str	x8, [sp, #24]
  428560:	b	428d0c <ferror@plt+0x26fdc>
  428564:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428568:	add	x8, x8, #0x2d
  42856c:	str	x8, [sp, #24]
  428570:	b	428d0c <ferror@plt+0x26fdc>
  428574:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428578:	add	x8, x8, #0x44
  42857c:	str	x8, [sp, #24]
  428580:	b	428d0c <ferror@plt+0x26fdc>
  428584:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428588:	add	x8, x8, #0x5c
  42858c:	str	x8, [sp, #24]
  428590:	b	428d0c <ferror@plt+0x26fdc>
  428594:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428598:	add	x8, x8, #0x6c
  42859c:	str	x8, [sp, #24]
  4285a0:	b	428d0c <ferror@plt+0x26fdc>
  4285a4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4285a8:	add	x8, x8, #0x7a
  4285ac:	str	x8, [sp, #24]
  4285b0:	b	428d0c <ferror@plt+0x26fdc>
  4285b4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4285b8:	add	x8, x8, #0x88
  4285bc:	str	x8, [sp, #24]
  4285c0:	b	428d0c <ferror@plt+0x26fdc>
  4285c4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4285c8:	add	x8, x8, #0x99
  4285cc:	str	x8, [sp, #24]
  4285d0:	b	428d0c <ferror@plt+0x26fdc>
  4285d4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4285d8:	add	x8, x8, #0xa7
  4285dc:	str	x8, [sp, #24]
  4285e0:	b	428d0c <ferror@plt+0x26fdc>
  4285e4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4285e8:	add	x8, x8, #0xb8
  4285ec:	str	x8, [sp, #24]
  4285f0:	b	428d0c <ferror@plt+0x26fdc>
  4285f4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4285f8:	add	x8, x8, #0xc9
  4285fc:	str	x8, [sp, #24]
  428600:	b	428d0c <ferror@plt+0x26fdc>
  428604:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428608:	add	x8, x8, #0xda
  42860c:	str	x8, [sp, #24]
  428610:	b	428d0c <ferror@plt+0x26fdc>
  428614:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428618:	add	x8, x8, #0xe6
  42861c:	str	x8, [sp, #24]
  428620:	b	428d0c <ferror@plt+0x26fdc>
  428624:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428628:	add	x8, x8, #0xf7
  42862c:	str	x8, [sp, #24]
  428630:	b	428d0c <ferror@plt+0x26fdc>
  428634:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428638:	add	x8, x8, #0x10b
  42863c:	str	x8, [sp, #24]
  428640:	b	428d0c <ferror@plt+0x26fdc>
  428644:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428648:	add	x8, x8, #0x11f
  42864c:	str	x8, [sp, #24]
  428650:	b	428d0c <ferror@plt+0x26fdc>
  428654:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428658:	add	x8, x8, #0x133
  42865c:	str	x8, [sp, #24]
  428660:	b	428d0c <ferror@plt+0x26fdc>
  428664:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428668:	add	x8, x8, #0x145
  42866c:	str	x8, [sp, #24]
  428670:	b	428d0c <ferror@plt+0x26fdc>
  428674:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428678:	add	x8, x8, #0x15a
  42867c:	str	x8, [sp, #24]
  428680:	b	428d0c <ferror@plt+0x26fdc>
  428684:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428688:	add	x8, x8, #0x16b
  42868c:	str	x8, [sp, #24]
  428690:	b	428d0c <ferror@plt+0x26fdc>
  428694:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428698:	add	x8, x8, #0x17f
  42869c:	str	x8, [sp, #24]
  4286a0:	b	428d0c <ferror@plt+0x26fdc>
  4286a4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4286a8:	add	x8, x8, #0x193
  4286ac:	str	x8, [sp, #24]
  4286b0:	b	428d0c <ferror@plt+0x26fdc>
  4286b4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4286b8:	add	x8, x8, #0x1a6
  4286bc:	str	x8, [sp, #24]
  4286c0:	b	428d0c <ferror@plt+0x26fdc>
  4286c4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4286c8:	add	x8, x8, #0x1bc
  4286cc:	str	x8, [sp, #24]
  4286d0:	b	428d0c <ferror@plt+0x26fdc>
  4286d4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4286d8:	add	x8, x8, #0x1cd
  4286dc:	str	x8, [sp, #24]
  4286e0:	b	428d0c <ferror@plt+0x26fdc>
  4286e4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4286e8:	add	x8, x8, #0x1e1
  4286ec:	str	x8, [sp, #24]
  4286f0:	b	428d0c <ferror@plt+0x26fdc>
  4286f4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4286f8:	add	x8, x8, #0x1f5
  4286fc:	str	x8, [sp, #24]
  428700:	b	428d0c <ferror@plt+0x26fdc>
  428704:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428708:	add	x8, x8, #0x20c
  42870c:	str	x8, [sp, #24]
  428710:	b	428d0c <ferror@plt+0x26fdc>
  428714:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428718:	add	x8, x8, #0x218
  42871c:	str	x8, [sp, #24]
  428720:	b	428d0c <ferror@plt+0x26fdc>
  428724:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428728:	add	x8, x8, #0x229
  42872c:	str	x8, [sp, #24]
  428730:	b	428d0c <ferror@plt+0x26fdc>
  428734:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428738:	add	x8, x8, #0x239
  42873c:	str	x8, [sp, #24]
  428740:	b	428d0c <ferror@plt+0x26fdc>
  428744:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428748:	add	x8, x8, #0x24c
  42874c:	str	x8, [sp, #24]
  428750:	b	428d0c <ferror@plt+0x26fdc>
  428754:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428758:	add	x8, x8, #0x25f
  42875c:	str	x8, [sp, #24]
  428760:	b	428d0c <ferror@plt+0x26fdc>
  428764:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428768:	add	x8, x8, #0x272
  42876c:	str	x8, [sp, #24]
  428770:	b	428d0c <ferror@plt+0x26fdc>
  428774:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428778:	add	x8, x8, #0x282
  42877c:	str	x8, [sp, #24]
  428780:	b	428d0c <ferror@plt+0x26fdc>
  428784:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428788:	add	x8, x8, #0x293
  42878c:	str	x8, [sp, #24]
  428790:	b	428d0c <ferror@plt+0x26fdc>
  428794:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428798:	add	x8, x8, #0x2a7
  42879c:	str	x8, [sp, #24]
  4287a0:	b	428d0c <ferror@plt+0x26fdc>
  4287a4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4287a8:	add	x8, x8, #0x2bb
  4287ac:	str	x8, [sp, #24]
  4287b0:	b	428d0c <ferror@plt+0x26fdc>
  4287b4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4287b8:	add	x8, x8, #0x2cf
  4287bc:	str	x8, [sp, #24]
  4287c0:	b	428d0c <ferror@plt+0x26fdc>
  4287c4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4287c8:	add	x8, x8, #0x2e0
  4287cc:	str	x8, [sp, #24]
  4287d0:	b	428d0c <ferror@plt+0x26fdc>
  4287d4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4287d8:	add	x8, x8, #0x2f4
  4287dc:	str	x8, [sp, #24]
  4287e0:	b	428d0c <ferror@plt+0x26fdc>
  4287e4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4287e8:	add	x8, x8, #0x30b
  4287ec:	str	x8, [sp, #24]
  4287f0:	b	428d0c <ferror@plt+0x26fdc>
  4287f4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4287f8:	add	x8, x8, #0x322
  4287fc:	str	x8, [sp, #24]
  428800:	b	428d0c <ferror@plt+0x26fdc>
  428804:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428808:	add	x8, x8, #0x339
  42880c:	str	x8, [sp, #24]
  428810:	b	428d0c <ferror@plt+0x26fdc>
  428814:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428818:	add	x8, x8, #0x34d
  42881c:	str	x8, [sp, #24]
  428820:	b	428d0c <ferror@plt+0x26fdc>
  428824:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428828:	add	x8, x8, #0x364
  42882c:	str	x8, [sp, #24]
  428830:	b	428d0c <ferror@plt+0x26fdc>
  428834:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428838:	add	x8, x8, #0x37b
  42883c:	str	x8, [sp, #24]
  428840:	b	428d0c <ferror@plt+0x26fdc>
  428844:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428848:	add	x8, x8, #0x392
  42884c:	str	x8, [sp, #24]
  428850:	b	428d0c <ferror@plt+0x26fdc>
  428854:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428858:	add	x8, x8, #0x3a9
  42885c:	str	x8, [sp, #24]
  428860:	b	428d0c <ferror@plt+0x26fdc>
  428864:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428868:	add	x8, x8, #0x3c3
  42886c:	str	x8, [sp, #24]
  428870:	b	428d0c <ferror@plt+0x26fdc>
  428874:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428878:	add	x8, x8, #0x3da
  42887c:	str	x8, [sp, #24]
  428880:	b	428d0c <ferror@plt+0x26fdc>
  428884:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428888:	add	x8, x8, #0x3f1
  42888c:	str	x8, [sp, #24]
  428890:	b	428d0c <ferror@plt+0x26fdc>
  428894:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428898:	add	x8, x8, #0x409
  42889c:	str	x8, [sp, #24]
  4288a0:	b	428d0c <ferror@plt+0x26fdc>
  4288a4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4288a8:	add	x8, x8, #0x424
  4288ac:	str	x8, [sp, #24]
  4288b0:	b	428d0c <ferror@plt+0x26fdc>
  4288b4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4288b8:	add	x8, x8, #0x43c
  4288bc:	str	x8, [sp, #24]
  4288c0:	b	428d0c <ferror@plt+0x26fdc>
  4288c4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4288c8:	add	x8, x8, #0x454
  4288cc:	str	x8, [sp, #24]
  4288d0:	b	428d0c <ferror@plt+0x26fdc>
  4288d4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4288d8:	add	x8, x8, #0x467
  4288dc:	str	x8, [sp, #24]
  4288e0:	b	428d0c <ferror@plt+0x26fdc>
  4288e4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4288e8:	add	x8, x8, #0x47d
  4288ec:	str	x8, [sp, #24]
  4288f0:	b	428d0c <ferror@plt+0x26fdc>
  4288f4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4288f8:	add	x8, x8, #0x494
  4288fc:	str	x8, [sp, #24]
  428900:	b	428d0c <ferror@plt+0x26fdc>
  428904:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428908:	add	x8, x8, #0x4ac
  42890c:	str	x8, [sp, #24]
  428910:	b	428d0c <ferror@plt+0x26fdc>
  428914:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428918:	add	x8, x8, #0x4c4
  42891c:	str	x8, [sp, #24]
  428920:	b	428d0c <ferror@plt+0x26fdc>
  428924:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428928:	add	x8, x8, #0x4dd
  42892c:	str	x8, [sp, #24]
  428930:	b	428d0c <ferror@plt+0x26fdc>
  428934:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428938:	add	x8, x8, #0x4f1
  42893c:	str	x8, [sp, #24]
  428940:	b	428d0c <ferror@plt+0x26fdc>
  428944:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428948:	add	x8, x8, #0x508
  42894c:	str	x8, [sp, #24]
  428950:	b	428d0c <ferror@plt+0x26fdc>
  428954:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428958:	add	x8, x8, #0x520
  42895c:	str	x8, [sp, #24]
  428960:	b	428d0c <ferror@plt+0x26fdc>
  428964:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428968:	add	x8, x8, #0x539
  42896c:	str	x8, [sp, #24]
  428970:	b	428d0c <ferror@plt+0x26fdc>
  428974:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428978:	add	x8, x8, #0x552
  42897c:	str	x8, [sp, #24]
  428980:	b	428d0c <ferror@plt+0x26fdc>
  428984:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428988:	add	x8, x8, #0x56c
  42898c:	str	x8, [sp, #24]
  428990:	b	428d0c <ferror@plt+0x26fdc>
  428994:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428998:	add	x8, x8, #0x57a
  42899c:	str	x8, [sp, #24]
  4289a0:	b	428d0c <ferror@plt+0x26fdc>
  4289a4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4289a8:	add	x8, x8, #0x588
  4289ac:	str	x8, [sp, #24]
  4289b0:	b	428d0c <ferror@plt+0x26fdc>
  4289b4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4289b8:	add	x8, x8, #0x598
  4289bc:	str	x8, [sp, #24]
  4289c0:	b	428d0c <ferror@plt+0x26fdc>
  4289c4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4289c8:	add	x8, x8, #0x5ac
  4289cc:	str	x8, [sp, #24]
  4289d0:	b	428d0c <ferror@plt+0x26fdc>
  4289d4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4289d8:	add	x8, x8, #0x5c1
  4289dc:	str	x8, [sp, #24]
  4289e0:	b	428d0c <ferror@plt+0x26fdc>
  4289e4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4289e8:	add	x8, x8, #0x5d6
  4289ec:	str	x8, [sp, #24]
  4289f0:	b	428d0c <ferror@plt+0x26fdc>
  4289f4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4289f8:	add	x8, x8, #0x5ec
  4289fc:	str	x8, [sp, #24]
  428a00:	b	428d0c <ferror@plt+0x26fdc>
  428a04:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a08:	add	x8, x8, #0x602
  428a0c:	str	x8, [sp, #24]
  428a10:	b	428d0c <ferror@plt+0x26fdc>
  428a14:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a18:	add	x8, x8, #0x619
  428a1c:	str	x8, [sp, #24]
  428a20:	b	428d0c <ferror@plt+0x26fdc>
  428a24:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a28:	add	x8, x8, #0x62d
  428a2c:	str	x8, [sp, #24]
  428a30:	b	428d0c <ferror@plt+0x26fdc>
  428a34:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a38:	add	x8, x8, #0x642
  428a3c:	str	x8, [sp, #24]
  428a40:	b	428d0c <ferror@plt+0x26fdc>
  428a44:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a48:	add	x8, x8, #0x650
  428a4c:	str	x8, [sp, #24]
  428a50:	b	428d0c <ferror@plt+0x26fdc>
  428a54:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a58:	add	x8, x8, #0x65f
  428a5c:	str	x8, [sp, #24]
  428a60:	b	428d0c <ferror@plt+0x26fdc>
  428a64:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a68:	add	x8, x8, #0x66f
  428a6c:	str	x8, [sp, #24]
  428a70:	b	428d0c <ferror@plt+0x26fdc>
  428a74:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a78:	add	x8, x8, #0x684
  428a7c:	str	x8, [sp, #24]
  428a80:	b	428d0c <ferror@plt+0x26fdc>
  428a84:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a88:	add	x8, x8, #0x69a
  428a8c:	str	x8, [sp, #24]
  428a90:	b	428d0c <ferror@plt+0x26fdc>
  428a94:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428a98:	add	x8, x8, #0x6ac
  428a9c:	str	x8, [sp, #24]
  428aa0:	b	428d0c <ferror@plt+0x26fdc>
  428aa4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428aa8:	add	x8, x8, #0x6b8
  428aac:	str	x8, [sp, #24]
  428ab0:	b	428d0c <ferror@plt+0x26fdc>
  428ab4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ab8:	add	x8, x8, #0x6c7
  428abc:	str	x8, [sp, #24]
  428ac0:	b	428d0c <ferror@plt+0x26fdc>
  428ac4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ac8:	add	x8, x8, #0x6d8
  428acc:	str	x8, [sp, #24]
  428ad0:	b	428d0c <ferror@plt+0x26fdc>
  428ad4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ad8:	add	x8, x8, #0x6e9
  428adc:	str	x8, [sp, #24]
  428ae0:	b	428d0c <ferror@plt+0x26fdc>
  428ae4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ae8:	add	x8, x8, #0x6f9
  428aec:	str	x8, [sp, #24]
  428af0:	b	428d0c <ferror@plt+0x26fdc>
  428af4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428af8:	add	x8, x8, #0x70d
  428afc:	str	x8, [sp, #24]
  428b00:	b	428d0c <ferror@plt+0x26fdc>
  428b04:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b08:	add	x8, x8, #0x721
  428b0c:	str	x8, [sp, #24]
  428b10:	b	428d0c <ferror@plt+0x26fdc>
  428b14:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b18:	add	x8, x8, #0x73b
  428b1c:	str	x8, [sp, #24]
  428b20:	b	428d0c <ferror@plt+0x26fdc>
  428b24:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b28:	add	x8, x8, #0x753
  428b2c:	str	x8, [sp, #24]
  428b30:	b	428d0c <ferror@plt+0x26fdc>
  428b34:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b38:	add	x8, x8, #0x76c
  428b3c:	str	x8, [sp, #24]
  428b40:	b	428d0c <ferror@plt+0x26fdc>
  428b44:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b48:	add	x8, x8, #0x785
  428b4c:	str	x8, [sp, #24]
  428b50:	b	428d0c <ferror@plt+0x26fdc>
  428b54:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b58:	add	x8, x8, #0x79f
  428b5c:	str	x8, [sp, #24]
  428b60:	b	428d0c <ferror@plt+0x26fdc>
  428b64:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b68:	add	x8, x8, #0x7b6
  428b6c:	str	x8, [sp, #24]
  428b70:	b	428d0c <ferror@plt+0x26fdc>
  428b74:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b78:	add	x8, x8, #0x7ce
  428b7c:	str	x8, [sp, #24]
  428b80:	b	428d0c <ferror@plt+0x26fdc>
  428b84:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b88:	add	x8, x8, #0x7e6
  428b8c:	str	x8, [sp, #24]
  428b90:	b	428d0c <ferror@plt+0x26fdc>
  428b94:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428b98:	add	x8, x8, #0x7ff
  428b9c:	str	x8, [sp, #24]
  428ba0:	b	428d0c <ferror@plt+0x26fdc>
  428ba4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ba8:	add	x8, x8, #0x80b
  428bac:	str	x8, [sp, #24]
  428bb0:	b	428d0c <ferror@plt+0x26fdc>
  428bb4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428bb8:	add	x8, x8, #0x81b
  428bbc:	str	x8, [sp, #24]
  428bc0:	b	428d0c <ferror@plt+0x26fdc>
  428bc4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428bc8:	add	x8, x8, #0x82b
  428bcc:	str	x8, [sp, #24]
  428bd0:	b	428d0c <ferror@plt+0x26fdc>
  428bd4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428bd8:	add	x8, x8, #0x83c
  428bdc:	str	x8, [sp, #24]
  428be0:	b	428d0c <ferror@plt+0x26fdc>
  428be4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428be8:	add	x8, x8, #0x850
  428bec:	str	x8, [sp, #24]
  428bf0:	b	428d0c <ferror@plt+0x26fdc>
  428bf4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428bf8:	add	x8, x8, #0x864
  428bfc:	str	x8, [sp, #24]
  428c00:	b	428d0c <ferror@plt+0x26fdc>
  428c04:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c08:	add	x8, x8, #0x878
  428c0c:	str	x8, [sp, #24]
  428c10:	b	428d0c <ferror@plt+0x26fdc>
  428c14:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c18:	add	x8, x8, #0x88d
  428c1c:	str	x8, [sp, #24]
  428c20:	b	428d0c <ferror@plt+0x26fdc>
  428c24:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c28:	add	x8, x8, #0x8a0
  428c2c:	str	x8, [sp, #24]
  428c30:	b	428d0c <ferror@plt+0x26fdc>
  428c34:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c38:	add	x8, x8, #0x8b4
  428c3c:	str	x8, [sp, #24]
  428c40:	b	428d0c <ferror@plt+0x26fdc>
  428c44:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c48:	add	x8, x8, #0x8c9
  428c4c:	str	x8, [sp, #24]
  428c50:	b	428d0c <ferror@plt+0x26fdc>
  428c54:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c58:	add	x8, x8, #0x8df
  428c5c:	str	x8, [sp, #24]
  428c60:	b	428d0c <ferror@plt+0x26fdc>
  428c64:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c68:	add	x8, x8, #0x8f5
  428c6c:	str	x8, [sp, #24]
  428c70:	b	428d0c <ferror@plt+0x26fdc>
  428c74:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c78:	add	x8, x8, #0x90c
  428c7c:	str	x8, [sp, #24]
  428c80:	b	428d0c <ferror@plt+0x26fdc>
  428c84:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c88:	add	x8, x8, #0x91f
  428c8c:	str	x8, [sp, #24]
  428c90:	b	428d0c <ferror@plt+0x26fdc>
  428c94:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428c98:	add	x8, x8, #0x930
  428c9c:	str	x8, [sp, #24]
  428ca0:	b	428d0c <ferror@plt+0x26fdc>
  428ca4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ca8:	add	x8, x8, #0x942
  428cac:	str	x8, [sp, #24]
  428cb0:	b	428d0c <ferror@plt+0x26fdc>
  428cb4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428cb8:	add	x8, x8, #0x950
  428cbc:	str	x8, [sp, #24]
  428cc0:	b	428d0c <ferror@plt+0x26fdc>
  428cc4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428cc8:	add	x8, x8, #0x961
  428ccc:	str	x8, [sp, #24]
  428cd0:	b	428d0c <ferror@plt+0x26fdc>
  428cd4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428cd8:	add	x8, x8, #0x972
  428cdc:	str	x8, [sp, #24]
  428ce0:	b	428d0c <ferror@plt+0x26fdc>
  428ce4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ce8:	add	x8, x8, #0x983
  428cec:	str	x8, [sp, #24]
  428cf0:	b	428d0c <ferror@plt+0x26fdc>
  428cf4:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428cf8:	add	x8, x8, #0x999
  428cfc:	str	x8, [sp, #24]
  428d00:	b	428d0c <ferror@plt+0x26fdc>
  428d04:	mov	x8, xzr
  428d08:	str	x8, [sp, #24]
  428d0c:	ldr	x0, [sp, #24]
  428d10:	add	sp, sp, #0x20
  428d14:	ret
  428d18:	sub	sp, sp, #0x20
  428d1c:	str	x0, [sp, #16]
  428d20:	ldr	x8, [sp, #16]
  428d24:	subs	x8, x8, #0x0
  428d28:	cmp	x8, #0xfe
  428d2c:	str	x8, [sp, #8]
  428d30:	b.hi	42943c <ferror@plt+0x2770c>  // b.pmore
  428d34:	adrp	x8, 47c000 <warn@@Base+0xad44>
  428d38:	add	x8, x8, #0x508
  428d3c:	ldr	x11, [sp, #8]
  428d40:	ldrsw	x10, [x8, x11, lsl #2]
  428d44:	add	x9, x8, x10
  428d48:	br	x9
  428d4c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428d50:	add	x8, x8, #0x9ad
  428d54:	str	x8, [sp, #24]
  428d58:	b	429444 <ferror@plt+0x27714>
  428d5c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428d60:	add	x8, x8, #0x9b9
  428d64:	str	x8, [sp, #24]
  428d68:	b	429444 <ferror@plt+0x27714>
  428d6c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428d70:	add	x8, x8, #0x9c3
  428d74:	str	x8, [sp, #24]
  428d78:	b	429444 <ferror@plt+0x27714>
  428d7c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428d80:	add	x8, x8, #0x9cd
  428d84:	str	x8, [sp, #24]
  428d88:	b	429444 <ferror@plt+0x27714>
  428d8c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428d90:	add	x8, x8, #0x9da
  428d94:	str	x8, [sp, #24]
  428d98:	b	429444 <ferror@plt+0x27714>
  428d9c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428da0:	add	x8, x8, #0x9e4
  428da4:	str	x8, [sp, #24]
  428da8:	b	429444 <ferror@plt+0x27714>
  428dac:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428db0:	add	x8, x8, #0x9f0
  428db4:	str	x8, [sp, #24]
  428db8:	b	429444 <ferror@plt+0x27714>
  428dbc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428dc0:	add	x8, x8, #0x9fc
  428dc4:	str	x8, [sp, #24]
  428dc8:	b	429444 <ferror@plt+0x27714>
  428dcc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428dd0:	add	x8, x8, #0xa0b
  428dd4:	str	x8, [sp, #24]
  428dd8:	b	429444 <ferror@plt+0x27714>
  428ddc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428de0:	add	x8, x8, #0xa1a
  428de4:	str	x8, [sp, #24]
  428de8:	b	429444 <ferror@plt+0x27714>
  428dec:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428df0:	add	x8, x8, #0xa27
  428df4:	str	x8, [sp, #24]
  428df8:	b	429444 <ferror@plt+0x27714>
  428dfc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e00:	add	x8, x8, #0xa33
  428e04:	str	x8, [sp, #24]
  428e08:	b	429444 <ferror@plt+0x27714>
  428e0c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e10:	add	x8, x8, #0xa41
  428e14:	str	x8, [sp, #24]
  428e18:	b	429444 <ferror@plt+0x27714>
  428e1c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e20:	add	x8, x8, #0xa50
  428e24:	str	x8, [sp, #24]
  428e28:	b	429444 <ferror@plt+0x27714>
  428e2c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e30:	add	x8, x8, #0xa5f
  428e34:	str	x8, [sp, #24]
  428e38:	b	429444 <ferror@plt+0x27714>
  428e3c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e40:	add	x8, x8, #0xa6e
  428e44:	str	x8, [sp, #24]
  428e48:	b	429444 <ferror@plt+0x27714>
  428e4c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e50:	add	x8, x8, #0xa7d
  428e54:	str	x8, [sp, #24]
  428e58:	b	429444 <ferror@plt+0x27714>
  428e5c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e60:	add	x8, x8, #0xa8b
  428e64:	str	x8, [sp, #24]
  428e68:	b	429444 <ferror@plt+0x27714>
  428e6c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e70:	add	x8, x8, #0xa99
  428e74:	str	x8, [sp, #24]
  428e78:	b	429444 <ferror@plt+0x27714>
  428e7c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e80:	add	x8, x8, #0xaa3
  428e84:	str	x8, [sp, #24]
  428e88:	b	429444 <ferror@plt+0x27714>
  428e8c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428e90:	add	x8, x8, #0xab3
  428e94:	str	x8, [sp, #24]
  428e98:	b	429444 <ferror@plt+0x27714>
  428e9c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ea0:	add	x8, x8, #0xac3
  428ea4:	str	x8, [sp, #24]
  428ea8:	b	429444 <ferror@plt+0x27714>
  428eac:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428eb0:	add	x8, x8, #0xad3
  428eb4:	str	x8, [sp, #24]
  428eb8:	b	429444 <ferror@plt+0x27714>
  428ebc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ec0:	add	x8, x8, #0xae3
  428ec4:	str	x8, [sp, #24]
  428ec8:	b	429444 <ferror@plt+0x27714>
  428ecc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ed0:	add	x8, x8, #0xaf3
  428ed4:	str	x8, [sp, #24]
  428ed8:	b	429444 <ferror@plt+0x27714>
  428edc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ee0:	add	x8, x8, #0xafe
  428ee4:	str	x8, [sp, #24]
  428ee8:	b	429444 <ferror@plt+0x27714>
  428eec:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ef0:	add	x8, x8, #0xb0e
  428ef4:	str	x8, [sp, #24]
  428ef8:	b	429444 <ferror@plt+0x27714>
  428efc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f00:	add	x8, x8, #0xb1e
  428f04:	str	x8, [sp, #24]
  428f08:	b	429444 <ferror@plt+0x27714>
  428f0c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f10:	add	x8, x8, #0xb2c
  428f14:	str	x8, [sp, #24]
  428f18:	b	429444 <ferror@plt+0x27714>
  428f1c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f20:	add	x8, x8, #0xb3a
  428f24:	str	x8, [sp, #24]
  428f28:	b	429444 <ferror@plt+0x27714>
  428f2c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f30:	add	x8, x8, #0xb49
  428f34:	str	x8, [sp, #24]
  428f38:	b	429444 <ferror@plt+0x27714>
  428f3c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f40:	add	x8, x8, #0xb5a
  428f44:	str	x8, [sp, #24]
  428f48:	b	429444 <ferror@plt+0x27714>
  428f4c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f50:	add	x8, x8, #0xb6b
  428f54:	str	x8, [sp, #24]
  428f58:	b	429444 <ferror@plt+0x27714>
  428f5c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f60:	add	x8, x8, #0xb7b
  428f64:	str	x8, [sp, #24]
  428f68:	b	429444 <ferror@plt+0x27714>
  428f6c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f70:	add	x8, x8, #0xb88
  428f74:	str	x8, [sp, #24]
  428f78:	b	429444 <ferror@plt+0x27714>
  428f7c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f80:	add	x8, x8, #0xb9d
  428f84:	str	x8, [sp, #24]
  428f88:	b	429444 <ferror@plt+0x27714>
  428f8c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428f90:	add	x8, x8, #0xbaa
  428f94:	str	x8, [sp, #24]
  428f98:	b	429444 <ferror@plt+0x27714>
  428f9c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428fa0:	add	x8, x8, #0xbb8
  428fa4:	str	x8, [sp, #24]
  428fa8:	b	429444 <ferror@plt+0x27714>
  428fac:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428fb0:	add	x8, x8, #0xbc4
  428fb4:	str	x8, [sp, #24]
  428fb8:	b	429444 <ferror@plt+0x27714>
  428fbc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428fc0:	add	x8, x8, #0xbd8
  428fc4:	str	x8, [sp, #24]
  428fc8:	b	429444 <ferror@plt+0x27714>
  428fcc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428fd0:	add	x8, x8, #0xbec
  428fd4:	str	x8, [sp, #24]
  428fd8:	b	429444 <ferror@plt+0x27714>
  428fdc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428fe0:	add	x8, x8, #0xc00
  428fe4:	str	x8, [sp, #24]
  428fe8:	b	429444 <ferror@plt+0x27714>
  428fec:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  428ff0:	add	x8, x8, #0xc14
  428ff4:	str	x8, [sp, #24]
  428ff8:	b	429444 <ferror@plt+0x27714>
  428ffc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429000:	add	x8, x8, #0xc22
  429004:	str	x8, [sp, #24]
  429008:	b	429444 <ferror@plt+0x27714>
  42900c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429010:	add	x8, x8, #0xc31
  429014:	str	x8, [sp, #24]
  429018:	b	429444 <ferror@plt+0x27714>
  42901c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429020:	add	x8, x8, #0xc48
  429024:	str	x8, [sp, #24]
  429028:	b	429444 <ferror@plt+0x27714>
  42902c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429030:	add	x8, x8, #0xc5f
  429034:	str	x8, [sp, #24]
  429038:	b	429444 <ferror@plt+0x27714>
  42903c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429040:	add	x8, x8, #0xc73
  429044:	str	x8, [sp, #24]
  429048:	b	429444 <ferror@plt+0x27714>
  42904c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429050:	add	x8, x8, #0xc86
  429054:	str	x8, [sp, #24]
  429058:	b	429444 <ferror@plt+0x27714>
  42905c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429060:	add	x8, x8, #0xc99
  429064:	str	x8, [sp, #24]
  429068:	b	429444 <ferror@plt+0x27714>
  42906c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429070:	add	x8, x8, #0xcaf
  429074:	str	x8, [sp, #24]
  429078:	b	429444 <ferror@plt+0x27714>
  42907c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429080:	add	x8, x8, #0xcc5
  429084:	str	x8, [sp, #24]
  429088:	b	429444 <ferror@plt+0x27714>
  42908c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429090:	add	x8, x8, #0xcd5
  429094:	str	x8, [sp, #24]
  429098:	b	429444 <ferror@plt+0x27714>
  42909c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4290a0:	add	x8, x8, #0xce4
  4290a4:	str	x8, [sp, #24]
  4290a8:	b	429444 <ferror@plt+0x27714>
  4290ac:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4290b0:	add	x8, x8, #0xcf3
  4290b4:	str	x8, [sp, #24]
  4290b8:	b	429444 <ferror@plt+0x27714>
  4290bc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4290c0:	add	x8, x8, #0xd02
  4290c4:	str	x8, [sp, #24]
  4290c8:	b	429444 <ferror@plt+0x27714>
  4290cc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4290d0:	add	x8, x8, #0xd11
  4290d4:	str	x8, [sp, #24]
  4290d8:	b	429444 <ferror@plt+0x27714>
  4290dc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4290e0:	add	x8, x8, #0xd1f
  4290e4:	str	x8, [sp, #24]
  4290e8:	b	429444 <ferror@plt+0x27714>
  4290ec:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4290f0:	add	x8, x8, #0xd2d
  4290f4:	str	x8, [sp, #24]
  4290f8:	b	429444 <ferror@plt+0x27714>
  4290fc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429100:	add	x8, x8, #0xd39
  429104:	str	x8, [sp, #24]
  429108:	b	429444 <ferror@plt+0x27714>
  42910c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429110:	add	x8, x8, #0xd48
  429114:	str	x8, [sp, #24]
  429118:	b	429444 <ferror@plt+0x27714>
  42911c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429120:	add	x8, x8, #0xd57
  429124:	str	x8, [sp, #24]
  429128:	b	429444 <ferror@plt+0x27714>
  42912c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429130:	add	x8, x8, #0xd67
  429134:	str	x8, [sp, #24]
  429138:	b	429444 <ferror@plt+0x27714>
  42913c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429140:	add	x8, x8, #0xd75
  429144:	str	x8, [sp, #24]
  429148:	b	429444 <ferror@plt+0x27714>
  42914c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429150:	add	x8, x8, #0xd83
  429154:	str	x8, [sp, #24]
  429158:	b	429444 <ferror@plt+0x27714>
  42915c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429160:	add	x8, x8, #0xd93
  429164:	str	x8, [sp, #24]
  429168:	b	429444 <ferror@plt+0x27714>
  42916c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429170:	add	x8, x8, #0xda4
  429174:	str	x8, [sp, #24]
  429178:	b	429444 <ferror@plt+0x27714>
  42917c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429180:	add	x8, x8, #0xdbd
  429184:	str	x8, [sp, #24]
  429188:	b	429444 <ferror@plt+0x27714>
  42918c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429190:	add	x8, x8, #0xdd6
  429194:	str	x8, [sp, #24]
  429198:	b	429444 <ferror@plt+0x27714>
  42919c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4291a0:	add	x8, x8, #0xdec
  4291a4:	str	x8, [sp, #24]
  4291a8:	b	429444 <ferror@plt+0x27714>
  4291ac:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4291b0:	add	x8, x8, #0xe04
  4291b4:	str	x8, [sp, #24]
  4291b8:	b	429444 <ferror@plt+0x27714>
  4291bc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4291c0:	add	x8, x8, #0xe1c
  4291c4:	str	x8, [sp, #24]
  4291c8:	b	429444 <ferror@plt+0x27714>
  4291cc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4291d0:	add	x8, x8, #0xe2d
  4291d4:	str	x8, [sp, #24]
  4291d8:	b	429444 <ferror@plt+0x27714>
  4291dc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4291e0:	add	x8, x8, #0xe39
  4291e4:	str	x8, [sp, #24]
  4291e8:	b	429444 <ferror@plt+0x27714>
  4291ec:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4291f0:	add	x8, x8, #0xe4a
  4291f4:	str	x8, [sp, #24]
  4291f8:	b	429444 <ferror@plt+0x27714>
  4291fc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429200:	add	x8, x8, #0xe5c
  429204:	str	x8, [sp, #24]
  429208:	b	429444 <ferror@plt+0x27714>
  42920c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429210:	add	x8, x8, #0xe6d
  429214:	str	x8, [sp, #24]
  429218:	b	429444 <ferror@plt+0x27714>
  42921c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429220:	add	x8, x8, #0xe7e
  429224:	str	x8, [sp, #24]
  429228:	b	429444 <ferror@plt+0x27714>
  42922c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429230:	add	x8, x8, #0xe92
  429234:	str	x8, [sp, #24]
  429238:	b	429444 <ferror@plt+0x27714>
  42923c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429240:	add	x8, x8, #0xea6
  429244:	str	x8, [sp, #24]
  429248:	b	429444 <ferror@plt+0x27714>
  42924c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429250:	add	x8, x8, #0xeb8
  429254:	str	x8, [sp, #24]
  429258:	b	429444 <ferror@plt+0x27714>
  42925c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429260:	add	x8, x8, #0xecb
  429264:	str	x8, [sp, #24]
  429268:	b	429444 <ferror@plt+0x27714>
  42926c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429270:	add	x8, x8, #0xedf
  429274:	str	x8, [sp, #24]
  429278:	b	429444 <ferror@plt+0x27714>
  42927c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429280:	add	x8, x8, #0xef3
  429284:	str	x8, [sp, #24]
  429288:	b	429444 <ferror@plt+0x27714>
  42928c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429290:	add	x8, x8, #0xf06
  429294:	str	x8, [sp, #24]
  429298:	b	429444 <ferror@plt+0x27714>
  42929c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4292a0:	add	x8, x8, #0xf1b
  4292a4:	str	x8, [sp, #24]
  4292a8:	b	429444 <ferror@plt+0x27714>
  4292ac:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4292b0:	add	x8, x8, #0xf30
  4292b4:	str	x8, [sp, #24]
  4292b8:	b	429444 <ferror@plt+0x27714>
  4292bc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4292c0:	add	x8, x8, #0xf45
  4292c4:	str	x8, [sp, #24]
  4292c8:	b	429444 <ferror@plt+0x27714>
  4292cc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4292d0:	add	x8, x8, #0xf5a
  4292d4:	str	x8, [sp, #24]
  4292d8:	b	429444 <ferror@plt+0x27714>
  4292dc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4292e0:	add	x8, x8, #0xf6f
  4292e4:	str	x8, [sp, #24]
  4292e8:	b	429444 <ferror@plt+0x27714>
  4292ec:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  4292f0:	add	x8, x8, #0xf7f
  4292f4:	str	x8, [sp, #24]
  4292f8:	b	429444 <ferror@plt+0x27714>
  4292fc:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429300:	add	x8, x8, #0xf92
  429304:	str	x8, [sp, #24]
  429308:	b	429444 <ferror@plt+0x27714>
  42930c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429310:	add	x8, x8, #0xfa6
  429314:	str	x8, [sp, #24]
  429318:	b	429444 <ferror@plt+0x27714>
  42931c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429320:	add	x8, x8, #0xfbc
  429324:	str	x8, [sp, #24]
  429328:	b	429444 <ferror@plt+0x27714>
  42932c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429330:	add	x8, x8, #0xfd2
  429334:	str	x8, [sp, #24]
  429338:	b	429444 <ferror@plt+0x27714>
  42933c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429340:	add	x8, x8, #0xfe7
  429344:	str	x8, [sp, #24]
  429348:	b	429444 <ferror@plt+0x27714>
  42934c:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  429350:	add	x8, x8, #0xff8
  429354:	str	x8, [sp, #24]
  429358:	b	429444 <ferror@plt+0x27714>
  42935c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429360:	add	x8, x8, #0xd
  429364:	str	x8, [sp, #24]
  429368:	b	429444 <ferror@plt+0x27714>
  42936c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429370:	add	x8, x8, #0x20
  429374:	str	x8, [sp, #24]
  429378:	b	429444 <ferror@plt+0x27714>
  42937c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429380:	add	x8, x8, #0x34
  429384:	str	x8, [sp, #24]
  429388:	b	429444 <ferror@plt+0x27714>
  42938c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429390:	add	x8, x8, #0x50
  429394:	str	x8, [sp, #24]
  429398:	b	429444 <ferror@plt+0x27714>
  42939c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4293a0:	add	x8, x8, #0x6c
  4293a4:	str	x8, [sp, #24]
  4293a8:	b	429444 <ferror@plt+0x27714>
  4293ac:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4293b0:	add	x8, x8, #0x85
  4293b4:	str	x8, [sp, #24]
  4293b8:	b	429444 <ferror@plt+0x27714>
  4293bc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4293c0:	add	x8, x8, #0xa0
  4293c4:	str	x8, [sp, #24]
  4293c8:	b	429444 <ferror@plt+0x27714>
  4293cc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4293d0:	add	x8, x8, #0xbb
  4293d4:	str	x8, [sp, #24]
  4293d8:	b	429444 <ferror@plt+0x27714>
  4293dc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4293e0:	add	x8, x8, #0xd1
  4293e4:	str	x8, [sp, #24]
  4293e8:	b	429444 <ferror@plt+0x27714>
  4293ec:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4293f0:	add	x8, x8, #0xe5
  4293f4:	str	x8, [sp, #24]
  4293f8:	b	429444 <ferror@plt+0x27714>
  4293fc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429400:	add	x8, x8, #0xf1
  429404:	str	x8, [sp, #24]
  429408:	b	429444 <ferror@plt+0x27714>
  42940c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429410:	add	x8, x8, #0xfb
  429414:	str	x8, [sp, #24]
  429418:	b	429444 <ferror@plt+0x27714>
  42941c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429420:	add	x8, x8, #0x10f
  429424:	str	x8, [sp, #24]
  429428:	b	429444 <ferror@plt+0x27714>
  42942c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429430:	add	x8, x8, #0x124
  429434:	str	x8, [sp, #24]
  429438:	b	429444 <ferror@plt+0x27714>
  42943c:	mov	x8, xzr
  429440:	str	x8, [sp, #24]
  429444:	ldr	x0, [sp, #24]
  429448:	add	sp, sp, #0x20
  42944c:	ret
  429450:	sub	sp, sp, #0x20
  429454:	str	x0, [sp, #16]
  429458:	ldr	x8, [sp, #16]
  42945c:	subs	x8, x8, #0x0
  429460:	cmp	x8, #0x39
  429464:	str	x8, [sp, #8]
  429468:	b.hi	4297e4 <ferror@plt+0x27ab4>  // b.pmore
  42946c:	adrp	x8, 47c000 <warn@@Base+0xad44>
  429470:	add	x8, x8, #0x904
  429474:	ldr	x11, [sp, #8]
  429478:	ldrsw	x10, [x8, x11, lsl #2]
  42947c:	add	x9, x8, x10
  429480:	br	x9
  429484:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429488:	add	x8, x8, #0x137
  42948c:	str	x8, [sp, #24]
  429490:	b	4297ec <ferror@plt+0x27abc>
  429494:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429498:	add	x8, x8, #0x144
  42949c:	str	x8, [sp, #24]
  4294a0:	b	4297ec <ferror@plt+0x27abc>
  4294a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4294a8:	add	x8, x8, #0x14f
  4294ac:	str	x8, [sp, #24]
  4294b0:	b	4297ec <ferror@plt+0x27abc>
  4294b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4294b8:	add	x8, x8, #0x15a
  4294bc:	str	x8, [sp, #24]
  4294c0:	b	4297ec <ferror@plt+0x27abc>
  4294c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4294c8:	add	x8, x8, #0x16b
  4294cc:	str	x8, [sp, #24]
  4294d0:	b	4297ec <ferror@plt+0x27abc>
  4294d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4294d8:	add	x8, x8, #0x178
  4294dc:	str	x8, [sp, #24]
  4294e0:	b	4297ec <ferror@plt+0x27abc>
  4294e4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4294e8:	add	x8, x8, #0x18a
  4294ec:	str	x8, [sp, #24]
  4294f0:	b	4297ec <ferror@plt+0x27abc>
  4294f4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4294f8:	add	x8, x8, #0x19f
  4294fc:	str	x8, [sp, #24]
  429500:	b	4297ec <ferror@plt+0x27abc>
  429504:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429508:	add	x8, x8, #0x1b4
  42950c:	str	x8, [sp, #24]
  429510:	b	4297ec <ferror@plt+0x27abc>
  429514:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429518:	add	x8, x8, #0x1c9
  42951c:	str	x8, [sp, #24]
  429520:	b	4297ec <ferror@plt+0x27abc>
  429524:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429528:	add	x8, x8, #0x1de
  42952c:	str	x8, [sp, #24]
  429530:	b	4297ec <ferror@plt+0x27abc>
  429534:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429538:	add	x8, x8, #0x1f2
  42953c:	str	x8, [sp, #24]
  429540:	b	4297ec <ferror@plt+0x27abc>
  429544:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429548:	add	x8, x8, #0x206
  42954c:	str	x8, [sp, #24]
  429550:	b	4297ec <ferror@plt+0x27abc>
  429554:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429558:	add	x8, x8, #0x215
  42955c:	str	x8, [sp, #24]
  429560:	b	4297ec <ferror@plt+0x27abc>
  429564:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429568:	add	x8, x8, #0x221
  42956c:	str	x8, [sp, #24]
  429570:	b	4297ec <ferror@plt+0x27abc>
  429574:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429578:	add	x8, x8, #0x22e
  42957c:	str	x8, [sp, #24]
  429580:	b	4297ec <ferror@plt+0x27abc>
  429584:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429588:	add	x8, x8, #0x23f
  42958c:	str	x8, [sp, #24]
  429590:	b	4297ec <ferror@plt+0x27abc>
  429594:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429598:	add	x8, x8, #0x250
  42959c:	str	x8, [sp, #24]
  4295a0:	b	4297ec <ferror@plt+0x27abc>
  4295a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4295a8:	add	x8, x8, #0x265
  4295ac:	str	x8, [sp, #24]
  4295b0:	b	4297ec <ferror@plt+0x27abc>
  4295b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4295b8:	add	x8, x8, #0x279
  4295bc:	str	x8, [sp, #24]
  4295c0:	b	4297ec <ferror@plt+0x27abc>
  4295c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4295c8:	add	x8, x8, #0x28c
  4295cc:	str	x8, [sp, #24]
  4295d0:	b	4297ec <ferror@plt+0x27abc>
  4295d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4295d8:	add	x8, x8, #0x2a1
  4295dc:	str	x8, [sp, #24]
  4295e0:	b	4297ec <ferror@plt+0x27abc>
  4295e4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4295e8:	add	x8, x8, #0x2b6
  4295ec:	str	x8, [sp, #24]
  4295f0:	b	4297ec <ferror@plt+0x27abc>
  4295f4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4295f8:	add	x8, x8, #0x2c3
  4295fc:	str	x8, [sp, #24]
  429600:	b	4297ec <ferror@plt+0x27abc>
  429604:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429608:	add	x8, x8, #0x2d2
  42960c:	str	x8, [sp, #24]
  429610:	b	4297ec <ferror@plt+0x27abc>
  429614:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429618:	add	x8, x8, #0x2e1
  42961c:	str	x8, [sp, #24]
  429620:	b	4297ec <ferror@plt+0x27abc>
  429624:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429628:	add	x8, x8, #0x2f4
  42962c:	str	x8, [sp, #24]
  429630:	b	4297ec <ferror@plt+0x27abc>
  429634:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429638:	add	x8, x8, #0x309
  42963c:	str	x8, [sp, #24]
  429640:	b	4297ec <ferror@plt+0x27abc>
  429644:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429648:	add	x8, x8, #0x31e
  42964c:	str	x8, [sp, #24]
  429650:	b	4297ec <ferror@plt+0x27abc>
  429654:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429658:	add	x8, x8, #0x330
  42965c:	str	x8, [sp, #24]
  429660:	b	4297ec <ferror@plt+0x27abc>
  429664:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429668:	add	x8, x8, #0x33d
  42966c:	str	x8, [sp, #24]
  429670:	b	4297ec <ferror@plt+0x27abc>
  429674:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429678:	add	x8, x8, #0x34b
  42967c:	str	x8, [sp, #24]
  429680:	b	4297ec <ferror@plt+0x27abc>
  429684:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429688:	add	x8, x8, #0x359
  42968c:	str	x8, [sp, #24]
  429690:	b	4297ec <ferror@plt+0x27abc>
  429694:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429698:	add	x8, x8, #0x367
  42969c:	str	x8, [sp, #24]
  4296a0:	b	4297ec <ferror@plt+0x27abc>
  4296a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4296a8:	add	x8, x8, #0x374
  4296ac:	str	x8, [sp, #24]
  4296b0:	b	4297ec <ferror@plt+0x27abc>
  4296b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4296b8:	add	x8, x8, #0x382
  4296bc:	str	x8, [sp, #24]
  4296c0:	b	4297ec <ferror@plt+0x27abc>
  4296c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4296c8:	add	x8, x8, #0x390
  4296cc:	str	x8, [sp, #24]
  4296d0:	b	4297ec <ferror@plt+0x27abc>
  4296d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4296d8:	add	x8, x8, #0x39e
  4296dc:	str	x8, [sp, #24]
  4296e0:	b	4297ec <ferror@plt+0x27abc>
  4296e4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4296e8:	add	x8, x8, #0x3b4
  4296ec:	str	x8, [sp, #24]
  4296f0:	b	4297ec <ferror@plt+0x27abc>
  4296f4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4296f8:	add	x8, x8, #0x3c8
  4296fc:	str	x8, [sp, #24]
  429700:	b	4297ec <ferror@plt+0x27abc>
  429704:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429708:	add	x8, x8, #0x3d6
  42970c:	str	x8, [sp, #24]
  429710:	b	4297ec <ferror@plt+0x27abc>
  429714:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429718:	add	x8, x8, #0x3e9
  42971c:	str	x8, [sp, #24]
  429720:	b	4297ec <ferror@plt+0x27abc>
  429724:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429728:	add	x8, x8, #0x3fa
  42972c:	str	x8, [sp, #24]
  429730:	b	4297ec <ferror@plt+0x27abc>
  429734:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429738:	add	x8, x8, #0x40a
  42973c:	str	x8, [sp, #24]
  429740:	b	4297ec <ferror@plt+0x27abc>
  429744:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429748:	add	x8, x8, #0x41a
  42974c:	str	x8, [sp, #24]
  429750:	b	4297ec <ferror@plt+0x27abc>
  429754:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429758:	add	x8, x8, #0x42a
  42975c:	str	x8, [sp, #24]
  429760:	b	4297ec <ferror@plt+0x27abc>
  429764:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429768:	add	x8, x8, #0x43a
  42976c:	str	x8, [sp, #24]
  429770:	b	4297ec <ferror@plt+0x27abc>
  429774:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429778:	add	x8, x8, #0x44a
  42977c:	str	x8, [sp, #24]
  429780:	b	4297ec <ferror@plt+0x27abc>
  429784:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429788:	add	x8, x8, #0x458
  42978c:	str	x8, [sp, #24]
  429790:	b	4297ec <ferror@plt+0x27abc>
  429794:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429798:	add	x8, x8, #0x465
  42979c:	str	x8, [sp, #24]
  4297a0:	b	4297ec <ferror@plt+0x27abc>
  4297a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4297a8:	add	x8, x8, #0x472
  4297ac:	str	x8, [sp, #24]
  4297b0:	b	4297ec <ferror@plt+0x27abc>
  4297b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4297b8:	add	x8, x8, #0x47f
  4297bc:	str	x8, [sp, #24]
  4297c0:	b	4297ec <ferror@plt+0x27abc>
  4297c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4297c8:	add	x8, x8, #0x48d
  4297cc:	str	x8, [sp, #24]
  4297d0:	b	4297ec <ferror@plt+0x27abc>
  4297d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4297d8:	add	x8, x8, #0x49b
  4297dc:	str	x8, [sp, #24]
  4297e0:	b	4297ec <ferror@plt+0x27abc>
  4297e4:	mov	x8, xzr
  4297e8:	str	x8, [sp, #24]
  4297ec:	ldr	x0, [sp, #24]
  4297f0:	add	sp, sp, #0x20
  4297f4:	ret
  4297f8:	sub	sp, sp, #0x20
  4297fc:	str	x0, [sp, #16]
  429800:	ldr	x8, [sp, #16]
  429804:	subs	x8, x8, #0x0
  429808:	cmp	x8, #0x29
  42980c:	str	x8, [sp, #8]
  429810:	b.hi	429a3c <ferror@plt+0x27d0c>  // b.pmore
  429814:	adrp	x8, 47c000 <warn@@Base+0xad44>
  429818:	add	x8, x8, #0x9ec
  42981c:	ldr	x11, [sp, #8]
  429820:	ldrsw	x10, [x8, x11, lsl #2]
  429824:	add	x9, x8, x10
  429828:	br	x9
  42982c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429830:	add	x8, x8, #0x4ac
  429834:	str	x8, [sp, #24]
  429838:	b	429a44 <ferror@plt+0x27d14>
  42983c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429840:	add	x8, x8, #0x4b9
  429844:	str	x8, [sp, #24]
  429848:	b	429a44 <ferror@plt+0x27d14>
  42984c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429850:	add	x8, x8, #0x4c9
  429854:	str	x8, [sp, #24]
  429858:	b	429a44 <ferror@plt+0x27d14>
  42985c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429860:	add	x8, x8, #0x4d9
  429864:	str	x8, [sp, #24]
  429868:	b	429a44 <ferror@plt+0x27d14>
  42986c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429870:	add	x8, x8, #0x4e9
  429874:	str	x8, [sp, #24]
  429878:	b	429a44 <ferror@plt+0x27d14>
  42987c:	adrp	x8, 487000 <warn@@Base+0x15d44>
  429880:	add	x8, x8, #0xe7e
  429884:	str	x8, [sp, #24]
  429888:	b	429a44 <ferror@plt+0x27d14>
  42988c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429890:	add	x8, x8, #0x4f9
  429894:	str	x8, [sp, #24]
  429898:	b	429a44 <ferror@plt+0x27d14>
  42989c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4298a0:	add	x8, x8, #0x508
  4298a4:	str	x8, [sp, #24]
  4298a8:	b	429a44 <ferror@plt+0x27d14>
  4298ac:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4298b0:	add	x8, x8, #0x517
  4298b4:	str	x8, [sp, #24]
  4298b8:	b	429a44 <ferror@plt+0x27d14>
  4298bc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4298c0:	add	x8, x8, #0x524
  4298c4:	str	x8, [sp, #24]
  4298c8:	b	429a44 <ferror@plt+0x27d14>
  4298cc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4298d0:	add	x8, x8, #0x533
  4298d4:	str	x8, [sp, #24]
  4298d8:	b	429a44 <ferror@plt+0x27d14>
  4298dc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4298e0:	add	x8, x8, #0x542
  4298e4:	str	x8, [sp, #24]
  4298e8:	b	429a44 <ferror@plt+0x27d14>
  4298ec:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4298f0:	add	x8, x8, #0x551
  4298f4:	str	x8, [sp, #24]
  4298f8:	b	429a44 <ferror@plt+0x27d14>
  4298fc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429900:	add	x8, x8, #0x563
  429904:	str	x8, [sp, #24]
  429908:	b	429a44 <ferror@plt+0x27d14>
  42990c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429910:	add	x8, x8, #0x574
  429914:	str	x8, [sp, #24]
  429918:	b	429a44 <ferror@plt+0x27d14>
  42991c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429920:	add	x8, x8, #0x584
  429924:	str	x8, [sp, #24]
  429928:	b	429a44 <ferror@plt+0x27d14>
  42992c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429930:	add	x8, x8, #0x591
  429934:	str	x8, [sp, #24]
  429938:	b	429a44 <ferror@plt+0x27d14>
  42993c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429940:	add	x8, x8, #0x5a2
  429944:	str	x8, [sp, #24]
  429948:	b	429a44 <ferror@plt+0x27d14>
  42994c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429950:	add	x8, x8, #0x5b3
  429954:	str	x8, [sp, #24]
  429958:	b	429a44 <ferror@plt+0x27d14>
  42995c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429960:	add	x8, x8, #0x5c4
  429964:	str	x8, [sp, #24]
  429968:	b	429a44 <ferror@plt+0x27d14>
  42996c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429970:	add	x8, x8, #0x5d2
  429974:	str	x8, [sp, #24]
  429978:	b	429a44 <ferror@plt+0x27d14>
  42997c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429980:	add	x8, x8, #0x5e0
  429984:	str	x8, [sp, #24]
  429988:	b	429a44 <ferror@plt+0x27d14>
  42998c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429990:	add	x8, x8, #0x5ef
  429994:	str	x8, [sp, #24]
  429998:	b	429a44 <ferror@plt+0x27d14>
  42999c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4299a0:	add	x8, x8, #0x600
  4299a4:	str	x8, [sp, #24]
  4299a8:	b	429a44 <ferror@plt+0x27d14>
  4299ac:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4299b0:	add	x8, x8, #0x612
  4299b4:	str	x8, [sp, #24]
  4299b8:	b	429a44 <ferror@plt+0x27d14>
  4299bc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4299c0:	add	x8, x8, #0x623
  4299c4:	str	x8, [sp, #24]
  4299c8:	b	429a44 <ferror@plt+0x27d14>
  4299cc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4299d0:	add	x8, x8, #0x634
  4299d4:	str	x8, [sp, #24]
  4299d8:	b	429a44 <ferror@plt+0x27d14>
  4299dc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4299e0:	add	x8, x8, #0x645
  4299e4:	str	x8, [sp, #24]
  4299e8:	b	429a44 <ferror@plt+0x27d14>
  4299ec:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  4299f0:	add	x8, x8, #0x656
  4299f4:	str	x8, [sp, #24]
  4299f8:	b	429a44 <ferror@plt+0x27d14>
  4299fc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429a00:	add	x8, x8, #0x667
  429a04:	str	x8, [sp, #24]
  429a08:	b	429a44 <ferror@plt+0x27d14>
  429a0c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429a10:	add	x8, x8, #0x677
  429a14:	str	x8, [sp, #24]
  429a18:	b	429a44 <ferror@plt+0x27d14>
  429a1c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429a20:	add	x8, x8, #0x687
  429a24:	str	x8, [sp, #24]
  429a28:	b	429a44 <ferror@plt+0x27d14>
  429a2c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429a30:	add	x8, x8, #0x697
  429a34:	str	x8, [sp, #24]
  429a38:	b	429a44 <ferror@plt+0x27d14>
  429a3c:	mov	x8, xzr
  429a40:	str	x8, [sp, #24]
  429a44:	ldr	x0, [sp, #24]
  429a48:	add	sp, sp, #0x20
  429a4c:	ret
  429a50:	sub	sp, sp, #0x20
  429a54:	str	x0, [sp, #16]
  429a58:	ldr	x8, [sp, #16]
  429a5c:	subs	x8, x8, #0x0
  429a60:	cmp	x8, #0xff
  429a64:	str	x8, [sp, #8]
  429a68:	b.hi	42a304 <ferror@plt+0x285d4>  // b.pmore
  429a6c:	adrp	x8, 47c000 <warn@@Base+0xad44>
  429a70:	add	x8, x8, #0xa94
  429a74:	ldr	x11, [sp, #8]
  429a78:	ldrsw	x10, [x8, x11, lsl #2]
  429a7c:	add	x9, x8, x10
  429a80:	br	x9
  429a84:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429a88:	add	x8, x8, #0x6a7
  429a8c:	str	x8, [sp, #24]
  429a90:	b	42a30c <ferror@plt+0x285dc>
  429a94:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429a98:	add	x8, x8, #0x6b2
  429a9c:	str	x8, [sp, #24]
  429aa0:	b	42a30c <ferror@plt+0x285dc>
  429aa4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429aa8:	add	x8, x8, #0x6bd
  429aac:	str	x8, [sp, #24]
  429ab0:	b	42a30c <ferror@plt+0x285dc>
  429ab4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ab8:	add	x8, x8, #0x6c9
  429abc:	str	x8, [sp, #24]
  429ac0:	b	42a30c <ferror@plt+0x285dc>
  429ac4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ac8:	add	x8, x8, #0x6d5
  429acc:	str	x8, [sp, #24]
  429ad0:	b	42a30c <ferror@plt+0x285dc>
  429ad4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ad8:	add	x8, x8, #0x6e5
  429adc:	str	x8, [sp, #24]
  429ae0:	b	42a30c <ferror@plt+0x285dc>
  429ae4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ae8:	add	x8, x8, #0x6f1
  429aec:	str	x8, [sp, #24]
  429af0:	b	42a30c <ferror@plt+0x285dc>
  429af4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429af8:	add	x8, x8, #0x6fd
  429afc:	str	x8, [sp, #24]
  429b00:	b	42a30c <ferror@plt+0x285dc>
  429b04:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b08:	add	x8, x8, #0x70c
  429b0c:	str	x8, [sp, #24]
  429b10:	b	42a30c <ferror@plt+0x285dc>
  429b14:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b18:	add	x8, x8, #0x717
  429b1c:	str	x8, [sp, #24]
  429b20:	b	42a30c <ferror@plt+0x285dc>
  429b24:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b28:	add	x8, x8, #0x725
  429b2c:	str	x8, [sp, #24]
  429b30:	b	42a30c <ferror@plt+0x285dc>
  429b34:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b38:	add	x8, x8, #0x734
  429b3c:	str	x8, [sp, #24]
  429b40:	b	42a30c <ferror@plt+0x285dc>
  429b44:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b48:	add	x8, x8, #0x742
  429b4c:	str	x8, [sp, #24]
  429b50:	b	42a30c <ferror@plt+0x285dc>
  429b54:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b58:	add	x8, x8, #0x751
  429b5c:	str	x8, [sp, #24]
  429b60:	b	42a30c <ferror@plt+0x285dc>
  429b64:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b68:	add	x8, x8, #0x760
  429b6c:	str	x8, [sp, #24]
  429b70:	b	42a30c <ferror@plt+0x285dc>
  429b74:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b78:	add	x8, x8, #0x76f
  429b7c:	str	x8, [sp, #24]
  429b80:	b	42a30c <ferror@plt+0x285dc>
  429b84:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b88:	add	x8, x8, #0x77b
  429b8c:	str	x8, [sp, #24]
  429b90:	b	42a30c <ferror@plt+0x285dc>
  429b94:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429b98:	add	x8, x8, #0x78b
  429b9c:	str	x8, [sp, #24]
  429ba0:	b	42a30c <ferror@plt+0x285dc>
  429ba4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ba8:	add	x8, x8, #0x79e
  429bac:	str	x8, [sp, #24]
  429bb0:	b	42a30c <ferror@plt+0x285dc>
  429bb4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429bb8:	add	x8, x8, #0x7b1
  429bbc:	str	x8, [sp, #24]
  429bc0:	b	42a30c <ferror@plt+0x285dc>
  429bc4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429bc8:	add	x8, x8, #0x7c3
  429bcc:	str	x8, [sp, #24]
  429bd0:	b	42a30c <ferror@plt+0x285dc>
  429bd4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429bd8:	add	x8, x8, #0x7ce
  429bdc:	str	x8, [sp, #24]
  429be0:	b	42a30c <ferror@plt+0x285dc>
  429be4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429be8:	add	x8, x8, #0x7dd
  429bec:	str	x8, [sp, #24]
  429bf0:	b	42a30c <ferror@plt+0x285dc>
  429bf4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429bf8:	add	x8, x8, #0x7ed
  429bfc:	str	x8, [sp, #24]
  429c00:	b	42a30c <ferror@plt+0x285dc>
  429c04:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c08:	add	x8, x8, #0x7fc
  429c0c:	str	x8, [sp, #24]
  429c10:	b	42a30c <ferror@plt+0x285dc>
  429c14:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c18:	add	x8, x8, #0x80b
  429c1c:	str	x8, [sp, #24]
  429c20:	b	42a30c <ferror@plt+0x285dc>
  429c24:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c28:	add	x8, x8, #0x81b
  429c2c:	str	x8, [sp, #24]
  429c30:	b	42a30c <ferror@plt+0x285dc>
  429c34:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c38:	add	x8, x8, #0x82a
  429c3c:	str	x8, [sp, #24]
  429c40:	b	42a30c <ferror@plt+0x285dc>
  429c44:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c48:	add	x8, x8, #0x836
  429c4c:	str	x8, [sp, #24]
  429c50:	b	42a30c <ferror@plt+0x285dc>
  429c54:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c58:	add	x8, x8, #0x841
  429c5c:	str	x8, [sp, #24]
  429c60:	b	42a30c <ferror@plt+0x285dc>
  429c64:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c68:	add	x8, x8, #0x84e
  429c6c:	str	x8, [sp, #24]
  429c70:	b	42a30c <ferror@plt+0x285dc>
  429c74:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c78:	add	x8, x8, #0x85f
  429c7c:	str	x8, [sp, #24]
  429c80:	b	42a30c <ferror@plt+0x285dc>
  429c84:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c88:	add	x8, x8, #0x86e
  429c8c:	str	x8, [sp, #24]
  429c90:	b	42a30c <ferror@plt+0x285dc>
  429c94:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429c98:	add	x8, x8, #0x881
  429c9c:	str	x8, [sp, #24]
  429ca0:	b	42a30c <ferror@plt+0x285dc>
  429ca4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ca8:	add	x8, x8, #0x895
  429cac:	str	x8, [sp, #24]
  429cb0:	b	42a30c <ferror@plt+0x285dc>
  429cb4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429cb8:	add	x8, x8, #0x8aa
  429cbc:	str	x8, [sp, #24]
  429cc0:	b	42a30c <ferror@plt+0x285dc>
  429cc4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429cc8:	add	x8, x8, #0x8bf
  429ccc:	str	x8, [sp, #24]
  429cd0:	b	42a30c <ferror@plt+0x285dc>
  429cd4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429cd8:	add	x8, x8, #0x8d5
  429cdc:	str	x8, [sp, #24]
  429ce0:	b	42a30c <ferror@plt+0x285dc>
  429ce4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ce8:	add	x8, x8, #0x8eb
  429cec:	str	x8, [sp, #24]
  429cf0:	b	42a30c <ferror@plt+0x285dc>
  429cf4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429cf8:	add	x8, x8, #0x8f9
  429cfc:	str	x8, [sp, #24]
  429d00:	b	42a30c <ferror@plt+0x285dc>
  429d04:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d08:	add	x8, x8, #0x907
  429d0c:	str	x8, [sp, #24]
  429d10:	b	42a30c <ferror@plt+0x285dc>
  429d14:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d18:	add	x8, x8, #0x912
  429d1c:	str	x8, [sp, #24]
  429d20:	b	42a30c <ferror@plt+0x285dc>
  429d24:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d28:	add	x8, x8, #0x920
  429d2c:	str	x8, [sp, #24]
  429d30:	b	42a30c <ferror@plt+0x285dc>
  429d34:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d38:	add	x8, x8, #0x92d
  429d3c:	str	x8, [sp, #24]
  429d40:	b	42a30c <ferror@plt+0x285dc>
  429d44:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d48:	add	x8, x8, #0x93f
  429d4c:	str	x8, [sp, #24]
  429d50:	b	42a30c <ferror@plt+0x285dc>
  429d54:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d58:	add	x8, x8, #0x94e
  429d5c:	str	x8, [sp, #24]
  429d60:	b	42a30c <ferror@plt+0x285dc>
  429d64:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d68:	add	x8, x8, #0x961
  429d6c:	str	x8, [sp, #24]
  429d70:	b	42a30c <ferror@plt+0x285dc>
  429d74:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d78:	add	x8, x8, #0x971
  429d7c:	str	x8, [sp, #24]
  429d80:	b	42a30c <ferror@plt+0x285dc>
  429d84:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d88:	add	x8, x8, #0x987
  429d8c:	str	x8, [sp, #24]
  429d90:	b	42a30c <ferror@plt+0x285dc>
  429d94:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429d98:	add	x8, x8, #0x99a
  429d9c:	str	x8, [sp, #24]
  429da0:	b	42a30c <ferror@plt+0x285dc>
  429da4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429da8:	add	x8, x8, #0x9b1
  429dac:	str	x8, [sp, #24]
  429db0:	b	42a30c <ferror@plt+0x285dc>
  429db4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429db8:	add	x8, x8, #0x9c5
  429dbc:	str	x8, [sp, #24]
  429dc0:	b	42a30c <ferror@plt+0x285dc>
  429dc4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429dc8:	add	x8, x8, #0x9d6
  429dcc:	str	x8, [sp, #24]
  429dd0:	b	42a30c <ferror@plt+0x285dc>
  429dd4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429dd8:	add	x8, x8, #0x9e6
  429ddc:	str	x8, [sp, #24]
  429de0:	b	42a30c <ferror@plt+0x285dc>
  429de4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429de8:	add	x8, x8, #0x9fe
  429dec:	str	x8, [sp, #24]
  429df0:	b	42a30c <ferror@plt+0x285dc>
  429df4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429df8:	add	x8, x8, #0xa0d
  429dfc:	str	x8, [sp, #24]
  429e00:	b	42a30c <ferror@plt+0x285dc>
  429e04:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e08:	add	x8, x8, #0xa1d
  429e0c:	str	x8, [sp, #24]
  429e10:	b	42a30c <ferror@plt+0x285dc>
  429e14:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e18:	add	x8, x8, #0xa2d
  429e1c:	str	x8, [sp, #24]
  429e20:	b	42a30c <ferror@plt+0x285dc>
  429e24:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e28:	add	x8, x8, #0xa40
  429e2c:	str	x8, [sp, #24]
  429e30:	b	42a30c <ferror@plt+0x285dc>
  429e34:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e38:	add	x8, x8, #0xa50
  429e3c:	str	x8, [sp, #24]
  429e40:	b	42a30c <ferror@plt+0x285dc>
  429e44:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e48:	add	x8, x8, #0xa63
  429e4c:	str	x8, [sp, #24]
  429e50:	b	42a30c <ferror@plt+0x285dc>
  429e54:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e58:	add	x8, x8, #0xa73
  429e5c:	str	x8, [sp, #24]
  429e60:	b	42a30c <ferror@plt+0x285dc>
  429e64:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e68:	add	x8, x8, #0xa83
  429e6c:	str	x8, [sp, #24]
  429e70:	b	42a30c <ferror@plt+0x285dc>
  429e74:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e78:	add	x8, x8, #0xa93
  429e7c:	str	x8, [sp, #24]
  429e80:	b	42a30c <ferror@plt+0x285dc>
  429e84:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e88:	add	x8, x8, #0xaa3
  429e8c:	str	x8, [sp, #24]
  429e90:	b	42a30c <ferror@plt+0x285dc>
  429e94:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429e98:	add	x8, x8, #0xab4
  429e9c:	str	x8, [sp, #24]
  429ea0:	b	42a30c <ferror@plt+0x285dc>
  429ea4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ea8:	add	x8, x8, #0xac5
  429eac:	str	x8, [sp, #24]
  429eb0:	b	42a30c <ferror@plt+0x285dc>
  429eb4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429eb8:	add	x8, x8, #0xad6
  429ebc:	str	x8, [sp, #24]
  429ec0:	b	42a30c <ferror@plt+0x285dc>
  429ec4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ec8:	add	x8, x8, #0xae6
  429ecc:	str	x8, [sp, #24]
  429ed0:	b	42a30c <ferror@plt+0x285dc>
  429ed4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ed8:	add	x8, x8, #0xaf6
  429edc:	str	x8, [sp, #24]
  429ee0:	b	42a30c <ferror@plt+0x285dc>
  429ee4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ee8:	add	x8, x8, #0xb06
  429eec:	str	x8, [sp, #24]
  429ef0:	b	42a30c <ferror@plt+0x285dc>
  429ef4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ef8:	add	x8, x8, #0xb19
  429efc:	str	x8, [sp, #24]
  429f00:	b	42a30c <ferror@plt+0x285dc>
  429f04:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f08:	add	x8, x8, #0xb29
  429f0c:	str	x8, [sp, #24]
  429f10:	b	42a30c <ferror@plt+0x285dc>
  429f14:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f18:	add	x8, x8, #0xb3c
  429f1c:	str	x8, [sp, #24]
  429f20:	b	42a30c <ferror@plt+0x285dc>
  429f24:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f28:	add	x8, x8, #0xb4c
  429f2c:	str	x8, [sp, #24]
  429f30:	b	42a30c <ferror@plt+0x285dc>
  429f34:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f38:	add	x8, x8, #0xb5c
  429f3c:	str	x8, [sp, #24]
  429f40:	b	42a30c <ferror@plt+0x285dc>
  429f44:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f48:	add	x8, x8, #0xb6c
  429f4c:	str	x8, [sp, #24]
  429f50:	b	42a30c <ferror@plt+0x285dc>
  429f54:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f58:	add	x8, x8, #0xb7c
  429f5c:	str	x8, [sp, #24]
  429f60:	b	42a30c <ferror@plt+0x285dc>
  429f64:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f68:	add	x8, x8, #0xb8c
  429f6c:	str	x8, [sp, #24]
  429f70:	b	42a30c <ferror@plt+0x285dc>
  429f74:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f78:	add	x8, x8, #0xb9d
  429f7c:	str	x8, [sp, #24]
  429f80:	b	42a30c <ferror@plt+0x285dc>
  429f84:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f88:	add	x8, x8, #0xbae
  429f8c:	str	x8, [sp, #24]
  429f90:	b	42a30c <ferror@plt+0x285dc>
  429f94:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429f98:	add	x8, x8, #0xbbf
  429f9c:	str	x8, [sp, #24]
  429fa0:	b	42a30c <ferror@plt+0x285dc>
  429fa4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429fa8:	add	x8, x8, #0xbcf
  429fac:	str	x8, [sp, #24]
  429fb0:	b	42a30c <ferror@plt+0x285dc>
  429fb4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429fb8:	add	x8, x8, #0xbdf
  429fbc:	str	x8, [sp, #24]
  429fc0:	b	42a30c <ferror@plt+0x285dc>
  429fc4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429fc8:	add	x8, x8, #0xbef
  429fcc:	str	x8, [sp, #24]
  429fd0:	b	42a30c <ferror@plt+0x285dc>
  429fd4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429fd8:	add	x8, x8, #0xc02
  429fdc:	str	x8, [sp, #24]
  429fe0:	b	42a30c <ferror@plt+0x285dc>
  429fe4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429fe8:	add	x8, x8, #0xc12
  429fec:	str	x8, [sp, #24]
  429ff0:	b	42a30c <ferror@plt+0x285dc>
  429ff4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  429ff8:	add	x8, x8, #0xc22
  429ffc:	str	x8, [sp, #24]
  42a000:	b	42a30c <ferror@plt+0x285dc>
  42a004:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a008:	add	x8, x8, #0xc39
  42a00c:	str	x8, [sp, #24]
  42a010:	b	42a30c <ferror@plt+0x285dc>
  42a014:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a018:	add	x8, x8, #0xc4d
  42a01c:	str	x8, [sp, #24]
  42a020:	b	42a30c <ferror@plt+0x285dc>
  42a024:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a028:	add	x8, x8, #0xc61
  42a02c:	str	x8, [sp, #24]
  42a030:	b	42a30c <ferror@plt+0x285dc>
  42a034:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a038:	add	x8, x8, #0xc73
  42a03c:	str	x8, [sp, #24]
  42a040:	b	42a30c <ferror@plt+0x285dc>
  42a044:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a048:	add	x8, x8, #0xc82
  42a04c:	str	x8, [sp, #24]
  42a050:	b	42a30c <ferror@plt+0x285dc>
  42a054:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a058:	add	x8, x8, #0xc94
  42a05c:	str	x8, [sp, #24]
  42a060:	b	42a30c <ferror@plt+0x285dc>
  42a064:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a068:	add	x8, x8, #0xca7
  42a06c:	str	x8, [sp, #24]
  42a070:	b	42a30c <ferror@plt+0x285dc>
  42a074:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a078:	add	x8, x8, #0xcb7
  42a07c:	str	x8, [sp, #24]
  42a080:	b	42a30c <ferror@plt+0x285dc>
  42a084:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a088:	add	x8, x8, #0xcc5
  42a08c:	str	x8, [sp, #24]
  42a090:	b	42a30c <ferror@plt+0x285dc>
  42a094:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a098:	add	x8, x8, #0xcd4
  42a09c:	str	x8, [sp, #24]
  42a0a0:	b	42a30c <ferror@plt+0x285dc>
  42a0a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a0a8:	add	x8, x8, #0xce5
  42a0ac:	str	x8, [sp, #24]
  42a0b0:	b	42a30c <ferror@plt+0x285dc>
  42a0b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a0b8:	add	x8, x8, #0xcf4
  42a0bc:	str	x8, [sp, #24]
  42a0c0:	b	42a30c <ferror@plt+0x285dc>
  42a0c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a0c8:	add	x8, x8, #0xd03
  42a0cc:	str	x8, [sp, #24]
  42a0d0:	b	42a30c <ferror@plt+0x285dc>
  42a0d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a0d8:	add	x8, x8, #0xd15
  42a0dc:	str	x8, [sp, #24]
  42a0e0:	b	42a30c <ferror@plt+0x285dc>
  42a0e4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a0e8:	add	x8, x8, #0xd29
  42a0ec:	str	x8, [sp, #24]
  42a0f0:	b	42a30c <ferror@plt+0x285dc>
  42a0f4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a0f8:	add	x8, x8, #0xd3a
  42a0fc:	str	x8, [sp, #24]
  42a100:	b	42a30c <ferror@plt+0x285dc>
  42a104:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a108:	add	x8, x8, #0xd4a
  42a10c:	str	x8, [sp, #24]
  42a110:	b	42a30c <ferror@plt+0x285dc>
  42a114:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a118:	add	x8, x8, #0xd59
  42a11c:	str	x8, [sp, #24]
  42a120:	b	42a30c <ferror@plt+0x285dc>
  42a124:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a128:	add	x8, x8, #0xd69
  42a12c:	str	x8, [sp, #24]
  42a130:	b	42a30c <ferror@plt+0x285dc>
  42a134:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a138:	add	x8, x8, #0xd79
  42a13c:	str	x8, [sp, #24]
  42a140:	b	42a30c <ferror@plt+0x285dc>
  42a144:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a148:	add	x8, x8, #0xd88
  42a14c:	str	x8, [sp, #24]
  42a150:	b	42a30c <ferror@plt+0x285dc>
  42a154:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a158:	add	x8, x8, #0xd97
  42a15c:	str	x8, [sp, #24]
  42a160:	b	42a30c <ferror@plt+0x285dc>
  42a164:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a168:	add	x8, x8, #0xda7
  42a16c:	str	x8, [sp, #24]
  42a170:	b	42a30c <ferror@plt+0x285dc>
  42a174:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a178:	add	x8, x8, #0xdb6
  42a17c:	str	x8, [sp, #24]
  42a180:	b	42a30c <ferror@plt+0x285dc>
  42a184:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a188:	add	x8, x8, #0xdc7
  42a18c:	str	x8, [sp, #24]
  42a190:	b	42a30c <ferror@plt+0x285dc>
  42a194:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a198:	add	x8, x8, #0xdd4
  42a19c:	str	x8, [sp, #24]
  42a1a0:	b	42a30c <ferror@plt+0x285dc>
  42a1a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a1a8:	add	x8, x8, #0xdea
  42a1ac:	str	x8, [sp, #24]
  42a1b0:	b	42a30c <ferror@plt+0x285dc>
  42a1b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a1b8:	add	x8, x8, #0xe02
  42a1bc:	str	x8, [sp, #24]
  42a1c0:	b	42a30c <ferror@plt+0x285dc>
  42a1c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a1c8:	add	x8, x8, #0xe1a
  42a1cc:	str	x8, [sp, #24]
  42a1d0:	b	42a30c <ferror@plt+0x285dc>
  42a1d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a1d8:	add	x8, x8, #0xe32
  42a1dc:	str	x8, [sp, #24]
  42a1e0:	b	42a30c <ferror@plt+0x285dc>
  42a1e4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a1e8:	add	x8, x8, #0xe4a
  42a1ec:	str	x8, [sp, #24]
  42a1f0:	b	42a30c <ferror@plt+0x285dc>
  42a1f4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a1f8:	add	x8, x8, #0xe59
  42a1fc:	str	x8, [sp, #24]
  42a200:	b	42a30c <ferror@plt+0x285dc>
  42a204:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a208:	add	x8, x8, #0xe68
  42a20c:	str	x8, [sp, #24]
  42a210:	b	42a30c <ferror@plt+0x285dc>
  42a214:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a218:	add	x8, x8, #0xe77
  42a21c:	str	x8, [sp, #24]
  42a220:	b	42a30c <ferror@plt+0x285dc>
  42a224:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a228:	add	x8, x8, #0xe87
  42a22c:	str	x8, [sp, #24]
  42a230:	b	42a30c <ferror@plt+0x285dc>
  42a234:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a238:	add	x8, x8, #0xe99
  42a23c:	str	x8, [sp, #24]
  42a240:	b	42a30c <ferror@plt+0x285dc>
  42a244:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a248:	add	x8, x8, #0xeae
  42a24c:	str	x8, [sp, #24]
  42a250:	b	42a30c <ferror@plt+0x285dc>
  42a254:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a258:	add	x8, x8, #0xebd
  42a25c:	str	x8, [sp, #24]
  42a260:	b	42a30c <ferror@plt+0x285dc>
  42a264:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a268:	add	x8, x8, #0xed2
  42a26c:	str	x8, [sp, #24]
  42a270:	b	42a30c <ferror@plt+0x285dc>
  42a274:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a278:	add	x8, x8, #0xee7
  42a27c:	str	x8, [sp, #24]
  42a280:	b	42a30c <ferror@plt+0x285dc>
  42a284:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a288:	add	x8, x8, #0xefd
  42a28c:	str	x8, [sp, #24]
  42a290:	b	42a30c <ferror@plt+0x285dc>
  42a294:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a298:	add	x8, x8, #0xf12
  42a29c:	str	x8, [sp, #24]
  42a2a0:	b	42a30c <ferror@plt+0x285dc>
  42a2a4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a2a8:	add	x8, x8, #0xf1f
  42a2ac:	str	x8, [sp, #24]
  42a2b0:	b	42a30c <ferror@plt+0x285dc>
  42a2b4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a2b8:	add	x8, x8, #0xf2e
  42a2bc:	str	x8, [sp, #24]
  42a2c0:	b	42a30c <ferror@plt+0x285dc>
  42a2c4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a2c8:	add	x8, x8, #0xf3e
  42a2cc:	str	x8, [sp, #24]
  42a2d0:	b	42a30c <ferror@plt+0x285dc>
  42a2d4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a2d8:	add	x8, x8, #0xf4b
  42a2dc:	str	x8, [sp, #24]
  42a2e0:	b	42a30c <ferror@plt+0x285dc>
  42a2e4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a2e8:	add	x8, x8, #0xf58
  42a2ec:	str	x8, [sp, #24]
  42a2f0:	b	42a30c <ferror@plt+0x285dc>
  42a2f4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a2f8:	add	x8, x8, #0xf64
  42a2fc:	str	x8, [sp, #24]
  42a300:	b	42a30c <ferror@plt+0x285dc>
  42a304:	mov	x8, xzr
  42a308:	str	x8, [sp, #24]
  42a30c:	ldr	x0, [sp, #24]
  42a310:	add	sp, sp, #0x20
  42a314:	ret
  42a318:	sub	sp, sp, #0x20
  42a31c:	str	x0, [sp, #16]
  42a320:	ldr	x8, [sp, #16]
  42a324:	subs	x8, x8, #0x0
  42a328:	cmp	x8, #0x69
  42a32c:	str	x8, [sp, #8]
  42a330:	b.hi	42a79c <ferror@plt+0x28a6c>  // b.pmore
  42a334:	adrp	x8, 47c000 <warn@@Base+0xad44>
  42a338:	add	x8, x8, #0xe94
  42a33c:	ldr	x11, [sp, #8]
  42a340:	ldrsw	x10, [x8, x11, lsl #2]
  42a344:	add	x9, x8, x10
  42a348:	br	x9
  42a34c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a350:	add	x8, x8, #0xf70
  42a354:	str	x8, [sp, #24]
  42a358:	b	42a7a4 <ferror@plt+0x28a74>
  42a35c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a360:	add	x8, x8, #0xf7b
  42a364:	str	x8, [sp, #24]
  42a368:	b	42a7a4 <ferror@plt+0x28a74>
  42a36c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a370:	add	x8, x8, #0xf83
  42a374:	str	x8, [sp, #24]
  42a378:	b	42a7a4 <ferror@plt+0x28a74>
  42a37c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a380:	add	x8, x8, #0xf8c
  42a384:	str	x8, [sp, #24]
  42a388:	b	42a7a4 <ferror@plt+0x28a74>
  42a38c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a390:	add	x8, x8, #0xf95
  42a394:	str	x8, [sp, #24]
  42a398:	b	42a7a4 <ferror@plt+0x28a74>
  42a39c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a3a0:	add	x8, x8, #0xf9e
  42a3a4:	str	x8, [sp, #24]
  42a3a8:	b	42a7a4 <ferror@plt+0x28a74>
  42a3ac:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a3b0:	add	x8, x8, #0xfa7
  42a3b4:	str	x8, [sp, #24]
  42a3b8:	b	42a7a4 <ferror@plt+0x28a74>
  42a3bc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a3c0:	add	x8, x8, #0xfb1
  42a3c4:	str	x8, [sp, #24]
  42a3c8:	b	42a7a4 <ferror@plt+0x28a74>
  42a3cc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a3d0:	add	x8, x8, #0xfbb
  42a3d4:	str	x8, [sp, #24]
  42a3d8:	b	42a7a4 <ferror@plt+0x28a74>
  42a3dc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a3e0:	add	x8, x8, #0xfc5
  42a3e4:	str	x8, [sp, #24]
  42a3e8:	b	42a7a4 <ferror@plt+0x28a74>
  42a3ec:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a3f0:	add	x8, x8, #0xfcf
  42a3f4:	str	x8, [sp, #24]
  42a3f8:	b	42a7a4 <ferror@plt+0x28a74>
  42a3fc:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a400:	add	x8, x8, #0xfdd
  42a404:	str	x8, [sp, #24]
  42a408:	b	42a7a4 <ferror@plt+0x28a74>
  42a40c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a410:	add	x8, x8, #0xfee
  42a414:	str	x8, [sp, #24]
  42a418:	b	42a7a4 <ferror@plt+0x28a74>
  42a41c:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  42a420:	add	x8, x8, #0xfff
  42a424:	str	x8, [sp, #24]
  42a428:	b	42a7a4 <ferror@plt+0x28a74>
  42a42c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a430:	add	x8, x8, #0x10
  42a434:	str	x8, [sp, #24]
  42a438:	b	42a7a4 <ferror@plt+0x28a74>
  42a43c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a440:	add	x8, x8, #0x21
  42a444:	str	x8, [sp, #24]
  42a448:	b	42a7a4 <ferror@plt+0x28a74>
  42a44c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a450:	add	x8, x8, #0x2d
  42a454:	str	x8, [sp, #24]
  42a458:	b	42a7a4 <ferror@plt+0x28a74>
  42a45c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a460:	add	x8, x8, #0x3c
  42a464:	str	x8, [sp, #24]
  42a468:	b	42a7a4 <ferror@plt+0x28a74>
  42a46c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a470:	add	x8, x8, #0x4c
  42a474:	str	x8, [sp, #24]
  42a478:	b	42a7a4 <ferror@plt+0x28a74>
  42a47c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a480:	add	x8, x8, #0x5c
  42a484:	str	x8, [sp, #24]
  42a488:	b	42a7a4 <ferror@plt+0x28a74>
  42a48c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a490:	add	x8, x8, #0x6b
  42a494:	str	x8, [sp, #24]
  42a498:	b	42a7a4 <ferror@plt+0x28a74>
  42a49c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a4a0:	add	x8, x8, #0x7b
  42a4a4:	str	x8, [sp, #24]
  42a4a8:	b	42a7a4 <ferror@plt+0x28a74>
  42a4ac:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a4b0:	add	x8, x8, #0x8b
  42a4b4:	str	x8, [sp, #24]
  42a4b8:	b	42a7a4 <ferror@plt+0x28a74>
  42a4bc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a4c0:	add	x8, x8, #0x9b
  42a4c4:	str	x8, [sp, #24]
  42a4c8:	b	42a7a4 <ferror@plt+0x28a74>
  42a4cc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a4d0:	add	x8, x8, #0xa3
  42a4d4:	str	x8, [sp, #24]
  42a4d8:	b	42a7a4 <ferror@plt+0x28a74>
  42a4dc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a4e0:	add	x8, x8, #0xaf
  42a4e4:	str	x8, [sp, #24]
  42a4e8:	b	42a7a4 <ferror@plt+0x28a74>
  42a4ec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a4f0:	add	x8, x8, #0xbd
  42a4f4:	str	x8, [sp, #24]
  42a4f8:	b	42a7a4 <ferror@plt+0x28a74>
  42a4fc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a500:	add	x8, x8, #0xca
  42a504:	str	x8, [sp, #24]
  42a508:	b	42a7a4 <ferror@plt+0x28a74>
  42a50c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a510:	add	x8, x8, #0xdb
  42a514:	str	x8, [sp, #24]
  42a518:	b	42a7a4 <ferror@plt+0x28a74>
  42a51c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a520:	add	x8, x8, #0xea
  42a524:	str	x8, [sp, #24]
  42a528:	b	42a7a4 <ferror@plt+0x28a74>
  42a52c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a530:	add	x8, x8, #0xf5
  42a534:	str	x8, [sp, #24]
  42a538:	b	42a7a4 <ferror@plt+0x28a74>
  42a53c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a540:	add	x8, x8, #0x105
  42a544:	str	x8, [sp, #24]
  42a548:	b	42a7a4 <ferror@plt+0x28a74>
  42a54c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a550:	add	x8, x8, #0x117
  42a554:	str	x8, [sp, #24]
  42a558:	b	42a7a4 <ferror@plt+0x28a74>
  42a55c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a560:	add	x8, x8, #0x129
  42a564:	str	x8, [sp, #24]
  42a568:	b	42a7a4 <ferror@plt+0x28a74>
  42a56c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a570:	add	x8, x8, #0x139
  42a574:	str	x8, [sp, #24]
  42a578:	b	42a7a4 <ferror@plt+0x28a74>
  42a57c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a580:	add	x8, x8, #0x14b
  42a584:	str	x8, [sp, #24]
  42a588:	b	42a7a4 <ferror@plt+0x28a74>
  42a58c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a590:	add	x8, x8, #0x15d
  42a594:	str	x8, [sp, #24]
  42a598:	b	42a7a4 <ferror@plt+0x28a74>
  42a59c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a5a0:	add	x8, x8, #0x170
  42a5a4:	str	x8, [sp, #24]
  42a5a8:	b	42a7a4 <ferror@plt+0x28a74>
  42a5ac:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a5b0:	add	x8, x8, #0x183
  42a5b4:	str	x8, [sp, #24]
  42a5b8:	b	42a7a4 <ferror@plt+0x28a74>
  42a5bc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a5c0:	add	x8, x8, #0x193
  42a5c4:	str	x8, [sp, #24]
  42a5c8:	b	42a7a4 <ferror@plt+0x28a74>
  42a5cc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a5d0:	add	x8, x8, #0x1a3
  42a5d4:	str	x8, [sp, #24]
  42a5d8:	b	42a7a4 <ferror@plt+0x28a74>
  42a5dc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a5e0:	add	x8, x8, #0x1b0
  42a5e4:	str	x8, [sp, #24]
  42a5e8:	b	42a7a4 <ferror@plt+0x28a74>
  42a5ec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a5f0:	add	x8, x8, #0x1c0
  42a5f4:	str	x8, [sp, #24]
  42a5f8:	b	42a7a4 <ferror@plt+0x28a74>
  42a5fc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a600:	add	x8, x8, #0x1cf
  42a604:	str	x8, [sp, #24]
  42a608:	b	42a7a4 <ferror@plt+0x28a74>
  42a60c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a610:	add	x8, x8, #0x1da
  42a614:	str	x8, [sp, #24]
  42a618:	b	42a7a4 <ferror@plt+0x28a74>
  42a61c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a620:	add	x8, x8, #0x1e6
  42a624:	str	x8, [sp, #24]
  42a628:	b	42a7a4 <ferror@plt+0x28a74>
  42a62c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a630:	add	x8, x8, #0x1f4
  42a634:	str	x8, [sp, #24]
  42a638:	b	42a7a4 <ferror@plt+0x28a74>
  42a63c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a640:	add	x8, x8, #0x200
  42a644:	str	x8, [sp, #24]
  42a648:	b	42a7a4 <ferror@plt+0x28a74>
  42a64c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a650:	add	x8, x8, #0x20b
  42a654:	str	x8, [sp, #24]
  42a658:	b	42a7a4 <ferror@plt+0x28a74>
  42a65c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a660:	add	x8, x8, #0x21a
  42a664:	str	x8, [sp, #24]
  42a668:	b	42a7a4 <ferror@plt+0x28a74>
  42a66c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a670:	add	x8, x8, #0x229
  42a674:	str	x8, [sp, #24]
  42a678:	b	42a7a4 <ferror@plt+0x28a74>
  42a67c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a680:	add	x8, x8, #0x238
  42a684:	str	x8, [sp, #24]
  42a688:	b	42a7a4 <ferror@plt+0x28a74>
  42a68c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a690:	add	x8, x8, #0x245
  42a694:	str	x8, [sp, #24]
  42a698:	b	42a7a4 <ferror@plt+0x28a74>
  42a69c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a6a0:	add	x8, x8, #0x251
  42a6a4:	str	x8, [sp, #24]
  42a6a8:	b	42a7a4 <ferror@plt+0x28a74>
  42a6ac:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a6b0:	add	x8, x8, #0x266
  42a6b4:	str	x8, [sp, #24]
  42a6b8:	b	42a7a4 <ferror@plt+0x28a74>
  42a6bc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a6c0:	add	x8, x8, #0x27b
  42a6c4:	str	x8, [sp, #24]
  42a6c8:	b	42a7a4 <ferror@plt+0x28a74>
  42a6cc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a6d0:	add	x8, x8, #0x28d
  42a6d4:	str	x8, [sp, #24]
  42a6d8:	b	42a7a4 <ferror@plt+0x28a74>
  42a6dc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a6e0:	add	x8, x8, #0x29e
  42a6e4:	str	x8, [sp, #24]
  42a6e8:	b	42a7a4 <ferror@plt+0x28a74>
  42a6ec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a6f0:	add	x8, x8, #0x2ae
  42a6f4:	str	x8, [sp, #24]
  42a6f8:	b	42a7a4 <ferror@plt+0x28a74>
  42a6fc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a700:	add	x8, x8, #0x2bf
  42a704:	str	x8, [sp, #24]
  42a708:	b	42a7a4 <ferror@plt+0x28a74>
  42a70c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a710:	add	x8, x8, #0x2cf
  42a714:	str	x8, [sp, #24]
  42a718:	b	42a7a4 <ferror@plt+0x28a74>
  42a71c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a720:	add	x8, x8, #0x2e1
  42a724:	str	x8, [sp, #24]
  42a728:	b	42a7a4 <ferror@plt+0x28a74>
  42a72c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a730:	add	x8, x8, #0x2f2
  42a734:	str	x8, [sp, #24]
  42a738:	b	42a7a4 <ferror@plt+0x28a74>
  42a73c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a740:	add	x8, x8, #0x303
  42a744:	str	x8, [sp, #24]
  42a748:	b	42a7a4 <ferror@plt+0x28a74>
  42a74c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a750:	add	x8, x8, #0x317
  42a754:	str	x8, [sp, #24]
  42a758:	b	42a7a4 <ferror@plt+0x28a74>
  42a75c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a760:	add	x8, x8, #0x327
  42a764:	str	x8, [sp, #24]
  42a768:	b	42a7a4 <ferror@plt+0x28a74>
  42a76c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a770:	add	x8, x8, #0x337
  42a774:	str	x8, [sp, #24]
  42a778:	b	42a7a4 <ferror@plt+0x28a74>
  42a77c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a780:	add	x8, x8, #0x34c
  42a784:	str	x8, [sp, #24]
  42a788:	b	42a7a4 <ferror@plt+0x28a74>
  42a78c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a790:	add	x8, x8, #0x361
  42a794:	str	x8, [sp, #24]
  42a798:	b	42a7a4 <ferror@plt+0x28a74>
  42a79c:	mov	x8, xzr
  42a7a0:	str	x8, [sp, #24]
  42a7a4:	ldr	x0, [sp, #24]
  42a7a8:	add	sp, sp, #0x20
  42a7ac:	ret
  42a7b0:	sub	sp, sp, #0x20
  42a7b4:	str	x0, [sp, #16]
  42a7b8:	ldr	x8, [sp, #16]
  42a7bc:	subs	x8, x8, #0x0
  42a7c0:	cmp	x8, #0xf5
  42a7c4:	str	x8, [sp, #8]
  42a7c8:	b.hi	42af74 <ferror@plt+0x29244>  // b.pmore
  42a7cc:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42a7d0:	add	x8, x8, #0x3c
  42a7d4:	ldr	x11, [sp, #8]
  42a7d8:	ldrsw	x10, [x8, x11, lsl #2]
  42a7dc:	add	x9, x8, x10
  42a7e0:	br	x9
  42a7e4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a7e8:	add	x8, x8, #0x372
  42a7ec:	str	x8, [sp, #24]
  42a7f0:	b	42af7c <ferror@plt+0x2924c>
  42a7f4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a7f8:	add	x8, x8, #0x380
  42a7fc:	str	x8, [sp, #24]
  42a800:	b	42af7c <ferror@plt+0x2924c>
  42a804:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a808:	add	x8, x8, #0x38f
  42a80c:	str	x8, [sp, #24]
  42a810:	b	42af7c <ferror@plt+0x2924c>
  42a814:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a818:	add	x8, x8, #0x39f
  42a81c:	str	x8, [sp, #24]
  42a820:	b	42af7c <ferror@plt+0x2924c>
  42a824:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a828:	add	x8, x8, #0x3af
  42a82c:	str	x8, [sp, #24]
  42a830:	b	42af7c <ferror@plt+0x2924c>
  42a834:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a838:	add	x8, x8, #0x3bf
  42a83c:	str	x8, [sp, #24]
  42a840:	b	42af7c <ferror@plt+0x2924c>
  42a844:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a848:	add	x8, x8, #0x3cf
  42a84c:	str	x8, [sp, #24]
  42a850:	b	42af7c <ferror@plt+0x2924c>
  42a854:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a858:	add	x8, x8, #0x3df
  42a85c:	str	x8, [sp, #24]
  42a860:	b	42af7c <ferror@plt+0x2924c>
  42a864:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a868:	add	x8, x8, #0x3f1
  42a86c:	str	x8, [sp, #24]
  42a870:	b	42af7c <ferror@plt+0x2924c>
  42a874:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a878:	add	x8, x8, #0x402
  42a87c:	str	x8, [sp, #24]
  42a880:	b	42af7c <ferror@plt+0x2924c>
  42a884:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a888:	add	x8, x8, #0x414
  42a88c:	str	x8, [sp, #24]
  42a890:	b	42af7c <ferror@plt+0x2924c>
  42a894:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a898:	add	x8, x8, #0x426
  42a89c:	str	x8, [sp, #24]
  42a8a0:	b	42af7c <ferror@plt+0x2924c>
  42a8a4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a8a8:	add	x8, x8, #0x438
  42a8ac:	str	x8, [sp, #24]
  42a8b0:	b	42af7c <ferror@plt+0x2924c>
  42a8b4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a8b8:	add	x8, x8, #0x44a
  42a8bc:	str	x8, [sp, #24]
  42a8c0:	b	42af7c <ferror@plt+0x2924c>
  42a8c4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a8c8:	add	x8, x8, #0x45c
  42a8cc:	str	x8, [sp, #24]
  42a8d0:	b	42af7c <ferror@plt+0x2924c>
  42a8d4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a8d8:	add	x8, x8, #0x46e
  42a8dc:	str	x8, [sp, #24]
  42a8e0:	b	42af7c <ferror@plt+0x2924c>
  42a8e4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a8e8:	add	x8, x8, #0x480
  42a8ec:	str	x8, [sp, #24]
  42a8f0:	b	42af7c <ferror@plt+0x2924c>
  42a8f4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a8f8:	add	x8, x8, #0x493
  42a8fc:	str	x8, [sp, #24]
  42a900:	b	42af7c <ferror@plt+0x2924c>
  42a904:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a908:	add	x8, x8, #0x4a6
  42a90c:	str	x8, [sp, #24]
  42a910:	b	42af7c <ferror@plt+0x2924c>
  42a914:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a918:	add	x8, x8, #0x4b8
  42a91c:	str	x8, [sp, #24]
  42a920:	b	42af7c <ferror@plt+0x2924c>
  42a924:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a928:	add	x8, x8, #0x4ca
  42a92c:	str	x8, [sp, #24]
  42a930:	b	42af7c <ferror@plt+0x2924c>
  42a934:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a938:	add	x8, x8, #0x4dd
  42a93c:	str	x8, [sp, #24]
  42a940:	b	42af7c <ferror@plt+0x2924c>
  42a944:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a948:	add	x8, x8, #0x4f0
  42a94c:	str	x8, [sp, #24]
  42a950:	b	42af7c <ferror@plt+0x2924c>
  42a954:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a958:	add	x8, x8, #0x503
  42a95c:	str	x8, [sp, #24]
  42a960:	b	42af7c <ferror@plt+0x2924c>
  42a964:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a968:	add	x8, x8, #0x516
  42a96c:	str	x8, [sp, #24]
  42a970:	b	42af7c <ferror@plt+0x2924c>
  42a974:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a978:	add	x8, x8, #0x529
  42a97c:	str	x8, [sp, #24]
  42a980:	b	42af7c <ferror@plt+0x2924c>
  42a984:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a988:	add	x8, x8, #0x53c
  42a98c:	str	x8, [sp, #24]
  42a990:	b	42af7c <ferror@plt+0x2924c>
  42a994:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a998:	add	x8, x8, #0x54d
  42a99c:	str	x8, [sp, #24]
  42a9a0:	b	42af7c <ferror@plt+0x2924c>
  42a9a4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a9a8:	add	x8, x8, #0x55f
  42a9ac:	str	x8, [sp, #24]
  42a9b0:	b	42af7c <ferror@plt+0x2924c>
  42a9b4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a9b8:	add	x8, x8, #0x573
  42a9bc:	str	x8, [sp, #24]
  42a9c0:	b	42af7c <ferror@plt+0x2924c>
  42a9c4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a9c8:	add	x8, x8, #0x587
  42a9cc:	str	x8, [sp, #24]
  42a9d0:	b	42af7c <ferror@plt+0x2924c>
  42a9d4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a9d8:	add	x8, x8, #0x59b
  42a9dc:	str	x8, [sp, #24]
  42a9e0:	b	42af7c <ferror@plt+0x2924c>
  42a9e4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a9e8:	add	x8, x8, #0x5af
  42a9ec:	str	x8, [sp, #24]
  42a9f0:	b	42af7c <ferror@plt+0x2924c>
  42a9f4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42a9f8:	add	x8, x8, #0x5c3
  42a9fc:	str	x8, [sp, #24]
  42aa00:	b	42af7c <ferror@plt+0x2924c>
  42aa04:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa08:	add	x8, x8, #0x5d4
  42aa0c:	str	x8, [sp, #24]
  42aa10:	b	42af7c <ferror@plt+0x2924c>
  42aa14:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa18:	add	x8, x8, #0x5e6
  42aa1c:	str	x8, [sp, #24]
  42aa20:	b	42af7c <ferror@plt+0x2924c>
  42aa24:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa28:	add	x8, x8, #0x5f9
  42aa2c:	str	x8, [sp, #24]
  42aa30:	b	42af7c <ferror@plt+0x2924c>
  42aa34:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa38:	add	x8, x8, #0x60c
  42aa3c:	str	x8, [sp, #24]
  42aa40:	b	42af7c <ferror@plt+0x2924c>
  42aa44:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa48:	add	x8, x8, #0x61f
  42aa4c:	str	x8, [sp, #24]
  42aa50:	b	42af7c <ferror@plt+0x2924c>
  42aa54:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa58:	add	x8, x8, #0x635
  42aa5c:	str	x8, [sp, #24]
  42aa60:	b	42af7c <ferror@plt+0x2924c>
  42aa64:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa68:	add	x8, x8, #0x64c
  42aa6c:	str	x8, [sp, #24]
  42aa70:	b	42af7c <ferror@plt+0x2924c>
  42aa74:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa78:	add	x8, x8, #0x663
  42aa7c:	str	x8, [sp, #24]
  42aa80:	b	42af7c <ferror@plt+0x2924c>
  42aa84:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa88:	add	x8, x8, #0x673
  42aa8c:	str	x8, [sp, #24]
  42aa90:	b	42af7c <ferror@plt+0x2924c>
  42aa94:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aa98:	add	x8, x8, #0x685
  42aa9c:	str	x8, [sp, #24]
  42aaa0:	b	42af7c <ferror@plt+0x2924c>
  42aaa4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aaa8:	add	x8, x8, #0x698
  42aaac:	str	x8, [sp, #24]
  42aab0:	b	42af7c <ferror@plt+0x2924c>
  42aab4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aab8:	add	x8, x8, #0x6ab
  42aabc:	str	x8, [sp, #24]
  42aac0:	b	42af7c <ferror@plt+0x2924c>
  42aac4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aac8:	add	x8, x8, #0x6bc
  42aacc:	str	x8, [sp, #24]
  42aad0:	b	42af7c <ferror@plt+0x2924c>
  42aad4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aad8:	add	x8, x8, #0x6ce
  42aadc:	str	x8, [sp, #24]
  42aae0:	b	42af7c <ferror@plt+0x2924c>
  42aae4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aae8:	add	x8, x8, #0x6e0
  42aaec:	str	x8, [sp, #24]
  42aaf0:	b	42af7c <ferror@plt+0x2924c>
  42aaf4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aaf8:	add	x8, x8, #0x6f3
  42aafc:	str	x8, [sp, #24]
  42ab00:	b	42af7c <ferror@plt+0x2924c>
  42ab04:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab08:	add	x8, x8, #0x706
  42ab0c:	str	x8, [sp, #24]
  42ab10:	b	42af7c <ferror@plt+0x2924c>
  42ab14:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab18:	add	x8, x8, #0x718
  42ab1c:	str	x8, [sp, #24]
  42ab20:	b	42af7c <ferror@plt+0x2924c>
  42ab24:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab28:	add	x8, x8, #0x72b
  42ab2c:	str	x8, [sp, #24]
  42ab30:	b	42af7c <ferror@plt+0x2924c>
  42ab34:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab38:	add	x8, x8, #0x73e
  42ab3c:	str	x8, [sp, #24]
  42ab40:	b	42af7c <ferror@plt+0x2924c>
  42ab44:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab48:	add	x8, x8, #0x74d
  42ab4c:	str	x8, [sp, #24]
  42ab50:	b	42af7c <ferror@plt+0x2924c>
  42ab54:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab58:	add	x8, x8, #0x75e
  42ab5c:	str	x8, [sp, #24]
  42ab60:	b	42af7c <ferror@plt+0x2924c>
  42ab64:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab68:	add	x8, x8, #0x76f
  42ab6c:	str	x8, [sp, #24]
  42ab70:	b	42af7c <ferror@plt+0x2924c>
  42ab74:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab78:	add	x8, x8, #0x77f
  42ab7c:	str	x8, [sp, #24]
  42ab80:	b	42af7c <ferror@plt+0x2924c>
  42ab84:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab88:	add	x8, x8, #0x790
  42ab8c:	str	x8, [sp, #24]
  42ab90:	b	42af7c <ferror@plt+0x2924c>
  42ab94:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ab98:	add	x8, x8, #0x7a1
  42ab9c:	str	x8, [sp, #24]
  42aba0:	b	42af7c <ferror@plt+0x2924c>
  42aba4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aba8:	add	x8, x8, #0x7b2
  42abac:	str	x8, [sp, #24]
  42abb0:	b	42af7c <ferror@plt+0x2924c>
  42abb4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42abb8:	add	x8, x8, #0x7c6
  42abbc:	str	x8, [sp, #24]
  42abc0:	b	42af7c <ferror@plt+0x2924c>
  42abc4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42abc8:	add	x8, x8, #0x7da
  42abcc:	str	x8, [sp, #24]
  42abd0:	b	42af7c <ferror@plt+0x2924c>
  42abd4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42abd8:	add	x8, x8, #0x7ec
  42abdc:	str	x8, [sp, #24]
  42abe0:	b	42af7c <ferror@plt+0x2924c>
  42abe4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42abe8:	add	x8, x8, #0x7ff
  42abec:	str	x8, [sp, #24]
  42abf0:	b	42af7c <ferror@plt+0x2924c>
  42abf4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42abf8:	add	x8, x8, #0x812
  42abfc:	str	x8, [sp, #24]
  42ac00:	b	42af7c <ferror@plt+0x2924c>
  42ac04:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac08:	add	x8, x8, #0x823
  42ac0c:	str	x8, [sp, #24]
  42ac10:	b	42af7c <ferror@plt+0x2924c>
  42ac14:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac18:	add	x8, x8, #0x837
  42ac1c:	str	x8, [sp, #24]
  42ac20:	b	42af7c <ferror@plt+0x2924c>
  42ac24:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac28:	add	x8, x8, #0x84b
  42ac2c:	str	x8, [sp, #24]
  42ac30:	b	42af7c <ferror@plt+0x2924c>
  42ac34:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac38:	add	x8, x8, #0x85d
  42ac3c:	str	x8, [sp, #24]
  42ac40:	b	42af7c <ferror@plt+0x2924c>
  42ac44:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac48:	add	x8, x8, #0x870
  42ac4c:	str	x8, [sp, #24]
  42ac50:	b	42af7c <ferror@plt+0x2924c>
  42ac54:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac58:	add	x8, x8, #0x883
  42ac5c:	str	x8, [sp, #24]
  42ac60:	b	42af7c <ferror@plt+0x2924c>
  42ac64:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac68:	add	x8, x8, #0x895
  42ac6c:	str	x8, [sp, #24]
  42ac70:	b	42af7c <ferror@plt+0x2924c>
  42ac74:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac78:	add	x8, x8, #0x8aa
  42ac7c:	str	x8, [sp, #24]
  42ac80:	b	42af7c <ferror@plt+0x2924c>
  42ac84:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac88:	add	x8, x8, #0x8bf
  42ac8c:	str	x8, [sp, #24]
  42ac90:	b	42af7c <ferror@plt+0x2924c>
  42ac94:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ac98:	add	x8, x8, #0x8d1
  42ac9c:	str	x8, [sp, #24]
  42aca0:	b	42af7c <ferror@plt+0x2924c>
  42aca4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aca8:	add	x8, x8, #0x8e5
  42acac:	str	x8, [sp, #24]
  42acb0:	b	42af7c <ferror@plt+0x2924c>
  42acb4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42acb8:	add	x8, x8, #0x8f9
  42acbc:	str	x8, [sp, #24]
  42acc0:	b	42af7c <ferror@plt+0x2924c>
  42acc4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42acc8:	add	x8, x8, #0x90c
  42accc:	str	x8, [sp, #24]
  42acd0:	b	42af7c <ferror@plt+0x2924c>
  42acd4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42acd8:	add	x8, x8, #0x920
  42acdc:	str	x8, [sp, #24]
  42ace0:	b	42af7c <ferror@plt+0x2924c>
  42ace4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ace8:	add	x8, x8, #0x934
  42acec:	str	x8, [sp, #24]
  42acf0:	b	42af7c <ferror@plt+0x2924c>
  42acf4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42acf8:	add	x8, x8, #0x94a
  42acfc:	str	x8, [sp, #24]
  42ad00:	b	42af7c <ferror@plt+0x2924c>
  42ad04:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad08:	add	x8, x8, #0x962
  42ad0c:	str	x8, [sp, #24]
  42ad10:	b	42af7c <ferror@plt+0x2924c>
  42ad14:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad18:	add	x8, x8, #0x97a
  42ad1c:	str	x8, [sp, #24]
  42ad20:	b	42af7c <ferror@plt+0x2924c>
  42ad24:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad28:	add	x8, x8, #0x991
  42ad2c:	str	x8, [sp, #24]
  42ad30:	b	42af7c <ferror@plt+0x2924c>
  42ad34:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad38:	add	x8, x8, #0x9a9
  42ad3c:	str	x8, [sp, #24]
  42ad40:	b	42af7c <ferror@plt+0x2924c>
  42ad44:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad48:	add	x8, x8, #0x9c1
  42ad4c:	str	x8, [sp, #24]
  42ad50:	b	42af7c <ferror@plt+0x2924c>
  42ad54:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad58:	add	x8, x8, #0x9cf
  42ad5c:	str	x8, [sp, #24]
  42ad60:	b	42af7c <ferror@plt+0x2924c>
  42ad64:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad68:	add	x8, x8, #0x9dd
  42ad6c:	str	x8, [sp, #24]
  42ad70:	b	42af7c <ferror@plt+0x2924c>
  42ad74:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad78:	add	x8, x8, #0x9eb
  42ad7c:	str	x8, [sp, #24]
  42ad80:	b	42af7c <ferror@plt+0x2924c>
  42ad84:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad88:	add	x8, x8, #0x9fc
  42ad8c:	str	x8, [sp, #24]
  42ad90:	b	42af7c <ferror@plt+0x2924c>
  42ad94:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ad98:	add	x8, x8, #0xa0e
  42ad9c:	str	x8, [sp, #24]
  42ada0:	b	42af7c <ferror@plt+0x2924c>
  42ada4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ada8:	add	x8, x8, #0xa20
  42adac:	str	x8, [sp, #24]
  42adb0:	b	42af7c <ferror@plt+0x2924c>
  42adb4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42adb8:	add	x8, x8, #0xa35
  42adbc:	str	x8, [sp, #24]
  42adc0:	b	42af7c <ferror@plt+0x2924c>
  42adc4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42adc8:	add	x8, x8, #0xa4a
  42adcc:	str	x8, [sp, #24]
  42add0:	b	42af7c <ferror@plt+0x2924c>
  42add4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42add8:	add	x8, x8, #0xa5f
  42addc:	str	x8, [sp, #24]
  42ade0:	b	42af7c <ferror@plt+0x2924c>
  42ade4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ade8:	add	x8, x8, #0xa70
  42adec:	str	x8, [sp, #24]
  42adf0:	b	42af7c <ferror@plt+0x2924c>
  42adf4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42adf8:	add	x8, x8, #0xa83
  42adfc:	str	x8, [sp, #24]
  42ae00:	b	42af7c <ferror@plt+0x2924c>
  42ae04:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae08:	add	x8, x8, #0xa96
  42ae0c:	str	x8, [sp, #24]
  42ae10:	b	42af7c <ferror@plt+0x2924c>
  42ae14:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae18:	add	x8, x8, #0xaa8
  42ae1c:	str	x8, [sp, #24]
  42ae20:	b	42af7c <ferror@plt+0x2924c>
  42ae24:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae28:	add	x8, x8, #0xabb
  42ae2c:	str	x8, [sp, #24]
  42ae30:	b	42af7c <ferror@plt+0x2924c>
  42ae34:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae38:	add	x8, x8, #0xace
  42ae3c:	str	x8, [sp, #24]
  42ae40:	b	42af7c <ferror@plt+0x2924c>
  42ae44:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae48:	add	x8, x8, #0xae2
  42ae4c:	str	x8, [sp, #24]
  42ae50:	b	42af7c <ferror@plt+0x2924c>
  42ae54:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae58:	add	x8, x8, #0xaf8
  42ae5c:	str	x8, [sp, #24]
  42ae60:	b	42af7c <ferror@plt+0x2924c>
  42ae64:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae68:	add	x8, x8, #0xb0e
  42ae6c:	str	x8, [sp, #24]
  42ae70:	b	42af7c <ferror@plt+0x2924c>
  42ae74:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae78:	add	x8, x8, #0xb23
  42ae7c:	str	x8, [sp, #24]
  42ae80:	b	42af7c <ferror@plt+0x2924c>
  42ae84:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae88:	add	x8, x8, #0xb39
  42ae8c:	str	x8, [sp, #24]
  42ae90:	b	42af7c <ferror@plt+0x2924c>
  42ae94:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42ae98:	add	x8, x8, #0xb4f
  42ae9c:	str	x8, [sp, #24]
  42aea0:	b	42af7c <ferror@plt+0x2924c>
  42aea4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aea8:	add	x8, x8, #0xb64
  42aeac:	str	x8, [sp, #24]
  42aeb0:	b	42af7c <ferror@plt+0x2924c>
  42aeb4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aeb8:	add	x8, x8, #0xb7b
  42aebc:	str	x8, [sp, #24]
  42aec0:	b	42af7c <ferror@plt+0x2924c>
  42aec4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aec8:	add	x8, x8, #0xb8e
  42aecc:	str	x8, [sp, #24]
  42aed0:	b	42af7c <ferror@plt+0x2924c>
  42aed4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aed8:	add	x8, x8, #0xba1
  42aedc:	str	x8, [sp, #24]
  42aee0:	b	42af7c <ferror@plt+0x2924c>
  42aee4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aee8:	add	x8, x8, #0xbb5
  42aeec:	str	x8, [sp, #24]
  42aef0:	b	42af7c <ferror@plt+0x2924c>
  42aef4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aef8:	add	x8, x8, #0xbc9
  42aefc:	str	x8, [sp, #24]
  42af00:	b	42af7c <ferror@plt+0x2924c>
  42af04:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af08:	add	x8, x8, #0xbdd
  42af0c:	str	x8, [sp, #24]
  42af10:	b	42af7c <ferror@plt+0x2924c>
  42af14:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af18:	add	x8, x8, #0xbf2
  42af1c:	str	x8, [sp, #24]
  42af20:	b	42af7c <ferror@plt+0x2924c>
  42af24:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af28:	add	x8, x8, #0xc06
  42af2c:	str	x8, [sp, #24]
  42af30:	b	42af7c <ferror@plt+0x2924c>
  42af34:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af38:	add	x8, x8, #0xc1a
  42af3c:	str	x8, [sp, #24]
  42af40:	b	42af7c <ferror@plt+0x2924c>
  42af44:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af48:	add	x8, x8, #0xc30
  42af4c:	str	x8, [sp, #24]
  42af50:	b	42af7c <ferror@plt+0x2924c>
  42af54:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af58:	add	x8, x8, #0xc46
  42af5c:	str	x8, [sp, #24]
  42af60:	b	42af7c <ferror@plt+0x2924c>
  42af64:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42af68:	add	x8, x8, #0xc5c
  42af6c:	str	x8, [sp, #24]
  42af70:	b	42af7c <ferror@plt+0x2924c>
  42af74:	mov	x8, xzr
  42af78:	str	x8, [sp, #24]
  42af7c:	ldr	x0, [sp, #24]
  42af80:	add	sp, sp, #0x20
  42af84:	ret
  42af88:	sub	sp, sp, #0x20
  42af8c:	str	x0, [sp, #16]
  42af90:	ldr	x8, [sp, #16]
  42af94:	subs	x8, x8, #0x0
  42af98:	cmp	x8, #0x8d
  42af9c:	str	x8, [sp, #8]
  42afa0:	b.hi	42b32c <ferror@plt+0x295fc>  // b.pmore
  42afa4:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42afa8:	add	x8, x8, #0x414
  42afac:	ldr	x11, [sp, #8]
  42afb0:	ldrsw	x10, [x8, x11, lsl #2]
  42afb4:	add	x9, x8, x10
  42afb8:	br	x9
  42afbc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42afc0:	add	x8, x8, #0xc72
  42afc4:	str	x8, [sp, #24]
  42afc8:	b	42b334 <ferror@plt+0x29604>
  42afcc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42afd0:	add	x8, x8, #0xc7c
  42afd4:	str	x8, [sp, #24]
  42afd8:	b	42b334 <ferror@plt+0x29604>
  42afdc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42afe0:	add	x8, x8, #0xc87
  42afe4:	str	x8, [sp, #24]
  42afe8:	b	42b334 <ferror@plt+0x29604>
  42afec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42aff0:	add	x8, x8, #0xc95
  42aff4:	str	x8, [sp, #24]
  42aff8:	b	42b334 <ferror@plt+0x29604>
  42affc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b000:	add	x8, x8, #0xca3
  42b004:	str	x8, [sp, #24]
  42b008:	b	42b334 <ferror@plt+0x29604>
  42b00c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b010:	add	x8, x8, #0xcb1
  42b014:	str	x8, [sp, #24]
  42b018:	b	42b334 <ferror@plt+0x29604>
  42b01c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b020:	add	x8, x8, #0xcbd
  42b024:	str	x8, [sp, #24]
  42b028:	b	42b334 <ferror@plt+0x29604>
  42b02c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b030:	add	x8, x8, #0xccc
  42b034:	str	x8, [sp, #24]
  42b038:	b	42b334 <ferror@plt+0x29604>
  42b03c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b040:	add	x8, x8, #0xcdb
  42b044:	str	x8, [sp, #24]
  42b048:	b	42b334 <ferror@plt+0x29604>
  42b04c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b050:	add	x8, x8, #0xcea
  42b054:	str	x8, [sp, #24]
  42b058:	b	42b334 <ferror@plt+0x29604>
  42b05c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b060:	add	x8, x8, #0xcf9
  42b064:	str	x8, [sp, #24]
  42b068:	b	42b334 <ferror@plt+0x29604>
  42b06c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b070:	add	x8, x8, #0xd04
  42b074:	str	x8, [sp, #24]
  42b078:	b	42b334 <ferror@plt+0x29604>
  42b07c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b080:	add	x8, x8, #0xd12
  42b084:	str	x8, [sp, #24]
  42b088:	b	42b334 <ferror@plt+0x29604>
  42b08c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b090:	add	x8, x8, #0xd20
  42b094:	str	x8, [sp, #24]
  42b098:	b	42b334 <ferror@plt+0x29604>
  42b09c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b0a0:	add	x8, x8, #0xd2c
  42b0a4:	str	x8, [sp, #24]
  42b0a8:	b	42b334 <ferror@plt+0x29604>
  42b0ac:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b0b0:	add	x8, x8, #0xd3b
  42b0b4:	str	x8, [sp, #24]
  42b0b8:	b	42b334 <ferror@plt+0x29604>
  42b0bc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b0c0:	add	x8, x8, #0xd4a
  42b0c4:	str	x8, [sp, #24]
  42b0c8:	b	42b334 <ferror@plt+0x29604>
  42b0cc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b0d0:	add	x8, x8, #0xd55
  42b0d4:	str	x8, [sp, #24]
  42b0d8:	b	42b334 <ferror@plt+0x29604>
  42b0dc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b0e0:	add	x8, x8, #0xd61
  42b0e4:	str	x8, [sp, #24]
  42b0e8:	b	42b334 <ferror@plt+0x29604>
  42b0ec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b0f0:	add	x8, x8, #0xd70
  42b0f4:	str	x8, [sp, #24]
  42b0f8:	b	42b334 <ferror@plt+0x29604>
  42b0fc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b100:	add	x8, x8, #0xd7f
  42b104:	str	x8, [sp, #24]
  42b108:	b	42b334 <ferror@plt+0x29604>
  42b10c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b110:	add	x8, x8, #0xd8e
  42b114:	str	x8, [sp, #24]
  42b118:	b	42b334 <ferror@plt+0x29604>
  42b11c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b120:	add	x8, x8, #0xd9d
  42b124:	str	x8, [sp, #24]
  42b128:	b	42b334 <ferror@plt+0x29604>
  42b12c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b130:	add	x8, x8, #0xda9
  42b134:	str	x8, [sp, #24]
  42b138:	b	42b334 <ferror@plt+0x29604>
  42b13c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b140:	add	x8, x8, #0xdb3
  42b144:	str	x8, [sp, #24]
  42b148:	b	42b334 <ferror@plt+0x29604>
  42b14c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b150:	add	x8, x8, #0xdbe
  42b154:	str	x8, [sp, #24]
  42b158:	b	42b334 <ferror@plt+0x29604>
  42b15c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b160:	add	x8, x8, #0xdcc
  42b164:	str	x8, [sp, #24]
  42b168:	b	42b334 <ferror@plt+0x29604>
  42b16c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b170:	add	x8, x8, #0xdda
  42b174:	str	x8, [sp, #24]
  42b178:	b	42b334 <ferror@plt+0x29604>
  42b17c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b180:	add	x8, x8, #0xde8
  42b184:	str	x8, [sp, #24]
  42b188:	b	42b334 <ferror@plt+0x29604>
  42b18c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b190:	add	x8, x8, #0xdf6
  42b194:	str	x8, [sp, #24]
  42b198:	b	42b334 <ferror@plt+0x29604>
  42b19c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b1a0:	add	x8, x8, #0xe04
  42b1a4:	str	x8, [sp, #24]
  42b1a8:	b	42b334 <ferror@plt+0x29604>
  42b1ac:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b1b0:	add	x8, x8, #0xe11
  42b1b4:	str	x8, [sp, #24]
  42b1b8:	b	42b334 <ferror@plt+0x29604>
  42b1bc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b1c0:	add	x8, x8, #0xe1d
  42b1c4:	str	x8, [sp, #24]
  42b1c8:	b	42b334 <ferror@plt+0x29604>
  42b1cc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b1d0:	add	x8, x8, #0xe27
  42b1d4:	str	x8, [sp, #24]
  42b1d8:	b	42b334 <ferror@plt+0x29604>
  42b1dc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b1e0:	add	x8, x8, #0xe34
  42b1e4:	str	x8, [sp, #24]
  42b1e8:	b	42b334 <ferror@plt+0x29604>
  42b1ec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b1f0:	add	x8, x8, #0xe41
  42b1f4:	str	x8, [sp, #24]
  42b1f8:	b	42b334 <ferror@plt+0x29604>
  42b1fc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b200:	add	x8, x8, #0xe4e
  42b204:	str	x8, [sp, #24]
  42b208:	b	42b334 <ferror@plt+0x29604>
  42b20c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b210:	add	x8, x8, #0xe5b
  42b214:	str	x8, [sp, #24]
  42b218:	b	42b334 <ferror@plt+0x29604>
  42b21c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b220:	add	x8, x8, #0xe69
  42b224:	str	x8, [sp, #24]
  42b228:	b	42b334 <ferror@plt+0x29604>
  42b22c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b230:	add	x8, x8, #0xe78
  42b234:	str	x8, [sp, #24]
  42b238:	b	42b334 <ferror@plt+0x29604>
  42b23c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b240:	add	x8, x8, #0xe83
  42b244:	str	x8, [sp, #24]
  42b248:	b	42b334 <ferror@plt+0x29604>
  42b24c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b250:	add	x8, x8, #0xe91
  42b254:	str	x8, [sp, #24]
  42b258:	b	42b334 <ferror@plt+0x29604>
  42b25c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b260:	add	x8, x8, #0xe9a
  42b264:	str	x8, [sp, #24]
  42b268:	b	42b334 <ferror@plt+0x29604>
  42b26c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b270:	add	x8, x8, #0xea5
  42b274:	str	x8, [sp, #24]
  42b278:	b	42b334 <ferror@plt+0x29604>
  42b27c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b280:	add	x8, x8, #0xeb0
  42b284:	str	x8, [sp, #24]
  42b288:	b	42b334 <ferror@plt+0x29604>
  42b28c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b290:	add	x8, x8, #0xebb
  42b294:	str	x8, [sp, #24]
  42b298:	b	42b334 <ferror@plt+0x29604>
  42b29c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b2a0:	add	x8, x8, #0xec6
  42b2a4:	str	x8, [sp, #24]
  42b2a8:	b	42b334 <ferror@plt+0x29604>
  42b2ac:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b2b0:	add	x8, x8, #0xed1
  42b2b4:	str	x8, [sp, #24]
  42b2b8:	b	42b334 <ferror@plt+0x29604>
  42b2bc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b2c0:	add	x8, x8, #0xedd
  42b2c4:	str	x8, [sp, #24]
  42b2c8:	b	42b334 <ferror@plt+0x29604>
  42b2cc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b2d0:	add	x8, x8, #0xee9
  42b2d4:	str	x8, [sp, #24]
  42b2d8:	b	42b334 <ferror@plt+0x29604>
  42b2dc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b2e0:	add	x8, x8, #0xef8
  42b2e4:	str	x8, [sp, #24]
  42b2e8:	b	42b334 <ferror@plt+0x29604>
  42b2ec:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b2f0:	add	x8, x8, #0xf05
  42b2f4:	str	x8, [sp, #24]
  42b2f8:	b	42b334 <ferror@plt+0x29604>
  42b2fc:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b300:	add	x8, x8, #0xf12
  42b304:	str	x8, [sp, #24]
  42b308:	b	42b334 <ferror@plt+0x29604>
  42b30c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b310:	add	x8, x8, #0xf1e
  42b314:	str	x8, [sp, #24]
  42b318:	b	42b334 <ferror@plt+0x29604>
  42b31c:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b320:	add	x8, x8, #0xf29
  42b324:	str	x8, [sp, #24]
  42b328:	b	42b334 <ferror@plt+0x29604>
  42b32c:	mov	x8, xzr
  42b330:	str	x8, [sp, #24]
  42b334:	ldr	x0, [sp, #24]
  42b338:	add	sp, sp, #0x20
  42b33c:	ret
  42b340:	sub	sp, sp, #0x20
  42b344:	str	x0, [sp, #16]
  42b348:	ldr	x8, [sp, #16]
  42b34c:	subs	x8, x8, #0x0
  42b350:	cmp	x8, #0x35
  42b354:	str	x8, [sp, #8]
  42b358:	b.hi	42b6d4 <ferror@plt+0x299a4>  // b.pmore
  42b35c:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42b360:	add	x8, x8, #0x64c
  42b364:	ldr	x11, [sp, #8]
  42b368:	ldrsw	x10, [x8, x11, lsl #2]
  42b36c:	add	x9, x8, x10
  42b370:	br	x9
  42b374:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b378:	add	x8, x8, #0xf37
  42b37c:	str	x8, [sp, #24]
  42b380:	b	42b6dc <ferror@plt+0x299ac>
  42b384:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b388:	add	x8, x8, #0xf43
  42b38c:	str	x8, [sp, #24]
  42b390:	b	42b6dc <ferror@plt+0x299ac>
  42b394:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b398:	add	x8, x8, #0xf4d
  42b39c:	str	x8, [sp, #24]
  42b3a0:	b	42b6dc <ferror@plt+0x299ac>
  42b3a4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b3a8:	add	x8, x8, #0xf57
  42b3ac:	str	x8, [sp, #24]
  42b3b0:	b	42b6dc <ferror@plt+0x299ac>
  42b3b4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b3b8:	add	x8, x8, #0xf60
  42b3bc:	str	x8, [sp, #24]
  42b3c0:	b	42b6dc <ferror@plt+0x299ac>
  42b3c4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b3c8:	add	x8, x8, #0xf75
  42b3cc:	str	x8, [sp, #24]
  42b3d0:	b	42b6dc <ferror@plt+0x299ac>
  42b3d4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b3d8:	add	x8, x8, #0xf8a
  42b3dc:	str	x8, [sp, #24]
  42b3e0:	b	42b6dc <ferror@plt+0x299ac>
  42b3e4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b3e8:	add	x8, x8, #0xf9d
  42b3ec:	str	x8, [sp, #24]
  42b3f0:	b	42b6dc <ferror@plt+0x299ac>
  42b3f4:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b3f8:	add	x8, x8, #0xfb0
  42b3fc:	str	x8, [sp, #24]
  42b400:	b	42b6dc <ferror@plt+0x299ac>
  42b404:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b408:	add	x8, x8, #0xfc5
  42b40c:	str	x8, [sp, #24]
  42b410:	b	42b6dc <ferror@plt+0x299ac>
  42b414:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b418:	add	x8, x8, #0xfd5
  42b41c:	str	x8, [sp, #24]
  42b420:	b	42b6dc <ferror@plt+0x299ac>
  42b424:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b428:	add	x8, x8, #0xfe5
  42b42c:	str	x8, [sp, #24]
  42b430:	b	42b6dc <ferror@plt+0x299ac>
  42b434:	adrp	x8, 490000 <warn@@Base+0x1ed44>
  42b438:	add	x8, x8, #0xff4
  42b43c:	str	x8, [sp, #24]
  42b440:	b	42b6dc <ferror@plt+0x299ac>
  42b444:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b448:	add	x8, x8, #0x6
  42b44c:	str	x8, [sp, #24]
  42b450:	b	42b6dc <ferror@plt+0x299ac>
  42b454:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b458:	add	x8, x8, #0x18
  42b45c:	str	x8, [sp, #24]
  42b460:	b	42b6dc <ferror@plt+0x299ac>
  42b464:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b468:	add	x8, x8, #0x25
  42b46c:	str	x8, [sp, #24]
  42b470:	b	42b6dc <ferror@plt+0x299ac>
  42b474:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b478:	add	x8, x8, #0x32
  42b47c:	str	x8, [sp, #24]
  42b480:	b	42b6dc <ferror@plt+0x299ac>
  42b484:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b488:	add	x8, x8, #0x45
  42b48c:	str	x8, [sp, #24]
  42b490:	b	42b6dc <ferror@plt+0x299ac>
  42b494:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b498:	add	x8, x8, #0x58
  42b49c:	str	x8, [sp, #24]
  42b4a0:	b	42b6dc <ferror@plt+0x299ac>
  42b4a4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b4a8:	add	x8, x8, #0x64
  42b4ac:	str	x8, [sp, #24]
  42b4b0:	b	42b6dc <ferror@plt+0x299ac>
  42b4b4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b4b8:	add	x8, x8, #0x74
  42b4bc:	str	x8, [sp, #24]
  42b4c0:	b	42b6dc <ferror@plt+0x299ac>
  42b4c4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b4c8:	add	x8, x8, #0x84
  42b4cc:	str	x8, [sp, #24]
  42b4d0:	b	42b6dc <ferror@plt+0x299ac>
  42b4d4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b4d8:	add	x8, x8, #0x94
  42b4dc:	str	x8, [sp, #24]
  42b4e0:	b	42b6dc <ferror@plt+0x299ac>
  42b4e4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b4e8:	add	x8, x8, #0xa7
  42b4ec:	str	x8, [sp, #24]
  42b4f0:	b	42b6dc <ferror@plt+0x299ac>
  42b4f4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b4f8:	add	x8, x8, #0xba
  42b4fc:	str	x8, [sp, #24]
  42b500:	b	42b6dc <ferror@plt+0x299ac>
  42b504:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b508:	add	x8, x8, #0xce
  42b50c:	str	x8, [sp, #24]
  42b510:	b	42b6dc <ferror@plt+0x299ac>
  42b514:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b518:	add	x8, x8, #0xe2
  42b51c:	str	x8, [sp, #24]
  42b520:	b	42b6dc <ferror@plt+0x299ac>
  42b524:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b528:	add	x8, x8, #0xf6
  42b52c:	str	x8, [sp, #24]
  42b530:	b	42b6dc <ferror@plt+0x299ac>
  42b534:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b538:	add	x8, x8, #0x10a
  42b53c:	str	x8, [sp, #24]
  42b540:	b	42b6dc <ferror@plt+0x299ac>
  42b544:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b548:	add	x8, x8, #0x11d
  42b54c:	str	x8, [sp, #24]
  42b550:	b	42b6dc <ferror@plt+0x299ac>
  42b554:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b558:	add	x8, x8, #0x130
  42b55c:	str	x8, [sp, #24]
  42b560:	b	42b6dc <ferror@plt+0x299ac>
  42b564:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b568:	add	x8, x8, #0x143
  42b56c:	str	x8, [sp, #24]
  42b570:	b	42b6dc <ferror@plt+0x299ac>
  42b574:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b578:	add	x8, x8, #0x156
  42b57c:	str	x8, [sp, #24]
  42b580:	b	42b6dc <ferror@plt+0x299ac>
  42b584:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b588:	add	x8, x8, #0x167
  42b58c:	str	x8, [sp, #24]
  42b590:	b	42b6dc <ferror@plt+0x299ac>
  42b594:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b598:	add	x8, x8, #0x179
  42b59c:	str	x8, [sp, #24]
  42b5a0:	b	42b6dc <ferror@plt+0x299ac>
  42b5a4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b5a8:	add	x8, x8, #0x18b
  42b5ac:	str	x8, [sp, #24]
  42b5b0:	b	42b6dc <ferror@plt+0x299ac>
  42b5b4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b5b8:	add	x8, x8, #0x198
  42b5bc:	str	x8, [sp, #24]
  42b5c0:	b	42b6dc <ferror@plt+0x299ac>
  42b5c4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b5c8:	add	x8, x8, #0x1ac
  42b5cc:	str	x8, [sp, #24]
  42b5d0:	b	42b6dc <ferror@plt+0x299ac>
  42b5d4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b5d8:	add	x8, x8, #0x1c0
  42b5dc:	str	x8, [sp, #24]
  42b5e0:	b	42b6dc <ferror@plt+0x299ac>
  42b5e4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b5e8:	add	x8, x8, #0x1d4
  42b5ec:	str	x8, [sp, #24]
  42b5f0:	b	42b6dc <ferror@plt+0x299ac>
  42b5f4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b5f8:	add	x8, x8, #0x1e1
  42b5fc:	str	x8, [sp, #24]
  42b600:	b	42b6dc <ferror@plt+0x299ac>
  42b604:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b608:	add	x8, x8, #0x1f5
  42b60c:	str	x8, [sp, #24]
  42b610:	b	42b6dc <ferror@plt+0x299ac>
  42b614:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b618:	add	x8, x8, #0x209
  42b61c:	str	x8, [sp, #24]
  42b620:	b	42b6dc <ferror@plt+0x299ac>
  42b624:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b628:	add	x8, x8, #0x21b
  42b62c:	str	x8, [sp, #24]
  42b630:	b	42b6dc <ferror@plt+0x299ac>
  42b634:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b638:	add	x8, x8, #0x22b
  42b63c:	str	x8, [sp, #24]
  42b640:	b	42b6dc <ferror@plt+0x299ac>
  42b644:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b648:	add	x8, x8, #0x23e
  42b64c:	str	x8, [sp, #24]
  42b650:	b	42b6dc <ferror@plt+0x299ac>
  42b654:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b658:	add	x8, x8, #0x252
  42b65c:	str	x8, [sp, #24]
  42b660:	b	42b6dc <ferror@plt+0x299ac>
  42b664:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b668:	add	x8, x8, #0x265
  42b66c:	str	x8, [sp, #24]
  42b670:	b	42b6dc <ferror@plt+0x299ac>
  42b674:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b678:	add	x8, x8, #0x271
  42b67c:	str	x8, [sp, #24]
  42b680:	b	42b6dc <ferror@plt+0x299ac>
  42b684:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b688:	add	x8, x8, #0x281
  42b68c:	str	x8, [sp, #24]
  42b690:	b	42b6dc <ferror@plt+0x299ac>
  42b694:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b698:	add	x8, x8, #0x294
  42b69c:	str	x8, [sp, #24]
  42b6a0:	b	42b6dc <ferror@plt+0x299ac>
  42b6a4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b6a8:	add	x8, x8, #0x2a8
  42b6ac:	str	x8, [sp, #24]
  42b6b0:	b	42b6dc <ferror@plt+0x299ac>
  42b6b4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b6b8:	add	x8, x8, #0x2bb
  42b6bc:	str	x8, [sp, #24]
  42b6c0:	b	42b6dc <ferror@plt+0x299ac>
  42b6c4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b6c8:	add	x8, x8, #0x2c8
  42b6cc:	str	x8, [sp, #24]
  42b6d0:	b	42b6dc <ferror@plt+0x299ac>
  42b6d4:	mov	x8, xzr
  42b6d8:	str	x8, [sp, #24]
  42b6dc:	ldr	x0, [sp, #24]
  42b6e0:	add	sp, sp, #0x20
  42b6e4:	ret
  42b6e8:	sub	sp, sp, #0x20
  42b6ec:	str	x0, [sp, #16]
  42b6f0:	ldr	x8, [sp, #16]
  42b6f4:	subs	x8, x8, #0x0
  42b6f8:	cmp	x8, #0x10
  42b6fc:	str	x8, [sp, #8]
  42b700:	b.hi	42b7bc <ferror@plt+0x29a8c>  // b.pmore
  42b704:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42b708:	add	x8, x8, #0x724
  42b70c:	ldr	x11, [sp, #8]
  42b710:	ldrsw	x10, [x8, x11, lsl #2]
  42b714:	add	x9, x8, x10
  42b718:	br	x9
  42b71c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b720:	add	x8, x8, #0x2d6
  42b724:	str	x8, [sp, #24]
  42b728:	b	42b7c4 <ferror@plt+0x29a94>
  42b72c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b730:	add	x8, x8, #0x2e0
  42b734:	str	x8, [sp, #24]
  42b738:	b	42b7c4 <ferror@plt+0x29a94>
  42b73c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b740:	add	x8, x8, #0x2f0
  42b744:	str	x8, [sp, #24]
  42b748:	b	42b7c4 <ferror@plt+0x29a94>
  42b74c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b750:	add	x8, x8, #0x300
  42b754:	str	x8, [sp, #24]
  42b758:	b	42b7c4 <ferror@plt+0x29a94>
  42b75c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b760:	add	x8, x8, #0x310
  42b764:	str	x8, [sp, #24]
  42b768:	b	42b7c4 <ferror@plt+0x29a94>
  42b76c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b770:	add	x8, x8, #0x320
  42b774:	str	x8, [sp, #24]
  42b778:	b	42b7c4 <ferror@plt+0x29a94>
  42b77c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b780:	add	x8, x8, #0x330
  42b784:	str	x8, [sp, #24]
  42b788:	b	42b7c4 <ferror@plt+0x29a94>
  42b78c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b790:	add	x8, x8, #0x33f
  42b794:	str	x8, [sp, #24]
  42b798:	b	42b7c4 <ferror@plt+0x29a94>
  42b79c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b7a0:	add	x8, x8, #0x34e
  42b7a4:	str	x8, [sp, #24]
  42b7a8:	b	42b7c4 <ferror@plt+0x29a94>
  42b7ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42b7b0:	add	x8, x8, #0x361
  42b7b4:	str	x8, [sp, #24]
  42b7b8:	b	42b7c4 <ferror@plt+0x29a94>
  42b7bc:	mov	x8, xzr
  42b7c0:	str	x8, [sp, #24]
  42b7c4:	ldr	x0, [sp, #24]
  42b7c8:	add	sp, sp, #0x20
  42b7cc:	ret
  42b7d0:	sub	sp, sp, #0x20
  42b7d4:	str	x0, [sp, #16]
  42b7d8:	ldr	x8, [sp, #16]
  42b7dc:	str	x8, [sp, #8]
  42b7e0:	cbz	x8, 42befc <ferror@plt+0x2a1cc>
  42b7e4:	b	42b7e8 <ferror@plt+0x29ab8>
  42b7e8:	ldr	x8, [sp, #8]
  42b7ec:	cmp	x8, #0x21
  42b7f0:	b.eq	42bf0c <ferror@plt+0x2a1dc>  // b.none
  42b7f4:	b	42b7f8 <ferror@plt+0x29ac8>
  42b7f8:	ldr	x8, [sp, #8]
  42b7fc:	cmp	x8, #0x22
  42b800:	b.eq	42bf1c <ferror@plt+0x2a1ec>  // b.none
  42b804:	b	42b808 <ferror@plt+0x29ad8>
  42b808:	ldr	x8, [sp, #8]
  42b80c:	cmp	x8, #0x23
  42b810:	b.eq	42bf2c <ferror@plt+0x2a1fc>  // b.none
  42b814:	b	42b818 <ferror@plt+0x29ae8>
  42b818:	ldr	x8, [sp, #8]
  42b81c:	cmp	x8, #0x24
  42b820:	b.eq	42bf3c <ferror@plt+0x2a20c>  // b.none
  42b824:	b	42b828 <ferror@plt+0x29af8>
  42b828:	ldr	x8, [sp, #8]
  42b82c:	cmp	x8, #0x25
  42b830:	b.eq	42bf4c <ferror@plt+0x2a21c>  // b.none
  42b834:	b	42b838 <ferror@plt+0x29b08>
  42b838:	ldr	x8, [sp, #8]
  42b83c:	cmp	x8, #0x26
  42b840:	b.eq	42bf5c <ferror@plt+0x2a22c>  // b.none
  42b844:	b	42b848 <ferror@plt+0x29b18>
  42b848:	ldr	x8, [sp, #8]
  42b84c:	cmp	x8, #0x27
  42b850:	b.eq	42bf6c <ferror@plt+0x2a23c>  // b.none
  42b854:	b	42b858 <ferror@plt+0x29b28>
  42b858:	ldr	x8, [sp, #8]
  42b85c:	cmp	x8, #0x2a
  42b860:	b.eq	42bf7c <ferror@plt+0x2a24c>  // b.none
  42b864:	b	42b868 <ferror@plt+0x29b38>
  42b868:	ldr	x8, [sp, #8]
  42b86c:	cmp	x8, #0x2b
  42b870:	b.eq	42bf8c <ferror@plt+0x2a25c>  // b.none
  42b874:	b	42b878 <ferror@plt+0x29b48>
  42b878:	ldr	x8, [sp, #8]
  42b87c:	cmp	x8, #0x2c
  42b880:	b.eq	42bf9c <ferror@plt+0x2a26c>  // b.none
  42b884:	b	42b888 <ferror@plt+0x29b58>
  42b888:	ldr	x8, [sp, #8]
  42b88c:	cmp	x8, #0x2d
  42b890:	b.eq	42bfac <ferror@plt+0x2a27c>  // b.none
  42b894:	b	42b898 <ferror@plt+0x29b68>
  42b898:	ldr	x8, [sp, #8]
  42b89c:	cmp	x8, #0x2e
  42b8a0:	b.eq	42bfbc <ferror@plt+0x2a28c>  // b.none
  42b8a4:	b	42b8a8 <ferror@plt+0x29b78>
  42b8a8:	ldr	x8, [sp, #8]
  42b8ac:	cmp	x8, #0x2f
  42b8b0:	b.eq	42bfcc <ferror@plt+0x2a29c>  // b.none
  42b8b4:	b	42b8b8 <ferror@plt+0x29b88>
  42b8b8:	ldr	x8, [sp, #8]
  42b8bc:	cmp	x8, #0x32
  42b8c0:	b.eq	42bfdc <ferror@plt+0x2a2ac>  // b.none
  42b8c4:	b	42b8c8 <ferror@plt+0x29b98>
  42b8c8:	ldr	x8, [sp, #8]
  42b8cc:	cmp	x8, #0x33
  42b8d0:	b.eq	42bfec <ferror@plt+0x2a2bc>  // b.none
  42b8d4:	b	42b8d8 <ferror@plt+0x29ba8>
  42b8d8:	ldr	x8, [sp, #8]
  42b8dc:	cmp	x8, #0x3a
  42b8e0:	b.eq	42bffc <ferror@plt+0x2a2cc>  // b.none
  42b8e4:	b	42b8e8 <ferror@plt+0x29bb8>
  42b8e8:	ldr	x8, [sp, #8]
  42b8ec:	cmp	x8, #0x3b
  42b8f0:	b.eq	42c00c <ferror@plt+0x2a2dc>  // b.none
  42b8f4:	b	42b8f8 <ferror@plt+0x29bc8>
  42b8f8:	ldr	x8, [sp, #8]
  42b8fc:	cmp	x8, #0x3e
  42b900:	b.eq	42c01c <ferror@plt+0x2a2ec>  // b.none
  42b904:	b	42b908 <ferror@plt+0x29bd8>
  42b908:	ldr	x8, [sp, #8]
  42b90c:	cmp	x8, #0x3f
  42b910:	b.eq	42c02c <ferror@plt+0x2a2fc>  // b.none
  42b914:	b	42b918 <ferror@plt+0x29be8>
  42b918:	ldr	x8, [sp, #8]
  42b91c:	cmp	x8, #0x43
  42b920:	b.eq	42c03c <ferror@plt+0x2a30c>  // b.none
  42b924:	b	42b928 <ferror@plt+0x29bf8>
  42b928:	ldr	x8, [sp, #8]
  42b92c:	cmp	x8, #0x44
  42b930:	b.eq	42c04c <ferror@plt+0x2a31c>  // b.none
  42b934:	b	42b938 <ferror@plt+0x29c08>
  42b938:	ldr	x8, [sp, #8]
  42b93c:	cmp	x8, #0x45
  42b940:	b.eq	42c05c <ferror@plt+0x2a32c>  // b.none
  42b944:	b	42b948 <ferror@plt+0x29c18>
  42b948:	ldr	x8, [sp, #8]
  42b94c:	cmp	x8, #0x46
  42b950:	b.eq	42c06c <ferror@plt+0x2a33c>  // b.none
  42b954:	b	42b958 <ferror@plt+0x29c28>
  42b958:	ldr	x8, [sp, #8]
  42b95c:	cmp	x8, #0x47
  42b960:	b.eq	42c07c <ferror@plt+0x2a34c>  // b.none
  42b964:	b	42b968 <ferror@plt+0x29c38>
  42b968:	ldr	x8, [sp, #8]
  42b96c:	cmp	x8, #0x48
  42b970:	b.eq	42c08c <ferror@plt+0x2a35c>  // b.none
  42b974:	b	42b978 <ferror@plt+0x29c48>
  42b978:	ldr	x8, [sp, #8]
  42b97c:	cmp	x8, #0x49
  42b980:	b.eq	42c09c <ferror@plt+0x2a36c>  // b.none
  42b984:	b	42b988 <ferror@plt+0x29c58>
  42b988:	ldr	x8, [sp, #8]
  42b98c:	cmp	x8, #0x4a
  42b990:	b.eq	42c0ac <ferror@plt+0x2a37c>  // b.none
  42b994:	b	42b998 <ferror@plt+0x29c68>
  42b998:	ldr	x8, [sp, #8]
  42b99c:	cmp	x8, #0x4b
  42b9a0:	b.eq	42c0bc <ferror@plt+0x2a38c>  // b.none
  42b9a4:	b	42b9a8 <ferror@plt+0x29c78>
  42b9a8:	ldr	x8, [sp, #8]
  42b9ac:	cmp	x8, #0x4c
  42b9b0:	b.eq	42c0cc <ferror@plt+0x2a39c>  // b.none
  42b9b4:	b	42b9b8 <ferror@plt+0x29c88>
  42b9b8:	ldr	x8, [sp, #8]
  42b9bc:	cmp	x8, #0x4d
  42b9c0:	b.eq	42c0dc <ferror@plt+0x2a3ac>  // b.none
  42b9c4:	b	42b9c8 <ferror@plt+0x29c98>
  42b9c8:	ldr	x8, [sp, #8]
  42b9cc:	cmp	x8, #0x4e
  42b9d0:	b.eq	42c0ec <ferror@plt+0x2a3bc>  // b.none
  42b9d4:	b	42b9d8 <ferror@plt+0x29ca8>
  42b9d8:	ldr	x8, [sp, #8]
  42b9dc:	cmp	x8, #0x4f
  42b9e0:	b.eq	42c0fc <ferror@plt+0x2a3cc>  // b.none
  42b9e4:	b	42b9e8 <ferror@plt+0x29cb8>
  42b9e8:	ldr	x8, [sp, #8]
  42b9ec:	cmp	x8, #0x52
  42b9f0:	b.eq	42c10c <ferror@plt+0x2a3dc>  // b.none
  42b9f4:	b	42b9f8 <ferror@plt+0x29cc8>
  42b9f8:	ldr	x8, [sp, #8]
  42b9fc:	cmp	x8, #0x53
  42ba00:	b.eq	42c11c <ferror@plt+0x2a3ec>  // b.none
  42ba04:	b	42ba08 <ferror@plt+0x29cd8>
  42ba08:	ldr	x8, [sp, #8]
  42ba0c:	cmp	x8, #0x54
  42ba10:	b.eq	42c12c <ferror@plt+0x2a3fc>  // b.none
  42ba14:	b	42ba18 <ferror@plt+0x29ce8>
  42ba18:	ldr	x8, [sp, #8]
  42ba1c:	cmp	x8, #0x55
  42ba20:	b.eq	42c13c <ferror@plt+0x2a40c>  // b.none
  42ba24:	b	42ba28 <ferror@plt+0x29cf8>
  42ba28:	ldr	x8, [sp, #8]
  42ba2c:	cmp	x8, #0x56
  42ba30:	b.eq	42c14c <ferror@plt+0x2a41c>  // b.none
  42ba34:	b	42ba38 <ferror@plt+0x29d08>
  42ba38:	ldr	x8, [sp, #8]
  42ba3c:	cmp	x8, #0x57
  42ba40:	b.eq	42c15c <ferror@plt+0x2a42c>  // b.none
  42ba44:	b	42ba48 <ferror@plt+0x29d18>
  42ba48:	ldr	x8, [sp, #8]
  42ba4c:	cmp	x8, #0x5c
  42ba50:	b.eq	42c16c <ferror@plt+0x2a43c>  // b.none
  42ba54:	b	42ba58 <ferror@plt+0x29d28>
  42ba58:	ldr	x8, [sp, #8]
  42ba5c:	cmp	x8, #0x5d
  42ba60:	b.eq	42c17c <ferror@plt+0x2a44c>  // b.none
  42ba64:	b	42ba68 <ferror@plt+0x29d38>
  42ba68:	ldr	x8, [sp, #8]
  42ba6c:	cmp	x8, #0x5e
  42ba70:	b.eq	42c18c <ferror@plt+0x2a45c>  // b.none
  42ba74:	b	42ba78 <ferror@plt+0x29d48>
  42ba78:	ldr	x8, [sp, #8]
  42ba7c:	cmp	x8, #0x5f
  42ba80:	b.eq	42c19c <ferror@plt+0x2a46c>  // b.none
  42ba84:	b	42ba88 <ferror@plt+0x29d58>
  42ba88:	ldr	x8, [sp, #8]
  42ba8c:	cmp	x8, #0x64
  42ba90:	b.eq	42c1ac <ferror@plt+0x2a47c>  // b.none
  42ba94:	b	42ba98 <ferror@plt+0x29d68>
  42ba98:	ldr	x8, [sp, #8]
  42ba9c:	cmp	x8, #0x65
  42baa0:	b.eq	42c1bc <ferror@plt+0x2a48c>  // b.none
  42baa4:	b	42baa8 <ferror@plt+0x29d78>
  42baa8:	ldr	x8, [sp, #8]
  42baac:	cmp	x8, #0x66
  42bab0:	b.eq	42c1cc <ferror@plt+0x2a49c>  // b.none
  42bab4:	b	42bab8 <ferror@plt+0x29d88>
  42bab8:	ldr	x8, [sp, #8]
  42babc:	cmp	x8, #0x67
  42bac0:	b.eq	42c1dc <ferror@plt+0x2a4ac>  // b.none
  42bac4:	b	42bac8 <ferror@plt+0x29d98>
  42bac8:	ldr	x8, [sp, #8]
  42bacc:	cmp	x8, #0x6c
  42bad0:	b.eq	42c1ec <ferror@plt+0x2a4bc>  // b.none
  42bad4:	b	42bad8 <ferror@plt+0x29da8>
  42bad8:	ldr	x8, [sp, #8]
  42badc:	cmp	x8, #0x6d
  42bae0:	b.eq	42c1fc <ferror@plt+0x2a4cc>  // b.none
  42bae4:	b	42bae8 <ferror@plt+0x29db8>
  42bae8:	ldr	x8, [sp, #8]
  42baec:	cmp	x8, #0x6e
  42baf0:	b.eq	42c20c <ferror@plt+0x2a4dc>  // b.none
  42baf4:	b	42baf8 <ferror@plt+0x29dc8>
  42baf8:	ldr	x8, [sp, #8]
  42bafc:	cmp	x8, #0x6f
  42bb00:	b.eq	42c21c <ferror@plt+0x2a4ec>  // b.none
  42bb04:	b	42bb08 <ferror@plt+0x29dd8>
  42bb08:	ldr	x8, [sp, #8]
  42bb0c:	cmp	x8, #0x74
  42bb10:	b.eq	42c22c <ferror@plt+0x2a4fc>  // b.none
  42bb14:	b	42bb18 <ferror@plt+0x29de8>
  42bb18:	ldr	x8, [sp, #8]
  42bb1c:	cmp	x8, #0x75
  42bb20:	b.eq	42c23c <ferror@plt+0x2a50c>  // b.none
  42bb24:	b	42bb28 <ferror@plt+0x29df8>
  42bb28:	ldr	x8, [sp, #8]
  42bb2c:	cmp	x8, #0x76
  42bb30:	b.eq	42c24c <ferror@plt+0x2a51c>  // b.none
  42bb34:	b	42bb38 <ferror@plt+0x29e08>
  42bb38:	ldr	x8, [sp, #8]
  42bb3c:	cmp	x8, #0x77
  42bb40:	b.eq	42c25c <ferror@plt+0x2a52c>  // b.none
  42bb44:	b	42bb48 <ferror@plt+0x29e18>
  42bb48:	ldr	x8, [sp, #8]
  42bb4c:	cmp	x8, #0x79
  42bb50:	b.eq	42c26c <ferror@plt+0x2a53c>  // b.none
  42bb54:	b	42bb58 <ferror@plt+0x29e28>
  42bb58:	ldr	x8, [sp, #8]
  42bb5c:	cmp	x8, #0x7a
  42bb60:	b.eq	42c27c <ferror@plt+0x2a54c>  // b.none
  42bb64:	b	42bb68 <ferror@plt+0x29e38>
  42bb68:	ldr	x8, [sp, #8]
  42bb6c:	cmp	x8, #0x7b
  42bb70:	b.eq	42c28c <ferror@plt+0x2a55c>  // b.none
  42bb74:	b	42bb78 <ferror@plt+0x29e48>
  42bb78:	ldr	x8, [sp, #8]
  42bb7c:	cmp	x8, #0x80
  42bb80:	b.eq	42c29c <ferror@plt+0x2a56c>  // b.none
  42bb84:	b	42bb88 <ferror@plt+0x29e58>
  42bb88:	ldr	x8, [sp, #8]
  42bb8c:	cmp	x8, #0x81
  42bb90:	b.eq	42c2ac <ferror@plt+0x2a57c>  // b.none
  42bb94:	b	42bb98 <ferror@plt+0x29e68>
  42bb98:	ldr	x8, [sp, #8]
  42bb9c:	cmp	x8, #0x84
  42bba0:	b.eq	42c2bc <ferror@plt+0x2a58c>  // b.none
  42bba4:	b	42bba8 <ferror@plt+0x29e78>
  42bba8:	ldr	x8, [sp, #8]
  42bbac:	cmp	x8, #0x86
  42bbb0:	b.eq	42c2cc <ferror@plt+0x2a59c>  // b.none
  42bbb4:	b	42bbb8 <ferror@plt+0x29e88>
  42bbb8:	ldr	x8, [sp, #8]
  42bbbc:	cmp	x8, #0x87
  42bbc0:	b.eq	42c2dc <ferror@plt+0x2a5ac>  // b.none
  42bbc4:	b	42bbc8 <ferror@plt+0x29e98>
  42bbc8:	ldr	x8, [sp, #8]
  42bbcc:	cmp	x8, #0x91
  42bbd0:	b.eq	42c2ec <ferror@plt+0x2a5bc>  // b.none
  42bbd4:	b	42bbd8 <ferror@plt+0x29ea8>
  42bbd8:	ldr	x8, [sp, #8]
  42bbdc:	cmp	x8, #0x92
  42bbe0:	b.eq	42c2fc <ferror@plt+0x2a5cc>  // b.none
  42bbe4:	b	42bbe8 <ferror@plt+0x29eb8>
  42bbe8:	ldr	x8, [sp, #8]
  42bbec:	cmp	x8, #0x93
  42bbf0:	b.eq	42c30c <ferror@plt+0x2a5dc>  // b.none
  42bbf4:	b	42bbf8 <ferror@plt+0x29ec8>
  42bbf8:	ldr	x8, [sp, #8]
  42bbfc:	cmp	x8, #0x96
  42bc00:	b.eq	42c31c <ferror@plt+0x2a5ec>  // b.none
  42bc04:	b	42bc08 <ferror@plt+0x29ed8>
  42bc08:	ldr	x8, [sp, #8]
  42bc0c:	cmp	x8, #0x97
  42bc10:	b.eq	42c32c <ferror@plt+0x2a5fc>  // b.none
  42bc14:	b	42bc18 <ferror@plt+0x29ee8>
  42bc18:	ldr	x8, [sp, #8]
  42bc1c:	cmp	x8, #0x9a
  42bc20:	b.eq	42c33c <ferror@plt+0x2a60c>  // b.none
  42bc24:	b	42bc28 <ferror@plt+0x29ef8>
  42bc28:	ldr	x8, [sp, #8]
  42bc2c:	cmp	x8, #0xa6
  42bc30:	b.eq	42c34c <ferror@plt+0x2a61c>  // b.none
  42bc34:	b	42bc38 <ferror@plt+0x29f08>
  42bc38:	ldr	x8, [sp, #8]
  42bc3c:	cmp	x8, #0xa7
  42bc40:	b.eq	42c35c <ferror@plt+0x2a62c>  // b.none
  42bc44:	b	42bc48 <ferror@plt+0x29f18>
  42bc48:	ldr	x8, [sp, #8]
  42bc4c:	cmp	x8, #0xaa
  42bc50:	b.eq	42c36c <ferror@plt+0x2a63c>  // b.none
  42bc54:	b	42bc58 <ferror@plt+0x29f28>
  42bc58:	ldr	x8, [sp, #8]
  42bc5c:	cmp	x8, #0xb1
  42bc60:	b.eq	42c37c <ferror@plt+0x2a64c>  // b.none
  42bc64:	b	42bc68 <ferror@plt+0x29f38>
  42bc68:	ldr	x8, [sp, #8]
  42bc6c:	cmp	x8, #0xb2
  42bc70:	b.eq	42c38c <ferror@plt+0x2a65c>  // b.none
  42bc74:	b	42bc78 <ferror@plt+0x29f48>
  42bc78:	ldr	x8, [sp, #8]
  42bc7c:	cmp	x8, #0xb3
  42bc80:	b.eq	42c39c <ferror@plt+0x2a66c>  // b.none
  42bc84:	b	42bc88 <ferror@plt+0x29f58>
  42bc88:	ldr	x8, [sp, #8]
  42bc8c:	cmp	x8, #0xb4
  42bc90:	b.eq	42c3ac <ferror@plt+0x2a67c>  // b.none
  42bc94:	b	42bc98 <ferror@plt+0x29f68>
  42bc98:	ldr	x8, [sp, #8]
  42bc9c:	cmp	x8, #0xb5
  42bca0:	b.eq	42c3bc <ferror@plt+0x2a68c>  // b.none
  42bca4:	b	42bca8 <ferror@plt+0x29f78>
  42bca8:	ldr	x8, [sp, #8]
  42bcac:	cmp	x8, #0xb6
  42bcb0:	b.eq	42c3cc <ferror@plt+0x2a69c>  // b.none
  42bcb4:	b	42bcb8 <ferror@plt+0x29f88>
  42bcb8:	ldr	x8, [sp, #8]
  42bcbc:	cmp	x8, #0xb7
  42bcc0:	b.eq	42c3dc <ferror@plt+0x2a6ac>  // b.none
  42bcc4:	b	42bcc8 <ferror@plt+0x29f98>
  42bcc8:	ldr	x8, [sp, #8]
  42bccc:	cmp	x8, #0xba
  42bcd0:	b.eq	42c3ec <ferror@plt+0x2a6bc>  // b.none
  42bcd4:	b	42bcd8 <ferror@plt+0x29fa8>
  42bcd8:	mov	x8, #0x70000000            	// #1879048192
  42bcdc:	ldr	x9, [sp, #8]
  42bce0:	cmp	x9, x8
  42bce4:	b.eq	42c3fc <ferror@plt+0x2a6cc>  // b.none
  42bce8:	b	42bcec <ferror@plt+0x29fbc>
  42bcec:	mov	x8, #0x1                   	// #1
  42bcf0:	movk	x8, #0x7000, lsl #16
  42bcf4:	ldr	x9, [sp, #8]
  42bcf8:	cmp	x9, x8
  42bcfc:	b.eq	42c40c <ferror@plt+0x2a6dc>  // b.none
  42bd00:	b	42bd04 <ferror@plt+0x29fd4>
  42bd04:	mov	x8, #0x2                   	// #2
  42bd08:	movk	x8, #0x7000, lsl #16
  42bd0c:	ldr	x9, [sp, #8]
  42bd10:	cmp	x9, x8
  42bd14:	b.eq	42c41c <ferror@plt+0x2a6ec>  // b.none
  42bd18:	b	42bd1c <ferror@plt+0x29fec>
  42bd1c:	mov	x8, #0x3                   	// #3
  42bd20:	movk	x8, #0x7000, lsl #16
  42bd24:	ldr	x9, [sp, #8]
  42bd28:	cmp	x9, x8
  42bd2c:	b.eq	42c42c <ferror@plt+0x2a6fc>  // b.none
  42bd30:	b	42bd34 <ferror@plt+0x2a004>
  42bd34:	mov	x8, #0x4                   	// #4
  42bd38:	movk	x8, #0x7000, lsl #16
  42bd3c:	ldr	x9, [sp, #8]
  42bd40:	cmp	x9, x8
  42bd44:	b.eq	42c43c <ferror@plt+0x2a70c>  // b.none
  42bd48:	b	42bd4c <ferror@plt+0x2a01c>
  42bd4c:	mov	x8, #0x5                   	// #5
  42bd50:	movk	x8, #0x7000, lsl #16
  42bd54:	ldr	x9, [sp, #8]
  42bd58:	cmp	x9, x8
  42bd5c:	b.eq	42c44c <ferror@plt+0x2a71c>  // b.none
  42bd60:	b	42bd64 <ferror@plt+0x2a034>
  42bd64:	mov	x8, #0x6                   	// #6
  42bd68:	movk	x8, #0x7000, lsl #16
  42bd6c:	ldr	x9, [sp, #8]
  42bd70:	cmp	x9, x8
  42bd74:	b.eq	42c45c <ferror@plt+0x2a72c>  // b.none
  42bd78:	b	42bd7c <ferror@plt+0x2a04c>
  42bd7c:	mov	x8, #0x7                   	// #7
  42bd80:	movk	x8, #0x7000, lsl #16
  42bd84:	ldr	x9, [sp, #8]
  42bd88:	cmp	x9, x8
  42bd8c:	b.eq	42c46c <ferror@plt+0x2a73c>  // b.none
  42bd90:	b	42bd94 <ferror@plt+0x2a064>
  42bd94:	mov	x8, #0x8                   	// #8
  42bd98:	movk	x8, #0x7000, lsl #16
  42bd9c:	ldr	x9, [sp, #8]
  42bda0:	cmp	x9, x8
  42bda4:	b.eq	42c47c <ferror@plt+0x2a74c>  // b.none
  42bda8:	b	42bdac <ferror@plt+0x2a07c>
  42bdac:	mov	x8, #0x9                   	// #9
  42bdb0:	movk	x8, #0x7000, lsl #16
  42bdb4:	ldr	x9, [sp, #8]
  42bdb8:	cmp	x9, x8
  42bdbc:	b.eq	42c48c <ferror@plt+0x2a75c>  // b.none
  42bdc0:	b	42bdc4 <ferror@plt+0x2a094>
  42bdc4:	mov	x8, #0xa                   	// #10
  42bdc8:	movk	x8, #0x7000, lsl #16
  42bdcc:	ldr	x9, [sp, #8]
  42bdd0:	cmp	x9, x8
  42bdd4:	b.eq	42c49c <ferror@plt+0x2a76c>  // b.none
  42bdd8:	b	42bddc <ferror@plt+0x2a0ac>
  42bddc:	mov	x8, #0xb                   	// #11
  42bde0:	movk	x8, #0x7000, lsl #16
  42bde4:	ldr	x9, [sp, #8]
  42bde8:	cmp	x9, x8
  42bdec:	b.eq	42c4ac <ferror@plt+0x2a77c>  // b.none
  42bdf0:	b	42bdf4 <ferror@plt+0x2a0c4>
  42bdf4:	mov	x8, #0xc                   	// #12
  42bdf8:	movk	x8, #0x7000, lsl #16
  42bdfc:	ldr	x9, [sp, #8]
  42be00:	cmp	x9, x8
  42be04:	b.eq	42c4bc <ferror@plt+0x2a78c>  // b.none
  42be08:	b	42be0c <ferror@plt+0x2a0dc>
  42be0c:	mov	x8, #0xd                   	// #13
  42be10:	movk	x8, #0x7000, lsl #16
  42be14:	ldr	x9, [sp, #8]
  42be18:	cmp	x9, x8
  42be1c:	b.eq	42c4cc <ferror@plt+0x2a79c>  // b.none
  42be20:	b	42be24 <ferror@plt+0x2a0f4>
  42be24:	mov	x8, #0xe                   	// #14
  42be28:	movk	x8, #0x7000, lsl #16
  42be2c:	ldr	x9, [sp, #8]
  42be30:	cmp	x9, x8
  42be34:	b.eq	42c4dc <ferror@plt+0x2a7ac>  // b.none
  42be38:	b	42be3c <ferror@plt+0x2a10c>
  42be3c:	mov	x8, #0xf                   	// #15
  42be40:	movk	x8, #0x7000, lsl #16
  42be44:	ldr	x9, [sp, #8]
  42be48:	cmp	x9, x8
  42be4c:	b.eq	42c4ec <ferror@plt+0x2a7bc>  // b.none
  42be50:	b	42be54 <ferror@plt+0x2a124>
  42be54:	mov	x8, #0x10                  	// #16
  42be58:	movk	x8, #0x7000, lsl #16
  42be5c:	ldr	x9, [sp, #8]
  42be60:	cmp	x9, x8
  42be64:	b.eq	42c4fc <ferror@plt+0x2a7cc>  // b.none
  42be68:	b	42be6c <ferror@plt+0x2a13c>
  42be6c:	mov	x8, #0x11                  	// #17
  42be70:	movk	x8, #0x7000, lsl #16
  42be74:	ldr	x9, [sp, #8]
  42be78:	cmp	x9, x8
  42be7c:	b.eq	42c50c <ferror@plt+0x2a7dc>  // b.none
  42be80:	b	42be84 <ferror@plt+0x2a154>
  42be84:	mov	x8, #0x12                  	// #18
  42be88:	movk	x8, #0x7000, lsl #16
  42be8c:	ldr	x9, [sp, #8]
  42be90:	cmp	x9, x8
  42be94:	b.eq	42c51c <ferror@plt+0x2a7ec>  // b.none
  42be98:	b	42be9c <ferror@plt+0x2a16c>
  42be9c:	mov	x8, #0x14                  	// #20
  42bea0:	movk	x8, #0x7000, lsl #16
  42bea4:	ldr	x9, [sp, #8]
  42bea8:	cmp	x9, x8
  42beac:	b.eq	42c52c <ferror@plt+0x2a7fc>  // b.none
  42beb0:	b	42beb4 <ferror@plt+0x2a184>
  42beb4:	mov	x8, #0x15                  	// #21
  42beb8:	movk	x8, #0x7000, lsl #16
  42bebc:	ldr	x9, [sp, #8]
  42bec0:	cmp	x9, x8
  42bec4:	b.eq	42c53c <ferror@plt+0x2a80c>  // b.none
  42bec8:	b	42becc <ferror@plt+0x2a19c>
  42becc:	mov	x8, #0x16                  	// #22
  42bed0:	movk	x8, #0x7000, lsl #16
  42bed4:	ldr	x9, [sp, #8]
  42bed8:	cmp	x9, x8
  42bedc:	b.eq	42c54c <ferror@plt+0x2a81c>  // b.none
  42bee0:	b	42bee4 <ferror@plt+0x2a1b4>
  42bee4:	mov	x8, #0x17                  	// #23
  42bee8:	movk	x8, #0x7000, lsl #16
  42beec:	ldr	x9, [sp, #8]
  42bef0:	cmp	x9, x8
  42bef4:	b.eq	42c55c <ferror@plt+0x2a82c>  // b.none
  42bef8:	b	42c56c <ferror@plt+0x2a83c>
  42befc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf00:	add	x8, x8, #0x372
  42bf04:	str	x8, [sp, #24]
  42bf08:	b	42c574 <ferror@plt+0x2a844>
  42bf0c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf10:	add	x8, x8, #0x37e
  42bf14:	str	x8, [sp, #24]
  42bf18:	b	42c574 <ferror@plt+0x2a844>
  42bf1c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf20:	add	x8, x8, #0x38b
  42bf24:	str	x8, [sp, #24]
  42bf28:	b	42c574 <ferror@plt+0x2a844>
  42bf2c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf30:	add	x8, x8, #0x398
  42bf34:	str	x8, [sp, #24]
  42bf38:	b	42c574 <ferror@plt+0x2a844>
  42bf3c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf40:	add	x8, x8, #0x3a5
  42bf44:	str	x8, [sp, #24]
  42bf48:	b	42c574 <ferror@plt+0x2a844>
  42bf4c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf50:	add	x8, x8, #0x3b5
  42bf54:	str	x8, [sp, #24]
  42bf58:	b	42c574 <ferror@plt+0x2a844>
  42bf5c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf60:	add	x8, x8, #0x3c5
  42bf64:	str	x8, [sp, #24]
  42bf68:	b	42c574 <ferror@plt+0x2a844>
  42bf6c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf70:	add	x8, x8, #0x3d5
  42bf74:	str	x8, [sp, #24]
  42bf78:	b	42c574 <ferror@plt+0x2a844>
  42bf7c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf80:	add	x8, x8, #0x3e5
  42bf84:	str	x8, [sp, #24]
  42bf88:	b	42c574 <ferror@plt+0x2a844>
  42bf8c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bf90:	add	x8, x8, #0x3f4
  42bf94:	str	x8, [sp, #24]
  42bf98:	b	42c574 <ferror@plt+0x2a844>
  42bf9c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bfa0:	add	x8, x8, #0x404
  42bfa4:	str	x8, [sp, #24]
  42bfa8:	b	42c574 <ferror@plt+0x2a844>
  42bfac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bfb0:	add	x8, x8, #0x416
  42bfb4:	str	x8, [sp, #24]
  42bfb8:	b	42c574 <ferror@plt+0x2a844>
  42bfbc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bfc0:	add	x8, x8, #0x428
  42bfc4:	str	x8, [sp, #24]
  42bfc8:	b	42c574 <ferror@plt+0x2a844>
  42bfcc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bfd0:	add	x8, x8, #0x43a
  42bfd4:	str	x8, [sp, #24]
  42bfd8:	b	42c574 <ferror@plt+0x2a844>
  42bfdc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bfe0:	add	x8, x8, #0x44c
  42bfe4:	str	x8, [sp, #24]
  42bfe8:	b	42c574 <ferror@plt+0x2a844>
  42bfec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42bff0:	add	x8, x8, #0x45b
  42bff4:	str	x8, [sp, #24]
  42bff8:	b	42c574 <ferror@plt+0x2a844>
  42bffc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c000:	add	x8, x8, #0x46b
  42c004:	str	x8, [sp, #24]
  42c008:	b	42c574 <ferror@plt+0x2a844>
  42c00c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c010:	add	x8, x8, #0x47b
  42c014:	str	x8, [sp, #24]
  42c018:	b	42c574 <ferror@plt+0x2a844>
  42c01c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c020:	add	x8, x8, #0x48c
  42c024:	str	x8, [sp, #24]
  42c028:	b	42c574 <ferror@plt+0x2a844>
  42c02c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c030:	add	x8, x8, #0x49f
  42c034:	str	x8, [sp, #24]
  42c038:	b	42c574 <ferror@plt+0x2a844>
  42c03c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c040:	add	x8, x8, #0x4b2
  42c044:	str	x8, [sp, #24]
  42c048:	b	42c574 <ferror@plt+0x2a844>
  42c04c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c050:	add	x8, x8, #0x4c1
  42c054:	str	x8, [sp, #24]
  42c058:	b	42c574 <ferror@plt+0x2a844>
  42c05c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c060:	add	x8, x8, #0x4d2
  42c064:	str	x8, [sp, #24]
  42c068:	b	42c574 <ferror@plt+0x2a844>
  42c06c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c070:	add	x8, x8, #0x4e3
  42c074:	str	x8, [sp, #24]
  42c078:	b	42c574 <ferror@plt+0x2a844>
  42c07c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c080:	add	x8, x8, #0x4f4
  42c084:	str	x8, [sp, #24]
  42c088:	b	42c574 <ferror@plt+0x2a844>
  42c08c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c090:	add	x8, x8, #0x505
  42c094:	str	x8, [sp, #24]
  42c098:	b	42c574 <ferror@plt+0x2a844>
  42c09c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c0a0:	add	x8, x8, #0x515
  42c0a4:	str	x8, [sp, #24]
  42c0a8:	b	42c574 <ferror@plt+0x2a844>
  42c0ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c0b0:	add	x8, x8, #0x525
  42c0b4:	str	x8, [sp, #24]
  42c0b8:	b	42c574 <ferror@plt+0x2a844>
  42c0bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c0c0:	add	x8, x8, #0x535
  42c0c4:	str	x8, [sp, #24]
  42c0c8:	b	42c574 <ferror@plt+0x2a844>
  42c0cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c0d0:	add	x8, x8, #0x545
  42c0d4:	str	x8, [sp, #24]
  42c0d8:	b	42c574 <ferror@plt+0x2a844>
  42c0dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c0e0:	add	x8, x8, #0x557
  42c0e4:	str	x8, [sp, #24]
  42c0e8:	b	42c574 <ferror@plt+0x2a844>
  42c0ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c0f0:	add	x8, x8, #0x569
  42c0f4:	str	x8, [sp, #24]
  42c0f8:	b	42c574 <ferror@plt+0x2a844>
  42c0fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c100:	add	x8, x8, #0x57b
  42c104:	str	x8, [sp, #24]
  42c108:	b	42c574 <ferror@plt+0x2a844>
  42c10c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c110:	add	x8, x8, #0x58d
  42c114:	str	x8, [sp, #24]
  42c118:	b	42c574 <ferror@plt+0x2a844>
  42c11c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c120:	add	x8, x8, #0x5a1
  42c124:	str	x8, [sp, #24]
  42c128:	b	42c574 <ferror@plt+0x2a844>
  42c12c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c130:	add	x8, x8, #0x5b6
  42c134:	str	x8, [sp, #24]
  42c138:	b	42c574 <ferror@plt+0x2a844>
  42c13c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c140:	add	x8, x8, #0x5cd
  42c144:	str	x8, [sp, #24]
  42c148:	b	42c574 <ferror@plt+0x2a844>
  42c14c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c150:	add	x8, x8, #0x5e4
  42c154:	str	x8, [sp, #24]
  42c158:	b	42c574 <ferror@plt+0x2a844>
  42c15c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c160:	add	x8, x8, #0x5fb
  42c164:	str	x8, [sp, #24]
  42c168:	b	42c574 <ferror@plt+0x2a844>
  42c16c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c170:	add	x8, x8, #0x612
  42c174:	str	x8, [sp, #24]
  42c178:	b	42c574 <ferror@plt+0x2a844>
  42c17c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c180:	add	x8, x8, #0x625
  42c184:	str	x8, [sp, #24]
  42c188:	b	42c574 <ferror@plt+0x2a844>
  42c18c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c190:	add	x8, x8, #0x638
  42c194:	str	x8, [sp, #24]
  42c198:	b	42c574 <ferror@plt+0x2a844>
  42c19c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c1a0:	add	x8, x8, #0x64b
  42c1a4:	str	x8, [sp, #24]
  42c1a8:	b	42c574 <ferror@plt+0x2a844>
  42c1ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c1b0:	add	x8, x8, #0x65e
  42c1b4:	str	x8, [sp, #24]
  42c1b8:	b	42c574 <ferror@plt+0x2a844>
  42c1bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c1c0:	add	x8, x8, #0x671
  42c1c4:	str	x8, [sp, #24]
  42c1c8:	b	42c574 <ferror@plt+0x2a844>
  42c1cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c1d0:	add	x8, x8, #0x684
  42c1d4:	str	x8, [sp, #24]
  42c1d8:	b	42c574 <ferror@plt+0x2a844>
  42c1dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c1e0:	add	x8, x8, #0x697
  42c1e4:	str	x8, [sp, #24]
  42c1e8:	b	42c574 <ferror@plt+0x2a844>
  42c1ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c1f0:	add	x8, x8, #0x6aa
  42c1f4:	str	x8, [sp, #24]
  42c1f8:	b	42c574 <ferror@plt+0x2a844>
  42c1fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c200:	add	x8, x8, #0x6ba
  42c204:	str	x8, [sp, #24]
  42c208:	b	42c574 <ferror@plt+0x2a844>
  42c20c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c210:	add	x8, x8, #0x6ca
  42c214:	str	x8, [sp, #24]
  42c218:	b	42c574 <ferror@plt+0x2a844>
  42c21c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c220:	add	x8, x8, #0x6da
  42c224:	str	x8, [sp, #24]
  42c228:	b	42c574 <ferror@plt+0x2a844>
  42c22c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c230:	add	x8, x8, #0x6ea
  42c234:	str	x8, [sp, #24]
  42c238:	b	42c574 <ferror@plt+0x2a844>
  42c23c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c240:	add	x8, x8, #0x6fa
  42c244:	str	x8, [sp, #24]
  42c248:	b	42c574 <ferror@plt+0x2a844>
  42c24c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c250:	add	x8, x8, #0x70a
  42c254:	str	x8, [sp, #24]
  42c258:	b	42c574 <ferror@plt+0x2a844>
  42c25c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c260:	add	x8, x8, #0x71a
  42c264:	str	x8, [sp, #24]
  42c268:	b	42c574 <ferror@plt+0x2a844>
  42c26c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c270:	add	x8, x8, #0x72a
  42c274:	str	x8, [sp, #24]
  42c278:	b	42c574 <ferror@plt+0x2a844>
  42c27c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c280:	add	x8, x8, #0x73b
  42c284:	str	x8, [sp, #24]
  42c288:	b	42c574 <ferror@plt+0x2a844>
  42c28c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c290:	add	x8, x8, #0x74a
  42c294:	str	x8, [sp, #24]
  42c298:	b	42c574 <ferror@plt+0x2a844>
  42c29c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c2a0:	add	x8, x8, #0x75a
  42c2a4:	str	x8, [sp, #24]
  42c2a8:	b	42c574 <ferror@plt+0x2a844>
  42c2ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c2b0:	add	x8, x8, #0x769
  42c2b4:	str	x8, [sp, #24]
  42c2b8:	b	42c574 <ferror@plt+0x2a844>
  42c2bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c2c0:	add	x8, x8, #0x778
  42c2c4:	str	x8, [sp, #24]
  42c2c8:	b	42c574 <ferror@plt+0x2a844>
  42c2cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c2d0:	add	x8, x8, #0x784
  42c2d4:	str	x8, [sp, #24]
  42c2d8:	b	42c574 <ferror@plt+0x2a844>
  42c2dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c2e0:	add	x8, x8, #0x794
  42c2e4:	str	x8, [sp, #24]
  42c2e8:	b	42c574 <ferror@plt+0x2a844>
  42c2ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c2f0:	add	x8, x8, #0x7a2
  42c2f4:	str	x8, [sp, #24]
  42c2f8:	b	42c574 <ferror@plt+0x2a844>
  42c2fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c300:	add	x8, x8, #0x7b1
  42c304:	str	x8, [sp, #24]
  42c308:	b	42c574 <ferror@plt+0x2a844>
  42c30c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c310:	add	x8, x8, #0x7c0
  42c314:	str	x8, [sp, #24]
  42c318:	b	42c574 <ferror@plt+0x2a844>
  42c31c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c320:	add	x8, x8, #0x7d0
  42c324:	str	x8, [sp, #24]
  42c328:	b	42c574 <ferror@plt+0x2a844>
  42c32c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c330:	add	x8, x8, #0x7e2
  42c334:	str	x8, [sp, #24]
  42c338:	b	42c574 <ferror@plt+0x2a844>
  42c33c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c340:	add	x8, x8, #0x7f4
  42c344:	str	x8, [sp, #24]
  42c348:	b	42c574 <ferror@plt+0x2a844>
  42c34c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c350:	add	x8, x8, #0x809
  42c354:	str	x8, [sp, #24]
  42c358:	b	42c574 <ferror@plt+0x2a844>
  42c35c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c360:	add	x8, x8, #0x81c
  42c364:	str	x8, [sp, #24]
  42c368:	b	42c574 <ferror@plt+0x2a844>
  42c36c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c370:	add	x8, x8, #0x82f
  42c374:	str	x8, [sp, #24]
  42c378:	b	42c574 <ferror@plt+0x2a844>
  42c37c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c380:	add	x8, x8, #0x845
  42c384:	str	x8, [sp, #24]
  42c388:	b	42c574 <ferror@plt+0x2a844>
  42c38c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c390:	add	x8, x8, #0x855
  42c394:	str	x8, [sp, #24]
  42c398:	b	42c574 <ferror@plt+0x2a844>
  42c39c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c3a0:	add	x8, x8, #0x865
  42c3a4:	str	x8, [sp, #24]
  42c3a8:	b	42c574 <ferror@plt+0x2a844>
  42c3ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c3b0:	add	x8, x8, #0x876
  42c3b4:	str	x8, [sp, #24]
  42c3b8:	b	42c574 <ferror@plt+0x2a844>
  42c3bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c3c0:	add	x8, x8, #0x889
  42c3c4:	str	x8, [sp, #24]
  42c3c8:	b	42c574 <ferror@plt+0x2a844>
  42c3cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c3d0:	add	x8, x8, #0x89c
  42c3d4:	str	x8, [sp, #24]
  42c3d8:	b	42c574 <ferror@plt+0x2a844>
  42c3dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c3e0:	add	x8, x8, #0x8af
  42c3e4:	str	x8, [sp, #24]
  42c3e8:	b	42c574 <ferror@plt+0x2a844>
  42c3ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c3f0:	add	x8, x8, #0x8c2
  42c3f4:	str	x8, [sp, #24]
  42c3f8:	b	42c574 <ferror@plt+0x2a844>
  42c3fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c400:	add	x8, x8, #0x8d8
  42c404:	str	x8, [sp, #24]
  42c408:	b	42c574 <ferror@plt+0x2a844>
  42c40c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c410:	add	x8, x8, #0x8e8
  42c414:	str	x8, [sp, #24]
  42c418:	b	42c574 <ferror@plt+0x2a844>
  42c41c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c420:	add	x8, x8, #0x8fc
  42c424:	str	x8, [sp, #24]
  42c428:	b	42c574 <ferror@plt+0x2a844>
  42c42c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c430:	add	x8, x8, #0x916
  42c434:	str	x8, [sp, #24]
  42c438:	b	42c574 <ferror@plt+0x2a844>
  42c43c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c440:	add	x8, x8, #0x92e
  42c444:	str	x8, [sp, #24]
  42c448:	b	42c574 <ferror@plt+0x2a844>
  42c44c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c450:	add	x8, x8, #0x946
  42c454:	str	x8, [sp, #24]
  42c458:	b	42c574 <ferror@plt+0x2a844>
  42c45c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c460:	add	x8, x8, #0x956
  42c464:	str	x8, [sp, #24]
  42c468:	b	42c574 <ferror@plt+0x2a844>
  42c46c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c470:	add	x8, x8, #0x967
  42c474:	str	x8, [sp, #24]
  42c478:	b	42c574 <ferror@plt+0x2a844>
  42c47c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c480:	add	x8, x8, #0x978
  42c484:	str	x8, [sp, #24]
  42c488:	b	42c574 <ferror@plt+0x2a844>
  42c48c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c490:	add	x8, x8, #0x989
  42c494:	str	x8, [sp, #24]
  42c498:	b	42c574 <ferror@plt+0x2a844>
  42c49c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c4a0:	add	x8, x8, #0x99a
  42c4a4:	str	x8, [sp, #24]
  42c4a8:	b	42c574 <ferror@plt+0x2a844>
  42c4ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c4b0:	add	x8, x8, #0x9ae
  42c4b4:	str	x8, [sp, #24]
  42c4b8:	b	42c574 <ferror@plt+0x2a844>
  42c4bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c4c0:	add	x8, x8, #0x9c1
  42c4c4:	str	x8, [sp, #24]
  42c4c8:	b	42c574 <ferror@plt+0x2a844>
  42c4cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c4d0:	add	x8, x8, #0x9d4
  42c4d4:	str	x8, [sp, #24]
  42c4d8:	b	42c574 <ferror@plt+0x2a844>
  42c4dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c4e0:	add	x8, x8, #0x9e7
  42c4e4:	str	x8, [sp, #24]
  42c4e8:	b	42c574 <ferror@plt+0x2a844>
  42c4ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c4f0:	add	x8, x8, #0x9fa
  42c4f4:	str	x8, [sp, #24]
  42c4f8:	b	42c574 <ferror@plt+0x2a844>
  42c4fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c500:	add	x8, x8, #0xa0d
  42c504:	str	x8, [sp, #24]
  42c508:	b	42c574 <ferror@plt+0x2a844>
  42c50c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c510:	add	x8, x8, #0xa20
  42c514:	str	x8, [sp, #24]
  42c518:	b	42c574 <ferror@plt+0x2a844>
  42c51c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c520:	add	x8, x8, #0xa33
  42c524:	str	x8, [sp, #24]
  42c528:	b	42c574 <ferror@plt+0x2a844>
  42c52c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c530:	add	x8, x8, #0xa46
  42c534:	str	x8, [sp, #24]
  42c538:	b	42c574 <ferror@plt+0x2a844>
  42c53c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c540:	add	x8, x8, #0xa5a
  42c544:	str	x8, [sp, #24]
  42c548:	b	42c574 <ferror@plt+0x2a844>
  42c54c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c550:	add	x8, x8, #0xa72
  42c554:	str	x8, [sp, #24]
  42c558:	b	42c574 <ferror@plt+0x2a844>
  42c55c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c560:	add	x8, x8, #0xa8a
  42c564:	str	x8, [sp, #24]
  42c568:	b	42c574 <ferror@plt+0x2a844>
  42c56c:	mov	x8, xzr
  42c570:	str	x8, [sp, #24]
  42c574:	ldr	x0, [sp, #24]
  42c578:	add	sp, sp, #0x20
  42c57c:	ret
  42c580:	sub	sp, sp, #0x20
  42c584:	str	x0, [sp, #16]
  42c588:	ldr	x8, [sp, #16]
  42c58c:	subs	x8, x8, #0x0
  42c590:	cmp	x8, #0x1f
  42c594:	str	x8, [sp, #8]
  42c598:	b.hi	42c7b4 <ferror@plt+0x2aa84>  // b.pmore
  42c59c:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42c5a0:	add	x8, x8, #0x768
  42c5a4:	ldr	x11, [sp, #8]
  42c5a8:	ldrsw	x10, [x8, x11, lsl #2]
  42c5ac:	add	x9, x8, x10
  42c5b0:	br	x9
  42c5b4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c5b8:	add	x8, x8, #0xaa2
  42c5bc:	str	x8, [sp, #24]
  42c5c0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c5c4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c5c8:	add	x8, x8, #0xaae
  42c5cc:	str	x8, [sp, #24]
  42c5d0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c5d4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c5d8:	add	x8, x8, #0xab7
  42c5dc:	str	x8, [sp, #24]
  42c5e0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c5e4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c5e8:	add	x8, x8, #0xac1
  42c5ec:	str	x8, [sp, #24]
  42c5f0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c5f4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c5f8:	add	x8, x8, #0xacb
  42c5fc:	str	x8, [sp, #24]
  42c600:	b	42c7bc <ferror@plt+0x2aa8c>
  42c604:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c608:	add	x8, x8, #0xada
  42c60c:	str	x8, [sp, #24]
  42c610:	b	42c7bc <ferror@plt+0x2aa8c>
  42c614:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c618:	add	x8, x8, #0xaea
  42c61c:	str	x8, [sp, #24]
  42c620:	b	42c7bc <ferror@plt+0x2aa8c>
  42c624:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c628:	add	x8, x8, #0xafa
  42c62c:	str	x8, [sp, #24]
  42c630:	b	42c7bc <ferror@plt+0x2aa8c>
  42c634:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c638:	add	x8, x8, #0xb0f
  42c63c:	str	x8, [sp, #24]
  42c640:	b	42c7bc <ferror@plt+0x2aa8c>
  42c644:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c648:	add	x8, x8, #0xb22
  42c64c:	str	x8, [sp, #24]
  42c650:	b	42c7bc <ferror@plt+0x2aa8c>
  42c654:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c658:	add	x8, x8, #0xb2e
  42c65c:	str	x8, [sp, #24]
  42c660:	b	42c7bc <ferror@plt+0x2aa8c>
  42c664:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c668:	add	x8, x8, #0xb3e
  42c66c:	str	x8, [sp, #24]
  42c670:	b	42c7bc <ferror@plt+0x2aa8c>
  42c674:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c678:	add	x8, x8, #0xb4f
  42c67c:	str	x8, [sp, #24]
  42c680:	b	42c7bc <ferror@plt+0x2aa8c>
  42c684:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c688:	add	x8, x8, #0xb5f
  42c68c:	str	x8, [sp, #24]
  42c690:	b	42c7bc <ferror@plt+0x2aa8c>
  42c694:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c698:	add	x8, x8, #0xb6d
  42c69c:	str	x8, [sp, #24]
  42c6a0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c6a4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c6a8:	add	x8, x8, #0xb7b
  42c6ac:	str	x8, [sp, #24]
  42c6b0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c6b4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c6b8:	add	x8, x8, #0xb8c
  42c6bc:	str	x8, [sp, #24]
  42c6c0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c6c4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c6c8:	add	x8, x8, #0xb9d
  42c6cc:	str	x8, [sp, #24]
  42c6d0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c6d4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c6d8:	add	x8, x8, #0xbae
  42c6dc:	str	x8, [sp, #24]
  42c6e0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c6e4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c6e8:	add	x8, x8, #0xbc3
  42c6ec:	str	x8, [sp, #24]
  42c6f0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c6f4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c6f8:	add	x8, x8, #0xbd7
  42c6fc:	str	x8, [sp, #24]
  42c700:	b	42c7bc <ferror@plt+0x2aa8c>
  42c704:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c708:	add	x8, x8, #0xbe8
  42c70c:	str	x8, [sp, #24]
  42c710:	b	42c7bc <ferror@plt+0x2aa8c>
  42c714:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c718:	add	x8, x8, #0xbf9
  42c71c:	str	x8, [sp, #24]
  42c720:	b	42c7bc <ferror@plt+0x2aa8c>
  42c724:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c728:	add	x8, x8, #0xc06
  42c72c:	str	x8, [sp, #24]
  42c730:	b	42c7bc <ferror@plt+0x2aa8c>
  42c734:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c738:	add	x8, x8, #0xc11
  42c73c:	str	x8, [sp, #24]
  42c740:	b	42c7bc <ferror@plt+0x2aa8c>
  42c744:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c748:	add	x8, x8, #0xc22
  42c74c:	str	x8, [sp, #24]
  42c750:	b	42c7bc <ferror@plt+0x2aa8c>
  42c754:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c758:	add	x8, x8, #0xc33
  42c75c:	str	x8, [sp, #24]
  42c760:	b	42c7bc <ferror@plt+0x2aa8c>
  42c764:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c768:	add	x8, x8, #0xc47
  42c76c:	str	x8, [sp, #24]
  42c770:	b	42c7bc <ferror@plt+0x2aa8c>
  42c774:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c778:	add	x8, x8, #0xc5b
  42c77c:	str	x8, [sp, #24]
  42c780:	b	42c7bc <ferror@plt+0x2aa8c>
  42c784:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c788:	add	x8, x8, #0xc6b
  42c78c:	str	x8, [sp, #24]
  42c790:	b	42c7bc <ferror@plt+0x2aa8c>
  42c794:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c798:	add	x8, x8, #0xc7b
  42c79c:	str	x8, [sp, #24]
  42c7a0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c7a4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c7a8:	add	x8, x8, #0xc89
  42c7ac:	str	x8, [sp, #24]
  42c7b0:	b	42c7bc <ferror@plt+0x2aa8c>
  42c7b4:	mov	x8, xzr
  42c7b8:	str	x8, [sp, #24]
  42c7bc:	ldr	x0, [sp, #24]
  42c7c0:	add	sp, sp, #0x20
  42c7c4:	ret
  42c7c8:	sub	sp, sp, #0x20
  42c7cc:	str	x0, [sp, #16]
  42c7d0:	ldr	x8, [sp, #16]
  42c7d4:	subs	x8, x8, #0x0
  42c7d8:	cmp	x8, #0xe0
  42c7dc:	str	x8, [sp, #8]
  42c7e0:	b.hi	42ca1c <ferror@plt+0x2acec>  // b.pmore
  42c7e4:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42c7e8:	add	x8, x8, #0x7e8
  42c7ec:	ldr	x11, [sp, #8]
  42c7f0:	ldrsw	x10, [x8, x11, lsl #2]
  42c7f4:	add	x9, x8, x10
  42c7f8:	br	x9
  42c7fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c800:	add	x8, x8, #0xc96
  42c804:	str	x8, [sp, #24]
  42c808:	b	42ca24 <ferror@plt+0x2acf4>
  42c80c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c810:	add	x8, x8, #0xca1
  42c814:	str	x8, [sp, #24]
  42c818:	b	42ca24 <ferror@plt+0x2acf4>
  42c81c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c820:	add	x8, x8, #0xcaa
  42c824:	str	x8, [sp, #24]
  42c828:	b	42ca24 <ferror@plt+0x2acf4>
  42c82c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c830:	add	x8, x8, #0xcb5
  42c834:	str	x8, [sp, #24]
  42c838:	b	42ca24 <ferror@plt+0x2acf4>
  42c83c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c840:	add	x8, x8, #0xcc4
  42c844:	str	x8, [sp, #24]
  42c848:	b	42ca24 <ferror@plt+0x2acf4>
  42c84c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c850:	add	x8, x8, #0xcd4
  42c854:	str	x8, [sp, #24]
  42c858:	b	42ca24 <ferror@plt+0x2acf4>
  42c85c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c860:	add	x8, x8, #0xce3
  42c864:	str	x8, [sp, #24]
  42c868:	b	42ca24 <ferror@plt+0x2acf4>
  42c86c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c870:	add	x8, x8, #0xcee
  42c874:	str	x8, [sp, #24]
  42c878:	b	42ca24 <ferror@plt+0x2acf4>
  42c87c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c880:	add	x8, x8, #0xcfa
  42c884:	str	x8, [sp, #24]
  42c888:	b	42ca24 <ferror@plt+0x2acf4>
  42c88c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c890:	add	x8, x8, #0xd05
  42c894:	str	x8, [sp, #24]
  42c898:	b	42ca24 <ferror@plt+0x2acf4>
  42c89c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c8a0:	add	x8, x8, #0xd10
  42c8a4:	str	x8, [sp, #24]
  42c8a8:	b	42ca24 <ferror@plt+0x2acf4>
  42c8ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c8b0:	add	x8, x8, #0xd1d
  42c8b4:	str	x8, [sp, #24]
  42c8b8:	b	42ca24 <ferror@plt+0x2acf4>
  42c8bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c8c0:	add	x8, x8, #0xd28
  42c8c4:	str	x8, [sp, #24]
  42c8c8:	b	42ca24 <ferror@plt+0x2acf4>
  42c8cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c8d0:	add	x8, x8, #0xd35
  42c8d4:	str	x8, [sp, #24]
  42c8d8:	b	42ca24 <ferror@plt+0x2acf4>
  42c8dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c8e0:	add	x8, x8, #0xd40
  42c8e4:	str	x8, [sp, #24]
  42c8e8:	b	42ca24 <ferror@plt+0x2acf4>
  42c8ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c8f0:	add	x8, x8, #0xd4d
  42c8f4:	str	x8, [sp, #24]
  42c8f8:	b	42ca24 <ferror@plt+0x2acf4>
  42c8fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c900:	add	x8, x8, #0xd58
  42c904:	str	x8, [sp, #24]
  42c908:	b	42ca24 <ferror@plt+0x2acf4>
  42c90c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c910:	add	x8, x8, #0xd65
  42c914:	str	x8, [sp, #24]
  42c918:	b	42ca24 <ferror@plt+0x2acf4>
  42c91c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c920:	add	x8, x8, #0xd72
  42c924:	str	x8, [sp, #24]
  42c928:	b	42ca24 <ferror@plt+0x2acf4>
  42c92c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c930:	add	x8, x8, #0xd7f
  42c934:	str	x8, [sp, #24]
  42c938:	b	42ca24 <ferror@plt+0x2acf4>
  42c93c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c940:	add	x8, x8, #0xd8c
  42c944:	str	x8, [sp, #24]
  42c948:	b	42ca24 <ferror@plt+0x2acf4>
  42c94c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c950:	add	x8, x8, #0xd9c
  42c954:	str	x8, [sp, #24]
  42c958:	b	42ca24 <ferror@plt+0x2acf4>
  42c95c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c960:	add	x8, x8, #0xdac
  42c964:	str	x8, [sp, #24]
  42c968:	b	42ca24 <ferror@plt+0x2acf4>
  42c96c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c970:	add	x8, x8, #0xdbc
  42c974:	str	x8, [sp, #24]
  42c978:	b	42ca24 <ferror@plt+0x2acf4>
  42c97c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c980:	add	x8, x8, #0xdcc
  42c984:	str	x8, [sp, #24]
  42c988:	b	42ca24 <ferror@plt+0x2acf4>
  42c98c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c990:	add	x8, x8, #0xddc
  42c994:	str	x8, [sp, #24]
  42c998:	b	42ca24 <ferror@plt+0x2acf4>
  42c99c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c9a0:	add	x8, x8, #0xdec
  42c9a4:	str	x8, [sp, #24]
  42c9a8:	b	42ca24 <ferror@plt+0x2acf4>
  42c9ac:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c9b0:	add	x8, x8, #0xdf7
  42c9b4:	str	x8, [sp, #24]
  42c9b8:	b	42ca24 <ferror@plt+0x2acf4>
  42c9bc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c9c0:	add	x8, x8, #0xe05
  42c9c4:	str	x8, [sp, #24]
  42c9c8:	b	42ca24 <ferror@plt+0x2acf4>
  42c9cc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c9d0:	add	x8, x8, #0xe11
  42c9d4:	str	x8, [sp, #24]
  42c9d8:	b	42ca24 <ferror@plt+0x2acf4>
  42c9dc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c9e0:	add	x8, x8, #0xe20
  42c9e4:	str	x8, [sp, #24]
  42c9e8:	b	42ca24 <ferror@plt+0x2acf4>
  42c9ec:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42c9f0:	add	x8, x8, #0xe2b
  42c9f4:	str	x8, [sp, #24]
  42c9f8:	b	42ca24 <ferror@plt+0x2acf4>
  42c9fc:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42ca00:	add	x8, x8, #0xe36
  42ca04:	str	x8, [sp, #24]
  42ca08:	b	42ca24 <ferror@plt+0x2acf4>
  42ca0c:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42ca10:	add	x8, x8, #0xe42
  42ca14:	str	x8, [sp, #24]
  42ca18:	b	42ca24 <ferror@plt+0x2acf4>
  42ca1c:	mov	x8, xzr
  42ca20:	str	x8, [sp, #24]
  42ca24:	ldr	x0, [sp, #24]
  42ca28:	add	sp, sp, #0x20
  42ca2c:	ret
  42ca30:	sub	sp, sp, #0x20
  42ca34:	str	x0, [sp, #16]
  42ca38:	ldr	x8, [sp, #16]
  42ca3c:	subs	x8, x8, #0x0
  42ca40:	cmp	x8, #0xfb
  42ca44:	str	x8, [sp, #8]
  42ca48:	b.hi	42cd34 <ferror@plt+0x2b004>  // b.pmore
  42ca4c:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42ca50:	add	x8, x8, #0xb6c
  42ca54:	ldr	x11, [sp, #8]
  42ca58:	ldrsw	x10, [x8, x11, lsl #2]
  42ca5c:	add	x9, x8, x10
  42ca60:	br	x9
  42ca64:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42ca68:	add	x8, x8, #0xe51
  42ca6c:	str	x8, [sp, #24]
  42ca70:	b	42cd3c <ferror@plt+0x2b00c>
  42ca74:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42ca78:	add	x8, x8, #0xe5f
  42ca7c:	str	x8, [sp, #24]
  42ca80:	b	42cd3c <ferror@plt+0x2b00c>
  42ca84:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42ca88:	add	x8, x8, #0xe6b
  42ca8c:	str	x8, [sp, #24]
  42ca90:	b	42cd3c <ferror@plt+0x2b00c>
  42ca94:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42ca98:	add	x8, x8, #0xe79
  42ca9c:	str	x8, [sp, #24]
  42caa0:	b	42cd3c <ferror@plt+0x2b00c>
  42caa4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42caa8:	add	x8, x8, #0xe88
  42caac:	str	x8, [sp, #24]
  42cab0:	b	42cd3c <ferror@plt+0x2b00c>
  42cab4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cab8:	add	x8, x8, #0xe97
  42cabc:	str	x8, [sp, #24]
  42cac0:	b	42cd3c <ferror@plt+0x2b00c>
  42cac4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cac8:	add	x8, x8, #0xea5
  42cacc:	str	x8, [sp, #24]
  42cad0:	b	42cd3c <ferror@plt+0x2b00c>
  42cad4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cad8:	add	x8, x8, #0xeb7
  42cadc:	str	x8, [sp, #24]
  42cae0:	b	42cd3c <ferror@plt+0x2b00c>
  42cae4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cae8:	add	x8, x8, #0xeca
  42caec:	str	x8, [sp, #24]
  42caf0:	b	42cd3c <ferror@plt+0x2b00c>
  42caf4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42caf8:	add	x8, x8, #0xedc
  42cafc:	str	x8, [sp, #24]
  42cb00:	b	42cd3c <ferror@plt+0x2b00c>
  42cb04:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb08:	add	x8, x8, #0xeee
  42cb0c:	str	x8, [sp, #24]
  42cb10:	b	42cd3c <ferror@plt+0x2b00c>
  42cb14:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb18:	add	x8, x8, #0xefa
  42cb1c:	str	x8, [sp, #24]
  42cb20:	b	42cd3c <ferror@plt+0x2b00c>
  42cb24:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb28:	add	x8, x8, #0xf07
  42cb2c:	str	x8, [sp, #24]
  42cb30:	b	42cd3c <ferror@plt+0x2b00c>
  42cb34:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb38:	add	x8, x8, #0xf13
  42cb3c:	str	x8, [sp, #24]
  42cb40:	b	42cd3c <ferror@plt+0x2b00c>
  42cb44:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb48:	add	x8, x8, #0xf21
  42cb4c:	str	x8, [sp, #24]
  42cb50:	b	42cd3c <ferror@plt+0x2b00c>
  42cb54:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb58:	add	x8, x8, #0xf2c
  42cb5c:	str	x8, [sp, #24]
  42cb60:	b	42cd3c <ferror@plt+0x2b00c>
  42cb64:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb68:	add	x8, x8, #0xf39
  42cb6c:	str	x8, [sp, #24]
  42cb70:	b	42cd3c <ferror@plt+0x2b00c>
  42cb74:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb78:	add	x8, x8, #0xf4b
  42cb7c:	str	x8, [sp, #24]
  42cb80:	b	42cd3c <ferror@plt+0x2b00c>
  42cb84:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb88:	add	x8, x8, #0xf5d
  42cb8c:	str	x8, [sp, #24]
  42cb90:	b	42cd3c <ferror@plt+0x2b00c>
  42cb94:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cb98:	add	x8, x8, #0xf6e
  42cb9c:	str	x8, [sp, #24]
  42cba0:	b	42cd3c <ferror@plt+0x2b00c>
  42cba4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cba8:	add	x8, x8, #0xf7d
  42cbac:	str	x8, [sp, #24]
  42cbb0:	b	42cd3c <ferror@plt+0x2b00c>
  42cbb4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cbb8:	add	x8, x8, #0xf8c
  42cbbc:	str	x8, [sp, #24]
  42cbc0:	b	42cd3c <ferror@plt+0x2b00c>
  42cbc4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cbc8:	add	x8, x8, #0xf9e
  42cbcc:	str	x8, [sp, #24]
  42cbd0:	b	42cd3c <ferror@plt+0x2b00c>
  42cbd4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cbd8:	add	x8, x8, #0xfb0
  42cbdc:	str	x8, [sp, #24]
  42cbe0:	b	42cd3c <ferror@plt+0x2b00c>
  42cbe4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cbe8:	add	x8, x8, #0xfc1
  42cbec:	str	x8, [sp, #24]
  42cbf0:	b	42cd3c <ferror@plt+0x2b00c>
  42cbf4:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cbf8:	add	x8, x8, #0xfcf
  42cbfc:	str	x8, [sp, #24]
  42cc00:	b	42cd3c <ferror@plt+0x2b00c>
  42cc04:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cc08:	add	x8, x8, #0xfe1
  42cc0c:	str	x8, [sp, #24]
  42cc10:	b	42cd3c <ferror@plt+0x2b00c>
  42cc14:	adrp	x8, 491000 <warn@@Base+0x1fd44>
  42cc18:	add	x8, x8, #0xff2
  42cc1c:	str	x8, [sp, #24]
  42cc20:	b	42cd3c <ferror@plt+0x2b00c>
  42cc24:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc28:	add	x8, x8, #0x1
  42cc2c:	str	x8, [sp, #24]
  42cc30:	b	42cd3c <ferror@plt+0x2b00c>
  42cc34:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc38:	add	x8, x8, #0x15
  42cc3c:	str	x8, [sp, #24]
  42cc40:	b	42cd3c <ferror@plt+0x2b00c>
  42cc44:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc48:	add	x8, x8, #0x26
  42cc4c:	str	x8, [sp, #24]
  42cc50:	b	42cd3c <ferror@plt+0x2b00c>
  42cc54:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc58:	add	x8, x8, #0x38
  42cc5c:	str	x8, [sp, #24]
  42cc60:	b	42cd3c <ferror@plt+0x2b00c>
  42cc64:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc68:	add	x8, x8, #0x4a
  42cc6c:	str	x8, [sp, #24]
  42cc70:	b	42cd3c <ferror@plt+0x2b00c>
  42cc74:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc78:	add	x8, x8, #0x5a
  42cc7c:	str	x8, [sp, #24]
  42cc80:	b	42cd3c <ferror@plt+0x2b00c>
  42cc84:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc88:	add	x8, x8, #0x6a
  42cc8c:	str	x8, [sp, #24]
  42cc90:	b	42cd3c <ferror@plt+0x2b00c>
  42cc94:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cc98:	add	x8, x8, #0x83
  42cc9c:	str	x8, [sp, #24]
  42cca0:	b	42cd3c <ferror@plt+0x2b00c>
  42cca4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cca8:	add	x8, x8, #0x99
  42ccac:	str	x8, [sp, #24]
  42ccb0:	b	42cd3c <ferror@plt+0x2b00c>
  42ccb4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ccb8:	add	x8, x8, #0xaa
  42ccbc:	str	x8, [sp, #24]
  42ccc0:	b	42cd3c <ferror@plt+0x2b00c>
  42ccc4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ccc8:	add	x8, x8, #0xbd
  42cccc:	str	x8, [sp, #24]
  42ccd0:	b	42cd3c <ferror@plt+0x2b00c>
  42ccd4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ccd8:	add	x8, x8, #0xd1
  42ccdc:	str	x8, [sp, #24]
  42cce0:	b	42cd3c <ferror@plt+0x2b00c>
  42cce4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cce8:	add	x8, x8, #0xe3
  42ccec:	str	x8, [sp, #24]
  42ccf0:	b	42cd3c <ferror@plt+0x2b00c>
  42ccf4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ccf8:	add	x8, x8, #0xf6
  42ccfc:	str	x8, [sp, #24]
  42cd00:	b	42cd3c <ferror@plt+0x2b00c>
  42cd04:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cd08:	add	x8, x8, #0x109
  42cd0c:	str	x8, [sp, #24]
  42cd10:	b	42cd3c <ferror@plt+0x2b00c>
  42cd14:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cd18:	add	x8, x8, #0x120
  42cd1c:	str	x8, [sp, #24]
  42cd20:	b	42cd3c <ferror@plt+0x2b00c>
  42cd24:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cd28:	add	x8, x8, #0x137
  42cd2c:	str	x8, [sp, #24]
  42cd30:	b	42cd3c <ferror@plt+0x2b00c>
  42cd34:	mov	x8, xzr
  42cd38:	str	x8, [sp, #24]
  42cd3c:	ldr	x0, [sp, #24]
  42cd40:	add	sp, sp, #0x20
  42cd44:	ret
  42cd48:	sub	sp, sp, #0x20
  42cd4c:	str	x0, [sp, #16]
  42cd50:	ldr	x8, [sp, #16]
  42cd54:	subs	x8, x8, #0x0
  42cd58:	cmp	x8, #0xb
  42cd5c:	str	x8, [sp, #8]
  42cd60:	b.hi	42ce3c <ferror@plt+0x2b10c>  // b.pmore
  42cd64:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42cd68:	add	x8, x8, #0xf5c
  42cd6c:	ldr	x11, [sp, #8]
  42cd70:	ldrsw	x10, [x8, x11, lsl #2]
  42cd74:	add	x9, x8, x10
  42cd78:	br	x9
  42cd7c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cd80:	add	x8, x8, #0x14c
  42cd84:	str	x8, [sp, #24]
  42cd88:	b	42ce44 <ferror@plt+0x2b114>
  42cd8c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cd90:	add	x8, x8, #0x158
  42cd94:	str	x8, [sp, #24]
  42cd98:	b	42ce44 <ferror@plt+0x2b114>
  42cd9c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cda0:	add	x8, x8, #0x166
  42cda4:	str	x8, [sp, #24]
  42cda8:	b	42ce44 <ferror@plt+0x2b114>
  42cdac:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cdb0:	add	x8, x8, #0x174
  42cdb4:	str	x8, [sp, #24]
  42cdb8:	b	42ce44 <ferror@plt+0x2b114>
  42cdbc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cdc0:	add	x8, x8, #0x182
  42cdc4:	str	x8, [sp, #24]
  42cdc8:	b	42ce44 <ferror@plt+0x2b114>
  42cdcc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cdd0:	add	x8, x8, #0x18f
  42cdd4:	str	x8, [sp, #24]
  42cdd8:	b	42ce44 <ferror@plt+0x2b114>
  42cddc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cde0:	add	x8, x8, #0x19c
  42cde4:	str	x8, [sp, #24]
  42cde8:	b	42ce44 <ferror@plt+0x2b114>
  42cdec:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cdf0:	add	x8, x8, #0x1aa
  42cdf4:	str	x8, [sp, #24]
  42cdf8:	b	42ce44 <ferror@plt+0x2b114>
  42cdfc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ce00:	add	x8, x8, #0x1b7
  42ce04:	str	x8, [sp, #24]
  42ce08:	b	42ce44 <ferror@plt+0x2b114>
  42ce0c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ce10:	add	x8, x8, #0x1c4
  42ce14:	str	x8, [sp, #24]
  42ce18:	b	42ce44 <ferror@plt+0x2b114>
  42ce1c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ce20:	add	x8, x8, #0x1d0
  42ce24:	str	x8, [sp, #24]
  42ce28:	b	42ce44 <ferror@plt+0x2b114>
  42ce2c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ce30:	add	x8, x8, #0x1dc
  42ce34:	str	x8, [sp, #24]
  42ce38:	b	42ce44 <ferror@plt+0x2b114>
  42ce3c:	mov	x8, xzr
  42ce40:	str	x8, [sp, #24]
  42ce44:	ldr	x0, [sp, #24]
  42ce48:	add	sp, sp, #0x20
  42ce4c:	ret
  42ce50:	sub	sp, sp, #0x20
  42ce54:	str	x0, [sp, #16]
  42ce58:	ldr	x8, [sp, #16]
  42ce5c:	subs	x8, x8, #0x0
  42ce60:	cmp	x8, #0xfb
  42ce64:	str	x8, [sp, #8]
  42ce68:	b.hi	42d2c4 <ferror@plt+0x2b594>  // b.pmore
  42ce6c:	adrp	x8, 47d000 <warn@@Base+0xbd44>
  42ce70:	add	x8, x8, #0xf8c
  42ce74:	ldr	x11, [sp, #8]
  42ce78:	ldrsw	x10, [x8, x11, lsl #2]
  42ce7c:	add	x9, x8, x10
  42ce80:	br	x9
  42ce84:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ce88:	add	x8, x8, #0x1ec
  42ce8c:	str	x8, [sp, #24]
  42ce90:	b	42d2cc <ferror@plt+0x2b59c>
  42ce94:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ce98:	add	x8, x8, #0x1f7
  42ce9c:	str	x8, [sp, #24]
  42cea0:	b	42d2cc <ferror@plt+0x2b59c>
  42cea4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cea8:	add	x8, x8, #0x1ff
  42ceac:	str	x8, [sp, #24]
  42ceb0:	b	42d2cc <ferror@plt+0x2b59c>
  42ceb4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ceb8:	add	x8, x8, #0x208
  42cebc:	str	x8, [sp, #24]
  42cec0:	b	42d2cc <ferror@plt+0x2b59c>
  42cec4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cec8:	add	x8, x8, #0x211
  42cecc:	str	x8, [sp, #24]
  42ced0:	b	42d2cc <ferror@plt+0x2b59c>
  42ced4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ced8:	add	x8, x8, #0x21a
  42cedc:	str	x8, [sp, #24]
  42cee0:	b	42d2cc <ferror@plt+0x2b59c>
  42cee4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cee8:	add	x8, x8, #0x225
  42ceec:	str	x8, [sp, #24]
  42cef0:	b	42d2cc <ferror@plt+0x2b59c>
  42cef4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cef8:	add	x8, x8, #0x231
  42cefc:	str	x8, [sp, #24]
  42cf00:	b	42d2cc <ferror@plt+0x2b59c>
  42cf04:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf08:	add	x8, x8, #0x23d
  42cf0c:	str	x8, [sp, #24]
  42cf10:	b	42d2cc <ferror@plt+0x2b59c>
  42cf14:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf18:	add	x8, x8, #0x249
  42cf1c:	str	x8, [sp, #24]
  42cf20:	b	42d2cc <ferror@plt+0x2b59c>
  42cf24:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf28:	add	x8, x8, #0x254
  42cf2c:	str	x8, [sp, #24]
  42cf30:	b	42d2cc <ferror@plt+0x2b59c>
  42cf34:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf38:	add	x8, x8, #0x263
  42cf3c:	str	x8, [sp, #24]
  42cf40:	b	42d2cc <ferror@plt+0x2b59c>
  42cf44:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf48:	add	x8, x8, #0x272
  42cf4c:	str	x8, [sp, #24]
  42cf50:	b	42d2cc <ferror@plt+0x2b59c>
  42cf54:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf58:	add	x8, x8, #0x281
  42cf5c:	str	x8, [sp, #24]
  42cf60:	b	42d2cc <ferror@plt+0x2b59c>
  42cf64:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf68:	add	x8, x8, #0x290
  42cf6c:	str	x8, [sp, #24]
  42cf70:	b	42d2cc <ferror@plt+0x2b59c>
  42cf74:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf78:	add	x8, x8, #0x29c
  42cf7c:	str	x8, [sp, #24]
  42cf80:	b	42d2cc <ferror@plt+0x2b59c>
  42cf84:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf88:	add	x8, x8, #0x2a8
  42cf8c:	str	x8, [sp, #24]
  42cf90:	b	42d2cc <ferror@plt+0x2b59c>
  42cf94:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cf98:	add	x8, x8, #0x2b3
  42cf9c:	str	x8, [sp, #24]
  42cfa0:	b	42d2cc <ferror@plt+0x2b59c>
  42cfa4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cfa8:	add	x8, x8, #0x2c1
  42cfac:	str	x8, [sp, #24]
  42cfb0:	b	42d2cc <ferror@plt+0x2b59c>
  42cfb4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cfb8:	add	x8, x8, #0x2d0
  42cfbc:	str	x8, [sp, #24]
  42cfc0:	b	42d2cc <ferror@plt+0x2b59c>
  42cfc4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cfc8:	add	x8, x8, #0x2de
  42cfcc:	str	x8, [sp, #24]
  42cfd0:	b	42d2cc <ferror@plt+0x2b59c>
  42cfd4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cfd8:	add	x8, x8, #0x2ed
  42cfdc:	str	x8, [sp, #24]
  42cfe0:	b	42d2cc <ferror@plt+0x2b59c>
  42cfe4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cfe8:	add	x8, x8, #0x2fb
  42cfec:	str	x8, [sp, #24]
  42cff0:	b	42d2cc <ferror@plt+0x2b59c>
  42cff4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42cff8:	add	x8, x8, #0x30a
  42cffc:	str	x8, [sp, #24]
  42d000:	b	42d2cc <ferror@plt+0x2b59c>
  42d004:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d008:	add	x8, x8, #0x318
  42d00c:	str	x8, [sp, #24]
  42d010:	b	42d2cc <ferror@plt+0x2b59c>
  42d014:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d018:	add	x8, x8, #0x327
  42d01c:	str	x8, [sp, #24]
  42d020:	b	42d2cc <ferror@plt+0x2b59c>
  42d024:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d028:	add	x8, x8, #0x336
  42d02c:	str	x8, [sp, #24]
  42d030:	b	42d2cc <ferror@plt+0x2b59c>
  42d034:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d038:	add	x8, x8, #0x33f
  42d03c:	str	x8, [sp, #24]
  42d040:	b	42d2cc <ferror@plt+0x2b59c>
  42d044:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d048:	add	x8, x8, #0x34a
  42d04c:	str	x8, [sp, #24]
  42d050:	b	42d2cc <ferror@plt+0x2b59c>
  42d054:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d058:	add	x8, x8, #0x356
  42d05c:	str	x8, [sp, #24]
  42d060:	b	42d2cc <ferror@plt+0x2b59c>
  42d064:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d068:	add	x8, x8, #0x362
  42d06c:	str	x8, [sp, #24]
  42d070:	b	42d2cc <ferror@plt+0x2b59c>
  42d074:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d078:	add	x8, x8, #0x36f
  42d07c:	str	x8, [sp, #24]
  42d080:	b	42d2cc <ferror@plt+0x2b59c>
  42d084:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d088:	add	x8, x8, #0x37e
  42d08c:	str	x8, [sp, #24]
  42d090:	b	42d2cc <ferror@plt+0x2b59c>
  42d094:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d098:	add	x8, x8, #0x38d
  42d09c:	str	x8, [sp, #24]
  42d0a0:	b	42d2cc <ferror@plt+0x2b59c>
  42d0a4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d0a8:	add	x8, x8, #0x39c
  42d0ac:	str	x8, [sp, #24]
  42d0b0:	b	42d2cc <ferror@plt+0x2b59c>
  42d0b4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d0b8:	add	x8, x8, #0x3ab
  42d0bc:	str	x8, [sp, #24]
  42d0c0:	b	42d2cc <ferror@plt+0x2b59c>
  42d0c4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d0c8:	add	x8, x8, #0x3ba
  42d0cc:	str	x8, [sp, #24]
  42d0d0:	b	42d2cc <ferror@plt+0x2b59c>
  42d0d4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d0d8:	add	x8, x8, #0x3c9
  42d0dc:	str	x8, [sp, #24]
  42d0e0:	b	42d2cc <ferror@plt+0x2b59c>
  42d0e4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d0e8:	add	x8, x8, #0x3d9
  42d0ec:	str	x8, [sp, #24]
  42d0f0:	b	42d2cc <ferror@plt+0x2b59c>
  42d0f4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d0f8:	add	x8, x8, #0x3e8
  42d0fc:	str	x8, [sp, #24]
  42d100:	b	42d2cc <ferror@plt+0x2b59c>
  42d104:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d108:	add	x8, x8, #0x3f7
  42d10c:	str	x8, [sp, #24]
  42d110:	b	42d2cc <ferror@plt+0x2b59c>
  42d114:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d118:	add	x8, x8, #0x406
  42d11c:	str	x8, [sp, #24]
  42d120:	b	42d2cc <ferror@plt+0x2b59c>
  42d124:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d128:	add	x8, x8, #0x415
  42d12c:	str	x8, [sp, #24]
  42d130:	b	42d2cc <ferror@plt+0x2b59c>
  42d134:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d138:	add	x8, x8, #0x426
  42d13c:	str	x8, [sp, #24]
  42d140:	b	42d2cc <ferror@plt+0x2b59c>
  42d144:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d148:	add	x8, x8, #0x437
  42d14c:	str	x8, [sp, #24]
  42d150:	b	42d2cc <ferror@plt+0x2b59c>
  42d154:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d158:	add	x8, x8, #0x446
  42d15c:	str	x8, [sp, #24]
  42d160:	b	42d2cc <ferror@plt+0x2b59c>
  42d164:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d168:	add	x8, x8, #0x455
  42d16c:	str	x8, [sp, #24]
  42d170:	b	42d2cc <ferror@plt+0x2b59c>
  42d174:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d178:	add	x8, x8, #0x467
  42d17c:	str	x8, [sp, #24]
  42d180:	b	42d2cc <ferror@plt+0x2b59c>
  42d184:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d188:	add	x8, x8, #0x479
  42d18c:	str	x8, [sp, #24]
  42d190:	b	42d2cc <ferror@plt+0x2b59c>
  42d194:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d198:	add	x8, x8, #0x48b
  42d19c:	str	x8, [sp, #24]
  42d1a0:	b	42d2cc <ferror@plt+0x2b59c>
  42d1a4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d1a8:	add	x8, x8, #0x49b
  42d1ac:	str	x8, [sp, #24]
  42d1b0:	b	42d2cc <ferror@plt+0x2b59c>
  42d1b4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d1b8:	add	x8, x8, #0x4ab
  42d1bc:	str	x8, [sp, #24]
  42d1c0:	b	42d2cc <ferror@plt+0x2b59c>
  42d1c4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d1c8:	add	x8, x8, #0x4ba
  42d1cc:	str	x8, [sp, #24]
  42d1d0:	b	42d2cc <ferror@plt+0x2b59c>
  42d1d4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d1d8:	add	x8, x8, #0x4c9
  42d1dc:	str	x8, [sp, #24]
  42d1e0:	b	42d2cc <ferror@plt+0x2b59c>
  42d1e4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d1e8:	add	x8, x8, #0x4d9
  42d1ec:	str	x8, [sp, #24]
  42d1f0:	b	42d2cc <ferror@plt+0x2b59c>
  42d1f4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d1f8:	add	x8, x8, #0x4e8
  42d1fc:	str	x8, [sp, #24]
  42d200:	b	42d2cc <ferror@plt+0x2b59c>
  42d204:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d208:	add	x8, x8, #0x4f7
  42d20c:	str	x8, [sp, #24]
  42d210:	b	42d2cc <ferror@plt+0x2b59c>
  42d214:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d218:	add	x8, x8, #0x507
  42d21c:	str	x8, [sp, #24]
  42d220:	b	42d2cc <ferror@plt+0x2b59c>
  42d224:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d228:	add	x8, x8, #0x517
  42d22c:	str	x8, [sp, #24]
  42d230:	b	42d2cc <ferror@plt+0x2b59c>
  42d234:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d238:	add	x8, x8, #0x528
  42d23c:	str	x8, [sp, #24]
  42d240:	b	42d2cc <ferror@plt+0x2b59c>
  42d244:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d248:	add	x8, x8, #0x539
  42d24c:	str	x8, [sp, #24]
  42d250:	b	42d2cc <ferror@plt+0x2b59c>
  42d254:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d258:	add	x8, x8, #0x549
  42d25c:	str	x8, [sp, #24]
  42d260:	b	42d2cc <ferror@plt+0x2b59c>
  42d264:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d268:	add	x8, x8, #0x552
  42d26c:	str	x8, [sp, #24]
  42d270:	b	42d2cc <ferror@plt+0x2b59c>
  42d274:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d278:	add	x8, x8, #0x55e
  42d27c:	str	x8, [sp, #24]
  42d280:	b	42d2cc <ferror@plt+0x2b59c>
  42d284:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d288:	add	x8, x8, #0x56d
  42d28c:	str	x8, [sp, #24]
  42d290:	b	42d2cc <ferror@plt+0x2b59c>
  42d294:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d298:	add	x8, x8, #0x57f
  42d29c:	str	x8, [sp, #24]
  42d2a0:	b	42d2cc <ferror@plt+0x2b59c>
  42d2a4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d2a8:	add	x8, x8, #0x58f
  42d2ac:	str	x8, [sp, #24]
  42d2b0:	b	42d2cc <ferror@plt+0x2b59c>
  42d2b4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d2b8:	add	x8, x8, #0x5a3
  42d2bc:	str	x8, [sp, #24]
  42d2c0:	b	42d2cc <ferror@plt+0x2b59c>
  42d2c4:	mov	x8, xzr
  42d2c8:	str	x8, [sp, #24]
  42d2cc:	ldr	x0, [sp, #24]
  42d2d0:	add	sp, sp, #0x20
  42d2d4:	ret
  42d2d8:	sub	sp, sp, #0x20
  42d2dc:	str	x0, [sp, #16]
  42d2e0:	ldr	x8, [sp, #16]
  42d2e4:	subs	x8, x8, #0x0
  42d2e8:	cmp	x8, #0x15
  42d2ec:	str	x8, [sp, #8]
  42d2f0:	b.hi	42d46c <ferror@plt+0x2b73c>  // b.pmore
  42d2f4:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42d2f8:	add	x8, x8, #0x37c
  42d2fc:	ldr	x11, [sp, #8]
  42d300:	ldrsw	x10, [x8, x11, lsl #2]
  42d304:	add	x9, x8, x10
  42d308:	br	x9
  42d30c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d310:	add	x8, x8, #0x5b5
  42d314:	str	x8, [sp, #24]
  42d318:	b	42d474 <ferror@plt+0x2b744>
  42d31c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d320:	add	x8, x8, #0x5c2
  42d324:	str	x8, [sp, #24]
  42d328:	b	42d474 <ferror@plt+0x2b744>
  42d32c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d330:	add	x8, x8, #0x5cf
  42d334:	str	x8, [sp, #24]
  42d338:	b	42d474 <ferror@plt+0x2b744>
  42d33c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d340:	add	x8, x8, #0x5dc
  42d344:	str	x8, [sp, #24]
  42d348:	b	42d474 <ferror@plt+0x2b744>
  42d34c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d350:	add	x8, x8, #0x5e9
  42d354:	str	x8, [sp, #24]
  42d358:	b	42d474 <ferror@plt+0x2b744>
  42d35c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d360:	add	x8, x8, #0x5f4
  42d364:	str	x8, [sp, #24]
  42d368:	b	42d474 <ferror@plt+0x2b744>
  42d36c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d370:	add	x8, x8, #0x601
  42d374:	str	x8, [sp, #24]
  42d378:	b	42d474 <ferror@plt+0x2b744>
  42d37c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d380:	add	x8, x8, #0x60e
  42d384:	str	x8, [sp, #24]
  42d388:	b	42d474 <ferror@plt+0x2b744>
  42d38c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d390:	add	x8, x8, #0x61c
  42d394:	str	x8, [sp, #24]
  42d398:	b	42d474 <ferror@plt+0x2b744>
  42d39c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d3a0:	add	x8, x8, #0x62a
  42d3a4:	str	x8, [sp, #24]
  42d3a8:	b	42d474 <ferror@plt+0x2b744>
  42d3ac:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d3b0:	add	x8, x8, #0x638
  42d3b4:	str	x8, [sp, #24]
  42d3b8:	b	42d474 <ferror@plt+0x2b744>
  42d3bc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d3c0:	add	x8, x8, #0x647
  42d3c4:	str	x8, [sp, #24]
  42d3c8:	b	42d474 <ferror@plt+0x2b744>
  42d3cc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d3d0:	add	x8, x8, #0x654
  42d3d4:	str	x8, [sp, #24]
  42d3d8:	b	42d474 <ferror@plt+0x2b744>
  42d3dc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d3e0:	add	x8, x8, #0x66a
  42d3e4:	str	x8, [sp, #24]
  42d3e8:	b	42d474 <ferror@plt+0x2b744>
  42d3ec:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d3f0:	add	x8, x8, #0x67e
  42d3f4:	str	x8, [sp, #24]
  42d3f8:	b	42d474 <ferror@plt+0x2b744>
  42d3fc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d400:	add	x8, x8, #0x68c
  42d404:	str	x8, [sp, #24]
  42d408:	b	42d474 <ferror@plt+0x2b744>
  42d40c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d410:	add	x8, x8, #0x69d
  42d414:	str	x8, [sp, #24]
  42d418:	b	42d474 <ferror@plt+0x2b744>
  42d41c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d420:	add	x8, x8, #0x6ac
  42d424:	str	x8, [sp, #24]
  42d428:	b	42d474 <ferror@plt+0x2b744>
  42d42c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d430:	add	x8, x8, #0x6bc
  42d434:	str	x8, [sp, #24]
  42d438:	b	42d474 <ferror@plt+0x2b744>
  42d43c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d440:	add	x8, x8, #0x6ca
  42d444:	str	x8, [sp, #24]
  42d448:	b	42d474 <ferror@plt+0x2b744>
  42d44c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d450:	add	x8, x8, #0x6dd
  42d454:	str	x8, [sp, #24]
  42d458:	b	42d474 <ferror@plt+0x2b744>
  42d45c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d460:	add	x8, x8, #0x6eb
  42d464:	str	x8, [sp, #24]
  42d468:	b	42d474 <ferror@plt+0x2b744>
  42d46c:	mov	x8, xzr
  42d470:	str	x8, [sp, #24]
  42d474:	ldr	x0, [sp, #24]
  42d478:	add	sp, sp, #0x20
  42d47c:	ret
  42d480:	sub	sp, sp, #0x20
  42d484:	str	x0, [sp, #16]
  42d488:	ldr	x8, [sp, #16]
  42d48c:	subs	x8, x8, #0x0
  42d490:	cmp	x8, #0x81
  42d494:	str	x8, [sp, #8]
  42d498:	b.hi	42d5a4 <ferror@plt+0x2b874>  // b.pmore
  42d49c:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42d4a0:	add	x8, x8, #0x3d4
  42d4a4:	ldr	x11, [sp, #8]
  42d4a8:	ldrsw	x10, [x8, x11, lsl #2]
  42d4ac:	add	x9, x8, x10
  42d4b0:	br	x9
  42d4b4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d4b8:	add	x8, x8, #0x6f9
  42d4bc:	str	x8, [sp, #24]
  42d4c0:	b	42d5ac <ferror@plt+0x2b87c>
  42d4c4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d4c8:	add	x8, x8, #0x70a
  42d4cc:	str	x8, [sp, #24]
  42d4d0:	b	42d5ac <ferror@plt+0x2b87c>
  42d4d4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d4d8:	add	x8, x8, #0x719
  42d4dc:	str	x8, [sp, #24]
  42d4e0:	b	42d5ac <ferror@plt+0x2b87c>
  42d4e4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d4e8:	add	x8, x8, #0x728
  42d4ec:	str	x8, [sp, #24]
  42d4f0:	b	42d5ac <ferror@plt+0x2b87c>
  42d4f4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d4f8:	add	x8, x8, #0x736
  42d4fc:	str	x8, [sp, #24]
  42d500:	b	42d5ac <ferror@plt+0x2b87c>
  42d504:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d508:	add	x8, x8, #0x747
  42d50c:	str	x8, [sp, #24]
  42d510:	b	42d5ac <ferror@plt+0x2b87c>
  42d514:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d518:	add	x8, x8, #0x758
  42d51c:	str	x8, [sp, #24]
  42d520:	b	42d5ac <ferror@plt+0x2b87c>
  42d524:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d528:	add	x8, x8, #0x768
  42d52c:	str	x8, [sp, #24]
  42d530:	b	42d5ac <ferror@plt+0x2b87c>
  42d534:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d538:	add	x8, x8, #0x77b
  42d53c:	str	x8, [sp, #24]
  42d540:	b	42d5ac <ferror@plt+0x2b87c>
  42d544:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d548:	add	x8, x8, #0x78a
  42d54c:	str	x8, [sp, #24]
  42d550:	b	42d5ac <ferror@plt+0x2b87c>
  42d554:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d558:	add	x8, x8, #0x79d
  42d55c:	str	x8, [sp, #24]
  42d560:	b	42d5ac <ferror@plt+0x2b87c>
  42d564:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d568:	add	x8, x8, #0x7ae
  42d56c:	str	x8, [sp, #24]
  42d570:	b	42d5ac <ferror@plt+0x2b87c>
  42d574:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d578:	add	x8, x8, #0x7bf
  42d57c:	str	x8, [sp, #24]
  42d580:	b	42d5ac <ferror@plt+0x2b87c>
  42d584:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d588:	add	x8, x8, #0x7ce
  42d58c:	str	x8, [sp, #24]
  42d590:	b	42d5ac <ferror@plt+0x2b87c>
  42d594:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d598:	add	x8, x8, #0x7e8
  42d59c:	str	x8, [sp, #24]
  42d5a0:	b	42d5ac <ferror@plt+0x2b87c>
  42d5a4:	mov	x8, xzr
  42d5a8:	str	x8, [sp, #24]
  42d5ac:	ldr	x0, [sp, #24]
  42d5b0:	add	sp, sp, #0x20
  42d5b4:	ret
  42d5b8:	sub	sp, sp, #0x20
  42d5bc:	str	x0, [sp, #16]
  42d5c0:	ldr	x8, [sp, #16]
  42d5c4:	subs	x8, x8, #0x0
  42d5c8:	cmp	x8, #0x14
  42d5cc:	str	x8, [sp, #8]
  42d5d0:	b.hi	42d73c <ferror@plt+0x2ba0c>  // b.pmore
  42d5d4:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42d5d8:	add	x8, x8, #0x5dc
  42d5dc:	ldr	x11, [sp, #8]
  42d5e0:	ldrsw	x10, [x8, x11, lsl #2]
  42d5e4:	add	x9, x8, x10
  42d5e8:	br	x9
  42d5ec:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d5f0:	add	x8, x8, #0x800
  42d5f4:	str	x8, [sp, #24]
  42d5f8:	b	42d744 <ferror@plt+0x2ba14>
  42d5fc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d600:	add	x8, x8, #0x80b
  42d604:	str	x8, [sp, #24]
  42d608:	b	42d744 <ferror@plt+0x2ba14>
  42d60c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d610:	add	x8, x8, #0x816
  42d614:	str	x8, [sp, #24]
  42d618:	b	42d744 <ferror@plt+0x2ba14>
  42d61c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d620:	add	x8, x8, #0x821
  42d624:	str	x8, [sp, #24]
  42d628:	b	42d744 <ferror@plt+0x2ba14>
  42d62c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d630:	add	x8, x8, #0x830
  42d634:	str	x8, [sp, #24]
  42d638:	b	42d744 <ferror@plt+0x2ba14>
  42d63c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d640:	add	x8, x8, #0x83c
  42d644:	str	x8, [sp, #24]
  42d648:	b	42d744 <ferror@plt+0x2ba14>
  42d64c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d650:	add	x8, x8, #0x848
  42d654:	str	x8, [sp, #24]
  42d658:	b	42d744 <ferror@plt+0x2ba14>
  42d65c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d660:	add	x8, x8, #0x854
  42d664:	str	x8, [sp, #24]
  42d668:	b	42d744 <ferror@plt+0x2ba14>
  42d66c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d670:	add	x8, x8, #0x863
  42d674:	str	x8, [sp, #24]
  42d678:	b	42d744 <ferror@plt+0x2ba14>
  42d67c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d680:	add	x8, x8, #0x872
  42d684:	str	x8, [sp, #24]
  42d688:	b	42d744 <ferror@plt+0x2ba14>
  42d68c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d690:	add	x8, x8, #0x881
  42d694:	str	x8, [sp, #24]
  42d698:	b	42d744 <ferror@plt+0x2ba14>
  42d69c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d6a0:	add	x8, x8, #0x890
  42d6a4:	str	x8, [sp, #24]
  42d6a8:	b	42d744 <ferror@plt+0x2ba14>
  42d6ac:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d6b0:	add	x8, x8, #0x89c
  42d6b4:	str	x8, [sp, #24]
  42d6b8:	b	42d744 <ferror@plt+0x2ba14>
  42d6bc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d6c0:	add	x8, x8, #0x8a8
  42d6c4:	str	x8, [sp, #24]
  42d6c8:	b	42d744 <ferror@plt+0x2ba14>
  42d6cc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d6d0:	add	x8, x8, #0x8b3
  42d6d4:	str	x8, [sp, #24]
  42d6d8:	b	42d744 <ferror@plt+0x2ba14>
  42d6dc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d6e0:	add	x8, x8, #0x8bf
  42d6e4:	str	x8, [sp, #24]
  42d6e8:	b	42d744 <ferror@plt+0x2ba14>
  42d6ec:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d6f0:	add	x8, x8, #0x8cb
  42d6f4:	str	x8, [sp, #24]
  42d6f8:	b	42d744 <ferror@plt+0x2ba14>
  42d6fc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d700:	add	x8, x8, #0x8d7
  42d704:	str	x8, [sp, #24]
  42d708:	b	42d744 <ferror@plt+0x2ba14>
  42d70c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d710:	add	x8, x8, #0x8e3
  42d714:	str	x8, [sp, #24]
  42d718:	b	42d744 <ferror@plt+0x2ba14>
  42d71c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d720:	add	x8, x8, #0x8f1
  42d724:	str	x8, [sp, #24]
  42d728:	b	42d744 <ferror@plt+0x2ba14>
  42d72c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d730:	add	x8, x8, #0x900
  42d734:	str	x8, [sp, #24]
  42d738:	b	42d744 <ferror@plt+0x2ba14>
  42d73c:	mov	x8, xzr
  42d740:	str	x8, [sp, #24]
  42d744:	ldr	x0, [sp, #24]
  42d748:	add	sp, sp, #0x20
  42d74c:	ret
  42d750:	sub	sp, sp, #0x20
  42d754:	str	x0, [sp, #16]
  42d758:	ldr	x8, [sp, #16]
  42d75c:	subs	x8, x8, #0x0
  42d760:	cmp	x8, #0x18
  42d764:	str	x8, [sp, #8]
  42d768:	b.hi	42d874 <ferror@plt+0x2bb44>  // b.pmore
  42d76c:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42d770:	add	x8, x8, #0x630
  42d774:	ldr	x11, [sp, #8]
  42d778:	ldrsw	x10, [x8, x11, lsl #2]
  42d77c:	add	x9, x8, x10
  42d780:	br	x9
  42d784:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d788:	add	x8, x8, #0x90f
  42d78c:	str	x8, [sp, #24]
  42d790:	b	42d87c <ferror@plt+0x2bb4c>
  42d794:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d798:	add	x8, x8, #0x91a
  42d79c:	str	x8, [sp, #24]
  42d7a0:	b	42d87c <ferror@plt+0x2bb4c>
  42d7a4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d7a8:	add	x8, x8, #0x923
  42d7ac:	str	x8, [sp, #24]
  42d7b0:	b	42d87c <ferror@plt+0x2bb4c>
  42d7b4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d7b8:	add	x8, x8, #0x92c
  42d7bc:	str	x8, [sp, #24]
  42d7c0:	b	42d87c <ferror@plt+0x2bb4c>
  42d7c4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d7c8:	add	x8, x8, #0x934
  42d7cc:	str	x8, [sp, #24]
  42d7d0:	b	42d87c <ferror@plt+0x2bb4c>
  42d7d4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d7d8:	add	x8, x8, #0x93f
  42d7dc:	str	x8, [sp, #24]
  42d7e0:	b	42d87c <ferror@plt+0x2bb4c>
  42d7e4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d7e8:	add	x8, x8, #0x94a
  42d7ec:	str	x8, [sp, #24]
  42d7f0:	b	42d87c <ferror@plt+0x2bb4c>
  42d7f4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d7f8:	add	x8, x8, #0x954
  42d7fc:	str	x8, [sp, #24]
  42d800:	b	42d87c <ferror@plt+0x2bb4c>
  42d804:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d808:	add	x8, x8, #0x960
  42d80c:	str	x8, [sp, #24]
  42d810:	b	42d87c <ferror@plt+0x2bb4c>
  42d814:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d818:	add	x8, x8, #0x96c
  42d81c:	str	x8, [sp, #24]
  42d820:	b	42d87c <ferror@plt+0x2bb4c>
  42d824:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d828:	add	x8, x8, #0x977
  42d82c:	str	x8, [sp, #24]
  42d830:	b	42d87c <ferror@plt+0x2bb4c>
  42d834:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d838:	add	x8, x8, #0x986
  42d83c:	str	x8, [sp, #24]
  42d840:	b	42d87c <ferror@plt+0x2bb4c>
  42d844:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d848:	add	x8, x8, #0x995
  42d84c:	str	x8, [sp, #24]
  42d850:	b	42d87c <ferror@plt+0x2bb4c>
  42d854:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d858:	add	x8, x8, #0x9a4
  42d85c:	str	x8, [sp, #24]
  42d860:	b	42d87c <ferror@plt+0x2bb4c>
  42d864:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d868:	add	x8, x8, #0x9b8
  42d86c:	str	x8, [sp, #24]
  42d870:	b	42d87c <ferror@plt+0x2bb4c>
  42d874:	mov	x8, xzr
  42d878:	str	x8, [sp, #24]
  42d87c:	ldr	x0, [sp, #24]
  42d880:	add	sp, sp, #0x20
  42d884:	ret
  42d888:	sub	sp, sp, #0x20
  42d88c:	str	x0, [sp, #16]
  42d890:	ldr	x8, [sp, #16]
  42d894:	str	x8, [sp, #8]
  42d898:	cbz	x8, 42d990 <ferror@plt+0x2bc60>
  42d89c:	b	42d8a0 <ferror@plt+0x2bb70>
  42d8a0:	ldr	x8, [sp, #8]
  42d8a4:	cmp	x8, #0x1
  42d8a8:	b.eq	42d9a0 <ferror@plt+0x2bc70>  // b.none
  42d8ac:	b	42d8b0 <ferror@plt+0x2bb80>
  42d8b0:	ldr	x8, [sp, #8]
  42d8b4:	cmp	x8, #0x2
  42d8b8:	b.eq	42d9b0 <ferror@plt+0x2bc80>  // b.none
  42d8bc:	b	42d8c0 <ferror@plt+0x2bb90>
  42d8c0:	ldr	x8, [sp, #8]
  42d8c4:	cmp	x8, #0x3
  42d8c8:	b.eq	42d9c0 <ferror@plt+0x2bc90>  // b.none
  42d8cc:	b	42d8d0 <ferror@plt+0x2bba0>
  42d8d0:	ldr	x8, [sp, #8]
  42d8d4:	cmp	x8, #0x4
  42d8d8:	b.eq	42d9d0 <ferror@plt+0x2bca0>  // b.none
  42d8dc:	b	42d8e0 <ferror@plt+0x2bbb0>
  42d8e0:	ldr	x8, [sp, #8]
  42d8e4:	cmp	x8, #0x5
  42d8e8:	b.eq	42d9e0 <ferror@plt+0x2bcb0>  // b.none
  42d8ec:	b	42d8f0 <ferror@plt+0x2bbc0>
  42d8f0:	ldr	x8, [sp, #8]
  42d8f4:	cmp	x8, #0x6
  42d8f8:	b.eq	42d9f0 <ferror@plt+0x2bcc0>  // b.none
  42d8fc:	b	42d900 <ferror@plt+0x2bbd0>
  42d900:	ldr	x8, [sp, #8]
  42d904:	cmp	x8, #0x7
  42d908:	b.eq	42da00 <ferror@plt+0x2bcd0>  // b.none
  42d90c:	b	42d910 <ferror@plt+0x2bbe0>
  42d910:	ldr	x8, [sp, #8]
  42d914:	cmp	x8, #0x8
  42d918:	b.eq	42da10 <ferror@plt+0x2bce0>  // b.none
  42d91c:	b	42d920 <ferror@plt+0x2bbf0>
  42d920:	ldr	x8, [sp, #8]
  42d924:	cmp	x8, #0x9
  42d928:	b.eq	42da20 <ferror@plt+0x2bcf0>  // b.none
  42d92c:	b	42d930 <ferror@plt+0x2bc00>
  42d930:	ldr	x8, [sp, #8]
  42d934:	cmp	x8, #0xa
  42d938:	b.eq	42da30 <ferror@plt+0x2bd00>  // b.none
  42d93c:	b	42d940 <ferror@plt+0x2bc10>
  42d940:	ldr	x8, [sp, #8]
  42d944:	cmp	x8, #0xb
  42d948:	b.eq	42da40 <ferror@plt+0x2bd10>  // b.none
  42d94c:	b	42d950 <ferror@plt+0x2bc20>
  42d950:	ldr	x8, [sp, #8]
  42d954:	cmp	x8, #0xc
  42d958:	b.eq	42da50 <ferror@plt+0x2bd20>  // b.none
  42d95c:	b	42d960 <ferror@plt+0x2bc30>
  42d960:	ldr	x8, [sp, #8]
  42d964:	cmp	x8, #0xd
  42d968:	b.eq	42da60 <ferror@plt+0x2bd30>  // b.none
  42d96c:	b	42d970 <ferror@plt+0x2bc40>
  42d970:	ldr	x8, [sp, #8]
  42d974:	cmp	x8, #0xc8
  42d978:	b.eq	42da70 <ferror@plt+0x2bd40>  // b.none
  42d97c:	b	42d980 <ferror@plt+0x2bc50>
  42d980:	ldr	x8, [sp, #8]
  42d984:	cmp	x8, #0xc9
  42d988:	b.eq	42da80 <ferror@plt+0x2bd50>  // b.none
  42d98c:	b	42da90 <ferror@plt+0x2bd60>
  42d990:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d994:	add	x8, x8, #0x9ca
  42d998:	str	x8, [sp, #24]
  42d99c:	b	42da98 <ferror@plt+0x2bd68>
  42d9a0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d9a4:	add	x8, x8, #0x9d8
  42d9a8:	str	x8, [sp, #24]
  42d9ac:	b	42da98 <ferror@plt+0x2bd68>
  42d9b0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d9b4:	add	x8, x8, #0x9e3
  42d9b8:	str	x8, [sp, #24]
  42d9bc:	b	42da98 <ferror@plt+0x2bd68>
  42d9c0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d9c4:	add	x8, x8, #0x9ef
  42d9c8:	str	x8, [sp, #24]
  42d9cc:	b	42da98 <ferror@plt+0x2bd68>
  42d9d0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d9d4:	add	x8, x8, #0x9fb
  42d9d8:	str	x8, [sp, #24]
  42d9dc:	b	42da98 <ferror@plt+0x2bd68>
  42d9e0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d9e4:	add	x8, x8, #0xa0c
  42d9e8:	str	x8, [sp, #24]
  42d9ec:	b	42da98 <ferror@plt+0x2bd68>
  42d9f0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42d9f4:	add	x8, x8, #0xa1e
  42d9f8:	str	x8, [sp, #24]
  42d9fc:	b	42da98 <ferror@plt+0x2bd68>
  42da00:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da04:	add	x8, x8, #0xa30
  42da08:	str	x8, [sp, #24]
  42da0c:	b	42da98 <ferror@plt+0x2bd68>
  42da10:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da14:	add	x8, x8, #0xa3e
  42da18:	str	x8, [sp, #24]
  42da1c:	b	42da98 <ferror@plt+0x2bd68>
  42da20:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da24:	add	x8, x8, #0xa4c
  42da28:	str	x8, [sp, #24]
  42da2c:	b	42da98 <ferror@plt+0x2bd68>
  42da30:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da34:	add	x8, x8, #0xa5a
  42da38:	str	x8, [sp, #24]
  42da3c:	b	42da98 <ferror@plt+0x2bd68>
  42da40:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da44:	add	x8, x8, #0xa68
  42da48:	str	x8, [sp, #24]
  42da4c:	b	42da98 <ferror@plt+0x2bd68>
  42da50:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da54:	add	x8, x8, #0xa7c
  42da58:	str	x8, [sp, #24]
  42da5c:	b	42da98 <ferror@plt+0x2bd68>
  42da60:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da64:	add	x8, x8, #0xa90
  42da68:	str	x8, [sp, #24]
  42da6c:	b	42da98 <ferror@plt+0x2bd68>
  42da70:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da74:	add	x8, x8, #0xaa4
  42da78:	str	x8, [sp, #24]
  42da7c:	b	42da98 <ferror@plt+0x2bd68>
  42da80:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42da84:	add	x8, x8, #0xabb
  42da88:	str	x8, [sp, #24]
  42da8c:	b	42da98 <ferror@plt+0x2bd68>
  42da90:	mov	x8, xzr
  42da94:	str	x8, [sp, #24]
  42da98:	ldr	x0, [sp, #24]
  42da9c:	add	sp, sp, #0x20
  42daa0:	ret
  42daa4:	sub	sp, sp, #0x20
  42daa8:	str	x0, [sp, #16]
  42daac:	ldr	x8, [sp, #16]
  42dab0:	subs	x8, x8, #0x0
  42dab4:	cmp	x8, #0xd
  42dab8:	str	x8, [sp, #8]
  42dabc:	b.hi	42dbb8 <ferror@plt+0x2be88>  // b.pmore
  42dac0:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42dac4:	add	x8, x8, #0x694
  42dac8:	ldr	x11, [sp, #8]
  42dacc:	ldrsw	x10, [x8, x11, lsl #2]
  42dad0:	add	x9, x8, x10
  42dad4:	br	x9
  42dad8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dadc:	add	x8, x8, #0xad0
  42dae0:	str	x8, [sp, #24]
  42dae4:	b	42dbc0 <ferror@plt+0x2be90>
  42dae8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42daec:	add	x8, x8, #0xadb
  42daf0:	str	x8, [sp, #24]
  42daf4:	b	42dbc0 <ferror@plt+0x2be90>
  42daf8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dafc:	add	x8, x8, #0xae9
  42db00:	str	x8, [sp, #24]
  42db04:	b	42dbc0 <ferror@plt+0x2be90>
  42db08:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db0c:	add	x8, x8, #0xaf7
  42db10:	str	x8, [sp, #24]
  42db14:	b	42dbc0 <ferror@plt+0x2be90>
  42db18:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db1c:	add	x8, x8, #0xb05
  42db20:	str	x8, [sp, #24]
  42db24:	b	42dbc0 <ferror@plt+0x2be90>
  42db28:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db2c:	add	x8, x8, #0xb17
  42db30:	str	x8, [sp, #24]
  42db34:	b	42dbc0 <ferror@plt+0x2be90>
  42db38:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db3c:	add	x8, x8, #0xb2a
  42db40:	str	x8, [sp, #24]
  42db44:	b	42dbc0 <ferror@plt+0x2be90>
  42db48:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db4c:	add	x8, x8, #0xb3e
  42db50:	str	x8, [sp, #24]
  42db54:	b	42dbc0 <ferror@plt+0x2be90>
  42db58:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db5c:	add	x8, x8, #0xb52
  42db60:	str	x8, [sp, #24]
  42db64:	b	42dbc0 <ferror@plt+0x2be90>
  42db68:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db6c:	add	x8, x8, #0xb5f
  42db70:	str	x8, [sp, #24]
  42db74:	b	42dbc0 <ferror@plt+0x2be90>
  42db78:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db7c:	add	x8, x8, #0xb6d
  42db80:	str	x8, [sp, #24]
  42db84:	b	42dbc0 <ferror@plt+0x2be90>
  42db88:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db8c:	add	x8, x8, #0xb7f
  42db90:	str	x8, [sp, #24]
  42db94:	b	42dbc0 <ferror@plt+0x2be90>
  42db98:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42db9c:	add	x8, x8, #0xb8d
  42dba0:	str	x8, [sp, #24]
  42dba4:	b	42dbc0 <ferror@plt+0x2be90>
  42dba8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dbac:	add	x8, x8, #0xb9b
  42dbb0:	str	x8, [sp, #24]
  42dbb4:	b	42dbc0 <ferror@plt+0x2be90>
  42dbb8:	mov	x8, xzr
  42dbbc:	str	x8, [sp, #24]
  42dbc0:	ldr	x0, [sp, #24]
  42dbc4:	add	sp, sp, #0x20
  42dbc8:	ret
  42dbcc:	sub	sp, sp, #0x20
  42dbd0:	str	x0, [sp, #16]
  42dbd4:	ldr	x8, [sp, #16]
  42dbd8:	subs	x8, x8, #0x0
  42dbdc:	cmp	x8, #0xd
  42dbe0:	str	x8, [sp, #8]
  42dbe4:	b.hi	42dce0 <ferror@plt+0x2bfb0>  // b.pmore
  42dbe8:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42dbec:	add	x8, x8, #0x6cc
  42dbf0:	ldr	x11, [sp, #8]
  42dbf4:	ldrsw	x10, [x8, x11, lsl #2]
  42dbf8:	add	x9, x8, x10
  42dbfc:	br	x9
  42dc00:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc04:	add	x8, x8, #0xbaf
  42dc08:	str	x8, [sp, #24]
  42dc0c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc10:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc14:	add	x8, x8, #0xbbf
  42dc18:	str	x8, [sp, #24]
  42dc1c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc20:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc24:	add	x8, x8, #0xbcc
  42dc28:	str	x8, [sp, #24]
  42dc2c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc30:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc34:	add	x8, x8, #0xbda
  42dc38:	str	x8, [sp, #24]
  42dc3c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc40:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc44:	add	x8, x8, #0xbe8
  42dc48:	str	x8, [sp, #24]
  42dc4c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc50:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc54:	add	x8, x8, #0xbfb
  42dc58:	str	x8, [sp, #24]
  42dc5c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc60:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc64:	add	x8, x8, #0xc0f
  42dc68:	str	x8, [sp, #24]
  42dc6c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc70:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc74:	add	x8, x8, #0xc23
  42dc78:	str	x8, [sp, #24]
  42dc7c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc80:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc84:	add	x8, x8, #0xc34
  42dc88:	str	x8, [sp, #24]
  42dc8c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dc90:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dc94:	add	x8, x8, #0xc46
  42dc98:	str	x8, [sp, #24]
  42dc9c:	b	42dce8 <ferror@plt+0x2bfb8>
  42dca0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dca4:	add	x8, x8, #0xc56
  42dca8:	str	x8, [sp, #24]
  42dcac:	b	42dce8 <ferror@plt+0x2bfb8>
  42dcb0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dcb4:	add	x8, x8, #0xc65
  42dcb8:	str	x8, [sp, #24]
  42dcbc:	b	42dce8 <ferror@plt+0x2bfb8>
  42dcc0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dcc4:	add	x8, x8, #0xc77
  42dcc8:	str	x8, [sp, #24]
  42dccc:	b	42dce8 <ferror@plt+0x2bfb8>
  42dcd0:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dcd4:	add	x8, x8, #0xc88
  42dcd8:	str	x8, [sp, #24]
  42dcdc:	b	42dce8 <ferror@plt+0x2bfb8>
  42dce0:	mov	x8, xzr
  42dce4:	str	x8, [sp, #24]
  42dce8:	ldr	x0, [sp, #24]
  42dcec:	add	sp, sp, #0x20
  42dcf0:	ret
  42dcf4:	sub	sp, sp, #0x20
  42dcf8:	str	x0, [sp, #16]
  42dcfc:	ldr	x8, [sp, #16]
  42dd00:	subs	x8, x8, #0x0
  42dd04:	cmp	x8, #0xe
  42dd08:	str	x8, [sp, #8]
  42dd0c:	b.hi	42de18 <ferror@plt+0x2c0e8>  // b.pmore
  42dd10:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42dd14:	add	x8, x8, #0x704
  42dd18:	ldr	x11, [sp, #8]
  42dd1c:	ldrsw	x10, [x8, x11, lsl #2]
  42dd20:	add	x9, x8, x10
  42dd24:	br	x9
  42dd28:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd2c:	add	x8, x8, #0xc98
  42dd30:	str	x8, [sp, #24]
  42dd34:	b	42de20 <ferror@plt+0x2c0f0>
  42dd38:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd3c:	add	x8, x8, #0xca4
  42dd40:	str	x8, [sp, #24]
  42dd44:	b	42de20 <ferror@plt+0x2c0f0>
  42dd48:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd4c:	add	x8, x8, #0xcae
  42dd50:	str	x8, [sp, #24]
  42dd54:	b	42de20 <ferror@plt+0x2c0f0>
  42dd58:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd5c:	add	x8, x8, #0xcb8
  42dd60:	str	x8, [sp, #24]
  42dd64:	b	42de20 <ferror@plt+0x2c0f0>
  42dd68:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd6c:	add	x8, x8, #0xcc3
  42dd70:	str	x8, [sp, #24]
  42dd74:	b	42de20 <ferror@plt+0x2c0f0>
  42dd78:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd7c:	add	x8, x8, #0xccf
  42dd80:	str	x8, [sp, #24]
  42dd84:	b	42de20 <ferror@plt+0x2c0f0>
  42dd88:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd8c:	add	x8, x8, #0xce0
  42dd90:	str	x8, [sp, #24]
  42dd94:	b	42de20 <ferror@plt+0x2c0f0>
  42dd98:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dd9c:	add	x8, x8, #0xced
  42dda0:	str	x8, [sp, #24]
  42dda4:	b	42de20 <ferror@plt+0x2c0f0>
  42dda8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ddac:	add	x8, x8, #0xcfc
  42ddb0:	str	x8, [sp, #24]
  42ddb4:	b	42de20 <ferror@plt+0x2c0f0>
  42ddb8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ddbc:	add	x8, x8, #0xd0b
  42ddc0:	str	x8, [sp, #24]
  42ddc4:	b	42de20 <ferror@plt+0x2c0f0>
  42ddc8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ddcc:	add	x8, x8, #0xd1a
  42ddd0:	str	x8, [sp, #24]
  42ddd4:	b	42de20 <ferror@plt+0x2c0f0>
  42ddd8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dddc:	add	x8, x8, #0xd29
  42dde0:	str	x8, [sp, #24]
  42dde4:	b	42de20 <ferror@plt+0x2c0f0>
  42dde8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ddec:	add	x8, x8, #0xd38
  42ddf0:	str	x8, [sp, #24]
  42ddf4:	b	42de20 <ferror@plt+0x2c0f0>
  42ddf8:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42ddfc:	add	x8, x8, #0xd44
  42de00:	str	x8, [sp, #24]
  42de04:	b	42de20 <ferror@plt+0x2c0f0>
  42de08:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42de0c:	add	x8, x8, #0xd55
  42de10:	str	x8, [sp, #24]
  42de14:	b	42de20 <ferror@plt+0x2c0f0>
  42de18:	mov	x8, xzr
  42de1c:	str	x8, [sp, #24]
  42de20:	ldr	x0, [sp, #24]
  42de24:	add	sp, sp, #0x20
  42de28:	ret
  42de2c:	sub	sp, sp, #0x20
  42de30:	str	x0, [sp, #16]
  42de34:	ldr	x8, [sp, #16]
  42de38:	str	x8, [sp, #8]
  42de3c:	cbz	x8, 42df04 <ferror@plt+0x2c1d4>
  42de40:	b	42de44 <ferror@plt+0x2c114>
  42de44:	ldr	x8, [sp, #8]
  42de48:	cmp	x8, #0x1
  42de4c:	b.eq	42df14 <ferror@plt+0x2c1e4>  // b.none
  42de50:	b	42de54 <ferror@plt+0x2c124>
  42de54:	ldr	x8, [sp, #8]
  42de58:	cmp	x8, #0x2
  42de5c:	b.eq	42df24 <ferror@plt+0x2c1f4>  // b.none
  42de60:	b	42de64 <ferror@plt+0x2c134>
  42de64:	ldr	x8, [sp, #8]
  42de68:	cmp	x8, #0x3
  42de6c:	b.eq	42df34 <ferror@plt+0x2c204>  // b.none
  42de70:	b	42de74 <ferror@plt+0x2c144>
  42de74:	ldr	x8, [sp, #8]
  42de78:	cmp	x8, #0x4
  42de7c:	b.eq	42df44 <ferror@plt+0x2c214>  // b.none
  42de80:	b	42de84 <ferror@plt+0x2c154>
  42de84:	ldr	x8, [sp, #8]
  42de88:	cmp	x8, #0x5
  42de8c:	b.eq	42df54 <ferror@plt+0x2c224>  // b.none
  42de90:	b	42de94 <ferror@plt+0x2c164>
  42de94:	ldr	x8, [sp, #8]
  42de98:	cmp	x8, #0x6
  42de9c:	b.eq	42df64 <ferror@plt+0x2c234>  // b.none
  42dea0:	b	42dea4 <ferror@plt+0x2c174>
  42dea4:	ldr	x8, [sp, #8]
  42dea8:	cmp	x8, #0x7
  42deac:	b.eq	42df74 <ferror@plt+0x2c244>  // b.none
  42deb0:	b	42deb4 <ferror@plt+0x2c184>
  42deb4:	ldr	x8, [sp, #8]
  42deb8:	cmp	x8, #0x8
  42debc:	b.eq	42df84 <ferror@plt+0x2c254>  // b.none
  42dec0:	b	42dec4 <ferror@plt+0x2c194>
  42dec4:	ldr	x8, [sp, #8]
  42dec8:	cmp	x8, #0x9
  42decc:	b.eq	42df94 <ferror@plt+0x2c264>  // b.none
  42ded0:	b	42ded4 <ferror@plt+0x2c1a4>
  42ded4:	ldr	x8, [sp, #8]
  42ded8:	cmp	x8, #0xa
  42dedc:	b.eq	42dfa4 <ferror@plt+0x2c274>  // b.none
  42dee0:	b	42dee4 <ferror@plt+0x2c1b4>
  42dee4:	ldr	x8, [sp, #8]
  42dee8:	cmp	x8, #0xc8
  42deec:	b.eq	42dfb4 <ferror@plt+0x2c284>  // b.none
  42def0:	b	42def4 <ferror@plt+0x2c1c4>
  42def4:	ldr	x8, [sp, #8]
  42def8:	cmp	x8, #0xc9
  42defc:	b.eq	42dfc4 <ferror@plt+0x2c294>  // b.none
  42df00:	b	42dfd4 <ferror@plt+0x2c2a4>
  42df04:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df08:	add	x8, x8, #0xd64
  42df0c:	str	x8, [sp, #24]
  42df10:	b	42dfdc <ferror@plt+0x2c2ac>
  42df14:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df18:	add	x8, x8, #0xd72
  42df1c:	str	x8, [sp, #24]
  42df20:	b	42dfdc <ferror@plt+0x2c2ac>
  42df24:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df28:	add	x8, x8, #0xd7e
  42df2c:	str	x8, [sp, #24]
  42df30:	b	42dfdc <ferror@plt+0x2c2ac>
  42df34:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df38:	add	x8, x8, #0xd8a
  42df3c:	str	x8, [sp, #24]
  42df40:	b	42dfdc <ferror@plt+0x2c2ac>
  42df44:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df48:	add	x8, x8, #0xd96
  42df4c:	str	x8, [sp, #24]
  42df50:	b	42dfdc <ferror@plt+0x2c2ac>
  42df54:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df58:	add	x8, x8, #0xda4
  42df5c:	str	x8, [sp, #24]
  42df60:	b	42dfdc <ferror@plt+0x2c2ac>
  42df64:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df68:	add	x8, x8, #0xdb2
  42df6c:	str	x8, [sp, #24]
  42df70:	b	42dfdc <ferror@plt+0x2c2ac>
  42df74:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df78:	add	x8, x8, #0xdc0
  42df7c:	str	x8, [sp, #24]
  42df80:	b	42dfdc <ferror@plt+0x2c2ac>
  42df84:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df88:	add	x8, x8, #0xdd3
  42df8c:	str	x8, [sp, #24]
  42df90:	b	42dfdc <ferror@plt+0x2c2ac>
  42df94:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42df98:	add	x8, x8, #0xde6
  42df9c:	str	x8, [sp, #24]
  42dfa0:	b	42dfdc <ferror@plt+0x2c2ac>
  42dfa4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dfa8:	add	x8, x8, #0xdf5
  42dfac:	str	x8, [sp, #24]
  42dfb0:	b	42dfdc <ferror@plt+0x2c2ac>
  42dfb4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dfb8:	add	x8, x8, #0xe07
  42dfbc:	str	x8, [sp, #24]
  42dfc0:	b	42dfdc <ferror@plt+0x2c2ac>
  42dfc4:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42dfc8:	add	x8, x8, #0xe1e
  42dfcc:	str	x8, [sp, #24]
  42dfd0:	b	42dfdc <ferror@plt+0x2c2ac>
  42dfd4:	mov	x8, xzr
  42dfd8:	str	x8, [sp, #24]
  42dfdc:	ldr	x0, [sp, #24]
  42dfe0:	add	sp, sp, #0x20
  42dfe4:	ret
  42dfe8:	sub	sp, sp, #0x20
  42dfec:	str	x0, [sp, #16]
  42dff0:	ldr	x8, [sp, #16]
  42dff4:	subs	x8, x8, #0x0
  42dff8:	cmp	x8, #0x38
  42dffc:	str	x8, [sp, #8]
  42e000:	b.hi	42e38c <ferror@plt+0x2c65c>  // b.pmore
  42e004:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42e008:	add	x8, x8, #0x740
  42e00c:	ldr	x11, [sp, #8]
  42e010:	ldrsw	x10, [x8, x11, lsl #2]
  42e014:	add	x9, x8, x10
  42e018:	br	x9
  42e01c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e020:	add	x8, x8, #0xe33
  42e024:	str	x8, [sp, #24]
  42e028:	b	42e394 <ferror@plt+0x2c664>
  42e02c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e030:	add	x8, x8, #0xe41
  42e034:	str	x8, [sp, #24]
  42e038:	b	42e394 <ferror@plt+0x2c664>
  42e03c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e040:	add	x8, x8, #0xe4d
  42e044:	str	x8, [sp, #24]
  42e048:	b	42e394 <ferror@plt+0x2c664>
  42e04c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e050:	add	x8, x8, #0xe5b
  42e054:	str	x8, [sp, #24]
  42e058:	b	42e394 <ferror@plt+0x2c664>
  42e05c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e060:	add	x8, x8, #0xe6d
  42e064:	str	x8, [sp, #24]
  42e068:	b	42e394 <ferror@plt+0x2c664>
  42e06c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e070:	add	x8, x8, #0xe7f
  42e074:	str	x8, [sp, #24]
  42e078:	b	42e394 <ferror@plt+0x2c664>
  42e07c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e080:	add	x8, x8, #0xe91
  42e084:	str	x8, [sp, #24]
  42e088:	b	42e394 <ferror@plt+0x2c664>
  42e08c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e090:	add	x8, x8, #0xe9e
  42e094:	str	x8, [sp, #24]
  42e098:	b	42e394 <ferror@plt+0x2c664>
  42e09c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e0a0:	add	x8, x8, #0xeab
  42e0a4:	str	x8, [sp, #24]
  42e0a8:	b	42e394 <ferror@plt+0x2c664>
  42e0ac:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e0b0:	add	x8, x8, #0xeb8
  42e0b4:	str	x8, [sp, #24]
  42e0b8:	b	42e394 <ferror@plt+0x2c664>
  42e0bc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e0c0:	add	x8, x8, #0xec5
  42e0c4:	str	x8, [sp, #24]
  42e0c8:	b	42e394 <ferror@plt+0x2c664>
  42e0cc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e0d0:	add	x8, x8, #0xed9
  42e0d4:	str	x8, [sp, #24]
  42e0d8:	b	42e394 <ferror@plt+0x2c664>
  42e0dc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e0e0:	add	x8, x8, #0xeef
  42e0e4:	str	x8, [sp, #24]
  42e0e8:	b	42e394 <ferror@plt+0x2c664>
  42e0ec:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e0f0:	add	x8, x8, #0xf01
  42e0f4:	str	x8, [sp, #24]
  42e0f8:	b	42e394 <ferror@plt+0x2c664>
  42e0fc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e100:	add	x8, x8, #0xf18
  42e104:	str	x8, [sp, #24]
  42e108:	b	42e394 <ferror@plt+0x2c664>
  42e10c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e110:	add	x8, x8, #0xf2d
  42e114:	str	x8, [sp, #24]
  42e118:	b	42e394 <ferror@plt+0x2c664>
  42e11c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e120:	add	x8, x8, #0xf3c
  42e124:	str	x8, [sp, #24]
  42e128:	b	42e394 <ferror@plt+0x2c664>
  42e12c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e130:	add	x8, x8, #0xf4c
  42e134:	str	x8, [sp, #24]
  42e138:	b	42e394 <ferror@plt+0x2c664>
  42e13c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e140:	add	x8, x8, #0xf5c
  42e144:	str	x8, [sp, #24]
  42e148:	b	42e394 <ferror@plt+0x2c664>
  42e14c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e150:	add	x8, x8, #0xf6e
  42e154:	str	x8, [sp, #24]
  42e158:	b	42e394 <ferror@plt+0x2c664>
  42e15c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e160:	add	x8, x8, #0xf80
  42e164:	str	x8, [sp, #24]
  42e168:	b	42e394 <ferror@plt+0x2c664>
  42e16c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e170:	add	x8, x8, #0xf92
  42e174:	str	x8, [sp, #24]
  42e178:	b	42e394 <ferror@plt+0x2c664>
  42e17c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e180:	add	x8, x8, #0xfa4
  42e184:	str	x8, [sp, #24]
  42e188:	b	42e394 <ferror@plt+0x2c664>
  42e18c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e190:	add	x8, x8, #0xfb6
  42e194:	str	x8, [sp, #24]
  42e198:	b	42e394 <ferror@plt+0x2c664>
  42e19c:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e1a0:	add	x8, x8, #0xfc8
  42e1a4:	str	x8, [sp, #24]
  42e1a8:	b	42e394 <ferror@plt+0x2c664>
  42e1ac:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e1b0:	add	x8, x8, #0xfda
  42e1b4:	str	x8, [sp, #24]
  42e1b8:	b	42e394 <ferror@plt+0x2c664>
  42e1bc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e1c0:	add	x8, x8, #0xfec
  42e1c4:	str	x8, [sp, #24]
  42e1c8:	b	42e394 <ferror@plt+0x2c664>
  42e1cc:	adrp	x8, 492000 <warn@@Base+0x20d44>
  42e1d0:	add	x8, x8, #0xffe
  42e1d4:	str	x8, [sp, #24]
  42e1d8:	b	42e394 <ferror@plt+0x2c664>
  42e1dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e1e0:	add	x8, x8, #0x10
  42e1e4:	str	x8, [sp, #24]
  42e1e8:	b	42e394 <ferror@plt+0x2c664>
  42e1ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e1f0:	add	x8, x8, #0x23
  42e1f4:	str	x8, [sp, #24]
  42e1f8:	b	42e394 <ferror@plt+0x2c664>
  42e1fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e200:	add	x8, x8, #0x36
  42e204:	str	x8, [sp, #24]
  42e208:	b	42e394 <ferror@plt+0x2c664>
  42e20c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e210:	add	x8, x8, #0x49
  42e214:	str	x8, [sp, #24]
  42e218:	b	42e394 <ferror@plt+0x2c664>
  42e21c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e220:	add	x8, x8, #0x5c
  42e224:	str	x8, [sp, #24]
  42e228:	b	42e394 <ferror@plt+0x2c664>
  42e22c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e230:	add	x8, x8, #0x6f
  42e234:	str	x8, [sp, #24]
  42e238:	b	42e394 <ferror@plt+0x2c664>
  42e23c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e240:	add	x8, x8, #0x82
  42e244:	str	x8, [sp, #24]
  42e248:	b	42e394 <ferror@plt+0x2c664>
  42e24c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e250:	add	x8, x8, #0x95
  42e254:	str	x8, [sp, #24]
  42e258:	b	42e394 <ferror@plt+0x2c664>
  42e25c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e260:	add	x8, x8, #0xa8
  42e264:	str	x8, [sp, #24]
  42e268:	b	42e394 <ferror@plt+0x2c664>
  42e26c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e270:	add	x8, x8, #0xbb
  42e274:	str	x8, [sp, #24]
  42e278:	b	42e394 <ferror@plt+0x2c664>
  42e27c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e280:	add	x8, x8, #0xce
  42e284:	str	x8, [sp, #24]
  42e288:	b	42e394 <ferror@plt+0x2c664>
  42e28c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e290:	add	x8, x8, #0xe1
  42e294:	str	x8, [sp, #24]
  42e298:	b	42e394 <ferror@plt+0x2c664>
  42e29c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e2a0:	add	x8, x8, #0xf4
  42e2a4:	str	x8, [sp, #24]
  42e2a8:	b	42e394 <ferror@plt+0x2c664>
  42e2ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e2b0:	add	x8, x8, #0x107
  42e2b4:	str	x8, [sp, #24]
  42e2b8:	b	42e394 <ferror@plt+0x2c664>
  42e2bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e2c0:	add	x8, x8, #0x11a
  42e2c4:	str	x8, [sp, #24]
  42e2c8:	b	42e394 <ferror@plt+0x2c664>
  42e2cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e2d0:	add	x8, x8, #0x12d
  42e2d4:	str	x8, [sp, #24]
  42e2d8:	b	42e394 <ferror@plt+0x2c664>
  42e2dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e2e0:	add	x8, x8, #0x141
  42e2e4:	str	x8, [sp, #24]
  42e2e8:	b	42e394 <ferror@plt+0x2c664>
  42e2ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e2f0:	add	x8, x8, #0x155
  42e2f4:	str	x8, [sp, #24]
  42e2f8:	b	42e394 <ferror@plt+0x2c664>
  42e2fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e300:	add	x8, x8, #0x169
  42e304:	str	x8, [sp, #24]
  42e308:	b	42e394 <ferror@plt+0x2c664>
  42e30c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e310:	add	x8, x8, #0x17d
  42e314:	str	x8, [sp, #24]
  42e318:	b	42e394 <ferror@plt+0x2c664>
  42e31c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e320:	add	x8, x8, #0x191
  42e324:	str	x8, [sp, #24]
  42e328:	b	42e394 <ferror@plt+0x2c664>
  42e32c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e330:	add	x8, x8, #0x1a5
  42e334:	str	x8, [sp, #24]
  42e338:	b	42e394 <ferror@plt+0x2c664>
  42e33c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e340:	add	x8, x8, #0x1ba
  42e344:	str	x8, [sp, #24]
  42e348:	b	42e394 <ferror@plt+0x2c664>
  42e34c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e350:	add	x8, x8, #0x1ce
  42e354:	str	x8, [sp, #24]
  42e358:	b	42e394 <ferror@plt+0x2c664>
  42e35c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e360:	add	x8, x8, #0x1e1
  42e364:	str	x8, [sp, #24]
  42e368:	b	42e394 <ferror@plt+0x2c664>
  42e36c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e370:	add	x8, x8, #0x1f3
  42e374:	str	x8, [sp, #24]
  42e378:	b	42e394 <ferror@plt+0x2c664>
  42e37c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e380:	add	x8, x8, #0x204
  42e384:	str	x8, [sp, #24]
  42e388:	b	42e394 <ferror@plt+0x2c664>
  42e38c:	mov	x8, xzr
  42e390:	str	x8, [sp, #24]
  42e394:	ldr	x0, [sp, #24]
  42e398:	add	sp, sp, #0x20
  42e39c:	ret
  42e3a0:	sub	sp, sp, #0x20
  42e3a4:	str	x0, [sp, #16]
  42e3a8:	ldr	x8, [sp, #16]
  42e3ac:	subs	x8, x8, #0x0
  42e3b0:	cmp	x8, #0x11
  42e3b4:	str	x8, [sp, #8]
  42e3b8:	b.hi	42e4f4 <ferror@plt+0x2c7c4>  // b.pmore
  42e3bc:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42e3c0:	add	x8, x8, #0x824
  42e3c4:	ldr	x11, [sp, #8]
  42e3c8:	ldrsw	x10, [x8, x11, lsl #2]
  42e3cc:	add	x9, x8, x10
  42e3d0:	br	x9
  42e3d4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e3d8:	add	x8, x8, #0x216
  42e3dc:	str	x8, [sp, #24]
  42e3e0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e3e4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e3e8:	add	x8, x8, #0x222
  42e3ec:	str	x8, [sp, #24]
  42e3f0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e3f4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e3f8:	add	x8, x8, #0x22b
  42e3fc:	str	x8, [sp, #24]
  42e400:	b	42e4fc <ferror@plt+0x2c7cc>
  42e404:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e408:	add	x8, x8, #0x235
  42e40c:	str	x8, [sp, #24]
  42e410:	b	42e4fc <ferror@plt+0x2c7cc>
  42e414:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e418:	add	x8, x8, #0x23f
  42e41c:	str	x8, [sp, #24]
  42e420:	b	42e4fc <ferror@plt+0x2c7cc>
  42e424:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e428:	add	x8, x8, #0x24b
  42e42c:	str	x8, [sp, #24]
  42e430:	b	42e4fc <ferror@plt+0x2c7cc>
  42e434:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e438:	add	x8, x8, #0x257
  42e43c:	str	x8, [sp, #24]
  42e440:	b	42e4fc <ferror@plt+0x2c7cc>
  42e444:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e448:	add	x8, x8, #0x266
  42e44c:	str	x8, [sp, #24]
  42e450:	b	42e4fc <ferror@plt+0x2c7cc>
  42e454:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e458:	add	x8, x8, #0x272
  42e45c:	str	x8, [sp, #24]
  42e460:	b	42e4fc <ferror@plt+0x2c7cc>
  42e464:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e468:	add	x8, x8, #0x280
  42e46c:	str	x8, [sp, #24]
  42e470:	b	42e4fc <ferror@plt+0x2c7cc>
  42e474:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e478:	add	x8, x8, #0x295
  42e47c:	str	x8, [sp, #24]
  42e480:	b	42e4fc <ferror@plt+0x2c7cc>
  42e484:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e488:	add	x8, x8, #0x2a8
  42e48c:	str	x8, [sp, #24]
  42e490:	b	42e4fc <ferror@plt+0x2c7cc>
  42e494:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e498:	add	x8, x8, #0x2b6
  42e49c:	str	x8, [sp, #24]
  42e4a0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e4a4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e4a8:	add	x8, x8, #0x2c9
  42e4ac:	str	x8, [sp, #24]
  42e4b0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e4b4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e4b8:	add	x8, x8, #0x2dc
  42e4bc:	str	x8, [sp, #24]
  42e4c0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e4c4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e4c8:	add	x8, x8, #0x2e8
  42e4cc:	str	x8, [sp, #24]
  42e4d0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e4d4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e4d8:	add	x8, x8, #0x2f8
  42e4dc:	str	x8, [sp, #24]
  42e4e0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e4e4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e4e8:	add	x8, x8, #0x308
  42e4ec:	str	x8, [sp, #24]
  42e4f0:	b	42e4fc <ferror@plt+0x2c7cc>
  42e4f4:	mov	x8, xzr
  42e4f8:	str	x8, [sp, #24]
  42e4fc:	ldr	x0, [sp, #24]
  42e500:	add	sp, sp, #0x20
  42e504:	ret
  42e508:	sub	sp, sp, #0x20
  42e50c:	str	x0, [sp, #16]
  42e510:	ldr	x8, [sp, #16]
  42e514:	subs	x8, x8, #0x0
  42e518:	cmp	x8, #0xc
  42e51c:	str	x8, [sp, #8]
  42e520:	b.hi	42e60c <ferror@plt+0x2c8dc>  // b.pmore
  42e524:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42e528:	add	x8, x8, #0x86c
  42e52c:	ldr	x11, [sp, #8]
  42e530:	ldrsw	x10, [x8, x11, lsl #2]
  42e534:	add	x9, x8, x10
  42e538:	br	x9
  42e53c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e540:	add	x8, x8, #0x318
  42e544:	str	x8, [sp, #24]
  42e548:	b	42e614 <ferror@plt+0x2c8e4>
  42e54c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e550:	add	x8, x8, #0x324
  42e554:	str	x8, [sp, #24]
  42e558:	b	42e614 <ferror@plt+0x2c8e4>
  42e55c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e560:	add	x8, x8, #0x32e
  42e564:	str	x8, [sp, #24]
  42e568:	b	42e614 <ferror@plt+0x2c8e4>
  42e56c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e570:	add	x8, x8, #0x338
  42e574:	str	x8, [sp, #24]
  42e578:	b	42e614 <ferror@plt+0x2c8e4>
  42e57c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e580:	add	x8, x8, #0x342
  42e584:	str	x8, [sp, #24]
  42e588:	b	42e614 <ferror@plt+0x2c8e4>
  42e58c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e590:	add	x8, x8, #0x351
  42e594:	str	x8, [sp, #24]
  42e598:	b	42e614 <ferror@plt+0x2c8e4>
  42e59c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e5a0:	add	x8, x8, #0x361
  42e5a4:	str	x8, [sp, #24]
  42e5a8:	b	42e614 <ferror@plt+0x2c8e4>
  42e5ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e5b0:	add	x8, x8, #0x36a
  42e5b4:	str	x8, [sp, #24]
  42e5b8:	b	42e614 <ferror@plt+0x2c8e4>
  42e5bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e5c0:	add	x8, x8, #0x376
  42e5c4:	str	x8, [sp, #24]
  42e5c8:	b	42e614 <ferror@plt+0x2c8e4>
  42e5cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e5d0:	add	x8, x8, #0x381
  42e5d4:	str	x8, [sp, #24]
  42e5d8:	b	42e614 <ferror@plt+0x2c8e4>
  42e5dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e5e0:	add	x8, x8, #0x38d
  42e5e4:	str	x8, [sp, #24]
  42e5e8:	b	42e614 <ferror@plt+0x2c8e4>
  42e5ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e5f0:	add	x8, x8, #0x39c
  42e5f4:	str	x8, [sp, #24]
  42e5f8:	b	42e614 <ferror@plt+0x2c8e4>
  42e5fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e600:	add	x8, x8, #0x3ac
  42e604:	str	x8, [sp, #24]
  42e608:	b	42e614 <ferror@plt+0x2c8e4>
  42e60c:	mov	x8, xzr
  42e610:	str	x8, [sp, #24]
  42e614:	ldr	x0, [sp, #24]
  42e618:	add	sp, sp, #0x20
  42e61c:	ret
  42e620:	sub	sp, sp, #0x20
  42e624:	str	x0, [sp, #16]
  42e628:	ldr	x8, [sp, #16]
  42e62c:	subs	x8, x8, #0x0
  42e630:	cmp	x8, #0x6
  42e634:	str	x8, [sp, #8]
  42e638:	b.hi	42e6c4 <ferror@plt+0x2c994>  // b.pmore
  42e63c:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42e640:	add	x8, x8, #0x8a0
  42e644:	ldr	x11, [sp, #8]
  42e648:	ldrsw	x10, [x8, x11, lsl #2]
  42e64c:	add	x9, x8, x10
  42e650:	br	x9
  42e654:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e658:	add	x8, x8, #0x3bc
  42e65c:	str	x8, [sp, #24]
  42e660:	b	42e6cc <ferror@plt+0x2c99c>
  42e664:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e668:	add	x8, x8, #0x3c6
  42e66c:	str	x8, [sp, #24]
  42e670:	b	42e6cc <ferror@plt+0x2c99c>
  42e674:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e678:	add	x8, x8, #0x3ce
  42e67c:	str	x8, [sp, #24]
  42e680:	b	42e6cc <ferror@plt+0x2c99c>
  42e684:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e688:	add	x8, x8, #0x3d6
  42e68c:	str	x8, [sp, #24]
  42e690:	b	42e6cc <ferror@plt+0x2c99c>
  42e694:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e698:	add	x8, x8, #0x3e4
  42e69c:	str	x8, [sp, #24]
  42e6a0:	b	42e6cc <ferror@plt+0x2c99c>
  42e6a4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e6a8:	add	x8, x8, #0x3ee
  42e6ac:	str	x8, [sp, #24]
  42e6b0:	b	42e6cc <ferror@plt+0x2c99c>
  42e6b4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e6b8:	add	x8, x8, #0x3f8
  42e6bc:	str	x8, [sp, #24]
  42e6c0:	b	42e6cc <ferror@plt+0x2c99c>
  42e6c4:	mov	x8, xzr
  42e6c8:	str	x8, [sp, #24]
  42e6cc:	ldr	x0, [sp, #24]
  42e6d0:	add	sp, sp, #0x20
  42e6d4:	ret
  42e6d8:	sub	sp, sp, #0x20
  42e6dc:	str	x0, [sp, #16]
  42e6e0:	ldr	x8, [sp, #16]
  42e6e4:	subs	x8, x8, #0x0
  42e6e8:	cmp	x8, #0xf3
  42e6ec:	str	x8, [sp, #8]
  42e6f0:	b.hi	42eaac <ferror@plt+0x2cd7c>  // b.pmore
  42e6f4:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42e6f8:	add	x8, x8, #0x8bc
  42e6fc:	ldr	x11, [sp, #8]
  42e700:	ldrsw	x10, [x8, x11, lsl #2]
  42e704:	add	x9, x8, x10
  42e708:	br	x9
  42e70c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e710:	add	x8, x8, #0x402
  42e714:	str	x8, [sp, #24]
  42e718:	b	42eab4 <ferror@plt+0x2cd84>
  42e71c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e720:	add	x8, x8, #0x411
  42e724:	str	x8, [sp, #24]
  42e728:	b	42eab4 <ferror@plt+0x2cd84>
  42e72c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e730:	add	x8, x8, #0x421
  42e734:	str	x8, [sp, #24]
  42e738:	b	42eab4 <ferror@plt+0x2cd84>
  42e73c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e740:	add	x8, x8, #0x430
  42e744:	str	x8, [sp, #24]
  42e748:	b	42eab4 <ferror@plt+0x2cd84>
  42e74c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e750:	add	x8, x8, #0x43f
  42e754:	str	x8, [sp, #24]
  42e758:	b	42eab4 <ferror@plt+0x2cd84>
  42e75c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e760:	add	x8, x8, #0x453
  42e764:	str	x8, [sp, #24]
  42e768:	b	42eab4 <ferror@plt+0x2cd84>
  42e76c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e770:	add	x8, x8, #0x461
  42e774:	str	x8, [sp, #24]
  42e778:	b	42eab4 <ferror@plt+0x2cd84>
  42e77c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e780:	add	x8, x8, #0x470
  42e784:	str	x8, [sp, #24]
  42e788:	b	42eab4 <ferror@plt+0x2cd84>
  42e78c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e790:	add	x8, x8, #0x47f
  42e794:	str	x8, [sp, #24]
  42e798:	b	42eab4 <ferror@plt+0x2cd84>
  42e79c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e7a0:	add	x8, x8, #0x495
  42e7a4:	str	x8, [sp, #24]
  42e7a8:	b	42eab4 <ferror@plt+0x2cd84>
  42e7ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e7b0:	add	x8, x8, #0x4ab
  42e7b4:	str	x8, [sp, #24]
  42e7b8:	b	42eab4 <ferror@plt+0x2cd84>
  42e7bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e7c0:	add	x8, x8, #0x4ba
  42e7c4:	str	x8, [sp, #24]
  42e7c8:	b	42eab4 <ferror@plt+0x2cd84>
  42e7cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e7d0:	add	x8, x8, #0x4c9
  42e7d4:	str	x8, [sp, #24]
  42e7d8:	b	42eab4 <ferror@plt+0x2cd84>
  42e7dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e7e0:	add	x8, x8, #0x4d8
  42e7e4:	str	x8, [sp, #24]
  42e7e8:	b	42eab4 <ferror@plt+0x2cd84>
  42e7ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e7f0:	add	x8, x8, #0x4ee
  42e7f4:	str	x8, [sp, #24]
  42e7f8:	b	42eab4 <ferror@plt+0x2cd84>
  42e7fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e800:	add	x8, x8, #0x504
  42e804:	str	x8, [sp, #24]
  42e808:	b	42eab4 <ferror@plt+0x2cd84>
  42e80c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e810:	add	x8, x8, #0x517
  42e814:	str	x8, [sp, #24]
  42e818:	b	42eab4 <ferror@plt+0x2cd84>
  42e81c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e820:	add	x8, x8, #0x528
  42e824:	str	x8, [sp, #24]
  42e828:	b	42eab4 <ferror@plt+0x2cd84>
  42e82c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e830:	add	x8, x8, #0x53a
  42e834:	str	x8, [sp, #24]
  42e838:	b	42eab4 <ferror@plt+0x2cd84>
  42e83c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e840:	add	x8, x8, #0x54c
  42e844:	str	x8, [sp, #24]
  42e848:	b	42eab4 <ferror@plt+0x2cd84>
  42e84c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e850:	add	x8, x8, #0x55b
  42e854:	str	x8, [sp, #24]
  42e858:	b	42eab4 <ferror@plt+0x2cd84>
  42e85c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e860:	add	x8, x8, #0x56a
  42e864:	str	x8, [sp, #24]
  42e868:	b	42eab4 <ferror@plt+0x2cd84>
  42e86c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e870:	add	x8, x8, #0x577
  42e874:	str	x8, [sp, #24]
  42e878:	b	42eab4 <ferror@plt+0x2cd84>
  42e87c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e880:	add	x8, x8, #0x584
  42e884:	str	x8, [sp, #24]
  42e888:	b	42eab4 <ferror@plt+0x2cd84>
  42e88c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e890:	add	x8, x8, #0x594
  42e894:	str	x8, [sp, #24]
  42e898:	b	42eab4 <ferror@plt+0x2cd84>
  42e89c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e8a0:	add	x8, x8, #0x5ac
  42e8a4:	str	x8, [sp, #24]
  42e8a8:	b	42eab4 <ferror@plt+0x2cd84>
  42e8ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e8b0:	add	x8, x8, #0x5c2
  42e8b4:	str	x8, [sp, #24]
  42e8b8:	b	42eab4 <ferror@plt+0x2cd84>
  42e8bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e8c0:	add	x8, x8, #0x5d8
  42e8c4:	str	x8, [sp, #24]
  42e8c8:	b	42eab4 <ferror@plt+0x2cd84>
  42e8cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e8d0:	add	x8, x8, #0x5ee
  42e8d4:	str	x8, [sp, #24]
  42e8d8:	b	42eab4 <ferror@plt+0x2cd84>
  42e8dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e8e0:	add	x8, x8, #0x609
  42e8e4:	str	x8, [sp, #24]
  42e8e8:	b	42eab4 <ferror@plt+0x2cd84>
  42e8ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e8f0:	add	x8, x8, #0x622
  42e8f4:	str	x8, [sp, #24]
  42e8f8:	b	42eab4 <ferror@plt+0x2cd84>
  42e8fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e900:	add	x8, x8, #0x63b
  42e904:	str	x8, [sp, #24]
  42e908:	b	42eab4 <ferror@plt+0x2cd84>
  42e90c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e910:	add	x8, x8, #0x64d
  42e914:	str	x8, [sp, #24]
  42e918:	b	42eab4 <ferror@plt+0x2cd84>
  42e91c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e920:	add	x8, x8, #0x65d
  42e924:	str	x8, [sp, #24]
  42e928:	b	42eab4 <ferror@plt+0x2cd84>
  42e92c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e930:	add	x8, x8, #0x66d
  42e934:	str	x8, [sp, #24]
  42e938:	b	42eab4 <ferror@plt+0x2cd84>
  42e93c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e940:	add	x8, x8, #0x679
  42e944:	str	x8, [sp, #24]
  42e948:	b	42eab4 <ferror@plt+0x2cd84>
  42e94c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e950:	add	x8, x8, #0x686
  42e954:	str	x8, [sp, #24]
  42e958:	b	42eab4 <ferror@plt+0x2cd84>
  42e95c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e960:	add	x8, x8, #0x691
  42e964:	str	x8, [sp, #24]
  42e968:	b	42eab4 <ferror@plt+0x2cd84>
  42e96c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e970:	add	x8, x8, #0x69c
  42e974:	str	x8, [sp, #24]
  42e978:	b	42eab4 <ferror@plt+0x2cd84>
  42e97c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e980:	add	x8, x8, #0x6a8
  42e984:	str	x8, [sp, #24]
  42e988:	b	42eab4 <ferror@plt+0x2cd84>
  42e98c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e990:	add	x8, x8, #0x6b3
  42e994:	str	x8, [sp, #24]
  42e998:	b	42eab4 <ferror@plt+0x2cd84>
  42e99c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e9a0:	add	x8, x8, #0x6be
  42e9a4:	str	x8, [sp, #24]
  42e9a8:	b	42eab4 <ferror@plt+0x2cd84>
  42e9ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e9b0:	add	x8, x8, #0x6cc
  42e9b4:	str	x8, [sp, #24]
  42e9b8:	b	42eab4 <ferror@plt+0x2cd84>
  42e9bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e9c0:	add	x8, x8, #0x6da
  42e9c4:	str	x8, [sp, #24]
  42e9c8:	b	42eab4 <ferror@plt+0x2cd84>
  42e9cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e9d0:	add	x8, x8, #0x6e5
  42e9d4:	str	x8, [sp, #24]
  42e9d8:	b	42eab4 <ferror@plt+0x2cd84>
  42e9dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e9e0:	add	x8, x8, #0x6ef
  42e9e4:	str	x8, [sp, #24]
  42e9e8:	b	42eab4 <ferror@plt+0x2cd84>
  42e9ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42e9f0:	add	x8, x8, #0x6fa
  42e9f4:	str	x8, [sp, #24]
  42e9f8:	b	42eab4 <ferror@plt+0x2cd84>
  42e9fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea00:	add	x8, x8, #0x706
  42ea04:	str	x8, [sp, #24]
  42ea08:	b	42eab4 <ferror@plt+0x2cd84>
  42ea0c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea10:	add	x8, x8, #0x711
  42ea14:	str	x8, [sp, #24]
  42ea18:	b	42eab4 <ferror@plt+0x2cd84>
  42ea1c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea20:	add	x8, x8, #0x71c
  42ea24:	str	x8, [sp, #24]
  42ea28:	b	42eab4 <ferror@plt+0x2cd84>
  42ea2c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea30:	add	x8, x8, #0x727
  42ea34:	str	x8, [sp, #24]
  42ea38:	b	42eab4 <ferror@plt+0x2cd84>
  42ea3c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea40:	add	x8, x8, #0x733
  42ea44:	str	x8, [sp, #24]
  42ea48:	b	42eab4 <ferror@plt+0x2cd84>
  42ea4c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea50:	add	x8, x8, #0x73f
  42ea54:	str	x8, [sp, #24]
  42ea58:	b	42eab4 <ferror@plt+0x2cd84>
  42ea5c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea60:	add	x8, x8, #0x74d
  42ea64:	str	x8, [sp, #24]
  42ea68:	b	42eab4 <ferror@plt+0x2cd84>
  42ea6c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea70:	add	x8, x8, #0x759
  42ea74:	str	x8, [sp, #24]
  42ea78:	b	42eab4 <ferror@plt+0x2cd84>
  42ea7c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea80:	add	x8, x8, #0x766
  42ea84:	str	x8, [sp, #24]
  42ea88:	b	42eab4 <ferror@plt+0x2cd84>
  42ea8c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ea90:	add	x8, x8, #0x771
  42ea94:	str	x8, [sp, #24]
  42ea98:	b	42eab4 <ferror@plt+0x2cd84>
  42ea9c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eaa0:	add	x8, x8, #0x786
  42eaa4:	str	x8, [sp, #24]
  42eaa8:	b	42eab4 <ferror@plt+0x2cd84>
  42eaac:	mov	x8, xzr
  42eab0:	str	x8, [sp, #24]
  42eab4:	ldr	x0, [sp, #24]
  42eab8:	add	sp, sp, #0x20
  42eabc:	ret
  42eac0:	sub	sp, sp, #0x20
  42eac4:	str	x0, [sp, #16]
  42eac8:	ldr	x8, [sp, #16]
  42eacc:	subs	x8, x8, #0x0
  42ead0:	cmp	x8, #0x15
  42ead4:	str	x8, [sp, #8]
  42ead8:	b.hi	42ec54 <ferror@plt+0x2cf24>  // b.pmore
  42eadc:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42eae0:	add	x8, x8, #0xc8c
  42eae4:	ldr	x11, [sp, #8]
  42eae8:	ldrsw	x10, [x8, x11, lsl #2]
  42eaec:	add	x9, x8, x10
  42eaf0:	br	x9
  42eaf4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eaf8:	add	x8, x8, #0x799
  42eafc:	str	x8, [sp, #24]
  42eb00:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb04:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb08:	add	x8, x8, #0x7a4
  42eb0c:	str	x8, [sp, #24]
  42eb10:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb14:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb18:	add	x8, x8, #0x7ab
  42eb1c:	str	x8, [sp, #24]
  42eb20:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb24:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb28:	add	x8, x8, #0x7b3
  42eb2c:	str	x8, [sp, #24]
  42eb30:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb34:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb38:	add	x8, x8, #0x7bc
  42eb3c:	str	x8, [sp, #24]
  42eb40:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb44:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb48:	add	x8, x8, #0x7c5
  42eb4c:	str	x8, [sp, #24]
  42eb50:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb54:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb58:	add	x8, x8, #0x7d4
  42eb5c:	str	x8, [sp, #24]
  42eb60:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb64:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb68:	add	x8, x8, #0x7e4
  42eb6c:	str	x8, [sp, #24]
  42eb70:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb74:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb78:	add	x8, x8, #0x7f4
  42eb7c:	str	x8, [sp, #24]
  42eb80:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb84:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb88:	add	x8, x8, #0x804
  42eb8c:	str	x8, [sp, #24]
  42eb90:	b	42ec5c <ferror@plt+0x2cf2c>
  42eb94:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eb98:	add	x8, x8, #0x814
  42eb9c:	str	x8, [sp, #24]
  42eba0:	b	42ec5c <ferror@plt+0x2cf2c>
  42eba4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eba8:	add	x8, x8, #0x820
  42ebac:	str	x8, [sp, #24]
  42ebb0:	b	42ec5c <ferror@plt+0x2cf2c>
  42ebb4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ebb8:	add	x8, x8, #0x82c
  42ebbc:	str	x8, [sp, #24]
  42ebc0:	b	42ec5c <ferror@plt+0x2cf2c>
  42ebc4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ebc8:	add	x8, x8, #0x838
  42ebcc:	str	x8, [sp, #24]
  42ebd0:	b	42ec5c <ferror@plt+0x2cf2c>
  42ebd4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ebd8:	add	x8, x8, #0x844
  42ebdc:	str	x8, [sp, #24]
  42ebe0:	b	42ec5c <ferror@plt+0x2cf2c>
  42ebe4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ebe8:	add	x8, x8, #0x850
  42ebec:	str	x8, [sp, #24]
  42ebf0:	b	42ec5c <ferror@plt+0x2cf2c>
  42ebf4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ebf8:	add	x8, x8, #0x85d
  42ebfc:	str	x8, [sp, #24]
  42ec00:	b	42ec5c <ferror@plt+0x2cf2c>
  42ec04:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ec08:	add	x8, x8, #0x86c
  42ec0c:	str	x8, [sp, #24]
  42ec10:	b	42ec5c <ferror@plt+0x2cf2c>
  42ec14:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ec18:	add	x8, x8, #0x87b
  42ec1c:	str	x8, [sp, #24]
  42ec20:	b	42ec5c <ferror@plt+0x2cf2c>
  42ec24:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ec28:	add	x8, x8, #0x888
  42ec2c:	str	x8, [sp, #24]
  42ec30:	b	42ec5c <ferror@plt+0x2cf2c>
  42ec34:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ec38:	add	x8, x8, #0x897
  42ec3c:	str	x8, [sp, #24]
  42ec40:	b	42ec5c <ferror@plt+0x2cf2c>
  42ec44:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ec48:	add	x8, x8, #0x8ab
  42ec4c:	str	x8, [sp, #24]
  42ec50:	b	42ec5c <ferror@plt+0x2cf2c>
  42ec54:	mov	x8, xzr
  42ec58:	str	x8, [sp, #24]
  42ec5c:	ldr	x0, [sp, #24]
  42ec60:	add	sp, sp, #0x20
  42ec64:	ret
  42ec68:	sub	sp, sp, #0x20
  42ec6c:	str	x0, [sp, #16]
  42ec70:	ldr	x8, [sp, #16]
  42ec74:	subs	x8, x8, #0x0
  42ec78:	cmp	x8, #0x1f
  42ec7c:	str	x8, [sp, #8]
  42ec80:	b.hi	42ee9c <ferror@plt+0x2d16c>  // b.pmore
  42ec84:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42ec88:	add	x8, x8, #0xce4
  42ec8c:	ldr	x11, [sp, #8]
  42ec90:	ldrsw	x10, [x8, x11, lsl #2]
  42ec94:	add	x9, x8, x10
  42ec98:	br	x9
  42ec9c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eca0:	add	x8, x8, #0x8bd
  42eca4:	str	x8, [sp, #24]
  42eca8:	b	42eea4 <ferror@plt+0x2d174>
  42ecac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ecb0:	add	x8, x8, #0x8c9
  42ecb4:	str	x8, [sp, #24]
  42ecb8:	b	42eea4 <ferror@plt+0x2d174>
  42ecbc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ecc0:	add	x8, x8, #0x8d5
  42ecc4:	str	x8, [sp, #24]
  42ecc8:	b	42eea4 <ferror@plt+0x2d174>
  42eccc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ecd0:	add	x8, x8, #0x8e2
  42ecd4:	str	x8, [sp, #24]
  42ecd8:	b	42eea4 <ferror@plt+0x2d174>
  42ecdc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ece0:	add	x8, x8, #0x8ef
  42ece4:	str	x8, [sp, #24]
  42ece8:	b	42eea4 <ferror@plt+0x2d174>
  42ecec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ecf0:	add	x8, x8, #0x8fd
  42ecf4:	str	x8, [sp, #24]
  42ecf8:	b	42eea4 <ferror@plt+0x2d174>
  42ecfc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed00:	add	x8, x8, #0x90c
  42ed04:	str	x8, [sp, #24]
  42ed08:	b	42eea4 <ferror@plt+0x2d174>
  42ed0c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed10:	add	x8, x8, #0x91c
  42ed14:	str	x8, [sp, #24]
  42ed18:	b	42eea4 <ferror@plt+0x2d174>
  42ed1c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed20:	add	x8, x8, #0x92c
  42ed24:	str	x8, [sp, #24]
  42ed28:	b	42eea4 <ferror@plt+0x2d174>
  42ed2c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed30:	add	x8, x8, #0x93d
  42ed34:	str	x8, [sp, #24]
  42ed38:	b	42eea4 <ferror@plt+0x2d174>
  42ed3c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed40:	add	x8, x8, #0x94d
  42ed44:	str	x8, [sp, #24]
  42ed48:	b	42eea4 <ferror@plt+0x2d174>
  42ed4c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed50:	add	x8, x8, #0x95d
  42ed54:	str	x8, [sp, #24]
  42ed58:	b	42eea4 <ferror@plt+0x2d174>
  42ed5c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed60:	add	x8, x8, #0x96e
  42ed64:	str	x8, [sp, #24]
  42ed68:	b	42eea4 <ferror@plt+0x2d174>
  42ed6c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed70:	add	x8, x8, #0x97b
  42ed74:	str	x8, [sp, #24]
  42ed78:	b	42eea4 <ferror@plt+0x2d174>
  42ed7c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed80:	add	x8, x8, #0x988
  42ed84:	str	x8, [sp, #24]
  42ed88:	b	42eea4 <ferror@plt+0x2d174>
  42ed8c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ed90:	add	x8, x8, #0x994
  42ed94:	str	x8, [sp, #24]
  42ed98:	b	42eea4 <ferror@plt+0x2d174>
  42ed9c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eda0:	add	x8, x8, #0x9a0
  42eda4:	str	x8, [sp, #24]
  42eda8:	b	42eea4 <ferror@plt+0x2d174>
  42edac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42edb0:	add	x8, x8, #0x9ad
  42edb4:	str	x8, [sp, #24]
  42edb8:	b	42eea4 <ferror@plt+0x2d174>
  42edbc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42edc0:	add	x8, x8, #0x9ba
  42edc4:	str	x8, [sp, #24]
  42edc8:	b	42eea4 <ferror@plt+0x2d174>
  42edcc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42edd0:	add	x8, x8, #0x9c7
  42edd4:	str	x8, [sp, #24]
  42edd8:	b	42eea4 <ferror@plt+0x2d174>
  42eddc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ede0:	add	x8, x8, #0x9d4
  42ede4:	str	x8, [sp, #24]
  42ede8:	b	42eea4 <ferror@plt+0x2d174>
  42edec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42edf0:	add	x8, x8, #0x9e2
  42edf4:	str	x8, [sp, #24]
  42edf8:	b	42eea4 <ferror@plt+0x2d174>
  42edfc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee00:	add	x8, x8, #0x9ef
  42ee04:	str	x8, [sp, #24]
  42ee08:	b	42eea4 <ferror@plt+0x2d174>
  42ee0c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee10:	add	x8, x8, #0x9fc
  42ee14:	str	x8, [sp, #24]
  42ee18:	b	42eea4 <ferror@plt+0x2d174>
  42ee1c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee20:	add	x8, x8, #0xa0a
  42ee24:	str	x8, [sp, #24]
  42ee28:	b	42eea4 <ferror@plt+0x2d174>
  42ee2c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee30:	add	x8, x8, #0xa18
  42ee34:	str	x8, [sp, #24]
  42ee38:	b	42eea4 <ferror@plt+0x2d174>
  42ee3c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee40:	add	x8, x8, #0xa27
  42ee44:	str	x8, [sp, #24]
  42ee48:	b	42eea4 <ferror@plt+0x2d174>
  42ee4c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee50:	add	x8, x8, #0xa36
  42ee54:	str	x8, [sp, #24]
  42ee58:	b	42eea4 <ferror@plt+0x2d174>
  42ee5c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee60:	add	x8, x8, #0xa46
  42ee64:	str	x8, [sp, #24]
  42ee68:	b	42eea4 <ferror@plt+0x2d174>
  42ee6c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee70:	add	x8, x8, #0xa56
  42ee74:	str	x8, [sp, #24]
  42ee78:	b	42eea4 <ferror@plt+0x2d174>
  42ee7c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee80:	add	x8, x8, #0xa6a
  42ee84:	str	x8, [sp, #24]
  42ee88:	b	42eea4 <ferror@plt+0x2d174>
  42ee8c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ee90:	add	x8, x8, #0xa7f
  42ee94:	str	x8, [sp, #24]
  42ee98:	b	42eea4 <ferror@plt+0x2d174>
  42ee9c:	mov	x8, xzr
  42eea0:	str	x8, [sp, #24]
  42eea4:	ldr	x0, [sp, #24]
  42eea8:	add	sp, sp, #0x20
  42eeac:	ret
  42eeb0:	sub	sp, sp, #0x20
  42eeb4:	str	x0, [sp, #16]
  42eeb8:	ldr	x8, [sp, #16]
  42eebc:	subs	x8, x8, #0x0
  42eec0:	cmp	x8, #0x20
  42eec4:	str	x8, [sp, #8]
  42eec8:	b.hi	42f0f4 <ferror@plt+0x2d3c4>  // b.pmore
  42eecc:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42eed0:	add	x8, x8, #0xd64
  42eed4:	ldr	x11, [sp, #8]
  42eed8:	ldrsw	x10, [x8, x11, lsl #2]
  42eedc:	add	x9, x8, x10
  42eee0:	br	x9
  42eee4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eee8:	add	x8, x8, #0xa8f
  42eeec:	str	x8, [sp, #24]
  42eef0:	b	42f0fc <ferror@plt+0x2d3cc>
  42eef4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eef8:	add	x8, x8, #0xaa1
  42eefc:	str	x8, [sp, #24]
  42ef00:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef04:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef08:	add	x8, x8, #0xab1
  42ef0c:	str	x8, [sp, #24]
  42ef10:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef14:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef18:	add	x8, x8, #0xac7
  42ef1c:	str	x8, [sp, #24]
  42ef20:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef24:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef28:	add	x8, x8, #0xadd
  42ef2c:	str	x8, [sp, #24]
  42ef30:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef34:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef38:	add	x8, x8, #0xaf6
  42ef3c:	str	x8, [sp, #24]
  42ef40:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef44:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef48:	add	x8, x8, #0xb06
  42ef4c:	str	x8, [sp, #24]
  42ef50:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef54:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef58:	add	x8, x8, #0xb19
  42ef5c:	str	x8, [sp, #24]
  42ef60:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef64:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef68:	add	x8, x8, #0xb2c
  42ef6c:	str	x8, [sp, #24]
  42ef70:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef74:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef78:	add	x8, x8, #0xb3f
  42ef7c:	str	x8, [sp, #24]
  42ef80:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef84:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef88:	add	x8, x8, #0xb54
  42ef8c:	str	x8, [sp, #24]
  42ef90:	b	42f0fc <ferror@plt+0x2d3cc>
  42ef94:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42ef98:	add	x8, x8, #0xb6f
  42ef9c:	str	x8, [sp, #24]
  42efa0:	b	42f0fc <ferror@plt+0x2d3cc>
  42efa4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42efa8:	add	x8, x8, #0xb8a
  42efac:	str	x8, [sp, #24]
  42efb0:	b	42f0fc <ferror@plt+0x2d3cc>
  42efb4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42efb8:	add	x8, x8, #0xba3
  42efbc:	str	x8, [sp, #24]
  42efc0:	b	42f0fc <ferror@plt+0x2d3cc>
  42efc4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42efc8:	add	x8, x8, #0xbb9
  42efcc:	str	x8, [sp, #24]
  42efd0:	b	42f0fc <ferror@plt+0x2d3cc>
  42efd4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42efd8:	add	x8, x8, #0xbcd
  42efdc:	str	x8, [sp, #24]
  42efe0:	b	42f0fc <ferror@plt+0x2d3cc>
  42efe4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42efe8:	add	x8, x8, #0xbe1
  42efec:	str	x8, [sp, #24]
  42eff0:	b	42f0fc <ferror@plt+0x2d3cc>
  42eff4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42eff8:	add	x8, x8, #0xbf2
  42effc:	str	x8, [sp, #24]
  42f000:	b	42f0fc <ferror@plt+0x2d3cc>
  42f004:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f008:	add	x8, x8, #0xc09
  42f00c:	str	x8, [sp, #24]
  42f010:	b	42f0fc <ferror@plt+0x2d3cc>
  42f014:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f018:	add	x8, x8, #0xc1f
  42f01c:	str	x8, [sp, #24]
  42f020:	b	42f0fc <ferror@plt+0x2d3cc>
  42f024:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f028:	add	x8, x8, #0xc36
  42f02c:	str	x8, [sp, #24]
  42f030:	b	42f0fc <ferror@plt+0x2d3cc>
  42f034:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f038:	add	x8, x8, #0xc4d
  42f03c:	str	x8, [sp, #24]
  42f040:	b	42f0fc <ferror@plt+0x2d3cc>
  42f044:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f048:	add	x8, x8, #0xc5f
  42f04c:	str	x8, [sp, #24]
  42f050:	b	42f0fc <ferror@plt+0x2d3cc>
  42f054:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f058:	add	x8, x8, #0xc70
  42f05c:	str	x8, [sp, #24]
  42f060:	b	42f0fc <ferror@plt+0x2d3cc>
  42f064:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f068:	add	x8, x8, #0xc83
  42f06c:	str	x8, [sp, #24]
  42f070:	b	42f0fc <ferror@plt+0x2d3cc>
  42f074:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f078:	add	x8, x8, #0xc96
  42f07c:	str	x8, [sp, #24]
  42f080:	b	42f0fc <ferror@plt+0x2d3cc>
  42f084:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f088:	add	x8, x8, #0xcaf
  42f08c:	str	x8, [sp, #24]
  42f090:	b	42f0fc <ferror@plt+0x2d3cc>
  42f094:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f098:	add	x8, x8, #0xcc8
  42f09c:	str	x8, [sp, #24]
  42f0a0:	b	42f0fc <ferror@plt+0x2d3cc>
  42f0a4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f0a8:	add	x8, x8, #0xce1
  42f0ac:	str	x8, [sp, #24]
  42f0b0:	b	42f0fc <ferror@plt+0x2d3cc>
  42f0b4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f0b8:	add	x8, x8, #0xcfc
  42f0bc:	str	x8, [sp, #24]
  42f0c0:	b	42f0fc <ferror@plt+0x2d3cc>
  42f0c4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f0c8:	add	x8, x8, #0xd14
  42f0cc:	str	x8, [sp, #24]
  42f0d0:	b	42f0fc <ferror@plt+0x2d3cc>
  42f0d4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f0d8:	add	x8, x8, #0xd2e
  42f0dc:	str	x8, [sp, #24]
  42f0e0:	b	42f0fc <ferror@plt+0x2d3cc>
  42f0e4:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f0e8:	add	x8, x8, #0xd46
  42f0ec:	str	x8, [sp, #24]
  42f0f0:	b	42f0fc <ferror@plt+0x2d3cc>
  42f0f4:	mov	x8, xzr
  42f0f8:	str	x8, [sp, #24]
  42f0fc:	ldr	x0, [sp, #24]
  42f100:	add	sp, sp, #0x20
  42f104:	ret
  42f108:	sub	sp, sp, #0x20
  42f10c:	str	x0, [sp, #16]
  42f110:	ldr	x8, [sp, #16]
  42f114:	subs	x8, x8, #0x0
  42f118:	cmp	x8, #0x96
  42f11c:	str	x8, [sp, #8]
  42f120:	b.hi	42f4bc <ferror@plt+0x2d78c>  // b.pmore
  42f124:	adrp	x8, 47e000 <warn@@Base+0xcd44>
  42f128:	add	x8, x8, #0xde8
  42f12c:	ldr	x11, [sp, #8]
  42f130:	ldrsw	x10, [x8, x11, lsl #2]
  42f134:	add	x9, x8, x10
  42f138:	br	x9
  42f13c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f140:	add	x8, x8, #0xd61
  42f144:	str	x8, [sp, #24]
  42f148:	b	42f4c4 <ferror@plt+0x2d794>
  42f14c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f150:	add	x8, x8, #0xd6d
  42f154:	str	x8, [sp, #24]
  42f158:	b	42f4c4 <ferror@plt+0x2d794>
  42f15c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f160:	add	x8, x8, #0xd7a
  42f164:	str	x8, [sp, #24]
  42f168:	b	42f4c4 <ferror@plt+0x2d794>
  42f16c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f170:	add	x8, x8, #0xd88
  42f174:	str	x8, [sp, #24]
  42f178:	b	42f4c4 <ferror@plt+0x2d794>
  42f17c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f180:	add	x8, x8, #0xd95
  42f184:	str	x8, [sp, #24]
  42f188:	b	42f4c4 <ferror@plt+0x2d794>
  42f18c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f190:	add	x8, x8, #0xda3
  42f194:	str	x8, [sp, #24]
  42f198:	b	42f4c4 <ferror@plt+0x2d794>
  42f19c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f1a0:	add	x8, x8, #0xdb1
  42f1a4:	str	x8, [sp, #24]
  42f1a8:	b	42f4c4 <ferror@plt+0x2d794>
  42f1ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f1b0:	add	x8, x8, #0xdbd
  42f1b4:	str	x8, [sp, #24]
  42f1b8:	b	42f4c4 <ferror@plt+0x2d794>
  42f1bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f1c0:	add	x8, x8, #0xdca
  42f1c4:	str	x8, [sp, #24]
  42f1c8:	b	42f4c4 <ferror@plt+0x2d794>
  42f1cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f1d0:	add	x8, x8, #0xdd7
  42f1d4:	str	x8, [sp, #24]
  42f1d8:	b	42f4c4 <ferror@plt+0x2d794>
  42f1dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f1e0:	add	x8, x8, #0xdeb
  42f1e4:	str	x8, [sp, #24]
  42f1e8:	b	42f4c4 <ferror@plt+0x2d794>
  42f1ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f1f0:	add	x8, x8, #0xdff
  42f1f4:	str	x8, [sp, #24]
  42f1f8:	b	42f4c4 <ferror@plt+0x2d794>
  42f1fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f200:	add	x8, x8, #0xe12
  42f204:	str	x8, [sp, #24]
  42f208:	b	42f4c4 <ferror@plt+0x2d794>
  42f20c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f210:	add	x8, x8, #0xe21
  42f214:	str	x8, [sp, #24]
  42f218:	b	42f4c4 <ferror@plt+0x2d794>
  42f21c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f220:	add	x8, x8, #0xe30
  42f224:	str	x8, [sp, #24]
  42f228:	b	42f4c4 <ferror@plt+0x2d794>
  42f22c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f230:	add	x8, x8, #0xe3e
  42f234:	str	x8, [sp, #24]
  42f238:	b	42f4c4 <ferror@plt+0x2d794>
  42f23c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f240:	add	x8, x8, #0xe4c
  42f244:	str	x8, [sp, #24]
  42f248:	b	42f4c4 <ferror@plt+0x2d794>
  42f24c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f250:	add	x8, x8, #0xe5d
  42f254:	str	x8, [sp, #24]
  42f258:	b	42f4c4 <ferror@plt+0x2d794>
  42f25c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f260:	add	x8, x8, #0xe6e
  42f264:	str	x8, [sp, #24]
  42f268:	b	42f4c4 <ferror@plt+0x2d794>
  42f26c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f270:	add	x8, x8, #0xe81
  42f274:	str	x8, [sp, #24]
  42f278:	b	42f4c4 <ferror@plt+0x2d794>
  42f27c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f280:	add	x8, x8, #0xe91
  42f284:	str	x8, [sp, #24]
  42f288:	b	42f4c4 <ferror@plt+0x2d794>
  42f28c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f290:	add	x8, x8, #0xe9f
  42f294:	str	x8, [sp, #24]
  42f298:	b	42f4c4 <ferror@plt+0x2d794>
  42f29c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f2a0:	add	x8, x8, #0xeaf
  42f2a4:	str	x8, [sp, #24]
  42f2a8:	b	42f4c4 <ferror@plt+0x2d794>
  42f2ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f2b0:	add	x8, x8, #0xebc
  42f2b4:	str	x8, [sp, #24]
  42f2b8:	b	42f4c4 <ferror@plt+0x2d794>
  42f2bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f2c0:	add	x8, x8, #0xeca
  42f2c4:	str	x8, [sp, #24]
  42f2c8:	b	42f4c4 <ferror@plt+0x2d794>
  42f2cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f2d0:	add	x8, x8, #0xed7
  42f2d4:	str	x8, [sp, #24]
  42f2d8:	b	42f4c4 <ferror@plt+0x2d794>
  42f2dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f2e0:	add	x8, x8, #0xee5
  42f2e4:	str	x8, [sp, #24]
  42f2e8:	b	42f4c4 <ferror@plt+0x2d794>
  42f2ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f2f0:	add	x8, x8, #0xef3
  42f2f4:	str	x8, [sp, #24]
  42f2f8:	b	42f4c4 <ferror@plt+0x2d794>
  42f2fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f300:	add	x8, x8, #0xeff
  42f304:	str	x8, [sp, #24]
  42f308:	b	42f4c4 <ferror@plt+0x2d794>
  42f30c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f310:	add	x8, x8, #0xf0c
  42f314:	str	x8, [sp, #24]
  42f318:	b	42f4c4 <ferror@plt+0x2d794>
  42f31c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f320:	add	x8, x8, #0xf19
  42f324:	str	x8, [sp, #24]
  42f328:	b	42f4c4 <ferror@plt+0x2d794>
  42f32c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f330:	add	x8, x8, #0xf2d
  42f334:	str	x8, [sp, #24]
  42f338:	b	42f4c4 <ferror@plt+0x2d794>
  42f33c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f340:	add	x8, x8, #0xf41
  42f344:	str	x8, [sp, #24]
  42f348:	b	42f4c4 <ferror@plt+0x2d794>
  42f34c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f350:	add	x8, x8, #0xf54
  42f354:	str	x8, [sp, #24]
  42f358:	b	42f4c4 <ferror@plt+0x2d794>
  42f35c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f360:	add	x8, x8, #0xf63
  42f364:	str	x8, [sp, #24]
  42f368:	b	42f4c4 <ferror@plt+0x2d794>
  42f36c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f370:	add	x8, x8, #0xf72
  42f374:	str	x8, [sp, #24]
  42f378:	b	42f4c4 <ferror@plt+0x2d794>
  42f37c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f380:	add	x8, x8, #0xf80
  42f384:	str	x8, [sp, #24]
  42f388:	b	42f4c4 <ferror@plt+0x2d794>
  42f38c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f390:	add	x8, x8, #0xf8e
  42f394:	str	x8, [sp, #24]
  42f398:	b	42f4c4 <ferror@plt+0x2d794>
  42f39c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f3a0:	add	x8, x8, #0xf9f
  42f3a4:	str	x8, [sp, #24]
  42f3a8:	b	42f4c4 <ferror@plt+0x2d794>
  42f3ac:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f3b0:	add	x8, x8, #0xfb0
  42f3b4:	str	x8, [sp, #24]
  42f3b8:	b	42f4c4 <ferror@plt+0x2d794>
  42f3bc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f3c0:	add	x8, x8, #0xfbb
  42f3c4:	str	x8, [sp, #24]
  42f3c8:	b	42f4c4 <ferror@plt+0x2d794>
  42f3cc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f3d0:	add	x8, x8, #0xfc8
  42f3d4:	str	x8, [sp, #24]
  42f3d8:	b	42f4c4 <ferror@plt+0x2d794>
  42f3dc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f3e0:	add	x8, x8, #0xfd5
  42f3e4:	str	x8, [sp, #24]
  42f3e8:	b	42f4c4 <ferror@plt+0x2d794>
  42f3ec:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f3f0:	add	x8, x8, #0xfe2
  42f3f4:	str	x8, [sp, #24]
  42f3f8:	b	42f4c4 <ferror@plt+0x2d794>
  42f3fc:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f400:	add	x8, x8, #0xfef
  42f404:	str	x8, [sp, #24]
  42f408:	b	42f4c4 <ferror@plt+0x2d794>
  42f40c:	adrp	x8, 493000 <warn@@Base+0x21d44>
  42f410:	add	x8, x8, #0xffc
  42f414:	str	x8, [sp, #24]
  42f418:	b	42f4c4 <ferror@plt+0x2d794>
  42f41c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f420:	add	x8, x8, #0xa
  42f424:	str	x8, [sp, #24]
  42f428:	b	42f4c4 <ferror@plt+0x2d794>
  42f42c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f430:	add	x8, x8, #0x18
  42f434:	str	x8, [sp, #24]
  42f438:	b	42f4c4 <ferror@plt+0x2d794>
  42f43c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f440:	add	x8, x8, #0x29
  42f444:	str	x8, [sp, #24]
  42f448:	b	42f4c4 <ferror@plt+0x2d794>
  42f44c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f450:	add	x8, x8, #0x39
  42f454:	str	x8, [sp, #24]
  42f458:	b	42f4c4 <ferror@plt+0x2d794>
  42f45c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f460:	add	x8, x8, #0x46
  42f464:	str	x8, [sp, #24]
  42f468:	b	42f4c4 <ferror@plt+0x2d794>
  42f46c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f470:	add	x8, x8, #0x52
  42f474:	str	x8, [sp, #24]
  42f478:	b	42f4c4 <ferror@plt+0x2d794>
  42f47c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f480:	add	x8, x8, #0x5f
  42f484:	str	x8, [sp, #24]
  42f488:	b	42f4c4 <ferror@plt+0x2d794>
  42f48c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f490:	add	x8, x8, #0x6c
  42f494:	str	x8, [sp, #24]
  42f498:	b	42f4c4 <ferror@plt+0x2d794>
  42f49c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f4a0:	add	x8, x8, #0x79
  42f4a4:	str	x8, [sp, #24]
  42f4a8:	b	42f4c4 <ferror@plt+0x2d794>
  42f4ac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f4b0:	add	x8, x8, #0x89
  42f4b4:	str	x8, [sp, #24]
  42f4b8:	b	42f4c4 <ferror@plt+0x2d794>
  42f4bc:	mov	x8, xzr
  42f4c0:	str	x8, [sp, #24]
  42f4c4:	ldr	x0, [sp, #24]
  42f4c8:	add	sp, sp, #0x20
  42f4cc:	ret
  42f4d0:	sub	sp, sp, #0x20
  42f4d4:	str	x0, [sp, #16]
  42f4d8:	ldr	x8, [sp, #16]
  42f4dc:	subs	x8, x8, #0x0
  42f4e0:	cmp	x8, #0x96
  42f4e4:	str	x8, [sp, #8]
  42f4e8:	b.hi	42f934 <ferror@plt+0x2dc04>  // b.pmore
  42f4ec:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  42f4f0:	add	x8, x8, #0x44
  42f4f4:	ldr	x11, [sp, #8]
  42f4f8:	ldrsw	x10, [x8, x11, lsl #2]
  42f4fc:	add	x9, x8, x10
  42f500:	br	x9
  42f504:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f508:	add	x8, x8, #0x99
  42f50c:	str	x8, [sp, #24]
  42f510:	b	42f93c <ferror@plt+0x2dc0c>
  42f514:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f518:	add	x8, x8, #0xa3
  42f51c:	str	x8, [sp, #24]
  42f520:	b	42f93c <ferror@plt+0x2dc0c>
  42f524:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f528:	add	x8, x8, #0xae
  42f52c:	str	x8, [sp, #24]
  42f530:	b	42f93c <ferror@plt+0x2dc0c>
  42f534:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f538:	add	x8, x8, #0xba
  42f53c:	str	x8, [sp, #24]
  42f540:	b	42f93c <ferror@plt+0x2dc0c>
  42f544:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f548:	add	x8, x8, #0xc5
  42f54c:	str	x8, [sp, #24]
  42f550:	b	42f93c <ferror@plt+0x2dc0c>
  42f554:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f558:	add	x8, x8, #0xd1
  42f55c:	str	x8, [sp, #24]
  42f560:	b	42f93c <ferror@plt+0x2dc0c>
  42f564:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f568:	add	x8, x8, #0xdd
  42f56c:	str	x8, [sp, #24]
  42f570:	b	42f93c <ferror@plt+0x2dc0c>
  42f574:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f578:	add	x8, x8, #0xe7
  42f57c:	str	x8, [sp, #24]
  42f580:	b	42f93c <ferror@plt+0x2dc0c>
  42f584:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f588:	add	x8, x8, #0xf2
  42f58c:	str	x8, [sp, #24]
  42f590:	b	42f93c <ferror@plt+0x2dc0c>
  42f594:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f598:	add	x8, x8, #0xfd
  42f59c:	str	x8, [sp, #24]
  42f5a0:	b	42f93c <ferror@plt+0x2dc0c>
  42f5a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f5a8:	add	x8, x8, #0x10f
  42f5ac:	str	x8, [sp, #24]
  42f5b0:	b	42f93c <ferror@plt+0x2dc0c>
  42f5b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f5b8:	add	x8, x8, #0x121
  42f5bc:	str	x8, [sp, #24]
  42f5c0:	b	42f93c <ferror@plt+0x2dc0c>
  42f5c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f5c8:	add	x8, x8, #0x132
  42f5cc:	str	x8, [sp, #24]
  42f5d0:	b	42f93c <ferror@plt+0x2dc0c>
  42f5d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f5d8:	add	x8, x8, #0x13f
  42f5dc:	str	x8, [sp, #24]
  42f5e0:	b	42f93c <ferror@plt+0x2dc0c>
  42f5e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f5e8:	add	x8, x8, #0x14c
  42f5ec:	str	x8, [sp, #24]
  42f5f0:	b	42f93c <ferror@plt+0x2dc0c>
  42f5f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f5f8:	add	x8, x8, #0x158
  42f5fc:	str	x8, [sp, #24]
  42f600:	b	42f93c <ferror@plt+0x2dc0c>
  42f604:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f608:	add	x8, x8, #0x164
  42f60c:	str	x8, [sp, #24]
  42f610:	b	42f93c <ferror@plt+0x2dc0c>
  42f614:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f618:	add	x8, x8, #0x173
  42f61c:	str	x8, [sp, #24]
  42f620:	b	42f93c <ferror@plt+0x2dc0c>
  42f624:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f628:	add	x8, x8, #0x182
  42f62c:	str	x8, [sp, #24]
  42f630:	b	42f93c <ferror@plt+0x2dc0c>
  42f634:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f638:	add	x8, x8, #0x193
  42f63c:	str	x8, [sp, #24]
  42f640:	b	42f93c <ferror@plt+0x2dc0c>
  42f644:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f648:	add	x8, x8, #0x1a3
  42f64c:	str	x8, [sp, #24]
  42f650:	b	42f93c <ferror@plt+0x2dc0c>
  42f654:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f658:	add	x8, x8, #0x1b1
  42f65c:	str	x8, [sp, #24]
  42f660:	b	42f93c <ferror@plt+0x2dc0c>
  42f664:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f668:	add	x8, x8, #0x1bf
  42f66c:	str	x8, [sp, #24]
  42f670:	b	42f93c <ferror@plt+0x2dc0c>
  42f674:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f678:	add	x8, x8, #0x1cd
  42f67c:	str	x8, [sp, #24]
  42f680:	b	42f93c <ferror@plt+0x2dc0c>
  42f684:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f688:	add	x8, x8, #0x1dc
  42f68c:	str	x8, [sp, #24]
  42f690:	b	42f93c <ferror@plt+0x2dc0c>
  42f694:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f698:	add	x8, x8, #0x1ea
  42f69c:	str	x8, [sp, #24]
  42f6a0:	b	42f93c <ferror@plt+0x2dc0c>
  42f6a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f6a8:	add	x8, x8, #0x1f9
  42f6ac:	str	x8, [sp, #24]
  42f6b0:	b	42f93c <ferror@plt+0x2dc0c>
  42f6b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f6b8:	add	x8, x8, #0x208
  42f6bc:	str	x8, [sp, #24]
  42f6c0:	b	42f93c <ferror@plt+0x2dc0c>
  42f6c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f6c8:	add	x8, x8, #0x217
  42f6cc:	str	x8, [sp, #24]
  42f6d0:	b	42f93c <ferror@plt+0x2dc0c>
  42f6d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f6d8:	add	x8, x8, #0x224
  42f6dc:	str	x8, [sp, #24]
  42f6e0:	b	42f93c <ferror@plt+0x2dc0c>
  42f6e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f6e8:	add	x8, x8, #0x233
  42f6ec:	str	x8, [sp, #24]
  42f6f0:	b	42f93c <ferror@plt+0x2dc0c>
  42f6f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f6f8:	add	x8, x8, #0x242
  42f6fc:	str	x8, [sp, #24]
  42f700:	b	42f93c <ferror@plt+0x2dc0c>
  42f704:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f708:	add	x8, x8, #0x251
  42f70c:	str	x8, [sp, #24]
  42f710:	b	42f93c <ferror@plt+0x2dc0c>
  42f714:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f718:	add	x8, x8, #0x25f
  42f71c:	str	x8, [sp, #24]
  42f720:	b	42f93c <ferror@plt+0x2dc0c>
  42f724:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f728:	add	x8, x8, #0x26a
  42f72c:	str	x8, [sp, #24]
  42f730:	b	42f93c <ferror@plt+0x2dc0c>
  42f734:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f738:	add	x8, x8, #0x276
  42f73c:	str	x8, [sp, #24]
  42f740:	b	42f93c <ferror@plt+0x2dc0c>
  42f744:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f748:	add	x8, x8, #0x281
  42f74c:	str	x8, [sp, #24]
  42f750:	b	42f93c <ferror@plt+0x2dc0c>
  42f754:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f758:	add	x8, x8, #0x28d
  42f75c:	str	x8, [sp, #24]
  42f760:	b	42f93c <ferror@plt+0x2dc0c>
  42f764:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f768:	add	x8, x8, #0x299
  42f76c:	str	x8, [sp, #24]
  42f770:	b	42f93c <ferror@plt+0x2dc0c>
  42f774:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f778:	add	x8, x8, #0x2a3
  42f77c:	str	x8, [sp, #24]
  42f780:	b	42f93c <ferror@plt+0x2dc0c>
  42f784:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f788:	add	x8, x8, #0x2ae
  42f78c:	str	x8, [sp, #24]
  42f790:	b	42f93c <ferror@plt+0x2dc0c>
  42f794:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f798:	add	x8, x8, #0x2b9
  42f79c:	str	x8, [sp, #24]
  42f7a0:	b	42f93c <ferror@plt+0x2dc0c>
  42f7a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f7a8:	add	x8, x8, #0x2cb
  42f7ac:	str	x8, [sp, #24]
  42f7b0:	b	42f93c <ferror@plt+0x2dc0c>
  42f7b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f7b8:	add	x8, x8, #0x2dd
  42f7bc:	str	x8, [sp, #24]
  42f7c0:	b	42f93c <ferror@plt+0x2dc0c>
  42f7c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f7c8:	add	x8, x8, #0x2ee
  42f7cc:	str	x8, [sp, #24]
  42f7d0:	b	42f93c <ferror@plt+0x2dc0c>
  42f7d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f7d8:	add	x8, x8, #0x2fb
  42f7dc:	str	x8, [sp, #24]
  42f7e0:	b	42f93c <ferror@plt+0x2dc0c>
  42f7e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f7e8:	add	x8, x8, #0x308
  42f7ec:	str	x8, [sp, #24]
  42f7f0:	b	42f93c <ferror@plt+0x2dc0c>
  42f7f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f7f8:	add	x8, x8, #0x314
  42f7fc:	str	x8, [sp, #24]
  42f800:	b	42f93c <ferror@plt+0x2dc0c>
  42f804:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f808:	add	x8, x8, #0x320
  42f80c:	str	x8, [sp, #24]
  42f810:	b	42f93c <ferror@plt+0x2dc0c>
  42f814:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f818:	add	x8, x8, #0x32f
  42f81c:	str	x8, [sp, #24]
  42f820:	b	42f93c <ferror@plt+0x2dc0c>
  42f824:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f828:	add	x8, x8, #0x33e
  42f82c:	str	x8, [sp, #24]
  42f830:	b	42f93c <ferror@plt+0x2dc0c>
  42f834:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f838:	add	x8, x8, #0x347
  42f83c:	str	x8, [sp, #24]
  42f840:	b	42f93c <ferror@plt+0x2dc0c>
  42f844:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f848:	add	x8, x8, #0x352
  42f84c:	str	x8, [sp, #24]
  42f850:	b	42f93c <ferror@plt+0x2dc0c>
  42f854:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f858:	add	x8, x8, #0x35d
  42f85c:	str	x8, [sp, #24]
  42f860:	b	42f93c <ferror@plt+0x2dc0c>
  42f864:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f868:	add	x8, x8, #0x368
  42f86c:	str	x8, [sp, #24]
  42f870:	b	42f93c <ferror@plt+0x2dc0c>
  42f874:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f878:	add	x8, x8, #0x373
  42f87c:	str	x8, [sp, #24]
  42f880:	b	42f93c <ferror@plt+0x2dc0c>
  42f884:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f888:	add	x8, x8, #0x37e
  42f88c:	str	x8, [sp, #24]
  42f890:	b	42f93c <ferror@plt+0x2dc0c>
  42f894:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f898:	add	x8, x8, #0x38a
  42f89c:	str	x8, [sp, #24]
  42f8a0:	b	42f93c <ferror@plt+0x2dc0c>
  42f8a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f8a8:	add	x8, x8, #0x396
  42f8ac:	str	x8, [sp, #24]
  42f8b0:	b	42f93c <ferror@plt+0x2dc0c>
  42f8b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f8b8:	add	x8, x8, #0x3a5
  42f8bc:	str	x8, [sp, #24]
  42f8c0:	b	42f93c <ferror@plt+0x2dc0c>
  42f8c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f8c8:	add	x8, x8, #0x3b3
  42f8cc:	str	x8, [sp, #24]
  42f8d0:	b	42f93c <ferror@plt+0x2dc0c>
  42f8d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f8d8:	add	x8, x8, #0x3be
  42f8dc:	str	x8, [sp, #24]
  42f8e0:	b	42f93c <ferror@plt+0x2dc0c>
  42f8e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f8e8:	add	x8, x8, #0x3c8
  42f8ec:	str	x8, [sp, #24]
  42f8f0:	b	42f93c <ferror@plt+0x2dc0c>
  42f8f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f8f8:	add	x8, x8, #0x3d3
  42f8fc:	str	x8, [sp, #24]
  42f900:	b	42f93c <ferror@plt+0x2dc0c>
  42f904:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f908:	add	x8, x8, #0x3de
  42f90c:	str	x8, [sp, #24]
  42f910:	b	42f93c <ferror@plt+0x2dc0c>
  42f914:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f918:	add	x8, x8, #0x3e9
  42f91c:	str	x8, [sp, #24]
  42f920:	b	42f93c <ferror@plt+0x2dc0c>
  42f924:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f928:	add	x8, x8, #0x3f7
  42f92c:	str	x8, [sp, #24]
  42f930:	b	42f93c <ferror@plt+0x2dc0c>
  42f934:	mov	x8, xzr
  42f938:	str	x8, [sp, #24]
  42f93c:	ldr	x0, [sp, #24]
  42f940:	add	sp, sp, #0x20
  42f944:	ret
  42f948:	sub	sp, sp, #0x20
  42f94c:	str	x0, [sp, #16]
  42f950:	ldr	x8, [sp, #16]
  42f954:	subs	x8, x8, #0x0
  42f958:	cmp	x8, #0x3d
  42f95c:	str	x8, [sp, #8]
  42f960:	b.hi	42fc8c <ferror@plt+0x2df5c>  // b.pmore
  42f964:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  42f968:	add	x8, x8, #0x2a0
  42f96c:	ldr	x11, [sp, #8]
  42f970:	ldrsw	x10, [x8, x11, lsl #2]
  42f974:	add	x9, x8, x10
  42f978:	br	x9
  42f97c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f980:	add	x8, x8, #0x405
  42f984:	str	x8, [sp, #24]
  42f988:	b	42fc94 <ferror@plt+0x2df64>
  42f98c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f990:	add	x8, x8, #0x416
  42f994:	str	x8, [sp, #24]
  42f998:	b	42fc94 <ferror@plt+0x2df64>
  42f99c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f9a0:	add	x8, x8, #0x427
  42f9a4:	str	x8, [sp, #24]
  42f9a8:	b	42fc94 <ferror@plt+0x2df64>
  42f9ac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f9b0:	add	x8, x8, #0x436
  42f9b4:	str	x8, [sp, #24]
  42f9b8:	b	42fc94 <ferror@plt+0x2df64>
  42f9bc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f9c0:	add	x8, x8, #0x443
  42f9c4:	str	x8, [sp, #24]
  42f9c8:	b	42fc94 <ferror@plt+0x2df64>
  42f9cc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f9d0:	add	x8, x8, #0x455
  42f9d4:	str	x8, [sp, #24]
  42f9d8:	b	42fc94 <ferror@plt+0x2df64>
  42f9dc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f9e0:	add	x8, x8, #0x467
  42f9e4:	str	x8, [sp, #24]
  42f9e8:	b	42fc94 <ferror@plt+0x2df64>
  42f9ec:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42f9f0:	add	x8, x8, #0x478
  42f9f4:	str	x8, [sp, #24]
  42f9f8:	b	42fc94 <ferror@plt+0x2df64>
  42f9fc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa00:	add	x8, x8, #0x489
  42fa04:	str	x8, [sp, #24]
  42fa08:	b	42fc94 <ferror@plt+0x2df64>
  42fa0c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa10:	add	x8, x8, #0x49a
  42fa14:	str	x8, [sp, #24]
  42fa18:	b	42fc94 <ferror@plt+0x2df64>
  42fa1c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa20:	add	x8, x8, #0x4ab
  42fa24:	str	x8, [sp, #24]
  42fa28:	b	42fc94 <ferror@plt+0x2df64>
  42fa2c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa30:	add	x8, x8, #0x4bc
  42fa34:	str	x8, [sp, #24]
  42fa38:	b	42fc94 <ferror@plt+0x2df64>
  42fa3c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa40:	add	x8, x8, #0x4cd
  42fa44:	str	x8, [sp, #24]
  42fa48:	b	42fc94 <ferror@plt+0x2df64>
  42fa4c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa50:	add	x8, x8, #0x4de
  42fa54:	str	x8, [sp, #24]
  42fa58:	b	42fc94 <ferror@plt+0x2df64>
  42fa5c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa60:	add	x8, x8, #0x4eb
  42fa64:	str	x8, [sp, #24]
  42fa68:	b	42fc94 <ferror@plt+0x2df64>
  42fa6c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa70:	add	x8, x8, #0x4f8
  42fa74:	str	x8, [sp, #24]
  42fa78:	b	42fc94 <ferror@plt+0x2df64>
  42fa7c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa80:	add	x8, x8, #0x505
  42fa84:	str	x8, [sp, #24]
  42fa88:	b	42fc94 <ferror@plt+0x2df64>
  42fa8c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fa90:	add	x8, x8, #0x513
  42fa94:	str	x8, [sp, #24]
  42fa98:	b	42fc94 <ferror@plt+0x2df64>
  42fa9c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42faa0:	add	x8, x8, #0x529
  42faa4:	str	x8, [sp, #24]
  42faa8:	b	42fc94 <ferror@plt+0x2df64>
  42faac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fab0:	add	x8, x8, #0x53d
  42fab4:	str	x8, [sp, #24]
  42fab8:	b	42fc94 <ferror@plt+0x2df64>
  42fabc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fac0:	add	x8, x8, #0x551
  42fac4:	str	x8, [sp, #24]
  42fac8:	b	42fc94 <ferror@plt+0x2df64>
  42facc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fad0:	add	x8, x8, #0x565
  42fad4:	str	x8, [sp, #24]
  42fad8:	b	42fc94 <ferror@plt+0x2df64>
  42fadc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fae0:	add	x8, x8, #0x57b
  42fae4:	str	x8, [sp, #24]
  42fae8:	b	42fc94 <ferror@plt+0x2df64>
  42faec:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42faf0:	add	x8, x8, #0x58e
  42faf4:	str	x8, [sp, #24]
  42faf8:	b	42fc94 <ferror@plt+0x2df64>
  42fafc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb00:	add	x8, x8, #0x5a1
  42fb04:	str	x8, [sp, #24]
  42fb08:	b	42fc94 <ferror@plt+0x2df64>
  42fb0c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb10:	add	x8, x8, #0x5b4
  42fb14:	str	x8, [sp, #24]
  42fb18:	b	42fc94 <ferror@plt+0x2df64>
  42fb1c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb20:	add	x8, x8, #0x5c5
  42fb24:	str	x8, [sp, #24]
  42fb28:	b	42fc94 <ferror@plt+0x2df64>
  42fb2c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb30:	add	x8, x8, #0x5d6
  42fb34:	str	x8, [sp, #24]
  42fb38:	b	42fc94 <ferror@plt+0x2df64>
  42fb3c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb40:	add	x8, x8, #0x5ec
  42fb44:	str	x8, [sp, #24]
  42fb48:	b	42fc94 <ferror@plt+0x2df64>
  42fb4c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb50:	add	x8, x8, #0x5fb
  42fb54:	str	x8, [sp, #24]
  42fb58:	b	42fc94 <ferror@plt+0x2df64>
  42fb5c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb60:	add	x8, x8, #0x607
  42fb64:	str	x8, [sp, #24]
  42fb68:	b	42fc94 <ferror@plt+0x2df64>
  42fb6c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb70:	add	x8, x8, #0x614
  42fb74:	str	x8, [sp, #24]
  42fb78:	b	42fc94 <ferror@plt+0x2df64>
  42fb7c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb80:	add	x8, x8, #0x625
  42fb84:	str	x8, [sp, #24]
  42fb88:	b	42fc94 <ferror@plt+0x2df64>
  42fb8c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fb90:	add	x8, x8, #0x636
  42fb94:	str	x8, [sp, #24]
  42fb98:	b	42fc94 <ferror@plt+0x2df64>
  42fb9c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fba0:	add	x8, x8, #0x647
  42fba4:	str	x8, [sp, #24]
  42fba8:	b	42fc94 <ferror@plt+0x2df64>
  42fbac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fbb0:	add	x8, x8, #0x656
  42fbb4:	str	x8, [sp, #24]
  42fbb8:	b	42fc94 <ferror@plt+0x2df64>
  42fbbc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fbc0:	add	x8, x8, #0x666
  42fbc4:	str	x8, [sp, #24]
  42fbc8:	b	42fc94 <ferror@plt+0x2df64>
  42fbcc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fbd0:	add	x8, x8, #0x67b
  42fbd4:	str	x8, [sp, #24]
  42fbd8:	b	42fc94 <ferror@plt+0x2df64>
  42fbdc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fbe0:	add	x8, x8, #0x690
  42fbe4:	str	x8, [sp, #24]
  42fbe8:	b	42fc94 <ferror@plt+0x2df64>
  42fbec:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fbf0:	add	x8, x8, #0x6a0
  42fbf4:	str	x8, [sp, #24]
  42fbf8:	b	42fc94 <ferror@plt+0x2df64>
  42fbfc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc00:	add	x8, x8, #0x6af
  42fc04:	str	x8, [sp, #24]
  42fc08:	b	42fc94 <ferror@plt+0x2df64>
  42fc0c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc10:	add	x8, x8, #0x6c4
  42fc14:	str	x8, [sp, #24]
  42fc18:	b	42fc94 <ferror@plt+0x2df64>
  42fc1c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc20:	add	x8, x8, #0x6de
  42fc24:	str	x8, [sp, #24]
  42fc28:	b	42fc94 <ferror@plt+0x2df64>
  42fc2c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc30:	add	x8, x8, #0x6f8
  42fc34:	str	x8, [sp, #24]
  42fc38:	b	42fc94 <ferror@plt+0x2df64>
  42fc3c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc40:	add	x8, x8, #0x70a
  42fc44:	str	x8, [sp, #24]
  42fc48:	b	42fc94 <ferror@plt+0x2df64>
  42fc4c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc50:	add	x8, x8, #0x71d
  42fc54:	str	x8, [sp, #24]
  42fc58:	b	42fc94 <ferror@plt+0x2df64>
  42fc5c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc60:	add	x8, x8, #0x730
  42fc64:	str	x8, [sp, #24]
  42fc68:	b	42fc94 <ferror@plt+0x2df64>
  42fc6c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc70:	add	x8, x8, #0x73f
  42fc74:	str	x8, [sp, #24]
  42fc78:	b	42fc94 <ferror@plt+0x2df64>
  42fc7c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fc80:	add	x8, x8, #0x753
  42fc84:	str	x8, [sp, #24]
  42fc88:	b	42fc94 <ferror@plt+0x2df64>
  42fc8c:	mov	x8, xzr
  42fc90:	str	x8, [sp, #24]
  42fc94:	ldr	x0, [sp, #24]
  42fc98:	add	sp, sp, #0x20
  42fc9c:	ret
  42fca0:	sub	sp, sp, #0x20
  42fca4:	str	x0, [sp, #16]
  42fca8:	ldr	x8, [sp, #16]
  42fcac:	subs	x8, x8, #0x0
  42fcb0:	cmp	x8, #0x8
  42fcb4:	str	x8, [sp, #8]
  42fcb8:	b.hi	42fd64 <ferror@plt+0x2e034>  // b.pmore
  42fcbc:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  42fcc0:	add	x8, x8, #0x398
  42fcc4:	ldr	x11, [sp, #8]
  42fcc8:	ldrsw	x10, [x8, x11, lsl #2]
  42fccc:	add	x9, x8, x10
  42fcd0:	br	x9
  42fcd4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fcd8:	add	x8, x8, #0x767
  42fcdc:	str	x8, [sp, #24]
  42fce0:	b	42fd6c <ferror@plt+0x2e03c>
  42fce4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fce8:	add	x8, x8, #0x774
  42fcec:	str	x8, [sp, #24]
  42fcf0:	b	42fd6c <ferror@plt+0x2e03c>
  42fcf4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fcf8:	add	x8, x8, #0x782
  42fcfc:	str	x8, [sp, #24]
  42fd00:	b	42fd6c <ferror@plt+0x2e03c>
  42fd04:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fd08:	add	x8, x8, #0x791
  42fd0c:	str	x8, [sp, #24]
  42fd10:	b	42fd6c <ferror@plt+0x2e03c>
  42fd14:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fd18:	add	x8, x8, #0x7a0
  42fd1c:	str	x8, [sp, #24]
  42fd20:	b	42fd6c <ferror@plt+0x2e03c>
  42fd24:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fd28:	add	x8, x8, #0x7b0
  42fd2c:	str	x8, [sp, #24]
  42fd30:	b	42fd6c <ferror@plt+0x2e03c>
  42fd34:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fd38:	add	x8, x8, #0x7bc
  42fd3c:	str	x8, [sp, #24]
  42fd40:	b	42fd6c <ferror@plt+0x2e03c>
  42fd44:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fd48:	add	x8, x8, #0x7c8
  42fd4c:	str	x8, [sp, #24]
  42fd50:	b	42fd6c <ferror@plt+0x2e03c>
  42fd54:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fd58:	add	x8, x8, #0x7d4
  42fd5c:	str	x8, [sp, #24]
  42fd60:	b	42fd6c <ferror@plt+0x2e03c>
  42fd64:	mov	x8, xzr
  42fd68:	str	x8, [sp, #24]
  42fd6c:	ldr	x0, [sp, #24]
  42fd70:	add	sp, sp, #0x20
  42fd74:	ret
  42fd78:	sub	sp, sp, #0x20
  42fd7c:	str	x0, [sp, #16]
  42fd80:	ldr	x8, [sp, #16]
  42fd84:	subs	x8, x8, #0x0
  42fd88:	cmp	x8, #0xff
  42fd8c:	str	x8, [sp, #8]
  42fd90:	b.hi	42ffcc <ferror@plt+0x2e29c>  // b.pmore
  42fd94:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  42fd98:	add	x8, x8, #0x3bc
  42fd9c:	ldr	x11, [sp, #8]
  42fda0:	ldrsw	x10, [x8, x11, lsl #2]
  42fda4:	add	x9, x8, x10
  42fda8:	br	x9
  42fdac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fdb0:	add	x8, x8, #0x7e0
  42fdb4:	str	x8, [sp, #24]
  42fdb8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fdbc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fdc0:	add	x8, x8, #0x7ed
  42fdc4:	str	x8, [sp, #24]
  42fdc8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fdcc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fdd0:	add	x8, x8, #0x7fb
  42fdd4:	str	x8, [sp, #24]
  42fdd8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fddc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fde0:	add	x8, x8, #0x809
  42fde4:	str	x8, [sp, #24]
  42fde8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fdec:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fdf0:	add	x8, x8, #0x816
  42fdf4:	str	x8, [sp, #24]
  42fdf8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fdfc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe00:	add	x8, x8, #0x826
  42fe04:	str	x8, [sp, #24]
  42fe08:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe0c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe10:	add	x8, x8, #0x836
  42fe14:	str	x8, [sp, #24]
  42fe18:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe1c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe20:	add	x8, x8, #0x846
  42fe24:	str	x8, [sp, #24]
  42fe28:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe2c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe30:	add	x8, x8, #0x855
  42fe34:	str	x8, [sp, #24]
  42fe38:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe3c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe40:	add	x8, x8, #0x865
  42fe44:	str	x8, [sp, #24]
  42fe48:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe4c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe50:	add	x8, x8, #0x875
  42fe54:	str	x8, [sp, #24]
  42fe58:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe5c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe60:	add	x8, x8, #0x885
  42fe64:	str	x8, [sp, #24]
  42fe68:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe6c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe70:	add	x8, x8, #0x897
  42fe74:	str	x8, [sp, #24]
  42fe78:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe7c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe80:	add	x8, x8, #0x8a9
  42fe84:	str	x8, [sp, #24]
  42fe88:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe8c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fe90:	add	x8, x8, #0x8bb
  42fe94:	str	x8, [sp, #24]
  42fe98:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fe9c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fea0:	add	x8, x8, #0x8cb
  42fea4:	str	x8, [sp, #24]
  42fea8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42feac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42feb0:	add	x8, x8, #0x8dd
  42feb4:	str	x8, [sp, #24]
  42feb8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42febc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fec0:	add	x8, x8, #0x8ef
  42fec4:	str	x8, [sp, #24]
  42fec8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fecc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fed0:	add	x8, x8, #0x901
  42fed4:	str	x8, [sp, #24]
  42fed8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fedc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fee0:	add	x8, x8, #0x913
  42fee4:	str	x8, [sp, #24]
  42fee8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42feec:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42fef0:	add	x8, x8, #0x925
  42fef4:	str	x8, [sp, #24]
  42fef8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42fefc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff00:	add	x8, x8, #0x937
  42ff04:	str	x8, [sp, #24]
  42ff08:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff0c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff10:	add	x8, x8, #0x94d
  42ff14:	str	x8, [sp, #24]
  42ff18:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff1c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff20:	add	x8, x8, #0x963
  42ff24:	str	x8, [sp, #24]
  42ff28:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff2c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff30:	add	x8, x8, #0x979
  42ff34:	str	x8, [sp, #24]
  42ff38:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff3c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff40:	add	x8, x8, #0x98c
  42ff44:	str	x8, [sp, #24]
  42ff48:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff4c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff50:	add	x8, x8, #0x99b
  42ff54:	str	x8, [sp, #24]
  42ff58:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff5c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff60:	add	x8, x8, #0x9a8
  42ff64:	str	x8, [sp, #24]
  42ff68:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff6c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff70:	add	x8, x8, #0x9ba
  42ff74:	str	x8, [sp, #24]
  42ff78:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff7c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff80:	add	x8, x8, #0x9c9
  42ff84:	str	x8, [sp, #24]
  42ff88:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff8c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ff90:	add	x8, x8, #0x9d9
  42ff94:	str	x8, [sp, #24]
  42ff98:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ff9c:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ffa0:	add	x8, x8, #0x9e9
  42ffa4:	str	x8, [sp, #24]
  42ffa8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ffac:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ffb0:	add	x8, x8, #0x9f7
  42ffb4:	str	x8, [sp, #24]
  42ffb8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ffbc:	adrp	x8, 494000 <warn@@Base+0x22d44>
  42ffc0:	add	x8, x8, #0xa06
  42ffc4:	str	x8, [sp, #24]
  42ffc8:	b	42ffd4 <ferror@plt+0x2e2a4>
  42ffcc:	mov	x8, xzr
  42ffd0:	str	x8, [sp, #24]
  42ffd4:	ldr	x0, [sp, #24]
  42ffd8:	add	sp, sp, #0x20
  42ffdc:	ret
  42ffe0:	sub	sp, sp, #0x20
  42ffe4:	str	x0, [sp, #16]
  42ffe8:	ldr	x8, [sp, #16]
  42ffec:	subs	x8, x8, #0x0
  42fff0:	cmp	x8, #0x81
  42fff4:	str	x8, [sp, #8]
  42fff8:	b.hi	430794 <ferror@plt+0x2ea64>  // b.pmore
  42fffc:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  430000:	add	x8, x8, #0x7bc
  430004:	ldr	x11, [sp, #8]
  430008:	ldrsw	x10, [x8, x11, lsl #2]
  43000c:	add	x9, x8, x10
  430010:	br	x9
  430014:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430018:	add	x8, x8, #0xa14
  43001c:	str	x8, [sp, #24]
  430020:	b	43079c <ferror@plt+0x2ea6c>
  430024:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430028:	add	x8, x8, #0xa22
  43002c:	str	x8, [sp, #24]
  430030:	b	43079c <ferror@plt+0x2ea6c>
  430034:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430038:	add	x8, x8, #0xa2e
  43003c:	str	x8, [sp, #24]
  430040:	b	43079c <ferror@plt+0x2ea6c>
  430044:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430048:	add	x8, x8, #0xa3a
  43004c:	str	x8, [sp, #24]
  430050:	b	43079c <ferror@plt+0x2ea6c>
  430054:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430058:	add	x8, x8, #0xa46
  43005c:	str	x8, [sp, #24]
  430060:	b	43079c <ferror@plt+0x2ea6c>
  430064:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430068:	add	x8, x8, #0xa51
  43006c:	str	x8, [sp, #24]
  430070:	b	43079c <ferror@plt+0x2ea6c>
  430074:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430078:	add	x8, x8, #0xa63
  43007c:	str	x8, [sp, #24]
  430080:	b	43079c <ferror@plt+0x2ea6c>
  430084:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430088:	add	x8, x8, #0xa75
  43008c:	str	x8, [sp, #24]
  430090:	b	43079c <ferror@plt+0x2ea6c>
  430094:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430098:	add	x8, x8, #0xa87
  43009c:	str	x8, [sp, #24]
  4300a0:	b	43079c <ferror@plt+0x2ea6c>
  4300a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4300a8:	add	x8, x8, #0xa98
  4300ac:	str	x8, [sp, #24]
  4300b0:	b	43079c <ferror@plt+0x2ea6c>
  4300b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4300b8:	add	x8, x8, #0xaa5
  4300bc:	str	x8, [sp, #24]
  4300c0:	b	43079c <ferror@plt+0x2ea6c>
  4300c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4300c8:	add	x8, x8, #0xab2
  4300cc:	str	x8, [sp, #24]
  4300d0:	b	43079c <ferror@plt+0x2ea6c>
  4300d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4300d8:	add	x8, x8, #0xabf
  4300dc:	str	x8, [sp, #24]
  4300e0:	b	43079c <ferror@plt+0x2ea6c>
  4300e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4300e8:	add	x8, x8, #0xacc
  4300ec:	str	x8, [sp, #24]
  4300f0:	b	43079c <ferror@plt+0x2ea6c>
  4300f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4300f8:	add	x8, x8, #0xade
  4300fc:	str	x8, [sp, #24]
  430100:	b	43079c <ferror@plt+0x2ea6c>
  430104:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430108:	add	x8, x8, #0xaf0
  43010c:	str	x8, [sp, #24]
  430110:	b	43079c <ferror@plt+0x2ea6c>
  430114:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430118:	add	x8, x8, #0xb02
  43011c:	str	x8, [sp, #24]
  430120:	b	43079c <ferror@plt+0x2ea6c>
  430124:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430128:	add	x8, x8, #0xb10
  43012c:	str	x8, [sp, #24]
  430130:	b	43079c <ferror@plt+0x2ea6c>
  430134:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430138:	add	x8, x8, #0xb22
  43013c:	str	x8, [sp, #24]
  430140:	b	43079c <ferror@plt+0x2ea6c>
  430144:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430148:	add	x8, x8, #0xb34
  43014c:	str	x8, [sp, #24]
  430150:	b	43079c <ferror@plt+0x2ea6c>
  430154:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430158:	add	x8, x8, #0xb46
  43015c:	str	x8, [sp, #24]
  430160:	b	43079c <ferror@plt+0x2ea6c>
  430164:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430168:	add	x8, x8, #0xb58
  43016c:	str	x8, [sp, #24]
  430170:	b	43079c <ferror@plt+0x2ea6c>
  430174:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430178:	add	x8, x8, #0xb6c
  43017c:	str	x8, [sp, #24]
  430180:	b	43079c <ferror@plt+0x2ea6c>
  430184:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430188:	add	x8, x8, #0xb84
  43018c:	str	x8, [sp, #24]
  430190:	b	43079c <ferror@plt+0x2ea6c>
  430194:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430198:	add	x8, x8, #0xb95
  43019c:	str	x8, [sp, #24]
  4301a0:	b	43079c <ferror@plt+0x2ea6c>
  4301a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4301a8:	add	x8, x8, #0xba6
  4301ac:	str	x8, [sp, #24]
  4301b0:	b	43079c <ferror@plt+0x2ea6c>
  4301b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4301b8:	add	x8, x8, #0xbb7
  4301bc:	str	x8, [sp, #24]
  4301c0:	b	43079c <ferror@plt+0x2ea6c>
  4301c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4301c8:	add	x8, x8, #0xbc8
  4301cc:	str	x8, [sp, #24]
  4301d0:	b	43079c <ferror@plt+0x2ea6c>
  4301d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4301d8:	add	x8, x8, #0xbde
  4301dc:	str	x8, [sp, #24]
  4301e0:	b	43079c <ferror@plt+0x2ea6c>
  4301e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4301e8:	add	x8, x8, #0xbf3
  4301ec:	str	x8, [sp, #24]
  4301f0:	b	43079c <ferror@plt+0x2ea6c>
  4301f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4301f8:	add	x8, x8, #0xc08
  4301fc:	str	x8, [sp, #24]
  430200:	b	43079c <ferror@plt+0x2ea6c>
  430204:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430208:	add	x8, x8, #0xc1c
  43020c:	str	x8, [sp, #24]
  430210:	b	43079c <ferror@plt+0x2ea6c>
  430214:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430218:	add	x8, x8, #0xc2e
  43021c:	str	x8, [sp, #24]
  430220:	b	43079c <ferror@plt+0x2ea6c>
  430224:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430228:	add	x8, x8, #0xc40
  43022c:	str	x8, [sp, #24]
  430230:	b	43079c <ferror@plt+0x2ea6c>
  430234:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430238:	add	x8, x8, #0xc52
  43023c:	str	x8, [sp, #24]
  430240:	b	43079c <ferror@plt+0x2ea6c>
  430244:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430248:	add	x8, x8, #0xc64
  43024c:	str	x8, [sp, #24]
  430250:	b	43079c <ferror@plt+0x2ea6c>
  430254:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430258:	add	x8, x8, #0xc76
  43025c:	str	x8, [sp, #24]
  430260:	b	43079c <ferror@plt+0x2ea6c>
  430264:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430268:	add	x8, x8, #0xc8c
  43026c:	str	x8, [sp, #24]
  430270:	b	43079c <ferror@plt+0x2ea6c>
  430274:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430278:	add	x8, x8, #0xca2
  43027c:	str	x8, [sp, #24]
  430280:	b	43079c <ferror@plt+0x2ea6c>
  430284:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430288:	add	x8, x8, #0xcb8
  43028c:	str	x8, [sp, #24]
  430290:	b	43079c <ferror@plt+0x2ea6c>
  430294:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430298:	add	x8, x8, #0xcce
  43029c:	str	x8, [sp, #24]
  4302a0:	b	43079c <ferror@plt+0x2ea6c>
  4302a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4302a8:	add	x8, x8, #0xce4
  4302ac:	str	x8, [sp, #24]
  4302b0:	b	43079c <ferror@plt+0x2ea6c>
  4302b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4302b8:	add	x8, x8, #0xcfa
  4302bc:	str	x8, [sp, #24]
  4302c0:	b	43079c <ferror@plt+0x2ea6c>
  4302c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4302c8:	add	x8, x8, #0xd10
  4302cc:	str	x8, [sp, #24]
  4302d0:	b	43079c <ferror@plt+0x2ea6c>
  4302d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4302d8:	add	x8, x8, #0xd26
  4302dc:	str	x8, [sp, #24]
  4302e0:	b	43079c <ferror@plt+0x2ea6c>
  4302e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4302e8:	add	x8, x8, #0xd41
  4302ec:	str	x8, [sp, #24]
  4302f0:	b	43079c <ferror@plt+0x2ea6c>
  4302f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4302f8:	add	x8, x8, #0xd5c
  4302fc:	str	x8, [sp, #24]
  430300:	b	43079c <ferror@plt+0x2ea6c>
  430304:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430308:	add	x8, x8, #0xd77
  43030c:	str	x8, [sp, #24]
  430310:	b	43079c <ferror@plt+0x2ea6c>
  430314:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430318:	add	x8, x8, #0xd92
  43031c:	str	x8, [sp, #24]
  430320:	b	43079c <ferror@plt+0x2ea6c>
  430324:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430328:	add	x8, x8, #0xdad
  43032c:	str	x8, [sp, #24]
  430330:	b	43079c <ferror@plt+0x2ea6c>
  430334:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430338:	add	x8, x8, #0xdc8
  43033c:	str	x8, [sp, #24]
  430340:	b	43079c <ferror@plt+0x2ea6c>
  430344:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430348:	add	x8, x8, #0xde4
  43034c:	str	x8, [sp, #24]
  430350:	b	43079c <ferror@plt+0x2ea6c>
  430354:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430358:	add	x8, x8, #0xe00
  43035c:	str	x8, [sp, #24]
  430360:	b	43079c <ferror@plt+0x2ea6c>
  430364:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430368:	add	x8, x8, #0xe1c
  43036c:	str	x8, [sp, #24]
  430370:	b	43079c <ferror@plt+0x2ea6c>
  430374:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430378:	add	x8, x8, #0xe38
  43037c:	str	x8, [sp, #24]
  430380:	b	43079c <ferror@plt+0x2ea6c>
  430384:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430388:	add	x8, x8, #0xe54
  43038c:	str	x8, [sp, #24]
  430390:	b	43079c <ferror@plt+0x2ea6c>
  430394:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430398:	add	x8, x8, #0xe70
  43039c:	str	x8, [sp, #24]
  4303a0:	b	43079c <ferror@plt+0x2ea6c>
  4303a4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4303a8:	add	x8, x8, #0xe8c
  4303ac:	str	x8, [sp, #24]
  4303b0:	b	43079c <ferror@plt+0x2ea6c>
  4303b4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4303b8:	add	x8, x8, #0xea8
  4303bc:	str	x8, [sp, #24]
  4303c0:	b	43079c <ferror@plt+0x2ea6c>
  4303c4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4303c8:	add	x8, x8, #0xec9
  4303cc:	str	x8, [sp, #24]
  4303d0:	b	43079c <ferror@plt+0x2ea6c>
  4303d4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4303d8:	add	x8, x8, #0xeea
  4303dc:	str	x8, [sp, #24]
  4303e0:	b	43079c <ferror@plt+0x2ea6c>
  4303e4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4303e8:	add	x8, x8, #0xf0b
  4303ec:	str	x8, [sp, #24]
  4303f0:	b	43079c <ferror@plt+0x2ea6c>
  4303f4:	adrp	x8, 494000 <warn@@Base+0x22d44>
  4303f8:	add	x8, x8, #0xf2c
  4303fc:	str	x8, [sp, #24]
  430400:	b	43079c <ferror@plt+0x2ea6c>
  430404:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430408:	add	x8, x8, #0xf4d
  43040c:	str	x8, [sp, #24]
  430410:	b	43079c <ferror@plt+0x2ea6c>
  430414:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430418:	add	x8, x8, #0xf6e
  43041c:	str	x8, [sp, #24]
  430420:	b	43079c <ferror@plt+0x2ea6c>
  430424:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430428:	add	x8, x8, #0xf88
  43042c:	str	x8, [sp, #24]
  430430:	b	43079c <ferror@plt+0x2ea6c>
  430434:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430438:	add	x8, x8, #0xfa2
  43043c:	str	x8, [sp, #24]
  430440:	b	43079c <ferror@plt+0x2ea6c>
  430444:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430448:	add	x8, x8, #0xfc2
  43044c:	str	x8, [sp, #24]
  430450:	b	43079c <ferror@plt+0x2ea6c>
  430454:	adrp	x8, 494000 <warn@@Base+0x22d44>
  430458:	add	x8, x8, #0xfe2
  43045c:	str	x8, [sp, #24]
  430460:	b	43079c <ferror@plt+0x2ea6c>
  430464:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430468:	add	x8, x8, #0x2
  43046c:	str	x8, [sp, #24]
  430470:	b	43079c <ferror@plt+0x2ea6c>
  430474:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430478:	add	x8, x8, #0x22
  43047c:	str	x8, [sp, #24]
  430480:	b	43079c <ferror@plt+0x2ea6c>
  430484:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430488:	add	x8, x8, #0x42
  43048c:	str	x8, [sp, #24]
  430490:	b	43079c <ferror@plt+0x2ea6c>
  430494:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430498:	add	x8, x8, #0x62
  43049c:	str	x8, [sp, #24]
  4304a0:	b	43079c <ferror@plt+0x2ea6c>
  4304a4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4304a8:	add	x8, x8, #0x81
  4304ac:	str	x8, [sp, #24]
  4304b0:	b	43079c <ferror@plt+0x2ea6c>
  4304b4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4304b8:	add	x8, x8, #0xa0
  4304bc:	str	x8, [sp, #24]
  4304c0:	b	43079c <ferror@plt+0x2ea6c>
  4304c4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4304c8:	add	x8, x8, #0xbf
  4304cc:	str	x8, [sp, #24]
  4304d0:	b	43079c <ferror@plt+0x2ea6c>
  4304d4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4304d8:	add	x8, x8, #0xde
  4304dc:	str	x8, [sp, #24]
  4304e0:	b	43079c <ferror@plt+0x2ea6c>
  4304e4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4304e8:	add	x8, x8, #0xfe
  4304ec:	str	x8, [sp, #24]
  4304f0:	b	43079c <ferror@plt+0x2ea6c>
  4304f4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4304f8:	add	x8, x8, #0x11e
  4304fc:	str	x8, [sp, #24]
  430500:	b	43079c <ferror@plt+0x2ea6c>
  430504:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430508:	add	x8, x8, #0x13b
  43050c:	str	x8, [sp, #24]
  430510:	b	43079c <ferror@plt+0x2ea6c>
  430514:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430518:	add	x8, x8, #0x158
  43051c:	str	x8, [sp, #24]
  430520:	b	43079c <ferror@plt+0x2ea6c>
  430524:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430528:	add	x8, x8, #0x175
  43052c:	str	x8, [sp, #24]
  430530:	b	43079c <ferror@plt+0x2ea6c>
  430534:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430538:	add	x8, x8, #0x192
  43053c:	str	x8, [sp, #24]
  430540:	b	43079c <ferror@plt+0x2ea6c>
  430544:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430548:	add	x8, x8, #0x1b4
  43054c:	str	x8, [sp, #24]
  430550:	b	43079c <ferror@plt+0x2ea6c>
  430554:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430558:	add	x8, x8, #0x1d6
  43055c:	str	x8, [sp, #24]
  430560:	b	43079c <ferror@plt+0x2ea6c>
  430564:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430568:	add	x8, x8, #0x1f8
  43056c:	str	x8, [sp, #24]
  430570:	b	43079c <ferror@plt+0x2ea6c>
  430574:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430578:	add	x8, x8, #0x21a
  43057c:	str	x8, [sp, #24]
  430580:	b	43079c <ferror@plt+0x2ea6c>
  430584:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430588:	add	x8, x8, #0x23c
  43058c:	str	x8, [sp, #24]
  430590:	b	43079c <ferror@plt+0x2ea6c>
  430594:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430598:	add	x8, x8, #0x25e
  43059c:	str	x8, [sp, #24]
  4305a0:	b	43079c <ferror@plt+0x2ea6c>
  4305a4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4305a8:	add	x8, x8, #0x280
  4305ac:	str	x8, [sp, #24]
  4305b0:	b	43079c <ferror@plt+0x2ea6c>
  4305b4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4305b8:	add	x8, x8, #0x2a2
  4305bc:	str	x8, [sp, #24]
  4305c0:	b	43079c <ferror@plt+0x2ea6c>
  4305c4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4305c8:	add	x8, x8, #0x2bf
  4305cc:	str	x8, [sp, #24]
  4305d0:	b	43079c <ferror@plt+0x2ea6c>
  4305d4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4305d8:	add	x8, x8, #0x2dc
  4305dc:	str	x8, [sp, #24]
  4305e0:	b	43079c <ferror@plt+0x2ea6c>
  4305e4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4305e8:	add	x8, x8, #0x301
  4305ec:	str	x8, [sp, #24]
  4305f0:	b	43079c <ferror@plt+0x2ea6c>
  4305f4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4305f8:	add	x8, x8, #0x326
  4305fc:	str	x8, [sp, #24]
  430600:	b	43079c <ferror@plt+0x2ea6c>
  430604:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430608:	add	x8, x8, #0x34b
  43060c:	str	x8, [sp, #24]
  430610:	b	43079c <ferror@plt+0x2ea6c>
  430614:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430618:	add	x8, x8, #0x370
  43061c:	str	x8, [sp, #24]
  430620:	b	43079c <ferror@plt+0x2ea6c>
  430624:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430628:	add	x8, x8, #0x395
  43062c:	str	x8, [sp, #24]
  430630:	b	43079c <ferror@plt+0x2ea6c>
  430634:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430638:	add	x8, x8, #0x3ba
  43063c:	str	x8, [sp, #24]
  430640:	b	43079c <ferror@plt+0x2ea6c>
  430644:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430648:	add	x8, x8, #0x3dc
  43064c:	str	x8, [sp, #24]
  430650:	b	43079c <ferror@plt+0x2ea6c>
  430654:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430658:	add	x8, x8, #0x3fe
  43065c:	str	x8, [sp, #24]
  430660:	b	43079c <ferror@plt+0x2ea6c>
  430664:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430668:	add	x8, x8, #0x420
  43066c:	str	x8, [sp, #24]
  430670:	b	43079c <ferror@plt+0x2ea6c>
  430674:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430678:	add	x8, x8, #0x442
  43067c:	str	x8, [sp, #24]
  430680:	b	43079c <ferror@plt+0x2ea6c>
  430684:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430688:	add	x8, x8, #0x458
  43068c:	str	x8, [sp, #24]
  430690:	b	43079c <ferror@plt+0x2ea6c>
  430694:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430698:	add	x8, x8, #0x46e
  43069c:	str	x8, [sp, #24]
  4306a0:	b	43079c <ferror@plt+0x2ea6c>
  4306a4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4306a8:	add	x8, x8, #0x483
  4306ac:	str	x8, [sp, #24]
  4306b0:	b	43079c <ferror@plt+0x2ea6c>
  4306b4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4306b8:	add	x8, x8, #0x499
  4306bc:	str	x8, [sp, #24]
  4306c0:	b	43079c <ferror@plt+0x2ea6c>
  4306c4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4306c8:	add	x8, x8, #0x4af
  4306cc:	str	x8, [sp, #24]
  4306d0:	b	43079c <ferror@plt+0x2ea6c>
  4306d4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4306d8:	add	x8, x8, #0x4c4
  4306dc:	str	x8, [sp, #24]
  4306e0:	b	43079c <ferror@plt+0x2ea6c>
  4306e4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4306e8:	add	x8, x8, #0x4d9
  4306ec:	str	x8, [sp, #24]
  4306f0:	b	43079c <ferror@plt+0x2ea6c>
  4306f4:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4306f8:	add	x8, x8, #0x4f5
  4306fc:	str	x8, [sp, #24]
  430700:	b	43079c <ferror@plt+0x2ea6c>
  430704:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430708:	add	x8, x8, #0x511
  43070c:	str	x8, [sp, #24]
  430710:	b	43079c <ferror@plt+0x2ea6c>
  430714:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430718:	add	x8, x8, #0x52d
  43071c:	str	x8, [sp, #24]
  430720:	b	43079c <ferror@plt+0x2ea6c>
  430724:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430728:	add	x8, x8, #0x549
  43072c:	str	x8, [sp, #24]
  430730:	b	43079c <ferror@plt+0x2ea6c>
  430734:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430738:	add	x8, x8, #0x55e
  43073c:	str	x8, [sp, #24]
  430740:	b	43079c <ferror@plt+0x2ea6c>
  430744:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430748:	add	x8, x8, #0x577
  43074c:	str	x8, [sp, #24]
  430750:	b	43079c <ferror@plt+0x2ea6c>
  430754:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430758:	add	x8, x8, #0x590
  43075c:	str	x8, [sp, #24]
  430760:	b	43079c <ferror@plt+0x2ea6c>
  430764:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430768:	add	x8, x8, #0x5a9
  43076c:	str	x8, [sp, #24]
  430770:	b	43079c <ferror@plt+0x2ea6c>
  430774:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430778:	add	x8, x8, #0x5c2
  43077c:	str	x8, [sp, #24]
  430780:	b	43079c <ferror@plt+0x2ea6c>
  430784:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430788:	add	x8, x8, #0x5d9
  43078c:	str	x8, [sp, #24]
  430790:	b	43079c <ferror@plt+0x2ea6c>
  430794:	mov	x8, xzr
  430798:	str	x8, [sp, #24]
  43079c:	ldr	x0, [sp, #24]
  4307a0:	add	sp, sp, #0x20
  4307a4:	ret
  4307a8:	sub	sp, sp, #0x20
  4307ac:	str	x0, [sp, #16]
  4307b0:	ldr	x8, [sp, #16]
  4307b4:	subs	x8, x8, #0x0
  4307b8:	cmp	x8, #0x81
  4307bc:	str	x8, [sp, #8]
  4307c0:	b.hi	430d8c <ferror@plt+0x2f05c>  // b.pmore
  4307c4:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  4307c8:	add	x8, x8, #0x9c4
  4307cc:	ldr	x11, [sp, #8]
  4307d0:	ldrsw	x10, [x8, x11, lsl #2]
  4307d4:	add	x9, x8, x10
  4307d8:	br	x9
  4307dc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4307e0:	add	x8, x8, #0x5ee
  4307e4:	str	x8, [sp, #24]
  4307e8:	b	430d94 <ferror@plt+0x2f064>
  4307ec:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4307f0:	add	x8, x8, #0x5fd
  4307f4:	str	x8, [sp, #24]
  4307f8:	b	430d94 <ferror@plt+0x2f064>
  4307fc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430800:	add	x8, x8, #0x60a
  430804:	str	x8, [sp, #24]
  430808:	b	430d94 <ferror@plt+0x2f064>
  43080c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430810:	add	x8, x8, #0x617
  430814:	str	x8, [sp, #24]
  430818:	b	430d94 <ferror@plt+0x2f064>
  43081c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430820:	add	x8, x8, #0x623
  430824:	str	x8, [sp, #24]
  430828:	b	430d94 <ferror@plt+0x2f064>
  43082c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430830:	add	x8, x8, #0x636
  430834:	str	x8, [sp, #24]
  430838:	b	430d94 <ferror@plt+0x2f064>
  43083c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430840:	add	x8, x8, #0x649
  430844:	str	x8, [sp, #24]
  430848:	b	430d94 <ferror@plt+0x2f064>
  43084c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430850:	add	x8, x8, #0x65b
  430854:	str	x8, [sp, #24]
  430858:	b	430d94 <ferror@plt+0x2f064>
  43085c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430860:	add	x8, x8, #0x66a
  430864:	str	x8, [sp, #24]
  430868:	b	430d94 <ferror@plt+0x2f064>
  43086c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430870:	add	x8, x8, #0x679
  430874:	str	x8, [sp, #24]
  430878:	b	430d94 <ferror@plt+0x2f064>
  43087c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430880:	add	x8, x8, #0x688
  430884:	str	x8, [sp, #24]
  430888:	b	430d94 <ferror@plt+0x2f064>
  43088c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430890:	add	x8, x8, #0x697
  430894:	str	x8, [sp, #24]
  430898:	b	430d94 <ferror@plt+0x2f064>
  43089c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4308a0:	add	x8, x8, #0x6aa
  4308a4:	str	x8, [sp, #24]
  4308a8:	b	430d94 <ferror@plt+0x2f064>
  4308ac:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4308b0:	add	x8, x8, #0x6bd
  4308b4:	str	x8, [sp, #24]
  4308b8:	b	430d94 <ferror@plt+0x2f064>
  4308bc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4308c0:	add	x8, x8, #0x6d0
  4308c4:	str	x8, [sp, #24]
  4308c8:	b	430d94 <ferror@plt+0x2f064>
  4308cc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4308d0:	add	x8, x8, #0x6e3
  4308d4:	str	x8, [sp, #24]
  4308d8:	b	430d94 <ferror@plt+0x2f064>
  4308dc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4308e0:	add	x8, x8, #0x6f9
  4308e4:	str	x8, [sp, #24]
  4308e8:	b	430d94 <ferror@plt+0x2f064>
  4308ec:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4308f0:	add	x8, x8, #0x713
  4308f4:	str	x8, [sp, #24]
  4308f8:	b	430d94 <ferror@plt+0x2f064>
  4308fc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430900:	add	x8, x8, #0x725
  430904:	str	x8, [sp, #24]
  430908:	b	430d94 <ferror@plt+0x2f064>
  43090c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430910:	add	x8, x8, #0x737
  430914:	str	x8, [sp, #24]
  430918:	b	430d94 <ferror@plt+0x2f064>
  43091c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430920:	add	x8, x8, #0x749
  430924:	str	x8, [sp, #24]
  430928:	b	430d94 <ferror@plt+0x2f064>
  43092c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430930:	add	x8, x8, #0x75b
  430934:	str	x8, [sp, #24]
  430938:	b	430d94 <ferror@plt+0x2f064>
  43093c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430940:	add	x8, x8, #0x771
  430944:	str	x8, [sp, #24]
  430948:	b	430d94 <ferror@plt+0x2f064>
  43094c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430950:	add	x8, x8, #0x787
  430954:	str	x8, [sp, #24]
  430958:	b	430d94 <ferror@plt+0x2f064>
  43095c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430960:	add	x8, x8, #0x79a
  430964:	str	x8, [sp, #24]
  430968:	b	430d94 <ferror@plt+0x2f064>
  43096c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430970:	add	x8, x8, #0x7ad
  430974:	str	x8, [sp, #24]
  430978:	b	430d94 <ferror@plt+0x2f064>
  43097c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430980:	add	x8, x8, #0x7c3
  430984:	str	x8, [sp, #24]
  430988:	b	430d94 <ferror@plt+0x2f064>
  43098c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430990:	add	x8, x8, #0x7d9
  430994:	str	x8, [sp, #24]
  430998:	b	430d94 <ferror@plt+0x2f064>
  43099c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4309a0:	add	x8, x8, #0x7ef
  4309a4:	str	x8, [sp, #24]
  4309a8:	b	430d94 <ferror@plt+0x2f064>
  4309ac:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4309b0:	add	x8, x8, #0x805
  4309b4:	str	x8, [sp, #24]
  4309b8:	b	430d94 <ferror@plt+0x2f064>
  4309bc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4309c0:	add	x8, x8, #0x81b
  4309c4:	str	x8, [sp, #24]
  4309c8:	b	430d94 <ferror@plt+0x2f064>
  4309cc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4309d0:	add	x8, x8, #0x831
  4309d4:	str	x8, [sp, #24]
  4309d8:	b	430d94 <ferror@plt+0x2f064>
  4309dc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4309e0:	add	x8, x8, #0x84a
  4309e4:	str	x8, [sp, #24]
  4309e8:	b	430d94 <ferror@plt+0x2f064>
  4309ec:	adrp	x8, 495000 <warn@@Base+0x23d44>
  4309f0:	add	x8, x8, #0x863
  4309f4:	str	x8, [sp, #24]
  4309f8:	b	430d94 <ferror@plt+0x2f064>
  4309fc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a00:	add	x8, x8, #0x87f
  430a04:	str	x8, [sp, #24]
  430a08:	b	430d94 <ferror@plt+0x2f064>
  430a0c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a10:	add	x8, x8, #0x89b
  430a14:	str	x8, [sp, #24]
  430a18:	b	430d94 <ferror@plt+0x2f064>
  430a1c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a20:	add	x8, x8, #0x8b7
  430a24:	str	x8, [sp, #24]
  430a28:	b	430d94 <ferror@plt+0x2f064>
  430a2c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a30:	add	x8, x8, #0x8d3
  430a34:	str	x8, [sp, #24]
  430a38:	b	430d94 <ferror@plt+0x2f064>
  430a3c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a40:	add	x8, x8, #0x8ef
  430a44:	str	x8, [sp, #24]
  430a48:	b	430d94 <ferror@plt+0x2f064>
  430a4c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a50:	add	x8, x8, #0x90b
  430a54:	str	x8, [sp, #24]
  430a58:	b	430d94 <ferror@plt+0x2f064>
  430a5c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a60:	add	x8, x8, #0x922
  430a64:	str	x8, [sp, #24]
  430a68:	b	430d94 <ferror@plt+0x2f064>
  430a6c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a70:	add	x8, x8, #0x939
  430a74:	str	x8, [sp, #24]
  430a78:	b	430d94 <ferror@plt+0x2f064>
  430a7c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a80:	add	x8, x8, #0x953
  430a84:	str	x8, [sp, #24]
  430a88:	b	430d94 <ferror@plt+0x2f064>
  430a8c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430a90:	add	x8, x8, #0x96d
  430a94:	str	x8, [sp, #24]
  430a98:	b	430d94 <ferror@plt+0x2f064>
  430a9c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430aa0:	add	x8, x8, #0x987
  430aa4:	str	x8, [sp, #24]
  430aa8:	b	430d94 <ferror@plt+0x2f064>
  430aac:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ab0:	add	x8, x8, #0x9a1
  430ab4:	str	x8, [sp, #24]
  430ab8:	b	430d94 <ferror@plt+0x2f064>
  430abc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ac0:	add	x8, x8, #0x9bb
  430ac4:	str	x8, [sp, #24]
  430ac8:	b	430d94 <ferror@plt+0x2f064>
  430acc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ad0:	add	x8, x8, #0x9d5
  430ad4:	str	x8, [sp, #24]
  430ad8:	b	430d94 <ferror@plt+0x2f064>
  430adc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ae0:	add	x8, x8, #0x9ea
  430ae4:	str	x8, [sp, #24]
  430ae8:	b	430d94 <ferror@plt+0x2f064>
  430aec:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430af0:	add	x8, x8, #0x9fd
  430af4:	str	x8, [sp, #24]
  430af8:	b	430d94 <ferror@plt+0x2f064>
  430afc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b00:	add	x8, x8, #0xa12
  430b04:	str	x8, [sp, #24]
  430b08:	b	430d94 <ferror@plt+0x2f064>
  430b0c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b10:	add	x8, x8, #0xa25
  430b14:	str	x8, [sp, #24]
  430b18:	b	430d94 <ferror@plt+0x2f064>
  430b1c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b20:	add	x8, x8, #0xa38
  430b24:	str	x8, [sp, #24]
  430b28:	b	430d94 <ferror@plt+0x2f064>
  430b2c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b30:	add	x8, x8, #0xa4b
  430b34:	str	x8, [sp, #24]
  430b38:	b	430d94 <ferror@plt+0x2f064>
  430b3c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b40:	add	x8, x8, #0xa5e
  430b44:	str	x8, [sp, #24]
  430b48:	b	430d94 <ferror@plt+0x2f064>
  430b4c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b50:	add	x8, x8, #0xa71
  430b54:	str	x8, [sp, #24]
  430b58:	b	430d94 <ferror@plt+0x2f064>
  430b5c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b60:	add	x8, x8, #0xa88
  430b64:	str	x8, [sp, #24]
  430b68:	b	430d94 <ferror@plt+0x2f064>
  430b6c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b70:	add	x8, x8, #0xa9e
  430b74:	str	x8, [sp, #24]
  430b78:	b	430d94 <ferror@plt+0x2f064>
  430b7c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b80:	add	x8, x8, #0xabb
  430b84:	str	x8, [sp, #24]
  430b88:	b	430d94 <ferror@plt+0x2f064>
  430b8c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430b90:	add	x8, x8, #0xad8
  430b94:	str	x8, [sp, #24]
  430b98:	b	430d94 <ferror@plt+0x2f064>
  430b9c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ba0:	add	x8, x8, #0xaf5
  430ba4:	str	x8, [sp, #24]
  430ba8:	b	430d94 <ferror@plt+0x2f064>
  430bac:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430bb0:	add	x8, x8, #0xb12
  430bb4:	str	x8, [sp, #24]
  430bb8:	b	430d94 <ferror@plt+0x2f064>
  430bbc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430bc0:	add	x8, x8, #0xb28
  430bc4:	str	x8, [sp, #24]
  430bc8:	b	430d94 <ferror@plt+0x2f064>
  430bcc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430bd0:	add	x8, x8, #0xb42
  430bd4:	str	x8, [sp, #24]
  430bd8:	b	430d94 <ferror@plt+0x2f064>
  430bdc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430be0:	add	x8, x8, #0xb5c
  430be4:	str	x8, [sp, #24]
  430be8:	b	430d94 <ferror@plt+0x2f064>
  430bec:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430bf0:	add	x8, x8, #0xb79
  430bf4:	str	x8, [sp, #24]
  430bf8:	b	430d94 <ferror@plt+0x2f064>
  430bfc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c00:	add	x8, x8, #0xb96
  430c04:	str	x8, [sp, #24]
  430c08:	b	430d94 <ferror@plt+0x2f064>
  430c0c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c10:	add	x8, x8, #0xbb3
  430c14:	str	x8, [sp, #24]
  430c18:	b	430d94 <ferror@plt+0x2f064>
  430c1c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c20:	add	x8, x8, #0xbd0
  430c24:	str	x8, [sp, #24]
  430c28:	b	430d94 <ferror@plt+0x2f064>
  430c2c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c30:	add	x8, x8, #0xbed
  430c34:	str	x8, [sp, #24]
  430c38:	b	430d94 <ferror@plt+0x2f064>
  430c3c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c40:	add	x8, x8, #0xc0a
  430c44:	str	x8, [sp, #24]
  430c48:	b	430d94 <ferror@plt+0x2f064>
  430c4c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c50:	add	x8, x8, #0xc24
  430c54:	str	x8, [sp, #24]
  430c58:	b	430d94 <ferror@plt+0x2f064>
  430c5c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c60:	add	x8, x8, #0xc3e
  430c64:	str	x8, [sp, #24]
  430c68:	b	430d94 <ferror@plt+0x2f064>
  430c6c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c70:	add	x8, x8, #0xc5b
  430c74:	str	x8, [sp, #24]
  430c78:	b	430d94 <ferror@plt+0x2f064>
  430c7c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c80:	add	x8, x8, #0xc78
  430c84:	str	x8, [sp, #24]
  430c88:	b	430d94 <ferror@plt+0x2f064>
  430c8c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430c90:	add	x8, x8, #0xc95
  430c94:	str	x8, [sp, #24]
  430c98:	b	430d94 <ferror@plt+0x2f064>
  430c9c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ca0:	add	x8, x8, #0xcb2
  430ca4:	str	x8, [sp, #24]
  430ca8:	b	430d94 <ferror@plt+0x2f064>
  430cac:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430cb0:	add	x8, x8, #0xccf
  430cb4:	str	x8, [sp, #24]
  430cb8:	b	430d94 <ferror@plt+0x2f064>
  430cbc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430cc0:	add	x8, x8, #0xcec
  430cc4:	str	x8, [sp, #24]
  430cc8:	b	430d94 <ferror@plt+0x2f064>
  430ccc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430cd0:	add	x8, x8, #0xd03
  430cd4:	str	x8, [sp, #24]
  430cd8:	b	430d94 <ferror@plt+0x2f064>
  430cdc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ce0:	add	x8, x8, #0xd1a
  430ce4:	str	x8, [sp, #24]
  430ce8:	b	430d94 <ferror@plt+0x2f064>
  430cec:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430cf0:	add	x8, x8, #0xd30
  430cf4:	str	x8, [sp, #24]
  430cf8:	b	430d94 <ferror@plt+0x2f064>
  430cfc:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d00:	add	x8, x8, #0xd4a
  430d04:	str	x8, [sp, #24]
  430d08:	b	430d94 <ferror@plt+0x2f064>
  430d0c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d10:	add	x8, x8, #0xd64
  430d14:	str	x8, [sp, #24]
  430d18:	b	430d94 <ferror@plt+0x2f064>
  430d1c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d20:	add	x8, x8, #0xd81
  430d24:	str	x8, [sp, #24]
  430d28:	b	430d94 <ferror@plt+0x2f064>
  430d2c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d30:	add	x8, x8, #0xd9e
  430d34:	str	x8, [sp, #24]
  430d38:	b	430d94 <ferror@plt+0x2f064>
  430d3c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d40:	add	x8, x8, #0xdbb
  430d44:	str	x8, [sp, #24]
  430d48:	b	430d94 <ferror@plt+0x2f064>
  430d4c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d50:	add	x8, x8, #0xdd8
  430d54:	str	x8, [sp, #24]
  430d58:	b	430d94 <ferror@plt+0x2f064>
  430d5c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d60:	add	x8, x8, #0xdf5
  430d64:	str	x8, [sp, #24]
  430d68:	b	430d94 <ferror@plt+0x2f064>
  430d6c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d70:	add	x8, x8, #0xe12
  430d74:	str	x8, [sp, #24]
  430d78:	b	430d94 <ferror@plt+0x2f064>
  430d7c:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430d80:	add	x8, x8, #0xe2a
  430d84:	str	x8, [sp, #24]
  430d88:	b	430d94 <ferror@plt+0x2f064>
  430d8c:	mov	x8, xzr
  430d90:	str	x8, [sp, #24]
  430d94:	ldr	x0, [sp, #24]
  430d98:	add	sp, sp, #0x20
  430d9c:	ret
  430da0:	sub	sp, sp, #0x20
  430da4:	str	x0, [sp, #16]
  430da8:	ldr	x8, [sp, #16]
  430dac:	str	x8, [sp, #8]
  430db0:	cbz	x8, 430dc8 <ferror@plt+0x2f098>
  430db4:	b	430db8 <ferror@plt+0x2f088>
  430db8:	ldr	x8, [sp, #8]
  430dbc:	cmp	x8, #0x1
  430dc0:	b.eq	430dd8 <ferror@plt+0x2f0a8>  // b.none
  430dc4:	b	430de8 <ferror@plt+0x2f0b8>
  430dc8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430dcc:	add	x8, x8, #0xe40
  430dd0:	str	x8, [sp, #24]
  430dd4:	b	430df0 <ferror@plt+0x2f0c0>
  430dd8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ddc:	add	x8, x8, #0xe4e
  430de0:	str	x8, [sp, #24]
  430de4:	b	430df0 <ferror@plt+0x2f0c0>
  430de8:	mov	x8, xzr
  430dec:	str	x8, [sp, #24]
  430df0:	ldr	x0, [sp, #24]
  430df4:	add	sp, sp, #0x20
  430df8:	ret
  430dfc:	sub	sp, sp, #0x20
  430e00:	str	x0, [sp, #16]
  430e04:	ldr	x8, [sp, #16]
  430e08:	subs	x8, x8, #0x0
  430e0c:	cmp	x8, #0x13
  430e10:	str	x8, [sp, #8]
  430e14:	b.hi	430f70 <ferror@plt+0x2f240>  // b.pmore
  430e18:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  430e1c:	add	x8, x8, #0xbcc
  430e20:	ldr	x11, [sp, #8]
  430e24:	ldrsw	x10, [x8, x11, lsl #2]
  430e28:	add	x9, x8, x10
  430e2c:	br	x9
  430e30:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e34:	add	x8, x8, #0xe5a
  430e38:	str	x8, [sp, #24]
  430e3c:	b	430f78 <ferror@plt+0x2f248>
  430e40:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e44:	add	x8, x8, #0xe67
  430e48:	str	x8, [sp, #24]
  430e4c:	b	430f78 <ferror@plt+0x2f248>
  430e50:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e54:	add	x8, x8, #0xe71
  430e58:	str	x8, [sp, #24]
  430e5c:	b	430f78 <ferror@plt+0x2f248>
  430e60:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e64:	add	x8, x8, #0xe81
  430e68:	str	x8, [sp, #24]
  430e6c:	b	430f78 <ferror@plt+0x2f248>
  430e70:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e74:	add	x8, x8, #0xe8c
  430e78:	str	x8, [sp, #24]
  430e7c:	b	430f78 <ferror@plt+0x2f248>
  430e80:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e84:	add	x8, x8, #0xe97
  430e88:	str	x8, [sp, #24]
  430e8c:	b	430f78 <ferror@plt+0x2f248>
  430e90:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430e94:	add	x8, x8, #0xea8
  430e98:	str	x8, [sp, #24]
  430e9c:	b	430f78 <ferror@plt+0x2f248>
  430ea0:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ea4:	add	x8, x8, #0xebe
  430ea8:	str	x8, [sp, #24]
  430eac:	b	430f78 <ferror@plt+0x2f248>
  430eb0:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430eb4:	add	x8, x8, #0xed2
  430eb8:	str	x8, [sp, #24]
  430ebc:	b	430f78 <ferror@plt+0x2f248>
  430ec0:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ec4:	add	x8, x8, #0xedd
  430ec8:	str	x8, [sp, #24]
  430ecc:	b	430f78 <ferror@plt+0x2f248>
  430ed0:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ed4:	add	x8, x8, #0xeea
  430ed8:	str	x8, [sp, #24]
  430edc:	b	430f78 <ferror@plt+0x2f248>
  430ee0:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ee4:	add	x8, x8, #0xef8
  430ee8:	str	x8, [sp, #24]
  430eec:	b	430f78 <ferror@plt+0x2f248>
  430ef0:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ef4:	add	x8, x8, #0xf08
  430ef8:	str	x8, [sp, #24]
  430efc:	b	430f78 <ferror@plt+0x2f248>
  430f00:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f04:	add	x8, x8, #0xf19
  430f08:	str	x8, [sp, #24]
  430f0c:	b	430f78 <ferror@plt+0x2f248>
  430f10:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f14:	add	x8, x8, #0xf29
  430f18:	str	x8, [sp, #24]
  430f1c:	b	430f78 <ferror@plt+0x2f248>
  430f20:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f24:	add	x8, x8, #0xf39
  430f28:	str	x8, [sp, #24]
  430f2c:	b	430f78 <ferror@plt+0x2f248>
  430f30:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f34:	add	x8, x8, #0xf46
  430f38:	str	x8, [sp, #24]
  430f3c:	b	430f78 <ferror@plt+0x2f248>
  430f40:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f44:	add	x8, x8, #0xf53
  430f48:	str	x8, [sp, #24]
  430f4c:	b	430f78 <ferror@plt+0x2f248>
  430f50:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f54:	add	x8, x8, #0xf60
  430f58:	str	x8, [sp, #24]
  430f5c:	b	430f78 <ferror@plt+0x2f248>
  430f60:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430f64:	add	x8, x8, #0xf70
  430f68:	str	x8, [sp, #24]
  430f6c:	b	430f78 <ferror@plt+0x2f248>
  430f70:	mov	x8, xzr
  430f74:	str	x8, [sp, #24]
  430f78:	ldr	x0, [sp, #24]
  430f7c:	add	sp, sp, #0x20
  430f80:	ret
  430f84:	sub	sp, sp, #0x20
  430f88:	str	x0, [sp, #16]
  430f8c:	ldr	x8, [sp, #16]
  430f90:	subs	x8, x8, #0x0
  430f94:	cmp	x8, #0x4d
  430f98:	str	x8, [sp, #8]
  430f9c:	b.hi	431378 <ferror@plt+0x2f648>  // b.pmore
  430fa0:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  430fa4:	add	x8, x8, #0xc1c
  430fa8:	ldr	x11, [sp, #8]
  430fac:	ldrsw	x10, [x8, x11, lsl #2]
  430fb0:	add	x9, x8, x10
  430fb4:	br	x9
  430fb8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430fbc:	add	x8, x8, #0xf81
  430fc0:	str	x8, [sp, #24]
  430fc4:	b	431380 <ferror@plt+0x2f650>
  430fc8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430fcc:	add	x8, x8, #0xf8e
  430fd0:	str	x8, [sp, #24]
  430fd4:	b	431380 <ferror@plt+0x2f650>
  430fd8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430fdc:	add	x8, x8, #0xf9a
  430fe0:	str	x8, [sp, #24]
  430fe4:	b	431380 <ferror@plt+0x2f650>
  430fe8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430fec:	add	x8, x8, #0xfa6
  430ff0:	str	x8, [sp, #24]
  430ff4:	b	431380 <ferror@plt+0x2f650>
  430ff8:	adrp	x8, 495000 <warn@@Base+0x23d44>
  430ffc:	add	x8, x8, #0xfb6
  431000:	str	x8, [sp, #24]
  431004:	b	431380 <ferror@plt+0x2f650>
  431008:	adrp	x8, 495000 <warn@@Base+0x23d44>
  43100c:	add	x8, x8, #0xfc5
  431010:	str	x8, [sp, #24]
  431014:	b	431380 <ferror@plt+0x2f650>
  431018:	adrp	x8, 495000 <warn@@Base+0x23d44>
  43101c:	add	x8, x8, #0xfd2
  431020:	str	x8, [sp, #24]
  431024:	b	431380 <ferror@plt+0x2f650>
  431028:	adrp	x8, 495000 <warn@@Base+0x23d44>
  43102c:	add	x8, x8, #0xfe4
  431030:	str	x8, [sp, #24]
  431034:	b	431380 <ferror@plt+0x2f650>
  431038:	adrp	x8, 495000 <warn@@Base+0x23d44>
  43103c:	add	x8, x8, #0xff1
  431040:	str	x8, [sp, #24]
  431044:	b	431380 <ferror@plt+0x2f650>
  431048:	adrp	x8, 495000 <warn@@Base+0x23d44>
  43104c:	add	x8, x8, #0xffe
  431050:	str	x8, [sp, #24]
  431054:	b	431380 <ferror@plt+0x2f650>
  431058:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43105c:	add	x8, x8, #0xb
  431060:	str	x8, [sp, #24]
  431064:	b	431380 <ferror@plt+0x2f650>
  431068:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43106c:	add	x8, x8, #0x18
  431070:	str	x8, [sp, #24]
  431074:	b	431380 <ferror@plt+0x2f650>
  431078:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43107c:	add	x8, x8, #0x28
  431080:	str	x8, [sp, #24]
  431084:	b	431380 <ferror@plt+0x2f650>
  431088:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43108c:	add	x8, x8, #0x3d
  431090:	str	x8, [sp, #24]
  431094:	b	431380 <ferror@plt+0x2f650>
  431098:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43109c:	add	x8, x8, #0x52
  4310a0:	str	x8, [sp, #24]
  4310a4:	b	431380 <ferror@plt+0x2f650>
  4310a8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4310ac:	add	x8, x8, #0x66
  4310b0:	str	x8, [sp, #24]
  4310b4:	b	431380 <ferror@plt+0x2f650>
  4310b8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4310bc:	add	x8, x8, #0x74
  4310c0:	str	x8, [sp, #24]
  4310c4:	b	431380 <ferror@plt+0x2f650>
  4310c8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4310cc:	add	x8, x8, #0x8a
  4310d0:	str	x8, [sp, #24]
  4310d4:	b	431380 <ferror@plt+0x2f650>
  4310d8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4310dc:	add	x8, x8, #0x9e
  4310e0:	str	x8, [sp, #24]
  4310e4:	b	431380 <ferror@plt+0x2f650>
  4310e8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4310ec:	add	x8, x8, #0xab
  4310f0:	str	x8, [sp, #24]
  4310f4:	b	431380 <ferror@plt+0x2f650>
  4310f8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4310fc:	add	x8, x8, #0xb8
  431100:	str	x8, [sp, #24]
  431104:	b	431380 <ferror@plt+0x2f650>
  431108:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43110c:	add	x8, x8, #0xc6
  431110:	str	x8, [sp, #24]
  431114:	b	431380 <ferror@plt+0x2f650>
  431118:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43111c:	add	x8, x8, #0xd4
  431120:	str	x8, [sp, #24]
  431124:	b	431380 <ferror@plt+0x2f650>
  431128:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43112c:	add	x8, x8, #0xe2
  431130:	str	x8, [sp, #24]
  431134:	b	431380 <ferror@plt+0x2f650>
  431138:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43113c:	add	x8, x8, #0xf1
  431140:	str	x8, [sp, #24]
  431144:	b	431380 <ferror@plt+0x2f650>
  431148:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43114c:	add	x8, x8, #0x103
  431150:	str	x8, [sp, #24]
  431154:	b	431380 <ferror@plt+0x2f650>
  431158:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43115c:	add	x8, x8, #0x115
  431160:	str	x8, [sp, #24]
  431164:	b	431380 <ferror@plt+0x2f650>
  431168:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43116c:	add	x8, x8, #0x126
  431170:	str	x8, [sp, #24]
  431174:	b	431380 <ferror@plt+0x2f650>
  431178:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43117c:	add	x8, x8, #0x137
  431180:	str	x8, [sp, #24]
  431184:	b	431380 <ferror@plt+0x2f650>
  431188:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43118c:	add	x8, x8, #0x148
  431190:	str	x8, [sp, #24]
  431194:	b	431380 <ferror@plt+0x2f650>
  431198:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43119c:	add	x8, x8, #0x15a
  4311a0:	str	x8, [sp, #24]
  4311a4:	b	431380 <ferror@plt+0x2f650>
  4311a8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4311ac:	add	x8, x8, #0x16c
  4311b0:	str	x8, [sp, #24]
  4311b4:	b	431380 <ferror@plt+0x2f650>
  4311b8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4311bc:	add	x8, x8, #0x17d
  4311c0:	str	x8, [sp, #24]
  4311c4:	b	431380 <ferror@plt+0x2f650>
  4311c8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4311cc:	add	x8, x8, #0x18e
  4311d0:	str	x8, [sp, #24]
  4311d4:	b	431380 <ferror@plt+0x2f650>
  4311d8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4311dc:	add	x8, x8, #0x1a1
  4311e0:	str	x8, [sp, #24]
  4311e4:	b	431380 <ferror@plt+0x2f650>
  4311e8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4311ec:	add	x8, x8, #0x1b4
  4311f0:	str	x8, [sp, #24]
  4311f4:	b	431380 <ferror@plt+0x2f650>
  4311f8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4311fc:	add	x8, x8, #0x1c6
  431200:	str	x8, [sp, #24]
  431204:	b	431380 <ferror@plt+0x2f650>
  431208:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43120c:	add	x8, x8, #0x1d3
  431210:	str	x8, [sp, #24]
  431214:	b	431380 <ferror@plt+0x2f650>
  431218:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43121c:	add	x8, x8, #0x1e4
  431220:	str	x8, [sp, #24]
  431224:	b	431380 <ferror@plt+0x2f650>
  431228:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43122c:	add	x8, x8, #0x1f6
  431230:	str	x8, [sp, #24]
  431234:	b	431380 <ferror@plt+0x2f650>
  431238:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43123c:	add	x8, x8, #0x207
  431240:	str	x8, [sp, #24]
  431244:	b	431380 <ferror@plt+0x2f650>
  431248:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43124c:	add	x8, x8, #0x216
  431250:	str	x8, [sp, #24]
  431254:	b	431380 <ferror@plt+0x2f650>
  431258:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43125c:	add	x8, x8, #0x22a
  431260:	str	x8, [sp, #24]
  431264:	b	431380 <ferror@plt+0x2f650>
  431268:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43126c:	add	x8, x8, #0x239
  431270:	str	x8, [sp, #24]
  431274:	b	431380 <ferror@plt+0x2f650>
  431278:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43127c:	add	x8, x8, #0x248
  431280:	str	x8, [sp, #24]
  431284:	b	431380 <ferror@plt+0x2f650>
  431288:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43128c:	add	x8, x8, #0x258
  431290:	str	x8, [sp, #24]
  431294:	b	431380 <ferror@plt+0x2f650>
  431298:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43129c:	add	x8, x8, #0x268
  4312a0:	str	x8, [sp, #24]
  4312a4:	b	431380 <ferror@plt+0x2f650>
  4312a8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4312ac:	add	x8, x8, #0x277
  4312b0:	str	x8, [sp, #24]
  4312b4:	b	431380 <ferror@plt+0x2f650>
  4312b8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4312bc:	add	x8, x8, #0x28e
  4312c0:	str	x8, [sp, #24]
  4312c4:	b	431380 <ferror@plt+0x2f650>
  4312c8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4312cc:	add	x8, x8, #0x2a6
  4312d0:	str	x8, [sp, #24]
  4312d4:	b	431380 <ferror@plt+0x2f650>
  4312d8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4312dc:	add	x8, x8, #0x2b8
  4312e0:	str	x8, [sp, #24]
  4312e4:	b	431380 <ferror@plt+0x2f650>
  4312e8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4312ec:	add	x8, x8, #0x2c8
  4312f0:	str	x8, [sp, #24]
  4312f4:	b	431380 <ferror@plt+0x2f650>
  4312f8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4312fc:	add	x8, x8, #0x2da
  431300:	str	x8, [sp, #24]
  431304:	b	431380 <ferror@plt+0x2f650>
  431308:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43130c:	add	x8, x8, #0x2ec
  431310:	str	x8, [sp, #24]
  431314:	b	431380 <ferror@plt+0x2f650>
  431318:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43131c:	add	x8, x8, #0x2fe
  431320:	str	x8, [sp, #24]
  431324:	b	431380 <ferror@plt+0x2f650>
  431328:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43132c:	add	x8, x8, #0x30e
  431330:	str	x8, [sp, #24]
  431334:	b	431380 <ferror@plt+0x2f650>
  431338:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43133c:	add	x8, x8, #0x320
  431340:	str	x8, [sp, #24]
  431344:	b	431380 <ferror@plt+0x2f650>
  431348:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43134c:	add	x8, x8, #0x332
  431350:	str	x8, [sp, #24]
  431354:	b	431380 <ferror@plt+0x2f650>
  431358:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43135c:	add	x8, x8, #0x344
  431360:	str	x8, [sp, #24]
  431364:	b	431380 <ferror@plt+0x2f650>
  431368:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43136c:	add	x8, x8, #0x358
  431370:	str	x8, [sp, #24]
  431374:	b	431380 <ferror@plt+0x2f650>
  431378:	mov	x8, xzr
  43137c:	str	x8, [sp, #24]
  431380:	ldr	x0, [sp, #24]
  431384:	add	sp, sp, #0x20
  431388:	ret
  43138c:	sub	sp, sp, #0x20
  431390:	str	x0, [sp, #16]
  431394:	ldr	x8, [sp, #16]
  431398:	subs	x8, x8, #0x0
  43139c:	cmp	x8, #0x46
  4313a0:	str	x8, [sp, #8]
  4313a4:	b.hi	4314d0 <ferror@plt+0x2f7a0>  // b.pmore
  4313a8:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  4313ac:	add	x8, x8, #0xd54
  4313b0:	ldr	x11, [sp, #8]
  4313b4:	ldrsw	x10, [x8, x11, lsl #2]
  4313b8:	add	x9, x8, x10
  4313bc:	br	x9
  4313c0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4313c4:	add	x8, x8, #0x368
  4313c8:	str	x8, [sp, #24]
  4313cc:	b	4314d8 <ferror@plt+0x2f7a8>
  4313d0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4313d4:	add	x8, x8, #0x373
  4313d8:	str	x8, [sp, #24]
  4313dc:	b	4314d8 <ferror@plt+0x2f7a8>
  4313e0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4313e4:	add	x8, x8, #0x381
  4313e8:	str	x8, [sp, #24]
  4313ec:	b	4314d8 <ferror@plt+0x2f7a8>
  4313f0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4313f4:	add	x8, x8, #0x393
  4313f8:	str	x8, [sp, #24]
  4313fc:	b	4314d8 <ferror@plt+0x2f7a8>
  431400:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431404:	add	x8, x8, #0x3a6
  431408:	str	x8, [sp, #24]
  43140c:	b	4314d8 <ferror@plt+0x2f7a8>
  431410:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431414:	add	x8, x8, #0x3b0
  431418:	str	x8, [sp, #24]
  43141c:	b	4314d8 <ferror@plt+0x2f7a8>
  431420:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431424:	add	x8, x8, #0x3be
  431428:	str	x8, [sp, #24]
  43142c:	b	4314d8 <ferror@plt+0x2f7a8>
  431430:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431434:	add	x8, x8, #0x3d1
  431438:	str	x8, [sp, #24]
  43143c:	b	4314d8 <ferror@plt+0x2f7a8>
  431440:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431444:	add	x8, x8, #0x3e1
  431448:	str	x8, [sp, #24]
  43144c:	b	4314d8 <ferror@plt+0x2f7a8>
  431450:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431454:	add	x8, x8, #0x3f0
  431458:	str	x8, [sp, #24]
  43145c:	b	4314d8 <ferror@plt+0x2f7a8>
  431460:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431464:	add	x8, x8, #0x3fc
  431468:	str	x8, [sp, #24]
  43146c:	b	4314d8 <ferror@plt+0x2f7a8>
  431470:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431474:	add	x8, x8, #0x412
  431478:	str	x8, [sp, #24]
  43147c:	b	4314d8 <ferror@plt+0x2f7a8>
  431480:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431484:	add	x8, x8, #0x422
  431488:	str	x8, [sp, #24]
  43148c:	b	4314d8 <ferror@plt+0x2f7a8>
  431490:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431494:	add	x8, x8, #0x433
  431498:	str	x8, [sp, #24]
  43149c:	b	4314d8 <ferror@plt+0x2f7a8>
  4314a0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4314a4:	add	x8, x8, #0x444
  4314a8:	str	x8, [sp, #24]
  4314ac:	b	4314d8 <ferror@plt+0x2f7a8>
  4314b0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4314b4:	add	x8, x8, #0x45a
  4314b8:	str	x8, [sp, #24]
  4314bc:	b	4314d8 <ferror@plt+0x2f7a8>
  4314c0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4314c4:	add	x8, x8, #0x470
  4314c8:	str	x8, [sp, #24]
  4314cc:	b	4314d8 <ferror@plt+0x2f7a8>
  4314d0:	mov	x8, xzr
  4314d4:	str	x8, [sp, #24]
  4314d8:	ldr	x0, [sp, #24]
  4314dc:	add	sp, sp, #0x20
  4314e0:	ret
  4314e4:	sub	sp, sp, #0x20
  4314e8:	str	x0, [sp, #16]
  4314ec:	ldr	x8, [sp, #16]
  4314f0:	subs	x8, x8, #0x0
  4314f4:	cmp	x8, #0x1f
  4314f8:	str	x8, [sp, #8]
  4314fc:	b.hi	431718 <ferror@plt+0x2f9e8>  // b.pmore
  431500:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  431504:	add	x8, x8, #0xe70
  431508:	ldr	x11, [sp, #8]
  43150c:	ldrsw	x10, [x8, x11, lsl #2]
  431510:	add	x9, x8, x10
  431514:	br	x9
  431518:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43151c:	add	x8, x8, #0x47e
  431520:	str	x8, [sp, #24]
  431524:	b	431720 <ferror@plt+0x2f9f0>
  431528:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43152c:	add	x8, x8, #0x48f
  431530:	str	x8, [sp, #24]
  431534:	b	431720 <ferror@plt+0x2f9f0>
  431538:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43153c:	add	x8, x8, #0x49f
  431540:	str	x8, [sp, #24]
  431544:	b	431720 <ferror@plt+0x2f9f0>
  431548:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43154c:	add	x8, x8, #0x4b0
  431550:	str	x8, [sp, #24]
  431554:	b	431720 <ferror@plt+0x2f9f0>
  431558:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43155c:	add	x8, x8, #0x4c1
  431560:	str	x8, [sp, #24]
  431564:	b	431720 <ferror@plt+0x2f9f0>
  431568:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43156c:	add	x8, x8, #0x4d4
  431570:	str	x8, [sp, #24]
  431574:	b	431720 <ferror@plt+0x2f9f0>
  431578:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43157c:	add	x8, x8, #0x4e1
  431580:	str	x8, [sp, #24]
  431584:	b	431720 <ferror@plt+0x2f9f0>
  431588:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43158c:	add	x8, x8, #0x4fa
  431590:	str	x8, [sp, #24]
  431594:	b	431720 <ferror@plt+0x2f9f0>
  431598:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43159c:	add	x8, x8, #0x513
  4315a0:	str	x8, [sp, #24]
  4315a4:	b	431720 <ferror@plt+0x2f9f0>
  4315a8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4315ac:	add	x8, x8, #0x524
  4315b0:	str	x8, [sp, #24]
  4315b4:	b	431720 <ferror@plt+0x2f9f0>
  4315b8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4315bc:	add	x8, x8, #0x535
  4315c0:	str	x8, [sp, #24]
  4315c4:	b	431720 <ferror@plt+0x2f9f0>
  4315c8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4315cc:	add	x8, x8, #0x548
  4315d0:	str	x8, [sp, #24]
  4315d4:	b	431720 <ferror@plt+0x2f9f0>
  4315d8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4315dc:	add	x8, x8, #0x55b
  4315e0:	str	x8, [sp, #24]
  4315e4:	b	431720 <ferror@plt+0x2f9f0>
  4315e8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4315ec:	add	x8, x8, #0x574
  4315f0:	str	x8, [sp, #24]
  4315f4:	b	431720 <ferror@plt+0x2f9f0>
  4315f8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4315fc:	add	x8, x8, #0x58d
  431600:	str	x8, [sp, #24]
  431604:	b	431720 <ferror@plt+0x2f9f0>
  431608:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43160c:	add	x8, x8, #0x59e
  431610:	str	x8, [sp, #24]
  431614:	b	431720 <ferror@plt+0x2f9f0>
  431618:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43161c:	add	x8, x8, #0x5af
  431620:	str	x8, [sp, #24]
  431624:	b	431720 <ferror@plt+0x2f9f0>
  431628:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43162c:	add	x8, x8, #0x5c0
  431630:	str	x8, [sp, #24]
  431634:	b	431720 <ferror@plt+0x2f9f0>
  431638:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43163c:	add	x8, x8, #0x5d1
  431640:	str	x8, [sp, #24]
  431644:	b	431720 <ferror@plt+0x2f9f0>
  431648:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43164c:	add	x8, x8, #0x5e2
  431650:	str	x8, [sp, #24]
  431654:	b	431720 <ferror@plt+0x2f9f0>
  431658:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43165c:	add	x8, x8, #0x5f3
  431660:	str	x8, [sp, #24]
  431664:	b	431720 <ferror@plt+0x2f9f0>
  431668:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43166c:	add	x8, x8, #0x604
  431670:	str	x8, [sp, #24]
  431674:	b	431720 <ferror@plt+0x2f9f0>
  431678:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43167c:	add	x8, x8, #0x614
  431680:	str	x8, [sp, #24]
  431684:	b	431720 <ferror@plt+0x2f9f0>
  431688:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43168c:	add	x8, x8, #0x624
  431690:	str	x8, [sp, #24]
  431694:	b	431720 <ferror@plt+0x2f9f0>
  431698:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43169c:	add	x8, x8, #0x634
  4316a0:	str	x8, [sp, #24]
  4316a4:	b	431720 <ferror@plt+0x2f9f0>
  4316a8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4316ac:	add	x8, x8, #0x648
  4316b0:	str	x8, [sp, #24]
  4316b4:	b	431720 <ferror@plt+0x2f9f0>
  4316b8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4316bc:	add	x8, x8, #0x65c
  4316c0:	str	x8, [sp, #24]
  4316c4:	b	431720 <ferror@plt+0x2f9f0>
  4316c8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4316cc:	add	x8, x8, #0x66f
  4316d0:	str	x8, [sp, #24]
  4316d4:	b	431720 <ferror@plt+0x2f9f0>
  4316d8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4316dc:	add	x8, x8, #0x682
  4316e0:	str	x8, [sp, #24]
  4316e4:	b	431720 <ferror@plt+0x2f9f0>
  4316e8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4316ec:	add	x8, x8, #0x696
  4316f0:	str	x8, [sp, #24]
  4316f4:	b	431720 <ferror@plt+0x2f9f0>
  4316f8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4316fc:	add	x8, x8, #0x6aa
  431700:	str	x8, [sp, #24]
  431704:	b	431720 <ferror@plt+0x2f9f0>
  431708:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43170c:	add	x8, x8, #0x6bd
  431710:	str	x8, [sp, #24]
  431714:	b	431720 <ferror@plt+0x2f9f0>
  431718:	mov	x8, xzr
  43171c:	str	x8, [sp, #24]
  431720:	ldr	x0, [sp, #24]
  431724:	add	sp, sp, #0x20
  431728:	ret
  43172c:	sub	sp, sp, #0x20
  431730:	str	x0, [sp, #16]
  431734:	ldr	x8, [sp, #16]
  431738:	subs	x8, x8, #0x0
  43173c:	cmp	x8, #0x1a
  431740:	str	x8, [sp, #8]
  431744:	b.hi	431910 <ferror@plt+0x2fbe0>  // b.pmore
  431748:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  43174c:	add	x8, x8, #0xef0
  431750:	ldr	x11, [sp, #8]
  431754:	ldrsw	x10, [x8, x11, lsl #2]
  431758:	add	x9, x8, x10
  43175c:	br	x9
  431760:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431764:	add	x8, x8, #0x6d0
  431768:	str	x8, [sp, #24]
  43176c:	b	431918 <ferror@plt+0x2fbe8>
  431770:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431774:	add	x8, x8, #0x6dd
  431778:	str	x8, [sp, #24]
  43177c:	b	431918 <ferror@plt+0x2fbe8>
  431780:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431784:	add	x8, x8, #0x6e9
  431788:	str	x8, [sp, #24]
  43178c:	b	431918 <ferror@plt+0x2fbe8>
  431790:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431794:	add	x8, x8, #0x6f6
  431798:	str	x8, [sp, #24]
  43179c:	b	431918 <ferror@plt+0x2fbe8>
  4317a0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4317a4:	add	x8, x8, #0x703
  4317a8:	str	x8, [sp, #24]
  4317ac:	b	431918 <ferror@plt+0x2fbe8>
  4317b0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4317b4:	add	x8, x8, #0x712
  4317b8:	str	x8, [sp, #24]
  4317bc:	b	431918 <ferror@plt+0x2fbe8>
  4317c0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4317c4:	add	x8, x8, #0x71b
  4317c8:	str	x8, [sp, #24]
  4317cc:	b	431918 <ferror@plt+0x2fbe8>
  4317d0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4317d4:	add	x8, x8, #0x730
  4317d8:	str	x8, [sp, #24]
  4317dc:	b	431918 <ferror@plt+0x2fbe8>
  4317e0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4317e4:	add	x8, x8, #0x745
  4317e8:	str	x8, [sp, #24]
  4317ec:	b	431918 <ferror@plt+0x2fbe8>
  4317f0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4317f4:	add	x8, x8, #0x752
  4317f8:	str	x8, [sp, #24]
  4317fc:	b	431918 <ferror@plt+0x2fbe8>
  431800:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431804:	add	x8, x8, #0x75f
  431808:	str	x8, [sp, #24]
  43180c:	b	431918 <ferror@plt+0x2fbe8>
  431810:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431814:	add	x8, x8, #0x76e
  431818:	str	x8, [sp, #24]
  43181c:	b	431918 <ferror@plt+0x2fbe8>
  431820:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431824:	add	x8, x8, #0x77d
  431828:	str	x8, [sp, #24]
  43182c:	b	431918 <ferror@plt+0x2fbe8>
  431830:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431834:	add	x8, x8, #0x792
  431838:	str	x8, [sp, #24]
  43183c:	b	431918 <ferror@plt+0x2fbe8>
  431840:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431844:	add	x8, x8, #0x7a7
  431848:	str	x8, [sp, #24]
  43184c:	b	431918 <ferror@plt+0x2fbe8>
  431850:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431854:	add	x8, x8, #0x7b3
  431858:	str	x8, [sp, #24]
  43185c:	b	431918 <ferror@plt+0x2fbe8>
  431860:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431864:	add	x8, x8, #0x7c1
  431868:	str	x8, [sp, #24]
  43186c:	b	431918 <ferror@plt+0x2fbe8>
  431870:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431874:	add	x8, x8, #0x7cd
  431878:	str	x8, [sp, #24]
  43187c:	b	431918 <ferror@plt+0x2fbe8>
  431880:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431884:	add	x8, x8, #0x7d9
  431888:	str	x8, [sp, #24]
  43188c:	b	431918 <ferror@plt+0x2fbe8>
  431890:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431894:	add	x8, x8, #0x7e9
  431898:	str	x8, [sp, #24]
  43189c:	b	431918 <ferror@plt+0x2fbe8>
  4318a0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4318a4:	add	x8, x8, #0x7f9
  4318a8:	str	x8, [sp, #24]
  4318ac:	b	431918 <ferror@plt+0x2fbe8>
  4318b0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4318b4:	add	x8, x8, #0x809
  4318b8:	str	x8, [sp, #24]
  4318bc:	b	431918 <ferror@plt+0x2fbe8>
  4318c0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4318c4:	add	x8, x8, #0x818
  4318c8:	str	x8, [sp, #24]
  4318cc:	b	431918 <ferror@plt+0x2fbe8>
  4318d0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4318d4:	add	x8, x8, #0x827
  4318d8:	str	x8, [sp, #24]
  4318dc:	b	431918 <ferror@plt+0x2fbe8>
  4318e0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4318e4:	add	x8, x8, #0x837
  4318e8:	str	x8, [sp, #24]
  4318ec:	b	431918 <ferror@plt+0x2fbe8>
  4318f0:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4318f4:	add	x8, x8, #0x847
  4318f8:	str	x8, [sp, #24]
  4318fc:	b	431918 <ferror@plt+0x2fbe8>
  431900:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431904:	add	x8, x8, #0x856
  431908:	str	x8, [sp, #24]
  43190c:	b	431918 <ferror@plt+0x2fbe8>
  431910:	mov	x8, xzr
  431914:	str	x8, [sp, #24]
  431918:	ldr	x0, [sp, #24]
  43191c:	add	sp, sp, #0x20
  431920:	ret
  431924:	sub	sp, sp, #0x20
  431928:	str	x0, [sp, #16]
  43192c:	ldr	x8, [sp, #16]
  431930:	subs	x8, x8, #0x0
  431934:	cmp	x8, #0xc
  431938:	str	x8, [sp, #8]
  43193c:	b.hi	431a28 <ferror@plt+0x2fcf8>  // b.pmore
  431940:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  431944:	add	x8, x8, #0xf5c
  431948:	ldr	x11, [sp, #8]
  43194c:	ldrsw	x10, [x8, x11, lsl #2]
  431950:	add	x9, x8, x10
  431954:	br	x9
  431958:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43195c:	add	x8, x8, #0x865
  431960:	str	x8, [sp, #24]
  431964:	b	431a30 <ferror@plt+0x2fd00>
  431968:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43196c:	add	x8, x8, #0x870
  431970:	str	x8, [sp, #24]
  431974:	b	431a30 <ferror@plt+0x2fd00>
  431978:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43197c:	add	x8, x8, #0x878
  431980:	str	x8, [sp, #24]
  431984:	b	431a30 <ferror@plt+0x2fd00>
  431988:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43198c:	add	x8, x8, #0x884
  431990:	str	x8, [sp, #24]
  431994:	b	431a30 <ferror@plt+0x2fd00>
  431998:	adrp	x8, 496000 <warn@@Base+0x24d44>
  43199c:	add	x8, x8, #0x892
  4319a0:	str	x8, [sp, #24]
  4319a4:	b	431a30 <ferror@plt+0x2fd00>
  4319a8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4319ac:	add	x8, x8, #0x89b
  4319b0:	str	x8, [sp, #24]
  4319b4:	b	431a30 <ferror@plt+0x2fd00>
  4319b8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4319bc:	add	x8, x8, #0x8a4
  4319c0:	str	x8, [sp, #24]
  4319c4:	b	431a30 <ferror@plt+0x2fd00>
  4319c8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4319cc:	add	x8, x8, #0x8ad
  4319d0:	str	x8, [sp, #24]
  4319d4:	b	431a30 <ferror@plt+0x2fd00>
  4319d8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4319dc:	add	x8, x8, #0x8b9
  4319e0:	str	x8, [sp, #24]
  4319e4:	b	431a30 <ferror@plt+0x2fd00>
  4319e8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4319ec:	add	x8, x8, #0x8c5
  4319f0:	str	x8, [sp, #24]
  4319f4:	b	431a30 <ferror@plt+0x2fd00>
  4319f8:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4319fc:	add	x8, x8, #0x8d1
  431a00:	str	x8, [sp, #24]
  431a04:	b	431a30 <ferror@plt+0x2fd00>
  431a08:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431a0c:	add	x8, x8, #0x8dd
  431a10:	str	x8, [sp, #24]
  431a14:	b	431a30 <ferror@plt+0x2fd00>
  431a18:	adrp	x8, 496000 <warn@@Base+0x24d44>
  431a1c:	add	x8, x8, #0x8e9
  431a20:	str	x8, [sp, #24]
  431a24:	b	431a30 <ferror@plt+0x2fd00>
  431a28:	mov	x8, xzr
  431a2c:	str	x8, [sp, #24]
  431a30:	ldr	x0, [sp, #24]
  431a34:	add	sp, sp, #0x20
  431a38:	ret
  431a3c:	stp	x29, x30, [sp, #-32]!
  431a40:	str	x28, [sp, #16]
  431a44:	mov	x29, sp
  431a48:	sub	sp, sp, #0x270
  431a4c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  431a50:	add	x8, x8, #0xa28
  431a54:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  431a58:	add	x9, x9, #0x578
  431a5c:	adrp	x10, 480000 <warn@@Base+0xed44>
  431a60:	add	x10, x10, #0xaac
  431a64:	stur	x0, [x29, #-16]
  431a68:	stur	w1, [x29, #-20]
  431a6c:	stur	x2, [x29, #-32]
  431a70:	stur	x3, [x29, #-40]
  431a74:	stur	w4, [x29, #-44]
  431a78:	stur	x5, [x29, #-56]
  431a7c:	stur	x6, [x29, #-64]
  431a80:	stur	x7, [x29, #-72]
  431a84:	ldur	w11, [x29, #-20]
  431a88:	str	x8, [sp, #224]
  431a8c:	str	x9, [sp, #216]
  431a90:	str	x10, [sp, #208]
  431a94:	cbz	w11, 431aa4 <ferror@plt+0x2fd74>
  431a98:	ldr	x8, [sp, #224]
  431a9c:	ldr	x9, [x8, #120]
  431aa0:	cbnz	x9, 431ab0 <ferror@plt+0x2fd80>
  431aa4:	mov	x8, xzr
  431aa8:	stur	x8, [x29, #-8]
  431aac:	b	4320dc <ferror@plt+0x303ac>
  431ab0:	ldur	x0, [x29, #-16]
  431ab4:	ldr	x8, [sp, #224]
  431ab8:	ldr	x1, [x8, #120]
  431abc:	ldur	w9, [x29, #-44]
  431ac0:	mov	w10, w9
  431ac4:	mov	x11, #0x2                   	// #2
  431ac8:	mul	x10, x10, x11
  431acc:	add	x2, x10, #0x2
  431ad0:	str	x11, [sp, #200]
  431ad4:	bl	41df30 <ferror@plt+0x1c200>
  431ad8:	stur	x0, [x29, #-88]
  431adc:	ldur	x1, [x29, #-16]
  431ae0:	ldur	x8, [x29, #-88]
  431ae4:	ldur	w9, [x29, #-44]
  431ae8:	mov	w10, w9
  431aec:	ldr	x11, [sp, #200]
  431af0:	mul	x10, x10, x11
  431af4:	add	x2, x8, x10
  431af8:	adrp	x0, 496000 <warn@@Base+0x24d44>
  431afc:	add	x0, x0, #0x8f5
  431b00:	str	x1, [sp, #192]
  431b04:	str	x2, [sp, #184]
  431b08:	bl	401cf0 <gettext@plt>
  431b0c:	sub	x8, x29, #0x4a
  431b10:	str	x0, [sp, #176]
  431b14:	mov	x0, x8
  431b18:	ldr	x1, [sp, #192]
  431b1c:	ldr	x2, [sp, #184]
  431b20:	ldr	x3, [sp, #200]
  431b24:	mov	x4, #0x1                   	// #1
  431b28:	ldr	x5, [sp, #176]
  431b2c:	bl	4020ec <ferror@plt+0x3bc>
  431b30:	cbnz	x0, 431b40 <ferror@plt+0x2fe10>
  431b34:	mov	x8, xzr
  431b38:	stur	x8, [x29, #-8]
  431b3c:	b	4320dc <ferror@plt+0x303ac>
  431b40:	ldr	x8, [sp, #216]
  431b44:	ldr	x9, [x8]
  431b48:	sub	x0, x29, #0x4a
  431b4c:	mov	w1, #0x2                   	// #2
  431b50:	blr	x9
  431b54:	sturh	w0, [x29, #-76]
  431b58:	ldurh	w10, [x29, #-76]
  431b5c:	and	w10, w10, #0x8000
  431b60:	cbnz	w10, 431b78 <ferror@plt+0x2fe48>
  431b64:	ldurh	w8, [x29, #-76]
  431b68:	cbnz	w8, 431b78 <ferror@plt+0x2fe48>
  431b6c:	mov	x8, xzr
  431b70:	stur	x8, [x29, #-8]
  431b74:	b	4320dc <ferror@plt+0x303ac>
  431b78:	ldurh	w8, [x29, #-76]
  431b7c:	mov	w9, #0x1                   	// #1
  431b80:	mov	w10, #0x2                   	// #2
  431b84:	tst	w8, #0x8000
  431b88:	csel	w8, w9, w10, ne  // ne = any
  431b8c:	ldur	x11, [x29, #-64]
  431b90:	str	w8, [x11]
  431b94:	mov	w8, #0x0                   	// #0
  431b98:	sturh	w8, [x29, #-90]
  431b9c:	ldur	x11, [x29, #-56]
  431ba0:	ldr	w8, [x11, #28]
  431ba4:	cbz	w8, 431e34 <ferror@plt+0x30104>
  431ba8:	ldurh	w8, [x29, #-76]
  431bac:	mov	w9, #0x8001                	// #32769
  431bb0:	cmp	w8, w9
  431bb4:	b.eq	431e34 <ferror@plt+0x30104>  // b.none
  431bb8:	ldr	x8, [sp, #224]
  431bbc:	ldr	x9, [x8, #24]
  431bc0:	cbz	x9, 431e34 <ferror@plt+0x30104>
  431bc4:	ldur	x0, [x29, #-16]
  431bc8:	ldr	x8, [sp, #224]
  431bcc:	ldr	x1, [x8, #24]
  431bd0:	mov	x2, #0x14                  	// #20
  431bd4:	bl	41df30 <ferror@plt+0x1c200>
  431bd8:	stur	x0, [x29, #-216]
  431bdc:	ldur	x1, [x29, #-16]
  431be0:	ldur	x2, [x29, #-216]
  431be4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  431be8:	add	x0, x0, #0x902
  431bec:	str	x1, [sp, #168]
  431bf0:	str	x2, [sp, #160]
  431bf4:	bl	401cf0 <gettext@plt>
  431bf8:	sub	x8, x29, #0xec
  431bfc:	str	x0, [sp, #152]
  431c00:	mov	x0, x8
  431c04:	ldr	x1, [sp, #168]
  431c08:	ldr	x2, [sp, #160]
  431c0c:	mov	x3, #0x14                  	// #20
  431c10:	mov	x4, #0x1                   	// #1
  431c14:	ldr	x5, [sp, #152]
  431c18:	bl	4020ec <ferror@plt+0x3bc>
  431c1c:	cbnz	x0, 431c3c <ferror@plt+0x2ff0c>
  431c20:	sub	x8, x29, #0xa8
  431c24:	mov	w9, #0x0                   	// #0
  431c28:	strh	w9, [x8, #4]
  431c2c:	stur	xzr, [x29, #-152]
  431c30:	stur	xzr, [x29, #-144]
  431c34:	strh	w9, [x8, #2]
  431c38:	b	431ccc <ferror@plt+0x2ff9c>
  431c3c:	ldr	x8, [sp, #216]
  431c40:	ldr	x9, [x8]
  431c44:	sub	x10, x29, #0xec
  431c48:	add	x0, x10, #0x4
  431c4c:	mov	w11, #0x2                   	// #2
  431c50:	mov	w1, w11
  431c54:	str	x10, [sp, #144]
  431c58:	str	w11, [sp, #140]
  431c5c:	blr	x9
  431c60:	sub	x8, x29, #0xa8
  431c64:	strh	w0, [x8, #4]
  431c68:	ldr	x9, [sp, #216]
  431c6c:	ldr	x10, [x9]
  431c70:	ldr	x12, [sp, #144]
  431c74:	add	x0, x12, #0xc
  431c78:	mov	w11, #0x4                   	// #4
  431c7c:	mov	w1, w11
  431c80:	str	x8, [sp, #128]
  431c84:	str	w11, [sp, #124]
  431c88:	blr	x10
  431c8c:	stur	x0, [x29, #-152]
  431c90:	ldr	x8, [sp, #216]
  431c94:	ldr	x9, [x8]
  431c98:	ldr	x10, [sp, #144]
  431c9c:	add	x0, x10, #0x10
  431ca0:	ldr	w1, [sp, #124]
  431ca4:	blr	x9
  431ca8:	stur	x0, [x29, #-144]
  431cac:	ldr	x8, [sp, #216]
  431cb0:	ldr	x9, [x8]
  431cb4:	ldr	x10, [sp, #144]
  431cb8:	add	x0, x10, #0x2
  431cbc:	ldr	w1, [sp, #140]
  431cc0:	blr	x9
  431cc4:	ldr	x8, [sp, #128]
  431cc8:	strh	w0, [x8, #2]
  431ccc:	ldurh	w8, [x29, #-164]
  431cd0:	and	w8, w8, #0x7fff
  431cd4:	ldurh	w9, [x29, #-90]
  431cd8:	cmp	w8, w9
  431cdc:	b.le	431cec <ferror@plt+0x2ffbc>
  431ce0:	ldurh	w8, [x29, #-164]
  431ce4:	and	w8, w8, #0x7fff
  431ce8:	sturh	w8, [x29, #-90]
  431cec:	ldur	x8, [x29, #-144]
  431cf0:	ldur	x9, [x29, #-216]
  431cf4:	add	x8, x9, x8
  431cf8:	stur	x8, [x29, #-216]
  431cfc:	ldurh	w8, [x29, #-164]
  431d00:	ldurh	w9, [x29, #-76]
  431d04:	and	w9, w9, #0x7fff
  431d08:	mov	w10, #0x0                   	// #0
  431d0c:	cmp	w8, w9
  431d10:	str	w10, [sp, #120]
  431d14:	b.eq	431d28 <ferror@plt+0x2fff8>  // b.none
  431d18:	ldur	x8, [x29, #-144]
  431d1c:	cmp	x8, #0x0
  431d20:	cset	w9, ne  // ne = any
  431d24:	str	w9, [sp, #120]
  431d28:	ldr	w8, [sp, #120]
  431d2c:	tbnz	w8, #0, 431bdc <ferror@plt+0x2feac>
  431d30:	ldurh	w8, [x29, #-164]
  431d34:	ldurh	w9, [x29, #-76]
  431d38:	and	w9, w9, #0x7fff
  431d3c:	cmp	w8, w9
  431d40:	b.ne	431e34 <ferror@plt+0x30104>  // b.any
  431d44:	ldurh	w8, [x29, #-164]
  431d48:	cmp	w8, #0x1
  431d4c:	b.ne	431d68 <ferror@plt+0x30038>  // b.any
  431d50:	ldurh	w8, [x29, #-166]
  431d54:	cmp	w8, #0x1
  431d58:	b.ne	431d68 <ferror@plt+0x30038>  // b.any
  431d5c:	mov	x8, xzr
  431d60:	stur	x8, [x29, #-8]
  431d64:	b	4320dc <ferror@plt+0x303ac>
  431d68:	ldur	x8, [x29, #-144]
  431d6c:	ldur	x9, [x29, #-216]
  431d70:	subs	x8, x9, x8
  431d74:	stur	x8, [x29, #-216]
  431d78:	ldur	x8, [x29, #-152]
  431d7c:	ldur	x9, [x29, #-216]
  431d80:	add	x8, x9, x8
  431d84:	stur	x8, [x29, #-216]
  431d88:	ldur	x1, [x29, #-16]
  431d8c:	ldur	x2, [x29, #-216]
  431d90:	adrp	x0, 496000 <warn@@Base+0x24d44>
  431d94:	add	x0, x0, #0x90e
  431d98:	str	x1, [sp, #112]
  431d9c:	str	x2, [sp, #104]
  431da0:	bl	401cf0 <gettext@plt>
  431da4:	sub	x8, x29, #0xd0
  431da8:	str	x0, [sp, #96]
  431dac:	mov	x0, x8
  431db0:	ldr	x1, [sp, #112]
  431db4:	ldr	x2, [sp, #104]
  431db8:	mov	x3, #0x8                   	// #8
  431dbc:	mov	x4, #0x1                   	// #1
  431dc0:	ldr	x5, [sp, #96]
  431dc4:	bl	4020ec <ferror@plt+0x3bc>
  431dc8:	cbz	x0, 431e34 <ferror@plt+0x30104>
  431dcc:	ldr	x8, [sp, #216]
  431dd0:	ldr	x9, [x8]
  431dd4:	sub	x0, x29, #0xd0
  431dd8:	mov	w1, #0x4                   	// #4
  431ddc:	blr	x9
  431de0:	stur	x0, [x29, #-200]
  431de4:	ldur	x8, [x29, #-56]
  431de8:	ldr	x8, [x8, #16]
  431dec:	ldur	x9, [x29, #-200]
  431df0:	cmp	x8, x9
  431df4:	b.eq	431e34 <ferror@plt+0x30104>  // b.none
  431df8:	ldur	x8, [x29, #-200]
  431dfc:	ldur	x9, [x29, #-40]
  431e00:	cmp	x8, x9
  431e04:	b.cs	431e1c <ferror@plt+0x300ec>  // b.hs, b.nlast
  431e08:	ldur	x8, [x29, #-32]
  431e0c:	ldur	x9, [x29, #-200]
  431e10:	add	x8, x8, x9
  431e14:	str	x8, [sp, #88]
  431e18:	b	431e28 <ferror@plt+0x300f8>
  431e1c:	ldr	x0, [sp, #208]
  431e20:	bl	401cf0 <gettext@plt>
  431e24:	str	x0, [sp, #88]
  431e28:	ldr	x8, [sp, #88]
  431e2c:	stur	x8, [x29, #-8]
  431e30:	b	4320dc <ferror@plt+0x303ac>
  431e34:	ldr	x8, [sp, #224]
  431e38:	ldr	x9, [x8, #8]
  431e3c:	cbz	x9, 4320d4 <ferror@plt+0x303a4>
  431e40:	ldur	x0, [x29, #-16]
  431e44:	ldr	x8, [sp, #224]
  431e48:	ldr	x1, [x8, #8]
  431e4c:	mov	x2, #0x10                  	// #16
  431e50:	bl	41df30 <ferror@plt+0x1c200>
  431e54:	stur	x0, [x29, #-88]
  431e58:	ldur	x1, [x29, #-16]
  431e5c:	ldur	x2, [x29, #-88]
  431e60:	adrp	x0, 496000 <warn@@Base+0x24d44>
  431e64:	add	x0, x0, #0x91e
  431e68:	str	x1, [sp, #80]
  431e6c:	str	x2, [sp, #72]
  431e70:	bl	401cf0 <gettext@plt>
  431e74:	sub	x8, x29, #0xfc
  431e78:	str	x0, [sp, #64]
  431e7c:	mov	x0, x8
  431e80:	ldr	x1, [sp, #80]
  431e84:	ldr	x2, [sp, #72]
  431e88:	mov	x3, #0x10                  	// #16
  431e8c:	mov	x4, #0x1                   	// #1
  431e90:	ldr	x5, [sp, #64]
  431e94:	bl	4020ec <ferror@plt+0x3bc>
  431e98:	cbnz	x0, 431eb4 <ferror@plt+0x30184>
  431e9c:	add	x8, sp, #0x100
  431ea0:	str	xzr, [sp, #280]
  431ea4:	mov	w9, #0x0                   	// #0
  431ea8:	strh	w9, [x8, #10]
  431eac:	str	xzr, [sp, #272]
  431eb0:	b	432034 <ferror@plt+0x30304>
  431eb4:	ldr	x8, [sp, #216]
  431eb8:	ldr	x9, [x8]
  431ebc:	sub	x10, x29, #0xfc
  431ec0:	add	x0, x10, #0x8
  431ec4:	mov	w11, #0x4                   	// #4
  431ec8:	mov	w1, w11
  431ecc:	str	x10, [sp, #56]
  431ed0:	str	w11, [sp, #52]
  431ed4:	blr	x9
  431ed8:	str	x0, [sp, #320]
  431edc:	ldr	x8, [sp, #216]
  431ee0:	ldr	x9, [x8]
  431ee4:	ldr	x10, [sp, #56]
  431ee8:	add	x0, x10, #0xc
  431eec:	ldr	w1, [sp, #52]
  431ef0:	blr	x9
  431ef4:	str	x0, [sp, #328]
  431ef8:	ldur	x8, [x29, #-88]
  431efc:	ldr	x9, [sp, #320]
  431f00:	add	x8, x8, x9
  431f04:	str	x8, [sp, #248]
  431f08:	ldur	x1, [x29, #-16]
  431f0c:	ldr	x2, [sp, #248]
  431f10:	adrp	x0, 496000 <warn@@Base+0x24d44>
  431f14:	add	x0, x0, #0x92b
  431f18:	str	x1, [sp, #40]
  431f1c:	str	x2, [sp, #32]
  431f20:	bl	401cf0 <gettext@plt>
  431f24:	add	x8, sp, #0xe8
  431f28:	str	x0, [sp, #24]
  431f2c:	mov	x0, x8
  431f30:	ldr	x1, [sp, #40]
  431f34:	ldr	x2, [sp, #32]
  431f38:	mov	x3, #0x10                  	// #16
  431f3c:	mov	x4, #0x1                   	// #1
  431f40:	ldr	x5, [sp, #24]
  431f44:	bl	4020ec <ferror@plt+0x3bc>
  431f48:	cbnz	x0, 431f64 <ferror@plt+0x30234>
  431f4c:	add	x8, sp, #0x100
  431f50:	str	xzr, [sp, #280]
  431f54:	mov	w9, #0x0                   	// #0
  431f58:	strh	w9, [x8, #10]
  431f5c:	str	xzr, [sp, #272]
  431f60:	b	431fc8 <ferror@plt+0x30298>
  431f64:	ldr	x8, [sp, #216]
  431f68:	ldr	x9, [x8]
  431f6c:	add	x10, sp, #0xe8
  431f70:	add	x0, x10, #0x6
  431f74:	mov	w1, #0x2                   	// #2
  431f78:	str	x10, [sp, #16]
  431f7c:	blr	x9
  431f80:	add	x8, sp, #0x100
  431f84:	strh	w0, [x8, #10]
  431f88:	ldr	x8, [sp, #216]
  431f8c:	ldr	x9, [x8]
  431f90:	ldr	x10, [sp, #16]
  431f94:	add	x0, x10, #0xc
  431f98:	mov	w11, #0x4                   	// #4
  431f9c:	mov	w1, w11
  431fa0:	str	w11, [sp, #12]
  431fa4:	blr	x9
  431fa8:	str	x0, [sp, #280]
  431fac:	ldr	x8, [sp, #216]
  431fb0:	ldr	x9, [x8]
  431fb4:	ldr	x10, [sp, #16]
  431fb8:	add	x0, x10, #0x8
  431fbc:	ldr	w1, [sp, #12]
  431fc0:	blr	x9
  431fc4:	str	x0, [sp, #272]
  431fc8:	ldr	x8, [sp, #280]
  431fcc:	ldr	x9, [sp, #248]
  431fd0:	add	x8, x9, x8
  431fd4:	str	x8, [sp, #248]
  431fd8:	ldrh	w8, [sp, #266]
  431fdc:	ldurh	w9, [x29, #-76]
  431fe0:	mov	w10, #0x0                   	// #0
  431fe4:	cmp	w8, w9
  431fe8:	str	w10, [sp, #8]
  431fec:	b.eq	432000 <ferror@plt+0x302d0>  // b.none
  431ff0:	ldr	x8, [sp, #280]
  431ff4:	cmp	x8, #0x0
  431ff8:	cset	w9, ne  // ne = any
  431ffc:	str	w9, [sp, #8]
  432000:	ldr	w8, [sp, #8]
  432004:	tbnz	w8, #0, 431f08 <ferror@plt+0x301d8>
  432008:	ldrh	w8, [sp, #266]
  43200c:	ldurh	w9, [x29, #-76]
  432010:	cmp	w8, w9
  432014:	b.ne	43201c <ferror@plt+0x302ec>  // b.any
  432018:	b	432034 <ferror@plt+0x30304>
  43201c:	ldr	x8, [sp, #328]
  432020:	ldur	x9, [x29, #-88]
  432024:	add	x8, x9, x8
  432028:	stur	x8, [x29, #-88]
  43202c:	ldr	x8, [sp, #328]
  432030:	cbnz	x8, 431e58 <ferror@plt+0x30128>
  432034:	ldrh	w8, [sp, #266]
  432038:	ldurh	w9, [x29, #-76]
  43203c:	cmp	w8, w9
  432040:	b.ne	432098 <ferror@plt+0x30368>  // b.any
  432044:	ldur	x8, [x29, #-64]
  432048:	str	wzr, [x8]
  43204c:	add	x8, sp, #0x100
  432050:	ldrh	w9, [x8, #10]
  432054:	ldur	x8, [x29, #-72]
  432058:	strh	w9, [x8]
  43205c:	ldr	x8, [sp, #272]
  432060:	ldur	x10, [x29, #-40]
  432064:	cmp	x8, x10
  432068:	b.cs	432080 <ferror@plt+0x30350>  // b.hs, b.nlast
  43206c:	ldur	x8, [x29, #-32]
  432070:	ldr	x9, [sp, #272]
  432074:	add	x8, x8, x9
  432078:	str	x8, [sp]
  43207c:	b	43208c <ferror@plt+0x3035c>
  432080:	ldr	x0, [sp, #208]
  432084:	bl	401cf0 <gettext@plt>
  432088:	str	x0, [sp]
  43208c:	ldr	x8, [sp]
  432090:	stur	x8, [x29, #-8]
  432094:	b	4320dc <ferror@plt+0x303ac>
  432098:	ldurh	w8, [x29, #-90]
  43209c:	cbnz	w8, 4320b0 <ferror@plt+0x30380>
  4320a0:	ldurh	w8, [x29, #-76]
  4320a4:	and	w8, w8, #0x7fff
  4320a8:	cmp	w8, #0x1
  4320ac:	b.eq	4320d4 <ferror@plt+0x303a4>  // b.none
  4320b0:	ldurh	w8, [x29, #-76]
  4320b4:	and	w8, w8, #0x7fff
  4320b8:	ldurh	w9, [x29, #-90]
  4320bc:	cmp	w8, w9
  4320c0:	b.le	4320d4 <ferror@plt+0x303a4>
  4320c4:	ldr	x0, [sp, #208]
  4320c8:	bl	401cf0 <gettext@plt>
  4320cc:	stur	x0, [x29, #-8]
  4320d0:	b	4320dc <ferror@plt+0x303ac>
  4320d4:	mov	x8, xzr
  4320d8:	stur	x8, [x29, #-8]
  4320dc:	ldur	x0, [x29, #-8]
  4320e0:	add	sp, sp, #0x270
  4320e4:	ldr	x28, [sp, #16]
  4320e8:	ldp	x29, x30, [sp], #32
  4320ec:	ret
  4320f0:	sub	sp, sp, #0xd0
  4320f4:	stp	x29, x30, [sp, #192]
  4320f8:	add	x29, sp, #0xc0
  4320fc:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  432100:	add	x8, x8, #0x570
  432104:	mov	x9, #0x20                  	// #32
  432108:	adrp	x10, 496000 <warn@@Base+0x24d44>
  43210c:	add	x10, x10, #0x957
  432110:	mov	x11, xzr
  432114:	mov	x12, #0x1                   	// #1
  432118:	adrp	x13, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43211c:	add	x13, x13, #0x578
  432120:	stur	x0, [x29, #-16]
  432124:	stur	x1, [x29, #-24]
  432128:	stur	x2, [x29, #-32]
  43212c:	stur	w3, [x29, #-36]
  432130:	ldur	x1, [x29, #-16]
  432134:	ldr	x8, [x8]
  432138:	ldur	x14, [x29, #-24]
  43213c:	ldr	x14, [x14, #32]
  432140:	add	x2, x8, x14
  432144:	ldur	x8, [x29, #-24]
  432148:	ldr	x8, [x8, #24]
  43214c:	mul	x4, x8, x9
  432150:	mov	x0, x10
  432154:	stur	x11, [x29, #-88]
  432158:	str	x12, [sp, #96]
  43215c:	str	x13, [sp, #88]
  432160:	str	x1, [sp, #80]
  432164:	str	x2, [sp, #72]
  432168:	str	x4, [sp, #64]
  43216c:	bl	401cf0 <gettext@plt>
  432170:	ldur	x1, [x29, #-88]
  432174:	str	x0, [sp, #56]
  432178:	mov	x0, x1
  43217c:	ldr	x1, [sp, #80]
  432180:	ldr	x2, [sp, #72]
  432184:	ldr	x3, [sp, #96]
  432188:	ldr	x4, [sp, #64]
  43218c:	ldr	x5, [sp, #56]
  432190:	bl	4020ec <ferror@plt+0x3bc>
  432194:	stur	x0, [x29, #-48]
  432198:	ldur	x8, [x29, #-48]
  43219c:	cbnz	x8, 4321a8 <ferror@plt+0x30478>
  4321a0:	stur	wzr, [x29, #-4]
  4321a4:	b	43240c <ferror@plt+0x306dc>
  4321a8:	ldur	x8, [x29, #-24]
  4321ac:	ldr	x8, [x8, #8]
  4321b0:	ldur	w9, [x29, #-36]
  4321b4:	mov	w10, w9
  4321b8:	cmp	x8, x10
  4321bc:	b.cs	4321d8 <ferror@plt+0x304a8>  // b.hs, b.nlast
  4321c0:	ldur	x8, [x29, #-32]
  4321c4:	ldur	x9, [x29, #-24]
  4321c8:	ldr	x9, [x9, #8]
  4321cc:	add	x8, x8, x9
  4321d0:	stur	x8, [x29, #-64]
  4321d4:	b	4321fc <ferror@plt+0x304cc>
  4321d8:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4321dc:	add	x0, x0, #0x974
  4321e0:	bl	401cf0 <gettext@plt>
  4321e4:	ldur	x8, [x29, #-24]
  4321e8:	ldr	x1, [x8, #8]
  4321ec:	bl	4712bc <warn@@Base>
  4321f0:	adrp	x8, 483000 <warn@@Base+0x11d44>
  4321f4:	add	x8, x8, #0xd6d
  4321f8:	stur	x8, [x29, #-64]
  4321fc:	adrp	x0, 496000 <warn@@Base+0x24d44>
  432200:	add	x0, x0, #0x9af
  432204:	bl	401cf0 <gettext@plt>
  432208:	ldur	x8, [x29, #-24]
  43220c:	ldr	x8, [x8, #16]
  432210:	ldur	x2, [x29, #-64]
  432214:	ldur	x9, [x29, #-24]
  432218:	ldr	x3, [x9]
  43221c:	mov	w1, w8
  432220:	bl	401ca0 <printf@plt>
  432224:	adrp	x9, 496000 <warn@@Base+0x24d44>
  432228:	add	x9, x9, #0x9e6
  43222c:	mov	x0, x9
  432230:	bl	401cf0 <gettext@plt>
  432234:	bl	401ca0 <printf@plt>
  432238:	stur	xzr, [x29, #-56]
  43223c:	ldur	x8, [x29, #-56]
  432240:	ldur	x9, [x29, #-24]
  432244:	ldr	x9, [x9, #24]
  432248:	cmp	x8, x9
  43224c:	b.ge	4323fc <ferror@plt+0x306cc>  // b.tcont
  432250:	ldr	x8, [sp, #88]
  432254:	ldr	x9, [x8]
  432258:	ldur	x10, [x29, #-48]
  43225c:	ldur	x11, [x29, #-56]
  432260:	mov	x12, #0x20                  	// #32
  432264:	mul	x11, x12, x11
  432268:	add	x10, x10, x11
  43226c:	add	x0, x10, #0xc
  432270:	mov	w13, #0x4                   	// #4
  432274:	mov	w1, w13
  432278:	str	x12, [sp, #48]
  43227c:	str	w13, [sp, #44]
  432280:	blr	x9
  432284:	adrp	x8, 485000 <warn@@Base+0x13d44>
  432288:	add	x8, x8, #0x37d
  43228c:	str	w0, [sp, #40]
  432290:	mov	x0, x8
  432294:	ldr	w1, [sp, #40]
  432298:	bl	401ca0 <printf@plt>
  43229c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4322a0:	add	x8, x8, #0x700
  4322a4:	ldr	x8, [x8]
  4322a8:	ldr	x9, [sp, #88]
  4322ac:	ldr	x10, [x9]
  4322b0:	ldur	x11, [x29, #-48]
  4322b4:	ldur	x12, [x29, #-56]
  4322b8:	ldr	x14, [sp, #48]
  4322bc:	mul	x12, x14, x12
  4322c0:	add	x11, x11, x12
  4322c4:	mov	x0, x11
  4322c8:	mov	w1, #0x8                   	// #8
  4322cc:	str	x8, [sp, #32]
  4322d0:	blr	x10
  4322d4:	ldr	x8, [sp, #32]
  4322d8:	str	x0, [sp, #24]
  4322dc:	mov	x0, x8
  4322e0:	adrp	x1, 482000 <warn@@Base+0x10d44>
  4322e4:	add	x1, x1, #0x3d5
  4322e8:	ldr	x2, [sp, #24]
  4322ec:	bl	401d10 <fprintf@plt>
  4322f0:	ldr	x8, [sp, #88]
  4322f4:	ldr	x9, [x8]
  4322f8:	ldur	x10, [x29, #-48]
  4322fc:	ldur	x11, [x29, #-56]
  432300:	ldr	x12, [sp, #48]
  432304:	mul	x11, x12, x11
  432308:	add	x10, x10, x11
  43230c:	add	x10, x10, #0x8
  432310:	mov	x0, x10
  432314:	ldr	w1, [sp, #44]
  432318:	blr	x9
  43231c:	stur	w0, [x29, #-68]
  432320:	ldur	w13, [x29, #-68]
  432324:	mov	w0, w13
  432328:	bl	42b7d0 <ferror@plt+0x29aa0>
  43232c:	stur	x0, [x29, #-80]
  432330:	ldur	x8, [x29, #-80]
  432334:	cbnz	x8, 43234c <ferror@plt+0x3061c>
  432338:	ldur	w1, [x29, #-68]
  43233c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  432340:	add	x0, x0, #0xa2d
  432344:	bl	401ca0 <printf@plt>
  432348:	b	43235c <ferror@plt+0x3062c>
  43234c:	ldur	x1, [x29, #-80]
  432350:	adrp	x0, 496000 <warn@@Base+0x24d44>
  432354:	add	x0, x0, #0xa4c
  432358:	bl	401ca0 <printf@plt>
  43235c:	ldr	x8, [sp, #88]
  432360:	ldr	x9, [x8]
  432364:	ldur	x10, [x29, #-48]
  432368:	ldur	x11, [x29, #-56]
  43236c:	mov	x12, #0x20                  	// #32
  432370:	mul	x11, x12, x11
  432374:	add	x10, x10, x11
  432378:	add	x0, x10, #0x18
  43237c:	mov	w13, #0x4                   	// #4
  432380:	mov	w1, w13
  432384:	str	x12, [sp, #16]
  432388:	str	w13, [sp, #12]
  43238c:	blr	x9
  432390:	adrp	x8, 496000 <warn@@Base+0x24d44>
  432394:	add	x8, x8, #0xa54
  432398:	str	w0, [sp, #8]
  43239c:	mov	x0, x8
  4323a0:	ldr	w1, [sp, #8]
  4323a4:	bl	401ca0 <printf@plt>
  4323a8:	ldr	x8, [sp, #88]
  4323ac:	ldr	x9, [x8]
  4323b0:	ldur	x10, [x29, #-48]
  4323b4:	ldur	x11, [x29, #-56]
  4323b8:	ldr	x12, [sp, #16]
  4323bc:	mul	x11, x12, x11
  4323c0:	add	x10, x10, x11
  4323c4:	add	x10, x10, #0x1c
  4323c8:	mov	x0, x10
  4323cc:	ldr	w1, [sp, #12]
  4323d0:	blr	x9
  4323d4:	adrp	x8, 499000 <warn@@Base+0x27d44>
  4323d8:	add	x8, x8, #0xc7c
  4323dc:	str	w0, [sp, #4]
  4323e0:	mov	x0, x8
  4323e4:	ldr	w1, [sp, #4]
  4323e8:	bl	401ca0 <printf@plt>
  4323ec:	ldur	x8, [x29, #-56]
  4323f0:	add	x8, x8, #0x1
  4323f4:	stur	x8, [x29, #-56]
  4323f8:	b	43223c <ferror@plt+0x3050c>
  4323fc:	ldur	x0, [x29, #-48]
  432400:	bl	401bd0 <free@plt>
  432404:	mov	w8, #0x1                   	// #1
  432408:	stur	w8, [x29, #-4]
  43240c:	ldur	w0, [x29, #-4]
  432410:	ldp	x29, x30, [sp, #192]
  432414:	add	sp, sp, #0xd0
  432418:	ret
  43241c:	sub	sp, sp, #0xb0
  432420:	stp	x29, x30, [sp, #160]
  432424:	add	x29, sp, #0xa0
  432428:	adrp	x8, 4be000 <stdout@@GLIBC_2.17+0x900>
  43242c:	add	x8, x8, #0x570
  432430:	mov	x9, #0x28                  	// #40
  432434:	adrp	x10, 496000 <warn@@Base+0x24d44>
  432438:	add	x10, x10, #0xa59
  43243c:	mov	x11, xzr
  432440:	mov	x3, #0x1                   	// #1
  432444:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  432448:	add	x12, x12, #0x578
  43244c:	stur	x0, [x29, #-16]
  432450:	stur	x1, [x29, #-24]
  432454:	ldur	x1, [x29, #-16]
  432458:	ldr	x8, [x8]
  43245c:	ldur	x13, [x29, #-24]
  432460:	ldr	x13, [x13, #8]
  432464:	add	x2, x8, x13
  432468:	ldur	x8, [x29, #-24]
  43246c:	ldr	x8, [x8]
  432470:	mul	x4, x8, x9
  432474:	mov	x0, x10
  432478:	stur	x11, [x29, #-64]
  43247c:	stur	x3, [x29, #-72]
  432480:	str	x12, [sp, #80]
  432484:	str	x1, [sp, #72]
  432488:	str	x2, [sp, #64]
  43248c:	str	x4, [sp, #56]
  432490:	bl	401cf0 <gettext@plt>
  432494:	ldur	x1, [x29, #-64]
  432498:	str	x0, [sp, #48]
  43249c:	mov	x0, x1
  4324a0:	ldr	x1, [sp, #72]
  4324a4:	ldr	x2, [sp, #64]
  4324a8:	ldur	x3, [x29, #-72]
  4324ac:	ldr	x4, [sp, #56]
  4324b0:	ldr	x5, [sp, #48]
  4324b4:	bl	4020ec <ferror@plt+0x3bc>
  4324b8:	stur	x0, [x29, #-32]
  4324bc:	ldur	x8, [x29, #-32]
  4324c0:	cbnz	x8, 4324cc <ferror@plt+0x3079c>
  4324c4:	stur	wzr, [x29, #-4]
  4324c8:	b	4326e4 <ferror@plt+0x309b4>
  4324cc:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4324d0:	add	x0, x0, #0xa7b
  4324d4:	bl	401cf0 <gettext@plt>
  4324d8:	bl	401ca0 <printf@plt>
  4324dc:	adrp	x8, 496000 <warn@@Base+0x24d44>
  4324e0:	add	x8, x8, #0xa8a
  4324e4:	mov	x0, x8
  4324e8:	bl	401cf0 <gettext@plt>
  4324ec:	bl	401ca0 <printf@plt>
  4324f0:	stur	xzr, [x29, #-40]
  4324f4:	ldur	x8, [x29, #-40]
  4324f8:	ldur	x9, [x29, #-24]
  4324fc:	ldr	x9, [x9]
  432500:	cmp	x8, x9
  432504:	b.ge	4326d4 <ferror@plt+0x309a4>  // b.tcont
  432508:	ldr	x8, [sp, #80]
  43250c:	ldr	x9, [x8]
  432510:	ldur	x10, [x29, #-32]
  432514:	ldur	x11, [x29, #-40]
  432518:	mov	x12, #0x28                  	// #40
  43251c:	mul	x11, x12, x11
  432520:	add	x10, x10, x11
  432524:	add	x0, x10, #0xc
  432528:	mov	w13, #0x4                   	// #4
  43252c:	mov	w1, w13
  432530:	str	x12, [sp, #40]
  432534:	str	w13, [sp, #36]
  432538:	blr	x9
  43253c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  432540:	add	x8, x8, #0x37d
  432544:	str	w0, [sp, #32]
  432548:	mov	x0, x8
  43254c:	ldr	w1, [sp, #32]
  432550:	bl	401ca0 <printf@plt>
  432554:	ldr	x8, [sp, #80]
  432558:	ldr	x9, [x8]
  43255c:	ldur	x10, [x29, #-32]
  432560:	ldur	x11, [x29, #-40]
  432564:	ldr	x12, [sp, #40]
  432568:	mul	x11, x12, x11
  43256c:	add	x10, x10, x11
  432570:	mov	x0, x10
  432574:	mov	w1, #0x8                   	// #8
  432578:	blr	x9
  43257c:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  432580:	add	x8, x8, #0x824
  432584:	str	x0, [sp, #24]
  432588:	mov	x0, x8
  43258c:	ldr	x1, [sp, #24]
  432590:	bl	401ca0 <printf@plt>
  432594:	ldr	x8, [sp, #80]
  432598:	ldr	x9, [x8]
  43259c:	ldur	x10, [x29, #-32]
  4325a0:	ldur	x11, [x29, #-40]
  4325a4:	ldr	x12, [sp, #40]
  4325a8:	mul	x11, x12, x11
  4325ac:	add	x10, x10, x11
  4325b0:	add	x10, x10, #0x8
  4325b4:	mov	x0, x10
  4325b8:	ldr	w1, [sp, #36]
  4325bc:	blr	x9
  4325c0:	stur	w0, [x29, #-44]
  4325c4:	ldur	w13, [x29, #-44]
  4325c8:	mov	w0, w13
  4325cc:	bl	42b7d0 <ferror@plt+0x29aa0>
  4325d0:	stur	x0, [x29, #-56]
  4325d4:	ldur	x8, [x29, #-56]
  4325d8:	cbnz	x8, 4325f0 <ferror@plt+0x308c0>
  4325dc:	ldur	w1, [x29, #-44]
  4325e0:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4325e4:	add	x0, x0, #0xad6
  4325e8:	bl	401ca0 <printf@plt>
  4325ec:	b	432600 <ferror@plt+0x308d0>
  4325f0:	ldur	x1, [x29, #-56]
  4325f4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4325f8:	add	x0, x0, #0xaf3
  4325fc:	bl	401ca0 <printf@plt>
  432600:	ldr	x8, [sp, #80]
  432604:	ldr	x9, [x8]
  432608:	ldur	x10, [x29, #-32]
  43260c:	ldur	x11, [x29, #-40]
  432610:	mov	x12, #0x28                  	// #40
  432614:	mul	x11, x12, x11
  432618:	add	x10, x10, x11
  43261c:	add	x0, x10, #0x10
  432620:	mov	w13, #0x8                   	// #8
  432624:	mov	w1, w13
  432628:	str	x12, [sp, #16]
  43262c:	str	w13, [sp, #12]
  432630:	blr	x9
  432634:	mov	w1, #0x5                   	// #5
  432638:	bl	40b080 <ferror@plt+0x9350>
  43263c:	ldr	x8, [sp, #80]
  432640:	ldr	x9, [x8]
  432644:	ldur	x10, [x29, #-32]
  432648:	ldur	x11, [x29, #-40]
  43264c:	ldr	x12, [sp, #16]
  432650:	mul	x11, x12, x11
  432654:	add	x10, x10, x11
  432658:	add	x10, x10, #0x20
  43265c:	mov	x0, x10
  432660:	mov	w1, #0x4                   	// #4
  432664:	blr	x9
  432668:	adrp	x8, 485000 <warn@@Base+0x13d44>
  43266c:	add	x8, x8, #0x37d
  432670:	str	w0, [sp, #8]
  432674:	mov	x0, x8
  432678:	ldr	w1, [sp, #8]
  43267c:	bl	401ca0 <printf@plt>
  432680:	ldr	x8, [sp, #80]
  432684:	ldr	x9, [x8]
  432688:	ldur	x10, [x29, #-32]
  43268c:	ldur	x11, [x29, #-40]
  432690:	ldr	x12, [sp, #16]
  432694:	mul	x11, x12, x11
  432698:	add	x10, x10, x11
  43269c:	add	x10, x10, #0x18
  4326a0:	mov	x0, x10
  4326a4:	ldr	w1, [sp, #12]
  4326a8:	blr	x9
  4326ac:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  4326b0:	add	x8, x8, #0x87a
  4326b4:	str	x0, [sp]
  4326b8:	mov	x0, x8
  4326bc:	ldr	x1, [sp]
  4326c0:	bl	401ca0 <printf@plt>
  4326c4:	ldur	x8, [x29, #-40]
  4326c8:	add	x8, x8, #0x1
  4326cc:	stur	x8, [x29, #-40]
  4326d0:	b	4324f4 <ferror@plt+0x307c4>
  4326d4:	ldur	x0, [x29, #-32]
  4326d8:	bl	401bd0 <free@plt>
  4326dc:	mov	w8, #0x1                   	// #1
  4326e0:	stur	w8, [x29, #-4]
  4326e4:	ldur	w0, [x29, #-4]
  4326e8:	ldp	x29, x30, [sp, #160]
  4326ec:	add	sp, sp, #0xb0
  4326f0:	ret
  4326f4:	sub	sp, sp, #0xd0
  4326f8:	stp	x29, x30, [sp, #192]
  4326fc:	add	x29, sp, #0xc0
  432700:	mov	x8, xzr
  432704:	mov	w9, #0x1                   	// #1
  432708:	stur	x0, [x29, #-16]
  43270c:	stur	x8, [x29, #-80]
  432710:	str	w9, [sp, #80]
  432714:	ldur	x8, [x29, #-16]
  432718:	ldrh	w9, [x8, #82]
  43271c:	cmp	w9, #0x28
  432720:	str	w9, [sp, #68]
  432724:	b.eq	43273c <ferror@plt+0x30a0c>  // b.none
  432728:	b	43272c <ferror@plt+0x309fc>
  43272c:	ldr	w8, [sp, #68]
  432730:	cmp	w8, #0x8c
  432734:	b.eq	43274c <ferror@plt+0x30a1c>  // b.none
  432738:	b	43275c <ferror@plt+0x30a2c>
  43273c:	mov	w8, #0x1                   	// #1
  432740:	movk	w8, #0x7000, lsl #16
  432744:	str	w8, [sp, #84]
  432748:	b	43277c <ferror@plt+0x30a4c>
  43274c:	mov	w8, #0x1                   	// #1
  432750:	movk	w8, #0x7000, lsl #16
  432754:	str	w8, [sp, #84]
  432758:	b	43277c <ferror@plt+0x30a4c>
  43275c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  432760:	add	x0, x0, #0xb4c
  432764:	bl	401cf0 <gettext@plt>
  432768:	ldur	x8, [x29, #-16]
  43276c:	ldrh	w1, [x8, #82]
  432770:	bl	4711a8 <error@@Base>
  432774:	stur	wzr, [x29, #-4]
  432778:	b	432a94 <ferror@plt+0x30d64>
  43277c:	ldur	x8, [x29, #-16]
  432780:	ldr	x8, [x8, #128]
  432784:	cbnz	x8, 432790 <ferror@plt+0x30a60>
  432788:	stur	wzr, [x29, #-4]
  43278c:	b	432a94 <ferror@plt+0x30d64>
  432790:	sub	x0, x29, #0x48
  432794:	mov	w8, wzr
  432798:	mov	w1, w8
  43279c:	mov	x2, #0x38                  	// #56
  4327a0:	bl	401a90 <memset@plt>
  4327a4:	ldur	x9, [x29, #-16]
  4327a8:	stur	x9, [x29, #-72]
  4327ac:	str	xzr, [sp, #88]
  4327b0:	ldur	x9, [x29, #-16]
  4327b4:	ldr	x9, [x9, #112]
  4327b8:	str	x9, [sp, #96]
  4327bc:	ldr	x8, [sp, #88]
  4327c0:	ldur	x9, [x29, #-16]
  4327c4:	ldr	w10, [x9, #100]
  4327c8:	mov	w9, w10
  4327cc:	cmp	x8, x9
  4327d0:	b.cs	432954 <ferror@plt+0x30c24>  // b.hs, b.nlast
  4327d4:	ldr	x8, [sp, #96]
  4327d8:	ldr	w9, [x8, #4]
  4327dc:	cmp	w9, #0x2
  4327e0:	b.ne	43291c <ferror@plt+0x30bec>  // b.any
  4327e4:	ldr	x8, [sp, #96]
  4327e8:	ldr	w9, [x8, #40]
  4327ec:	ldur	x8, [x29, #-16]
  4327f0:	ldr	w10, [x8, #100]
  4327f4:	cmp	w9, w10
  4327f8:	b.cs	43291c <ferror@plt+0x30bec>  // b.hs, b.nlast
  4327fc:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  432800:	add	x8, x8, #0x8e4
  432804:	ldr	w9, [x8]
  432808:	cbz	w9, 432828 <ferror@plt+0x30af8>
  43280c:	ldur	x0, [x29, #-16]
  432810:	ldr	x1, [sp, #96]
  432814:	sub	x8, x29, #0x48
  432818:	add	x2, x8, #0x10
  43281c:	bl	4055ec <ferror@plt+0x38bc>
  432820:	str	x0, [sp, #56]
  432824:	b	432840 <ferror@plt+0x30b10>
  432828:	ldur	x0, [x29, #-16]
  43282c:	ldr	x1, [sp, #96]
  432830:	sub	x8, x29, #0x48
  432834:	add	x2, x8, #0x10
  432838:	bl	405bdc <ferror@plt+0x3eac>
  43283c:	str	x0, [sp, #56]
  432840:	ldr	x8, [sp, #56]
  432844:	sub	x9, x29, #0x48
  432848:	str	x8, [x9, #8]
  43284c:	ldur	x8, [x29, #-16]
  432850:	ldr	x8, [x8, #112]
  432854:	ldr	x10, [sp, #96]
  432858:	ldr	w11, [x10, #40]
  43285c:	mov	w10, w11
  432860:	mov	x12, #0x50                  	// #80
  432864:	mul	x10, x12, x10
  432868:	add	x8, x8, x10
  43286c:	stur	x8, [x29, #-88]
  432870:	ldr	x8, [x9, #40]
  432874:	cbz	x8, 432898 <ferror@plt+0x30b68>
  432878:	adrp	x0, 496000 <warn@@Base+0x24d44>
  43287c:	add	x0, x0, #0xb97
  432880:	bl	401cf0 <gettext@plt>
  432884:	bl	4711a8 <error@@Base>
  432888:	sub	x8, x29, #0x48
  43288c:	ldr	x0, [x8, #40]
  432890:	bl	401bd0 <free@plt>
  432894:	str	wzr, [sp, #80]
  432898:	ldur	x1, [x29, #-16]
  43289c:	ldur	x8, [x29, #-88]
  4328a0:	ldr	x2, [x8, #24]
  4328a4:	ldur	x8, [x29, #-88]
  4328a8:	ldr	x4, [x8, #32]
  4328ac:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4328b0:	add	x0, x0, #0x9b4
  4328b4:	str	x1, [sp, #48]
  4328b8:	str	x2, [sp, #40]
  4328bc:	str	x4, [sp, #32]
  4328c0:	bl	401cf0 <gettext@plt>
  4328c4:	mov	x8, xzr
  4328c8:	str	x0, [sp, #24]
  4328cc:	mov	x0, x8
  4328d0:	ldr	x1, [sp, #48]
  4328d4:	ldr	x2, [sp, #40]
  4328d8:	mov	x3, #0x1                   	// #1
  4328dc:	ldr	x4, [sp, #32]
  4328e0:	ldr	x5, [sp, #24]
  4328e4:	bl	4020ec <ferror@plt+0x3bc>
  4328e8:	sub	x8, x29, #0x48
  4328ec:	str	x0, [x8, #40]
  4328f0:	ldr	x8, [x8, #40]
  4328f4:	cbz	x8, 432908 <ferror@plt+0x30bd8>
  4328f8:	ldur	x8, [x29, #-88]
  4328fc:	ldr	x8, [x8, #32]
  432900:	str	x8, [sp, #16]
  432904:	b	432910 <ferror@plt+0x30be0>
  432908:	mov	x8, xzr
  43290c:	str	x8, [sp, #16]
  432910:	ldr	x8, [sp, #16]
  432914:	stur	x8, [x29, #-24]
  432918:	b	432938 <ferror@plt+0x30c08>
  43291c:	ldr	x8, [sp, #96]
  432920:	ldr	w9, [x8, #4]
  432924:	ldr	w10, [sp, #84]
  432928:	cmp	w9, w10
  43292c:	b.ne	432938 <ferror@plt+0x30c08>  // b.any
  432930:	ldr	x8, [sp, #96]
  432934:	stur	x8, [x29, #-80]
  432938:	ldr	x8, [sp, #88]
  43293c:	add	x8, x8, #0x1
  432940:	str	x8, [sp, #88]
  432944:	ldr	x8, [sp, #96]
  432948:	add	x8, x8, #0x50
  43294c:	str	x8, [sp, #96]
  432950:	b	4327bc <ferror@plt+0x30a8c>
  432954:	ldur	x8, [x29, #-80]
  432958:	cbnz	x8, 432970 <ferror@plt+0x30c40>
  43295c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  432960:	add	x0, x0, #0xbbe
  432964:	bl	401cf0 <gettext@plt>
  432968:	bl	401ca0 <printf@plt>
  43296c:	b	432a5c <ferror@plt+0x30d2c>
  432970:	str	xzr, [sp, #88]
  432974:	ldur	x8, [x29, #-16]
  432978:	ldr	x8, [x8, #112]
  43297c:	str	x8, [sp, #96]
  432980:	ldr	x8, [sp, #88]
  432984:	ldur	x9, [x29, #-16]
  432988:	ldr	w10, [x9, #100]
  43298c:	mov	w9, w10
  432990:	cmp	x8, x9
  432994:	b.cs	432a5c <ferror@plt+0x30d2c>  // b.hs, b.nlast
  432998:	ldr	x8, [sp, #96]
  43299c:	ldr	w9, [x8, #4]
  4329a0:	ldr	w10, [sp, #84]
  4329a4:	cmp	w9, w10
  4329a8:	b.ne	432a40 <ferror@plt+0x30d10>  // b.any
  4329ac:	ldr	x8, [sp, #96]
  4329b0:	ldr	x8, [x8, #32]
  4329b4:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4329b8:	add	x9, x9, #0x544
  4329bc:	ldr	w10, [x9]
  4329c0:	mov	w11, #0x2                   	// #2
  4329c4:	mul	w10, w11, w10
  4329c8:	mov	w9, w10
  4329cc:	ubfx	x9, x9, #0, #32
  4329d0:	udiv	x8, x8, x9
  4329d4:	str	x8, [sp, #72]
  4329d8:	ldr	x2, [sp, #72]
  4329dc:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4329e0:	add	x0, x0, #0xbeb
  4329e4:	adrp	x1, 496000 <warn@@Base+0x24d44>
  4329e8:	add	x1, x1, #0xc25
  4329ec:	bl	4018e0 <ngettext@plt>
  4329f0:	ldur	x8, [x29, #-16]
  4329f4:	ldr	x1, [sp, #96]
  4329f8:	str	x0, [sp, #8]
  4329fc:	mov	x0, x8
  432a00:	bl	404140 <ferror@plt+0x2410>
  432a04:	ldr	x8, [sp, #96]
  432a08:	ldr	x2, [x8, #24]
  432a0c:	ldr	x3, [sp, #72]
  432a10:	ldr	x1, [sp, #8]
  432a14:	str	x0, [sp]
  432a18:	mov	x0, x1
  432a1c:	ldr	x1, [sp]
  432a20:	bl	401ca0 <printf@plt>
  432a24:	ldur	x8, [x29, #-16]
  432a28:	ldr	x2, [sp, #96]
  432a2c:	mov	x0, x8
  432a30:	sub	x1, x29, #0x48
  432a34:	bl	433c04 <ferror@plt+0x31ed4>
  432a38:	cbnz	w0, 432a40 <ferror@plt+0x30d10>
  432a3c:	str	wzr, [sp, #80]
  432a40:	ldr	x8, [sp, #88]
  432a44:	add	x8, x8, #0x1
  432a48:	str	x8, [sp, #88]
  432a4c:	ldr	x8, [sp, #96]
  432a50:	add	x8, x8, #0x50
  432a54:	str	x8, [sp, #96]
  432a58:	b	432980 <ferror@plt+0x30c50>
  432a5c:	sub	x8, x29, #0x48
  432a60:	ldr	x8, [x8, #8]
  432a64:	cbz	x8, 432a74 <ferror@plt+0x30d44>
  432a68:	sub	x8, x29, #0x48
  432a6c:	ldr	x0, [x8, #8]
  432a70:	bl	401bd0 <free@plt>
  432a74:	sub	x8, x29, #0x48
  432a78:	ldr	x8, [x8, #40]
  432a7c:	cbz	x8, 432a8c <ferror@plt+0x30d5c>
  432a80:	sub	x8, x29, #0x48
  432a84:	ldr	x0, [x8, #40]
  432a88:	bl	401bd0 <free@plt>
  432a8c:	ldr	w8, [sp, #80]
  432a90:	stur	w8, [x29, #-4]
  432a94:	ldur	w0, [x29, #-4]
  432a98:	ldp	x29, x30, [sp, #192]
  432a9c:	add	sp, sp, #0xd0
  432aa0:	ret
  432aa4:	stp	x29, x30, [sp, #-32]!
  432aa8:	str	x28, [sp, #16]
  432aac:	mov	x29, sp
  432ab0:	sub	sp, sp, #0x230
  432ab4:	mov	x8, xzr
  432ab8:	mov	w9, #0x1                   	// #1
  432abc:	mov	x2, #0x60                  	// #96
  432ac0:	adrp	x10, 480000 <warn@@Base+0xed44>
  432ac4:	add	x10, x10, #0xaac
  432ac8:	adrp	x11, 480000 <warn@@Base+0xed44>
  432acc:	add	x11, x11, #0xa9f
  432ad0:	adrp	x12, 480000 <warn@@Base+0xed44>
  432ad4:	add	x12, x12, #0xa98
  432ad8:	mov	w13, wzr
  432adc:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  432ae0:	add	x14, x14, #0xbe8
  432ae4:	sub	x15, x29, #0x98
  432ae8:	stur	x0, [x29, #-8]
  432aec:	stur	x8, [x29, #-24]
  432af0:	stur	xzr, [x29, #-48]
  432af4:	stur	xzr, [x29, #-56]
  432af8:	stur	w9, [x29, #-156]
  432afc:	mov	x0, x15
  432b00:	mov	w1, w13
  432b04:	stur	x10, [x29, #-200]
  432b08:	stur	x11, [x29, #-208]
  432b0c:	stur	x12, [x29, #-216]
  432b10:	stur	x14, [x29, #-224]
  432b14:	bl	401a90 <memset@plt>
  432b18:	stur	xzr, [x29, #-40]
  432b1c:	ldur	x8, [x29, #-8]
  432b20:	ldr	x8, [x8, #112]
  432b24:	stur	x8, [x29, #-16]
  432b28:	ldur	x8, [x29, #-40]
  432b2c:	ldur	x9, [x29, #-8]
  432b30:	ldr	w10, [x9, #100]
  432b34:	mov	w9, w10
  432b38:	cmp	x8, x9
  432b3c:	b.cs	432cc8 <ferror@plt+0x30f98>  // b.hs, b.nlast
  432b40:	ldur	x8, [x29, #-16]
  432b44:	ldr	w9, [x8, #4]
  432b48:	cmp	w9, #0x2
  432b4c:	b.ne	432c88 <ferror@plt+0x30f58>  // b.any
  432b50:	ldur	x8, [x29, #-16]
  432b54:	ldr	w9, [x8, #40]
  432b58:	ldur	x8, [x29, #-8]
  432b5c:	ldr	w10, [x8, #100]
  432b60:	cmp	w9, w10
  432b64:	b.cs	432c88 <ferror@plt+0x30f58>  // b.hs, b.nlast
  432b68:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  432b6c:	add	x8, x8, #0x8e4
  432b70:	ldr	w9, [x8]
  432b74:	cbz	w9, 432b94 <ferror@plt+0x30e64>
  432b78:	ldur	x0, [x29, #-8]
  432b7c:	ldur	x1, [x29, #-16]
  432b80:	sub	x8, x29, #0x98
  432b84:	add	x2, x8, #0x38
  432b88:	bl	4055ec <ferror@plt+0x38bc>
  432b8c:	stur	x0, [x29, #-232]
  432b90:	b	432bac <ferror@plt+0x30e7c>
  432b94:	ldur	x0, [x29, #-8]
  432b98:	ldur	x1, [x29, #-16]
  432b9c:	sub	x8, x29, #0x98
  432ba0:	add	x2, x8, #0x38
  432ba4:	bl	405bdc <ferror@plt+0x3eac>
  432ba8:	stur	x0, [x29, #-232]
  432bac:	ldur	x8, [x29, #-232]
  432bb0:	sub	x9, x29, #0x98
  432bb4:	str	x8, [x9, #48]
  432bb8:	ldur	x8, [x29, #-8]
  432bbc:	ldr	x8, [x8, #112]
  432bc0:	ldur	x10, [x29, #-16]
  432bc4:	ldr	w11, [x10, #40]
  432bc8:	mov	w10, w11
  432bcc:	mov	x12, #0x50                  	// #80
  432bd0:	mul	x10, x12, x10
  432bd4:	add	x8, x8, x10
  432bd8:	stur	x8, [x29, #-32]
  432bdc:	ldr	x8, [x9, #80]
  432be0:	cbz	x8, 432c04 <ferror@plt+0x30ed4>
  432be4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  432be8:	add	x0, x0, #0x415
  432bec:	bl	401cf0 <gettext@plt>
  432bf0:	bl	4711a8 <error@@Base>
  432bf4:	sub	x8, x29, #0x98
  432bf8:	ldr	x0, [x8, #80]
  432bfc:	bl	401bd0 <free@plt>
  432c00:	stur	wzr, [x29, #-156]
  432c04:	ldur	x1, [x29, #-8]
  432c08:	ldur	x8, [x29, #-32]
  432c0c:	ldr	x2, [x8, #24]
  432c10:	ldur	x8, [x29, #-32]
  432c14:	ldr	x4, [x8, #32]
  432c18:	adrp	x0, 486000 <warn@@Base+0x14d44>
  432c1c:	add	x0, x0, #0x9b4
  432c20:	stur	x1, [x29, #-240]
  432c24:	stur	x2, [x29, #-248]
  432c28:	stur	x4, [x29, #-256]
  432c2c:	bl	401cf0 <gettext@plt>
  432c30:	mov	x8, xzr
  432c34:	str	x0, [sp, #296]
  432c38:	mov	x0, x8
  432c3c:	ldur	x1, [x29, #-240]
  432c40:	ldur	x2, [x29, #-248]
  432c44:	mov	x3, #0x1                   	// #1
  432c48:	ldur	x4, [x29, #-256]
  432c4c:	ldr	x5, [sp, #296]
  432c50:	bl	4020ec <ferror@plt+0x3bc>
  432c54:	sub	x8, x29, #0x98
  432c58:	str	x0, [x8, #80]
  432c5c:	ldr	x8, [x8, #80]
  432c60:	cbz	x8, 432c74 <ferror@plt+0x30f44>
  432c64:	ldur	x8, [x29, #-32]
  432c68:	ldr	x8, [x8, #32]
  432c6c:	str	x8, [sp, #288]
  432c70:	b	432c7c <ferror@plt+0x30f4c>
  432c74:	mov	x8, xzr
  432c78:	str	x8, [sp, #288]
  432c7c:	ldr	x8, [sp, #288]
  432c80:	stur	x8, [x29, #-64]
  432c84:	b	432cac <ferror@plt+0x30f7c>
  432c88:	ldur	x8, [x29, #-16]
  432c8c:	ldr	w9, [x8, #4]
  432c90:	mov	w10, #0x1                   	// #1
  432c94:	movk	w10, #0x7000, lsl #16
  432c98:	cmp	w9, w10
  432c9c:	b.ne	432cac <ferror@plt+0x30f7c>  // b.any
  432ca0:	ldur	x8, [x29, #-48]
  432ca4:	add	x8, x8, #0x1
  432ca8:	stur	x8, [x29, #-48]
  432cac:	ldur	x8, [x29, #-40]
  432cb0:	add	x8, x8, #0x1
  432cb4:	stur	x8, [x29, #-40]
  432cb8:	ldur	x8, [x29, #-16]
  432cbc:	add	x8, x8, #0x50
  432cc0:	stur	x8, [x29, #-16]
  432cc4:	b	432b28 <ferror@plt+0x30df8>
  432cc8:	ldur	x8, [x29, #-48]
  432ccc:	cbnz	x8, 432ce0 <ferror@plt+0x30fb0>
  432cd0:	adrp	x0, 496000 <warn@@Base+0x24d44>
  432cd4:	add	x0, x0, #0xbbe
  432cd8:	bl	401cf0 <gettext@plt>
  432cdc:	bl	401ca0 <printf@plt>
  432ce0:	ldur	x8, [x29, #-48]
  432ce4:	subs	x9, x8, #0x1
  432ce8:	stur	x9, [x29, #-48]
  432cec:	cmp	x8, #0x0
  432cf0:	cset	w10, ls  // ls = plast
  432cf4:	tbnz	w10, #0, 433718 <ferror@plt+0x319e8>
  432cf8:	ldur	x8, [x29, #-56]
  432cfc:	stur	x8, [x29, #-40]
  432d00:	ldur	x8, [x29, #-8]
  432d04:	ldr	x8, [x8, #112]
  432d08:	ldur	x9, [x29, #-56]
  432d0c:	mov	x10, #0x50                  	// #80
  432d10:	mul	x9, x10, x9
  432d14:	add	x8, x8, x9
  432d18:	stur	x8, [x29, #-16]
  432d1c:	mov	x8, xzr
  432d20:	stur	x8, [x29, #-24]
  432d24:	ldur	x8, [x29, #-40]
  432d28:	ldur	x9, [x29, #-8]
  432d2c:	ldr	w10, [x9, #100]
  432d30:	mov	w9, w10
  432d34:	cmp	x8, x9
  432d38:	b.cs	432d7c <ferror@plt+0x3104c>  // b.hs, b.nlast
  432d3c:	ldur	x8, [x29, #-16]
  432d40:	ldr	w9, [x8, #4]
  432d44:	mov	w10, #0x1                   	// #1
  432d48:	movk	w10, #0x7000, lsl #16
  432d4c:	cmp	w9, w10
  432d50:	b.ne	432d60 <ferror@plt+0x31030>  // b.any
  432d54:	ldur	x8, [x29, #-16]
  432d58:	stur	x8, [x29, #-24]
  432d5c:	b	432d7c <ferror@plt+0x3104c>
  432d60:	ldur	x8, [x29, #-40]
  432d64:	add	x8, x8, #0x1
  432d68:	stur	x8, [x29, #-40]
  432d6c:	ldur	x8, [x29, #-16]
  432d70:	add	x8, x8, #0x50
  432d74:	stur	x8, [x29, #-16]
  432d78:	b	432d24 <ferror@plt+0x30ff4>
  432d7c:	ldur	x8, [x29, #-24]
  432d80:	cbz	x8, 432d88 <ferror@plt+0x31058>
  432d84:	b	432da8 <ferror@plt+0x31078>
  432d88:	adrp	x0, 497000 <warn@@Base+0x25d44>
  432d8c:	add	x0, x0, #0x443
  432d90:	adrp	x1, 482000 <warn@@Base+0x10d44>
  432d94:	add	x1, x1, #0x43f
  432d98:	mov	w2, #0x1e9d                	// #7837
  432d9c:	adrp	x3, 497000 <warn@@Base+0x25d44>
  432da0:	add	x3, x3, #0x452
  432da4:	bl	401cb0 <__assert_fail@plt>
  432da8:	ldur	x8, [x29, #-40]
  432dac:	add	x8, x8, #0x1
  432db0:	stur	x8, [x29, #-56]
  432db4:	mov	x8, #0x16                  	// #22
  432db8:	stur	x8, [x29, #-176]
  432dbc:	ldur	x8, [x29, #-24]
  432dc0:	ldr	x8, [x8, #8]
  432dc4:	and	x8, x8, #0x200
  432dc8:	cbz	x8, 432f30 <ferror@plt+0x31200>
  432dcc:	ldur	x8, [x29, #-224]
  432dd0:	ldr	x9, [x8]
  432dd4:	cbz	x9, 432df8 <ferror@plt+0x310c8>
  432dd8:	ldur	x8, [x29, #-224]
  432ddc:	ldr	x9, [x8]
  432de0:	ldur	x10, [x29, #-40]
  432de4:	mov	x11, #0x8                   	// #8
  432de8:	mul	x10, x11, x10
  432dec:	add	x9, x9, x10
  432df0:	ldr	x9, [x9]
  432df4:	cbnz	x9, 432e0c <ferror@plt+0x310dc>
  432df8:	ldur	x8, [x29, #-8]
  432dfc:	ldr	w9, [x8, #100]
  432e00:	mov	w8, w9
  432e04:	stur	x8, [x29, #-40]
  432e08:	b	432f2c <ferror@plt+0x311fc>
  432e0c:	ldur	x8, [x29, #-224]
  432e10:	ldr	x9, [x8]
  432e14:	ldur	x10, [x29, #-40]
  432e18:	mov	x11, #0x8                   	// #8
  432e1c:	mul	x10, x11, x10
  432e20:	add	x9, x9, x10
  432e24:	ldr	x9, [x9]
  432e28:	ldr	x9, [x9]
  432e2c:	stur	x9, [x29, #-192]
  432e30:	ldur	x8, [x29, #-192]
  432e34:	cbz	x8, 432f14 <ferror@plt+0x311e4>
  432e38:	ldur	x8, [x29, #-8]
  432e3c:	ldr	x8, [x8, #112]
  432e40:	ldur	x9, [x29, #-192]
  432e44:	ldr	w10, [x9, #8]
  432e48:	mov	w9, w10
  432e4c:	mov	x11, #0x50                  	// #80
  432e50:	mul	x9, x11, x9
  432e54:	add	x8, x8, x9
  432e58:	stur	x8, [x29, #-16]
  432e5c:	ldur	x8, [x29, #-16]
  432e60:	cbnz	x8, 432e74 <ferror@plt+0x31144>
  432e64:	ldur	x0, [x29, #-216]
  432e68:	bl	401cf0 <gettext@plt>
  432e6c:	str	x0, [sp, #280]
  432e70:	b	432ee8 <ferror@plt+0x311b8>
  432e74:	ldur	x8, [x29, #-8]
  432e78:	ldr	x8, [x8, #128]
  432e7c:	cbnz	x8, 432e90 <ferror@plt+0x31160>
  432e80:	ldur	x0, [x29, #-208]
  432e84:	bl	401cf0 <gettext@plt>
  432e88:	str	x0, [sp, #272]
  432e8c:	b	432ee0 <ferror@plt+0x311b0>
  432e90:	ldur	x8, [x29, #-16]
  432e94:	ldr	w9, [x8]
  432e98:	mov	w8, w9
  432e9c:	ldur	x10, [x29, #-8]
  432ea0:	ldr	x10, [x10, #136]
  432ea4:	cmp	x8, x10
  432ea8:	b.cc	432ebc <ferror@plt+0x3118c>  // b.lo, b.ul, b.last
  432eac:	ldur	x0, [x29, #-200]
  432eb0:	bl	401cf0 <gettext@plt>
  432eb4:	str	x0, [sp, #264]
  432eb8:	b	432ed8 <ferror@plt+0x311a8>
  432ebc:	ldur	x8, [x29, #-8]
  432ec0:	ldr	x8, [x8, #128]
  432ec4:	ldur	x9, [x29, #-16]
  432ec8:	ldr	w10, [x9]
  432ecc:	mov	w9, w10
  432ed0:	add	x8, x8, x9
  432ed4:	str	x8, [sp, #264]
  432ed8:	ldr	x8, [sp, #264]
  432edc:	str	x8, [sp, #272]
  432ee0:	ldr	x8, [sp, #272]
  432ee4:	str	x8, [sp, #280]
  432ee8:	ldr	x8, [sp, #280]
  432eec:	mov	x0, x8
  432ef0:	adrp	x1, 497000 <warn@@Base+0x25d44>
  432ef4:	add	x1, x1, #0x47e
  432ef8:	bl	401bb0 <strcmp@plt>
  432efc:	cbnz	w0, 432f04 <ferror@plt+0x311d4>
  432f00:	b	432f14 <ferror@plt+0x311e4>
  432f04:	ldur	x8, [x29, #-192]
  432f08:	ldr	x8, [x8]
  432f0c:	stur	x8, [x29, #-192]
  432f10:	b	432e30 <ferror@plt+0x31100>
  432f14:	ldur	x8, [x29, #-192]
  432f18:	cbnz	x8, 432f2c <ferror@plt+0x311fc>
  432f1c:	ldur	x8, [x29, #-8]
  432f20:	ldr	w9, [x8, #100]
  432f24:	mov	w8, w9
  432f28:	stur	x8, [x29, #-40]
  432f2c:	b	433508 <ferror@plt+0x317d8>
  432f30:	ldur	x8, [x29, #-24]
  432f34:	cbnz	x8, 432f48 <ferror@plt+0x31218>
  432f38:	ldur	x0, [x29, #-216]
  432f3c:	bl	401cf0 <gettext@plt>
  432f40:	str	x0, [sp, #256]
  432f44:	b	432fbc <ferror@plt+0x3128c>
  432f48:	ldur	x8, [x29, #-8]
  432f4c:	ldr	x8, [x8, #128]
  432f50:	cbnz	x8, 432f64 <ferror@plt+0x31234>
  432f54:	ldur	x0, [x29, #-208]
  432f58:	bl	401cf0 <gettext@plt>
  432f5c:	str	x0, [sp, #248]
  432f60:	b	432fb4 <ferror@plt+0x31284>
  432f64:	ldur	x8, [x29, #-24]
  432f68:	ldr	w9, [x8]
  432f6c:	mov	w8, w9
  432f70:	ldur	x10, [x29, #-8]
  432f74:	ldr	x10, [x10, #136]
  432f78:	cmp	x8, x10
  432f7c:	b.cc	432f90 <ferror@plt+0x31260>  // b.lo, b.ul, b.last
  432f80:	ldur	x0, [x29, #-200]
  432f84:	bl	401cf0 <gettext@plt>
  432f88:	str	x0, [sp, #240]
  432f8c:	b	432fac <ferror@plt+0x3127c>
  432f90:	ldur	x8, [x29, #-8]
  432f94:	ldr	x8, [x8, #128]
  432f98:	ldur	x9, [x29, #-24]
  432f9c:	ldr	w10, [x9]
  432fa0:	mov	w9, w10
  432fa4:	add	x8, x8, x9
  432fa8:	str	x8, [sp, #240]
  432fac:	ldr	x8, [sp, #240]
  432fb0:	str	x8, [sp, #248]
  432fb4:	ldr	x8, [sp, #248]
  432fb8:	str	x8, [sp, #256]
  432fbc:	ldr	x8, [sp, #256]
  432fc0:	ldur	x2, [x29, #-176]
  432fc4:	mov	x0, x8
  432fc8:	adrp	x1, 497000 <warn@@Base+0x25d44>
  432fcc:	add	x1, x1, #0x491
  432fd0:	bl	401a50 <strncmp@plt>
  432fd4:	cbnz	w0, 433214 <ferror@plt+0x314e4>
  432fd8:	mov	x8, #0x17                  	// #23
  432fdc:	stur	x8, [x29, #-184]
  432fe0:	ldur	x8, [x29, #-24]
  432fe4:	cbnz	x8, 432ff8 <ferror@plt+0x312c8>
  432fe8:	ldur	x0, [x29, #-216]
  432fec:	bl	401cf0 <gettext@plt>
  432ff0:	str	x0, [sp, #232]
  432ff4:	b	43306c <ferror@plt+0x3133c>
  432ff8:	ldur	x8, [x29, #-8]
  432ffc:	ldr	x8, [x8, #128]
  433000:	cbnz	x8, 433014 <ferror@plt+0x312e4>
  433004:	ldur	x0, [x29, #-208]
  433008:	bl	401cf0 <gettext@plt>
  43300c:	str	x0, [sp, #224]
  433010:	b	433064 <ferror@plt+0x31334>
  433014:	ldur	x8, [x29, #-24]
  433018:	ldr	w9, [x8]
  43301c:	mov	w8, w9
  433020:	ldur	x10, [x29, #-8]
  433024:	ldr	x10, [x10, #136]
  433028:	cmp	x8, x10
  43302c:	b.cc	433040 <ferror@plt+0x31310>  // b.lo, b.ul, b.last
  433030:	ldur	x0, [x29, #-200]
  433034:	bl	401cf0 <gettext@plt>
  433038:	str	x0, [sp, #216]
  43303c:	b	43305c <ferror@plt+0x3132c>
  433040:	ldur	x8, [x29, #-8]
  433044:	ldr	x8, [x8, #128]
  433048:	ldur	x9, [x29, #-24]
  43304c:	ldr	w10, [x9]
  433050:	mov	w9, w10
  433054:	add	x8, x8, x9
  433058:	str	x8, [sp, #216]
  43305c:	ldr	x8, [sp, #216]
  433060:	str	x8, [sp, #224]
  433064:	ldr	x8, [sp, #224]
  433068:	str	x8, [sp, #232]
  43306c:	ldr	x8, [sp, #232]
  433070:	ldur	x9, [x29, #-176]
  433074:	add	x8, x8, x9
  433078:	stur	x8, [x29, #-168]
  43307c:	stur	xzr, [x29, #-40]
  433080:	ldur	x8, [x29, #-8]
  433084:	ldr	x8, [x8, #112]
  433088:	stur	x8, [x29, #-16]
  43308c:	ldur	x8, [x29, #-40]
  433090:	ldur	x9, [x29, #-8]
  433094:	ldr	w10, [x9, #100]
  433098:	mov	w9, w10
  43309c:	cmp	x8, x9
  4330a0:	b.cs	433210 <ferror@plt+0x314e0>  // b.hs, b.nlast
  4330a4:	ldur	x8, [x29, #-16]
  4330a8:	cbnz	x8, 4330bc <ferror@plt+0x3138c>
  4330ac:	ldur	x0, [x29, #-216]
  4330b0:	bl	401cf0 <gettext@plt>
  4330b4:	str	x0, [sp, #208]
  4330b8:	b	433130 <ferror@plt+0x31400>
  4330bc:	ldur	x8, [x29, #-8]
  4330c0:	ldr	x8, [x8, #128]
  4330c4:	cbnz	x8, 4330d8 <ferror@plt+0x313a8>
  4330c8:	ldur	x0, [x29, #-208]
  4330cc:	bl	401cf0 <gettext@plt>
  4330d0:	str	x0, [sp, #200]
  4330d4:	b	433128 <ferror@plt+0x313f8>
  4330d8:	ldur	x8, [x29, #-16]
  4330dc:	ldr	w9, [x8]
  4330e0:	mov	w8, w9
  4330e4:	ldur	x10, [x29, #-8]
  4330e8:	ldr	x10, [x10, #136]
  4330ec:	cmp	x8, x10
  4330f0:	b.cc	433104 <ferror@plt+0x313d4>  // b.lo, b.ul, b.last
  4330f4:	ldur	x0, [x29, #-200]
  4330f8:	bl	401cf0 <gettext@plt>
  4330fc:	str	x0, [sp, #192]
  433100:	b	433120 <ferror@plt+0x313f0>
  433104:	ldur	x8, [x29, #-8]
  433108:	ldr	x8, [x8, #128]
  43310c:	ldur	x9, [x29, #-16]
  433110:	ldr	w10, [x9]
  433114:	mov	w9, w10
  433118:	add	x8, x8, x9
  43311c:	str	x8, [sp, #192]
  433120:	ldr	x8, [sp, #192]
  433124:	str	x8, [sp, #200]
  433128:	ldr	x8, [sp, #200]
  43312c:	str	x8, [sp, #208]
  433130:	ldr	x8, [sp, #208]
  433134:	ldur	x2, [x29, #-184]
  433138:	mov	x0, x8
  43313c:	adrp	x1, 497000 <warn@@Base+0x25d44>
  433140:	add	x1, x1, #0x4a8
  433144:	bl	401a50 <strncmp@plt>
  433148:	cbnz	w0, 4331f4 <ferror@plt+0x314c4>
  43314c:	ldur	x8, [x29, #-16]
  433150:	cbnz	x8, 433164 <ferror@plt+0x31434>
  433154:	ldur	x0, [x29, #-216]
  433158:	bl	401cf0 <gettext@plt>
  43315c:	str	x0, [sp, #184]
  433160:	b	4331d8 <ferror@plt+0x314a8>
  433164:	ldur	x8, [x29, #-8]
  433168:	ldr	x8, [x8, #128]
  43316c:	cbnz	x8, 433180 <ferror@plt+0x31450>
  433170:	ldur	x0, [x29, #-208]
  433174:	bl	401cf0 <gettext@plt>
  433178:	str	x0, [sp, #176]
  43317c:	b	4331d0 <ferror@plt+0x314a0>
  433180:	ldur	x8, [x29, #-16]
  433184:	ldr	w9, [x8]
  433188:	mov	w8, w9
  43318c:	ldur	x10, [x29, #-8]
  433190:	ldr	x10, [x10, #136]
  433194:	cmp	x8, x10
  433198:	b.cc	4331ac <ferror@plt+0x3147c>  // b.lo, b.ul, b.last
  43319c:	ldur	x0, [x29, #-200]
  4331a0:	bl	401cf0 <gettext@plt>
  4331a4:	str	x0, [sp, #168]
  4331a8:	b	4331c8 <ferror@plt+0x31498>
  4331ac:	ldur	x8, [x29, #-8]
  4331b0:	ldr	x8, [x8, #128]
  4331b4:	ldur	x9, [x29, #-16]
  4331b8:	ldr	w10, [x9]
  4331bc:	mov	w9, w10
  4331c0:	add	x8, x8, x9
  4331c4:	str	x8, [sp, #168]
  4331c8:	ldr	x8, [sp, #168]
  4331cc:	str	x8, [sp, #176]
  4331d0:	ldr	x8, [sp, #176]
  4331d4:	str	x8, [sp, #184]
  4331d8:	ldr	x8, [sp, #184]
  4331dc:	ldur	x9, [x29, #-184]
  4331e0:	add	x0, x8, x9
  4331e4:	ldur	x1, [x29, #-168]
  4331e8:	bl	401bb0 <strcmp@plt>
  4331ec:	cbnz	w0, 4331f4 <ferror@plt+0x314c4>
  4331f0:	b	433210 <ferror@plt+0x314e0>
  4331f4:	ldur	x8, [x29, #-40]
  4331f8:	add	x8, x8, #0x1
  4331fc:	stur	x8, [x29, #-40]
  433200:	ldur	x8, [x29, #-16]
  433204:	add	x8, x8, #0x50
  433208:	stur	x8, [x29, #-16]
  43320c:	b	43308c <ferror@plt+0x3135c>
  433210:	b	433508 <ferror@plt+0x317d8>
  433214:	mov	x8, #0xd                   	// #13
  433218:	stur	x8, [x29, #-176]
  43321c:	mov	x8, #0x12                  	// #18
  433220:	stur	x8, [x29, #-184]
  433224:	adrp	x8, 497000 <warn@@Base+0x25d44>
  433228:	add	x8, x8, #0x6b8
  43322c:	stur	x8, [x29, #-168]
  433230:	ldur	x8, [x29, #-24]
  433234:	cbnz	x8, 433248 <ferror@plt+0x31518>
  433238:	ldur	x0, [x29, #-216]
  43323c:	bl	401cf0 <gettext@plt>
  433240:	str	x0, [sp, #160]
  433244:	b	4332bc <ferror@plt+0x3158c>
  433248:	ldur	x8, [x29, #-8]
  43324c:	ldr	x8, [x8, #128]
  433250:	cbnz	x8, 433264 <ferror@plt+0x31534>
  433254:	ldur	x0, [x29, #-208]
  433258:	bl	401cf0 <gettext@plt>
  43325c:	str	x0, [sp, #152]
  433260:	b	4332b4 <ferror@plt+0x31584>
  433264:	ldur	x8, [x29, #-24]
  433268:	ldr	w9, [x8]
  43326c:	mov	w8, w9
  433270:	ldur	x10, [x29, #-8]
  433274:	ldr	x10, [x10, #136]
  433278:	cmp	x8, x10
  43327c:	b.cc	433290 <ferror@plt+0x31560>  // b.lo, b.ul, b.last
  433280:	ldur	x0, [x29, #-200]
  433284:	bl	401cf0 <gettext@plt>
  433288:	str	x0, [sp, #144]
  43328c:	b	4332ac <ferror@plt+0x3157c>
  433290:	ldur	x8, [x29, #-8]
  433294:	ldr	x8, [x8, #128]
  433298:	ldur	x9, [x29, #-24]
  43329c:	ldr	w10, [x9]
  4332a0:	mov	w9, w10
  4332a4:	add	x8, x8, x9
  4332a8:	str	x8, [sp, #144]
  4332ac:	ldr	x8, [sp, #144]
  4332b0:	str	x8, [sp, #152]
  4332b4:	ldr	x8, [sp, #152]
  4332b8:	str	x8, [sp, #160]
  4332bc:	ldr	x8, [sp, #160]
  4332c0:	ldur	x2, [x29, #-176]
  4332c4:	mov	x0, x8
  4332c8:	adrp	x1, 497000 <warn@@Base+0x25d44>
  4332cc:	add	x1, x1, #0x4c0
  4332d0:	bl	401a50 <strncmp@plt>
  4332d4:	cbnz	w0, 433374 <ferror@plt+0x31644>
  4332d8:	ldur	x8, [x29, #-24]
  4332dc:	cbnz	x8, 4332f0 <ferror@plt+0x315c0>
  4332e0:	ldur	x0, [x29, #-216]
  4332e4:	bl	401cf0 <gettext@plt>
  4332e8:	str	x0, [sp, #136]
  4332ec:	b	433364 <ferror@plt+0x31634>
  4332f0:	ldur	x8, [x29, #-8]
  4332f4:	ldr	x8, [x8, #128]
  4332f8:	cbnz	x8, 43330c <ferror@plt+0x315dc>
  4332fc:	ldur	x0, [x29, #-208]
  433300:	bl	401cf0 <gettext@plt>
  433304:	str	x0, [sp, #128]
  433308:	b	43335c <ferror@plt+0x3162c>
  43330c:	ldur	x8, [x29, #-24]
  433310:	ldr	w9, [x8]
  433314:	mov	w8, w9
  433318:	ldur	x10, [x29, #-8]
  43331c:	ldr	x10, [x10, #136]
  433320:	cmp	x8, x10
  433324:	b.cc	433338 <ferror@plt+0x31608>  // b.lo, b.ul, b.last
  433328:	ldur	x0, [x29, #-200]
  43332c:	bl	401cf0 <gettext@plt>
  433330:	str	x0, [sp, #120]
  433334:	b	433354 <ferror@plt+0x31624>
  433338:	ldur	x8, [x29, #-8]
  43333c:	ldr	x8, [x8, #128]
  433340:	ldur	x9, [x29, #-24]
  433344:	ldr	w10, [x9]
  433348:	mov	w9, w10
  43334c:	add	x8, x8, x9
  433350:	str	x8, [sp, #120]
  433354:	ldr	x8, [sp, #120]
  433358:	str	x8, [sp, #128]
  43335c:	ldr	x8, [sp, #128]
  433360:	str	x8, [sp, #136]
  433364:	ldr	x8, [sp, #136]
  433368:	ldur	x9, [x29, #-176]
  43336c:	add	x8, x8, x9
  433370:	stur	x8, [x29, #-168]
  433374:	stur	xzr, [x29, #-40]
  433378:	ldur	x8, [x29, #-8]
  43337c:	ldr	x8, [x8, #112]
  433380:	stur	x8, [x29, #-16]
  433384:	ldur	x8, [x29, #-40]
  433388:	ldur	x9, [x29, #-8]
  43338c:	ldr	w10, [x9, #100]
  433390:	mov	w9, w10
  433394:	cmp	x8, x9
  433398:	b.cs	433508 <ferror@plt+0x317d8>  // b.hs, b.nlast
  43339c:	ldur	x8, [x29, #-16]
  4333a0:	cbnz	x8, 4333b4 <ferror@plt+0x31684>
  4333a4:	ldur	x0, [x29, #-216]
  4333a8:	bl	401cf0 <gettext@plt>
  4333ac:	str	x0, [sp, #112]
  4333b0:	b	433428 <ferror@plt+0x316f8>
  4333b4:	ldur	x8, [x29, #-8]
  4333b8:	ldr	x8, [x8, #128]
  4333bc:	cbnz	x8, 4333d0 <ferror@plt+0x316a0>
  4333c0:	ldur	x0, [x29, #-208]
  4333c4:	bl	401cf0 <gettext@plt>
  4333c8:	str	x0, [sp, #104]
  4333cc:	b	433420 <ferror@plt+0x316f0>
  4333d0:	ldur	x8, [x29, #-16]
  4333d4:	ldr	w9, [x8]
  4333d8:	mov	w8, w9
  4333dc:	ldur	x10, [x29, #-8]
  4333e0:	ldr	x10, [x10, #136]
  4333e4:	cmp	x8, x10
  4333e8:	b.cc	4333fc <ferror@plt+0x316cc>  // b.lo, b.ul, b.last
  4333ec:	ldur	x0, [x29, #-200]
  4333f0:	bl	401cf0 <gettext@plt>
  4333f4:	str	x0, [sp, #96]
  4333f8:	b	433418 <ferror@plt+0x316e8>
  4333fc:	ldur	x8, [x29, #-8]
  433400:	ldr	x8, [x8, #128]
  433404:	ldur	x9, [x29, #-16]
  433408:	ldr	w10, [x9]
  43340c:	mov	w9, w10
  433410:	add	x8, x8, x9
  433414:	str	x8, [sp, #96]
  433418:	ldr	x8, [sp, #96]
  43341c:	str	x8, [sp, #104]
  433420:	ldr	x8, [sp, #104]
  433424:	str	x8, [sp, #112]
  433428:	ldr	x8, [sp, #112]
  43342c:	ldur	x2, [x29, #-184]
  433430:	mov	x0, x8
  433434:	adrp	x1, 497000 <warn@@Base+0x25d44>
  433438:	add	x1, x1, #0x47e
  43343c:	bl	401a50 <strncmp@plt>
  433440:	cbnz	w0, 4334ec <ferror@plt+0x317bc>
  433444:	ldur	x8, [x29, #-16]
  433448:	cbnz	x8, 43345c <ferror@plt+0x3172c>
  43344c:	ldur	x0, [x29, #-216]
  433450:	bl	401cf0 <gettext@plt>
  433454:	str	x0, [sp, #88]
  433458:	b	4334d0 <ferror@plt+0x317a0>
  43345c:	ldur	x8, [x29, #-8]
  433460:	ldr	x8, [x8, #128]
  433464:	cbnz	x8, 433478 <ferror@plt+0x31748>
  433468:	ldur	x0, [x29, #-208]
  43346c:	bl	401cf0 <gettext@plt>
  433470:	str	x0, [sp, #80]
  433474:	b	4334c8 <ferror@plt+0x31798>
  433478:	ldur	x8, [x29, #-16]
  43347c:	ldr	w9, [x8]
  433480:	mov	w8, w9
  433484:	ldur	x10, [x29, #-8]
  433488:	ldr	x10, [x10, #136]
  43348c:	cmp	x8, x10
  433490:	b.cc	4334a4 <ferror@plt+0x31774>  // b.lo, b.ul, b.last
  433494:	ldur	x0, [x29, #-200]
  433498:	bl	401cf0 <gettext@plt>
  43349c:	str	x0, [sp, #72]
  4334a0:	b	4334c0 <ferror@plt+0x31790>
  4334a4:	ldur	x8, [x29, #-8]
  4334a8:	ldr	x8, [x8, #128]
  4334ac:	ldur	x9, [x29, #-16]
  4334b0:	ldr	w10, [x9]
  4334b4:	mov	w9, w10
  4334b8:	add	x8, x8, x9
  4334bc:	str	x8, [sp, #72]
  4334c0:	ldr	x8, [sp, #72]
  4334c4:	str	x8, [sp, #80]
  4334c8:	ldr	x8, [sp, #80]
  4334cc:	str	x8, [sp, #88]
  4334d0:	ldr	x8, [sp, #88]
  4334d4:	ldur	x9, [x29, #-184]
  4334d8:	add	x0, x8, x9
  4334dc:	ldur	x1, [x29, #-168]
  4334e0:	bl	401bb0 <strcmp@plt>
  4334e4:	cbnz	w0, 4334ec <ferror@plt+0x317bc>
  4334e8:	b	433508 <ferror@plt+0x317d8>
  4334ec:	ldur	x8, [x29, #-40]
  4334f0:	add	x8, x8, #0x1
  4334f4:	stur	x8, [x29, #-40]
  4334f8:	ldur	x8, [x29, #-16]
  4334fc:	add	x8, x8, #0x50
  433500:	stur	x8, [x29, #-16]
  433504:	b	433384 <ferror@plt+0x31654>
  433508:	ldur	x8, [x29, #-40]
  43350c:	ldur	x9, [x29, #-8]
  433510:	ldr	w10, [x9, #100]
  433514:	mov	w9, w10
  433518:	cmp	x8, x9
  43351c:	b.ne	43357c <ferror@plt+0x3184c>  // b.any
  433520:	adrp	x0, 497000 <warn@@Base+0x25d44>
  433524:	add	x0, x0, #0x4ce
  433528:	bl	401cf0 <gettext@plt>
  43352c:	bl	401ca0 <printf@plt>
  433530:	ldur	x8, [x29, #-8]
  433534:	ldr	x8, [x8, #128]
  433538:	cbnz	x8, 433554 <ferror@plt+0x31824>
  43353c:	ldur	x8, [x29, #-24]
  433540:	ldr	w1, [x8]
  433544:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  433548:	add	x0, x0, #0x83d
  43354c:	bl	401ca0 <printf@plt>
  433550:	b	433578 <ferror@plt+0x31848>
  433554:	ldur	x0, [x29, #-8]
  433558:	ldur	x1, [x29, #-24]
  43355c:	bl	404140 <ferror@plt+0x2410>
  433560:	adrp	x8, 487000 <warn@@Base+0x15d44>
  433564:	add	x8, x8, #0xb1a
  433568:	str	x0, [sp, #64]
  43356c:	mov	x0, x8
  433570:	ldr	x1, [sp, #64]
  433574:	bl	401ca0 <printf@plt>
  433578:	b	433714 <ferror@plt+0x319e4>
  43357c:	ldur	x8, [x29, #-16]
  433580:	ldr	x8, [x8, #16]
  433584:	sub	x9, x29, #0x98
  433588:	stur	x8, [x29, #-120]
  43358c:	ldur	x1, [x29, #-8]
  433590:	ldur	x8, [x29, #-16]
  433594:	ldr	x2, [x8, #24]
  433598:	ldur	x8, [x29, #-16]
  43359c:	ldr	x4, [x8, #32]
  4335a0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4335a4:	add	x0, x0, #0x4f7
  4335a8:	str	x9, [sp, #56]
  4335ac:	str	x1, [sp, #48]
  4335b0:	str	x2, [sp, #40]
  4335b4:	str	x4, [sp, #32]
  4335b8:	bl	401cf0 <gettext@plt>
  4335bc:	mov	x8, xzr
  4335c0:	str	x0, [sp, #24]
  4335c4:	mov	x0, x8
  4335c8:	ldr	x1, [sp, #48]
  4335cc:	ldr	x2, [sp, #40]
  4335d0:	mov	x3, #0x1                   	// #1
  4335d4:	ldr	x4, [sp, #32]
  4335d8:	ldr	x5, [sp, #24]
  4335dc:	bl	4020ec <ferror@plt+0x3bc>
  4335e0:	ldr	x8, [sp, #56]
  4335e4:	str	x0, [x8, #16]
  4335e8:	ldr	x9, [x8, #16]
  4335ec:	cbnz	x9, 4335fc <ferror@plt+0x318cc>
  4335f0:	mov	x8, xzr
  4335f4:	str	x8, [sp, #16]
  4335f8:	b	433608 <ferror@plt+0x318d8>
  4335fc:	ldur	x8, [x29, #-16]
  433600:	ldr	x8, [x8, #32]
  433604:	str	x8, [sp, #16]
  433608:	ldr	x8, [sp, #16]
  43360c:	stur	x8, [x29, #-128]
  433610:	adrp	x0, 497000 <warn@@Base+0x25d44>
  433614:	add	x0, x0, #0x503
  433618:	bl	401cf0 <gettext@plt>
  43361c:	bl	401ca0 <printf@plt>
  433620:	ldur	x8, [x29, #-8]
  433624:	ldr	x8, [x8, #128]
  433628:	cbnz	x8, 433644 <ferror@plt+0x31914>
  43362c:	ldur	x8, [x29, #-24]
  433630:	ldr	w1, [x8]
  433634:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  433638:	add	x0, x0, #0x83d
  43363c:	bl	401ca0 <printf@plt>
  433640:	b	433668 <ferror@plt+0x31938>
  433644:	ldur	x0, [x29, #-8]
  433648:	ldur	x1, [x29, #-24]
  43364c:	bl	404140 <ferror@plt+0x2410>
  433650:	adrp	x8, 487000 <warn@@Base+0x15d44>
  433654:	add	x8, x8, #0xb1a
  433658:	str	x0, [sp, #8]
  43365c:	mov	x0, x8
  433660:	ldr	x1, [sp, #8]
  433664:	bl	401ca0 <printf@plt>
  433668:	adrp	x0, 496000 <warn@@Base+0x24d44>
  43366c:	add	x0, x0, #0xc39
  433670:	bl	401cf0 <gettext@plt>
  433674:	ldur	x8, [x29, #-24]
  433678:	ldr	x1, [x8, #24]
  43367c:	ldur	x8, [x29, #-24]
  433680:	ldr	x8, [x8, #32]
  433684:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  433688:	add	x9, x9, #0x544
  43368c:	ldr	w10, [x9]
  433690:	mov	w11, #0x3                   	// #3
  433694:	mul	w10, w11, w10
  433698:	mov	w9, w10
  43369c:	ubfx	x9, x9, #0, #32
  4336a0:	udiv	x2, x8, x9
  4336a4:	bl	401ca0 <printf@plt>
  4336a8:	ldur	x8, [x29, #-8]
  4336ac:	ldur	x2, [x29, #-24]
  4336b0:	mov	x0, x8
  4336b4:	sub	x1, x29, #0x98
  4336b8:	bl	4367c4 <ferror@plt+0x34a94>
  4336bc:	cbz	w0, 4336dc <ferror@plt+0x319ac>
  4336c0:	ldur	x8, [x29, #-144]
  4336c4:	cmp	x8, #0x0
  4336c8:	cset	w9, ls  // ls = plast
  4336cc:	tbnz	w9, #0, 4336dc <ferror@plt+0x319ac>
  4336d0:	ldur	x0, [x29, #-8]
  4336d4:	sub	x1, x29, #0x98
  4336d8:	bl	436ea8 <ferror@plt+0x35178>
  4336dc:	ldur	x8, [x29, #-152]
  4336e0:	cbz	x8, 4336ec <ferror@plt+0x319bc>
  4336e4:	ldur	x0, [x29, #-152]
  4336e8:	bl	401bd0 <free@plt>
  4336ec:	sub	x8, x29, #0x98
  4336f0:	ldr	x8, [x8, #16]
  4336f4:	cbz	x8, 433704 <ferror@plt+0x319d4>
  4336f8:	sub	x8, x29, #0x98
  4336fc:	ldr	x0, [x8, #16]
  433700:	bl	401bd0 <free@plt>
  433704:	sub	x8, x29, #0x98
  433708:	mov	x9, xzr
  43370c:	stur	x9, [x29, #-152]
  433710:	str	x9, [x8, #16]
  433714:	b	432ce0 <ferror@plt+0x30fb0>
  433718:	sub	x8, x29, #0x98
  43371c:	ldr	x8, [x8, #48]
  433720:	cbz	x8, 433730 <ferror@plt+0x31a00>
  433724:	sub	x8, x29, #0x98
  433728:	ldr	x0, [x8, #48]
  43372c:	bl	401bd0 <free@plt>
  433730:	sub	x8, x29, #0x98
  433734:	ldr	x8, [x8, #80]
  433738:	cbz	x8, 433748 <ferror@plt+0x31a18>
  43373c:	sub	x8, x29, #0x98
  433740:	ldr	x0, [x8, #80]
  433744:	bl	401bd0 <free@plt>
  433748:	ldur	w0, [x29, #-156]
  43374c:	add	sp, sp, #0x230
  433750:	ldr	x28, [sp, #16]
  433754:	ldp	x29, x30, [sp], #32
  433758:	ret
  43375c:	sub	sp, sp, #0x120
  433760:	stp	x29, x30, [sp, #256]
  433764:	str	x28, [sp, #272]
  433768:	add	x29, sp, #0x100
  43376c:	mov	x8, xzr
  433770:	mov	w9, #0x1                   	// #1
  433774:	stur	x0, [x29, #-16]
  433778:	stur	x8, [x29, #-96]
  43377c:	stur	w9, [x29, #-124]
  433780:	ldur	x8, [x29, #-16]
  433784:	ldr	x8, [x8, #128]
  433788:	cbnz	x8, 433794 <ferror@plt+0x31a64>
  43378c:	stur	wzr, [x29, #-4]
  433790:	b	433bf0 <ferror@plt+0x31ec0>
  433794:	sub	x0, x29, #0x58
  433798:	mov	w8, wzr
  43379c:	mov	w1, w8
  4337a0:	mov	x2, #0x48                  	// #72
  4337a4:	bl	401a90 <memset@plt>
  4337a8:	stur	xzr, [x29, #-120]
  4337ac:	ldur	x9, [x29, #-16]
  4337b0:	ldr	x9, [x9, #112]
  4337b4:	stur	x9, [x29, #-112]
  4337b8:	ldur	x8, [x29, #-120]
  4337bc:	ldur	x9, [x29, #-16]
  4337c0:	ldr	w10, [x9, #100]
  4337c4:	mov	w9, w10
  4337c8:	cmp	x8, x9
  4337cc:	b.cs	4339ec <ferror@plt+0x31cbc>  // b.hs, b.nlast
  4337d0:	ldur	x8, [x29, #-112]
  4337d4:	ldr	w9, [x8, #4]
  4337d8:	cmp	w9, #0x2
  4337dc:	b.ne	433918 <ferror@plt+0x31be8>  // b.any
  4337e0:	ldur	x8, [x29, #-112]
  4337e4:	ldr	w9, [x8, #40]
  4337e8:	ldur	x8, [x29, #-16]
  4337ec:	ldr	w10, [x8, #100]
  4337f0:	cmp	w9, w10
  4337f4:	b.cs	433918 <ferror@plt+0x31be8>  // b.hs, b.nlast
  4337f8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4337fc:	add	x8, x8, #0x8e4
  433800:	ldr	w9, [x8]
  433804:	cbz	w9, 433824 <ferror@plt+0x31af4>
  433808:	ldur	x0, [x29, #-16]
  43380c:	ldur	x1, [x29, #-112]
  433810:	sub	x8, x29, #0x58
  433814:	add	x2, x8, #0x20
  433818:	bl	4055ec <ferror@plt+0x38bc>
  43381c:	str	x0, [sp, #112]
  433820:	b	43383c <ferror@plt+0x31b0c>
  433824:	ldur	x0, [x29, #-16]
  433828:	ldur	x1, [x29, #-112]
  43382c:	sub	x8, x29, #0x58
  433830:	add	x2, x8, #0x20
  433834:	bl	405bdc <ferror@plt+0x3eac>
  433838:	str	x0, [sp, #112]
  43383c:	ldr	x8, [sp, #112]
  433840:	sub	x9, x29, #0x58
  433844:	str	x8, [x9, #24]
  433848:	ldur	x8, [x29, #-16]
  43384c:	ldr	x8, [x8, #112]
  433850:	ldur	x10, [x29, #-112]
  433854:	ldr	w11, [x10, #40]
  433858:	mov	w10, w11
  43385c:	mov	x12, #0x50                  	// #80
  433860:	mul	x10, x12, x10
  433864:	add	x8, x8, x10
  433868:	stur	x8, [x29, #-104]
  43386c:	ldr	x8, [x9, #56]
  433870:	cbz	x8, 433894 <ferror@plt+0x31b64>
  433874:	adrp	x0, 497000 <warn@@Base+0x25d44>
  433878:	add	x0, x0, #0x415
  43387c:	bl	401cf0 <gettext@plt>
  433880:	bl	4711a8 <error@@Base>
  433884:	sub	x8, x29, #0x58
  433888:	ldr	x0, [x8, #56]
  43388c:	bl	401bd0 <free@plt>
  433890:	stur	wzr, [x29, #-124]
  433894:	ldur	x1, [x29, #-16]
  433898:	ldur	x8, [x29, #-104]
  43389c:	ldr	x2, [x8, #24]
  4338a0:	ldur	x8, [x29, #-104]
  4338a4:	ldr	x4, [x8, #32]
  4338a8:	adrp	x0, 486000 <warn@@Base+0x14d44>
  4338ac:	add	x0, x0, #0x9b4
  4338b0:	str	x1, [sp, #104]
  4338b4:	str	x2, [sp, #96]
  4338b8:	str	x4, [sp, #88]
  4338bc:	bl	401cf0 <gettext@plt>
  4338c0:	mov	x8, xzr
  4338c4:	str	x0, [sp, #80]
  4338c8:	mov	x0, x8
  4338cc:	ldr	x1, [sp, #104]
  4338d0:	ldr	x2, [sp, #96]
  4338d4:	mov	x3, #0x1                   	// #1
  4338d8:	ldr	x4, [sp, #88]
  4338dc:	ldr	x5, [sp, #80]
  4338e0:	bl	4020ec <ferror@plt+0x3bc>
  4338e4:	sub	x8, x29, #0x58
  4338e8:	str	x0, [x8, #56]
  4338ec:	ldr	x8, [x8, #56]
  4338f0:	cbz	x8, 433904 <ferror@plt+0x31bd4>
  4338f4:	ldur	x8, [x29, #-104]
  4338f8:	ldr	x8, [x8, #32]
  4338fc:	str	x8, [sp, #72]
  433900:	b	43390c <ferror@plt+0x31bdc>
  433904:	mov	x8, xzr
  433908:	str	x8, [sp, #72]
  43390c:	ldr	x8, [sp, #72]
  433910:	stur	x8, [x29, #-24]
  433914:	b	4339d0 <ferror@plt+0x31ca0>
  433918:	ldur	x8, [x29, #-112]
  43391c:	cbnz	x8, 433934 <ferror@plt+0x31c04>
  433920:	adrp	x0, 480000 <warn@@Base+0xed44>
  433924:	add	x0, x0, #0xa98
  433928:	bl	401cf0 <gettext@plt>
  43392c:	str	x0, [sp, #64]
  433930:	b	4339b0 <ferror@plt+0x31c80>
  433934:	ldur	x8, [x29, #-16]
  433938:	ldr	x8, [x8, #128]
  43393c:	cbnz	x8, 433954 <ferror@plt+0x31c24>
  433940:	adrp	x0, 480000 <warn@@Base+0xed44>
  433944:	add	x0, x0, #0xa9f
  433948:	bl	401cf0 <gettext@plt>
  43394c:	str	x0, [sp, #56]
  433950:	b	4339a8 <ferror@plt+0x31c78>
  433954:	ldur	x8, [x29, #-112]
  433958:	ldr	w9, [x8]
  43395c:	mov	w8, w9
  433960:	ldur	x10, [x29, #-16]
  433964:	ldr	x10, [x10, #136]
  433968:	cmp	x8, x10
  43396c:	b.cc	433984 <ferror@plt+0x31c54>  // b.lo, b.ul, b.last
  433970:	adrp	x0, 480000 <warn@@Base+0xed44>
  433974:	add	x0, x0, #0xaac
  433978:	bl	401cf0 <gettext@plt>
  43397c:	str	x0, [sp, #48]
  433980:	b	4339a0 <ferror@plt+0x31c70>
  433984:	ldur	x8, [x29, #-16]
  433988:	ldr	x8, [x8, #128]
  43398c:	ldur	x9, [x29, #-112]
  433990:	ldr	w10, [x9]
  433994:	mov	w9, w10
  433998:	add	x8, x8, x9
  43399c:	str	x8, [sp, #48]
  4339a0:	ldr	x8, [sp, #48]
  4339a4:	str	x8, [sp, #56]
  4339a8:	ldr	x8, [sp, #56]
  4339ac:	str	x8, [sp, #64]
  4339b0:	ldr	x8, [sp, #64]
  4339b4:	mov	x0, x8
  4339b8:	adrp	x1, 497000 <warn@@Base+0x25d44>
  4339bc:	add	x1, x1, #0x696
  4339c0:	bl	401bb0 <strcmp@plt>
  4339c4:	cbnz	w0, 4339d0 <ferror@plt+0x31ca0>
  4339c8:	ldur	x8, [x29, #-112]
  4339cc:	stur	x8, [x29, #-96]
  4339d0:	ldur	x8, [x29, #-120]
  4339d4:	add	x8, x8, #0x1
  4339d8:	stur	x8, [x29, #-120]
  4339dc:	ldur	x8, [x29, #-112]
  4339e0:	add	x8, x8, #0x50
  4339e4:	stur	x8, [x29, #-112]
  4339e8:	b	4337b8 <ferror@plt+0x31a88>
  4339ec:	ldur	x8, [x29, #-96]
  4339f0:	cbnz	x8, 433a04 <ferror@plt+0x31cd4>
  4339f4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4339f8:	add	x0, x0, #0xbbe
  4339fc:	bl	401cf0 <gettext@plt>
  433a00:	bl	401ca0 <printf@plt>
  433a04:	stur	xzr, [x29, #-120]
  433a08:	ldur	x8, [x29, #-16]
  433a0c:	ldr	x8, [x8, #112]
  433a10:	stur	x8, [x29, #-112]
  433a14:	ldur	x8, [x29, #-120]
  433a18:	ldur	x9, [x29, #-16]
  433a1c:	ldr	w10, [x9, #100]
  433a20:	mov	w9, w10
  433a24:	cmp	x8, x9
  433a28:	b.cs	433bb8 <ferror@plt+0x31e88>  // b.hs, b.nlast
  433a2c:	ldur	x8, [x29, #-112]
  433a30:	cbnz	x8, 433a48 <ferror@plt+0x31d18>
  433a34:	adrp	x0, 480000 <warn@@Base+0xed44>
  433a38:	add	x0, x0, #0xa98
  433a3c:	bl	401cf0 <gettext@plt>
  433a40:	str	x0, [sp, #40]
  433a44:	b	433ac4 <ferror@plt+0x31d94>
  433a48:	ldur	x8, [x29, #-16]
  433a4c:	ldr	x8, [x8, #128]
  433a50:	cbnz	x8, 433a68 <ferror@plt+0x31d38>
  433a54:	adrp	x0, 480000 <warn@@Base+0xed44>
  433a58:	add	x0, x0, #0xa9f
  433a5c:	bl	401cf0 <gettext@plt>
  433a60:	str	x0, [sp, #32]
  433a64:	b	433abc <ferror@plt+0x31d8c>
  433a68:	ldur	x8, [x29, #-112]
  433a6c:	ldr	w9, [x8]
  433a70:	mov	w8, w9
  433a74:	ldur	x10, [x29, #-16]
  433a78:	ldr	x10, [x10, #136]
  433a7c:	cmp	x8, x10
  433a80:	b.cc	433a98 <ferror@plt+0x31d68>  // b.lo, b.ul, b.last
  433a84:	adrp	x0, 480000 <warn@@Base+0xed44>
  433a88:	add	x0, x0, #0xaac
  433a8c:	bl	401cf0 <gettext@plt>
  433a90:	str	x0, [sp, #24]
  433a94:	b	433ab4 <ferror@plt+0x31d84>
  433a98:	ldur	x8, [x29, #-16]
  433a9c:	ldr	x8, [x8, #128]
  433aa0:	ldur	x9, [x29, #-112]
  433aa4:	ldr	w10, [x9]
  433aa8:	mov	w9, w10
  433aac:	add	x8, x8, x9
  433ab0:	str	x8, [sp, #24]
  433ab4:	ldr	x8, [sp, #24]
  433ab8:	str	x8, [sp, #32]
  433abc:	ldr	x8, [sp, #32]
  433ac0:	str	x8, [sp, #40]
  433ac4:	ldr	x8, [sp, #40]
  433ac8:	mov	x0, x8
  433acc:	adrp	x1, 497000 <warn@@Base+0x25d44>
  433ad0:	add	x1, x1, #0x696
  433ad4:	bl	401bb0 <strcmp@plt>
  433ad8:	cbnz	w0, 433b9c <ferror@plt+0x31e6c>
  433adc:	ldur	x8, [x29, #-112]
  433ae0:	ldr	x8, [x8, #32]
  433ae4:	mov	x9, #0x10                  	// #16
  433ae8:	udiv	x8, x8, x9
  433aec:	str	x8, [sp, #120]
  433af0:	ldr	x2, [sp, #120]
  433af4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  433af8:	add	x0, x0, #0xbeb
  433afc:	adrp	x1, 496000 <warn@@Base+0x24d44>
  433b00:	add	x1, x1, #0xc25
  433b04:	bl	4018e0 <ngettext@plt>
  433b08:	ldur	x8, [x29, #-16]
  433b0c:	ldur	x1, [x29, #-112]
  433b10:	str	x0, [sp, #16]
  433b14:	mov	x0, x8
  433b18:	bl	404140 <ferror@plt+0x2410>
  433b1c:	ldur	x8, [x29, #-112]
  433b20:	ldr	x2, [x8, #24]
  433b24:	ldr	x3, [sp, #120]
  433b28:	ldr	x1, [sp, #16]
  433b2c:	str	x0, [sp, #8]
  433b30:	mov	x0, x1
  433b34:	ldr	x1, [sp, #8]
  433b38:	bl	401ca0 <printf@plt>
  433b3c:	ldur	x8, [x29, #-16]
  433b40:	ldur	x2, [x29, #-112]
  433b44:	mov	x0, x8
  433b48:	sub	x1, x29, #0x58
  433b4c:	bl	4373b4 <ferror@plt+0x35684>
  433b50:	cbnz	w0, 433b58 <ferror@plt+0x31e28>
  433b54:	stur	wzr, [x29, #-124]
  433b58:	ldur	w8, [x29, #-124]
  433b5c:	cbz	w8, 433b84 <ferror@plt+0x31e54>
  433b60:	ldur	x8, [x29, #-80]
  433b64:	cmp	x8, #0x0
  433b68:	cset	w9, ls  // ls = plast
  433b6c:	tbnz	w9, #0, 433b84 <ferror@plt+0x31e54>
  433b70:	ldur	x0, [x29, #-16]
  433b74:	sub	x1, x29, #0x58
  433b78:	bl	437ef4 <ferror@plt+0x361c4>
  433b7c:	cbnz	w0, 433b84 <ferror@plt+0x31e54>
  433b80:	stur	wzr, [x29, #-124]
  433b84:	ldur	x8, [x29, #-88]
  433b88:	cbz	x8, 433b94 <ferror@plt+0x31e64>
  433b8c:	ldur	x0, [x29, #-88]
  433b90:	bl	401bd0 <free@plt>
  433b94:	mov	x8, xzr
  433b98:	stur	x8, [x29, #-88]
  433b9c:	ldur	x8, [x29, #-120]
  433ba0:	add	x8, x8, #0x1
  433ba4:	stur	x8, [x29, #-120]
  433ba8:	ldur	x8, [x29, #-112]
  433bac:	add	x8, x8, #0x50
  433bb0:	stur	x8, [x29, #-112]
  433bb4:	b	433a14 <ferror@plt+0x31ce4>
  433bb8:	sub	x8, x29, #0x58
  433bbc:	ldr	x8, [x8, #24]
  433bc0:	cbz	x8, 433bd0 <ferror@plt+0x31ea0>
  433bc4:	sub	x8, x29, #0x58
  433bc8:	ldr	x0, [x8, #24]
  433bcc:	bl	401bd0 <free@plt>
  433bd0:	sub	x8, x29, #0x58
  433bd4:	ldr	x8, [x8, #56]
  433bd8:	cbz	x8, 433be8 <ferror@plt+0x31eb8>
  433bdc:	sub	x8, x29, #0x58
  433be0:	ldr	x0, [x8, #56]
  433be4:	bl	401bd0 <free@plt>
  433be8:	ldur	w8, [x29, #-124]
  433bec:	stur	w8, [x29, #-4]
  433bf0:	ldur	w0, [x29, #-4]
  433bf4:	ldr	x28, [sp, #272]
  433bf8:	ldp	x29, x30, [sp, #256]
  433bfc:	add	sp, sp, #0x120
  433c00:	ret
  433c04:	sub	sp, sp, #0x160
  433c08:	stp	x29, x30, [sp, #320]
  433c0c:	str	x28, [sp, #336]
  433c10:	add	x29, sp, #0x140
  433c14:	mov	w8, #0x1                   	// #1
  433c18:	mov	x9, #0x30                  	// #48
  433c1c:	mov	x10, #0x8                   	// #8
  433c20:	mov	x11, #0x20                  	// #32
  433c24:	mov	w12, wzr
  433c28:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  433c2c:	add	x13, x13, #0x700
  433c30:	sub	x14, x29, #0x50
  433c34:	sub	x15, x29, #0x80
  433c38:	stur	x0, [x29, #-16]
  433c3c:	stur	x1, [x29, #-24]
  433c40:	stur	x2, [x29, #-32]
  433c44:	stur	w8, [x29, #-156]
  433c48:	mov	x0, x14
  433c4c:	mov	w3, w12
  433c50:	mov	w1, w3
  433c54:	mov	x2, x9
  433c58:	str	x9, [sp, #80]
  433c5c:	str	x10, [sp, #72]
  433c60:	str	x11, [sp, #64]
  433c64:	str	w12, [sp, #60]
  433c68:	str	x13, [sp, #48]
  433c6c:	str	x15, [sp, #40]
  433c70:	bl	401a90 <memset@plt>
  433c74:	ldr	x0, [sp, #40]
  433c78:	ldr	w8, [sp, #60]
  433c7c:	mov	w1, w8
  433c80:	ldr	x2, [sp, #80]
  433c84:	bl	401a90 <memset@plt>
  433c88:	ldur	x9, [x29, #-32]
  433c8c:	ldr	x9, [x9, #32]
  433c90:	ldr	x10, [sp, #72]
  433c94:	udiv	x9, x9, x10
  433c98:	stur	w9, [x29, #-136]
  433c9c:	ldur	x11, [x29, #-24]
  433ca0:	ldr	x11, [x11, #16]
  433ca4:	ldr	x13, [sp, #64]
  433ca8:	mul	x0, x11, x13
  433cac:	bl	47824c <warn@@Base+0x6f90>
  433cb0:	ldur	x10, [x29, #-24]
  433cb4:	str	x0, [x10, #24]
  433cb8:	stur	xzr, [x29, #-152]
  433cbc:	stur	xzr, [x29, #-144]
  433cc0:	ldur	x8, [x29, #-144]
  433cc4:	ldur	x9, [x29, #-24]
  433cc8:	ldr	x9, [x9, #16]
  433ccc:	cmp	x8, x9
  433cd0:	b.cs	433d6c <ferror@plt+0x3203c>  // b.hs, b.nlast
  433cd4:	ldur	x8, [x29, #-24]
  433cd8:	ldr	x8, [x8, #8]
  433cdc:	ldur	x9, [x29, #-144]
  433ce0:	mov	x10, #0x20                  	// #32
  433ce4:	mul	x9, x10, x9
  433ce8:	ldr	x8, [x8, x9]
  433cec:	cbz	x8, 433d5c <ferror@plt+0x3202c>
  433cf0:	ldur	x8, [x29, #-24]
  433cf4:	ldr	x8, [x8, #8]
  433cf8:	ldur	x9, [x29, #-144]
  433cfc:	mov	x10, #0x20                  	// #32
  433d00:	mul	x9, x10, x9
  433d04:	add	x8, x8, x9
  433d08:	ldrb	w11, [x8, #24]
  433d0c:	and	w11, w11, #0xf
  433d10:	cmp	w11, #0x2
  433d14:	b.ne	433d5c <ferror@plt+0x3202c>  // b.any
  433d18:	ldur	x8, [x29, #-24]
  433d1c:	ldr	x8, [x8, #24]
  433d20:	ldur	x9, [x29, #-152]
  433d24:	add	x10, x9, #0x1
  433d28:	stur	x10, [x29, #-152]
  433d2c:	mov	x10, #0x20                  	// #32
  433d30:	mul	x9, x10, x9
  433d34:	add	x8, x8, x9
  433d38:	ldur	x9, [x29, #-24]
  433d3c:	ldr	x9, [x9, #8]
  433d40:	ldur	x11, [x29, #-144]
  433d44:	mul	x10, x10, x11
  433d48:	add	x9, x9, x10
  433d4c:	ldr	q0, [x9]
  433d50:	str	q0, [x8]
  433d54:	ldr	q0, [x9, #16]
  433d58:	str	q0, [x8, #16]
  433d5c:	ldur	x8, [x29, #-144]
  433d60:	add	x8, x8, #0x1
  433d64:	stur	x8, [x29, #-144]
  433d68:	b	433cc0 <ferror@plt+0x31f90>
  433d6c:	ldur	x8, [x29, #-152]
  433d70:	ldur	x9, [x29, #-24]
  433d74:	str	x8, [x9, #32]
  433d78:	ldur	x8, [x29, #-24]
  433d7c:	ldr	x0, [x8, #24]
  433d80:	ldur	x8, [x29, #-24]
  433d84:	ldr	x1, [x8, #32]
  433d88:	mov	x2, #0x20                  	// #32
  433d8c:	adrp	x3, 434000 <ferror@plt+0x322d0>
  433d90:	add	x3, x3, #0x184
  433d94:	bl	4019b0 <qsort@plt>
  433d98:	stur	wzr, [x29, #-132]
  433d9c:	ldur	w8, [x29, #-132]
  433da0:	ldur	w9, [x29, #-136]
  433da4:	cmp	w8, w9
  433da8:	b.cs	43413c <ferror@plt+0x3240c>  // b.hs, b.nlast
  433dac:	ldr	x8, [sp, #48]
  433db0:	ldr	x1, [x8]
  433db4:	mov	w0, #0xa                   	// #10
  433db8:	bl	4019a0 <fputc@plt>
  433dbc:	ldur	x8, [x29, #-16]
  433dc0:	ldur	x1, [x29, #-24]
  433dc4:	ldur	x3, [x29, #-32]
  433dc8:	ldur	w9, [x29, #-132]
  433dcc:	mov	w10, #0x8                   	// #8
  433dd0:	mul	w9, w10, w9
  433dd4:	mov	w11, w9
  433dd8:	ubfx	x4, x11, #0, #32
  433ddc:	mov	x0, x8
  433de0:	sub	x2, x29, #0x50
  433de4:	add	x5, sp, #0xa0
  433de8:	add	x6, sp, #0x88
  433dec:	mov	x8, xzr
  433df0:	mov	x7, x8
  433df4:	bl	4341f8 <ferror@plt+0x324c8>
  433df8:	cbz	w0, 433e3c <ferror@plt+0x3210c>
  433dfc:	ldur	x0, [x29, #-16]
  433e00:	ldur	x1, [x29, #-24]
  433e04:	ldur	x3, [x29, #-32]
  433e08:	ldur	w8, [x29, #-132]
  433e0c:	mov	w9, #0x8                   	// #8
  433e10:	mul	w8, w9, w8
  433e14:	add	w8, w8, #0x4
  433e18:	mov	w10, w8
  433e1c:	ubfx	x4, x10, #0, #32
  433e20:	sub	x2, x29, #0x50
  433e24:	add	x5, sp, #0x9c
  433e28:	add	x6, sp, #0x78
  433e2c:	mov	x10, xzr
  433e30:	mov	x7, x10
  433e34:	bl	4341f8 <ferror@plt+0x324c8>
  433e38:	cbnz	w0, 433e60 <ferror@plt+0x32130>
  433e3c:	ldur	x8, [x29, #-24]
  433e40:	ldr	x0, [x8, #24]
  433e44:	bl	401bd0 <free@plt>
  433e48:	sub	x0, x29, #0x50
  433e4c:	bl	4348d0 <ferror@plt+0x32ba0>
  433e50:	sub	x0, x29, #0x80
  433e54:	bl	4348d0 <ferror@plt+0x32ba0>
  433e58:	stur	wzr, [x29, #-4]
  433e5c:	b	434170 <ferror@plt+0x32440>
  433e60:	ldr	w8, [sp, #160]
  433e64:	and	w8, w8, #0x80000000
  433e68:	cbz	w8, 433e84 <ferror@plt+0x32154>
  433e6c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  433e70:	add	x0, x0, #0xc61
  433e74:	bl	401cf0 <gettext@plt>
  433e78:	ldr	w1, [sp, #160]
  433e7c:	bl	4712bc <warn@@Base>
  433e80:	stur	wzr, [x29, #-156]
  433e84:	ldur	x0, [x29, #-16]
  433e88:	ldr	w8, [sp, #160]
  433e8c:	mov	w1, w8
  433e90:	ldur	x9, [x29, #-32]
  433e94:	ldr	x9, [x9, #16]
  433e98:	ldur	w8, [x29, #-132]
  433e9c:	mov	w10, #0x8                   	// #8
  433ea0:	mul	w8, w10, w8
  433ea4:	mov	w11, w8
  433ea8:	ubfx	x11, x11, #0, #32
  433eac:	add	x2, x9, x11
  433eb0:	bl	43491c <ferror@plt+0x32bec>
  433eb4:	str	x0, [sp, #112]
  433eb8:	ldur	x0, [x29, #-16]
  433ebc:	ldur	x1, [x29, #-24]
  433ec0:	ldr	x2, [sp, #112]
  433ec4:	ldr	x3, [sp, #136]
  433ec8:	ldr	x4, [sp, #144]
  433ecc:	bl	434980 <ferror@plt+0x32c50>
  433ed0:	ldr	x9, [sp, #48]
  433ed4:	ldr	x1, [x9]
  433ed8:	adrp	x11, 499000 <warn@@Base+0x27d44>
  433edc:	add	x11, x11, #0xc55
  433ee0:	mov	x0, x11
  433ee4:	bl	401910 <fputs@plt>
  433ee8:	ldr	w8, [sp, #156]
  433eec:	cmp	w8, #0x1
  433ef0:	b.ne	433f20 <ferror@plt+0x321f0>  // b.any
  433ef4:	ldr	w8, [sp, #156]
  433ef8:	mov	w0, w8
  433efc:	mov	w1, #0x4                   	// #4
  433f00:	bl	40b080 <ferror@plt+0x9350>
  433f04:	ldr	x9, [sp, #48]
  433f08:	ldr	x1, [x9]
  433f0c:	adrp	x10, 496000 <warn@@Base+0x24d44>
  433f10:	add	x10, x10, #0xc80
  433f14:	mov	x0, x10
  433f18:	bl	401910 <fputs@plt>
  433f1c:	b	43412c <ferror@plt+0x323fc>
  433f20:	ldr	w8, [sp, #156]
  433f24:	and	w8, w8, #0x80000000
  433f28:	cbz	w8, 433f84 <ferror@plt+0x32254>
  433f2c:	ldr	w8, [sp, #156]
  433f30:	mov	w0, w8
  433f34:	mov	w8, #0x4                   	// #4
  433f38:	mov	w1, w8
  433f3c:	str	w8, [sp, #36]
  433f40:	bl	40b080 <ferror@plt+0x9350>
  433f44:	ldr	x9, [sp, #48]
  433f48:	ldr	x1, [x9]
  433f4c:	mov	w8, #0xa                   	// #10
  433f50:	mov	w0, w8
  433f54:	bl	4019a0 <fputc@plt>
  433f58:	ldur	x9, [x29, #-16]
  433f5c:	ldur	x1, [x29, #-24]
  433f60:	ldr	w2, [sp, #156]
  433f64:	mov	x0, x9
  433f68:	ldr	w3, [sp, #36]
  433f6c:	mov	x9, xzr
  433f70:	mov	x4, x9
  433f74:	mov	x5, x9
  433f78:	mov	x6, x9
  433f7c:	bl	434a70 <ferror@plt+0x32d40>
  433f80:	b	43412c <ferror@plt+0x323fc>
  433f84:	str	xzr, [sp, #96]
  433f88:	ldr	x8, [sp, #48]
  433f8c:	ldr	x1, [x8]
  433f90:	adrp	x0, 496000 <warn@@Base+0x24d44>
  433f94:	add	x0, x0, #0xc8f
  433f98:	bl	401910 <fputs@plt>
  433f9c:	ldur	x8, [x29, #-16]
  433fa0:	ldr	w9, [sp, #156]
  433fa4:	mov	w1, w9
  433fa8:	ldur	x10, [x29, #-32]
  433fac:	ldr	x10, [x10, #16]
  433fb0:	ldur	w9, [x29, #-132]
  433fb4:	mov	w11, #0x8                   	// #8
  433fb8:	mul	w9, w11, w9
  433fbc:	mov	w12, w9
  433fc0:	ubfx	x12, x12, #0, #32
  433fc4:	add	x10, x10, x12
  433fc8:	add	x2, x10, #0x4
  433fcc:	mov	x0, x8
  433fd0:	bl	43491c <ferror@plt+0x32bec>
  433fd4:	str	x0, [sp, #104]
  433fd8:	ldr	x0, [sp, #104]
  433fdc:	mov	w1, #0x4                   	// #4
  433fe0:	bl	40b080 <ferror@plt+0x9350>
  433fe4:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  433fe8:	add	x8, x8, #0xd8f
  433fec:	mov	x0, x8
  433ff0:	bl	401ca0 <printf@plt>
  433ff4:	ldrh	w9, [sp, #120]
  433ff8:	cbz	w9, 4340b0 <ferror@plt+0x32380>
  433ffc:	ldrh	w8, [sp, #120]
  434000:	ldur	x9, [x29, #-16]
  434004:	ldr	w10, [x9, #100]
  434008:	cmp	w8, w10
  43400c:	b.cs	4340b0 <ferror@plt+0x32380>  // b.hs, b.nlast
  434010:	ldur	x8, [x29, #-16]
  434014:	ldr	x8, [x8, #112]
  434018:	ldrh	w9, [sp, #120]
  43401c:	mov	w0, w9
  434020:	sxtw	x10, w0
  434024:	mov	x11, #0x50                  	// #80
  434028:	mul	x10, x11, x10
  43402c:	add	x8, x8, x10
  434030:	str	x8, [sp, #88]
  434034:	ldr	x8, [sp, #128]
  434038:	str	x8, [sp, #96]
  43403c:	ldr	x8, [sp, #96]
  434040:	ldr	x10, [sp, #88]
  434044:	ldr	x10, [x10, #32]
  434048:	cmp	x8, x10
  43404c:	b.hi	434060 <ferror@plt+0x32330>  // b.pmore
  434050:	ldr	x8, [sp, #96]
  434054:	cmp	x8, #0x0
  434058:	cset	w9, ge  // ge = tcont
  43405c:	tbnz	w9, #0, 4340ac <ferror@plt+0x3237c>
  434060:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434064:	add	x0, x0, #0xc91
  434068:	bl	401cf0 <gettext@plt>
  43406c:	ldr	x1, [sp, #96]
  434070:	ldur	x8, [x29, #-16]
  434074:	ldr	x9, [sp, #88]
  434078:	str	x0, [sp, #24]
  43407c:	mov	x0, x8
  434080:	str	x1, [sp, #16]
  434084:	mov	x1, x9
  434088:	bl	404140 <ferror@plt+0x2410>
  43408c:	ldr	x1, [sp, #24]
  434090:	str	x0, [sp, #8]
  434094:	mov	x0, x1
  434098:	ldr	x1, [sp, #16]
  43409c:	ldr	x2, [sp, #8]
  4340a0:	bl	4712bc <warn@@Base>
  4340a4:	stur	wzr, [x29, #-156]
  4340a8:	b	43412c <ferror@plt+0x323fc>
  4340ac:	b	4340dc <ferror@plt+0x323ac>
  4340b0:	ldur	x0, [x29, #-16]
  4340b4:	ldr	x1, [sp, #104]
  4340b8:	bl	434fe8 <ferror@plt+0x332b8>
  4340bc:	str	x0, [sp, #88]
  4340c0:	ldr	x8, [sp, #88]
  4340c4:	cbz	x8, 4340dc <ferror@plt+0x323ac>
  4340c8:	ldr	x8, [sp, #104]
  4340cc:	ldr	x9, [sp, #88]
  4340d0:	ldr	x9, [x9, #16]
  4340d4:	subs	x8, x8, x9
  4340d8:	str	x8, [sp, #96]
  4340dc:	ldr	x8, [sp, #88]
  4340e0:	cbnz	x8, 434100 <ferror@plt+0x323d0>
  4340e4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4340e8:	add	x0, x0, #0xccf
  4340ec:	bl	401cf0 <gettext@plt>
  4340f0:	ldr	x1, [sp, #104]
  4340f4:	bl	4712bc <warn@@Base>
  4340f8:	stur	wzr, [x29, #-156]
  4340fc:	b	43412c <ferror@plt+0x323fc>
  434100:	ldur	x0, [x29, #-16]
  434104:	ldur	x1, [x29, #-24]
  434108:	ldr	x4, [sp, #96]
  43410c:	ldr	x5, [sp, #88]
  434110:	mov	w8, wzr
  434114:	mov	w2, w8
  434118:	mov	w3, w8
  43411c:	sub	x6, x29, #0x80
  434120:	bl	434a70 <ferror@plt+0x32d40>
  434124:	cbnz	w0, 43412c <ferror@plt+0x323fc>
  434128:	stur	wzr, [x29, #-156]
  43412c:	ldur	w8, [x29, #-132]
  434130:	add	w8, w8, #0x1
  434134:	stur	w8, [x29, #-132]
  434138:	b	433d9c <ferror@plt+0x3206c>
  43413c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  434140:	add	x0, x0, #0xd8f
  434144:	bl	401ca0 <printf@plt>
  434148:	ldur	x8, [x29, #-24]
  43414c:	ldr	x8, [x8, #24]
  434150:	mov	x0, x8
  434154:	bl	401bd0 <free@plt>
  434158:	sub	x0, x29, #0x50
  43415c:	bl	4348d0 <ferror@plt+0x32ba0>
  434160:	sub	x0, x29, #0x80
  434164:	bl	4348d0 <ferror@plt+0x32ba0>
  434168:	ldur	w9, [x29, #-156]
  43416c:	stur	w9, [x29, #-4]
  434170:	ldur	w0, [x29, #-4]
  434174:	ldr	x28, [sp, #336]
  434178:	ldp	x29, x30, [sp, #320]
  43417c:	add	sp, sp, #0x160
  434180:	ret
  434184:	sub	sp, sp, #0x30
  434188:	str	x0, [sp, #40]
  43418c:	str	x1, [sp, #32]
  434190:	ldr	x8, [sp, #40]
  434194:	str	x8, [sp, #24]
  434198:	ldr	x8, [sp, #32]
  43419c:	str	x8, [sp, #16]
  4341a0:	ldr	x8, [sp, #24]
  4341a4:	ldr	x8, [x8]
  4341a8:	ldr	x9, [sp, #16]
  4341ac:	ldr	x9, [x9]
  4341b0:	cmp	x8, x9
  4341b4:	b.ls	4341c4 <ferror@plt+0x32494>  // b.plast
  4341b8:	mov	w8, #0x1                   	// #1
  4341bc:	str	w8, [sp, #12]
  4341c0:	b	4341e8 <ferror@plt+0x324b8>
  4341c4:	ldr	x8, [sp, #24]
  4341c8:	ldr	x8, [x8]
  4341cc:	ldr	x9, [sp, #16]
  4341d0:	ldr	x9, [x9]
  4341d4:	mov	w10, wzr
  4341d8:	mov	w11, #0xffffffff            	// #-1
  4341dc:	cmp	x8, x9
  4341e0:	csel	w10, w11, w10, cc  // cc = lo, ul, last
  4341e4:	str	w10, [sp, #12]
  4341e8:	ldr	w8, [sp, #12]
  4341ec:	mov	w0, w8
  4341f0:	add	sp, sp, #0x30
  4341f4:	ret
  4341f8:	sub	sp, sp, #0xc0
  4341fc:	stp	x29, x30, [sp, #176]
  434200:	add	x29, sp, #0xb0
  434204:	stur	x0, [x29, #-16]
  434208:	stur	x1, [x29, #-24]
  43420c:	stur	x2, [x29, #-32]
  434210:	stur	x3, [x29, #-40]
  434214:	stur	x4, [x29, #-48]
  434218:	stur	x5, [x29, #-56]
  43421c:	stur	x6, [x29, #-64]
  434220:	stur	x7, [x29, #-72]
  434224:	ldur	x8, [x29, #-40]
  434228:	cbz	x8, 434234 <ferror@plt+0x32504>
  43422c:	ldur	x8, [x29, #-32]
  434230:	cbnz	x8, 43423c <ferror@plt+0x3250c>
  434234:	stur	wzr, [x29, #-4]
  434238:	b	4348c0 <ferror@plt+0x32b90>
  43423c:	ldur	x8, [x29, #-64]
  434240:	mov	w9, #0x0                   	// #0
  434244:	strh	w9, [x8]
  434248:	ldur	x8, [x29, #-64]
  43424c:	str	xzr, [x8, #8]
  434250:	ldur	x8, [x29, #-72]
  434254:	cbz	x8, 434264 <ferror@plt+0x32534>
  434258:	ldur	x8, [x29, #-72]
  43425c:	mov	x9, #0xffffffffffffffff    	// #-1
  434260:	str	x9, [x8]
  434264:	ldur	x8, [x29, #-40]
  434268:	ldur	x9, [x29, #-32]
  43426c:	ldr	x9, [x9, #8]
  434270:	cmp	x8, x9
  434274:	b.eq	43445c <ferror@plt+0x3272c>  // b.none
  434278:	ldur	x0, [x29, #-32]
  43427c:	bl	4348d0 <ferror@plt+0x32ba0>
  434280:	ldur	x8, [x29, #-40]
  434284:	ldur	x9, [x29, #-32]
  434288:	str	x8, [x9, #8]
  43428c:	ldur	x8, [x29, #-24]
  434290:	ldr	x1, [x8]
  434294:	ldur	x8, [x29, #-40]
  434298:	ldr	x2, [x8, #24]
  43429c:	ldur	x8, [x29, #-40]
  4342a0:	ldr	x4, [x8, #32]
  4342a4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4342a8:	add	x0, x0, #0xd06
  4342ac:	str	x1, [sp, #40]
  4342b0:	str	x2, [sp, #32]
  4342b4:	str	x4, [sp, #24]
  4342b8:	bl	401cf0 <gettext@plt>
  4342bc:	mov	x8, xzr
  4342c0:	mov	x1, x8
  4342c4:	str	x0, [sp, #16]
  4342c8:	mov	x0, x1
  4342cc:	ldr	x1, [sp, #40]
  4342d0:	ldr	x2, [sp, #32]
  4342d4:	mov	x3, #0x1                   	// #1
  4342d8:	ldr	x4, [sp, #24]
  4342dc:	ldr	x5, [sp, #16]
  4342e0:	str	x8, [sp, #8]
  4342e4:	bl	4020ec <ferror@plt+0x3bc>
  4342e8:	ldur	x8, [x29, #-32]
  4342ec:	str	x0, [x8]
  4342f0:	ldur	x8, [x29, #-32]
  4342f4:	ldr	x9, [sp, #8]
  4342f8:	str	x9, [x8, #16]
  4342fc:	ldur	x8, [x29, #-32]
  434300:	str	xzr, [x8, #24]
  434304:	ldur	x8, [x29, #-16]
  434308:	ldr	x8, [x8, #112]
  43430c:	str	x8, [sp, #64]
  434310:	ldr	x8, [sp, #64]
  434314:	ldur	x9, [x29, #-16]
  434318:	ldr	x9, [x9, #112]
  43431c:	ldur	x10, [x29, #-16]
  434320:	ldr	w11, [x10, #100]
  434324:	mov	w10, w11
  434328:	mov	x12, #0x50                  	// #80
  43432c:	mul	x10, x12, x10
  434330:	add	x9, x9, x10
  434334:	cmp	x8, x9
  434338:	b.cs	43444c <ferror@plt+0x3271c>  // b.hs, b.nlast
  43433c:	ldr	x8, [sp, #64]
  434340:	ldr	w9, [x8, #44]
  434344:	ldur	x8, [x29, #-16]
  434348:	ldr	w10, [x8, #100]
  43434c:	cmp	w9, w10
  434350:	b.cs	4343a0 <ferror@plt+0x32670>  // b.hs, b.nlast
  434354:	ldur	x8, [x29, #-16]
  434358:	ldr	x8, [x8, #112]
  43435c:	ldr	x9, [sp, #64]
  434360:	ldr	w10, [x9, #44]
  434364:	mov	w9, w10
  434368:	mov	x11, #0x50                  	// #80
  43436c:	mul	x9, x11, x9
  434370:	add	x8, x8, x9
  434374:	ldur	x9, [x29, #-40]
  434378:	cmp	x8, x9
  43437c:	b.ne	4343a0 <ferror@plt+0x32670>  // b.any
  434380:	ldr	x8, [sp, #64]
  434384:	ldr	w9, [x8, #4]
  434388:	cmp	w9, #0x9
  43438c:	b.eq	4343a4 <ferror@plt+0x32674>  // b.none
  434390:	ldr	x8, [sp, #64]
  434394:	ldr	w9, [x8, #4]
  434398:	cmp	w9, #0x4
  43439c:	b.eq	4343a4 <ferror@plt+0x32674>  // b.none
  4343a0:	b	43443c <ferror@plt+0x3270c>
  4343a4:	ldr	x8, [sp, #64]
  4343a8:	ldr	w9, [x8, #4]
  4343ac:	ldur	x8, [x29, #-32]
  4343b0:	str	w9, [x8, #32]
  4343b4:	ldr	x8, [sp, #64]
  4343b8:	ldr	w9, [x8, #4]
  4343bc:	cmp	w9, #0x9
  4343c0:	b.ne	434400 <ferror@plt+0x326d0>  // b.any
  4343c4:	ldur	x8, [x29, #-24]
  4343c8:	ldr	x0, [x8]
  4343cc:	ldr	x8, [sp, #64]
  4343d0:	ldr	x1, [x8, #24]
  4343d4:	ldr	x8, [sp, #64]
  4343d8:	ldr	x2, [x8, #32]
  4343dc:	ldur	x8, [x29, #-32]
  4343e0:	add	x3, x8, #0x10
  4343e4:	ldur	x8, [x29, #-32]
  4343e8:	add	x4, x8, #0x18
  4343ec:	bl	4051cc <ferror@plt+0x349c>
  4343f0:	cbnz	w0, 4343fc <ferror@plt+0x326cc>
  4343f4:	stur	wzr, [x29, #-4]
  4343f8:	b	4348c0 <ferror@plt+0x32b90>
  4343fc:	b	434438 <ferror@plt+0x32708>
  434400:	ldur	x8, [x29, #-24]
  434404:	ldr	x0, [x8]
  434408:	ldr	x8, [sp, #64]
  43440c:	ldr	x1, [x8, #24]
  434410:	ldr	x8, [sp, #64]
  434414:	ldr	x2, [x8, #32]
  434418:	ldur	x8, [x29, #-32]
  43441c:	add	x3, x8, #0x10
  434420:	ldur	x8, [x29, #-32]
  434424:	add	x4, x8, #0x18
  434428:	bl	404d68 <ferror@plt+0x3038>
  43442c:	cbnz	w0, 434438 <ferror@plt+0x32708>
  434430:	stur	wzr, [x29, #-4]
  434434:	b	4348c0 <ferror@plt+0x32b90>
  434438:	b	43444c <ferror@plt+0x3271c>
  43443c:	ldr	x8, [sp, #64]
  434440:	add	x8, x8, #0x50
  434444:	str	x8, [sp, #64]
  434448:	b	434310 <ferror@plt+0x325e0>
  43444c:	ldur	x8, [x29, #-32]
  434450:	ldr	x8, [x8, #16]
  434454:	ldur	x9, [x29, #-32]
  434458:	str	x8, [x9, #40]
  43445c:	ldur	x8, [x29, #-32]
  434460:	ldr	x8, [x8]
  434464:	cbnz	x8, 434470 <ferror@plt+0x32740>
  434468:	stur	wzr, [x29, #-4]
  43446c:	b	4348c0 <ferror@plt+0x32b90>
  434470:	ldur	x8, [x29, #-40]
  434474:	ldr	x8, [x8, #32]
  434478:	cmp	x8, #0x4
  43447c:	b.cc	4344a8 <ferror@plt+0x32778>  // b.lo, b.ul, b.last
  434480:	ldur	x8, [x29, #-48]
  434484:	ldur	x9, [x29, #-40]
  434488:	ldr	x9, [x9, #32]
  43448c:	subs	x9, x9, #0x4
  434490:	cmp	x8, x9
  434494:	b.hi	4344a8 <ferror@plt+0x32778>  // b.pmore
  434498:	ldur	x8, [x29, #-48]
  43449c:	cmp	x8, #0x0
  4344a0:	cset	w9, ge  // ge = tcont
  4344a4:	tbnz	w9, #0, 4344b0 <ferror@plt+0x32780>
  4344a8:	stur	wzr, [x29, #-4]
  4344ac:	b	4348c0 <ferror@plt+0x32b90>
  4344b0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4344b4:	add	x8, x8, #0x578
  4344b8:	ldr	x8, [x8]
  4344bc:	ldur	x9, [x29, #-32]
  4344c0:	ldr	x9, [x9]
  4344c4:	ldur	x10, [x29, #-48]
  4344c8:	add	x0, x9, x10
  4344cc:	mov	w1, #0x4                   	// #4
  4344d0:	blr	x8
  4344d4:	str	w0, [sp, #76]
  4344d8:	ldur	x8, [x29, #-32]
  4344dc:	ldr	x8, [x8, #16]
  4344e0:	cbnz	x8, 4344fc <ferror@plt+0x327cc>
  4344e4:	ldr	w8, [sp, #76]
  4344e8:	ldur	x9, [x29, #-56]
  4344ec:	str	w8, [x9]
  4344f0:	mov	w8, #0x1                   	// #1
  4344f4:	stur	w8, [x29, #-4]
  4344f8:	b	4348c0 <ferror@plt+0x32b90>
  4344fc:	str	wzr, [sp, #72]
  434500:	ldur	x8, [x29, #-32]
  434504:	ldr	x8, [x8, #40]
  434508:	stur	x8, [x29, #-80]
  43450c:	ldur	x8, [x29, #-80]
  434510:	ldur	x9, [x29, #-32]
  434514:	ldr	x9, [x9, #16]
  434518:	ldur	x10, [x29, #-32]
  43451c:	mov	x11, #0x18                  	// #24
  434520:	ldr	x10, [x10, #24]
  434524:	mul	x10, x11, x10
  434528:	add	x9, x9, x10
  43452c:	cmp	x8, x9
  434530:	b.eq	4348a0 <ferror@plt+0x32b70>  // b.none
  434534:	ldur	x8, [x29, #-80]
  434538:	ldr	x8, [x8]
  43453c:	ldur	x9, [x29, #-48]
  434540:	cmp	x8, x9
  434544:	b.ls	434564 <ferror@plt+0x32834>  // b.plast
  434548:	ldr	w8, [sp, #72]
  43454c:	cbnz	w8, 434564 <ferror@plt+0x32834>
  434550:	ldur	x8, [x29, #-32]
  434554:	ldr	x8, [x8, #16]
  434558:	stur	x8, [x29, #-80]
  43455c:	mov	w9, #0x1                   	// #1
  434560:	str	w9, [sp, #72]
  434564:	ldur	x8, [x29, #-80]
  434568:	ldr	x8, [x8]
  43456c:	ldur	x9, [x29, #-48]
  434570:	cmp	x8, x9
  434574:	b.ls	43457c <ferror@plt+0x3284c>  // b.plast
  434578:	b	4348a0 <ferror@plt+0x32b70>
  43457c:	ldur	x8, [x29, #-80]
  434580:	ldr	x8, [x8]
  434584:	and	x8, x8, #0x3
  434588:	cbz	x8, 4345a8 <ferror@plt+0x32878>
  43458c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434590:	add	x0, x0, #0xd12
  434594:	bl	401cf0 <gettext@plt>
  434598:	ldur	x8, [x29, #-80]
  43459c:	ldr	x1, [x8]
  4345a0:	bl	4712bc <warn@@Base>
  4345a4:	b	434890 <ferror@plt+0x32b60>
  4345a8:	ldur	x8, [x29, #-80]
  4345ac:	ldr	x8, [x8]
  4345b0:	ldur	x9, [x29, #-48]
  4345b4:	cmp	x8, x9
  4345b8:	b.cs	4345c0 <ferror@plt+0x32890>  // b.hs, b.nlast
  4345bc:	b	434890 <ferror@plt+0x32b60>
  4345c0:	ldur	x8, [x29, #-24]
  4345c4:	ldr	x8, [x8, #8]
  4345c8:	cbnz	x8, 4345d0 <ferror@plt+0x328a0>
  4345cc:	b	434890 <ferror@plt+0x32b60>
  4345d0:	ldur	x8, [x29, #-32]
  4345d4:	ldr	w9, [x8, #32]
  4345d8:	cmp	w9, #0x9
  4345dc:	b.ne	434610 <ferror@plt+0x328e0>  // b.any
  4345e0:	ldr	w8, [sp, #76]
  4345e4:	and	w8, w8, #0x7fffffff
  4345e8:	mov	w9, w8
  4345ec:	ubfx	x9, x9, #0, #32
  4345f0:	str	x9, [sp, #48]
  4345f4:	ldr	x9, [sp, #48]
  4345f8:	and	x9, x9, #0x40000000
  4345fc:	cbz	x9, 43460c <ferror@plt+0x328dc>
  434600:	ldr	x8, [sp, #48]
  434604:	orr	x8, x8, #0xffffffff80000000
  434608:	str	x8, [sp, #48]
  43460c:	b	43464c <ferror@plt+0x3291c>
  434610:	ldur	x8, [x29, #-32]
  434614:	ldr	w9, [x8, #32]
  434618:	cmp	w9, #0x4
  43461c:	b.ne	434630 <ferror@plt+0x32900>  // b.any
  434620:	ldur	x8, [x29, #-80]
  434624:	ldr	x8, [x8, #16]
  434628:	str	x8, [sp, #48]
  43462c:	b	43464c <ferror@plt+0x3291c>
  434630:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434634:	add	x0, x0, #0xd42
  434638:	bl	401cf0 <gettext@plt>
  43463c:	ldur	x8, [x29, #-32]
  434640:	ldr	w1, [x8, #32]
  434644:	bl	4711a8 <error@@Base>
  434648:	b	4348a0 <ferror@plt+0x32b70>
  43464c:	ldur	x8, [x29, #-80]
  434650:	ldr	x8, [x8, #8]
  434654:	lsr	x8, x8, #8
  434658:	ldur	x9, [x29, #-24]
  43465c:	ldr	x9, [x9, #16]
  434660:	cmp	x8, x9
  434664:	b.cc	434690 <ferror@plt+0x32960>  // b.lo, b.ul, b.last
  434668:	adrp	x0, 496000 <warn@@Base+0x24d44>
  43466c:	add	x0, x0, #0xd72
  434670:	bl	401cf0 <gettext@plt>
  434674:	ldur	x8, [x29, #-80]
  434678:	ldr	x8, [x8, #8]
  43467c:	lsr	x1, x8, #8
  434680:	ldur	x8, [x29, #-24]
  434684:	ldr	x2, [x8, #16]
  434688:	bl	4711a8 <error@@Base>
  43468c:	b	4348a0 <ferror@plt+0x32b70>
  434690:	ldur	x8, [x29, #-24]
  434694:	ldr	x8, [x8, #8]
  434698:	ldur	x9, [x29, #-80]
  43469c:	ldr	x9, [x9, #8]
  4346a0:	lsr	x9, x9, #8
  4346a4:	mov	x10, #0x20                  	// #32
  4346a8:	mul	x9, x10, x9
  4346ac:	add	x8, x8, x9
  4346b0:	str	x8, [sp, #88]
  4346b4:	ldr	x8, [sp, #88]
  4346b8:	ldr	x8, [x8]
  4346bc:	ldr	x9, [sp, #48]
  4346c0:	add	x8, x9, x8
  4346c4:	str	x8, [sp, #48]
  4346c8:	ldr	x8, [sp, #48]
  4346cc:	ldur	x9, [x29, #-32]
  4346d0:	ldr	x9, [x9, #8]
  4346d4:	ldr	x9, [x9, #16]
  4346d8:	ldur	x10, [x29, #-80]
  4346dc:	ldr	x10, [x10]
  4346e0:	add	x9, x9, x10
  4346e4:	subs	x8, x8, x9
  4346e8:	str	x8, [sp, #56]
  4346ec:	ldur	x8, [x29, #-16]
  4346f0:	ldrh	w11, [x8, #82]
  4346f4:	cmp	w11, #0x28
  4346f8:	b.ne	434784 <ferror@plt+0x32a54>  // b.any
  4346fc:	ldur	x8, [x29, #-80]
  434700:	ldr	x8, [x8, #8]
  434704:	and	x0, x8, #0xff
  434708:	bl	429a50 <ferror@plt+0x27d20>
  43470c:	str	x0, [sp, #80]
  434710:	ldr	x8, [sp, #80]
  434714:	cbnz	x8, 43473c <ferror@plt+0x32a0c>
  434718:	adrp	x0, 496000 <warn@@Base+0x24d44>
  43471c:	add	x0, x0, #0xda5
  434720:	bl	401cf0 <gettext@plt>
  434724:	ldur	x8, [x29, #-80]
  434728:	ldr	x8, [x8, #8]
  43472c:	and	x8, x8, #0xff
  434730:	mov	w1, w8
  434734:	bl	4712bc <warn@@Base>
  434738:	b	434890 <ferror@plt+0x32b60>
  43473c:	ldr	x0, [sp, #80]
  434740:	adrp	x1, 48f000 <warn@@Base+0x1dd44>
  434744:	add	x1, x1, #0x6a7
  434748:	bl	401bb0 <strcmp@plt>
  43474c:	cbnz	w0, 434754 <ferror@plt+0x32a24>
  434750:	b	434890 <ferror@plt+0x32b60>
  434754:	ldr	x0, [sp, #80]
  434758:	adrp	x1, 48f000 <warn@@Base+0x1dd44>
  43475c:	add	x1, x1, #0x920
  434760:	bl	401bb0 <strcmp@plt>
  434764:	cbz	w0, 434780 <ferror@plt+0x32a50>
  434768:	adrp	x0, 496000 <warn@@Base+0x24d44>
  43476c:	add	x0, x0, #0xdcf
  434770:	bl	401cf0 <gettext@plt>
  434774:	ldr	x1, [sp, #80]
  434778:	bl	4712bc <warn@@Base>
  43477c:	b	434890 <ferror@plt+0x32b60>
  434780:	b	43483c <ferror@plt+0x32b0c>
  434784:	ldur	x8, [x29, #-16]
  434788:	ldrh	w9, [x8, #82]
  43478c:	cmp	w9, #0x8c
  434790:	b.ne	434828 <ferror@plt+0x32af8>  // b.any
  434794:	ldur	x8, [x29, #-80]
  434798:	ldr	x8, [x8, #8]
  43479c:	and	x0, x8, #0xff
  4347a0:	bl	42fd78 <ferror@plt+0x2e048>
  4347a4:	str	x0, [sp, #80]
  4347a8:	ldr	x8, [sp, #80]
  4347ac:	cbnz	x8, 4347d4 <ferror@plt+0x32aa4>
  4347b0:	adrp	x0, 496000 <warn@@Base+0x24d44>
  4347b4:	add	x0, x0, #0xdfb
  4347b8:	bl	401cf0 <gettext@plt>
  4347bc:	ldur	x8, [x29, #-80]
  4347c0:	ldr	x8, [x8, #8]
  4347c4:	and	x8, x8, #0xff
  4347c8:	mov	w1, w8
  4347cc:	bl	4712bc <warn@@Base>
  4347d0:	b	434890 <ferror@plt+0x32b60>
  4347d4:	ldr	x0, [sp, #80]
  4347d8:	adrp	x1, 494000 <warn@@Base+0x22d44>
  4347dc:	add	x1, x1, #0x7e0
  4347e0:	bl	401bb0 <strcmp@plt>
  4347e4:	cbnz	w0, 4347ec <ferror@plt+0x32abc>
  4347e8:	b	434890 <ferror@plt+0x32b60>
  4347ec:	ldr	x0, [sp, #80]
  4347f0:	adrp	x1, 494000 <warn@@Base+0x22d44>
  4347f4:	add	x1, x1, #0x98c
  4347f8:	bl	401bb0 <strcmp@plt>
  4347fc:	cbz	w0, 434818 <ferror@plt+0x32ae8>
  434800:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434804:	add	x0, x0, #0xe27
  434808:	bl	401cf0 <gettext@plt>
  43480c:	ldr	x1, [sp, #80]
  434810:	bl	4712bc <warn@@Base>
  434814:	b	434890 <ferror@plt+0x32b60>
  434818:	ldr	x8, [sp, #56]
  43481c:	lsr	x8, x8, #1
  434820:	str	x8, [sp, #56]
  434824:	b	43483c <ferror@plt+0x32b0c>
  434828:	adrp	x0, 496000 <warn@@Base+0x24d44>
  43482c:	add	x0, x0, #0xe55
  434830:	bl	401cf0 <gettext@plt>
  434834:	bl	4712bc <warn@@Base>
  434838:	b	4348a0 <ferror@plt+0x32b70>
  43483c:	ldr	w8, [sp, #76]
  434840:	mov	w9, w8
  434844:	and	x9, x9, #0xffffffff80000000
  434848:	ldr	x10, [sp, #56]
  43484c:	and	x10, x10, #0x7fffffff
  434850:	orr	x9, x9, x10
  434854:	str	w9, [sp, #76]
  434858:	ldr	x10, [sp, #88]
  43485c:	ldr	w8, [x10, #28]
  434860:	ldur	x10, [x29, #-64]
  434864:	strh	w8, [x10]
  434868:	ldr	x10, [sp, #48]
  43486c:	ldur	x11, [x29, #-64]
  434870:	str	x10, [x11, #8]
  434874:	ldur	x10, [x29, #-72]
  434878:	cbz	x10, 43488c <ferror@plt+0x32b5c>
  43487c:	ldr	x8, [sp, #88]
  434880:	ldr	x8, [x8, #16]
  434884:	ldur	x9, [x29, #-72]
  434888:	str	x8, [x9]
  43488c:	b	4348a0 <ferror@plt+0x32b70>
  434890:	ldur	x8, [x29, #-80]
  434894:	add	x8, x8, #0x18
  434898:	stur	x8, [x29, #-80]
  43489c:	b	43450c <ferror@plt+0x327dc>
  4348a0:	ldr	w8, [sp, #76]
  4348a4:	ldur	x9, [x29, #-56]
  4348a8:	str	w8, [x9]
  4348ac:	ldur	x9, [x29, #-80]
  4348b0:	ldur	x10, [x29, #-32]
  4348b4:	str	x9, [x10, #40]
  4348b8:	mov	w8, #0x1                   	// #1
  4348bc:	stur	w8, [x29, #-4]
  4348c0:	ldur	w0, [x29, #-4]
  4348c4:	ldp	x29, x30, [sp, #176]
  4348c8:	add	sp, sp, #0xc0
  4348cc:	ret
  4348d0:	sub	sp, sp, #0x20
  4348d4:	stp	x29, x30, [sp, #16]
  4348d8:	add	x29, sp, #0x10
  4348dc:	str	x0, [sp, #8]
  4348e0:	ldr	x8, [sp, #8]
  4348e4:	ldr	x8, [x8]
  4348e8:	cbz	x8, 4348f8 <ferror@plt+0x32bc8>
  4348ec:	ldr	x8, [sp, #8]
  4348f0:	ldr	x0, [x8]
  4348f4:	bl	401bd0 <free@plt>
  4348f8:	ldr	x8, [sp, #8]
  4348fc:	ldr	x8, [x8, #16]
  434900:	cbz	x8, 434910 <ferror@plt+0x32be0>
  434904:	ldr	x8, [sp, #8]
  434908:	ldr	x0, [x8, #16]
  43490c:	bl	401bd0 <free@plt>
  434910:	ldp	x29, x30, [sp, #16]
  434914:	add	sp, sp, #0x20
  434918:	ret
  43491c:	sub	sp, sp, #0x20
  434920:	str	x0, [sp, #24]
  434924:	str	x1, [sp, #16]
  434928:	str	x2, [sp, #8]
  43492c:	ldr	x8, [sp, #16]
  434930:	and	x8, x8, #0x7fffffff
  434934:	str	x8, [sp]
  434938:	ldr	x8, [sp]
  43493c:	and	x8, x8, #0x40000000
  434940:	cbz	x8, 434950 <ferror@plt+0x32c20>
  434944:	ldr	x8, [sp]
  434948:	orr	x8, x8, #0xffffffff80000000
  43494c:	str	x8, [sp]
  434950:	ldr	x8, [sp, #24]
  434954:	ldrh	w9, [x8, #82]
  434958:	cmp	w9, #0x8c
  43495c:	b.ne	43496c <ferror@plt+0x32c3c>  // b.any
  434960:	ldr	x8, [sp]
  434964:	lsl	x8, x8, #1
  434968:	str	x8, [sp]
  43496c:	ldr	x8, [sp]
  434970:	ldr	x9, [sp, #8]
  434974:	add	x0, x8, x9
  434978:	add	sp, sp, #0x20
  43497c:	ret
  434980:	sub	sp, sp, #0x60
  434984:	stp	x29, x30, [sp, #80]
  434988:	add	x29, sp, #0x50
  43498c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  434990:	add	x8, x8, #0x700
  434994:	stur	x3, [x29, #-16]
  434998:	stur	x4, [x29, #-8]
  43499c:	stur	x0, [x29, #-24]
  4349a0:	stur	x1, [x29, #-32]
  4349a4:	str	x2, [sp, #40]
  4349a8:	ldurh	w9, [x29, #-16]
  4349ac:	str	x8, [sp, #16]
  4349b0:	cbnz	w9, 4349bc <ferror@plt+0x32c8c>
  4349b4:	ldr	x8, [sp, #40]
  4349b8:	stur	x8, [x29, #-8]
  4349bc:	ldur	x0, [x29, #-24]
  4349c0:	ldur	x8, [x29, #-32]
  4349c4:	ldr	x1, [x8, #24]
  4349c8:	ldur	x8, [x29, #-32]
  4349cc:	ldr	x2, [x8, #32]
  4349d0:	ldur	x8, [x29, #-32]
  4349d4:	ldr	x3, [x8, #40]
  4349d8:	ldur	x8, [x29, #-32]
  4349dc:	ldr	x4, [x8, #48]
  4349e0:	ldur	x5, [x29, #-16]
  4349e4:	ldur	x6, [x29, #-8]
  4349e8:	add	x7, sp, #0x20
  4349ec:	mov	x8, sp
  4349f0:	add	x9, sp, #0x18
  4349f4:	str	x9, [x8]
  4349f8:	bl	4350a8 <ferror@plt+0x33378>
  4349fc:	ldr	x0, [sp, #40]
  434a00:	mov	w1, #0x4                   	// #4
  434a04:	bl	40b080 <ferror@plt+0x9350>
  434a08:	ldr	x8, [sp, #32]
  434a0c:	cbz	x8, 434a60 <ferror@plt+0x32d30>
  434a10:	ldr	x8, [sp, #16]
  434a14:	ldr	x1, [x8]
  434a18:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434a1c:	add	x0, x0, #0xe88
  434a20:	bl	401910 <fputs@plt>
  434a24:	ldr	x8, [sp, #32]
  434a28:	ldr	x9, [sp, #16]
  434a2c:	ldr	x1, [x9]
  434a30:	mov	x0, x8
  434a34:	bl	401910 <fputs@plt>
  434a38:	ldr	x8, [sp, #24]
  434a3c:	cbz	x8, 434a50 <ferror@plt+0x32d20>
  434a40:	ldr	x1, [sp, #24]
  434a44:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434a48:	add	x0, x0, #0xe8b
  434a4c:	bl	401ca0 <printf@plt>
  434a50:	ldr	x8, [sp, #16]
  434a54:	ldr	x1, [x8]
  434a58:	mov	w0, #0x3e                  	// #62
  434a5c:	bl	4019a0 <fputc@plt>
  434a60:	ldr	x0, [sp, #32]
  434a64:	ldp	x29, x30, [sp, #80]
  434a68:	add	sp, sp, #0x60
  434a6c:	ret
  434a70:	sub	sp, sp, #0x90
  434a74:	stp	x29, x30, [sp, #128]
  434a78:	add	x29, sp, #0x80
  434a7c:	mov	x8, #0xffffffffffffffff    	// #-1
  434a80:	mov	w9, #0x1                   	// #1
  434a84:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  434a88:	add	x10, x10, #0x700
  434a8c:	stur	x0, [x29, #-16]
  434a90:	stur	x1, [x29, #-24]
  434a94:	stur	w2, [x29, #-28]
  434a98:	stur	w3, [x29, #-32]
  434a9c:	stur	x4, [x29, #-40]
  434aa0:	stur	x5, [x29, #-48]
  434aa4:	stur	x6, [x29, #-56]
  434aa8:	str	wzr, [sp, #64]
  434aac:	str	x8, [sp, #40]
  434ab0:	str	w9, [sp, #36]
  434ab4:	ldur	w9, [x29, #-32]
  434ab8:	str	x10, [sp, #8]
  434abc:	cbnz	w9, 434afc <ferror@plt+0x32dcc>
  434ac0:	ldur	x0, [x29, #-16]
  434ac4:	ldur	x1, [x29, #-24]
  434ac8:	ldur	x2, [x29, #-56]
  434acc:	ldur	x3, [x29, #-48]
  434ad0:	ldur	x4, [x29, #-40]
  434ad4:	sub	x5, x29, #0x1c
  434ad8:	add	x6, sp, #0x30
  434adc:	add	x7, sp, #0x28
  434ae0:	bl	4341f8 <ferror@plt+0x324c8>
  434ae4:	cbnz	w0, 434af0 <ferror@plt+0x32dc0>
  434ae8:	stur	wzr, [x29, #-4]
  434aec:	b	434fd8 <ferror@plt+0x332a8>
  434af0:	mov	w8, #0x4                   	// #4
  434af4:	stur	w8, [x29, #-32]
  434af8:	b	434b08 <ferror@plt+0x32dd8>
  434afc:	mov	w8, #0x0                   	// #0
  434b00:	strh	w8, [sp, #48]
  434b04:	str	xzr, [sp, #56]
  434b08:	ldur	w8, [x29, #-28]
  434b0c:	and	w8, w8, #0x80000000
  434b10:	cbnz	w8, 434d50 <ferror@plt+0x33020>
  434b14:	ldur	x0, [x29, #-16]
  434b18:	ldur	w8, [x29, #-28]
  434b1c:	mov	w1, w8
  434b20:	ldur	x9, [x29, #-48]
  434b24:	ldr	x9, [x9, #16]
  434b28:	ldur	x10, [x29, #-40]
  434b2c:	add	x2, x9, x10
  434b30:	bl	43491c <ferror@plt+0x32bec>
  434b34:	str	x0, [sp, #24]
  434b38:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434b3c:	add	x0, x0, #0xe92
  434b40:	bl	401cf0 <gettext@plt>
  434b44:	bl	401ca0 <printf@plt>
  434b48:	ldr	x9, [sp, #24]
  434b4c:	cbnz	x9, 434bec <ferror@plt+0x32ebc>
  434b50:	ldrh	w8, [sp, #48]
  434b54:	cbnz	w8, 434bec <ferror@plt+0x32ebc>
  434b58:	ldr	x8, [sp, #56]
  434b5c:	cbnz	x8, 434bec <ferror@plt+0x32ebc>
  434b60:	ldr	x8, [sp, #40]
  434b64:	mov	x9, #0xffffffffffffffff    	// #-1
  434b68:	cmp	x8, x9
  434b6c:	b.eq	434bec <ferror@plt+0x32ebc>  // b.none
  434b70:	ldr	x8, [sp, #40]
  434b74:	ldur	x9, [x29, #-24]
  434b78:	ldr	x9, [x9, #48]
  434b7c:	cmp	x8, x9
  434b80:	b.cs	434bec <ferror@plt+0x32ebc>  // b.hs, b.nlast
  434b84:	ldur	x8, [x29, #-24]
  434b88:	ldr	x8, [x8, #40]
  434b8c:	ldr	x9, [sp, #40]
  434b90:	add	x8, x8, x9
  434b94:	str	x8, [sp, #16]
  434b98:	ldr	x0, [sp, #24]
  434b9c:	mov	w1, #0x4                   	// #4
  434ba0:	bl	40b080 <ferror@plt+0x9350>
  434ba4:	ldr	x8, [sp, #16]
  434ba8:	cbz	x8, 434be8 <ferror@plt+0x32eb8>
  434bac:	ldr	x8, [sp, #8]
  434bb0:	ldr	x1, [x8]
  434bb4:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434bb8:	add	x0, x0, #0xe88
  434bbc:	bl	401910 <fputs@plt>
  434bc0:	ldr	x8, [sp, #16]
  434bc4:	ldr	x9, [sp, #8]
  434bc8:	ldr	x1, [x9]
  434bcc:	mov	x0, x8
  434bd0:	bl	401910 <fputs@plt>
  434bd4:	ldr	x8, [sp, #8]
  434bd8:	ldr	x1, [x8]
  434bdc:	mov	w10, #0x3e                  	// #62
  434be0:	mov	w0, w10
  434be4:	bl	4019a0 <fputc@plt>
  434be8:	b	434c08 <ferror@plt+0x32ed8>
  434bec:	ldur	x0, [x29, #-16]
  434bf0:	ldur	x1, [x29, #-24]
  434bf4:	ldr	x2, [sp, #24]
  434bf8:	ldr	x3, [sp, #48]
  434bfc:	ldr	x4, [sp, #56]
  434c00:	bl	434980 <ferror@plt+0x32c50>
  434c04:	str	x0, [sp, #16]
  434c08:	ldr	x8, [sp, #8]
  434c0c:	ldr	x1, [x8]
  434c10:	mov	w0, #0xa                   	// #10
  434c14:	bl	4019a0 <fputc@plt>
  434c18:	ldr	x8, [sp, #16]
  434c1c:	cbz	x8, 434d40 <ferror@plt+0x33010>
  434c20:	ldr	x0, [sp, #16]
  434c24:	adrp	x1, 496000 <warn@@Base+0x24d44>
  434c28:	add	x1, x1, #0xeaa
  434c2c:	mov	x2, #0x14                  	// #20
  434c30:	bl	401a50 <strncmp@plt>
  434c34:	cbz	w0, 434c80 <ferror@plt+0x32f50>
  434c38:	ldr	x0, [sp, #16]
  434c3c:	adrp	x1, 496000 <warn@@Base+0x24d44>
  434c40:	add	x1, x1, #0xebf
  434c44:	mov	x2, #0x14                  	// #20
  434c48:	bl	401a50 <strncmp@plt>
  434c4c:	cbz	w0, 434c80 <ferror@plt+0x32f50>
  434c50:	ldr	x0, [sp, #16]
  434c54:	adrp	x1, 496000 <warn@@Base+0x24d44>
  434c58:	add	x1, x1, #0xed4
  434c5c:	mov	x2, #0x14                  	// #20
  434c60:	bl	401a50 <strncmp@plt>
  434c64:	cbz	w0, 434c80 <ferror@plt+0x32f50>
  434c68:	ldr	x0, [sp, #16]
  434c6c:	adrp	x1, 496000 <warn@@Base+0x24d44>
  434c70:	add	x1, x1, #0xee9
  434c74:	mov	x2, #0x19                  	// #25
  434c78:	bl	401a50 <strncmp@plt>
  434c7c:	cbnz	w0, 434d40 <ferror@plt+0x33010>
  434c80:	stur	wzr, [x29, #-32]
  434c84:	mov	w8, #0x1                   	// #1
  434c88:	str	w8, [sp, #64]
  434c8c:	ldur	w8, [x29, #-32]
  434c90:	cbnz	w8, 434cf0 <ferror@plt+0x32fc0>
  434c94:	ldr	w8, [sp, #64]
  434c98:	cbz	w8, 434cf0 <ferror@plt+0x32fc0>
  434c9c:	ldur	x8, [x29, #-40]
  434ca0:	add	x8, x8, #0x4
  434ca4:	stur	x8, [x29, #-40]
  434ca8:	ldur	x0, [x29, #-16]
  434cac:	ldur	x1, [x29, #-24]
  434cb0:	ldur	x2, [x29, #-56]
  434cb4:	ldur	x3, [x29, #-48]
  434cb8:	ldur	x4, [x29, #-40]
  434cbc:	sub	x5, x29, #0x1c
  434cc0:	add	x6, sp, #0x30
  434cc4:	mov	x8, xzr
  434cc8:	mov	x7, x8
  434ccc:	bl	4341f8 <ferror@plt+0x324c8>
  434cd0:	cbnz	w0, 434cdc <ferror@plt+0x32fac>
  434cd4:	stur	wzr, [x29, #-4]
  434cd8:	b	434fd8 <ferror@plt+0x332a8>
  434cdc:	mov	w8, #0x4                   	// #4
  434ce0:	stur	w8, [x29, #-32]
  434ce4:	ldr	w8, [sp, #64]
  434ce8:	subs	w8, w8, #0x1
  434cec:	str	w8, [sp, #64]
  434cf0:	ldur	w8, [x29, #-32]
  434cf4:	cbnz	w8, 434d10 <ferror@plt+0x32fe0>
  434cf8:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434cfc:	add	x0, x0, #0xf03
  434d00:	bl	401cf0 <gettext@plt>
  434d04:	bl	401ca0 <printf@plt>
  434d08:	stur	wzr, [x29, #-4]
  434d0c:	b	434fd8 <ferror@plt+0x332a8>
  434d10:	ldur	w8, [x29, #-28]
  434d14:	lsr	w8, w8, #24
  434d18:	str	w8, [sp, #64]
  434d1c:	ldur	w8, [x29, #-28]
  434d20:	lsl	w8, w8, #8
  434d24:	stur	w8, [x29, #-28]
  434d28:	ldur	w8, [x29, #-32]
  434d2c:	mov	w9, #0xffffffff            	// #-1
  434d30:	subs	w8, w8, #0x1
  434d34:	stur	w8, [x29, #-32]
  434d38:	stur	w9, [x29, #-60]
  434d3c:	b	434d4c <ferror@plt+0x3301c>
  434d40:	mov	w8, #0x1                   	// #1
  434d44:	stur	w8, [x29, #-4]
  434d48:	b	434fd8 <ferror@plt+0x332a8>
  434d4c:	b	434e04 <ferror@plt+0x330d4>
  434d50:	ldur	x8, [x29, #-16]
  434d54:	ldrh	w9, [x8, #82]
  434d58:	cmp	w9, #0x28
  434d5c:	b.ne	434d84 <ferror@plt+0x33054>  // b.any
  434d60:	ldur	w8, [x29, #-28]
  434d64:	and	w8, w8, #0x70000000
  434d68:	cbz	w8, 434d84 <ferror@plt+0x33054>
  434d6c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434d70:	add	x0, x0, #0xf17
  434d74:	bl	401cf0 <gettext@plt>
  434d78:	ldur	w1, [x29, #-28]
  434d7c:	bl	4712bc <warn@@Base>
  434d80:	str	wzr, [sp, #36]
  434d84:	ldur	w8, [x29, #-28]
  434d88:	lsr	w8, w8, #24
  434d8c:	and	w8, w8, #0x7f
  434d90:	stur	w8, [x29, #-60]
  434d94:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434d98:	add	x0, x0, #0xf43
  434d9c:	bl	401cf0 <gettext@plt>
  434da0:	ldur	w1, [x29, #-60]
  434da4:	bl	401ca0 <printf@plt>
  434da8:	ldur	w8, [x29, #-60]
  434dac:	cbnz	w8, 434dd0 <ferror@plt+0x330a0>
  434db0:	str	wzr, [sp, #64]
  434db4:	ldur	w8, [x29, #-28]
  434db8:	lsl	w8, w8, #8
  434dbc:	stur	w8, [x29, #-28]
  434dc0:	ldur	w8, [x29, #-32]
  434dc4:	subs	w8, w8, #0x1
  434dc8:	stur	w8, [x29, #-32]
  434dcc:	b	434e04 <ferror@plt+0x330d4>
  434dd0:	ldur	w8, [x29, #-60]
  434dd4:	cmp	w8, #0x3
  434dd8:	b.ge	434e04 <ferror@plt+0x330d4>  // b.tcont
  434ddc:	ldur	w8, [x29, #-28]
  434de0:	lsr	w8, w8, #16
  434de4:	and	w8, w8, #0xff
  434de8:	str	w8, [sp, #64]
  434dec:	ldur	w8, [x29, #-28]
  434df0:	lsl	w8, w8, #16
  434df4:	stur	w8, [x29, #-28]
  434df8:	ldur	w8, [x29, #-32]
  434dfc:	subs	w8, w8, #0x2
  434e00:	stur	w8, [x29, #-32]
  434e04:	ldur	x8, [x29, #-16]
  434e08:	ldrh	w9, [x8, #82]
  434e0c:	cmp	w9, #0x28
  434e10:	str	w9, [sp, #4]
  434e14:	b.eq	434e2c <ferror@plt+0x330fc>  // b.none
  434e18:	b	434e1c <ferror@plt+0x330ec>
  434e1c:	ldr	w8, [sp, #4]
  434e20:	cmp	w8, #0x8c
  434e24:	b.eq	434e90 <ferror@plt+0x33160>  // b.none
  434e28:	b	434fb4 <ferror@plt+0x33284>
  434e2c:	ldur	w8, [x29, #-60]
  434e30:	cmp	w8, #0x3
  434e34:	b.ge	434e68 <ferror@plt+0x33138>  // b.tcont
  434e38:	ldur	x0, [x29, #-16]
  434e3c:	ldur	x1, [x29, #-24]
  434e40:	ldur	w2, [x29, #-28]
  434e44:	ldur	w3, [x29, #-32]
  434e48:	ldr	w4, [sp, #64]
  434e4c:	ldur	x5, [x29, #-40]
  434e50:	ldur	x6, [x29, #-48]
  434e54:	ldur	x7, [x29, #-56]
  434e58:	bl	4352b4 <ferror@plt+0x33584>
  434e5c:	cbnz	w0, 434e64 <ferror@plt+0x33134>
  434e60:	str	wzr, [sp, #36]
  434e64:	b	434e8c <ferror@plt+0x3315c>
  434e68:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434e6c:	add	x0, x0, #0xf5e
  434e70:	bl	401cf0 <gettext@plt>
  434e74:	bl	4712bc <warn@@Base>
  434e78:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434e7c:	add	x0, x0, #0xf8b
  434e80:	bl	401cf0 <gettext@plt>
  434e84:	bl	401ca0 <printf@plt>
  434e88:	str	wzr, [sp, #36]
  434e8c:	b	434fd0 <ferror@plt+0x332a0>
  434e90:	ldur	w8, [x29, #-60]
  434e94:	cmp	w8, #0x3
  434e98:	b.ge	434ecc <ferror@plt+0x3319c>  // b.tcont
  434e9c:	ldur	x0, [x29, #-16]
  434ea0:	ldur	x1, [x29, #-24]
  434ea4:	ldur	w2, [x29, #-28]
  434ea8:	ldur	w3, [x29, #-32]
  434eac:	ldr	w4, [sp, #64]
  434eb0:	ldur	x5, [x29, #-40]
  434eb4:	ldur	x6, [x29, #-48]
  434eb8:	ldur	x7, [x29, #-56]
  434ebc:	bl	435f20 <ferror@plt+0x341f0>
  434ec0:	cbnz	w0, 434ec8 <ferror@plt+0x33198>
  434ec4:	str	wzr, [sp, #36]
  434ec8:	b	434fb0 <ferror@plt+0x33280>
  434ecc:	ldur	w8, [x29, #-60]
  434ed0:	cmp	w8, #0x5
  434ed4:	b.ge	434f9c <ferror@plt+0x3326c>  // b.tcont
  434ed8:	ldur	w8, [x29, #-28]
  434edc:	lsr	w8, w8, #17
  434ee0:	and	w8, w8, #0x7f
  434ee4:	cmp	w8, #0x7f
  434ee8:	b.ne	434f00 <ferror@plt+0x331d0>  // b.any
  434eec:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434ef0:	add	x0, x0, #0xf99
  434ef4:	bl	401cf0 <gettext@plt>
  434ef8:	bl	401ca0 <printf@plt>
  434efc:	b	434f1c <ferror@plt+0x331ec>
  434f00:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434f04:	add	x0, x0, #0xfbd
  434f08:	bl	401cf0 <gettext@plt>
  434f0c:	ldur	w8, [x29, #-28]
  434f10:	lsr	w8, w8, #14
  434f14:	and	w1, w8, #0x1fc
  434f18:	bl	401ca0 <printf@plt>
  434f1c:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434f20:	add	x0, x0, #0xfd3
  434f24:	bl	401cf0 <gettext@plt>
  434f28:	bl	401ca0 <printf@plt>
  434f2c:	ldur	w8, [x29, #-60]
  434f30:	cmp	w8, #0x4
  434f34:	b.ne	434f44 <ferror@plt+0x33214>  // b.any
  434f38:	adrp	x0, 496000 <warn@@Base+0x24d44>
  434f3c:	add	x0, x0, #0xfea
  434f40:	bl	401ca0 <printf@plt>
  434f44:	ldur	w8, [x29, #-28]
  434f48:	lsr	w8, w8, #4
  434f4c:	and	w0, w8, #0x1fff
  434f50:	bl	436720 <ferror@plt+0x349f0>
  434f54:	mov	w0, #0xa                   	// #10
  434f58:	bl	401cd0 <putchar@plt>
  434f5c:	adrp	x9, 496000 <warn@@Base+0x24d44>
  434f60:	add	x9, x9, #0xff6
  434f64:	mov	x0, x9
  434f68:	bl	401cf0 <gettext@plt>
  434f6c:	ldur	w8, [x29, #-28]
  434f70:	and	w8, w8, #0xf
  434f74:	mov	w9, w8
  434f78:	ubfx	x9, x9, #0, #32
  434f7c:	mov	x10, #0x8                   	// #8
  434f80:	mul	x9, x10, x9
  434f84:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  434f88:	add	x10, x10, #0x978
  434f8c:	add	x9, x10, x9
  434f90:	ldr	x1, [x9]
  434f94:	bl	401ca0 <printf@plt>
  434f98:	b	434fb0 <ferror@plt+0x33280>
  434f9c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  434fa0:	add	x0, x0, #0xd
  434fa4:	bl	401cf0 <gettext@plt>
  434fa8:	ldur	w1, [x29, #-60]
  434fac:	bl	401ca0 <printf@plt>
  434fb0:	b	434fd0 <ferror@plt+0x332a0>
  434fb4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  434fb8:	add	x0, x0, #0x20
  434fbc:	bl	401cf0 <gettext@plt>
  434fc0:	ldur	x8, [x29, #-16]
  434fc4:	ldrh	w1, [x8, #82]
  434fc8:	bl	4711a8 <error@@Base>
  434fcc:	str	wzr, [sp, #36]
  434fd0:	ldr	w8, [sp, #36]
  434fd4:	stur	w8, [x29, #-4]
  434fd8:	ldur	w0, [x29, #-4]
  434fdc:	ldp	x29, x30, [sp, #128]
  434fe0:	add	sp, sp, #0x90
  434fe4:	ret
  434fe8:	sub	sp, sp, #0x30
  434fec:	str	x0, [sp, #32]
  434ff0:	str	x1, [sp, #24]
  434ff4:	ldr	x8, [sp, #32]
  434ff8:	ldr	x8, [x8, #112]
  434ffc:	cbnz	x8, 43500c <ferror@plt+0x332dc>
  435000:	mov	x8, xzr
  435004:	str	x8, [sp, #40]
  435008:	b	43509c <ferror@plt+0x3336c>
  43500c:	str	wzr, [sp, #20]
  435010:	ldr	w8, [sp, #20]
  435014:	ldr	x9, [sp, #32]
  435018:	ldr	w10, [x9, #100]
  43501c:	cmp	w8, w10
  435020:	b.cs	435094 <ferror@plt+0x33364>  // b.hs, b.nlast
  435024:	ldr	x8, [sp, #32]
  435028:	ldr	x8, [x8, #112]
  43502c:	ldr	w9, [sp, #20]
  435030:	mov	w10, w9
  435034:	mov	x11, #0x50                  	// #80
  435038:	mul	x10, x11, x10
  43503c:	add	x8, x8, x10
  435040:	str	x8, [sp, #8]
  435044:	ldr	x8, [sp, #24]
  435048:	ldr	x10, [sp, #8]
  43504c:	ldr	x10, [x10, #16]
  435050:	cmp	x8, x10
  435054:	b.cc	435084 <ferror@plt+0x33354>  // b.lo, b.ul, b.last
  435058:	ldr	x8, [sp, #24]
  43505c:	ldr	x9, [sp, #8]
  435060:	ldr	x9, [x9, #16]
  435064:	ldr	x10, [sp, #8]
  435068:	ldr	x10, [x10, #32]
  43506c:	add	x9, x9, x10
  435070:	cmp	x8, x9
  435074:	b.cs	435084 <ferror@plt+0x33354>  // b.hs, b.nlast
  435078:	ldr	x8, [sp, #8]
  43507c:	str	x8, [sp, #40]
  435080:	b	43509c <ferror@plt+0x3336c>
  435084:	ldr	w8, [sp, #20]
  435088:	add	w8, w8, #0x1
  43508c:	str	w8, [sp, #20]
  435090:	b	435010 <ferror@plt+0x332e0>
  435094:	mov	x8, xzr
  435098:	str	x8, [sp, #40]
  43509c:	ldr	x0, [sp, #40]
  4350a0:	add	sp, sp, #0x30
  4350a4:	ret
  4350a8:	sub	sp, sp, #0x90
  4350ac:	stp	x29, x30, [sp, #128]
  4350b0:	add	x29, sp, #0x80
  4350b4:	ldr	x8, [x29, #16]
  4350b8:	mov	x9, #0x100000              	// #1048576
  4350bc:	mov	x10, xzr
  4350c0:	stur	x5, [x29, #-16]
  4350c4:	stur	x6, [x29, #-8]
  4350c8:	stur	x0, [x29, #-24]
  4350cc:	stur	x1, [x29, #-32]
  4350d0:	stur	x2, [x29, #-40]
  4350d4:	stur	x3, [x29, #-48]
  4350d8:	stur	x4, [x29, #-56]
  4350dc:	str	x7, [sp, #64]
  4350e0:	str	x8, [sp, #56]
  4350e4:	str	x9, [sp, #48]
  4350e8:	str	x10, [sp, #16]
  4350ec:	ldur	x8, [x29, #-24]
  4350f0:	ldrh	w9, [x8, #82]
  4350f4:	cmp	w9, #0x28
  4350f8:	b.ne	435108 <ferror@plt+0x333d8>  // b.any
  4350fc:	ldur	x8, [x29, #-8]
  435100:	and	x8, x8, #0xfffffffffffffffe
  435104:	stur	x8, [x29, #-8]
  435108:	ldur	x8, [x29, #-32]
  43510c:	str	x8, [sp, #32]
  435110:	ldur	x8, [x29, #-32]
  435114:	ldur	x9, [x29, #-40]
  435118:	mov	x10, #0x20                  	// #32
  43511c:	mul	x9, x10, x9
  435120:	add	x8, x8, x9
  435124:	str	x8, [sp, #24]
  435128:	ldr	x8, [sp, #32]
  43512c:	ldr	x9, [sp, #24]
  435130:	cmp	x8, x9
  435134:	b.cs	435230 <ferror@plt+0x33500>  // b.hs, b.nlast
  435138:	ldr	x8, [sp, #32]
  43513c:	ldr	x9, [sp, #24]
  435140:	ldr	x10, [sp, #32]
  435144:	subs	x9, x9, x10
  435148:	mov	x10, #0x20                  	// #32
  43514c:	sdiv	x9, x9, x10
  435150:	mov	x10, #0x2                   	// #2
  435154:	sdiv	x9, x9, x10
  435158:	mov	x10, #0x20                  	// #32
  43515c:	mul	x9, x10, x9
  435160:	add	x8, x8, x9
  435164:	str	x8, [sp, #40]
  435168:	ldr	x8, [sp, #40]
  43516c:	ldr	x8, [x8]
  435170:	str	x8, [sp, #8]
  435174:	ldur	x8, [x29, #-24]
  435178:	ldrh	w9, [x8, #82]
  43517c:	cmp	w9, #0x28
  435180:	b.ne	435190 <ferror@plt+0x33460>  // b.any
  435184:	ldr	x8, [sp, #8]
  435188:	and	x8, x8, #0xfffffffffffffffe
  43518c:	str	x8, [sp, #8]
  435190:	ldr	x8, [sp, #40]
  435194:	ldr	x8, [x8, #16]
  435198:	cbz	x8, 435204 <ferror@plt+0x334d4>
  43519c:	ldurh	w8, [x29, #-16]
  4351a0:	cbz	w8, 4351b8 <ferror@plt+0x33488>
  4351a4:	ldurh	w8, [x29, #-16]
  4351a8:	ldr	x9, [sp, #40]
  4351ac:	ldr	w10, [x9, #28]
  4351b0:	cmp	w8, w10
  4351b4:	b.ne	435204 <ferror@plt+0x334d4>  // b.any
  4351b8:	ldur	x8, [x29, #-8]
  4351bc:	ldr	x9, [sp, #8]
  4351c0:	cmp	x8, x9
  4351c4:	b.cc	435204 <ferror@plt+0x334d4>  // b.lo, b.ul, b.last
  4351c8:	ldur	x8, [x29, #-8]
  4351cc:	ldr	x9, [sp, #8]
  4351d0:	subs	x8, x8, x9
  4351d4:	ldr	x9, [sp, #48]
  4351d8:	cmp	x8, x9
  4351dc:	b.cs	435204 <ferror@plt+0x334d4>  // b.hs, b.nlast
  4351e0:	ldr	x8, [sp, #40]
  4351e4:	str	x8, [sp, #16]
  4351e8:	ldur	x8, [x29, #-8]
  4351ec:	ldr	x9, [sp, #8]
  4351f0:	subs	x8, x8, x9
  4351f4:	str	x8, [sp, #48]
  4351f8:	ldr	x8, [sp, #48]
  4351fc:	cbnz	x8, 435204 <ferror@plt+0x334d4>
  435200:	b	435230 <ferror@plt+0x33500>
  435204:	ldur	x8, [x29, #-8]
  435208:	ldr	x9, [sp, #8]
  43520c:	cmp	x8, x9
  435210:	b.cs	435220 <ferror@plt+0x334f0>  // b.hs, b.nlast
  435214:	ldr	x8, [sp, #40]
  435218:	str	x8, [sp, #24]
  43521c:	b	43522c <ferror@plt+0x334fc>
  435220:	ldr	x8, [sp, #40]
  435224:	add	x8, x8, #0x20
  435228:	str	x8, [sp, #32]
  43522c:	b	435128 <ferror@plt+0x333f8>
  435230:	ldr	x8, [sp, #16]
  435234:	cbz	x8, 435290 <ferror@plt+0x33560>
  435238:	ldr	x8, [sp, #16]
  43523c:	ldr	x8, [x8, #16]
  435240:	ldur	x9, [x29, #-56]
  435244:	cmp	x8, x9
  435248:	b.cc	435260 <ferror@plt+0x33530>  // b.lo, b.ul, b.last
  43524c:	adrp	x0, 480000 <warn@@Base+0xed44>
  435250:	add	x0, x0, #0xaac
  435254:	bl	401cf0 <gettext@plt>
  435258:	str	x0, [sp]
  43525c:	b	435274 <ferror@plt+0x33544>
  435260:	ldur	x8, [x29, #-48]
  435264:	ldr	x9, [sp, #16]
  435268:	ldr	x9, [x9, #16]
  43526c:	add	x8, x8, x9
  435270:	str	x8, [sp]
  435274:	ldr	x8, [sp]
  435278:	ldr	x9, [sp, #64]
  43527c:	str	x8, [x9]
  435280:	ldr	x8, [sp, #48]
  435284:	ldr	x9, [sp, #56]
  435288:	str	x8, [x9]
  43528c:	b	4352a8 <ferror@plt+0x33578>
  435290:	ldr	x8, [sp, #64]
  435294:	mov	x9, xzr
  435298:	str	x9, [x8]
  43529c:	ldur	x8, [x29, #-8]
  4352a0:	ldr	x9, [sp, #56]
  4352a4:	str	x8, [x9]
  4352a8:	ldp	x29, x30, [sp, #128]
  4352ac:	add	sp, sp, #0x90
  4352b0:	ret
  4352b4:	sub	sp, sp, #0x140
  4352b8:	stp	x29, x30, [sp, #288]
  4352bc:	str	x28, [sp, #304]
  4352c0:	add	x29, sp, #0x120
  4352c4:	sub	x8, x29, #0x40
  4352c8:	mov	w9, #0x1                   	// #1
  4352cc:	adrp	x10, 497000 <warn@@Base+0x25d44>
  4352d0:	add	x10, x10, #0x9b
  4352d4:	adrp	x11, 497000 <warn@@Base+0x25d44>
  4352d8:	add	x11, x11, #0x6b
  4352dc:	adrp	x12, 497000 <warn@@Base+0x25d44>
  4352e0:	add	x12, x12, #0xe6
  4352e4:	adrp	x13, 497000 <warn@@Base+0x25d44>
  4352e8:	add	x13, x13, #0xc0
  4352ec:	adrp	x14, 485000 <warn@@Base+0x13d44>
  4352f0:	add	x14, x14, #0x4f8
  4352f4:	adrp	x15, 497000 <warn@@Base+0x25d44>
  4352f8:	add	x15, x15, #0xdd
  4352fc:	str	x0, [x8, #48]
  435300:	str	x1, [x8, #40]
  435304:	stur	w2, [x29, #-28]
  435308:	stur	w3, [x29, #-32]
  43530c:	stur	w4, [x29, #-36]
  435310:	str	x5, [x8, #16]
  435314:	str	x6, [x8, #8]
  435318:	str	x7, [x8]
  43531c:	stur	w9, [x29, #-84]
  435320:	str	x8, [sp, #72]
  435324:	str	x10, [sp, #64]
  435328:	str	x11, [sp, #56]
  43532c:	str	x12, [sp, #48]
  435330:	str	x13, [sp, #40]
  435334:	str	x14, [sp, #32]
  435338:	str	x15, [sp, #24]
  43533c:	ldur	w8, [x29, #-32]
  435340:	cbnz	w8, 4353a4 <ferror@plt+0x33674>
  435344:	ldur	w8, [x29, #-36]
  435348:	cbz	w8, 4353a4 <ferror@plt+0x33674>
  43534c:	ldr	x8, [sp, #72]
  435350:	ldr	x9, [x8, #16]
  435354:	add	x9, x9, #0x4
  435358:	str	x9, [x8, #16]
  43535c:	ldr	x0, [x8, #48]
  435360:	ldr	x1, [x8, #40]
  435364:	ldr	x2, [x8]
  435368:	ldr	x3, [x8, #8]
  43536c:	ldr	x4, [x8, #16]
  435370:	sub	x5, x29, #0x1c
  435374:	sub	x6, x29, #0x50
  435378:	mov	x9, xzr
  43537c:	mov	x7, x9
  435380:	bl	4341f8 <ferror@plt+0x324c8>
  435384:	cbnz	w0, 435390 <ferror@plt+0x33660>
  435388:	stur	wzr, [x29, #-4]
  43538c:	b	435f0c <ferror@plt+0x341dc>
  435390:	mov	w8, #0x4                   	// #4
  435394:	stur	w8, [x29, #-32]
  435398:	ldur	w8, [x29, #-36]
  43539c:	subs	w8, w8, #0x1
  4353a0:	stur	w8, [x29, #-36]
  4353a4:	ldur	w8, [x29, #-32]
  4353a8:	cbnz	w8, 4353b0 <ferror@plt+0x33680>
  4353ac:	b	435f04 <ferror@plt+0x341d4>
  4353b0:	ldur	w8, [x29, #-32]
  4353b4:	subs	w8, w8, #0x1
  4353b8:	stur	w8, [x29, #-32]
  4353bc:	ldur	w8, [x29, #-28]
  4353c0:	lsr	w8, w8, #24
  4353c4:	stur	w8, [x29, #-88]
  4353c8:	ldur	w8, [x29, #-28]
  4353cc:	lsl	w8, w8, #8
  4353d0:	stur	w8, [x29, #-28]
  4353d4:	ldur	w1, [x29, #-88]
  4353d8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4353dc:	add	x0, x0, #0x69
  4353e0:	bl	401ca0 <printf@plt>
  4353e4:	ldur	w8, [x29, #-88]
  4353e8:	and	w8, w8, #0xc0
  4353ec:	cbnz	w8, 435418 <ferror@plt+0x336e8>
  4353f0:	ldur	w8, [x29, #-88]
  4353f4:	and	w8, w8, #0x3f
  4353f8:	lsl	w8, w8, #2
  4353fc:	add	w8, w8, #0x4
  435400:	stur	w8, [x29, #-96]
  435404:	ldur	w1, [x29, #-96]
  435408:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43540c:	add	x0, x0, #0x73
  435410:	bl	401ca0 <printf@plt>
  435414:	b	435ef4 <ferror@plt+0x341c4>
  435418:	ldur	w8, [x29, #-88]
  43541c:	and	w8, w8, #0xc0
  435420:	cmp	w8, #0x40
  435424:	b.ne	435450 <ferror@plt+0x33720>  // b.any
  435428:	ldur	w8, [x29, #-88]
  43542c:	and	w8, w8, #0x3f
  435430:	lsl	w8, w8, #2
  435434:	add	w8, w8, #0x4
  435438:	stur	w8, [x29, #-100]
  43543c:	ldur	w1, [x29, #-100]
  435440:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435444:	add	x0, x0, #0x87
  435448:	bl	401ca0 <printf@plt>
  43544c:	b	435ef4 <ferror@plt+0x341c4>
  435450:	ldur	w8, [x29, #-88]
  435454:	and	w8, w8, #0xf0
  435458:	cmp	w8, #0x80
  43545c:	b.ne	4355d0 <ferror@plt+0x338a0>  // b.any
  435460:	ldur	w8, [x29, #-32]
  435464:	cbnz	w8, 4354c8 <ferror@plt+0x33798>
  435468:	ldur	w8, [x29, #-36]
  43546c:	cbz	w8, 4354c8 <ferror@plt+0x33798>
  435470:	ldr	x8, [sp, #72]
  435474:	ldr	x9, [x8, #16]
  435478:	add	x9, x9, #0x4
  43547c:	str	x9, [x8, #16]
  435480:	ldr	x0, [x8, #48]
  435484:	ldr	x1, [x8, #40]
  435488:	ldr	x2, [x8]
  43548c:	ldr	x3, [x8, #8]
  435490:	ldr	x4, [x8, #16]
  435494:	sub	x5, x29, #0x1c
  435498:	sub	x6, x29, #0x50
  43549c:	mov	x9, xzr
  4354a0:	mov	x7, x9
  4354a4:	bl	4341f8 <ferror@plt+0x324c8>
  4354a8:	cbnz	w0, 4354b4 <ferror@plt+0x33784>
  4354ac:	stur	wzr, [x29, #-4]
  4354b0:	b	435f0c <ferror@plt+0x341dc>
  4354b4:	mov	w8, #0x4                   	// #4
  4354b8:	stur	w8, [x29, #-32]
  4354bc:	ldur	w8, [x29, #-36]
  4354c0:	subs	w8, w8, #0x1
  4354c4:	stur	w8, [x29, #-36]
  4354c8:	ldur	w8, [x29, #-32]
  4354cc:	cbz	w8, 4354f8 <ferror@plt+0x337c8>
  4354d0:	ldur	w8, [x29, #-32]
  4354d4:	subs	w8, w8, #0x1
  4354d8:	stur	w8, [x29, #-32]
  4354dc:	ldur	w8, [x29, #-28]
  4354e0:	lsr	w8, w8, #24
  4354e4:	stur	w8, [x29, #-92]
  4354e8:	ldur	w8, [x29, #-28]
  4354ec:	lsl	w8, w8, #8
  4354f0:	stur	w8, [x29, #-28]
  4354f4:	b	43550c <ferror@plt+0x337dc>
  4354f8:	ldr	x0, [sp, #64]
  4354fc:	bl	401cf0 <gettext@plt>
  435500:	bl	401ca0 <printf@plt>
  435504:	stur	wzr, [x29, #-4]
  435508:	b	435f0c <ferror@plt+0x341dc>
  43550c:	ldur	w1, [x29, #-92]
  435510:	ldr	x0, [sp, #56]
  435514:	bl	401ca0 <printf@plt>
  435518:	ldur	w8, [x29, #-88]
  43551c:	cmp	w8, #0x80
  435520:	b.ne	435540 <ferror@plt+0x33810>  // b.any
  435524:	ldur	w8, [x29, #-92]
  435528:	cbnz	w8, 435540 <ferror@plt+0x33810>
  43552c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435530:	add	x0, x0, #0xaf
  435534:	bl	401cf0 <gettext@plt>
  435538:	bl	401ca0 <printf@plt>
  43553c:	b	4355cc <ferror@plt+0x3389c>
  435540:	ldur	w8, [x29, #-88]
  435544:	and	w8, w8, #0xf
  435548:	ldur	w9, [x29, #-92]
  43554c:	orr	w8, w9, w8, lsl #8
  435550:	stur	w8, [x29, #-104]
  435554:	mov	w8, #0x1                   	// #1
  435558:	stur	w8, [x29, #-108]
  43555c:	ldr	x0, [sp, #48]
  435560:	bl	401ca0 <printf@plt>
  435564:	stur	wzr, [x29, #-112]
  435568:	ldur	w8, [x29, #-112]
  43556c:	cmp	w8, #0xc
  435570:	b.ge	4355c4 <ferror@plt+0x33894>  // b.tcont
  435574:	ldur	w8, [x29, #-104]
  435578:	ldur	w9, [x29, #-112]
  43557c:	mov	w10, #0x1                   	// #1
  435580:	lsl	w9, w10, w9
  435584:	and	w8, w8, w9
  435588:	cbz	w8, 4355b4 <ferror@plt+0x33884>
  43558c:	ldur	w8, [x29, #-108]
  435590:	cbz	w8, 43559c <ferror@plt+0x3386c>
  435594:	stur	wzr, [x29, #-108]
  435598:	b	4355a4 <ferror@plt+0x33874>
  43559c:	ldr	x0, [sp, #32]
  4355a0:	bl	401ca0 <printf@plt>
  4355a4:	ldur	w8, [x29, #-112]
  4355a8:	add	w1, w8, #0x4
  4355ac:	ldr	x0, [sp, #24]
  4355b0:	bl	401ca0 <printf@plt>
  4355b4:	ldur	w8, [x29, #-112]
  4355b8:	add	w8, w8, #0x1
  4355bc:	stur	w8, [x29, #-112]
  4355c0:	b	435568 <ferror@plt+0x33838>
  4355c4:	ldr	x0, [sp, #40]
  4355c8:	bl	401ca0 <printf@plt>
  4355cc:	b	435ef4 <ferror@plt+0x341c4>
  4355d0:	ldur	w8, [x29, #-88]
  4355d4:	and	w8, w8, #0xf0
  4355d8:	cmp	w8, #0x90
  4355dc:	b.ne	435624 <ferror@plt+0x338f4>  // b.any
  4355e0:	ldur	w8, [x29, #-88]
  4355e4:	cmp	w8, #0x9d
  4355e8:	b.eq	4355f8 <ferror@plt+0x338c8>  // b.none
  4355ec:	ldur	w8, [x29, #-88]
  4355f0:	cmp	w8, #0x9f
  4355f4:	b.ne	43560c <ferror@plt+0x338dc>  // b.any
  4355f8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4355fc:	add	x0, x0, #0xc2
  435600:	bl	401cf0 <gettext@plt>
  435604:	bl	401ca0 <printf@plt>
  435608:	b	435620 <ferror@plt+0x338f0>
  43560c:	ldur	w8, [x29, #-88]
  435610:	and	w1, w8, #0xf
  435614:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435618:	add	x0, x0, #0xd2
  43561c:	bl	401ca0 <printf@plt>
  435620:	b	435ef4 <ferror@plt+0x341c4>
  435624:	ldur	w8, [x29, #-88]
  435628:	and	w8, w8, #0xf0
  43562c:	cmp	w8, #0xa0
  435630:	b.ne	4356e0 <ferror@plt+0x339b0>  // b.any
  435634:	ldur	w8, [x29, #-88]
  435638:	and	w8, w8, #0x7
  43563c:	mov	w9, #0x4                   	// #4
  435640:	add	w8, w8, #0x4
  435644:	stur	w8, [x29, #-116]
  435648:	mov	w8, #0x1                   	// #1
  43564c:	stur	w8, [x29, #-120]
  435650:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435654:	add	x0, x0, #0xe1
  435658:	str	w9, [sp, #20]
  43565c:	bl	401ca0 <printf@plt>
  435660:	ldr	w8, [sp, #20]
  435664:	stur	w8, [x29, #-124]
  435668:	ldur	w8, [x29, #-124]
  43566c:	ldur	w9, [x29, #-116]
  435670:	cmp	w8, w9
  435674:	b.gt	4356ac <ferror@plt+0x3397c>
  435678:	ldur	w8, [x29, #-120]
  43567c:	cbz	w8, 435688 <ferror@plt+0x33958>
  435680:	stur	wzr, [x29, #-120]
  435684:	b	435690 <ferror@plt+0x33960>
  435688:	ldr	x0, [sp, #32]
  43568c:	bl	401ca0 <printf@plt>
  435690:	ldur	w1, [x29, #-124]
  435694:	ldr	x0, [sp, #24]
  435698:	bl	401ca0 <printf@plt>
  43569c:	ldur	w8, [x29, #-124]
  4356a0:	add	w8, w8, #0x1
  4356a4:	stur	w8, [x29, #-124]
  4356a8:	b	435668 <ferror@plt+0x33938>
  4356ac:	ldur	w8, [x29, #-88]
  4356b0:	and	w8, w8, #0x8
  4356b4:	cbz	w8, 4356d4 <ferror@plt+0x339a4>
  4356b8:	ldur	w8, [x29, #-120]
  4356bc:	cbnz	w8, 4356c8 <ferror@plt+0x33998>
  4356c0:	ldr	x0, [sp, #32]
  4356c4:	bl	401ca0 <printf@plt>
  4356c8:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  4356cc:	add	x0, x0, #0xa80
  4356d0:	bl	401ca0 <printf@plt>
  4356d4:	ldr	x0, [sp, #40]
  4356d8:	bl	401ca0 <printf@plt>
  4356dc:	b	435ef4 <ferror@plt+0x341c4>
  4356e0:	ldur	w8, [x29, #-88]
  4356e4:	cmp	w8, #0xb0
  4356e8:	b.ne	435700 <ferror@plt+0x339d0>  // b.any
  4356ec:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4356f0:	add	x0, x0, #0xec
  4356f4:	bl	401cf0 <gettext@plt>
  4356f8:	bl	401ca0 <printf@plt>
  4356fc:	b	435ef4 <ferror@plt+0x341c4>
  435700:	ldur	w8, [x29, #-88]
  435704:	cmp	w8, #0xb1
  435708:	b.ne	435870 <ferror@plt+0x33b40>  // b.any
  43570c:	ldur	w8, [x29, #-32]
  435710:	cbnz	w8, 435774 <ferror@plt+0x33a44>
  435714:	ldur	w8, [x29, #-36]
  435718:	cbz	w8, 435774 <ferror@plt+0x33a44>
  43571c:	ldr	x8, [sp, #72]
  435720:	ldr	x9, [x8, #16]
  435724:	add	x9, x9, #0x4
  435728:	str	x9, [x8, #16]
  43572c:	ldr	x0, [x8, #48]
  435730:	ldr	x1, [x8, #40]
  435734:	ldr	x2, [x8]
  435738:	ldr	x3, [x8, #8]
  43573c:	ldr	x4, [x8, #16]
  435740:	sub	x5, x29, #0x1c
  435744:	sub	x6, x29, #0x50
  435748:	mov	x9, xzr
  43574c:	mov	x7, x9
  435750:	bl	4341f8 <ferror@plt+0x324c8>
  435754:	cbnz	w0, 435760 <ferror@plt+0x33a30>
  435758:	stur	wzr, [x29, #-4]
  43575c:	b	435f0c <ferror@plt+0x341dc>
  435760:	mov	w8, #0x4                   	// #4
  435764:	stur	w8, [x29, #-32]
  435768:	ldur	w8, [x29, #-36]
  43576c:	subs	w8, w8, #0x1
  435770:	stur	w8, [x29, #-36]
  435774:	ldur	w8, [x29, #-32]
  435778:	cbz	w8, 4357a4 <ferror@plt+0x33a74>
  43577c:	ldur	w8, [x29, #-32]
  435780:	subs	w8, w8, #0x1
  435784:	stur	w8, [x29, #-32]
  435788:	ldur	w8, [x29, #-28]
  43578c:	lsr	w8, w8, #24
  435790:	stur	w8, [x29, #-92]
  435794:	ldur	w8, [x29, #-28]
  435798:	lsl	w8, w8, #8
  43579c:	stur	w8, [x29, #-28]
  4357a0:	b	4357b8 <ferror@plt+0x33a88>
  4357a4:	ldr	x0, [sp, #64]
  4357a8:	bl	401cf0 <gettext@plt>
  4357ac:	bl	401ca0 <printf@plt>
  4357b0:	stur	wzr, [x29, #-4]
  4357b4:	b	435f0c <ferror@plt+0x341dc>
  4357b8:	ldur	w1, [x29, #-92]
  4357bc:	ldr	x0, [sp, #56]
  4357c0:	bl	401ca0 <printf@plt>
  4357c4:	ldur	w8, [x29, #-92]
  4357c8:	cbz	w8, 4357d8 <ferror@plt+0x33aa8>
  4357cc:	ldur	w8, [x29, #-92]
  4357d0:	and	w8, w8, #0xf0
  4357d4:	cbz	w8, 4357ec <ferror@plt+0x33abc>
  4357d8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4357dc:	add	x0, x0, #0xf8
  4357e0:	bl	401cf0 <gettext@plt>
  4357e4:	bl	401ca0 <printf@plt>
  4357e8:	b	43586c <ferror@plt+0x33b3c>
  4357ec:	ldur	w8, [x29, #-92]
  4357f0:	and	w8, w8, #0xf
  4357f4:	stur	w8, [x29, #-128]
  4357f8:	mov	w8, #0x1                   	// #1
  4357fc:	stur	w8, [x29, #-132]
  435800:	ldr	x0, [sp, #48]
  435804:	bl	401ca0 <printf@plt>
  435808:	stur	wzr, [x29, #-136]
  43580c:	ldur	w8, [x29, #-136]
  435810:	cmp	w8, #0xc
  435814:	b.ge	435864 <ferror@plt+0x33b34>  // b.tcont
  435818:	ldur	w8, [x29, #-128]
  43581c:	ldur	w9, [x29, #-136]
  435820:	mov	w10, #0x1                   	// #1
  435824:	lsl	w9, w10, w9
  435828:	and	w8, w8, w9
  43582c:	cbz	w8, 435854 <ferror@plt+0x33b24>
  435830:	ldur	w8, [x29, #-132]
  435834:	cbz	w8, 435840 <ferror@plt+0x33b10>
  435838:	stur	wzr, [x29, #-132]
  43583c:	b	435848 <ferror@plt+0x33b18>
  435840:	ldr	x0, [sp, #32]
  435844:	bl	401ca0 <printf@plt>
  435848:	ldur	w1, [x29, #-136]
  43584c:	ldr	x0, [sp, #24]
  435850:	bl	401ca0 <printf@plt>
  435854:	ldur	w8, [x29, #-136]
  435858:	add	w8, w8, #0x1
  43585c:	stur	w8, [x29, #-136]
  435860:	b	43580c <ferror@plt+0x33adc>
  435864:	ldr	x0, [sp, #40]
  435868:	bl	401ca0 <printf@plt>
  43586c:	b	435ef4 <ferror@plt+0x341c4>
  435870:	ldur	w8, [x29, #-88]
  435874:	cmp	w8, #0xb2
  435878:	b.ne	435a50 <ferror@plt+0x33d20>  // b.any
  43587c:	str	wzr, [sp, #136]
  435880:	ldr	w8, [sp, #136]
  435884:	mov	w9, w8
  435888:	cmp	x9, #0x9
  43588c:	b.cs	435994 <ferror@plt+0x33c64>  // b.hs, b.nlast
  435890:	ldur	w8, [x29, #-32]
  435894:	cbnz	w8, 4358f8 <ferror@plt+0x33bc8>
  435898:	ldur	w8, [x29, #-36]
  43589c:	cbz	w8, 4358f8 <ferror@plt+0x33bc8>
  4358a0:	ldr	x8, [sp, #72]
  4358a4:	ldr	x9, [x8, #16]
  4358a8:	add	x9, x9, #0x4
  4358ac:	str	x9, [x8, #16]
  4358b0:	ldr	x0, [x8, #48]
  4358b4:	ldr	x1, [x8, #40]
  4358b8:	ldr	x2, [x8]
  4358bc:	ldr	x3, [x8, #8]
  4358c0:	ldr	x4, [x8, #16]
  4358c4:	sub	x5, x29, #0x1c
  4358c8:	sub	x6, x29, #0x50
  4358cc:	mov	x9, xzr
  4358d0:	mov	x7, x9
  4358d4:	bl	4341f8 <ferror@plt+0x324c8>
  4358d8:	cbnz	w0, 4358e4 <ferror@plt+0x33bb4>
  4358dc:	stur	wzr, [x29, #-4]
  4358e0:	b	435f0c <ferror@plt+0x341dc>
  4358e4:	mov	w8, #0x4                   	// #4
  4358e8:	stur	w8, [x29, #-32]
  4358ec:	ldur	w8, [x29, #-36]
  4358f0:	subs	w8, w8, #0x1
  4358f4:	stur	w8, [x29, #-36]
  4358f8:	ldur	w8, [x29, #-32]
  4358fc:	cbz	w8, 435938 <ferror@plt+0x33c08>
  435900:	ldur	w8, [x29, #-32]
  435904:	subs	w8, w8, #0x1
  435908:	stur	w8, [x29, #-32]
  43590c:	ldur	w8, [x29, #-28]
  435910:	lsr	w8, w8, #24
  435914:	ldr	w9, [sp, #136]
  435918:	mov	w10, w9
  43591c:	add	x11, sp, #0x8f
  435920:	add	x10, x11, x10
  435924:	strb	w8, [x10]
  435928:	ldur	w8, [x29, #-28]
  43592c:	lsl	w8, w8, #8
  435930:	stur	w8, [x29, #-28]
  435934:	b	43594c <ferror@plt+0x33c1c>
  435938:	ldr	x0, [sp, #64]
  43593c:	bl	401cf0 <gettext@plt>
  435940:	bl	401ca0 <printf@plt>
  435944:	stur	wzr, [x29, #-4]
  435948:	b	435f0c <ferror@plt+0x341dc>
  43594c:	ldr	w8, [sp, #136]
  435950:	mov	w9, w8
  435954:	add	x10, sp, #0x8f
  435958:	ldrb	w1, [x10, x9]
  43595c:	ldr	x0, [sp, #56]
  435960:	str	x10, [sp, #8]
  435964:	bl	401ca0 <printf@plt>
  435968:	ldr	w8, [sp, #136]
  43596c:	mov	w9, w8
  435970:	ldr	x10, [sp, #8]
  435974:	ldrb	w8, [x10, x9]
  435978:	and	w8, w8, #0x80
  43597c:	cbnz	w8, 435984 <ferror@plt+0x33c54>
  435980:	b	435994 <ferror@plt+0x33c64>
  435984:	ldr	w8, [sp, #136]
  435988:	add	w8, w8, #0x1
  43598c:	str	w8, [sp, #136]
  435990:	b	435880 <ferror@plt+0x33b50>
  435994:	ldr	w8, [sp, #136]
  435998:	mov	w9, w8
  43599c:	cmp	x9, #0x9
  4359a0:	b.ne	4359bc <ferror@plt+0x33c8c>  // b.any
  4359a4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4359a8:	add	x0, x0, #0x100
  4359ac:	bl	401cf0 <gettext@plt>
  4359b0:	bl	4711a8 <error@@Base>
  4359b4:	stur	wzr, [x29, #-84]
  4359b8:	b	435a4c <ferror@plt+0x33d1c>
  4359bc:	ldr	w8, [sp, #136]
  4359c0:	mov	w9, w8
  4359c4:	add	x10, sp, #0x8f
  4359c8:	add	x9, x10, x9
  4359cc:	add	x1, x9, #0x1
  4359d0:	mov	x0, x10
  4359d4:	mov	w8, wzr
  4359d8:	mov	w2, w8
  4359dc:	add	x3, sp, #0x84
  4359e0:	mov	x9, xzr
  4359e4:	mov	x4, x9
  4359e8:	bl	44a2a0 <ferror@plt+0x48570>
  4359ec:	str	x0, [sp, #120]
  4359f0:	ldr	w8, [sp, #132]
  4359f4:	ldr	w11, [sp, #136]
  4359f8:	add	w11, w11, #0x1
  4359fc:	cmp	w8, w11
  435a00:	b.ne	435a08 <ferror@plt+0x33cd8>  // b.any
  435a04:	b	435a28 <ferror@plt+0x33cf8>
  435a08:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435a0c:	add	x0, x0, #0x116
  435a10:	adrp	x1, 482000 <warn@@Base+0x10d44>
  435a14:	add	x1, x1, #0x43f
  435a18:	mov	w2, #0x225b                	// #8795
  435a1c:	adrp	x3, 497000 <warn@@Base+0x25d44>
  435a20:	add	x3, x3, #0x123
  435a24:	bl	401cb0 <__assert_fail@plt>
  435a28:	ldr	x8, [sp, #120]
  435a2c:	mov	x9, #0x4                   	// #4
  435a30:	mul	x8, x8, x9
  435a34:	add	x8, x8, #0x204
  435a38:	str	x8, [sp, #120]
  435a3c:	ldr	x1, [sp, #120]
  435a40:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435a44:	add	x0, x0, #0x1cf
  435a48:	bl	401ca0 <printf@plt>
  435a4c:	b	435ef4 <ferror@plt+0x341c4>
  435a50:	ldur	w8, [x29, #-88]
  435a54:	cmp	w8, #0xb3
  435a58:	b.eq	435a74 <ferror@plt+0x33d44>  // b.none
  435a5c:	ldur	w8, [x29, #-88]
  435a60:	cmp	w8, #0xc8
  435a64:	b.eq	435a74 <ferror@plt+0x33d44>  // b.none
  435a68:	ldur	w8, [x29, #-88]
  435a6c:	cmp	w8, #0xc9
  435a70:	b.ne	435b98 <ferror@plt+0x33e68>  // b.any
  435a74:	ldur	w8, [x29, #-32]
  435a78:	cbnz	w8, 435adc <ferror@plt+0x33dac>
  435a7c:	ldur	w8, [x29, #-36]
  435a80:	cbz	w8, 435adc <ferror@plt+0x33dac>
  435a84:	ldr	x8, [sp, #72]
  435a88:	ldr	x9, [x8, #16]
  435a8c:	add	x9, x9, #0x4
  435a90:	str	x9, [x8, #16]
  435a94:	ldr	x0, [x8, #48]
  435a98:	ldr	x1, [x8, #40]
  435a9c:	ldr	x2, [x8]
  435aa0:	ldr	x3, [x8, #8]
  435aa4:	ldr	x4, [x8, #16]
  435aa8:	sub	x5, x29, #0x1c
  435aac:	sub	x6, x29, #0x50
  435ab0:	mov	x9, xzr
  435ab4:	mov	x7, x9
  435ab8:	bl	4341f8 <ferror@plt+0x324c8>
  435abc:	cbnz	w0, 435ac8 <ferror@plt+0x33d98>
  435ac0:	stur	wzr, [x29, #-4]
  435ac4:	b	435f0c <ferror@plt+0x341dc>
  435ac8:	mov	w8, #0x4                   	// #4
  435acc:	stur	w8, [x29, #-32]
  435ad0:	ldur	w8, [x29, #-36]
  435ad4:	subs	w8, w8, #0x1
  435ad8:	stur	w8, [x29, #-36]
  435adc:	ldur	w8, [x29, #-32]
  435ae0:	cbz	w8, 435b0c <ferror@plt+0x33ddc>
  435ae4:	ldur	w8, [x29, #-32]
  435ae8:	subs	w8, w8, #0x1
  435aec:	stur	w8, [x29, #-32]
  435af0:	ldur	w8, [x29, #-28]
  435af4:	lsr	w8, w8, #24
  435af8:	stur	w8, [x29, #-92]
  435afc:	ldur	w8, [x29, #-28]
  435b00:	lsl	w8, w8, #8
  435b04:	stur	w8, [x29, #-28]
  435b08:	b	435b20 <ferror@plt+0x33df0>
  435b0c:	ldr	x0, [sp, #64]
  435b10:	bl	401cf0 <gettext@plt>
  435b14:	bl	401ca0 <printf@plt>
  435b18:	stur	wzr, [x29, #-4]
  435b1c:	b	435f0c <ferror@plt+0x341dc>
  435b20:	ldur	w1, [x29, #-92]
  435b24:	ldr	x0, [sp, #56]
  435b28:	bl	401ca0 <printf@plt>
  435b2c:	ldur	w8, [x29, #-92]
  435b30:	lsr	w8, w8, #4
  435b34:	str	w8, [sp, #116]
  435b38:	ldur	w8, [x29, #-92]
  435b3c:	and	w8, w8, #0xf
  435b40:	str	w8, [sp, #112]
  435b44:	ldur	w8, [x29, #-88]
  435b48:	cmp	w8, #0xc8
  435b4c:	b.ne	435b5c <ferror@plt+0x33e2c>  // b.any
  435b50:	ldr	w8, [sp, #116]
  435b54:	add	w8, w8, #0x10
  435b58:	str	w8, [sp, #116]
  435b5c:	ldr	w1, [sp, #116]
  435b60:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435b64:	add	x0, x0, #0x1df
  435b68:	bl	401ca0 <printf@plt>
  435b6c:	ldr	w8, [sp, #112]
  435b70:	cbz	w8, 435b8c <ferror@plt+0x33e5c>
  435b74:	ldr	w8, [sp, #116]
  435b78:	ldr	w9, [sp, #112]
  435b7c:	add	w1, w8, w9
  435b80:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435b84:	add	x0, x0, #0x1e8
  435b88:	bl	401ca0 <printf@plt>
  435b8c:	ldr	x0, [sp, #40]
  435b90:	bl	401ca0 <printf@plt>
  435b94:	b	435ef4 <ferror@plt+0x341c4>
  435b98:	ldur	w8, [x29, #-88]
  435b9c:	and	w8, w8, #0xf8
  435ba0:	cmp	w8, #0xb8
  435ba4:	b.eq	435bb8 <ferror@plt+0x33e88>  // b.none
  435ba8:	ldur	w8, [x29, #-88]
  435bac:	and	w8, w8, #0xf8
  435bb0:	cmp	w8, #0xd0
  435bb4:	b.ne	435bf8 <ferror@plt+0x33ec8>  // b.any
  435bb8:	ldur	w8, [x29, #-88]
  435bbc:	and	w8, w8, #0x7
  435bc0:	str	w8, [sp, #108]
  435bc4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435bc8:	add	x0, x0, #0x1ed
  435bcc:	bl	401ca0 <printf@plt>
  435bd0:	ldr	w8, [sp, #108]
  435bd4:	cbz	w8, 435bec <ferror@plt+0x33ebc>
  435bd8:	ldr	w8, [sp, #108]
  435bdc:	add	w1, w8, #0x8
  435be0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435be4:	add	x0, x0, #0x1e8
  435be8:	bl	401ca0 <printf@plt>
  435bec:	ldr	x0, [sp, #40]
  435bf0:	bl	401ca0 <printf@plt>
  435bf4:	b	435ef4 <ferror@plt+0x341c4>
  435bf8:	ldur	w8, [x29, #-88]
  435bfc:	cmp	w8, #0xc0
  435c00:	b.cc	435c50 <ferror@plt+0x33f20>  // b.lo, b.ul, b.last
  435c04:	ldur	w8, [x29, #-88]
  435c08:	cmp	w8, #0xc5
  435c0c:	b.hi	435c50 <ferror@plt+0x33f20>  // b.pmore
  435c10:	ldur	w8, [x29, #-88]
  435c14:	and	w8, w8, #0x7
  435c18:	str	w8, [sp, #104]
  435c1c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435c20:	add	x0, x0, #0x1f5
  435c24:	bl	401ca0 <printf@plt>
  435c28:	ldr	w8, [sp, #104]
  435c2c:	cbz	w8, 435c44 <ferror@plt+0x33f14>
  435c30:	ldr	w8, [sp, #104]
  435c34:	add	w1, w8, #0xa
  435c38:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435c3c:	add	x0, x0, #0x204
  435c40:	bl	401ca0 <printf@plt>
  435c44:	ldr	x0, [sp, #40]
  435c48:	bl	401ca0 <printf@plt>
  435c4c:	b	435ef4 <ferror@plt+0x341c4>
  435c50:	ldur	w8, [x29, #-88]
  435c54:	cmp	w8, #0xc6
  435c58:	b.ne	435d6c <ferror@plt+0x3403c>  // b.any
  435c5c:	ldur	w8, [x29, #-32]
  435c60:	cbnz	w8, 435cc4 <ferror@plt+0x33f94>
  435c64:	ldur	w8, [x29, #-36]
  435c68:	cbz	w8, 435cc4 <ferror@plt+0x33f94>
  435c6c:	ldr	x8, [sp, #72]
  435c70:	ldr	x9, [x8, #16]
  435c74:	add	x9, x9, #0x4
  435c78:	str	x9, [x8, #16]
  435c7c:	ldr	x0, [x8, #48]
  435c80:	ldr	x1, [x8, #40]
  435c84:	ldr	x2, [x8]
  435c88:	ldr	x3, [x8, #8]
  435c8c:	ldr	x4, [x8, #16]
  435c90:	sub	x5, x29, #0x1c
  435c94:	sub	x6, x29, #0x50
  435c98:	mov	x9, xzr
  435c9c:	mov	x7, x9
  435ca0:	bl	4341f8 <ferror@plt+0x324c8>
  435ca4:	cbnz	w0, 435cb0 <ferror@plt+0x33f80>
  435ca8:	stur	wzr, [x29, #-4]
  435cac:	b	435f0c <ferror@plt+0x341dc>
  435cb0:	mov	w8, #0x4                   	// #4
  435cb4:	stur	w8, [x29, #-32]
  435cb8:	ldur	w8, [x29, #-36]
  435cbc:	subs	w8, w8, #0x1
  435cc0:	stur	w8, [x29, #-36]
  435cc4:	ldur	w8, [x29, #-32]
  435cc8:	cbz	w8, 435cf4 <ferror@plt+0x33fc4>
  435ccc:	ldur	w8, [x29, #-32]
  435cd0:	subs	w8, w8, #0x1
  435cd4:	stur	w8, [x29, #-32]
  435cd8:	ldur	w8, [x29, #-28]
  435cdc:	lsr	w8, w8, #24
  435ce0:	stur	w8, [x29, #-92]
  435ce4:	ldur	w8, [x29, #-28]
  435ce8:	lsl	w8, w8, #8
  435cec:	stur	w8, [x29, #-28]
  435cf0:	b	435d08 <ferror@plt+0x33fd8>
  435cf4:	ldr	x0, [sp, #64]
  435cf8:	bl	401cf0 <gettext@plt>
  435cfc:	bl	401ca0 <printf@plt>
  435d00:	stur	wzr, [x29, #-4]
  435d04:	b	435f0c <ferror@plt+0x341dc>
  435d08:	ldur	w1, [x29, #-92]
  435d0c:	ldr	x0, [sp, #56]
  435d10:	bl	401ca0 <printf@plt>
  435d14:	ldur	w8, [x29, #-92]
  435d18:	lsr	w8, w8, #4
  435d1c:	str	w8, [sp, #100]
  435d20:	ldur	w8, [x29, #-92]
  435d24:	and	w8, w8, #0xf
  435d28:	str	w8, [sp, #96]
  435d2c:	ldr	w1, [sp, #100]
  435d30:	adrp	x9, 497000 <warn@@Base+0x25d44>
  435d34:	add	x9, x9, #0x20a
  435d38:	mov	x0, x9
  435d3c:	bl	401ca0 <printf@plt>
  435d40:	ldr	w8, [sp, #96]
  435d44:	cbz	w8, 435d60 <ferror@plt+0x34030>
  435d48:	ldr	w8, [sp, #100]
  435d4c:	ldr	w9, [sp, #96]
  435d50:	add	w1, w8, w9
  435d54:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435d58:	add	x0, x0, #0x204
  435d5c:	bl	401ca0 <printf@plt>
  435d60:	ldr	x0, [sp, #40]
  435d64:	bl	401ca0 <printf@plt>
  435d68:	b	435ef4 <ferror@plt+0x341c4>
  435d6c:	ldur	w8, [x29, #-88]
  435d70:	cmp	w8, #0xc7
  435d74:	b.ne	435ee0 <ferror@plt+0x341b0>  // b.any
  435d78:	ldur	w8, [x29, #-32]
  435d7c:	cbnz	w8, 435de0 <ferror@plt+0x340b0>
  435d80:	ldur	w8, [x29, #-36]
  435d84:	cbz	w8, 435de0 <ferror@plt+0x340b0>
  435d88:	ldr	x8, [sp, #72]
  435d8c:	ldr	x9, [x8, #16]
  435d90:	add	x9, x9, #0x4
  435d94:	str	x9, [x8, #16]
  435d98:	ldr	x0, [x8, #48]
  435d9c:	ldr	x1, [x8, #40]
  435da0:	ldr	x2, [x8]
  435da4:	ldr	x3, [x8, #8]
  435da8:	ldr	x4, [x8, #16]
  435dac:	sub	x5, x29, #0x1c
  435db0:	sub	x6, x29, #0x50
  435db4:	mov	x9, xzr
  435db8:	mov	x7, x9
  435dbc:	bl	4341f8 <ferror@plt+0x324c8>
  435dc0:	cbnz	w0, 435dcc <ferror@plt+0x3409c>
  435dc4:	stur	wzr, [x29, #-4]
  435dc8:	b	435f0c <ferror@plt+0x341dc>
  435dcc:	mov	w8, #0x4                   	// #4
  435dd0:	stur	w8, [x29, #-32]
  435dd4:	ldur	w8, [x29, #-36]
  435dd8:	subs	w8, w8, #0x1
  435ddc:	stur	w8, [x29, #-36]
  435de0:	ldur	w8, [x29, #-32]
  435de4:	cbz	w8, 435e10 <ferror@plt+0x340e0>
  435de8:	ldur	w8, [x29, #-32]
  435dec:	subs	w8, w8, #0x1
  435df0:	stur	w8, [x29, #-32]
  435df4:	ldur	w8, [x29, #-28]
  435df8:	lsr	w8, w8, #24
  435dfc:	stur	w8, [x29, #-92]
  435e00:	ldur	w8, [x29, #-28]
  435e04:	lsl	w8, w8, #8
  435e08:	stur	w8, [x29, #-28]
  435e0c:	b	435e24 <ferror@plt+0x340f4>
  435e10:	ldr	x0, [sp, #64]
  435e14:	bl	401cf0 <gettext@plt>
  435e18:	bl	401ca0 <printf@plt>
  435e1c:	stur	wzr, [x29, #-4]
  435e20:	b	435f0c <ferror@plt+0x341dc>
  435e24:	ldur	w1, [x29, #-92]
  435e28:	ldr	x0, [sp, #56]
  435e2c:	bl	401ca0 <printf@plt>
  435e30:	ldur	w8, [x29, #-92]
  435e34:	cbz	w8, 435e44 <ferror@plt+0x34114>
  435e38:	ldur	w8, [x29, #-92]
  435e3c:	and	w8, w8, #0xf0
  435e40:	cbz	w8, 435e58 <ferror@plt+0x34128>
  435e44:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435e48:	add	x0, x0, #0xf8
  435e4c:	bl	401cf0 <gettext@plt>
  435e50:	bl	401ca0 <printf@plt>
  435e54:	b	435edc <ferror@plt+0x341ac>
  435e58:	ldur	w8, [x29, #-92]
  435e5c:	and	w8, w8, #0xf
  435e60:	str	w8, [sp, #92]
  435e64:	mov	w8, #0x1                   	// #1
  435e68:	str	w8, [sp, #88]
  435e6c:	ldr	x0, [sp, #48]
  435e70:	bl	401ca0 <printf@plt>
  435e74:	str	wzr, [sp, #84]
  435e78:	ldr	w8, [sp, #84]
  435e7c:	cmp	w8, #0x4
  435e80:	b.ge	435ed4 <ferror@plt+0x341a4>  // b.tcont
  435e84:	ldr	w8, [sp, #92]
  435e88:	ldr	w9, [sp, #84]
  435e8c:	mov	w10, #0x1                   	// #1
  435e90:	lsl	w9, w10, w9
  435e94:	and	w8, w8, w9
  435e98:	cbz	w8, 435ec4 <ferror@plt+0x34194>
  435e9c:	ldr	w8, [sp, #88]
  435ea0:	cbz	w8, 435eac <ferror@plt+0x3417c>
  435ea4:	str	wzr, [sp, #88]
  435ea8:	b	435eb4 <ferror@plt+0x34184>
  435eac:	ldr	x0, [sp, #32]
  435eb0:	bl	401ca0 <printf@plt>
  435eb4:	ldr	w1, [sp, #84]
  435eb8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435ebc:	add	x0, x0, #0x214
  435ec0:	bl	401ca0 <printf@plt>
  435ec4:	ldr	w8, [sp, #84]
  435ec8:	add	w8, w8, #0x1
  435ecc:	str	w8, [sp, #84]
  435ed0:	b	435e78 <ferror@plt+0x34148>
  435ed4:	ldr	x0, [sp, #40]
  435ed8:	bl	401ca0 <printf@plt>
  435edc:	b	435ef4 <ferror@plt+0x341c4>
  435ee0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  435ee4:	add	x0, x0, #0x21b
  435ee8:	bl	401cf0 <gettext@plt>
  435eec:	bl	401ca0 <printf@plt>
  435ef0:	stur	wzr, [x29, #-84]
  435ef4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  435ef8:	add	x0, x0, #0xd8f
  435efc:	bl	401ca0 <printf@plt>
  435f00:	b	43533c <ferror@plt+0x3360c>
  435f04:	ldur	w8, [x29, #-84]
  435f08:	stur	w8, [x29, #-4]
  435f0c:	ldur	w0, [x29, #-4]
  435f10:	ldr	x28, [sp, #304]
  435f14:	ldp	x29, x30, [sp, #288]
  435f18:	add	sp, sp, #0x140
  435f1c:	ret
  435f20:	sub	sp, sp, #0x150
  435f24:	stp	x29, x30, [sp, #304]
  435f28:	str	x28, [sp, #320]
  435f2c:	add	x29, sp, #0x130
  435f30:	adrp	x8, 497000 <warn@@Base+0x25d44>
  435f34:	add	x8, x8, #0x9b
  435f38:	adrp	x9, 497000 <warn@@Base+0x25d44>
  435f3c:	add	x9, x9, #0x6b
  435f40:	stur	x0, [x29, #-16]
  435f44:	stur	x1, [x29, #-24]
  435f48:	stur	w2, [x29, #-28]
  435f4c:	stur	w3, [x29, #-32]
  435f50:	stur	w4, [x29, #-36]
  435f54:	stur	x5, [x29, #-48]
  435f58:	stur	x6, [x29, #-56]
  435f5c:	stur	x7, [x29, #-64]
  435f60:	str	x8, [sp, #16]
  435f64:	str	x9, [sp, #8]
  435f68:	ldur	w8, [x29, #-32]
  435f6c:	cbnz	w8, 435fcc <ferror@plt+0x3429c>
  435f70:	ldur	w8, [x29, #-36]
  435f74:	cbz	w8, 435fcc <ferror@plt+0x3429c>
  435f78:	ldur	x8, [x29, #-48]
  435f7c:	add	x8, x8, #0x4
  435f80:	stur	x8, [x29, #-48]
  435f84:	ldur	x0, [x29, #-16]
  435f88:	ldur	x1, [x29, #-24]
  435f8c:	ldur	x2, [x29, #-64]
  435f90:	ldur	x3, [x29, #-56]
  435f94:	ldur	x4, [x29, #-48]
  435f98:	sub	x5, x29, #0x1c
  435f9c:	sub	x6, x29, #0x50
  435fa0:	mov	x8, xzr
  435fa4:	mov	x7, x8
  435fa8:	bl	4341f8 <ferror@plt+0x324c8>
  435fac:	cbnz	w0, 435fb8 <ferror@plt+0x34288>
  435fb0:	stur	wzr, [x29, #-4]
  435fb4:	b	43670c <ferror@plt+0x349dc>
  435fb8:	mov	w8, #0x4                   	// #4
  435fbc:	stur	w8, [x29, #-32]
  435fc0:	ldur	w8, [x29, #-36]
  435fc4:	subs	w8, w8, #0x1
  435fc8:	stur	w8, [x29, #-36]
  435fcc:	ldur	w8, [x29, #-32]
  435fd0:	cbnz	w8, 435fd8 <ferror@plt+0x342a8>
  435fd4:	b	436704 <ferror@plt+0x349d4>
  435fd8:	ldur	w8, [x29, #-32]
  435fdc:	subs	w8, w8, #0x1
  435fe0:	stur	w8, [x29, #-32]
  435fe4:	ldur	w8, [x29, #-28]
  435fe8:	lsr	w8, w8, #24
  435fec:	stur	w8, [x29, #-84]
  435ff0:	ldur	w8, [x29, #-28]
  435ff4:	lsl	w8, w8, #8
  435ff8:	stur	w8, [x29, #-28]
  435ffc:	ldur	w1, [x29, #-84]
  436000:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436004:	add	x0, x0, #0x69
  436008:	bl	401ca0 <printf@plt>
  43600c:	ldur	w8, [x29, #-84]
  436010:	and	w8, w8, #0xc0
  436014:	cbnz	w8, 436040 <ferror@plt+0x34310>
  436018:	ldur	w8, [x29, #-84]
  43601c:	and	w8, w8, #0x3f
  436020:	lsl	w8, w8, #3
  436024:	add	w8, w8, #0x8
  436028:	stur	w8, [x29, #-92]
  43602c:	ldur	w1, [x29, #-92]
  436030:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436034:	add	x0, x0, #0x235
  436038:	bl	401ca0 <printf@plt>
  43603c:	b	4366f8 <ferror@plt+0x349c8>
  436040:	ldur	w8, [x29, #-84]
  436044:	and	w8, w8, #0xc0
  436048:	cmp	w8, #0x80
  43604c:	b.ne	436180 <ferror@plt+0x34450>  // b.any
  436050:	ldur	w8, [x29, #-32]
  436054:	cbnz	w8, 4360b4 <ferror@plt+0x34384>
  436058:	ldur	w8, [x29, #-36]
  43605c:	cbz	w8, 4360b4 <ferror@plt+0x34384>
  436060:	ldur	x8, [x29, #-48]
  436064:	add	x8, x8, #0x4
  436068:	stur	x8, [x29, #-48]
  43606c:	ldur	x0, [x29, #-16]
  436070:	ldur	x1, [x29, #-24]
  436074:	ldur	x2, [x29, #-64]
  436078:	ldur	x3, [x29, #-56]
  43607c:	ldur	x4, [x29, #-48]
  436080:	sub	x5, x29, #0x1c
  436084:	sub	x6, x29, #0x50
  436088:	mov	x8, xzr
  43608c:	mov	x7, x8
  436090:	bl	4341f8 <ferror@plt+0x324c8>
  436094:	cbnz	w0, 4360a0 <ferror@plt+0x34370>
  436098:	stur	wzr, [x29, #-4]
  43609c:	b	43670c <ferror@plt+0x349dc>
  4360a0:	mov	w8, #0x4                   	// #4
  4360a4:	stur	w8, [x29, #-32]
  4360a8:	ldur	w8, [x29, #-36]
  4360ac:	subs	w8, w8, #0x1
  4360b0:	stur	w8, [x29, #-36]
  4360b4:	ldur	w8, [x29, #-32]
  4360b8:	cbz	w8, 4360e4 <ferror@plt+0x343b4>
  4360bc:	ldur	w8, [x29, #-32]
  4360c0:	subs	w8, w8, #0x1
  4360c4:	stur	w8, [x29, #-32]
  4360c8:	ldur	w8, [x29, #-28]
  4360cc:	lsr	w8, w8, #24
  4360d0:	stur	w8, [x29, #-88]
  4360d4:	ldur	w8, [x29, #-28]
  4360d8:	lsl	w8, w8, #8
  4360dc:	stur	w8, [x29, #-28]
  4360e0:	b	4360f8 <ferror@plt+0x343c8>
  4360e4:	ldr	x0, [sp, #16]
  4360e8:	bl	401cf0 <gettext@plt>
  4360ec:	bl	401ca0 <printf@plt>
  4360f0:	stur	wzr, [x29, #-4]
  4360f4:	b	43670c <ferror@plt+0x349dc>
  4360f8:	ldur	w1, [x29, #-88]
  4360fc:	ldr	x0, [sp, #8]
  436100:	bl	401ca0 <printf@plt>
  436104:	ldur	w8, [x29, #-84]
  436108:	cmp	w8, #0x80
  43610c:	b.ne	43612c <ferror@plt+0x343fc>  // b.any
  436110:	ldur	w8, [x29, #-88]
  436114:	cbnz	w8, 43612c <ferror@plt+0x343fc>
  436118:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43611c:	add	x0, x0, #0xaf
  436120:	bl	401cf0 <gettext@plt>
  436124:	bl	401ca0 <printf@plt>
  436128:	b	43617c <ferror@plt+0x3444c>
  43612c:	ldur	w8, [x29, #-84]
  436130:	and	w8, w8, #0x1f
  436134:	ldur	w9, [x29, #-88]
  436138:	orr	w8, w9, w8, lsl #8
  43613c:	stur	w8, [x29, #-96]
  436140:	ldur	w8, [x29, #-84]
  436144:	and	w8, w8, #0x20
  436148:	cbz	w8, 43615c <ferror@plt+0x3442c>
  43614c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436150:	add	x0, x0, #0x247
  436154:	bl	401ca0 <printf@plt>
  436158:	b	436168 <ferror@plt+0x34438>
  43615c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436160:	add	x0, x0, #0xe6
  436164:	bl	401ca0 <printf@plt>
  436168:	ldur	w0, [x29, #-96]
  43616c:	bl	436720 <ferror@plt+0x349f0>
  436170:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436174:	add	x0, x0, #0xc0
  436178:	bl	401ca0 <printf@plt>
  43617c:	b	4366f8 <ferror@plt+0x349c8>
  436180:	ldur	w8, [x29, #-84]
  436184:	and	w8, w8, #0xf0
  436188:	cmp	w8, #0xc0
  43618c:	b.ne	436468 <ferror@plt+0x34738>  // b.any
  436190:	stur	wzr, [x29, #-104]
  436194:	stur	wzr, [x29, #-108]
  436198:	ldur	w8, [x29, #-104]
  43619c:	ldur	w9, [x29, #-84]
  4361a0:	and	w9, w9, #0xf
  4361a4:	cmp	w8, w9
  4361a8:	b.cs	436334 <ferror@plt+0x34604>  // b.hs, b.nlast
  4361ac:	ldur	w8, [x29, #-32]
  4361b0:	cbnz	w8, 436210 <ferror@plt+0x344e0>
  4361b4:	ldur	w8, [x29, #-36]
  4361b8:	cbz	w8, 436210 <ferror@plt+0x344e0>
  4361bc:	ldur	x8, [x29, #-48]
  4361c0:	add	x8, x8, #0x4
  4361c4:	stur	x8, [x29, #-48]
  4361c8:	ldur	x0, [x29, #-16]
  4361cc:	ldur	x1, [x29, #-24]
  4361d0:	ldur	x2, [x29, #-64]
  4361d4:	ldur	x3, [x29, #-56]
  4361d8:	ldur	x4, [x29, #-48]
  4361dc:	sub	x5, x29, #0x1c
  4361e0:	sub	x6, x29, #0x50
  4361e4:	mov	x8, xzr
  4361e8:	mov	x7, x8
  4361ec:	bl	4341f8 <ferror@plt+0x324c8>
  4361f0:	cbnz	w0, 4361fc <ferror@plt+0x344cc>
  4361f4:	stur	wzr, [x29, #-4]
  4361f8:	b	43670c <ferror@plt+0x349dc>
  4361fc:	mov	w8, #0x4                   	// #4
  436200:	stur	w8, [x29, #-32]
  436204:	ldur	w8, [x29, #-36]
  436208:	subs	w8, w8, #0x1
  43620c:	stur	w8, [x29, #-36]
  436210:	ldur	w8, [x29, #-32]
  436214:	cbz	w8, 436240 <ferror@plt+0x34510>
  436218:	ldur	w8, [x29, #-32]
  43621c:	subs	w8, w8, #0x1
  436220:	stur	w8, [x29, #-32]
  436224:	ldur	w8, [x29, #-28]
  436228:	lsr	w8, w8, #24
  43622c:	stur	w8, [x29, #-88]
  436230:	ldur	w8, [x29, #-28]
  436234:	lsl	w8, w8, #8
  436238:	stur	w8, [x29, #-28]
  43623c:	b	436254 <ferror@plt+0x34524>
  436240:	ldr	x0, [sp, #16]
  436244:	bl	401cf0 <gettext@plt>
  436248:	bl	401ca0 <printf@plt>
  43624c:	stur	wzr, [x29, #-4]
  436250:	b	43670c <ferror@plt+0x349dc>
  436254:	ldur	w1, [x29, #-88]
  436258:	ldr	x0, [sp, #8]
  43625c:	bl	401ca0 <printf@plt>
  436260:	ldur	w8, [x29, #-88]
  436264:	lsr	w8, w8, #4
  436268:	stur	w8, [x29, #-100]
  43626c:	ldur	w8, [x29, #-100]
  436270:	cmp	w8, #0xf
  436274:	b.eq	4362c0 <ferror@plt+0x34590>  // b.none
  436278:	ldur	w8, [x29, #-108]
  43627c:	mov	w9, #0x2                   	// #2
  436280:	mul	w8, w8, w9
  436284:	ldur	w9, [x29, #-104]
  436288:	mov	w10, w9
  43628c:	mov	x11, #0x8                   	// #8
  436290:	mul	x10, x11, x10
  436294:	add	x12, sp, #0x38
  436298:	str	w8, [x12, x10]
  43629c:	ldur	w8, [x29, #-100]
  4362a0:	ldur	w9, [x29, #-104]
  4362a4:	mov	w10, w9
  4362a8:	mul	x10, x11, x10
  4362ac:	add	x10, x12, x10
  4362b0:	str	w8, [x10, #4]
  4362b4:	ldur	w8, [x29, #-104]
  4362b8:	add	w8, w8, #0x1
  4362bc:	stur	w8, [x29, #-104]
  4362c0:	ldur	w8, [x29, #-88]
  4362c4:	and	w8, w8, #0xf
  4362c8:	stur	w8, [x29, #-100]
  4362cc:	ldur	w8, [x29, #-100]
  4362d0:	cmp	w8, #0xf
  4362d4:	b.eq	436324 <ferror@plt+0x345f4>  // b.none
  4362d8:	ldur	w8, [x29, #-108]
  4362dc:	mov	w9, #0x2                   	// #2
  4362e0:	mul	w8, w8, w9
  4362e4:	add	w8, w8, #0x1
  4362e8:	ldur	w9, [x29, #-104]
  4362ec:	mov	w10, w9
  4362f0:	mov	x11, #0x8                   	// #8
  4362f4:	mul	x10, x11, x10
  4362f8:	add	x12, sp, #0x38
  4362fc:	str	w8, [x12, x10]
  436300:	ldur	w8, [x29, #-100]
  436304:	ldur	w9, [x29, #-104]
  436308:	mov	w10, w9
  43630c:	mul	x10, x11, x10
  436310:	add	x10, x12, x10
  436314:	str	w8, [x10, #4]
  436318:	ldur	w8, [x29, #-104]
  43631c:	add	w8, w8, #0x1
  436320:	stur	w8, [x29, #-104]
  436324:	ldur	w8, [x29, #-108]
  436328:	add	w8, w8, #0x1
  43632c:	stur	w8, [x29, #-108]
  436330:	b	436198 <ferror@plt+0x34468>
  436334:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436338:	add	x0, x0, #0x255
  43633c:	bl	401cf0 <gettext@plt>
  436340:	bl	401ca0 <printf@plt>
  436344:	ldur	w8, [x29, #-104]
  436348:	cbnz	w8, 436360 <ferror@plt+0x34630>
  43634c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436350:	add	x0, x0, #0x261
  436354:	bl	401cf0 <gettext@plt>
  436358:	bl	401ca0 <printf@plt>
  43635c:	b	436458 <ferror@plt+0x34728>
  436360:	ldur	w8, [x29, #-104]
  436364:	subs	w8, w8, #0x1
  436368:	stur	w8, [x29, #-100]
  43636c:	ldur	w8, [x29, #-108]
  436370:	mov	w9, #0x2                   	// #2
  436374:	mul	w8, w8, w9
  436378:	stur	w8, [x29, #-108]
  43637c:	ldur	w8, [x29, #-108]
  436380:	cmp	w8, #0x0
  436384:	cset	w8, ls  // ls = plast
  436388:	tbnz	w8, #0, 436458 <ferror@plt+0x34728>
  43638c:	ldur	w8, [x29, #-100]
  436390:	mov	w9, w8
  436394:	mov	x10, #0x8                   	// #8
  436398:	mul	x9, x10, x9
  43639c:	add	x10, sp, #0x38
  4363a0:	ldr	w8, [x10, x9]
  4363a4:	ldur	w11, [x29, #-108]
  4363a8:	subs	w11, w11, #0x1
  4363ac:	cmp	w8, w11
  4363b0:	b.ne	43640c <ferror@plt+0x346dc>  // b.any
  4363b4:	ldur	w8, [x29, #-100]
  4363b8:	mov	w9, w8
  4363bc:	mov	x10, #0x8                   	// #8
  4363c0:	mul	x9, x10, x9
  4363c4:	add	x11, sp, #0x38
  4363c8:	add	x9, x11, x9
  4363cc:	ldr	w8, [x9, #4]
  4363d0:	mov	w9, w8
  4363d4:	mul	x9, x10, x9
  4363d8:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  4363dc:	add	x10, x10, #0x978
  4363e0:	add	x9, x10, x9
  4363e4:	ldr	x9, [x9]
  4363e8:	stur	x9, [x29, #-120]
  4363ec:	ldur	w8, [x29, #-100]
  4363f0:	cmp	w8, #0x0
  4363f4:	cset	w8, ls  // ls = plast
  4363f8:	tbnz	w8, #0, 436408 <ferror@plt+0x346d8>
  4363fc:	ldur	w8, [x29, #-100]
  436400:	subs	w8, w8, #0x1
  436404:	stur	w8, [x29, #-100]
  436408:	b	43641c <ferror@plt+0x346ec>
  43640c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436410:	add	x0, x0, #0x284
  436414:	bl	401cf0 <gettext@plt>
  436418:	stur	x0, [x29, #-120]
  43641c:	ldur	x0, [x29, #-120]
  436420:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  436424:	add	x8, x8, #0x700
  436428:	ldr	x1, [x8]
  43642c:	bl	401910 <fputs@plt>
  436430:	ldur	w9, [x29, #-108]
  436434:	cmp	w9, #0x1
  436438:	b.ls	436448 <ferror@plt+0x34718>  // b.plast
  43643c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  436440:	add	x0, x0, #0x4f8
  436444:	bl	401ca0 <printf@plt>
  436448:	ldur	w8, [x29, #-108]
  43644c:	subs	w8, w8, #0x1
  436450:	stur	w8, [x29, #-108]
  436454:	b	43637c <ferror@plt+0x3464c>
  436458:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43645c:	add	x0, x0, #0xc0
  436460:	bl	401ca0 <printf@plt>
  436464:	b	4366f8 <ferror@plt+0x349c8>
  436468:	ldur	w8, [x29, #-84]
  43646c:	cmp	w8, #0xd0
  436470:	b.ne	436484 <ferror@plt+0x34754>  // b.any
  436474:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436478:	add	x0, x0, #0x28a
  43647c:	bl	401ca0 <printf@plt>
  436480:	b	4366f8 <ferror@plt+0x349c8>
  436484:	ldur	w8, [x29, #-84]
  436488:	cmp	w8, #0xd1
  43648c:	b.ne	4364a0 <ferror@plt+0x34770>  // b.any
  436490:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436494:	add	x0, x0, #0x29a
  436498:	bl	401ca0 <printf@plt>
  43649c:	b	4366f8 <ferror@plt+0x349c8>
  4364a0:	ldur	w8, [x29, #-84]
  4364a4:	cmp	w8, #0xd2
  4364a8:	b.ne	436680 <ferror@plt+0x34950>  // b.any
  4364ac:	str	wzr, [sp, #40]
  4364b0:	ldr	w8, [sp, #40]
  4364b4:	mov	w9, w8
  4364b8:	cmp	x9, #0x9
  4364bc:	b.cs	4365c0 <ferror@plt+0x34890>  // b.hs, b.nlast
  4364c0:	ldur	w8, [x29, #-32]
  4364c4:	cbnz	w8, 436524 <ferror@plt+0x347f4>
  4364c8:	ldur	w8, [x29, #-36]
  4364cc:	cbz	w8, 436524 <ferror@plt+0x347f4>
  4364d0:	ldur	x8, [x29, #-48]
  4364d4:	add	x8, x8, #0x4
  4364d8:	stur	x8, [x29, #-48]
  4364dc:	ldur	x0, [x29, #-16]
  4364e0:	ldur	x1, [x29, #-24]
  4364e4:	ldur	x2, [x29, #-64]
  4364e8:	ldur	x3, [x29, #-56]
  4364ec:	ldur	x4, [x29, #-48]
  4364f0:	sub	x5, x29, #0x1c
  4364f4:	sub	x6, x29, #0x50
  4364f8:	mov	x8, xzr
  4364fc:	mov	x7, x8
  436500:	bl	4341f8 <ferror@plt+0x324c8>
  436504:	cbnz	w0, 436510 <ferror@plt+0x347e0>
  436508:	stur	wzr, [x29, #-4]
  43650c:	b	43670c <ferror@plt+0x349dc>
  436510:	mov	w8, #0x4                   	// #4
  436514:	stur	w8, [x29, #-32]
  436518:	ldur	w8, [x29, #-36]
  43651c:	subs	w8, w8, #0x1
  436520:	stur	w8, [x29, #-36]
  436524:	ldur	w8, [x29, #-32]
  436528:	cbz	w8, 436564 <ferror@plt+0x34834>
  43652c:	ldur	w8, [x29, #-32]
  436530:	subs	w8, w8, #0x1
  436534:	stur	w8, [x29, #-32]
  436538:	ldur	w8, [x29, #-28]
  43653c:	lsr	w8, w8, #24
  436540:	ldr	w9, [sp, #40]
  436544:	mov	w10, w9
  436548:	add	x11, sp, #0x2f
  43654c:	add	x10, x11, x10
  436550:	strb	w8, [x10]
  436554:	ldur	w8, [x29, #-28]
  436558:	lsl	w8, w8, #8
  43655c:	stur	w8, [x29, #-28]
  436560:	b	436578 <ferror@plt+0x34848>
  436564:	ldr	x0, [sp, #16]
  436568:	bl	401cf0 <gettext@plt>
  43656c:	bl	401ca0 <printf@plt>
  436570:	stur	wzr, [x29, #-4]
  436574:	b	43670c <ferror@plt+0x349dc>
  436578:	ldr	w8, [sp, #40]
  43657c:	mov	w9, w8
  436580:	add	x10, sp, #0x2f
  436584:	ldrb	w1, [x10, x9]
  436588:	ldr	x0, [sp, #8]
  43658c:	str	x10, [sp]
  436590:	bl	401ca0 <printf@plt>
  436594:	ldr	w8, [sp, #40]
  436598:	mov	w9, w8
  43659c:	ldr	x10, [sp]
  4365a0:	ldrb	w8, [x10, x9]
  4365a4:	and	w8, w8, #0x80
  4365a8:	cbnz	w8, 4365b0 <ferror@plt+0x34880>
  4365ac:	b	4365c0 <ferror@plt+0x34890>
  4365b0:	ldr	w8, [sp, #40]
  4365b4:	add	w8, w8, #0x1
  4365b8:	str	w8, [sp, #40]
  4365bc:	b	4364b0 <ferror@plt+0x34780>
  4365c0:	ldr	w8, [sp, #40]
  4365c4:	mov	w9, w8
  4365c8:	cmp	x9, #0x9
  4365cc:	b.ne	4365e8 <ferror@plt+0x348b8>  // b.any
  4365d0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4365d4:	add	x0, x0, #0x2b0
  4365d8:	bl	401cf0 <gettext@plt>
  4365dc:	bl	4712bc <warn@@Base>
  4365e0:	stur	wzr, [x29, #-4]
  4365e4:	b	43670c <ferror@plt+0x349dc>
  4365e8:	ldr	w8, [sp, #40]
  4365ec:	mov	w9, w8
  4365f0:	add	x10, sp, #0x2f
  4365f4:	add	x9, x10, x9
  4365f8:	add	x1, x9, #0x1
  4365fc:	mov	x0, x10
  436600:	mov	w8, wzr
  436604:	mov	w2, w8
  436608:	add	x3, sp, #0x24
  43660c:	mov	x9, xzr
  436610:	mov	x4, x9
  436614:	bl	44a2a0 <ferror@plt+0x48570>
  436618:	str	x0, [sp, #24]
  43661c:	ldr	w8, [sp, #36]
  436620:	ldr	w11, [sp, #40]
  436624:	add	w11, w11, #0x1
  436628:	cmp	w8, w11
  43662c:	b.ne	436634 <ferror@plt+0x34904>  // b.any
  436630:	b	436654 <ferror@plt+0x34924>
  436634:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436638:	add	x0, x0, #0x116
  43663c:	adrp	x1, 482000 <warn@@Base+0x10d44>
  436640:	add	x1, x1, #0x43f
  436644:	mov	w2, #0x2336                	// #9014
  436648:	adrp	x3, 497000 <warn@@Base+0x25d44>
  43664c:	add	x3, x3, #0x2db
  436650:	bl	401cb0 <__assert_fail@plt>
  436654:	ldr	x8, [sp, #24]
  436658:	mov	x9, #0x8                   	// #8
  43665c:	mul	x8, x8, x9
  436660:	add	x8, x8, #0x408
  436664:	str	x8, [sp, #24]
  436668:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43666c:	add	x0, x0, #0x389
  436670:	bl	401cf0 <gettext@plt>
  436674:	ldr	x1, [sp, #24]
  436678:	bl	401ca0 <printf@plt>
  43667c:	b	4366f8 <ferror@plt+0x349c8>
  436680:	ldur	w8, [x29, #-84]
  436684:	and	w8, w8, #0xf0
  436688:	cmp	w8, #0xe0
  43668c:	b.ne	4366e8 <ferror@plt+0x349b8>  // b.any
  436690:	ldur	w8, [x29, #-84]
  436694:	and	w8, w8, #0xf
  436698:	cmp	w8, #0x7
  43669c:	b.ne	4366b0 <ferror@plt+0x34980>  // b.any
  4366a0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4366a4:	add	x0, x0, #0x397
  4366a8:	bl	401ca0 <printf@plt>
  4366ac:	b	4366e4 <ferror@plt+0x349b4>
  4366b0:	ldur	w8, [x29, #-84]
  4366b4:	and	w8, w8, #0xf
  4366b8:	mov	w9, w8
  4366bc:	ubfx	x9, x9, #0, #32
  4366c0:	mov	x10, #0x8                   	// #8
  4366c4:	mul	x9, x10, x9
  4366c8:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  4366cc:	add	x10, x10, #0x978
  4366d0:	add	x9, x10, x9
  4366d4:	ldr	x1, [x9]
  4366d8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4366dc:	add	x0, x0, #0x3a3
  4366e0:	bl	401ca0 <printf@plt>
  4366e4:	b	4366f8 <ferror@plt+0x349c8>
  4366e8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4366ec:	add	x0, x0, #0x21b
  4366f0:	bl	401cf0 <gettext@plt>
  4366f4:	bl	401ca0 <printf@plt>
  4366f8:	mov	w0, #0xa                   	// #10
  4366fc:	bl	401cd0 <putchar@plt>
  436700:	b	435f68 <ferror@plt+0x34238>
  436704:	mov	w8, #0x1                   	// #1
  436708:	stur	w8, [x29, #-4]
  43670c:	ldur	w0, [x29, #-4]
  436710:	ldr	x28, [sp, #320]
  436714:	ldp	x29, x30, [sp, #304]
  436718:	add	sp, sp, #0x150
  43671c:	ret
  436720:	sub	sp, sp, #0x20
  436724:	stp	x29, x30, [sp, #16]
  436728:	add	x29, sp, #0x10
  43672c:	mov	w8, #0xc                   	// #12
  436730:	stur	w0, [x29, #-4]
  436734:	str	w8, [sp, #8]
  436738:	ldur	w8, [x29, #-4]
  43673c:	cbz	w8, 4367b8 <ferror@plt+0x34a88>
  436740:	ldur	w8, [x29, #-4]
  436744:	and	w8, w8, #0x1
  436748:	cbz	w8, 43679c <ferror@plt+0x34a6c>
  43674c:	ldrsw	x8, [sp, #8]
  436750:	mov	x9, #0x8                   	// #8
  436754:	mul	x8, x9, x8
  436758:	adrp	x9, 4bb000 <warn@@Base+0x49d44>
  43675c:	add	x9, x9, #0x978
  436760:	add	x8, x9, x8
  436764:	ldr	x0, [x8]
  436768:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43676c:	add	x8, x8, #0x700
  436770:	ldr	x1, [x8]
  436774:	bl	401910 <fputs@plt>
  436778:	ldur	w10, [x29, #-4]
  43677c:	cmp	w10, #0x1
  436780:	b.ls	43679c <ferror@plt+0x34a6c>  // b.plast
  436784:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  436788:	add	x8, x8, #0x700
  43678c:	ldr	x1, [x8]
  436790:	adrp	x0, 485000 <warn@@Base+0x13d44>
  436794:	add	x0, x0, #0x4f8
  436798:	bl	401910 <fputs@plt>
  43679c:	ldur	w8, [x29, #-4]
  4367a0:	lsr	w8, w8, #1
  4367a4:	stur	w8, [x29, #-4]
  4367a8:	ldr	w8, [sp, #8]
  4367ac:	subs	w8, w8, #0x1
  4367b0:	str	w8, [sp, #8]
  4367b4:	b	436738 <ferror@plt+0x34a08>
  4367b8:	ldp	x29, x30, [sp, #16]
  4367bc:	add	sp, sp, #0x20
  4367c0:	ret
  4367c4:	sub	sp, sp, #0xd0
  4367c8:	stp	x29, x30, [sp, #192]
  4367cc:	add	x29, sp, #0xc0
  4367d0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4367d4:	add	x8, x8, #0x544
  4367d8:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4367dc:	add	x9, x9, #0x578
  4367e0:	stur	x0, [x29, #-16]
  4367e4:	stur	x1, [x29, #-24]
  4367e8:	stur	x2, [x29, #-32]
  4367ec:	ldur	x10, [x29, #-24]
  4367f0:	str	xzr, [x10, #8]
  4367f4:	ldur	x10, [x29, #-16]
  4367f8:	ldr	w11, [x10, #92]
  4367fc:	str	x8, [sp, #48]
  436800:	str	x9, [sp, #40]
  436804:	cbz	w11, 4368d4 <ferror@plt+0x34ba4>
  436808:	ldur	x0, [x29, #-16]
  43680c:	bl	41c9f4 <ferror@plt+0x1acc4>
  436810:	cbnz	w0, 43681c <ferror@plt+0x34aec>
  436814:	stur	wzr, [x29, #-4]
  436818:	b	436e98 <ferror@plt+0x35168>
  43681c:	ldur	x8, [x29, #-16]
  436820:	ldr	x8, [x8, #120]
  436824:	stur	x8, [x29, #-64]
  436828:	ldur	x8, [x29, #-64]
  43682c:	ldur	x9, [x29, #-16]
  436830:	ldr	x9, [x9, #120]
  436834:	ldur	x10, [x29, #-16]
  436838:	ldr	w11, [x10, #92]
  43683c:	mov	w10, w11
  436840:	mov	x12, #0x40                  	// #64
  436844:	mul	x10, x12, x10
  436848:	add	x9, x9, x10
  43684c:	cmp	x8, x9
  436850:	b.cs	4368d4 <ferror@plt+0x34ba4>  // b.hs, b.nlast
  436854:	ldur	x8, [x29, #-64]
  436858:	ldr	x8, [x8]
  43685c:	cmp	x8, #0x1
  436860:	b.eq	436868 <ferror@plt+0x34b38>  // b.none
  436864:	b	4368c4 <ferror@plt+0x34b94>
  436868:	ldur	x8, [x29, #-32]
  43686c:	ldr	x8, [x8, #16]
  436870:	ldur	x9, [x29, #-64]
  436874:	ldr	x9, [x9, #24]
  436878:	cmp	x8, x9
  43687c:	b.cc	4368c4 <ferror@plt+0x34b94>  // b.lo, b.ul, b.last
  436880:	ldur	x8, [x29, #-32]
  436884:	ldr	x8, [x8, #16]
  436888:	ldur	x9, [x29, #-32]
  43688c:	ldr	x9, [x9, #32]
  436890:	add	x8, x8, x9
  436894:	ldur	x9, [x29, #-64]
  436898:	ldr	x9, [x9, #24]
  43689c:	ldur	x10, [x29, #-64]
  4368a0:	ldr	x10, [x10, #48]
  4368a4:	add	x9, x9, x10
  4368a8:	cmp	x8, x9
  4368ac:	b.hi	4368c4 <ferror@plt+0x34b94>  // b.pmore
  4368b0:	ldur	x8, [x29, #-64]
  4368b4:	ldr	x8, [x8, #24]
  4368b8:	ldur	x9, [x29, #-24]
  4368bc:	str	x8, [x9, #40]
  4368c0:	b	4368d4 <ferror@plt+0x34ba4>
  4368c4:	ldur	x8, [x29, #-64]
  4368c8:	add	x8, x8, #0x40
  4368cc:	stur	x8, [x29, #-64]
  4368d0:	b	436828 <ferror@plt+0x34af8>
  4368d4:	ldur	x8, [x29, #-32]
  4368d8:	ldr	x8, [x8, #32]
  4368dc:	stur	x8, [x29, #-40]
  4368e0:	ldur	x1, [x29, #-16]
  4368e4:	ldur	x8, [x29, #-32]
  4368e8:	ldr	x2, [x8, #24]
  4368ec:	ldur	x4, [x29, #-40]
  4368f0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4368f4:	add	x0, x0, #0x514
  4368f8:	str	x1, [sp, #32]
  4368fc:	str	x2, [sp, #24]
  436900:	str	x4, [sp, #16]
  436904:	bl	401cf0 <gettext@plt>
  436908:	mov	x8, xzr
  43690c:	str	x0, [sp, #8]
  436910:	mov	x0, x8
  436914:	ldr	x1, [sp, #32]
  436918:	ldr	x2, [sp, #24]
  43691c:	mov	x3, #0x1                   	// #1
  436920:	ldr	x4, [sp, #16]
  436924:	ldr	x5, [sp, #8]
  436928:	bl	4020ec <ferror@plt+0x3bc>
  43692c:	str	x0, [sp, #88]
  436930:	ldr	x8, [sp, #88]
  436934:	cbnz	x8, 436940 <ferror@plt+0x34c10>
  436938:	stur	wzr, [x29, #-4]
  43693c:	b	436e98 <ferror@plt+0x35168>
  436940:	ldur	x8, [x29, #-40]
  436944:	ldr	x9, [sp, #48]
  436948:	ldr	w10, [x9]
  43694c:	mov	w11, #0x3                   	// #3
  436950:	mul	w10, w11, w10
  436954:	mov	w12, w10
  436958:	ubfx	x12, x12, #0, #32
  43695c:	udiv	x8, x8, x12
  436960:	ldur	x12, [x29, #-24]
  436964:	str	x8, [x12, #8]
  436968:	ldur	x8, [x29, #-24]
  43696c:	ldr	x0, [x8, #8]
  436970:	mov	x1, #0x30                  	// #48
  436974:	bl	44a9bc <ferror@plt+0x48c8c>
  436978:	ldur	x8, [x29, #-24]
  43697c:	str	x0, [x8]
  436980:	ldur	x8, [x29, #-24]
  436984:	ldr	x8, [x8]
  436988:	stur	x8, [x29, #-72]
  43698c:	ldr	x8, [sp, #88]
  436990:	str	x8, [sp, #80]
  436994:	ldr	x8, [sp, #80]
  436998:	ldr	x9, [sp, #88]
  43699c:	ldur	x10, [x29, #-40]
  4369a0:	add	x9, x9, x10
  4369a4:	ldr	x10, [sp, #48]
  4369a8:	ldr	w11, [x10]
  4369ac:	mov	w12, #0x3                   	// #3
  4369b0:	mul	w11, w12, w11
  4369b4:	mov	w13, w11
  4369b8:	ubfx	x13, x13, #0, #32
  4369bc:	mov	x14, xzr
  4369c0:	subs	x13, x14, x13
  4369c4:	add	x9, x9, x13
  4369c8:	cmp	x8, x9
  4369cc:	b.hi	436ae4 <ferror@plt+0x34db4>  // b.pmore
  4369d0:	ldur	x8, [x29, #-72]
  4369d4:	mov	w9, #0x0                   	// #0
  4369d8:	strh	w9, [x8]
  4369dc:	ldur	x8, [x29, #-72]
  4369e0:	strh	w9, [x8, #16]
  4369e4:	ldur	x8, [x29, #-72]
  4369e8:	strh	w9, [x8, #32]
  4369ec:	ldr	x8, [sp, #40]
  4369f0:	ldr	x10, [x8]
  4369f4:	ldr	x0, [sp, #80]
  4369f8:	ldr	x11, [sp, #48]
  4369fc:	ldr	w1, [x11]
  436a00:	blr	x10
  436a04:	ldur	x8, [x29, #-72]
  436a08:	str	x0, [x8, #8]
  436a0c:	ldr	x8, [sp, #48]
  436a10:	ldr	w9, [x8]
  436a14:	mov	w10, w9
  436a18:	ldr	x11, [sp, #80]
  436a1c:	add	x10, x11, x10
  436a20:	str	x10, [sp, #80]
  436a24:	ldr	x10, [sp, #40]
  436a28:	ldr	x11, [x10]
  436a2c:	ldr	x0, [sp, #80]
  436a30:	ldr	w1, [x8]
  436a34:	blr	x11
  436a38:	ldur	x8, [x29, #-72]
  436a3c:	str	x0, [x8, #24]
  436a40:	ldr	x8, [sp, #48]
  436a44:	ldr	w9, [x8]
  436a48:	mov	w10, w9
  436a4c:	ldr	x11, [sp, #80]
  436a50:	add	x10, x11, x10
  436a54:	str	x10, [sp, #80]
  436a58:	ldr	x10, [sp, #40]
  436a5c:	ldr	x11, [x10]
  436a60:	ldr	x0, [sp, #80]
  436a64:	ldr	w1, [x8]
  436a68:	blr	x11
  436a6c:	ldur	x8, [x29, #-72]
  436a70:	str	x0, [x8, #40]
  436a74:	ldr	x8, [sp, #48]
  436a78:	ldr	w9, [x8]
  436a7c:	mov	w10, w9
  436a80:	ldr	x11, [sp, #80]
  436a84:	add	x10, x11, x10
  436a88:	str	x10, [sp, #80]
  436a8c:	ldur	x10, [x29, #-24]
  436a90:	ldr	x10, [x10, #40]
  436a94:	ldur	x11, [x29, #-72]
  436a98:	ldr	x12, [x11, #8]
  436a9c:	add	x10, x12, x10
  436aa0:	str	x10, [x11, #8]
  436aa4:	ldur	x10, [x29, #-24]
  436aa8:	ldr	x10, [x10, #40]
  436aac:	ldur	x11, [x29, #-72]
  436ab0:	ldr	x12, [x11, #24]
  436ab4:	add	x10, x12, x10
  436ab8:	str	x10, [x11, #24]
  436abc:	ldur	x10, [x29, #-24]
  436ac0:	ldr	x10, [x10, #40]
  436ac4:	ldur	x11, [x29, #-72]
  436ac8:	ldr	x12, [x11, #40]
  436acc:	add	x10, x12, x10
  436ad0:	str	x10, [x11, #40]
  436ad4:	ldur	x8, [x29, #-72]
  436ad8:	add	x8, x8, #0x30
  436adc:	stur	x8, [x29, #-72]
  436ae0:	b	436994 <ferror@plt+0x34c64>
  436ae4:	ldr	x0, [sp, #88]
  436ae8:	bl	401bd0 <free@plt>
  436aec:	ldur	x8, [x29, #-16]
  436af0:	ldr	x8, [x8, #112]
  436af4:	stur	x8, [x29, #-80]
  436af8:	ldur	x8, [x29, #-80]
  436afc:	ldur	x9, [x29, #-16]
  436b00:	ldr	x9, [x9, #112]
  436b04:	ldur	x10, [x29, #-16]
  436b08:	ldr	w11, [x10, #100]
  436b0c:	mov	w10, w11
  436b10:	mov	x12, #0x50                  	// #80
  436b14:	mul	x10, x12, x10
  436b18:	add	x9, x9, x10
  436b1c:	cmp	x8, x9
  436b20:	b.cs	436e90 <ferror@plt+0x35160>  // b.hs, b.nlast
  436b24:	ldur	x8, [x29, #-80]
  436b28:	ldr	w9, [x8, #4]
  436b2c:	cmp	w9, #0x4
  436b30:	b.ne	436b78 <ferror@plt+0x34e48>  // b.any
  436b34:	ldur	x8, [x29, #-80]
  436b38:	ldr	w9, [x8, #44]
  436b3c:	ldur	x8, [x29, #-16]
  436b40:	ldr	w10, [x8, #100]
  436b44:	cmp	w9, w10
  436b48:	b.cs	436b78 <ferror@plt+0x34e48>  // b.hs, b.nlast
  436b4c:	ldur	x8, [x29, #-16]
  436b50:	ldr	x8, [x8, #112]
  436b54:	ldur	x9, [x29, #-80]
  436b58:	ldr	w10, [x9, #44]
  436b5c:	mov	w9, w10
  436b60:	mov	x11, #0x50                  	// #80
  436b64:	mul	x9, x11, x9
  436b68:	add	x8, x8, x9
  436b6c:	ldur	x9, [x29, #-32]
  436b70:	cmp	x8, x9
  436b74:	b.eq	436b7c <ferror@plt+0x34e4c>  // b.none
  436b78:	b	436e80 <ferror@plt+0x35150>
  436b7c:	ldur	x0, [x29, #-16]
  436b80:	ldur	x8, [x29, #-80]
  436b84:	ldr	x1, [x8, #24]
  436b88:	ldur	x8, [x29, #-80]
  436b8c:	ldr	x2, [x8, #32]
  436b90:	sub	x3, x29, #0x58
  436b94:	sub	x4, x29, #0x30
  436b98:	bl	404d68 <ferror@plt+0x3038>
  436b9c:	cbnz	w0, 436bc8 <ferror@plt+0x34e98>
  436ba0:	ldur	x8, [x29, #-24]
  436ba4:	ldr	x0, [x8]
  436ba8:	bl	401bd0 <free@plt>
  436bac:	ldur	x8, [x29, #-24]
  436bb0:	mov	x9, xzr
  436bb4:	str	x9, [x8]
  436bb8:	ldur	x8, [x29, #-24]
  436bbc:	str	xzr, [x8, #8]
  436bc0:	stur	wzr, [x29, #-4]
  436bc4:	b	436e98 <ferror@plt+0x35168>
  436bc8:	ldur	x8, [x29, #-88]
  436bcc:	str	x8, [sp, #96]
  436bd0:	ldr	x8, [sp, #96]
  436bd4:	ldur	x9, [x29, #-88]
  436bd8:	ldur	x10, [x29, #-48]
  436bdc:	mov	x11, #0x18                  	// #24
  436be0:	mul	x10, x11, x10
  436be4:	add	x9, x9, x10
  436be8:	cmp	x8, x9
  436bec:	b.cs	436e78 <ferror@plt+0x35148>  // b.hs, b.nlast
  436bf0:	ldur	x0, [x29, #-16]
  436bf4:	ldr	x8, [sp, #96]
  436bf8:	ldr	x1, [x8, #8]
  436bfc:	bl	4061cc <ferror@plt+0x449c>
  436c00:	str	w0, [sp, #56]
  436c04:	ldr	w9, [sp, #56]
  436c08:	mov	w0, w9
  436c0c:	bl	42b7d0 <ferror@plt+0x29aa0>
  436c10:	str	x0, [sp, #64]
  436c14:	ldr	x8, [sp, #64]
  436c18:	cbnz	x8, 436c34 <ferror@plt+0x34f04>
  436c1c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436c20:	add	x0, x0, #0x521
  436c24:	bl	401cf0 <gettext@plt>
  436c28:	ldr	w1, [sp, #56]
  436c2c:	bl	4712bc <warn@@Base>
  436c30:	b	436e68 <ferror@plt+0x35138>
  436c34:	ldr	x0, [sp, #64]
  436c38:	adrp	x1, 497000 <warn@@Base+0x25d44>
  436c3c:	add	x1, x1, #0x547
  436c40:	mov	x2, #0xd                   	// #13
  436c44:	bl	401a50 <strncmp@plt>
  436c48:	cbz	w0, 436c64 <ferror@plt+0x34f34>
  436c4c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436c50:	add	x0, x0, #0x555
  436c54:	bl	401cf0 <gettext@plt>
  436c58:	ldr	x1, [sp, #64]
  436c5c:	bl	4712bc <warn@@Base>
  436c60:	b	436e68 <ferror@plt+0x35138>
  436c64:	ldr	x8, [sp, #96]
  436c68:	ldr	x8, [x8]
  436c6c:	ldr	x9, [sp, #48]
  436c70:	ldr	w10, [x9]
  436c74:	mov	w11, #0x3                   	// #3
  436c78:	mul	w10, w11, w10
  436c7c:	mov	w12, w10
  436c80:	ubfx	x12, x12, #0, #32
  436c84:	udiv	x8, x8, x12
  436c88:	stur	x8, [x29, #-56]
  436c8c:	ldur	x8, [x29, #-56]
  436c90:	ldur	x12, [x29, #-24]
  436c94:	ldr	x12, [x12, #8]
  436c98:	cmp	x8, x12
  436c9c:	b.cc	436cb8 <ferror@plt+0x34f88>  // b.lo, b.ul, b.last
  436ca0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436ca4:	add	x0, x0, #0x57e
  436ca8:	bl	401cf0 <gettext@plt>
  436cac:	ldur	x1, [x29, #-56]
  436cb0:	bl	4712bc <warn@@Base>
  436cb4:	b	436e68 <ferror@plt+0x35138>
  436cb8:	ldr	x8, [sp, #96]
  436cbc:	ldr	x0, [x8, #8]
  436cc0:	bl	408f00 <ferror@plt+0x71d0>
  436cc4:	str	w0, [sp, #60]
  436cc8:	ldr	w9, [sp, #60]
  436ccc:	mov	w8, w9
  436cd0:	ldur	x10, [x29, #-24]
  436cd4:	ldr	x10, [x10, #56]
  436cd8:	cmp	x8, x10
  436cdc:	b.cc	436cf8 <ferror@plt+0x34fc8>  // b.lo, b.ul, b.last
  436ce0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  436ce4:	add	x0, x0, #0x5a9
  436ce8:	bl	401cf0 <gettext@plt>
  436cec:	ldr	w1, [sp, #60]
  436cf0:	bl	4712bc <warn@@Base>
  436cf4:	b	436e68 <ferror@plt+0x35138>
  436cf8:	ldur	x8, [x29, #-24]
  436cfc:	ldr	x8, [x8, #48]
  436d00:	ldr	w9, [sp, #60]
  436d04:	mov	w10, w9
  436d08:	mov	x11, #0x20                  	// #32
  436d0c:	mul	x10, x11, x10
  436d10:	add	x8, x8, x10
  436d14:	str	x8, [sp, #72]
  436d18:	ldr	x8, [sp, #96]
  436d1c:	ldr	x8, [x8]
  436d20:	ldr	x10, [sp, #48]
  436d24:	ldr	w9, [x10]
  436d28:	mov	w11, w9
  436d2c:	udiv	x8, x8, x11
  436d30:	mov	x11, #0x3                   	// #3
  436d34:	udiv	x12, x8, x11
  436d38:	mul	x11, x12, x11
  436d3c:	subs	x8, x8, x11
  436d40:	str	x8, [sp]
  436d44:	cbz	x8, 436d6c <ferror@plt+0x3503c>
  436d48:	b	436d4c <ferror@plt+0x3501c>
  436d4c:	ldr	x8, [sp]
  436d50:	cmp	x8, #0x1
  436d54:	b.eq	436dc0 <ferror@plt+0x35090>  // b.none
  436d58:	b	436d5c <ferror@plt+0x3502c>
  436d5c:	ldr	x8, [sp]
  436d60:	cmp	x8, #0x2
  436d64:	b.eq	436e14 <ferror@plt+0x350e4>  // b.none
  436d68:	b	436e68 <ferror@plt+0x35138>
  436d6c:	ldr	x8, [sp, #72]
  436d70:	ldr	w9, [x8, #28]
  436d74:	ldur	x8, [x29, #-24]
  436d78:	ldr	x8, [x8]
  436d7c:	ldur	x10, [x29, #-56]
  436d80:	mov	x11, #0x30                  	// #48
  436d84:	mul	x10, x11, x10
  436d88:	add	x8, x8, x10
  436d8c:	strh	w9, [x8]
  436d90:	ldr	x8, [sp, #96]
  436d94:	ldr	x8, [x8, #16]
  436d98:	ldr	x10, [sp, #72]
  436d9c:	ldr	x10, [x10]
  436da0:	add	x8, x8, x10
  436da4:	ldur	x10, [x29, #-24]
  436da8:	ldr	x10, [x10]
  436dac:	ldur	x12, [x29, #-56]
  436db0:	mul	x11, x11, x12
  436db4:	add	x10, x10, x11
  436db8:	str	x8, [x10, #8]
  436dbc:	b	436e68 <ferror@plt+0x35138>
  436dc0:	ldr	x8, [sp, #72]
  436dc4:	ldr	w9, [x8, #28]
  436dc8:	ldur	x8, [x29, #-24]
  436dcc:	ldr	x8, [x8]
  436dd0:	ldur	x10, [x29, #-56]
  436dd4:	mov	x11, #0x30                  	// #48
  436dd8:	mul	x10, x11, x10
  436ddc:	add	x8, x8, x10
  436de0:	strh	w9, [x8, #16]
  436de4:	ldr	x8, [sp, #96]
  436de8:	ldr	x8, [x8, #16]
  436dec:	ldr	x10, [sp, #72]
  436df0:	ldr	x10, [x10]
  436df4:	add	x8, x8, x10
  436df8:	ldur	x10, [x29, #-24]
  436dfc:	ldr	x10, [x10]
  436e00:	ldur	x12, [x29, #-56]
  436e04:	mul	x11, x11, x12
  436e08:	add	x10, x10, x11
  436e0c:	str	x8, [x10, #24]
  436e10:	b	436e68 <ferror@plt+0x35138>
  436e14:	ldr	x8, [sp, #72]
  436e18:	ldr	w9, [x8, #28]
  436e1c:	ldur	x8, [x29, #-24]
  436e20:	ldr	x8, [x8]
  436e24:	ldur	x10, [x29, #-56]
  436e28:	mov	x11, #0x30                  	// #48
  436e2c:	mul	x10, x11, x10
  436e30:	add	x8, x8, x10
  436e34:	strh	w9, [x8, #32]
  436e38:	ldr	x8, [sp, #96]
  436e3c:	ldr	x8, [x8, #16]
  436e40:	ldr	x10, [sp, #72]
  436e44:	ldr	x10, [x10]
  436e48:	add	x8, x8, x10
  436e4c:	ldur	x10, [x29, #-24]
  436e50:	ldr	x10, [x10]
  436e54:	ldur	x12, [x29, #-56]
  436e58:	mul	x11, x11, x12
  436e5c:	add	x10, x10, x11
  436e60:	str	x8, [x10, #40]
  436e64:	b	436e68 <ferror@plt+0x35138>
  436e68:	ldr	x8, [sp, #96]
  436e6c:	add	x8, x8, #0x18
  436e70:	str	x8, [sp, #96]
  436e74:	b	436bd0 <ferror@plt+0x34ea0>
  436e78:	ldur	x0, [x29, #-88]
  436e7c:	bl	401bd0 <free@plt>
  436e80:	ldur	x8, [x29, #-80]
  436e84:	add	x8, x8, #0x50
  436e88:	stur	x8, [x29, #-80]
  436e8c:	b	436af8 <ferror@plt+0x34dc8>
  436e90:	mov	w8, #0x1                   	// #1
  436e94:	stur	w8, [x29, #-4]
  436e98:	ldur	w0, [x29, #-4]
  436e9c:	ldp	x29, x30, [sp, #192]
  436ea0:	add	sp, sp, #0xd0
  436ea4:	ret
  436ea8:	sub	sp, sp, #0x90
  436eac:	stp	x29, x30, [sp, #128]
  436eb0:	add	x29, sp, #0x80
  436eb4:	mov	w8, #0x1                   	// #1
  436eb8:	mov	x9, #0x20                  	// #32
  436ebc:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  436ec0:	add	x10, x10, #0x700
  436ec4:	stur	x0, [x29, #-8]
  436ec8:	stur	x1, [x29, #-16]
  436ecc:	stur	w8, [x29, #-48]
  436ed0:	ldur	x11, [x29, #-16]
  436ed4:	ldr	x11, [x11, #56]
  436ed8:	mul	x0, x11, x9
  436edc:	str	x10, [sp, #24]
  436ee0:	bl	47824c <warn@@Base+0x6f90>
  436ee4:	ldur	x9, [x29, #-16]
  436ee8:	str	x0, [x9, #64]
  436eec:	stur	xzr, [x29, #-40]
  436ef0:	stur	xzr, [x29, #-32]
  436ef4:	ldur	x8, [x29, #-32]
  436ef8:	ldur	x9, [x29, #-16]
  436efc:	ldr	x9, [x9, #56]
  436f00:	cmp	x8, x9
  436f04:	b.cs	436fa0 <ferror@plt+0x35270>  // b.hs, b.nlast
  436f08:	ldur	x8, [x29, #-16]
  436f0c:	ldr	x8, [x8, #48]
  436f10:	ldur	x9, [x29, #-32]
  436f14:	mov	x10, #0x20                  	// #32
  436f18:	mul	x9, x10, x9
  436f1c:	ldr	x8, [x8, x9]
  436f20:	cbz	x8, 436f90 <ferror@plt+0x35260>
  436f24:	ldur	x8, [x29, #-16]
  436f28:	ldr	x8, [x8, #48]
  436f2c:	ldur	x9, [x29, #-32]
  436f30:	mov	x10, #0x20                  	// #32
  436f34:	mul	x9, x10, x9
  436f38:	add	x8, x8, x9
  436f3c:	ldrb	w11, [x8, #24]
  436f40:	and	w11, w11, #0xf
  436f44:	cmp	w11, #0x2
  436f48:	b.ne	436f90 <ferror@plt+0x35260>  // b.any
  436f4c:	ldur	x8, [x29, #-16]
  436f50:	ldr	x8, [x8, #64]
  436f54:	ldur	x9, [x29, #-40]
  436f58:	add	x10, x9, #0x1
  436f5c:	stur	x10, [x29, #-40]
  436f60:	mov	x10, #0x20                  	// #32
  436f64:	mul	x9, x10, x9
  436f68:	add	x8, x8, x9
  436f6c:	ldur	x9, [x29, #-16]
  436f70:	ldr	x9, [x9, #48]
  436f74:	ldur	x11, [x29, #-32]
  436f78:	mul	x10, x10, x11
  436f7c:	add	x9, x9, x10
  436f80:	ldr	q0, [x9]
  436f84:	str	q0, [x8]
  436f88:	ldr	q0, [x9, #16]
  436f8c:	str	q0, [x8, #16]
  436f90:	ldur	x8, [x29, #-32]
  436f94:	add	x8, x8, #0x1
  436f98:	stur	x8, [x29, #-32]
  436f9c:	b	436ef4 <ferror@plt+0x351c4>
  436fa0:	ldur	x8, [x29, #-40]
  436fa4:	ldur	x9, [x29, #-16]
  436fa8:	str	x8, [x9, #72]
  436fac:	ldur	x8, [x29, #-16]
  436fb0:	ldr	x0, [x8, #64]
  436fb4:	ldur	x8, [x29, #-16]
  436fb8:	ldr	x1, [x8, #72]
  436fbc:	mov	x2, #0x20                  	// #32
  436fc0:	adrp	x3, 434000 <ferror@plt+0x322d0>
  436fc4:	add	x3, x3, #0x184
  436fc8:	bl	4019b0 <qsort@plt>
  436fcc:	ldur	x8, [x29, #-16]
  436fd0:	ldr	x8, [x8]
  436fd4:	stur	x8, [x29, #-24]
  436fd8:	ldur	x8, [x29, #-24]
  436fdc:	ldur	x9, [x29, #-16]
  436fe0:	ldr	x9, [x9]
  436fe4:	ldur	x10, [x29, #-16]
  436fe8:	ldr	x10, [x10, #8]
  436fec:	mov	x11, #0x30                  	// #48
  436ff0:	mul	x10, x11, x10
  436ff4:	add	x9, x9, x10
  436ff8:	cmp	x8, x9
  436ffc:	b.cs	437398 <ferror@plt+0x35668>  // b.hs, b.nlast
  437000:	ldur	x0, [x29, #-8]
  437004:	ldur	x8, [x29, #-16]
  437008:	ldr	x1, [x8, #64]
  43700c:	ldur	x8, [x29, #-16]
  437010:	ldr	x2, [x8, #72]
  437014:	ldur	x8, [x29, #-16]
  437018:	ldr	x3, [x8, #80]
  43701c:	ldur	x8, [x29, #-16]
  437020:	ldr	x4, [x8, #88]
  437024:	ldur	x8, [x29, #-24]
  437028:	ldr	x5, [x8]
  43702c:	ldr	x6, [x8, #8]
  437030:	add	x7, sp, #0x20
  437034:	mov	x8, sp
  437038:	add	x9, sp, #0x40
  43703c:	str	x9, [x8]
  437040:	bl	4350a8 <ferror@plt+0x33378>
  437044:	ldr	x8, [sp, #24]
  437048:	ldr	x1, [x8]
  43704c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437050:	add	x0, x0, #0x5d7
  437054:	bl	401910 <fputs@plt>
  437058:	ldr	x8, [sp, #32]
  43705c:	cbz	x8, 437088 <ferror@plt+0x35358>
  437060:	ldr	x0, [sp, #32]
  437064:	ldr	x8, [sp, #24]
  437068:	ldr	x1, [x8]
  43706c:	bl	401910 <fputs@plt>
  437070:	ldr	x8, [sp, #64]
  437074:	cbz	x8, 437088 <ferror@plt+0x35358>
  437078:	ldr	x1, [sp, #64]
  43707c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437080:	add	x0, x0, #0x5da
  437084:	bl	401ca0 <printf@plt>
  437088:	ldr	x8, [sp, #24]
  43708c:	ldr	x1, [x8]
  437090:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437094:	add	x0, x0, #0x5df
  437098:	bl	401910 <fputs@plt>
  43709c:	ldur	x8, [x29, #-24]
  4370a0:	ldr	x8, [x8, #8]
  4370a4:	mov	x0, x8
  4370a8:	mov	w9, #0x4                   	// #4
  4370ac:	mov	w1, w9
  4370b0:	str	w9, [sp, #20]
  4370b4:	bl	40b080 <ferror@plt+0x9350>
  4370b8:	ldr	x8, [sp, #24]
  4370bc:	ldr	x1, [x8]
  4370c0:	mov	w9, #0x2d                  	// #45
  4370c4:	mov	w0, w9
  4370c8:	bl	4019a0 <fputc@plt>
  4370cc:	ldur	x8, [x29, #-24]
  4370d0:	ldr	x8, [x8, #24]
  4370d4:	mov	x0, x8
  4370d8:	ldr	w1, [sp, #20]
  4370dc:	bl	40b080 <ferror@plt+0x9350>
  4370e0:	ldur	x8, [x29, #-24]
  4370e4:	ldr	x8, [x8, #40]
  4370e8:	ldur	x10, [x29, #-16]
  4370ec:	ldr	x10, [x10, #40]
  4370f0:	subs	x1, x8, x10
  4370f4:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4370f8:	add	x8, x8, #0x5e4
  4370fc:	mov	x0, x8
  437100:	bl	401ca0 <printf@plt>
  437104:	ldur	x8, [x29, #-16]
  437108:	ldr	x8, [x8, #16]
  43710c:	cbnz	x8, 437114 <ferror@plt+0x353e4>
  437110:	b	437388 <ferror@plt+0x35658>
  437114:	ldur	x8, [x29, #-24]
  437118:	ldr	x8, [x8, #40]
  43711c:	str	x8, [sp, #64]
  437120:	ldur	x8, [x29, #-24]
  437124:	ldrh	w9, [x8, #32]
  437128:	cbz	w9, 4371ac <ferror@plt+0x3547c>
  43712c:	ldur	x8, [x29, #-24]
  437130:	ldrh	w9, [x8, #32]
  437134:	ldur	x8, [x29, #-8]
  437138:	ldr	w10, [x8, #100]
  43713c:	cmp	w9, w10
  437140:	b.cc	43717c <ferror@plt+0x3544c>  // b.lo, b.ul, b.last
  437144:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437148:	add	x0, x0, #0x5f7
  43714c:	bl	401cf0 <gettext@plt>
  437150:	ldur	x8, [x29, #-24]
  437154:	ldrh	w1, [x8, #32]
  437158:	ldur	x8, [x29, #-24]
  43715c:	ldur	x9, [x29, #-16]
  437160:	ldr	x9, [x9]
  437164:	subs	x8, x8, x9
  437168:	mov	x9, #0x30                  	// #48
  43716c:	sdiv	x2, x8, x9
  437170:	bl	4712bc <warn@@Base>
  437174:	stur	wzr, [x29, #-48]
  437178:	b	437388 <ferror@plt+0x35658>
  43717c:	ldur	x8, [x29, #-8]
  437180:	ldr	x8, [x8, #112]
  437184:	ldur	x9, [x29, #-24]
  437188:	ldrh	w10, [x9, #32]
  43718c:	mov	w9, w10
  437190:	mov	x11, #0x50                  	// #80
  437194:	mul	x9, x11, x9
  437198:	add	x8, x8, x9
  43719c:	ldr	x8, [x8, #16]
  4371a0:	ldr	x9, [sp, #64]
  4371a4:	add	x8, x9, x8
  4371a8:	str	x8, [sp, #64]
  4371ac:	ldur	x8, [x29, #-16]
  4371b0:	ldr	x8, [x8, #32]
  4371b4:	ldr	x9, [sp, #64]
  4371b8:	subs	x8, x9, x8
  4371bc:	str	x8, [sp, #64]
  4371c0:	ldr	x8, [sp, #64]
  4371c4:	ldur	x9, [x29, #-16]
  4371c8:	ldr	x9, [x9, #24]
  4371cc:	cmp	x8, x9
  4371d0:	b.cs	4371ec <ferror@plt+0x354bc>  // b.hs, b.nlast
  4371d4:	ldur	x8, [x29, #-16]
  4371d8:	ldr	x8, [x8, #24]
  4371dc:	ldr	x9, [sp, #64]
  4371e0:	subs	x8, x8, x9
  4371e4:	cmp	x8, #0x8
  4371e8:	b.cs	437224 <ferror@plt+0x354f4>  // b.hs, b.nlast
  4371ec:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4371f0:	add	x0, x0, #0x61e
  4371f4:	bl	401cf0 <gettext@plt>
  4371f8:	ldur	x8, [x29, #-24]
  4371fc:	ldr	x1, [x8, #40]
  437200:	ldur	x8, [x29, #-24]
  437204:	ldur	x9, [x29, #-16]
  437208:	ldr	x9, [x9]
  43720c:	subs	x8, x8, x9
  437210:	mov	x9, #0x30                  	// #48
  437214:	sdiv	x2, x8, x9
  437218:	bl	4712bc <warn@@Base>
  43721c:	stur	wzr, [x29, #-48]
  437220:	b	437388 <ferror@plt+0x35658>
  437224:	ldur	x8, [x29, #-16]
  437228:	ldr	x8, [x8, #16]
  43722c:	ldr	x9, [sp, #64]
  437230:	add	x8, x8, x9
  437234:	str	x8, [sp, #48]
  437238:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43723c:	add	x8, x8, #0x578
  437240:	ldr	x8, [x8]
  437244:	ldr	x0, [sp, #48]
  437248:	mov	w1, #0x8                   	// #8
  43724c:	blr	x8
  437250:	stur	x0, [x29, #-56]
  437254:	ldur	x8, [x29, #-56]
  437258:	lsr	x8, x8, #48
  43725c:	ldur	x9, [x29, #-56]
  437260:	and	x9, x9, #0xffff00000000
  437264:	lsr	x2, x9, #32
  437268:	ldur	x9, [x29, #-56]
  43726c:	adrp	x10, 497000 <warn@@Base+0x25d44>
  437270:	add	x10, x10, #0x6b8
  437274:	adrp	x11, 497000 <warn@@Base+0x25d44>
  437278:	add	x11, x11, #0x66f
  43727c:	tst	x9, #0x100000000
  437280:	csel	x3, x11, x10, ne  // ne = any
  437284:	ldur	x9, [x29, #-56]
  437288:	adrp	x11, 497000 <warn@@Base+0x25d44>
  43728c:	add	x11, x11, #0x679
  437290:	tst	x9, #0x200000000
  437294:	csel	x4, x11, x10, ne  // ne = any
  437298:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43729c:	add	x9, x9, #0x544
  4372a0:	ldr	w12, [x9]
  4372a4:	mov	w9, w12
  4372a8:	ldur	x10, [x29, #-56]
  4372ac:	and	x10, x10, #0xffffffff
  4372b0:	mul	x5, x9, x10
  4372b4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4372b8:	add	x0, x0, #0x645
  4372bc:	mov	w1, w8
  4372c0:	bl	401ca0 <printf@plt>
  4372c4:	ldur	x9, [x29, #-56]
  4372c8:	lsr	x9, x9, #48
  4372cc:	cmp	x9, #0x1
  4372d0:	b.eq	4372e8 <ferror@plt+0x355b8>  // b.none
  4372d4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4372d8:	add	x0, x0, #0x683
  4372dc:	bl	401cf0 <gettext@plt>
  4372e0:	bl	401ca0 <printf@plt>
  4372e4:	b	437388 <ferror@plt+0x35658>
  4372e8:	stur	wzr, [x29, #-44]
  4372ec:	ldr	x8, [sp, #48]
  4372f0:	add	x8, x8, #0x8
  4372f4:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4372f8:	add	x9, x9, #0x544
  4372fc:	ldr	w10, [x9]
  437300:	mov	w9, w10
  437304:	ldur	x11, [x29, #-56]
  437308:	and	x11, x11, #0xffffffff
  43730c:	mul	x9, x9, x11
  437310:	add	x8, x8, x9
  437314:	str	x8, [sp, #40]
  437318:	ldr	x8, [sp, #40]
  43731c:	ldur	x9, [x29, #-16]
  437320:	ldr	x9, [x9, #16]
  437324:	ldur	x11, [x29, #-16]
  437328:	ldr	x11, [x11, #24]
  43732c:	add	x9, x9, x11
  437330:	cmp	x8, x9
  437334:	b.ls	437350 <ferror@plt+0x35620>  // b.plast
  437338:	ldur	x8, [x29, #-16]
  43733c:	ldr	x8, [x8, #16]
  437340:	ldur	x9, [x29, #-16]
  437344:	ldr	x9, [x9, #24]
  437348:	add	x8, x8, x9
  43734c:	str	x8, [sp, #40]
  437350:	ldr	x8, [sp, #48]
  437354:	add	x8, x8, #0x8
  437358:	str	x8, [sp, #56]
  43735c:	ldr	x8, [sp, #56]
  437360:	ldr	x9, [sp, #40]
  437364:	cmp	x8, x9
  437368:	b.cs	437388 <ferror@plt+0x35658>  // b.hs, b.nlast
  43736c:	ldr	x0, [sp, #56]
  437370:	sub	x2, x29, #0x2c
  437374:	ldur	w1, [x29, #-44]
  437378:	ldr	x3, [sp, #40]
  43737c:	bl	44829c <ferror@plt+0x4656c>
  437380:	str	x0, [sp, #56]
  437384:	b	43735c <ferror@plt+0x3562c>
  437388:	ldur	x8, [x29, #-24]
  43738c:	add	x8, x8, #0x30
  437390:	stur	x8, [x29, #-24]
  437394:	b	436fd8 <ferror@plt+0x352a8>
  437398:	ldur	x8, [x29, #-16]
  43739c:	ldr	x0, [x8, #64]
  4373a0:	bl	401bd0 <free@plt>
  4373a4:	ldur	w0, [x29, #-48]
  4373a8:	ldp	x29, x30, [sp, #128]
  4373ac:	add	sp, sp, #0x90
  4373b0:	ret
  4373b4:	sub	sp, sp, #0x120
  4373b8:	stp	x29, x30, [sp, #256]
  4373bc:	str	x28, [sp, #272]
  4373c0:	add	x29, sp, #0x100
  4373c4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4373c8:	add	x8, x8, #0x578
  4373cc:	stur	x0, [x29, #-16]
  4373d0:	stur	x1, [x29, #-24]
  4373d4:	stur	x2, [x29, #-32]
  4373d8:	ldur	x9, [x29, #-16]
  4373dc:	ldr	w10, [x9, #92]
  4373e0:	str	x8, [sp, #88]
  4373e4:	cbz	w10, 4374b4 <ferror@plt+0x35784>
  4373e8:	ldur	x0, [x29, #-16]
  4373ec:	bl	41c9f4 <ferror@plt+0x1acc4>
  4373f0:	cbnz	w0, 4373fc <ferror@plt+0x356cc>
  4373f4:	stur	wzr, [x29, #-4]
  4373f8:	b	437ee0 <ferror@plt+0x361b0>
  4373fc:	ldur	x8, [x29, #-16]
  437400:	ldr	x8, [x8, #120]
  437404:	stur	x8, [x29, #-80]
  437408:	ldur	x8, [x29, #-80]
  43740c:	ldur	x9, [x29, #-16]
  437410:	ldr	x9, [x9, #120]
  437414:	ldur	x10, [x29, #-16]
  437418:	ldr	w11, [x10, #92]
  43741c:	mov	w10, w11
  437420:	mov	x12, #0x40                  	// #64
  437424:	mul	x10, x12, x10
  437428:	add	x9, x9, x10
  43742c:	cmp	x8, x9
  437430:	b.cs	4374b4 <ferror@plt+0x35784>  // b.hs, b.nlast
  437434:	ldur	x8, [x29, #-80]
  437438:	ldr	x8, [x8]
  43743c:	cmp	x8, #0x1
  437440:	b.eq	437448 <ferror@plt+0x35718>  // b.none
  437444:	b	4374a4 <ferror@plt+0x35774>
  437448:	ldur	x8, [x29, #-32]
  43744c:	ldr	x8, [x8, #16]
  437450:	ldur	x9, [x29, #-80]
  437454:	ldr	x9, [x9, #24]
  437458:	cmp	x8, x9
  43745c:	b.cc	4374a4 <ferror@plt+0x35774>  // b.lo, b.ul, b.last
  437460:	ldur	x8, [x29, #-32]
  437464:	ldr	x8, [x8, #16]
  437468:	ldur	x9, [x29, #-32]
  43746c:	ldr	x9, [x9, #32]
  437470:	add	x8, x8, x9
  437474:	ldur	x9, [x29, #-80]
  437478:	ldr	x9, [x9, #24]
  43747c:	ldur	x10, [x29, #-80]
  437480:	ldr	x10, [x10, #48]
  437484:	add	x9, x9, x10
  437488:	cmp	x8, x9
  43748c:	b.hi	4374a4 <ferror@plt+0x35774>  // b.pmore
  437490:	ldur	x8, [x29, #-80]
  437494:	ldr	x8, [x8, #24]
  437498:	ldur	x9, [x29, #-24]
  43749c:	str	x8, [x9, #16]
  4374a0:	b	4374b4 <ferror@plt+0x35784>
  4374a4:	ldur	x8, [x29, #-80]
  4374a8:	add	x8, x8, #0x40
  4374ac:	stur	x8, [x29, #-80]
  4374b0:	b	437408 <ferror@plt+0x356d8>
  4374b4:	ldur	x8, [x29, #-32]
  4374b8:	ldr	x8, [x8, #32]
  4374bc:	stur	x8, [x29, #-40]
  4374c0:	ldur	x1, [x29, #-16]
  4374c4:	ldur	x8, [x29, #-32]
  4374c8:	ldr	x2, [x8, #24]
  4374cc:	ldur	x4, [x29, #-40]
  4374d0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4374d4:	add	x0, x0, #0x514
  4374d8:	str	x1, [sp, #80]
  4374dc:	str	x2, [sp, #72]
  4374e0:	str	x4, [sp, #64]
  4374e4:	bl	401cf0 <gettext@plt>
  4374e8:	mov	x8, xzr
  4374ec:	str	x0, [sp, #56]
  4374f0:	mov	x0, x8
  4374f4:	ldr	x1, [sp, #80]
  4374f8:	ldr	x2, [sp, #72]
  4374fc:	mov	x3, #0x1                   	// #1
  437500:	ldr	x4, [sp, #64]
  437504:	ldr	x5, [sp, #56]
  437508:	bl	4020ec <ferror@plt+0x3bc>
  43750c:	stur	x0, [x29, #-120]
  437510:	ldur	x8, [x29, #-120]
  437514:	cbnz	x8, 437520 <ferror@plt+0x357f0>
  437518:	stur	wzr, [x29, #-4]
  43751c:	b	437ee0 <ferror@plt+0x361b0>
  437520:	mov	x8, #0x10                  	// #16
  437524:	stur	x8, [x29, #-48]
  437528:	ldur	x8, [x29, #-40]
  43752c:	ldur	x9, [x29, #-48]
  437530:	udiv	x8, x8, x9
  437534:	stur	x8, [x29, #-56]
  437538:	ldur	x8, [x29, #-48]
  43753c:	ldur	x9, [x29, #-56]
  437540:	mul	x8, x8, x9
  437544:	stur	x8, [x29, #-40]
  437548:	ldur	x0, [x29, #-56]
  43754c:	mov	x1, #0x28                  	// #40
  437550:	bl	44a9bc <ferror@plt+0x48c8c>
  437554:	ldur	x8, [x29, #-24]
  437558:	str	x0, [x8]
  43755c:	stur	x0, [x29, #-88]
  437560:	ldur	x8, [x29, #-120]
  437564:	str	x8, [sp, #128]
  437568:	ldr	x8, [sp, #128]
  43756c:	ldur	x9, [x29, #-120]
  437570:	ldur	x10, [x29, #-40]
  437574:	add	x9, x9, x10
  437578:	cmp	x8, x9
  43757c:	b.cs	437bc0 <ferror@plt+0x35e90>  // b.hs, b.nlast
  437580:	ldur	x8, [x29, #-88]
  437584:	mov	w9, #0x0                   	// #0
  437588:	strh	w9, [x8]
  43758c:	ldur	x8, [x29, #-88]
  437590:	mov	x10, #0x10                  	// #16
  437594:	strh	w9, [x8, #16]
  437598:	ldr	x8, [sp, #88]
  43759c:	ldr	x11, [x8]
  4375a0:	ldr	x0, [sp, #128]
  4375a4:	mov	w9, #0x4                   	// #4
  4375a8:	mov	w1, w9
  4375ac:	str	x10, [sp, #48]
  4375b0:	str	w9, [sp, #44]
  4375b4:	blr	x11
  4375b8:	ldur	x8, [x29, #-88]
  4375bc:	mov	x10, #0x8                   	// #8
  4375c0:	str	x0, [x8, #8]
  4375c4:	ldr	x8, [sp, #88]
  4375c8:	ldr	x11, [x8]
  4375cc:	ldr	x12, [sp, #128]
  4375d0:	mov	x13, #0x4                   	// #4
  4375d4:	add	x0, x12, #0x4
  4375d8:	ldr	w1, [sp, #44]
  4375dc:	str	x10, [sp, #32]
  4375e0:	str	x13, [sp, #24]
  4375e4:	blr	x11
  4375e8:	ldur	x8, [x29, #-88]
  4375ec:	str	x0, [x8, #24]
  4375f0:	ldr	x8, [sp, #88]
  4375f4:	ldr	x10, [x8]
  4375f8:	ldr	x11, [sp, #128]
  4375fc:	add	x0, x11, #0x8
  437600:	ldr	w1, [sp, #44]
  437604:	blr	x10
  437608:	str	w0, [sp, #108]
  43760c:	ldr	x8, [sp, #88]
  437610:	ldr	x10, [x8]
  437614:	ldr	x11, [sp, #128]
  437618:	mov	x12, #0xc                   	// #12
  43761c:	add	x0, x11, #0xc
  437620:	ldr	w1, [sp, #44]
  437624:	str	x12, [sp, #16]
  437628:	blr	x10
  43762c:	str	w0, [sp, #104]
  437630:	ldur	x8, [x29, #-24]
  437634:	ldr	x8, [x8, #16]
  437638:	ldur	x10, [x29, #-88]
  43763c:	ldr	x11, [x10, #8]
  437640:	add	x8, x11, x8
  437644:	str	x8, [x10, #8]
  437648:	ldur	x8, [x29, #-24]
  43764c:	ldr	x8, [x8, #16]
  437650:	ldur	x10, [x29, #-88]
  437654:	ldr	x11, [x10, #24]
  437658:	add	x8, x11, x8
  43765c:	str	x8, [x10, #24]
  437660:	ldr	w9, [sp, #108]
  437664:	mov	x8, #0x1f                  	// #31
  437668:	lsr	w9, w9, #31
  43766c:	and	w9, w9, #0x1
  437670:	ldur	x10, [x29, #-88]
  437674:	mov	w11, w9
  437678:	ubfx	x11, x11, #0, #32
  43767c:	ldr	x12, [x10, #32]
  437680:	and	x11, x11, #0x1
  437684:	and	x12, x12, #0xfffffffffffffffe
  437688:	orr	x11, x12, x11
  43768c:	str	x11, [x10, #32]
  437690:	ldr	w9, [sp, #108]
  437694:	mov	x10, #0x1e                  	// #30
  437698:	lsr	w9, w9, #30
  43769c:	and	w9, w9, #0x1
  4376a0:	ldur	x11, [x29, #-88]
  4376a4:	mov	w12, w9
  4376a8:	ubfx	x12, x12, #0, #32
  4376ac:	ldr	x13, [x11, #32]
  4376b0:	and	x12, x12, #0x1
  4376b4:	and	x13, x13, #0xfffffffffffffffd
  4376b8:	orr	x12, x13, x12, lsl #1
  4376bc:	str	x12, [x11, #32]
  4376c0:	ldr	w9, [sp, #108]
  4376c4:	mov	x11, #0x1d                  	// #29
  4376c8:	lsr	w9, w9, #29
  4376cc:	and	w9, w9, #0x1
  4376d0:	ldur	x12, [x29, #-88]
  4376d4:	mov	w13, w9
  4376d8:	ubfx	x13, x13, #0, #32
  4376dc:	ldr	x14, [x12, #32]
  4376e0:	and	x13, x13, #0x1
  4376e4:	and	x14, x14, #0xfffffffffffffffb
  4376e8:	orr	x13, x14, x13, lsl #2
  4376ec:	str	x13, [x12, #32]
  4376f0:	ldr	w9, [sp, #108]
  4376f4:	mov	x12, #0x1b                  	// #27
  4376f8:	lsr	w9, w9, #27
  4376fc:	and	w9, w9, #0x3
  437700:	ldur	x13, [x29, #-88]
  437704:	mov	w14, w9
  437708:	ubfx	x14, x14, #0, #32
  43770c:	ldr	x15, [x13, #32]
  437710:	and	x14, x14, #0x3
  437714:	and	x15, x15, #0xffffffffffffffe7
  437718:	orr	x14, x15, x14, lsl #3
  43771c:	str	x14, [x13, #32]
  437720:	ldr	w9, [sp, #108]
  437724:	lsr	w9, w9, #26
  437728:	and	w9, w9, #0x1
  43772c:	ldur	x13, [x29, #-88]
  437730:	mov	w14, w9
  437734:	ubfx	x14, x14, #0, #32
  437738:	ldr	x15, [x13, #32]
  43773c:	and	x14, x14, #0x1
  437740:	and	x15, x15, #0xffffffffffffffdf
  437744:	orr	x14, x15, x14, lsl #5
  437748:	str	x14, [x13, #32]
  43774c:	ldr	w9, [sp, #108]
  437750:	lsr	w9, w9, #25
  437754:	and	w9, w9, #0x1
  437758:	ldur	x13, [x29, #-88]
  43775c:	mov	w14, w9
  437760:	ubfx	x14, x14, #0, #32
  437764:	ldr	x15, [x13, #32]
  437768:	and	x14, x14, #0x1
  43776c:	and	x15, x15, #0xffffffffffffffbf
  437770:	orr	x14, x15, x14, lsl #6
  437774:	str	x14, [x13, #32]
  437778:	ldr	w9, [sp, #108]
  43777c:	lsr	w9, w9, #21
  437780:	and	w9, w9, #0xf
  437784:	ldur	x13, [x29, #-88]
  437788:	mov	w14, w9
  43778c:	ubfx	x14, x14, #0, #32
  437790:	ldr	x15, [x13, #32]
  437794:	and	x14, x14, #0xf
  437798:	and	x15, x15, #0xfffffffffffff87f
  43779c:	orr	x14, x15, x14, lsl #7
  4377a0:	str	x14, [x13, #32]
  4377a4:	ldr	w9, [sp, #108]
  4377a8:	ldr	x13, [sp, #48]
  4377ac:	lsr	w9, w9, w13
  4377b0:	and	w9, w9, #0x1f
  4377b4:	ldur	x14, [x29, #-88]
  4377b8:	mov	w15, w9
  4377bc:	ubfx	x15, x15, #0, #32
  4377c0:	ldr	x16, [x14, #32]
  4377c4:	and	x15, x15, #0x1f
  4377c8:	and	x16, x16, #0xffffffffffff07ff
  4377cc:	orr	x15, x16, x15, lsl #11
  4377d0:	str	x15, [x14, #32]
  4377d4:	ldr	w9, [sp, #108]
  4377d8:	lsr	w9, w9, #15
  4377dc:	and	w9, w9, #0x1
  4377e0:	ldur	x14, [x29, #-88]
  4377e4:	mov	w15, w9
  4377e8:	ubfx	x15, x15, #0, #32
  4377ec:	ldr	x16, [x14, #32]
  4377f0:	and	x15, x15, #0x1
  4377f4:	and	x16, x16, #0xfffffffffffeffff
  4377f8:	orr	x15, x16, x15, lsl #16
  4377fc:	str	x15, [x14, #32]
  437800:	ldr	w9, [sp, #108]
  437804:	lsr	w9, w9, #14
  437808:	and	w9, w9, #0x1
  43780c:	ldur	x14, [x29, #-88]
  437810:	mov	w15, w9
  437814:	ubfx	x15, x15, #0, #32
  437818:	ldr	x16, [x14, #32]
  43781c:	and	x15, x15, #0x1
  437820:	and	x16, x16, #0xfffffffffffdffff
  437824:	orr	x15, x16, x15, lsl #17
  437828:	str	x15, [x14, #32]
  43782c:	ldr	w9, [sp, #108]
  437830:	lsr	w9, w9, #13
  437834:	and	w9, w9, #0x1
  437838:	ldur	x14, [x29, #-88]
  43783c:	mov	w15, w9
  437840:	ubfx	x15, x15, #0, #32
  437844:	ldr	x16, [x14, #32]
  437848:	and	x15, x15, #0x1
  43784c:	and	x16, x16, #0xfffffffffffbffff
  437850:	orr	x15, x16, x15, lsl #18
  437854:	str	x15, [x14, #32]
  437858:	ldr	w9, [sp, #108]
  43785c:	ldr	x14, [sp, #16]
  437860:	lsr	w9, w9, w14
  437864:	and	w9, w9, #0x1
  437868:	ldur	x15, [x29, #-88]
  43786c:	mov	w16, w9
  437870:	ubfx	x16, x16, #0, #32
  437874:	ldr	x17, [x15, #32]
  437878:	and	x16, x16, #0x1
  43787c:	and	x17, x17, #0xfffffffffff7ffff
  437880:	orr	x16, x17, x16, lsl #19
  437884:	str	x16, [x15, #32]
  437888:	ldr	w9, [sp, #108]
  43788c:	lsr	w9, w9, #11
  437890:	and	w9, w9, #0x1
  437894:	ldur	x15, [x29, #-88]
  437898:	mov	w16, w9
  43789c:	ubfx	x16, x16, #0, #32
  4378a0:	ldr	x17, [x15, #32]
  4378a4:	and	x16, x16, #0x1
  4378a8:	and	x17, x17, #0xffffffffffefffff
  4378ac:	orr	x16, x17, x16, lsl #20
  4378b0:	str	x16, [x15, #32]
  4378b4:	ldr	w9, [sp, #108]
  4378b8:	lsr	w9, w9, #10
  4378bc:	and	w9, w9, #0x1
  4378c0:	ldur	x15, [x29, #-88]
  4378c4:	mov	w16, w9
  4378c8:	ubfx	x16, x16, #0, #32
  4378cc:	ldr	x17, [x15, #32]
  4378d0:	and	x16, x16, #0x1
  4378d4:	and	x17, x17, #0xffffffffffdfffff
  4378d8:	orr	x16, x17, x16, lsl #21
  4378dc:	str	x16, [x15, #32]
  4378e0:	ldr	w9, [sp, #108]
  4378e4:	lsr	w9, w9, #9
  4378e8:	and	w9, w9, #0x1
  4378ec:	ldur	x15, [x29, #-88]
  4378f0:	mov	w16, w9
  4378f4:	ubfx	x16, x16, #0, #32
  4378f8:	ldr	x17, [x15, #32]
  4378fc:	and	x16, x16, #0x1
  437900:	and	x17, x17, #0xffffffffffbfffff
  437904:	orr	x16, x17, x16, lsl #22
  437908:	str	x16, [x15, #32]
  43790c:	ldr	w9, [sp, #108]
  437910:	ldr	x15, [sp, #32]
  437914:	lsr	w9, w9, w15
  437918:	and	w9, w9, #0x1
  43791c:	ldur	x16, [x29, #-88]
  437920:	mov	w17, w9
  437924:	ubfx	x17, x17, #0, #32
  437928:	ldr	x18, [x16, #32]
  43792c:	and	x17, x17, #0x1
  437930:	and	x18, x18, #0xffffffffff7fffff
  437934:	orr	x17, x18, x17, lsl #23
  437938:	str	x17, [x16, #32]
  43793c:	ldr	w9, [sp, #108]
  437940:	lsr	w9, w9, #7
  437944:	and	w9, w9, #0x1
  437948:	ldur	x16, [x29, #-88]
  43794c:	mov	w17, w9
  437950:	ubfx	x17, x17, #0, #32
  437954:	ldr	x18, [x16, #32]
  437958:	and	x17, x17, #0x1
  43795c:	and	x18, x18, #0xfffffffffeffffff
  437960:	orr	x17, x18, x17, lsl #24
  437964:	str	x17, [x16, #32]
  437968:	ldr	w9, [sp, #108]
  43796c:	lsr	w9, w9, #6
  437970:	and	w9, w9, #0x1
  437974:	ldur	x16, [x29, #-88]
  437978:	mov	w17, w9
  43797c:	ubfx	x17, x17, #0, #32
  437980:	ldr	x18, [x16, #32]
  437984:	and	x17, x17, #0x1
  437988:	and	x18, x18, #0xfffffffffdffffff
  43798c:	orr	x17, x18, x17, lsl #25
  437990:	str	x17, [x16, #32]
  437994:	ldr	w9, [sp, #108]
  437998:	lsr	w9, w9, #5
  43799c:	and	w9, w9, #0x1
  4379a0:	ldur	x16, [x29, #-88]
  4379a4:	mov	w17, w9
  4379a8:	ubfx	x17, x17, #0, #32
  4379ac:	ldr	x18, [x16, #32]
  4379b0:	and	x17, x17, #0x1
  4379b4:	and	x18, x18, #0xfffffffffbffffff
  4379b8:	orr	x17, x18, x17, lsl #26
  4379bc:	str	x17, [x16, #32]
  4379c0:	ldr	w9, [sp, #108]
  4379c4:	ldr	x16, [sp, #24]
  4379c8:	lsr	w9, w9, w16
  4379cc:	and	w9, w9, #0x1
  4379d0:	ldur	x17, [x29, #-88]
  4379d4:	mov	w18, w9
  4379d8:	ubfx	x18, x18, #0, #32
  4379dc:	ldr	x2, [x17, #32]
  4379e0:	and	x18, x18, #0x1
  4379e4:	and	x2, x2, #0xfffffffff7ffffff
  4379e8:	orr	x18, x2, x18, lsl #27
  4379ec:	str	x18, [x17, #32]
  4379f0:	ldr	w9, [sp, #108]
  4379f4:	lsr	w9, w9, #3
  4379f8:	and	w9, w9, #0x1
  4379fc:	ldur	x17, [x29, #-88]
  437a00:	mov	w18, w9
  437a04:	ubfx	x18, x18, #0, #32
  437a08:	ldr	x2, [x17, #32]
  437a0c:	and	x18, x18, #0x1
  437a10:	and	x2, x2, #0xffffffffefffffff
  437a14:	orr	x18, x2, x18, lsl #28
  437a18:	str	x18, [x17, #32]
  437a1c:	ldr	w9, [sp, #108]
  437a20:	lsr	w9, w9, #2
  437a24:	and	w9, w9, #0x1
  437a28:	ldur	x17, [x29, #-88]
  437a2c:	mov	w18, w9
  437a30:	ubfx	x18, x18, #0, #32
  437a34:	ldr	x2, [x17, #32]
  437a38:	and	x18, x18, #0x1
  437a3c:	and	x2, x2, #0xffffffffdfffffff
  437a40:	orr	x18, x2, x18, lsl #29
  437a44:	str	x18, [x17, #32]
  437a48:	ldr	w9, [sp, #108]
  437a4c:	lsr	w9, w9, #1
  437a50:	and	w9, w9, #0x1
  437a54:	ldur	x17, [x29, #-88]
  437a58:	mov	w18, w9
  437a5c:	ubfx	x18, x18, #0, #32
  437a60:	ldr	x2, [x17, #32]
  437a64:	and	x18, x18, #0x1
  437a68:	and	x2, x2, #0xffffffffbfffffff
  437a6c:	orr	x18, x2, x18, lsl #30
  437a70:	str	x18, [x17, #32]
  437a74:	ldr	w9, [sp, #108]
  437a78:	and	w9, w9, #0x1
  437a7c:	ldur	x17, [x29, #-88]
  437a80:	mov	w18, w9
  437a84:	ubfx	x18, x18, #0, #32
  437a88:	ldr	x2, [x17, #32]
  437a8c:	and	x18, x18, #0x1
  437a90:	and	x2, x2, #0xffffffff7fffffff
  437a94:	orr	x18, x2, x18, lsl #31
  437a98:	str	x18, [x17, #32]
  437a9c:	ldr	w9, [sp, #104]
  437aa0:	lsr	w8, w9, w8
  437aa4:	and	w8, w8, #0x1
  437aa8:	ldur	x17, [x29, #-88]
  437aac:	mov	w18, w8
  437ab0:	ubfx	x18, x18, #0, #32
  437ab4:	ldr	x2, [x17, #32]
  437ab8:	and	x18, x18, #0x1
  437abc:	and	x2, x2, #0xfffffffeffffffff
  437ac0:	orr	x18, x2, x18, lsl #32
  437ac4:	str	x18, [x17, #32]
  437ac8:	ldr	w8, [sp, #104]
  437acc:	lsr	w8, w8, w10
  437ad0:	and	w8, w8, #0x1
  437ad4:	ldur	x17, [x29, #-88]
  437ad8:	mov	w18, w8
  437adc:	ubfx	x18, x18, #0, #32
  437ae0:	ldr	x2, [x17, #32]
  437ae4:	and	x18, x18, #0x1
  437ae8:	and	x2, x2, #0xfffffffdffffffff
  437aec:	orr	x18, x2, x18, lsl #33
  437af0:	str	x18, [x17, #32]
  437af4:	ldr	w8, [sp, #104]
  437af8:	lsr	w8, w8, w11
  437afc:	and	w8, w8, #0x1
  437b00:	ldur	x17, [x29, #-88]
  437b04:	mov	w18, w8
  437b08:	ubfx	x18, x18, #0, #32
  437b0c:	ldr	x2, [x17, #32]
  437b10:	and	x18, x18, #0x1
  437b14:	and	x2, x2, #0xfffffffbffffffff
  437b18:	orr	x18, x2, x18, lsl #34
  437b1c:	str	x18, [x17, #32]
  437b20:	ldr	w8, [sp, #104]
  437b24:	lsr	w8, w8, #28
  437b28:	and	w8, w8, #0x1
  437b2c:	ldur	x17, [x29, #-88]
  437b30:	mov	w18, w8
  437b34:	ubfx	x18, x18, #0, #32
  437b38:	ldr	x2, [x17, #32]
  437b3c:	and	x18, x18, #0x1
  437b40:	and	x2, x2, #0xfffffff7ffffffff
  437b44:	orr	x18, x2, x18, lsl #35
  437b48:	str	x18, [x17, #32]
  437b4c:	ldr	w8, [sp, #104]
  437b50:	lsr	w8, w8, w12
  437b54:	and	w8, w8, #0x1
  437b58:	ldur	x17, [x29, #-88]
  437b5c:	mov	w18, w8
  437b60:	ubfx	x18, x18, #0, #32
  437b64:	ldr	x2, [x17, #32]
  437b68:	and	x18, x18, #0x1
  437b6c:	and	x2, x2, #0xffffffefffffffff
  437b70:	orr	x18, x2, x18, lsl #36
  437b74:	str	x18, [x17, #32]
  437b78:	ldr	w8, [sp, #104]
  437b7c:	and	w8, w8, #0x7ffffff
  437b80:	ldur	x17, [x29, #-88]
  437b84:	mov	w18, w8
  437b88:	ubfx	x18, x18, #0, #32
  437b8c:	ldr	x2, [x17, #32]
  437b90:	and	x18, x18, #0x7ffffff
  437b94:	and	x2, x2, #0x1fffffffff
  437b98:	orr	x18, x2, x18, lsl #37
  437b9c:	str	x18, [x17, #32]
  437ba0:	ldur	x8, [x29, #-48]
  437ba4:	ldr	x9, [sp, #128]
  437ba8:	add	x8, x9, x8
  437bac:	str	x8, [sp, #128]
  437bb0:	ldur	x8, [x29, #-88]
  437bb4:	add	x8, x8, #0x28
  437bb8:	stur	x8, [x29, #-88]
  437bbc:	b	437568 <ferror@plt+0x35838>
  437bc0:	ldur	x0, [x29, #-120]
  437bc4:	bl	401bd0 <free@plt>
  437bc8:	ldur	x8, [x29, #-16]
  437bcc:	ldr	x8, [x8, #112]
  437bd0:	stur	x8, [x29, #-96]
  437bd4:	ldur	x8, [x29, #-96]
  437bd8:	ldur	x9, [x29, #-16]
  437bdc:	ldr	x9, [x9, #112]
  437be0:	ldur	x10, [x29, #-16]
  437be4:	ldr	w11, [x10, #100]
  437be8:	mov	w10, w11
  437bec:	mov	x12, #0x50                  	// #80
  437bf0:	mul	x10, x12, x10
  437bf4:	add	x9, x9, x10
  437bf8:	cmp	x8, x9
  437bfc:	b.cs	437ecc <ferror@plt+0x3619c>  // b.hs, b.nlast
  437c00:	ldur	x8, [x29, #-96]
  437c04:	ldr	w9, [x8, #4]
  437c08:	cmp	w9, #0x4
  437c0c:	b.ne	437c54 <ferror@plt+0x35f24>  // b.any
  437c10:	ldur	x8, [x29, #-96]
  437c14:	ldr	w9, [x8, #44]
  437c18:	ldur	x8, [x29, #-16]
  437c1c:	ldr	w10, [x8, #100]
  437c20:	cmp	w9, w10
  437c24:	b.cs	437c54 <ferror@plt+0x35f24>  // b.hs, b.nlast
  437c28:	ldur	x8, [x29, #-16]
  437c2c:	ldr	x8, [x8, #112]
  437c30:	ldur	x9, [x29, #-96]
  437c34:	ldr	w10, [x9, #44]
  437c38:	mov	w9, w10
  437c3c:	mov	x11, #0x50                  	// #80
  437c40:	mul	x9, x11, x9
  437c44:	add	x8, x8, x9
  437c48:	ldur	x9, [x29, #-32]
  437c4c:	cmp	x8, x9
  437c50:	b.eq	437c58 <ferror@plt+0x35f28>  // b.none
  437c54:	b	437ebc <ferror@plt+0x3618c>
  437c58:	ldur	x0, [x29, #-16]
  437c5c:	ldur	x8, [x29, #-96]
  437c60:	ldr	x1, [x8, #24]
  437c64:	ldur	x8, [x29, #-96]
  437c68:	ldr	x2, [x8, #32]
  437c6c:	sub	x3, x29, #0x68
  437c70:	sub	x4, x29, #0x40
  437c74:	bl	404d68 <ferror@plt+0x3038>
  437c78:	cbnz	w0, 437c84 <ferror@plt+0x35f54>
  437c7c:	stur	wzr, [x29, #-4]
  437c80:	b	437ee0 <ferror@plt+0x361b0>
  437c84:	ldur	x8, [x29, #-104]
  437c88:	stur	x8, [x29, #-112]
  437c8c:	ldur	x8, [x29, #-112]
  437c90:	ldur	x9, [x29, #-104]
  437c94:	ldur	x10, [x29, #-64]
  437c98:	mov	x11, #0x18                  	// #24
  437c9c:	mul	x10, x11, x10
  437ca0:	add	x9, x9, x10
  437ca4:	cmp	x8, x9
  437ca8:	b.cs	437eb4 <ferror@plt+0x36184>  // b.hs, b.nlast
  437cac:	ldur	x0, [x29, #-16]
  437cb0:	ldur	x8, [x29, #-112]
  437cb4:	ldr	x1, [x8, #8]
  437cb8:	bl	4061cc <ferror@plt+0x449c>
  437cbc:	str	w0, [sp, #96]
  437cc0:	ldr	w9, [sp, #96]
  437cc4:	mov	w0, w9
  437cc8:	bl	42a7b0 <ferror@plt+0x28a80>
  437ccc:	str	x0, [sp, #112]
  437cd0:	ldr	x8, [sp, #112]
  437cd4:	cbnz	x8, 437cf0 <ferror@plt+0x35fc0>
  437cd8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437cdc:	add	x0, x0, #0x521
  437ce0:	bl	401cf0 <gettext@plt>
  437ce4:	ldr	w1, [sp, #96]
  437ce8:	bl	4712bc <warn@@Base>
  437cec:	b	437ea4 <ferror@plt+0x36174>
  437cf0:	ldr	x0, [sp, #112]
  437cf4:	adrp	x1, 497000 <warn@@Base+0x25d44>
  437cf8:	add	x1, x1, #0x6a5
  437cfc:	mov	x2, #0xf                   	// #15
  437d00:	bl	401a50 <strncmp@plt>
  437d04:	cbz	w0, 437d20 <ferror@plt+0x35ff0>
  437d08:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437d0c:	add	x0, x0, #0x555
  437d10:	bl	401cf0 <gettext@plt>
  437d14:	ldr	x1, [sp, #112]
  437d18:	bl	4712bc <warn@@Base>
  437d1c:	b	437ea4 <ferror@plt+0x36174>
  437d20:	ldur	x8, [x29, #-112]
  437d24:	ldr	x8, [x8]
  437d28:	ldur	x9, [x29, #-48]
  437d2c:	udiv	x8, x8, x9
  437d30:	stur	x8, [x29, #-72]
  437d34:	ldur	x8, [x29, #-72]
  437d38:	ldur	x9, [x29, #-24]
  437d3c:	ldr	x9, [x9, #8]
  437d40:	cmp	x8, x9
  437d44:	b.cc	437d60 <ferror@plt+0x36030>  // b.lo, b.ul, b.last
  437d48:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437d4c:	add	x0, x0, #0x57e
  437d50:	bl	401cf0 <gettext@plt>
  437d54:	ldur	x1, [x29, #-72]
  437d58:	bl	4712bc <warn@@Base>
  437d5c:	b	437ea4 <ferror@plt+0x36174>
  437d60:	ldur	x8, [x29, #-112]
  437d64:	ldr	x0, [x8, #8]
  437d68:	bl	408f00 <ferror@plt+0x71d0>
  437d6c:	str	w0, [sp, #100]
  437d70:	ldr	w9, [sp, #100]
  437d74:	mov	w8, w9
  437d78:	ldur	x10, [x29, #-24]
  437d7c:	ldr	x10, [x10, #32]
  437d80:	cmp	x8, x10
  437d84:	b.cc	437da0 <ferror@plt+0x36070>  // b.lo, b.ul, b.last
  437d88:	adrp	x0, 497000 <warn@@Base+0x25d44>
  437d8c:	add	x0, x0, #0x5a9
  437d90:	bl	401cf0 <gettext@plt>
  437d94:	ldr	w1, [sp, #100]
  437d98:	bl	4712bc <warn@@Base>
  437d9c:	b	437ea4 <ferror@plt+0x36174>
  437da0:	ldur	x8, [x29, #-24]
  437da4:	ldr	x8, [x8, #24]
  437da8:	ldr	w9, [sp, #100]
  437dac:	mov	w10, w9
  437db0:	mov	x11, #0x20                  	// #32
  437db4:	mul	x10, x11, x10
  437db8:	add	x8, x8, x10
  437dbc:	str	x8, [sp, #120]
  437dc0:	ldur	x8, [x29, #-112]
  437dc4:	ldr	x8, [x8]
  437dc8:	ldur	x10, [x29, #-48]
  437dcc:	udiv	x11, x8, x10
  437dd0:	mul	x10, x11, x10
  437dd4:	subs	x8, x8, x10
  437dd8:	mov	x10, #0x4                   	// #4
  437ddc:	udiv	x8, x8, x10
  437de0:	str	x8, [sp, #8]
  437de4:	cbz	x8, 437dfc <ferror@plt+0x360cc>
  437de8:	b	437dec <ferror@plt+0x360bc>
  437dec:	ldr	x8, [sp, #8]
  437df0:	cmp	x8, #0x1
  437df4:	b.eq	437e50 <ferror@plt+0x36120>  // b.none
  437df8:	b	437ea4 <ferror@plt+0x36174>
  437dfc:	ldr	x8, [sp, #120]
  437e00:	ldr	w9, [x8, #28]
  437e04:	ldur	x8, [x29, #-24]
  437e08:	ldr	x8, [x8]
  437e0c:	ldur	x10, [x29, #-72]
  437e10:	mov	x11, #0x28                  	// #40
  437e14:	mul	x10, x11, x10
  437e18:	add	x8, x8, x10
  437e1c:	strh	w9, [x8]
  437e20:	ldr	x8, [sp, #120]
  437e24:	ldr	x8, [x8]
  437e28:	ldur	x10, [x29, #-112]
  437e2c:	ldr	x10, [x10, #16]
  437e30:	add	x8, x8, x10
  437e34:	ldur	x10, [x29, #-24]
  437e38:	ldr	x10, [x10]
  437e3c:	ldur	x12, [x29, #-72]
  437e40:	mul	x11, x11, x12
  437e44:	add	x10, x10, x11
  437e48:	str	x8, [x10, #8]
  437e4c:	b	437ea4 <ferror@plt+0x36174>
  437e50:	ldr	x8, [sp, #120]
  437e54:	ldr	w9, [x8, #28]
  437e58:	ldur	x8, [x29, #-24]
  437e5c:	ldr	x8, [x8]
  437e60:	ldur	x10, [x29, #-72]
  437e64:	mov	x11, #0x28                  	// #40
  437e68:	mul	x10, x11, x10
  437e6c:	add	x8, x8, x10
  437e70:	strh	w9, [x8, #16]
  437e74:	ldr	x8, [sp, #120]
  437e78:	ldr	x8, [x8]
  437e7c:	ldur	x10, [x29, #-112]
  437e80:	ldr	x10, [x10, #16]
  437e84:	add	x8, x8, x10
  437e88:	ldur	x10, [x29, #-24]
  437e8c:	ldr	x10, [x10]
  437e90:	ldur	x12, [x29, #-72]
  437e94:	mul	x11, x11, x12
  437e98:	add	x10, x10, x11
  437e9c:	str	x8, [x10, #24]
  437ea0:	b	437ea4 <ferror@plt+0x36174>
  437ea4:	ldur	x8, [x29, #-112]
  437ea8:	add	x8, x8, #0x18
  437eac:	stur	x8, [x29, #-112]
  437eb0:	b	437c8c <ferror@plt+0x35f5c>
  437eb4:	ldur	x0, [x29, #-104]
  437eb8:	bl	401bd0 <free@plt>
  437ebc:	ldur	x8, [x29, #-96]
  437ec0:	add	x8, x8, #0x50
  437ec4:	stur	x8, [x29, #-96]
  437ec8:	b	437bd4 <ferror@plt+0x35ea4>
  437ecc:	ldur	x8, [x29, #-56]
  437ed0:	ldur	x9, [x29, #-24]
  437ed4:	str	x8, [x9, #8]
  437ed8:	mov	w10, #0x1                   	// #1
  437edc:	stur	w10, [x29, #-4]
  437ee0:	ldur	w0, [x29, #-4]
  437ee4:	ldr	x28, [sp, #272]
  437ee8:	ldp	x29, x30, [sp, #256]
  437eec:	add	sp, sp, #0x120
  437ef0:	ret
  437ef4:	sub	sp, sp, #0x70
  437ef8:	stp	x29, x30, [sp, #96]
  437efc:	add	x29, sp, #0x60
  437f00:	mov	w8, #0x1                   	// #1
  437f04:	mov	x9, #0x20                  	// #32
  437f08:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  437f0c:	add	x10, x10, #0x700
  437f10:	stur	x0, [x29, #-8]
  437f14:	stur	x1, [x29, #-16]
  437f18:	stur	w8, [x29, #-44]
  437f1c:	ldur	x11, [x29, #-16]
  437f20:	ldr	x11, [x11, #32]
  437f24:	mul	x0, x11, x9
  437f28:	str	x10, [sp, #24]
  437f2c:	bl	47824c <warn@@Base+0x6f90>
  437f30:	ldur	x9, [x29, #-16]
  437f34:	str	x0, [x9, #40]
  437f38:	stur	xzr, [x29, #-40]
  437f3c:	stur	xzr, [x29, #-32]
  437f40:	ldur	x8, [x29, #-32]
  437f44:	ldur	x9, [x29, #-16]
  437f48:	ldr	x9, [x9, #32]
  437f4c:	cmp	x8, x9
  437f50:	b.cs	437fec <ferror@plt+0x362bc>  // b.hs, b.nlast
  437f54:	ldur	x8, [x29, #-16]
  437f58:	ldr	x8, [x8, #24]
  437f5c:	ldur	x9, [x29, #-32]
  437f60:	mov	x10, #0x20                  	// #32
  437f64:	mul	x9, x10, x9
  437f68:	ldr	x8, [x8, x9]
  437f6c:	cbz	x8, 437fdc <ferror@plt+0x362ac>
  437f70:	ldur	x8, [x29, #-16]
  437f74:	ldr	x8, [x8, #24]
  437f78:	ldur	x9, [x29, #-32]
  437f7c:	mov	x10, #0x20                  	// #32
  437f80:	mul	x9, x10, x9
  437f84:	add	x8, x8, x9
  437f88:	ldrb	w11, [x8, #24]
  437f8c:	and	w11, w11, #0xf
  437f90:	cmp	w11, #0x2
  437f94:	b.ne	437fdc <ferror@plt+0x362ac>  // b.any
  437f98:	ldur	x8, [x29, #-16]
  437f9c:	ldr	x8, [x8, #40]
  437fa0:	ldur	x9, [x29, #-40]
  437fa4:	add	x10, x9, #0x1
  437fa8:	stur	x10, [x29, #-40]
  437fac:	mov	x10, #0x20                  	// #32
  437fb0:	mul	x9, x10, x9
  437fb4:	add	x8, x8, x9
  437fb8:	ldur	x9, [x29, #-16]
  437fbc:	ldr	x9, [x9, #24]
  437fc0:	ldur	x11, [x29, #-32]
  437fc4:	mul	x10, x10, x11
  437fc8:	add	x9, x9, x10
  437fcc:	ldr	q0, [x9]
  437fd0:	str	q0, [x8]
  437fd4:	ldr	q0, [x9, #16]
  437fd8:	str	q0, [x8, #16]
  437fdc:	ldur	x8, [x29, #-32]
  437fe0:	add	x8, x8, #0x1
  437fe4:	stur	x8, [x29, #-32]
  437fe8:	b	437f40 <ferror@plt+0x36210>
  437fec:	ldur	x8, [x29, #-40]
  437ff0:	ldur	x9, [x29, #-16]
  437ff4:	str	x8, [x9, #48]
  437ff8:	ldur	x8, [x29, #-16]
  437ffc:	ldr	x0, [x8, #40]
  438000:	ldur	x8, [x29, #-16]
  438004:	ldr	x1, [x8, #48]
  438008:	mov	x2, #0x20                  	// #32
  43800c:	adrp	x3, 434000 <ferror@plt+0x322d0>
  438010:	add	x3, x3, #0x184
  438014:	bl	4019b0 <qsort@plt>
  438018:	ldur	x8, [x29, #-16]
  43801c:	ldr	x8, [x8]
  438020:	stur	x8, [x29, #-24]
  438024:	ldur	x8, [x29, #-24]
  438028:	ldur	x9, [x29, #-16]
  43802c:	ldr	x9, [x9]
  438030:	ldur	x10, [x29, #-16]
  438034:	ldr	x10, [x10, #8]
  438038:	mov	x11, #0x28                  	// #40
  43803c:	mul	x10, x11, x10
  438040:	add	x9, x9, x10
  438044:	cmp	x8, x9
  438048:	b.cs	4384bc <ferror@plt+0x3678c>  // b.hs, b.nlast
  43804c:	ldur	x0, [x29, #-8]
  438050:	ldur	x8, [x29, #-16]
  438054:	ldr	x1, [x8, #40]
  438058:	ldur	x8, [x29, #-16]
  43805c:	ldr	x2, [x8, #48]
  438060:	ldur	x8, [x29, #-16]
  438064:	ldr	x3, [x8, #56]
  438068:	ldur	x8, [x29, #-16]
  43806c:	ldr	x4, [x8, #64]
  438070:	ldur	x8, [x29, #-24]
  438074:	ldr	x5, [x8]
  438078:	ldr	x6, [x8, #8]
  43807c:	add	x7, sp, #0x20
  438080:	mov	x8, sp
  438084:	add	x9, sp, #0x28
  438088:	str	x9, [x8]
  43808c:	bl	4350a8 <ferror@plt+0x33378>
  438090:	ldr	x8, [sp, #24]
  438094:	ldr	x1, [x8]
  438098:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43809c:	add	x0, x0, #0x5d7
  4380a0:	bl	401910 <fputs@plt>
  4380a4:	ldr	x8, [sp, #32]
  4380a8:	cbz	x8, 4380d4 <ferror@plt+0x363a4>
  4380ac:	ldr	x0, [sp, #32]
  4380b0:	ldr	x8, [sp, #24]
  4380b4:	ldr	x1, [x8]
  4380b8:	bl	401910 <fputs@plt>
  4380bc:	ldr	x8, [sp, #40]
  4380c0:	cbz	x8, 4380d4 <ferror@plt+0x363a4>
  4380c4:	ldr	x1, [sp, #40]
  4380c8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4380cc:	add	x0, x0, #0x5da
  4380d0:	bl	401ca0 <printf@plt>
  4380d4:	ldr	x8, [sp, #24]
  4380d8:	ldr	x1, [x8]
  4380dc:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4380e0:	add	x0, x0, #0x5df
  4380e4:	bl	401910 <fputs@plt>
  4380e8:	ldur	x8, [x29, #-24]
  4380ec:	ldr	x8, [x8, #8]
  4380f0:	mov	x0, x8
  4380f4:	mov	w9, #0x4                   	// #4
  4380f8:	mov	w1, w9
  4380fc:	str	w9, [sp, #20]
  438100:	bl	40b080 <ferror@plt+0x9350>
  438104:	ldr	x8, [sp, #24]
  438108:	ldr	x1, [x8]
  43810c:	mov	w9, #0x2d                  	// #45
  438110:	mov	w0, w9
  438114:	bl	4019a0 <fputc@plt>
  438118:	ldur	x8, [x29, #-24]
  43811c:	ldr	x8, [x8, #24]
  438120:	mov	x0, x8
  438124:	ldr	w1, [sp, #20]
  438128:	bl	40b080 <ferror@plt+0x9350>
  43812c:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438130:	add	x8, x8, #0x6b5
  438134:	mov	x0, x8
  438138:	bl	401ca0 <printf@plt>
  43813c:	ldur	x8, [x29, #-24]
  438140:	ldr	x8, [x8, #32]
  438144:	and	x8, x8, #0x1
  438148:	cbz	w8, 438158 <ferror@plt+0x36428>
  43814c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438150:	add	x0, x0, #0x6b9
  438154:	bl	401ca0 <printf@plt>
  438158:	ldur	x8, [x29, #-24]
  43815c:	ldr	x8, [x8, #32]
  438160:	lsr	x8, x8, #1
  438164:	and	x8, x8, #0x1
  438168:	cbz	w8, 438178 <ferror@plt+0x36448>
  43816c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438170:	add	x0, x0, #0x744
  438174:	bl	401ca0 <printf@plt>
  438178:	ldur	x8, [x29, #-24]
  43817c:	ldr	x8, [x8, #32]
  438180:	lsr	x8, x8, #2
  438184:	and	x8, x8, #0x1
  438188:	cbz	w8, 438198 <ferror@plt+0x36468>
  43818c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438190:	add	x0, x0, #0x6c8
  438194:	bl	401ca0 <printf@plt>
  438198:	ldur	x8, [x29, #-24]
  43819c:	ldr	x8, [x8, #32]
  4381a0:	lsr	x8, x8, #6
  4381a4:	and	x8, x8, #0x1
  4381a8:	cbz	w8, 4381b8 <ferror@plt+0x36488>
  4381ac:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4381b0:	add	x0, x0, #0x6dc
  4381b4:	bl	401ca0 <printf@plt>
  4381b8:	ldur	x8, [x29, #-24]
  4381bc:	ldr	x8, [x8, #32]
  4381c0:	lsr	x8, x8, #7
  4381c4:	and	x8, x8, #0xf
  4381c8:	cbz	w8, 4381ec <ferror@plt+0x364bc>
  4381cc:	ldur	x8, [x29, #-24]
  4381d0:	ldr	x8, [x8, #32]
  4381d4:	lsr	x8, x8, #7
  4381d8:	and	x8, x8, #0xf
  4381dc:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4381e0:	add	x0, x0, #0x6e6
  4381e4:	mov	w1, w8
  4381e8:	bl	401ca0 <printf@plt>
  4381ec:	ldur	x8, [x29, #-24]
  4381f0:	ldr	x8, [x8, #32]
  4381f4:	lsr	x8, x8, #11
  4381f8:	and	x8, x8, #0x1f
  4381fc:	cbz	w8, 438220 <ferror@plt+0x364f0>
  438200:	ldur	x8, [x29, #-24]
  438204:	ldr	x8, [x8, #32]
  438208:	lsr	x8, x8, #11
  43820c:	and	x8, x8, #0x1f
  438210:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438214:	add	x0, x0, #0x6f3
  438218:	mov	w1, w8
  43821c:	bl	401ca0 <printf@plt>
  438220:	ldur	x8, [x29, #-24]
  438224:	ldr	x8, [x8, #32]
  438228:	lsr	x8, x8, #16
  43822c:	and	x8, x8, #0x1
  438230:	cbz	w8, 438240 <ferror@plt+0x36510>
  438234:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438238:	add	x0, x0, #0x700
  43823c:	bl	401ca0 <printf@plt>
  438240:	ldur	x8, [x29, #-24]
  438244:	ldr	x8, [x8, #32]
  438248:	lsr	x8, x8, #17
  43824c:	and	x8, x8, #0x1
  438250:	cbz	w8, 438260 <ferror@plt+0x36530>
  438254:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438258:	add	x0, x0, #0x70d
  43825c:	bl	401ca0 <printf@plt>
  438260:	ldur	x8, [x29, #-24]
  438264:	ldr	x8, [x8, #32]
  438268:	lsr	x8, x8, #18
  43826c:	and	x8, x8, #0x1
  438270:	cbz	w8, 438280 <ferror@plt+0x36550>
  438274:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438278:	add	x0, x0, #0x71d
  43827c:	bl	401ca0 <printf@plt>
  438280:	ldur	x8, [x29, #-24]
  438284:	ldr	x8, [x8, #32]
  438288:	lsr	x8, x8, #19
  43828c:	and	x8, x8, #0x1
  438290:	cbz	w8, 4382a0 <ferror@plt+0x36570>
  438294:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438298:	add	x0, x0, #0x734
  43829c:	bl	401ca0 <printf@plt>
  4382a0:	ldur	x8, [x29, #-24]
  4382a4:	ldr	x8, [x8, #32]
  4382a8:	lsr	x8, x8, #20
  4382ac:	and	x8, x8, #0x1
  4382b0:	cbz	w8, 4382c0 <ferror@plt+0x36590>
  4382b4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4382b8:	add	x0, x0, #0x74f
  4382bc:	bl	401ca0 <printf@plt>
  4382c0:	ldur	x8, [x29, #-24]
  4382c4:	ldr	x8, [x8, #32]
  4382c8:	lsr	x8, x8, #21
  4382cc:	and	x8, x8, #0x1
  4382d0:	cbz	w8, 4382e0 <ferror@plt+0x365b0>
  4382d4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4382d8:	add	x0, x0, #0x765
  4382dc:	bl	401ca0 <printf@plt>
  4382e0:	ldur	x8, [x29, #-24]
  4382e4:	ldr	x8, [x8, #32]
  4382e8:	lsr	x8, x8, #22
  4382ec:	and	x8, x8, #0x1
  4382f0:	cbz	w8, 438300 <ferror@plt+0x365d0>
  4382f4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4382f8:	add	x0, x0, #0x783
  4382fc:	bl	401ca0 <printf@plt>
  438300:	ldur	x8, [x29, #-24]
  438304:	ldr	x8, [x8, #32]
  438308:	lsr	x8, x8, #23
  43830c:	and	x8, x8, #0x1
  438310:	cbz	w8, 438320 <ferror@plt+0x365f0>
  438314:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438318:	add	x0, x0, #0x78f
  43831c:	bl	401ca0 <printf@plt>
  438320:	ldur	x8, [x29, #-24]
  438324:	ldr	x8, [x8, #32]
  438328:	lsr	x8, x8, #24
  43832c:	and	x8, x8, #0x1
  438330:	cbz	w8, 438340 <ferror@plt+0x36610>
  438334:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438338:	add	x0, x0, #0x799
  43833c:	bl	401ca0 <printf@plt>
  438340:	ldur	x8, [x29, #-24]
  438344:	ldr	x8, [x8, #32]
  438348:	lsr	x8, x8, #25
  43834c:	and	x8, x8, #0x1
  438350:	cbz	w8, 438360 <ferror@plt+0x36630>
  438354:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438358:	add	x0, x0, #0x7a8
  43835c:	bl	401ca0 <printf@plt>
  438360:	ldur	x8, [x29, #-24]
  438364:	ldr	x8, [x8, #32]
  438368:	lsr	x8, x8, #27
  43836c:	and	x8, x8, #0x1
  438370:	cbz	w8, 438380 <ferror@plt+0x36650>
  438374:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438378:	add	x0, x0, #0x7b9
  43837c:	bl	401ca0 <printf@plt>
  438380:	ldur	x8, [x29, #-24]
  438384:	ldr	x8, [x8, #32]
  438388:	lsr	x8, x8, #28
  43838c:	and	x8, x8, #0x1
  438390:	cbz	w8, 4383a0 <ferror@plt+0x36670>
  438394:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438398:	add	x0, x0, #0x7c2
  43839c:	bl	401ca0 <printf@plt>
  4383a0:	ldur	x8, [x29, #-24]
  4383a4:	ldr	x8, [x8, #32]
  4383a8:	lsr	x8, x8, #29
  4383ac:	and	x8, x8, #0x1
  4383b0:	cbz	w8, 4383c0 <ferror@plt+0x36690>
  4383b4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4383b8:	add	x0, x0, #0x7cb
  4383bc:	bl	401ca0 <printf@plt>
  4383c0:	ldur	x8, [x29, #-24]
  4383c4:	ldr	x8, [x8, #32]
  4383c8:	lsr	x8, x8, #30
  4383cc:	and	x8, x8, #0x1
  4383d0:	cbz	w8, 4383e0 <ferror@plt+0x366b0>
  4383d4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4383d8:	add	x0, x0, #0x7de
  4383dc:	bl	401ca0 <printf@plt>
  4383e0:	ldur	x8, [x29, #-24]
  4383e4:	ldr	x8, [x8, #32]
  4383e8:	lsr	x8, x8, #31
  4383ec:	and	x8, x8, #0x1
  4383f0:	cbz	w8, 438400 <ferror@plt+0x366d0>
  4383f4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4383f8:	add	x0, x0, #0x7f0
  4383fc:	bl	401ca0 <printf@plt>
  438400:	ldur	x8, [x29, #-24]
  438404:	ldr	x8, [x8, #32]
  438408:	lsr	x8, x8, #32
  43840c:	and	x8, x8, #0x1
  438410:	cbz	w8, 438420 <ferror@plt+0x366f0>
  438414:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438418:	add	x0, x0, #0x801
  43841c:	bl	401ca0 <printf@plt>
  438420:	ldur	x8, [x29, #-24]
  438424:	ldr	x8, [x8, #32]
  438428:	lsr	x8, x8, #33
  43842c:	and	x8, x8, #0x1
  438430:	cbz	w8, 438440 <ferror@plt+0x36710>
  438434:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438438:	add	x0, x0, #0x81a
  43843c:	bl	401ca0 <printf@plt>
  438440:	ldur	x8, [x29, #-24]
  438444:	ldr	x8, [x8, #32]
  438448:	lsr	x8, x8, #34
  43844c:	and	x8, x8, #0x1
  438450:	cbz	w8, 438460 <ferror@plt+0x36730>
  438454:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438458:	add	x0, x0, #0x832
  43845c:	bl	401ca0 <printf@plt>
  438460:	ldur	x8, [x29, #-24]
  438464:	ldr	x8, [x8, #32]
  438468:	lsr	x8, x8, #35
  43846c:	and	x8, x8, #0x1
  438470:	cbz	w8, 438480 <ferror@plt+0x36750>
  438474:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438478:	add	x0, x0, #0x83f
  43847c:	bl	401ca0 <printf@plt>
  438480:	ldur	x8, [x29, #-24]
  438484:	ldr	x8, [x8, #32]
  438488:	lsr	x8, x8, #37
  43848c:	cbz	w8, 4384ac <ferror@plt+0x3677c>
  438490:	ldur	x8, [x29, #-24]
  438494:	ldr	x8, [x8, #32]
  438498:	lsr	x8, x8, #37
  43849c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4384a0:	add	x0, x0, #0x84e
  4384a4:	mov	w1, w8
  4384a8:	bl	401ca0 <printf@plt>
  4384ac:	ldur	x8, [x29, #-24]
  4384b0:	add	x8, x8, #0x28
  4384b4:	stur	x8, [x29, #-24]
  4384b8:	b	438024 <ferror@plt+0x362f4>
  4384bc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4384c0:	add	x0, x0, #0xd8f
  4384c4:	bl	401ca0 <printf@plt>
  4384c8:	ldur	x8, [x29, #-16]
  4384cc:	ldr	x8, [x8, #40]
  4384d0:	mov	x0, x8
  4384d4:	bl	401bd0 <free@plt>
  4384d8:	ldur	w0, [x29, #-44]
  4384dc:	ldp	x29, x30, [sp, #96]
  4384e0:	add	sp, sp, #0x70
  4384e4:	ret
  4384e8:	sub	sp, sp, #0x90
  4384ec:	stp	x29, x30, [sp, #128]
  4384f0:	add	x29, sp, #0x80
  4384f4:	adrp	x8, 482000 <warn@@Base+0x10d44>
  4384f8:	add	x8, x8, #0x784
  4384fc:	stur	x0, [x29, #-16]
  438500:	stur	x1, [x29, #-24]
  438504:	stur	w2, [x29, #-28]
  438508:	ldur	w9, [x29, #-28]
  43850c:	mov	w10, w9
  438510:	ldur	x11, [x29, #-24]
  438514:	mul	x10, x10, x11
  438518:	ldur	x11, [x29, #-16]
  43851c:	ldr	x11, [x11, #16]
  438520:	cmp	x10, x11
  438524:	stur	x8, [x29, #-56]
  438528:	b.ls	43856c <ferror@plt+0x3683c>  // b.plast
  43852c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438530:	add	x0, x0, #0xdce
  438534:	bl	401cf0 <gettext@plt>
  438538:	ldur	x1, [x29, #-24]
  43853c:	ldur	x8, [x29, #-56]
  438540:	str	x0, [sp, #64]
  438544:	mov	x0, x8
  438548:	bl	403c08 <ferror@plt+0x1ed8>
  43854c:	ldr	x1, [sp, #64]
  438550:	str	x0, [sp, #56]
  438554:	mov	x0, x1
  438558:	ldr	x1, [sp, #56]
  43855c:	bl	4711a8 <error@@Base>
  438560:	mov	x8, xzr
  438564:	stur	x8, [x29, #-8]
  438568:	b	438700 <ferror@plt+0x369d0>
  43856c:	ldur	x0, [x29, #-24]
  438570:	ldur	w8, [x29, #-28]
  438574:	mov	w1, w8
  438578:	bl	44a960 <ferror@plt+0x48c30>
  43857c:	stur	x0, [x29, #-40]
  438580:	ldur	x9, [x29, #-40]
  438584:	cbnz	x9, 4385c8 <ferror@plt+0x36898>
  438588:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43858c:	add	x0, x0, #0xdf5
  438590:	bl	401cf0 <gettext@plt>
  438594:	ldur	x1, [x29, #-24]
  438598:	ldur	x8, [x29, #-56]
  43859c:	str	x0, [sp, #48]
  4385a0:	mov	x0, x8
  4385a4:	bl	403c08 <ferror@plt+0x1ed8>
  4385a8:	ldr	x1, [sp, #48]
  4385ac:	str	x0, [sp, #40]
  4385b0:	mov	x0, x1
  4385b4:	ldr	x1, [sp, #40]
  4385b8:	bl	4711a8 <error@@Base>
  4385bc:	mov	x8, xzr
  4385c0:	stur	x8, [x29, #-8]
  4385c4:	b	438700 <ferror@plt+0x369d0>
  4385c8:	ldur	x0, [x29, #-40]
  4385cc:	ldur	w8, [x29, #-28]
  4385d0:	mov	w1, w8
  4385d4:	ldur	x2, [x29, #-24]
  4385d8:	ldur	x9, [x29, #-16]
  4385dc:	ldr	x3, [x9, #8]
  4385e0:	bl	401bc0 <fread@plt>
  4385e4:	ldur	x9, [x29, #-24]
  4385e8:	cmp	x0, x9
  4385ec:	b.eq	438644 <ferror@plt+0x36914>  // b.none
  4385f0:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4385f4:	add	x0, x0, #0xe1f
  4385f8:	bl	401cf0 <gettext@plt>
  4385fc:	ldur	x8, [x29, #-24]
  438600:	ldur	w9, [x29, #-28]
  438604:	mov	w10, w9
  438608:	mul	x1, x8, x10
  43860c:	ldur	x8, [x29, #-56]
  438610:	str	x0, [sp, #32]
  438614:	mov	x0, x8
  438618:	bl	403c08 <ferror@plt+0x1ed8>
  43861c:	ldr	x1, [sp, #32]
  438620:	str	x0, [sp, #24]
  438624:	mov	x0, x1
  438628:	ldr	x1, [sp, #24]
  43862c:	bl	4711a8 <error@@Base>
  438630:	ldur	x0, [x29, #-40]
  438634:	bl	401bd0 <free@plt>
  438638:	mov	x8, xzr
  43863c:	stur	x8, [x29, #-8]
  438640:	b	438700 <ferror@plt+0x369d0>
  438644:	ldur	x0, [x29, #-24]
  438648:	mov	x1, #0x8                   	// #8
  43864c:	bl	44a960 <ferror@plt+0x48c30>
  438650:	stur	x0, [x29, #-48]
  438654:	ldur	x8, [x29, #-48]
  438658:	cbnz	x8, 4386a4 <ferror@plt+0x36974>
  43865c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438660:	add	x0, x0, #0xe4b
  438664:	bl	401cf0 <gettext@plt>
  438668:	ldur	x1, [x29, #-24]
  43866c:	ldur	x8, [x29, #-56]
  438670:	str	x0, [sp, #16]
  438674:	mov	x0, x8
  438678:	bl	403c08 <ferror@plt+0x1ed8>
  43867c:	ldr	x1, [sp, #16]
  438680:	str	x0, [sp, #8]
  438684:	mov	x0, x1
  438688:	ldr	x1, [sp, #8]
  43868c:	bl	4711a8 <error@@Base>
  438690:	ldur	x0, [x29, #-40]
  438694:	bl	401bd0 <free@plt>
  438698:	mov	x8, xzr
  43869c:	stur	x8, [x29, #-8]
  4386a0:	b	438700 <ferror@plt+0x369d0>
  4386a4:	ldur	x8, [x29, #-24]
  4386a8:	subs	x9, x8, #0x1
  4386ac:	stur	x9, [x29, #-24]
  4386b0:	cbz	x8, 4386f0 <ferror@plt+0x369c0>
  4386b4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4386b8:	add	x8, x8, #0x578
  4386bc:	ldr	x8, [x8]
  4386c0:	ldur	x9, [x29, #-40]
  4386c4:	ldur	x10, [x29, #-24]
  4386c8:	ldur	w11, [x29, #-28]
  4386cc:	mov	w12, w11
  4386d0:	mul	x10, x10, x12
  4386d4:	add	x0, x9, x10
  4386d8:	ldur	w1, [x29, #-28]
  4386dc:	blr	x8
  4386e0:	ldur	x8, [x29, #-48]
  4386e4:	ldur	x9, [x29, #-24]
  4386e8:	str	x0, [x8, x9, lsl #3]
  4386ec:	b	4386a4 <ferror@plt+0x36974>
  4386f0:	ldur	x0, [x29, #-40]
  4386f4:	bl	401bd0 <free@plt>
  4386f8:	ldur	x8, [x29, #-48]
  4386fc:	stur	x8, [x29, #-8]
  438700:	ldur	x0, [x29, #-8]
  438704:	ldp	x29, x30, [sp, #128]
  438708:	add	sp, sp, #0x90
  43870c:	ret
  438710:	sub	sp, sp, #0x70
  438714:	stp	x29, x30, [sp, #96]
  438718:	add	x29, sp, #0x60
  43871c:	mov	w8, #0x2                   	// #2
  438720:	adrp	x9, 497000 <warn@@Base+0x25d44>
  438724:	add	x9, x9, #0xaef
  438728:	stur	x0, [x29, #-8]
  43872c:	stur	x1, [x29, #-16]
  438730:	stur	x2, [x29, #-24]
  438734:	ldur	x0, [x29, #-16]
  438738:	mov	w1, w8
  43873c:	str	x9, [sp, #48]
  438740:	bl	40b080 <ferror@plt+0x9350>
  438744:	stur	w0, [x29, #-36]
  438748:	ldur	w8, [x29, #-36]
  43874c:	cmp	w8, #0x5
  438750:	b.ge	438774 <ferror@plt+0x36a44>  // b.tcont
  438754:	ldursw	x8, [x29, #-36]
  438758:	adrp	x9, 485000 <warn@@Base+0x13d44>
  43875c:	add	x9, x9, #0x2d5
  438760:	add	x0, x9, x8
  438764:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  438768:	add	x8, x8, #0x700
  43876c:	ldr	x1, [x8]
  438770:	bl	401910 <fputs@plt>
  438774:	ldur	x1, [x29, #-24]
  438778:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43877c:	add	x0, x0, #0xe82
  438780:	bl	401ca0 <printf@plt>
  438784:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  438788:	add	x8, x8, #0xbc8
  43878c:	ldr	x8, [x8]
  438790:	cbz	x8, 4387ac <ferror@plt+0x36a7c>
  438794:	ldur	x8, [x29, #-16]
  438798:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  43879c:	add	x9, x9, #0xbd0
  4387a0:	ldr	x9, [x9]
  4387a4:	cmp	x8, x9
  4387a8:	b.cc	4387c4 <ferror@plt+0x36a94>  // b.lo, b.ul, b.last
  4387ac:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4387b0:	add	x0, x0, #0xe8a
  4387b4:	bl	401cf0 <gettext@plt>
  4387b8:	ldur	x1, [x29, #-16]
  4387bc:	bl	401ca0 <printf@plt>
  4387c0:	b	4389ac <ferror@plt+0x36c7c>
  4387c4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4387c8:	add	x8, x8, #0xbc8
  4387cc:	ldr	x8, [x8]
  4387d0:	ldur	x9, [x29, #-16]
  4387d4:	mov	x10, #0x20                  	// #32
  4387d8:	mul	x9, x10, x9
  4387dc:	add	x8, x8, x9
  4387e0:	stur	x8, [x29, #-32]
  4387e4:	ldur	x8, [x29, #-32]
  4387e8:	ldr	x0, [x8]
  4387ec:	mov	w1, #0x6                   	// #6
  4387f0:	bl	40b080 <ferror@plt+0x9350>
  4387f4:	mov	w11, #0x20                  	// #32
  4387f8:	mov	w0, w11
  4387fc:	bl	401cd0 <putchar@plt>
  438800:	ldur	x8, [x29, #-32]
  438804:	ldr	x8, [x8, #8]
  438808:	mov	x0, x8
  43880c:	mov	w1, #0x2                   	// #2
  438810:	bl	40b080 <ferror@plt+0x9350>
  438814:	ldur	x8, [x29, #-8]
  438818:	ldur	x9, [x29, #-32]
  43881c:	ldrb	w11, [x9, #24]
  438820:	and	w1, w11, #0xf
  438824:	mov	x0, x8
  438828:	bl	408f44 <ferror@plt+0x7214>
  43882c:	ldr	x8, [sp, #48]
  438830:	str	x0, [sp, #40]
  438834:	mov	x0, x8
  438838:	ldr	x1, [sp, #40]
  43883c:	bl	401ca0 <printf@plt>
  438840:	ldur	x8, [x29, #-8]
  438844:	ldur	x9, [x29, #-32]
  438848:	ldrb	w11, [x9, #24]
  43884c:	lsr	w1, w11, #4
  438850:	mov	x0, x8
  438854:	bl	4389b8 <ferror@plt+0x36c88>
  438858:	adrp	x8, 497000 <warn@@Base+0x25d44>
  43885c:	add	x8, x8, #0xaf5
  438860:	str	x0, [sp, #32]
  438864:	mov	x0, x8
  438868:	ldr	x1, [sp, #32]
  43886c:	bl	401ca0 <printf@plt>
  438870:	ldur	x8, [x29, #-8]
  438874:	ldrb	w11, [x8, #31]
  438878:	cmp	w11, #0x6
  43887c:	b.ne	4388a4 <ferror@plt+0x36b74>  // b.any
  438880:	ldur	x8, [x29, #-32]
  438884:	ldrb	w0, [x8, #25]
  438888:	bl	438b2c <ferror@plt+0x36dfc>
  43888c:	ldr	x8, [sp, #48]
  438890:	str	x0, [sp, #24]
  438894:	mov	x0, x8
  438898:	ldr	x1, [sp, #24]
  43889c:	bl	401ca0 <printf@plt>
  4388a0:	b	438914 <ferror@plt+0x36be4>
  4388a4:	ldur	x8, [x29, #-32]
  4388a8:	ldrb	w9, [x8, #25]
  4388ac:	and	w9, w9, #0x3
  4388b0:	stur	w9, [x29, #-40]
  4388b4:	ldur	w0, [x29, #-40]
  4388b8:	bl	438bbc <ferror@plt+0x36e8c>
  4388bc:	ldr	x8, [sp, #48]
  4388c0:	str	x0, [sp, #16]
  4388c4:	mov	x0, x8
  4388c8:	ldr	x1, [sp, #16]
  4388cc:	bl	401ca0 <printf@plt>
  4388d0:	ldur	x8, [x29, #-32]
  4388d4:	ldrb	w9, [x8, #25]
  4388d8:	ldur	w10, [x29, #-40]
  4388dc:	eor	w9, w9, w10
  4388e0:	cbz	w9, 438914 <ferror@plt+0x36be4>
  4388e4:	ldur	x0, [x29, #-8]
  4388e8:	ldur	x8, [x29, #-32]
  4388ec:	ldrb	w9, [x8, #25]
  4388f0:	ldur	w10, [x29, #-40]
  4388f4:	eor	w1, w9, w10
  4388f8:	bl	438c74 <ferror@plt+0x36f44>
  4388fc:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438900:	add	x8, x8, #0xafb
  438904:	str	x0, [sp, #8]
  438908:	mov	x0, x8
  43890c:	ldr	x1, [sp, #8]
  438910:	bl	401ca0 <printf@plt>
  438914:	ldur	x0, [x29, #-8]
  438918:	ldur	x8, [x29, #-32]
  43891c:	ldr	w1, [x8, #28]
  438920:	bl	438dc4 <ferror@plt+0x37094>
  438924:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438928:	add	x8, x8, #0xebd
  43892c:	str	x0, [sp]
  438930:	mov	x0, x8
  438934:	ldr	x1, [sp]
  438938:	bl	401ca0 <printf@plt>
  43893c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  438940:	add	x8, x8, #0xbb8
  438944:	ldr	x8, [x8]
  438948:	cbz	x8, 43898c <ferror@plt+0x36c5c>
  43894c:	ldur	x8, [x29, #-32]
  438950:	ldr	x8, [x8, #16]
  438954:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  438958:	add	x9, x9, #0xbc0
  43895c:	ldr	x9, [x9]
  438960:	cmp	x8, x9
  438964:	b.cs	43898c <ferror@plt+0x36c5c>  // b.hs, b.nlast
  438968:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43896c:	add	x8, x8, #0xbb8
  438970:	ldr	x8, [x8]
  438974:	ldur	x9, [x29, #-32]
  438978:	ldr	x9, [x9, #16]
  43897c:	add	x1, x8, x9
  438980:	mov	w0, #0x19                  	// #25
  438984:	bl	41a680 <ferror@plt+0x18950>
  438988:	b	4389a4 <ferror@plt+0x36c74>
  43898c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438990:	add	x0, x0, #0xec5
  438994:	bl	401cf0 <gettext@plt>
  438998:	ldur	x8, [x29, #-32]
  43899c:	ldr	x1, [x8, #16]
  4389a0:	bl	401ca0 <printf@plt>
  4389a4:	mov	w0, #0xa                   	// #10
  4389a8:	bl	401cd0 <putchar@plt>
  4389ac:	ldp	x29, x30, [sp, #96]
  4389b0:	add	sp, sp, #0x70
  4389b4:	ret
  4389b8:	sub	sp, sp, #0x50
  4389bc:	stp	x29, x30, [sp, #64]
  4389c0:	add	x29, sp, #0x40
  4389c4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4389c8:	add	x8, x8, #0x5f4
  4389cc:	stur	x0, [x29, #-16]
  4389d0:	stur	w1, [x29, #-20]
  4389d4:	ldur	w9, [x29, #-20]
  4389d8:	str	x8, [sp, #32]
  4389dc:	str	w9, [sp, #28]
  4389e0:	cbz	w9, 438a08 <ferror@plt+0x36cd8>
  4389e4:	b	4389e8 <ferror@plt+0x36cb8>
  4389e8:	ldr	w8, [sp, #28]
  4389ec:	cmp	w8, #0x1
  4389f0:	b.eq	438a18 <ferror@plt+0x36ce8>  // b.none
  4389f4:	b	4389f8 <ferror@plt+0x36cc8>
  4389f8:	ldr	w8, [sp, #28]
  4389fc:	cmp	w8, #0x2
  438a00:	b.eq	438a28 <ferror@plt+0x36cf8>  // b.none
  438a04:	b	438a38 <ferror@plt+0x36d08>
  438a08:	adrp	x8, 48e000 <warn@@Base+0x1cd44>
  438a0c:	add	x8, x8, #0x63c
  438a10:	stur	x8, [x29, #-8]
  438a14:	b	438b1c <ferror@plt+0x36dec>
  438a18:	adrp	x8, 486000 <warn@@Base+0x14d44>
  438a1c:	add	x8, x8, #0xba9
  438a20:	stur	x8, [x29, #-8]
  438a24:	b	438b1c <ferror@plt+0x36dec>
  438a28:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438a2c:	add	x8, x8, #0xed7
  438a30:	stur	x8, [x29, #-8]
  438a34:	b	438b1c <ferror@plt+0x36dec>
  438a38:	ldur	w8, [x29, #-20]
  438a3c:	cmp	w8, #0xd
  438a40:	b.cc	438a7c <ferror@plt+0x36d4c>  // b.lo, b.ul, b.last
  438a44:	ldur	w8, [x29, #-20]
  438a48:	cmp	w8, #0xf
  438a4c:	b.hi	438a7c <ferror@plt+0x36d4c>  // b.pmore
  438a50:	adrp	x0, 481000 <warn@@Base+0xfd44>
  438a54:	add	x0, x0, #0xe4
  438a58:	bl	401cf0 <gettext@plt>
  438a5c:	ldur	w3, [x29, #-20]
  438a60:	ldr	x8, [sp, #32]
  438a64:	str	x0, [sp, #16]
  438a68:	mov	x0, x8
  438a6c:	mov	x1, #0x20                  	// #32
  438a70:	ldr	x2, [sp, #16]
  438a74:	bl	4019e0 <snprintf@plt>
  438a78:	b	438b14 <ferror@plt+0x36de4>
  438a7c:	ldur	w8, [x29, #-20]
  438a80:	cmp	w8, #0xa
  438a84:	b.cc	438aec <ferror@plt+0x36dbc>  // b.lo, b.ul, b.last
  438a88:	ldur	w8, [x29, #-20]
  438a8c:	cmp	w8, #0xc
  438a90:	b.hi	438aec <ferror@plt+0x36dbc>  // b.pmore
  438a94:	ldur	w8, [x29, #-20]
  438a98:	cmp	w8, #0xa
  438a9c:	b.ne	438ac0 <ferror@plt+0x36d90>  // b.any
  438aa0:	ldur	x8, [x29, #-16]
  438aa4:	ldrb	w9, [x8, #31]
  438aa8:	cmp	w9, #0x3
  438aac:	b.ne	438ac0 <ferror@plt+0x36d90>  // b.any
  438ab0:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438ab4:	add	x8, x8, #0xedc
  438ab8:	stur	x8, [x29, #-8]
  438abc:	b	438b1c <ferror@plt+0x36dec>
  438ac0:	adrp	x0, 481000 <warn@@Base+0xfd44>
  438ac4:	add	x0, x0, #0x115
  438ac8:	bl	401cf0 <gettext@plt>
  438acc:	ldur	w3, [x29, #-20]
  438ad0:	ldr	x8, [sp, #32]
  438ad4:	str	x0, [sp, #8]
  438ad8:	mov	x0, x8
  438adc:	mov	x1, #0x20                  	// #32
  438ae0:	ldr	x2, [sp, #8]
  438ae4:	bl	4019e0 <snprintf@plt>
  438ae8:	b	438b14 <ferror@plt+0x36de4>
  438aec:	adrp	x0, 481000 <warn@@Base+0xfd44>
  438af0:	add	x0, x0, #0x127
  438af4:	bl	401cf0 <gettext@plt>
  438af8:	ldur	w3, [x29, #-20]
  438afc:	ldr	x8, [sp, #32]
  438b00:	str	x0, [sp]
  438b04:	mov	x0, x8
  438b08:	mov	x1, #0x20                  	// #32
  438b0c:	ldr	x2, [sp]
  438b10:	bl	4019e0 <snprintf@plt>
  438b14:	ldr	x8, [sp, #32]
  438b18:	stur	x8, [x29, #-8]
  438b1c:	ldur	x0, [x29, #-8]
  438b20:	ldp	x29, x30, [sp, #64]
  438b24:	add	sp, sp, #0x50
  438b28:	ret
  438b2c:	sub	sp, sp, #0x20
  438b30:	stp	x29, x30, [sp, #16]
  438b34:	add	x29, sp, #0x10
  438b38:	str	w0, [sp, #4]
  438b3c:	ldr	w8, [sp, #4]
  438b40:	cmp	w8, #0x4
  438b44:	str	w8, [sp]
  438b48:	b.eq	438b70 <ferror@plt+0x36e40>  // b.none
  438b4c:	b	438b50 <ferror@plt+0x36e20>
  438b50:	ldr	w8, [sp]
  438b54:	cmp	w8, #0x5
  438b58:	b.eq	438b80 <ferror@plt+0x36e50>  // b.none
  438b5c:	b	438b60 <ferror@plt+0x36e30>
  438b60:	ldr	w8, [sp]
  438b64:	cmp	w8, #0x6
  438b68:	b.eq	438b90 <ferror@plt+0x36e60>  // b.none
  438b6c:	b	438ba0 <ferror@plt+0x36e70>
  438b70:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438b74:	add	x8, x8, #0xee3
  438b78:	str	x8, [sp, #8]
  438b7c:	b	438bac <ferror@plt+0x36e7c>
  438b80:	adrp	x8, 486000 <warn@@Base+0x14d44>
  438b84:	add	x8, x8, #0xc8c
  438b88:	str	x8, [sp, #8]
  438b8c:	b	438bac <ferror@plt+0x36e7c>
  438b90:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438b94:	add	x8, x8, #0xeec
  438b98:	str	x8, [sp, #8]
  438b9c:	b	438bac <ferror@plt+0x36e7c>
  438ba0:	ldr	w0, [sp, #4]
  438ba4:	bl	438bbc <ferror@plt+0x36e8c>
  438ba8:	str	x0, [sp, #8]
  438bac:	ldr	x0, [sp, #8]
  438bb0:	ldp	x29, x30, [sp, #16]
  438bb4:	add	sp, sp, #0x20
  438bb8:	ret
  438bbc:	sub	sp, sp, #0x30
  438bc0:	stp	x29, x30, [sp, #32]
  438bc4:	add	x29, sp, #0x20
  438bc8:	stur	w0, [x29, #-12]
  438bcc:	ldur	w8, [x29, #-12]
  438bd0:	subs	w8, w8, #0x0
  438bd4:	mov	w9, w8
  438bd8:	ubfx	x9, x9, #0, #32
  438bdc:	cmp	x9, #0x3
  438be0:	str	x9, [sp, #8]
  438be4:	b.hi	438c40 <ferror@plt+0x36f10>  // b.pmore
  438be8:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  438bec:	add	x8, x8, #0xf90
  438bf0:	ldr	x11, [sp, #8]
  438bf4:	ldrsw	x10, [x8, x11, lsl #2]
  438bf8:	add	x9, x8, x10
  438bfc:	br	x9
  438c00:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438c04:	add	x8, x8, #0xef6
  438c08:	stur	x8, [x29, #-8]
  438c0c:	b	438c64 <ferror@plt+0x36f34>
  438c10:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438c14:	add	x8, x8, #0xefe
  438c18:	stur	x8, [x29, #-8]
  438c1c:	b	438c64 <ferror@plt+0x36f34>
  438c20:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438c24:	add	x8, x8, #0xf07
  438c28:	stur	x8, [x29, #-8]
  438c2c:	b	438c64 <ferror@plt+0x36f34>
  438c30:	adrp	x8, 485000 <warn@@Base+0x13d44>
  438c34:	add	x8, x8, #0xbeb
  438c38:	stur	x8, [x29, #-8]
  438c3c:	b	438c64 <ferror@plt+0x36f34>
  438c40:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438c44:	add	x0, x0, #0xf0e
  438c48:	bl	401cf0 <gettext@plt>
  438c4c:	ldur	w1, [x29, #-12]
  438c50:	bl	4711a8 <error@@Base>
  438c54:	adrp	x0, 484000 <warn@@Base+0x12d44>
  438c58:	add	x0, x0, #0x57b
  438c5c:	bl	401cf0 <gettext@plt>
  438c60:	stur	x0, [x29, #-8]
  438c64:	ldur	x0, [x29, #-8]
  438c68:	ldp	x29, x30, [sp, #32]
  438c6c:	add	sp, sp, #0x30
  438c70:	ret
  438c74:	sub	sp, sp, #0x50
  438c78:	stp	x29, x30, [sp, #64]
  438c7c:	add	x29, sp, #0x40
  438c80:	mov	x8, xzr
  438c84:	stur	x0, [x29, #-16]
  438c88:	stur	w1, [x29, #-20]
  438c8c:	str	x8, [sp, #32]
  438c90:	ldur	w9, [x29, #-20]
  438c94:	cbnz	w9, 438ca8 <ferror@plt+0x36f78>
  438c98:	adrp	x8, 497000 <warn@@Base+0x25d44>
  438c9c:	add	x8, x8, #0x6b8
  438ca0:	stur	x8, [x29, #-8]
  438ca4:	b	438db4 <ferror@plt+0x37084>
  438ca8:	ldur	x8, [x29, #-16]
  438cac:	ldrh	w9, [x8, #82]
  438cb0:	cmp	w9, #0x8
  438cb4:	str	w9, [sp, #28]
  438cb8:	b.eq	438d2c <ferror@plt+0x36ffc>  // b.none
  438cbc:	b	438cc0 <ferror@plt+0x36f90>
  438cc0:	ldr	w8, [sp, #28]
  438cc4:	cmp	w8, #0x15
  438cc8:	b.eq	438d50 <ferror@plt+0x37020>  // b.none
  438ccc:	b	438cd0 <ferror@plt+0x36fa0>
  438cd0:	ldr	w8, [sp, #28]
  438cd4:	cmp	w8, #0x32
  438cd8:	b.eq	438d3c <ferror@plt+0x3700c>  // b.none
  438cdc:	b	438ce0 <ferror@plt+0x36fb0>
  438ce0:	ldr	w8, [sp, #28]
  438ce4:	cmp	w8, #0xb7
  438ce8:	b.eq	438d1c <ferror@plt+0x36fec>  // b.none
  438cec:	b	438cf0 <ferror@plt+0x36fc0>
  438cf0:	mov	w8, #0x9026                	// #36902
  438cf4:	ldr	w9, [sp, #28]
  438cf8:	cmp	w9, w8
  438cfc:	cset	w8, eq  // eq = none
  438d00:	eor	w8, w8, #0x1
  438d04:	tbnz	w8, #0, 438d60 <ferror@plt+0x37030>
  438d08:	b	438d0c <ferror@plt+0x36fdc>
  438d0c:	ldur	w0, [x29, #-20]
  438d10:	bl	439074 <ferror@plt+0x37344>
  438d14:	str	x0, [sp, #32]
  438d18:	b	438d68 <ferror@plt+0x37038>
  438d1c:	ldur	w0, [x29, #-20]
  438d20:	bl	4390fc <ferror@plt+0x373cc>
  438d24:	str	x0, [sp, #32]
  438d28:	b	438d68 <ferror@plt+0x37038>
  438d2c:	ldur	w0, [x29, #-20]
  438d30:	bl	439184 <ferror@plt+0x37454>
  438d34:	str	x0, [sp, #32]
  438d38:	b	438d68 <ferror@plt+0x37038>
  438d3c:	ldur	x0, [x29, #-16]
  438d40:	ldur	w1, [x29, #-20]
  438d44:	bl	439264 <ferror@plt+0x37534>
  438d48:	str	x0, [sp, #32]
  438d4c:	b	438d68 <ferror@plt+0x37038>
  438d50:	ldur	w0, [x29, #-20]
  438d54:	bl	439478 <ferror@plt+0x37748>
  438d58:	str	x0, [sp, #32]
  438d5c:	b	438d68 <ferror@plt+0x37038>
  438d60:	mov	x8, xzr
  438d64:	str	x8, [sp, #32]
  438d68:	ldr	x8, [sp, #32]
  438d6c:	cbz	x8, 438d7c <ferror@plt+0x3704c>
  438d70:	ldr	x8, [sp, #32]
  438d74:	stur	x8, [x29, #-8]
  438d78:	b	438db4 <ferror@plt+0x37084>
  438d7c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  438d80:	add	x0, x0, #0xf30
  438d84:	bl	401cf0 <gettext@plt>
  438d88:	ldur	w3, [x29, #-20]
  438d8c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  438d90:	add	x8, x8, #0x614
  438d94:	str	x0, [sp, #16]
  438d98:	mov	x0, x8
  438d9c:	mov	x1, #0x20                  	// #32
  438da0:	ldr	x2, [sp, #16]
  438da4:	str	x8, [sp, #8]
  438da8:	bl	4019e0 <snprintf@plt>
  438dac:	ldr	x8, [sp, #8]
  438db0:	stur	x8, [x29, #-8]
  438db4:	ldur	x0, [x29, #-8]
  438db8:	ldp	x29, x30, [sp, #64]
  438dbc:	add	sp, sp, #0x50
  438dc0:	ret
  438dc4:	sub	sp, sp, #0x40
  438dc8:	stp	x29, x30, [sp, #48]
  438dcc:	add	x29, sp, #0x30
  438dd0:	mov	w8, #0xfffffff1            	// #-15
  438dd4:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  438dd8:	add	x9, x9, #0x694
  438ddc:	stur	x0, [x29, #-16]
  438de0:	stur	w1, [x29, #-20]
  438de4:	ldur	w10, [x29, #-20]
  438de8:	cmp	w10, w8
  438dec:	str	x9, [sp, #16]
  438df0:	str	w10, [sp, #12]
  438df4:	b.eq	438e38 <ferror@plt+0x37108>  // b.none
  438df8:	b	438dfc <ferror@plt+0x370cc>
  438dfc:	mov	w8, #0xfffffff2            	// #-14
  438e00:	ldr	w9, [sp, #12]
  438e04:	cmp	w9, w8
  438e08:	b.eq	438e48 <ferror@plt+0x37118>  // b.none
  438e0c:	b	438e10 <ferror@plt+0x370e0>
  438e10:	ldr	w8, [sp, #12]
  438e14:	cmp	w8, #0x0
  438e18:	cset	w9, eq  // eq = none
  438e1c:	eor	w9, w9, #0x1
  438e20:	tbnz	w9, #0, 438e58 <ferror@plt+0x37128>
  438e24:	b	438e28 <ferror@plt+0x370f8>
  438e28:	adrp	x8, 498000 <warn@@Base+0x26d44>
  438e2c:	add	x8, x8, #0x54
  438e30:	stur	x8, [x29, #-8]
  438e34:	b	439064 <ferror@plt+0x37334>
  438e38:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  438e3c:	add	x8, x8, #0xcb3
  438e40:	stur	x8, [x29, #-8]
  438e44:	b	439064 <ferror@plt+0x37334>
  438e48:	adrp	x8, 498000 <warn@@Base+0x26d44>
  438e4c:	add	x8, x8, #0x4f
  438e50:	stur	x8, [x29, #-8]
  438e54:	b	439064 <ferror@plt+0x37334>
  438e58:	ldur	w8, [x29, #-20]
  438e5c:	mov	w9, #0xffffff00            	// #-256
  438e60:	cmp	w8, w9
  438e64:	b.ne	438e98 <ferror@plt+0x37168>  // b.any
  438e68:	ldur	x8, [x29, #-16]
  438e6c:	ldrh	w9, [x8, #82]
  438e70:	cmp	w9, #0x32
  438e74:	b.ne	438e98 <ferror@plt+0x37168>  // b.any
  438e78:	ldur	x8, [x29, #-16]
  438e7c:	ldrb	w9, [x8, #31]
  438e80:	cmp	w9, #0x1
  438e84:	b.ne	438e98 <ferror@plt+0x37168>  // b.any
  438e88:	adrp	x8, 487000 <warn@@Base+0x15d44>
  438e8c:	add	x8, x8, #0xf09
  438e90:	stur	x8, [x29, #-8]
  438e94:	b	439064 <ferror@plt+0x37334>
  438e98:	ldur	x8, [x29, #-16]
  438e9c:	ldrh	w9, [x8, #82]
  438ea0:	cmp	w9, #0x3e
  438ea4:	b.eq	438ec8 <ferror@plt+0x37198>  // b.none
  438ea8:	ldur	x8, [x29, #-16]
  438eac:	ldrh	w9, [x8, #82]
  438eb0:	cmp	w9, #0xb4
  438eb4:	b.eq	438ec8 <ferror@plt+0x37198>  // b.none
  438eb8:	ldur	x8, [x29, #-16]
  438ebc:	ldrh	w9, [x8, #82]
  438ec0:	cmp	w9, #0xb5
  438ec4:	b.ne	438ee8 <ferror@plt+0x371b8>  // b.any
  438ec8:	ldur	w8, [x29, #-20]
  438ecc:	mov	w9, #0xffffff02            	// #-254
  438ed0:	cmp	w8, w9
  438ed4:	b.ne	438ee8 <ferror@plt+0x371b8>  // b.any
  438ed8:	adrp	x8, 498000 <warn@@Base+0x26d44>
  438edc:	add	x8, x8, #0x44
  438ee0:	stur	x8, [x29, #-8]
  438ee4:	b	439064 <ferror@plt+0x37334>
  438ee8:	ldur	w8, [x29, #-20]
  438eec:	mov	w9, #0xffffff03            	// #-253
  438ef0:	cmp	w8, w9
  438ef4:	b.ne	438f08 <ferror@plt+0x371d8>  // b.any
  438ef8:	ldur	x8, [x29, #-16]
  438efc:	ldrh	w9, [x8, #82]
  438f00:	cmp	w9, #0x8
  438f04:	b.eq	438f28 <ferror@plt+0x371f8>  // b.none
  438f08:	ldur	w8, [x29, #-20]
  438f0c:	mov	w9, #0xffffff00            	// #-256
  438f10:	cmp	w8, w9
  438f14:	b.ne	438f38 <ferror@plt+0x37208>  // b.any
  438f18:	ldur	x8, [x29, #-16]
  438f1c:	ldrh	w9, [x8, #82]
  438f20:	cmp	w9, #0x8c
  438f24:	b.ne	438f38 <ferror@plt+0x37208>  // b.any
  438f28:	adrp	x8, 498000 <warn@@Base+0x26d44>
  438f2c:	add	x8, x8, #0x4e
  438f30:	stur	x8, [x29, #-8]
  438f34:	b	439064 <ferror@plt+0x37334>
  438f38:	ldur	w8, [x29, #-20]
  438f3c:	mov	w9, #0xffffff04            	// #-252
  438f40:	cmp	w8, w9
  438f44:	b.ne	438f68 <ferror@plt+0x37238>  // b.any
  438f48:	ldur	x8, [x29, #-16]
  438f4c:	ldrh	w9, [x8, #82]
  438f50:	cmp	w9, #0x8
  438f54:	b.ne	438f68 <ferror@plt+0x37238>  // b.any
  438f58:	adrp	x8, 498000 <warn@@Base+0x26d44>
  438f5c:	add	x8, x8, #0x53
  438f60:	stur	x8, [x29, #-8]
  438f64:	b	439064 <ferror@plt+0x37334>
  438f68:	ldur	w8, [x29, #-20]
  438f6c:	mov	w9, #0xffffff00            	// #-256
  438f70:	cmp	w8, w9
  438f74:	b.cc	438fa4 <ferror@plt+0x37274>  // b.lo, b.ul, b.last
  438f78:	ldur	w8, [x29, #-20]
  438f7c:	mov	w9, #0xffffff1f            	// #-225
  438f80:	cmp	w8, w9
  438f84:	b.hi	438fa4 <ferror@plt+0x37274>  // b.pmore
  438f88:	ldur	w8, [x29, #-20]
  438f8c:	and	w2, w8, #0xffff
  438f90:	ldr	x0, [sp, #16]
  438f94:	adrp	x1, 498000 <warn@@Base+0x26d44>
  438f98:	add	x1, x1, #0x58
  438f9c:	bl	401980 <sprintf@plt>
  438fa0:	b	43905c <ferror@plt+0x3732c>
  438fa4:	ldur	w8, [x29, #-20]
  438fa8:	mov	w9, #0xffffff20            	// #-224
  438fac:	cmp	w8, w9
  438fb0:	b.cc	438fe0 <ferror@plt+0x372b0>  // b.lo, b.ul, b.last
  438fb4:	ldur	w8, [x29, #-20]
  438fb8:	mov	w9, #0xffffff3f            	// #-193
  438fbc:	cmp	w8, w9
  438fc0:	b.hi	438fe0 <ferror@plt+0x372b0>  // b.pmore
  438fc4:	ldur	w8, [x29, #-20]
  438fc8:	and	w2, w8, #0xffff
  438fcc:	ldr	x0, [sp, #16]
  438fd0:	adrp	x1, 498000 <warn@@Base+0x26d44>
  438fd4:	add	x1, x1, #0x64
  438fd8:	bl	401980 <sprintf@plt>
  438fdc:	b	43905c <ferror@plt+0x3732c>
  438fe0:	ldur	w8, [x29, #-20]
  438fe4:	mov	w9, #0xffffff00            	// #-256
  438fe8:	cmp	w8, w9
  438fec:	b.cc	43900c <ferror@plt+0x372dc>  // b.lo, b.ul, b.last
  438ff0:	ldur	w8, [x29, #-20]
  438ff4:	and	w2, w8, #0xffff
  438ff8:	ldr	x0, [sp, #16]
  438ffc:	adrp	x1, 498000 <warn@@Base+0x26d44>
  439000:	add	x1, x1, #0x70
  439004:	bl	401980 <sprintf@plt>
  439008:	b	43905c <ferror@plt+0x3732c>
  43900c:	ldur	w8, [x29, #-20]
  439010:	ldur	x9, [x29, #-16]
  439014:	ldr	w10, [x9, #100]
  439018:	cmp	w8, w10
  43901c:	b.cc	439048 <ferror@plt+0x37318>  // b.lo, b.ul, b.last
  439020:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439024:	add	x0, x0, #0x7c
  439028:	bl	401cf0 <gettext@plt>
  43902c:	ldur	w2, [x29, #-20]
  439030:	ldr	x8, [sp, #16]
  439034:	str	x0, [sp]
  439038:	mov	x0, x8
  43903c:	ldr	x1, [sp]
  439040:	bl	401980 <sprintf@plt>
  439044:	b	43905c <ferror@plt+0x3732c>
  439048:	ldur	w2, [x29, #-20]
  43904c:	ldr	x0, [sp, #16]
  439050:	adrp	x1, 498000 <warn@@Base+0x26d44>
  439054:	add	x1, x1, #0x93
  439058:	bl	401980 <sprintf@plt>
  43905c:	ldr	x8, [sp, #16]
  439060:	stur	x8, [x29, #-8]
  439064:	ldur	x0, [x29, #-8]
  439068:	ldp	x29, x30, [sp, #48]
  43906c:	add	sp, sp, #0x40
  439070:	ret
  439074:	sub	sp, sp, #0x20
  439078:	stp	x29, x30, [sp, #16]
  43907c:	add	x29, sp, #0x10
  439080:	str	w0, [sp, #4]
  439084:	ldr	w8, [sp, #4]
  439088:	cmp	w8, #0x80
  43908c:	str	w8, [sp]
  439090:	b.eq	4390a8 <ferror@plt+0x37378>  // b.none
  439094:	b	439098 <ferror@plt+0x37368>
  439098:	ldr	w8, [sp]
  43909c:	cmp	w8, #0x88
  4390a0:	b.eq	4390b8 <ferror@plt+0x37388>  // b.none
  4390a4:	b	4390c8 <ferror@plt+0x37398>
  4390a8:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4390ac:	add	x8, x8, #0xf3c
  4390b0:	str	x8, [sp, #8]
  4390b4:	b	4390ec <ferror@plt+0x373bc>
  4390b8:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4390bc:	add	x8, x8, #0xf41
  4390c0:	str	x8, [sp, #8]
  4390c4:	b	4390ec <ferror@plt+0x373bc>
  4390c8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4390cc:	add	x0, x0, #0xf4c
  4390d0:	bl	401cf0 <gettext@plt>
  4390d4:	ldr	w1, [sp, #4]
  4390d8:	bl	4711a8 <error@@Base>
  4390dc:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4390e0:	add	x0, x0, #0x57b
  4390e4:	bl	401cf0 <gettext@plt>
  4390e8:	str	x0, [sp, #8]
  4390ec:	ldr	x0, [sp, #8]
  4390f0:	ldp	x29, x30, [sp, #16]
  4390f4:	add	sp, sp, #0x20
  4390f8:	ret
  4390fc:	sub	sp, sp, #0x30
  439100:	stp	x29, x30, [sp, #32]
  439104:	add	x29, sp, #0x20
  439108:	stur	w0, [x29, #-12]
  43910c:	ldur	w8, [x29, #-12]
  439110:	and	w8, w8, #0x80
  439114:	cbz	w8, 43916c <ferror@plt+0x3743c>
  439118:	ldur	w8, [x29, #-12]
  43911c:	and	w8, w8, #0xffffff7f
  439120:	stur	w8, [x29, #-12]
  439124:	ldur	w8, [x29, #-12]
  439128:	cbnz	w8, 43913c <ferror@plt+0x3740c>
  43912c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  439130:	add	x8, x8, #0xff4
  439134:	stur	x8, [x29, #-8]
  439138:	b	439174 <ferror@plt+0x37444>
  43913c:	ldur	w3, [x29, #-12]
  439140:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  439144:	add	x8, x8, #0x634
  439148:	mov	x0, x8
  43914c:	mov	x1, #0x20                  	// #32
  439150:	adrp	x2, 497000 <warn@@Base+0x25d44>
  439154:	add	x2, x2, #0xf78
  439158:	str	x8, [sp, #8]
  43915c:	bl	4019e0 <snprintf@plt>
  439160:	ldr	x8, [sp, #8]
  439164:	stur	x8, [x29, #-8]
  439168:	b	439174 <ferror@plt+0x37444>
  43916c:	mov	x8, xzr
  439170:	stur	x8, [x29, #-8]
  439174:	ldur	x0, [x29, #-8]
  439178:	ldp	x29, x30, [sp, #32]
  43917c:	add	sp, sp, #0x30
  439180:	ret
  439184:	sub	sp, sp, #0x10
  439188:	str	w0, [sp, #4]
  43918c:	ldr	w8, [sp, #4]
  439190:	cmp	w8, #0x4
  439194:	str	w8, [sp]
  439198:	b.eq	4391f0 <ferror@plt+0x374c0>  // b.none
  43919c:	b	4391a0 <ferror@plt+0x37470>
  4391a0:	ldr	w8, [sp]
  4391a4:	cmp	w8, #0x8
  4391a8:	b.eq	439200 <ferror@plt+0x374d0>  // b.none
  4391ac:	b	4391b0 <ferror@plt+0x37480>
  4391b0:	ldr	w8, [sp]
  4391b4:	cmp	w8, #0x20
  4391b8:	b.eq	439210 <ferror@plt+0x374e0>  // b.none
  4391bc:	b	4391c0 <ferror@plt+0x37490>
  4391c0:	ldr	w8, [sp]
  4391c4:	cmp	w8, #0x80
  4391c8:	b.eq	439220 <ferror@plt+0x374f0>  // b.none
  4391cc:	b	4391d0 <ferror@plt+0x374a0>
  4391d0:	ldr	w8, [sp]
  4391d4:	cmp	w8, #0xa0
  4391d8:	b.eq	439230 <ferror@plt+0x37500>  // b.none
  4391dc:	b	4391e0 <ferror@plt+0x374b0>
  4391e0:	ldr	w8, [sp]
  4391e4:	cmp	w8, #0xf0
  4391e8:	b.eq	439240 <ferror@plt+0x37510>  // b.none
  4391ec:	b	439250 <ferror@plt+0x37520>
  4391f0:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4391f4:	add	x8, x8, #0xf89
  4391f8:	str	x8, [sp, #8]
  4391fc:	b	439258 <ferror@plt+0x37528>
  439200:	adrp	x8, 497000 <warn@@Base+0x25d44>
  439204:	add	x8, x8, #0xf92
  439208:	str	x8, [sp, #8]
  43920c:	b	439258 <ferror@plt+0x37528>
  439210:	adrp	x8, 497000 <warn@@Base+0x25d44>
  439214:	add	x8, x8, #0xfb0
  439218:	str	x8, [sp, #8]
  43921c:	b	439258 <ferror@plt+0x37528>
  439220:	adrp	x8, 497000 <warn@@Base+0x25d44>
  439224:	add	x8, x8, #0xf9b
  439228:	str	x8, [sp, #8]
  43922c:	b	439258 <ferror@plt+0x37528>
  439230:	adrp	x8, 497000 <warn@@Base+0x25d44>
  439234:	add	x8, x8, #0xfa5
  439238:	str	x8, [sp, #8]
  43923c:	b	439258 <ferror@plt+0x37528>
  439240:	adrp	x8, 497000 <warn@@Base+0x25d44>
  439244:	add	x8, x8, #0xfb9
  439248:	str	x8, [sp, #8]
  43924c:	b	439258 <ferror@plt+0x37528>
  439250:	mov	x8, xzr
  439254:	str	x8, [sp, #8]
  439258:	ldr	x0, [sp, #8]
  43925c:	add	sp, sp, #0x10
  439260:	ret
  439264:	sub	sp, sp, #0x50
  439268:	stp	x29, x30, [sp, #64]
  43926c:	add	x29, sp, #0x40
  439270:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  439274:	add	x8, x8, #0x654
  439278:	add	x9, x8, #0x1
  43927c:	stur	x0, [x29, #-16]
  439280:	stur	w1, [x29, #-20]
  439284:	ldur	x0, [x29, #-16]
  439288:	str	x8, [sp, #32]
  43928c:	str	x9, [sp, #24]
  439290:	bl	41cf9c <ferror@plt+0x1b26c>
  439294:	cbz	w0, 439460 <ferror@plt+0x37730>
  439298:	mov	w8, #0x0                   	// #0
  43929c:	ldr	x9, [sp, #32]
  4392a0:	strb	w8, [x9]
  4392a4:	ldur	x10, [x29, #-16]
  4392a8:	ldrh	w8, [x10, #80]
  4392ac:	subs	w8, w8, #0x2
  4392b0:	mov	w11, #0x1                   	// #1
  4392b4:	cmp	w8, #0x1
  4392b8:	cset	w8, ls  // ls = plast
  4392bc:	eor	w8, w8, w11
  4392c0:	tbnz	w8, #0, 439384 <ferror@plt+0x37654>
  4392c4:	b	4392c8 <ferror@plt+0x37598>
  4392c8:	ldur	w8, [x29, #-20]
  4392cc:	and	w8, w8, #0x30
  4392d0:	lsr	w8, w8, #4
  4392d4:	subs	w8, w8, #0x0
  4392d8:	mov	w9, w8
  4392dc:	ubfx	x9, x9, #0, #32
  4392e0:	cmp	x9, #0x3
  4392e4:	str	x9, [sp, #16]
  4392e8:	b.hi	439354 <ferror@plt+0x37624>  // b.pmore
  4392ec:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  4392f0:	add	x8, x8, #0xfa0
  4392f4:	ldr	x11, [sp, #16]
  4392f8:	ldrsw	x10, [x8, x11, lsl #2]
  4392fc:	add	x9, x8, x10
  439300:	br	x9
  439304:	ldr	x0, [sp, #32]
  439308:	adrp	x1, 497000 <warn@@Base+0x25d44>
  43930c:	add	x1, x1, #0xfc0
  439310:	bl	401a80 <strcat@plt>
  439314:	b	439380 <ferror@plt+0x37650>
  439318:	ldr	x0, [sp, #32]
  43931c:	adrp	x1, 497000 <warn@@Base+0x25d44>
  439320:	add	x1, x1, #0xfc4
  439324:	bl	401a80 <strcat@plt>
  439328:	b	439380 <ferror@plt+0x37650>
  43932c:	ldr	x0, [sp, #32]
  439330:	adrp	x1, 497000 <warn@@Base+0x25d44>
  439334:	add	x1, x1, #0xfc9
  439338:	bl	401a80 <strcat@plt>
  43933c:	b	439380 <ferror@plt+0x37650>
  439340:	ldr	x0, [sp, #32]
  439344:	adrp	x1, 497000 <warn@@Base+0x25d44>
  439348:	add	x1, x1, #0xfcd
  43934c:	bl	401a80 <strcat@plt>
  439350:	b	439380 <ferror@plt+0x37650>
  439354:	adrp	x0, 497000 <warn@@Base+0x25d44>
  439358:	add	x0, x0, #0xfd2
  43935c:	bl	401cf0 <gettext@plt>
  439360:	ldur	w8, [x29, #-20]
  439364:	and	w8, w8, #0x30
  439368:	lsr	w1, w8, #4
  43936c:	bl	4712bc <warn@@Base>
  439370:	ldr	x0, [sp, #32]
  439374:	adrp	x1, 484000 <warn@@Base+0x12d44>
  439378:	add	x1, x1, #0x57a
  43937c:	bl	401a80 <strcat@plt>
  439380:	b	439384 <ferror@plt+0x37654>
  439384:	ldur	w8, [x29, #-20]
  439388:	and	w8, w8, #0xc0
  43938c:	lsr	w8, w8, #6
  439390:	subs	w8, w8, #0x0
  439394:	mov	w9, w8
  439398:	ubfx	x9, x9, #0, #32
  43939c:	cmp	x9, #0x3
  4393a0:	str	x9, [sp, #8]
  4393a4:	b.hi	439410 <ferror@plt+0x376e0>  // b.pmore
  4393a8:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  4393ac:	add	x8, x8, #0xfb0
  4393b0:	ldr	x11, [sp, #8]
  4393b4:	ldrsw	x10, [x8, x11, lsl #2]
  4393b8:	add	x9, x8, x10
  4393bc:	br	x9
  4393c0:	ldr	x0, [sp, #32]
  4393c4:	adrp	x1, 497000 <warn@@Base+0x25d44>
  4393c8:	add	x1, x1, #0xffe
  4393cc:	bl	401a80 <strcat@plt>
  4393d0:	b	43943c <ferror@plt+0x3770c>
  4393d4:	ldr	x0, [sp, #32]
  4393d8:	adrp	x1, 497000 <warn@@Base+0x25d44>
  4393dc:	add	x1, x1, #0xfcd
  4393e0:	bl	401a80 <strcat@plt>
  4393e4:	b	43943c <ferror@plt+0x3770c>
  4393e8:	ldr	x0, [sp, #32]
  4393ec:	adrp	x1, 498000 <warn@@Base+0x26d44>
  4393f0:	add	x1, x1, #0x3
  4393f4:	bl	401a80 <strcat@plt>
  4393f8:	b	43943c <ferror@plt+0x3770c>
  4393fc:	ldr	x0, [sp, #32]
  439400:	adrp	x1, 498000 <warn@@Base+0x26d44>
  439404:	add	x1, x1, #0x8
  439408:	bl	401a80 <strcat@plt>
  43940c:	b	43943c <ferror@plt+0x3770c>
  439410:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439414:	add	x0, x0, #0xd
  439418:	bl	401cf0 <gettext@plt>
  43941c:	ldur	w8, [x29, #-20]
  439420:	and	w8, w8, #0xc0
  439424:	lsr	w1, w8, #6
  439428:	bl	4712bc <warn@@Base>
  43942c:	ldr	x0, [sp, #32]
  439430:	adrp	x1, 484000 <warn@@Base+0x12d44>
  439434:	add	x1, x1, #0x57a
  439438:	bl	401a80 <strcat@plt>
  43943c:	ldr	x8, [sp, #32]
  439440:	ldrb	w9, [x8]
  439444:	cbz	w9, 439454 <ferror@plt+0x37724>
  439448:	ldr	x8, [sp, #24]
  43944c:	stur	x8, [x29, #-8]
  439450:	b	439468 <ferror@plt+0x37738>
  439454:	ldr	x8, [sp, #32]
  439458:	stur	x8, [x29, #-8]
  43945c:	b	439468 <ferror@plt+0x37738>
  439460:	mov	x8, xzr
  439464:	stur	x8, [x29, #-8]
  439468:	ldur	x0, [x29, #-8]
  43946c:	ldp	x29, x30, [sp, #64]
  439470:	add	sp, sp, #0x50
  439474:	ret
  439478:	sub	sp, sp, #0x30
  43947c:	stp	x29, x30, [sp, #32]
  439480:	add	x29, sp, #0x20
  439484:	stur	w0, [x29, #-12]
  439488:	ldur	w8, [x29, #-12]
  43948c:	and	w8, w8, #0xffffff1f
  439490:	cbz	w8, 4394a0 <ferror@plt+0x37770>
  439494:	mov	x8, xzr
  439498:	stur	x8, [x29, #-8]
  43949c:	b	439514 <ferror@plt+0x377e4>
  4394a0:	ldur	w8, [x29, #-12]
  4394a4:	lsr	w8, w8, #5
  4394a8:	stur	w8, [x29, #-12]
  4394ac:	ldur	w8, [x29, #-12]
  4394b0:	cmp	w8, #0x6
  4394b4:	b.hi	43950c <ferror@plt+0x377dc>  // b.pmore
  4394b8:	ldur	w8, [x29, #-12]
  4394bc:	cmp	w8, #0x2
  4394c0:	b.cc	4394d0 <ferror@plt+0x377a0>  // b.lo, b.ul, b.last
  4394c4:	ldur	w0, [x29, #-12]
  4394c8:	bl	439524 <ferror@plt+0x377f4>
  4394cc:	stur	w0, [x29, #-12]
  4394d0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  4394d4:	add	x0, x0, #0x33
  4394d8:	bl	401cf0 <gettext@plt>
  4394dc:	ldur	w3, [x29, #-12]
  4394e0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4394e4:	add	x8, x8, #0x674
  4394e8:	str	x0, [sp, #8]
  4394ec:	mov	x0, x8
  4394f0:	mov	x1, #0x20                  	// #32
  4394f4:	ldr	x2, [sp, #8]
  4394f8:	str	x8, [sp]
  4394fc:	bl	4019e0 <snprintf@plt>
  439500:	ldr	x8, [sp]
  439504:	stur	x8, [x29, #-8]
  439508:	b	439514 <ferror@plt+0x377e4>
  43950c:	mov	x8, xzr
  439510:	stur	x8, [x29, #-8]
  439514:	ldur	x0, [x29, #-8]
  439518:	ldp	x29, x30, [sp, #32]
  43951c:	add	sp, sp, #0x30
  439520:	ret
  439524:	sub	sp, sp, #0x10
  439528:	mov	w8, #0x1                   	// #1
  43952c:	str	w0, [sp, #12]
  439530:	ldr	w9, [sp, #12]
  439534:	lsl	w8, w8, w9
  439538:	asr	w8, w8, #2
  43953c:	lsl	w0, w8, #2
  439540:	add	sp, sp, #0x10
  439544:	ret
  439548:	sub	sp, sp, #0x30
  43954c:	stp	x29, x30, [sp, #32]
  439550:	add	x29, sp, #0x20
  439554:	str	x0, [sp, #16]
  439558:	str	x1, [sp, #8]
  43955c:	ldr	x8, [sp, #8]
  439560:	ldr	x9, [sp, #16]
  439564:	ldr	w10, [x9, #100]
  439568:	mov	w9, w10
  43956c:	cmp	x8, x9
  439570:	b.cc	439588 <ferror@plt+0x37858>  // b.lo, b.ul, b.last
  439574:	adrp	x0, 480000 <warn@@Base+0xed44>
  439578:	add	x0, x0, #0xaac
  43957c:	bl	401cf0 <gettext@plt>
  439580:	stur	x0, [x29, #-8]
  439584:	b	4395ac <ferror@plt+0x3787c>
  439588:	ldr	x0, [sp, #16]
  43958c:	ldr	x8, [sp, #16]
  439590:	ldr	x8, [x8, #112]
  439594:	ldr	x9, [sp, #8]
  439598:	mov	x10, #0x50                  	// #80
  43959c:	mul	x9, x10, x9
  4395a0:	add	x1, x8, x9
  4395a4:	bl	404140 <ferror@plt+0x2410>
  4395a8:	stur	x0, [x29, #-8]
  4395ac:	ldur	x0, [x29, #-8]
  4395b0:	ldp	x29, x30, [sp, #32]
  4395b4:	add	sp, sp, #0x30
  4395b8:	ret
  4395bc:	sub	sp, sp, #0x40
  4395c0:	stp	x29, x30, [sp, #48]
  4395c4:	add	x29, sp, #0x30
  4395c8:	mov	w8, #0x0                   	// #0
  4395cc:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4395d0:	add	x9, x9, #0x6b4
  4395d4:	adrp	x10, 498000 <warn@@Base+0x26d44>
  4395d8:	add	x10, x10, #0x628
  4395dc:	stur	w0, [x29, #-12]
  4395e0:	strb	w8, [x9]
  4395e4:	ldur	w8, [x29, #-12]
  4395e8:	str	x9, [sp, #24]
  4395ec:	str	x10, [sp, #16]
  4395f0:	cbnz	w8, 439608 <ferror@plt+0x378d8>
  4395f4:	adrp	x0, 482000 <warn@@Base+0x10d44>
  4395f8:	add	x0, x0, #0x826
  4395fc:	bl	401cf0 <gettext@plt>
  439600:	stur	x0, [x29, #-8]
  439604:	b	4396d8 <ferror@plt+0x379a8>
  439608:	ldur	w8, [x29, #-12]
  43960c:	and	w8, w8, #0x1
  439610:	cbz	w8, 439624 <ferror@plt+0x378f4>
  439614:	ldr	x0, [sp, #24]
  439618:	adrp	x1, 490000 <warn@@Base+0x1ed44>
  43961c:	add	x1, x1, #0x5cf
  439620:	bl	401a80 <strcat@plt>
  439624:	ldur	w8, [x29, #-12]
  439628:	and	w8, w8, #0x2
  43962c:	cbz	w8, 439658 <ferror@plt+0x37928>
  439630:	ldur	w8, [x29, #-12]
  439634:	and	w8, w8, #0x1
  439638:	cbz	w8, 439648 <ferror@plt+0x37918>
  43963c:	ldr	x0, [sp, #24]
  439640:	ldr	x1, [sp, #16]
  439644:	bl	401a80 <strcat@plt>
  439648:	ldr	x0, [sp, #24]
  43964c:	adrp	x1, 497000 <warn@@Base+0x25d44>
  439650:	add	x1, x1, #0xed7
  439654:	bl	401a80 <strcat@plt>
  439658:	ldur	w8, [x29, #-12]
  43965c:	and	w8, w8, #0x4
  439660:	cbz	w8, 43968c <ferror@plt+0x3795c>
  439664:	ldur	w8, [x29, #-12]
  439668:	and	w8, w8, #0x3
  43966c:	cbz	w8, 43967c <ferror@plt+0x3794c>
  439670:	ldr	x0, [sp, #24]
  439674:	ldr	x1, [sp, #16]
  439678:	bl	401a80 <strcat@plt>
  43967c:	ldr	x0, [sp, #24]
  439680:	adrp	x1, 485000 <warn@@Base+0x13d44>
  439684:	add	x1, x1, #0xa57
  439688:	bl	401a80 <strcat@plt>
  43968c:	ldur	w8, [x29, #-12]
  439690:	and	w8, w8, #0xfffffff8
  439694:	cbz	w8, 4396d0 <ferror@plt+0x379a0>
  439698:	ldur	w8, [x29, #-12]
  43969c:	and	w8, w8, #0x7
  4396a0:	cbz	w8, 4396b0 <ferror@plt+0x37980>
  4396a4:	ldr	x0, [sp, #24]
  4396a8:	ldr	x1, [sp, #16]
  4396ac:	bl	401a80 <strcat@plt>
  4396b0:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4396b4:	add	x0, x0, #0x57b
  4396b8:	bl	401cf0 <gettext@plt>
  4396bc:	ldr	x8, [sp, #24]
  4396c0:	str	x0, [sp, #8]
  4396c4:	mov	x0, x8
  4396c8:	ldr	x1, [sp, #8]
  4396cc:	bl	401a80 <strcat@plt>
  4396d0:	ldr	x8, [sp, #24]
  4396d4:	stur	x8, [x29, #-8]
  4396d8:	ldur	x0, [x29, #-8]
  4396dc:	ldp	x29, x30, [sp, #48]
  4396e0:	add	sp, sp, #0x40
  4396e4:	ret
  4396e8:	sub	sp, sp, #0x40
  4396ec:	stp	x29, x30, [sp, #48]
  4396f0:	add	x29, sp, #0x30
  4396f4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4396f8:	add	x8, x8, #0xa18
  4396fc:	stur	x0, [x29, #-8]
  439700:	ldr	x8, [x8]
  439704:	stur	x8, [x29, #-16]
  439708:	ldur	x8, [x29, #-16]
  43970c:	cbz	x8, 439878 <ferror@plt+0x37b48>
  439710:	str	wzr, [sp, #24]
  439714:	stur	wzr, [x29, #-20]
  439718:	ldur	w8, [x29, #-20]
  43971c:	ldur	x9, [x29, #-8]
  439720:	ldr	w10, [x9, #100]
  439724:	cmp	w8, w10
  439728:	b.cs	439848 <ferror@plt+0x37b18>  // b.hs, b.nlast
  43972c:	ldur	x8, [x29, #-8]
  439730:	ldr	x8, [x8, #112]
  439734:	ldur	w9, [x29, #-20]
  439738:	mov	w10, w9
  43973c:	mov	x11, #0x50                  	// #80
  439740:	mul	x10, x11, x10
  439744:	add	x8, x8, x10
  439748:	cbnz	x8, 439760 <ferror@plt+0x37a30>
  43974c:	adrp	x0, 480000 <warn@@Base+0xed44>
  439750:	add	x0, x0, #0xa98
  439754:	bl	401cf0 <gettext@plt>
  439758:	str	x0, [sp, #16]
  43975c:	b	439804 <ferror@plt+0x37ad4>
  439760:	ldur	x8, [x29, #-8]
  439764:	ldr	x8, [x8, #128]
  439768:	cbnz	x8, 439780 <ferror@plt+0x37a50>
  43976c:	adrp	x0, 480000 <warn@@Base+0xed44>
  439770:	add	x0, x0, #0xa9f
  439774:	bl	401cf0 <gettext@plt>
  439778:	str	x0, [sp, #8]
  43977c:	b	4397fc <ferror@plt+0x37acc>
  439780:	ldur	x8, [x29, #-8]
  439784:	ldr	x8, [x8, #112]
  439788:	ldur	w9, [x29, #-20]
  43978c:	mov	w10, w9
  439790:	mov	x11, #0x50                  	// #80
  439794:	mul	x10, x11, x10
  439798:	ldr	w9, [x8, x10]
  43979c:	mov	w8, w9
  4397a0:	ldur	x10, [x29, #-8]
  4397a4:	ldr	x10, [x10, #136]
  4397a8:	cmp	x8, x10
  4397ac:	b.cc	4397c4 <ferror@plt+0x37a94>  // b.lo, b.ul, b.last
  4397b0:	adrp	x0, 480000 <warn@@Base+0xed44>
  4397b4:	add	x0, x0, #0xaac
  4397b8:	bl	401cf0 <gettext@plt>
  4397bc:	str	x0, [sp]
  4397c0:	b	4397f4 <ferror@plt+0x37ac4>
  4397c4:	ldur	x8, [x29, #-8]
  4397c8:	ldr	x8, [x8, #128]
  4397cc:	ldur	x9, [x29, #-8]
  4397d0:	ldr	x9, [x9, #112]
  4397d4:	ldur	w10, [x29, #-20]
  4397d8:	mov	w11, w10
  4397dc:	mov	x12, #0x50                  	// #80
  4397e0:	mul	x11, x12, x11
  4397e4:	ldr	w10, [x9, x11]
  4397e8:	mov	w9, w10
  4397ec:	add	x8, x8, x9
  4397f0:	str	x8, [sp]
  4397f4:	ldr	x8, [sp]
  4397f8:	str	x8, [sp, #8]
  4397fc:	ldr	x8, [sp, #8]
  439800:	str	x8, [sp, #16]
  439804:	ldr	x8, [sp, #16]
  439808:	ldur	x9, [x29, #-16]
  43980c:	ldr	x1, [x9]
  439810:	mov	x0, x8
  439814:	bl	401bb0 <strcmp@plt>
  439818:	cbnz	w0, 439838 <ferror@plt+0x37b08>
  43981c:	ldur	x0, [x29, #-8]
  439820:	ldur	w1, [x29, #-20]
  439824:	ldur	x8, [x29, #-16]
  439828:	ldrb	w2, [x8, #8]
  43982c:	bl	40a134 <ferror@plt+0x8404>
  439830:	mov	w9, #0x1                   	// #1
  439834:	str	w9, [sp, #24]
  439838:	ldur	w8, [x29, #-20]
  43983c:	add	w8, w8, #0x1
  439840:	stur	w8, [x29, #-20]
  439844:	b	439718 <ferror@plt+0x379e8>
  439848:	ldr	w8, [sp, #24]
  43984c:	cbnz	w8, 439868 <ferror@plt+0x37b38>
  439850:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439854:	add	x0, x0, #0x662
  439858:	bl	401cf0 <gettext@plt>
  43985c:	ldur	x8, [x29, #-16]
  439860:	ldr	x1, [x8]
  439864:	bl	4712bc <warn@@Base>
  439868:	ldur	x8, [x29, #-16]
  43986c:	ldr	x8, [x8, #16]
  439870:	stur	x8, [x29, #-16]
  439874:	b	439708 <ferror@plt+0x379d8>
  439878:	ldp	x29, x30, [sp, #48]
  43987c:	add	sp, sp, #0x40
  439880:	ret
  439884:	sub	sp, sp, #0xe0
  439888:	stp	x29, x30, [sp, #208]
  43988c:	add	x29, sp, #0xd0
  439890:	stur	x0, [x29, #-16]
  439894:	stur	x1, [x29, #-24]
  439898:	stur	w2, [x29, #-28]
  43989c:	ldur	x0, [x29, #-16]
  4398a0:	ldur	x1, [x29, #-24]
  4398a4:	bl	43acc4 <ferror@plt+0x38f94>
  4398a8:	stur	x0, [x29, #-88]
  4398ac:	stur	x0, [x29, #-80]
  4398b0:	ldur	x8, [x29, #-88]
  4398b4:	cbnz	x8, 4398fc <ferror@plt+0x37bcc>
  4398b8:	ldur	x8, [x29, #-16]
  4398bc:	ldr	x8, [x8, #32]
  4398c0:	mov	w9, #0x1                   	// #1
  4398c4:	str	w9, [sp, #60]
  4398c8:	cbz	x8, 4398e0 <ferror@plt+0x37bb0>
  4398cc:	ldur	x8, [x29, #-16]
  4398d0:	ldr	w9, [x8, #4]
  4398d4:	cmp	w9, #0x8
  4398d8:	cset	w9, eq  // eq = none
  4398dc:	str	w9, [sp, #60]
  4398e0:	ldr	w8, [sp, #60]
  4398e4:	mov	w9, #0x1                   	// #1
  4398e8:	mov	w10, wzr
  4398ec:	tst	w8, #0x1
  4398f0:	csel	w8, w9, w10, ne  // ne = any
  4398f4:	stur	w8, [x29, #-4]
  4398f8:	b	439e60 <ferror@plt+0x38130>
  4398fc:	ldur	x8, [x29, #-16]
  439900:	ldr	x8, [x8, #32]
  439904:	stur	x8, [x29, #-56]
  439908:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43990c:	add	x0, x0, #0x69a
  439910:	bl	401cf0 <gettext@plt>
  439914:	ldur	x8, [x29, #-24]
  439918:	ldur	x1, [x29, #-16]
  43991c:	str	x0, [sp, #48]
  439920:	mov	x0, x8
  439924:	bl	404140 <ferror@plt+0x2410>
  439928:	ldr	x1, [sp, #48]
  43992c:	str	x0, [sp, #40]
  439930:	mov	x0, x1
  439934:	ldr	x1, [sp, #40]
  439938:	bl	401ca0 <printf@plt>
  43993c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  439940:	add	x8, x8, #0xa00
  439944:	ldr	w9, [x8]
  439948:	cbz	w9, 439bb0 <ferror@plt+0x37e80>
  43994c:	ldur	x8, [x29, #-56]
  439950:	stur	x8, [x29, #-96]
  439954:	str	xzr, [sp, #104]
  439958:	ldur	x8, [x29, #-16]
  43995c:	ldr	x8, [x8, #8]
  439960:	and	x8, x8, #0x800
  439964:	cbz	x8, 4399fc <ferror@plt+0x37ccc>
  439968:	ldur	x1, [x29, #-88]
  43996c:	ldur	x2, [x29, #-56]
  439970:	add	x0, sp, #0x50
  439974:	bl	403e3c <ferror@plt+0x210c>
  439978:	str	w0, [sp, #76]
  43997c:	ldr	w8, [sp, #80]
  439980:	cmp	w8, #0x1
  439984:	b.eq	4399c8 <ferror@plt+0x37c98>  // b.none
  439988:	adrp	x0, 480000 <warn@@Base+0xed44>
  43998c:	add	x0, x0, #0xb09
  439990:	bl	401cf0 <gettext@plt>
  439994:	ldur	x8, [x29, #-24]
  439998:	ldur	x1, [x29, #-16]
  43999c:	str	x0, [sp, #32]
  4399a0:	mov	x0, x8
  4399a4:	bl	404140 <ferror@plt+0x2410>
  4399a8:	ldr	w2, [sp, #80]
  4399ac:	ldr	x1, [sp, #32]
  4399b0:	str	x0, [sp, #24]
  4399b4:	mov	x0, x1
  4399b8:	ldr	x1, [sp, #24]
  4399bc:	bl	4712bc <warn@@Base>
  4399c0:	stur	wzr, [x29, #-4]
  4399c4:	b	439e60 <ferror@plt+0x38130>
  4399c8:	ldr	x8, [sp, #88]
  4399cc:	str	x8, [sp, #104]
  4399d0:	ldr	w9, [sp, #76]
  4399d4:	mov	w8, w9
  4399d8:	ldur	x10, [x29, #-88]
  4399dc:	add	x8, x10, x8
  4399e0:	stur	x8, [x29, #-88]
  4399e4:	ldr	w9, [sp, #76]
  4399e8:	mov	w8, w9
  4399ec:	ldur	x10, [x29, #-96]
  4399f0:	subs	x8, x10, x8
  4399f4:	stur	x8, [x29, #-96]
  4399f8:	b	439b40 <ferror@plt+0x37e10>
  4399fc:	ldur	x8, [x29, #-96]
  439a00:	cmp	x8, #0xc
  439a04:	b.ls	439b40 <ferror@plt+0x37e10>  // b.plast
  439a08:	ldur	x0, [x29, #-88]
  439a0c:	adrp	x1, 480000 <warn@@Base+0xed44>
  439a10:	add	x1, x1, #0xb39
  439a14:	bl	401bb0 <strcmp@plt>
  439a18:	cbnz	w0, 439b40 <ferror@plt+0x37e10>
  439a1c:	ldur	x8, [x29, #-88]
  439a20:	ldrb	w9, [x8, #4]
  439a24:	mov	w8, w9
  439a28:	str	x8, [sp, #104]
  439a2c:	ldr	x8, [sp, #104]
  439a30:	lsl	x8, x8, #8
  439a34:	str	x8, [sp, #104]
  439a38:	ldur	x8, [x29, #-88]
  439a3c:	ldrb	w9, [x8, #5]
  439a40:	mov	w8, w9
  439a44:	ldr	x10, [sp, #104]
  439a48:	add	x8, x10, x8
  439a4c:	str	x8, [sp, #104]
  439a50:	ldr	x8, [sp, #104]
  439a54:	lsl	x8, x8, #8
  439a58:	str	x8, [sp, #104]
  439a5c:	ldur	x8, [x29, #-88]
  439a60:	ldrb	w9, [x8, #6]
  439a64:	mov	w8, w9
  439a68:	ldr	x10, [sp, #104]
  439a6c:	add	x8, x10, x8
  439a70:	str	x8, [sp, #104]
  439a74:	ldr	x8, [sp, #104]
  439a78:	lsl	x8, x8, #8
  439a7c:	str	x8, [sp, #104]
  439a80:	ldur	x8, [x29, #-88]
  439a84:	ldrb	w9, [x8, #7]
  439a88:	mov	w8, w9
  439a8c:	ldr	x10, [sp, #104]
  439a90:	add	x8, x10, x8
  439a94:	str	x8, [sp, #104]
  439a98:	ldr	x8, [sp, #104]
  439a9c:	lsl	x8, x8, #8
  439aa0:	str	x8, [sp, #104]
  439aa4:	ldur	x8, [x29, #-88]
  439aa8:	ldrb	w9, [x8, #8]
  439aac:	mov	w8, w9
  439ab0:	ldr	x10, [sp, #104]
  439ab4:	add	x8, x10, x8
  439ab8:	str	x8, [sp, #104]
  439abc:	ldr	x8, [sp, #104]
  439ac0:	lsl	x8, x8, #8
  439ac4:	str	x8, [sp, #104]
  439ac8:	ldur	x8, [x29, #-88]
  439acc:	ldrb	w9, [x8, #9]
  439ad0:	mov	w8, w9
  439ad4:	ldr	x10, [sp, #104]
  439ad8:	add	x8, x10, x8
  439adc:	str	x8, [sp, #104]
  439ae0:	ldr	x8, [sp, #104]
  439ae4:	lsl	x8, x8, #8
  439ae8:	str	x8, [sp, #104]
  439aec:	ldur	x8, [x29, #-88]
  439af0:	ldrb	w9, [x8, #10]
  439af4:	mov	w8, w9
  439af8:	ldr	x10, [sp, #104]
  439afc:	add	x8, x10, x8
  439b00:	str	x8, [sp, #104]
  439b04:	ldr	x8, [sp, #104]
  439b08:	lsl	x8, x8, #8
  439b0c:	str	x8, [sp, #104]
  439b10:	ldur	x8, [x29, #-88]
  439b14:	ldrb	w9, [x8, #11]
  439b18:	mov	w8, w9
  439b1c:	ldr	x10, [sp, #104]
  439b20:	add	x8, x10, x8
  439b24:	str	x8, [sp, #104]
  439b28:	ldur	x8, [x29, #-88]
  439b2c:	add	x8, x8, #0xc
  439b30:	stur	x8, [x29, #-88]
  439b34:	ldur	x8, [x29, #-96]
  439b38:	subs	x8, x8, #0xc
  439b3c:	stur	x8, [x29, #-96]
  439b40:	ldr	x8, [sp, #104]
  439b44:	cbz	x8, 439ba8 <ferror@plt+0x37e78>
  439b48:	ldr	x1, [sp, #104]
  439b4c:	sub	x0, x29, #0x58
  439b50:	sub	x2, x29, #0x60
  439b54:	bl	403fb4 <ferror@plt+0x2284>
  439b58:	cbz	w0, 439b68 <ferror@plt+0x37e38>
  439b5c:	ldur	x8, [x29, #-96]
  439b60:	stur	x8, [x29, #-56]
  439b64:	b	439ba4 <ferror@plt+0x37e74>
  439b68:	adrp	x0, 480000 <warn@@Base+0xed44>
  439b6c:	add	x0, x0, #0xb3e
  439b70:	bl	401cf0 <gettext@plt>
  439b74:	ldur	x8, [x29, #-24]
  439b78:	ldur	x1, [x29, #-16]
  439b7c:	str	x0, [sp, #16]
  439b80:	mov	x0, x8
  439b84:	bl	404140 <ferror@plt+0x2410>
  439b88:	ldr	x1, [sp, #16]
  439b8c:	str	x0, [sp, #8]
  439b90:	mov	x0, x1
  439b94:	ldr	x1, [sp, #8]
  439b98:	bl	4711a8 <error@@Base>
  439b9c:	stur	wzr, [x29, #-4]
  439ba0:	b	439e60 <ferror@plt+0x38130>
  439ba4:	b	439bb0 <ferror@plt+0x37e80>
  439ba8:	ldur	x8, [x29, #-80]
  439bac:	stur	x8, [x29, #-88]
  439bb0:	ldur	w8, [x29, #-28]
  439bb4:	cbz	w8, 439be8 <ferror@plt+0x37eb8>
  439bb8:	ldur	x0, [x29, #-24]
  439bbc:	ldur	x1, [x29, #-16]
  439bc0:	ldur	x2, [x29, #-88]
  439bc4:	ldur	x3, [x29, #-56]
  439bc8:	mov	x8, xzr
  439bcc:	mov	x4, x8
  439bd0:	mov	x5, x8
  439bd4:	bl	404398 <ferror@plt+0x2668>
  439bd8:	cbnz	w0, 439be4 <ferror@plt+0x37eb4>
  439bdc:	stur	wzr, [x29, #-4]
  439be0:	b	439e60 <ferror@plt+0x38130>
  439be4:	b	439cd0 <ferror@plt+0x37fa0>
  439be8:	ldur	x8, [x29, #-24]
  439bec:	ldr	x8, [x8, #112]
  439bf0:	stur	x8, [x29, #-40]
  439bf4:	ldur	x8, [x29, #-40]
  439bf8:	ldur	x9, [x29, #-24]
  439bfc:	ldr	x9, [x9, #112]
  439c00:	ldur	x10, [x29, #-24]
  439c04:	ldr	w11, [x10, #100]
  439c08:	mov	w10, w11
  439c0c:	mov	x12, #0x50                  	// #80
  439c10:	mul	x10, x12, x10
  439c14:	add	x9, x9, x10
  439c18:	cmp	x8, x9
  439c1c:	b.cs	439cd0 <ferror@plt+0x37fa0>  // b.hs, b.nlast
  439c20:	ldur	x8, [x29, #-40]
  439c24:	ldr	w9, [x8, #4]
  439c28:	cmp	w9, #0x4
  439c2c:	b.eq	439c40 <ferror@plt+0x37f10>  // b.none
  439c30:	ldur	x8, [x29, #-40]
  439c34:	ldr	w9, [x8, #4]
  439c38:	cmp	w9, #0x9
  439c3c:	b.ne	439ca8 <ferror@plt+0x37f78>  // b.any
  439c40:	ldur	x8, [x29, #-40]
  439c44:	ldr	w9, [x8, #44]
  439c48:	ldur	x8, [x29, #-24]
  439c4c:	ldr	w10, [x8, #100]
  439c50:	cmp	w9, w10
  439c54:	b.cs	439ca8 <ferror@plt+0x37f78>  // b.hs, b.nlast
  439c58:	ldur	x8, [x29, #-24]
  439c5c:	ldr	x8, [x8, #112]
  439c60:	ldur	x9, [x29, #-40]
  439c64:	ldr	w10, [x9, #44]
  439c68:	mov	w9, w10
  439c6c:	mov	x11, #0x50                  	// #80
  439c70:	mul	x9, x11, x9
  439c74:	add	x8, x8, x9
  439c78:	ldur	x9, [x29, #-16]
  439c7c:	cmp	x8, x9
  439c80:	b.ne	439ca8 <ferror@plt+0x37f78>  // b.any
  439c84:	ldur	x8, [x29, #-40]
  439c88:	ldr	x8, [x8, #32]
  439c8c:	cbz	x8, 439ca8 <ferror@plt+0x37f78>
  439c90:	ldur	x8, [x29, #-40]
  439c94:	ldr	w9, [x8, #40]
  439c98:	ldur	x8, [x29, #-24]
  439c9c:	ldr	w10, [x8, #100]
  439ca0:	cmp	w9, w10
  439ca4:	b.cc	439cac <ferror@plt+0x37f7c>  // b.lo, b.ul, b.last
  439ca8:	b	439cc0 <ferror@plt+0x37f90>
  439cac:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439cb0:	add	x0, x0, #0x6b6
  439cb4:	bl	401cf0 <gettext@plt>
  439cb8:	bl	401ca0 <printf@plt>
  439cbc:	b	439cd0 <ferror@plt+0x37fa0>
  439cc0:	ldur	x8, [x29, #-40]
  439cc4:	add	x8, x8, #0x50
  439cc8:	stur	x8, [x29, #-40]
  439ccc:	b	439bf4 <ferror@plt+0x37ec4>
  439cd0:	ldur	x8, [x29, #-16]
  439cd4:	ldr	x8, [x8, #16]
  439cd8:	stur	x8, [x29, #-64]
  439cdc:	ldur	x8, [x29, #-56]
  439ce0:	stur	x8, [x29, #-48]
  439ce4:	ldur	x8, [x29, #-88]
  439ce8:	stur	x8, [x29, #-72]
  439cec:	ldur	x8, [x29, #-48]
  439cf0:	cbz	x8, 439e48 <ferror@plt+0x38118>
  439cf4:	ldur	x8, [x29, #-48]
  439cf8:	cmp	x8, #0x10
  439cfc:	b.ls	439d0c <ferror@plt+0x37fdc>  // b.plast
  439d00:	mov	x8, #0x10                  	// #16
  439d04:	str	x8, [sp]
  439d08:	b	439d14 <ferror@plt+0x37fe4>
  439d0c:	ldur	x8, [x29, #-48]
  439d10:	str	x8, [sp]
  439d14:	ldr	x8, [sp]
  439d18:	str	w8, [sp, #64]
  439d1c:	ldur	x1, [x29, #-64]
  439d20:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439d24:	add	x0, x0, #0x715
  439d28:	bl	401ca0 <printf@plt>
  439d2c:	str	wzr, [sp, #72]
  439d30:	ldr	w8, [sp, #72]
  439d34:	cmp	w8, #0x10
  439d38:	b.ge	439da0 <ferror@plt+0x38070>  // b.tcont
  439d3c:	ldr	w8, [sp, #72]
  439d40:	ldr	w9, [sp, #64]
  439d44:	cmp	w8, w9
  439d48:	b.ge	439d68 <ferror@plt+0x38038>  // b.tcont
  439d4c:	ldur	x8, [x29, #-72]
  439d50:	ldrsw	x9, [sp, #72]
  439d54:	ldrb	w1, [x8, x9]
  439d58:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439d5c:	add	x0, x0, #0x721
  439d60:	bl	401ca0 <printf@plt>
  439d64:	b	439d74 <ferror@plt+0x38044>
  439d68:	adrp	x0, 485000 <warn@@Base+0x13d44>
  439d6c:	add	x0, x0, #0x4d3
  439d70:	bl	401ca0 <printf@plt>
  439d74:	ldr	w8, [sp, #72]
  439d78:	and	w8, w8, #0x3
  439d7c:	cmp	w8, #0x3
  439d80:	b.ne	439d90 <ferror@plt+0x38060>  // b.any
  439d84:	adrp	x0, 485000 <warn@@Base+0x13d44>
  439d88:	add	x0, x0, #0x4d4
  439d8c:	bl	401ca0 <printf@plt>
  439d90:	ldr	w8, [sp, #72]
  439d94:	add	w8, w8, #0x1
  439d98:	str	w8, [sp, #72]
  439d9c:	b	439d30 <ferror@plt+0x38000>
  439da0:	str	wzr, [sp, #72]
  439da4:	ldr	w8, [sp, #72]
  439da8:	ldr	w9, [sp, #64]
  439dac:	cmp	w8, w9
  439db0:	b.ge	439e0c <ferror@plt+0x380dc>  // b.tcont
  439db4:	ldur	x8, [x29, #-72]
  439db8:	ldrsw	x9, [sp, #72]
  439dbc:	ldrb	w10, [x8, x9]
  439dc0:	str	w10, [sp, #68]
  439dc4:	ldr	w10, [sp, #68]
  439dc8:	cmp	w10, #0x20
  439dcc:	b.lt	439df0 <ferror@plt+0x380c0>  // b.tstop
  439dd0:	ldr	w8, [sp, #68]
  439dd4:	cmp	w8, #0x7f
  439dd8:	b.ge	439df0 <ferror@plt+0x380c0>  // b.tcont
  439ddc:	ldr	w1, [sp, #68]
  439de0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  439de4:	add	x0, x0, #0x514
  439de8:	bl	401ca0 <printf@plt>
  439dec:	b	439dfc <ferror@plt+0x380cc>
  439df0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  439df4:	add	x0, x0, #0xc23
  439df8:	bl	401ca0 <printf@plt>
  439dfc:	ldr	w8, [sp, #72]
  439e00:	add	w8, w8, #0x1
  439e04:	str	w8, [sp, #72]
  439e08:	b	439da4 <ferror@plt+0x38074>
  439e0c:	mov	w0, #0xa                   	// #10
  439e10:	bl	401cd0 <putchar@plt>
  439e14:	ldrsw	x8, [sp, #64]
  439e18:	ldur	x9, [x29, #-72]
  439e1c:	add	x8, x9, x8
  439e20:	stur	x8, [x29, #-72]
  439e24:	ldrsw	x8, [sp, #64]
  439e28:	ldur	x9, [x29, #-64]
  439e2c:	add	x8, x9, x8
  439e30:	stur	x8, [x29, #-64]
  439e34:	ldrsw	x8, [sp, #64]
  439e38:	ldur	x9, [x29, #-48]
  439e3c:	subs	x8, x9, x8
  439e40:	stur	x8, [x29, #-48]
  439e44:	b	439cec <ferror@plt+0x37fbc>
  439e48:	ldur	x0, [x29, #-80]
  439e4c:	bl	401bd0 <free@plt>
  439e50:	mov	w0, #0xa                   	// #10
  439e54:	bl	401cd0 <putchar@plt>
  439e58:	mov	w8, #0x1                   	// #1
  439e5c:	stur	w8, [x29, #-4]
  439e60:	ldur	w0, [x29, #-4]
  439e64:	ldp	x29, x30, [sp, #208]
  439e68:	add	sp, sp, #0xe0
  439e6c:	ret
  439e70:	sub	sp, sp, #0xd0
  439e74:	stp	x29, x30, [sp, #192]
  439e78:	add	x29, sp, #0xc0
  439e7c:	stur	x0, [x29, #-16]
  439e80:	stur	x1, [x29, #-24]
  439e84:	ldur	x0, [x29, #-16]
  439e88:	ldur	x1, [x29, #-24]
  439e8c:	bl	43acc4 <ferror@plt+0x38f94>
  439e90:	stur	x0, [x29, #-72]
  439e94:	stur	x0, [x29, #-64]
  439e98:	ldur	x8, [x29, #-72]
  439e9c:	cbnz	x8, 439ee4 <ferror@plt+0x381b4>
  439ea0:	ldur	x8, [x29, #-16]
  439ea4:	ldr	x8, [x8, #32]
  439ea8:	mov	w9, #0x1                   	// #1
  439eac:	str	w9, [sp, #52]
  439eb0:	cbz	x8, 439ec8 <ferror@plt+0x38198>
  439eb4:	ldur	x8, [x29, #-16]
  439eb8:	ldr	w9, [x8, #4]
  439ebc:	cmp	w9, #0x8
  439ec0:	cset	w9, eq  // eq = none
  439ec4:	str	w9, [sp, #52]
  439ec8:	ldr	w8, [sp, #52]
  439ecc:	mov	w9, #0x1                   	// #1
  439ed0:	mov	w10, wzr
  439ed4:	tst	w8, #0x1
  439ed8:	csel	w8, w9, w10, ne  // ne = any
  439edc:	stur	w8, [x29, #-4]
  439ee0:	b	43a3d0 <ferror@plt+0x386a0>
  439ee4:	ldur	x8, [x29, #-16]
  439ee8:	ldr	x8, [x8, #32]
  439eec:	stur	x8, [x29, #-40]
  439ef0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  439ef4:	add	x0, x0, #0x75b
  439ef8:	bl	401cf0 <gettext@plt>
  439efc:	ldur	x8, [x29, #-24]
  439f00:	ldur	x1, [x29, #-16]
  439f04:	str	x0, [sp, #40]
  439f08:	mov	x0, x8
  439f0c:	bl	404140 <ferror@plt+0x2410>
  439f10:	ldr	x1, [sp, #40]
  439f14:	str	x0, [sp, #32]
  439f18:	mov	x0, x1
  439f1c:	ldr	x1, [sp, #32]
  439f20:	bl	401ca0 <printf@plt>
  439f24:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  439f28:	add	x8, x8, #0xa00
  439f2c:	ldr	w9, [x8]
  439f30:	cbz	w9, 43a198 <ferror@plt+0x38468>
  439f34:	ldur	x8, [x29, #-40]
  439f38:	stur	x8, [x29, #-88]
  439f3c:	str	xzr, [sp, #96]
  439f40:	ldur	x8, [x29, #-16]
  439f44:	ldr	x8, [x8, #8]
  439f48:	and	x8, x8, #0x800
  439f4c:	cbz	x8, 439fe4 <ferror@plt+0x382b4>
  439f50:	ldur	x1, [x29, #-72]
  439f54:	ldur	x2, [x29, #-40]
  439f58:	add	x0, sp, #0x48
  439f5c:	bl	403e3c <ferror@plt+0x210c>
  439f60:	str	w0, [sp, #68]
  439f64:	ldr	w8, [sp, #72]
  439f68:	cmp	w8, #0x1
  439f6c:	b.eq	439fb0 <ferror@plt+0x38280>  // b.none
  439f70:	adrp	x0, 480000 <warn@@Base+0xed44>
  439f74:	add	x0, x0, #0xb09
  439f78:	bl	401cf0 <gettext@plt>
  439f7c:	ldur	x8, [x29, #-24]
  439f80:	ldur	x1, [x29, #-16]
  439f84:	str	x0, [sp, #24]
  439f88:	mov	x0, x8
  439f8c:	bl	404140 <ferror@plt+0x2410>
  439f90:	ldr	w2, [sp, #72]
  439f94:	ldr	x1, [sp, #24]
  439f98:	str	x0, [sp, #16]
  439f9c:	mov	x0, x1
  439fa0:	ldr	x1, [sp, #16]
  439fa4:	bl	4712bc <warn@@Base>
  439fa8:	stur	wzr, [x29, #-4]
  439fac:	b	43a3d0 <ferror@plt+0x386a0>
  439fb0:	ldr	x8, [sp, #80]
  439fb4:	str	x8, [sp, #96]
  439fb8:	ldr	w9, [sp, #68]
  439fbc:	mov	w8, w9
  439fc0:	ldur	x10, [x29, #-72]
  439fc4:	add	x8, x10, x8
  439fc8:	stur	x8, [x29, #-72]
  439fcc:	ldr	w9, [sp, #68]
  439fd0:	mov	w8, w9
  439fd4:	ldur	x10, [x29, #-88]
  439fd8:	subs	x8, x10, x8
  439fdc:	stur	x8, [x29, #-88]
  439fe0:	b	43a128 <ferror@plt+0x383f8>
  439fe4:	ldur	x8, [x29, #-88]
  439fe8:	cmp	x8, #0xc
  439fec:	b.ls	43a128 <ferror@plt+0x383f8>  // b.plast
  439ff0:	ldur	x0, [x29, #-72]
  439ff4:	adrp	x1, 480000 <warn@@Base+0xed44>
  439ff8:	add	x1, x1, #0xb39
  439ffc:	bl	401bb0 <strcmp@plt>
  43a000:	cbnz	w0, 43a128 <ferror@plt+0x383f8>
  43a004:	ldur	x8, [x29, #-72]
  43a008:	ldrb	w9, [x8, #4]
  43a00c:	mov	w8, w9
  43a010:	str	x8, [sp, #96]
  43a014:	ldr	x8, [sp, #96]
  43a018:	lsl	x8, x8, #8
  43a01c:	str	x8, [sp, #96]
  43a020:	ldur	x8, [x29, #-72]
  43a024:	ldrb	w9, [x8, #5]
  43a028:	mov	w8, w9
  43a02c:	ldr	x10, [sp, #96]
  43a030:	add	x8, x10, x8
  43a034:	str	x8, [sp, #96]
  43a038:	ldr	x8, [sp, #96]
  43a03c:	lsl	x8, x8, #8
  43a040:	str	x8, [sp, #96]
  43a044:	ldur	x8, [x29, #-72]
  43a048:	ldrb	w9, [x8, #6]
  43a04c:	mov	w8, w9
  43a050:	ldr	x10, [sp, #96]
  43a054:	add	x8, x10, x8
  43a058:	str	x8, [sp, #96]
  43a05c:	ldr	x8, [sp, #96]
  43a060:	lsl	x8, x8, #8
  43a064:	str	x8, [sp, #96]
  43a068:	ldur	x8, [x29, #-72]
  43a06c:	ldrb	w9, [x8, #7]
  43a070:	mov	w8, w9
  43a074:	ldr	x10, [sp, #96]
  43a078:	add	x8, x10, x8
  43a07c:	str	x8, [sp, #96]
  43a080:	ldr	x8, [sp, #96]
  43a084:	lsl	x8, x8, #8
  43a088:	str	x8, [sp, #96]
  43a08c:	ldur	x8, [x29, #-72]
  43a090:	ldrb	w9, [x8, #8]
  43a094:	mov	w8, w9
  43a098:	ldr	x10, [sp, #96]
  43a09c:	add	x8, x10, x8
  43a0a0:	str	x8, [sp, #96]
  43a0a4:	ldr	x8, [sp, #96]
  43a0a8:	lsl	x8, x8, #8
  43a0ac:	str	x8, [sp, #96]
  43a0b0:	ldur	x8, [x29, #-72]
  43a0b4:	ldrb	w9, [x8, #9]
  43a0b8:	mov	w8, w9
  43a0bc:	ldr	x10, [sp, #96]
  43a0c0:	add	x8, x10, x8
  43a0c4:	str	x8, [sp, #96]
  43a0c8:	ldr	x8, [sp, #96]
  43a0cc:	lsl	x8, x8, #8
  43a0d0:	str	x8, [sp, #96]
  43a0d4:	ldur	x8, [x29, #-72]
  43a0d8:	ldrb	w9, [x8, #10]
  43a0dc:	mov	w8, w9
  43a0e0:	ldr	x10, [sp, #96]
  43a0e4:	add	x8, x10, x8
  43a0e8:	str	x8, [sp, #96]
  43a0ec:	ldr	x8, [sp, #96]
  43a0f0:	lsl	x8, x8, #8
  43a0f4:	str	x8, [sp, #96]
  43a0f8:	ldur	x8, [x29, #-72]
  43a0fc:	ldrb	w9, [x8, #11]
  43a100:	mov	w8, w9
  43a104:	ldr	x10, [sp, #96]
  43a108:	add	x8, x10, x8
  43a10c:	str	x8, [sp, #96]
  43a110:	ldur	x8, [x29, #-72]
  43a114:	add	x8, x8, #0xc
  43a118:	stur	x8, [x29, #-72]
  43a11c:	ldur	x8, [x29, #-88]
  43a120:	subs	x8, x8, #0xc
  43a124:	stur	x8, [x29, #-88]
  43a128:	ldr	x8, [sp, #96]
  43a12c:	cbz	x8, 43a190 <ferror@plt+0x38460>
  43a130:	ldr	x1, [sp, #96]
  43a134:	sub	x0, x29, #0x48
  43a138:	sub	x2, x29, #0x58
  43a13c:	bl	403fb4 <ferror@plt+0x2284>
  43a140:	cbz	w0, 43a150 <ferror@plt+0x38420>
  43a144:	ldur	x8, [x29, #-88]
  43a148:	stur	x8, [x29, #-40]
  43a14c:	b	43a18c <ferror@plt+0x3845c>
  43a150:	adrp	x0, 480000 <warn@@Base+0xed44>
  43a154:	add	x0, x0, #0xb3e
  43a158:	bl	401cf0 <gettext@plt>
  43a15c:	ldur	x8, [x29, #-24]
  43a160:	ldur	x1, [x29, #-16]
  43a164:	str	x0, [sp, #8]
  43a168:	mov	x0, x8
  43a16c:	bl	404140 <ferror@plt+0x2410>
  43a170:	ldr	x1, [sp, #8]
  43a174:	str	x0, [sp]
  43a178:	mov	x0, x1
  43a17c:	ldr	x1, [sp]
  43a180:	bl	4711a8 <error@@Base>
  43a184:	stur	wzr, [x29, #-4]
  43a188:	b	43a3d0 <ferror@plt+0x386a0>
  43a18c:	b	43a198 <ferror@plt+0x38468>
  43a190:	ldur	x8, [x29, #-64]
  43a194:	stur	x8, [x29, #-72]
  43a198:	ldur	x8, [x29, #-24]
  43a19c:	ldr	x8, [x8, #112]
  43a1a0:	stur	x8, [x29, #-32]
  43a1a4:	ldur	x8, [x29, #-32]
  43a1a8:	ldur	x9, [x29, #-24]
  43a1ac:	ldr	x9, [x9, #112]
  43a1b0:	ldur	x10, [x29, #-24]
  43a1b4:	ldr	w11, [x10, #100]
  43a1b8:	mov	w10, w11
  43a1bc:	mov	x12, #0x50                  	// #80
  43a1c0:	mul	x10, x12, x10
  43a1c4:	add	x9, x9, x10
  43a1c8:	cmp	x8, x9
  43a1cc:	b.cs	43a280 <ferror@plt+0x38550>  // b.hs, b.nlast
  43a1d0:	ldur	x8, [x29, #-32]
  43a1d4:	ldr	w9, [x8, #4]
  43a1d8:	cmp	w9, #0x4
  43a1dc:	b.eq	43a1f0 <ferror@plt+0x384c0>  // b.none
  43a1e0:	ldur	x8, [x29, #-32]
  43a1e4:	ldr	w9, [x8, #4]
  43a1e8:	cmp	w9, #0x9
  43a1ec:	b.ne	43a258 <ferror@plt+0x38528>  // b.any
  43a1f0:	ldur	x8, [x29, #-32]
  43a1f4:	ldr	w9, [x8, #44]
  43a1f8:	ldur	x8, [x29, #-24]
  43a1fc:	ldr	w10, [x8, #100]
  43a200:	cmp	w9, w10
  43a204:	b.cs	43a258 <ferror@plt+0x38528>  // b.hs, b.nlast
  43a208:	ldur	x8, [x29, #-24]
  43a20c:	ldr	x8, [x8, #112]
  43a210:	ldur	x9, [x29, #-32]
  43a214:	ldr	w10, [x9, #44]
  43a218:	mov	w9, w10
  43a21c:	mov	x11, #0x50                  	// #80
  43a220:	mul	x9, x11, x9
  43a224:	add	x8, x8, x9
  43a228:	ldur	x9, [x29, #-16]
  43a22c:	cmp	x8, x9
  43a230:	b.ne	43a258 <ferror@plt+0x38528>  // b.any
  43a234:	ldur	x8, [x29, #-32]
  43a238:	ldr	x8, [x8, #32]
  43a23c:	cbz	x8, 43a258 <ferror@plt+0x38528>
  43a240:	ldur	x8, [x29, #-32]
  43a244:	ldr	w9, [x8, #40]
  43a248:	ldur	x8, [x29, #-24]
  43a24c:	ldr	w10, [x8, #100]
  43a250:	cmp	w9, w10
  43a254:	b.cc	43a25c <ferror@plt+0x3852c>  // b.lo, b.ul, b.last
  43a258:	b	43a270 <ferror@plt+0x38540>
  43a25c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a260:	add	x0, x0, #0x77a
  43a264:	bl	401cf0 <gettext@plt>
  43a268:	bl	401ca0 <printf@plt>
  43a26c:	b	43a280 <ferror@plt+0x38550>
  43a270:	ldur	x8, [x29, #-32]
  43a274:	add	x8, x8, #0x50
  43a278:	stur	x8, [x29, #-32]
  43a27c:	b	43a1a4 <ferror@plt+0x38474>
  43a280:	ldur	x8, [x29, #-72]
  43a284:	stur	x8, [x29, #-48]
  43a288:	ldur	x8, [x29, #-72]
  43a28c:	ldur	x9, [x29, #-40]
  43a290:	add	x8, x8, x9
  43a294:	stur	x8, [x29, #-56]
  43a298:	stur	wzr, [x29, #-76]
  43a29c:	ldur	x8, [x29, #-48]
  43a2a0:	ldur	x9, [x29, #-56]
  43a2a4:	cmp	x8, x9
  43a2a8:	b.cs	43a3a0 <ferror@plt+0x38670>  // b.hs, b.nlast
  43a2ac:	ldur	x8, [x29, #-48]
  43a2b0:	ldrb	w9, [x8]
  43a2b4:	and	w9, w9, #0xff
  43a2b8:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  43a2bc:	add	x8, x8, #0xca8
  43a2c0:	ldrh	w9, [x8, w9, sxtw #1]
  43a2c4:	tst	w9, #0x10
  43a2c8:	cset	w9, ne  // ne = any
  43a2cc:	eor	w9, w9, #0x1
  43a2d0:	tbnz	w9, #0, 43a2d8 <ferror@plt+0x385a8>
  43a2d4:	b	43a2f8 <ferror@plt+0x385c8>
  43a2d8:	ldur	x8, [x29, #-48]
  43a2dc:	add	x8, x8, #0x1
  43a2e0:	stur	x8, [x29, #-48]
  43a2e4:	ldur	x9, [x29, #-56]
  43a2e8:	cmp	x8, x9
  43a2ec:	b.cc	43a2f4 <ferror@plt+0x385c4>  // b.lo, b.ul, b.last
  43a2f0:	b	43a2f8 <ferror@plt+0x385c8>
  43a2f4:	b	43a2ac <ferror@plt+0x3857c>
  43a2f8:	ldur	x8, [x29, #-48]
  43a2fc:	ldur	x9, [x29, #-56]
  43a300:	cmp	x8, x9
  43a304:	b.cs	43a39c <ferror@plt+0x3866c>  // b.hs, b.nlast
  43a308:	ldur	x8, [x29, #-56]
  43a30c:	ldur	x9, [x29, #-48]
  43a310:	subs	x8, x8, x9
  43a314:	str	x8, [sp, #56]
  43a318:	ldur	x8, [x29, #-48]
  43a31c:	ldur	x9, [x29, #-72]
  43a320:	subs	x1, x8, x9
  43a324:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a328:	add	x0, x0, #0x7da
  43a32c:	bl	401ca0 <printf@plt>
  43a330:	ldr	x8, [sp, #56]
  43a334:	cmp	x8, #0x0
  43a338:	cset	w10, ls  // ls = plast
  43a33c:	tbnz	w10, #0, 43a37c <ferror@plt+0x3864c>
  43a340:	ldr	x8, [sp, #56]
  43a344:	ldur	x1, [x29, #-48]
  43a348:	mov	w0, w8
  43a34c:	bl	41a680 <ferror@plt+0x18950>
  43a350:	mov	w8, #0xa                   	// #10
  43a354:	mov	w0, w8
  43a358:	bl	401cd0 <putchar@plt>
  43a35c:	ldur	x9, [x29, #-48]
  43a360:	ldr	x1, [sp, #56]
  43a364:	mov	x0, x9
  43a368:	bl	401940 <strnlen@plt>
  43a36c:	ldur	x9, [x29, #-48]
  43a370:	add	x9, x9, x0
  43a374:	stur	x9, [x29, #-48]
  43a378:	b	43a394 <ferror@plt+0x38664>
  43a37c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a380:	add	x0, x0, #0x7e5
  43a384:	bl	401cf0 <gettext@plt>
  43a388:	bl	401ca0 <printf@plt>
  43a38c:	ldur	x8, [x29, #-56]
  43a390:	stur	x8, [x29, #-48]
  43a394:	mov	w8, #0x1                   	// #1
  43a398:	stur	w8, [x29, #-76]
  43a39c:	b	43a29c <ferror@plt+0x3856c>
  43a3a0:	ldur	w8, [x29, #-76]
  43a3a4:	cbnz	w8, 43a3b8 <ferror@plt+0x38688>
  43a3a8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a3ac:	add	x0, x0, #0x7f0
  43a3b0:	bl	401cf0 <gettext@plt>
  43a3b4:	bl	401ca0 <printf@plt>
  43a3b8:	ldur	x0, [x29, #-64]
  43a3bc:	bl	401bd0 <free@plt>
  43a3c0:	mov	w0, #0xa                   	// #10
  43a3c4:	bl	401cd0 <putchar@plt>
  43a3c8:	mov	w8, #0x1                   	// #1
  43a3cc:	stur	w8, [x29, #-4]
  43a3d0:	ldur	w0, [x29, #-4]
  43a3d4:	ldp	x29, x30, [sp, #192]
  43a3d8:	add	sp, sp, #0xd0
  43a3dc:	ret
  43a3e0:	sub	sp, sp, #0x90
  43a3e4:	stp	x29, x30, [sp, #128]
  43a3e8:	add	x29, sp, #0x80
  43a3ec:	stur	w0, [x29, #-8]
  43a3f0:	stur	x1, [x29, #-16]
  43a3f4:	stur	x2, [x29, #-24]
  43a3f8:	ldur	x8, [x29, #-16]
  43a3fc:	cbnz	x8, 43a414 <ferror@plt+0x386e4>
  43a400:	adrp	x0, 480000 <warn@@Base+0xed44>
  43a404:	add	x0, x0, #0xa98
  43a408:	bl	401cf0 <gettext@plt>
  43a40c:	str	x0, [sp, #32]
  43a410:	b	43a490 <ferror@plt+0x38760>
  43a414:	ldur	x8, [x29, #-24]
  43a418:	ldr	x8, [x8, #128]
  43a41c:	cbnz	x8, 43a434 <ferror@plt+0x38704>
  43a420:	adrp	x0, 480000 <warn@@Base+0xed44>
  43a424:	add	x0, x0, #0xa9f
  43a428:	bl	401cf0 <gettext@plt>
  43a42c:	str	x0, [sp, #24]
  43a430:	b	43a488 <ferror@plt+0x38758>
  43a434:	ldur	x8, [x29, #-16]
  43a438:	ldr	w9, [x8]
  43a43c:	mov	w8, w9
  43a440:	ldur	x10, [x29, #-24]
  43a444:	ldr	x10, [x10, #136]
  43a448:	cmp	x8, x10
  43a44c:	b.cc	43a464 <ferror@plt+0x38734>  // b.lo, b.ul, b.last
  43a450:	adrp	x0, 480000 <warn@@Base+0xed44>
  43a454:	add	x0, x0, #0xaac
  43a458:	bl	401cf0 <gettext@plt>
  43a45c:	str	x0, [sp, #16]
  43a460:	b	43a480 <ferror@plt+0x38750>
  43a464:	ldur	x8, [x29, #-24]
  43a468:	ldr	x8, [x8, #128]
  43a46c:	ldur	x9, [x29, #-16]
  43a470:	ldr	w10, [x9]
  43a474:	mov	w9, w10
  43a478:	add	x8, x8, x9
  43a47c:	str	x8, [sp, #16]
  43a480:	ldr	x8, [sp, #16]
  43a484:	str	x8, [sp, #24]
  43a488:	ldr	x8, [sp, #24]
  43a48c:	str	x8, [sp, #32]
  43a490:	ldr	x8, [sp, #32]
  43a494:	stur	x8, [x29, #-32]
  43a498:	ldur	x0, [x29, #-24]
  43a49c:	ldur	x1, [x29, #-16]
  43a4a0:	bl	404140 <ferror@plt+0x2410>
  43a4a4:	stur	x0, [x29, #-40]
  43a4a8:	mov	w9, #0x1                   	// #1
  43a4ac:	stur	w9, [x29, #-52]
  43a4b0:	ldur	x8, [x29, #-16]
  43a4b4:	ldr	x8, [x8, #32]
  43a4b8:	stur	x8, [x29, #-48]
  43a4bc:	ldur	x8, [x29, #-48]
  43a4c0:	cbnz	x8, 43a4e4 <ferror@plt+0x387b4>
  43a4c4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a4c8:	add	x0, x0, #0x814
  43a4cc:	bl	401cf0 <gettext@plt>
  43a4d0:	ldur	x1, [x29, #-40]
  43a4d4:	bl	401ca0 <printf@plt>
  43a4d8:	mov	w8, #0x1                   	// #1
  43a4dc:	stur	w8, [x29, #-4]
  43a4e0:	b	43a720 <ferror@plt+0x389f0>
  43a4e4:	ldur	x8, [x29, #-16]
  43a4e8:	ldr	w9, [x8, #4]
  43a4ec:	cmp	w9, #0x8
  43a4f0:	b.ne	43a510 <ferror@plt+0x387e0>  // b.any
  43a4f4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a4f8:	add	x0, x0, #0x83a
  43a4fc:	bl	401cf0 <gettext@plt>
  43a500:	ldur	x1, [x29, #-40]
  43a504:	bl	401ca0 <printf@plt>
  43a508:	stur	wzr, [x29, #-4]
  43a50c:	b	43a720 <ferror@plt+0x389f0>
  43a510:	ldur	x0, [x29, #-32]
  43a514:	adrp	x1, 484000 <warn@@Base+0x12d44>
  43a518:	add	x1, x1, #0xe80
  43a51c:	mov	x2, #0x11                  	// #17
  43a520:	bl	401a50 <strncmp@plt>
  43a524:	cbnz	w0, 43a534 <ferror@plt+0x38804>
  43a528:	adrp	x8, 498000 <warn@@Base+0x26d44>
  43a52c:	add	x8, x8, #0x87b
  43a530:	stur	x8, [x29, #-32]
  43a534:	stur	wzr, [x29, #-56]
  43a538:	ldur	w8, [x29, #-56]
  43a53c:	cmp	w8, #0x2b
  43a540:	b.ge	43a6f4 <ferror@plt+0x389c4>  // b.tcont
  43a544:	ldur	w8, [x29, #-56]
  43a548:	stur	w8, [x29, #-60]
  43a54c:	ldursw	x9, [x29, #-56]
  43a550:	mov	x10, #0x70                  	// #112
  43a554:	mul	x9, x10, x9
  43a558:	adrp	x10, 4bc000 <warn@@Base+0x4ad44>
  43a55c:	add	x10, x10, #0x400
  43a560:	add	x9, x10, x9
  43a564:	str	x9, [sp, #56]
  43a568:	ldr	x9, [sp, #56]
  43a56c:	str	x9, [sp, #48]
  43a570:	ldr	x9, [sp, #48]
  43a574:	ldr	x0, [x9]
  43a578:	ldur	x1, [x29, #-32]
  43a57c:	bl	401bb0 <strcmp@plt>
  43a580:	cbz	w0, 43a5bc <ferror@plt+0x3888c>
  43a584:	ldur	w8, [x29, #-60]
  43a588:	cmp	w8, #0x4
  43a58c:	b.ne	43a5a8 <ferror@plt+0x38878>  // b.any
  43a590:	ldur	x0, [x29, #-32]
  43a594:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43a598:	add	x1, x1, #0x887
  43a59c:	mov	x2, #0xc                   	// #12
  43a5a0:	bl	401a50 <strncmp@plt>
  43a5a4:	cbz	w0, 43a5bc <ferror@plt+0x3888c>
  43a5a8:	ldr	x8, [sp, #48]
  43a5ac:	ldr	x0, [x8, #8]
  43a5b0:	ldur	x1, [x29, #-32]
  43a5b4:	bl	401bb0 <strcmp@plt>
  43a5b8:	cbnz	w0, 43a6e4 <ferror@plt+0x389b4>
  43a5bc:	ldur	x8, [x29, #-16]
  43a5c0:	ldur	x0, [x29, #-24]
  43a5c4:	ldur	x1, [x29, #-32]
  43a5c8:	str	x8, [sp, #8]
  43a5cc:	bl	403cc0 <ferror@plt+0x1f90>
  43a5d0:	ldr	x8, [sp, #8]
  43a5d4:	cmp	x8, x0
  43a5d8:	cset	w9, ne  // ne = any
  43a5dc:	and	w9, w9, #0x1
  43a5e0:	str	w9, [sp, #44]
  43a5e4:	ldr	w9, [sp, #44]
  43a5e8:	cbz	w9, 43a5f4 <ferror@plt+0x388c4>
  43a5ec:	ldur	w0, [x29, #-60]
  43a5f0:	bl	402648 <ferror@plt+0x918>
  43a5f4:	ldur	w8, [x29, #-56]
  43a5f8:	cmp	w8, #0x4
  43a5fc:	b.ne	43a628 <ferror@plt+0x388f8>  // b.any
  43a600:	ldur	x0, [x29, #-32]
  43a604:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43a608:	add	x1, x1, #0x887
  43a60c:	mov	x2, #0xc                   	// #12
  43a610:	bl	401a50 <strncmp@plt>
  43a614:	cbnz	w0, 43a628 <ferror@plt+0x388f8>
  43a618:	ldur	x8, [x29, #-32]
  43a61c:	ldr	x9, [sp, #48]
  43a620:	str	x8, [x9, #16]
  43a624:	b	43a660 <ferror@plt+0x38930>
  43a628:	ldr	x8, [sp, #48]
  43a62c:	ldr	x0, [x8]
  43a630:	ldur	x1, [x29, #-32]
  43a634:	bl	401bb0 <strcmp@plt>
  43a638:	cbnz	w0, 43a650 <ferror@plt+0x38920>
  43a63c:	ldr	x8, [sp, #48]
  43a640:	ldr	x8, [x8]
  43a644:	ldr	x9, [sp, #48]
  43a648:	str	x8, [x9, #16]
  43a64c:	b	43a660 <ferror@plt+0x38930>
  43a650:	ldr	x8, [sp, #48]
  43a654:	ldr	x8, [x8, #8]
  43a658:	ldr	x9, [sp, #48]
  43a65c:	str	x8, [x9, #16]
  43a660:	ldur	w0, [x29, #-60]
  43a664:	ldur	x1, [x29, #-16]
  43a668:	ldur	x2, [x29, #-24]
  43a66c:	bl	4026e8 <ferror@plt+0x9b8>
  43a670:	cbz	w0, 43a6e0 <ferror@plt+0x389b0>
  43a674:	ldur	x0, [x29, #-24]
  43a678:	ldur	w1, [x29, #-8]
  43a67c:	bl	44a76c <ferror@plt+0x48a3c>
  43a680:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43a684:	add	x8, x8, #0x710
  43a688:	str	x0, [x8]
  43a68c:	ldr	x9, [sp, #56]
  43a690:	ldr	x9, [x9, #88]
  43a694:	ldr	x0, [sp, #48]
  43a698:	ldur	x1, [x29, #-24]
  43a69c:	str	x8, [sp]
  43a6a0:	blr	x9
  43a6a4:	ldur	w10, [x29, #-52]
  43a6a8:	and	w10, w10, w0
  43a6ac:	stur	w10, [x29, #-52]
  43a6b0:	mov	x8, xzr
  43a6b4:	ldr	x9, [sp]
  43a6b8:	str	x8, [x9]
  43a6bc:	ldr	w10, [sp, #44]
  43a6c0:	cbnz	w10, 43a6d8 <ferror@plt+0x389a8>
  43a6c4:	ldur	w8, [x29, #-60]
  43a6c8:	cmp	w8, #0x3
  43a6cc:	b.eq	43a6e0 <ferror@plt+0x389b0>  // b.none
  43a6d0:	ldur	w8, [x29, #-60]
  43a6d4:	cbz	w8, 43a6e0 <ferror@plt+0x389b0>
  43a6d8:	ldur	w0, [x29, #-60]
  43a6dc:	bl	402648 <ferror@plt+0x918>
  43a6e0:	b	43a6f4 <ferror@plt+0x389c4>
  43a6e4:	ldur	w8, [x29, #-56]
  43a6e8:	add	w8, w8, #0x1
  43a6ec:	stur	w8, [x29, #-56]
  43a6f0:	b	43a538 <ferror@plt+0x38808>
  43a6f4:	ldur	w8, [x29, #-56]
  43a6f8:	cmp	w8, #0x2b
  43a6fc:	b.ne	43a718 <ferror@plt+0x389e8>  // b.any
  43a700:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a704:	add	x0, x0, #0x894
  43a708:	bl	401cf0 <gettext@plt>
  43a70c:	ldur	x1, [x29, #-40]
  43a710:	bl	401ca0 <printf@plt>
  43a714:	stur	wzr, [x29, #-52]
  43a718:	ldur	w8, [x29, #-52]
  43a71c:	stur	w8, [x29, #-4]
  43a720:	ldur	w0, [x29, #-4]
  43a724:	ldp	x29, x30, [sp, #128]
  43a728:	add	sp, sp, #0x90
  43a72c:	ret
  43a730:	stp	x29, x30, [sp, #-32]!
  43a734:	str	x28, [sp, #16]
  43a738:	mov	x29, sp
  43a73c:	sub	sp, sp, #0x230
  43a740:	mov	x8, xzr
  43a744:	adrp	x9, 480000 <warn@@Base+0xed44>
  43a748:	add	x9, x9, #0x890
  43a74c:	mov	x2, #0x40                  	// #64
  43a750:	adrp	x10, 4bd000 <warn@@Base+0x4bd44>
  43a754:	add	x10, x10, #0x7c0
  43a758:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  43a75c:	add	x11, x11, #0x7c8
  43a760:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  43a764:	add	x12, x12, #0x7d0
  43a768:	sub	x13, x29, #0x68
  43a76c:	add	x14, sp, #0x108
  43a770:	stur	x0, [x29, #-8]
  43a774:	stur	x1, [x29, #-16]
  43a778:	stur	x8, [x29, #-24]
  43a77c:	stur	x8, [x29, #-32]
  43a780:	stur	x8, [x29, #-40]
  43a784:	stur	x8, [x29, #-48]
  43a788:	stur	x8, [x29, #-56]
  43a78c:	stur	x8, [x29, #-64]
  43a790:	stur	x8, [x29, #-72]
  43a794:	stur	x8, [x29, #-208]
  43a798:	stur	x8, [x29, #-216]
  43a79c:	stur	x8, [x29, #-224]
  43a7a0:	stur	x8, [x29, #-232]
  43a7a4:	mov	x0, x14
  43a7a8:	mov	x1, x9
  43a7ac:	str	x10, [sp, #216]
  43a7b0:	str	x11, [sp, #208]
  43a7b4:	str	x12, [sp, #200]
  43a7b8:	str	x13, [sp, #192]
  43a7bc:	bl	4018c0 <memcpy@plt>
  43a7c0:	str	wzr, [sp, #248]
  43a7c4:	ldur	x1, [x29, #-8]
  43a7c8:	ldur	x2, [x29, #-16]
  43a7cc:	ldr	x0, [sp, #192]
  43a7d0:	bl	43ad9c <ferror@plt+0x3906c>
  43a7d4:	ldur	x8, [x29, #-8]
  43a7d8:	ldur	x1, [x29, #-16]
  43a7dc:	mov	x0, x8
  43a7e0:	bl	43acc4 <ferror@plt+0x38f94>
  43a7e4:	stur	x0, [x29, #-48]
  43a7e8:	ldur	x8, [x29, #-48]
  43a7ec:	ldr	x9, [sp, #192]
  43a7f0:	str	x8, [x9, #8]
  43a7f4:	ldr	x8, [sp, #216]
  43a7f8:	ldr	x10, [x8]
  43a7fc:	cbnz	x10, 43a814 <ferror@plt+0x38ae4>
  43a800:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a804:	add	x0, x0, #0x8f8
  43a808:	bl	401af0 <strdup@plt>
  43a80c:	ldr	x8, [sp, #216]
  43a810:	str	x0, [x8]
  43a814:	ldr	x8, [sp, #208]
  43a818:	ldr	x9, [x8]
  43a81c:	cbnz	x9, 43a834 <ferror@plt+0x38b04>
  43a820:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a824:	add	x0, x0, #0x900
  43a828:	bl	401af0 <strdup@plt>
  43a82c:	ldr	x8, [sp, #208]
  43a830:	str	x0, [x8]
  43a834:	ldr	x8, [sp, #216]
  43a838:	ldr	x9, [x8]
  43a83c:	cbz	x9, 43a908 <ferror@plt+0x38bd8>
  43a840:	ldr	x8, [sp, #216]
  43a844:	ldr	x9, [x8]
  43a848:	ldrb	w10, [x9]
  43a84c:	cbz	w10, 43a908 <ferror@plt+0x38bd8>
  43a850:	ldur	x0, [x29, #-16]
  43a854:	ldr	x8, [sp, #216]
  43a858:	ldr	x1, [x8]
  43a85c:	bl	403cc0 <ferror@plt+0x1f90>
  43a860:	stur	x0, [x29, #-32]
  43a864:	cbnz	x0, 43a884 <ferror@plt+0x38b54>
  43a868:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a86c:	add	x0, x0, #0x908
  43a870:	bl	401cf0 <gettext@plt>
  43a874:	ldr	x8, [sp, #216]
  43a878:	ldr	x1, [x8]
  43a87c:	bl	4711a8 <error@@Base>
  43a880:	b	43ac80 <ferror@plt+0x38f50>
  43a884:	ldur	x1, [x29, #-16]
  43a888:	ldur	x8, [x29, #-32]
  43a88c:	ldr	x2, [x8, #24]
  43a890:	ldur	x8, [x29, #-32]
  43a894:	ldr	x4, [x8, #32]
  43a898:	adrp	x0, 481000 <warn@@Base+0xfd44>
  43a89c:	add	x0, x0, #0x3e5
  43a8a0:	str	x1, [sp, #184]
  43a8a4:	str	x2, [sp, #176]
  43a8a8:	str	x4, [sp, #168]
  43a8ac:	bl	401cf0 <gettext@plt>
  43a8b0:	mov	x8, xzr
  43a8b4:	str	x0, [sp, #160]
  43a8b8:	mov	x0, x8
  43a8bc:	ldr	x1, [sp, #184]
  43a8c0:	ldr	x2, [sp, #176]
  43a8c4:	mov	x3, #0x1                   	// #1
  43a8c8:	ldr	x4, [sp, #168]
  43a8cc:	ldr	x5, [sp, #160]
  43a8d0:	bl	4020ec <ferror@plt+0x3bc>
  43a8d4:	stur	x0, [x29, #-56]
  43a8d8:	cbnz	x0, 43a8e0 <ferror@plt+0x38bb0>
  43a8dc:	b	43ac80 <ferror@plt+0x38f50>
  43a8e0:	ldur	x1, [x29, #-32]
  43a8e4:	ldur	x2, [x29, #-16]
  43a8e8:	sub	x8, x29, #0x88
  43a8ec:	mov	x0, x8
  43a8f0:	str	x8, [sp, #152]
  43a8f4:	bl	43ad9c <ferror@plt+0x3906c>
  43a8f8:	stur	x0, [x29, #-208]
  43a8fc:	ldur	x8, [x29, #-56]
  43a900:	ldr	x9, [sp, #152]
  43a904:	str	x8, [x9, #8]
  43a908:	ldr	x8, [sp, #208]
  43a90c:	ldr	x9, [x8]
  43a910:	cbz	x9, 43a9dc <ferror@plt+0x38cac>
  43a914:	ldr	x8, [sp, #216]
  43a918:	ldr	x9, [x8]
  43a91c:	ldrb	w10, [x9]
  43a920:	cbz	w10, 43a9dc <ferror@plt+0x38cac>
  43a924:	ldur	x0, [x29, #-16]
  43a928:	ldr	x8, [sp, #208]
  43a92c:	ldr	x1, [x8]
  43a930:	bl	403cc0 <ferror@plt+0x1f90>
  43a934:	stur	x0, [x29, #-40]
  43a938:	cbnz	x0, 43a958 <ferror@plt+0x38c28>
  43a93c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43a940:	add	x0, x0, #0x924
  43a944:	bl	401cf0 <gettext@plt>
  43a948:	ldr	x8, [sp, #208]
  43a94c:	ldr	x1, [x8]
  43a950:	bl	4711a8 <error@@Base>
  43a954:	b	43ac80 <ferror@plt+0x38f50>
  43a958:	ldur	x1, [x29, #-16]
  43a95c:	ldur	x8, [x29, #-40]
  43a960:	ldr	x2, [x8, #24]
  43a964:	ldur	x8, [x29, #-40]
  43a968:	ldr	x4, [x8, #32]
  43a96c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  43a970:	add	x0, x0, #0xe67
  43a974:	str	x1, [sp, #144]
  43a978:	str	x2, [sp, #136]
  43a97c:	str	x4, [sp, #128]
  43a980:	bl	401cf0 <gettext@plt>
  43a984:	mov	x8, xzr
  43a988:	str	x0, [sp, #120]
  43a98c:	mov	x0, x8
  43a990:	ldr	x1, [sp, #144]
  43a994:	ldr	x2, [sp, #136]
  43a998:	mov	x3, #0x1                   	// #1
  43a99c:	ldr	x4, [sp, #128]
  43a9a0:	ldr	x5, [sp, #120]
  43a9a4:	bl	4020ec <ferror@plt+0x3bc>
  43a9a8:	stur	x0, [x29, #-64]
  43a9ac:	cbnz	x0, 43a9b4 <ferror@plt+0x38c84>
  43a9b0:	b	43ac80 <ferror@plt+0x38f50>
  43a9b4:	ldur	x1, [x29, #-40]
  43a9b8:	ldur	x2, [x29, #-16]
  43a9bc:	sub	x8, x29, #0xa8
  43a9c0:	mov	x0, x8
  43a9c4:	str	x8, [sp, #112]
  43a9c8:	bl	43ad9c <ferror@plt+0x3906c>
  43a9cc:	stur	x0, [x29, #-216]
  43a9d0:	ldur	x8, [x29, #-64]
  43a9d4:	ldr	x9, [sp, #112]
  43a9d8:	str	x8, [x9, #8]
  43a9dc:	ldr	x8, [sp, #200]
  43a9e0:	ldr	x9, [x8]
  43a9e4:	cbz	x9, 43aa9c <ferror@plt+0x38d6c>
  43a9e8:	ldur	x0, [x29, #-16]
  43a9ec:	ldr	x8, [sp, #200]
  43a9f0:	ldr	x1, [x8]
  43a9f4:	bl	403cc0 <ferror@plt+0x1f90>
  43a9f8:	stur	x0, [x29, #-24]
  43a9fc:	cbnz	x0, 43aa1c <ferror@plt+0x38cec>
  43aa00:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43aa04:	add	x0, x0, #0x946
  43aa08:	bl	401cf0 <gettext@plt>
  43aa0c:	ldr	x8, [sp, #200]
  43aa10:	ldr	x1, [x8]
  43aa14:	bl	4711a8 <error@@Base>
  43aa18:	b	43ac80 <ferror@plt+0x38f50>
  43aa1c:	ldur	x1, [x29, #-16]
  43aa20:	ldur	x8, [x29, #-24]
  43aa24:	ldr	x2, [x8, #24]
  43aa28:	ldur	x8, [x29, #-24]
  43aa2c:	ldr	x4, [x8, #32]
  43aa30:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43aa34:	add	x0, x0, #0x966
  43aa38:	str	x1, [sp, #104]
  43aa3c:	str	x2, [sp, #96]
  43aa40:	str	x4, [sp, #88]
  43aa44:	bl	401cf0 <gettext@plt>
  43aa48:	mov	x8, xzr
  43aa4c:	str	x0, [sp, #80]
  43aa50:	mov	x0, x8
  43aa54:	ldr	x1, [sp, #104]
  43aa58:	ldr	x2, [sp, #96]
  43aa5c:	mov	x3, #0x1                   	// #1
  43aa60:	ldr	x4, [sp, #88]
  43aa64:	ldr	x5, [sp, #80]
  43aa68:	bl	4020ec <ferror@plt+0x3bc>
  43aa6c:	stur	x0, [x29, #-72]
  43aa70:	cbnz	x0, 43aa78 <ferror@plt+0x38d48>
  43aa74:	b	43ac80 <ferror@plt+0x38f50>
  43aa78:	ldur	x1, [x29, #-24]
  43aa7c:	ldur	x2, [x29, #-16]
  43aa80:	sub	x8, x29, #0xc8
  43aa84:	mov	x0, x8
  43aa88:	str	x8, [sp, #72]
  43aa8c:	bl	43ad9c <ferror@plt+0x3906c>
  43aa90:	ldur	x8, [x29, #-72]
  43aa94:	ldr	x9, [sp, #72]
  43aa98:	str	x8, [x9, #8]
  43aa9c:	ldur	x1, [x29, #-208]
  43aaa0:	ldur	x2, [x29, #-216]
  43aaa4:	sub	x0, x29, #0x68
  43aaa8:	add	x3, sp, #0xfc
  43aaac:	bl	401b50 <ctf_bufopen@plt>
  43aab0:	stur	x0, [x29, #-224]
  43aab4:	cbnz	x0, 43aaec <ferror@plt+0x38dbc>
  43aab8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43aabc:	add	x0, x0, #0x971
  43aac0:	bl	401cf0 <gettext@plt>
  43aac4:	ldr	w8, [sp, #252]
  43aac8:	str	x0, [sp, #64]
  43aacc:	mov	w0, w8
  43aad0:	bl	4019d0 <ctf_errmsg@plt>
  43aad4:	ldr	x1, [sp, #64]
  43aad8:	str	x0, [sp, #56]
  43aadc:	mov	x0, x1
  43aae0:	ldr	x1, [sp, #56]
  43aae4:	bl	4711a8 <error@@Base>
  43aae8:	b	43ac80 <ferror@plt+0x38f50>
  43aaec:	ldur	x8, [x29, #-72]
  43aaf0:	cbz	x8, 43ab50 <ferror@plt+0x38e20>
  43aaf4:	ldur	x1, [x29, #-208]
  43aaf8:	ldur	x2, [x29, #-216]
  43aafc:	sub	x0, x29, #0xc8
  43ab00:	add	x3, sp, #0xfc
  43ab04:	bl	401b50 <ctf_bufopen@plt>
  43ab08:	stur	x0, [x29, #-232]
  43ab0c:	cbnz	x0, 43ab44 <ferror@plt+0x38e14>
  43ab10:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43ab14:	add	x0, x0, #0x971
  43ab18:	bl	401cf0 <gettext@plt>
  43ab1c:	ldr	w8, [sp, #252]
  43ab20:	str	x0, [sp, #48]
  43ab24:	mov	w0, w8
  43ab28:	bl	4019d0 <ctf_errmsg@plt>
  43ab2c:	ldr	x1, [sp, #48]
  43ab30:	str	x0, [sp, #40]
  43ab34:	mov	x0, x1
  43ab38:	ldr	x1, [sp, #40]
  43ab3c:	bl	4711a8 <error@@Base>
  43ab40:	b	43ac80 <ferror@plt+0x38f50>
  43ab44:	ldur	x0, [x29, #-224]
  43ab48:	ldur	x1, [x29, #-232]
  43ab4c:	bl	401d00 <ctf_import@plt>
  43ab50:	mov	w8, #0x1                   	// #1
  43ab54:	str	w8, [sp, #248]
  43ab58:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43ab5c:	add	x0, x0, #0x987
  43ab60:	bl	401cf0 <gettext@plt>
  43ab64:	ldur	x9, [x29, #-16]
  43ab68:	ldur	x1, [x29, #-8]
  43ab6c:	str	x0, [sp, #32]
  43ab70:	mov	x0, x9
  43ab74:	bl	404140 <ferror@plt+0x2410>
  43ab78:	ldr	x1, [sp, #32]
  43ab7c:	str	x0, [sp, #24]
  43ab80:	mov	x0, x1
  43ab84:	ldr	x1, [sp, #24]
  43ab88:	bl	401ca0 <printf@plt>
  43ab8c:	str	xzr, [sp, #240]
  43ab90:	add	x9, sp, #0x108
  43ab94:	str	x9, [sp, #256]
  43ab98:	ldr	x8, [sp, #256]
  43ab9c:	ldr	x8, [x8]
  43aba0:	ldrb	w9, [x8]
  43aba4:	cbz	w9, 43ac80 <ferror@plt+0x38f50>
  43aba8:	mov	x8, xzr
  43abac:	str	x8, [sp, #232]
  43abb0:	ldr	x8, [sp, #256]
  43abb4:	ldr	x1, [x8]
  43abb8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43abbc:	add	x0, x0, #0x9a3
  43abc0:	bl	401ca0 <printf@plt>
  43abc4:	ldur	x0, [x29, #-224]
  43abc8:	ldr	x8, [sp, #240]
  43abcc:	add	x1, sp, #0xe8
  43abd0:	mov	w2, w8
  43abd4:	adrp	x3, 43a000 <ferror@plt+0x382d0>
  43abd8:	add	x3, x3, #0xe88
  43abdc:	adrp	x4, 485000 <warn@@Base+0x13d44>
  43abe0:	add	x4, x4, #0x2d6
  43abe4:	bl	401a00 <ctf_dump@plt>
  43abe8:	str	x0, [sp, #224]
  43abec:	cbz	x0, 43ac10 <ferror@plt+0x38ee0>
  43abf0:	ldr	x1, [sp, #224]
  43abf4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43abf8:	add	x0, x0, #0xc2c
  43abfc:	bl	401ca0 <printf@plt>
  43ac00:	ldr	x8, [sp, #224]
  43ac04:	mov	x0, x8
  43ac08:	bl	401bd0 <free@plt>
  43ac0c:	b	43abc4 <ferror@plt+0x38e94>
  43ac10:	ldur	x0, [x29, #-224]
  43ac14:	bl	401960 <ctf_errno@plt>
  43ac18:	cbz	w0, 43ac64 <ferror@plt+0x38f34>
  43ac1c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43ac20:	add	x0, x0, #0x9ab
  43ac24:	bl	401cf0 <gettext@plt>
  43ac28:	ldr	x8, [sp, #256]
  43ac2c:	ldr	x1, [x8]
  43ac30:	ldur	x8, [x29, #-224]
  43ac34:	str	x0, [sp, #16]
  43ac38:	mov	x0, x8
  43ac3c:	str	x1, [sp, #8]
  43ac40:	bl	401960 <ctf_errno@plt>
  43ac44:	bl	4019d0 <ctf_errmsg@plt>
  43ac48:	ldr	x1, [sp, #16]
  43ac4c:	str	x0, [sp]
  43ac50:	mov	x0, x1
  43ac54:	ldr	x1, [sp, #8]
  43ac58:	ldr	x2, [sp]
  43ac5c:	bl	4711a8 <error@@Base>
  43ac60:	str	wzr, [sp, #248]
  43ac64:	ldr	x8, [sp, #256]
  43ac68:	add	x8, x8, #0x8
  43ac6c:	str	x8, [sp, #256]
  43ac70:	ldr	x8, [sp, #240]
  43ac74:	add	x8, x8, #0x1
  43ac78:	str	x8, [sp, #240]
  43ac7c:	b	43ab98 <ferror@plt+0x38e68>
  43ac80:	ldur	x0, [x29, #-224]
  43ac84:	bl	401bf0 <ctf_file_close@plt>
  43ac88:	ldur	x0, [x29, #-232]
  43ac8c:	bl	401bf0 <ctf_file_close@plt>
  43ac90:	ldur	x0, [x29, #-72]
  43ac94:	bl	401bd0 <free@plt>
  43ac98:	ldur	x0, [x29, #-48]
  43ac9c:	bl	401bd0 <free@plt>
  43aca0:	ldur	x0, [x29, #-56]
  43aca4:	bl	401bd0 <free@plt>
  43aca8:	ldur	x0, [x29, #-64]
  43acac:	bl	401bd0 <free@plt>
  43acb0:	ldr	w0, [sp, #248]
  43acb4:	add	sp, sp, #0x230
  43acb8:	ldr	x28, [sp, #16]
  43acbc:	ldp	x29, x30, [sp], #32
  43acc0:	ret
  43acc4:	sub	sp, sp, #0x60
  43acc8:	stp	x29, x30, [sp, #80]
  43accc:	add	x29, sp, #0x50
  43acd0:	stur	x0, [x29, #-16]
  43acd4:	stur	x1, [x29, #-24]
  43acd8:	ldur	x8, [x29, #-16]
  43acdc:	ldr	x8, [x8, #32]
  43ace0:	stur	x8, [x29, #-32]
  43ace4:	ldur	x8, [x29, #-32]
  43ace8:	cbz	x8, 43acfc <ferror@plt+0x38fcc>
  43acec:	ldur	x8, [x29, #-16]
  43acf0:	ldr	w9, [x8, #4]
  43acf4:	cmp	w9, #0x8
  43acf8:	b.ne	43ad3c <ferror@plt+0x3900c>  // b.any
  43acfc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43ad00:	add	x0, x0, #0x727
  43ad04:	bl	401cf0 <gettext@plt>
  43ad08:	ldur	x8, [x29, #-24]
  43ad0c:	ldur	x1, [x29, #-16]
  43ad10:	str	x0, [sp, #40]
  43ad14:	mov	x0, x8
  43ad18:	bl	404140 <ferror@plt+0x2410>
  43ad1c:	ldr	x1, [sp, #40]
  43ad20:	str	x0, [sp, #32]
  43ad24:	mov	x0, x1
  43ad28:	ldr	x1, [sp, #32]
  43ad2c:	bl	401ca0 <printf@plt>
  43ad30:	mov	x8, xzr
  43ad34:	stur	x8, [x29, #-8]
  43ad38:	b	43ad8c <ferror@plt+0x3905c>
  43ad3c:	ldur	x1, [x29, #-24]
  43ad40:	ldur	x8, [x29, #-16]
  43ad44:	ldr	x2, [x8, #24]
  43ad48:	ldur	x4, [x29, #-32]
  43ad4c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43ad50:	add	x0, x0, #0x74a
  43ad54:	str	x1, [sp, #24]
  43ad58:	str	x2, [sp, #16]
  43ad5c:	str	x4, [sp, #8]
  43ad60:	bl	401cf0 <gettext@plt>
  43ad64:	mov	x8, xzr
  43ad68:	str	x0, [sp]
  43ad6c:	mov	x0, x8
  43ad70:	ldr	x1, [sp, #24]
  43ad74:	ldr	x2, [sp, #16]
  43ad78:	mov	x3, #0x1                   	// #1
  43ad7c:	ldr	x4, [sp, #8]
  43ad80:	ldr	x5, [sp]
  43ad84:	bl	4020ec <ferror@plt+0x3bc>
  43ad88:	stur	x0, [x29, #-8]
  43ad8c:	ldur	x0, [x29, #-8]
  43ad90:	ldp	x29, x30, [sp, #80]
  43ad94:	add	sp, sp, #0x60
  43ad98:	ret
  43ad9c:	sub	sp, sp, #0x40
  43ada0:	stp	x29, x30, [sp, #48]
  43ada4:	add	x29, sp, #0x30
  43ada8:	stur	x0, [x29, #-8]
  43adac:	stur	x1, [x29, #-16]
  43adb0:	str	x2, [sp, #24]
  43adb4:	ldur	x8, [x29, #-16]
  43adb8:	cbnz	x8, 43add0 <ferror@plt+0x390a0>
  43adbc:	adrp	x0, 480000 <warn@@Base+0xed44>
  43adc0:	add	x0, x0, #0xa98
  43adc4:	bl	401cf0 <gettext@plt>
  43adc8:	str	x0, [sp, #16]
  43adcc:	b	43ae4c <ferror@plt+0x3911c>
  43add0:	ldr	x8, [sp, #24]
  43add4:	ldr	x8, [x8, #128]
  43add8:	cbnz	x8, 43adf0 <ferror@plt+0x390c0>
  43addc:	adrp	x0, 480000 <warn@@Base+0xed44>
  43ade0:	add	x0, x0, #0xa9f
  43ade4:	bl	401cf0 <gettext@plt>
  43ade8:	str	x0, [sp, #8]
  43adec:	b	43ae44 <ferror@plt+0x39114>
  43adf0:	ldur	x8, [x29, #-16]
  43adf4:	ldr	w9, [x8]
  43adf8:	mov	w8, w9
  43adfc:	ldr	x10, [sp, #24]
  43ae00:	ldr	x10, [x10, #136]
  43ae04:	cmp	x8, x10
  43ae08:	b.cc	43ae20 <ferror@plt+0x390f0>  // b.lo, b.ul, b.last
  43ae0c:	adrp	x0, 480000 <warn@@Base+0xed44>
  43ae10:	add	x0, x0, #0xaac
  43ae14:	bl	401cf0 <gettext@plt>
  43ae18:	str	x0, [sp]
  43ae1c:	b	43ae3c <ferror@plt+0x3910c>
  43ae20:	ldr	x8, [sp, #24]
  43ae24:	ldr	x8, [x8, #128]
  43ae28:	ldur	x9, [x29, #-16]
  43ae2c:	ldr	w10, [x9]
  43ae30:	mov	w9, w10
  43ae34:	add	x8, x8, x9
  43ae38:	str	x8, [sp]
  43ae3c:	ldr	x8, [sp]
  43ae40:	str	x8, [sp, #8]
  43ae44:	ldr	x8, [sp, #8]
  43ae48:	str	x8, [sp, #16]
  43ae4c:	ldr	x8, [sp, #16]
  43ae50:	ldur	x9, [x29, #-8]
  43ae54:	str	x8, [x9]
  43ae58:	ldur	x8, [x29, #-16]
  43ae5c:	ldr	x8, [x8, #32]
  43ae60:	ldur	x9, [x29, #-8]
  43ae64:	str	x8, [x9, #16]
  43ae68:	ldur	x8, [x29, #-16]
  43ae6c:	ldr	x8, [x8, #56]
  43ae70:	ldur	x9, [x29, #-8]
  43ae74:	str	x8, [x9, #24]
  43ae78:	ldur	x0, [x29, #-8]
  43ae7c:	ldp	x29, x30, [sp, #48]
  43ae80:	add	sp, sp, #0x40
  43ae84:	ret
  43ae88:	sub	sp, sp, #0x40
  43ae8c:	stp	x29, x30, [sp, #48]
  43ae90:	add	x29, sp, #0x30
  43ae94:	adrp	x8, 480000 <warn@@Base+0xed44>
  43ae98:	add	x8, x8, #0xa93
  43ae9c:	mov	x9, sp
  43aea0:	stur	w0, [x29, #-12]
  43aea4:	str	x1, [sp, #24]
  43aea8:	str	x2, [sp, #16]
  43aeac:	ldr	x10, [sp, #16]
  43aeb0:	str	x10, [sp, #8]
  43aeb4:	ldr	x2, [sp, #8]
  43aeb8:	ldr	x3, [sp, #24]
  43aebc:	mov	x0, x9
  43aec0:	mov	x1, x8
  43aec4:	bl	4019c0 <asprintf@plt>
  43aec8:	cmp	w0, #0x0
  43aecc:	cset	w11, ge  // ge = tcont
  43aed0:	tbnz	w11, #0, 43aee0 <ferror@plt+0x391b0>
  43aed4:	ldr	x8, [sp, #24]
  43aed8:	stur	x8, [x29, #-8]
  43aedc:	b	43aee8 <ferror@plt+0x391b8>
  43aee0:	ldr	x8, [sp]
  43aee4:	stur	x8, [x29, #-8]
  43aee8:	ldur	x0, [x29, #-8]
  43aeec:	ldp	x29, x30, [sp, #48]
  43aef0:	add	sp, sp, #0x40
  43aef4:	ret
  43aef8:	sub	sp, sp, #0x40
  43aefc:	stp	x29, x30, [sp, #48]
  43af00:	add	x29, sp, #0x30
  43af04:	mov	w8, #0x1                   	// #1
  43af08:	stur	x0, [x29, #-16]
  43af0c:	str	wzr, [sp, #12]
  43af10:	str	w8, [sp, #8]
  43af14:	str	xzr, [sp, #16]
  43af18:	ldur	x9, [x29, #-16]
  43af1c:	ldr	x9, [x9, #112]
  43af20:	str	x9, [sp, #24]
  43af24:	ldr	x8, [sp, #16]
  43af28:	ldur	x9, [x29, #-16]
  43af2c:	ldr	w10, [x9, #100]
  43af30:	mov	w9, w10
  43af34:	mov	w10, #0x0                   	// #0
  43af38:	cmp	x8, x9
  43af3c:	str	w10, [sp, #4]
  43af40:	b.cs	43af54 <ferror@plt+0x39224>  // b.hs, b.nlast
  43af44:	ldr	x8, [sp, #24]
  43af48:	cmp	x8, #0x0
  43af4c:	cset	w9, ne  // ne = any
  43af50:	str	w9, [sp, #4]
  43af54:	ldr	w8, [sp, #4]
  43af58:	tbnz	w8, #0, 43af60 <ferror@plt+0x39230>
  43af5c:	b	43b038 <ferror@plt+0x39308>
  43af60:	ldr	x8, [sp, #24]
  43af64:	ldr	w9, [x8, #4]
  43af68:	cmp	w9, #0x7
  43af6c:	b.ne	43afa8 <ferror@plt+0x39278>  // b.any
  43af70:	ldur	x0, [x29, #-16]
  43af74:	ldr	x1, [sp, #24]
  43af78:	ldr	x8, [sp, #24]
  43af7c:	ldr	x2, [x8, #24]
  43af80:	ldr	x8, [sp, #24]
  43af84:	ldr	x3, [x8, #32]
  43af88:	ldr	x8, [sp, #24]
  43af8c:	ldr	x4, [x8, #48]
  43af90:	bl	43b130 <ferror@plt+0x39400>
  43af94:	cbnz	w0, 43af9c <ferror@plt+0x3926c>
  43af98:	str	wzr, [sp, #8]
  43af9c:	ldr	w8, [sp, #12]
  43afa0:	add	w8, w8, #0x1
  43afa4:	str	w8, [sp, #12]
  43afa8:	ldur	x8, [x29, #-16]
  43afac:	ldrh	w9, [x8, #82]
  43afb0:	cmp	w9, #0x24
  43afb4:	b.eq	43afdc <ferror@plt+0x392ac>  // b.none
  43afb8:	ldur	x8, [x29, #-16]
  43afbc:	ldrh	w9, [x8, #82]
  43afc0:	cmp	w9, #0x57
  43afc4:	b.eq	43afdc <ferror@plt+0x392ac>  // b.none
  43afc8:	ldur	x8, [x29, #-16]
  43afcc:	ldrh	w9, [x8, #82]
  43afd0:	mov	w10, #0x9080                	// #36992
  43afd4:	cmp	w9, w10
  43afd8:	b.ne	43b01c <ferror@plt+0x392ec>  // b.any
  43afdc:	ldr	x8, [sp, #24]
  43afe0:	ldr	w9, [x8, #4]
  43afe4:	mov	w10, #0xa0000000            	// #-1610612736
  43afe8:	cmp	w9, w10
  43afec:	b.ne	43b01c <ferror@plt+0x392ec>  // b.any
  43aff0:	ldur	x0, [x29, #-16]
  43aff4:	ldr	x8, [sp, #24]
  43aff8:	ldr	x1, [x8, #24]
  43affc:	ldr	x8, [sp, #24]
  43b000:	ldr	x2, [x8, #32]
  43b004:	bl	43b7ac <ferror@plt+0x39a7c>
  43b008:	cbnz	w0, 43b010 <ferror@plt+0x392e0>
  43b00c:	str	wzr, [sp, #8]
  43b010:	ldr	w8, [sp, #12]
  43b014:	add	w8, w8, #0x1
  43b018:	str	w8, [sp, #12]
  43b01c:	ldr	x8, [sp, #16]
  43b020:	add	x8, x8, #0x1
  43b024:	str	x8, [sp, #16]
  43b028:	ldr	x8, [sp, #24]
  43b02c:	add	x8, x8, #0x50
  43b030:	str	x8, [sp, #24]
  43b034:	b	43af24 <ferror@plt+0x391f4>
  43b038:	ldr	w8, [sp, #12]
  43b03c:	cbnz	w8, 43b050 <ferror@plt+0x39320>
  43b040:	ldur	x0, [x29, #-16]
  43b044:	bl	43b068 <ferror@plt+0x39338>
  43b048:	stur	w0, [x29, #-4]
  43b04c:	b	43b058 <ferror@plt+0x39328>
  43b050:	ldr	w8, [sp, #8]
  43b054:	stur	w8, [x29, #-4]
  43b058:	ldur	w0, [x29, #-4]
  43b05c:	ldp	x29, x30, [sp, #48]
  43b060:	add	sp, sp, #0x40
  43b064:	ret
  43b068:	sub	sp, sp, #0x30
  43b06c:	stp	x29, x30, [sp, #32]
  43b070:	add	x29, sp, #0x20
  43b074:	mov	w8, #0x1                   	// #1
  43b078:	str	x0, [sp, #16]
  43b07c:	str	w8, [sp]
  43b080:	ldr	x0, [sp, #16]
  43b084:	bl	41c9f4 <ferror@plt+0x1acc4>
  43b088:	cbnz	w0, 43b098 <ferror@plt+0x39368>
  43b08c:	mov	w8, #0x1                   	// #1
  43b090:	stur	w8, [x29, #-4]
  43b094:	b	43b120 <ferror@plt+0x393f0>
  43b098:	str	wzr, [sp, #4]
  43b09c:	ldr	x8, [sp, #16]
  43b0a0:	ldr	x8, [x8, #120]
  43b0a4:	str	x8, [sp, #8]
  43b0a8:	ldr	w8, [sp, #4]
  43b0ac:	ldr	x9, [sp, #16]
  43b0b0:	ldr	w10, [x9, #92]
  43b0b4:	cmp	w8, w10
  43b0b8:	b.cs	43b118 <ferror@plt+0x393e8>  // b.hs, b.nlast
  43b0bc:	ldr	x8, [sp, #8]
  43b0c0:	ldr	x8, [x8]
  43b0c4:	cmp	x8, #0x4
  43b0c8:	b.ne	43b0fc <ferror@plt+0x393cc>  // b.any
  43b0cc:	ldr	x0, [sp, #16]
  43b0d0:	ldr	x8, [sp, #8]
  43b0d4:	ldr	x2, [x8, #16]
  43b0d8:	ldr	x8, [sp, #8]
  43b0dc:	ldr	x3, [x8, #40]
  43b0e0:	ldr	x8, [sp, #8]
  43b0e4:	ldr	x4, [x8, #56]
  43b0e8:	mov	x8, xzr
  43b0ec:	mov	x1, x8
  43b0f0:	bl	43b130 <ferror@plt+0x39400>
  43b0f4:	cbnz	w0, 43b0fc <ferror@plt+0x393cc>
  43b0f8:	str	wzr, [sp]
  43b0fc:	ldr	w8, [sp, #4]
  43b100:	add	w8, w8, #0x1
  43b104:	str	w8, [sp, #4]
  43b108:	ldr	x9, [sp, #8]
  43b10c:	add	x9, x9, #0x40
  43b110:	str	x9, [sp, #8]
  43b114:	b	43b0a8 <ferror@plt+0x39378>
  43b118:	ldr	w8, [sp]
  43b11c:	stur	w8, [x29, #-4]
  43b120:	ldur	w0, [x29, #-4]
  43b124:	ldp	x29, x30, [sp, #32]
  43b128:	add	sp, sp, #0x30
  43b12c:	ret
  43b130:	sub	sp, sp, #0x140
  43b134:	stp	x29, x30, [sp, #288]
  43b138:	str	x28, [sp, #304]
  43b13c:	add	x29, sp, #0x120
  43b140:	mov	w8, #0x1                   	// #1
  43b144:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43b148:	add	x9, x9, #0x578
  43b14c:	stur	x0, [x29, #-16]
  43b150:	stur	x1, [x29, #-24]
  43b154:	stur	x2, [x29, #-32]
  43b158:	stur	x3, [x29, #-40]
  43b15c:	stur	x4, [x29, #-48]
  43b160:	stur	w8, [x29, #-76]
  43b164:	ldur	x10, [x29, #-40]
  43b168:	cmp	x10, #0x0
  43b16c:	cset	w8, hi  // hi = pmore
  43b170:	str	x9, [sp, #112]
  43b174:	tbnz	w8, #0, 43b180 <ferror@plt+0x39450>
  43b178:	stur	wzr, [x29, #-4]
  43b17c:	b	43b798 <ferror@plt+0x39a68>
  43b180:	ldur	x8, [x29, #-24]
  43b184:	cbz	x8, 43b1d0 <ferror@plt+0x394a0>
  43b188:	ldur	x0, [x29, #-24]
  43b18c:	ldur	x1, [x29, #-16]
  43b190:	bl	43acc4 <ferror@plt+0x38f94>
  43b194:	stur	x0, [x29, #-56]
  43b198:	ldur	x8, [x29, #-56]
  43b19c:	cbz	x8, 43b1cc <ferror@plt+0x3949c>
  43b1a0:	ldur	x0, [x29, #-16]
  43b1a4:	ldur	x1, [x29, #-24]
  43b1a8:	ldur	x2, [x29, #-56]
  43b1ac:	ldur	x3, [x29, #-40]
  43b1b0:	mov	x8, xzr
  43b1b4:	mov	x4, x8
  43b1b8:	mov	x5, x8
  43b1bc:	bl	404398 <ferror@plt+0x2668>
  43b1c0:	cbnz	w0, 43b1cc <ferror@plt+0x3949c>
  43b1c4:	stur	wzr, [x29, #-4]
  43b1c8:	b	43b798 <ferror@plt+0x39a68>
  43b1cc:	b	43b21c <ferror@plt+0x394ec>
  43b1d0:	ldur	x1, [x29, #-16]
  43b1d4:	ldur	x2, [x29, #-32]
  43b1d8:	ldur	x4, [x29, #-40]
  43b1dc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43b1e0:	add	x0, x0, #0x411
  43b1e4:	str	x1, [sp, #104]
  43b1e8:	str	x2, [sp, #96]
  43b1ec:	str	x4, [sp, #88]
  43b1f0:	bl	401cf0 <gettext@plt>
  43b1f4:	mov	x8, xzr
  43b1f8:	str	x0, [sp, #80]
  43b1fc:	mov	x0, x8
  43b200:	ldr	x1, [sp, #104]
  43b204:	ldr	x2, [sp, #96]
  43b208:	mov	x3, #0x1                   	// #1
  43b20c:	ldr	x4, [sp, #88]
  43b210:	ldr	x5, [sp, #80]
  43b214:	bl	4020ec <ferror@plt+0x3bc>
  43b218:	stur	x0, [x29, #-56]
  43b21c:	ldur	x8, [x29, #-56]
  43b220:	cbnz	x8, 43b22c <ferror@plt+0x394fc>
  43b224:	stur	wzr, [x29, #-4]
  43b228:	b	43b798 <ferror@plt+0x39a68>
  43b22c:	ldur	x8, [x29, #-56]
  43b230:	stur	x8, [x29, #-64]
  43b234:	ldur	x8, [x29, #-24]
  43b238:	cbz	x8, 43b274 <ferror@plt+0x39544>
  43b23c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b240:	add	x0, x0, #0x9f1
  43b244:	bl	401cf0 <gettext@plt>
  43b248:	ldur	x8, [x29, #-16]
  43b24c:	ldur	x1, [x29, #-24]
  43b250:	str	x0, [sp, #72]
  43b254:	mov	x0, x8
  43b258:	bl	404140 <ferror@plt+0x2410>
  43b25c:	ldr	x1, [sp, #72]
  43b260:	str	x0, [sp, #64]
  43b264:	mov	x0, x1
  43b268:	ldr	x1, [sp, #64]
  43b26c:	bl	401ca0 <printf@plt>
  43b270:	b	43b28c <ferror@plt+0x3955c>
  43b274:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b278:	add	x0, x0, #0xa11
  43b27c:	bl	401cf0 <gettext@plt>
  43b280:	ldur	x1, [x29, #-32]
  43b284:	ldur	x2, [x29, #-40]
  43b288:	bl	401ca0 <printf@plt>
  43b28c:	ldur	x8, [x29, #-48]
  43b290:	cmp	x8, #0x4
  43b294:	b.cs	43b2a4 <ferror@plt+0x39574>  // b.hs, b.nlast
  43b298:	mov	x8, #0x4                   	// #4
  43b29c:	stur	x8, [x29, #-48]
  43b2a0:	b	43b2e0 <ferror@plt+0x395b0>
  43b2a4:	ldur	x8, [x29, #-48]
  43b2a8:	cmp	x8, #0x4
  43b2ac:	b.eq	43b2e0 <ferror@plt+0x395b0>  // b.none
  43b2b0:	ldur	x8, [x29, #-48]
  43b2b4:	cmp	x8, #0x8
  43b2b8:	b.eq	43b2e0 <ferror@plt+0x395b0>  // b.none
  43b2bc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b2c0:	add	x0, x0, #0xa56
  43b2c4:	bl	401cf0 <gettext@plt>
  43b2c8:	ldur	x1, [x29, #-48]
  43b2cc:	bl	4712bc <warn@@Base>
  43b2d0:	ldur	x0, [x29, #-56]
  43b2d4:	bl	401bd0 <free@plt>
  43b2d8:	stur	wzr, [x29, #-4]
  43b2dc:	b	43b798 <ferror@plt+0x39a68>
  43b2e0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b2e4:	add	x0, x0, #0xa85
  43b2e8:	bl	401cf0 <gettext@plt>
  43b2ec:	adrp	x8, 498000 <warn@@Base+0x26d44>
  43b2f0:	add	x8, x8, #0xaa0
  43b2f4:	str	x0, [sp, #56]
  43b2f8:	mov	x0, x8
  43b2fc:	bl	401cf0 <gettext@plt>
  43b300:	adrp	x8, 498000 <warn@@Base+0x26d44>
  43b304:	add	x8, x8, #0xaa6
  43b308:	str	x0, [sp, #48]
  43b30c:	mov	x0, x8
  43b310:	bl	401cf0 <gettext@plt>
  43b314:	ldr	x1, [sp, #56]
  43b318:	str	x0, [sp, #40]
  43b31c:	mov	x0, x1
  43b320:	ldr	x1, [sp, #48]
  43b324:	ldr	x2, [sp, #40]
  43b328:	bl	401ca0 <printf@plt>
  43b32c:	ldur	x8, [x29, #-56]
  43b330:	ldur	x9, [x29, #-40]
  43b334:	add	x8, x8, x9
  43b338:	stur	x8, [x29, #-72]
  43b33c:	ldur	x8, [x29, #-64]
  43b340:	ldur	x9, [x29, #-72]
  43b344:	cmp	x8, x9
  43b348:	b.cs	43b788 <ferror@plt+0x39a58>  // b.hs, b.nlast
  43b34c:	mov	x8, xzr
  43b350:	str	x8, [sp, #136]
  43b354:	ldur	x8, [x29, #-72]
  43b358:	ldur	x9, [x29, #-64]
  43b35c:	subs	x8, x8, x9
  43b360:	str	x8, [sp, #128]
  43b364:	ldur	x0, [x29, #-16]
  43b368:	bl	41cf9c <ferror@plt+0x1b26c>
  43b36c:	cbnz	w0, 43b4c4 <ferror@plt+0x39794>
  43b370:	mov	x8, #0xc                   	// #12
  43b374:	stur	x8, [x29, #-136]
  43b378:	ldr	x8, [sp, #128]
  43b37c:	ldur	x9, [x29, #-136]
  43b380:	cmp	x8, x9
  43b384:	b.cs	43b3ac <ferror@plt+0x3967c>  // b.hs, b.nlast
  43b388:	ldr	x2, [sp, #128]
  43b38c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b390:	add	x0, x0, #0xab0
  43b394:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43b398:	add	x1, x1, #0xaf1
  43b39c:	bl	4018e0 <ngettext@plt>
  43b3a0:	ldr	x1, [sp, #128]
  43b3a4:	bl	4712bc <warn@@Base>
  43b3a8:	b	43b788 <ferror@plt+0x39a58>
  43b3ac:	ldur	x8, [x29, #-136]
  43b3b0:	ldr	x9, [sp, #128]
  43b3b4:	subs	x8, x9, x8
  43b3b8:	str	x8, [sp, #128]
  43b3bc:	ldr	x8, [sp, #112]
  43b3c0:	ldr	x9, [x8]
  43b3c4:	ldur	x10, [x29, #-64]
  43b3c8:	add	x0, x10, #0x8
  43b3cc:	mov	w11, #0x4                   	// #4
  43b3d0:	mov	w1, w11
  43b3d4:	str	w11, [sp, #36]
  43b3d8:	blr	x9
  43b3dc:	sub	x8, x29, #0x80
  43b3e0:	stur	x0, [x29, #-112]
  43b3e4:	ldr	x9, [sp, #112]
  43b3e8:	ldr	x10, [x9]
  43b3ec:	ldur	x0, [x29, #-64]
  43b3f0:	ldr	w1, [sp, #36]
  43b3f4:	str	x8, [sp, #24]
  43b3f8:	blr	x10
  43b3fc:	stur	x0, [x29, #-128]
  43b400:	ldur	x8, [x29, #-64]
  43b404:	add	x8, x8, #0xc
  43b408:	ldr	x9, [sp, #24]
  43b40c:	str	x8, [x9, #24]
  43b410:	ldr	x8, [sp, #112]
  43b414:	ldr	x10, [x8]
  43b418:	ldur	x12, [x29, #-64]
  43b41c:	add	x0, x12, #0x4
  43b420:	ldr	w1, [sp, #36]
  43b424:	blr	x10
  43b428:	stur	x0, [x29, #-120]
  43b42c:	ldur	x8, [x29, #-64]
  43b430:	ldur	x9, [x29, #-128]
  43b434:	add	x9, x9, #0xc
  43b438:	ldur	x10, [x29, #-48]
  43b43c:	subs	x10, x10, #0x1
  43b440:	add	x9, x9, x10
  43b444:	ldur	x10, [x29, #-48]
  43b448:	subs	x10, x10, #0x1
  43b44c:	bic	x9, x9, x10
  43b450:	add	x8, x8, x9
  43b454:	ldr	x9, [sp, #24]
  43b458:	str	x8, [x9, #32]
  43b45c:	ldur	x8, [x29, #-32]
  43b460:	ldr	x10, [x9, #32]
  43b464:	ldur	x12, [x29, #-56]
  43b468:	subs	x10, x10, x12
  43b46c:	add	x8, x8, x10
  43b470:	stur	x8, [x29, #-88]
  43b474:	ldur	x8, [x29, #-64]
  43b478:	ldur	x10, [x29, #-128]
  43b47c:	add	x10, x10, #0xc
  43b480:	ldur	x12, [x29, #-48]
  43b484:	subs	x12, x12, #0x1
  43b488:	add	x10, x10, x12
  43b48c:	ldur	x12, [x29, #-48]
  43b490:	subs	x12, x12, #0x1
  43b494:	bic	x10, x10, x12
  43b498:	ldur	x12, [x29, #-120]
  43b49c:	add	x10, x10, x12
  43b4a0:	ldur	x12, [x29, #-48]
  43b4a4:	subs	x12, x12, #0x1
  43b4a8:	add	x10, x10, x12
  43b4ac:	ldur	x12, [x29, #-48]
  43b4b0:	subs	x12, x12, #0x1
  43b4b4:	bic	x10, x10, x12
  43b4b8:	add	x8, x8, x10
  43b4bc:	str	x8, [sp, #144]
  43b4c0:	b	43b5dc <ferror@plt+0x398ac>
  43b4c4:	mov	x8, #0x18                  	// #24
  43b4c8:	stur	x8, [x29, #-136]
  43b4cc:	ldr	x8, [sp, #128]
  43b4d0:	ldur	x9, [x29, #-136]
  43b4d4:	cmp	x8, x9
  43b4d8:	b.cs	43b500 <ferror@plt+0x397d0>  // b.hs, b.nlast
  43b4dc:	ldr	x2, [sp, #128]
  43b4e0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b4e4:	add	x0, x0, #0xab0
  43b4e8:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43b4ec:	add	x1, x1, #0xaf1
  43b4f0:	bl	4018e0 <ngettext@plt>
  43b4f4:	ldr	x1, [sp, #128]
  43b4f8:	bl	4712bc <warn@@Base>
  43b4fc:	b	43b788 <ferror@plt+0x39a58>
  43b500:	ldur	x8, [x29, #-136]
  43b504:	ldr	x9, [sp, #128]
  43b508:	subs	x8, x9, x8
  43b50c:	str	x8, [sp, #128]
  43b510:	ldur	x8, [x29, #-64]
  43b514:	str	x8, [sp, #120]
  43b518:	ldr	x8, [sp, #112]
  43b51c:	ldr	x9, [x8]
  43b520:	ldr	x10, [sp, #120]
  43b524:	add	x0, x10, #0x10
  43b528:	mov	w11, #0x8                   	// #8
  43b52c:	mov	w1, w11
  43b530:	str	w11, [sp, #20]
  43b534:	blr	x9
  43b538:	sub	x8, x29, #0x80
  43b53c:	stur	x0, [x29, #-112]
  43b540:	ldr	x9, [sp, #112]
  43b544:	ldr	x10, [x9]
  43b548:	ldr	x0, [sp, #120]
  43b54c:	ldr	w1, [sp, #20]
  43b550:	str	x8, [sp, #8]
  43b554:	blr	x10
  43b558:	stur	x0, [x29, #-128]
  43b55c:	ldr	x8, [sp, #120]
  43b560:	add	x8, x8, #0x18
  43b564:	ldr	x9, [sp, #8]
  43b568:	str	x8, [x9, #24]
  43b56c:	ldr	x8, [sp, #112]
  43b570:	ldr	x10, [x8]
  43b574:	ldr	x12, [sp, #120]
  43b578:	add	x0, x12, #0x8
  43b57c:	ldr	w1, [sp, #20]
  43b580:	blr	x10
  43b584:	stur	x0, [x29, #-120]
  43b588:	ldr	x8, [sp, #8]
  43b58c:	ldr	x9, [x8, #24]
  43b590:	ldur	x10, [x29, #-128]
  43b594:	add	x10, x10, #0x8
  43b598:	subs	x10, x10, #0x1
  43b59c:	and	x10, x10, #0xfffffffffffffff8
  43b5a0:	add	x9, x9, x10
  43b5a4:	str	x9, [x8, #32]
  43b5a8:	ldur	x9, [x29, #-32]
  43b5ac:	ldr	x10, [x8, #32]
  43b5b0:	ldur	x12, [x29, #-56]
  43b5b4:	subs	x10, x10, x12
  43b5b8:	add	x9, x9, x10
  43b5bc:	stur	x9, [x29, #-88]
  43b5c0:	ldr	x9, [x8, #32]
  43b5c4:	ldur	x10, [x29, #-120]
  43b5c8:	add	x10, x10, #0x8
  43b5cc:	subs	x10, x10, #0x1
  43b5d0:	and	x10, x10, #0xfffffffffffffff8
  43b5d4:	add	x9, x9, x10
  43b5d8:	str	x9, [sp, #144]
  43b5dc:	sub	x8, x29, #0x80
  43b5e0:	ldr	x9, [x8, #32]
  43b5e4:	ldr	x8, [x8, #24]
  43b5e8:	subs	x8, x9, x8
  43b5ec:	ldur	x9, [x29, #-128]
  43b5f0:	cmp	x8, x9
  43b5f4:	b.cc	43b65c <ferror@plt+0x3992c>  // b.lo, b.ul, b.last
  43b5f8:	sub	x8, x29, #0x80
  43b5fc:	ldr	x9, [x8, #32]
  43b600:	ldr	x8, [x8, #24]
  43b604:	subs	x8, x9, x8
  43b608:	ldr	x9, [sp, #128]
  43b60c:	cmp	x8, x9
  43b610:	b.hi	43b65c <ferror@plt+0x3992c>  // b.pmore
  43b614:	ldr	x8, [sp, #144]
  43b618:	sub	x9, x29, #0x80
  43b61c:	ldr	x9, [x9, #32]
  43b620:	subs	x8, x8, x9
  43b624:	ldur	x9, [x29, #-120]
  43b628:	cmp	x8, x9
  43b62c:	b.cc	43b65c <ferror@plt+0x3992c>  // b.lo, b.ul, b.last
  43b630:	ldr	x8, [sp, #144]
  43b634:	sub	x9, x29, #0x80
  43b638:	ldr	x10, [x9, #32]
  43b63c:	subs	x8, x8, x10
  43b640:	ldr	x10, [sp, #128]
  43b644:	ldr	x11, [x9, #32]
  43b648:	ldr	x9, [x9, #24]
  43b64c:	subs	x9, x11, x9
  43b650:	subs	x9, x10, x9
  43b654:	cmp	x8, x9
  43b658:	b.ls	43b6a0 <ferror@plt+0x39970>  // b.plast
  43b65c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b660:	add	x0, x0, #0xb32
  43b664:	bl	401cf0 <gettext@plt>
  43b668:	ldur	x8, [x29, #-64]
  43b66c:	ldur	x9, [x29, #-56]
  43b670:	subs	x1, x8, x9
  43b674:	bl	4712bc <warn@@Base>
  43b678:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b67c:	add	x0, x0, #0xb70
  43b680:	bl	401cf0 <gettext@plt>
  43b684:	ldur	x1, [x29, #-112]
  43b688:	ldur	x2, [x29, #-128]
  43b68c:	ldur	x3, [x29, #-120]
  43b690:	ldur	x8, [x29, #-48]
  43b694:	mov	w4, w8
  43b698:	bl	4712bc <warn@@Base>
  43b69c:	b	43b788 <ferror@plt+0x39a58>
  43b6a0:	ldr	x8, [sp, #144]
  43b6a4:	stur	x8, [x29, #-64]
  43b6a8:	ldur	x8, [x29, #-128]
  43b6ac:	cmp	x8, #0x0
  43b6b0:	cset	w9, ls  // ls = plast
  43b6b4:	tbnz	w9, #0, 43b758 <ferror@plt+0x39a28>
  43b6b8:	sub	x8, x29, #0x80
  43b6bc:	ldr	x8, [x8, #24]
  43b6c0:	ldur	x9, [x29, #-128]
  43b6c4:	subs	x9, x9, #0x1
  43b6c8:	ldrb	w10, [x8, x9]
  43b6cc:	cbz	w10, 43b758 <ferror@plt+0x39a28>
  43b6d0:	sub	x8, x29, #0x80
  43b6d4:	ldr	x9, [x8, #32]
  43b6d8:	ldr	x8, [x8, #24]
  43b6dc:	subs	x8, x9, x8
  43b6e0:	ldur	x9, [x29, #-128]
  43b6e4:	cmp	x8, x9
  43b6e8:	b.ne	43b740 <ferror@plt+0x39a10>  // b.any
  43b6ec:	ldur	x8, [x29, #-128]
  43b6f0:	add	x0, x8, #0x1
  43b6f4:	bl	401a30 <malloc@plt>
  43b6f8:	str	x0, [sp, #136]
  43b6fc:	ldr	x8, [sp, #136]
  43b700:	cbnz	x8, 43b71c <ferror@plt+0x399ec>
  43b704:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43b708:	add	x0, x0, #0xbb3
  43b70c:	bl	401cf0 <gettext@plt>
  43b710:	bl	4711a8 <error@@Base>
  43b714:	stur	wzr, [x29, #-76]
  43b718:	b	43b788 <ferror@plt+0x39a58>
  43b71c:	ldr	x0, [sp, #136]
  43b720:	sub	x8, x29, #0x80
  43b724:	ldr	x1, [x8, #24]
  43b728:	ldur	x2, [x29, #-128]
  43b72c:	str	x8, [sp]
  43b730:	bl	4018c0 <memcpy@plt>
  43b734:	ldr	x8, [sp, #136]
  43b738:	ldr	x9, [sp]
  43b73c:	str	x8, [x9, #24]
  43b740:	sub	x8, x29, #0x80
  43b744:	ldr	x8, [x8, #24]
  43b748:	ldur	x9, [x29, #-128]
  43b74c:	add	x8, x8, x9
  43b750:	mov	w10, #0x0                   	// #0
  43b754:	strb	w10, [x8]
  43b758:	ldur	x1, [x29, #-16]
  43b75c:	sub	x0, x29, #0x80
  43b760:	bl	43baf8 <ferror@plt+0x39dc8>
  43b764:	cbnz	w0, 43b76c <ferror@plt+0x39a3c>
  43b768:	stur	wzr, [x29, #-76]
  43b76c:	ldr	x8, [sp, #136]
  43b770:	cbz	x8, 43b784 <ferror@plt+0x39a54>
  43b774:	ldr	x0, [sp, #136]
  43b778:	bl	401bd0 <free@plt>
  43b77c:	mov	x8, xzr
  43b780:	str	x8, [sp, #136]
  43b784:	b	43b33c <ferror@plt+0x3960c>
  43b788:	ldur	x0, [x29, #-56]
  43b78c:	bl	401bd0 <free@plt>
  43b790:	ldur	w8, [x29, #-76]
  43b794:	stur	w8, [x29, #-4]
  43b798:	ldur	w0, [x29, #-4]
  43b79c:	ldr	x28, [sp, #304]
  43b7a0:	ldp	x29, x30, [sp, #288]
  43b7a4:	add	sp, sp, #0x140
  43b7a8:	ret
  43b7ac:	sub	sp, sp, #0xe0
  43b7b0:	stp	x29, x30, [sp, #208]
  43b7b4:	add	x29, sp, #0xd0
  43b7b8:	mov	w8, #0x1                   	// #1
  43b7bc:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43b7c0:	add	x9, x9, #0x578
  43b7c4:	stur	x0, [x29, #-16]
  43b7c8:	stur	x1, [x29, #-24]
  43b7cc:	stur	x2, [x29, #-32]
  43b7d0:	stur	w8, [x29, #-60]
  43b7d4:	ldur	x10, [x29, #-32]
  43b7d8:	cmp	x10, #0x0
  43b7dc:	cset	w8, hi  // hi = pmore
  43b7e0:	str	x9, [sp, #80]
  43b7e4:	tbnz	w8, #0, 43b7f0 <ferror@plt+0x39ac0>
  43b7e8:	stur	wzr, [x29, #-4]
  43b7ec:	b	43bae8 <ferror@plt+0x39db8>
  43b7f0:	ldur	x1, [x29, #-16]
  43b7f4:	ldur	x2, [x29, #-24]
  43b7f8:	ldur	x4, [x29, #-32]
  43b7fc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43b800:	add	x0, x0, #0x40c
  43b804:	str	x1, [sp, #72]
  43b808:	str	x2, [sp, #64]
  43b80c:	str	x4, [sp, #56]
  43b810:	bl	401cf0 <gettext@plt>
  43b814:	mov	x8, xzr
  43b818:	str	x0, [sp, #48]
  43b81c:	mov	x0, x8
  43b820:	ldr	x1, [sp, #72]
  43b824:	ldr	x2, [sp, #64]
  43b828:	mov	x3, #0x1                   	// #1
  43b82c:	ldr	x4, [sp, #56]
  43b830:	ldr	x5, [sp, #48]
  43b834:	bl	4020ec <ferror@plt+0x3bc>
  43b838:	stur	x0, [x29, #-40]
  43b83c:	ldur	x8, [x29, #-40]
  43b840:	cbnz	x8, 43b84c <ferror@plt+0x39b1c>
  43b844:	stur	wzr, [x29, #-4]
  43b848:	b	43bae8 <ferror@plt+0x39db8>
  43b84c:	ldur	x8, [x29, #-40]
  43b850:	stur	x8, [x29, #-48]
  43b854:	ldur	x8, [x29, #-40]
  43b858:	ldur	x9, [x29, #-32]
  43b85c:	add	x8, x8, x9
  43b860:	stur	x8, [x29, #-56]
  43b864:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43b868:	add	x0, x0, #0x417
  43b86c:	bl	401cf0 <gettext@plt>
  43b870:	ldur	x1, [x29, #-24]
  43b874:	ldur	x2, [x29, #-32]
  43b878:	bl	401ca0 <printf@plt>
  43b87c:	ldur	x8, [x29, #-48]
  43b880:	add	x8, x8, #0xd
  43b884:	ldur	x9, [x29, #-56]
  43b888:	cmp	x8, x9
  43b88c:	b.cs	43bad8 <ferror@plt+0x39da8>  // b.hs, b.nlast
  43b890:	ldr	x8, [sp, #80]
  43b894:	ldr	x9, [x8]
  43b898:	ldur	x10, [x29, #-48]
  43b89c:	add	x0, x10, #0x8
  43b8a0:	mov	w11, #0x4                   	// #4
  43b8a4:	mov	w1, w11
  43b8a8:	str	w11, [sp, #44]
  43b8ac:	blr	x9
  43b8b0:	add	x8, sp, #0x58
  43b8b4:	str	x0, [sp, #104]
  43b8b8:	ldr	x9, [sp, #80]
  43b8bc:	ldr	x10, [x9]
  43b8c0:	ldur	x0, [x29, #-48]
  43b8c4:	ldr	w1, [sp, #44]
  43b8c8:	str	x8, [sp, #32]
  43b8cc:	blr	x10
  43b8d0:	str	x0, [sp, #88]
  43b8d4:	ldur	x8, [x29, #-48]
  43b8d8:	add	x8, x8, #0xc
  43b8dc:	ldr	x9, [sp, #32]
  43b8e0:	str	x8, [x9, #24]
  43b8e4:	ldr	x8, [sp, #80]
  43b8e8:	ldr	x10, [x8]
  43b8ec:	ldur	x12, [x29, #-48]
  43b8f0:	add	x0, x12, #0x4
  43b8f4:	ldr	w1, [sp, #44]
  43b8f8:	blr	x10
  43b8fc:	str	x0, [sp, #96]
  43b900:	ldr	x8, [sp, #32]
  43b904:	ldr	x9, [x8, #24]
  43b908:	ldr	x10, [sp, #88]
  43b90c:	add	x10, x10, #0x4
  43b910:	subs	x10, x10, #0x1
  43b914:	and	x10, x10, #0xfffffffffffffffc
  43b918:	add	x9, x9, x10
  43b91c:	str	x9, [x8, #32]
  43b920:	ldur	x9, [x29, #-24]
  43b924:	ldr	x10, [x8, #32]
  43b928:	ldur	x12, [x29, #-40]
  43b92c:	subs	x10, x10, x12
  43b930:	add	x9, x9, x10
  43b934:	str	x9, [sp, #128]
  43b938:	ldr	x9, [x8, #32]
  43b93c:	ldur	x10, [x29, #-40]
  43b940:	cmp	x9, x10
  43b944:	b.cc	43b95c <ferror@plt+0x39c2c>  // b.lo, b.ul, b.last
  43b948:	add	x8, sp, #0x58
  43b94c:	ldr	x8, [x8, #32]
  43b950:	ldur	x9, [x29, #-56]
  43b954:	cmp	x8, x9
  43b958:	b.cc	43b988 <ferror@plt+0x39c58>  // b.lo, b.ul, b.last
  43b95c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43b960:	add	x0, x0, #0x46e
  43b964:	bl	401cf0 <gettext@plt>
  43b968:	add	x8, sp, #0x58
  43b96c:	ldr	x1, [sp, #88]
  43b970:	str	x8, [sp, #24]
  43b974:	bl	4712bc <warn@@Base>
  43b978:	ldr	x8, [sp, #24]
  43b97c:	ldr	x9, [x8, #24]
  43b980:	str	x9, [x8, #32]
  43b984:	str	xzr, [sp, #88]
  43b988:	add	x8, sp, #0x58
  43b98c:	ldr	x8, [x8, #32]
  43b990:	ldr	x9, [sp, #96]
  43b994:	add	x9, x9, #0x4
  43b998:	subs	x9, x9, #0x1
  43b99c:	and	x9, x9, #0xfffffffffffffffc
  43b9a0:	add	x8, x8, x9
  43b9a4:	stur	x8, [x29, #-72]
  43b9a8:	ldur	x8, [x29, #-72]
  43b9ac:	ldur	x9, [x29, #-56]
  43b9b0:	cmp	x8, x9
  43b9b4:	b.hi	43b9c8 <ferror@plt+0x39c98>  // b.pmore
  43b9b8:	ldur	x8, [x29, #-72]
  43b9bc:	ldur	x9, [x29, #-40]
  43b9c0:	cmp	x8, x9
  43b9c4:	b.cs	43ba04 <ferror@plt+0x39cd4>  // b.hs, b.nlast
  43b9c8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43b9cc:	add	x0, x0, #0x497
  43b9d0:	bl	401cf0 <gettext@plt>
  43b9d4:	ldur	x8, [x29, #-48]
  43b9d8:	ldur	x9, [x29, #-40]
  43b9dc:	subs	x1, x8, x9
  43b9e0:	bl	4712bc <warn@@Base>
  43b9e4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43b9e8:	add	x0, x0, #0x4c5
  43b9ec:	bl	401cf0 <gettext@plt>
  43b9f0:	ldr	x1, [sp, #104]
  43b9f4:	ldr	x2, [sp, #88]
  43b9f8:	ldr	x3, [sp, #96]
  43b9fc:	bl	4712bc <warn@@Base>
  43ba00:	b	43bad8 <ferror@plt+0x39da8>
  43ba04:	ldur	x8, [x29, #-72]
  43ba08:	stur	x8, [x29, #-48]
  43ba0c:	add	x8, sp, #0x58
  43ba10:	ldr	x8, [x8, #24]
  43ba14:	ldr	x9, [sp, #88]
  43ba18:	add	x8, x8, x9
  43ba1c:	ldur	x9, [x29, #-56]
  43ba20:	cmp	x8, x9
  43ba24:	b.hi	43ba44 <ferror@plt+0x39d14>  // b.pmore
  43ba28:	add	x8, sp, #0x58
  43ba2c:	ldr	x9, [x8, #24]
  43ba30:	ldr	x10, [sp, #88]
  43ba34:	add	x9, x9, x10
  43ba38:	ldr	x8, [x8, #24]
  43ba3c:	cmp	x9, x8
  43ba40:	b.cs	43ba80 <ferror@plt+0x39d50>  // b.hs, b.nlast
  43ba44:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ba48:	add	x0, x0, #0x4f5
  43ba4c:	bl	401cf0 <gettext@plt>
  43ba50:	ldur	x8, [x29, #-48]
  43ba54:	ldur	x9, [x29, #-40]
  43ba58:	subs	x1, x8, x9
  43ba5c:	bl	4712bc <warn@@Base>
  43ba60:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ba64:	add	x0, x0, #0x4c5
  43ba68:	bl	401cf0 <gettext@plt>
  43ba6c:	ldr	x1, [sp, #104]
  43ba70:	ldr	x2, [sp, #88]
  43ba74:	ldr	x3, [sp, #96]
  43ba78:	bl	4712bc <warn@@Base>
  43ba7c:	b	43bad8 <ferror@plt+0x39da8>
  43ba80:	add	x0, sp, #0x58
  43ba84:	ldr	x8, [sp, #104]
  43ba88:	str	x0, [sp, #16]
  43ba8c:	mov	w0, w8
  43ba90:	bl	4404b8 <ferror@plt+0x3e788>
  43ba94:	adrp	x9, 49a000 <warn@@Base+0x28d44>
  43ba98:	add	x9, x9, #0x523
  43ba9c:	str	x0, [sp, #8]
  43baa0:	mov	x0, x9
  43baa4:	ldr	x1, [sp, #8]
  43baa8:	bl	401ca0 <printf@plt>
  43baac:	ldr	x9, [sp, #16]
  43bab0:	mov	x0, x9
  43bab4:	bl	4405bc <ferror@plt+0x3e88c>
  43bab8:	cbnz	w0, 43bad4 <ferror@plt+0x39da4>
  43babc:	stur	wzr, [x29, #-60]
  43bac0:	ldr	x1, [sp, #88]
  43bac4:	ldr	x2, [sp, #96]
  43bac8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43bacc:	add	x0, x0, #0x52a
  43bad0:	bl	401ca0 <printf@plt>
  43bad4:	b	43b87c <ferror@plt+0x39b4c>
  43bad8:	ldur	x0, [x29, #-40]
  43badc:	bl	401bd0 <free@plt>
  43bae0:	ldur	w8, [x29, #-60]
  43bae4:	stur	w8, [x29, #-4]
  43bae8:	ldur	w0, [x29, #-4]
  43baec:	ldp	x29, x30, [sp, #208]
  43baf0:	add	sp, sp, #0xe0
  43baf4:	ret
  43baf8:	sub	sp, sp, #0x60
  43bafc:	stp	x29, x30, [sp, #80]
  43bb00:	add	x29, sp, #0x50
  43bb04:	adrp	x8, 498000 <warn@@Base+0x26d44>
  43bb08:	add	x8, x8, #0xc11
  43bb0c:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43bb10:	add	x9, x9, #0x540
  43bb14:	stur	x0, [x29, #-16]
  43bb18:	stur	x1, [x29, #-24]
  43bb1c:	ldur	x10, [x29, #-16]
  43bb20:	ldr	x10, [x10]
  43bb24:	str	x8, [sp, #24]
  43bb28:	str	x9, [sp, #16]
  43bb2c:	cbz	x10, 43bb40 <ferror@plt+0x39e10>
  43bb30:	ldur	x8, [x29, #-16]
  43bb34:	ldr	x8, [x8, #24]
  43bb38:	str	x8, [sp, #8]
  43bb3c:	b	43bb4c <ferror@plt+0x39e1c>
  43bb40:	adrp	x8, 498000 <warn@@Base+0x26d44>
  43bb44:	add	x8, x8, #0xbe2
  43bb48:	str	x8, [sp, #8]
  43bb4c:	ldr	x8, [sp, #8]
  43bb50:	stur	x8, [x29, #-32]
  43bb54:	ldur	x8, [x29, #-16]
  43bb58:	ldr	x8, [x8]
  43bb5c:	cbnz	x8, 43bb7c <ferror@plt+0x39e4c>
  43bb60:	ldur	x0, [x29, #-24]
  43bb64:	ldur	x8, [x29, #-16]
  43bb68:	ldr	x8, [x8, #16]
  43bb6c:	mov	w1, w8
  43bb70:	bl	43bfe8 <ferror@plt+0x3a2b8>
  43bb74:	str	x0, [sp, #40]
  43bb78:	b	43bd34 <ferror@plt+0x3a004>
  43bb7c:	ldur	x8, [x29, #-16]
  43bb80:	ldr	x0, [x8, #24]
  43bb84:	adrp	x1, 482000 <warn@@Base+0x10d44>
  43bb88:	add	x1, x1, #0x8b0
  43bb8c:	mov	x2, #0x3                   	// #3
  43bb90:	bl	401a50 <strncmp@plt>
  43bb94:	cbnz	w0, 43bbb0 <ferror@plt+0x39e80>
  43bb98:	ldur	x8, [x29, #-16]
  43bb9c:	ldr	x8, [x8, #16]
  43bba0:	mov	w0, w8
  43bba4:	bl	43c7ec <ferror@plt+0x3aabc>
  43bba8:	str	x0, [sp, #40]
  43bbac:	b	43bd34 <ferror@plt+0x3a004>
  43bbb0:	ldur	x8, [x29, #-16]
  43bbb4:	ldr	x0, [x8, #24]
  43bbb8:	adrp	x1, 482000 <warn@@Base+0x10d44>
  43bbbc:	add	x1, x1, #0x8e1
  43bbc0:	mov	x2, #0x7                   	// #7
  43bbc4:	bl	401a50 <strncmp@plt>
  43bbc8:	cbnz	w0, 43bbe8 <ferror@plt+0x39eb8>
  43bbcc:	ldur	x0, [x29, #-24]
  43bbd0:	ldur	x8, [x29, #-16]
  43bbd4:	ldr	x8, [x8, #16]
  43bbd8:	mov	w1, w8
  43bbdc:	bl	43c944 <ferror@plt+0x3ac14>
  43bbe0:	str	x0, [sp, #40]
  43bbe4:	b	43bd34 <ferror@plt+0x3a004>
  43bbe8:	ldur	x8, [x29, #-16]
  43bbec:	ldr	x0, [x8, #24]
  43bbf0:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bbf4:	add	x1, x1, #0xbe9
  43bbf8:	mov	x2, #0xb                   	// #11
  43bbfc:	bl	401a50 <strncmp@plt>
  43bc00:	cbnz	w0, 43bc20 <ferror@plt+0x39ef0>
  43bc04:	ldur	x0, [x29, #-24]
  43bc08:	ldur	x8, [x29, #-16]
  43bc0c:	ldr	x8, [x8, #16]
  43bc10:	mov	w1, w8
  43bc14:	bl	43ca88 <ferror@plt+0x3ad58>
  43bc18:	str	x0, [sp, #40]
  43bc1c:	b	43bd34 <ferror@plt+0x3a004>
  43bc20:	ldur	x8, [x29, #-16]
  43bc24:	ldr	x0, [x8, #24]
  43bc28:	adrp	x1, 482000 <warn@@Base+0x10d44>
  43bc2c:	add	x1, x1, #0x8a2
  43bc30:	mov	x2, #0x6                   	// #6
  43bc34:	bl	401a50 <strncmp@plt>
  43bc38:	cbnz	w0, 43bc4c <ferror@plt+0x39f1c>
  43bc3c:	ldur	x0, [x29, #-16]
  43bc40:	bl	43ccd0 <ferror@plt+0x3afa0>
  43bc44:	stur	w0, [x29, #-4]
  43bc48:	b	43bfd8 <ferror@plt+0x3a2a8>
  43bc4c:	ldur	x8, [x29, #-16]
  43bc50:	ldr	x0, [x8, #24]
  43bc54:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bc58:	add	x1, x1, #0xbf5
  43bc5c:	mov	x2, #0x3                   	// #3
  43bc60:	bl	401a50 <strncmp@plt>
  43bc64:	cbnz	w0, 43bc78 <ferror@plt+0x39f48>
  43bc68:	ldur	x0, [x29, #-16]
  43bc6c:	bl	43ccd0 <ferror@plt+0x3afa0>
  43bc70:	stur	w0, [x29, #-4]
  43bc74:	b	43bfd8 <ferror@plt+0x3a2a8>
  43bc78:	ldur	x8, [x29, #-16]
  43bc7c:	ldr	x0, [x8, #24]
  43bc80:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bc84:	add	x1, x1, #0xbf9
  43bc88:	mov	x2, #0x4                   	// #4
  43bc8c:	bl	401a50 <strncmp@plt>
  43bc90:	cbnz	w0, 43bcb4 <ferror@plt+0x39f84>
  43bc94:	ldur	x8, [x29, #-16]
  43bc98:	ldr	x8, [x8, #24]
  43bc9c:	add	x8, x8, #0x4
  43bca0:	str	x8, [sp, #40]
  43bca4:	adrp	x8, 482000 <warn@@Base+0x10d44>
  43bca8:	add	x8, x8, #0xb12
  43bcac:	stur	x8, [x29, #-32]
  43bcb0:	b	43bd34 <ferror@plt+0x3a004>
  43bcb4:	ldur	x8, [x29, #-16]
  43bcb8:	ldr	x0, [x8, #24]
  43bcbc:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bcc0:	add	x1, x1, #0xbfe
  43bcc4:	mov	x2, #0x7                   	// #7
  43bcc8:	bl	401a50 <strncmp@plt>
  43bccc:	cbnz	w0, 43bce8 <ferror@plt+0x39fb8>
  43bcd0:	ldur	x8, [x29, #-16]
  43bcd4:	ldr	x8, [x8, #16]
  43bcd8:	mov	w0, w8
  43bcdc:	bl	43cea0 <ferror@plt+0x3b170>
  43bce0:	str	x0, [sp, #40]
  43bce4:	b	43bd34 <ferror@plt+0x3a004>
  43bce8:	ldur	x8, [x29, #-16]
  43bcec:	ldr	x0, [x8, #24]
  43bcf0:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bcf4:	add	x1, x1, #0xc06
  43bcf8:	mov	x2, #0x7                   	// #7
  43bcfc:	bl	401a50 <strncmp@plt>
  43bd00:	cbnz	w0, 43bd1c <ferror@plt+0x39fec>
  43bd04:	ldur	x8, [x29, #-16]
  43bd08:	ldr	x8, [x8, #16]
  43bd0c:	mov	w0, w8
  43bd10:	bl	43d034 <ferror@plt+0x3b304>
  43bd14:	str	x0, [sp, #40]
  43bd18:	b	43bd34 <ferror@plt+0x3a004>
  43bd1c:	ldur	x0, [x29, #-24]
  43bd20:	ldur	x8, [x29, #-16]
  43bd24:	ldr	x8, [x8, #16]
  43bd28:	mov	w1, w8
  43bd2c:	bl	43bfe8 <ferror@plt+0x3a2b8>
  43bd30:	str	x0, [sp, #40]
  43bd34:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43bd38:	add	x0, x0, #0x4d3
  43bd3c:	bl	401ca0 <printf@plt>
  43bd40:	ldur	x8, [x29, #-16]
  43bd44:	ldr	x8, [x8, #24]
  43bd48:	mov	x0, x8
  43bd4c:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bd50:	add	x1, x1, #0xc0e
  43bd54:	mov	x2, #0x2                   	// #2
  43bd58:	bl	401a50 <strncmp@plt>
  43bd5c:	cbnz	w0, 43bd78 <ferror@plt+0x3a048>
  43bd60:	ldur	x8, [x29, #-16]
  43bd64:	ldr	x8, [x8, #24]
  43bd68:	ldrb	w1, [x8, #2]
  43bd6c:	ldr	x0, [sp, #24]
  43bd70:	bl	401c00 <strchr@plt>
  43bd74:	cbnz	x0, 43bd90 <ferror@plt+0x3a060>
  43bd78:	ldur	x8, [x29, #-16]
  43bd7c:	ldr	x8, [x8, #24]
  43bd80:	ldrb	w1, [x8]
  43bd84:	ldr	x0, [sp, #24]
  43bd88:	bl	401c00 <strchr@plt>
  43bd8c:	cbz	x0, 43bdbc <ferror@plt+0x3a08c>
  43bd90:	ldur	x8, [x29, #-16]
  43bd94:	ldr	x8, [x8, #16]
  43bd98:	cmp	x8, #0x100
  43bd9c:	b.eq	43bdb0 <ferror@plt+0x3a080>  // b.none
  43bda0:	ldur	x8, [x29, #-16]
  43bda4:	ldr	x8, [x8, #16]
  43bda8:	cmp	x8, #0x101
  43bdac:	b.ne	43bdbc <ferror@plt+0x3a08c>  // b.any
  43bdb0:	ldur	x0, [x29, #-16]
  43bdb4:	bl	43d0b8 <ferror@plt+0x3b388>
  43bdb8:	b	43bdc8 <ferror@plt+0x3a098>
  43bdbc:	ldur	x1, [x29, #-32]
  43bdc0:	mov	w0, #0xffffffec            	// #-20
  43bdc4:	bl	41a680 <ferror@plt+0x18950>
  43bdc8:	ldr	x8, [sp, #16]
  43bdcc:	ldr	w9, [x8]
  43bdd0:	cbz	w9, 43bdf0 <ferror@plt+0x3a0c0>
  43bdd4:	ldur	x8, [x29, #-16]
  43bdd8:	ldr	x1, [x8, #8]
  43bddc:	ldr	x2, [sp, #40]
  43bde0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43bde4:	add	x0, x0, #0xc16
  43bde8:	bl	401ca0 <printf@plt>
  43bdec:	b	43be08 <ferror@plt+0x3a0d8>
  43bdf0:	ldur	x8, [x29, #-16]
  43bdf4:	ldr	x1, [x8, #8]
  43bdf8:	ldr	x2, [sp, #40]
  43bdfc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43be00:	add	x0, x0, #0xc23
  43be04:	bl	401ca0 <printf@plt>
  43be08:	ldur	x8, [x29, #-16]
  43be0c:	ldr	x0, [x8, #24]
  43be10:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43be14:	add	x1, x1, #0xbfe
  43be18:	mov	x2, #0x7                   	// #7
  43be1c:	bl	401a50 <strncmp@plt>
  43be20:	cbnz	w0, 43be34 <ferror@plt+0x3a104>
  43be24:	ldur	x0, [x29, #-16]
  43be28:	bl	43d9a4 <ferror@plt+0x3bc74>
  43be2c:	stur	w0, [x29, #-4]
  43be30:	b	43bfd8 <ferror@plt+0x3a2a8>
  43be34:	ldur	x8, [x29, #-16]
  43be38:	ldr	x0, [x8, #24]
  43be3c:	adrp	x1, 482000 <warn@@Base+0x10d44>
  43be40:	add	x1, x1, #0x8b0
  43be44:	mov	x2, #0x3                   	// #3
  43be48:	bl	401a50 <strncmp@plt>
  43be4c:	cbnz	w0, 43be64 <ferror@plt+0x3a134>
  43be50:	ldur	x0, [x29, #-24]
  43be54:	ldur	x1, [x29, #-16]
  43be58:	bl	43df04 <ferror@plt+0x3c1d4>
  43be5c:	stur	w0, [x29, #-4]
  43be60:	b	43bfd8 <ferror@plt+0x3a2a8>
  43be64:	ldur	x8, [x29, #-16]
  43be68:	ldr	x0, [x8, #24]
  43be6c:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43be70:	add	x1, x1, #0xc06
  43be74:	mov	x2, #0x7                   	// #7
  43be78:	bl	401a50 <strncmp@plt>
  43be7c:	cbnz	w0, 43be90 <ferror@plt+0x3a160>
  43be80:	ldur	x0, [x29, #-16]
  43be84:	bl	43e2e8 <ferror@plt+0x3c5b8>
  43be88:	stur	w0, [x29, #-4]
  43be8c:	b	43bfd8 <ferror@plt+0x3a2a8>
  43be90:	ldur	x8, [x29, #-16]
  43be94:	ldr	x0, [x8, #24]
  43be98:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43be9c:	add	x1, x1, #0xbf0
  43bea0:	mov	x2, #0x4                   	// #4
  43bea4:	bl	401a50 <strncmp@plt>
  43bea8:	cbnz	w0, 43bebc <ferror@plt+0x3a18c>
  43beac:	ldur	x0, [x29, #-16]
  43beb0:	bl	43e648 <ferror@plt+0x3c918>
  43beb4:	stur	w0, [x29, #-4]
  43beb8:	b	43bfd8 <ferror@plt+0x3a2a8>
  43bebc:	ldur	x8, [x29, #-16]
  43bec0:	ldr	x0, [x8, #24]
  43bec4:	adrp	x1, 498000 <warn@@Base+0x26d44>
  43bec8:	add	x1, x1, #0xc0e
  43becc:	mov	x2, #0x2                   	// #2
  43bed0:	bl	401a50 <strncmp@plt>
  43bed4:	cbnz	w0, 43bef0 <ferror@plt+0x3a1c0>
  43bed8:	ldur	x8, [x29, #-16]
  43bedc:	ldr	x8, [x8, #24]
  43bee0:	ldrb	w1, [x8, #2]
  43bee4:	ldr	x0, [sp, #24]
  43bee8:	bl	401c00 <strchr@plt>
  43beec:	cbnz	x0, 43bf08 <ferror@plt+0x3a1d8>
  43bef0:	ldur	x8, [x29, #-16]
  43bef4:	ldr	x8, [x8, #24]
  43bef8:	ldrb	w1, [x8]
  43befc:	ldr	x0, [sp, #24]
  43bf00:	bl	401c00 <strchr@plt>
  43bf04:	cbz	x0, 43bf3c <ferror@plt+0x3a20c>
  43bf08:	ldur	x8, [x29, #-16]
  43bf0c:	ldr	x8, [x8, #16]
  43bf10:	cmp	x8, #0x100
  43bf14:	b.eq	43bf28 <ferror@plt+0x3a1f8>  // b.none
  43bf18:	ldur	x8, [x29, #-16]
  43bf1c:	ldr	x8, [x8, #16]
  43bf20:	cmp	x8, #0x101
  43bf24:	b.ne	43bf3c <ferror@plt+0x3a20c>  // b.any
  43bf28:	ldur	x0, [x29, #-16]
  43bf2c:	ldur	x1, [x29, #-24]
  43bf30:	bl	43eabc <ferror@plt+0x3cd8c>
  43bf34:	stur	w0, [x29, #-4]
  43bf38:	b	43bfd8 <ferror@plt+0x3a2a8>
  43bf3c:	ldur	x8, [x29, #-16]
  43bf40:	ldr	x8, [x8, #8]
  43bf44:	cbz	x8, 43bfb8 <ferror@plt+0x3a288>
  43bf48:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43bf4c:	add	x0, x0, #0xc30
  43bf50:	bl	401cf0 <gettext@plt>
  43bf54:	bl	401ca0 <printf@plt>
  43bf58:	str	xzr, [sp, #32]
  43bf5c:	ldr	x8, [sp, #32]
  43bf60:	ldur	x9, [x29, #-16]
  43bf64:	ldr	x9, [x9, #8]
  43bf68:	cmp	x8, x9
  43bf6c:	b.cs	43bfa0 <ferror@plt+0x3a270>  // b.hs, b.nlast
  43bf70:	ldur	x8, [x29, #-16]
  43bf74:	ldr	x8, [x8, #32]
  43bf78:	ldr	x9, [sp, #32]
  43bf7c:	ldrb	w10, [x8, x9]
  43bf80:	and	w1, w10, #0xff
  43bf84:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43bf88:	add	x0, x0, #0x6d
  43bf8c:	bl	401ca0 <printf@plt>
  43bf90:	ldr	x8, [sp, #32]
  43bf94:	add	x8, x8, #0x1
  43bf98:	str	x8, [sp, #32]
  43bf9c:	b	43bf5c <ferror@plt+0x3a22c>
  43bfa0:	ldr	x8, [sp, #16]
  43bfa4:	ldr	w9, [x8]
  43bfa8:	cbnz	w9, 43bfb8 <ferror@plt+0x3a288>
  43bfac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43bfb0:	add	x0, x0, #0xd8f
  43bfb4:	bl	401ca0 <printf@plt>
  43bfb8:	ldr	x8, [sp, #16]
  43bfbc:	ldr	w9, [x8]
  43bfc0:	cbz	w9, 43bfd0 <ferror@plt+0x3a2a0>
  43bfc4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43bfc8:	add	x0, x0, #0xd8f
  43bfcc:	bl	401ca0 <printf@plt>
  43bfd0:	mov	w8, #0x1                   	// #1
  43bfd4:	stur	w8, [x29, #-4]
  43bfd8:	ldur	w0, [x29, #-4]
  43bfdc:	ldp	x29, x30, [sp, #80]
  43bfe0:	add	sp, sp, #0x60
  43bfe4:	ret
  43bfe8:	sub	sp, sp, #0x40
  43bfec:	stp	x29, x30, [sp, #48]
  43bff0:	add	x29, sp, #0x30
  43bff4:	stur	x0, [x29, #-16]
  43bff8:	stur	w1, [x29, #-20]
  43bffc:	ldur	x8, [x29, #-16]
  43c000:	ldrh	w9, [x8, #80]
  43c004:	cmp	w9, #0x4
  43c008:	b.ne	43c710 <ferror@plt+0x3a9e0>  // b.any
  43c00c:	ldur	w8, [x29, #-20]
  43c010:	cmp	w8, #0x1
  43c014:	str	w8, [sp, #24]
  43c018:	b.eq	43c34c <ferror@plt+0x3a61c>  // b.none
  43c01c:	b	43c020 <ferror@plt+0x3a2f0>
  43c020:	ldr	w8, [sp, #24]
  43c024:	cmp	w8, #0x2
  43c028:	b.eq	43c360 <ferror@plt+0x3a630>  // b.none
  43c02c:	b	43c030 <ferror@plt+0x3a300>
  43c030:	ldr	w8, [sp, #24]
  43c034:	cmp	w8, #0x3
  43c038:	b.eq	43c374 <ferror@plt+0x3a644>  // b.none
  43c03c:	b	43c040 <ferror@plt+0x3a310>
  43c040:	ldr	w8, [sp, #24]
  43c044:	cmp	w8, #0x4
  43c048:	b.eq	43c388 <ferror@plt+0x3a658>  // b.none
  43c04c:	b	43c050 <ferror@plt+0x3a320>
  43c050:	ldr	w8, [sp, #24]
  43c054:	cmp	w8, #0x6
  43c058:	b.eq	43c338 <ferror@plt+0x3a608>  // b.none
  43c05c:	b	43c060 <ferror@plt+0x3a330>
  43c060:	ldr	w8, [sp, #24]
  43c064:	cmp	w8, #0xa
  43c068:	b.eq	43c66c <ferror@plt+0x3a93c>  // b.none
  43c06c:	b	43c070 <ferror@plt+0x3a340>
  43c070:	ldr	w8, [sp, #24]
  43c074:	cmp	w8, #0xc
  43c078:	b.eq	43c680 <ferror@plt+0x3a950>  // b.none
  43c07c:	b	43c080 <ferror@plt+0x3a350>
  43c080:	ldr	w8, [sp, #24]
  43c084:	cmp	w8, #0xd
  43c088:	b.eq	43c694 <ferror@plt+0x3a964>  // b.none
  43c08c:	b	43c090 <ferror@plt+0x3a360>
  43c090:	ldr	w8, [sp, #24]
  43c094:	cmp	w8, #0x10
  43c098:	b.eq	43c6a8 <ferror@plt+0x3a978>  // b.none
  43c09c:	b	43c0a0 <ferror@plt+0x3a370>
  43c0a0:	ldr	w8, [sp, #24]
  43c0a4:	cmp	w8, #0x11
  43c0a8:	b.eq	43c6bc <ferror@plt+0x3a98c>  // b.none
  43c0ac:	b	43c0b0 <ferror@plt+0x3a380>
  43c0b0:	ldr	w8, [sp, #24]
  43c0b4:	cmp	w8, #0x12
  43c0b8:	b.eq	43c6d0 <ferror@plt+0x3a9a0>  // b.none
  43c0bc:	b	43c0c0 <ferror@plt+0x3a390>
  43c0c0:	ldr	w8, [sp, #24]
  43c0c4:	cmp	w8, #0x100
  43c0c8:	b.eq	43c3b0 <ferror@plt+0x3a680>  // b.none
  43c0cc:	b	43c0d0 <ferror@plt+0x3a3a0>
  43c0d0:	ldr	w8, [sp, #24]
  43c0d4:	cmp	w8, #0x102
  43c0d8:	b.eq	43c3c4 <ferror@plt+0x3a694>  // b.none
  43c0dc:	b	43c0e0 <ferror@plt+0x3a3b0>
  43c0e0:	ldr	w8, [sp, #24]
  43c0e4:	cmp	w8, #0x103
  43c0e8:	b.eq	43c3d8 <ferror@plt+0x3a6a8>  // b.none
  43c0ec:	b	43c0f0 <ferror@plt+0x3a3c0>
  43c0f0:	ldr	w8, [sp, #24]
  43c0f4:	cmp	w8, #0x104
  43c0f8:	b.eq	43c3ec <ferror@plt+0x3a6bc>  // b.none
  43c0fc:	b	43c100 <ferror@plt+0x3a3d0>
  43c100:	ldr	w8, [sp, #24]
  43c104:	cmp	w8, #0x105
  43c108:	b.eq	43c400 <ferror@plt+0x3a6d0>  // b.none
  43c10c:	b	43c110 <ferror@plt+0x3a3e0>
  43c110:	ldr	w8, [sp, #24]
  43c114:	cmp	w8, #0x106
  43c118:	b.eq	43c414 <ferror@plt+0x3a6e4>  // b.none
  43c11c:	b	43c120 <ferror@plt+0x3a3f0>
  43c120:	ldr	w8, [sp, #24]
  43c124:	cmp	w8, #0x107
  43c128:	b.eq	43c428 <ferror@plt+0x3a6f8>  // b.none
  43c12c:	b	43c130 <ferror@plt+0x3a400>
  43c130:	ldr	w8, [sp, #24]
  43c134:	cmp	w8, #0x108
  43c138:	b.eq	43c43c <ferror@plt+0x3a70c>  // b.none
  43c13c:	b	43c140 <ferror@plt+0x3a410>
  43c140:	ldr	w8, [sp, #24]
  43c144:	cmp	w8, #0x109
  43c148:	b.eq	43c450 <ferror@plt+0x3a720>  // b.none
  43c14c:	b	43c150 <ferror@plt+0x3a420>
  43c150:	ldr	w8, [sp, #24]
  43c154:	cmp	w8, #0x10a
  43c158:	b.eq	43c464 <ferror@plt+0x3a734>  // b.none
  43c15c:	b	43c160 <ferror@plt+0x3a430>
  43c160:	ldr	w8, [sp, #24]
  43c164:	cmp	w8, #0x10b
  43c168:	b.eq	43c478 <ferror@plt+0x3a748>  // b.none
  43c16c:	b	43c170 <ferror@plt+0x3a440>
  43c170:	ldr	w8, [sp, #24]
  43c174:	cmp	w8, #0x10c
  43c178:	b.eq	43c48c <ferror@plt+0x3a75c>  // b.none
  43c17c:	b	43c180 <ferror@plt+0x3a450>
  43c180:	ldr	w8, [sp, #24]
  43c184:	cmp	w8, #0x10d
  43c188:	b.eq	43c4a0 <ferror@plt+0x3a770>  // b.none
  43c18c:	b	43c190 <ferror@plt+0x3a460>
  43c190:	ldr	w8, [sp, #24]
  43c194:	cmp	w8, #0x10e
  43c198:	b.eq	43c4b4 <ferror@plt+0x3a784>  // b.none
  43c19c:	b	43c1a0 <ferror@plt+0x3a470>
  43c1a0:	ldr	w8, [sp, #24]
  43c1a4:	cmp	w8, #0x10f
  43c1a8:	b.eq	43c4c8 <ferror@plt+0x3a798>  // b.none
  43c1ac:	b	43c1b0 <ferror@plt+0x3a480>
  43c1b0:	ldr	w8, [sp, #24]
  43c1b4:	cmp	w8, #0x200
  43c1b8:	b.eq	43c4dc <ferror@plt+0x3a7ac>  // b.none
  43c1bc:	b	43c1c0 <ferror@plt+0x3a490>
  43c1c0:	ldr	w8, [sp, #24]
  43c1c4:	cmp	w8, #0x201
  43c1c8:	b.eq	43c4f0 <ferror@plt+0x3a7c0>  // b.none
  43c1cc:	b	43c1d0 <ferror@plt+0x3a4a0>
  43c1d0:	ldr	w8, [sp, #24]
  43c1d4:	cmp	w8, #0x202
  43c1d8:	b.eq	43c504 <ferror@plt+0x3a7d4>  // b.none
  43c1dc:	b	43c1e0 <ferror@plt+0x3a4b0>
  43c1e0:	ldr	w8, [sp, #24]
  43c1e4:	cmp	w8, #0x300
  43c1e8:	b.eq	43c518 <ferror@plt+0x3a7e8>  // b.none
  43c1ec:	b	43c1f0 <ferror@plt+0x3a4c0>
  43c1f0:	ldr	w8, [sp, #24]
  43c1f4:	cmp	w8, #0x301
  43c1f8:	b.eq	43c52c <ferror@plt+0x3a7fc>  // b.none
  43c1fc:	b	43c200 <ferror@plt+0x3a4d0>
  43c200:	ldr	w8, [sp, #24]
  43c204:	cmp	w8, #0x302
  43c208:	b.eq	43c540 <ferror@plt+0x3a810>  // b.none
  43c20c:	b	43c210 <ferror@plt+0x3a4e0>
  43c210:	ldr	w8, [sp, #24]
  43c214:	cmp	w8, #0x303
  43c218:	b.eq	43c554 <ferror@plt+0x3a824>  // b.none
  43c21c:	b	43c220 <ferror@plt+0x3a4f0>
  43c220:	ldr	w8, [sp, #24]
  43c224:	cmp	w8, #0x304
  43c228:	b.eq	43c568 <ferror@plt+0x3a838>  // b.none
  43c22c:	b	43c230 <ferror@plt+0x3a500>
  43c230:	ldr	w8, [sp, #24]
  43c234:	cmp	w8, #0x305
  43c238:	b.eq	43c57c <ferror@plt+0x3a84c>  // b.none
  43c23c:	b	43c240 <ferror@plt+0x3a510>
  43c240:	ldr	w8, [sp, #24]
  43c244:	cmp	w8, #0x306
  43c248:	b.eq	43c590 <ferror@plt+0x3a860>  // b.none
  43c24c:	b	43c250 <ferror@plt+0x3a520>
  43c250:	ldr	w8, [sp, #24]
  43c254:	cmp	w8, #0x307
  43c258:	b.eq	43c5a4 <ferror@plt+0x3a874>  // b.none
  43c25c:	b	43c260 <ferror@plt+0x3a530>
  43c260:	ldr	w8, [sp, #24]
  43c264:	cmp	w8, #0x308
  43c268:	b.eq	43c5b8 <ferror@plt+0x3a888>  // b.none
  43c26c:	b	43c270 <ferror@plt+0x3a540>
  43c270:	ldr	w8, [sp, #24]
  43c274:	cmp	w8, #0x309
  43c278:	b.eq	43c5cc <ferror@plt+0x3a89c>  // b.none
  43c27c:	b	43c280 <ferror@plt+0x3a550>
  43c280:	ldr	w8, [sp, #24]
  43c284:	cmp	w8, #0x30a
  43c288:	b.eq	43c5e0 <ferror@plt+0x3a8b0>  // b.none
  43c28c:	b	43c290 <ferror@plt+0x3a560>
  43c290:	ldr	w8, [sp, #24]
  43c294:	cmp	w8, #0x30b
  43c298:	b.eq	43c5f4 <ferror@plt+0x3a8c4>  // b.none
  43c29c:	b	43c2a0 <ferror@plt+0x3a570>
  43c2a0:	ldr	w8, [sp, #24]
  43c2a4:	cmp	w8, #0x30c
  43c2a8:	b.eq	43c608 <ferror@plt+0x3a8d8>  // b.none
  43c2ac:	b	43c2b0 <ferror@plt+0x3a580>
  43c2b0:	ldr	w8, [sp, #24]
  43c2b4:	cmp	w8, #0x400
  43c2b8:	b.eq	43c61c <ferror@plt+0x3a8ec>  // b.none
  43c2bc:	b	43c2c0 <ferror@plt+0x3a590>
  43c2c0:	ldr	w8, [sp, #24]
  43c2c4:	cmp	w8, #0x401
  43c2c8:	b.eq	43c630 <ferror@plt+0x3a900>  // b.none
  43c2cc:	b	43c2d0 <ferror@plt+0x3a5a0>
  43c2d0:	ldr	w8, [sp, #24]
  43c2d4:	cmp	w8, #0x402
  43c2d8:	b.eq	43c644 <ferror@plt+0x3a914>  // b.none
  43c2dc:	b	43c2e0 <ferror@plt+0x3a5b0>
  43c2e0:	ldr	w8, [sp, #24]
  43c2e4:	cmp	w8, #0x403
  43c2e8:	b.eq	43c658 <ferror@plt+0x3a928>  // b.none
  43c2ec:	b	43c2f0 <ferror@plt+0x3a5c0>
  43c2f0:	mov	w8, #0x4c45                	// #19525
  43c2f4:	movk	w8, #0x4649, lsl #16
  43c2f8:	ldr	w9, [sp, #24]
  43c2fc:	cmp	w9, w8
  43c300:	b.eq	43c6f8 <ferror@plt+0x3a9c8>  // b.none
  43c304:	b	43c308 <ferror@plt+0x3a5d8>
  43c308:	mov	w8, #0x2b7f                	// #11135
  43c30c:	movk	w8, #0x46e6, lsl #16
  43c310:	ldr	w9, [sp, #24]
  43c314:	cmp	w9, w8
  43c318:	b.eq	43c39c <ferror@plt+0x3a66c>  // b.none
  43c31c:	b	43c320 <ferror@plt+0x3a5f0>
  43c320:	mov	w8, #0x4749                	// #18249
  43c324:	movk	w8, #0x5349, lsl #16
  43c328:	ldr	w9, [sp, #24]
  43c32c:	cmp	w9, w8
  43c330:	b.eq	43c6e4 <ferror@plt+0x3a9b4>  // b.none
  43c334:	b	43c70c <ferror@plt+0x3a9dc>
  43c338:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c33c:	add	x0, x0, #0xc46
  43c340:	bl	401cf0 <gettext@plt>
  43c344:	stur	x0, [x29, #-8]
  43c348:	b	43c7dc <ferror@plt+0x3aaac>
  43c34c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c350:	add	x0, x0, #0xc61
  43c354:	bl	401cf0 <gettext@plt>
  43c358:	stur	x0, [x29, #-8]
  43c35c:	b	43c7dc <ferror@plt+0x3aaac>
  43c360:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c364:	add	x0, x0, #0xc82
  43c368:	bl	401cf0 <gettext@plt>
  43c36c:	stur	x0, [x29, #-8]
  43c370:	b	43c7dc <ferror@plt+0x3aaac>
  43c374:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c378:	add	x0, x0, #0xca9
  43c37c:	bl	401cf0 <gettext@plt>
  43c380:	stur	x0, [x29, #-8]
  43c384:	b	43c7dc <ferror@plt+0x3aaac>
  43c388:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c38c:	add	x0, x0, #0xcca
  43c390:	bl	401cf0 <gettext@plt>
  43c394:	stur	x0, [x29, #-8]
  43c398:	b	43c7dc <ferror@plt+0x3aaac>
  43c39c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c3a0:	add	x0, x0, #0xce9
  43c3a4:	bl	401cf0 <gettext@plt>
  43c3a8:	stur	x0, [x29, #-8]
  43c3ac:	b	43c7dc <ferror@plt+0x3aaac>
  43c3b0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c3b4:	add	x0, x0, #0xd0e
  43c3b8:	bl	401cf0 <gettext@plt>
  43c3bc:	stur	x0, [x29, #-8]
  43c3c0:	b	43c7dc <ferror@plt+0x3aaac>
  43c3c4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c3c8:	add	x0, x0, #0xd31
  43c3cc:	bl	401cf0 <gettext@plt>
  43c3d0:	stur	x0, [x29, #-8]
  43c3d4:	b	43c7dc <ferror@plt+0x3aaac>
  43c3d8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c3dc:	add	x0, x0, #0xd50
  43c3e0:	bl	401cf0 <gettext@plt>
  43c3e4:	stur	x0, [x29, #-8]
  43c3e8:	b	43c7dc <ferror@plt+0x3aaac>
  43c3ec:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c3f0:	add	x0, x0, #0xd6e
  43c3f4:	bl	401cf0 <gettext@plt>
  43c3f8:	stur	x0, [x29, #-8]
  43c3fc:	b	43c7dc <ferror@plt+0x3aaac>
  43c400:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c404:	add	x0, x0, #0xd8c
  43c408:	bl	401cf0 <gettext@plt>
  43c40c:	stur	x0, [x29, #-8]
  43c410:	b	43c7dc <ferror@plt+0x3aaac>
  43c414:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c418:	add	x0, x0, #0xdac
  43c41c:	bl	401cf0 <gettext@plt>
  43c420:	stur	x0, [x29, #-8]
  43c424:	b	43c7dc <ferror@plt+0x3aaac>
  43c428:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c42c:	add	x0, x0, #0xdcb
  43c430:	bl	401cf0 <gettext@plt>
  43c434:	stur	x0, [x29, #-8]
  43c438:	b	43c7dc <ferror@plt+0x3aaac>
  43c43c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c440:	add	x0, x0, #0xdea
  43c444:	bl	401cf0 <gettext@plt>
  43c448:	stur	x0, [x29, #-8]
  43c44c:	b	43c7dc <ferror@plt+0x3aaac>
  43c450:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c454:	add	x0, x0, #0xe1a
  43c458:	bl	401cf0 <gettext@plt>
  43c45c:	stur	x0, [x29, #-8]
  43c460:	b	43c7dc <ferror@plt+0x3aaac>
  43c464:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c468:	add	x0, x0, #0xe55
  43c46c:	bl	401cf0 <gettext@plt>
  43c470:	stur	x0, [x29, #-8]
  43c474:	b	43c7dc <ferror@plt+0x3aaac>
  43c478:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c47c:	add	x0, x0, #0xe89
  43c480:	bl	401cf0 <gettext@plt>
  43c484:	stur	x0, [x29, #-8]
  43c488:	b	43c7dc <ferror@plt+0x3aaac>
  43c48c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c490:	add	x0, x0, #0xeb9
  43c494:	bl	401cf0 <gettext@plt>
  43c498:	stur	x0, [x29, #-8]
  43c49c:	b	43c7dc <ferror@plt+0x3aaac>
  43c4a0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c4a4:	add	x0, x0, #0xeea
  43c4a8:	bl	401cf0 <gettext@plt>
  43c4ac:	stur	x0, [x29, #-8]
  43c4b0:	b	43c7dc <ferror@plt+0x3aaac>
  43c4b4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c4b8:	add	x0, x0, #0xf19
  43c4bc:	bl	401cf0 <gettext@plt>
  43c4c0:	stur	x0, [x29, #-8]
  43c4c4:	b	43c7dc <ferror@plt+0x3aaac>
  43c4c8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c4cc:	add	x0, x0, #0xf48
  43c4d0:	bl	401cf0 <gettext@plt>
  43c4d4:	stur	x0, [x29, #-8]
  43c4d8:	b	43c7dc <ferror@plt+0x3aaac>
  43c4dc:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c4e0:	add	x0, x0, #0xf79
  43c4e4:	bl	401cf0 <gettext@plt>
  43c4e8:	stur	x0, [x29, #-8]
  43c4ec:	b	43c7dc <ferror@plt+0x3aaac>
  43c4f0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c4f4:	add	x0, x0, #0xf9a
  43c4f8:	bl	401cf0 <gettext@plt>
  43c4fc:	stur	x0, [x29, #-8]
  43c500:	b	43c7dc <ferror@plt+0x3aaac>
  43c504:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c508:	add	x0, x0, #0xfbe
  43c50c:	bl	401cf0 <gettext@plt>
  43c510:	stur	x0, [x29, #-8]
  43c514:	b	43c7dc <ferror@plt+0x3aaac>
  43c518:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43c51c:	add	x0, x0, #0xfe7
  43c520:	bl	401cf0 <gettext@plt>
  43c524:	stur	x0, [x29, #-8]
  43c528:	b	43c7dc <ferror@plt+0x3aaac>
  43c52c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c530:	add	x0, x0, #0x16
  43c534:	bl	401cf0 <gettext@plt>
  43c538:	stur	x0, [x29, #-8]
  43c53c:	b	43c7dc <ferror@plt+0x3aaac>
  43c540:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c544:	add	x0, x0, #0x3a
  43c548:	bl	401cf0 <gettext@plt>
  43c54c:	stur	x0, [x29, #-8]
  43c550:	b	43c7dc <ferror@plt+0x3aaac>
  43c554:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c558:	add	x0, x0, #0x68
  43c55c:	bl	401cf0 <gettext@plt>
  43c560:	stur	x0, [x29, #-8]
  43c564:	b	43c7dc <ferror@plt+0x3aaac>
  43c568:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c56c:	add	x0, x0, #0x99
  43c570:	bl	401cf0 <gettext@plt>
  43c574:	stur	x0, [x29, #-8]
  43c578:	b	43c7dc <ferror@plt+0x3aaac>
  43c57c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c580:	add	x0, x0, #0xbf
  43c584:	bl	401cf0 <gettext@plt>
  43c588:	stur	x0, [x29, #-8]
  43c58c:	b	43c7dc <ferror@plt+0x3aaac>
  43c590:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c594:	add	x0, x0, #0xe5
  43c598:	bl	401cf0 <gettext@plt>
  43c59c:	stur	x0, [x29, #-8]
  43c5a0:	b	43c7dc <ferror@plt+0x3aaac>
  43c5a4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c5a8:	add	x0, x0, #0x11b
  43c5ac:	bl	401cf0 <gettext@plt>
  43c5b0:	stur	x0, [x29, #-8]
  43c5b4:	b	43c7dc <ferror@plt+0x3aaac>
  43c5b8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c5bc:	add	x0, x0, #0x14f
  43c5c0:	bl	401cf0 <gettext@plt>
  43c5c4:	stur	x0, [x29, #-8]
  43c5c8:	b	43c7dc <ferror@plt+0x3aaac>
  43c5cc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c5d0:	add	x0, x0, #0x17f
  43c5d4:	bl	401cf0 <gettext@plt>
  43c5d8:	stur	x0, [x29, #-8]
  43c5dc:	b	43c7dc <ferror@plt+0x3aaac>
  43c5e0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c5e4:	add	x0, x0, #0x1b8
  43c5e8:	bl	401cf0 <gettext@plt>
  43c5ec:	stur	x0, [x29, #-8]
  43c5f0:	b	43c7dc <ferror@plt+0x3aaac>
  43c5f4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c5f8:	add	x0, x0, #0x1e8
  43c5fc:	bl	401cf0 <gettext@plt>
  43c600:	stur	x0, [x29, #-8]
  43c604:	b	43c7dc <ferror@plt+0x3aaac>
  43c608:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c60c:	add	x0, x0, #0x217
  43c610:	bl	401cf0 <gettext@plt>
  43c614:	stur	x0, [x29, #-8]
  43c618:	b	43c7dc <ferror@plt+0x3aaac>
  43c61c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c620:	add	x0, x0, #0x24e
  43c624:	bl	401cf0 <gettext@plt>
  43c628:	stur	x0, [x29, #-8]
  43c62c:	b	43c7dc <ferror@plt+0x3aaac>
  43c630:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c634:	add	x0, x0, #0x26d
  43c638:	bl	401cf0 <gettext@plt>
  43c63c:	stur	x0, [x29, #-8]
  43c640:	b	43c7dc <ferror@plt+0x3aaac>
  43c644:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c648:	add	x0, x0, #0x28e
  43c64c:	bl	401cf0 <gettext@plt>
  43c650:	stur	x0, [x29, #-8]
  43c654:	b	43c7dc <ferror@plt+0x3aaac>
  43c658:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c65c:	add	x0, x0, #0x2c4
  43c660:	bl	401cf0 <gettext@plt>
  43c664:	stur	x0, [x29, #-8]
  43c668:	b	43c7dc <ferror@plt+0x3aaac>
  43c66c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c670:	add	x0, x0, #0x2fa
  43c674:	bl	401cf0 <gettext@plt>
  43c678:	stur	x0, [x29, #-8]
  43c67c:	b	43c7dc <ferror@plt+0x3aaac>
  43c680:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c684:	add	x0, x0, #0x319
  43c688:	bl	401cf0 <gettext@plt>
  43c68c:	stur	x0, [x29, #-8]
  43c690:	b	43c7dc <ferror@plt+0x3aaac>
  43c694:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c698:	add	x0, x0, #0x33e
  43c69c:	bl	401cf0 <gettext@plt>
  43c6a0:	stur	x0, [x29, #-8]
  43c6a4:	b	43c7dc <ferror@plt+0x3aaac>
  43c6a8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c6ac:	add	x0, x0, #0x35b
  43c6b0:	bl	401cf0 <gettext@plt>
  43c6b4:	stur	x0, [x29, #-8]
  43c6b8:	b	43c7dc <ferror@plt+0x3aaac>
  43c6bc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c6c0:	add	x0, x0, #0x380
  43c6c4:	bl	401cf0 <gettext@plt>
  43c6c8:	stur	x0, [x29, #-8]
  43c6cc:	b	43c7dc <ferror@plt+0x3aaac>
  43c6d0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c6d4:	add	x0, x0, #0x3a3
  43c6d8:	bl	401cf0 <gettext@plt>
  43c6dc:	stur	x0, [x29, #-8]
  43c6e0:	b	43c7dc <ferror@plt+0x3aaac>
  43c6e4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c6e8:	add	x0, x0, #0x3cd
  43c6ec:	bl	401cf0 <gettext@plt>
  43c6f0:	stur	x0, [x29, #-8]
  43c6f4:	b	43c7dc <ferror@plt+0x3aaac>
  43c6f8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c6fc:	add	x0, x0, #0x3e9
  43c700:	bl	401cf0 <gettext@plt>
  43c704:	stur	x0, [x29, #-8]
  43c708:	b	43c7dc <ferror@plt+0x3aaac>
  43c70c:	b	43c7a4 <ferror@plt+0x3aa74>
  43c710:	ldur	w8, [x29, #-20]
  43c714:	cmp	w8, #0x1
  43c718:	str	w8, [sp, #20]
  43c71c:	b.eq	43c754 <ferror@plt+0x3aa24>  // b.none
  43c720:	b	43c724 <ferror@plt+0x3a9f4>
  43c724:	ldr	w8, [sp, #20]
  43c728:	cmp	w8, #0x2
  43c72c:	b.eq	43c768 <ferror@plt+0x3aa38>  // b.none
  43c730:	b	43c734 <ferror@plt+0x3aa04>
  43c734:	ldr	w8, [sp, #20]
  43c738:	cmp	w8, #0x100
  43c73c:	b.eq	43c77c <ferror@plt+0x3aa4c>  // b.none
  43c740:	b	43c744 <ferror@plt+0x3aa14>
  43c744:	ldr	w8, [sp, #20]
  43c748:	cmp	w8, #0x101
  43c74c:	b.eq	43c790 <ferror@plt+0x3aa60>  // b.none
  43c750:	b	43c7a4 <ferror@plt+0x3aa74>
  43c754:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c758:	add	x0, x0, #0x400
  43c75c:	bl	401cf0 <gettext@plt>
  43c760:	stur	x0, [x29, #-8]
  43c764:	b	43c7dc <ferror@plt+0x3aaac>
  43c768:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c76c:	add	x0, x0, #0x415
  43c770:	bl	401cf0 <gettext@plt>
  43c774:	stur	x0, [x29, #-8]
  43c778:	b	43c7dc <ferror@plt+0x3aaac>
  43c77c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  43c780:	add	x0, x0, #0xbd9
  43c784:	bl	401cf0 <gettext@plt>
  43c788:	stur	x0, [x29, #-8]
  43c78c:	b	43c7dc <ferror@plt+0x3aaac>
  43c790:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  43c794:	add	x0, x0, #0x523
  43c798:	bl	401cf0 <gettext@plt>
  43c79c:	stur	x0, [x29, #-8]
  43c7a0:	b	43c7dc <ferror@plt+0x3aaac>
  43c7a4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c7a8:	add	x0, x0, #0x42c
  43c7ac:	bl	401cf0 <gettext@plt>
  43c7b0:	ldur	w3, [x29, #-20]
  43c7b4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43c7b8:	add	x8, x8, #0x734
  43c7bc:	str	x0, [sp, #8]
  43c7c0:	mov	x0, x8
  43c7c4:	mov	x1, #0x40                  	// #64
  43c7c8:	ldr	x2, [sp, #8]
  43c7cc:	str	x8, [sp]
  43c7d0:	bl	4019e0 <snprintf@plt>
  43c7d4:	ldr	x8, [sp]
  43c7d8:	stur	x8, [x29, #-8]
  43c7dc:	ldur	x0, [x29, #-8]
  43c7e0:	ldp	x29, x30, [sp, #48]
  43c7e4:	add	sp, sp, #0x40
  43c7e8:	ret
  43c7ec:	sub	sp, sp, #0x30
  43c7f0:	stp	x29, x30, [sp, #32]
  43c7f4:	add	x29, sp, #0x20
  43c7f8:	stur	w0, [x29, #-12]
  43c7fc:	ldur	w8, [x29, #-12]
  43c800:	cmp	w8, #0x1
  43c804:	str	w8, [sp, #16]
  43c808:	b.eq	43c870 <ferror@plt+0x3ab40>  // b.none
  43c80c:	b	43c810 <ferror@plt+0x3aae0>
  43c810:	ldr	w8, [sp, #16]
  43c814:	cmp	w8, #0x2
  43c818:	b.eq	43c884 <ferror@plt+0x3ab54>  // b.none
  43c81c:	b	43c820 <ferror@plt+0x3aaf0>
  43c820:	ldr	w8, [sp, #16]
  43c824:	cmp	w8, #0x3
  43c828:	b.eq	43c898 <ferror@plt+0x3ab68>  // b.none
  43c82c:	b	43c830 <ferror@plt+0x3ab00>
  43c830:	ldr	w8, [sp, #16]
  43c834:	cmp	w8, #0x4
  43c838:	b.eq	43c8ac <ferror@plt+0x3ab7c>  // b.none
  43c83c:	b	43c840 <ferror@plt+0x3ab10>
  43c840:	ldr	w8, [sp, #16]
  43c844:	cmp	w8, #0x5
  43c848:	b.eq	43c8c0 <ferror@plt+0x3ab90>  // b.none
  43c84c:	b	43c850 <ferror@plt+0x3ab20>
  43c850:	ldr	w8, [sp, #16]
  43c854:	cmp	w8, #0x100
  43c858:	b.eq	43c8d4 <ferror@plt+0x3aba4>  // b.none
  43c85c:	b	43c860 <ferror@plt+0x3ab30>
  43c860:	ldr	w8, [sp, #16]
  43c864:	cmp	w8, #0x101
  43c868:	b.eq	43c8e8 <ferror@plt+0x3abb8>  // b.none
  43c86c:	b	43c8fc <ferror@plt+0x3abcc>
  43c870:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c874:	add	x0, x0, #0x448
  43c878:	bl	401cf0 <gettext@plt>
  43c87c:	stur	x0, [x29, #-8]
  43c880:	b	43c934 <ferror@plt+0x3ac04>
  43c884:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c888:	add	x0, x0, #0x469
  43c88c:	bl	401cf0 <gettext@plt>
  43c890:	stur	x0, [x29, #-8]
  43c894:	b	43c934 <ferror@plt+0x3ac04>
  43c898:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c89c:	add	x0, x0, #0x499
  43c8a0:	bl	401cf0 <gettext@plt>
  43c8a4:	stur	x0, [x29, #-8]
  43c8a8:	b	43c934 <ferror@plt+0x3ac04>
  43c8ac:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c8b0:	add	x0, x0, #0x4c5
  43c8b4:	bl	401cf0 <gettext@plt>
  43c8b8:	stur	x0, [x29, #-8]
  43c8bc:	b	43c934 <ferror@plt+0x3ac04>
  43c8c0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c8c4:	add	x0, x0, #0x4e8
  43c8c8:	bl	401cf0 <gettext@plt>
  43c8cc:	stur	x0, [x29, #-8]
  43c8d0:	b	43c934 <ferror@plt+0x3ac04>
  43c8d4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c8d8:	add	x0, x0, #0x4ff
  43c8dc:	bl	401cf0 <gettext@plt>
  43c8e0:	stur	x0, [x29, #-8]
  43c8e4:	b	43c934 <ferror@plt+0x3ac04>
  43c8e8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c8ec:	add	x0, x0, #0x51b
  43c8f0:	bl	401cf0 <gettext@plt>
  43c8f4:	stur	x0, [x29, #-8]
  43c8f8:	b	43c934 <ferror@plt+0x3ac04>
  43c8fc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c900:	add	x0, x0, #0x42c
  43c904:	bl	401cf0 <gettext@plt>
  43c908:	ldur	w3, [x29, #-12]
  43c90c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43c910:	add	x8, x8, #0x774
  43c914:	str	x0, [sp, #8]
  43c918:	mov	x0, x8
  43c91c:	mov	x1, #0x40                  	// #64
  43c920:	ldr	x2, [sp, #8]
  43c924:	str	x8, [sp]
  43c928:	bl	4019e0 <snprintf@plt>
  43c92c:	ldr	x8, [sp]
  43c930:	stur	x8, [x29, #-8]
  43c934:	ldur	x0, [x29, #-8]
  43c938:	ldp	x29, x30, [sp, #32]
  43c93c:	add	sp, sp, #0x30
  43c940:	ret
  43c944:	sub	sp, sp, #0x30
  43c948:	stp	x29, x30, [sp, #32]
  43c94c:	add	x29, sp, #0x20
  43c950:	str	x0, [sp, #16]
  43c954:	str	w1, [sp, #12]
  43c958:	ldr	w8, [sp, #12]
  43c95c:	subs	w8, w8, #0x7
  43c960:	mov	w9, w8
  43c964:	ubfx	x9, x9, #0, #32
  43c968:	cmp	x9, #0xa
  43c96c:	str	x9, [sp]
  43c970:	b.hi	43ca68 <ferror@plt+0x3ad38>  // b.pmore
  43c974:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  43c978:	add	x8, x8, #0xfc0
  43c97c:	ldr	x11, [sp]
  43c980:	ldrsw	x10, [x8, x11, lsl #2]
  43c984:	add	x9, x8, x10
  43c988:	br	x9
  43c98c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c990:	add	x0, x0, #0x537
  43c994:	bl	401cf0 <gettext@plt>
  43c998:	stur	x0, [x29, #-8]
  43c99c:	b	43ca78 <ferror@plt+0x3ad48>
  43c9a0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c9a4:	add	x0, x0, #0x556
  43c9a8:	bl	401cf0 <gettext@plt>
  43c9ac:	stur	x0, [x29, #-8]
  43c9b0:	b	43ca78 <ferror@plt+0x3ad48>
  43c9b4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c9b8:	add	x0, x0, #0x573
  43c9bc:	bl	401cf0 <gettext@plt>
  43c9c0:	stur	x0, [x29, #-8]
  43c9c4:	b	43ca78 <ferror@plt+0x3ad48>
  43c9c8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c9cc:	add	x0, x0, #0x592
  43c9d0:	bl	401cf0 <gettext@plt>
  43c9d4:	stur	x0, [x29, #-8]
  43c9d8:	b	43ca78 <ferror@plt+0x3ad48>
  43c9dc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c9e0:	add	x0, x0, #0x5b1
  43c9e4:	bl	401cf0 <gettext@plt>
  43c9e8:	stur	x0, [x29, #-8]
  43c9ec:	b	43ca78 <ferror@plt+0x3ad48>
  43c9f0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43c9f4:	add	x0, x0, #0x5d2
  43c9f8:	bl	401cf0 <gettext@plt>
  43c9fc:	stur	x0, [x29, #-8]
  43ca00:	b	43ca78 <ferror@plt+0x3ad48>
  43ca04:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ca08:	add	x0, x0, #0x5f1
  43ca0c:	bl	401cf0 <gettext@plt>
  43ca10:	stur	x0, [x29, #-8]
  43ca14:	b	43ca78 <ferror@plt+0x3ad48>
  43ca18:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ca1c:	add	x0, x0, #0x612
  43ca20:	bl	401cf0 <gettext@plt>
  43ca24:	stur	x0, [x29, #-8]
  43ca28:	b	43ca78 <ferror@plt+0x3ad48>
  43ca2c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ca30:	add	x0, x0, #0x635
  43ca34:	bl	401cf0 <gettext@plt>
  43ca38:	stur	x0, [x29, #-8]
  43ca3c:	b	43ca78 <ferror@plt+0x3ad48>
  43ca40:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ca44:	add	x0, x0, #0x65d
  43ca48:	bl	401cf0 <gettext@plt>
  43ca4c:	stur	x0, [x29, #-8]
  43ca50:	b	43ca78 <ferror@plt+0x3ad48>
  43ca54:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ca58:	add	x0, x0, #0x67a
  43ca5c:	bl	401cf0 <gettext@plt>
  43ca60:	stur	x0, [x29, #-8]
  43ca64:	b	43ca78 <ferror@plt+0x3ad48>
  43ca68:	ldr	x0, [sp, #16]
  43ca6c:	ldr	w1, [sp, #12]
  43ca70:	bl	43bfe8 <ferror@plt+0x3a2b8>
  43ca74:	stur	x0, [x29, #-8]
  43ca78:	ldur	x0, [x29, #-8]
  43ca7c:	ldp	x29, x30, [sp, #32]
  43ca80:	add	sp, sp, #0x30
  43ca84:	ret
  43ca88:	sub	sp, sp, #0x60
  43ca8c:	stp	x29, x30, [sp, #80]
  43ca90:	add	x29, sp, #0x50
  43ca94:	mov	w8, #0x1                   	// #1
  43ca98:	adrp	x9, 499000 <warn@@Base+0x27d44>
  43ca9c:	add	x9, x9, #0x6d7
  43caa0:	adrp	x10, 499000 <warn@@Base+0x27d44>
  43caa4:	add	x10, x10, #0x6bc
  43caa8:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43caac:	add	x11, x11, #0x7b4
  43cab0:	stur	x0, [x29, #-16]
  43cab4:	stur	w1, [x29, #-20]
  43cab8:	ldur	w12, [x29, #-20]
  43cabc:	cmp	w12, #0x1
  43cac0:	cset	w12, eq  // eq = none
  43cac4:	eor	w8, w12, w8
  43cac8:	stur	x9, [x29, #-32]
  43cacc:	str	x10, [sp, #40]
  43cad0:	str	x11, [sp, #32]
  43cad4:	tbnz	w8, #0, 43caf0 <ferror@plt+0x3adc0>
  43cad8:	b	43cadc <ferror@plt+0x3adac>
  43cadc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cae0:	add	x0, x0, #0x6a2
  43cae4:	bl	401cf0 <gettext@plt>
  43cae8:	stur	x0, [x29, #-8]
  43caec:	b	43ccc0 <ferror@plt+0x3af90>
  43caf0:	ldur	w8, [x29, #-20]
  43caf4:	cmp	w8, #0x20
  43caf8:	b.cs	43cb30 <ferror@plt+0x3ae00>  // b.hs, b.nlast
  43cafc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cb00:	add	x0, x0, #0x42c
  43cb04:	bl	401cf0 <gettext@plt>
  43cb08:	ldur	w3, [x29, #-20]
  43cb0c:	ldr	x8, [sp, #32]
  43cb10:	str	x0, [sp, #24]
  43cb14:	mov	x0, x8
  43cb18:	mov	x1, #0x40                  	// #64
  43cb1c:	ldr	x2, [sp, #24]
  43cb20:	bl	4019e0 <snprintf@plt>
  43cb24:	ldr	x8, [sp, #32]
  43cb28:	stur	x8, [x29, #-8]
  43cb2c:	b	43ccc0 <ferror@plt+0x3af90>
  43cb30:	ldur	x8, [x29, #-16]
  43cb34:	ldrh	w9, [x8, #82]
  43cb38:	cmp	w9, #0x2
  43cb3c:	str	w9, [sp, #20]
  43cb40:	b.eq	43cba4 <ferror@plt+0x3ae74>  // b.none
  43cb44:	b	43cb48 <ferror@plt+0x3ae18>
  43cb48:	ldr	w8, [sp, #20]
  43cb4c:	cmp	w8, #0x12
  43cb50:	b.eq	43cba4 <ferror@plt+0x3ae74>  // b.none
  43cb54:	b	43cb58 <ferror@plt+0x3ae28>
  43cb58:	ldr	w8, [sp, #20]
  43cb5c:	cmp	w8, #0x29
  43cb60:	b.eq	43cba4 <ferror@plt+0x3ae74>  // b.none
  43cb64:	b	43cb68 <ferror@plt+0x3ae38>
  43cb68:	ldr	w8, [sp, #20]
  43cb6c:	cmp	w8, #0x2a
  43cb70:	b.eq	43cbec <ferror@plt+0x3aebc>  // b.none
  43cb74:	b	43cb78 <ferror@plt+0x3ae48>
  43cb78:	ldr	w8, [sp, #20]
  43cb7c:	cmp	w8, #0x2b
  43cb80:	b.eq	43cba4 <ferror@plt+0x3ae74>  // b.none
  43cb84:	b	43cb88 <ferror@plt+0x3ae58>
  43cb88:	mov	w8, #0x9026                	// #36902
  43cb8c:	ldr	w9, [sp, #20]
  43cb90:	cmp	w9, w8
  43cb94:	cset	w8, eq  // eq = none
  43cb98:	eor	w8, w8, #0x1
  43cb9c:	tbnz	w8, #0, 43cc58 <ferror@plt+0x3af28>
  43cba0:	b	43cba4 <ferror@plt+0x3ae74>
  43cba4:	ldur	w8, [x29, #-20]
  43cba8:	cmp	w8, #0x20
  43cbac:	str	w8, [sp, #16]
  43cbb0:	b.eq	43cbc8 <ferror@plt+0x3ae98>  // b.none
  43cbb4:	b	43cbb8 <ferror@plt+0x3ae88>
  43cbb8:	ldr	w8, [sp, #16]
  43cbbc:	cmp	w8, #0x22
  43cbc0:	b.eq	43cbd8 <ferror@plt+0x3aea8>  // b.none
  43cbc4:	b	43cbe8 <ferror@plt+0x3aeb8>
  43cbc8:	ldr	x0, [sp, #40]
  43cbcc:	bl	401cf0 <gettext@plt>
  43cbd0:	stur	x0, [x29, #-8]
  43cbd4:	b	43ccc0 <ferror@plt+0x3af90>
  43cbd8:	ldur	x0, [x29, #-32]
  43cbdc:	bl	401cf0 <gettext@plt>
  43cbe0:	stur	x0, [x29, #-8]
  43cbe4:	b	43ccc0 <ferror@plt+0x3af90>
  43cbe8:	b	43cc9c <ferror@plt+0x3af6c>
  43cbec:	ldur	w8, [x29, #-20]
  43cbf0:	cmp	w8, #0x21
  43cbf4:	str	w8, [sp, #12]
  43cbf8:	b.eq	43cc20 <ferror@plt+0x3aef0>  // b.none
  43cbfc:	b	43cc00 <ferror@plt+0x3aed0>
  43cc00:	ldr	w8, [sp, #12]
  43cc04:	cmp	w8, #0x23
  43cc08:	b.eq	43cc34 <ferror@plt+0x3af04>  // b.none
  43cc0c:	b	43cc10 <ferror@plt+0x3aee0>
  43cc10:	ldr	w8, [sp, #12]
  43cc14:	cmp	w8, #0x25
  43cc18:	b.eq	43cc44 <ferror@plt+0x3af14>  // b.none
  43cc1c:	b	43cc54 <ferror@plt+0x3af24>
  43cc20:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cc24:	add	x0, x0, #0x6f6
  43cc28:	bl	401cf0 <gettext@plt>
  43cc2c:	stur	x0, [x29, #-8]
  43cc30:	b	43ccc0 <ferror@plt+0x3af90>
  43cc34:	ldr	x0, [sp, #40]
  43cc38:	bl	401cf0 <gettext@plt>
  43cc3c:	stur	x0, [x29, #-8]
  43cc40:	b	43ccc0 <ferror@plt+0x3af90>
  43cc44:	ldur	x0, [x29, #-32]
  43cc48:	bl	401cf0 <gettext@plt>
  43cc4c:	stur	x0, [x29, #-8]
  43cc50:	b	43ccc0 <ferror@plt+0x3af90>
  43cc54:	b	43cc9c <ferror@plt+0x3af6c>
  43cc58:	ldur	w8, [x29, #-20]
  43cc5c:	cmp	w8, #0x21
  43cc60:	str	w8, [sp, #8]
  43cc64:	b.eq	43cc7c <ferror@plt+0x3af4c>  // b.none
  43cc68:	b	43cc6c <ferror@plt+0x3af3c>
  43cc6c:	ldr	w8, [sp, #8]
  43cc70:	cmp	w8, #0x23
  43cc74:	b.eq	43cc8c <ferror@plt+0x3af5c>  // b.none
  43cc78:	b	43cc9c <ferror@plt+0x3af6c>
  43cc7c:	ldr	x0, [sp, #40]
  43cc80:	bl	401cf0 <gettext@plt>
  43cc84:	stur	x0, [x29, #-8]
  43cc88:	b	43ccc0 <ferror@plt+0x3af90>
  43cc8c:	ldur	x0, [x29, #-32]
  43cc90:	bl	401cf0 <gettext@plt>
  43cc94:	stur	x0, [x29, #-8]
  43cc98:	b	43ccc0 <ferror@plt+0x3af90>
  43cc9c:	ldur	w8, [x29, #-20]
  43cca0:	subs	w3, w8, #0x20
  43cca4:	ldr	x0, [sp, #32]
  43cca8:	mov	x1, #0x40                  	// #64
  43ccac:	adrp	x2, 499000 <warn@@Base+0x27d44>
  43ccb0:	add	x2, x2, #0x719
  43ccb4:	bl	4019e0 <snprintf@plt>
  43ccb8:	ldr	x9, [sp, #32]
  43ccbc:	stur	x9, [x29, #-8]
  43ccc0:	ldur	x0, [x29, #-8]
  43ccc4:	ldp	x29, x30, [sp, #80]
  43ccc8:	add	sp, sp, #0x60
  43cccc:	ret
  43ccd0:	sub	sp, sp, #0x30
  43ccd4:	stp	x29, x30, [sp, #32]
  43ccd8:	add	x29, sp, #0x20
  43ccdc:	str	x0, [sp, #16]
  43cce0:	ldr	x8, [sp, #16]
  43cce4:	ldr	x8, [x8, #16]
  43cce8:	cmp	x8, #0x1
  43ccec:	str	x8, [sp]
  43ccf0:	b.eq	43cd08 <ferror@plt+0x3afd8>  // b.none
  43ccf4:	b	43ccf8 <ferror@plt+0x3afc8>
  43ccf8:	ldr	x8, [sp]
  43ccfc:	cmp	x8, #0x5
  43cd00:	b.eq	43ce48 <ferror@plt+0x3b118>  // b.none
  43cd04:	b	43ce70 <ferror@plt+0x3b140>
  43cd08:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43cd0c:	add	x8, x8, #0x578
  43cd10:	ldr	x8, [x8]
  43cd14:	ldr	x9, [sp, #16]
  43cd18:	ldr	x0, [x9, #32]
  43cd1c:	mov	w1, #0x4                   	// #4
  43cd20:	blr	x8
  43cd24:	str	w0, [sp, #12]
  43cd28:	ldr	w10, [sp, #12]
  43cd2c:	mov	w11, #0x2710                	// #10000
  43cd30:	udiv	w10, w10, w11
  43cd34:	mov	w11, #0x64                  	// #100
  43cd38:	udiv	w12, w10, w11
  43cd3c:	mul	w11, w12, w11
  43cd40:	subs	w10, w10, w11
  43cd44:	cbz	w10, 43cde0 <ferror@plt+0x3b0b0>
  43cd48:	ldr	x8, [sp, #16]
  43cd4c:	ldr	x1, [x8, #8]
  43cd50:	ldr	w2, [sp, #12]
  43cd54:	ldr	w9, [sp, #12]
  43cd58:	mov	w10, #0xe100                	// #57600
  43cd5c:	movk	w10, #0x5f5, lsl #16
  43cd60:	udiv	w3, w9, w10
  43cd64:	ldr	w9, [sp, #12]
  43cd68:	mov	w10, #0x4240                	// #16960
  43cd6c:	movk	w10, #0xf, lsl #16
  43cd70:	udiv	w9, w9, w10
  43cd74:	mov	w10, #0x64                  	// #100
  43cd78:	udiv	w11, w9, w10
  43cd7c:	mul	w11, w11, w10
  43cd80:	subs	w4, w9, w11
  43cd84:	ldr	w9, [sp, #12]
  43cd88:	mov	w11, #0x2710                	// #10000
  43cd8c:	udiv	w9, w9, w11
  43cd90:	udiv	w12, w9, w10
  43cd94:	mul	w10, w12, w10
  43cd98:	subs	w9, w9, w10
  43cd9c:	mov	w10, #0x1a                  	// #26
  43cda0:	adrp	x8, 497000 <warn@@Base+0x25d44>
  43cda4:	add	x8, x8, #0x6b8
  43cda8:	adrp	x13, 483000 <warn@@Base+0x11d44>
  43cdac:	add	x13, x13, #0xd29
  43cdb0:	cmp	w9, #0x1a
  43cdb4:	csel	x5, x13, x8, hi  // hi = pmore
  43cdb8:	ldr	w9, [sp, #12]
  43cdbc:	udiv	w9, w9, w11
  43cdc0:	udiv	w11, w9, w10
  43cdc4:	mul	w10, w11, w10
  43cdc8:	subs	w9, w9, w10
  43cdcc:	add	w6, w9, #0x41
  43cdd0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cdd4:	add	x0, x0, #0x729
  43cdd8:	bl	401ca0 <printf@plt>
  43cddc:	b	43ce3c <ferror@plt+0x3b10c>
  43cde0:	ldr	x8, [sp, #16]
  43cde4:	ldr	x1, [x8, #8]
  43cde8:	ldr	w2, [sp, #12]
  43cdec:	ldr	w9, [sp, #12]
  43cdf0:	mov	w10, #0xe100                	// #57600
  43cdf4:	movk	w10, #0x5f5, lsl #16
  43cdf8:	udiv	w3, w9, w10
  43cdfc:	ldr	w9, [sp, #12]
  43ce00:	mov	w10, #0x4240                	// #16960
  43ce04:	movk	w10, #0xf, lsl #16
  43ce08:	udiv	w9, w9, w10
  43ce0c:	mov	w10, #0x64                  	// #100
  43ce10:	udiv	w11, w9, w10
  43ce14:	mul	w11, w11, w10
  43ce18:	subs	w4, w9, w11
  43ce1c:	ldr	w9, [sp, #12]
  43ce20:	udiv	w9, w9, w10
  43ce24:	udiv	w11, w9, w10
  43ce28:	mul	w10, w11, w10
  43ce2c:	subs	w5, w9, w10
  43ce30:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ce34:	add	x0, x0, #0x751
  43ce38:	bl	401ca0 <printf@plt>
  43ce3c:	mov	w8, #0x1                   	// #1
  43ce40:	stur	w8, [x29, #-4]
  43ce44:	b	43ce90 <ferror@plt+0x3b160>
  43ce48:	ldr	x8, [sp, #16]
  43ce4c:	ldr	x1, [x8, #8]
  43ce50:	ldr	x8, [sp, #16]
  43ce54:	ldr	x2, [x8, #32]
  43ce58:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ce5c:	add	x0, x0, #0x778
  43ce60:	bl	401ca0 <printf@plt>
  43ce64:	mov	w9, #0x1                   	// #1
  43ce68:	stur	w9, [x29, #-4]
  43ce6c:	b	43ce90 <ferror@plt+0x3b160>
  43ce70:	ldr	x8, [sp, #16]
  43ce74:	ldr	x1, [x8, #8]
  43ce78:	ldr	x8, [sp, #16]
  43ce7c:	ldr	x2, [x8, #16]
  43ce80:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ce84:	add	x0, x0, #0x796
  43ce88:	bl	401ca0 <printf@plt>
  43ce8c:	stur	wzr, [x29, #-4]
  43ce90:	ldur	w0, [x29, #-4]
  43ce94:	ldp	x29, x30, [sp, #32]
  43ce98:	add	sp, sp, #0x30
  43ce9c:	ret
  43cea0:	sub	sp, sp, #0x40
  43cea4:	stp	x29, x30, [sp, #48]
  43cea8:	add	x29, sp, #0x30
  43ceac:	stur	w0, [x29, #-12]
  43ceb0:	ldur	w8, [x29, #-12]
  43ceb4:	subs	w8, w8, #0x1
  43ceb8:	mov	w9, w8
  43cebc:	ubfx	x9, x9, #0, #32
  43cec0:	cmp	x9, #0x6b
  43cec4:	str	x9, [sp, #24]
  43cec8:	b.hi	43cfec <ferror@plt+0x3b2bc>  // b.pmore
  43cecc:	adrp	x8, 47f000 <warn@@Base+0xdd44>
  43ced0:	add	x8, x8, #0xfec
  43ced4:	ldr	x11, [sp, #24]
  43ced8:	ldrsw	x10, [x8, x11, lsl #2]
  43cedc:	add	x9, x8, x10
  43cee0:	br	x9
  43cee4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cee8:	add	x0, x0, #0x7c5
  43ceec:	bl	401cf0 <gettext@plt>
  43cef0:	stur	x0, [x29, #-8]
  43cef4:	b	43d024 <ferror@plt+0x3b2f4>
  43cef8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cefc:	add	x0, x0, #0x7e0
  43cf00:	bl	401cf0 <gettext@plt>
  43cf04:	stur	x0, [x29, #-8]
  43cf08:	b	43d024 <ferror@plt+0x3b2f4>
  43cf0c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cf10:	add	x0, x0, #0x7fb
  43cf14:	bl	401cf0 <gettext@plt>
  43cf18:	stur	x0, [x29, #-8]
  43cf1c:	b	43d024 <ferror@plt+0x3b2f4>
  43cf20:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43cf24:	add	x8, x8, #0x815
  43cf28:	stur	x8, [x29, #-8]
  43cf2c:	b	43d024 <ferror@plt+0x3b2f4>
  43cf30:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cf34:	add	x0, x0, #0x822
  43cf38:	bl	401cf0 <gettext@plt>
  43cf3c:	stur	x0, [x29, #-8]
  43cf40:	b	43d024 <ferror@plt+0x3b2f4>
  43cf44:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cf48:	add	x0, x0, #0x842
  43cf4c:	bl	401cf0 <gettext@plt>
  43cf50:	stur	x0, [x29, #-8]
  43cf54:	b	43d024 <ferror@plt+0x3b2f4>
  43cf58:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43cf5c:	add	x8, x8, #0x85a
  43cf60:	stur	x8, [x29, #-8]
  43cf64:	b	43d024 <ferror@plt+0x3b2f4>
  43cf68:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cf6c:	add	x0, x0, #0x86a
  43cf70:	bl	401cf0 <gettext@plt>
  43cf74:	stur	x0, [x29, #-8]
  43cf78:	b	43d024 <ferror@plt+0x3b2f4>
  43cf7c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cf80:	add	x0, x0, #0x885
  43cf84:	bl	401cf0 <gettext@plt>
  43cf88:	stur	x0, [x29, #-8]
  43cf8c:	b	43d024 <ferror@plt+0x3b2f4>
  43cf90:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cf94:	add	x0, x0, #0x89d
  43cf98:	bl	401cf0 <gettext@plt>
  43cf9c:	stur	x0, [x29, #-8]
  43cfa0:	b	43d024 <ferror@plt+0x3b2f4>
  43cfa4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cfa8:	add	x0, x0, #0x8b5
  43cfac:	bl	401cf0 <gettext@plt>
  43cfb0:	stur	x0, [x29, #-8]
  43cfb4:	b	43d024 <ferror@plt+0x3b2f4>
  43cfb8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cfbc:	add	x0, x0, #0x8ce
  43cfc0:	bl	401cf0 <gettext@plt>
  43cfc4:	stur	x0, [x29, #-8]
  43cfc8:	b	43d024 <ferror@plt+0x3b2f4>
  43cfcc:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43cfd0:	add	x8, x8, #0x8ed
  43cfd4:	stur	x8, [x29, #-8]
  43cfd8:	b	43d024 <ferror@plt+0x3b2f4>
  43cfdc:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43cfe0:	add	x8, x8, #0x8fd
  43cfe4:	stur	x8, [x29, #-8]
  43cfe8:	b	43d024 <ferror@plt+0x3b2f4>
  43cfec:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43cff0:	add	x0, x0, #0x42c
  43cff4:	bl	401cf0 <gettext@plt>
  43cff8:	ldur	w3, [x29, #-12]
  43cffc:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43d000:	add	x8, x8, #0x7f4
  43d004:	str	x0, [sp, #16]
  43d008:	mov	x0, x8
  43d00c:	mov	x1, #0x40                  	// #64
  43d010:	ldr	x2, [sp, #16]
  43d014:	str	x8, [sp, #8]
  43d018:	bl	4019e0 <snprintf@plt>
  43d01c:	ldr	x8, [sp, #8]
  43d020:	stur	x8, [x29, #-8]
  43d024:	ldur	x0, [x29, #-8]
  43d028:	ldp	x29, x30, [sp, #48]
  43d02c:	add	sp, sp, #0x40
  43d030:	ret
  43d034:	sub	sp, sp, #0x30
  43d038:	stp	x29, x30, [sp, #32]
  43d03c:	add	x29, sp, #0x20
  43d040:	stur	w0, [x29, #-12]
  43d044:	ldur	w8, [x29, #-12]
  43d048:	cmp	w8, #0x3
  43d04c:	cset	w8, eq  // eq = none
  43d050:	eor	w8, w8, #0x1
  43d054:	tbnz	w8, #0, 43d070 <ferror@plt+0x3b340>
  43d058:	b	43d05c <ferror@plt+0x3b32c>
  43d05c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d060:	add	x0, x0, #0x90e
  43d064:	bl	401cf0 <gettext@plt>
  43d068:	stur	x0, [x29, #-8]
  43d06c:	b	43d0a8 <ferror@plt+0x3b378>
  43d070:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d074:	add	x0, x0, #0x42c
  43d078:	bl	401cf0 <gettext@plt>
  43d07c:	ldur	w3, [x29, #-12]
  43d080:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43d084:	add	x8, x8, #0x834
  43d088:	str	x0, [sp, #8]
  43d08c:	mov	x0, x8
  43d090:	mov	x1, #0x40                  	// #64
  43d094:	ldr	x2, [sp, #8]
  43d098:	str	x8, [sp]
  43d09c:	bl	4019e0 <snprintf@plt>
  43d0a0:	ldr	x8, [sp]
  43d0a4:	stur	x8, [x29, #-8]
  43d0a8:	ldur	x0, [x29, #-8]
  43d0ac:	ldp	x29, x30, [sp, #32]
  43d0b0:	add	sp, sp, #0x30
  43d0b4:	ret
  43d0b8:	sub	sp, sp, #0xd0
  43d0bc:	stp	x29, x30, [sp, #192]
  43d0c0:	add	x29, sp, #0xc0
  43d0c4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43d0c8:	add	x8, x8, #0x540
  43d0cc:	stur	x0, [x29, #-16]
  43d0d0:	ldur	x9, [x29, #-16]
  43d0d4:	ldr	x9, [x9, #24]
  43d0d8:	stur	x9, [x29, #-40]
  43d0dc:	ldur	x9, [x29, #-40]
  43d0e0:	str	x8, [sp, #88]
  43d0e4:	cbz	x9, 43d0f8 <ferror@plt+0x3b3c8>
  43d0e8:	ldur	x8, [x29, #-16]
  43d0ec:	ldr	x8, [x8]
  43d0f0:	cmp	x8, #0x2
  43d0f4:	b.cs	43d138 <ferror@plt+0x3b408>  // b.hs, b.nlast
  43d0f8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d0fc:	add	x0, x0, #0x937
  43d100:	bl	401cf0 <gettext@plt>
  43d104:	ldur	x8, [x29, #-16]
  43d108:	ldr	x1, [x8]
  43d10c:	bl	4711a8 <error@@Base>
  43d110:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d114:	add	x0, x0, #0x973
  43d118:	bl	401cf0 <gettext@plt>
  43d11c:	mov	w9, #0xffffffec            	// #-20
  43d120:	str	x0, [sp, #80]
  43d124:	mov	w0, w9
  43d128:	ldr	x1, [sp, #80]
  43d12c:	bl	41a680 <ferror@plt+0x18950>
  43d130:	stur	wzr, [x29, #-4]
  43d134:	b	43d994 <ferror@plt+0x3bc64>
  43d138:	ldr	x8, [sp, #88]
  43d13c:	ldr	w9, [x8]
  43d140:	cbz	w9, 43d150 <ferror@plt+0x3b420>
  43d144:	mov	w8, #0x1c                  	// #28
  43d148:	stur	w8, [x29, #-52]
  43d14c:	b	43d158 <ferror@plt+0x3b428>
  43d150:	mov	w8, #0x14                  	// #20
  43d154:	stur	w8, [x29, #-52]
  43d158:	ldur	x8, [x29, #-40]
  43d15c:	ldrb	w9, [x8]
  43d160:	cmp	w9, #0x47
  43d164:	b.ne	43d1ec <ferror@plt+0x3b4bc>  // b.any
  43d168:	ldur	x8, [x29, #-40]
  43d16c:	ldrb	w9, [x8, #1]
  43d170:	cmp	w9, #0x41
  43d174:	b.ne	43d1ec <ferror@plt+0x3b4bc>  // b.any
  43d178:	ldur	x8, [x29, #-16]
  43d17c:	ldr	x8, [x8]
  43d180:	cmp	x8, #0x4
  43d184:	b.cs	43d1c8 <ferror@plt+0x3b498>  // b.hs, b.nlast
  43d188:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d18c:	add	x0, x0, #0x937
  43d190:	bl	401cf0 <gettext@plt>
  43d194:	ldur	x8, [x29, #-16]
  43d198:	ldr	x1, [x8]
  43d19c:	bl	4711a8 <error@@Base>
  43d1a0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d1a4:	add	x0, x0, #0x973
  43d1a8:	bl	401cf0 <gettext@plt>
  43d1ac:	mov	w9, #0xffffffec            	// #-20
  43d1b0:	str	x0, [sp, #72]
  43d1b4:	mov	w0, w9
  43d1b8:	ldr	x1, [sp, #72]
  43d1bc:	bl	41a680 <ferror@plt+0x18950>
  43d1c0:	stur	wzr, [x29, #-4]
  43d1c4:	b	43d994 <ferror@plt+0x3bc64>
  43d1c8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  43d1cc:	add	x0, x0, #0xc0e
  43d1d0:	bl	401ca0 <printf@plt>
  43d1d4:	ldur	x8, [x29, #-40]
  43d1d8:	add	x8, x8, #0x2
  43d1dc:	stur	x8, [x29, #-40]
  43d1e0:	ldur	w9, [x29, #-52]
  43d1e4:	subs	w9, w9, #0x2
  43d1e8:	stur	w9, [x29, #-52]
  43d1ec:	ldur	x8, [x29, #-40]
  43d1f0:	ldrb	w9, [x8]
  43d1f4:	mov	w10, w9
  43d1f8:	sturb	w10, [x29, #-17]
  43d1fc:	cmp	w9, #0x21
  43d200:	str	w9, [sp, #68]
  43d204:	b.eq	43d23c <ferror@plt+0x3b50c>  // b.none
  43d208:	b	43d20c <ferror@plt+0x3b4dc>
  43d20c:	ldr	w8, [sp, #68]
  43d210:	cmp	w8, #0x24
  43d214:	b.eq	43d23c <ferror@plt+0x3b50c>  // b.none
  43d218:	b	43d21c <ferror@plt+0x3b4ec>
  43d21c:	ldr	w8, [sp, #68]
  43d220:	subs	w9, w8, #0x2a
  43d224:	mov	w10, #0x1                   	// #1
  43d228:	cmp	w9, #0x1
  43d22c:	cset	w9, ls  // ls = plast
  43d230:	eor	w9, w9, w10
  43d234:	tbnz	w9, #0, 43d260 <ferror@plt+0x3b530>
  43d238:	b	43d23c <ferror@plt+0x3b50c>
  43d23c:	ldur	x8, [x29, #-40]
  43d240:	ldrb	w1, [x8]
  43d244:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43d248:	add	x0, x0, #0x514
  43d24c:	bl	401ca0 <printf@plt>
  43d250:	ldur	w9, [x29, #-52]
  43d254:	subs	w9, w9, #0x1
  43d258:	stur	w9, [x29, #-52]
  43d25c:	b	43d29c <ferror@plt+0x3b56c>
  43d260:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d264:	add	x0, x0, #0x984
  43d268:	bl	401cf0 <gettext@plt>
  43d26c:	ldurb	w1, [x29, #-17]
  43d270:	bl	4711a8 <error@@Base>
  43d274:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d278:	add	x0, x0, #0x9b3
  43d27c:	bl	401cf0 <gettext@plt>
  43d280:	mov	w8, #0xffffffec            	// #-20
  43d284:	str	x0, [sp, #56]
  43d288:	mov	w0, w8
  43d28c:	ldr	x1, [sp, #56]
  43d290:	bl	41a680 <ferror@plt+0x18950>
  43d294:	stur	wzr, [x29, #-4]
  43d298:	b	43d994 <ferror@plt+0x3bc64>
  43d29c:	ldur	x8, [x29, #-40]
  43d2a0:	add	x8, x8, #0x1
  43d2a4:	stur	x8, [x29, #-40]
  43d2a8:	mov	x8, xzr
  43d2ac:	stur	x8, [x29, #-48]
  43d2b0:	ldur	x8, [x29, #-40]
  43d2b4:	ldrb	w9, [x8]
  43d2b8:	mov	w10, w9
  43d2bc:	sturb	w10, [x29, #-18]
  43d2c0:	subs	w9, w9, #0x1
  43d2c4:	mov	w8, w9
  43d2c8:	ubfx	x8, x8, #0, #32
  43d2cc:	cmp	x8, #0x7
  43d2d0:	str	x8, [sp, #48]
  43d2d4:	b.hi	43d450 <ferror@plt+0x3b720>  // b.pmore
  43d2d8:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d2dc:	add	x8, x8, #0x19c
  43d2e0:	ldr	x11, [sp, #48]
  43d2e4:	ldrsw	x10, [x8, x11, lsl #2]
  43d2e8:	add	x9, x8, x10
  43d2ec:	br	x9
  43d2f0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d2f4:	add	x0, x0, #0x9c7
  43d2f8:	bl	401cf0 <gettext@plt>
  43d2fc:	stur	x0, [x29, #-48]
  43d300:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d304:	add	x8, x8, #0x8d0
  43d308:	stur	x8, [x29, #-32]
  43d30c:	ldur	x8, [x29, #-40]
  43d310:	add	x8, x8, #0x1
  43d314:	stur	x8, [x29, #-40]
  43d318:	b	43d560 <ferror@plt+0x3b830>
  43d31c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d320:	add	x0, x0, #0x9d1
  43d324:	bl	401cf0 <gettext@plt>
  43d328:	stur	x0, [x29, #-48]
  43d32c:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43d330:	add	x8, x8, #0x9de
  43d334:	stur	x8, [x29, #-32]
  43d338:	ldur	x8, [x29, #-40]
  43d33c:	add	x8, x8, #0x1
  43d340:	stur	x8, [x29, #-40]
  43d344:	b	43d560 <ferror@plt+0x3b830>
  43d348:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d34c:	add	x0, x0, #0x9e2
  43d350:	bl	401cf0 <gettext@plt>
  43d354:	stur	x0, [x29, #-48]
  43d358:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d35c:	add	x8, x8, #0x8d4
  43d360:	stur	x8, [x29, #-32]
  43d364:	ldur	x8, [x29, #-40]
  43d368:	add	x8, x8, #0x1
  43d36c:	stur	x8, [x29, #-40]
  43d370:	b	43d560 <ferror@plt+0x3b830>
  43d374:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d378:	add	x0, x0, #0x9ea
  43d37c:	bl	401cf0 <gettext@plt>
  43d380:	stur	x0, [x29, #-48]
  43d384:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d388:	add	x8, x8, #0x8d2
  43d38c:	stur	x8, [x29, #-32]
  43d390:	ldur	x8, [x29, #-40]
  43d394:	add	x8, x8, #0x1
  43d398:	stur	x8, [x29, #-40]
  43d39c:	b	43d560 <ferror@plt+0x3b830>
  43d3a0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d3a4:	add	x0, x0, #0x9f7
  43d3a8:	bl	401cf0 <gettext@plt>
  43d3ac:	stur	x0, [x29, #-48]
  43d3b0:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d3b4:	add	x8, x8, #0x8d0
  43d3b8:	stur	x8, [x29, #-32]
  43d3bc:	ldur	x8, [x29, #-40]
  43d3c0:	add	x8, x8, #0x1
  43d3c4:	stur	x8, [x29, #-40]
  43d3c8:	b	43d560 <ferror@plt+0x3b830>
  43d3cc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d3d0:	add	x0, x0, #0x9fe
  43d3d4:	bl	401cf0 <gettext@plt>
  43d3d8:	stur	x0, [x29, #-48]
  43d3dc:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43d3e0:	add	x8, x8, #0xa04
  43d3e4:	stur	x8, [x29, #-32]
  43d3e8:	ldur	x8, [x29, #-40]
  43d3ec:	add	x8, x8, #0x1
  43d3f0:	stur	x8, [x29, #-40]
  43d3f4:	b	43d560 <ferror@plt+0x3b830>
  43d3f8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d3fc:	add	x0, x0, #0xa07
  43d400:	bl	401cf0 <gettext@plt>
  43d404:	stur	x0, [x29, #-48]
  43d408:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d40c:	add	x8, x8, #0x8d2
  43d410:	stur	x8, [x29, #-32]
  43d414:	ldur	x8, [x29, #-40]
  43d418:	add	x8, x8, #0x1
  43d41c:	stur	x8, [x29, #-40]
  43d420:	b	43d560 <ferror@plt+0x3b830>
  43d424:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d428:	add	x0, x0, #0xa0d
  43d42c:	bl	401cf0 <gettext@plt>
  43d430:	stur	x0, [x29, #-48]
  43d434:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d438:	add	x8, x8, #0x8d4
  43d43c:	stur	x8, [x29, #-32]
  43d440:	ldur	x8, [x29, #-40]
  43d444:	add	x8, x8, #0x1
  43d448:	stur	x8, [x29, #-40]
  43d44c:	b	43d560 <ferror@plt+0x3b830>
  43d450:	ldur	x8, [x29, #-40]
  43d454:	ldrb	w9, [x8]
  43d458:	and	w9, w9, #0xff
  43d45c:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  43d460:	add	x8, x8, #0xca8
  43d464:	ldrh	w9, [x8, w9, sxtw #1]
  43d468:	and	w9, w9, #0x10
  43d46c:	cbz	w9, 43d4f8 <ferror@plt+0x3b7c8>
  43d470:	ldur	x0, [x29, #-40]
  43d474:	ldur	x8, [x29, #-16]
  43d478:	ldr	x8, [x8]
  43d47c:	ldur	x9, [x29, #-40]
  43d480:	ldur	x10, [x29, #-16]
  43d484:	ldr	x10, [x10, #24]
  43d488:	subs	x9, x9, x10
  43d48c:	subs	x1, x8, x9
  43d490:	bl	401940 <strnlen@plt>
  43d494:	add	x8, x0, #0x1
  43d498:	stur	w8, [x29, #-56]
  43d49c:	ldur	w8, [x29, #-56]
  43d4a0:	ldur	w11, [x29, #-52]
  43d4a4:	cmp	w8, w11
  43d4a8:	b.le	43d4c0 <ferror@plt+0x3b790>
  43d4ac:	ldr	x8, [sp, #88]
  43d4b0:	ldr	w9, [x8]
  43d4b4:	cbnz	w9, 43d4c0 <ferror@plt+0x3b790>
  43d4b8:	ldur	w8, [x29, #-52]
  43d4bc:	stur	w8, [x29, #-56]
  43d4c0:	ldur	w1, [x29, #-56]
  43d4c4:	ldur	x2, [x29, #-40]
  43d4c8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  43d4cc:	add	x0, x0, #0x11
  43d4d0:	bl	401ca0 <printf@plt>
  43d4d4:	ldur	w8, [x29, #-56]
  43d4d8:	ldur	w9, [x29, #-52]
  43d4dc:	subs	w8, w9, w8
  43d4e0:	stur	w8, [x29, #-52]
  43d4e4:	ldursw	x10, [x29, #-56]
  43d4e8:	ldur	x11, [x29, #-40]
  43d4ec:	add	x10, x11, x10
  43d4f0:	stur	x10, [x29, #-40]
  43d4f4:	b	43d554 <ferror@plt+0x3b824>
  43d4f8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d4fc:	add	x0, x0, #0xa1a
  43d500:	bl	401cf0 <gettext@plt>
  43d504:	ldur	x8, [x29, #-40]
  43d508:	ldrb	w1, [x8]
  43d50c:	bl	4711a8 <error@@Base>
  43d510:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d514:	add	x0, x0, #0xa3f
  43d518:	bl	401cf0 <gettext@plt>
  43d51c:	ldur	x8, [x29, #-40]
  43d520:	ldrb	w2, [x8]
  43d524:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43d528:	add	x8, x8, #0x874
  43d52c:	str	x0, [sp, #40]
  43d530:	mov	x0, x8
  43d534:	ldr	x1, [sp, #40]
  43d538:	str	x8, [sp, #32]
  43d53c:	bl	401980 <sprintf@plt>
  43d540:	ldr	x8, [sp, #32]
  43d544:	stur	x8, [x29, #-48]
  43d548:	ldur	x9, [x29, #-40]
  43d54c:	add	x9, x9, #0x1
  43d550:	stur	x9, [x29, #-40]
  43d554:	adrp	x8, 498000 <warn@@Base+0x26d44>
  43d558:	add	x8, x8, #0xc11
  43d55c:	stur	x8, [x29, #-32]
  43d560:	ldur	x8, [x29, #-48]
  43d564:	cbz	x8, 43d584 <ferror@plt+0x3b854>
  43d568:	ldur	x1, [x29, #-48]
  43d56c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43d570:	add	x0, x0, #0x104
  43d574:	bl	401ca0 <printf@plt>
  43d578:	ldur	w8, [x29, #-52]
  43d57c:	subs	w8, w8, w0
  43d580:	stur	w8, [x29, #-52]
  43d584:	ldur	x0, [x29, #-32]
  43d588:	ldurb	w1, [x29, #-17]
  43d58c:	bl	401c00 <strchr@plt>
  43d590:	cbnz	x0, 43d5a8 <ferror@plt+0x3b878>
  43d594:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d598:	add	x0, x0, #0xa4d
  43d59c:	bl	401cf0 <gettext@plt>
  43d5a0:	ldurb	w1, [x29, #-17]
  43d5a4:	bl	4712bc <warn@@Base>
  43d5a8:	ldur	x8, [x29, #-40]
  43d5ac:	ldur	x9, [x29, #-16]
  43d5b0:	ldr	x9, [x9, #24]
  43d5b4:	subs	x8, x8, x9
  43d5b8:	ldur	x9, [x29, #-16]
  43d5bc:	ldr	x9, [x9]
  43d5c0:	cmp	x8, x9
  43d5c4:	b.ls	43d5f8 <ferror@plt+0x3b8c8>  // b.plast
  43d5c8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d5cc:	add	x0, x0, #0xa7c
  43d5d0:	bl	401cf0 <gettext@plt>
  43d5d4:	ldur	x8, [x29, #-16]
  43d5d8:	ldr	x1, [x8]
  43d5dc:	ldur	x8, [x29, #-40]
  43d5e0:	ldur	x9, [x29, #-16]
  43d5e4:	ldr	x9, [x9, #24]
  43d5e8:	subs	x2, x8, x9
  43d5ec:	bl	4711a8 <error@@Base>
  43d5f0:	stur	wzr, [x29, #-4]
  43d5f4:	b	43d994 <ferror@plt+0x3bc64>
  43d5f8:	ldur	w8, [x29, #-52]
  43d5fc:	cmp	w8, #0x1
  43d600:	b.ge	43d61c <ferror@plt+0x3b8ec>  // b.tcont
  43d604:	ldr	x8, [sp, #88]
  43d608:	ldr	w9, [x8]
  43d60c:	cbnz	w9, 43d61c <ferror@plt+0x3b8ec>
  43d610:	mov	w8, #0x1                   	// #1
  43d614:	stur	w8, [x29, #-4]
  43d618:	b	43d994 <ferror@plt+0x3bc64>
  43d61c:	ldurb	w8, [x29, #-17]
  43d620:	subs	w8, w8, #0x21
  43d624:	mov	w9, w8
  43d628:	ubfx	x9, x9, #0, #32
  43d62c:	cmp	x9, #0xa
  43d630:	str	x9, [sp, #24]
  43d634:	b.hi	43d958 <ferror@plt+0x3bc28>  // b.pmore
  43d638:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d63c:	add	x8, x8, #0x1bc
  43d640:	ldr	x11, [sp, #24]
  43d644:	ldrsw	x10, [x8, x11, lsl #2]
  43d648:	add	x9, x8, x10
  43d64c:	br	x9
  43d650:	mov	x8, xzr
  43d654:	stur	xzr, [x29, #-72]
  43d658:	stur	wzr, [x29, #-76]
  43d65c:	stur	x8, [x29, #-88]
  43d660:	ldur	x8, [x29, #-16]
  43d664:	ldr	x8, [x8]
  43d668:	ldur	x9, [x29, #-40]
  43d66c:	ldur	x10, [x29, #-16]
  43d670:	ldr	x10, [x10, #24]
  43d674:	subs	x9, x9, x10
  43d678:	subs	x8, x8, x9
  43d67c:	stur	w8, [x29, #-60]
  43d680:	ldur	w8, [x29, #-60]
  43d684:	cmp	w8, #0x0
  43d688:	cset	w8, ls  // ls = plast
  43d68c:	tbnz	w8, #0, 43d69c <ferror@plt+0x3b96c>
  43d690:	ldur	w8, [x29, #-60]
  43d694:	subs	w8, w8, #0x1
  43d698:	stur	w8, [x29, #-60]
  43d69c:	ldur	w8, [x29, #-60]
  43d6a0:	mov	w9, w8
  43d6a4:	cmp	x9, #0x8
  43d6a8:	b.ls	43d6c8 <ferror@plt+0x3b998>  // b.plast
  43d6ac:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d6b0:	add	x0, x0, #0xab5
  43d6b4:	bl	401cf0 <gettext@plt>
  43d6b8:	ldur	w1, [x29, #-60]
  43d6bc:	bl	4711a8 <error@@Base>
  43d6c0:	mov	w8, #0x8                   	// #8
  43d6c4:	stur	w8, [x29, #-60]
  43d6c8:	ldur	w8, [x29, #-60]
  43d6cc:	subs	w9, w8, #0x1
  43d6d0:	stur	w9, [x29, #-60]
  43d6d4:	cbz	w8, 43d724 <ferror@plt+0x3b9f4>
  43d6d8:	ldur	x8, [x29, #-40]
  43d6dc:	add	x9, x8, #0x1
  43d6e0:	stur	x9, [x29, #-40]
  43d6e4:	ldrb	w10, [x8]
  43d6e8:	and	w10, w10, #0xff
  43d6ec:	mov	w0, w10
  43d6f0:	sxtw	x8, w0
  43d6f4:	str	x8, [sp, #96]
  43d6f8:	ldr	x8, [sp, #96]
  43d6fc:	ldur	w10, [x29, #-76]
  43d700:	mov	w9, w10
  43d704:	lsl	x8, x8, x9
  43d708:	ldur	x9, [x29, #-72]
  43d70c:	orr	x8, x9, x8
  43d710:	stur	x8, [x29, #-72]
  43d714:	ldur	w10, [x29, #-76]
  43d718:	add	w10, w10, #0x8
  43d71c:	stur	w10, [x29, #-76]
  43d720:	b	43d6c8 <ferror@plt+0x3b998>
  43d724:	ldurb	w8, [x29, #-18]
  43d728:	cmp	w8, #0x2
  43d72c:	str	w8, [sp, #20]
  43d730:	b.eq	43d7d0 <ferror@plt+0x3baa0>  // b.none
  43d734:	b	43d738 <ferror@plt+0x3ba08>
  43d738:	ldr	w8, [sp, #20]
  43d73c:	cmp	w8, #0x7
  43d740:	cset	w9, eq  // eq = none
  43d744:	eor	w9, w9, #0x1
  43d748:	tbnz	w9, #0, 43d850 <ferror@plt+0x3bb20>
  43d74c:	b	43d750 <ferror@plt+0x3ba20>
  43d750:	ldur	x8, [x29, #-72]
  43d754:	subs	x8, x8, #0x0
  43d758:	cmp	x8, #0x4
  43d75c:	str	x8, [sp, #8]
  43d760:	b.hi	43d7cc <ferror@plt+0x3ba9c>  // b.pmore
  43d764:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d768:	add	x8, x8, #0x1fc
  43d76c:	ldr	x11, [sp, #8]
  43d770:	ldrsw	x10, [x8, x11, lsl #2]
  43d774:	add	x9, x8, x10
  43d778:	br	x9
  43d77c:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43d780:	add	x8, x8, #0xaf2
  43d784:	stur	x8, [x29, #-88]
  43d788:	b	43d7cc <ferror@plt+0x3ba9c>
  43d78c:	adrp	x8, 484000 <warn@@Base+0x12d44>
  43d790:	add	x8, x8, #0xc0
  43d794:	stur	x8, [x29, #-88]
  43d798:	b	43d7cc <ferror@plt+0x3ba9c>
  43d79c:	adrp	x8, 483000 <warn@@Base+0x11d44>
  43d7a0:	add	x8, x8, #0xd43
  43d7a4:	stur	x8, [x29, #-88]
  43d7a8:	b	43d7cc <ferror@plt+0x3ba9c>
  43d7ac:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43d7b0:	add	x8, x8, #0xaf9
  43d7b4:	stur	x8, [x29, #-88]
  43d7b8:	b	43d7cc <ferror@plt+0x3ba9c>
  43d7bc:	adrp	x8, 486000 <warn@@Base+0x14d44>
  43d7c0:	add	x8, x8, #0xc9d
  43d7c4:	stur	x8, [x29, #-88]
  43d7c8:	b	43d7cc <ferror@plt+0x3ba9c>
  43d7cc:	b	43d850 <ferror@plt+0x3bb20>
  43d7d0:	ldur	x8, [x29, #-72]
  43d7d4:	subs	x8, x8, #0x0
  43d7d8:	cmp	x8, #0x4
  43d7dc:	str	x8, [sp]
  43d7e0:	b.hi	43d84c <ferror@plt+0x3bb1c>  // b.pmore
  43d7e4:	adrp	x8, 480000 <warn@@Base+0xed44>
  43d7e8:	add	x8, x8, #0x1e8
  43d7ec:	ldr	x11, [sp]
  43d7f0:	ldrsw	x10, [x8, x11, lsl #2]
  43d7f4:	add	x9, x8, x10
  43d7f8:	br	x9
  43d7fc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  43d800:	add	x8, x8, #0x6e5
  43d804:	stur	x8, [x29, #-88]
  43d808:	b	43d84c <ferror@plt+0x3bb1c>
  43d80c:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  43d810:	add	x8, x8, #0xee9
  43d814:	stur	x8, [x29, #-88]
  43d818:	b	43d84c <ferror@plt+0x3bb1c>
  43d81c:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  43d820:	add	x8, x8, #0xcda
  43d824:	stur	x8, [x29, #-88]
  43d828:	b	43d84c <ferror@plt+0x3bb1c>
  43d82c:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43d830:	add	x8, x8, #0xafd
  43d834:	stur	x8, [x29, #-88]
  43d838:	b	43d84c <ferror@plt+0x3bb1c>
  43d83c:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  43d840:	add	x8, x8, #0x51d
  43d844:	stur	x8, [x29, #-88]
  43d848:	b	43d84c <ferror@plt+0x3bb1c>
  43d84c:	b	43d850 <ferror@plt+0x3bb20>
  43d850:	ldur	x8, [x29, #-88]
  43d854:	cbz	x8, 43d874 <ferror@plt+0x3bb44>
  43d858:	ldur	w8, [x29, #-52]
  43d85c:	mov	w9, wzr
  43d860:	subs	w0, w9, w8
  43d864:	ldur	x1, [x29, #-88]
  43d868:	bl	41a680 <ferror@plt+0x18950>
  43d86c:	stur	wzr, [x29, #-52]
  43d870:	b	43d8e4 <ferror@plt+0x3bbb4>
  43d874:	ldur	x8, [x29, #-72]
  43d878:	cbnz	x8, 43d898 <ferror@plt+0x3bb68>
  43d87c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d880:	add	x0, x0, #0xb04
  43d884:	bl	401ca0 <printf@plt>
  43d888:	ldur	w8, [x29, #-52]
  43d88c:	subs	w8, w8, #0x3
  43d890:	stur	w8, [x29, #-52]
  43d894:	b	43d8e4 <ferror@plt+0x3bbb4>
  43d898:	ldr	x8, [sp, #88]
  43d89c:	ldr	w9, [x8]
  43d8a0:	cbz	w9, 43d8c4 <ferror@plt+0x3bb94>
  43d8a4:	ldur	x1, [x29, #-72]
  43d8a8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d8ac:	add	x0, x0, #0xb08
  43d8b0:	bl	401ca0 <printf@plt>
  43d8b4:	ldur	w8, [x29, #-52]
  43d8b8:	subs	w8, w8, w0
  43d8bc:	stur	w8, [x29, #-52]
  43d8c0:	b	43d8e4 <ferror@plt+0x3bbb4>
  43d8c4:	ldur	w1, [x29, #-52]
  43d8c8:	ldur	x2, [x29, #-72]
  43d8cc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43d8d0:	add	x0, x0, #0xb0f
  43d8d4:	bl	401ca0 <printf@plt>
  43d8d8:	ldur	w8, [x29, #-52]
  43d8dc:	subs	w8, w8, w0
  43d8e0:	stur	w8, [x29, #-52]
  43d8e4:	b	43d958 <ferror@plt+0x3bc28>
  43d8e8:	ldur	w8, [x29, #-52]
  43d8ec:	mov	w9, wzr
  43d8f0:	subs	w0, w9, w8
  43d8f4:	ldur	x1, [x29, #-40]
  43d8f8:	bl	41a680 <ferror@plt+0x18950>
  43d8fc:	ldur	w8, [x29, #-52]
  43d900:	subs	w8, w8, w0
  43d904:	stur	w8, [x29, #-52]
  43d908:	b	43d958 <ferror@plt+0x3bc28>
  43d90c:	ldur	w8, [x29, #-52]
  43d910:	mov	w9, wzr
  43d914:	subs	w0, w9, w8
  43d918:	adrp	x1, 499000 <warn@@Base+0x27d44>
  43d91c:	add	x1, x1, #0xb19
  43d920:	bl	41a680 <ferror@plt+0x18950>
  43d924:	ldur	w8, [x29, #-52]
  43d928:	subs	w8, w8, w0
  43d92c:	stur	w8, [x29, #-52]
  43d930:	b	43d958 <ferror@plt+0x3bc28>
  43d934:	ldur	w8, [x29, #-52]
  43d938:	mov	w9, wzr
  43d93c:	subs	w0, w9, w8
  43d940:	adrp	x1, 499000 <warn@@Base+0x27d44>
  43d944:	add	x1, x1, #0xb1e
  43d948:	bl	41a680 <ferror@plt+0x18950>
  43d94c:	ldur	w8, [x29, #-52]
  43d950:	subs	w8, w8, w0
  43d954:	stur	w8, [x29, #-52]
  43d958:	ldr	x8, [sp, #88]
  43d95c:	ldr	w9, [x8]
  43d960:	cbz	w9, 43d98c <ferror@plt+0x3bc5c>
  43d964:	ldur	w8, [x29, #-52]
  43d968:	cmp	w8, #0x0
  43d96c:	cset	w8, le
  43d970:	tbnz	w8, #0, 43d98c <ferror@plt+0x3bc5c>
  43d974:	ldur	w1, [x29, #-52]
  43d978:	adrp	x0, 487000 <warn@@Base+0x15d44>
  43d97c:	add	x0, x0, #0xee1
  43d980:	adrp	x2, 485000 <warn@@Base+0x13d44>
  43d984:	add	x2, x2, #0x4d4
  43d988:	bl	401ca0 <printf@plt>
  43d98c:	mov	w8, #0x1                   	// #1
  43d990:	stur	w8, [x29, #-4]
  43d994:	ldur	w0, [x29, #-4]
  43d998:	ldp	x29, x30, [sp, #192]
  43d99c:	add	sp, sp, #0xd0
  43d9a0:	ret
  43d9a4:	sub	sp, sp, #0x70
  43d9a8:	stp	x29, x30, [sp, #96]
  43d9ac:	add	x29, sp, #0x60
  43d9b0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43d9b4:	add	x8, x8, #0x578
  43d9b8:	stur	x0, [x29, #-16]
  43d9bc:	ldur	x9, [x29, #-16]
  43d9c0:	ldr	x9, [x9, #8]
  43d9c4:	stur	w9, [x29, #-20]
  43d9c8:	ldur	w9, [x29, #-20]
  43d9cc:	cmp	w9, #0x2
  43d9d0:	stur	x8, [x29, #-32]
  43d9d4:	b.lt	43d9ec <ferror@plt+0x3bcbc>  // b.tstop
  43d9d8:	ldursw	x8, [x29, #-20]
  43d9dc:	ldur	x9, [x29, #-16]
  43d9e0:	ldr	x9, [x9, #8]
  43d9e4:	cmp	x8, x9
  43d9e8:	b.eq	43d9f0 <ferror@plt+0x3bcc0>  // b.none
  43d9ec:	b	43decc <ferror@plt+0x3c19c>
  43d9f0:	ldur	x8, [x29, #-16]
  43d9f4:	ldr	x8, [x8, #16]
  43d9f8:	cmp	x8, #0x1
  43d9fc:	stur	x8, [x29, #-40]
  43da00:	b.eq	43da98 <ferror@plt+0x3bd68>  // b.none
  43da04:	b	43da08 <ferror@plt+0x3bcd8>
  43da08:	ldur	x8, [x29, #-40]
  43da0c:	cmp	x8, #0x2
  43da10:	b.eq	43dbb0 <ferror@plt+0x3be80>  // b.none
  43da14:	b	43da18 <ferror@plt+0x3bce8>
  43da18:	ldur	x8, [x29, #-40]
  43da1c:	cmp	x8, #0x6
  43da20:	b.eq	43dbd0 <ferror@plt+0x3bea0>  // b.none
  43da24:	b	43da28 <ferror@plt+0x3bcf8>
  43da28:	ldur	x8, [x29, #-40]
  43da2c:	cmp	x8, #0x65
  43da30:	b.eq	43dc24 <ferror@plt+0x3bef4>  // b.none
  43da34:	b	43da38 <ferror@plt+0x3bd08>
  43da38:	ldur	x8, [x29, #-40]
  43da3c:	cmp	x8, #0x66
  43da40:	b.eq	43de38 <ferror@plt+0x3c108>  // b.none
  43da44:	b	43da48 <ferror@plt+0x3bd18>
  43da48:	ldur	x8, [x29, #-40]
  43da4c:	cmp	x8, #0x67
  43da50:	b.eq	43de78 <ferror@plt+0x3c148>  // b.none
  43da54:	b	43da58 <ferror@plt+0x3bd28>
  43da58:	ldur	x8, [x29, #-40]
  43da5c:	cmp	x8, #0x68
  43da60:	b.eq	43de98 <ferror@plt+0x3c168>  // b.none
  43da64:	b	43da68 <ferror@plt+0x3bd38>
  43da68:	ldur	x8, [x29, #-40]
  43da6c:	cmp	x8, #0x6a
  43da70:	b.eq	43de58 <ferror@plt+0x3c128>  // b.none
  43da74:	b	43da78 <ferror@plt+0x3bd48>
  43da78:	ldur	x8, [x29, #-40]
  43da7c:	cmp	x8, #0x6b
  43da80:	b.eq	43dcbc <ferror@plt+0x3bf8c>  // b.none
  43da84:	b	43da88 <ferror@plt+0x3bd58>
  43da88:	ldur	x8, [x29, #-40]
  43da8c:	cmp	x8, #0x6c
  43da90:	b.eq	43dc70 <ferror@plt+0x3bf40>  // b.none
  43da94:	b	43deb8 <ferror@plt+0x3c188>
  43da98:	ldur	w8, [x29, #-20]
  43da9c:	cmp	w8, #0x24
  43daa0:	b.gt	43daa8 <ferror@plt+0x3bd78>
  43daa4:	b	43decc <ferror@plt+0x3c19c>
  43daa8:	ldur	x8, [x29, #-16]
  43daac:	ldr	x8, [x8, #32]
  43dab0:	add	x0, x8, #0x22
  43dab4:	ldur	w9, [x29, #-20]
  43dab8:	subs	w9, w9, #0x22
  43dabc:	mov	w1, w9
  43dac0:	sxtw	x1, w1
  43dac4:	bl	401940 <strnlen@plt>
  43dac8:	stur	w0, [x29, #-24]
  43dacc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dad0:	add	x0, x0, #0xb24
  43dad4:	bl	401cf0 <gettext@plt>
  43dad8:	ldur	x8, [x29, #-16]
  43dadc:	ldr	x1, [x8, #32]
  43dae0:	bl	401ca0 <printf@plt>
  43dae4:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43dae8:	add	x8, x8, #0xb40
  43daec:	mov	x0, x8
  43daf0:	bl	401cf0 <gettext@plt>
  43daf4:	ldur	x8, [x29, #-16]
  43daf8:	ldr	x8, [x8, #32]
  43dafc:	add	x1, x8, #0x11
  43db00:	bl	401ca0 <printf@plt>
  43db04:	ldur	w9, [x29, #-24]
  43db08:	add	w9, w9, #0x22
  43db0c:	ldur	w10, [x29, #-20]
  43db10:	cmp	w9, w10
  43db14:	b.ge	43db88 <ferror@plt+0x3be58>  // b.tcont
  43db18:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43db1c:	add	x0, x0, #0xb5c
  43db20:	bl	401cf0 <gettext@plt>
  43db24:	ldur	x8, [x29, #-16]
  43db28:	ldr	x8, [x8, #32]
  43db2c:	add	x1, x8, #0x22
  43db30:	bl	401ca0 <printf@plt>
  43db34:	ldur	w9, [x29, #-24]
  43db38:	add	w9, w9, #0x23
  43db3c:	ldur	w10, [x29, #-20]
  43db40:	cmp	w9, w10
  43db44:	b.ge	43db74 <ferror@plt+0x3be44>  // b.tcont
  43db48:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43db4c:	add	x0, x0, #0xb75
  43db50:	bl	401cf0 <gettext@plt>
  43db54:	ldur	x8, [x29, #-16]
  43db58:	ldr	x8, [x8, #32]
  43db5c:	add	x8, x8, #0x22
  43db60:	ldursw	x9, [x29, #-24]
  43db64:	add	x8, x8, x9
  43db68:	add	x1, x8, #0x1
  43db6c:	bl	401ca0 <printf@plt>
  43db70:	b	43db84 <ferror@plt+0x3be54>
  43db74:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43db78:	add	x0, x0, #0xb8e
  43db7c:	bl	401cf0 <gettext@plt>
  43db80:	bl	401ca0 <printf@plt>
  43db84:	b	43dbac <ferror@plt+0x3be7c>
  43db88:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43db8c:	add	x0, x0, #0xbae
  43db90:	bl	401cf0 <gettext@plt>
  43db94:	bl	401ca0 <printf@plt>
  43db98:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43db9c:	add	x8, x8, #0xb8e
  43dba0:	mov	x0, x8
  43dba4:	bl	401cf0 <gettext@plt>
  43dba8:	bl	401ca0 <printf@plt>
  43dbac:	b	43dec0 <ferror@plt+0x3c190>
  43dbb0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dbb4:	add	x0, x0, #0xbce
  43dbb8:	bl	401cf0 <gettext@plt>
  43dbbc:	ldur	w1, [x29, #-20]
  43dbc0:	ldur	x8, [x29, #-16]
  43dbc4:	ldr	x2, [x8, #32]
  43dbc8:	bl	401ca0 <printf@plt>
  43dbcc:	b	43dec0 <ferror@plt+0x3c190>
  43dbd0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dbd4:	add	x0, x0, #0xbe1
  43dbd8:	bl	401cf0 <gettext@plt>
  43dbdc:	bl	401ca0 <printf@plt>
  43dbe0:	ldur	w8, [x29, #-20]
  43dbe4:	cmp	w8, #0x8
  43dbe8:	b.ge	43dbf0 <ferror@plt+0x3bec0>  // b.tcont
  43dbec:	b	43decc <ferror@plt+0x3c19c>
  43dbf0:	ldur	x8, [x29, #-32]
  43dbf4:	ldr	x9, [x8]
  43dbf8:	ldur	x10, [x29, #-16]
  43dbfc:	ldr	x0, [x10, #32]
  43dc00:	mov	w1, #0x8                   	// #8
  43dc04:	blr	x9
  43dc08:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43dc0c:	add	x8, x8, #0xbfa
  43dc10:	str	x0, [sp, #48]
  43dc14:	mov	x0, x8
  43dc18:	ldr	x1, [sp, #48]
  43dc1c:	bl	401ca0 <printf@plt>
  43dc20:	b	43dec0 <ferror@plt+0x3c190>
  43dc24:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dc28:	add	x0, x0, #0xc04
  43dc2c:	bl	401cf0 <gettext@plt>
  43dc30:	bl	401ca0 <printf@plt>
  43dc34:	ldur	w8, [x29, #-20]
  43dc38:	cmp	w8, #0x8
  43dc3c:	b.ge	43dc44 <ferror@plt+0x3bf14>  // b.tcont
  43dc40:	b	43decc <ferror@plt+0x3c19c>
  43dc44:	ldur	x8, [x29, #-32]
  43dc48:	ldr	x9, [x8]
  43dc4c:	ldur	x10, [x29, #-16]
  43dc50:	ldr	x0, [x10, #32]
  43dc54:	mov	w1, #0x8                   	// #8
  43dc58:	blr	x9
  43dc5c:	bl	4207f8 <ferror@plt+0x1eac8>
  43dc60:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43dc64:	add	x0, x0, #0xd8f
  43dc68:	bl	401ca0 <printf@plt>
  43dc6c:	b	43dec0 <ferror@plt+0x3c190>
  43dc70:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dc74:	add	x0, x0, #0xc13
  43dc78:	bl	401cf0 <gettext@plt>
  43dc7c:	bl	401ca0 <printf@plt>
  43dc80:	ldur	w8, [x29, #-20]
  43dc84:	cmp	w8, #0x8
  43dc88:	b.ge	43dc90 <ferror@plt+0x3bf60>  // b.tcont
  43dc8c:	b	43decc <ferror@plt+0x3c19c>
  43dc90:	ldur	x8, [x29, #-32]
  43dc94:	ldr	x9, [x8]
  43dc98:	ldur	x10, [x29, #-16]
  43dc9c:	ldr	x0, [x10, #32]
  43dca0:	mov	w1, #0x8                   	// #8
  43dca4:	blr	x9
  43dca8:	bl	4207f8 <ferror@plt+0x1eac8>
  43dcac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43dcb0:	add	x0, x0, #0xd8f
  43dcb4:	bl	401ca0 <printf@plt>
  43dcb8:	b	43dec0 <ferror@plt+0x3c190>
  43dcbc:	ldur	w8, [x29, #-20]
  43dcc0:	cmp	w8, #0x22
  43dcc4:	b.ge	43dccc <ferror@plt+0x3bf9c>  // b.tcont
  43dcc8:	b	43decc <ferror@plt+0x3c19c>
  43dccc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dcd0:	add	x0, x0, #0xc23
  43dcd4:	bl	401cf0 <gettext@plt>
  43dcd8:	ldur	x8, [x29, #-32]
  43dcdc:	ldr	x9, [x8]
  43dce0:	ldur	x10, [x29, #-16]
  43dce4:	ldr	x10, [x10, #32]
  43dce8:	str	x0, [sp, #40]
  43dcec:	mov	x0, x10
  43dcf0:	mov	w11, #0x4                   	// #4
  43dcf4:	mov	w1, w11
  43dcf8:	str	w11, [sp, #36]
  43dcfc:	blr	x9
  43dd00:	ldur	x8, [x29, #-32]
  43dd04:	ldr	x9, [x8]
  43dd08:	ldur	x10, [x29, #-16]
  43dd0c:	ldr	x10, [x10, #32]
  43dd10:	add	x10, x10, #0x4
  43dd14:	str	w0, [sp, #32]
  43dd18:	mov	x0, x10
  43dd1c:	ldr	w1, [sp, #36]
  43dd20:	blr	x9
  43dd24:	ldr	x2, [sp, #40]
  43dd28:	str	w0, [sp, #28]
  43dd2c:	mov	x0, x2
  43dd30:	ldr	w1, [sp, #32]
  43dd34:	ldr	w2, [sp, #28]
  43dd38:	bl	401ca0 <printf@plt>
  43dd3c:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43dd40:	add	x8, x8, #0xc43
  43dd44:	mov	x0, x8
  43dd48:	bl	401cf0 <gettext@plt>
  43dd4c:	bl	401ca0 <printf@plt>
  43dd50:	ldur	x8, [x29, #-32]
  43dd54:	ldr	x9, [x8]
  43dd58:	ldur	x10, [x29, #-16]
  43dd5c:	ldr	x10, [x10, #32]
  43dd60:	add	x10, x10, #0x8
  43dd64:	mov	x0, x10
  43dd68:	mov	w11, #0x8                   	// #8
  43dd6c:	mov	w1, w11
  43dd70:	str	w11, [sp, #24]
  43dd74:	blr	x9
  43dd78:	bl	4207f8 <ferror@plt+0x1eac8>
  43dd7c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dd80:	add	x0, x0, #0xc58
  43dd84:	bl	401cf0 <gettext@plt>
  43dd88:	bl	401ca0 <printf@plt>
  43dd8c:	ldur	x8, [x29, #-32]
  43dd90:	ldr	x9, [x8]
  43dd94:	ldur	x10, [x29, #-16]
  43dd98:	ldr	x10, [x10, #32]
  43dd9c:	add	x10, x10, #0x10
  43dda0:	mov	x0, x10
  43dda4:	ldr	w1, [sp, #24]
  43dda8:	blr	x9
  43ddac:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43ddb0:	add	x8, x8, #0xbfa
  43ddb4:	str	x0, [sp, #16]
  43ddb8:	mov	x0, x8
  43ddbc:	ldr	x1, [sp, #16]
  43ddc0:	bl	401ca0 <printf@plt>
  43ddc4:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43ddc8:	add	x8, x8, #0xc6b
  43ddcc:	mov	x0, x8
  43ddd0:	bl	401cf0 <gettext@plt>
  43ddd4:	ldur	x8, [x29, #-32]
  43ddd8:	ldr	x9, [x8]
  43dddc:	ldur	x10, [x29, #-16]
  43dde0:	ldr	x10, [x10, #32]
  43dde4:	add	x10, x10, #0x18
  43dde8:	str	x0, [sp, #8]
  43ddec:	mov	x0, x10
  43ddf0:	ldr	w1, [sp, #36]
  43ddf4:	blr	x9
  43ddf8:	ldr	x3, [sp, #8]
  43ddfc:	str	w0, [sp, #4]
  43de00:	mov	x0, x3
  43de04:	ldr	w1, [sp, #4]
  43de08:	bl	401ca0 <printf@plt>
  43de0c:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43de10:	add	x8, x8, #0xc84
  43de14:	mov	x0, x8
  43de18:	bl	401cf0 <gettext@plt>
  43de1c:	ldur	w11, [x29, #-20]
  43de20:	subs	w1, w11, #0x20
  43de24:	ldur	x8, [x29, #-16]
  43de28:	ldr	x8, [x8, #32]
  43de2c:	add	x2, x8, #0x20
  43de30:	bl	401ca0 <printf@plt>
  43de34:	b	43dec0 <ferror@plt+0x3c190>
  43de38:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43de3c:	add	x0, x0, #0xc9b
  43de40:	bl	401cf0 <gettext@plt>
  43de44:	ldur	w1, [x29, #-20]
  43de48:	ldur	x8, [x29, #-16]
  43de4c:	ldr	x2, [x8, #32]
  43de50:	bl	401ca0 <printf@plt>
  43de54:	b	43dec0 <ferror@plt+0x3c190>
  43de58:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43de5c:	add	x0, x0, #0xcb1
  43de60:	bl	401cf0 <gettext@plt>
  43de64:	ldur	w1, [x29, #-20]
  43de68:	ldur	x8, [x29, #-16]
  43de6c:	ldr	x2, [x8, #32]
  43de70:	bl	401ca0 <printf@plt>
  43de74:	b	43dec0 <ferror@plt+0x3c190>
  43de78:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43de7c:	add	x0, x0, #0xcd5
  43de80:	bl	401cf0 <gettext@plt>
  43de84:	ldur	w1, [x29, #-20]
  43de88:	ldur	x8, [x29, #-16]
  43de8c:	ldr	x2, [x8, #32]
  43de90:	bl	401ca0 <printf@plt>
  43de94:	b	43dec0 <ferror@plt+0x3c190>
  43de98:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43de9c:	add	x0, x0, #0xce9
  43dea0:	bl	401cf0 <gettext@plt>
  43dea4:	ldur	w1, [x29, #-20]
  43dea8:	ldur	x8, [x29, #-16]
  43deac:	ldr	x2, [x8, #32]
  43deb0:	bl	401ca0 <printf@plt>
  43deb4:	b	43dec0 <ferror@plt+0x3c190>
  43deb8:	stur	wzr, [x29, #-4]
  43debc:	b	43def4 <ferror@plt+0x3c1c4>
  43dec0:	mov	w8, #0x1                   	// #1
  43dec4:	stur	w8, [x29, #-4]
  43dec8:	b	43def4 <ferror@plt+0x3c1c4>
  43decc:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43ded0:	add	x0, x0, #0xcfe
  43ded4:	bl	401cf0 <gettext@plt>
  43ded8:	bl	401ca0 <printf@plt>
  43dedc:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43dee0:	add	x8, x8, #0xd24
  43dee4:	mov	x0, x8
  43dee8:	bl	401cf0 <gettext@plt>
  43deec:	bl	4711a8 <error@@Base>
  43def0:	stur	wzr, [x29, #-4]
  43def4:	ldur	w0, [x29, #-4]
  43def8:	ldp	x29, x30, [sp, #96]
  43defc:	add	sp, sp, #0x70
  43df00:	ret
  43df04:	sub	sp, sp, #0xb0
  43df08:	stp	x29, x30, [sp, #160]
  43df0c:	add	x29, sp, #0xa0
  43df10:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43df14:	add	x8, x8, #0x578
  43df18:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  43df1c:	add	x9, x9, #0xd8f
  43df20:	stur	x0, [x29, #-16]
  43df24:	stur	x1, [x29, #-24]
  43df28:	ldur	x10, [x29, #-24]
  43df2c:	ldr	x10, [x10, #16]
  43df30:	subs	x10, x10, #0x1
  43df34:	cmp	x10, #0x4
  43df38:	str	x8, [sp, #48]
  43df3c:	str	x9, [sp, #40]
  43df40:	str	x10, [sp, #32]
  43df44:	b.hi	43e270 <ferror@plt+0x3c540>  // b.pmore
  43df48:	adrp	x8, 480000 <warn@@Base+0xed44>
  43df4c:	add	x8, x8, #0x210
  43df50:	ldr	x11, [sp, #32]
  43df54:	ldrsw	x10, [x8, x11, lsl #2]
  43df58:	add	x9, x8, x10
  43df5c:	br	x9
  43df60:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43df64:	add	x0, x0, #0xd4f
  43df68:	bl	401cf0 <gettext@plt>
  43df6c:	bl	401ca0 <printf@plt>
  43df70:	stur	xzr, [x29, #-32]
  43df74:	ldur	x8, [x29, #-32]
  43df78:	ldur	x9, [x29, #-24]
  43df7c:	ldr	x9, [x9, #8]
  43df80:	cmp	x8, x9
  43df84:	b.cs	43dfb8 <ferror@plt+0x3c288>  // b.hs, b.nlast
  43df88:	ldur	x8, [x29, #-24]
  43df8c:	ldr	x8, [x8, #32]
  43df90:	ldur	x9, [x29, #-32]
  43df94:	ldrb	w10, [x8, x9]
  43df98:	and	w1, w10, #0xff
  43df9c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  43dfa0:	add	x0, x0, #0x3fb
  43dfa4:	bl	401ca0 <printf@plt>
  43dfa8:	ldur	x8, [x29, #-32]
  43dfac:	add	x8, x8, #0x1
  43dfb0:	stur	x8, [x29, #-32]
  43dfb4:	b	43df74 <ferror@plt+0x3c244>
  43dfb8:	ldr	x0, [sp, #40]
  43dfbc:	bl	401ca0 <printf@plt>
  43dfc0:	b	43e2d0 <ferror@plt+0x3c5a0>
  43dfc4:	ldur	x8, [x29, #-24]
  43dfc8:	ldr	x8, [x8, #8]
  43dfcc:	cmp	x8, #0x10
  43dfd0:	b.cs	43dfe8 <ferror@plt+0x3c2b8>  // b.hs, b.nlast
  43dfd4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43dfd8:	add	x0, x0, #0xd5e
  43dfdc:	bl	401cf0 <gettext@plt>
  43dfe0:	bl	401ca0 <printf@plt>
  43dfe4:	b	43e2d0 <ferror@plt+0x3c5a0>
  43dfe8:	ldr	x8, [sp, #48]
  43dfec:	ldr	x9, [x8]
  43dff0:	ldur	x10, [x29, #-24]
  43dff4:	ldr	x0, [x10, #32]
  43dff8:	mov	w11, #0x4                   	// #4
  43dffc:	mov	w1, w11
  43e000:	str	w11, [sp, #28]
  43e004:	blr	x9
  43e008:	stur	x0, [x29, #-40]
  43e00c:	ldr	x8, [sp, #48]
  43e010:	ldr	x9, [x8]
  43e014:	ldur	x10, [x29, #-24]
  43e018:	ldr	x10, [x10, #32]
  43e01c:	add	x0, x10, #0x4
  43e020:	ldr	w1, [sp, #28]
  43e024:	blr	x9
  43e028:	stur	x0, [x29, #-48]
  43e02c:	ldr	x8, [sp, #48]
  43e030:	ldr	x9, [x8]
  43e034:	ldur	x10, [x29, #-24]
  43e038:	ldr	x10, [x10, #32]
  43e03c:	add	x0, x10, #0x8
  43e040:	ldr	w1, [sp, #28]
  43e044:	blr	x9
  43e048:	stur	x0, [x29, #-56]
  43e04c:	ldr	x8, [sp, #48]
  43e050:	ldr	x9, [x8]
  43e054:	ldur	x10, [x29, #-24]
  43e058:	ldr	x10, [x10, #32]
  43e05c:	add	x0, x10, #0xc
  43e060:	ldr	w1, [sp, #28]
  43e064:	blr	x9
  43e068:	stur	x0, [x29, #-64]
  43e06c:	ldur	x8, [x29, #-40]
  43e070:	subs	x8, x8, #0x0
  43e074:	cmp	x8, #0x6
  43e078:	str	x8, [sp, #16]
  43e07c:	b.hi	43e108 <ferror@plt+0x3c3d8>  // b.pmore
  43e080:	adrp	x8, 480000 <warn@@Base+0xed44>
  43e084:	add	x8, x8, #0x224
  43e088:	ldr	x11, [sp, #16]
  43e08c:	ldrsw	x10, [x8, x11, lsl #2]
  43e090:	add	x9, x8, x10
  43e094:	br	x9
  43e098:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43e09c:	add	x8, x8, #0xd79
  43e0a0:	stur	x8, [x29, #-72]
  43e0a4:	b	43e114 <ferror@plt+0x3c3e4>
  43e0a8:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43e0ac:	add	x8, x8, #0xd7f
  43e0b0:	stur	x8, [x29, #-72]
  43e0b4:	b	43e114 <ferror@plt+0x3c3e4>
  43e0b8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  43e0bc:	add	x8, x8, #0x8bb
  43e0c0:	stur	x8, [x29, #-72]
  43e0c4:	b	43e114 <ferror@plt+0x3c3e4>
  43e0c8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  43e0cc:	add	x8, x8, #0x8e1
  43e0d0:	stur	x8, [x29, #-72]
  43e0d4:	b	43e114 <ferror@plt+0x3c3e4>
  43e0d8:	adrp	x8, 482000 <warn@@Base+0x10d44>
  43e0dc:	add	x8, x8, #0x8a2
  43e0e0:	stur	x8, [x29, #-72]
  43e0e4:	b	43e114 <ferror@plt+0x3c3e4>
  43e0e8:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43e0ec:	add	x8, x8, #0xd84
  43e0f0:	stur	x8, [x29, #-72]
  43e0f4:	b	43e114 <ferror@plt+0x3c3e4>
  43e0f8:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43e0fc:	add	x8, x8, #0xd8d
  43e100:	stur	x8, [x29, #-72]
  43e104:	b	43e114 <ferror@plt+0x3c3e4>
  43e108:	adrp	x8, 499000 <warn@@Base+0x27d44>
  43e10c:	add	x8, x8, #0xd92
  43e110:	stur	x8, [x29, #-72]
  43e114:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43e118:	add	x0, x0, #0xd9a
  43e11c:	bl	401cf0 <gettext@plt>
  43e120:	ldur	x1, [x29, #-72]
  43e124:	ldur	x2, [x29, #-48]
  43e128:	ldur	x3, [x29, #-56]
  43e12c:	ldur	x4, [x29, #-64]
  43e130:	bl	401ca0 <printf@plt>
  43e134:	b	43e2d0 <ferror@plt+0x3c5a0>
  43e138:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43e13c:	add	x0, x0, #0xdb8
  43e140:	bl	401cf0 <gettext@plt>
  43e144:	bl	401ca0 <printf@plt>
  43e148:	str	xzr, [sp, #80]
  43e14c:	ldr	x8, [sp, #80]
  43e150:	ldur	x9, [x29, #-24]
  43e154:	ldr	x9, [x9, #8]
  43e158:	mov	w10, #0x0                   	// #0
  43e15c:	cmp	x8, x9
  43e160:	str	w10, [sp, #12]
  43e164:	b.cs	43e184 <ferror@plt+0x3c454>  // b.hs, b.nlast
  43e168:	ldur	x8, [x29, #-24]
  43e16c:	ldr	x8, [x8, #32]
  43e170:	ldr	x9, [sp, #80]
  43e174:	ldrb	w10, [x8, x9]
  43e178:	cmp	w10, #0x0
  43e17c:	cset	w10, ne  // ne = any
  43e180:	str	w10, [sp, #12]
  43e184:	ldr	w8, [sp, #12]
  43e188:	tbnz	w8, #0, 43e190 <ferror@plt+0x3c460>
  43e18c:	b	43e1bc <ferror@plt+0x3c48c>
  43e190:	ldur	x8, [x29, #-24]
  43e194:	ldr	x8, [x8, #32]
  43e198:	ldr	x9, [sp, #80]
  43e19c:	ldrb	w1, [x8, x9]
  43e1a0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43e1a4:	add	x0, x0, #0x514
  43e1a8:	bl	401ca0 <printf@plt>
  43e1ac:	ldr	x8, [sp, #80]
  43e1b0:	add	x8, x8, #0x1
  43e1b4:	str	x8, [sp, #80]
  43e1b8:	b	43e14c <ferror@plt+0x3c41c>
  43e1bc:	ldr	x0, [sp, #40]
  43e1c0:	bl	401ca0 <printf@plt>
  43e1c4:	b	43e2d0 <ferror@plt+0x3c5a0>
  43e1c8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43e1cc:	add	x0, x0, #0xdc6
  43e1d0:	bl	401cf0 <gettext@plt>
  43e1d4:	bl	401ca0 <printf@plt>
  43e1d8:	ldur	x8, [x29, #-24]
  43e1dc:	ldr	x8, [x8, #8]
  43e1e0:	cmp	x8, #0x8
  43e1e4:	b.cs	43e200 <ferror@plt+0x3c4d0>  // b.hs, b.nlast
  43e1e8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43e1ec:	add	x0, x0, #0xde4
  43e1f0:	bl	401cf0 <gettext@plt>
  43e1f4:	bl	4711a8 <error@@Base>
  43e1f8:	stur	wzr, [x29, #-4]
  43e1fc:	b	43e2d8 <ferror@plt+0x3c5a8>
  43e200:	ldr	x8, [sp, #48]
  43e204:	ldr	x9, [x8]
  43e208:	ldur	x10, [x29, #-24]
  43e20c:	ldr	x0, [x10, #32]
  43e210:	mov	w11, #0x4                   	// #4
  43e214:	mov	w1, w11
  43e218:	str	w11, [sp, #8]
  43e21c:	blr	x9
  43e220:	str	x0, [sp, #72]
  43e224:	ldr	x8, [sp, #48]
  43e228:	ldr	x9, [x8]
  43e22c:	ldur	x10, [x29, #-24]
  43e230:	ldr	x10, [x10, #32]
  43e234:	add	x0, x10, #0x4
  43e238:	ldr	w1, [sp, #8]
  43e23c:	blr	x9
  43e240:	str	x0, [sp, #64]
  43e244:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43e248:	add	x0, x0, #0xdf9
  43e24c:	bl	401cf0 <gettext@plt>
  43e250:	ldr	x1, [sp, #72]
  43e254:	ldr	x2, [sp, #64]
  43e258:	bl	401ca0 <printf@plt>
  43e25c:	b	43e2d0 <ferror@plt+0x3c5a0>
  43e260:	ldur	x0, [x29, #-16]
  43e264:	ldur	x1, [x29, #-24]
  43e268:	bl	43ef38 <ferror@plt+0x3d208>
  43e26c:	b	43e2d0 <ferror@plt+0x3c5a0>
  43e270:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43e274:	add	x0, x0, #0xe1e
  43e278:	bl	401cf0 <gettext@plt>
  43e27c:	bl	401ca0 <printf@plt>
  43e280:	str	xzr, [sp, #56]
  43e284:	ldr	x8, [sp, #56]
  43e288:	ldur	x9, [x29, #-24]
  43e28c:	ldr	x9, [x9, #8]
  43e290:	cmp	x8, x9
  43e294:	b.cs	43e2c8 <ferror@plt+0x3c598>  // b.hs, b.nlast
  43e298:	ldur	x8, [x29, #-24]
  43e29c:	ldr	x8, [x8, #32]
  43e2a0:	ldr	x9, [sp, #56]
  43e2a4:	ldrb	w10, [x8, x9]
  43e2a8:	and	w1, w10, #0xff
  43e2ac:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43e2b0:	add	x0, x0, #0x6d
  43e2b4:	bl	401ca0 <printf@plt>
  43e2b8:	ldr	x8, [sp, #56]
  43e2bc:	add	x8, x8, #0x1
  43e2c0:	str	x8, [sp, #56]
  43e2c4:	b	43e284 <ferror@plt+0x3c554>
  43e2c8:	ldr	x0, [sp, #40]
  43e2cc:	bl	401ca0 <printf@plt>
  43e2d0:	mov	w8, #0x1                   	// #1
  43e2d4:	stur	w8, [x29, #-4]
  43e2d8:	ldur	w0, [x29, #-4]
  43e2dc:	ldp	x29, x30, [sp, #160]
  43e2e0:	add	sp, sp, #0xb0
  43e2e4:	ret
  43e2e8:	sub	sp, sp, #0x90
  43e2ec:	stp	x29, x30, [sp, #128]
  43e2f0:	add	x29, sp, #0x80
  43e2f4:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43e2f8:	add	x8, x8, #0x8e4
  43e2fc:	mov	w9, #0x4                   	// #4
  43e300:	mov	w10, #0x8                   	// #8
  43e304:	mov	x11, #0x3                   	// #3
  43e308:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43e30c:	add	x12, x12, #0x578
  43e310:	stur	x0, [x29, #-16]
  43e314:	ldr	w13, [x8]
  43e318:	cmp	w13, #0x0
  43e31c:	csel	w9, w9, w10, ne  // ne = any
  43e320:	mov	w0, w9
  43e324:	sxtw	x8, w0
  43e328:	stur	x8, [x29, #-40]
  43e32c:	ldur	x8, [x29, #-16]
  43e330:	ldr	x8, [x8, #32]
  43e334:	stur	x8, [x29, #-48]
  43e338:	ldur	x8, [x29, #-16]
  43e33c:	ldr	x8, [x8, #32]
  43e340:	ldur	x14, [x29, #-16]
  43e344:	ldr	x14, [x14, #8]
  43e348:	add	x8, x8, x14
  43e34c:	stur	x8, [x29, #-56]
  43e350:	ldur	x8, [x29, #-16]
  43e354:	ldr	x8, [x8, #8]
  43e358:	ldur	x14, [x29, #-40]
  43e35c:	mul	x11, x14, x11
  43e360:	cmp	x8, x11
  43e364:	str	x12, [sp, #16]
  43e368:	b.cs	43e370 <ferror@plt+0x3c640>  // b.hs, b.nlast
  43e36c:	b	43e610 <ferror@plt+0x3c8e0>
  43e370:	ldr	x8, [sp, #16]
  43e374:	ldr	x9, [x8]
  43e378:	ldur	x0, [x29, #-48]
  43e37c:	ldur	x10, [x29, #-40]
  43e380:	mov	w1, w10
  43e384:	blr	x9
  43e388:	str	x0, [sp, #64]
  43e38c:	ldur	x8, [x29, #-40]
  43e390:	ldur	x9, [x29, #-48]
  43e394:	add	x8, x9, x8
  43e398:	stur	x8, [x29, #-48]
  43e39c:	ldr	x8, [sp, #16]
  43e3a0:	ldr	x9, [x8]
  43e3a4:	ldur	x0, [x29, #-48]
  43e3a8:	ldur	x11, [x29, #-40]
  43e3ac:	mov	w1, w11
  43e3b0:	blr	x9
  43e3b4:	str	x0, [sp, #56]
  43e3b8:	ldur	x8, [x29, #-40]
  43e3bc:	ldur	x9, [x29, #-48]
  43e3c0:	add	x8, x9, x8
  43e3c4:	stur	x8, [x29, #-48]
  43e3c8:	ldr	x8, [sp, #16]
  43e3cc:	ldr	x9, [x8]
  43e3d0:	ldur	x0, [x29, #-48]
  43e3d4:	ldur	x12, [x29, #-40]
  43e3d8:	mov	w1, w12
  43e3dc:	blr	x9
  43e3e0:	str	x0, [sp, #48]
  43e3e4:	ldur	x8, [x29, #-40]
  43e3e8:	ldur	x9, [x29, #-48]
  43e3ec:	add	x8, x9, x8
  43e3f0:	stur	x8, [x29, #-48]
  43e3f4:	ldur	x8, [x29, #-48]
  43e3f8:	ldur	x9, [x29, #-56]
  43e3fc:	cmp	x8, x9
  43e400:	b.cc	43e408 <ferror@plt+0x3c6d8>  // b.lo, b.ul, b.last
  43e404:	b	43e610 <ferror@plt+0x3c8e0>
  43e408:	ldur	x8, [x29, #-56]
  43e40c:	ldur	x9, [x29, #-48]
  43e410:	subs	x8, x8, x9
  43e414:	stur	x8, [x29, #-32]
  43e418:	ldur	x0, [x29, #-48]
  43e41c:	ldur	x1, [x29, #-32]
  43e420:	bl	401940 <strnlen@plt>
  43e424:	stur	x0, [x29, #-24]
  43e428:	ldur	x8, [x29, #-24]
  43e42c:	ldur	x9, [x29, #-32]
  43e430:	cmp	x8, x9
  43e434:	b.cs	43e458 <ferror@plt+0x3c728>  // b.hs, b.nlast
  43e438:	ldur	x8, [x29, #-48]
  43e43c:	str	x8, [sp, #40]
  43e440:	ldur	x8, [x29, #-24]
  43e444:	add	x8, x8, #0x1
  43e448:	ldur	x9, [x29, #-48]
  43e44c:	add	x8, x9, x8
  43e450:	stur	x8, [x29, #-48]
  43e454:	b	43e45c <ferror@plt+0x3c72c>
  43e458:	b	43e610 <ferror@plt+0x3c8e0>
  43e45c:	ldur	x8, [x29, #-48]
  43e460:	ldur	x9, [x29, #-56]
  43e464:	cmp	x8, x9
  43e468:	b.cc	43e470 <ferror@plt+0x3c740>  // b.lo, b.ul, b.last
  43e46c:	b	43e610 <ferror@plt+0x3c8e0>
  43e470:	ldur	x8, [x29, #-56]
  43e474:	ldur	x9, [x29, #-48]
  43e478:	subs	x8, x8, x9
  43e47c:	stur	x8, [x29, #-32]
  43e480:	ldur	x0, [x29, #-48]
  43e484:	ldur	x1, [x29, #-32]
  43e488:	bl	401940 <strnlen@plt>
  43e48c:	stur	x0, [x29, #-24]
  43e490:	ldur	x8, [x29, #-24]
  43e494:	ldur	x9, [x29, #-32]
  43e498:	cmp	x8, x9
  43e49c:	b.cs	43e4c0 <ferror@plt+0x3c790>  // b.hs, b.nlast
  43e4a0:	ldur	x8, [x29, #-48]
  43e4a4:	str	x8, [sp, #32]
  43e4a8:	ldur	x8, [x29, #-24]
  43e4ac:	add	x8, x8, #0x1
  43e4b0:	ldur	x9, [x29, #-48]
  43e4b4:	add	x8, x9, x8
  43e4b8:	stur	x8, [x29, #-48]
  43e4bc:	b	43e4c4 <ferror@plt+0x3c794>
  43e4c0:	b	43e610 <ferror@plt+0x3c8e0>
  43e4c4:	ldur	x8, [x29, #-48]
  43e4c8:	ldur	x9, [x29, #-56]
  43e4cc:	cmp	x8, x9
  43e4d0:	b.cc	43e4d8 <ferror@plt+0x3c7a8>  // b.lo, b.ul, b.last
  43e4d4:	b	43e610 <ferror@plt+0x3c8e0>
  43e4d8:	ldur	x8, [x29, #-56]
  43e4dc:	ldur	x9, [x29, #-48]
  43e4e0:	subs	x8, x8, x9
  43e4e4:	stur	x8, [x29, #-32]
  43e4e8:	ldur	x0, [x29, #-48]
  43e4ec:	ldur	x1, [x29, #-32]
  43e4f0:	bl	401940 <strnlen@plt>
  43e4f4:	stur	x0, [x29, #-24]
  43e4f8:	ldur	x8, [x29, #-24]
  43e4fc:	ldur	x9, [x29, #-32]
  43e500:	cmp	x8, x9
  43e504:	b.cs	43e528 <ferror@plt+0x3c7f8>  // b.hs, b.nlast
  43e508:	ldur	x8, [x29, #-48]
  43e50c:	str	x8, [sp, #24]
  43e510:	ldur	x8, [x29, #-24]
  43e514:	add	x8, x8, #0x1
  43e518:	ldur	x9, [x29, #-48]
  43e51c:	add	x8, x9, x8
  43e520:	stur	x8, [x29, #-48]
  43e524:	b	43e52c <ferror@plt+0x3c7fc>
  43e528:	b	43e610 <ferror@plt+0x3c8e0>
  43e52c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e530:	add	x0, x0, #0x186
  43e534:	bl	401cf0 <gettext@plt>
  43e538:	ldr	x1, [sp, #40]
  43e53c:	bl	401ca0 <printf@plt>
  43e540:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e544:	add	x8, x8, #0x198
  43e548:	mov	x0, x8
  43e54c:	bl	401cf0 <gettext@plt>
  43e550:	ldr	x1, [sp, #32]
  43e554:	bl	401ca0 <printf@plt>
  43e558:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e55c:	add	x8, x8, #0x1a6
  43e560:	mov	x0, x8
  43e564:	bl	401cf0 <gettext@plt>
  43e568:	bl	401ca0 <printf@plt>
  43e56c:	ldr	x8, [sp, #64]
  43e570:	mov	x0, x8
  43e574:	mov	w9, #0x5                   	// #5
  43e578:	mov	w1, w9
  43e57c:	str	w9, [sp, #12]
  43e580:	bl	40b080 <ferror@plt+0x9350>
  43e584:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e588:	add	x8, x8, #0x1b5
  43e58c:	mov	x0, x8
  43e590:	bl	401cf0 <gettext@plt>
  43e594:	bl	401ca0 <printf@plt>
  43e598:	ldr	x8, [sp, #56]
  43e59c:	mov	x0, x8
  43e5a0:	ldr	w1, [sp, #12]
  43e5a4:	bl	40b080 <ferror@plt+0x9350>
  43e5a8:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e5ac:	add	x8, x8, #0x1be
  43e5b0:	mov	x0, x8
  43e5b4:	bl	401cf0 <gettext@plt>
  43e5b8:	bl	401ca0 <printf@plt>
  43e5bc:	ldr	x8, [sp, #48]
  43e5c0:	mov	x0, x8
  43e5c4:	ldr	w1, [sp, #12]
  43e5c8:	bl	40b080 <ferror@plt+0x9350>
  43e5cc:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  43e5d0:	add	x8, x8, #0xd8f
  43e5d4:	mov	x0, x8
  43e5d8:	bl	401ca0 <printf@plt>
  43e5dc:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e5e0:	add	x8, x8, #0x1cc
  43e5e4:	mov	x0, x8
  43e5e8:	bl	401cf0 <gettext@plt>
  43e5ec:	ldr	x1, [sp, #24]
  43e5f0:	bl	401ca0 <printf@plt>
  43e5f4:	ldur	x8, [x29, #-48]
  43e5f8:	ldur	x10, [x29, #-56]
  43e5fc:	cmp	x8, x10
  43e600:	cset	w9, eq  // eq = none
  43e604:	and	w9, w9, #0x1
  43e608:	stur	w9, [x29, #-4]
  43e60c:	b	43e638 <ferror@plt+0x3c908>
  43e610:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e614:	add	x0, x0, #0x1df
  43e618:	bl	401cf0 <gettext@plt>
  43e61c:	bl	401ca0 <printf@plt>
  43e620:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e624:	add	x8, x8, #0x200
  43e628:	mov	x0, x8
  43e62c:	bl	401cf0 <gettext@plt>
  43e630:	bl	4711a8 <error@@Base>
  43e634:	stur	wzr, [x29, #-4]
  43e638:	ldur	w0, [x29, #-4]
  43e63c:	ldp	x29, x30, [sp, #128]
  43e640:	add	sp, sp, #0x90
  43e644:	ret
  43e648:	sub	sp, sp, #0xc0
  43e64c:	stp	x29, x30, [sp, #176]
  43e650:	add	x29, sp, #0xb0
  43e654:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43e658:	add	x8, x8, #0x8e4
  43e65c:	mov	w9, #0x4                   	// #4
  43e660:	mov	w10, #0x8                   	// #8
  43e664:	mov	x11, #0x4c45                	// #19525
  43e668:	movk	x11, #0x4649, lsl #16
  43e66c:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43e670:	add	x12, x12, #0x578
  43e674:	stur	x0, [x29, #-16]
  43e678:	ldr	w13, [x8]
  43e67c:	cmp	w13, #0x0
  43e680:	csel	w9, w9, w10, ne  // ne = any
  43e684:	stur	w9, [x29, #-20]
  43e688:	ldur	x8, [x29, #-16]
  43e68c:	ldr	x8, [x8, #16]
  43e690:	cmp	x8, x11
  43e694:	str	x12, [sp, #80]
  43e698:	b.eq	43e6c4 <ferror@plt+0x3c994>  // b.none
  43e69c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43e6a0:	add	x8, x8, #0x540
  43e6a4:	ldr	w9, [x8]
  43e6a8:	cbz	w9, 43e6b8 <ferror@plt+0x3c988>
  43e6ac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43e6b0:	add	x0, x0, #0xd8f
  43e6b4:	bl	401ca0 <printf@plt>
  43e6b8:	mov	w8, #0x1                   	// #1
  43e6bc:	stur	w8, [x29, #-4]
  43e6c0:	b	43eaac <ferror@plt+0x3cd7c>
  43e6c4:	ldur	x8, [x29, #-16]
  43e6c8:	ldr	x8, [x8, #8]
  43e6cc:	ldur	w9, [x29, #-20]
  43e6d0:	mov	w10, #0x2                   	// #2
  43e6d4:	mul	w9, w10, w9
  43e6d8:	mov	w11, w9
  43e6dc:	ubfx	x11, x11, #0, #32
  43e6e0:	cmp	x8, x11
  43e6e4:	b.cs	43e700 <ferror@plt+0x3c9d0>  // b.hs, b.nlast
  43e6e8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e6ec:	add	x0, x0, #0x232
  43e6f0:	bl	401cf0 <gettext@plt>
  43e6f4:	bl	4711a8 <error@@Base>
  43e6f8:	stur	wzr, [x29, #-4]
  43e6fc:	b	43eaac <ferror@plt+0x3cd7c>
  43e700:	ldur	x8, [x29, #-16]
  43e704:	ldr	x8, [x8, #32]
  43e708:	stur	x8, [x29, #-48]
  43e70c:	ldur	x8, [x29, #-48]
  43e710:	ldur	x9, [x29, #-16]
  43e714:	ldr	x9, [x9, #8]
  43e718:	add	x8, x8, x9
  43e71c:	stur	x8, [x29, #-64]
  43e720:	ldur	x8, [x29, #-48]
  43e724:	ldur	x9, [x29, #-16]
  43e728:	ldr	x9, [x9, #8]
  43e72c:	subs	x9, x9, #0x1
  43e730:	ldrb	w10, [x8, x9]
  43e734:	cbz	w10, 43e750 <ferror@plt+0x3ca20>
  43e738:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e73c:	add	x0, x0, #0x25d
  43e740:	bl	401cf0 <gettext@plt>
  43e744:	bl	4711a8 <error@@Base>
  43e748:	stur	wzr, [x29, #-4]
  43e74c:	b	43eaac <ferror@plt+0x3cd7c>
  43e750:	ldr	x8, [sp, #80]
  43e754:	ldr	x9, [x8]
  43e758:	ldur	x0, [x29, #-48]
  43e75c:	ldur	w1, [x29, #-20]
  43e760:	blr	x9
  43e764:	stur	x0, [x29, #-32]
  43e768:	ldur	w10, [x29, #-20]
  43e76c:	mov	w8, w10
  43e770:	ldur	x9, [x29, #-48]
  43e774:	add	x8, x9, x8
  43e778:	stur	x8, [x29, #-48]
  43e77c:	ldr	x8, [sp, #80]
  43e780:	ldr	x9, [x8]
  43e784:	ldur	x0, [x29, #-48]
  43e788:	ldur	w1, [x29, #-20]
  43e78c:	blr	x9
  43e790:	stur	x0, [x29, #-40]
  43e794:	ldur	w10, [x29, #-20]
  43e798:	mov	w8, w10
  43e79c:	ldur	x9, [x29, #-48]
  43e7a0:	add	x8, x9, x8
  43e7a4:	stur	x8, [x29, #-48]
  43e7a8:	ldur	x8, [x29, #-32]
  43e7ac:	ldur	w10, [x29, #-20]
  43e7b0:	mov	w11, #0x2                   	// #2
  43e7b4:	mul	w10, w11, w10
  43e7b8:	mov	w9, w10
  43e7bc:	ubfx	x9, x9, #0, #32
  43e7c0:	mov	x12, #0xffffffffffffffff    	// #-1
  43e7c4:	subs	x9, x12, x9
  43e7c8:	ldur	w10, [x29, #-20]
  43e7cc:	mov	w11, #0x3                   	// #3
  43e7d0:	mul	w10, w11, w10
  43e7d4:	mov	w12, w10
  43e7d8:	ubfx	x12, x12, #0, #32
  43e7dc:	udiv	x9, x9, x12
  43e7e0:	cmp	x8, x9
  43e7e4:	b.hi	43e828 <ferror@plt+0x3caf8>  // b.pmore
  43e7e8:	ldur	x8, [x29, #-16]
  43e7ec:	ldr	x8, [x8, #8]
  43e7f0:	ldur	w9, [x29, #-20]
  43e7f4:	mov	w10, #0x2                   	// #2
  43e7f8:	mul	w9, w10, w9
  43e7fc:	mov	w11, w9
  43e800:	ubfx	x11, x11, #0, #32
  43e804:	ldur	x12, [x29, #-32]
  43e808:	mov	x13, #0x3                   	// #3
  43e80c:	mul	x12, x12, x13
  43e810:	ldur	w9, [x29, #-20]
  43e814:	mov	w13, w9
  43e818:	mul	x12, x12, x13
  43e81c:	add	x11, x11, x12
  43e820:	cmp	x8, x11
  43e824:	b.cs	43e840 <ferror@plt+0x3cb10>  // b.hs, b.nlast
  43e828:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e82c:	add	x0, x0, #0x288
  43e830:	bl	401cf0 <gettext@plt>
  43e834:	bl	4711a8 <error@@Base>
  43e838:	stur	wzr, [x29, #-4]
  43e83c:	b	43eaac <ferror@plt+0x3cd7c>
  43e840:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e844:	add	x0, x0, #0x2c0
  43e848:	bl	401cf0 <gettext@plt>
  43e84c:	bl	401ca0 <printf@plt>
  43e850:	ldur	x8, [x29, #-40]
  43e854:	mov	x0, x8
  43e858:	mov	w1, #0x1                   	// #1
  43e85c:	bl	40b080 <ferror@plt+0x9350>
  43e860:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  43e864:	add	x8, x8, #0xd8f
  43e868:	mov	x0, x8
  43e86c:	bl	401ca0 <printf@plt>
  43e870:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e874:	add	x8, x8, #0x2d0
  43e878:	mov	x0, x8
  43e87c:	bl	401cf0 <gettext@plt>
  43e880:	ldur	w9, [x29, #-20]
  43e884:	mov	w10, #0x2                   	// #2
  43e888:	mul	w9, w10, w9
  43e88c:	add	w1, w9, #0x2
  43e890:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e894:	add	x8, x8, #0x2df
  43e898:	str	x0, [sp, #72]
  43e89c:	mov	x0, x8
  43e8a0:	str	w10, [sp, #68]
  43e8a4:	str	w1, [sp, #64]
  43e8a8:	bl	401cf0 <gettext@plt>
  43e8ac:	ldur	w9, [x29, #-20]
  43e8b0:	ldr	w10, [sp, #68]
  43e8b4:	mul	w9, w10, w9
  43e8b8:	add	w3, w9, #0x4
  43e8bc:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e8c0:	add	x8, x8, #0x2e5
  43e8c4:	str	x0, [sp, #56]
  43e8c8:	mov	x0, x8
  43e8cc:	str	w3, [sp, #52]
  43e8d0:	bl	401cf0 <gettext@plt>
  43e8d4:	ldur	w9, [x29, #-20]
  43e8d8:	ldr	w10, [sp, #68]
  43e8dc:	mul	w9, w10, w9
  43e8e0:	add	w5, w9, #0x4
  43e8e4:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43e8e8:	add	x8, x8, #0x2e9
  43e8ec:	str	x0, [sp, #40]
  43e8f0:	mov	x0, x8
  43e8f4:	str	w5, [sp, #36]
  43e8f8:	bl	401cf0 <gettext@plt>
  43e8fc:	ldr	x2, [sp, #72]
  43e900:	str	x0, [sp, #24]
  43e904:	mov	x0, x2
  43e908:	ldr	w1, [sp, #64]
  43e90c:	ldr	x2, [sp, #56]
  43e910:	ldr	w3, [sp, #52]
  43e914:	ldr	x4, [sp, #40]
  43e918:	ldr	w5, [sp, #36]
  43e91c:	ldr	x6, [sp, #24]
  43e920:	bl	401ca0 <printf@plt>
  43e924:	ldur	x8, [x29, #-48]
  43e928:	ldur	x11, [x29, #-32]
  43e92c:	mov	x12, #0x3                   	// #3
  43e930:	mul	x11, x11, x12
  43e934:	ldur	w9, [x29, #-20]
  43e938:	mov	w12, w9
  43e93c:	mul	x11, x11, x12
  43e940:	add	x8, x8, x11
  43e944:	stur	x8, [x29, #-56]
  43e948:	ldur	x8, [x29, #-32]
  43e94c:	subs	x9, x8, #0x1
  43e950:	stur	x9, [x29, #-32]
  43e954:	cmp	x8, #0x0
  43e958:	cset	w10, ls  // ls = plast
  43e95c:	tbnz	w10, #0, 43eaa4 <ferror@plt+0x3cd74>
  43e960:	ldur	x8, [x29, #-56]
  43e964:	ldur	x9, [x29, #-64]
  43e968:	cmp	x8, x9
  43e96c:	b.ne	43e988 <ferror@plt+0x3cc58>  // b.any
  43e970:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43e974:	add	x0, x0, #0x2f5
  43e978:	bl	401cf0 <gettext@plt>
  43e97c:	bl	4711a8 <error@@Base>
  43e980:	stur	wzr, [x29, #-4]
  43e984:	b	43eaac <ferror@plt+0x3cd7c>
  43e988:	ldr	x8, [sp, #80]
  43e98c:	ldr	x9, [x8]
  43e990:	ldur	x0, [x29, #-48]
  43e994:	ldur	w1, [x29, #-20]
  43e998:	blr	x9
  43e99c:	stur	x0, [x29, #-72]
  43e9a0:	ldur	w10, [x29, #-20]
  43e9a4:	mov	w8, w10
  43e9a8:	ldur	x9, [x29, #-48]
  43e9ac:	add	x8, x9, x8
  43e9b0:	stur	x8, [x29, #-48]
  43e9b4:	ldr	x8, [sp, #80]
  43e9b8:	ldr	x9, [x8]
  43e9bc:	ldur	x0, [x29, #-48]
  43e9c0:	ldur	w1, [x29, #-20]
  43e9c4:	blr	x9
  43e9c8:	stur	x0, [x29, #-80]
  43e9cc:	ldur	w10, [x29, #-20]
  43e9d0:	mov	w8, w10
  43e9d4:	ldur	x9, [x29, #-48]
  43e9d8:	add	x8, x9, x8
  43e9dc:	stur	x8, [x29, #-48]
  43e9e0:	ldr	x8, [sp, #80]
  43e9e4:	ldr	x9, [x8]
  43e9e8:	ldur	x0, [x29, #-48]
  43e9ec:	ldur	w1, [x29, #-20]
  43e9f0:	blr	x9
  43e9f4:	str	x0, [sp, #88]
  43e9f8:	ldur	w10, [x29, #-20]
  43e9fc:	mov	w8, w10
  43ea00:	ldur	x9, [x29, #-48]
  43ea04:	add	x8, x9, x8
  43ea08:	stur	x8, [x29, #-48]
  43ea0c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43ea10:	add	x0, x0, #0x2d6
  43ea14:	bl	401ca0 <printf@plt>
  43ea18:	ldur	x8, [x29, #-72]
  43ea1c:	mov	x0, x8
  43ea20:	mov	w10, #0x5                   	// #5
  43ea24:	mov	w1, w10
  43ea28:	str	w10, [sp, #20]
  43ea2c:	bl	40b080 <ferror@plt+0x9350>
  43ea30:	adrp	x8, 485000 <warn@@Base+0x13d44>
  43ea34:	add	x8, x8, #0x4d3
  43ea38:	mov	x0, x8
  43ea3c:	str	x8, [sp, #8]
  43ea40:	bl	401ca0 <printf@plt>
  43ea44:	ldur	x8, [x29, #-80]
  43ea48:	mov	x0, x8
  43ea4c:	ldr	w1, [sp, #20]
  43ea50:	bl	40b080 <ferror@plt+0x9350>
  43ea54:	ldr	x8, [sp, #8]
  43ea58:	mov	x0, x8
  43ea5c:	bl	401ca0 <printf@plt>
  43ea60:	ldr	x8, [sp, #88]
  43ea64:	mov	x0, x8
  43ea68:	ldr	w1, [sp, #20]
  43ea6c:	bl	40b080 <ferror@plt+0x9350>
  43ea70:	ldur	x1, [x29, #-56]
  43ea74:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  43ea78:	add	x8, x8, #0x323
  43ea7c:	mov	x0, x8
  43ea80:	bl	401ca0 <printf@plt>
  43ea84:	ldur	x8, [x29, #-56]
  43ea88:	mov	x0, x8
  43ea8c:	bl	401900 <strlen@plt>
  43ea90:	add	x8, x0, #0x1
  43ea94:	ldur	x9, [x29, #-56]
  43ea98:	add	x8, x9, x8
  43ea9c:	stur	x8, [x29, #-56]
  43eaa0:	b	43e948 <ferror@plt+0x3cc18>
  43eaa4:	mov	w8, #0x1                   	// #1
  43eaa8:	stur	w8, [x29, #-4]
  43eaac:	ldur	w0, [x29, #-4]
  43eab0:	ldp	x29, x30, [sp, #176]
  43eab4:	add	sp, sp, #0xc0
  43eab8:	ret
  43eabc:	sub	sp, sp, #0xa0
  43eac0:	stp	x29, x30, [sp, #144]
  43eac4:	add	x29, sp, #0x90
  43eac8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43eacc:	add	x8, x8, #0x578
  43ead0:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43ead4:	add	x9, x9, #0x908
  43ead8:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43eadc:	add	x10, x10, #0x910
  43eae0:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43eae4:	add	x11, x11, #0x900
  43eae8:	adrp	x12, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43eaec:	add	x12, x12, #0x8f8
  43eaf0:	stur	x0, [x29, #-16]
  43eaf4:	stur	x1, [x29, #-24]
  43eaf8:	ldur	x13, [x29, #-16]
  43eafc:	ldr	x13, [x13, #16]
  43eb00:	cmp	x13, #0x100
  43eb04:	cset	w14, eq  // eq = none
  43eb08:	and	w14, w14, #0x1
  43eb0c:	stur	w14, [x29, #-60]
  43eb10:	ldur	x13, [x29, #-16]
  43eb14:	ldr	x13, [x13, #8]
  43eb18:	subs	x13, x13, #0x0
  43eb1c:	cmp	x13, #0x10
  43eb20:	str	x8, [sp, #72]
  43eb24:	str	x9, [sp, #64]
  43eb28:	str	x10, [sp, #56]
  43eb2c:	str	x11, [sp, #48]
  43eb30:	str	x12, [sp, #40]
  43eb34:	str	x13, [sp, #32]
  43eb38:	b.hi	43ecfc <ferror@plt+0x3cfcc>  // b.pmore
  43eb3c:	adrp	x8, 480000 <warn@@Base+0xed44>
  43eb40:	add	x8, x8, #0x240
  43eb44:	ldr	x11, [sp, #32]
  43eb48:	ldrsw	x10, [x8, x11, lsl #2]
  43eb4c:	add	x9, x8, x10
  43eb50:	br	x9
  43eb54:	ldur	w8, [x29, #-60]
  43eb58:	cbz	w8, 43ebb4 <ferror@plt+0x3ce84>
  43eb5c:	ldr	x8, [sp, #48]
  43eb60:	ldr	x9, [x8]
  43eb64:	ldr	x10, [sp, #40]
  43eb68:	ldr	x11, [x10]
  43eb6c:	cmp	x9, x11
  43eb70:	b.ls	43eb98 <ferror@plt+0x3ce68>  // b.plast
  43eb74:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43eb78:	add	x0, x0, #0x330
  43eb7c:	bl	401cf0 <gettext@plt>
  43eb80:	ldr	x8, [sp, #40]
  43eb84:	ldr	x1, [x8]
  43eb88:	ldr	x9, [sp, #48]
  43eb8c:	ldr	x2, [x9]
  43eb90:	bl	401ca0 <printf@plt>
  43eb94:	b	43ebb0 <ferror@plt+0x3ce80>
  43eb98:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43eb9c:	add	x0, x0, #0x359
  43eba0:	bl	401cf0 <gettext@plt>
  43eba4:	ldr	x8, [sp, #40]
  43eba8:	ldr	x1, [x8]
  43ebac:	bl	401ca0 <printf@plt>
  43ebb0:	b	43ec08 <ferror@plt+0x3ced8>
  43ebb4:	ldr	x8, [sp, #56]
  43ebb8:	ldr	x9, [x8]
  43ebbc:	ldr	x10, [sp, #64]
  43ebc0:	ldr	x11, [x10]
  43ebc4:	cmp	x9, x11
  43ebc8:	b.ls	43ebf0 <ferror@plt+0x3cec0>  // b.plast
  43ebcc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ebd0:	add	x0, x0, #0x330
  43ebd4:	bl	401cf0 <gettext@plt>
  43ebd8:	ldr	x8, [sp, #64]
  43ebdc:	ldr	x1, [x8]
  43ebe0:	ldr	x9, [sp, #56]
  43ebe4:	ldr	x2, [x9]
  43ebe8:	bl	401ca0 <printf@plt>
  43ebec:	b	43ec08 <ferror@plt+0x3ced8>
  43ebf0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ebf4:	add	x0, x0, #0x359
  43ebf8:	bl	401cf0 <gettext@plt>
  43ebfc:	ldr	x8, [sp, #64]
  43ec00:	ldr	x1, [x8]
  43ec04:	bl	401ca0 <printf@plt>
  43ec08:	mov	w8, #0x1                   	// #1
  43ec0c:	stur	w8, [x29, #-4]
  43ec10:	b	43ef28 <ferror@plt+0x3d1f8>
  43ec14:	ldr	x8, [sp, #72]
  43ec18:	ldr	x9, [x8]
  43ec1c:	ldur	x10, [x29, #-16]
  43ec20:	ldr	x0, [x10, #32]
  43ec24:	mov	w1, #0x4                   	// #4
  43ec28:	blr	x9
  43ec2c:	stur	x0, [x29, #-48]
  43ec30:	stur	xzr, [x29, #-56]
  43ec34:	b	43ed2c <ferror@plt+0x3cffc>
  43ec38:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43ec3c:	add	x8, x8, #0x8e4
  43ec40:	ldr	w9, [x8]
  43ec44:	cbz	w9, 43ec90 <ferror@plt+0x3cf60>
  43ec48:	ldr	x8, [sp, #72]
  43ec4c:	ldr	x9, [x8]
  43ec50:	ldur	x10, [x29, #-16]
  43ec54:	ldr	x0, [x10, #32]
  43ec58:	mov	w11, #0x4                   	// #4
  43ec5c:	mov	w1, w11
  43ec60:	str	w11, [sp, #28]
  43ec64:	blr	x9
  43ec68:	stur	x0, [x29, #-48]
  43ec6c:	ldr	x8, [sp, #72]
  43ec70:	ldr	x9, [x8]
  43ec74:	ldur	x10, [x29, #-16]
  43ec78:	ldr	x10, [x10, #32]
  43ec7c:	add	x0, x10, #0x4
  43ec80:	ldr	w1, [sp, #28]
  43ec84:	blr	x9
  43ec88:	stur	x0, [x29, #-56]
  43ec8c:	b	43ecb0 <ferror@plt+0x3cf80>
  43ec90:	ldr	x8, [sp, #72]
  43ec94:	ldr	x9, [x8]
  43ec98:	ldur	x10, [x29, #-16]
  43ec9c:	ldr	x0, [x10, #32]
  43eca0:	mov	w1, #0x8                   	// #8
  43eca4:	blr	x9
  43eca8:	stur	x0, [x29, #-48]
  43ecac:	stur	xzr, [x29, #-56]
  43ecb0:	b	43ed2c <ferror@plt+0x3cffc>
  43ecb4:	ldr	x8, [sp, #72]
  43ecb8:	ldr	x9, [x8]
  43ecbc:	ldur	x10, [x29, #-16]
  43ecc0:	ldr	x0, [x10, #32]
  43ecc4:	mov	w11, #0x8                   	// #8
  43ecc8:	mov	w1, w11
  43eccc:	str	w11, [sp, #24]
  43ecd0:	blr	x9
  43ecd4:	stur	x0, [x29, #-48]
  43ecd8:	ldr	x8, [sp, #72]
  43ecdc:	ldr	x9, [x8]
  43ece0:	ldur	x10, [x29, #-16]
  43ece4:	ldr	x10, [x10, #32]
  43ece8:	add	x0, x10, #0x8
  43ecec:	ldr	w1, [sp, #24]
  43ecf0:	blr	x9
  43ecf4:	stur	x0, [x29, #-56]
  43ecf8:	b	43ed2c <ferror@plt+0x3cffc>
  43ecfc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ed00:	add	x0, x0, #0x37a
  43ed04:	bl	401cf0 <gettext@plt>
  43ed08:	ldur	x8, [x29, #-16]
  43ed0c:	ldr	x1, [x8, #8]
  43ed10:	bl	4711a8 <error@@Base>
  43ed14:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ed18:	add	x0, x0, #0x39f
  43ed1c:	bl	401cf0 <gettext@plt>
  43ed20:	bl	401ca0 <printf@plt>
  43ed24:	stur	wzr, [x29, #-4]
  43ed28:	b	43ef28 <ferror@plt+0x3d1f8>
  43ed2c:	sub	x3, x29, #0x28
  43ed30:	mov	x8, xzr
  43ed34:	stur	x8, [x29, #-40]
  43ed38:	ldur	x0, [x29, #-24]
  43ed3c:	ldur	x1, [x29, #-48]
  43ed40:	ldur	w2, [x29, #-60]
  43ed44:	bl	43ffe4 <ferror@plt+0x3e2b4>
  43ed48:	stur	x0, [x29, #-32]
  43ed4c:	ldur	x8, [x29, #-32]
  43ed50:	cbnz	x8, 43ed78 <ferror@plt+0x3d048>
  43ed54:	ldur	w8, [x29, #-60]
  43ed58:	cbz	w8, 43ed78 <ferror@plt+0x3d048>
  43ed5c:	ldur	x0, [x29, #-24]
  43ed60:	ldur	x8, [x29, #-48]
  43ed64:	add	x1, x8, #0x2
  43ed68:	ldur	w2, [x29, #-60]
  43ed6c:	sub	x3, x29, #0x28
  43ed70:	bl	43ffe4 <ferror@plt+0x3e2b4>
  43ed74:	stur	x0, [x29, #-32]
  43ed78:	ldur	x8, [x29, #-56]
  43ed7c:	cbnz	x8, 43edb0 <ferror@plt+0x3d080>
  43ed80:	ldur	x8, [x29, #-32]
  43ed84:	cbz	x8, 43edb0 <ferror@plt+0x3d080>
  43ed88:	ldur	x8, [x29, #-32]
  43ed8c:	ldr	x8, [x8, #8]
  43ed90:	cmp	x8, #0x0
  43ed94:	cset	w9, ls  // ls = plast
  43ed98:	tbnz	w9, #0, 43edb0 <ferror@plt+0x3d080>
  43ed9c:	ldur	x8, [x29, #-48]
  43eda0:	ldur	x9, [x29, #-32]
  43eda4:	ldr	x9, [x9, #8]
  43eda8:	add	x8, x8, x9
  43edac:	stur	x8, [x29, #-56]
  43edb0:	ldur	w8, [x29, #-60]
  43edb4:	cbz	w8, 43eea8 <ferror@plt+0x3d178>
  43edb8:	ldr	x8, [sp, #48]
  43edbc:	ldr	x9, [x8]
  43edc0:	cmp	x9, #0x0
  43edc4:	cset	w10, ls  // ls = plast
  43edc8:	tbnz	w10, #0, 43ee5c <ferror@plt+0x3d12c>
  43edcc:	ldur	x8, [x29, #-48]
  43edd0:	ldr	x9, [sp, #48]
  43edd4:	ldr	x10, [x9]
  43edd8:	add	x10, x10, #0x10
  43eddc:	subs	x10, x10, #0x1
  43ede0:	ldr	x11, [x9]
  43ede4:	cmp	x10, x11
  43ede8:	str	x8, [sp, #16]
  43edec:	b.cc	43ee08 <ferror@plt+0x3d0d8>  // b.lo, b.ul, b.last
  43edf0:	ldr	x8, [sp, #48]
  43edf4:	ldr	x9, [x8]
  43edf8:	add	x9, x9, #0xf
  43edfc:	and	x9, x9, #0xfffffffffffffff0
  43ee00:	str	x9, [sp, #8]
  43ee04:	b	43ee10 <ferror@plt+0x3d0e0>
  43ee08:	mov	x8, #0xffffffffffffffff    	// #-1
  43ee0c:	str	x8, [sp, #8]
  43ee10:	ldr	x8, [sp, #8]
  43ee14:	ldr	x9, [sp, #16]
  43ee18:	cmp	x9, x8
  43ee1c:	b.ls	43ee5c <ferror@plt+0x3d12c>  // b.plast
  43ee20:	ldur	x0, [x29, #-24]
  43ee24:	ldur	x1, [x29, #-48]
  43ee28:	ldr	x8, [sp, #48]
  43ee2c:	ldr	x2, [x8]
  43ee30:	bl	440444 <ferror@plt+0x3e714>
  43ee34:	cbz	w0, 43ee5c <ferror@plt+0x3d12c>
  43ee38:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ee3c:	add	x0, x0, #0x3b4
  43ee40:	bl	401cf0 <gettext@plt>
  43ee44:	ldr	x8, [sp, #48]
  43ee48:	ldr	x9, [x8]
  43ee4c:	add	x1, x9, #0x1
  43ee50:	ldur	x9, [x29, #-48]
  43ee54:	subs	x2, x9, #0x1
  43ee58:	bl	4712bc <warn@@Base>
  43ee5c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ee60:	add	x0, x0, #0x3e3
  43ee64:	bl	401cf0 <gettext@plt>
  43ee68:	ldur	x1, [x29, #-48]
  43ee6c:	bl	401ca0 <printf@plt>
  43ee70:	ldur	x8, [x29, #-48]
  43ee74:	ldr	x9, [sp, #40]
  43ee78:	str	x8, [x9]
  43ee7c:	ldur	x8, [x29, #-56]
  43ee80:	cbz	x8, 43eea4 <ferror@plt+0x3d174>
  43ee84:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ee88:	add	x0, x0, #0x403
  43ee8c:	bl	401cf0 <gettext@plt>
  43ee90:	ldur	x1, [x29, #-56]
  43ee94:	bl	401ca0 <printf@plt>
  43ee98:	ldur	x8, [x29, #-56]
  43ee9c:	ldr	x9, [sp, #48]
  43eea0:	str	x8, [x9]
  43eea4:	b	43eef0 <ferror@plt+0x3d1c0>
  43eea8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43eeac:	add	x0, x0, #0x3e3
  43eeb0:	bl	401cf0 <gettext@plt>
  43eeb4:	ldur	x1, [x29, #-48]
  43eeb8:	bl	401ca0 <printf@plt>
  43eebc:	ldur	x8, [x29, #-48]
  43eec0:	ldr	x9, [sp, #64]
  43eec4:	str	x8, [x9]
  43eec8:	ldur	x8, [x29, #-56]
  43eecc:	cbz	x8, 43eef0 <ferror@plt+0x3d1c0>
  43eed0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43eed4:	add	x0, x0, #0x403
  43eed8:	bl	401cf0 <gettext@plt>
  43eedc:	ldur	x1, [x29, #-56]
  43eee0:	bl	401ca0 <printf@plt>
  43eee4:	ldur	x8, [x29, #-56]
  43eee8:	ldr	x9, [sp, #56]
  43eeec:	str	x8, [x9]
  43eef0:	ldur	x8, [x29, #-32]
  43eef4:	cbz	x8, 43ef14 <ferror@plt+0x3d1e4>
  43eef8:	ldur	x8, [x29, #-40]
  43eefc:	cbz	x8, 43ef14 <ferror@plt+0x3d1e4>
  43ef00:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  43ef04:	add	x0, x0, #0xeae
  43ef08:	bl	401cf0 <gettext@plt>
  43ef0c:	ldur	x1, [x29, #-40]
  43ef10:	bl	401ca0 <printf@plt>
  43ef14:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43ef18:	add	x0, x0, #0xd8f
  43ef1c:	bl	401ca0 <printf@plt>
  43ef20:	mov	w8, #0x1                   	// #1
  43ef24:	stur	w8, [x29, #-4]
  43ef28:	ldur	w0, [x29, #-4]
  43ef2c:	ldp	x29, x30, [sp, #144]
  43ef30:	add	sp, sp, #0xa0
  43ef34:	ret
  43ef38:	sub	sp, sp, #0x70
  43ef3c:	stp	x29, x30, [sp, #96]
  43ef40:	add	x29, sp, #0x60
  43ef44:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  43ef48:	add	x8, x8, #0x8e4
  43ef4c:	mov	w9, #0x4                   	// #4
  43ef50:	mov	w10, #0x8                   	// #8
  43ef54:	adrp	x11, 499000 <warn@@Base+0x27d44>
  43ef58:	add	x11, x11, #0xe35
  43ef5c:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43ef60:	add	x12, x12, #0x578
  43ef64:	adrp	x13, 499000 <warn@@Base+0x27d44>
  43ef68:	add	x13, x13, #0xef0
  43ef6c:	stur	x0, [x29, #-8]
  43ef70:	stur	x1, [x29, #-16]
  43ef74:	ldur	x14, [x29, #-16]
  43ef78:	ldr	x14, [x14, #32]
  43ef7c:	stur	x14, [x29, #-24]
  43ef80:	ldur	x14, [x29, #-24]
  43ef84:	ldur	x15, [x29, #-16]
  43ef88:	ldr	x15, [x15, #8]
  43ef8c:	add	x14, x14, x15
  43ef90:	stur	x14, [x29, #-32]
  43ef94:	ldr	w16, [x8]
  43ef98:	cmp	w16, #0x0
  43ef9c:	csel	w9, w9, w10, ne  // ne = any
  43efa0:	stur	w9, [x29, #-36]
  43efa4:	mov	x0, x11
  43efa8:	str	x12, [sp, #32]
  43efac:	str	x13, [sp, #24]
  43efb0:	bl	401cf0 <gettext@plt>
  43efb4:	bl	401ca0 <printf@plt>
  43efb8:	ldur	x8, [x29, #-16]
  43efbc:	ldr	x8, [x8, #8]
  43efc0:	cmp	x8, #0x8
  43efc4:	b.cc	43efe8 <ferror@plt+0x3d2b8>  // b.lo, b.ul, b.last
  43efc8:	ldur	x8, [x29, #-16]
  43efcc:	ldr	x8, [x8, #8]
  43efd0:	ldur	w9, [x29, #-36]
  43efd4:	mov	w10, w9
  43efd8:	udiv	x11, x8, x10
  43efdc:	mul	x10, x11, x10
  43efe0:	subs	x8, x8, x10
  43efe4:	cbz	x8, 43f004 <ferror@plt+0x3d2d4>
  43efe8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43efec:	add	x0, x0, #0xe48
  43eff0:	bl	401cf0 <gettext@plt>
  43eff4:	ldur	x8, [x29, #-16]
  43eff8:	ldr	x1, [x8, #8]
  43effc:	bl	401ca0 <printf@plt>
  43f000:	b	43f5f4 <ferror@plt+0x3d8c4>
  43f004:	ldur	x8, [x29, #-24]
  43f008:	ldur	x9, [x29, #-32]
  43f00c:	cmp	x8, x9
  43f010:	b.cs	43f5e8 <ferror@plt+0x3d8b8>  // b.hs, b.nlast
  43f014:	ldur	x8, [x29, #-32]
  43f018:	ldur	x9, [x29, #-24]
  43f01c:	subs	x8, x8, x9
  43f020:	cmp	x8, #0x8
  43f024:	b.cs	43f044 <ferror@plt+0x3d314>  // b.hs, b.nlast
  43f028:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f02c:	add	x0, x0, #0xe72
  43f030:	bl	401cf0 <gettext@plt>
  43f034:	ldur	x8, [x29, #-16]
  43f038:	ldr	x1, [x8, #8]
  43f03c:	bl	401ca0 <printf@plt>
  43f040:	b	43f5e8 <ferror@plt+0x3d8b8>
  43f044:	ldr	x8, [sp, #32]
  43f048:	ldr	x9, [x8]
  43f04c:	ldur	x0, [x29, #-24]
  43f050:	mov	w10, #0x4                   	// #4
  43f054:	mov	w1, w10
  43f058:	str	w10, [sp, #20]
  43f05c:	blr	x9
  43f060:	stur	w0, [x29, #-44]
  43f064:	ldr	x8, [sp, #32]
  43f068:	ldr	x9, [x8]
  43f06c:	ldur	x11, [x29, #-24]
  43f070:	add	x0, x11, #0x4
  43f074:	ldr	w1, [sp, #20]
  43f078:	blr	x9
  43f07c:	str	w0, [sp, #48]
  43f080:	ldur	x8, [x29, #-24]
  43f084:	add	x8, x8, #0x8
  43f088:	stur	x8, [x29, #-24]
  43f08c:	ldr	w10, [sp, #48]
  43f090:	mov	w8, w10
  43f094:	ldur	x9, [x29, #-32]
  43f098:	ldur	x11, [x29, #-24]
  43f09c:	subs	x9, x9, x11
  43f0a0:	cmp	x8, x9
  43f0a4:	b.ls	43f0c4 <ferror@plt+0x3d394>  // b.plast
  43f0a8:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f0ac:	add	x0, x0, #0xe8a
  43f0b0:	bl	401cf0 <gettext@plt>
  43f0b4:	ldur	w1, [x29, #-44]
  43f0b8:	ldr	w2, [sp, #48]
  43f0bc:	bl	401ca0 <printf@plt>
  43f0c0:	b	43f5e8 <ferror@plt+0x3d8b8>
  43f0c4:	ldur	w8, [x29, #-44]
  43f0c8:	mov	w9, #0xc0000000            	// #-1073741824
  43f0cc:	cmp	w8, w9
  43f0d0:	b.cc	43f410 <ferror@plt+0x3d6e0>  // b.lo, b.ul, b.last
  43f0d4:	ldur	w8, [x29, #-44]
  43f0d8:	mov	w9, #0xdfffffff            	// #-536870913
  43f0dc:	cmp	w8, w9
  43f0e0:	b.hi	43f410 <ferror@plt+0x3d6e0>  // b.pmore
  43f0e4:	ldur	x8, [x29, #-8]
  43f0e8:	ldrh	w9, [x8, #82]
  43f0ec:	cmp	w9, #0x3e
  43f0f0:	b.eq	43f114 <ferror@plt+0x3d3e4>  // b.none
  43f0f4:	ldur	x8, [x29, #-8]
  43f0f8:	ldrh	w9, [x8, #82]
  43f0fc:	cmp	w9, #0x6
  43f100:	b.eq	43f114 <ferror@plt+0x3d3e4>  // b.none
  43f104:	ldur	x8, [x29, #-8]
  43f108:	ldrh	w9, [x8, #82]
  43f10c:	cmp	w9, #0x3
  43f110:	b.ne	43f3a4 <ferror@plt+0x3d674>  // b.any
  43f114:	ldr	w8, [sp, #48]
  43f118:	cmp	w8, #0x4
  43f11c:	b.ne	43f13c <ferror@plt+0x3d40c>  // b.any
  43f120:	ldr	x8, [sp, #32]
  43f124:	ldr	x9, [x8]
  43f128:	ldur	x0, [x29, #-24]
  43f12c:	mov	w1, #0x4                   	// #4
  43f130:	blr	x9
  43f134:	str	w0, [sp, #44]
  43f138:	b	43f140 <ferror@plt+0x3d410>
  43f13c:	str	wzr, [sp, #44]
  43f140:	ldur	w8, [x29, #-44]
  43f144:	mov	w9, #0xc0000000            	// #-1073741824
  43f148:	cmp	w8, w9
  43f14c:	str	w8, [sp, #16]
  43f150:	b.eq	43f320 <ferror@plt+0x3d5f0>  // b.none
  43f154:	b	43f158 <ferror@plt+0x3d428>
  43f158:	mov	w8, #0xc0000001            	// #-1073741823
  43f15c:	ldr	w9, [sp, #16]
  43f160:	cmp	w9, w8
  43f164:	b.eq	43f360 <ferror@plt+0x3d630>  // b.none
  43f168:	b	43f16c <ferror@plt+0x3d43c>
  43f16c:	mov	w8, #0x2                   	// #2
  43f170:	movk	w8, #0xc000, lsl #16
  43f174:	ldr	w9, [sp, #16]
  43f178:	cmp	w9, w8
  43f17c:	b.eq	43f260 <ferror@plt+0x3d530>  // b.none
  43f180:	b	43f184 <ferror@plt+0x3d454>
  43f184:	mov	w8, #0x8000                	// #32768
  43f188:	movk	w8, #0xc000, lsl #16
  43f18c:	ldr	w9, [sp, #16]
  43f190:	cmp	w9, w8
  43f194:	b.eq	43f220 <ferror@plt+0x3d4f0>  // b.none
  43f198:	b	43f19c <ferror@plt+0x3d46c>
  43f19c:	mov	w8, #0x8001                	// #32769
  43f1a0:	movk	w8, #0xc000, lsl #16
  43f1a4:	ldr	w9, [sp, #16]
  43f1a8:	cmp	w9, w8
  43f1ac:	b.eq	43f2e0 <ferror@plt+0x3d5b0>  // b.none
  43f1b0:	b	43f1b4 <ferror@plt+0x3d484>
  43f1b4:	mov	w8, #0xc0010000            	// #-1073676288
  43f1b8:	ldr	w9, [sp, #16]
  43f1bc:	cmp	w9, w8
  43f1c0:	b.eq	43f1e0 <ferror@plt+0x3d4b0>  // b.none
  43f1c4:	b	43f1c8 <ferror@plt+0x3d498>
  43f1c8:	mov	w8, #0x1                   	// #1
  43f1cc:	movk	w8, #0xc001, lsl #16
  43f1d0:	ldr	w9, [sp, #16]
  43f1d4:	cmp	w9, w8
  43f1d8:	b.eq	43f2a0 <ferror@plt+0x3d570>  // b.none
  43f1dc:	b	43f3a0 <ferror@plt+0x3d670>
  43f1e0:	ldr	w8, [sp, #48]
  43f1e4:	cmp	w8, #0x4
  43f1e8:	b.eq	43f204 <ferror@plt+0x3d4d4>  // b.none
  43f1ec:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f1f0:	add	x0, x0, #0xeac
  43f1f4:	bl	401cf0 <gettext@plt>
  43f1f8:	ldr	w1, [sp, #48]
  43f1fc:	bl	401ca0 <printf@plt>
  43f200:	b	43f21c <ferror@plt+0x3d4ec>
  43f204:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f208:	add	x0, x0, #0xed1
  43f20c:	bl	401ca0 <printf@plt>
  43f210:	ldr	w8, [sp, #44]
  43f214:	mov	w0, w8
  43f218:	bl	43f600 <ferror@plt+0x3d8d0>
  43f21c:	b	43f574 <ferror@plt+0x3d844>
  43f220:	ldr	w8, [sp, #48]
  43f224:	cmp	w8, #0x4
  43f228:	b.eq	43f244 <ferror@plt+0x3d514>  // b.none
  43f22c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f230:	add	x0, x0, #0xee0
  43f234:	bl	401cf0 <gettext@plt>
  43f238:	ldr	w1, [sp, #48]
  43f23c:	bl	401ca0 <printf@plt>
  43f240:	b	43f25c <ferror@plt+0x3d52c>
  43f244:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f248:	add	x0, x0, #0xf07
  43f24c:	bl	401ca0 <printf@plt>
  43f250:	ldr	w8, [sp, #44]
  43f254:	mov	w0, w8
  43f258:	bl	43f600 <ferror@plt+0x3d8d0>
  43f25c:	b	43f574 <ferror@plt+0x3d844>
  43f260:	ldr	w8, [sp, #48]
  43f264:	cmp	w8, #0x4
  43f268:	b.eq	43f284 <ferror@plt+0x3d554>  // b.none
  43f26c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f270:	add	x0, x0, #0xf18
  43f274:	bl	401cf0 <gettext@plt>
  43f278:	ldr	w1, [sp, #48]
  43f27c:	bl	401ca0 <printf@plt>
  43f280:	b	43f29c <ferror@plt+0x3d56c>
  43f284:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f288:	add	x0, x0, #0xf3c
  43f28c:	bl	401ca0 <printf@plt>
  43f290:	ldr	w8, [sp, #44]
  43f294:	mov	w0, w8
  43f298:	bl	43f9bc <ferror@plt+0x3dc8c>
  43f29c:	b	43f574 <ferror@plt+0x3d844>
  43f2a0:	ldr	w8, [sp, #48]
  43f2a4:	cmp	w8, #0x4
  43f2a8:	b.eq	43f2c4 <ferror@plt+0x3d594>  // b.none
  43f2ac:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f2b0:	add	x0, x0, #0xf4a
  43f2b4:	bl	401cf0 <gettext@plt>
  43f2b8:	ldr	w1, [sp, #48]
  43f2bc:	bl	401ca0 <printf@plt>
  43f2c0:	b	43f2dc <ferror@plt+0x3d5ac>
  43f2c4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f2c8:	add	x0, x0, #0xf73
  43f2cc:	bl	401ca0 <printf@plt>
  43f2d0:	ldr	w8, [sp, #44]
  43f2d4:	mov	w0, w8
  43f2d8:	bl	43fa94 <ferror@plt+0x3dd64>
  43f2dc:	b	43f574 <ferror@plt+0x3d844>
  43f2e0:	ldr	w8, [sp, #48]
  43f2e4:	cmp	w8, #0x4
  43f2e8:	b.eq	43f304 <ferror@plt+0x3d5d4>  // b.none
  43f2ec:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f2f0:	add	x0, x0, #0xf86
  43f2f4:	bl	401cf0 <gettext@plt>
  43f2f8:	ldr	w1, [sp, #48]
  43f2fc:	bl	401ca0 <printf@plt>
  43f300:	b	43f31c <ferror@plt+0x3d5ec>
  43f304:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f308:	add	x0, x0, #0xfb1
  43f30c:	bl	401ca0 <printf@plt>
  43f310:	ldr	w8, [sp, #44]
  43f314:	mov	w0, w8
  43f318:	bl	43fa94 <ferror@plt+0x3dd64>
  43f31c:	b	43f574 <ferror@plt+0x3d844>
  43f320:	ldr	w8, [sp, #48]
  43f324:	cmp	w8, #0x4
  43f328:	b.eq	43f344 <ferror@plt+0x3d614>  // b.none
  43f32c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f330:	add	x0, x0, #0xeac
  43f334:	bl	401cf0 <gettext@plt>
  43f338:	ldr	w1, [sp, #48]
  43f33c:	bl	401ca0 <printf@plt>
  43f340:	b	43f35c <ferror@plt+0x3d62c>
  43f344:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f348:	add	x0, x0, #0xed1
  43f34c:	bl	401ca0 <printf@plt>
  43f350:	ldr	w8, [sp, #44]
  43f354:	mov	w0, w8
  43f358:	bl	43fc6c <ferror@plt+0x3df3c>
  43f35c:	b	43f574 <ferror@plt+0x3d844>
  43f360:	ldr	w8, [sp, #48]
  43f364:	cmp	w8, #0x4
  43f368:	b.eq	43f384 <ferror@plt+0x3d654>  // b.none
  43f36c:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f370:	add	x0, x0, #0xee0
  43f374:	bl	401cf0 <gettext@plt>
  43f378:	ldr	w1, [sp, #48]
  43f37c:	bl	401ca0 <printf@plt>
  43f380:	b	43f39c <ferror@plt+0x3d66c>
  43f384:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f388:	add	x0, x0, #0xf07
  43f38c:	bl	401ca0 <printf@plt>
  43f390:	ldr	w8, [sp, #44]
  43f394:	mov	w0, w8
  43f398:	bl	43fc6c <ferror@plt+0x3df3c>
  43f39c:	b	43f574 <ferror@plt+0x3d844>
  43f3a0:	b	43f40c <ferror@plt+0x3d6dc>
  43f3a4:	ldur	x8, [x29, #-8]
  43f3a8:	ldrh	w9, [x8, #82]
  43f3ac:	cmp	w9, #0xb7
  43f3b0:	b.ne	43f40c <ferror@plt+0x3d6dc>  // b.any
  43f3b4:	ldur	w8, [x29, #-44]
  43f3b8:	mov	w9, #0xc0000000            	// #-1073741824
  43f3bc:	cmp	w8, w9
  43f3c0:	b.ne	43f40c <ferror@plt+0x3d6dc>  // b.any
  43f3c4:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f3c8:	add	x0, x0, #0xfc6
  43f3cc:	bl	401ca0 <printf@plt>
  43f3d0:	ldr	w8, [sp, #48]
  43f3d4:	cmp	w8, #0x4
  43f3d8:	b.eq	43f3f0 <ferror@plt+0x3d6c0>  // b.none
  43f3dc:	ldr	x0, [sp, #24]
  43f3e0:	bl	401cf0 <gettext@plt>
  43f3e4:	ldr	w1, [sp, #48]
  43f3e8:	bl	401ca0 <printf@plt>
  43f3ec:	b	43f408 <ferror@plt+0x3d6d8>
  43f3f0:	ldr	x8, [sp, #32]
  43f3f4:	ldr	x9, [x8]
  43f3f8:	ldur	x0, [x29, #-24]
  43f3fc:	mov	w1, #0x4                   	// #4
  43f400:	blr	x9
  43f404:	bl	43ff28 <ferror@plt+0x3e1f8>
  43f408:	b	43f574 <ferror@plt+0x3d844>
  43f40c:	b	43f4c0 <ferror@plt+0x3d790>
  43f410:	ldur	w8, [x29, #-44]
  43f414:	cmp	w8, #0x1
  43f418:	str	w8, [sp, #12]
  43f41c:	b.eq	43f434 <ferror@plt+0x3d704>  // b.none
  43f420:	b	43f424 <ferror@plt+0x3d6f4>
  43f424:	ldr	w8, [sp, #12]
  43f428:	cmp	w8, #0x2
  43f42c:	b.eq	43f498 <ferror@plt+0x3d768>  // b.none
  43f430:	b	43f4c0 <ferror@plt+0x3d790>
  43f434:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f438:	add	x0, x0, #0xfd8
  43f43c:	bl	401cf0 <gettext@plt>
  43f440:	bl	401ca0 <printf@plt>
  43f444:	ldr	w8, [sp, #48]
  43f448:	ldur	w9, [x29, #-36]
  43f44c:	cmp	w8, w9
  43f450:	b.eq	43f468 <ferror@plt+0x3d738>  // b.none
  43f454:	ldr	x0, [sp, #24]
  43f458:	bl	401cf0 <gettext@plt>
  43f45c:	ldr	w1, [sp, #48]
  43f460:	bl	401ca0 <printf@plt>
  43f464:	b	43f494 <ferror@plt+0x3d764>
  43f468:	ldr	x8, [sp, #32]
  43f46c:	ldr	x9, [x8]
  43f470:	ldur	x0, [x29, #-24]
  43f474:	ldur	w1, [x29, #-36]
  43f478:	blr	x9
  43f47c:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  43f480:	add	x8, x8, #0xd9d
  43f484:	str	x0, [sp]
  43f488:	mov	x0, x8
  43f48c:	ldr	x1, [sp]
  43f490:	bl	401ca0 <printf@plt>
  43f494:	b	43f574 <ferror@plt+0x3d844>
  43f498:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f49c:	add	x0, x0, #0xfe5
  43f4a0:	bl	401ca0 <printf@plt>
  43f4a4:	ldr	w8, [sp, #48]
  43f4a8:	cbz	w8, 43f4bc <ferror@plt+0x3d78c>
  43f4ac:	ldr	x0, [sp, #24]
  43f4b0:	bl	401cf0 <gettext@plt>
  43f4b4:	ldr	w1, [sp, #48]
  43f4b8:	bl	401ca0 <printf@plt>
  43f4bc:	b	43f574 <ferror@plt+0x3d844>
  43f4c0:	ldur	w8, [x29, #-44]
  43f4c4:	mov	w9, #0xc0000000            	// #-1073741824
  43f4c8:	cmp	w8, w9
  43f4cc:	b.cs	43f4e8 <ferror@plt+0x3d7b8>  // b.hs, b.nlast
  43f4d0:	adrp	x0, 499000 <warn@@Base+0x27d44>
  43f4d4:	add	x0, x0, #0xffb
  43f4d8:	bl	401cf0 <gettext@plt>
  43f4dc:	ldur	w1, [x29, #-44]
  43f4e0:	bl	401ca0 <printf@plt>
  43f4e4:	b	43f524 <ferror@plt+0x3d7f4>
  43f4e8:	ldur	w8, [x29, #-44]
  43f4ec:	mov	w9, #0xe0000000            	// #-536870912
  43f4f0:	cmp	w8, w9
  43f4f4:	b.cs	43f510 <ferror@plt+0x3d7e0>  // b.hs, b.nlast
  43f4f8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f4fc:	add	x0, x0, #0x14
  43f500:	bl	401cf0 <gettext@plt>
  43f504:	ldur	w1, [x29, #-44]
  43f508:	bl	401ca0 <printf@plt>
  43f50c:	b	43f524 <ferror@plt+0x3d7f4>
  43f510:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f514:	add	x0, x0, #0x37
  43f518:	bl	401cf0 <gettext@plt>
  43f51c:	ldur	w1, [x29, #-44]
  43f520:	bl	401ca0 <printf@plt>
  43f524:	stur	wzr, [x29, #-40]
  43f528:	ldur	w8, [x29, #-40]
  43f52c:	ldr	w9, [sp, #48]
  43f530:	cmp	w8, w9
  43f534:	b.cs	43f568 <ferror@plt+0x3d838>  // b.hs, b.nlast
  43f538:	ldur	x8, [x29, #-24]
  43f53c:	ldur	w9, [x29, #-40]
  43f540:	mov	w10, w9
  43f544:	ldrb	w9, [x8, x10]
  43f548:	and	w1, w9, #0xff
  43f54c:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43f550:	add	x0, x0, #0x6d
  43f554:	bl	401ca0 <printf@plt>
  43f558:	ldur	w8, [x29, #-40]
  43f55c:	add	w8, w8, #0x1
  43f560:	stur	w8, [x29, #-40]
  43f564:	b	43f528 <ferror@plt+0x3d7f8>
  43f568:	adrp	x0, 481000 <warn@@Base+0xfd44>
  43f56c:	add	x0, x0, #0xfed
  43f570:	bl	401ca0 <printf@plt>
  43f574:	ldr	w8, [sp, #48]
  43f578:	ldur	w9, [x29, #-36]
  43f57c:	subs	w9, w9, #0x1
  43f580:	add	w8, w8, w9
  43f584:	ldur	w9, [x29, #-36]
  43f588:	subs	w9, w9, #0x1
  43f58c:	bic	w8, w8, w9
  43f590:	ldur	x10, [x29, #-24]
  43f594:	mov	w11, w8
  43f598:	ubfx	x11, x11, #0, #32
  43f59c:	add	x10, x10, x11
  43f5a0:	stur	x10, [x29, #-24]
  43f5a4:	ldur	x10, [x29, #-24]
  43f5a8:	ldur	x11, [x29, #-32]
  43f5ac:	cmp	x10, x11
  43f5b0:	b.ne	43f5b8 <ferror@plt+0x3d888>  // b.any
  43f5b4:	b	43f5e8 <ferror@plt+0x3d8b8>
  43f5b8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  43f5bc:	add	x8, x8, #0x540
  43f5c0:	ldr	w9, [x8]
  43f5c4:	cbz	w9, 43f5d8 <ferror@plt+0x3d8a8>
  43f5c8:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43f5cc:	add	x0, x0, #0x4f8
  43f5d0:	bl	401ca0 <printf@plt>
  43f5d4:	b	43f5e4 <ferror@plt+0x3d8b4>
  43f5d8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  43f5dc:	add	x0, x0, #0x6b6
  43f5e0:	bl	401ca0 <printf@plt>
  43f5e4:	b	43f004 <ferror@plt+0x3d2d4>
  43f5e8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  43f5ec:	add	x0, x0, #0xd8f
  43f5f0:	bl	401ca0 <printf@plt>
  43f5f4:	ldp	x29, x30, [sp, #96]
  43f5f8:	add	sp, sp, #0x70
  43f5fc:	ret
  43f600:	sub	sp, sp, #0x20
  43f604:	stp	x29, x30, [sp, #16]
  43f608:	add	x29, sp, #0x10
  43f60c:	stur	w0, [x29, #-4]
  43f610:	ldur	w8, [x29, #-4]
  43f614:	cbnz	w8, 43f62c <ferror@plt+0x3d8fc>
  43f618:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f61c:	add	x0, x0, #0x5d
  43f620:	bl	401cf0 <gettext@plt>
  43f624:	bl	401ca0 <printf@plt>
  43f628:	b	43f9b0 <ferror@plt+0x3dc80>
  43f62c:	ldur	w8, [x29, #-4]
  43f630:	cbz	w8, 43f9b0 <ferror@plt+0x3dc80>
  43f634:	ldur	w8, [x29, #-4]
  43f638:	ldur	w9, [x29, #-4]
  43f63c:	mov	w10, wzr
  43f640:	subs	w9, w10, w9
  43f644:	and	w8, w8, w9
  43f648:	str	w8, [sp, #8]
  43f64c:	ldr	w8, [sp, #8]
  43f650:	ldur	w9, [x29, #-4]
  43f654:	bic	w8, w9, w8
  43f658:	stur	w8, [x29, #-4]
  43f65c:	ldr	w8, [sp, #8]
  43f660:	cmp	w8, #0x1
  43f664:	str	w8, [sp, #4]
  43f668:	b.eq	43f7f4 <ferror@plt+0x3dac4>  // b.none
  43f66c:	b	43f670 <ferror@plt+0x3d940>
  43f670:	ldr	w8, [sp, #4]
  43f674:	cmp	w8, #0x2
  43f678:	b.eq	43f804 <ferror@plt+0x3dad4>  // b.none
  43f67c:	b	43f680 <ferror@plt+0x3d950>
  43f680:	ldr	w8, [sp, #4]
  43f684:	cmp	w8, #0x4
  43f688:	b.eq	43f814 <ferror@plt+0x3dae4>  // b.none
  43f68c:	b	43f690 <ferror@plt+0x3d960>
  43f690:	ldr	w8, [sp, #4]
  43f694:	cmp	w8, #0x8
  43f698:	b.eq	43f824 <ferror@plt+0x3daf4>  // b.none
  43f69c:	b	43f6a0 <ferror@plt+0x3d970>
  43f6a0:	ldr	w8, [sp, #4]
  43f6a4:	cmp	w8, #0x10
  43f6a8:	b.eq	43f834 <ferror@plt+0x3db04>  // b.none
  43f6ac:	b	43f6b0 <ferror@plt+0x3d980>
  43f6b0:	ldr	w8, [sp, #4]
  43f6b4:	cmp	w8, #0x20
  43f6b8:	b.eq	43f844 <ferror@plt+0x3db14>  // b.none
  43f6bc:	b	43f6c0 <ferror@plt+0x3d990>
  43f6c0:	ldr	w8, [sp, #4]
  43f6c4:	cmp	w8, #0x40
  43f6c8:	b.eq	43f854 <ferror@plt+0x3db24>  // b.none
  43f6cc:	b	43f6d0 <ferror@plt+0x3d9a0>
  43f6d0:	ldr	w8, [sp, #4]
  43f6d4:	cmp	w8, #0x80
  43f6d8:	b.eq	43f864 <ferror@plt+0x3db34>  // b.none
  43f6dc:	b	43f6e0 <ferror@plt+0x3d9b0>
  43f6e0:	ldr	w8, [sp, #4]
  43f6e4:	cmp	w8, #0x100
  43f6e8:	b.eq	43f874 <ferror@plt+0x3db44>  // b.none
  43f6ec:	b	43f6f0 <ferror@plt+0x3d9c0>
  43f6f0:	ldr	w8, [sp, #4]
  43f6f4:	cmp	w8, #0x200
  43f6f8:	b.eq	43f884 <ferror@plt+0x3db54>  // b.none
  43f6fc:	b	43f700 <ferror@plt+0x3d9d0>
  43f700:	ldr	w8, [sp, #4]
  43f704:	cmp	w8, #0x400
  43f708:	b.eq	43f894 <ferror@plt+0x3db64>  // b.none
  43f70c:	b	43f710 <ferror@plt+0x3d9e0>
  43f710:	ldr	w8, [sp, #4]
  43f714:	cmp	w8, #0x800
  43f718:	b.eq	43f8a4 <ferror@plt+0x3db74>  // b.none
  43f71c:	b	43f720 <ferror@plt+0x3d9f0>
  43f720:	ldr	w8, [sp, #4]
  43f724:	cmp	w8, #0x1, lsl #12
  43f728:	b.eq	43f8b4 <ferror@plt+0x3db84>  // b.none
  43f72c:	b	43f730 <ferror@plt+0x3da00>
  43f730:	ldr	w8, [sp, #4]
  43f734:	cmp	w8, #0x2, lsl #12
  43f738:	b.eq	43f8c4 <ferror@plt+0x3db94>  // b.none
  43f73c:	b	43f740 <ferror@plt+0x3da10>
  43f740:	ldr	w8, [sp, #4]
  43f744:	cmp	w8, #0x4, lsl #12
  43f748:	b.eq	43f8d4 <ferror@plt+0x3dba4>  // b.none
  43f74c:	b	43f750 <ferror@plt+0x3da20>
  43f750:	ldr	w8, [sp, #4]
  43f754:	cmp	w8, #0x8, lsl #12
  43f758:	b.eq	43f8e4 <ferror@plt+0x3dbb4>  // b.none
  43f75c:	b	43f760 <ferror@plt+0x3da30>
  43f760:	ldr	w8, [sp, #4]
  43f764:	cmp	w8, #0x10, lsl #12
  43f768:	b.eq	43f8f4 <ferror@plt+0x3dbc4>  // b.none
  43f76c:	b	43f770 <ferror@plt+0x3da40>
  43f770:	ldr	w8, [sp, #4]
  43f774:	cmp	w8, #0x20, lsl #12
  43f778:	b.eq	43f904 <ferror@plt+0x3dbd4>  // b.none
  43f77c:	b	43f780 <ferror@plt+0x3da50>
  43f780:	ldr	w8, [sp, #4]
  43f784:	cmp	w8, #0x40, lsl #12
  43f788:	b.eq	43f914 <ferror@plt+0x3dbe4>  // b.none
  43f78c:	b	43f790 <ferror@plt+0x3da60>
  43f790:	ldr	w8, [sp, #4]
  43f794:	cmp	w8, #0x80, lsl #12
  43f798:	b.eq	43f924 <ferror@plt+0x3dbf4>  // b.none
  43f79c:	b	43f7a0 <ferror@plt+0x3da70>
  43f7a0:	ldr	w8, [sp, #4]
  43f7a4:	cmp	w8, #0x100, lsl #12
  43f7a8:	b.eq	43f934 <ferror@plt+0x3dc04>  // b.none
  43f7ac:	b	43f7b0 <ferror@plt+0x3da80>
  43f7b0:	ldr	w8, [sp, #4]
  43f7b4:	cmp	w8, #0x200, lsl #12
  43f7b8:	b.eq	43f944 <ferror@plt+0x3dc14>  // b.none
  43f7bc:	b	43f7c0 <ferror@plt+0x3da90>
  43f7c0:	ldr	w8, [sp, #4]
  43f7c4:	cmp	w8, #0x400, lsl #12
  43f7c8:	b.eq	43f954 <ferror@plt+0x3dc24>  // b.none
  43f7cc:	b	43f7d0 <ferror@plt+0x3daa0>
  43f7d0:	ldr	w8, [sp, #4]
  43f7d4:	cmp	w8, #0x800, lsl #12
  43f7d8:	b.eq	43f964 <ferror@plt+0x3dc34>  // b.none
  43f7dc:	b	43f7e0 <ferror@plt+0x3dab0>
  43f7e0:	mov	w8, #0x1000000             	// #16777216
  43f7e4:	ldr	w9, [sp, #4]
  43f7e8:	cmp	w9, w8
  43f7ec:	b.eq	43f974 <ferror@plt+0x3dc44>  // b.none
  43f7f0:	b	43f984 <ferror@plt+0x3dc54>
  43f7f4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f7f8:	add	x0, x0, #0x64
  43f7fc:	bl	401ca0 <printf@plt>
  43f800:	b	43f998 <ferror@plt+0x3dc68>
  43f804:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f808:	add	x0, x0, #0x69
  43f80c:	bl	401ca0 <printf@plt>
  43f810:	b	43f998 <ferror@plt+0x3dc68>
  43f814:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f818:	add	x0, x0, #0x6d
  43f81c:	bl	401ca0 <printf@plt>
  43f820:	b	43f998 <ferror@plt+0x3dc68>
  43f824:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f828:	add	x0, x0, #0x73
  43f82c:	bl	401ca0 <printf@plt>
  43f830:	b	43f998 <ferror@plt+0x3dc68>
  43f834:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f838:	add	x0, x0, #0x72
  43f83c:	bl	401ca0 <printf@plt>
  43f840:	b	43f998 <ferror@plt+0x3dc68>
  43f844:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f848:	add	x0, x0, #0x78
  43f84c:	bl	401ca0 <printf@plt>
  43f850:	b	43f998 <ferror@plt+0x3dc68>
  43f854:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f858:	add	x0, x0, #0x7f
  43f85c:	bl	401ca0 <printf@plt>
  43f860:	b	43f998 <ferror@plt+0x3dc68>
  43f864:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f868:	add	x0, x0, #0x86
  43f86c:	bl	401ca0 <printf@plt>
  43f870:	b	43f998 <ferror@plt+0x3dc68>
  43f874:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f878:	add	x0, x0, #0x8a
  43f87c:	bl	401ca0 <printf@plt>
  43f880:	b	43f998 <ferror@plt+0x3dc68>
  43f884:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f888:	add	x0, x0, #0xff
  43f88c:	bl	401ca0 <printf@plt>
  43f890:	b	43f998 <ferror@plt+0x3dc68>
  43f894:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f898:	add	x0, x0, #0x8f
  43f89c:	bl	401ca0 <printf@plt>
  43f8a0:	b	43f998 <ferror@plt+0x3dc68>
  43f8a4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f8a8:	add	x0, x0, #0x97
  43f8ac:	bl	401ca0 <printf@plt>
  43f8b0:	b	43f998 <ferror@plt+0x3dc68>
  43f8b4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f8b8:	add	x0, x0, #0xa0
  43f8bc:	bl	401ca0 <printf@plt>
  43f8c0:	b	43f998 <ferror@plt+0x3dc68>
  43f8c4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f8c8:	add	x0, x0, #0xa9
  43f8cc:	bl	401ca0 <printf@plt>
  43f8d0:	b	43f998 <ferror@plt+0x3dc68>
  43f8d4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f8d8:	add	x0, x0, #0xb2
  43f8dc:	bl	401ca0 <printf@plt>
  43f8e0:	b	43f998 <ferror@plt+0x3dc68>
  43f8e4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f8e8:	add	x0, x0, #0xbb
  43f8ec:	bl	401ca0 <printf@plt>
  43f8f0:	b	43f998 <ferror@plt+0x3dc68>
  43f8f4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f8f8:	add	x0, x0, #0xc4
  43f8fc:	bl	401ca0 <printf@plt>
  43f900:	b	43f998 <ferror@plt+0x3dc68>
  43f904:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f908:	add	x0, x0, #0xcd
  43f90c:	bl	401ca0 <printf@plt>
  43f910:	b	43f998 <ferror@plt+0x3dc68>
  43f914:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f918:	add	x0, x0, #0xdb
  43f91c:	bl	401ca0 <printf@plt>
  43f920:	b	43f998 <ferror@plt+0x3dc68>
  43f924:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f928:	add	x0, x0, #0xe9
  43f92c:	bl	401ca0 <printf@plt>
  43f930:	b	43f998 <ferror@plt+0x3dc68>
  43f934:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f938:	add	x0, x0, #0xf7
  43f93c:	bl	401ca0 <printf@plt>
  43f940:	b	43f998 <ferror@plt+0x3dc68>
  43f944:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f948:	add	x0, x0, #0x103
  43f94c:	bl	401ca0 <printf@plt>
  43f950:	b	43f998 <ferror@plt+0x3dc68>
  43f954:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f958:	add	x0, x0, #0x10f
  43f95c:	bl	401ca0 <printf@plt>
  43f960:	b	43f998 <ferror@plt+0x3dc68>
  43f964:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f968:	add	x0, x0, #0x11c
  43f96c:	bl	401ca0 <printf@plt>
  43f970:	b	43f998 <ferror@plt+0x3dc68>
  43f974:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f978:	add	x0, x0, #0x128
  43f97c:	bl	401ca0 <printf@plt>
  43f980:	b	43f998 <ferror@plt+0x3dc68>
  43f984:	adrp	x0, 482000 <warn@@Base+0x10d44>
  43f988:	add	x0, x0, #0x837
  43f98c:	bl	401cf0 <gettext@plt>
  43f990:	ldr	w1, [sp, #8]
  43f994:	bl	401ca0 <printf@plt>
  43f998:	ldur	w8, [x29, #-4]
  43f99c:	cbz	w8, 43f9ac <ferror@plt+0x3dc7c>
  43f9a0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43f9a4:	add	x0, x0, #0x4f8
  43f9a8:	bl	401ca0 <printf@plt>
  43f9ac:	b	43f62c <ferror@plt+0x3d8fc>
  43f9b0:	ldp	x29, x30, [sp, #16]
  43f9b4:	add	sp, sp, #0x20
  43f9b8:	ret
  43f9bc:	sub	sp, sp, #0x20
  43f9c0:	stp	x29, x30, [sp, #16]
  43f9c4:	add	x29, sp, #0x10
  43f9c8:	stur	w0, [x29, #-4]
  43f9cc:	ldur	w8, [x29, #-4]
  43f9d0:	cbnz	w8, 43f9e8 <ferror@plt+0x3dcb8>
  43f9d4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43f9d8:	add	x0, x0, #0x5d
  43f9dc:	bl	401cf0 <gettext@plt>
  43f9e0:	bl	401ca0 <printf@plt>
  43f9e4:	b	43fa88 <ferror@plt+0x3dd58>
  43f9e8:	ldur	w8, [x29, #-4]
  43f9ec:	cbz	w8, 43fa88 <ferror@plt+0x3dd58>
  43f9f0:	ldur	w8, [x29, #-4]
  43f9f4:	ldur	w9, [x29, #-4]
  43f9f8:	mov	w10, wzr
  43f9fc:	subs	w9, w10, w9
  43fa00:	and	w8, w8, w9
  43fa04:	str	w8, [sp, #8]
  43fa08:	ldr	w8, [sp, #8]
  43fa0c:	ldur	w9, [x29, #-4]
  43fa10:	bic	w8, w9, w8
  43fa14:	stur	w8, [x29, #-4]
  43fa18:	ldr	w8, [sp, #8]
  43fa1c:	cmp	w8, #0x1
  43fa20:	str	w8, [sp, #4]
  43fa24:	b.eq	43fa3c <ferror@plt+0x3dd0c>  // b.none
  43fa28:	b	43fa2c <ferror@plt+0x3dcfc>
  43fa2c:	ldr	w8, [sp, #4]
  43fa30:	cmp	w8, #0x2
  43fa34:	b.eq	43fa4c <ferror@plt+0x3dd1c>  // b.none
  43fa38:	b	43fa5c <ferror@plt+0x3dd2c>
  43fa3c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fa40:	add	x0, x0, #0x134
  43fa44:	bl	401ca0 <printf@plt>
  43fa48:	b	43fa70 <ferror@plt+0x3dd40>
  43fa4c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fa50:	add	x0, x0, #0x138
  43fa54:	bl	401ca0 <printf@plt>
  43fa58:	b	43fa70 <ferror@plt+0x3dd40>
  43fa5c:	adrp	x0, 482000 <warn@@Base+0x10d44>
  43fa60:	add	x0, x0, #0x837
  43fa64:	bl	401cf0 <gettext@plt>
  43fa68:	ldr	w1, [sp, #8]
  43fa6c:	bl	401ca0 <printf@plt>
  43fa70:	ldur	w8, [x29, #-4]
  43fa74:	cbz	w8, 43fa84 <ferror@plt+0x3dd54>
  43fa78:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43fa7c:	add	x0, x0, #0x4f8
  43fa80:	bl	401ca0 <printf@plt>
  43fa84:	b	43f9e8 <ferror@plt+0x3dcb8>
  43fa88:	ldp	x29, x30, [sp, #16]
  43fa8c:	add	sp, sp, #0x20
  43fa90:	ret
  43fa94:	sub	sp, sp, #0x20
  43fa98:	stp	x29, x30, [sp, #16]
  43fa9c:	add	x29, sp, #0x10
  43faa0:	stur	w0, [x29, #-4]
  43faa4:	ldur	w8, [x29, #-4]
  43faa8:	cbnz	w8, 43fac0 <ferror@plt+0x3dd90>
  43faac:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fab0:	add	x0, x0, #0x5d
  43fab4:	bl	401cf0 <gettext@plt>
  43fab8:	bl	401ca0 <printf@plt>
  43fabc:	b	43fc60 <ferror@plt+0x3df30>
  43fac0:	ldur	w8, [x29, #-4]
  43fac4:	cbz	w8, 43fc60 <ferror@plt+0x3df30>
  43fac8:	ldur	w8, [x29, #-4]
  43facc:	ldur	w9, [x29, #-4]
  43fad0:	mov	w10, wzr
  43fad4:	subs	w9, w10, w9
  43fad8:	and	w8, w8, w9
  43fadc:	str	w8, [sp, #8]
  43fae0:	ldr	w8, [sp, #8]
  43fae4:	ldur	w9, [x29, #-4]
  43fae8:	bic	w8, w9, w8
  43faec:	stur	w8, [x29, #-4]
  43faf0:	ldr	w8, [sp, #8]
  43faf4:	cmp	w8, #0x1
  43faf8:	str	w8, [sp, #4]
  43fafc:	b.eq	43fb94 <ferror@plt+0x3de64>  // b.none
  43fb00:	b	43fb04 <ferror@plt+0x3ddd4>
  43fb04:	ldr	w8, [sp, #4]
  43fb08:	cmp	w8, #0x2
  43fb0c:	b.eq	43fba4 <ferror@plt+0x3de74>  // b.none
  43fb10:	b	43fb14 <ferror@plt+0x3dde4>
  43fb14:	ldr	w8, [sp, #4]
  43fb18:	cmp	w8, #0x4
  43fb1c:	b.eq	43fbb4 <ferror@plt+0x3de84>  // b.none
  43fb20:	b	43fb24 <ferror@plt+0x3ddf4>
  43fb24:	ldr	w8, [sp, #4]
  43fb28:	cmp	w8, #0x8
  43fb2c:	b.eq	43fbc4 <ferror@plt+0x3de94>  // b.none
  43fb30:	b	43fb34 <ferror@plt+0x3de04>
  43fb34:	ldr	w8, [sp, #4]
  43fb38:	cmp	w8, #0x10
  43fb3c:	b.eq	43fbd4 <ferror@plt+0x3dea4>  // b.none
  43fb40:	b	43fb44 <ferror@plt+0x3de14>
  43fb44:	ldr	w8, [sp, #4]
  43fb48:	cmp	w8, #0x20
  43fb4c:	b.eq	43fbe4 <ferror@plt+0x3deb4>  // b.none
  43fb50:	b	43fb54 <ferror@plt+0x3de24>
  43fb54:	ldr	w8, [sp, #4]
  43fb58:	cmp	w8, #0x40
  43fb5c:	b.eq	43fbf4 <ferror@plt+0x3dec4>  // b.none
  43fb60:	b	43fb64 <ferror@plt+0x3de34>
  43fb64:	ldr	w8, [sp, #4]
  43fb68:	cmp	w8, #0x80
  43fb6c:	b.eq	43fc04 <ferror@plt+0x3ded4>  // b.none
  43fb70:	b	43fb74 <ferror@plt+0x3de44>
  43fb74:	ldr	w8, [sp, #4]
  43fb78:	cmp	w8, #0x100
  43fb7c:	b.eq	43fc14 <ferror@plt+0x3dee4>  // b.none
  43fb80:	b	43fb84 <ferror@plt+0x3de54>
  43fb84:	ldr	w8, [sp, #4]
  43fb88:	cmp	w8, #0x200
  43fb8c:	b.eq	43fc24 <ferror@plt+0x3def4>  // b.none
  43fb90:	b	43fc34 <ferror@plt+0x3df04>
  43fb94:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fb98:	add	x0, x0, #0x13e
  43fb9c:	bl	401ca0 <printf@plt>
  43fba0:	b	43fc48 <ferror@plt+0x3df18>
  43fba4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fba8:	add	x0, x0, #0x142
  43fbac:	bl	401ca0 <printf@plt>
  43fbb0:	b	43fc48 <ferror@plt+0x3df18>
  43fbb4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fbb8:	add	x0, x0, #0x146
  43fbbc:	bl	401ca0 <printf@plt>
  43fbc0:	b	43fc48 <ferror@plt+0x3df18>
  43fbc4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fbc8:	add	x0, x0, #0x14a
  43fbcc:	bl	401ca0 <printf@plt>
  43fbd0:	b	43fc48 <ferror@plt+0x3df18>
  43fbd4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fbd8:	add	x0, x0, #0x14e
  43fbdc:	bl	401ca0 <printf@plt>
  43fbe0:	b	43fc48 <ferror@plt+0x3df18>
  43fbe4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fbe8:	add	x0, x0, #0x152
  43fbec:	bl	401ca0 <printf@plt>
  43fbf0:	b	43fc48 <ferror@plt+0x3df18>
  43fbf4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fbf8:	add	x0, x0, #0x156
  43fbfc:	bl	401ca0 <printf@plt>
  43fc00:	b	43fc48 <ferror@plt+0x3df18>
  43fc04:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fc08:	add	x0, x0, #0x15b
  43fc0c:	bl	401ca0 <printf@plt>
  43fc10:	b	43fc48 <ferror@plt+0x3df18>
  43fc14:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fc18:	add	x0, x0, #0x161
  43fc1c:	bl	401ca0 <printf@plt>
  43fc20:	b	43fc48 <ferror@plt+0x3df18>
  43fc24:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fc28:	add	x0, x0, #0x16a
  43fc2c:	bl	401ca0 <printf@plt>
  43fc30:	b	43fc48 <ferror@plt+0x3df18>
  43fc34:	adrp	x0, 482000 <warn@@Base+0x10d44>
  43fc38:	add	x0, x0, #0x837
  43fc3c:	bl	401cf0 <gettext@plt>
  43fc40:	ldr	w1, [sp, #8]
  43fc44:	bl	401ca0 <printf@plt>
  43fc48:	ldur	w8, [x29, #-4]
  43fc4c:	cbz	w8, 43fc5c <ferror@plt+0x3df2c>
  43fc50:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43fc54:	add	x0, x0, #0x4f8
  43fc58:	bl	401ca0 <printf@plt>
  43fc5c:	b	43fac0 <ferror@plt+0x3dd90>
  43fc60:	ldp	x29, x30, [sp, #16]
  43fc64:	add	sp, sp, #0x20
  43fc68:	ret
  43fc6c:	sub	sp, sp, #0x20
  43fc70:	stp	x29, x30, [sp, #16]
  43fc74:	add	x29, sp, #0x10
  43fc78:	stur	w0, [x29, #-4]
  43fc7c:	ldur	w8, [x29, #-4]
  43fc80:	cbz	w8, 43ff1c <ferror@plt+0x3e1ec>
  43fc84:	ldur	w8, [x29, #-4]
  43fc88:	ldur	w9, [x29, #-4]
  43fc8c:	mov	w10, wzr
  43fc90:	subs	w9, w10, w9
  43fc94:	and	w8, w8, w9
  43fc98:	str	w8, [sp, #8]
  43fc9c:	ldr	w8, [sp, #8]
  43fca0:	ldur	w9, [x29, #-4]
  43fca4:	bic	w8, w9, w8
  43fca8:	stur	w8, [x29, #-4]
  43fcac:	ldr	w8, [sp, #8]
  43fcb0:	cmp	w8, #0x1
  43fcb4:	str	w8, [sp, #4]
  43fcb8:	b.eq	43fdd0 <ferror@plt+0x3e0a0>  // b.none
  43fcbc:	b	43fcc0 <ferror@plt+0x3df90>
  43fcc0:	ldr	w8, [sp, #4]
  43fcc4:	cmp	w8, #0x2
  43fcc8:	b.eq	43fde0 <ferror@plt+0x3e0b0>  // b.none
  43fccc:	b	43fcd0 <ferror@plt+0x3dfa0>
  43fcd0:	ldr	w8, [sp, #4]
  43fcd4:	cmp	w8, #0x4
  43fcd8:	b.eq	43fdf0 <ferror@plt+0x3e0c0>  // b.none
  43fcdc:	b	43fce0 <ferror@plt+0x3dfb0>
  43fce0:	ldr	w8, [sp, #4]
  43fce4:	cmp	w8, #0x8
  43fce8:	b.eq	43fe00 <ferror@plt+0x3e0d0>  // b.none
  43fcec:	b	43fcf0 <ferror@plt+0x3dfc0>
  43fcf0:	ldr	w8, [sp, #4]
  43fcf4:	cmp	w8, #0x10
  43fcf8:	b.eq	43fe10 <ferror@plt+0x3e0e0>  // b.none
  43fcfc:	b	43fd00 <ferror@plt+0x3dfd0>
  43fd00:	ldr	w8, [sp, #4]
  43fd04:	cmp	w8, #0x20
  43fd08:	b.eq	43fe20 <ferror@plt+0x3e0f0>  // b.none
  43fd0c:	b	43fd10 <ferror@plt+0x3dfe0>
  43fd10:	ldr	w8, [sp, #4]
  43fd14:	cmp	w8, #0x40
  43fd18:	b.eq	43fe30 <ferror@plt+0x3e100>  // b.none
  43fd1c:	b	43fd20 <ferror@plt+0x3dff0>
  43fd20:	ldr	w8, [sp, #4]
  43fd24:	cmp	w8, #0x80
  43fd28:	b.eq	43fe40 <ferror@plt+0x3e110>  // b.none
  43fd2c:	b	43fd30 <ferror@plt+0x3e000>
  43fd30:	ldr	w8, [sp, #4]
  43fd34:	cmp	w8, #0x100
  43fd38:	b.eq	43fe50 <ferror@plt+0x3e120>  // b.none
  43fd3c:	b	43fd40 <ferror@plt+0x3e010>
  43fd40:	ldr	w8, [sp, #4]
  43fd44:	cmp	w8, #0x200
  43fd48:	b.eq	43fe60 <ferror@plt+0x3e130>  // b.none
  43fd4c:	b	43fd50 <ferror@plt+0x3e020>
  43fd50:	ldr	w8, [sp, #4]
  43fd54:	cmp	w8, #0x400
  43fd58:	b.eq	43fe70 <ferror@plt+0x3e140>  // b.none
  43fd5c:	b	43fd60 <ferror@plt+0x3e030>
  43fd60:	ldr	w8, [sp, #4]
  43fd64:	cmp	w8, #0x800
  43fd68:	b.eq	43fe80 <ferror@plt+0x3e150>  // b.none
  43fd6c:	b	43fd70 <ferror@plt+0x3e040>
  43fd70:	ldr	w8, [sp, #4]
  43fd74:	cmp	w8, #0x1, lsl #12
  43fd78:	b.eq	43fe90 <ferror@plt+0x3e160>  // b.none
  43fd7c:	b	43fd80 <ferror@plt+0x3e050>
  43fd80:	ldr	w8, [sp, #4]
  43fd84:	cmp	w8, #0x2, lsl #12
  43fd88:	b.eq	43fea0 <ferror@plt+0x3e170>  // b.none
  43fd8c:	b	43fd90 <ferror@plt+0x3e060>
  43fd90:	ldr	w8, [sp, #4]
  43fd94:	cmp	w8, #0x4, lsl #12
  43fd98:	b.eq	43feb0 <ferror@plt+0x3e180>  // b.none
  43fd9c:	b	43fda0 <ferror@plt+0x3e070>
  43fda0:	ldr	w8, [sp, #4]
  43fda4:	cmp	w8, #0x8, lsl #12
  43fda8:	b.eq	43fec0 <ferror@plt+0x3e190>  // b.none
  43fdac:	b	43fdb0 <ferror@plt+0x3e080>
  43fdb0:	ldr	w8, [sp, #4]
  43fdb4:	cmp	w8, #0x10, lsl #12
  43fdb8:	b.eq	43fed0 <ferror@plt+0x3e1a0>  // b.none
  43fdbc:	b	43fdc0 <ferror@plt+0x3e090>
  43fdc0:	ldr	w8, [sp, #4]
  43fdc4:	cmp	w8, #0x20, lsl #12
  43fdc8:	b.eq	43fee0 <ferror@plt+0x3e1b0>  // b.none
  43fdcc:	b	43fef0 <ferror@plt+0x3e1c0>
  43fdd0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fdd4:	add	x0, x0, #0x171
  43fdd8:	bl	401ca0 <printf@plt>
  43fddc:	b	43ff04 <ferror@plt+0x3e1d4>
  43fde0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fde4:	add	x0, x0, #0x176
  43fde8:	bl	401ca0 <printf@plt>
  43fdec:	b	43ff04 <ferror@plt+0x3e1d4>
  43fdf0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fdf4:	add	x0, x0, #0x17a
  43fdf8:	bl	401ca0 <printf@plt>
  43fdfc:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe00:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe04:	add	x0, x0, #0x69
  43fe08:	bl	401ca0 <printf@plt>
  43fe0c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe10:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe14:	add	x0, x0, #0x6d
  43fe18:	bl	401ca0 <printf@plt>
  43fe1c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe20:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe24:	add	x0, x0, #0x73
  43fe28:	bl	401ca0 <printf@plt>
  43fe2c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe30:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe34:	add	x0, x0, #0x72
  43fe38:	bl	401ca0 <printf@plt>
  43fe3c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe40:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe44:	add	x0, x0, #0x78
  43fe48:	bl	401ca0 <printf@plt>
  43fe4c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe50:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe54:	add	x0, x0, #0x7f
  43fe58:	bl	401ca0 <printf@plt>
  43fe5c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe60:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe64:	add	x0, x0, #0x86
  43fe68:	bl	401ca0 <printf@plt>
  43fe6c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe70:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe74:	add	x0, x0, #0x8a
  43fe78:	bl	401ca0 <printf@plt>
  43fe7c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe80:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe84:	add	x0, x0, #0x8f
  43fe88:	bl	401ca0 <printf@plt>
  43fe8c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fe90:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fe94:	add	x0, x0, #0x97
  43fe98:	bl	401ca0 <printf@plt>
  43fe9c:	b	43ff04 <ferror@plt+0x3e1d4>
  43fea0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fea4:	add	x0, x0, #0xa0
  43fea8:	bl	401ca0 <printf@plt>
  43feac:	b	43ff04 <ferror@plt+0x3e1d4>
  43feb0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43feb4:	add	x0, x0, #0xa9
  43feb8:	bl	401ca0 <printf@plt>
  43febc:	b	43ff04 <ferror@plt+0x3e1d4>
  43fec0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fec4:	add	x0, x0, #0xb2
  43fec8:	bl	401ca0 <printf@plt>
  43fecc:	b	43ff04 <ferror@plt+0x3e1d4>
  43fed0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fed4:	add	x0, x0, #0xbb
  43fed8:	bl	401ca0 <printf@plt>
  43fedc:	b	43ff04 <ferror@plt+0x3e1d4>
  43fee0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43fee4:	add	x0, x0, #0xc4
  43fee8:	bl	401ca0 <printf@plt>
  43feec:	b	43ff04 <ferror@plt+0x3e1d4>
  43fef0:	adrp	x0, 482000 <warn@@Base+0x10d44>
  43fef4:	add	x0, x0, #0x837
  43fef8:	bl	401cf0 <gettext@plt>
  43fefc:	ldr	w1, [sp, #8]
  43ff00:	bl	401ca0 <printf@plt>
  43ff04:	ldur	w8, [x29, #-4]
  43ff08:	cbz	w8, 43ff18 <ferror@plt+0x3e1e8>
  43ff0c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43ff10:	add	x0, x0, #0x4f8
  43ff14:	bl	401ca0 <printf@plt>
  43ff18:	b	43fc7c <ferror@plt+0x3df4c>
  43ff1c:	ldp	x29, x30, [sp, #16]
  43ff20:	add	sp, sp, #0x20
  43ff24:	ret
  43ff28:	sub	sp, sp, #0x20
  43ff2c:	stp	x29, x30, [sp, #16]
  43ff30:	add	x29, sp, #0x10
  43ff34:	stur	w0, [x29, #-4]
  43ff38:	ldur	w8, [x29, #-4]
  43ff3c:	cbz	w8, 43ffd8 <ferror@plt+0x3e2a8>
  43ff40:	ldur	w8, [x29, #-4]
  43ff44:	ldur	w9, [x29, #-4]
  43ff48:	mov	w10, wzr
  43ff4c:	subs	w9, w10, w9
  43ff50:	and	w8, w8, w9
  43ff54:	str	w8, [sp, #8]
  43ff58:	ldr	w8, [sp, #8]
  43ff5c:	ldur	w9, [x29, #-4]
  43ff60:	bic	w8, w9, w8
  43ff64:	stur	w8, [x29, #-4]
  43ff68:	ldr	w8, [sp, #8]
  43ff6c:	cmp	w8, #0x1
  43ff70:	str	w8, [sp, #4]
  43ff74:	b.eq	43ff8c <ferror@plt+0x3e25c>  // b.none
  43ff78:	b	43ff7c <ferror@plt+0x3e24c>
  43ff7c:	ldr	w8, [sp, #4]
  43ff80:	cmp	w8, #0x2
  43ff84:	b.eq	43ff9c <ferror@plt+0x3e26c>  // b.none
  43ff88:	b	43ffac <ferror@plt+0x3e27c>
  43ff8c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ff90:	add	x0, x0, #0x17e
  43ff94:	bl	401ca0 <printf@plt>
  43ff98:	b	43ffc0 <ferror@plt+0x3e290>
  43ff9c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  43ffa0:	add	x0, x0, #0x182
  43ffa4:	bl	401ca0 <printf@plt>
  43ffa8:	b	43ffc0 <ferror@plt+0x3e290>
  43ffac:	adrp	x0, 482000 <warn@@Base+0x10d44>
  43ffb0:	add	x0, x0, #0x837
  43ffb4:	bl	401cf0 <gettext@plt>
  43ffb8:	ldr	w1, [sp, #8]
  43ffbc:	bl	401ca0 <printf@plt>
  43ffc0:	ldur	w8, [x29, #-4]
  43ffc4:	cbz	w8, 43ffd4 <ferror@plt+0x3e2a4>
  43ffc8:	adrp	x0, 485000 <warn@@Base+0x13d44>
  43ffcc:	add	x0, x0, #0x4f8
  43ffd0:	bl	401ca0 <printf@plt>
  43ffd4:	b	43ff38 <ferror@plt+0x3e208>
  43ffd8:	ldp	x29, x30, [sp, #16]
  43ffdc:	add	sp, sp, #0x20
  43ffe0:	ret
  43ffe4:	sub	sp, sp, #0xb0
  43ffe8:	stp	x29, x30, [sp, #160]
  43ffec:	add	x29, sp, #0xa0
  43fff0:	mov	x8, xzr
  43fff4:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  43fff8:	add	x9, x9, #0x918
  43fffc:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  440000:	add	x10, x10, #0x930
  440004:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  440008:	add	x11, x11, #0x920
  44000c:	adrp	x12, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  440010:	add	x12, x12, #0x938
  440014:	stur	x0, [x29, #-16]
  440018:	stur	x1, [x29, #-24]
  44001c:	stur	w2, [x29, #-28]
  440020:	stur	x3, [x29, #-40]
  440024:	stur	x8, [x29, #-48]
  440028:	ldur	x8, [x29, #-16]
  44002c:	ldr	x8, [x8, #112]
  440030:	str	x9, [sp, #80]
  440034:	str	x10, [sp, #72]
  440038:	str	x11, [sp, #64]
  44003c:	str	x12, [sp, #56]
  440040:	cbz	x8, 4401d4 <ferror@plt+0x3e4a4>
  440044:	ldr	x8, [sp, #80]
  440048:	ldr	x9, [x8]
  44004c:	cbz	x9, 440064 <ferror@plt+0x3e334>
  440050:	ldur	x8, [x29, #-16]
  440054:	ldr	x9, [sp, #80]
  440058:	ldr	x10, [x9]
  44005c:	cmp	x8, x10
  440060:	b.eq	4401d4 <ferror@plt+0x3e4a4>  // b.none
  440064:	ldur	x8, [x29, #-16]
  440068:	ldr	x8, [x8, #112]
  44006c:	stur	x8, [x29, #-64]
  440070:	ldur	x8, [x29, #-64]
  440074:	ldur	x9, [x29, #-16]
  440078:	ldr	x9, [x9, #112]
  44007c:	ldur	x10, [x29, #-16]
  440080:	ldr	w11, [x10, #100]
  440084:	mov	w10, w11
  440088:	mov	x12, #0x50                  	// #80
  44008c:	mul	x10, x12, x10
  440090:	add	x9, x9, x10
  440094:	cmp	x8, x9
  440098:	b.cs	4401c8 <ferror@plt+0x3e498>  // b.hs, b.nlast
  44009c:	ldur	x8, [x29, #-64]
  4400a0:	ldr	w9, [x8, #4]
  4400a4:	cmp	w9, #0x2
  4400a8:	b.ne	4401b8 <ferror@plt+0x3e488>  // b.any
  4400ac:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4400b0:	add	x8, x8, #0x8e4
  4400b4:	ldr	w9, [x8]
  4400b8:	cbz	w9, 4400d4 <ferror@plt+0x3e3a4>
  4400bc:	ldur	x0, [x29, #-16]
  4400c0:	ldur	x1, [x29, #-64]
  4400c4:	ldr	x2, [sp, #56]
  4400c8:	bl	4055ec <ferror@plt+0x38bc>
  4400cc:	str	x0, [sp, #48]
  4400d0:	b	4400e8 <ferror@plt+0x3e3b8>
  4400d4:	ldur	x0, [x29, #-16]
  4400d8:	ldur	x1, [x29, #-64]
  4400dc:	ldr	x2, [sp, #56]
  4400e0:	bl	405bdc <ferror@plt+0x3eac>
  4400e4:	str	x0, [sp, #48]
  4400e8:	ldr	x8, [sp, #48]
  4400ec:	ldr	x9, [sp, #72]
  4400f0:	str	x8, [x9]
  4400f4:	ldur	x8, [x29, #-64]
  4400f8:	ldr	w10, [x8, #40]
  4400fc:	ldur	x8, [x29, #-16]
  440100:	ldr	w11, [x8, #100]
  440104:	cmp	w10, w11
  440108:	b.cs	4401b8 <ferror@plt+0x3e488>  // b.hs, b.nlast
  44010c:	ldur	x8, [x29, #-16]
  440110:	ldr	x8, [x8, #112]
  440114:	ldur	x9, [x29, #-64]
  440118:	ldr	w10, [x9, #40]
  44011c:	mov	w9, w10
  440120:	mov	x11, #0x50                  	// #80
  440124:	mul	x9, x11, x9
  440128:	add	x8, x8, x9
  44012c:	stur	x8, [x29, #-72]
  440130:	ldur	x1, [x29, #-16]
  440134:	ldur	x8, [x29, #-72]
  440138:	ldr	x2, [x8, #24]
  44013c:	ldur	x8, [x29, #-72]
  440140:	ldr	x4, [x8, #32]
  440144:	adrp	x0, 486000 <warn@@Base+0x14d44>
  440148:	add	x0, x0, #0x9b4
  44014c:	str	x1, [sp, #40]
  440150:	str	x2, [sp, #32]
  440154:	str	x4, [sp, #24]
  440158:	bl	401cf0 <gettext@plt>
  44015c:	mov	x8, xzr
  440160:	str	x0, [sp, #16]
  440164:	mov	x0, x8
  440168:	ldr	x1, [sp, #40]
  44016c:	ldr	x2, [sp, #32]
  440170:	mov	x3, #0x1                   	// #1
  440174:	ldr	x4, [sp, #24]
  440178:	ldr	x5, [sp, #16]
  44017c:	bl	4020ec <ferror@plt+0x3bc>
  440180:	ldr	x8, [sp, #64]
  440184:	str	x0, [x8]
  440188:	ldr	x9, [x8]
  44018c:	cbz	x9, 4401a0 <ferror@plt+0x3e470>
  440190:	ldur	x8, [x29, #-72]
  440194:	ldr	x8, [x8, #32]
  440198:	str	x8, [sp, #8]
  44019c:	b	4401a8 <ferror@plt+0x3e478>
  4401a0:	mov	x8, xzr
  4401a4:	str	x8, [sp, #8]
  4401a8:	ldr	x8, [sp, #8]
  4401ac:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4401b0:	add	x9, x9, #0x928
  4401b4:	str	x8, [x9]
  4401b8:	ldur	x8, [x29, #-64]
  4401bc:	add	x8, x8, #0x50
  4401c0:	stur	x8, [x29, #-64]
  4401c4:	b	440070 <ferror@plt+0x3e340>
  4401c8:	ldur	x8, [x29, #-16]
  4401cc:	ldr	x9, [sp, #80]
  4401d0:	str	x8, [x9]
  4401d4:	ldr	x8, [sp, #72]
  4401d8:	ldr	x9, [x8]
  4401dc:	cbz	x9, 4401ec <ferror@plt+0x3e4bc>
  4401e0:	ldr	x8, [sp, #64]
  4401e4:	ldr	x9, [x8]
  4401e8:	cbnz	x9, 4401f8 <ferror@plt+0x3e4c8>
  4401ec:	mov	x8, xzr
  4401f0:	stur	x8, [x29, #-8]
  4401f4:	b	440434 <ferror@plt+0x3e704>
  4401f8:	ldr	x8, [sp, #72]
  4401fc:	ldr	x9, [x8]
  440200:	stur	x9, [x29, #-56]
  440204:	ldur	x8, [x29, #-56]
  440208:	ldr	x9, [sp, #72]
  44020c:	ldr	x10, [x9]
  440210:	ldr	x11, [sp, #56]
  440214:	ldr	x12, [x11]
  440218:	mov	x13, #0x20                  	// #32
  44021c:	mul	x12, x13, x12
  440220:	add	x10, x10, x12
  440224:	cmp	x8, x10
  440228:	b.cs	440400 <ferror@plt+0x3e6d0>  // b.hs, b.nlast
  44022c:	ldur	x8, [x29, #-56]
  440230:	ldr	x8, [x8]
  440234:	ldur	x9, [x29, #-24]
  440238:	cmp	x8, x9
  44023c:	b.ne	4403f0 <ferror@plt+0x3e6c0>  // b.any
  440240:	ldur	x8, [x29, #-56]
  440244:	ldr	x8, [x8, #16]
  440248:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44024c:	add	x9, x9, #0x928
  440250:	ldr	x9, [x9]
  440254:	cmp	x8, x9
  440258:	b.cc	440260 <ferror@plt+0x3e530>  // b.lo, b.ul, b.last
  44025c:	b	4403f0 <ferror@plt+0x3e6c0>
  440260:	ldr	x8, [sp, #64]
  440264:	ldr	x9, [x8]
  440268:	ldur	x10, [x29, #-56]
  44026c:	ldr	x10, [x10, #16]
  440270:	ldrb	w11, [x9, x10]
  440274:	cbnz	w11, 44027c <ferror@plt+0x3e54c>
  440278:	b	4403f0 <ferror@plt+0x3e6c0>
  44027c:	ldr	x8, [sp, #64]
  440280:	ldr	x9, [x8]
  440284:	ldur	x10, [x29, #-56]
  440288:	ldr	x10, [x10, #16]
  44028c:	ldrb	w11, [x9, x10]
  440290:	cmp	w11, #0x24
  440294:	b.ne	4402d4 <ferror@plt+0x3e5a4>  // b.any
  440298:	ldr	x8, [sp, #64]
  44029c:	ldr	x9, [x8]
  4402a0:	ldur	x10, [x29, #-56]
  4402a4:	ldr	x10, [x10, #16]
  4402a8:	add	x10, x10, #0x1
  4402ac:	ldrb	w11, [x9, x10]
  4402b0:	cbz	w11, 4402d4 <ferror@plt+0x3e5a4>
  4402b4:	ldr	x8, [sp, #64]
  4402b8:	ldr	x9, [x8]
  4402bc:	ldur	x10, [x29, #-56]
  4402c0:	ldr	x10, [x10, #16]
  4402c4:	add	x10, x10, #0x2
  4402c8:	ldrb	w11, [x9, x10]
  4402cc:	cbnz	w11, 4402d4 <ferror@plt+0x3e5a4>
  4402d0:	b	4403f0 <ferror@plt+0x3e6c0>
  4402d4:	ldur	w8, [x29, #-28]
  4402d8:	cbz	w8, 4403cc <ferror@plt+0x3e69c>
  4402dc:	ldur	x8, [x29, #-56]
  4402e0:	ldrb	w9, [x8, #24]
  4402e4:	and	w9, w9, #0xf
  4402e8:	cmp	w9, #0x1
  4402ec:	str	w9, [sp, #4]
  4402f0:	b.eq	440320 <ferror@plt+0x3e5f0>  // b.none
  4402f4:	b	4402f8 <ferror@plt+0x3e5c8>
  4402f8:	ldr	w8, [sp, #4]
  4402fc:	cmp	w8, #0x2
  440300:	b.eq	440358 <ferror@plt+0x3e628>  // b.none
  440304:	b	440308 <ferror@plt+0x3e5d8>
  440308:	ldr	w8, [sp, #4]
  44030c:	cmp	w8, #0x4
  440310:	cset	w9, eq  // eq = none
  440314:	eor	w9, w9, #0x1
  440318:	tbnz	w9, #0, 44035c <ferror@plt+0x3e62c>
  44031c:	b	440320 <ferror@plt+0x3e5f0>
  440320:	ldur	x8, [x29, #-56]
  440324:	stur	x8, [x29, #-48]
  440328:	ldur	x8, [x29, #-56]
  44032c:	ldr	x8, [x8, #8]
  440330:	cbz	x8, 440354 <ferror@plt+0x3e624>
  440334:	ldr	x8, [sp, #72]
  440338:	ldr	x9, [x8]
  44033c:	ldr	x10, [sp, #56]
  440340:	ldr	x11, [x10]
  440344:	mov	x12, #0x20                  	// #32
  440348:	mul	x11, x12, x11
  44034c:	add	x9, x9, x11
  440350:	stur	x9, [x29, #-56]
  440354:	b	4403f0 <ferror@plt+0x3e6c0>
  440358:	b	4403f0 <ferror@plt+0x3e6c0>
  44035c:	ldur	x8, [x29, #-56]
  440360:	ldrb	w9, [x8, #24]
  440364:	lsr	w9, w9, #4
  440368:	str	w9, [sp]
  44036c:	cbz	w9, 4403b4 <ferror@plt+0x3e684>
  440370:	b	440374 <ferror@plt+0x3e644>
  440374:	ldr	w8, [sp]
  440378:	cmp	w8, #0x1
  44037c:	cset	w9, eq  // eq = none
  440380:	eor	w9, w9, #0x1
  440384:	tbnz	w9, #0, 4403c8 <ferror@plt+0x3e698>
  440388:	b	44038c <ferror@plt+0x3e65c>
  44038c:	ldur	x8, [x29, #-48]
  440390:	cbz	x8, 4403a8 <ferror@plt+0x3e678>
  440394:	ldur	x8, [x29, #-48]
  440398:	ldrb	w9, [x8, #24]
  44039c:	and	w9, w9, #0xf
  4403a0:	cmp	w9, #0x1
  4403a4:	b.eq	4403b0 <ferror@plt+0x3e680>  // b.none
  4403a8:	ldur	x8, [x29, #-56]
  4403ac:	stur	x8, [x29, #-48]
  4403b0:	b	4403c8 <ferror@plt+0x3e698>
  4403b4:	ldur	x8, [x29, #-48]
  4403b8:	cbnz	x8, 4403c4 <ferror@plt+0x3e694>
  4403bc:	ldur	x8, [x29, #-56]
  4403c0:	stur	x8, [x29, #-48]
  4403c4:	b	4403c8 <ferror@plt+0x3e698>
  4403c8:	b	4403f0 <ferror@plt+0x3e6c0>
  4403cc:	ldur	x8, [x29, #-56]
  4403d0:	ldrb	w9, [x8, #24]
  4403d4:	and	w9, w9, #0xf
  4403d8:	cmp	w9, #0x2
  4403dc:	b.eq	4403e4 <ferror@plt+0x3e6b4>  // b.none
  4403e0:	b	4403f0 <ferror@plt+0x3e6c0>
  4403e4:	ldur	x8, [x29, #-56]
  4403e8:	stur	x8, [x29, #-48]
  4403ec:	b	440400 <ferror@plt+0x3e6d0>
  4403f0:	ldur	x8, [x29, #-56]
  4403f4:	add	x8, x8, #0x20
  4403f8:	stur	x8, [x29, #-56]
  4403fc:	b	440204 <ferror@plt+0x3e4d4>
  440400:	ldur	x8, [x29, #-48]
  440404:	cbz	x8, 44042c <ferror@plt+0x3e6fc>
  440408:	ldur	x8, [x29, #-40]
  44040c:	cbz	x8, 44042c <ferror@plt+0x3e6fc>
  440410:	ldr	x8, [sp, #64]
  440414:	ldr	x9, [x8]
  440418:	ldur	x10, [x29, #-48]
  44041c:	ldr	x10, [x10, #16]
  440420:	add	x9, x9, x10
  440424:	ldur	x10, [x29, #-40]
  440428:	str	x9, [x10]
  44042c:	ldur	x8, [x29, #-48]
  440430:	stur	x8, [x29, #-8]
  440434:	ldur	x0, [x29, #-8]
  440438:	ldp	x29, x30, [sp, #160]
  44043c:	add	sp, sp, #0xb0
  440440:	ret
  440444:	sub	sp, sp, #0x40
  440448:	stp	x29, x30, [sp, #48]
  44044c:	add	x29, sp, #0x30
  440450:	stur	x0, [x29, #-8]
  440454:	stur	x1, [x29, #-16]
  440458:	str	x2, [sp, #24]
  44045c:	ldur	x0, [x29, #-8]
  440460:	ldur	x1, [x29, #-16]
  440464:	bl	434fe8 <ferror@plt+0x332b8>
  440468:	str	x0, [sp, #16]
  44046c:	ldur	x0, [x29, #-8]
  440470:	ldr	x1, [sp, #24]
  440474:	bl	434fe8 <ferror@plt+0x332b8>
  440478:	str	x0, [sp, #8]
  44047c:	ldr	x8, [sp, #16]
  440480:	ldr	x9, [sp, #8]
  440484:	mov	w10, #0x0                   	// #0
  440488:	cmp	x8, x9
  44048c:	str	w10, [sp, #4]
  440490:	b.ne	4404a4 <ferror@plt+0x3e774>  // b.any
  440494:	ldr	x8, [sp, #16]
  440498:	cmp	x8, #0x0
  44049c:	cset	w9, ne  // ne = any
  4404a0:	str	w9, [sp, #4]
  4404a4:	ldr	w8, [sp, #4]
  4404a8:	and	w0, w8, #0x1
  4404ac:	ldp	x29, x30, [sp, #48]
  4404b0:	add	sp, sp, #0x40
  4404b4:	ret
  4404b8:	sub	sp, sp, #0x40
  4404bc:	stp	x29, x30, [sp, #48]
  4404c0:	add	x29, sp, #0x30
  4404c4:	stur	w0, [x29, #-12]
  4404c8:	ldur	w8, [x29, #-12]
  4404cc:	subs	w8, w8, #0x1
  4404d0:	mov	w9, w8
  4404d4:	ubfx	x9, x9, #0, #32
  4404d8:	cmp	x9, #0x5
  4404dc:	str	x9, [sp, #24]
  4404e0:	b.hi	440574 <ferror@plt+0x3e844>  // b.pmore
  4404e4:	adrp	x8, 480000 <warn@@Base+0xed44>
  4404e8:	add	x8, x8, #0x284
  4404ec:	ldr	x11, [sp, #24]
  4404f0:	ldrsw	x10, [x8, x11, lsl #2]
  4404f4:	add	x9, x8, x10
  4404f8:	br	x9
  4404fc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440500:	add	x0, x0, #0x555
  440504:	bl	401cf0 <gettext@plt>
  440508:	stur	x0, [x29, #-8]
  44050c:	b	4405ac <ferror@plt+0x3e87c>
  440510:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440514:	add	x0, x0, #0x571
  440518:	bl	401cf0 <gettext@plt>
  44051c:	stur	x0, [x29, #-8]
  440520:	b	4405ac <ferror@plt+0x3e87c>
  440524:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440528:	add	x0, x0, #0x58f
  44052c:	bl	401cf0 <gettext@plt>
  440530:	stur	x0, [x29, #-8]
  440534:	b	4405ac <ferror@plt+0x3e87c>
  440538:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  44053c:	add	x0, x0, #0x5aa
  440540:	bl	401cf0 <gettext@plt>
  440544:	stur	x0, [x29, #-8]
  440548:	b	4405ac <ferror@plt+0x3e87c>
  44054c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440550:	add	x0, x0, #0x5c3
  440554:	bl	401cf0 <gettext@plt>
  440558:	stur	x0, [x29, #-8]
  44055c:	b	4405ac <ferror@plt+0x3e87c>
  440560:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440564:	add	x0, x0, #0x5d0
  440568:	bl	401cf0 <gettext@plt>
  44056c:	stur	x0, [x29, #-8]
  440570:	b	4405ac <ferror@plt+0x3e87c>
  440574:	adrp	x0, 499000 <warn@@Base+0x27d44>
  440578:	add	x0, x0, #0x42c
  44057c:	bl	401cf0 <gettext@plt>
  440580:	ldur	w3, [x29, #-12]
  440584:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  440588:	add	x8, x8, #0x940
  44058c:	str	x0, [sp, #16]
  440590:	mov	x0, x8
  440594:	mov	x1, #0x40                  	// #64
  440598:	ldr	x2, [sp, #16]
  44059c:	str	x8, [sp, #8]
  4405a0:	bl	4019e0 <snprintf@plt>
  4405a4:	ldr	x8, [sp, #8]
  4405a8:	stur	x8, [x29, #-8]
  4405ac:	ldur	x0, [x29, #-8]
  4405b0:	ldp	x29, x30, [sp, #48]
  4405b4:	add	sp, sp, #0x40
  4405b8:	ret
  4405bc:	sub	sp, sp, #0x40
  4405c0:	stp	x29, x30, [sp, #48]
  4405c4:	add	x29, sp, #0x30
  4405c8:	stur	x0, [x29, #-16]
  4405cc:	ldur	x8, [x29, #-16]
  4405d0:	ldr	x8, [x8, #8]
  4405d4:	cmp	x8, #0x4
  4405d8:	b.eq	4405e4 <ferror@plt+0x3e8b4>  // b.none
  4405dc:	stur	wzr, [x29, #-4]
  4405e0:	b	4407c4 <ferror@plt+0x3ea94>
  4405e4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4405e8:	add	x8, x8, #0x578
  4405ec:	ldr	x8, [x8]
  4405f0:	ldur	x9, [x29, #-16]
  4405f4:	ldr	x0, [x9, #32]
  4405f8:	ldur	x9, [x29, #-16]
  4405fc:	ldr	x9, [x9, #8]
  440600:	mov	w1, w9
  440604:	blr	x8
  440608:	stur	w0, [x29, #-20]
  44060c:	ldur	w9, [x29, #-20]
  440610:	cbnz	w9, 440630 <ferror@plt+0x3e900>
  440614:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440618:	add	x0, x0, #0x5db
  44061c:	bl	401cf0 <gettext@plt>
  440620:	bl	401ca0 <printf@plt>
  440624:	mov	w8, #0x1                   	// #1
  440628:	stur	w8, [x29, #-4]
  44062c:	b	4407c4 <ferror@plt+0x3ea94>
  440630:	ldur	x8, [x29, #-16]
  440634:	ldr	x8, [x8, #16]
  440638:	subs	x8, x8, #0x1
  44063c:	cmp	x8, #0x5
  440640:	str	x8, [sp, #16]
  440644:	b.hi	4407ac <ferror@plt+0x3ea7c>  // b.pmore
  440648:	adrp	x8, 480000 <warn@@Base+0xed44>
  44064c:	add	x8, x8, #0x29c
  440650:	ldr	x11, [sp, #16]
  440654:	ldrsw	x10, [x8, x11, lsl #2]
  440658:	add	x9, x8, x10
  44065c:	br	x9
  440660:	ldur	w8, [x29, #-20]
  440664:	cmp	w8, #0x1
  440668:	str	w8, [sp, #12]
  44066c:	b.eq	440684 <ferror@plt+0x3e954>  // b.none
  440670:	b	440674 <ferror@plt+0x3e944>
  440674:	ldr	w8, [sp, #12]
  440678:	cmp	w8, #0x2
  44067c:	b.eq	4406a0 <ferror@plt+0x3e970>  // b.none
  440680:	b	4406bc <ferror@plt+0x3e98c>
  440684:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440688:	add	x0, x0, #0x5e4
  44068c:	bl	401cf0 <gettext@plt>
  440690:	bl	401ca0 <printf@plt>
  440694:	mov	w8, #0x1                   	// #1
  440698:	stur	w8, [x29, #-4]
  44069c:	b	4407c4 <ferror@plt+0x3ea94>
  4406a0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4406a4:	add	x0, x0, #0x5ec
  4406a8:	bl	401cf0 <gettext@plt>
  4406ac:	bl	401ca0 <printf@plt>
  4406b0:	mov	w8, #0x1                   	// #1
  4406b4:	stur	w8, [x29, #-4]
  4406b8:	b	4407c4 <ferror@plt+0x3ea94>
  4406bc:	b	4407ac <ferror@plt+0x3ea7c>
  4406c0:	ldur	w8, [x29, #-20]
  4406c4:	cmp	w8, #0x1
  4406c8:	str	w8, [sp, #8]
  4406cc:	b.eq	4406e4 <ferror@plt+0x3e9b4>  // b.none
  4406d0:	b	4406d4 <ferror@plt+0x3e9a4>
  4406d4:	ldr	w8, [sp, #8]
  4406d8:	cmp	w8, #0x2
  4406dc:	b.eq	440700 <ferror@plt+0x3e9d0>  // b.none
  4406e0:	b	44071c <ferror@plt+0x3e9ec>
  4406e4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4406e8:	add	x0, x0, #0x5f4
  4406ec:	bl	401cf0 <gettext@plt>
  4406f0:	bl	401ca0 <printf@plt>
  4406f4:	mov	w8, #0x1                   	// #1
  4406f8:	stur	w8, [x29, #-4]
  4406fc:	b	4407c4 <ferror@plt+0x3ea94>
  440700:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440704:	add	x0, x0, #0x5fd
  440708:	bl	401cf0 <gettext@plt>
  44070c:	bl	401ca0 <printf@plt>
  440710:	mov	w8, #0x1                   	// #1
  440714:	stur	w8, [x29, #-4]
  440718:	b	4407c4 <ferror@plt+0x3ea94>
  44071c:	b	4407ac <ferror@plt+0x3ea7c>
  440720:	ldur	w8, [x29, #-20]
  440724:	cmp	w8, #0x1
  440728:	str	w8, [sp, #4]
  44072c:	b.eq	440744 <ferror@plt+0x3ea14>  // b.none
  440730:	b	440734 <ferror@plt+0x3ea04>
  440734:	ldr	w8, [sp, #4]
  440738:	cmp	w8, #0x2
  44073c:	b.eq	440760 <ferror@plt+0x3ea30>  // b.none
  440740:	b	44077c <ferror@plt+0x3ea4c>
  440744:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440748:	add	x0, x0, #0x606
  44074c:	bl	401cf0 <gettext@plt>
  440750:	bl	401ca0 <printf@plt>
  440754:	mov	w8, #0x1                   	// #1
  440758:	stur	w8, [x29, #-4]
  44075c:	b	4407c4 <ferror@plt+0x3ea94>
  440760:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440764:	add	x0, x0, #0x60f
  440768:	bl	401cf0 <gettext@plt>
  44076c:	bl	401ca0 <printf@plt>
  440770:	mov	w8, #0x1                   	// #1
  440774:	stur	w8, [x29, #-4]
  440778:	b	4407c4 <ferror@plt+0x3ea94>
  44077c:	b	4407ac <ferror@plt+0x3ea7c>
  440780:	ldur	w8, [x29, #-20]
  440784:	cmp	w8, #0x1
  440788:	b.ne	4407a8 <ferror@plt+0x3ea78>  // b.any
  44078c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440790:	add	x0, x0, #0x618
  440794:	bl	401cf0 <gettext@plt>
  440798:	bl	401ca0 <printf@plt>
  44079c:	mov	w8, #0x1                   	// #1
  4407a0:	stur	w8, [x29, #-4]
  4407a4:	b	4407c4 <ferror@plt+0x3ea94>
  4407a8:	b	4407ac <ferror@plt+0x3ea7c>
  4407ac:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4407b0:	add	x0, x0, #0x61d
  4407b4:	bl	401cf0 <gettext@plt>
  4407b8:	ldur	w1, [x29, #-20]
  4407bc:	bl	401ca0 <printf@plt>
  4407c0:	stur	wzr, [x29, #-4]
  4407c4:	ldur	w0, [x29, #-4]
  4407c8:	ldp	x29, x30, [sp, #48]
  4407cc:	add	sp, sp, #0x40
  4407d0:	ret
  4407d4:	sub	sp, sp, #0xe0
  4407d8:	stp	x29, x30, [sp, #208]
  4407dc:	add	x29, sp, #0xd0
  4407e0:	mov	w8, #0x1                   	// #1
  4407e4:	adrp	x9, 482000 <warn@@Base+0x10d44>
  4407e8:	add	x9, x9, #0x43f
  4407ec:	adrp	x10, 49a000 <warn@@Base+0x28d44>
  4407f0:	add	x10, x10, #0x871
  4407f4:	stur	x0, [x29, #-8]
  4407f8:	stur	x1, [x29, #-16]
  4407fc:	stur	w2, [x29, #-20]
  440800:	stur	x3, [x29, #-32]
  440804:	stur	x4, [x29, #-40]
  440808:	stur	w8, [x29, #-56]
  44080c:	stur	wzr, [x29, #-52]
  440810:	ldur	x11, [x29, #-8]
  440814:	ldr	x11, [x11, #112]
  440818:	stur	x11, [x29, #-48]
  44081c:	str	x9, [sp, #56]
  440820:	str	x10, [sp, #48]
  440824:	ldur	w8, [x29, #-52]
  440828:	ldur	x9, [x29, #-8]
  44082c:	ldr	w10, [x9, #100]
  440830:	cmp	w8, w10
  440834:	b.cs	440ebc <ferror@plt+0x3f18c>  // b.hs, b.nlast
  440838:	ldur	x8, [x29, #-48]
  44083c:	ldr	w9, [x8, #4]
  440840:	ldur	w10, [x29, #-20]
  440844:	cmp	w9, w10
  440848:	b.eq	440868 <ferror@plt+0x3eb38>  // b.none
  44084c:	ldur	x8, [x29, #-48]
  440850:	ldr	w9, [x8, #4]
  440854:	mov	w10, #0xfff5                	// #65525
  440858:	movk	w10, #0x6fff, lsl #16
  44085c:	cmp	w9, w10
  440860:	b.eq	440868 <ferror@plt+0x3eb38>  // b.none
  440864:	b	440ea0 <ferror@plt+0x3f170>
  440868:	ldur	x1, [x29, #-8]
  44086c:	ldur	x8, [x29, #-48]
  440870:	ldr	x2, [x8, #24]
  440874:	ldur	x8, [x29, #-48]
  440878:	ldr	x4, [x8, #32]
  44087c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440880:	add	x0, x0, #0x719
  440884:	str	x1, [sp, #40]
  440888:	str	x2, [sp, #32]
  44088c:	str	x4, [sp, #24]
  440890:	bl	401cf0 <gettext@plt>
  440894:	mov	x8, xzr
  440898:	str	x0, [sp, #16]
  44089c:	mov	x0, x8
  4408a0:	ldr	x1, [sp, #40]
  4408a4:	ldr	x2, [sp, #32]
  4408a8:	mov	x3, #0x1                   	// #1
  4408ac:	ldr	x4, [sp, #24]
  4408b0:	ldr	x5, [sp, #16]
  4408b4:	bl	4020ec <ferror@plt+0x3bc>
  4408b8:	stur	x0, [x29, #-64]
  4408bc:	ldur	x8, [x29, #-64]
  4408c0:	cbnz	x8, 4408cc <ferror@plt+0x3eb9c>
  4408c4:	stur	wzr, [x29, #-56]
  4408c8:	b	440ea0 <ferror@plt+0x3f170>
  4408cc:	ldur	x8, [x29, #-64]
  4408d0:	stur	x8, [x29, #-72]
  4408d4:	ldur	x8, [x29, #-72]
  4408d8:	ldrb	w9, [x8]
  4408dc:	cmp	w9, #0x41
  4408e0:	b.eq	44090c <ferror@plt+0x3ebdc>  // b.none
  4408e4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4408e8:	add	x0, x0, #0x724
  4408ec:	bl	401cf0 <gettext@plt>
  4408f0:	ldur	x8, [x29, #-72]
  4408f4:	ldrb	w1, [x8]
  4408f8:	ldur	x8, [x29, #-72]
  4408fc:	ldrb	w2, [x8]
  440900:	bl	401ca0 <printf@plt>
  440904:	stur	wzr, [x29, #-56]
  440908:	b	440e98 <ferror@plt+0x3f168>
  44090c:	ldur	x8, [x29, #-48]
  440910:	ldr	x8, [x8, #32]
  440914:	subs	x8, x8, #0x1
  440918:	stur	x8, [x29, #-80]
  44091c:	ldur	x8, [x29, #-72]
  440920:	add	x8, x8, #0x1
  440924:	stur	x8, [x29, #-72]
  440928:	ldur	x8, [x29, #-80]
  44092c:	cmp	x8, #0x0
  440930:	cset	w9, ls  // ls = plast
  440934:	tbnz	w9, #0, 440e98 <ferror@plt+0x3f168>
  440938:	ldur	x8, [x29, #-80]
  44093c:	cmp	x8, #0x4
  440940:	b.hi	44095c <ferror@plt+0x3ec2c>  // b.pmore
  440944:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440948:	add	x0, x0, #0x759
  44094c:	bl	401cf0 <gettext@plt>
  440950:	bl	4711a8 <error@@Base>
  440954:	stur	wzr, [x29, #-56]
  440958:	b	440e98 <ferror@plt+0x3f168>
  44095c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  440960:	add	x8, x8, #0x578
  440964:	ldr	x8, [x8]
  440968:	ldur	x0, [x29, #-72]
  44096c:	mov	w1, #0x4                   	// #4
  440970:	blr	x8
  440974:	stur	x0, [x29, #-88]
  440978:	ldur	x8, [x29, #-72]
  44097c:	add	x8, x8, #0x4
  440980:	stur	x8, [x29, #-72]
  440984:	ldur	x8, [x29, #-88]
  440988:	ldur	x9, [x29, #-80]
  44098c:	cmp	x8, x9
  440990:	b.ls	4409c4 <ferror@plt+0x3ec94>  // b.plast
  440994:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440998:	add	x0, x0, #0x777
  44099c:	bl	401cf0 <gettext@plt>
  4409a0:	ldur	x8, [x29, #-88]
  4409a4:	ldur	x9, [x29, #-80]
  4409a8:	mov	w1, w8
  4409ac:	mov	w2, w9
  4409b0:	bl	4711a8 <error@@Base>
  4409b4:	ldur	x10, [x29, #-80]
  4409b8:	stur	x10, [x29, #-88]
  4409bc:	stur	wzr, [x29, #-56]
  4409c0:	b	4409f0 <ferror@plt+0x3ecc0>
  4409c4:	ldur	x8, [x29, #-88]
  4409c8:	cmp	x8, #0x5
  4409cc:	b.cs	4409f0 <ferror@plt+0x3ecc0>  // b.hs, b.nlast
  4409d0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4409d4:	add	x0, x0, #0x797
  4409d8:	bl	401cf0 <gettext@plt>
  4409dc:	ldur	x8, [x29, #-88]
  4409e0:	mov	w1, w8
  4409e4:	bl	4711a8 <error@@Base>
  4409e8:	stur	wzr, [x29, #-56]
  4409ec:	b	440e98 <ferror@plt+0x3f168>
  4409f0:	ldur	x8, [x29, #-88]
  4409f4:	ldur	x9, [x29, #-80]
  4409f8:	subs	x8, x9, x8
  4409fc:	stur	x8, [x29, #-80]
  440a00:	ldur	x8, [x29, #-88]
  440a04:	subs	x8, x8, #0x4
  440a08:	stur	x8, [x29, #-88]
  440a0c:	ldur	x0, [x29, #-72]
  440a10:	ldur	x1, [x29, #-88]
  440a14:	bl	401940 <strnlen@plt>
  440a18:	add	x8, x0, #0x1
  440a1c:	stur	w8, [x29, #-92]
  440a20:	ldur	w8, [x29, #-92]
  440a24:	cbz	w8, 440a3c <ferror@plt+0x3ed0c>
  440a28:	ldur	w8, [x29, #-92]
  440a2c:	mov	w9, w8
  440a30:	ldur	x10, [x29, #-88]
  440a34:	cmp	x9, x10
  440a38:	b.cc	440a54 <ferror@plt+0x3ed24>  // b.lo, b.ul, b.last
  440a3c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440a40:	add	x0, x0, #0x7bc
  440a44:	bl	401cf0 <gettext@plt>
  440a48:	bl	4711a8 <error@@Base>
  440a4c:	stur	wzr, [x29, #-56]
  440a50:	b	440e98 <ferror@plt+0x3f168>
  440a54:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440a58:	add	x0, x0, #0x7dc
  440a5c:	bl	401cf0 <gettext@plt>
  440a60:	bl	401ca0 <printf@plt>
  440a64:	ldur	x1, [x29, #-72]
  440a68:	mov	w8, #0x7fffffff            	// #2147483647
  440a6c:	mov	w0, w8
  440a70:	bl	41a680 <ferror@plt+0x18950>
  440a74:	mov	w8, #0xa                   	// #10
  440a78:	mov	w0, w8
  440a7c:	bl	401cd0 <putchar@plt>
  440a80:	ldur	x9, [x29, #-16]
  440a84:	cbz	x9, 440aa4 <ferror@plt+0x3ed74>
  440a88:	ldur	x0, [x29, #-72]
  440a8c:	ldur	x1, [x29, #-16]
  440a90:	bl	401bb0 <strcmp@plt>
  440a94:	cbnz	w0, 440aa4 <ferror@plt+0x3ed74>
  440a98:	mov	w8, #0x1                   	// #1
  440a9c:	stur	w8, [x29, #-96]
  440aa0:	b	440aa8 <ferror@plt+0x3ed78>
  440aa4:	stur	wzr, [x29, #-96]
  440aa8:	ldur	x0, [x29, #-72]
  440aac:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  440ab0:	add	x1, x1, #0x715
  440ab4:	bl	401bb0 <strcmp@plt>
  440ab8:	cbnz	w0, 440ac8 <ferror@plt+0x3ed98>
  440abc:	mov	w8, #0x1                   	// #1
  440ac0:	stur	w8, [x29, #-100]
  440ac4:	b	440acc <ferror@plt+0x3ed9c>
  440ac8:	stur	wzr, [x29, #-100]
  440acc:	ldur	w8, [x29, #-92]
  440ad0:	mov	w9, w8
  440ad4:	ldur	x10, [x29, #-72]
  440ad8:	add	x9, x10, x9
  440adc:	stur	x9, [x29, #-72]
  440ae0:	ldur	w8, [x29, #-92]
  440ae4:	mov	w9, w8
  440ae8:	ldur	x10, [x29, #-88]
  440aec:	subs	x9, x10, x9
  440af0:	stur	x9, [x29, #-88]
  440af4:	ldur	x8, [x29, #-88]
  440af8:	cmp	x8, #0x0
  440afc:	cset	w9, ls  // ls = plast
  440b00:	mov	w10, #0x0                   	// #0
  440b04:	str	w10, [sp, #12]
  440b08:	tbnz	w9, #0, 440b2c <ferror@plt+0x3edfc>
  440b0c:	ldur	x8, [x29, #-72]
  440b10:	ldur	x9, [x29, #-64]
  440b14:	ldur	x10, [x29, #-48]
  440b18:	ldr	x10, [x10, #32]
  440b1c:	add	x9, x9, x10
  440b20:	cmp	x8, x9
  440b24:	cset	w11, cc  // cc = lo, ul, last
  440b28:	str	w11, [sp, #12]
  440b2c:	ldr	w8, [sp, #12]
  440b30:	tbnz	w8, #0, 440b38 <ferror@plt+0x3ee08>
  440b34:	b	440e94 <ferror@plt+0x3f164>
  440b38:	ldur	x8, [x29, #-88]
  440b3c:	cmp	x8, #0x6
  440b40:	b.cs	440b60 <ferror@plt+0x3ee30>  // b.hs, b.nlast
  440b44:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440b48:	add	x0, x0, #0x7f0
  440b4c:	bl	401cf0 <gettext@plt>
  440b50:	bl	4711a8 <error@@Base>
  440b54:	stur	wzr, [x29, #-56]
  440b58:	stur	xzr, [x29, #-80]
  440b5c:	b	440e94 <ferror@plt+0x3f164>
  440b60:	ldur	x8, [x29, #-72]
  440b64:	add	x9, x8, #0x1
  440b68:	stur	x9, [x29, #-72]
  440b6c:	ldrb	w10, [x8]
  440b70:	str	w10, [sp, #104]
  440b74:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  440b78:	add	x8, x8, #0x578
  440b7c:	ldr	x8, [x8]
  440b80:	ldur	x0, [x29, #-72]
  440b84:	mov	w1, #0x4                   	// #4
  440b88:	blr	x8
  440b8c:	str	x0, [sp, #88]
  440b90:	ldr	x8, [sp, #88]
  440b94:	ldur	x9, [x29, #-88]
  440b98:	cmp	x8, x9
  440b9c:	b.ls	440bcc <ferror@plt+0x3ee9c>  // b.plast
  440ba0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440ba4:	add	x0, x0, #0x810
  440ba8:	bl	401cf0 <gettext@plt>
  440bac:	ldr	x8, [sp, #88]
  440bb0:	ldur	x9, [x29, #-88]
  440bb4:	mov	w1, w8
  440bb8:	mov	w2, w9
  440bbc:	bl	4711a8 <error@@Base>
  440bc0:	stur	wzr, [x29, #-56]
  440bc4:	ldur	x10, [x29, #-88]
  440bc8:	str	x10, [sp, #88]
  440bcc:	ldr	x8, [sp, #88]
  440bd0:	cmp	x8, #0x6
  440bd4:	b.cs	440bfc <ferror@plt+0x3eecc>  // b.hs, b.nlast
  440bd8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440bdc:	add	x0, x0, #0x831
  440be0:	bl	401cf0 <gettext@plt>
  440be4:	ldr	x8, [sp, #88]
  440be8:	mov	w1, w8
  440bec:	bl	4711a8 <error@@Base>
  440bf0:	stur	wzr, [x29, #-56]
  440bf4:	stur	xzr, [x29, #-80]
  440bf8:	b	440e94 <ferror@plt+0x3f164>
  440bfc:	ldr	x8, [sp, #88]
  440c00:	ldur	x9, [x29, #-88]
  440c04:	subs	x8, x9, x8
  440c08:	stur	x8, [x29, #-88]
  440c0c:	ldur	x8, [x29, #-72]
  440c10:	ldr	x9, [sp, #88]
  440c14:	add	x8, x8, x9
  440c18:	mov	x9, #0xffffffffffffffff    	// #-1
  440c1c:	add	x8, x8, x9
  440c20:	str	x8, [sp, #80]
  440c24:	ldr	x8, [sp, #80]
  440c28:	ldur	x9, [x29, #-64]
  440c2c:	ldur	x10, [x29, #-48]
  440c30:	ldr	x10, [x10, #32]
  440c34:	add	x9, x9, x10
  440c38:	cmp	x8, x9
  440c3c:	b.hi	440c44 <ferror@plt+0x3ef14>  // b.pmore
  440c40:	b	440c5c <ferror@plt+0x3ef2c>
  440c44:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440c48:	add	x0, x0, #0x851
  440c4c:	ldr	x1, [sp, #56]
  440c50:	mov	w2, #0x3edd                	// #16093
  440c54:	ldr	x3, [sp, #48]
  440c58:	bl	401cb0 <__assert_fail@plt>
  440c5c:	ldur	x8, [x29, #-72]
  440c60:	add	x8, x8, #0x4
  440c64:	stur	x8, [x29, #-72]
  440c68:	ldr	w9, [sp, #104]
  440c6c:	cmp	w9, #0x1
  440c70:	str	w9, [sp, #8]
  440c74:	b.eq	440c9c <ferror@plt+0x3ef6c>  // b.none
  440c78:	b	440c7c <ferror@plt+0x3ef4c>
  440c7c:	ldr	w8, [sp, #8]
  440c80:	cmp	w8, #0x2
  440c84:	b.eq	440cb0 <ferror@plt+0x3ef80>  // b.none
  440c88:	b	440c8c <ferror@plt+0x3ef5c>
  440c8c:	ldr	w8, [sp, #8]
  440c90:	cmp	w8, #0x3
  440c94:	b.eq	440cc4 <ferror@plt+0x3ef94>  // b.none
  440c98:	b	440d68 <ferror@plt+0x3f038>
  440c9c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440ca0:	add	x0, x0, #0x948
  440ca4:	bl	401cf0 <gettext@plt>
  440ca8:	bl	401ca0 <printf@plt>
  440cac:	b	440d80 <ferror@plt+0x3f050>
  440cb0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440cb4:	add	x0, x0, #0x959
  440cb8:	bl	401cf0 <gettext@plt>
  440cbc:	bl	401ca0 <printf@plt>
  440cc0:	b	440cd4 <ferror@plt+0x3efa4>
  440cc4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440cc8:	add	x0, x0, #0x96d
  440ccc:	bl	401cf0 <gettext@plt>
  440cd0:	bl	401ca0 <printf@plt>
  440cd4:	ldur	x0, [x29, #-72]
  440cd8:	ldr	x1, [sp, #80]
  440cdc:	mov	w8, wzr
  440ce0:	mov	w2, w8
  440ce4:	add	x3, sp, #0x44
  440ce8:	add	x4, sp, #0x40
  440cec:	bl	44a2a0 <ferror@plt+0x48570>
  440cf0:	str	x0, [sp, #72]
  440cf4:	ldr	w8, [sp, #68]
  440cf8:	mov	w9, w8
  440cfc:	ldur	x10, [x29, #-72]
  440d00:	add	x9, x10, x9
  440d04:	stur	x9, [x29, #-72]
  440d08:	ldr	x9, [sp, #72]
  440d0c:	str	w9, [sp, #100]
  440d10:	ldr	w8, [sp, #100]
  440d14:	mov	w10, w8
  440d18:	ldr	x11, [sp, #72]
  440d1c:	cmp	x10, x11
  440d20:	b.eq	440d30 <ferror@plt+0x3f000>  // b.none
  440d24:	ldr	w8, [sp, #64]
  440d28:	orr	w8, w8, #0x2
  440d2c:	str	w8, [sp, #64]
  440d30:	ldr	w0, [sp, #64]
  440d34:	bl	4467c8 <ferror@plt+0x44a98>
  440d38:	ldr	w8, [sp, #100]
  440d3c:	cbnz	w8, 440d44 <ferror@plt+0x3f014>
  440d40:	b	440d58 <ferror@plt+0x3f028>
  440d44:	ldr	w1, [sp, #100]
  440d48:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  440d4c:	add	x0, x0, #0x83c
  440d50:	bl	401ca0 <printf@plt>
  440d54:	b	440cd4 <ferror@plt+0x3efa4>
  440d58:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  440d5c:	add	x0, x0, #0xd8f
  440d60:	bl	401ca0 <printf@plt>
  440d64:	b	440d80 <ferror@plt+0x3f050>
  440d68:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440d6c:	add	x0, x0, #0x980
  440d70:	bl	401cf0 <gettext@plt>
  440d74:	ldr	w1, [sp, #104]
  440d78:	bl	401ca0 <printf@plt>
  440d7c:	stur	wzr, [x29, #-96]
  440d80:	ldur	w8, [x29, #-96]
  440d84:	cbz	w8, 440de8 <ferror@plt+0x3f0b8>
  440d88:	ldur	x8, [x29, #-32]
  440d8c:	cbz	x8, 440de8 <ferror@plt+0x3f0b8>
  440d90:	ldur	x8, [x29, #-72]
  440d94:	ldr	x9, [sp, #80]
  440d98:	cmp	x8, x9
  440d9c:	b.cs	440db8 <ferror@plt+0x3f088>  // b.hs, b.nlast
  440da0:	ldur	x8, [x29, #-32]
  440da4:	ldur	x0, [x29, #-72]
  440da8:	ldr	x1, [sp, #80]
  440dac:	blr	x8
  440db0:	stur	x0, [x29, #-72]
  440db4:	b	440d90 <ferror@plt+0x3f060>
  440db8:	ldur	x8, [x29, #-72]
  440dbc:	ldr	x9, [sp, #80]
  440dc0:	cmp	x8, x9
  440dc4:	b.ne	440dcc <ferror@plt+0x3f09c>  // b.any
  440dc8:	b	440de4 <ferror@plt+0x3f0b4>
  440dcc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440dd0:	add	x0, x0, #0x991
  440dd4:	ldr	x1, [sp, #56]
  440dd8:	mov	w2, #0x3eff                	// #16127
  440ddc:	ldr	x3, [sp, #48]
  440de0:	bl	401cb0 <__assert_fail@plt>
  440de4:	b	440e90 <ferror@plt+0x3f160>
  440de8:	ldur	w8, [x29, #-100]
  440dec:	cbz	w8, 440e50 <ferror@plt+0x3f120>
  440df0:	ldur	x8, [x29, #-40]
  440df4:	cbz	x8, 440e50 <ferror@plt+0x3f120>
  440df8:	ldur	x8, [x29, #-72]
  440dfc:	ldr	x9, [sp, #80]
  440e00:	cmp	x8, x9
  440e04:	b.cs	440e20 <ferror@plt+0x3f0f0>  // b.hs, b.nlast
  440e08:	ldur	x0, [x29, #-72]
  440e0c:	ldur	x1, [x29, #-40]
  440e10:	ldr	x2, [sp, #80]
  440e14:	bl	446820 <ferror@plt+0x44af0>
  440e18:	stur	x0, [x29, #-72]
  440e1c:	b	440df8 <ferror@plt+0x3f0c8>
  440e20:	ldur	x8, [x29, #-72]
  440e24:	ldr	x9, [sp, #80]
  440e28:	cmp	x8, x9
  440e2c:	b.ne	440e34 <ferror@plt+0x3f104>  // b.any
  440e30:	b	440e4c <ferror@plt+0x3f11c>
  440e34:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440e38:	add	x0, x0, #0x991
  440e3c:	ldr	x1, [sp, #56]
  440e40:	mov	w2, #0x3f07                	// #16135
  440e44:	ldr	x3, [sp, #48]
  440e48:	bl	401cb0 <__assert_fail@plt>
  440e4c:	b	440e90 <ferror@plt+0x3f160>
  440e50:	ldur	x8, [x29, #-72]
  440e54:	ldr	x9, [sp, #80]
  440e58:	cmp	x8, x9
  440e5c:	b.cs	440e8c <ferror@plt+0x3f15c>  // b.hs, b.nlast
  440e60:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440e64:	add	x0, x0, #0x99a
  440e68:	bl	401cf0 <gettext@plt>
  440e6c:	bl	401ca0 <printf@plt>
  440e70:	ldur	x8, [x29, #-72]
  440e74:	ldr	x1, [sp, #80]
  440e78:	mov	x0, x8
  440e7c:	bl	446a38 <ferror@plt+0x44d08>
  440e80:	ldr	x8, [sp, #80]
  440e84:	stur	x8, [x29, #-72]
  440e88:	b	440e90 <ferror@plt+0x3f160>
  440e8c:	stur	xzr, [x29, #-88]
  440e90:	b	440af4 <ferror@plt+0x3edc4>
  440e94:	b	440928 <ferror@plt+0x3ebf8>
  440e98:	ldur	x0, [x29, #-64]
  440e9c:	bl	401bd0 <free@plt>
  440ea0:	ldur	w8, [x29, #-52]
  440ea4:	add	w8, w8, #0x1
  440ea8:	stur	w8, [x29, #-52]
  440eac:	ldur	x9, [x29, #-48]
  440eb0:	add	x9, x9, #0x50
  440eb4:	stur	x9, [x29, #-48]
  440eb8:	b	440824 <ferror@plt+0x3eaf4>
  440ebc:	ldur	w0, [x29, #-56]
  440ec0:	ldp	x29, x30, [sp, #208]
  440ec4:	add	sp, sp, #0xe0
  440ec8:	ret
  440ecc:	sub	sp, sp, #0x160
  440ed0:	stp	x29, x30, [sp, #320]
  440ed4:	str	x28, [sp, #336]
  440ed8:	add	x29, sp, #0x140
  440edc:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  440ee0:	add	x8, x8, #0xb7f
  440ee4:	adrp	x9, 49a000 <warn@@Base+0x28d44>
  440ee8:	add	x9, x9, #0xb61
  440eec:	stur	x0, [x29, #-16]
  440ef0:	stur	x1, [x29, #-24]
  440ef4:	str	x8, [sp, #72]
  440ef8:	str	x9, [sp, #64]
  440efc:	ldur	x0, [x29, #-16]
  440f00:	ldur	x1, [x29, #-24]
  440f04:	mov	w8, wzr
  440f08:	mov	w2, w8
  440f0c:	sub	x3, x29, #0x2c
  440f10:	sub	x4, x29, #0x30
  440f14:	bl	44a2a0 <ferror@plt+0x48570>
  440f18:	stur	x0, [x29, #-40]
  440f1c:	ldur	w8, [x29, #-44]
  440f20:	mov	w9, w8
  440f24:	ldur	x10, [x29, #-16]
  440f28:	add	x9, x10, x9
  440f2c:	stur	x9, [x29, #-16]
  440f30:	ldur	x9, [x29, #-40]
  440f34:	stur	w9, [x29, #-28]
  440f38:	ldur	w8, [x29, #-28]
  440f3c:	mov	w10, w8
  440f40:	ldur	x11, [x29, #-40]
  440f44:	cmp	x10, x11
  440f48:	b.eq	440f58 <ferror@plt+0x3f228>  // b.none
  440f4c:	ldur	w8, [x29, #-48]
  440f50:	orr	w8, w8, #0x2
  440f54:	stur	w8, [x29, #-48]
  440f58:	ldur	w0, [x29, #-48]
  440f5c:	bl	4467c8 <ferror@plt+0x44a98>
  440f60:	ldur	w8, [x29, #-28]
  440f64:	subs	w8, w8, #0x4
  440f68:	mov	w9, w8
  440f6c:	ubfx	x9, x9, #0, #32
  440f70:	cmp	x9, #0x10
  440f74:	str	x9, [sp, #56]
  440f78:	b.hi	44183c <ferror@plt+0x3fb0c>  // b.pmore
  440f7c:	adrp	x8, 480000 <warn@@Base+0xed44>
  440f80:	add	x8, x8, #0x2b4
  440f84:	ldr	x11, [sp, #56]
  440f88:	ldrsw	x10, [x8, x11, lsl #2]
  440f8c:	add	x9, x8, x10
  440f90:	br	x9
  440f94:	ldur	x0, [x29, #-16]
  440f98:	ldur	x1, [x29, #-24]
  440f9c:	mov	w8, wzr
  440fa0:	mov	w2, w8
  440fa4:	sub	x3, x29, #0x3c
  440fa8:	sub	x4, x29, #0x40
  440fac:	bl	44a2a0 <ferror@plt+0x48570>
  440fb0:	stur	x0, [x29, #-56]
  440fb4:	ldur	w8, [x29, #-60]
  440fb8:	mov	w9, w8
  440fbc:	ldur	x10, [x29, #-16]
  440fc0:	add	x9, x10, x9
  440fc4:	stur	x9, [x29, #-16]
  440fc8:	ldur	x9, [x29, #-56]
  440fcc:	stur	w9, [x29, #-32]
  440fd0:	ldur	w8, [x29, #-32]
  440fd4:	mov	w10, w8
  440fd8:	ldur	x11, [x29, #-56]
  440fdc:	cmp	x10, x11
  440fe0:	b.eq	440ff0 <ferror@plt+0x3f2c0>  // b.none
  440fe4:	ldur	w8, [x29, #-64]
  440fe8:	orr	w8, w8, #0x2
  440fec:	stur	w8, [x29, #-64]
  440ff0:	ldur	w0, [x29, #-64]
  440ff4:	bl	4467c8 <ferror@plt+0x44a98>
  440ff8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  440ffc:	add	x0, x0, #0xaf6
  441000:	bl	401ca0 <printf@plt>
  441004:	ldur	w8, [x29, #-32]
  441008:	subs	w8, w8, #0x0
  44100c:	mov	w9, w8
  441010:	ubfx	x9, x9, #0, #32
  441014:	cmp	x9, #0x4
  441018:	str	x9, [sp, #48]
  44101c:	b.hi	44109c <ferror@plt+0x3f36c>  // b.pmore
  441020:	adrp	x8, 480000 <warn@@Base+0xed44>
  441024:	add	x8, x8, #0x30c
  441028:	ldr	x11, [sp, #48]
  44102c:	ldrsw	x10, [x8, x11, lsl #2]
  441030:	add	x9, x8, x10
  441034:	br	x9
  441038:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  44103c:	add	x0, x0, #0xb0d
  441040:	bl	401cf0 <gettext@plt>
  441044:	bl	401ca0 <printf@plt>
  441048:	b	4410a8 <ferror@plt+0x3f378>
  44104c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441050:	add	x0, x0, #0xb22
  441054:	bl	401cf0 <gettext@plt>
  441058:	bl	401ca0 <printf@plt>
  44105c:	b	4410a8 <ferror@plt+0x3f378>
  441060:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441064:	add	x0, x0, #0xb33
  441068:	bl	401cf0 <gettext@plt>
  44106c:	bl	401ca0 <printf@plt>
  441070:	b	4410a8 <ferror@plt+0x3f378>
  441074:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441078:	add	x0, x0, #0xb46
  44107c:	bl	401cf0 <gettext@plt>
  441080:	bl	401ca0 <printf@plt>
  441084:	b	4410a8 <ferror@plt+0x3f378>
  441088:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  44108c:	add	x0, x0, #0xb54
  441090:	bl	401cf0 <gettext@plt>
  441094:	bl	401ca0 <printf@plt>
  441098:	b	4410a8 <ferror@plt+0x3f378>
  44109c:	ldr	x0, [sp, #64]
  4410a0:	bl	401cf0 <gettext@plt>
  4410a4:	bl	401ca0 <printf@plt>
  4410a8:	b	441858 <ferror@plt+0x3fb28>
  4410ac:	ldur	x0, [x29, #-16]
  4410b0:	ldur	x1, [x29, #-24]
  4410b4:	mov	w8, wzr
  4410b8:	mov	w2, w8
  4410bc:	sub	x3, x29, #0x4c
  4410c0:	sub	x4, x29, #0x50
  4410c4:	bl	44a2a0 <ferror@plt+0x48570>
  4410c8:	stur	x0, [x29, #-72]
  4410cc:	ldur	w8, [x29, #-76]
  4410d0:	mov	w9, w8
  4410d4:	ldur	x10, [x29, #-16]
  4410d8:	add	x9, x10, x9
  4410dc:	stur	x9, [x29, #-16]
  4410e0:	ldur	x9, [x29, #-72]
  4410e4:	stur	w9, [x29, #-32]
  4410e8:	ldur	w8, [x29, #-32]
  4410ec:	mov	w10, w8
  4410f0:	ldur	x11, [x29, #-72]
  4410f4:	cmp	x10, x11
  4410f8:	b.eq	441108 <ferror@plt+0x3f3d8>  // b.none
  4410fc:	ldur	w8, [x29, #-80]
  441100:	orr	w8, w8, #0x2
  441104:	stur	w8, [x29, #-80]
  441108:	ldur	w0, [x29, #-80]
  44110c:	bl	4467c8 <ferror@plt+0x44a98>
  441110:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441114:	add	x0, x0, #0xb6a
  441118:	bl	401ca0 <printf@plt>
  44111c:	ldur	w8, [x29, #-32]
  441120:	subs	w8, w8, #0x0
  441124:	mov	w9, w8
  441128:	ubfx	x9, x9, #0, #32
  44112c:	cmp	x9, #0x4
  441130:	str	x9, [sp, #40]
  441134:	b.hi	441150 <ferror@plt+0x3f420>  // b.pmore
  441138:	adrp	x8, 480000 <warn@@Base+0xed44>
  44113c:	add	x8, x8, #0x2f8
  441140:	ldr	x11, [sp, #40]
  441144:	ldrsw	x10, [x8, x11, lsl #2]
  441148:	add	x9, x8, x10
  44114c:	br	x9
  441150:	ldr	x0, [sp, #72]
  441154:	bl	401cf0 <gettext@plt>
  441158:	bl	401ca0 <printf@plt>
  44115c:	b	44119c <ferror@plt+0x3f46c>
  441160:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441164:	add	x0, x0, #0xb87
  441168:	bl	401ca0 <printf@plt>
  44116c:	b	44119c <ferror@plt+0x3f46c>
  441170:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441174:	add	x0, x0, #0xb8f
  441178:	bl	401ca0 <printf@plt>
  44117c:	b	44119c <ferror@plt+0x3f46c>
  441180:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441184:	add	x0, x0, #0xb97
  441188:	bl	401ca0 <printf@plt>
  44118c:	b	44119c <ferror@plt+0x3f46c>
  441190:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441194:	add	x0, x0, #0xb9e
  441198:	bl	401ca0 <printf@plt>
  44119c:	b	441858 <ferror@plt+0x3fb28>
  4411a0:	ldur	x0, [x29, #-16]
  4411a4:	ldur	x1, [x29, #-24]
  4411a8:	mov	w8, wzr
  4411ac:	mov	w2, w8
  4411b0:	sub	x3, x29, #0x5c
  4411b4:	sub	x4, x29, #0x60
  4411b8:	bl	44a2a0 <ferror@plt+0x48570>
  4411bc:	stur	x0, [x29, #-88]
  4411c0:	ldur	w8, [x29, #-92]
  4411c4:	mov	w9, w8
  4411c8:	ldur	x10, [x29, #-16]
  4411cc:	add	x9, x10, x9
  4411d0:	stur	x9, [x29, #-16]
  4411d4:	ldur	x9, [x29, #-88]
  4411d8:	stur	w9, [x29, #-32]
  4411dc:	ldur	w8, [x29, #-32]
  4411e0:	mov	w10, w8
  4411e4:	ldur	x11, [x29, #-88]
  4411e8:	cmp	x10, x11
  4411ec:	b.eq	4411fc <ferror@plt+0x3f4cc>  // b.none
  4411f0:	ldur	w8, [x29, #-96]
  4411f4:	orr	w8, w8, #0x2
  4411f8:	stur	w8, [x29, #-96]
  4411fc:	ldur	w0, [x29, #-96]
  441200:	bl	4467c8 <ferror@plt+0x44a98>
  441204:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441208:	add	x0, x0, #0xba5
  44120c:	bl	401ca0 <printf@plt>
  441210:	ldur	w8, [x29, #-32]
  441214:	cbz	w8, 441258 <ferror@plt+0x3f528>
  441218:	b	44121c <ferror@plt+0x3f4ec>
  44121c:	ldur	w8, [x29, #-32]
  441220:	cmp	w8, #0x0
  441224:	cset	w8, ls  // ls = plast
  441228:	tbnz	w8, #0, 44124c <ferror@plt+0x3f51c>
  44122c:	ldur	w8, [x29, #-32]
  441230:	cmp	w8, #0x10
  441234:	b.cs	44124c <ferror@plt+0x3f51c>  // b.hs, b.nlast
  441238:	ldur	w1, [x29, #-32]
  44123c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441240:	add	x0, x0, #0xbbf
  441244:	bl	401ca0 <printf@plt>
  441248:	b	441254 <ferror@plt+0x3f524>
  44124c:	ldr	x0, [sp, #64]
  441250:	bl	401ca0 <printf@plt>
  441254:	b	441264 <ferror@plt+0x3f534>
  441258:	ldr	x0, [sp, #72]
  44125c:	bl	401cf0 <gettext@plt>
  441260:	bl	401ca0 <printf@plt>
  441264:	b	441858 <ferror@plt+0x3fb28>
  441268:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  44126c:	add	x0, x0, #0xbc7
  441270:	bl	401ca0 <printf@plt>
  441274:	ldur	x1, [x29, #-16]
  441278:	ldur	x2, [x29, #-24]
  44127c:	mov	w8, #0xffffffff            	// #-1
  441280:	mov	w0, w8
  441284:	bl	446c04 <ferror@plt+0x44ed4>
  441288:	stur	x0, [x29, #-16]
  44128c:	b	441858 <ferror@plt+0x3fb28>
  441290:	ldur	x0, [x29, #-16]
  441294:	ldur	x1, [x29, #-24]
  441298:	mov	w8, wzr
  44129c:	mov	w2, w8
  4412a0:	sub	x3, x29, #0x6c
  4412a4:	sub	x4, x29, #0x70
  4412a8:	bl	44a2a0 <ferror@plt+0x48570>
  4412ac:	stur	x0, [x29, #-104]
  4412b0:	ldur	w8, [x29, #-108]
  4412b4:	mov	w9, w8
  4412b8:	ldur	x10, [x29, #-16]
  4412bc:	add	x9, x10, x9
  4412c0:	stur	x9, [x29, #-16]
  4412c4:	ldur	x9, [x29, #-104]
  4412c8:	stur	w9, [x29, #-32]
  4412cc:	ldur	w8, [x29, #-32]
  4412d0:	mov	w10, w8
  4412d4:	ldur	x11, [x29, #-104]
  4412d8:	cmp	x10, x11
  4412dc:	b.eq	4412ec <ferror@plt+0x3f5bc>  // b.none
  4412e0:	ldur	w8, [x29, #-112]
  4412e4:	orr	w8, w8, #0x2
  4412e8:	stur	w8, [x29, #-112]
  4412ec:	ldur	w0, [x29, #-112]
  4412f0:	bl	4467c8 <ferror@plt+0x44a98>
  4412f4:	ldur	w8, [x29, #-32]
  4412f8:	cbz	w8, 441310 <ferror@plt+0x3f5e0>
  4412fc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441300:	add	x0, x0, #0xbf4
  441304:	bl	401cf0 <gettext@plt>
  441308:	str	x0, [sp, #32]
  44130c:	b	441320 <ferror@plt+0x3f5f0>
  441310:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441314:	add	x0, x0, #0xbf8
  441318:	bl	401cf0 <gettext@plt>
  44131c:	str	x0, [sp, #32]
  441320:	ldr	x8, [sp, #32]
  441324:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441328:	add	x0, x0, #0xbdc
  44132c:	mov	x1, x8
  441330:	bl	401ca0 <printf@plt>
  441334:	b	441858 <ferror@plt+0x3fb28>
  441338:	ldur	x0, [x29, #-16]
  44133c:	ldur	x1, [x29, #-24]
  441340:	mov	w8, wzr
  441344:	mov	w2, w8
  441348:	sub	x3, x29, #0x7c
  44134c:	sub	x4, x29, #0x80
  441350:	bl	44a2a0 <ferror@plt+0x48570>
  441354:	stur	x0, [x29, #-120]
  441358:	ldur	w8, [x29, #-124]
  44135c:	mov	w9, w8
  441360:	ldur	x10, [x29, #-16]
  441364:	add	x9, x10, x9
  441368:	stur	x9, [x29, #-16]
  44136c:	ldur	x9, [x29, #-120]
  441370:	stur	w9, [x29, #-32]
  441374:	ldur	w8, [x29, #-32]
  441378:	mov	w10, w8
  44137c:	ldur	x11, [x29, #-120]
  441380:	cmp	x10, x11
  441384:	b.eq	441394 <ferror@plt+0x3f664>  // b.none
  441388:	ldur	w8, [x29, #-128]
  44138c:	orr	w8, w8, #0x2
  441390:	stur	w8, [x29, #-128]
  441394:	ldur	w0, [x29, #-128]
  441398:	bl	4467c8 <ferror@plt+0x44a98>
  44139c:	ldur	w1, [x29, #-32]
  4413a0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4413a4:	add	x0, x0, #0xbfb
  4413a8:	bl	401ca0 <printf@plt>
  4413ac:	b	441858 <ferror@plt+0x3fb28>
  4413b0:	ldur	x0, [x29, #-16]
  4413b4:	ldur	x1, [x29, #-24]
  4413b8:	mov	w8, wzr
  4413bc:	mov	w2, w8
  4413c0:	sub	x3, x29, #0x8c
  4413c4:	sub	x4, x29, #0x90
  4413c8:	bl	44a2a0 <ferror@plt+0x48570>
  4413cc:	stur	x0, [x29, #-136]
  4413d0:	ldur	w8, [x29, #-140]
  4413d4:	mov	w9, w8
  4413d8:	ldur	x10, [x29, #-16]
  4413dc:	add	x9, x10, x9
  4413e0:	stur	x9, [x29, #-16]
  4413e4:	ldur	x9, [x29, #-136]
  4413e8:	stur	w9, [x29, #-32]
  4413ec:	ldur	w8, [x29, #-32]
  4413f0:	mov	w10, w8
  4413f4:	ldur	x11, [x29, #-136]
  4413f8:	cmp	x10, x11
  4413fc:	b.eq	44140c <ferror@plt+0x3f6dc>  // b.none
  441400:	ldur	w8, [x29, #-144]
  441404:	orr	w8, w8, #0x2
  441408:	stur	w8, [x29, #-144]
  44140c:	ldur	w0, [x29, #-144]
  441410:	bl	4467c8 <ferror@plt+0x44a98>
  441414:	ldur	w8, [x29, #-28]
  441418:	adrp	x9, 49a000 <warn@@Base+0x28d44>
  44141c:	add	x9, x9, #0xc29
  441420:	adrp	x10, 49a000 <warn@@Base+0x28d44>
  441424:	add	x10, x10, #0xc15
  441428:	cmp	w8, #0xa
  44142c:	csel	x0, x10, x9, eq  // eq = none
  441430:	bl	401ca0 <printf@plt>
  441434:	ldur	w8, [x29, #-32]
  441438:	str	w8, [sp, #28]
  44143c:	cbz	w8, 441464 <ferror@plt+0x3f734>
  441440:	b	441444 <ferror@plt+0x3f714>
  441444:	ldr	w8, [sp, #28]
  441448:	cmp	w8, #0x1
  44144c:	b.eq	441474 <ferror@plt+0x3f744>  // b.none
  441450:	b	441454 <ferror@plt+0x3f724>
  441454:	ldr	w8, [sp, #28]
  441458:	cmp	w8, #0x2
  44145c:	b.eq	441484 <ferror@plt+0x3f754>  // b.none
  441460:	b	441494 <ferror@plt+0x3f764>
  441464:	ldr	x0, [sp, #72]
  441468:	bl	401cf0 <gettext@plt>
  44146c:	bl	401ca0 <printf@plt>
  441470:	b	4414a0 <ferror@plt+0x3f770>
  441474:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441478:	add	x0, x0, #0xc3d
  44147c:	bl	401ca0 <printf@plt>
  441480:	b	4414a0 <ferror@plt+0x3f770>
  441484:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441488:	add	x0, x0, #0xc43
  44148c:	bl	401ca0 <printf@plt>
  441490:	b	4414a0 <ferror@plt+0x3f770>
  441494:	ldr	x0, [sp, #64]
  441498:	bl	401cf0 <gettext@plt>
  44149c:	bl	401ca0 <printf@plt>
  4414a0:	b	441858 <ferror@plt+0x3fb28>
  4414a4:	ldur	x0, [x29, #-16]
  4414a8:	ldur	x1, [x29, #-24]
  4414ac:	mov	w8, wzr
  4414b0:	mov	w2, w8
  4414b4:	sub	x3, x29, #0x9c
  4414b8:	add	x4, sp, #0xa0
  4414bc:	bl	44a2a0 <ferror@plt+0x48570>
  4414c0:	stur	x0, [x29, #-152]
  4414c4:	ldur	w8, [x29, #-156]
  4414c8:	mov	w9, w8
  4414cc:	ldur	x10, [x29, #-16]
  4414d0:	add	x9, x10, x9
  4414d4:	stur	x9, [x29, #-16]
  4414d8:	ldur	x9, [x29, #-152]
  4414dc:	stur	w9, [x29, #-32]
  4414e0:	ldur	w8, [x29, #-32]
  4414e4:	mov	w10, w8
  4414e8:	ldur	x11, [x29, #-152]
  4414ec:	cmp	x10, x11
  4414f0:	b.eq	441500 <ferror@plt+0x3f7d0>  // b.none
  4414f4:	ldr	w8, [sp, #160]
  4414f8:	orr	w8, w8, #0x2
  4414fc:	str	w8, [sp, #160]
  441500:	ldr	w0, [sp, #160]
  441504:	bl	4467c8 <ferror@plt+0x44a98>
  441508:	ldur	w8, [x29, #-32]
  44150c:	adrp	x9, 482000 <warn@@Base+0x10d44>
  441510:	add	x9, x9, #0x826
  441514:	adrp	x10, 4a0000 <warn@@Base+0x2ed44>
  441518:	add	x10, x10, #0xdaf
  44151c:	cmp	w8, #0x0
  441520:	csel	x1, x10, x9, ne  // ne = any
  441524:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441528:	add	x0, x0, #0xc48
  44152c:	bl	401ca0 <printf@plt>
  441530:	b	441858 <ferror@plt+0x3fb28>
  441534:	ldur	x0, [x29, #-16]
  441538:	ldur	x1, [x29, #-24]
  44153c:	mov	w8, wzr
  441540:	mov	w2, w8
  441544:	add	x3, sp, #0x94
  441548:	add	x4, sp, #0x90
  44154c:	bl	44a2a0 <ferror@plt+0x48570>
  441550:	str	x0, [sp, #152]
  441554:	ldr	w8, [sp, #148]
  441558:	mov	w9, w8
  44155c:	ldur	x10, [x29, #-16]
  441560:	add	x9, x10, x9
  441564:	stur	x9, [x29, #-16]
  441568:	ldr	x9, [sp, #152]
  44156c:	stur	w9, [x29, #-32]
  441570:	ldur	w8, [x29, #-32]
  441574:	mov	w10, w8
  441578:	ldr	x11, [sp, #152]
  44157c:	cmp	x10, x11
  441580:	b.eq	441590 <ferror@plt+0x3f860>  // b.none
  441584:	ldr	w8, [sp, #144]
  441588:	orr	w8, w8, #0x2
  44158c:	str	w8, [sp, #144]
  441590:	ldr	w0, [sp, #144]
  441594:	bl	4467c8 <ferror@plt+0x44a98>
  441598:	ldur	w8, [x29, #-32]
  44159c:	cbz	w8, 4415b4 <ferror@plt+0x3f884>
  4415a0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4415a4:	add	x0, x0, #0xc7b
  4415a8:	bl	401cf0 <gettext@plt>
  4415ac:	str	x0, [sp, #16]
  4415b0:	b	4415c4 <ferror@plt+0x3f894>
  4415b4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4415b8:	add	x0, x0, #0xc83
  4415bc:	bl	401cf0 <gettext@plt>
  4415c0:	str	x0, [sp, #16]
  4415c4:	ldr	x8, [sp, #16]
  4415c8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4415cc:	add	x0, x0, #0xc5f
  4415d0:	mov	x1, x8
  4415d4:	bl	401ca0 <printf@plt>
  4415d8:	b	441858 <ferror@plt+0x3fb28>
  4415dc:	ldur	x0, [x29, #-16]
  4415e0:	ldur	x1, [x29, #-24]
  4415e4:	mov	w8, wzr
  4415e8:	mov	w2, w8
  4415ec:	add	x3, sp, #0x84
  4415f0:	add	x4, sp, #0x80
  4415f4:	bl	44a2a0 <ferror@plt+0x48570>
  4415f8:	str	x0, [sp, #136]
  4415fc:	ldr	w8, [sp, #132]
  441600:	mov	w9, w8
  441604:	ldur	x10, [x29, #-16]
  441608:	add	x9, x10, x9
  44160c:	stur	x9, [x29, #-16]
  441610:	ldr	x9, [sp, #136]
  441614:	stur	w9, [x29, #-32]
  441618:	ldur	w8, [x29, #-32]
  44161c:	mov	w10, w8
  441620:	ldr	x11, [sp, #136]
  441624:	cmp	x10, x11
  441628:	b.eq	441638 <ferror@plt+0x3f908>  // b.none
  44162c:	ldr	w8, [sp, #128]
  441630:	orr	w8, w8, #0x2
  441634:	str	w8, [sp, #128]
  441638:	ldr	w0, [sp, #128]
  44163c:	bl	4467c8 <ferror@plt+0x44a98>
  441640:	ldur	w8, [x29, #-32]
  441644:	cbz	w8, 44165c <ferror@plt+0x3f92c>
  441648:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  44164c:	add	x0, x0, #0xcaa
  441650:	bl	401cf0 <gettext@plt>
  441654:	str	x0, [sp, #8]
  441658:	b	44166c <ferror@plt+0x3f93c>
  44165c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441660:	add	x0, x0, #0xc7b
  441664:	bl	401cf0 <gettext@plt>
  441668:	str	x0, [sp, #8]
  44166c:	ldr	x8, [sp, #8]
  441670:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441674:	add	x0, x0, #0xc8c
  441678:	mov	x1, x8
  44167c:	bl	401ca0 <printf@plt>
  441680:	b	441858 <ferror@plt+0x3fb28>
  441684:	ldur	x0, [x29, #-16]
  441688:	ldur	x1, [x29, #-24]
  44168c:	mov	w8, wzr
  441690:	mov	w2, w8
  441694:	add	x3, sp, #0x74
  441698:	add	x4, sp, #0x70
  44169c:	bl	44a2a0 <ferror@plt+0x48570>
  4416a0:	str	x0, [sp, #120]
  4416a4:	ldr	w8, [sp, #116]
  4416a8:	mov	w9, w8
  4416ac:	ldur	x10, [x29, #-16]
  4416b0:	add	x9, x10, x9
  4416b4:	stur	x9, [x29, #-16]
  4416b8:	ldr	x9, [sp, #120]
  4416bc:	stur	w9, [x29, #-32]
  4416c0:	ldur	w8, [x29, #-32]
  4416c4:	mov	w10, w8
  4416c8:	ldr	x11, [sp, #120]
  4416cc:	cmp	x10, x11
  4416d0:	b.eq	4416e0 <ferror@plt+0x3f9b0>  // b.none
  4416d4:	ldr	w8, [sp, #112]
  4416d8:	orr	w8, w8, #0x2
  4416dc:	str	w8, [sp, #112]
  4416e0:	ldr	w0, [sp, #112]
  4416e4:	bl	4467c8 <ferror@plt+0x44a98>
  4416e8:	ldur	w1, [x29, #-32]
  4416ec:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4416f0:	add	x0, x0, #0xcb0
  4416f4:	bl	401ca0 <printf@plt>
  4416f8:	b	441858 <ferror@plt+0x3fb28>
  4416fc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441700:	add	x0, x0, #0xccf
  441704:	bl	401ca0 <printf@plt>
  441708:	ldur	x1, [x29, #-16]
  44170c:	ldur	x2, [x29, #-24]
  441710:	mov	w8, #0xffffffff            	// #-1
  441714:	mov	w0, w8
  441718:	bl	446c04 <ferror@plt+0x44ed4>
  44171c:	stur	x0, [x29, #-16]
  441720:	b	441858 <ferror@plt+0x3fb28>
  441724:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441728:	add	x0, x0, #0xce6
  44172c:	bl	401ca0 <printf@plt>
  441730:	ldur	x1, [x29, #-16]
  441734:	ldur	x2, [x29, #-24]
  441738:	mov	w8, #0xffffffff            	// #-1
  44173c:	mov	w0, w8
  441740:	bl	446c04 <ferror@plt+0x44ed4>
  441744:	stur	x0, [x29, #-16]
  441748:	b	441858 <ferror@plt+0x3fb28>
  44174c:	ldur	x0, [x29, #-16]
  441750:	ldur	x1, [x29, #-24]
  441754:	mov	w8, wzr
  441758:	mov	w2, w8
  44175c:	add	x3, sp, #0x64
  441760:	add	x4, sp, #0x60
  441764:	bl	44a2a0 <ferror@plt+0x48570>
  441768:	str	x0, [sp, #104]
  44176c:	ldr	w8, [sp, #100]
  441770:	mov	w9, w8
  441774:	ldur	x10, [x29, #-16]
  441778:	add	x9, x10, x9
  44177c:	stur	x9, [x29, #-16]
  441780:	ldr	x9, [sp, #104]
  441784:	stur	w9, [x29, #-32]
  441788:	ldur	w8, [x29, #-32]
  44178c:	mov	w10, w8
  441790:	ldr	x11, [sp, #104]
  441794:	cmp	x10, x11
  441798:	b.eq	4417a8 <ferror@plt+0x3fa78>  // b.none
  44179c:	ldr	w8, [sp, #96]
  4417a0:	orr	w8, w8, #0x2
  4417a4:	str	w8, [sp, #96]
  4417a8:	ldr	w0, [sp, #96]
  4417ac:	bl	4467c8 <ferror@plt+0x44a98>
  4417b0:	ldur	w1, [x29, #-32]
  4417b4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4417b8:	add	x0, x0, #0xcfb
  4417bc:	bl	401ca0 <printf@plt>
  4417c0:	b	441858 <ferror@plt+0x3fb28>
  4417c4:	ldur	x0, [x29, #-16]
  4417c8:	ldur	x1, [x29, #-24]
  4417cc:	mov	w8, wzr
  4417d0:	mov	w2, w8
  4417d4:	add	x3, sp, #0x54
  4417d8:	add	x4, sp, #0x50
  4417dc:	bl	44a2a0 <ferror@plt+0x48570>
  4417e0:	str	x0, [sp, #88]
  4417e4:	ldr	w8, [sp, #84]
  4417e8:	mov	w9, w8
  4417ec:	ldur	x10, [x29, #-16]
  4417f0:	add	x9, x10, x9
  4417f4:	stur	x9, [x29, #-16]
  4417f8:	ldr	x9, [sp, #88]
  4417fc:	stur	w9, [x29, #-32]
  441800:	ldur	w8, [x29, #-32]
  441804:	mov	w10, w8
  441808:	ldr	x11, [sp, #88]
  44180c:	cmp	x10, x11
  441810:	b.eq	441820 <ferror@plt+0x3faf0>  // b.none
  441814:	ldr	w8, [sp, #80]
  441818:	orr	w8, w8, #0x2
  44181c:	str	w8, [sp, #80]
  441820:	ldr	w0, [sp, #80]
  441824:	bl	4467c8 <ferror@plt+0x44a98>
  441828:	ldur	w1, [x29, #-32]
  44182c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441830:	add	x0, x0, #0xd19
  441834:	bl	401ca0 <printf@plt>
  441838:	b	441858 <ferror@plt+0x3fb28>
  44183c:	ldur	w8, [x29, #-28]
  441840:	and	w0, w8, #0x1
  441844:	ldur	x1, [x29, #-16]
  441848:	ldur	x2, [x29, #-24]
  44184c:	bl	446c04 <ferror@plt+0x44ed4>
  441850:	stur	x0, [x29, #-8]
  441854:	b	441860 <ferror@plt+0x3fb30>
  441858:	ldur	x8, [x29, #-16]
  44185c:	stur	x8, [x29, #-8]
  441860:	ldur	x0, [x29, #-8]
  441864:	ldr	x28, [sp, #336]
  441868:	ldp	x29, x30, [sp, #320]
  44186c:	add	sp, sp, #0x160
  441870:	ret
  441874:	sub	sp, sp, #0x30
  441878:	stp	x29, x30, [sp, #32]
  44187c:	add	x29, sp, #0x20
  441880:	str	x0, [sp, #16]
  441884:	str	w1, [sp, #12]
  441888:	str	x2, [sp]
  44188c:	ldr	w8, [sp, #12]
  441890:	cbnz	w8, 4418a0 <ferror@plt+0x3fb70>
  441894:	ldr	x8, [sp]
  441898:	stur	x8, [x29, #-8]
  44189c:	b	4418b4 <ferror@plt+0x3fb84>
  4418a0:	ldr	w0, [sp, #12]
  4418a4:	ldr	x1, [sp, #16]
  4418a8:	ldr	x2, [sp]
  4418ac:	bl	446c04 <ferror@plt+0x44ed4>
  4418b0:	stur	x0, [x29, #-8]
  4418b4:	ldur	x0, [x29, #-8]
  4418b8:	ldp	x29, x30, [sp, #32]
  4418bc:	add	sp, sp, #0x30
  4418c0:	ret
  4418c4:	sub	sp, sp, #0x120
  4418c8:	stp	x29, x30, [sp, #256]
  4418cc:	str	x28, [sp, #272]
  4418d0:	add	x29, sp, #0x100
  4418d4:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  4418d8:	add	x8, x8, #0xd76
  4418dc:	adrp	x9, 486000 <warn@@Base+0x14d44>
  4418e0:	add	x9, x9, #0xb76
  4418e4:	stur	x0, [x29, #-16]
  4418e8:	stur	x1, [x29, #-24]
  4418ec:	str	x8, [sp, #64]
  4418f0:	str	x9, [sp, #56]
  4418f4:	ldur	x0, [x29, #-16]
  4418f8:	ldur	x1, [x29, #-24]
  4418fc:	mov	w8, wzr
  441900:	mov	w2, w8
  441904:	sub	x3, x29, #0x3c
  441908:	sub	x4, x29, #0x40
  44190c:	bl	44a2a0 <ferror@plt+0x48570>
  441910:	stur	x0, [x29, #-56]
  441914:	ldur	w8, [x29, #-60]
  441918:	mov	w9, w8
  44191c:	ldur	x10, [x29, #-16]
  441920:	add	x9, x10, x9
  441924:	stur	x9, [x29, #-16]
  441928:	ldur	x9, [x29, #-56]
  44192c:	stur	w9, [x29, #-28]
  441930:	ldur	w8, [x29, #-28]
  441934:	mov	w10, w8
  441938:	ldur	x11, [x29, #-56]
  44193c:	cmp	x10, x11
  441940:	b.eq	441950 <ferror@plt+0x3fc20>  // b.none
  441944:	ldur	w8, [x29, #-64]
  441948:	orr	w8, w8, #0x2
  44194c:	stur	w8, [x29, #-64]
  441950:	ldur	w0, [x29, #-64]
  441954:	bl	4467c8 <ferror@plt+0x44a98>
  441958:	mov	x8, xzr
  44195c:	stur	x8, [x29, #-40]
  441960:	stur	wzr, [x29, #-44]
  441964:	ldur	w8, [x29, #-44]
  441968:	mov	w9, w8
  44196c:	cmp	x9, #0x2a
  441970:	b.cs	4419d0 <ferror@plt+0x3fca0>  // b.hs, b.nlast
  441974:	ldur	w8, [x29, #-44]
  441978:	mov	w9, w8
  44197c:	mov	x10, #0x20                  	// #32
  441980:	mul	x9, x10, x9
  441984:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  441988:	add	x10, x10, #0x9f8
  44198c:	ldr	w8, [x10, x9]
  441990:	ldur	w11, [x29, #-28]
  441994:	cmp	w8, w11
  441998:	b.ne	4419c0 <ferror@plt+0x3fc90>  // b.any
  44199c:	ldur	w8, [x29, #-44]
  4419a0:	mov	w9, w8
  4419a4:	mov	x10, #0x20                  	// #32
  4419a8:	mul	x9, x10, x9
  4419ac:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  4419b0:	add	x10, x10, #0x9f8
  4419b4:	add	x9, x10, x9
  4419b8:	stur	x9, [x29, #-40]
  4419bc:	b	4419d0 <ferror@plt+0x3fca0>
  4419c0:	ldur	w8, [x29, #-44]
  4419c4:	add	w8, w8, #0x1
  4419c8:	stur	w8, [x29, #-44]
  4419cc:	b	441964 <ferror@plt+0x3fc34>
  4419d0:	ldur	x8, [x29, #-40]
  4419d4:	cbz	x8, 4421a8 <ferror@plt+0x40478>
  4419d8:	ldur	x8, [x29, #-40]
  4419dc:	ldr	x1, [x8, #8]
  4419e0:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4419e4:	add	x0, x0, #0xd34
  4419e8:	bl	401ca0 <printf@plt>
  4419ec:	ldur	x8, [x29, #-40]
  4419f0:	ldr	w9, [x8, #16]
  4419f4:	str	w9, [sp, #52]
  4419f8:	cbz	w9, 441a20 <ferror@plt+0x3fcf0>
  4419fc:	b	441a00 <ferror@plt+0x3fcd0>
  441a00:	ldr	w8, [sp, #52]
  441a04:	cmp	w8, #0x1
  441a08:	b.eq	442074 <ferror@plt+0x40344>  // b.none
  441a0c:	b	441a10 <ferror@plt+0x3fce0>
  441a10:	ldr	w8, [sp, #52]
  441a14:	cmp	w8, #0x2
  441a18:	b.eq	44208c <ferror@plt+0x4035c>  // b.none
  441a1c:	b	4420a8 <ferror@plt+0x40378>
  441a20:	ldur	w8, [x29, #-28]
  441a24:	subs	w8, w8, #0x7
  441a28:	mov	w9, w8
  441a2c:	ubfx	x9, x9, #0, #32
  441a30:	cmp	x9, #0x3a
  441a34:	str	x9, [sp, #40]
  441a38:	b.hi	442054 <ferror@plt+0x40324>  // b.pmore
  441a3c:	adrp	x8, 480000 <warn@@Base+0xed44>
  441a40:	add	x8, x8, #0x320
  441a44:	ldr	x11, [sp, #40]
  441a48:	ldrsw	x10, [x8, x11, lsl #2]
  441a4c:	add	x9, x8, x10
  441a50:	br	x9
  441a54:	ldur	x0, [x29, #-16]
  441a58:	ldur	x1, [x29, #-24]
  441a5c:	mov	w8, wzr
  441a60:	mov	w2, w8
  441a64:	sub	x3, x29, #0x4c
  441a68:	sub	x4, x29, #0x50
  441a6c:	bl	44a2a0 <ferror@plt+0x48570>
  441a70:	stur	x0, [x29, #-72]
  441a74:	ldur	w8, [x29, #-76]
  441a78:	mov	w9, w8
  441a7c:	ldur	x10, [x29, #-16]
  441a80:	add	x9, x10, x9
  441a84:	stur	x9, [x29, #-16]
  441a88:	ldur	x9, [x29, #-72]
  441a8c:	stur	w9, [x29, #-32]
  441a90:	ldur	w8, [x29, #-32]
  441a94:	mov	w10, w8
  441a98:	ldur	x11, [x29, #-72]
  441a9c:	cmp	x10, x11
  441aa0:	b.eq	441ab0 <ferror@plt+0x3fd80>  // b.none
  441aa4:	ldur	w8, [x29, #-80]
  441aa8:	orr	w8, w8, #0x2
  441aac:	stur	w8, [x29, #-80]
  441ab0:	ldur	w0, [x29, #-80]
  441ab4:	bl	4467c8 <ferror@plt+0x44a98>
  441ab8:	ldur	w8, [x29, #-32]
  441abc:	str	w8, [sp, #36]
  441ac0:	cbz	w8, 441b08 <ferror@plt+0x3fdd8>
  441ac4:	b	441ac8 <ferror@plt+0x3fd98>
  441ac8:	ldr	w8, [sp, #36]
  441acc:	cmp	w8, #0x41
  441ad0:	b.eq	441b18 <ferror@plt+0x3fde8>  // b.none
  441ad4:	b	441ad8 <ferror@plt+0x3fda8>
  441ad8:	ldr	w8, [sp, #36]
  441adc:	cmp	w8, #0x4d
  441ae0:	b.eq	441b40 <ferror@plt+0x3fe10>  // b.none
  441ae4:	b	441ae8 <ferror@plt+0x3fdb8>
  441ae8:	ldr	w8, [sp, #36]
  441aec:	cmp	w8, #0x52
  441af0:	b.eq	441b2c <ferror@plt+0x3fdfc>  // b.none
  441af4:	b	441af8 <ferror@plt+0x3fdc8>
  441af8:	ldr	w8, [sp, #36]
  441afc:	cmp	w8, #0x53
  441b00:	b.eq	441b54 <ferror@plt+0x3fe24>  // b.none
  441b04:	b	441b68 <ferror@plt+0x3fe38>
  441b08:	ldr	x0, [sp, #56]
  441b0c:	bl	401cf0 <gettext@plt>
  441b10:	bl	401ca0 <printf@plt>
  441b14:	b	441b74 <ferror@plt+0x3fe44>
  441b18:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441b1c:	add	x0, x0, #0xd3f
  441b20:	bl	401cf0 <gettext@plt>
  441b24:	bl	401ca0 <printf@plt>
  441b28:	b	441b74 <ferror@plt+0x3fe44>
  441b2c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441b30:	add	x0, x0, #0xd6c
  441b34:	bl	401cf0 <gettext@plt>
  441b38:	bl	401ca0 <printf@plt>
  441b3c:	b	441b74 <ferror@plt+0x3fe44>
  441b40:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441b44:	add	x0, x0, #0xd4c
  441b48:	bl	401cf0 <gettext@plt>
  441b4c:	bl	401ca0 <printf@plt>
  441b50:	b	441b74 <ferror@plt+0x3fe44>
  441b54:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441b58:	add	x0, x0, #0xd5d
  441b5c:	bl	401cf0 <gettext@plt>
  441b60:	bl	401ca0 <printf@plt>
  441b64:	b	441b74 <ferror@plt+0x3fe44>
  441b68:	ldur	w1, [x29, #-32]
  441b6c:	ldr	x0, [sp, #64]
  441b70:	bl	401ca0 <printf@plt>
  441b74:	b	442068 <ferror@plt+0x40338>
  441b78:	ldur	x0, [x29, #-16]
  441b7c:	ldur	x1, [x29, #-24]
  441b80:	mov	w8, wzr
  441b84:	mov	w2, w8
  441b88:	sub	x3, x29, #0x5c
  441b8c:	sub	x4, x29, #0x60
  441b90:	bl	44a2a0 <ferror@plt+0x48570>
  441b94:	stur	x0, [x29, #-88]
  441b98:	ldur	w8, [x29, #-92]
  441b9c:	mov	w9, w8
  441ba0:	ldur	x10, [x29, #-16]
  441ba4:	add	x9, x10, x9
  441ba8:	stur	x9, [x29, #-16]
  441bac:	ldur	x9, [x29, #-88]
  441bb0:	stur	w9, [x29, #-32]
  441bb4:	ldur	w8, [x29, #-32]
  441bb8:	mov	w10, w8
  441bbc:	ldur	x11, [x29, #-88]
  441bc0:	cmp	x10, x11
  441bc4:	b.eq	441bd4 <ferror@plt+0x3fea4>  // b.none
  441bc8:	ldur	w8, [x29, #-96]
  441bcc:	orr	w8, w8, #0x2
  441bd0:	stur	w8, [x29, #-96]
  441bd4:	ldur	w0, [x29, #-96]
  441bd8:	bl	4467c8 <ferror@plt+0x44a98>
  441bdc:	ldur	w8, [x29, #-32]
  441be0:	subs	w8, w8, #0x0
  441be4:	mov	w9, w8
  441be8:	ubfx	x9, x9, #0, #32
  441bec:	cmp	x9, #0x3
  441bf0:	str	x9, [sp, #24]
  441bf4:	b.hi	441c58 <ferror@plt+0x3ff28>  // b.pmore
  441bf8:	adrp	x8, 480000 <warn@@Base+0xed44>
  441bfc:	add	x8, x8, #0x41c
  441c00:	ldr	x11, [sp, #24]
  441c04:	ldrsw	x10, [x8, x11, lsl #2]
  441c08:	add	x9, x8, x10
  441c0c:	br	x9
  441c10:	ldr	x0, [sp, #56]
  441c14:	bl	401cf0 <gettext@plt>
  441c18:	bl	401ca0 <printf@plt>
  441c1c:	b	441c90 <ferror@plt+0x3ff60>
  441c20:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441c24:	add	x0, x0, #0x5ec
  441c28:	bl	401cf0 <gettext@plt>
  441c2c:	bl	401ca0 <printf@plt>
  441c30:	b	441c90 <ferror@plt+0x3ff60>
  441c34:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441c38:	add	x0, x0, #0x5e4
  441c3c:	bl	401cf0 <gettext@plt>
  441c40:	bl	401ca0 <printf@plt>
  441c44:	b	441c90 <ferror@plt+0x3ff60>
  441c48:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441c4c:	add	x0, x0, #0xd80
  441c50:	bl	401ca0 <printf@plt>
  441c54:	b	441c90 <ferror@plt+0x3ff60>
  441c58:	ldur	w8, [x29, #-32]
  441c5c:	cmp	w8, #0xc
  441c60:	b.hi	441c84 <ferror@plt+0x3ff54>  // b.pmore
  441c64:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441c68:	add	x0, x0, #0xd87
  441c6c:	bl	401cf0 <gettext@plt>
  441c70:	ldur	w8, [x29, #-32]
  441c74:	mov	w9, #0x1                   	// #1
  441c78:	lsl	w1, w9, w8
  441c7c:	bl	401ca0 <printf@plt>
  441c80:	b	441c90 <ferror@plt+0x3ff60>
  441c84:	ldur	w1, [x29, #-32]
  441c88:	ldr	x0, [sp, #64]
  441c8c:	bl	401ca0 <printf@plt>
  441c90:	b	442068 <ferror@plt+0x40338>
  441c94:	ldur	x0, [x29, #-16]
  441c98:	ldur	x1, [x29, #-24]
  441c9c:	mov	w8, wzr
  441ca0:	mov	w2, w8
  441ca4:	sub	x3, x29, #0x6c
  441ca8:	sub	x4, x29, #0x70
  441cac:	bl	44a2a0 <ferror@plt+0x48570>
  441cb0:	stur	x0, [x29, #-104]
  441cb4:	ldur	w8, [x29, #-108]
  441cb8:	mov	w9, w8
  441cbc:	ldur	x10, [x29, #-16]
  441cc0:	add	x9, x10, x9
  441cc4:	stur	x9, [x29, #-16]
  441cc8:	ldur	x9, [x29, #-104]
  441ccc:	stur	w9, [x29, #-32]
  441cd0:	ldur	w8, [x29, #-32]
  441cd4:	mov	w10, w8
  441cd8:	ldur	x11, [x29, #-104]
  441cdc:	cmp	x10, x11
  441ce0:	b.eq	441cf0 <ferror@plt+0x3ffc0>  // b.none
  441ce4:	ldur	w8, [x29, #-112]
  441ce8:	orr	w8, w8, #0x2
  441cec:	stur	w8, [x29, #-112]
  441cf0:	ldur	w0, [x29, #-112]
  441cf4:	bl	4467c8 <ferror@plt+0x44a98>
  441cf8:	ldur	w8, [x29, #-32]
  441cfc:	subs	w8, w8, #0x0
  441d00:	mov	w9, w8
  441d04:	ubfx	x9, x9, #0, #32
  441d08:	cmp	x9, #0x3
  441d0c:	str	x9, [sp, #16]
  441d10:	b.hi	441d74 <ferror@plt+0x40044>  // b.pmore
  441d14:	adrp	x8, 480000 <warn@@Base+0xed44>
  441d18:	add	x8, x8, #0x40c
  441d1c:	ldr	x11, [sp, #16]
  441d20:	ldrsw	x10, [x8, x11, lsl #2]
  441d24:	add	x9, x8, x10
  441d28:	br	x9
  441d2c:	ldr	x0, [sp, #56]
  441d30:	bl	401cf0 <gettext@plt>
  441d34:	bl	401ca0 <printf@plt>
  441d38:	b	441dac <ferror@plt+0x4007c>
  441d3c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441d40:	add	x0, x0, #0xdaa
  441d44:	bl	401cf0 <gettext@plt>
  441d48:	bl	401ca0 <printf@plt>
  441d4c:	b	441dac <ferror@plt+0x4007c>
  441d50:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441d54:	add	x0, x0, #0x5ec
  441d58:	bl	401cf0 <gettext@plt>
  441d5c:	bl	401ca0 <printf@plt>
  441d60:	b	441dac <ferror@plt+0x4007c>
  441d64:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441d68:	add	x0, x0, #0xd80
  441d6c:	bl	401ca0 <printf@plt>
  441d70:	b	441dac <ferror@plt+0x4007c>
  441d74:	ldur	w8, [x29, #-32]
  441d78:	cmp	w8, #0xc
  441d7c:	b.hi	441da0 <ferror@plt+0x40070>  // b.pmore
  441d80:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441d84:	add	x0, x0, #0xd87
  441d88:	bl	401cf0 <gettext@plt>
  441d8c:	ldur	w8, [x29, #-32]
  441d90:	mov	w9, #0x1                   	// #1
  441d94:	lsl	w1, w9, w8
  441d98:	bl	401ca0 <printf@plt>
  441d9c:	b	441dac <ferror@plt+0x4007c>
  441da0:	ldur	w1, [x29, #-32]
  441da4:	ldr	x0, [sp, #64]
  441da8:	bl	401ca0 <printf@plt>
  441dac:	b	442068 <ferror@plt+0x40338>
  441db0:	ldur	x0, [x29, #-16]
  441db4:	ldur	x1, [x29, #-24]
  441db8:	mov	w8, wzr
  441dbc:	mov	w2, w8
  441dc0:	sub	x3, x29, #0x7c
  441dc4:	add	x4, sp, #0x80
  441dc8:	bl	44a2a0 <ferror@plt+0x48570>
  441dcc:	stur	x0, [x29, #-120]
  441dd0:	ldur	w8, [x29, #-124]
  441dd4:	mov	w9, w8
  441dd8:	ldur	x10, [x29, #-16]
  441ddc:	add	x9, x10, x9
  441de0:	stur	x9, [x29, #-16]
  441de4:	ldur	x9, [x29, #-120]
  441de8:	stur	w9, [x29, #-32]
  441dec:	ldur	w8, [x29, #-32]
  441df0:	mov	w10, w8
  441df4:	ldur	x11, [x29, #-120]
  441df8:	cmp	x10, x11
  441dfc:	b.eq	441e0c <ferror@plt+0x400dc>  // b.none
  441e00:	ldr	w8, [sp, #128]
  441e04:	orr	w8, w8, #0x2
  441e08:	str	w8, [sp, #128]
  441e0c:	ldr	w0, [sp, #128]
  441e10:	bl	4467c8 <ferror@plt+0x44a98>
  441e14:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441e18:	add	x0, x0, #0x9d6
  441e1c:	bl	401cf0 <gettext@plt>
  441e20:	ldur	w1, [x29, #-32]
  441e24:	bl	401ca0 <printf@plt>
  441e28:	ldur	x8, [x29, #-16]
  441e2c:	ldur	x9, [x29, #-24]
  441e30:	mov	x10, #0xffffffffffffffff    	// #-1
  441e34:	add	x9, x9, x10
  441e38:	cmp	x8, x9
  441e3c:	b.cs	441e88 <ferror@plt+0x40158>  // b.hs, b.nlast
  441e40:	ldur	x8, [x29, #-24]
  441e44:	ldur	x9, [x29, #-16]
  441e48:	subs	x8, x8, x9
  441e4c:	subs	x8, x8, #0x1
  441e50:	str	x8, [sp, #120]
  441e54:	ldr	x8, [sp, #120]
  441e58:	ldur	x1, [x29, #-16]
  441e5c:	mov	w0, w8
  441e60:	bl	41a680 <ferror@plt+0x18950>
  441e64:	ldur	x9, [x29, #-16]
  441e68:	ldr	x1, [sp, #120]
  441e6c:	mov	x0, x9
  441e70:	bl	401940 <strnlen@plt>
  441e74:	add	x9, x0, #0x1
  441e78:	ldur	x10, [x29, #-16]
  441e7c:	add	x9, x10, x9
  441e80:	stur	x9, [x29, #-16]
  441e84:	b	441ea0 <ferror@plt+0x40170>
  441e88:	adrp	x0, 480000 <warn@@Base+0xed44>
  441e8c:	add	x0, x0, #0xaac
  441e90:	bl	401cf0 <gettext@plt>
  441e94:	bl	401ca0 <printf@plt>
  441e98:	ldur	x8, [x29, #-24]
  441e9c:	stur	x8, [x29, #-16]
  441ea0:	mov	w0, #0xa                   	// #10
  441ea4:	bl	401cd0 <putchar@plt>
  441ea8:	b	442068 <ferror@plt+0x40338>
  441eac:	ldur	x8, [x29, #-16]
  441eb0:	ldur	x9, [x29, #-24]
  441eb4:	cmp	x8, x9
  441eb8:	b.cs	441ec8 <ferror@plt+0x40198>  // b.hs, b.nlast
  441ebc:	ldur	x8, [x29, #-16]
  441ec0:	add	x8, x8, #0x1
  441ec4:	stur	x8, [x29, #-16]
  441ec8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  441ecc:	add	x0, x0, #0xdc2
  441ed0:	bl	401cf0 <gettext@plt>
  441ed4:	bl	401ca0 <printf@plt>
  441ed8:	b	442068 <ferror@plt+0x40338>
  441edc:	ldur	x0, [x29, #-16]
  441ee0:	ldur	x1, [x29, #-24]
  441ee4:	mov	w8, wzr
  441ee8:	mov	w2, w8
  441eec:	add	x3, sp, #0x6c
  441ef0:	add	x4, sp, #0x68
  441ef4:	bl	44a2a0 <ferror@plt+0x48570>
  441ef8:	str	x0, [sp, #112]
  441efc:	ldr	w8, [sp, #108]
  441f00:	mov	w9, w8
  441f04:	ldur	x10, [x29, #-16]
  441f08:	add	x9, x10, x9
  441f0c:	stur	x9, [x29, #-16]
  441f10:	ldr	x9, [sp, #112]
  441f14:	stur	w9, [x29, #-32]
  441f18:	ldur	w8, [x29, #-32]
  441f1c:	mov	w10, w8
  441f20:	ldr	x11, [sp, #112]
  441f24:	cmp	x10, x11
  441f28:	b.eq	441f38 <ferror@plt+0x40208>  // b.none
  441f2c:	ldr	w8, [sp, #104]
  441f30:	orr	w8, w8, #0x2
  441f34:	str	w8, [sp, #104]
  441f38:	ldr	w0, [sp, #104]
  441f3c:	bl	4467c8 <ferror@plt+0x44a98>
  441f40:	ldur	w8, [x29, #-32]
  441f44:	cmp	w8, #0x6
  441f48:	b.ne	442000 <ferror@plt+0x402d0>  // b.any
  441f4c:	ldur	x0, [x29, #-16]
  441f50:	ldur	x1, [x29, #-24]
  441f54:	mov	w8, wzr
  441f58:	mov	w2, w8
  441f5c:	add	x3, sp, #0x5c
  441f60:	add	x4, sp, #0x58
  441f64:	bl	44a2a0 <ferror@plt+0x48570>
  441f68:	str	x0, [sp, #96]
  441f6c:	ldr	w8, [sp, #92]
  441f70:	mov	w9, w8
  441f74:	ldur	x10, [x29, #-16]
  441f78:	add	x9, x10, x9
  441f7c:	stur	x9, [x29, #-16]
  441f80:	ldr	x9, [sp, #96]
  441f84:	stur	w9, [x29, #-32]
  441f88:	ldur	w8, [x29, #-32]
  441f8c:	mov	w10, w8
  441f90:	ldr	x11, [sp, #96]
  441f94:	cmp	x10, x11
  441f98:	b.eq	441fa8 <ferror@plt+0x40278>  // b.none
  441f9c:	ldr	w8, [sp, #88]
  441fa0:	orr	w8, w8, #0x2
  441fa4:	str	w8, [sp, #88]
  441fa8:	ldr	w0, [sp, #88]
  441fac:	bl	4467c8 <ferror@plt+0x44a98>
  441fb0:	ldur	w8, [x29, #-32]
  441fb4:	mov	w9, w8
  441fb8:	cmp	x9, #0x16
  441fbc:	b.cc	441fd0 <ferror@plt+0x402a0>  // b.lo, b.ul, b.last
  441fc0:	ldur	w1, [x29, #-32]
  441fc4:	ldr	x0, [sp, #64]
  441fc8:	bl	401ca0 <printf@plt>
  441fcc:	b	441ffc <ferror@plt+0x402cc>
  441fd0:	ldur	w8, [x29, #-32]
  441fd4:	mov	w9, w8
  441fd8:	mov	x10, #0x8                   	// #8
  441fdc:	mul	x9, x10, x9
  441fe0:	adrp	x10, 4bb000 <warn@@Base+0x49d44>
  441fe4:	add	x10, x10, #0xf38
  441fe8:	add	x9, x10, x9
  441fec:	ldr	x1, [x9]
  441ff0:	adrp	x0, 498000 <warn@@Base+0x26d44>
  441ff4:	add	x0, x0, #0xc2c
  441ff8:	bl	401ca0 <printf@plt>
  441ffc:	b	44200c <ferror@plt+0x402dc>
  442000:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  442004:	add	x0, x0, #0xdc8
  442008:	bl	401ca0 <printf@plt>
  44200c:	ldur	x8, [x29, #-16]
  442010:	ldur	x9, [x29, #-24]
  442014:	mov	w10, #0x0                   	// #0
  442018:	cmp	x8, x9
  44201c:	str	w10, [sp, #12]
  442020:	b.cs	442040 <ferror@plt+0x40310>  // b.hs, b.nlast
  442024:	ldur	x8, [x29, #-16]
  442028:	add	x9, x8, #0x1
  44202c:	stur	x9, [x29, #-16]
  442030:	ldrb	w10, [x8]
  442034:	cmp	w10, #0x0
  442038:	cset	w10, ne  // ne = any
  44203c:	str	w10, [sp, #12]
  442040:	ldr	w8, [sp, #12]
  442044:	tbnz	w8, #0, 44204c <ferror@plt+0x4031c>
  442048:	b	442050 <ferror@plt+0x40320>
  44204c:	b	44200c <ferror@plt+0x402dc>
  442050:	b	442068 <ferror@plt+0x40338>
  442054:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  442058:	add	x0, x0, #0xdcd
  44205c:	bl	401cf0 <gettext@plt>
  442060:	ldur	w1, [x29, #-28]
  442064:	bl	401ca0 <printf@plt>
  442068:	ldur	x8, [x29, #-16]
  44206c:	stur	x8, [x29, #-8]
  442070:	b	4421bc <ferror@plt+0x4048c>
  442074:	ldur	x1, [x29, #-16]
  442078:	ldur	x2, [x29, #-24]
  44207c:	mov	w0, #0xffffffff            	// #-1
  442080:	bl	446c04 <ferror@plt+0x44ed4>
  442084:	stur	x0, [x29, #-8]
  442088:	b	4421bc <ferror@plt+0x4048c>
  44208c:	ldur	x1, [x29, #-16]
  442090:	ldur	x2, [x29, #-24]
  442094:	mov	w8, wzr
  442098:	mov	w0, w8
  44209c:	bl	446c04 <ferror@plt+0x44ed4>
  4420a0:	stur	x0, [x29, #-8]
  4420a4:	b	4421bc <ferror@plt+0x4048c>
  4420a8:	ldur	x8, [x29, #-40]
  4420ac:	ldr	w9, [x8, #16]
  4420b0:	and	w9, w9, #0x80
  4420b4:	cbz	w9, 4420bc <ferror@plt+0x4038c>
  4420b8:	b	4420dc <ferror@plt+0x403ac>
  4420bc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4420c0:	add	x0, x0, #0xddc
  4420c4:	adrp	x1, 482000 <warn@@Base+0x10d44>
  4420c8:	add	x1, x1, #0x43f
  4420cc:	mov	w2, #0x3af2                	// #15090
  4420d0:	adrp	x3, 49a000 <warn@@Base+0x28d44>
  4420d4:	add	x3, x3, #0xdee
  4420d8:	bl	401cb0 <__assert_fail@plt>
  4420dc:	ldur	x0, [x29, #-16]
  4420e0:	ldur	x1, [x29, #-24]
  4420e4:	mov	w8, wzr
  4420e8:	mov	w2, w8
  4420ec:	add	x3, sp, #0x4c
  4420f0:	add	x4, sp, #0x48
  4420f4:	bl	44a2a0 <ferror@plt+0x48570>
  4420f8:	str	x0, [sp, #80]
  4420fc:	ldr	w8, [sp, #76]
  442100:	mov	w9, w8
  442104:	ldur	x10, [x29, #-16]
  442108:	add	x9, x10, x9
  44210c:	stur	x9, [x29, #-16]
  442110:	ldr	x9, [sp, #80]
  442114:	stur	w9, [x29, #-32]
  442118:	ldur	w8, [x29, #-32]
  44211c:	mov	w10, w8
  442120:	ldr	x11, [sp, #80]
  442124:	cmp	x10, x11
  442128:	b.eq	442138 <ferror@plt+0x40408>  // b.none
  44212c:	ldr	w8, [sp, #72]
  442130:	orr	w8, w8, #0x2
  442134:	str	w8, [sp, #72]
  442138:	ldr	w0, [sp, #72]
  44213c:	bl	4467c8 <ferror@plt+0x44a98>
  442140:	ldur	x8, [x29, #-40]
  442144:	ldr	w9, [x8, #16]
  442148:	and	w9, w9, #0x7f
  44214c:	stur	w9, [x29, #-48]
  442150:	ldur	w9, [x29, #-32]
  442154:	ldur	w10, [x29, #-48]
  442158:	cmp	w9, w10
  44215c:	b.cc	442170 <ferror@plt+0x40440>  // b.lo, b.ul, b.last
  442160:	ldur	w1, [x29, #-32]
  442164:	ldr	x0, [sp, #64]
  442168:	bl	401ca0 <printf@plt>
  44216c:	b	44219c <ferror@plt+0x4046c>
  442170:	ldur	x8, [x29, #-40]
  442174:	ldr	x8, [x8, #24]
  442178:	ldur	w9, [x29, #-32]
  44217c:	mov	w10, w9
  442180:	mov	x11, #0x8                   	// #8
  442184:	mul	x10, x11, x10
  442188:	add	x8, x8, x10
  44218c:	ldr	x1, [x8]
  442190:	adrp	x0, 498000 <warn@@Base+0x26d44>
  442194:	add	x0, x0, #0xc2c
  442198:	bl	401ca0 <printf@plt>
  44219c:	ldur	x8, [x29, #-16]
  4421a0:	stur	x8, [x29, #-8]
  4421a4:	b	4421bc <ferror@plt+0x4048c>
  4421a8:	ldur	w0, [x29, #-28]
  4421ac:	ldur	x1, [x29, #-16]
  4421b0:	ldur	x2, [x29, #-24]
  4421b4:	bl	446c04 <ferror@plt+0x44ed4>
  4421b8:	stur	x0, [x29, #-8]
  4421bc:	ldur	x0, [x29, #-8]
  4421c0:	ldr	x28, [sp, #272]
  4421c4:	ldp	x29, x30, [sp, #256]
  4421c8:	add	sp, sp, #0x120
  4421cc:	ret
  4421d0:	stp	x29, x30, [sp, #-64]!
  4421d4:	str	x28, [sp, #16]
  4421d8:	stp	x22, x21, [sp, #32]
  4421dc:	stp	x20, x19, [sp, #48]
  4421e0:	mov	x29, sp
  4421e4:	sub	sp, sp, #0x6f0
  4421e8:	mov	x8, xzr
  4421ec:	mov	w9, #0x1                   	// #1
  4421f0:	mov	x1, x8
  4421f4:	mov	w2, #0xfff5                	// #65525
  4421f8:	movk	w2, #0x6fff, lsl #16
  4421fc:	mov	x3, x8
  442200:	adrp	x4, 446000 <ferror@plt+0x442d0>
  442204:	add	x4, x4, #0xdac
  442208:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44220c:	add	x10, x10, #0x578
  442210:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  442214:	add	x11, x11, #0x700
  442218:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  44221c:	add	x12, x12, #0xbe0
  442220:	adrp	x13, 4bd000 <warn@@Base+0x4bd44>
  442224:	add	x13, x13, #0xbc8
  442228:	adrp	x14, 4bd000 <warn@@Base+0x4bd44>
  44222c:	add	x14, x14, #0x8e4
  442230:	adrp	x15, 49b000 <warn@@Base+0x29d44>
  442234:	add	x15, x15, #0x5b4
  442238:	adrp	x16, 49b000 <warn@@Base+0x29d44>
  44223c:	add	x16, x16, #0x5d8
  442240:	adrp	x17, 49b000 <warn@@Base+0x29d44>
  442244:	add	x17, x17, #0x5e0
  442248:	adrp	x18, 49b000 <warn@@Base+0x29d44>
  44224c:	add	x18, x18, #0xba7
  442250:	adrp	x5, 49c000 <warn@@Base+0x2ad44>
  442254:	add	x5, x5, #0xd8f
  442258:	adrp	x6, 49b000 <warn@@Base+0x29d44>
  44225c:	add	x6, x6, #0x5c8
  442260:	adrp	x7, 4bd000 <warn@@Base+0x4bd44>
  442264:	add	x7, x7, #0xbd0
  442268:	adrp	x19, 4bd000 <warn@@Base+0x4bd44>
  44226c:	add	x19, x19, #0xbb8
  442270:	adrp	x20, 4bd000 <warn@@Base+0x4bd44>
  442274:	add	x20, x20, #0xbc0
  442278:	adrp	x21, 497000 <warn@@Base+0x25d44>
  44227c:	add	x21, x21, #0xec6
  442280:	adrp	x22, 480000 <warn@@Base+0xed44>
  442284:	add	x22, x22, #0x8d8
  442288:	stur	x0, [x29, #-16]
  44228c:	stur	x8, [x29, #-32]
  442290:	stur	xzr, [x29, #-40]
  442294:	stur	xzr, [x29, #-48]
  442298:	stur	xzr, [x29, #-56]
  44229c:	stur	xzr, [x29, #-64]
  4422a0:	stur	xzr, [x29, #-72]
  4422a4:	stur	xzr, [x29, #-80]
  4422a8:	stur	xzr, [x29, #-88]
  4422ac:	stur	xzr, [x29, #-96]
  4422b0:	stur	xzr, [x29, #-104]
  4422b4:	stur	xzr, [x29, #-112]
  4422b8:	stur	xzr, [x29, #-120]
  4422bc:	stur	xzr, [x29, #-128]
  4422c0:	stur	xzr, [x29, #-136]
  4422c4:	stur	w9, [x29, #-140]
  4422c8:	ldur	x0, [x29, #-16]
  4422cc:	str	x10, [sp, #928]
  4422d0:	str	x11, [sp, #920]
  4422d4:	str	x12, [sp, #912]
  4422d8:	str	x13, [sp, #904]
  4422dc:	str	x14, [sp, #896]
  4422e0:	str	x15, [sp, #888]
  4422e4:	str	x16, [sp, #880]
  4422e8:	str	x17, [sp, #872]
  4422ec:	str	x18, [sp, #864]
  4422f0:	str	x5, [sp, #856]
  4422f4:	str	x6, [sp, #848]
  4422f8:	str	x7, [sp, #840]
  4422fc:	str	x19, [sp, #832]
  442300:	str	x20, [sp, #824]
  442304:	str	x21, [sp, #816]
  442308:	str	x22, [sp, #808]
  44230c:	bl	4407d4 <ferror@plt+0x3eaa4>
  442310:	cbnz	w0, 442318 <ferror@plt+0x405e8>
  442314:	stur	wzr, [x29, #-140]
  442318:	ldur	x0, [x29, #-16]
  44231c:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  442320:	add	x1, x1, #0x492
  442324:	bl	403cc0 <ferror@plt+0x1f90>
  442328:	stur	x0, [x29, #-32]
  44232c:	ldur	x8, [x29, #-32]
  442330:	cbz	x8, 44266c <ferror@plt+0x4093c>
  442334:	ldur	x8, [x29, #-32]
  442338:	ldr	x8, [x8, #32]
  44233c:	mov	x9, #0x18                  	// #24
  442340:	cmp	x9, x8
  442344:	b.eq	442360 <ferror@plt+0x40630>  // b.none
  442348:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44234c:	add	x0, x0, #0x4a1
  442350:	bl	401cf0 <gettext@plt>
  442354:	bl	4711a8 <error@@Base>
  442358:	stur	wzr, [x29, #-140]
  44235c:	b	44266c <ferror@plt+0x4093c>
  442360:	ldur	x1, [x29, #-16]
  442364:	ldur	x8, [x29, #-32]
  442368:	ldr	x2, [x8, #24]
  44236c:	ldur	x8, [x29, #-32]
  442370:	ldr	x4, [x8, #32]
  442374:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442378:	add	x0, x0, #0x4c2
  44237c:	str	x1, [sp, #800]
  442380:	str	x2, [sp, #792]
  442384:	str	x4, [sp, #784]
  442388:	bl	401cf0 <gettext@plt>
  44238c:	mov	x8, xzr
  442390:	str	x0, [sp, #776]
  442394:	mov	x0, x8
  442398:	ldr	x1, [sp, #800]
  44239c:	ldr	x2, [sp, #792]
  4423a0:	mov	x3, #0x1                   	// #1
  4423a4:	ldr	x4, [sp, #784]
  4423a8:	ldr	x5, [sp, #776]
  4423ac:	bl	4020ec <ferror@plt+0x3bc>
  4423b0:	stur	x0, [x29, #-152]
  4423b4:	ldur	x8, [x29, #-152]
  4423b8:	cbz	x8, 44266c <ferror@plt+0x4093c>
  4423bc:	ldr	x8, [sp, #928]
  4423c0:	ldr	x9, [x8]
  4423c4:	ldur	x0, [x29, #-152]
  4423c8:	mov	w1, #0x2                   	// #2
  4423cc:	blr	x9
  4423d0:	sub	x8, x29, #0xc0
  4423d4:	sturh	w0, [x29, #-192]
  4423d8:	ldr	x9, [sp, #928]
  4423dc:	ldr	x10, [x9]
  4423e0:	ldur	x11, [x29, #-152]
  4423e4:	add	x0, x11, #0x2
  4423e8:	mov	w12, #0x1                   	// #1
  4423ec:	mov	w1, w12
  4423f0:	str	x8, [sp, #768]
  4423f4:	str	w12, [sp, #764]
  4423f8:	blr	x10
  4423fc:	ldr	x8, [sp, #768]
  442400:	strb	w0, [x8, #2]
  442404:	ldr	x9, [sp, #928]
  442408:	ldr	x10, [x9]
  44240c:	ldur	x11, [x29, #-152]
  442410:	add	x0, x11, #0x3
  442414:	ldr	w1, [sp, #764]
  442418:	blr	x10
  44241c:	ldr	x8, [sp, #768]
  442420:	strb	w0, [x8, #3]
  442424:	ldr	x9, [sp, #928]
  442428:	ldr	x10, [x9]
  44242c:	ldur	x11, [x29, #-152]
  442430:	add	x0, x11, #0x4
  442434:	ldr	w1, [sp, #764]
  442438:	blr	x10
  44243c:	ldr	x8, [sp, #768]
  442440:	strb	w0, [x8, #4]
  442444:	ldr	x9, [sp, #928]
  442448:	ldr	x10, [x9]
  44244c:	ldur	x11, [x29, #-152]
  442450:	add	x0, x11, #0x5
  442454:	ldr	w1, [sp, #764]
  442458:	blr	x10
  44245c:	ldr	x8, [sp, #768]
  442460:	strb	w0, [x8, #5]
  442464:	ldr	x9, [sp, #928]
  442468:	ldr	x10, [x9]
  44246c:	ldur	x11, [x29, #-152]
  442470:	add	x0, x11, #0x6
  442474:	ldr	w1, [sp, #764]
  442478:	blr	x10
  44247c:	ldr	x8, [sp, #768]
  442480:	strb	w0, [x8, #6]
  442484:	ldr	x9, [sp, #928]
  442488:	ldr	x10, [x9]
  44248c:	ldur	x11, [x29, #-152]
  442490:	add	x0, x11, #0x7
  442494:	ldr	w1, [sp, #764]
  442498:	blr	x10
  44249c:	ldr	x8, [sp, #768]
  4424a0:	strb	w0, [x8, #7]
  4424a4:	ldr	x9, [sp, #928]
  4424a8:	ldr	x10, [x9]
  4424ac:	ldur	x11, [x29, #-152]
  4424b0:	add	x0, x11, #0x8
  4424b4:	mov	w12, #0x4                   	// #4
  4424b8:	mov	w1, w12
  4424bc:	str	w12, [sp, #760]
  4424c0:	blr	x10
  4424c4:	stur	x0, [x29, #-184]
  4424c8:	ldr	x8, [sp, #928]
  4424cc:	ldr	x9, [x8]
  4424d0:	ldur	x10, [x29, #-152]
  4424d4:	add	x0, x10, #0xc
  4424d8:	ldr	w1, [sp, #760]
  4424dc:	blr	x9
  4424e0:	stur	x0, [x29, #-176]
  4424e4:	ldr	x8, [sp, #928]
  4424e8:	ldr	x9, [x8]
  4424ec:	ldur	x10, [x29, #-152]
  4424f0:	add	x0, x10, #0x10
  4424f4:	ldr	w1, [sp, #760]
  4424f8:	blr	x9
  4424fc:	stur	x0, [x29, #-168]
  442500:	ldr	x8, [sp, #928]
  442504:	ldr	x9, [x8]
  442508:	ldur	x10, [x29, #-152]
  44250c:	add	x0, x10, #0x14
  442510:	ldr	w1, [sp, #760]
  442514:	blr	x9
  442518:	stur	x0, [x29, #-160]
  44251c:	ldurh	w1, [x29, #-192]
  442520:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442524:	add	x0, x0, #0x4d9
  442528:	bl	401ca0 <printf@plt>
  44252c:	ldurb	w1, [x29, #-190]
  442530:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  442534:	add	x8, x8, #0x4f6
  442538:	mov	x0, x8
  44253c:	bl	401ca0 <printf@plt>
  442540:	ldurb	w12, [x29, #-189]
  442544:	cmp	w12, #0x1
  442548:	b.le	44255c <ferror@plt+0x4082c>
  44254c:	ldurb	w1, [x29, #-189]
  442550:	adrp	x0, 497000 <warn@@Base+0x25d44>
  442554:	add	x0, x0, #0xdd
  442558:	bl	401ca0 <printf@plt>
  44255c:	ldurb	w0, [x29, #-188]
  442560:	bl	446f5c <ferror@plt+0x4522c>
  442564:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  442568:	add	x8, x8, #0x503
  44256c:	str	w0, [sp, #756]
  442570:	mov	x0, x8
  442574:	ldr	w1, [sp, #756]
  442578:	bl	401ca0 <printf@plt>
  44257c:	ldurb	w9, [x29, #-187]
  442580:	mov	w0, w9
  442584:	bl	446f5c <ferror@plt+0x4522c>
  442588:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  44258c:	add	x8, x8, #0x511
  442590:	str	w0, [sp, #752]
  442594:	mov	x0, x8
  442598:	ldr	w1, [sp, #752]
  44259c:	bl	401ca0 <printf@plt>
  4425a0:	ldurb	w9, [x29, #-186]
  4425a4:	mov	w0, w9
  4425a8:	bl	446f5c <ferror@plt+0x4522c>
  4425ac:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  4425b0:	add	x8, x8, #0x520
  4425b4:	str	w0, [sp, #748]
  4425b8:	mov	x0, x8
  4425bc:	ldr	w1, [sp, #748]
  4425c0:	bl	401ca0 <printf@plt>
  4425c4:	ldr	x8, [sp, #920]
  4425c8:	ldr	x1, [x8]
  4425cc:	adrp	x10, 49b000 <warn@@Base+0x29d44>
  4425d0:	add	x10, x10, #0x52f
  4425d4:	mov	x0, x10
  4425d8:	bl	401910 <fputs@plt>
  4425dc:	ldurb	w9, [x29, #-185]
  4425e0:	mov	w0, w9
  4425e4:	bl	446fe0 <ferror@plt+0x452b0>
  4425e8:	ldr	x8, [sp, #920]
  4425ec:	ldr	x1, [x8]
  4425f0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4425f4:	add	x0, x0, #0x539
  4425f8:	bl	401910 <fputs@plt>
  4425fc:	ldur	x8, [x29, #-184]
  442600:	mov	w0, w8
  442604:	bl	4470f4 <ferror@plt+0x453c4>
  442608:	ldr	x10, [sp, #920]
  44260c:	ldr	x1, [x10]
  442610:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442614:	add	x0, x0, #0x549
  442618:	bl	401910 <fputs@plt>
  44261c:	ldur	x10, [x29, #-176]
  442620:	mov	w0, w10
  442624:	bl	447370 <ferror@plt+0x45640>
  442628:	ldur	x1, [x29, #-168]
  44262c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442630:	add	x0, x0, #0x550
  442634:	bl	401ca0 <printf@plt>
  442638:	ldur	x1, [x29, #-160]
  44263c:	adrp	x11, 49b000 <warn@@Base+0x29d44>
  442640:	add	x11, x11, #0x561
  442644:	mov	x0, x11
  442648:	bl	401ca0 <printf@plt>
  44264c:	ldr	x11, [sp, #920]
  442650:	ldr	x1, [x11]
  442654:	mov	w8, #0xa                   	// #10
  442658:	mov	w0, w8
  44265c:	bl	4019a0 <fputc@plt>
  442660:	ldur	x11, [x29, #-152]
  442664:	mov	x0, x11
  442668:	bl	401bd0 <free@plt>
  44266c:	ldr	x8, [sp, #912]
  442670:	ldr	x9, [x8]
  442674:	cbnz	x9, 442a90 <ferror@plt+0x40d60>
  442678:	ldur	x0, [x29, #-16]
  44267c:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  442680:	add	x1, x1, #0x572
  442684:	bl	403cc0 <ferror@plt+0x1f90>
  442688:	stur	x0, [x29, #-32]
  44268c:	ldur	x8, [x29, #-32]
  442690:	cbz	x8, 442a84 <ferror@plt+0x40d54>
  442694:	ldur	x8, [x29, #-32]
  442698:	ldr	x8, [x8, #16]
  44269c:	stur	x8, [x29, #-96]
  4426a0:	ldur	x8, [x29, #-96]
  4426a4:	stur	x8, [x29, #-216]
  4426a8:	ldr	x8, [sp, #896]
  4426ac:	ldr	w9, [x8]
  4426b0:	mov	w10, #0x8                   	// #8
  4426b4:	mov	w11, #0x4                   	// #4
  4426b8:	cmp	w9, #0x0
  4426bc:	csel	w9, w11, w10, ne  // ne = any
  4426c0:	stur	w9, [x29, #-228]
  4426c4:	ldur	x12, [x29, #-96]
  4426c8:	ldur	x13, [x29, #-32]
  4426cc:	ldr	x13, [x13, #32]
  4426d0:	add	x12, x12, x13
  4426d4:	stur	x12, [x29, #-224]
  4426d8:	ldur	x1, [x29, #-16]
  4426dc:	ldur	x12, [x29, #-32]
  4426e0:	ldr	x2, [x12, #24]
  4426e4:	ldur	x12, [x29, #-224]
  4426e8:	ldur	x13, [x29, #-96]
  4426ec:	subs	x3, x12, x13
  4426f0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4426f4:	add	x0, x0, #0x577
  4426f8:	str	x1, [sp, #736]
  4426fc:	str	x2, [sp, #728]
  442700:	str	x3, [sp, #720]
  442704:	bl	401cf0 <gettext@plt>
  442708:	mov	x8, xzr
  44270c:	str	x0, [sp, #712]
  442710:	mov	x0, x8
  442714:	ldr	x1, [sp, #736]
  442718:	ldr	x2, [sp, #728]
  44271c:	ldr	x3, [sp, #720]
  442720:	mov	x4, #0x1                   	// #1
  442724:	ldr	x5, [sp, #712]
  442728:	bl	4020ec <ferror@plt+0x3bc>
  44272c:	stur	x0, [x29, #-208]
  442730:	ldur	x8, [x29, #-208]
  442734:	ldur	x12, [x29, #-224]
  442738:	ldur	x13, [x29, #-96]
  44273c:	subs	x12, x12, x13
  442740:	add	x8, x8, x12
  442744:	stur	x8, [x29, #-200]
  442748:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44274c:	add	x0, x0, #0x590
  442750:	bl	401cf0 <gettext@plt>
  442754:	bl	401ca0 <printf@plt>
  442758:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  44275c:	add	x8, x8, #0x59e
  442760:	mov	x0, x8
  442764:	bl	401cf0 <gettext@plt>
  442768:	bl	401ca0 <printf@plt>
  44276c:	ldur	x8, [x29, #-216]
  442770:	mov	x12, #0x7ff0                	// #32752
  442774:	add	x8, x8, x12
  442778:	mov	x0, x8
  44277c:	mov	w1, #0x6                   	// #6
  442780:	bl	40b080 <ferror@plt+0x9350>
  442784:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  442788:	add	x8, x8, #0xd8e
  44278c:	mov	x0, x8
  442790:	bl	401ca0 <printf@plt>
  442794:	ldur	x8, [x29, #-208]
  442798:	cbz	x8, 442984 <ferror@plt+0x40c54>
  44279c:	ldur	x8, [x29, #-208]
  4427a0:	ldur	x9, [x29, #-216]
  4427a4:	add	x8, x8, x9
  4427a8:	ldur	x9, [x29, #-96]
  4427ac:	mov	x10, xzr
  4427b0:	subs	x9, x10, x9
  4427b4:	add	x8, x8, x9
  4427b8:	ldursw	x9, [x29, #-228]
  4427bc:	add	x8, x8, x9
  4427c0:	ldur	x9, [x29, #-200]
  4427c4:	cmp	x8, x9
  4427c8:	b.hi	442984 <ferror@plt+0x40c54>  // b.pmore
  4427cc:	ldr	x8, [sp, #928]
  4427d0:	ldr	x9, [x8]
  4427d4:	ldur	x10, [x29, #-208]
  4427d8:	ldur	x11, [x29, #-216]
  4427dc:	add	x10, x10, x11
  4427e0:	ldur	x11, [x29, #-96]
  4427e4:	mov	x12, xzr
  4427e8:	subs	x11, x12, x11
  4427ec:	add	x0, x10, x11
  4427f0:	ldur	w1, [x29, #-228]
  4427f4:	blr	x9
  4427f8:	cbnz	x0, 442984 <ferror@plt+0x40c54>
  4427fc:	ldr	x0, [sp, #888]
  442800:	bl	401cf0 <gettext@plt>
  442804:	bl	401ca0 <printf@plt>
  442808:	ldr	x8, [sp, #848]
  44280c:	mov	x0, x8
  442810:	bl	401cf0 <gettext@plt>
  442814:	ldur	w9, [x29, #-228]
  442818:	mov	w10, #0x2                   	// #2
  44281c:	mul	w1, w9, w10
  442820:	ldr	x8, [sp, #880]
  442824:	str	x0, [sp, #704]
  442828:	mov	x0, x8
  44282c:	str	w10, [sp, #700]
  442830:	str	w1, [sp, #696]
  442834:	bl	401cf0 <gettext@plt>
  442838:	ldr	x8, [sp, #872]
  44283c:	str	x0, [sp, #688]
  442840:	mov	x0, x8
  442844:	bl	401cf0 <gettext@plt>
  442848:	ldur	w9, [x29, #-228]
  44284c:	ldr	w10, [sp, #700]
  442850:	mul	w4, w9, w10
  442854:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  442858:	add	x8, x8, #0x5e7
  44285c:	str	x0, [sp, #680]
  442860:	mov	x0, x8
  442864:	str	w4, [sp, #676]
  442868:	bl	401cf0 <gettext@plt>
  44286c:	ldr	x2, [sp, #704]
  442870:	str	x0, [sp, #664]
  442874:	mov	x0, x2
  442878:	ldr	w1, [sp, #696]
  44287c:	ldr	x2, [sp, #688]
  442880:	ldr	x3, [sp, #680]
  442884:	ldr	w4, [sp, #676]
  442888:	ldr	x5, [sp, #664]
  44288c:	bl	401ca0 <printf@plt>
  442890:	ldur	x8, [x29, #-208]
  442894:	ldur	x1, [x29, #-96]
  442898:	ldur	x2, [x29, #-216]
  44289c:	ldur	x3, [x29, #-200]
  4428a0:	mov	x0, x8
  4428a4:	bl	4476d0 <ferror@plt+0x459a0>
  4428a8:	stur	x0, [x29, #-216]
  4428ac:	ldr	x0, [sp, #856]
  4428b0:	bl	401ca0 <printf@plt>
  4428b4:	ldur	x8, [x29, #-216]
  4428b8:	mov	x11, #0xffffffffffffffff    	// #-1
  4428bc:	cmp	x8, x11
  4428c0:	b.ne	4428c8 <ferror@plt+0x40b98>  // b.any
  4428c4:	b	442a74 <ferror@plt+0x40d44>
  4428c8:	ldur	x8, [x29, #-208]
  4428cc:	cbz	x8, 44297c <ferror@plt+0x40c4c>
  4428d0:	ldur	x8, [x29, #-208]
  4428d4:	ldur	x9, [x29, #-216]
  4428d8:	add	x8, x8, x9
  4428dc:	ldur	x9, [x29, #-96]
  4428e0:	mov	x10, xzr
  4428e4:	subs	x9, x10, x9
  4428e8:	add	x8, x8, x9
  4428ec:	ldursw	x9, [x29, #-228]
  4428f0:	add	x8, x8, x9
  4428f4:	ldur	x9, [x29, #-200]
  4428f8:	cmp	x8, x9
  4428fc:	b.hi	44297c <ferror@plt+0x40c4c>  // b.pmore
  442900:	ldr	x8, [sp, #928]
  442904:	ldr	x9, [x8]
  442908:	ldur	x10, [x29, #-208]
  44290c:	ldur	x11, [x29, #-216]
  442910:	add	x10, x10, x11
  442914:	ldur	x11, [x29, #-96]
  442918:	mov	x12, xzr
  44291c:	subs	x11, x12, x11
  442920:	add	x0, x10, x11
  442924:	ldur	w1, [x29, #-228]
  442928:	blr	x9
  44292c:	ldur	w13, [x29, #-228]
  442930:	mov	w14, #0x8                   	// #8
  442934:	mul	w13, w13, w14
  442938:	subs	w13, w13, #0x1
  44293c:	mov	w8, w13
  442940:	lsr	x8, x0, x8
  442944:	cbz	x8, 44297c <ferror@plt+0x40c4c>
  442948:	ldur	x0, [x29, #-208]
  44294c:	ldur	x1, [x29, #-96]
  442950:	ldur	x2, [x29, #-216]
  442954:	ldur	x3, [x29, #-200]
  442958:	bl	4476d0 <ferror@plt+0x459a0>
  44295c:	stur	x0, [x29, #-216]
  442960:	ldr	x0, [sp, #856]
  442964:	bl	401ca0 <printf@plt>
  442968:	ldur	x8, [x29, #-216]
  44296c:	mov	x9, #0xffffffffffffffff    	// #-1
  442970:	cmp	x8, x9
  442974:	b.ne	44297c <ferror@plt+0x40c4c>  // b.any
  442978:	b	442a74 <ferror@plt+0x40d44>
  44297c:	ldr	x0, [sp, #856]
  442980:	bl	401ca0 <printf@plt>
  442984:	ldur	x8, [x29, #-208]
  442988:	cbz	x8, 442a74 <ferror@plt+0x40d44>
  44298c:	ldur	x8, [x29, #-216]
  442990:	ldur	x9, [x29, #-224]
  442994:	cmp	x8, x9
  442998:	b.cs	442a74 <ferror@plt+0x40d44>  // b.hs, b.nlast
  44299c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4429a0:	add	x0, x0, #0x5ed
  4429a4:	bl	401cf0 <gettext@plt>
  4429a8:	bl	401ca0 <printf@plt>
  4429ac:	ldur	w8, [x29, #-228]
  4429b0:	mov	w9, #0x2                   	// #2
  4429b4:	mul	w1, w8, w9
  4429b8:	ldr	x10, [sp, #880]
  4429bc:	mov	x0, x10
  4429c0:	str	w9, [sp, #660]
  4429c4:	str	w1, [sp, #656]
  4429c8:	bl	401cf0 <gettext@plt>
  4429cc:	ldr	x10, [sp, #872]
  4429d0:	str	x0, [sp, #648]
  4429d4:	mov	x0, x10
  4429d8:	bl	401cf0 <gettext@plt>
  4429dc:	ldur	w8, [x29, #-228]
  4429e0:	ldr	w9, [sp, #660]
  4429e4:	mul	w4, w8, w9
  4429e8:	adrp	x10, 49b000 <warn@@Base+0x29d44>
  4429ec:	add	x10, x10, #0x5e7
  4429f0:	str	x0, [sp, #640]
  4429f4:	mov	x0, x10
  4429f8:	str	w4, [sp, #636]
  4429fc:	bl	401cf0 <gettext@plt>
  442a00:	ldr	x10, [sp, #848]
  442a04:	str	x0, [sp, #624]
  442a08:	mov	x0, x10
  442a0c:	ldr	w1, [sp, #656]
  442a10:	ldr	x2, [sp, #648]
  442a14:	ldr	x3, [sp, #640]
  442a18:	ldr	w4, [sp, #636]
  442a1c:	ldr	x5, [sp, #624]
  442a20:	bl	401ca0 <printf@plt>
  442a24:	ldur	x8, [x29, #-216]
  442a28:	ldur	x9, [x29, #-224]
  442a2c:	cmp	x8, x9
  442a30:	b.cs	442a6c <ferror@plt+0x40d3c>  // b.hs, b.nlast
  442a34:	ldur	x0, [x29, #-208]
  442a38:	ldur	x1, [x29, #-96]
  442a3c:	ldur	x2, [x29, #-216]
  442a40:	ldur	x3, [x29, #-200]
  442a44:	bl	4476d0 <ferror@plt+0x459a0>
  442a48:	stur	x0, [x29, #-216]
  442a4c:	ldr	x0, [sp, #856]
  442a50:	bl	401ca0 <printf@plt>
  442a54:	ldur	x8, [x29, #-216]
  442a58:	mov	x9, #0xffffffffffffffff    	// #-1
  442a5c:	cmp	x8, x9
  442a60:	b.ne	442a68 <ferror@plt+0x40d38>  // b.any
  442a64:	b	442a74 <ferror@plt+0x40d44>
  442a68:	b	442a24 <ferror@plt+0x40cf4>
  442a6c:	ldr	x0, [sp, #856]
  442a70:	bl	401ca0 <printf@plt>
  442a74:	ldur	x8, [x29, #-208]
  442a78:	cbz	x8, 442a84 <ferror@plt+0x40d54>
  442a7c:	ldur	x0, [x29, #-208]
  442a80:	bl	401bd0 <free@plt>
  442a84:	ldur	w8, [x29, #-140]
  442a88:	stur	w8, [x29, #-4]
  442a8c:	b	444a6c <ferror@plt+0x42d3c>
  442a90:	ldr	x8, [sp, #912]
  442a94:	ldr	x9, [x8]
  442a98:	stur	x9, [x29, #-24]
  442a9c:	ldur	x8, [x29, #-24]
  442aa0:	ldr	x9, [sp, #912]
  442aa4:	ldr	x10, [x9]
  442aa8:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  442aac:	add	x11, x11, #0x5a0
  442ab0:	ldr	x11, [x11]
  442ab4:	mov	x12, #0x10                  	// #16
  442ab8:	mul	x11, x12, x11
  442abc:	add	x10, x10, x11
  442ac0:	mov	w13, #0x0                   	// #0
  442ac4:	cmp	x8, x10
  442ac8:	str	w13, [sp, #620]
  442acc:	b.cs	442ae4 <ferror@plt+0x40db4>  // b.hs, b.nlast
  442ad0:	ldur	x8, [x29, #-24]
  442ad4:	ldr	x8, [x8]
  442ad8:	cmp	x8, #0x0
  442adc:	cset	w9, ne  // ne = any
  442ae0:	str	w9, [sp, #620]
  442ae4:	ldr	w8, [sp, #620]
  442ae8:	tbnz	w8, #0, 442af0 <ferror@plt+0x40dc0>
  442aec:	b	442d28 <ferror@plt+0x40ff8>
  442af0:	ldur	x8, [x29, #-24]
  442af4:	ldr	x8, [x8]
  442af8:	cmp	x8, #0x2
  442afc:	str	x8, [sp, #608]
  442b00:	b.eq	442cf8 <ferror@plt+0x40fc8>  // b.none
  442b04:	b	442b08 <ferror@plt+0x40dd8>
  442b08:	ldr	x8, [sp, #608]
  442b0c:	cmp	x8, #0x3
  442b10:	b.eq	442c98 <ferror@plt+0x40f68>  // b.none
  442b14:	b	442b18 <ferror@plt+0x40de8>
  442b18:	ldr	x8, [sp, #608]
  442b1c:	cmp	x8, #0x14
  442b20:	b.eq	442ce8 <ferror@plt+0x40fb8>  // b.none
  442b24:	b	442b28 <ferror@plt+0x40df8>
  442b28:	ldr	x8, [sp, #608]
  442b2c:	cmp	x8, #0x17
  442b30:	b.eq	442d08 <ferror@plt+0x40fd8>  // b.none
  442b34:	b	442b38 <ferror@plt+0x40e08>
  442b38:	mov	x8, #0x8                   	// #8
  442b3c:	movk	x8, #0x7000, lsl #16
  442b40:	ldr	x9, [sp, #608]
  442b44:	cmp	x9, x8
  442b48:	b.eq	442c64 <ferror@plt+0x40f34>  // b.none
  442b4c:	b	442b50 <ferror@plt+0x40e20>
  442b50:	mov	x8, #0x9                   	// #9
  442b54:	movk	x8, #0x7000, lsl #16
  442b58:	ldr	x9, [sp, #608]
  442b5c:	cmp	x9, x8
  442b60:	b.eq	442c10 <ferror@plt+0x40ee0>  // b.none
  442b64:	b	442b68 <ferror@plt+0x40e38>
  442b68:	mov	x8, #0xa                   	// #10
  442b6c:	movk	x8, #0x7000, lsl #16
  442b70:	ldr	x9, [sp, #608]
  442b74:	cmp	x9, x8
  442b78:	b.eq	442ca8 <ferror@plt+0x40f78>  // b.none
  442b7c:	b	442b80 <ferror@plt+0x40e50>
  442b80:	mov	x8, #0xb                   	// #11
  442b84:	movk	x8, #0x7000, lsl #16
  442b88:	ldr	x9, [sp, #608]
  442b8c:	cmp	x9, x8
  442b90:	b.eq	442c88 <ferror@plt+0x40f58>  // b.none
  442b94:	b	442b98 <ferror@plt+0x40e68>
  442b98:	mov	x8, #0x10                  	// #16
  442b9c:	movk	x8, #0x7000, lsl #16
  442ba0:	ldr	x9, [sp, #608]
  442ba4:	cmp	x9, x8
  442ba8:	b.eq	442c34 <ferror@plt+0x40f04>  // b.none
  442bac:	b	442bb0 <ferror@plt+0x40e80>
  442bb0:	mov	x8, #0x11                  	// #17
  442bb4:	movk	x8, #0x7000, lsl #16
  442bb8:	ldr	x9, [sp, #608]
  442bbc:	cmp	x9, x8
  442bc0:	b.eq	442cc8 <ferror@plt+0x40f98>  // b.none
  442bc4:	b	442bc8 <ferror@plt+0x40e98>
  442bc8:	mov	x8, #0x13                  	// #19
  442bcc:	movk	x8, #0x7000, lsl #16
  442bd0:	ldr	x9, [sp, #608]
  442bd4:	cmp	x9, x8
  442bd8:	b.eq	442cb8 <ferror@plt+0x40f88>  // b.none
  442bdc:	b	442be0 <ferror@plt+0x40eb0>
  442be0:	mov	x8, #0x29                  	// #41
  442be4:	movk	x8, #0x7000, lsl #16
  442be8:	ldr	x9, [sp, #608]
  442bec:	cmp	x9, x8
  442bf0:	b.eq	442c44 <ferror@plt+0x40f14>  // b.none
  442bf4:	b	442bf8 <ferror@plt+0x40ec8>
  442bf8:	mov	x8, #0x32                  	// #50
  442bfc:	movk	x8, #0x7000, lsl #16
  442c00:	ldr	x9, [sp, #608]
  442c04:	cmp	x9, x8
  442c08:	b.eq	442cd8 <ferror@plt+0x40fa8>  // b.none
  442c0c:	b	442d18 <ferror@plt+0x40fe8>
  442c10:	ldur	x0, [x29, #-16]
  442c14:	ldur	x8, [x29, #-24]
  442c18:	ldr	x1, [x8, #8]
  442c1c:	ldur	x8, [x29, #-48]
  442c20:	mov	x9, #0x14                  	// #20
  442c24:	mul	x2, x8, x9
  442c28:	bl	41df30 <ferror@plt+0x1c200>
  442c2c:	stur	x0, [x29, #-40]
  442c30:	b	442d18 <ferror@plt+0x40fe8>
  442c34:	ldur	x8, [x29, #-24]
  442c38:	ldr	x8, [x8, #8]
  442c3c:	stur	x8, [x29, #-48]
  442c40:	b	442d18 <ferror@plt+0x40fe8>
  442c44:	ldur	x0, [x29, #-16]
  442c48:	ldur	x8, [x29, #-24]
  442c4c:	ldr	x1, [x8, #8]
  442c50:	mov	x8, xzr
  442c54:	mov	x2, x8
  442c58:	bl	41df30 <ferror@plt+0x1c200>
  442c5c:	stur	x0, [x29, #-64]
  442c60:	b	442d18 <ferror@plt+0x40fe8>
  442c64:	ldur	x0, [x29, #-16]
  442c68:	ldur	x8, [x29, #-24]
  442c6c:	ldr	x1, [x8, #8]
  442c70:	ldur	x8, [x29, #-56]
  442c74:	mov	x9, #0x4                   	// #4
  442c78:	mul	x2, x8, x9
  442c7c:	bl	41df30 <ferror@plt+0x1c200>
  442c80:	stur	x0, [x29, #-72]
  442c84:	b	442d18 <ferror@plt+0x40fe8>
  442c88:	ldur	x8, [x29, #-24]
  442c8c:	ldr	x8, [x8, #8]
  442c90:	stur	x8, [x29, #-56]
  442c94:	b	442d18 <ferror@plt+0x40fe8>
  442c98:	ldur	x8, [x29, #-24]
  442c9c:	ldr	x8, [x8, #8]
  442ca0:	stur	x8, [x29, #-96]
  442ca4:	b	442d18 <ferror@plt+0x40fe8>
  442ca8:	ldur	x8, [x29, #-24]
  442cac:	ldr	x8, [x8, #8]
  442cb0:	stur	x8, [x29, #-120]
  442cb4:	b	442d18 <ferror@plt+0x40fe8>
  442cb8:	ldur	x8, [x29, #-24]
  442cbc:	ldr	x8, [x8, #8]
  442cc0:	stur	x8, [x29, #-128]
  442cc4:	b	442d18 <ferror@plt+0x40fe8>
  442cc8:	ldur	x8, [x29, #-24]
  442ccc:	ldr	x8, [x8, #8]
  442cd0:	stur	x8, [x29, #-136]
  442cd4:	b	442d18 <ferror@plt+0x40fe8>
  442cd8:	ldur	x8, [x29, #-24]
  442cdc:	ldr	x8, [x8, #8]
  442ce0:	stur	x8, [x29, #-104]
  442ce4:	b	442d18 <ferror@plt+0x40fe8>
  442ce8:	ldur	x8, [x29, #-24]
  442cec:	ldr	x8, [x8, #8]
  442cf0:	stur	x8, [x29, #-88]
  442cf4:	b	442d18 <ferror@plt+0x40fe8>
  442cf8:	ldur	x8, [x29, #-24]
  442cfc:	ldr	x8, [x8, #8]
  442d00:	stur	x8, [x29, #-80]
  442d04:	b	442d18 <ferror@plt+0x40fe8>
  442d08:	ldur	x8, [x29, #-24]
  442d0c:	ldr	x8, [x8, #8]
  442d10:	stur	x8, [x29, #-112]
  442d14:	b	442d18 <ferror@plt+0x40fe8>
  442d18:	ldur	x8, [x29, #-24]
  442d1c:	add	x8, x8, #0x10
  442d20:	stur	x8, [x29, #-24]
  442d24:	b	442a9c <ferror@plt+0x40d6c>
  442d28:	ldur	x8, [x29, #-40]
  442d2c:	cbz	x8, 4430ac <ferror@plt+0x4137c>
  442d30:	ldur	x8, [x29, #-48]
  442d34:	cbz	x8, 4430ac <ferror@plt+0x4137c>
  442d38:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  442d3c:	add	x8, x8, #0x9d0
  442d40:	ldr	w9, [x8]
  442d44:	cbz	w9, 4430ac <ferror@plt+0x4137c>
  442d48:	ldur	x1, [x29, #-16]
  442d4c:	ldur	x2, [x29, #-40]
  442d50:	ldur	x3, [x29, #-48]
  442d54:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  442d58:	add	x0, x0, #0x630
  442d5c:	str	x1, [sp, #600]
  442d60:	str	x2, [sp, #592]
  442d64:	str	x3, [sp, #584]
  442d68:	bl	401cf0 <gettext@plt>
  442d6c:	mov	x8, xzr
  442d70:	str	x0, [sp, #576]
  442d74:	mov	x0, x8
  442d78:	ldr	x1, [sp, #600]
  442d7c:	ldr	x2, [sp, #592]
  442d80:	ldr	x3, [sp, #584]
  442d84:	mov	x4, #0x14                  	// #20
  442d88:	ldr	x5, [sp, #576]
  442d8c:	bl	4020ec <ferror@plt+0x3bc>
  442d90:	stur	x0, [x29, #-240]
  442d94:	ldur	x8, [x29, #-240]
  442d98:	cbz	x8, 4430a8 <ferror@plt+0x41378>
  442d9c:	ldur	x2, [x29, #-48]
  442da0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442da4:	add	x0, x0, #0x5fe
  442da8:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  442dac:	add	x1, x1, #0x627
  442db0:	bl	4018e0 <ngettext@plt>
  442db4:	ldur	x1, [x29, #-48]
  442db8:	bl	401ca0 <printf@plt>
  442dbc:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  442dc0:	add	x8, x8, #0x652
  442dc4:	mov	x0, x8
  442dc8:	bl	401cf0 <gettext@plt>
  442dcc:	ldr	x8, [sp, #920]
  442dd0:	ldr	x1, [x8]
  442dd4:	bl	401910 <fputs@plt>
  442dd8:	stur	xzr, [x29, #-248]
  442ddc:	ldur	x8, [x29, #-248]
  442de0:	ldur	x9, [x29, #-48]
  442de4:	cmp	x8, x9
  442de8:	b.cs	44309c <ferror@plt+0x4136c>  // b.hs, b.nlast
  442dec:	ldr	x8, [sp, #928]
  442df0:	ldr	x9, [x8]
  442df4:	ldur	x10, [x29, #-240]
  442df8:	ldur	x11, [x29, #-248]
  442dfc:	mov	x12, #0x14                  	// #20
  442e00:	mul	x11, x12, x11
  442e04:	add	x0, x10, x11
  442e08:	mov	w13, #0x4                   	// #4
  442e0c:	mov	w1, w13
  442e10:	str	x12, [sp, #568]
  442e14:	str	w13, [sp, #564]
  442e18:	blr	x9
  442e1c:	str	x0, [sp, #1488]
  442e20:	ldr	x8, [sp, #928]
  442e24:	ldr	x9, [x8]
  442e28:	ldur	x10, [x29, #-240]
  442e2c:	ldur	x11, [x29, #-248]
  442e30:	ldr	x12, [sp, #568]
  442e34:	mul	x11, x12, x11
  442e38:	add	x10, x10, x11
  442e3c:	add	x0, x10, #0x4
  442e40:	ldr	w1, [sp, #564]
  442e44:	blr	x9
  442e48:	add	x8, sp, #0x5c8
  442e4c:	str	x0, [sp, #1480]
  442e50:	ldr	x9, [sp, #928]
  442e54:	ldr	x10, [x9]
  442e58:	ldur	x11, [x29, #-240]
  442e5c:	ldur	x12, [x29, #-248]
  442e60:	ldr	x14, [sp, #568]
  442e64:	mul	x12, x14, x12
  442e68:	add	x11, x11, x12
  442e6c:	add	x0, x11, #0x8
  442e70:	ldr	w1, [sp, #564]
  442e74:	str	x8, [sp, #552]
  442e78:	blr	x10
  442e7c:	str	x0, [sp, #1504]
  442e80:	ldr	x8, [sp, #928]
  442e84:	ldr	x9, [x8]
  442e88:	ldur	x10, [x29, #-240]
  442e8c:	ldur	x11, [x29, #-248]
  442e90:	ldr	x12, [sp, #568]
  442e94:	mul	x11, x12, x11
  442e98:	add	x10, x10, x11
  442e9c:	add	x0, x10, #0xc
  442ea0:	ldr	w1, [sp, #564]
  442ea4:	blr	x9
  442ea8:	str	x0, [sp, #1512]
  442eac:	ldr	x8, [sp, #928]
  442eb0:	ldr	x9, [x8]
  442eb4:	ldur	x10, [x29, #-240]
  442eb8:	ldur	x11, [x29, #-248]
  442ebc:	ldr	x12, [sp, #568]
  442ec0:	mul	x11, x12, x11
  442ec4:	add	x10, x10, x11
  442ec8:	add	x0, x10, #0x10
  442ecc:	ldr	w1, [sp, #564]
  442ed0:	blr	x9
  442ed4:	str	x0, [sp, #1520]
  442ed8:	ldr	x0, [sp, #552]
  442edc:	bl	401ab0 <gmtime@plt>
  442ee0:	str	x0, [sp, #1344]
  442ee4:	ldr	x8, [sp, #1344]
  442ee8:	ldr	w13, [x8, #20]
  442eec:	add	w3, w13, #0x76c
  442ef0:	ldr	x8, [sp, #1344]
  442ef4:	ldr	w13, [x8, #16]
  442ef8:	add	w4, w13, #0x1
  442efc:	ldr	x8, [sp, #1344]
  442f00:	ldr	w5, [x8, #12]
  442f04:	ldr	x8, [sp, #1344]
  442f08:	ldr	w6, [x8, #8]
  442f0c:	ldr	x8, [sp, #1344]
  442f10:	ldr	w7, [x8, #4]
  442f14:	ldr	x8, [sp, #1344]
  442f18:	ldr	w13, [x8]
  442f1c:	add	x0, sp, #0x548
  442f20:	mov	x1, #0x80                  	// #128
  442f24:	adrp	x2, 487000 <warn@@Base+0x15d44>
  442f28:	add	x2, x2, #0x8b3
  442f2c:	mov	x8, sp
  442f30:	str	w13, [x8]
  442f34:	bl	4019e0 <snprintf@plt>
  442f38:	ldur	x1, [x29, #-248]
  442f3c:	adrp	x8, 497000 <warn@@Base+0x25d44>
  442f40:	add	x8, x8, #0xe83
  442f44:	mov	x0, x8
  442f48:	bl	401ca0 <printf@plt>
  442f4c:	ldr	x8, [sp, #832]
  442f50:	ldr	x9, [x8]
  442f54:	cbz	x9, 442f88 <ferror@plt+0x41258>
  442f58:	ldr	x8, [sp, #1488]
  442f5c:	ldr	x9, [sp, #824]
  442f60:	ldr	x10, [x9]
  442f64:	cmp	x8, x10
  442f68:	b.cs	442f88 <ferror@plt+0x41258>  // b.hs, b.nlast
  442f6c:	ldr	x8, [sp, #832]
  442f70:	ldr	x9, [x8]
  442f74:	ldr	x10, [sp, #1488]
  442f78:	add	x1, x9, x10
  442f7c:	mov	w0, #0x14                  	// #20
  442f80:	bl	41a680 <ferror@plt+0x18950>
  442f84:	b	442f9c <ferror@plt+0x4126c>
  442f88:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442f8c:	add	x0, x0, #0x69a
  442f90:	bl	401cf0 <gettext@plt>
  442f94:	ldr	x1, [sp, #1488]
  442f98:	bl	401ca0 <printf@plt>
  442f9c:	ldr	x2, [sp, #1504]
  442fa0:	ldr	x3, [sp, #1512]
  442fa4:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442fa8:	add	x0, x0, #0x6aa
  442fac:	add	x1, sp, #0x548
  442fb0:	bl	401ca0 <printf@plt>
  442fb4:	ldr	x8, [sp, #1520]
  442fb8:	cbnz	x8, 442fd0 <ferror@plt+0x412a0>
  442fbc:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  442fc0:	add	x0, x0, #0x6bb
  442fc4:	bl	401cf0 <gettext@plt>
  442fc8:	bl	401b70 <puts@plt>
  442fcc:	b	44308c <ferror@plt+0x4135c>
  442fd0:	ldr	x8, [sp, #1520]
  442fd4:	str	w8, [sp, #1340]
  442fd8:	str	xzr, [sp, #1328]
  442fdc:	ldr	x8, [sp, #1328]
  442fe0:	cmp	x8, #0x6
  442fe4:	b.cs	443068 <ferror@plt+0x41338>  // b.hs, b.nlast
  442fe8:	ldr	w8, [sp, #1340]
  442fec:	ldr	x9, [sp, #1328]
  442ff0:	mov	x10, #0x10                  	// #16
  442ff4:	mul	x9, x10, x9
  442ff8:	ldr	x10, [sp, #808]
  442ffc:	add	x9, x10, x9
  443000:	ldr	w11, [x9, #8]
  443004:	and	w8, w8, w11
  443008:	cbz	w8, 443058 <ferror@plt+0x41328>
  44300c:	ldr	x8, [sp, #1328]
  443010:	mov	x9, #0x10                  	// #16
  443014:	mul	x8, x9, x8
  443018:	ldr	x10, [sp, #808]
  44301c:	add	x8, x10, x8
  443020:	ldr	x0, [x8]
  443024:	ldr	x8, [sp, #920]
  443028:	ldr	x1, [x8]
  44302c:	str	x9, [sp, #544]
  443030:	bl	401910 <fputs@plt>
  443034:	ldr	x8, [sp, #1328]
  443038:	ldr	x9, [sp, #544]
  44303c:	mul	x8, x9, x8
  443040:	ldr	x10, [sp, #808]
  443044:	add	x8, x10, x8
  443048:	ldr	w11, [x8, #8]
  44304c:	ldr	w12, [sp, #1340]
  443050:	eor	w11, w12, w11
  443054:	str	w11, [sp, #1340]
  443058:	ldr	x8, [sp, #1328]
  44305c:	add	x8, x8, #0x1
  443060:	str	x8, [sp, #1328]
  443064:	b	442fdc <ferror@plt+0x412ac>
  443068:	ldr	w8, [sp, #1340]
  44306c:	cbz	w8, 443080 <ferror@plt+0x41350>
  443070:	ldr	w1, [sp, #1340]
  443074:	adrp	x0, 483000 <warn@@Base+0x11d44>
  443078:	add	x0, x0, #0xf07
  44307c:	bl	401ca0 <printf@plt>
  443080:	adrp	x0, 497000 <warn@@Base+0x25d44>
  443084:	add	x0, x0, #0x6b8
  443088:	bl	401b70 <puts@plt>
  44308c:	ldur	x8, [x29, #-248]
  443090:	add	x8, x8, #0x1
  443094:	stur	x8, [x29, #-248]
  443098:	b	442ddc <ferror@plt+0x410ac>
  44309c:	ldur	x0, [x29, #-240]
  4430a0:	bl	401bd0 <free@plt>
  4430a4:	b	4430ac <ferror@plt+0x4137c>
  4430a8:	stur	wzr, [x29, #-140]
  4430ac:	ldur	x8, [x29, #-64]
  4430b0:	cbz	x8, 443af0 <ferror@plt+0x41dc0>
  4430b4:	ldur	x8, [x29, #-16]
  4430b8:	ldr	x8, [x8, #112]
  4430bc:	stur	x8, [x29, #-32]
  4430c0:	ldur	x0, [x29, #-16]
  4430c4:	mov	w1, #0xd                   	// #13
  4430c8:	movk	w1, #0x7000, lsl #16
  4430cc:	bl	44792c <ferror@plt+0x45bfc>
  4430d0:	stur	x0, [x29, #-32]
  4430d4:	ldur	x8, [x29, #-32]
  4430d8:	cbnz	x8, 4430f4 <ferror@plt+0x413c4>
  4430dc:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4430e0:	add	x0, x0, #0x709
  4430e4:	bl	401cf0 <gettext@plt>
  4430e8:	bl	4711a8 <error@@Base>
  4430ec:	stur	wzr, [x29, #-4]
  4430f0:	b	444a6c <ferror@plt+0x42d3c>
  4430f4:	ldur	x8, [x29, #-32]
  4430f8:	ldr	x8, [x8, #32]
  4430fc:	cmp	x8, #0x8
  443100:	b.cs	44311c <ferror@plt+0x413ec>  // b.hs, b.nlast
  443104:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443108:	add	x0, x0, #0x727
  44310c:	bl	401cf0 <gettext@plt>
  443110:	bl	4711a8 <error@@Base>
  443114:	stur	wzr, [x29, #-4]
  443118:	b	444a6c <ferror@plt+0x42d3c>
  44311c:	ldur	x1, [x29, #-16]
  443120:	ldur	x2, [x29, #-64]
  443124:	ldur	x8, [x29, #-32]
  443128:	ldr	x4, [x8, #32]
  44312c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443130:	add	x0, x0, #0x74f
  443134:	str	x1, [sp, #536]
  443138:	str	x2, [sp, #528]
  44313c:	str	x4, [sp, #520]
  443140:	bl	401cf0 <gettext@plt>
  443144:	mov	x8, xzr
  443148:	str	x0, [sp, #512]
  44314c:	mov	x0, x8
  443150:	ldr	x1, [sp, #536]
  443154:	ldr	x2, [sp, #528]
  443158:	mov	x3, #0x1                   	// #1
  44315c:	ldr	x4, [sp, #520]
  443160:	ldr	x5, [sp, #512]
  443164:	bl	4020ec <ferror@plt+0x3bc>
  443168:	str	x0, [sp, #1320]
  44316c:	ldr	x8, [sp, #1320]
  443170:	cbz	x8, 443aec <ferror@plt+0x41dbc>
  443174:	ldur	x8, [x29, #-32]
  443178:	ldr	x8, [x8, #32]
  44317c:	mov	x9, #0x8                   	// #8
  443180:	udiv	x0, x8, x9
  443184:	mov	x1, #0x10                  	// #16
  443188:	bl	44a960 <ferror@plt+0x48c30>
  44318c:	str	x0, [sp, #1296]
  443190:	ldr	x8, [sp, #1296]
  443194:	cbnz	x8, 4431b0 <ferror@plt+0x41480>
  443198:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44319c:	add	x0, x0, #0x757
  4431a0:	bl	401cf0 <gettext@plt>
  4431a4:	bl	4711a8 <error@@Base>
  4431a8:	stur	wzr, [x29, #-4]
  4431ac:	b	444a6c <ferror@plt+0x42d3c>
  4431b0:	str	wzr, [sp, #1308]
  4431b4:	str	xzr, [sp, #1312]
  4431b8:	ldr	x8, [sp, #1296]
  4431bc:	str	x8, [sp, #1288]
  4431c0:	ldr	x8, [sp, #1296]
  4431c4:	ldur	x9, [x29, #-32]
  4431c8:	ldr	x9, [x9, #32]
  4431cc:	mov	x10, #0x8                   	// #8
  4431d0:	udiv	x9, x9, x10
  4431d4:	mov	x10, #0x10                  	// #16
  4431d8:	mul	x9, x10, x9
  4431dc:	add	x8, x8, x9
  4431e0:	str	x8, [sp, #1280]
  4431e4:	ldr	x8, [sp, #1312]
  4431e8:	ldur	x9, [x29, #-32]
  4431ec:	ldr	x9, [x9, #32]
  4431f0:	subs	x9, x9, #0x8
  4431f4:	cmp	x8, x9
  4431f8:	b.hi	44331c <ferror@plt+0x415ec>  // b.pmore
  4431fc:	ldr	x8, [sp, #1320]
  443200:	ldr	x9, [sp, #1312]
  443204:	add	x8, x8, x9
  443208:	str	x8, [sp, #1272]
  44320c:	ldr	x8, [sp, #928]
  443210:	ldr	x9, [x8]
  443214:	ldr	x0, [sp, #1272]
  443218:	mov	w10, #0x1                   	// #1
  44321c:	mov	w1, w10
  443220:	str	w10, [sp, #508]
  443224:	blr	x9
  443228:	ldr	x8, [sp, #1288]
  44322c:	strb	w0, [x8]
  443230:	ldr	x8, [sp, #928]
  443234:	ldr	x9, [x8]
  443238:	ldr	x11, [sp, #1272]
  44323c:	add	x0, x11, #0x1
  443240:	ldr	w1, [sp, #508]
  443244:	blr	x9
  443248:	ldr	x8, [sp, #1288]
  44324c:	strb	w0, [x8, #1]
  443250:	ldr	x8, [sp, #928]
  443254:	ldr	x9, [x8]
  443258:	ldr	x11, [sp, #1272]
  44325c:	add	x0, x11, #0x2
  443260:	mov	w1, #0x2                   	// #2
  443264:	blr	x9
  443268:	ldr	x8, [sp, #1288]
  44326c:	strh	w0, [x8, #2]
  443270:	ldr	x8, [sp, #928]
  443274:	ldr	x9, [x8]
  443278:	ldr	x11, [sp, #1272]
  44327c:	add	x0, x11, #0x4
  443280:	mov	w1, #0x4                   	// #4
  443284:	blr	x9
  443288:	ldr	x8, [sp, #1288]
  44328c:	str	x0, [x8, #8]
  443290:	ldr	x8, [sp, #1288]
  443294:	ldrb	w10, [x8, #1]
  443298:	mov	w8, w10
  44329c:	cmp	x8, #0x8
  4432a0:	b.cc	4432c8 <ferror@plt+0x41598>  // b.lo, b.ul, b.last
  4432a4:	ldr	x8, [sp, #1312]
  4432a8:	ldr	x9, [sp, #1288]
  4432ac:	ldrb	w10, [x9, #1]
  4432b0:	mov	w9, w10
  4432b4:	add	x8, x8, x9
  4432b8:	ldur	x9, [x29, #-32]
  4432bc:	ldr	x9, [x9, #32]
  4432c0:	cmp	x8, x9
  4432c4:	b.ls	4432e8 <ferror@plt+0x415b8>  // b.plast
  4432c8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4432cc:	add	x0, x0, #0x788
  4432d0:	bl	401cf0 <gettext@plt>
  4432d4:	ldr	x8, [sp, #1288]
  4432d8:	ldrb	w1, [x8, #1]
  4432dc:	bl	4711a8 <error@@Base>
  4432e0:	stur	wzr, [x29, #-4]
  4432e4:	b	444a6c <ferror@plt+0x42d3c>
  4432e8:	ldr	x8, [sp, #1288]
  4432ec:	ldrb	w9, [x8, #1]
  4432f0:	mov	w8, w9
  4432f4:	ldr	x10, [sp, #1312]
  4432f8:	add	x8, x10, x8
  4432fc:	str	x8, [sp, #1312]
  443300:	ldr	x8, [sp, #1288]
  443304:	add	x8, x8, #0x10
  443308:	str	x8, [sp, #1288]
  44330c:	ldr	w9, [sp, #1308]
  443310:	add	w9, w9, #0x1
  443314:	str	w9, [sp, #1308]
  443318:	b	4431e4 <ferror@plt+0x414b4>
  44331c:	ldrsw	x2, [sp, #1308]
  443320:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443324:	add	x0, x0, #0x7ab
  443328:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  44332c:	add	x1, x1, #0x7cd
  443330:	bl	4018e0 <ngettext@plt>
  443334:	ldur	x8, [x29, #-16]
  443338:	ldur	x1, [x29, #-32]
  44333c:	str	x0, [sp, #496]
  443340:	mov	x0, x8
  443344:	bl	404140 <ferror@plt+0x2410>
  443348:	ldr	w2, [sp, #1308]
  44334c:	ldr	x1, [sp, #496]
  443350:	str	x0, [sp, #488]
  443354:	mov	x0, x1
  443358:	ldr	x1, [sp, #488]
  44335c:	bl	401ca0 <printf@plt>
  443360:	ldr	x8, [sp, #1296]
  443364:	str	x8, [sp, #1288]
  443368:	str	xzr, [sp, #1312]
  44336c:	ldr	w8, [sp, #1308]
  443370:	subs	w9, w8, #0x1
  443374:	str	w9, [sp, #1308]
  443378:	cmp	w8, #0x0
  44337c:	cset	w8, le
  443380:	tbnz	w8, #0, 443ae0 <ferror@plt+0x41db0>
  443384:	ldr	x8, [sp, #1288]
  443388:	ldrb	w9, [x8]
  44338c:	subs	w9, w9, #0x0
  443390:	mov	w8, w9
  443394:	ubfx	x8, x8, #0, #32
  443398:	cmp	x8, #0xa
  44339c:	str	x8, [sp, #480]
  4433a0:	b.hi	4439f8 <ferror@plt+0x41cc8>  // b.pmore
  4433a4:	adrp	x8, 480000 <warn@@Base+0xed44>
  4433a8:	add	x8, x8, #0x42c
  4433ac:	ldr	x11, [sp, #480]
  4433b0:	ldrsw	x10, [x8, x11, lsl #2]
  4433b4:	add	x9, x8, x10
  4433b8:	br	x9
  4433bc:	ldr	x8, [sp, #1288]
  4433c0:	ldrh	w1, [x8, #2]
  4433c4:	ldr	x8, [sp, #1288]
  4433c8:	ldr	x2, [x8, #8]
  4433cc:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4433d0:	add	x0, x0, #0x7f1
  4433d4:	bl	401ca0 <printf@plt>
  4433d8:	b	443a1c <ferror@plt+0x41cec>
  4433dc:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4433e0:	add	x0, x0, #0x804
  4433e4:	bl	401ca0 <printf@plt>
  4433e8:	ldur	x8, [x29, #-16]
  4433ec:	ldrh	w9, [x8, #82]
  4433f0:	cmp	w9, #0x8
  4433f4:	b.ne	443528 <ferror@plt+0x417f8>  // b.any
  4433f8:	ldr	x8, [sp, #1288]
  4433fc:	add	x8, x8, #0x20
  443400:	ldr	x9, [sp, #1280]
  443404:	cmp	x8, x9
  443408:	b.ls	443438 <ferror@plt+0x41708>  // b.plast
  44340c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  443410:	add	x0, x0, #0x7e5
  443414:	bl	401cf0 <gettext@plt>
  443418:	bl	401ca0 <printf@plt>
  44341c:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  443420:	add	x8, x8, #0x811
  443424:	mov	x0, x8
  443428:	bl	401cf0 <gettext@plt>
  44342c:	bl	4711a8 <error@@Base>
  443430:	str	wzr, [sp, #1308]
  443434:	b	443a1c <ferror@plt+0x41cec>
  443438:	ldr	x8, [sp, #1288]
  44343c:	add	x8, x8, #0x10
  443440:	str	x8, [sp, #1256]
  443444:	ldr	x8, [sp, #928]
  443448:	ldr	x9, [x8]
  44344c:	ldr	x0, [sp, #1256]
  443450:	mov	w10, #0x4                   	// #4
  443454:	mov	w1, w10
  443458:	str	w10, [sp, #476]
  44345c:	blr	x9
  443460:	str	x0, [sp, #1208]
  443464:	ldr	x8, [sp, #928]
  443468:	ldr	x9, [x8]
  44346c:	ldr	x11, [sp, #1256]
  443470:	add	x0, x11, #0x4
  443474:	ldr	w1, [sp, #476]
  443478:	blr	x9
  44347c:	str	x0, [sp, #1216]
  443480:	ldr	x8, [sp, #928]
  443484:	ldr	x9, [x8]
  443488:	ldr	x11, [sp, #1256]
  44348c:	add	x0, x11, #0x8
  443490:	ldr	w1, [sp, #476]
  443494:	blr	x9
  443498:	str	x0, [sp, #1224]
  44349c:	ldr	x8, [sp, #928]
  4434a0:	ldr	x9, [x8]
  4434a4:	ldr	x11, [sp, #1256]
  4434a8:	add	x0, x11, #0xc
  4434ac:	ldr	w1, [sp, #476]
  4434b0:	blr	x9
  4434b4:	str	x0, [sp, #1232]
  4434b8:	ldr	x8, [sp, #928]
  4434bc:	ldr	x9, [x8]
  4434c0:	ldr	x11, [sp, #1256]
  4434c4:	add	x0, x11, #0x10
  4434c8:	ldr	w1, [sp, #476]
  4434cc:	blr	x9
  4434d0:	str	x0, [sp, #1240]
  4434d4:	ldr	x8, [sp, #928]
  4434d8:	ldr	x9, [x8]
  4434dc:	ldr	x11, [sp, #1256]
  4434e0:	add	x0, x11, #0x14
  4434e4:	ldr	w1, [sp, #476]
  4434e8:	blr	x9
  4434ec:	str	x0, [sp, #1248]
  4434f0:	ldr	x1, [sp, #1208]
  4434f4:	ldr	x2, [sp, #1248]
  4434f8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4434fc:	add	x0, x0, #0x830
  443500:	bl	401ca0 <printf@plt>
  443504:	ldr	x1, [sp, #1216]
  443508:	ldr	x2, [sp, #1224]
  44350c:	ldr	x3, [sp, #1232]
  443510:	ldr	x4, [sp, #1240]
  443514:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  443518:	add	x8, x8, #0x845
  44351c:	mov	x0, x8
  443520:	bl	401ca0 <printf@plt>
  443524:	b	443678 <ferror@plt+0x41948>
  443528:	ldr	x8, [sp, #1288]
  44352c:	add	x8, x8, #0x20
  443530:	ldr	x9, [sp, #1280]
  443534:	cmp	x8, x9
  443538:	b.ls	443568 <ferror@plt+0x41838>  // b.plast
  44353c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  443540:	add	x0, x0, #0x7e5
  443544:	bl	401cf0 <gettext@plt>
  443548:	bl	401ca0 <printf@plt>
  44354c:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  443550:	add	x8, x8, #0x811
  443554:	mov	x0, x8
  443558:	bl	401cf0 <gettext@plt>
  44355c:	bl	4711a8 <error@@Base>
  443560:	str	wzr, [sp, #1308]
  443564:	b	443a1c <ferror@plt+0x41cec>
  443568:	ldr	x8, [sp, #1288]
  44356c:	add	x8, x8, #0x10
  443570:	str	x8, [sp, #1200]
  443574:	ldr	x8, [sp, #928]
  443578:	ldr	x9, [x8]
  44357c:	ldr	x0, [sp, #1200]
  443580:	mov	w10, #0x4                   	// #4
  443584:	mov	w1, w10
  443588:	str	w10, [sp, #472]
  44358c:	blr	x9
  443590:	str	x0, [sp, #1144]
  443594:	ldr	x8, [sp, #928]
  443598:	ldr	x9, [x8]
  44359c:	ldr	x11, [sp, #1200]
  4435a0:	add	x0, x11, #0x8
  4435a4:	ldr	w1, [sp, #472]
  4435a8:	blr	x9
  4435ac:	str	x0, [sp, #1160]
  4435b0:	ldr	x8, [sp, #928]
  4435b4:	ldr	x9, [x8]
  4435b8:	ldr	x11, [sp, #1200]
  4435bc:	add	x0, x11, #0xc
  4435c0:	ldr	w1, [sp, #472]
  4435c4:	blr	x9
  4435c8:	str	x0, [sp, #1168]
  4435cc:	ldr	x8, [sp, #928]
  4435d0:	ldr	x9, [x8]
  4435d4:	ldr	x11, [sp, #1200]
  4435d8:	add	x0, x11, #0x10
  4435dc:	ldr	w1, [sp, #472]
  4435e0:	blr	x9
  4435e4:	str	x0, [sp, #1176]
  4435e8:	ldr	x8, [sp, #928]
  4435ec:	ldr	x9, [x8]
  4435f0:	ldr	x11, [sp, #1200]
  4435f4:	add	x0, x11, #0x14
  4435f8:	ldr	w1, [sp, #472]
  4435fc:	blr	x9
  443600:	str	x0, [sp, #1184]
  443604:	ldr	x8, [sp, #928]
  443608:	ldr	x9, [x8]
  44360c:	ldr	x11, [sp, #1200]
  443610:	add	x0, x11, #0x18
  443614:	mov	w1, #0x8                   	// #8
  443618:	blr	x9
  44361c:	str	x0, [sp, #1192]
  443620:	ldr	x1, [sp, #1144]
  443624:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443628:	add	x0, x0, #0x881
  44362c:	bl	401ca0 <printf@plt>
  443630:	ldr	x8, [sp, #920]
  443634:	ldr	x9, [x8]
  443638:	ldr	x2, [sp, #1192]
  44363c:	mov	x0, x9
  443640:	adrp	x1, 482000 <warn@@Base+0x10d44>
  443644:	add	x1, x1, #0x3d5
  443648:	bl	401d10 <fprintf@plt>
  44364c:	ldr	x8, [sp, #856]
  443650:	mov	x0, x8
  443654:	bl	401ca0 <printf@plt>
  443658:	ldr	x1, [sp, #1160]
  44365c:	ldr	x2, [sp, #1168]
  443660:	ldr	x3, [sp, #1176]
  443664:	ldr	x4, [sp, #1184]
  443668:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  44366c:	add	x8, x8, #0x845
  443670:	mov	x0, x8
  443674:	bl	401ca0 <printf@plt>
  443678:	ldr	x8, [sp, #1288]
  44367c:	add	x8, x8, #0x10
  443680:	str	x8, [sp, #1288]
  443684:	b	44336c <ferror@plt+0x4163c>
  443688:	ldr	x8, [sp, #920]
  44368c:	ldr	x1, [x8]
  443690:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443694:	add	x0, x0, #0x892
  443698:	bl	401910 <fputs@plt>
  44369c:	ldr	x8, [sp, #1288]
  4436a0:	ldr	x8, [x8, #8]
  4436a4:	and	x8, x8, #0x1f
  4436a8:	mov	w0, w8
  4436ac:	bl	4479cc <ferror@plt+0x45c9c>
  4436b0:	ldr	x9, [sp, #920]
  4436b4:	ldr	x1, [x9]
  4436b8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4436bc:	add	x0, x0, #0x8a7
  4436c0:	bl	401910 <fputs@plt>
  4436c4:	ldr	x9, [sp, #1288]
  4436c8:	ldr	x9, [x9, #8]
  4436cc:	and	x9, x9, #0x1f00
  4436d0:	lsr	x9, x9, #8
  4436d4:	mov	w0, w9
  4436d8:	bl	4479cc <ferror@plt+0x45c9c>
  4436dc:	ldr	x10, [sp, #920]
  4436e0:	ldr	x1, [x10]
  4436e4:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4436e8:	add	x0, x0, #0x201
  4436ec:	bl	401910 <fputs@plt>
  4436f0:	ldr	x10, [sp, #1288]
  4436f4:	ldr	x10, [x10, #8]
  4436f8:	and	x10, x10, #0x10000
  4436fc:	cbz	x10, 443714 <ferror@plt+0x419e4>
  443700:	ldr	x8, [sp, #920]
  443704:	ldr	x1, [x8]
  443708:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44370c:	add	x0, x0, #0x8b2
  443710:	bl	401910 <fputs@plt>
  443714:	ldr	x8, [sp, #1288]
  443718:	ldr	x8, [x8, #8]
  44371c:	and	x8, x8, #0x20000
  443720:	cbz	x8, 443738 <ferror@plt+0x41a08>
  443724:	ldr	x8, [sp, #920]
  443728:	ldr	x1, [x8]
  44372c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443730:	add	x0, x0, #0x8b9
  443734:	bl	401910 <fputs@plt>
  443738:	ldr	x8, [sp, #1288]
  44373c:	ldr	x8, [x8, #8]
  443740:	and	x8, x8, #0x40000
  443744:	cbz	x8, 44375c <ferror@plt+0x41a2c>
  443748:	ldr	x8, [sp, #920]
  44374c:	ldr	x1, [x8]
  443750:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443754:	add	x0, x0, #0x8be
  443758:	bl	401910 <fputs@plt>
  44375c:	ldr	x8, [sp, #1288]
  443760:	ldr	x8, [x8, #8]
  443764:	and	x8, x8, #0x80000
  443768:	cbz	x8, 443780 <ferror@plt+0x41a50>
  44376c:	ldr	x8, [sp, #920]
  443770:	ldr	x1, [x8]
  443774:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443778:	add	x0, x0, #0x8c6
  44377c:	bl	401910 <fputs@plt>
  443780:	b	443a1c <ferror@plt+0x41cec>
  443784:	ldr	x8, [sp, #920]
  443788:	ldr	x1, [x8]
  44378c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443790:	add	x0, x0, #0x8cf
  443794:	bl	401910 <fputs@plt>
  443798:	ldr	x8, [sp, #1288]
  44379c:	ldr	x8, [x8, #8]
  4437a0:	and	x8, x8, #0x1
  4437a4:	cbz	x8, 4437bc <ferror@plt+0x41a8c>
  4437a8:	ldr	x8, [sp, #920]
  4437ac:	ldr	x1, [x8]
  4437b0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4437b4:	add	x0, x0, #0x8db
  4437b8:	bl	401910 <fputs@plt>
  4437bc:	ldr	x8, [sp, #1288]
  4437c0:	ldr	x8, [x8, #8]
  4437c4:	and	x8, x8, #0x2
  4437c8:	cbz	x8, 4437e0 <ferror@plt+0x41ab0>
  4437cc:	ldr	x8, [sp, #920]
  4437d0:	ldr	x1, [x8]
  4437d4:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4437d8:	add	x0, x0, #0x8e3
  4437dc:	bl	401910 <fputs@plt>
  4437e0:	ldr	x8, [sp, #1288]
  4437e4:	ldr	x8, [x8, #8]
  4437e8:	and	x8, x8, #0x4
  4437ec:	cbz	x8, 443804 <ferror@plt+0x41ad4>
  4437f0:	ldr	x8, [sp, #920]
  4437f4:	ldr	x1, [x8]
  4437f8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4437fc:	add	x0, x0, #0x8ec
  443800:	bl	401910 <fputs@plt>
  443804:	b	443a1c <ferror@plt+0x41cec>
  443808:	ldr	x8, [sp, #920]
  44380c:	ldr	x1, [x8]
  443810:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443814:	add	x0, x0, #0x8f4
  443818:	bl	401910 <fputs@plt>
  44381c:	ldr	x8, [sp, #1288]
  443820:	ldr	x8, [x8, #8]
  443824:	and	x8, x8, #0x1
  443828:	cbz	x8, 443840 <ferror@plt+0x41b10>
  44382c:	ldr	x8, [sp, #920]
  443830:	ldr	x1, [x8]
  443834:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443838:	add	x0, x0, #0x900
  44383c:	bl	401910 <fputs@plt>
  443840:	ldr	x8, [sp, #1288]
  443844:	ldr	x8, [x8, #8]
  443848:	and	x8, x8, #0x2
  44384c:	cbz	x8, 443864 <ferror@plt+0x41b34>
  443850:	ldr	x8, [sp, #920]
  443854:	ldr	x1, [x8]
  443858:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44385c:	add	x0, x0, #0x908
  443860:	bl	401910 <fputs@plt>
  443864:	ldr	x8, [sp, #1288]
  443868:	ldr	x8, [x8, #8]
  44386c:	and	x8, x8, #0x4
  443870:	cbz	x8, 443888 <ferror@plt+0x41b58>
  443874:	ldr	x8, [sp, #920]
  443878:	ldr	x1, [x8]
  44387c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443880:	add	x0, x0, #0x913
  443884:	bl	401910 <fputs@plt>
  443888:	ldr	x8, [sp, #1288]
  44388c:	ldr	x8, [x8, #8]
  443890:	and	x8, x8, #0x8
  443894:	cbz	x8, 4438ac <ferror@plt+0x41b7c>
  443898:	ldr	x8, [sp, #920]
  44389c:	ldr	x1, [x8]
  4438a0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4438a4:	add	x0, x0, #0x91b
  4438a8:	bl	401910 <fputs@plt>
  4438ac:	b	443a1c <ferror@plt+0x41cec>
  4438b0:	ldr	x8, [sp, #920]
  4438b4:	ldr	x1, [x8]
  4438b8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4438bc:	add	x0, x0, #0x924
  4438c0:	bl	401910 <fputs@plt>
  4438c4:	b	443a1c <ferror@plt+0x41cec>
  4438c8:	ldr	x8, [sp, #920]
  4438cc:	ldr	x1, [x8]
  4438d0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4438d4:	add	x0, x0, #0x931
  4438d8:	bl	401910 <fputs@plt>
  4438dc:	b	443a1c <ferror@plt+0x41cec>
  4438e0:	ldr	x8, [sp, #920]
  4438e4:	ldr	x1, [x8]
  4438e8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4438ec:	add	x0, x0, #0x93e
  4438f0:	bl	401910 <fputs@plt>
  4438f4:	ldr	x8, [sp, #1288]
  4438f8:	ldr	x8, [x8, #8]
  4438fc:	and	x8, x8, #0x1
  443900:	cbz	x8, 443918 <ferror@plt+0x41be8>
  443904:	ldr	x8, [sp, #920]
  443908:	ldr	x1, [x8]
  44390c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443910:	add	x0, x0, #0x94a
  443914:	bl	401910 <fputs@plt>
  443918:	ldr	x8, [sp, #1288]
  44391c:	ldr	x8, [x8, #8]
  443920:	and	x8, x8, #0x2
  443924:	cbz	x8, 44393c <ferror@plt+0x41c0c>
  443928:	ldr	x8, [sp, #920]
  44392c:	ldr	x1, [x8]
  443930:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443934:	add	x0, x0, #0x95a
  443938:	bl	401910 <fputs@plt>
  44393c:	b	443a1c <ferror@plt+0x41cec>
  443940:	ldr	x8, [sp, #920]
  443944:	ldr	x1, [x8]
  443948:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44394c:	add	x0, x0, #0x968
  443950:	bl	401910 <fputs@plt>
  443954:	ldr	x8, [sp, #1288]
  443958:	ldr	x8, [x8, #8]
  44395c:	and	x8, x8, #0x1
  443960:	cbz	x8, 443978 <ferror@plt+0x41c48>
  443964:	ldr	x8, [sp, #920]
  443968:	ldr	x1, [x8]
  44396c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443970:	add	x0, x0, #0x94a
  443974:	bl	401910 <fputs@plt>
  443978:	ldr	x8, [sp, #1288]
  44397c:	ldr	x8, [x8, #8]
  443980:	and	x8, x8, #0x2
  443984:	cbz	x8, 44399c <ferror@plt+0x41c6c>
  443988:	ldr	x8, [sp, #920]
  44398c:	ldr	x1, [x8]
  443990:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443994:	add	x0, x0, #0x95a
  443998:	bl	401910 <fputs@plt>
  44399c:	b	443a1c <ferror@plt+0x41cec>
  4439a0:	ldr	x8, [sp, #1288]
  4439a4:	ldr	x8, [x8, #8]
  4439a8:	and	x1, x8, #0xffff
  4439ac:	ldr	x8, [sp, #1288]
  4439b0:	ldr	x8, [x8, #8]
  4439b4:	and	x8, x8, #0xffff0000
  4439b8:	lsr	x2, x8, #16
  4439bc:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4439c0:	add	x0, x0, #0x974
  4439c4:	bl	401ca0 <printf@plt>
  4439c8:	b	443a1c <ferror@plt+0x41cec>
  4439cc:	ldr	x8, [sp, #1288]
  4439d0:	ldr	x8, [x8, #8]
  4439d4:	and	x1, x8, #0xffff
  4439d8:	ldr	x8, [sp, #1288]
  4439dc:	ldr	x8, [x8, #8]
  4439e0:	and	x8, x8, #0xffff0000
  4439e4:	lsr	x2, x8, #16
  4439e8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4439ec:	add	x0, x0, #0x99d
  4439f0:	bl	401ca0 <printf@plt>
  4439f4:	b	443a1c <ferror@plt+0x41cec>
  4439f8:	ldr	x8, [sp, #1288]
  4439fc:	ldrb	w1, [x8]
  443a00:	ldr	x8, [sp, #1288]
  443a04:	ldrh	w2, [x8, #2]
  443a08:	ldr	x8, [sp, #1288]
  443a0c:	ldr	x3, [x8, #8]
  443a10:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443a14:	add	x0, x0, #0x9c6
  443a18:	bl	401ca0 <printf@plt>
  443a1c:	mov	x8, #0x8                   	// #8
  443a20:	str	x8, [sp, #1264]
  443a24:	ldr	x8, [sp, #1264]
  443a28:	ldr	x9, [sp, #1288]
  443a2c:	ldrb	w10, [x9, #1]
  443a30:	mov	w9, w10
  443a34:	cmp	x8, x9
  443a38:	b.cs	443aa8 <ferror@plt+0x41d78>  // b.hs, b.nlast
  443a3c:	ldr	x8, [sp, #1320]
  443a40:	ldr	x9, [sp, #1312]
  443a44:	add	x8, x8, x9
  443a48:	ldr	x9, [sp, #1264]
  443a4c:	add	x8, x8, x9
  443a50:	ldrb	w10, [x8]
  443a54:	strb	w10, [sp, #1143]
  443a58:	ldrb	w10, [sp, #1143]
  443a5c:	and	w10, w10, #0xff
  443a60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  443a64:	add	x8, x8, #0xca8
  443a68:	ldrh	w10, [x8, w10, sxtw #1]
  443a6c:	and	w10, w10, #0x10
  443a70:	cbz	w10, 443a88 <ferror@plt+0x41d58>
  443a74:	ldrb	w1, [sp, #1143]
  443a78:	adrp	x0, 485000 <warn@@Base+0x13d44>
  443a7c:	add	x0, x0, #0x514
  443a80:	bl	401ca0 <printf@plt>
  443a84:	b	443a98 <ferror@plt+0x41d68>
  443a88:	ldrb	w1, [sp, #1143]
  443a8c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443a90:	add	x0, x0, #0x9da
  443a94:	bl	401ca0 <printf@plt>
  443a98:	ldr	x8, [sp, #1264]
  443a9c:	add	x8, x8, #0x1
  443aa0:	str	x8, [sp, #1264]
  443aa4:	b	443a24 <ferror@plt+0x41cf4>
  443aa8:	ldr	x8, [sp, #920]
  443aac:	ldr	x1, [x8]
  443ab0:	ldr	x0, [sp, #856]
  443ab4:	bl	401910 <fputs@plt>
  443ab8:	ldr	x8, [sp, #1288]
  443abc:	ldrb	w9, [x8, #1]
  443ac0:	mov	w8, w9
  443ac4:	ldr	x10, [sp, #1312]
  443ac8:	add	x8, x10, x8
  443acc:	str	x8, [sp, #1312]
  443ad0:	ldr	x8, [sp, #1288]
  443ad4:	add	x8, x8, #0x10
  443ad8:	str	x8, [sp, #1288]
  443adc:	b	44336c <ferror@plt+0x4163c>
  443ae0:	ldr	x0, [sp, #1320]
  443ae4:	bl	401bd0 <free@plt>
  443ae8:	b	443af0 <ferror@plt+0x41dc0>
  443aec:	stur	wzr, [x29, #-140]
  443af0:	ldur	x8, [x29, #-72]
  443af4:	cbz	x8, 443e58 <ferror@plt+0x42128>
  443af8:	ldur	x8, [x29, #-56]
  443afc:	cbz	x8, 443e58 <ferror@plt+0x42128>
  443b00:	ldr	x8, [sp, #904]
  443b04:	ldr	x9, [x8]
  443b08:	cbnz	x9, 443b24 <ferror@plt+0x41df4>
  443b0c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443b10:	add	x0, x0, #0x9e0
  443b14:	bl	401cf0 <gettext@plt>
  443b18:	bl	4711a8 <error@@Base>
  443b1c:	stur	wzr, [x29, #-4]
  443b20:	b	444a6c <ferror@plt+0x42d3c>
  443b24:	ldur	x8, [x29, #-56]
  443b28:	mov	x9, #0x8                   	// #8
  443b2c:	mul	x8, x8, x9
  443b30:	ldur	x9, [x29, #-16]
  443b34:	ldr	x9, [x9, #16]
  443b38:	cmp	x8, x9
  443b3c:	b.ls	443b5c <ferror@plt+0x41e2c>  // b.plast
  443b40:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443b44:	add	x0, x0, #0xa14
  443b48:	bl	401cf0 <gettext@plt>
  443b4c:	ldur	x1, [x29, #-56]
  443b50:	bl	4711a8 <error@@Base>
  443b54:	stur	wzr, [x29, #-4]
  443b58:	b	444a6c <ferror@plt+0x42d3c>
  443b5c:	ldur	x0, [x29, #-56]
  443b60:	mov	x1, #0x8                   	// #8
  443b64:	bl	44a960 <ferror@plt+0x48c30>
  443b68:	str	x0, [sp, #1128]
  443b6c:	ldr	x8, [sp, #1128]
  443b70:	cbnz	x8, 443b8c <ferror@plt+0x41e5c>
  443b74:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443b78:	add	x0, x0, #0xa41
  443b7c:	bl	401cf0 <gettext@plt>
  443b80:	bl	4711a8 <error@@Base>
  443b84:	stur	wzr, [x29, #-4]
  443b88:	b	444a6c <ferror@plt+0x42d3c>
  443b8c:	ldr	x8, [sp, #896]
  443b90:	ldr	w9, [x8]
  443b94:	cbz	w9, 443c54 <ferror@plt+0x41f24>
  443b98:	ldur	x1, [x29, #-16]
  443b9c:	ldur	x2, [x29, #-72]
  443ba0:	ldur	x3, [x29, #-56]
  443ba4:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443ba8:	add	x0, x0, #0xa77
  443bac:	str	x1, [sp, #464]
  443bb0:	str	x2, [sp, #456]
  443bb4:	str	x3, [sp, #448]
  443bb8:	bl	401cf0 <gettext@plt>
  443bbc:	mov	x8, xzr
  443bc0:	str	x0, [sp, #440]
  443bc4:	mov	x0, x8
  443bc8:	ldr	x1, [sp, #464]
  443bcc:	ldr	x2, [sp, #456]
  443bd0:	ldr	x3, [sp, #448]
  443bd4:	mov	x4, #0x4                   	// #4
  443bd8:	ldr	x5, [sp, #440]
  443bdc:	bl	4020ec <ferror@plt+0x3bc>
  443be0:	str	x0, [sp, #1112]
  443be4:	ldr	x8, [sp, #1112]
  443be8:	cbnz	x8, 443bf4 <ferror@plt+0x41ec4>
  443bec:	stur	wzr, [x29, #-4]
  443bf0:	b	444a6c <ferror@plt+0x42d3c>
  443bf4:	str	xzr, [sp, #1120]
  443bf8:	ldr	x8, [sp, #1120]
  443bfc:	ldur	x9, [x29, #-56]
  443c00:	cmp	x8, x9
  443c04:	b.cs	443c48 <ferror@plt+0x41f18>  // b.hs, b.nlast
  443c08:	ldr	x8, [sp, #928]
  443c0c:	ldr	x9, [x8]
  443c10:	ldr	x10, [sp, #1112]
  443c14:	ldr	x11, [sp, #1120]
  443c18:	mov	x12, #0x4                   	// #4
  443c1c:	mul	x11, x12, x11
  443c20:	add	x0, x10, x11
  443c24:	mov	w1, #0x4                   	// #4
  443c28:	blr	x9
  443c2c:	ldr	x8, [sp, #1128]
  443c30:	ldr	x9, [sp, #1120]
  443c34:	str	x0, [x8, x9, lsl #3]
  443c38:	ldr	x8, [sp, #1120]
  443c3c:	add	x8, x8, #0x1
  443c40:	str	x8, [sp, #1120]
  443c44:	b	443bf8 <ferror@plt+0x41ec8>
  443c48:	ldr	x0, [sp, #1112]
  443c4c:	bl	401bd0 <free@plt>
  443c50:	b	443d0c <ferror@plt+0x41fdc>
  443c54:	ldur	x1, [x29, #-16]
  443c58:	ldur	x2, [x29, #-72]
  443c5c:	ldur	x3, [x29, #-56]
  443c60:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443c64:	add	x0, x0, #0xa77
  443c68:	str	x1, [sp, #432]
  443c6c:	str	x2, [sp, #424]
  443c70:	str	x3, [sp, #416]
  443c74:	bl	401cf0 <gettext@plt>
  443c78:	mov	x8, xzr
  443c7c:	str	x0, [sp, #408]
  443c80:	mov	x0, x8
  443c84:	ldr	x1, [sp, #432]
  443c88:	ldr	x2, [sp, #424]
  443c8c:	ldr	x3, [sp, #416]
  443c90:	mov	x4, #0x8                   	// #8
  443c94:	ldr	x5, [sp, #408]
  443c98:	bl	4020ec <ferror@plt+0x3bc>
  443c9c:	str	x0, [sp, #1104]
  443ca0:	ldr	x8, [sp, #1104]
  443ca4:	cbnz	x8, 443cb0 <ferror@plt+0x41f80>
  443ca8:	stur	wzr, [x29, #-4]
  443cac:	b	444a6c <ferror@plt+0x42d3c>
  443cb0:	str	xzr, [sp, #1120]
  443cb4:	ldr	x8, [sp, #1120]
  443cb8:	ldur	x9, [x29, #-56]
  443cbc:	cmp	x8, x9
  443cc0:	b.cs	443d04 <ferror@plt+0x41fd4>  // b.hs, b.nlast
  443cc4:	ldr	x8, [sp, #928]
  443cc8:	ldr	x9, [x8]
  443ccc:	ldr	x10, [sp, #1104]
  443cd0:	ldr	x11, [sp, #1120]
  443cd4:	mov	x12, #0x8                   	// #8
  443cd8:	mul	x11, x12, x11
  443cdc:	add	x0, x10, x11
  443ce0:	mov	w1, #0x8                   	// #8
  443ce4:	blr	x9
  443ce8:	ldr	x8, [sp, #1128]
  443cec:	ldr	x9, [sp, #1120]
  443cf0:	str	x0, [x8, x9, lsl #3]
  443cf4:	ldr	x8, [sp, #1120]
  443cf8:	add	x8, x8, #0x1
  443cfc:	str	x8, [sp, #1120]
  443d00:	b	443cb4 <ferror@plt+0x41f84>
  443d04:	ldr	x0, [sp, #1104]
  443d08:	bl	401bd0 <free@plt>
  443d0c:	ldur	x2, [x29, #-56]
  443d10:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443d14:	add	x0, x0, #0xa80
  443d18:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  443d1c:	add	x1, x1, #0xaaa
  443d20:	bl	4018e0 <ngettext@plt>
  443d24:	ldur	x1, [x29, #-56]
  443d28:	bl	401ca0 <printf@plt>
  443d2c:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  443d30:	add	x8, x8, #0xad6
  443d34:	mov	x0, x8
  443d38:	bl	401cf0 <gettext@plt>
  443d3c:	bl	401b70 <puts@plt>
  443d40:	str	xzr, [sp, #1120]
  443d44:	ldr	x8, [sp, #1120]
  443d48:	ldur	x9, [x29, #-56]
  443d4c:	cmp	x8, x9
  443d50:	b.cs	443e50 <ferror@plt+0x42120>  // b.hs, b.nlast
  443d54:	ldr	x1, [sp, #1120]
  443d58:	ldr	x8, [sp, #1128]
  443d5c:	ldr	x9, [sp, #1120]
  443d60:	ldr	x2, [x8, x9, lsl #3]
  443d64:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443d68:	add	x0, x0, #0xaf8
  443d6c:	bl	401ca0 <printf@plt>
  443d70:	ldr	x8, [sp, #1128]
  443d74:	ldr	x9, [sp, #1120]
  443d78:	ldr	x8, [x8, x9, lsl #3]
  443d7c:	ldr	x9, [sp, #840]
  443d80:	ldr	x10, [x9]
  443d84:	cmp	x8, x10
  443d88:	b.cc	443da0 <ferror@plt+0x42070>  // b.lo, b.ul, b.last
  443d8c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443d90:	add	x0, x0, #0xb05
  443d94:	bl	401cf0 <gettext@plt>
  443d98:	bl	401ca0 <printf@plt>
  443d9c:	b	443e38 <ferror@plt+0x42108>
  443da0:	ldr	x8, [sp, #904]
  443da4:	ldr	x9, [x8]
  443da8:	ldr	x10, [sp, #1128]
  443dac:	ldr	x11, [sp, #1120]
  443db0:	ldr	x10, [x10, x11, lsl #3]
  443db4:	mov	x11, #0x20                  	// #32
  443db8:	mul	x10, x11, x10
  443dbc:	add	x9, x9, x10
  443dc0:	str	x9, [sp, #1096]
  443dc4:	ldr	x9, [sp, #1096]
  443dc8:	ldr	x0, [x9]
  443dcc:	mov	w1, #0x5                   	// #5
  443dd0:	bl	40b080 <ferror@plt+0x9350>
  443dd4:	mov	w12, #0x20                  	// #32
  443dd8:	mov	w0, w12
  443ddc:	bl	401cd0 <putchar@plt>
  443de0:	ldr	x8, [sp, #832]
  443de4:	ldr	x9, [x8]
  443de8:	cbz	x9, 443e24 <ferror@plt+0x420f4>
  443dec:	ldr	x8, [sp, #1096]
  443df0:	ldr	x8, [x8, #16]
  443df4:	ldr	x9, [sp, #824]
  443df8:	ldr	x10, [x9]
  443dfc:	cmp	x8, x10
  443e00:	b.cs	443e24 <ferror@plt+0x420f4>  // b.hs, b.nlast
  443e04:	ldr	x8, [sp, #832]
  443e08:	ldr	x9, [x8]
  443e0c:	ldr	x10, [sp, #1096]
  443e10:	ldr	x10, [x10, #16]
  443e14:	add	x1, x9, x10
  443e18:	mov	w0, #0x19                  	// #25
  443e1c:	bl	41a680 <ferror@plt+0x18950>
  443e20:	b	443e38 <ferror@plt+0x42108>
  443e24:	ldr	x0, [sp, #816]
  443e28:	bl	401cf0 <gettext@plt>
  443e2c:	ldr	x8, [sp, #1096]
  443e30:	ldr	x1, [x8, #16]
  443e34:	bl	401ca0 <printf@plt>
  443e38:	mov	w0, #0xa                   	// #10
  443e3c:	bl	401cd0 <putchar@plt>
  443e40:	ldr	x8, [sp, #1120]
  443e44:	add	x8, x8, #0x1
  443e48:	str	x8, [sp, #1120]
  443e4c:	b	443d44 <ferror@plt+0x42014>
  443e50:	ldr	x0, [sp, #1128]
  443e54:	bl	401bd0 <free@plt>
  443e58:	ldur	x8, [x29, #-96]
  443e5c:	cbz	x8, 444578 <ferror@plt+0x42848>
  443e60:	ldur	x8, [x29, #-120]
  443e64:	cbz	x8, 444578 <ferror@plt+0x42848>
  443e68:	ldur	x8, [x29, #-96]
  443e6c:	str	x8, [sp, #1088]
  443e70:	ldr	x8, [sp, #896]
  443e74:	ldr	w9, [x8]
  443e78:	mov	w10, #0x8                   	// #8
  443e7c:	mov	w11, #0x4                   	// #4
  443e80:	cmp	w9, #0x0
  443e84:	csel	w9, w11, w10, ne  // ne = any
  443e88:	str	w9, [sp, #1036]
  443e8c:	ldur	x12, [x29, #-96]
  443e90:	ldur	x13, [x29, #-120]
  443e94:	ldrsw	x14, [sp, #1036]
  443e98:	mul	x13, x13, x14
  443e9c:	add	x12, x12, x13
  443ea0:	str	x12, [sp, #1080]
  443ea4:	ldur	x12, [x29, #-136]
  443ea8:	ldur	x13, [x29, #-128]
  443eac:	cmp	x12, x13
  443eb0:	b.cs	443ed4 <ferror@plt+0x421a4>  // b.hs, b.nlast
  443eb4:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443eb8:	add	x0, x0, #0xb1c
  443ebc:	bl	401cf0 <gettext@plt>
  443ec0:	ldur	x1, [x29, #-128]
  443ec4:	ldur	x2, [x29, #-136]
  443ec8:	bl	4711a8 <error@@Base>
  443ecc:	stur	wzr, [x29, #-4]
  443ed0:	b	444a6c <ferror@plt+0x42d3c>
  443ed4:	ldr	x8, [sp, #1080]
  443ed8:	ldur	x9, [x29, #-136]
  443edc:	ldur	x10, [x29, #-128]
  443ee0:	subs	x9, x9, x10
  443ee4:	ldrsw	x10, [sp, #1036]
  443ee8:	mul	x9, x9, x10
  443eec:	add	x8, x8, x9
  443ef0:	str	x8, [sp, #1072]
  443ef4:	ldr	x8, [sp, #1072]
  443ef8:	ldr	x9, [sp, #1080]
  443efc:	cmp	x8, x9
  443f00:	b.cs	443f20 <ferror@plt+0x421f0>  // b.hs, b.nlast
  443f04:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443f08:	add	x0, x0, #0xb65
  443f0c:	bl	401cf0 <gettext@plt>
  443f10:	ldur	x1, [x29, #-136]
  443f14:	bl	4711a8 <error@@Base>
  443f18:	stur	wzr, [x29, #-4]
  443f1c:	b	444a6c <ferror@plt+0x42d3c>
  443f20:	ldur	x0, [x29, #-16]
  443f24:	ldur	x1, [x29, #-96]
  443f28:	ldr	x8, [sp, #1072]
  443f2c:	ldur	x9, [x29, #-96]
  443f30:	subs	x2, x8, x9
  443f34:	bl	41df30 <ferror@plt+0x1c200>
  443f38:	str	x0, [sp, #1056]
  443f3c:	ldur	x1, [x29, #-16]
  443f40:	ldr	x2, [sp, #1056]
  443f44:	ldr	x8, [sp, #1072]
  443f48:	ldur	x9, [x29, #-96]
  443f4c:	subs	x3, x8, x9
  443f50:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443f54:	add	x0, x0, #0x577
  443f58:	str	x1, [sp, #400]
  443f5c:	str	x2, [sp, #392]
  443f60:	str	x3, [sp, #384]
  443f64:	bl	401cf0 <gettext@plt>
  443f68:	mov	x8, xzr
  443f6c:	str	x0, [sp, #376]
  443f70:	mov	x0, x8
  443f74:	ldr	x1, [sp, #400]
  443f78:	ldr	x2, [sp, #392]
  443f7c:	ldr	x3, [sp, #384]
  443f80:	mov	x4, #0x1                   	// #1
  443f84:	ldr	x5, [sp, #376]
  443f88:	bl	4020ec <ferror@plt+0x3bc>
  443f8c:	str	x0, [sp, #1048]
  443f90:	ldr	x8, [sp, #1048]
  443f94:	ldr	x9, [sp, #1072]
  443f98:	ldur	x10, [x29, #-96]
  443f9c:	subs	x9, x9, x10
  443fa0:	add	x8, x8, x9
  443fa4:	str	x8, [sp, #1040]
  443fa8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  443fac:	add	x0, x0, #0xb80
  443fb0:	bl	401cf0 <gettext@plt>
  443fb4:	bl	401ca0 <printf@plt>
  443fb8:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  443fbc:	add	x8, x8, #0x59e
  443fc0:	mov	x0, x8
  443fc4:	bl	401cf0 <gettext@plt>
  443fc8:	bl	401ca0 <printf@plt>
  443fcc:	ldur	x8, [x29, #-96]
  443fd0:	mov	x9, #0x7ff0                	// #32752
  443fd4:	add	x8, x8, x9
  443fd8:	mov	x0, x8
  443fdc:	mov	w1, #0x6                   	// #6
  443fe0:	bl	40b080 <ferror@plt+0x9350>
  443fe4:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  443fe8:	add	x8, x8, #0xd8e
  443fec:	mov	x0, x8
  443ff0:	bl	401ca0 <printf@plt>
  443ff4:	ldr	x8, [sp, #888]
  443ff8:	mov	x0, x8
  443ffc:	bl	401cf0 <gettext@plt>
  444000:	bl	401ca0 <printf@plt>
  444004:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  444008:	add	x8, x8, #0xb8f
  44400c:	mov	x0, x8
  444010:	bl	401cf0 <gettext@plt>
  444014:	ldr	w11, [sp, #1036]
  444018:	mov	w12, #0x2                   	// #2
  44401c:	mul	w1, w11, w12
  444020:	ldr	x8, [sp, #880]
  444024:	str	x0, [sp, #368]
  444028:	mov	x0, x8
  44402c:	str	w12, [sp, #364]
  444030:	str	w1, [sp, #360]
  444034:	bl	401cf0 <gettext@plt>
  444038:	ldr	x8, [sp, #872]
  44403c:	str	x0, [sp, #352]
  444040:	mov	x0, x8
  444044:	bl	401cf0 <gettext@plt>
  444048:	ldr	w11, [sp, #1036]
  44404c:	ldr	w12, [sp, #364]
  444050:	mul	w4, w11, w12
  444054:	ldr	x8, [sp, #864]
  444058:	str	x0, [sp, #344]
  44405c:	mov	x0, x8
  444060:	str	w4, [sp, #340]
  444064:	bl	401cf0 <gettext@plt>
  444068:	ldr	x2, [sp, #368]
  44406c:	str	x0, [sp, #328]
  444070:	mov	x0, x2
  444074:	ldr	w1, [sp, #360]
  444078:	ldr	x2, [sp, #352]
  44407c:	ldr	x3, [sp, #344]
  444080:	ldr	w4, [sp, #340]
  444084:	ldr	x5, [sp, #328]
  444088:	bl	401ca0 <printf@plt>
  44408c:	ldr	x8, [sp, #1048]
  444090:	ldur	x1, [x29, #-96]
  444094:	ldr	x2, [sp, #1088]
  444098:	ldr	x3, [sp, #1040]
  44409c:	mov	x0, x8
  4440a0:	bl	4476d0 <ferror@plt+0x459a0>
  4440a4:	str	x0, [sp, #1088]
  4440a8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4440ac:	add	x0, x0, #0xbaf
  4440b0:	bl	401cf0 <gettext@plt>
  4440b4:	bl	401ca0 <printf@plt>
  4440b8:	ldr	x8, [sp, #1088]
  4440bc:	mov	x9, #0xffffffffffffffff    	// #-1
  4440c0:	cmp	x8, x9
  4440c4:	b.ne	4440cc <ferror@plt+0x4239c>  // b.any
  4440c8:	b	444568 <ferror@plt+0x42838>
  4440cc:	ldr	x8, [sp, #1048]
  4440d0:	cbz	x8, 444188 <ferror@plt+0x42458>
  4440d4:	ldr	x8, [sp, #1048]
  4440d8:	ldr	x9, [sp, #1088]
  4440dc:	add	x8, x8, x9
  4440e0:	ldur	x9, [x29, #-96]
  4440e4:	mov	x10, xzr
  4440e8:	subs	x9, x10, x9
  4440ec:	add	x8, x8, x9
  4440f0:	ldrsw	x9, [sp, #1036]
  4440f4:	add	x8, x8, x9
  4440f8:	ldr	x9, [sp, #1040]
  4440fc:	cmp	x8, x9
  444100:	b.hi	444188 <ferror@plt+0x42458>  // b.pmore
  444104:	ldr	x8, [sp, #928]
  444108:	ldr	x9, [x8]
  44410c:	ldr	x10, [sp, #1048]
  444110:	ldr	x11, [sp, #1088]
  444114:	add	x10, x10, x11
  444118:	ldur	x11, [x29, #-96]
  44411c:	mov	x12, xzr
  444120:	subs	x11, x12, x11
  444124:	add	x0, x10, x11
  444128:	ldr	w1, [sp, #1036]
  44412c:	blr	x9
  444130:	ldr	w13, [sp, #1036]
  444134:	mov	w14, #0x8                   	// #8
  444138:	mul	w13, w13, w14
  44413c:	subs	w13, w13, #0x1
  444140:	mov	w8, w13
  444144:	lsr	x8, x0, x8
  444148:	cbz	x8, 444188 <ferror@plt+0x42458>
  44414c:	ldr	x0, [sp, #1048]
  444150:	ldur	x1, [x29, #-96]
  444154:	ldr	x2, [sp, #1088]
  444158:	ldr	x3, [sp, #1040]
  44415c:	bl	4476d0 <ferror@plt+0x459a0>
  444160:	str	x0, [sp, #1088]
  444164:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444168:	add	x0, x0, #0xbbf
  44416c:	bl	401cf0 <gettext@plt>
  444170:	bl	401ca0 <printf@plt>
  444174:	ldr	x8, [sp, #1088]
  444178:	mov	x9, #0xffffffffffffffff    	// #-1
  44417c:	cmp	x8, x9
  444180:	b.ne	444188 <ferror@plt+0x42458>  // b.any
  444184:	b	444568 <ferror@plt+0x42838>
  444188:	ldr	x0, [sp, #856]
  44418c:	bl	401ca0 <printf@plt>
  444190:	ldr	x8, [sp, #1048]
  444194:	cbz	x8, 44427c <ferror@plt+0x4254c>
  444198:	ldr	x8, [sp, #1088]
  44419c:	ldr	x9, [sp, #1080]
  4441a0:	cmp	x8, x9
  4441a4:	b.cs	44427c <ferror@plt+0x4254c>  // b.hs, b.nlast
  4441a8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4441ac:	add	x0, x0, #0x5ed
  4441b0:	bl	401cf0 <gettext@plt>
  4441b4:	bl	401ca0 <printf@plt>
  4441b8:	ldr	w8, [sp, #1036]
  4441bc:	mov	w9, #0x2                   	// #2
  4441c0:	mul	w1, w8, w9
  4441c4:	ldr	x10, [sp, #880]
  4441c8:	mov	x0, x10
  4441cc:	str	w9, [sp, #324]
  4441d0:	str	w1, [sp, #320]
  4441d4:	bl	401cf0 <gettext@plt>
  4441d8:	ldr	x10, [sp, #872]
  4441dc:	str	x0, [sp, #312]
  4441e0:	mov	x0, x10
  4441e4:	bl	401cf0 <gettext@plt>
  4441e8:	ldr	w8, [sp, #1036]
  4441ec:	ldr	w9, [sp, #324]
  4441f0:	mul	w4, w8, w9
  4441f4:	ldr	x10, [sp, #864]
  4441f8:	str	x0, [sp, #304]
  4441fc:	mov	x0, x10
  444200:	str	w4, [sp, #300]
  444204:	bl	401cf0 <gettext@plt>
  444208:	ldr	x10, [sp, #848]
  44420c:	str	x0, [sp, #288]
  444210:	mov	x0, x10
  444214:	ldr	w1, [sp, #320]
  444218:	ldr	x2, [sp, #312]
  44421c:	ldr	x3, [sp, #304]
  444220:	ldr	w4, [sp, #300]
  444224:	ldr	x5, [sp, #288]
  444228:	bl	401ca0 <printf@plt>
  44422c:	ldr	x8, [sp, #1088]
  444230:	ldr	x9, [sp, #1080]
  444234:	cmp	x8, x9
  444238:	b.cs	444274 <ferror@plt+0x42544>  // b.hs, b.nlast
  44423c:	ldr	x0, [sp, #1048]
  444240:	ldur	x1, [x29, #-96]
  444244:	ldr	x2, [sp, #1088]
  444248:	ldr	x3, [sp, #1040]
  44424c:	bl	4476d0 <ferror@plt+0x459a0>
  444250:	str	x0, [sp, #1088]
  444254:	ldr	x0, [sp, #856]
  444258:	bl	401ca0 <printf@plt>
  44425c:	ldr	x8, [sp, #1088]
  444260:	mov	x9, #0xffffffffffffffff    	// #-1
  444264:	cmp	x8, x9
  444268:	b.ne	444270 <ferror@plt+0x42540>  // b.any
  44426c:	b	444568 <ferror@plt+0x42838>
  444270:	b	44422c <ferror@plt+0x424fc>
  444274:	ldr	x0, [sp, #856]
  444278:	bl	401ca0 <printf@plt>
  44427c:	ldr	x8, [sp, #1048]
  444280:	cbz	x8, 444568 <ferror@plt+0x42838>
  444284:	ldur	x8, [x29, #-128]
  444288:	ldur	x9, [x29, #-136]
  44428c:	cmp	x8, x9
  444290:	b.cs	444568 <ferror@plt+0x42838>  // b.hs, b.nlast
  444294:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444298:	add	x0, x0, #0xbe0
  44429c:	bl	401cf0 <gettext@plt>
  4442a0:	bl	401ca0 <printf@plt>
  4442a4:	ldr	w8, [sp, #1036]
  4442a8:	mov	w9, #0x2                   	// #2
  4442ac:	mul	w1, w8, w9
  4442b0:	ldr	x10, [sp, #880]
  4442b4:	mov	x0, x10
  4442b8:	str	w9, [sp, #284]
  4442bc:	str	w1, [sp, #280]
  4442c0:	bl	401cf0 <gettext@plt>
  4442c4:	ldr	x10, [sp, #872]
  4442c8:	str	x0, [sp, #272]
  4442cc:	mov	x0, x10
  4442d0:	bl	401cf0 <gettext@plt>
  4442d4:	ldr	w8, [sp, #1036]
  4442d8:	ldr	w9, [sp, #284]
  4442dc:	mul	w4, w8, w9
  4442e0:	ldr	x10, [sp, #864]
  4442e4:	str	x0, [sp, #264]
  4442e8:	mov	x0, x10
  4442ec:	str	w4, [sp, #260]
  4442f0:	bl	401cf0 <gettext@plt>
  4442f4:	ldr	w8, [sp, #1036]
  4442f8:	ldr	w9, [sp, #284]
  4442fc:	mul	w6, w8, w9
  444300:	adrp	x10, 49b000 <warn@@Base+0x29d44>
  444304:	add	x10, x10, #0xc12
  444308:	str	x0, [sp, #248]
  44430c:	mov	x0, x10
  444310:	str	w6, [sp, #244]
  444314:	bl	401cf0 <gettext@plt>
  444318:	adrp	x10, 49b000 <warn@@Base+0x29d44>
  44431c:	add	x10, x10, #0xc1b
  444320:	str	x0, [sp, #232]
  444324:	mov	x0, x10
  444328:	bl	401cf0 <gettext@plt>
  44432c:	adrp	x10, 49b000 <warn@@Base+0x29d44>
  444330:	add	x10, x10, #0xc20
  444334:	str	x0, [sp, #224]
  444338:	mov	x0, x10
  44433c:	bl	401cf0 <gettext@plt>
  444340:	adrp	x10, 4a4000 <warn@@Base+0x32d44>
  444344:	add	x10, x10, #0x7fe
  444348:	str	x0, [sp, #216]
  44434c:	mov	x0, x10
  444350:	bl	401cf0 <gettext@plt>
  444354:	adrp	x10, 49b000 <warn@@Base+0x29d44>
  444358:	add	x10, x10, #0xbf2
  44435c:	str	x0, [sp, #208]
  444360:	mov	x0, x10
  444364:	ldr	w1, [sp, #280]
  444368:	ldr	x2, [sp, #272]
  44436c:	ldr	x3, [sp, #264]
  444370:	ldr	w4, [sp, #260]
  444374:	ldr	x5, [sp, #248]
  444378:	ldr	w6, [sp, #244]
  44437c:	ldr	x7, [sp, #232]
  444380:	mov	x10, sp
  444384:	ldr	x11, [sp, #224]
  444388:	str	x11, [x10]
  44438c:	mov	x10, sp
  444390:	ldr	x12, [sp, #216]
  444394:	str	x12, [x10, #8]
  444398:	mov	x10, sp
  44439c:	ldr	x13, [sp, #208]
  4443a0:	str	x13, [x10, #16]
  4443a4:	bl	401ca0 <printf@plt>
  4443a8:	ldr	x10, [sp, #896]
  4443ac:	ldr	w8, [x10]
  4443b0:	mov	w9, #0xa0                  	// #160
  4443b4:	mov	w14, #0x50                  	// #80
  4443b8:	cmp	w8, #0x0
  4443bc:	csel	w8, w14, w9, ne  // ne = any
  4443c0:	subs	w8, w8, #0x1c
  4443c4:	ldr	w9, [sp, #1036]
  4443c8:	mov	w14, #0x6                   	// #6
  4443cc:	mul	w9, w9, w14
  4443d0:	subs	w8, w8, w9
  4443d4:	subs	w8, w8, #0x1
  4443d8:	str	w8, [sp, #1032]
  4443dc:	ldur	x11, [x29, #-128]
  4443e0:	str	x11, [sp, #1064]
  4443e4:	ldr	x8, [sp, #1064]
  4443e8:	ldur	x9, [x29, #-136]
  4443ec:	cmp	x8, x9
  4443f0:	b.cs	444560 <ferror@plt+0x42830>  // b.hs, b.nlast
  4443f4:	ldr	x0, [sp, #1048]
  4443f8:	ldur	x1, [x29, #-96]
  4443fc:	ldr	x2, [sp, #1088]
  444400:	ldr	x3, [sp, #1040]
  444404:	bl	4476d0 <ferror@plt+0x459a0>
  444408:	str	x0, [sp, #1088]
  44440c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  444410:	add	x0, x0, #0x4d4
  444414:	bl	401ca0 <printf@plt>
  444418:	ldr	x8, [sp, #904]
  44441c:	ldr	x9, [x8]
  444420:	cbnz	x9, 444438 <ferror@plt+0x42708>
  444424:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444428:	add	x0, x0, #0xc24
  44442c:	bl	401cf0 <gettext@plt>
  444430:	bl	401ca0 <printf@plt>
  444434:	b	444534 <ferror@plt+0x42804>
  444438:	ldr	x8, [sp, #1064]
  44443c:	ldr	x9, [sp, #840]
  444440:	ldr	x10, [x9]
  444444:	cmp	x8, x10
  444448:	b.cs	444520 <ferror@plt+0x427f0>  // b.hs, b.nlast
  44444c:	ldr	x8, [sp, #904]
  444450:	ldr	x9, [x8]
  444454:	ldr	x10, [sp, #1064]
  444458:	mov	x11, #0x20                  	// #32
  44445c:	mul	x10, x11, x10
  444460:	add	x9, x9, x10
  444464:	str	x9, [sp, #1024]
  444468:	ldr	x9, [sp, #1024]
  44446c:	ldr	x0, [x9]
  444470:	mov	w1, #0x6                   	// #6
  444474:	bl	40b080 <ferror@plt+0x9350>
  444478:	ldur	x8, [x29, #-16]
  44447c:	ldr	x9, [sp, #1024]
  444480:	ldrb	w12, [x9, #24]
  444484:	and	w1, w12, #0xf
  444488:	mov	x0, x8
  44448c:	bl	408f44 <ferror@plt+0x7214>
  444490:	ldur	x8, [x29, #-16]
  444494:	ldr	x9, [sp, #1024]
  444498:	ldr	w1, [x9, #28]
  44449c:	str	x0, [sp, #200]
  4444a0:	mov	x0, x8
  4444a4:	bl	438dc4 <ferror@plt+0x37094>
  4444a8:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  4444ac:	add	x8, x8, #0xc39
  4444b0:	str	x0, [sp, #192]
  4444b4:	mov	x0, x8
  4444b8:	ldr	x1, [sp, #200]
  4444bc:	ldr	x2, [sp, #192]
  4444c0:	bl	401ca0 <printf@plt>
  4444c4:	ldr	x8, [sp, #832]
  4444c8:	ldr	x9, [x8]
  4444cc:	cbz	x9, 444508 <ferror@plt+0x427d8>
  4444d0:	ldr	x8, [sp, #1024]
  4444d4:	ldr	x8, [x8, #16]
  4444d8:	ldr	x9, [sp, #824]
  4444dc:	ldr	x10, [x9]
  4444e0:	cmp	x8, x10
  4444e4:	b.cs	444508 <ferror@plt+0x427d8>  // b.hs, b.nlast
  4444e8:	ldr	w0, [sp, #1032]
  4444ec:	ldr	x8, [sp, #832]
  4444f0:	ldr	x9, [x8]
  4444f4:	ldr	x10, [sp, #1024]
  4444f8:	ldr	x10, [x10, #16]
  4444fc:	add	x1, x9, x10
  444500:	bl	41a680 <ferror@plt+0x18950>
  444504:	b	44451c <ferror@plt+0x427ec>
  444508:	ldr	x0, [sp, #816]
  44450c:	bl	401cf0 <gettext@plt>
  444510:	ldr	x8, [sp, #1024]
  444514:	ldr	x1, [x8, #16]
  444518:	bl	401ca0 <printf@plt>
  44451c:	b	444534 <ferror@plt+0x42804>
  444520:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444524:	add	x0, x0, #0xc44
  444528:	bl	401cf0 <gettext@plt>
  44452c:	ldr	x1, [sp, #1064]
  444530:	bl	401ca0 <printf@plt>
  444534:	ldr	x0, [sp, #856]
  444538:	bl	401ca0 <printf@plt>
  44453c:	ldr	x8, [sp, #1088]
  444540:	mov	x9, #0xffffffffffffffff    	// #-1
  444544:	cmp	x8, x9
  444548:	b.ne	444550 <ferror@plt+0x42820>  // b.any
  44454c:	b	444560 <ferror@plt+0x42830>
  444550:	ldr	x8, [sp, #1064]
  444554:	add	x8, x8, #0x1
  444558:	str	x8, [sp, #1064]
  44455c:	b	4443e4 <ferror@plt+0x426b4>
  444560:	ldr	x0, [sp, #856]
  444564:	bl	401ca0 <printf@plt>
  444568:	ldr	x8, [sp, #1048]
  44456c:	cbz	x8, 444578 <ferror@plt+0x42848>
  444570:	ldr	x0, [sp, #1048]
  444574:	bl	401bd0 <free@plt>
  444578:	ldur	x8, [x29, #-104]
  44457c:	cbz	x8, 444a64 <ferror@plt+0x42d34>
  444580:	ldur	x8, [x29, #-112]
  444584:	cbz	x8, 444a64 <ferror@plt+0x42d34>
  444588:	ldur	x8, [x29, #-88]
  44458c:	cbz	x8, 444a64 <ferror@plt+0x42d34>
  444590:	ldur	x8, [x29, #-80]
  444594:	cbz	x8, 444a64 <ferror@plt+0x42d34>
  444598:	ldur	x0, [x29, #-16]
  44459c:	ldur	x1, [x29, #-112]
  4445a0:	ldur	x2, [x29, #-80]
  4445a4:	bl	41df30 <ferror@plt+0x1c200>
  4445a8:	str	x0, [sp, #992]
  4445ac:	ldur	x8, [x29, #-88]
  4445b0:	cmp	x8, #0x7
  4445b4:	b.ne	4445e0 <ferror@plt+0x428b0>  // b.any
  4445b8:	ldur	x0, [x29, #-16]
  4445bc:	ldr	x1, [sp, #992]
  4445c0:	ldur	x2, [x29, #-80]
  4445c4:	add	x3, sp, #0x3b8
  4445c8:	add	x4, sp, #0x3d8
  4445cc:	bl	404d68 <ferror@plt+0x3038>
  4445d0:	cbnz	w0, 4445dc <ferror@plt+0x428ac>
  4445d4:	stur	wzr, [x29, #-4]
  4445d8:	b	444a6c <ferror@plt+0x42d3c>
  4445dc:	b	444604 <ferror@plt+0x428d4>
  4445e0:	ldur	x0, [x29, #-16]
  4445e4:	ldr	x1, [sp, #992]
  4445e8:	ldur	x2, [x29, #-80]
  4445ec:	add	x3, sp, #0x3b8
  4445f0:	add	x4, sp, #0x3d8
  4445f4:	bl	4051cc <ferror@plt+0x349c>
  4445f8:	cbnz	w0, 444604 <ferror@plt+0x428d4>
  4445fc:	stur	wzr, [x29, #-4]
  444600:	b	444a6c <ferror@plt+0x42d3c>
  444604:	ldur	x8, [x29, #-104]
  444608:	str	x8, [sp, #1016]
  44460c:	ldr	x8, [sp, #896]
  444610:	ldr	w9, [x8]
  444614:	mov	w10, #0x8                   	// #8
  444618:	mov	w11, #0x4                   	// #4
  44461c:	cmp	w9, #0x0
  444620:	csel	w9, w11, w10, ne  // ne = any
  444624:	str	w9, [sp, #964]
  444628:	ldur	x12, [x29, #-104]
  44462c:	ldr	x13, [sp, #984]
  444630:	add	x13, x13, #0x2
  444634:	ldrsw	x14, [sp, #964]
  444638:	mul	x13, x13, x14
  44463c:	add	x12, x12, x13
  444640:	str	x12, [sp, #1008]
  444644:	ldur	x0, [x29, #-16]
  444648:	ldur	x1, [x29, #-104]
  44464c:	ldr	x12, [sp, #1008]
  444650:	ldur	x13, [x29, #-104]
  444654:	subs	x2, x12, x13
  444658:	bl	41df30 <ferror@plt+0x1c200>
  44465c:	str	x0, [sp, #1000]
  444660:	ldur	x1, [x29, #-16]
  444664:	ldr	x2, [sp, #1000]
  444668:	ldr	x8, [sp, #1008]
  44466c:	ldur	x12, [x29, #-104]
  444670:	subs	x3, x8, x12
  444674:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444678:	add	x0, x0, #0xc79
  44467c:	str	x1, [sp, #184]
  444680:	str	x2, [sp, #176]
  444684:	str	x3, [sp, #168]
  444688:	bl	401cf0 <gettext@plt>
  44468c:	mov	x8, xzr
  444690:	str	x0, [sp, #160]
  444694:	mov	x0, x8
  444698:	ldr	x1, [sp, #184]
  44469c:	ldr	x2, [sp, #176]
  4446a0:	ldr	x3, [sp, #168]
  4446a4:	mov	x4, #0x1                   	// #1
  4446a8:	ldr	x5, [sp, #160]
  4446ac:	bl	4020ec <ferror@plt+0x3bc>
  4446b0:	str	x0, [sp, #968]
  4446b4:	ldr	x8, [sp, #968]
  4446b8:	cbnz	x8, 4446c4 <ferror@plt+0x42994>
  4446bc:	stur	wzr, [x29, #-4]
  4446c0:	b	444a6c <ferror@plt+0x42d3c>
  4446c4:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4446c8:	add	x0, x0, #0xc96
  4446cc:	bl	401ca0 <printf@plt>
  4446d0:	ldr	x8, [sp, #888]
  4446d4:	mov	x0, x8
  4446d8:	bl	401cf0 <gettext@plt>
  4446dc:	bl	401ca0 <printf@plt>
  4446e0:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  4446e4:	add	x8, x8, #0xca2
  4446e8:	mov	x0, x8
  4446ec:	bl	401cf0 <gettext@plt>
  4446f0:	ldr	w9, [sp, #964]
  4446f4:	mov	w10, #0x2                   	// #2
  4446f8:	mul	w1, w9, w10
  4446fc:	ldr	x8, [sp, #880]
  444700:	str	x0, [sp, #152]
  444704:	mov	x0, x8
  444708:	str	w10, [sp, #148]
  44470c:	str	w1, [sp, #144]
  444710:	bl	401cf0 <gettext@plt>
  444714:	ldr	w9, [sp, #964]
  444718:	ldr	w10, [sp, #148]
  44471c:	mul	w3, w9, w10
  444720:	ldr	x8, [sp, #864]
  444724:	str	x0, [sp, #136]
  444728:	mov	x0, x8
  44472c:	str	w3, [sp, #132]
  444730:	bl	401cf0 <gettext@plt>
  444734:	ldr	x2, [sp, #152]
  444738:	str	x0, [sp, #120]
  44473c:	mov	x0, x2
  444740:	ldr	w1, [sp, #144]
  444744:	ldr	x2, [sp, #136]
  444748:	ldr	w3, [sp, #132]
  44474c:	ldr	x4, [sp, #120]
  444750:	bl	401ca0 <printf@plt>
  444754:	ldr	x8, [sp, #968]
  444758:	ldur	x1, [x29, #-104]
  44475c:	ldr	x2, [sp, #1016]
  444760:	mov	x0, x8
  444764:	bl	447b10 <ferror@plt+0x45de0>
  444768:	str	x0, [sp, #1016]
  44476c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444770:	add	x0, x0, #0xcb5
  444774:	bl	401cf0 <gettext@plt>
  444778:	bl	401ca0 <printf@plt>
  44477c:	ldr	x8, [sp, #968]
  444780:	ldur	x1, [x29, #-104]
  444784:	ldr	x2, [sp, #1016]
  444788:	mov	x0, x8
  44478c:	bl	447b10 <ferror@plt+0x45de0>
  444790:	str	x0, [sp, #1016]
  444794:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444798:	add	x0, x0, #0xcc9
  44479c:	bl	401cf0 <gettext@plt>
  4447a0:	bl	401ca0 <printf@plt>
  4447a4:	ldr	x8, [sp, #856]
  4447a8:	mov	x0, x8
  4447ac:	bl	401ca0 <printf@plt>
  4447b0:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  4447b4:	add	x8, x8, #0xcda
  4447b8:	mov	x0, x8
  4447bc:	bl	401cf0 <gettext@plt>
  4447c0:	bl	401ca0 <printf@plt>
  4447c4:	ldr	w9, [sp, #964]
  4447c8:	ldr	w10, [sp, #148]
  4447cc:	mul	w1, w9, w10
  4447d0:	ldr	x8, [sp, #880]
  4447d4:	mov	x0, x8
  4447d8:	str	w1, [sp, #116]
  4447dc:	bl	401cf0 <gettext@plt>
  4447e0:	ldr	w9, [sp, #964]
  4447e4:	ldr	w10, [sp, #148]
  4447e8:	mul	w3, w9, w10
  4447ec:	ldr	x8, [sp, #864]
  4447f0:	str	x0, [sp, #104]
  4447f4:	mov	x0, x8
  4447f8:	str	w3, [sp, #100]
  4447fc:	bl	401cf0 <gettext@plt>
  444800:	ldr	w9, [sp, #964]
  444804:	ldr	w10, [sp, #148]
  444808:	mul	w5, w9, w10
  44480c:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  444810:	add	x8, x8, #0xc12
  444814:	str	x0, [sp, #88]
  444818:	mov	x0, x8
  44481c:	str	w5, [sp, #84]
  444820:	bl	401cf0 <gettext@plt>
  444824:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  444828:	add	x8, x8, #0xc1b
  44482c:	str	x0, [sp, #72]
  444830:	mov	x0, x8
  444834:	bl	401cf0 <gettext@plt>
  444838:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  44483c:	add	x8, x8, #0xc20
  444840:	str	x0, [sp, #64]
  444844:	mov	x0, x8
  444848:	bl	401cf0 <gettext@plt>
  44484c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  444850:	add	x8, x8, #0x7fe
  444854:	str	x0, [sp, #56]
  444858:	mov	x0, x8
  44485c:	bl	401cf0 <gettext@plt>
  444860:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  444864:	add	x8, x8, #0xce5
  444868:	str	x0, [sp, #48]
  44486c:	mov	x0, x8
  444870:	ldr	w1, [sp, #116]
  444874:	ldr	x2, [sp, #104]
  444878:	ldr	w3, [sp, #100]
  44487c:	ldr	x4, [sp, #88]
  444880:	ldr	w5, [sp, #84]
  444884:	ldr	x6, [sp, #72]
  444888:	ldr	x7, [sp, #64]
  44488c:	mov	x8, sp
  444890:	ldr	x11, [sp, #56]
  444894:	str	x11, [x8]
  444898:	mov	x8, sp
  44489c:	ldr	x12, [sp, #48]
  4448a0:	str	x12, [x8, #8]
  4448a4:	bl	401ca0 <printf@plt>
  4448a8:	ldr	x8, [sp, #896]
  4448ac:	ldr	w9, [x8]
  4448b0:	mov	w10, #0xa0                  	// #160
  4448b4:	mov	w13, #0x50                  	// #80
  4448b8:	cmp	w9, #0x0
  4448bc:	csel	w9, w13, w10, ne  // ne = any
  4448c0:	subs	w9, w9, #0x11
  4448c4:	ldr	w10, [sp, #964]
  4448c8:	mov	w13, #0x6                   	// #6
  4448cc:	mul	w10, w10, w13
  4448d0:	subs	w9, w9, w10
  4448d4:	subs	w9, w9, #0x1
  4448d8:	str	w9, [sp, #960]
  4448dc:	str	xzr, [sp, #976]
  4448e0:	ldr	x8, [sp, #976]
  4448e4:	ldr	x9, [sp, #984]
  4448e8:	cmp	x8, x9
  4448ec:	b.cs	444a44 <ferror@plt+0x42d14>  // b.hs, b.nlast
  4448f0:	ldr	x8, [sp, #952]
  4448f4:	ldr	x9, [sp, #976]
  4448f8:	mov	x10, #0x18                  	// #24
  4448fc:	mul	x9, x10, x9
  444900:	add	x8, x8, x9
  444904:	ldr	x0, [x8, #8]
  444908:	bl	408f00 <ferror@plt+0x71d0>
  44490c:	str	x0, [sp, #944]
  444910:	ldr	x0, [sp, #968]
  444914:	ldur	x1, [x29, #-104]
  444918:	ldr	x2, [sp, #1016]
  44491c:	bl	447b10 <ferror@plt+0x45de0>
  444920:	str	x0, [sp, #1016]
  444924:	adrp	x0, 485000 <warn@@Base+0x13d44>
  444928:	add	x0, x0, #0x4d4
  44492c:	bl	401ca0 <printf@plt>
  444930:	ldr	x8, [sp, #944]
  444934:	ldr	x9, [sp, #840]
  444938:	ldr	x10, [x9]
  44493c:	cmp	x8, x10
  444940:	b.cc	44495c <ferror@plt+0x42c2c>  // b.lo, b.ul, b.last
  444944:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  444948:	add	x0, x0, #0xd00
  44494c:	bl	401cf0 <gettext@plt>
  444950:	ldr	x1, [sp, #944]
  444954:	bl	401ca0 <printf@plt>
  444958:	b	444a2c <ferror@plt+0x42cfc>
  44495c:	ldr	x8, [sp, #904]
  444960:	ldr	x9, [x8]
  444964:	ldr	x10, [sp, #944]
  444968:	mov	x11, #0x20                  	// #32
  44496c:	mul	x10, x11, x10
  444970:	add	x9, x9, x10
  444974:	str	x9, [sp, #936]
  444978:	ldr	x9, [sp, #936]
  44497c:	ldr	x0, [x9]
  444980:	mov	w1, #0x6                   	// #6
  444984:	bl	40b080 <ferror@plt+0x9350>
  444988:	ldur	x8, [x29, #-16]
  44498c:	ldr	x9, [sp, #936]
  444990:	ldrb	w12, [x9, #24]
  444994:	and	w1, w12, #0xf
  444998:	mov	x0, x8
  44499c:	bl	408f44 <ferror@plt+0x7214>
  4449a0:	ldur	x8, [x29, #-16]
  4449a4:	ldr	x9, [sp, #936]
  4449a8:	ldr	w1, [x9, #28]
  4449ac:	str	x0, [sp, #40]
  4449b0:	mov	x0, x8
  4449b4:	bl	438dc4 <ferror@plt+0x37094>
  4449b8:	adrp	x8, 49b000 <warn@@Base+0x29d44>
  4449bc:	add	x8, x8, #0xc39
  4449c0:	str	x0, [sp, #32]
  4449c4:	mov	x0, x8
  4449c8:	ldr	x1, [sp, #40]
  4449cc:	ldr	x2, [sp, #32]
  4449d0:	bl	401ca0 <printf@plt>
  4449d4:	ldr	x8, [sp, #832]
  4449d8:	ldr	x9, [x8]
  4449dc:	cbz	x9, 444a18 <ferror@plt+0x42ce8>
  4449e0:	ldr	x8, [sp, #936]
  4449e4:	ldr	x8, [x8, #16]
  4449e8:	ldr	x9, [sp, #824]
  4449ec:	ldr	x10, [x9]
  4449f0:	cmp	x8, x10
  4449f4:	b.cs	444a18 <ferror@plt+0x42ce8>  // b.hs, b.nlast
  4449f8:	ldr	w0, [sp, #960]
  4449fc:	ldr	x8, [sp, #832]
  444a00:	ldr	x9, [x8]
  444a04:	ldr	x10, [sp, #936]
  444a08:	ldr	x10, [x10, #16]
  444a0c:	add	x1, x9, x10
  444a10:	bl	41a680 <ferror@plt+0x18950>
  444a14:	b	444a2c <ferror@plt+0x42cfc>
  444a18:	ldr	x0, [sp, #816]
  444a1c:	bl	401cf0 <gettext@plt>
  444a20:	ldr	x8, [sp, #936]
  444a24:	ldr	x1, [x8, #16]
  444a28:	bl	401ca0 <printf@plt>
  444a2c:	ldr	x0, [sp, #856]
  444a30:	bl	401ca0 <printf@plt>
  444a34:	ldr	x8, [sp, #976]
  444a38:	add	x8, x8, #0x1
  444a3c:	str	x8, [sp, #976]
  444a40:	b	4448e0 <ferror@plt+0x42bb0>
  444a44:	ldr	x0, [sp, #856]
  444a48:	bl	401ca0 <printf@plt>
  444a4c:	ldr	x8, [sp, #968]
  444a50:	cbz	x8, 444a5c <ferror@plt+0x42d2c>
  444a54:	ldr	x0, [sp, #968]
  444a58:	bl	401bd0 <free@plt>
  444a5c:	ldr	x0, [sp, #952]
  444a60:	bl	401bd0 <free@plt>
  444a64:	ldur	w8, [x29, #-140]
  444a68:	stur	w8, [x29, #-4]
  444a6c:	ldur	w0, [x29, #-4]
  444a70:	add	sp, sp, #0x6f0
  444a74:	ldp	x20, x19, [sp, #48]
  444a78:	ldp	x22, x21, [sp, #32]
  444a7c:	ldr	x28, [sp, #16]
  444a80:	ldp	x29, x30, [sp], #64
  444a84:	ret
  444a88:	sub	sp, sp, #0xb0
  444a8c:	stp	x29, x30, [sp, #160]
  444a90:	add	x29, sp, #0xa0
  444a94:	adrp	x8, 486000 <warn@@Base+0x14d44>
  444a98:	add	x8, x8, #0xb76
  444a9c:	adrp	x9, 49a000 <warn@@Base+0x28d44>
  444aa0:	add	x9, x9, #0xd76
  444aa4:	stur	x0, [x29, #-8]
  444aa8:	stur	x1, [x29, #-16]
  444aac:	str	x8, [sp, #40]
  444ab0:	str	x9, [sp, #32]
  444ab4:	ldur	x0, [x29, #-8]
  444ab8:	ldur	x1, [x29, #-16]
  444abc:	mov	w8, wzr
  444ac0:	mov	w2, w8
  444ac4:	sub	x3, x29, #0x24
  444ac8:	sub	x4, x29, #0x28
  444acc:	bl	44a2a0 <ferror@plt+0x48570>
  444ad0:	stur	x0, [x29, #-32]
  444ad4:	ldur	w8, [x29, #-36]
  444ad8:	mov	w9, w8
  444adc:	ldur	x10, [x29, #-8]
  444ae0:	add	x9, x10, x9
  444ae4:	stur	x9, [x29, #-8]
  444ae8:	ldur	x9, [x29, #-32]
  444aec:	stur	w9, [x29, #-24]
  444af0:	ldur	w8, [x29, #-24]
  444af4:	mov	w10, w8
  444af8:	ldur	x11, [x29, #-32]
  444afc:	cmp	x10, x11
  444b00:	b.eq	444b10 <ferror@plt+0x42de0>  // b.none
  444b04:	ldur	w8, [x29, #-40]
  444b08:	orr	w8, w8, #0x2
  444b0c:	stur	w8, [x29, #-40]
  444b10:	ldur	w0, [x29, #-40]
  444b14:	bl	4467c8 <ferror@plt+0x44a98>
  444b18:	ldur	w8, [x29, #-24]
  444b1c:	cmp	w8, #0x4
  444b20:	str	w8, [sp, #28]
  444b24:	b.eq	444b4c <ferror@plt+0x42e1c>  // b.none
  444b28:	b	444b2c <ferror@plt+0x42dfc>
  444b2c:	ldr	w8, [sp, #28]
  444b30:	cmp	w8, #0x6
  444b34:	b.eq	444c34 <ferror@plt+0x42f04>  // b.none
  444b38:	b	444b3c <ferror@plt+0x42e0c>
  444b3c:	ldr	w8, [sp, #28]
  444b40:	cmp	w8, #0x8
  444b44:	b.eq	444d1c <ferror@plt+0x42fec>  // b.none
  444b48:	b	444e1c <ferror@plt+0x430ec>
  444b4c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444b50:	add	x0, x0, #0x17b
  444b54:	bl	401ca0 <printf@plt>
  444b58:	ldur	x0, [x29, #-8]
  444b5c:	ldur	x1, [x29, #-16]
  444b60:	mov	w8, wzr
  444b64:	mov	w2, w8
  444b68:	sub	x3, x29, #0x34
  444b6c:	sub	x4, x29, #0x38
  444b70:	bl	44a2a0 <ferror@plt+0x48570>
  444b74:	stur	x0, [x29, #-48]
  444b78:	ldur	w8, [x29, #-52]
  444b7c:	mov	w9, w8
  444b80:	ldur	x10, [x29, #-8]
  444b84:	add	x9, x10, x9
  444b88:	stur	x9, [x29, #-8]
  444b8c:	ldur	x9, [x29, #-48]
  444b90:	stur	w9, [x29, #-20]
  444b94:	ldur	w8, [x29, #-20]
  444b98:	mov	w10, w8
  444b9c:	ldur	x11, [x29, #-48]
  444ba0:	cmp	x10, x11
  444ba4:	b.eq	444bb4 <ferror@plt+0x42e84>  // b.none
  444ba8:	ldur	w8, [x29, #-56]
  444bac:	orr	w8, w8, #0x2
  444bb0:	stur	w8, [x29, #-56]
  444bb4:	ldur	w0, [x29, #-56]
  444bb8:	bl	4467c8 <ferror@plt+0x44a98>
  444bbc:	ldur	w8, [x29, #-20]
  444bc0:	str	w8, [sp, #24]
  444bc4:	cbz	w8, 444bec <ferror@plt+0x42ebc>
  444bc8:	b	444bcc <ferror@plt+0x42e9c>
  444bcc:	ldr	w8, [sp, #24]
  444bd0:	cmp	w8, #0x1
  444bd4:	b.eq	444bfc <ferror@plt+0x42ecc>  // b.none
  444bd8:	b	444bdc <ferror@plt+0x42eac>
  444bdc:	ldr	w8, [sp, #24]
  444be0:	cmp	w8, #0x2
  444be4:	b.eq	444c10 <ferror@plt+0x42ee0>  // b.none
  444be8:	b	444c24 <ferror@plt+0x42ef4>
  444bec:	ldr	x0, [sp, #40]
  444bf0:	bl	401cf0 <gettext@plt>
  444bf4:	bl	401ca0 <printf@plt>
  444bf8:	b	444c30 <ferror@plt+0x42f00>
  444bfc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444c00:	add	x0, x0, #0x187
  444c04:	bl	401cf0 <gettext@plt>
  444c08:	bl	401ca0 <printf@plt>
  444c0c:	b	444c30 <ferror@plt+0x42f00>
  444c10:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444c14:	add	x0, x0, #0x18f
  444c18:	bl	401cf0 <gettext@plt>
  444c1c:	bl	401ca0 <printf@plt>
  444c20:	b	444c30 <ferror@plt+0x42f00>
  444c24:	ldur	w1, [x29, #-20]
  444c28:	ldr	x0, [sp, #32]
  444c2c:	bl	401ca0 <printf@plt>
  444c30:	b	444f44 <ferror@plt+0x43214>
  444c34:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444c38:	add	x0, x0, #0x198
  444c3c:	bl	401ca0 <printf@plt>
  444c40:	ldur	x0, [x29, #-8]
  444c44:	ldur	x1, [x29, #-16]
  444c48:	mov	w8, wzr
  444c4c:	mov	w2, w8
  444c50:	sub	x3, x29, #0x44
  444c54:	sub	x4, x29, #0x48
  444c58:	bl	44a2a0 <ferror@plt+0x48570>
  444c5c:	stur	x0, [x29, #-64]
  444c60:	ldur	w8, [x29, #-68]
  444c64:	mov	w9, w8
  444c68:	ldur	x10, [x29, #-8]
  444c6c:	add	x9, x10, x9
  444c70:	stur	x9, [x29, #-8]
  444c74:	ldur	x9, [x29, #-64]
  444c78:	stur	w9, [x29, #-20]
  444c7c:	ldur	w8, [x29, #-20]
  444c80:	mov	w10, w8
  444c84:	ldur	x11, [x29, #-64]
  444c88:	cmp	x10, x11
  444c8c:	b.eq	444c9c <ferror@plt+0x42f6c>  // b.none
  444c90:	ldur	w8, [x29, #-72]
  444c94:	orr	w8, w8, #0x2
  444c98:	stur	w8, [x29, #-72]
  444c9c:	ldur	w0, [x29, #-72]
  444ca0:	bl	4467c8 <ferror@plt+0x44a98>
  444ca4:	ldur	w8, [x29, #-20]
  444ca8:	str	w8, [sp, #20]
  444cac:	cbz	w8, 444cd4 <ferror@plt+0x42fa4>
  444cb0:	b	444cb4 <ferror@plt+0x42f84>
  444cb4:	ldr	w8, [sp, #20]
  444cb8:	cmp	w8, #0x1
  444cbc:	b.eq	444ce4 <ferror@plt+0x42fb4>  // b.none
  444cc0:	b	444cc4 <ferror@plt+0x42f94>
  444cc4:	ldr	w8, [sp, #20]
  444cc8:	cmp	w8, #0x2
  444ccc:	b.eq	444cf8 <ferror@plt+0x42fc8>  // b.none
  444cd0:	b	444d0c <ferror@plt+0x42fdc>
  444cd4:	ldr	x0, [sp, #40]
  444cd8:	bl	401cf0 <gettext@plt>
  444cdc:	bl	401ca0 <printf@plt>
  444ce0:	b	444d18 <ferror@plt+0x42fe8>
  444ce4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444ce8:	add	x0, x0, #0x1ab
  444cec:	bl	401cf0 <gettext@plt>
  444cf0:	bl	401ca0 <printf@plt>
  444cf4:	b	444d18 <ferror@plt+0x42fe8>
  444cf8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444cfc:	add	x0, x0, #0x1d0
  444d00:	bl	401cf0 <gettext@plt>
  444d04:	bl	401ca0 <printf@plt>
  444d08:	b	444d18 <ferror@plt+0x42fe8>
  444d0c:	ldur	w1, [x29, #-20]
  444d10:	ldr	x0, [sp, #32]
  444d14:	bl	401ca0 <printf@plt>
  444d18:	b	444f44 <ferror@plt+0x43214>
  444d1c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444d20:	add	x0, x0, #0x1b2
  444d24:	bl	401ca0 <printf@plt>
  444d28:	ldur	x0, [x29, #-8]
  444d2c:	ldur	x1, [x29, #-16]
  444d30:	mov	w8, wzr
  444d34:	mov	w2, w8
  444d38:	add	x3, sp, #0x4c
  444d3c:	add	x4, sp, #0x48
  444d40:	bl	44a2a0 <ferror@plt+0x48570>
  444d44:	str	x0, [sp, #80]
  444d48:	ldr	w8, [sp, #76]
  444d4c:	mov	w9, w8
  444d50:	ldur	x10, [x29, #-8]
  444d54:	add	x9, x10, x9
  444d58:	stur	x9, [x29, #-8]
  444d5c:	ldr	x9, [sp, #80]
  444d60:	stur	w9, [x29, #-20]
  444d64:	ldur	w8, [x29, #-20]
  444d68:	mov	w10, w8
  444d6c:	ldr	x11, [sp, #80]
  444d70:	cmp	x10, x11
  444d74:	b.eq	444d84 <ferror@plt+0x43054>  // b.none
  444d78:	ldr	w8, [sp, #72]
  444d7c:	orr	w8, w8, #0x2
  444d80:	str	w8, [sp, #72]
  444d84:	ldr	w0, [sp, #72]
  444d88:	bl	4467c8 <ferror@plt+0x44a98>
  444d8c:	ldur	w8, [x29, #-20]
  444d90:	subs	w8, w8, #0x0
  444d94:	mov	w9, w8
  444d98:	ubfx	x9, x9, #0, #32
  444d9c:	cmp	x9, #0x3
  444da0:	str	x9, [sp, #8]
  444da4:	b.hi	444e0c <ferror@plt+0x430dc>  // b.pmore
  444da8:	adrp	x8, 480000 <warn@@Base+0xed44>
  444dac:	add	x8, x8, #0x458
  444db0:	ldr	x11, [sp, #8]
  444db4:	ldrsw	x10, [x8, x11, lsl #2]
  444db8:	add	x9, x8, x10
  444dbc:	br	x9
  444dc0:	ldr	x0, [sp, #40]
  444dc4:	bl	401cf0 <gettext@plt>
  444dc8:	bl	401ca0 <printf@plt>
  444dcc:	b	444e18 <ferror@plt+0x430e8>
  444dd0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444dd4:	add	x0, x0, #0x1ab
  444dd8:	bl	401cf0 <gettext@plt>
  444ddc:	bl	401ca0 <printf@plt>
  444de0:	b	444e18 <ferror@plt+0x430e8>
  444de4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444de8:	add	x0, x0, #0x1d0
  444dec:	bl	401cf0 <gettext@plt>
  444df0:	bl	401ca0 <printf@plt>
  444df4:	b	444e18 <ferror@plt+0x430e8>
  444df8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444dfc:	add	x0, x0, #0x1c5
  444e00:	bl	401cf0 <gettext@plt>
  444e04:	bl	401ca0 <printf@plt>
  444e08:	b	444e18 <ferror@plt+0x430e8>
  444e0c:	ldur	w1, [x29, #-20]
  444e10:	ldr	x0, [sp, #32]
  444e14:	bl	401ca0 <printf@plt>
  444e18:	b	444f44 <ferror@plt+0x43214>
  444e1c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444e20:	add	x0, x0, #0x1d7
  444e24:	bl	401cf0 <gettext@plt>
  444e28:	ldur	w1, [x29, #-24]
  444e2c:	bl	401ca0 <printf@plt>
  444e30:	ldur	w8, [x29, #-24]
  444e34:	and	w8, w8, #0x1
  444e38:	cbz	w8, 444ecc <ferror@plt+0x4319c>
  444e3c:	mov	w0, #0x22                  	// #34
  444e40:	bl	401cd0 <putchar@plt>
  444e44:	ldur	x8, [x29, #-8]
  444e48:	ldur	x9, [x29, #-16]
  444e4c:	mov	x10, #0xffffffffffffffff    	// #-1
  444e50:	add	x9, x9, x10
  444e54:	cmp	x8, x9
  444e58:	b.cs	444ea4 <ferror@plt+0x43174>  // b.hs, b.nlast
  444e5c:	ldur	x8, [x29, #-16]
  444e60:	ldur	x9, [x29, #-8]
  444e64:	subs	x8, x8, x9
  444e68:	subs	x8, x8, #0x1
  444e6c:	str	x8, [sp, #64]
  444e70:	ldr	x8, [sp, #64]
  444e74:	ldur	x1, [x29, #-8]
  444e78:	mov	w0, w8
  444e7c:	bl	41a680 <ferror@plt+0x18950>
  444e80:	ldur	x9, [x29, #-8]
  444e84:	ldr	x1, [sp, #64]
  444e88:	mov	x0, x9
  444e8c:	bl	401940 <strnlen@plt>
  444e90:	add	x9, x0, #0x1
  444e94:	ldur	x10, [x29, #-8]
  444e98:	add	x9, x10, x9
  444e9c:	stur	x9, [x29, #-8]
  444ea0:	b	444ebc <ferror@plt+0x4318c>
  444ea4:	adrp	x0, 480000 <warn@@Base+0xed44>
  444ea8:	add	x0, x0, #0xaac
  444eac:	bl	401cf0 <gettext@plt>
  444eb0:	bl	401ca0 <printf@plt>
  444eb4:	ldur	x8, [x29, #-16]
  444eb8:	stur	x8, [x29, #-8]
  444ebc:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  444ec0:	add	x0, x0, #0x885
  444ec4:	bl	401ca0 <printf@plt>
  444ec8:	b	444f44 <ferror@plt+0x43214>
  444ecc:	ldur	x0, [x29, #-8]
  444ed0:	ldur	x1, [x29, #-16]
  444ed4:	mov	w8, wzr
  444ed8:	mov	w2, w8
  444edc:	add	x3, sp, #0x34
  444ee0:	add	x4, sp, #0x30
  444ee4:	bl	44a2a0 <ferror@plt+0x48570>
  444ee8:	str	x0, [sp, #56]
  444eec:	ldr	w8, [sp, #52]
  444ef0:	mov	w9, w8
  444ef4:	ldur	x10, [x29, #-8]
  444ef8:	add	x9, x10, x9
  444efc:	stur	x9, [x29, #-8]
  444f00:	ldr	x9, [sp, #56]
  444f04:	stur	w9, [x29, #-20]
  444f08:	ldur	w8, [x29, #-20]
  444f0c:	mov	w10, w8
  444f10:	ldr	x11, [sp, #56]
  444f14:	cmp	x10, x11
  444f18:	b.eq	444f28 <ferror@plt+0x431f8>  // b.none
  444f1c:	ldr	w8, [sp, #48]
  444f20:	orr	w8, w8, #0x2
  444f24:	str	w8, [sp, #48]
  444f28:	ldr	w0, [sp, #48]
  444f2c:	bl	4467c8 <ferror@plt+0x44a98>
  444f30:	ldur	w1, [x29, #-20]
  444f34:	ldur	w2, [x29, #-20]
  444f38:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444f3c:	add	x0, x0, #0x1ec
  444f40:	bl	401ca0 <printf@plt>
  444f44:	ldur	x8, [x29, #-8]
  444f48:	ldur	x9, [x29, #-16]
  444f4c:	cmp	x8, x9
  444f50:	b.hi	444f58 <ferror@plt+0x43228>  // b.pmore
  444f54:	b	444f78 <ferror@plt+0x43248>
  444f58:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  444f5c:	add	x0, x0, #0xa49
  444f60:	adrp	x1, 482000 <warn@@Base+0x10d44>
  444f64:	add	x1, x1, #0x43f
  444f68:	mov	w2, #0x3de3                	// #15843
  444f6c:	adrp	x3, 49c000 <warn@@Base+0x2ad44>
  444f70:	add	x3, x3, #0x1f7
  444f74:	bl	401cb0 <__assert_fail@plt>
  444f78:	ldur	x0, [x29, #-8]
  444f7c:	ldp	x29, x30, [sp, #160]
  444f80:	add	sp, sp, #0xb0
  444f84:	ret
  444f88:	sub	sp, sp, #0x50
  444f8c:	stp	x29, x30, [sp, #64]
  444f90:	add	x29, sp, #0x40
  444f94:	stur	x0, [x29, #-16]
  444f98:	stur	w1, [x29, #-20]
  444f9c:	str	x2, [sp, #32]
  444fa0:	ldur	w8, [x29, #-20]
  444fa4:	cmp	w8, #0x4
  444fa8:	b.ne	44508c <ferror@plt+0x4335c>  // b.any
  444fac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  444fb0:	add	x0, x0, #0x24d
  444fb4:	bl	401ca0 <printf@plt>
  444fb8:	ldur	x0, [x29, #-16]
  444fbc:	ldr	x1, [sp, #32]
  444fc0:	mov	w8, wzr
  444fc4:	mov	w2, w8
  444fc8:	add	x3, sp, #0xc
  444fcc:	add	x4, sp, #0x8
  444fd0:	bl	44a2a0 <ferror@plt+0x48570>
  444fd4:	str	x0, [sp, #16]
  444fd8:	ldr	w8, [sp, #12]
  444fdc:	mov	w9, w8
  444fe0:	ldur	x10, [x29, #-16]
  444fe4:	add	x9, x10, x9
  444fe8:	stur	x9, [x29, #-16]
  444fec:	ldr	x9, [sp, #16]
  444ff0:	str	w9, [sp, #28]
  444ff4:	ldr	w8, [sp, #28]
  444ff8:	mov	w10, w8
  444ffc:	ldr	x11, [sp, #16]
  445000:	cmp	x10, x11
  445004:	b.eq	445014 <ferror@plt+0x432e4>  // b.none
  445008:	ldr	w8, [sp, #8]
  44500c:	orr	w8, w8, #0x2
  445010:	str	w8, [sp, #8]
  445014:	ldr	w0, [sp, #8]
  445018:	bl	4467c8 <ferror@plt+0x44a98>
  44501c:	ldr	w8, [sp, #28]
  445020:	cmp	w8, #0x1
  445024:	str	w8, [sp, #4]
  445028:	b.eq	44505c <ferror@plt+0x4332c>  // b.none
  44502c:	b	445030 <ferror@plt+0x43300>
  445030:	ldr	w8, [sp, #4]
  445034:	cmp	w8, #0x2
  445038:	cset	w9, eq  // eq = none
  44503c:	eor	w9, w9, #0x1
  445040:	tbnz	w9, #0, 445070 <ferror@plt+0x43340>
  445044:	b	445048 <ferror@plt+0x43318>
  445048:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44504c:	add	x0, x0, #0x26c
  445050:	bl	401cf0 <gettext@plt>
  445054:	bl	401ca0 <printf@plt>
  445058:	b	445080 <ferror@plt+0x43350>
  44505c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445060:	add	x0, x0, #0x278
  445064:	bl	401cf0 <gettext@plt>
  445068:	bl	401ca0 <printf@plt>
  44506c:	b	445080 <ferror@plt+0x43350>
  445070:	ldr	w1, [sp, #28]
  445074:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445078:	add	x0, x0, #0x28b
  44507c:	bl	401ca0 <printf@plt>
  445080:	ldur	x8, [x29, #-16]
  445084:	stur	x8, [x29, #-8]
  445088:	b	4450a4 <ferror@plt+0x43374>
  44508c:	ldur	w8, [x29, #-20]
  445090:	and	w0, w8, #0x1
  445094:	ldur	x1, [x29, #-16]
  445098:	ldr	x2, [sp, #32]
  44509c:	bl	446c04 <ferror@plt+0x44ed4>
  4450a0:	stur	x0, [x29, #-8]
  4450a4:	ldur	x0, [x29, #-8]
  4450a8:	ldp	x29, x30, [sp, #64]
  4450ac:	add	sp, sp, #0x50
  4450b0:	ret
  4450b4:	sub	sp, sp, #0x90
  4450b8:	stp	x29, x30, [sp, #128]
  4450bc:	add	x29, sp, #0x80
  4450c0:	mov	x8, xzr
  4450c4:	stur	x0, [x29, #-16]
  4450c8:	stur	x1, [x29, #-24]
  4450cc:	stur	x8, [x29, #-40]
  4450d0:	ldur	x0, [x29, #-16]
  4450d4:	ldur	x1, [x29, #-24]
  4450d8:	mov	w8, wzr
  4450dc:	mov	w2, w8
  4450e0:	sub	x3, x29, #0x3c
  4450e4:	add	x4, sp, #0x40
  4450e8:	bl	44a2a0 <ferror@plt+0x48570>
  4450ec:	stur	x0, [x29, #-56]
  4450f0:	ldur	w8, [x29, #-60]
  4450f4:	mov	w9, w8
  4450f8:	ldur	x10, [x29, #-16]
  4450fc:	add	x9, x10, x9
  445100:	stur	x9, [x29, #-16]
  445104:	ldur	x9, [x29, #-56]
  445108:	stur	w9, [x29, #-32]
  44510c:	ldur	w8, [x29, #-32]
  445110:	mov	w10, w8
  445114:	ldur	x11, [x29, #-56]
  445118:	cmp	x10, x11
  44511c:	b.eq	44512c <ferror@plt+0x433fc>  // b.none
  445120:	ldr	w8, [sp, #64]
  445124:	orr	w8, w8, #0x2
  445128:	str	w8, [sp, #64]
  44512c:	ldr	w0, [sp, #64]
  445130:	bl	4467c8 <ferror@plt+0x44a98>
  445134:	stur	wzr, [x29, #-44]
  445138:	ldur	w8, [x29, #-44]
  44513c:	mov	w9, w8
  445140:	cmp	x9, #0x6
  445144:	b.cs	4451a8 <ferror@plt+0x43478>  // b.hs, b.nlast
  445148:	ldur	w8, [x29, #-44]
  44514c:	mov	w9, w8
  445150:	mov	x10, #0x10                  	// #16
  445154:	mul	x9, x10, x9
  445158:	adrp	x10, 4bc000 <warn@@Base+0x4ad44>
  44515c:	add	x10, x10, #0x390
  445160:	add	x9, x10, x9
  445164:	ldr	w8, [x9, #8]
  445168:	ldur	w11, [x29, #-32]
  44516c:	cmp	w8, w11
  445170:	b.ne	445198 <ferror@plt+0x43468>  // b.any
  445174:	ldur	w8, [x29, #-44]
  445178:	mov	w9, w8
  44517c:	mov	x10, #0x10                  	// #16
  445180:	mul	x9, x10, x9
  445184:	adrp	x10, 4bc000 <warn@@Base+0x4ad44>
  445188:	add	x10, x10, #0x390
  44518c:	add	x9, x10, x9
  445190:	stur	x9, [x29, #-40]
  445194:	b	4451a8 <ferror@plt+0x43478>
  445198:	ldur	w8, [x29, #-44]
  44519c:	add	w8, w8, #0x1
  4451a0:	stur	w8, [x29, #-44]
  4451a4:	b	445138 <ferror@plt+0x43408>
  4451a8:	ldur	x8, [x29, #-40]
  4451ac:	cbz	x8, 4451c8 <ferror@plt+0x43498>
  4451b0:	ldur	x8, [x29, #-40]
  4451b4:	ldr	x1, [x8]
  4451b8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4451bc:	add	x0, x0, #0x523
  4451c0:	bl	401ca0 <printf@plt>
  4451c4:	b	4451e0 <ferror@plt+0x434b0>
  4451c8:	ldur	w0, [x29, #-32]
  4451cc:	ldur	x1, [x29, #-16]
  4451d0:	ldur	x2, [x29, #-24]
  4451d4:	bl	446c04 <ferror@plt+0x44ed4>
  4451d8:	stur	x0, [x29, #-8]
  4451dc:	b	4453f0 <ferror@plt+0x436c0>
  4451e0:	ldur	w8, [x29, #-32]
  4451e4:	subs	w8, w8, #0x4
  4451e8:	mov	w9, w8
  4451ec:	ubfx	x9, x9, #0, #32
  4451f0:	cmp	x9, #0x8
  4451f4:	str	x9, [sp, #8]
  4451f8:	b.hi	4453d0 <ferror@plt+0x436a0>  // b.pmore
  4451fc:	adrp	x8, 480000 <warn@@Base+0xed44>
  445200:	add	x8, x8, #0x468
  445204:	ldr	x11, [sp, #8]
  445208:	ldrsw	x10, [x8, x11, lsl #2]
  44520c:	add	x9, x8, x10
  445210:	br	x9
  445214:	ldur	x0, [x29, #-16]
  445218:	ldur	x1, [x29, #-24]
  44521c:	mov	w8, wzr
  445220:	mov	w2, w8
  445224:	add	x3, sp, #0x34
  445228:	add	x4, sp, #0x30
  44522c:	bl	44a2a0 <ferror@plt+0x48570>
  445230:	str	x0, [sp, #56]
  445234:	ldr	w8, [sp, #52]
  445238:	mov	w9, w8
  44523c:	ldur	x10, [x29, #-16]
  445240:	add	x9, x10, x9
  445244:	stur	x9, [x29, #-16]
  445248:	ldr	x9, [sp, #56]
  44524c:	stur	w9, [x29, #-28]
  445250:	ldur	w8, [x29, #-28]
  445254:	mov	w10, w8
  445258:	ldr	x11, [sp, #56]
  44525c:	cmp	x10, x11
  445260:	b.eq	445270 <ferror@plt+0x43540>  // b.none
  445264:	ldr	w8, [sp, #48]
  445268:	orr	w8, w8, #0x2
  44526c:	str	w8, [sp, #48]
  445270:	ldr	w0, [sp, #48]
  445274:	bl	4467c8 <ferror@plt+0x44a98>
  445278:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44527c:	add	x0, x0, #0x35f
  445280:	bl	401cf0 <gettext@plt>
  445284:	ldur	w1, [x29, #-28]
  445288:	bl	401ca0 <printf@plt>
  44528c:	b	4453e8 <ferror@plt+0x436b8>
  445290:	ldur	x0, [x29, #-16]
  445294:	ldur	x1, [x29, #-24]
  445298:	mov	w8, wzr
  44529c:	mov	w2, w8
  4452a0:	add	x3, sp, #0x24
  4452a4:	add	x4, sp, #0x20
  4452a8:	bl	44a2a0 <ferror@plt+0x48570>
  4452ac:	str	x0, [sp, #40]
  4452b0:	ldr	w8, [sp, #36]
  4452b4:	mov	w9, w8
  4452b8:	ldur	x10, [x29, #-16]
  4452bc:	add	x9, x10, x9
  4452c0:	stur	x9, [x29, #-16]
  4452c4:	ldr	x9, [sp, #40]
  4452c8:	stur	w9, [x29, #-28]
  4452cc:	ldur	w8, [x29, #-28]
  4452d0:	mov	w10, w8
  4452d4:	ldr	x11, [sp, #40]
  4452d8:	cmp	x10, x11
  4452dc:	b.eq	4452ec <ferror@plt+0x435bc>  // b.none
  4452e0:	ldr	w8, [sp, #32]
  4452e4:	orr	w8, w8, #0x2
  4452e8:	str	w8, [sp, #32]
  4452ec:	ldr	w0, [sp, #32]
  4452f0:	bl	4467c8 <ferror@plt+0x44a98>
  4452f4:	ldur	w8, [x29, #-28]
  4452f8:	str	w8, [sp, #4]
  4452fc:	cbz	w8, 445314 <ferror@plt+0x435e4>
  445300:	b	445304 <ferror@plt+0x435d4>
  445304:	ldr	w8, [sp, #4]
  445308:	cmp	w8, #0x1
  44530c:	b.eq	445328 <ferror@plt+0x435f8>  // b.none
  445310:	b	445338 <ferror@plt+0x43608>
  445314:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445318:	add	x0, x0, #0x295
  44531c:	bl	401cf0 <gettext@plt>
  445320:	bl	401ca0 <printf@plt>
  445324:	b	445338 <ferror@plt+0x43608>
  445328:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44532c:	add	x0, x0, #0x2aa
  445330:	bl	401cf0 <gettext@plt>
  445334:	bl	401ca0 <printf@plt>
  445338:	b	4453e8 <ferror@plt+0x436b8>
  44533c:	ldur	x0, [x29, #-16]
  445340:	ldur	x1, [x29, #-24]
  445344:	mov	w8, wzr
  445348:	mov	w2, w8
  44534c:	add	x3, sp, #0x14
  445350:	add	x4, sp, #0x10
  445354:	bl	44a2a0 <ferror@plt+0x48570>
  445358:	str	x0, [sp, #24]
  44535c:	ldr	w8, [sp, #20]
  445360:	mov	w9, w8
  445364:	ldur	x10, [x29, #-16]
  445368:	add	x9, x10, x9
  44536c:	stur	x9, [x29, #-16]
  445370:	ldr	x9, [sp, #24]
  445374:	stur	w9, [x29, #-28]
  445378:	ldur	w8, [x29, #-28]
  44537c:	mov	w10, w8
  445380:	ldr	x11, [sp, #24]
  445384:	cmp	x10, x11
  445388:	b.eq	445398 <ferror@plt+0x43668>  // b.none
  44538c:	ldr	w8, [sp, #16]
  445390:	orr	w8, w8, #0x2
  445394:	str	w8, [sp, #16]
  445398:	ldr	w0, [sp, #16]
  44539c:	bl	4467c8 <ferror@plt+0x44a98>
  4453a0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4453a4:	add	x0, x0, #0x2bc
  4453a8:	bl	401cf0 <gettext@plt>
  4453ac:	ldur	w1, [x29, #-28]
  4453b0:	bl	401ca0 <printf@plt>
  4453b4:	b	4453e8 <ferror@plt+0x436b8>
  4453b8:	ldur	x1, [x29, #-16]
  4453bc:	ldur	x2, [x29, #-24]
  4453c0:	mov	w0, #0xffffffff            	// #-1
  4453c4:	bl	446c04 <ferror@plt+0x44ed4>
  4453c8:	stur	x0, [x29, #-16]
  4453cc:	b	4453e8 <ferror@plt+0x436b8>
  4453d0:	ldur	w0, [x29, #-32]
  4453d4:	ldur	x1, [x29, #-16]
  4453d8:	ldur	x2, [x29, #-24]
  4453dc:	bl	446c04 <ferror@plt+0x44ed4>
  4453e0:	stur	x0, [x29, #-8]
  4453e4:	b	4453f0 <ferror@plt+0x436c0>
  4453e8:	ldur	x8, [x29, #-16]
  4453ec:	stur	x8, [x29, #-8]
  4453f0:	ldur	x0, [x29, #-8]
  4453f4:	ldp	x29, x30, [sp, #128]
  4453f8:	add	sp, sp, #0x90
  4453fc:	ret
  445400:	sub	sp, sp, #0x60
  445404:	stp	x29, x30, [sp, #80]
  445408:	add	x29, sp, #0x50
  44540c:	mov	x8, xzr
  445410:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  445414:	add	x1, x1, #0x351
  445418:	stur	x0, [x29, #-16]
  44541c:	stur	x8, [x29, #-24]
  445420:	ldur	x0, [x29, #-16]
  445424:	bl	403cc0 <ferror@plt+0x1f90>
  445428:	stur	x0, [x29, #-24]
  44542c:	ldur	x8, [x29, #-24]
  445430:	cbz	x8, 445520 <ferror@plt+0x437f0>
  445434:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445438:	add	x0, x0, #0x360
  44543c:	bl	401ca0 <printf@plt>
  445440:	ldur	x1, [x29, #-16]
  445444:	ldur	x8, [x29, #-24]
  445448:	ldr	x2, [x8, #24]
  44544c:	ldur	x8, [x29, #-24]
  445450:	ldr	x4, [x8, #32]
  445454:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  445458:	add	x8, x8, #0x37b
  44545c:	mov	x0, x8
  445460:	str	x1, [sp, #40]
  445464:	str	x2, [sp, #32]
  445468:	str	x4, [sp, #24]
  44546c:	bl	401cf0 <gettext@plt>
  445470:	mov	x8, xzr
  445474:	str	x0, [sp, #16]
  445478:	mov	x0, x8
  44547c:	ldr	x1, [sp, #40]
  445480:	ldr	x2, [sp, #32]
  445484:	mov	x3, #0x1                   	// #1
  445488:	ldr	x4, [sp, #24]
  44548c:	ldr	x5, [sp, #16]
  445490:	bl	4020ec <ferror@plt+0x3bc>
  445494:	stur	x0, [x29, #-32]
  445498:	ldur	x8, [x29, #-32]
  44549c:	cbnz	x8, 4454a8 <ferror@plt+0x43778>
  4454a0:	stur	wzr, [x29, #-4]
  4454a4:	b	445528 <ferror@plt+0x437f8>
  4454a8:	ldur	x8, [x29, #-32]
  4454ac:	ldr	w9, [x8]
  4454b0:	and	w9, w9, #0x3
  4454b4:	subs	w9, w9, #0x0
  4454b8:	mov	w8, w9
  4454bc:	ubfx	x8, x8, #0, #32
  4454c0:	cmp	x8, #0x3
  4454c4:	str	x8, [sp, #8]
  4454c8:	b.hi	445520 <ferror@plt+0x437f0>  // b.pmore
  4454cc:	adrp	x8, 480000 <warn@@Base+0xed44>
  4454d0:	add	x8, x8, #0x48c
  4454d4:	ldr	x11, [sp, #8]
  4454d8:	ldrsw	x10, [x8, x11, lsl #2]
  4454dc:	add	x9, x8, x10
  4454e0:	br	x9
  4454e4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4454e8:	add	x0, x0, #0x393
  4454ec:	bl	401ca0 <printf@plt>
  4454f0:	b	445520 <ferror@plt+0x437f0>
  4454f4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4454f8:	add	x0, x0, #0x3aa
  4454fc:	bl	401ca0 <printf@plt>
  445500:	b	445520 <ferror@plt+0x437f0>
  445504:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445508:	add	x0, x0, #0x3bf
  44550c:	bl	401ca0 <printf@plt>
  445510:	b	445520 <ferror@plt+0x437f0>
  445514:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445518:	add	x0, x0, #0x3d5
  44551c:	bl	401ca0 <printf@plt>
  445520:	mov	w8, #0x1                   	// #1
  445524:	stur	w8, [x29, #-4]
  445528:	ldur	w0, [x29, #-4]
  44552c:	ldp	x29, x30, [sp, #80]
  445530:	add	sp, sp, #0x60
  445534:	ret
  445538:	sub	sp, sp, #0xa0
  44553c:	stp	x29, x30, [sp, #144]
  445540:	add	x29, sp, #0x90
  445544:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  445548:	add	x8, x8, #0x404
  44554c:	adrp	x9, 498000 <warn@@Base+0x26d44>
  445550:	add	x9, x9, #0x7e5
  445554:	stur	x0, [x29, #-16]
  445558:	stur	w1, [x29, #-20]
  44555c:	stur	x2, [x29, #-32]
  445560:	ldur	w10, [x29, #-20]
  445564:	cmp	w10, #0x4
  445568:	str	x8, [sp, #48]
  44556c:	str	x9, [sp, #40]
  445570:	b.ne	445738 <ferror@plt+0x43a08>  // b.any
  445574:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445578:	add	x0, x0, #0x3eb
  44557c:	bl	401ca0 <printf@plt>
  445580:	ldur	x8, [x29, #-16]
  445584:	ldur	x9, [x29, #-32]
  445588:	cmp	x8, x9
  44558c:	b.ne	4455a8 <ferror@plt+0x43878>  // b.any
  445590:	ldr	x0, [sp, #40]
  445594:	bl	401cf0 <gettext@plt>
  445598:	bl	401ca0 <printf@plt>
  44559c:	ldur	x8, [x29, #-16]
  4455a0:	stur	x8, [x29, #-8]
  4455a4:	b	4459d8 <ferror@plt+0x43ca8>
  4455a8:	ldur	x0, [x29, #-16]
  4455ac:	ldur	x1, [x29, #-32]
  4455b0:	mov	w8, wzr
  4455b4:	mov	w2, w8
  4455b8:	sub	x3, x29, #0x34
  4455bc:	sub	x4, x29, #0x38
  4455c0:	bl	44a2a0 <ferror@plt+0x48570>
  4455c4:	stur	x0, [x29, #-48]
  4455c8:	ldur	w8, [x29, #-52]
  4455cc:	mov	w9, w8
  4455d0:	ldur	x10, [x29, #-16]
  4455d4:	add	x9, x10, x9
  4455d8:	stur	x9, [x29, #-16]
  4455dc:	ldur	x9, [x29, #-48]
  4455e0:	stur	w9, [x29, #-36]
  4455e4:	ldur	w8, [x29, #-36]
  4455e8:	mov	w10, w8
  4455ec:	ldur	x11, [x29, #-48]
  4455f0:	cmp	x10, x11
  4455f4:	b.eq	445604 <ferror@plt+0x438d4>  // b.none
  4455f8:	ldur	w8, [x29, #-56]
  4455fc:	orr	w8, w8, #0x2
  445600:	stur	w8, [x29, #-56]
  445604:	ldur	w0, [x29, #-56]
  445608:	bl	4467c8 <ferror@plt+0x44a98>
  44560c:	ldur	w8, [x29, #-36]
  445610:	cmp	w8, #0xf
  445614:	b.ls	445624 <ferror@plt+0x438f4>  // b.plast
  445618:	ldur	w1, [x29, #-36]
  44561c:	ldr	x0, [sp, #48]
  445620:	bl	401ca0 <printf@plt>
  445624:	ldur	w8, [x29, #-36]
  445628:	and	w8, w8, #0x3
  44562c:	subs	w8, w8, #0x0
  445630:	mov	w9, w8
  445634:	ubfx	x9, x9, #0, #32
  445638:	cmp	x9, #0x3
  44563c:	str	x9, [sp, #32]
  445640:	b.hi	4456a8 <ferror@plt+0x43978>  // b.pmore
  445644:	adrp	x8, 480000 <warn@@Base+0xed44>
  445648:	add	x8, x8, #0x4bc
  44564c:	ldr	x11, [sp, #32]
  445650:	ldrsw	x10, [x8, x11, lsl #2]
  445654:	add	x9, x8, x10
  445658:	br	x9
  44565c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445660:	add	x0, x0, #0x40c
  445664:	bl	401cf0 <gettext@plt>
  445668:	bl	401ca0 <printf@plt>
  44566c:	b	4456a8 <ferror@plt+0x43978>
  445670:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445674:	add	x0, x0, #0x43b
  445678:	bl	401cf0 <gettext@plt>
  44567c:	bl	401ca0 <printf@plt>
  445680:	b	4456a8 <ferror@plt+0x43978>
  445684:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445688:	add	x0, x0, #0x41d
  44568c:	bl	401cf0 <gettext@plt>
  445690:	bl	401ca0 <printf@plt>
  445694:	b	4456a8 <ferror@plt+0x43978>
  445698:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44569c:	add	x0, x0, #0x42a
  4456a0:	bl	401cf0 <gettext@plt>
  4456a4:	bl	401ca0 <printf@plt>
  4456a8:	ldur	w8, [x29, #-36]
  4456ac:	and	w8, w8, #0xc
  4456b0:	subs	w8, w8, #0x0
  4456b4:	mov	w9, w8
  4456b8:	ubfx	x9, x9, #0, #32
  4456bc:	cmp	x9, #0xc
  4456c0:	str	x9, [sp, #24]
  4456c4:	b.hi	44572c <ferror@plt+0x439fc>  // b.pmore
  4456c8:	adrp	x8, 480000 <warn@@Base+0xed44>
  4456cc:	add	x8, x8, #0x4cc
  4456d0:	ldr	x11, [sp, #24]
  4456d4:	ldrsw	x10, [x8, x11, lsl #2]
  4456d8:	add	x9, x8, x10
  4456dc:	br	x9
  4456e0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4456e4:	add	x0, x0, #0x448
  4456e8:	bl	401cf0 <gettext@plt>
  4456ec:	bl	401ca0 <printf@plt>
  4456f0:	b	44572c <ferror@plt+0x439fc>
  4456f4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4456f8:	add	x0, x0, #0x461
  4456fc:	bl	401cf0 <gettext@plt>
  445700:	bl	401ca0 <printf@plt>
  445704:	b	44572c <ferror@plt+0x439fc>
  445708:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44570c:	add	x0, x0, #0x47a
  445710:	bl	401cf0 <gettext@plt>
  445714:	bl	401ca0 <printf@plt>
  445718:	b	44572c <ferror@plt+0x439fc>
  44571c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445720:	add	x0, x0, #0x48e
  445724:	bl	401cf0 <gettext@plt>
  445728:	bl	401ca0 <printf@plt>
  44572c:	ldur	x8, [x29, #-16]
  445730:	stur	x8, [x29, #-8]
  445734:	b	4459d8 <ferror@plt+0x43ca8>
  445738:	ldur	w8, [x29, #-20]
  44573c:	cmp	w8, #0x8
  445740:	b.ne	44587c <ferror@plt+0x43b4c>  // b.any
  445744:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445748:	add	x0, x0, #0x4a8
  44574c:	bl	401ca0 <printf@plt>
  445750:	ldur	x8, [x29, #-16]
  445754:	ldur	x9, [x29, #-32]
  445758:	cmp	x8, x9
  44575c:	b.ne	445778 <ferror@plt+0x43a48>  // b.any
  445760:	ldr	x0, [sp, #40]
  445764:	bl	401cf0 <gettext@plt>
  445768:	bl	401ca0 <printf@plt>
  44576c:	ldur	x8, [x29, #-16]
  445770:	stur	x8, [x29, #-8]
  445774:	b	4459d8 <ferror@plt+0x43ca8>
  445778:	ldur	x0, [x29, #-16]
  44577c:	ldur	x1, [x29, #-32]
  445780:	mov	w8, wzr
  445784:	mov	w2, w8
  445788:	sub	x3, x29, #0x44
  44578c:	add	x4, sp, #0x48
  445790:	bl	44a2a0 <ferror@plt+0x48570>
  445794:	stur	x0, [x29, #-64]
  445798:	ldur	w8, [x29, #-68]
  44579c:	mov	w9, w8
  4457a0:	ldur	x10, [x29, #-16]
  4457a4:	add	x9, x10, x9
  4457a8:	stur	x9, [x29, #-16]
  4457ac:	ldur	x9, [x29, #-64]
  4457b0:	stur	w9, [x29, #-36]
  4457b4:	ldur	w8, [x29, #-36]
  4457b8:	mov	w10, w8
  4457bc:	ldur	x11, [x29, #-64]
  4457c0:	cmp	x10, x11
  4457c4:	b.eq	4457d4 <ferror@plt+0x43aa4>  // b.none
  4457c8:	ldr	w8, [sp, #72]
  4457cc:	orr	w8, w8, #0x2
  4457d0:	str	w8, [sp, #72]
  4457d4:	ldr	w0, [sp, #72]
  4457d8:	bl	4467c8 <ferror@plt+0x44a98>
  4457dc:	ldur	w8, [x29, #-36]
  4457e0:	cmp	w8, #0x3
  4457e4:	b.ls	4457f4 <ferror@plt+0x43ac4>  // b.plast
  4457e8:	ldur	w1, [x29, #-36]
  4457ec:	ldr	x0, [sp, #48]
  4457f0:	bl	401ca0 <printf@plt>
  4457f4:	ldur	w8, [x29, #-36]
  4457f8:	and	w8, w8, #0x3
  4457fc:	subs	w8, w8, #0x0
  445800:	mov	w9, w8
  445804:	ubfx	x9, x9, #0, #32
  445808:	cmp	x9, #0x3
  44580c:	str	x9, [sp, #16]
  445810:	b.hi	445870 <ferror@plt+0x43b40>  // b.pmore
  445814:	adrp	x8, 480000 <warn@@Base+0xed44>
  445818:	add	x8, x8, #0x4ac
  44581c:	ldr	x11, [sp, #16]
  445820:	ldrsw	x10, [x8, x11, lsl #2]
  445824:	add	x9, x8, x10
  445828:	br	x9
  44582c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445830:	add	x0, x0, #0x4c5
  445834:	bl	401cf0 <gettext@plt>
  445838:	bl	401ca0 <printf@plt>
  44583c:	b	445870 <ferror@plt+0x43b40>
  445840:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445844:	add	x0, x0, #0x4d2
  445848:	bl	401cf0 <gettext@plt>
  44584c:	bl	401ca0 <printf@plt>
  445850:	b	445870 <ferror@plt+0x43b40>
  445854:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445858:	add	x0, x0, #0x4db
  44585c:	bl	401ca0 <printf@plt>
  445860:	b	445870 <ferror@plt+0x43b40>
  445864:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445868:	add	x0, x0, #0x4e4
  44586c:	bl	401ca0 <printf@plt>
  445870:	ldur	x8, [x29, #-16]
  445874:	stur	x8, [x29, #-8]
  445878:	b	4459d8 <ferror@plt+0x43ca8>
  44587c:	ldur	w8, [x29, #-20]
  445880:	cmp	w8, #0xc
  445884:	b.ne	4459c0 <ferror@plt+0x43c90>  // b.any
  445888:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44588c:	add	x0, x0, #0x4e9
  445890:	bl	401ca0 <printf@plt>
  445894:	ldur	x8, [x29, #-16]
  445898:	ldur	x9, [x29, #-32]
  44589c:	cmp	x8, x9
  4458a0:	b.ne	4458bc <ferror@plt+0x43b8c>  // b.any
  4458a4:	ldr	x0, [sp, #40]
  4458a8:	bl	401cf0 <gettext@plt>
  4458ac:	bl	401ca0 <printf@plt>
  4458b0:	ldur	x8, [x29, #-16]
  4458b4:	stur	x8, [x29, #-8]
  4458b8:	b	4459d8 <ferror@plt+0x43ca8>
  4458bc:	ldur	x0, [x29, #-16]
  4458c0:	ldur	x1, [x29, #-32]
  4458c4:	mov	w8, wzr
  4458c8:	mov	w2, w8
  4458cc:	add	x3, sp, #0x3c
  4458d0:	add	x4, sp, #0x38
  4458d4:	bl	44a2a0 <ferror@plt+0x48570>
  4458d8:	str	x0, [sp, #64]
  4458dc:	ldr	w8, [sp, #60]
  4458e0:	mov	w9, w8
  4458e4:	ldur	x10, [x29, #-16]
  4458e8:	add	x9, x10, x9
  4458ec:	stur	x9, [x29, #-16]
  4458f0:	ldr	x9, [sp, #64]
  4458f4:	stur	w9, [x29, #-36]
  4458f8:	ldur	w8, [x29, #-36]
  4458fc:	mov	w10, w8
  445900:	ldr	x11, [sp, #64]
  445904:	cmp	x10, x11
  445908:	b.eq	445918 <ferror@plt+0x43be8>  // b.none
  44590c:	ldr	w8, [sp, #56]
  445910:	orr	w8, w8, #0x2
  445914:	str	w8, [sp, #56]
  445918:	ldr	w0, [sp, #56]
  44591c:	bl	4467c8 <ferror@plt+0x44a98>
  445920:	ldur	w8, [x29, #-36]
  445924:	cmp	w8, #0x2
  445928:	b.ls	445938 <ferror@plt+0x43c08>  // b.plast
  44592c:	ldur	w1, [x29, #-36]
  445930:	ldr	x0, [sp, #48]
  445934:	bl	401ca0 <printf@plt>
  445938:	ldur	w8, [x29, #-36]
  44593c:	and	w8, w8, #0x3
  445940:	subs	w8, w8, #0x0
  445944:	mov	w9, w8
  445948:	ubfx	x9, x9, #0, #32
  44594c:	cmp	x9, #0x3
  445950:	str	x9, [sp, #8]
  445954:	b.hi	4459b4 <ferror@plt+0x43c84>  // b.pmore
  445958:	adrp	x8, 480000 <warn@@Base+0xed44>
  44595c:	add	x8, x8, #0x49c
  445960:	ldr	x11, [sp, #8]
  445964:	ldrsw	x10, [x8, x11, lsl #2]
  445968:	add	x9, x8, x10
  44596c:	br	x9
  445970:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445974:	add	x0, x0, #0x4c5
  445978:	bl	401cf0 <gettext@plt>
  44597c:	bl	401ca0 <printf@plt>
  445980:	b	4459b4 <ferror@plt+0x43c84>
  445984:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445988:	add	x0, x0, #0x50d
  44598c:	bl	401ca0 <printf@plt>
  445990:	b	4459b4 <ferror@plt+0x43c84>
  445994:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  445998:	add	x0, x0, #0x694
  44599c:	bl	401cf0 <gettext@plt>
  4459a0:	bl	401ca0 <printf@plt>
  4459a4:	b	4459b4 <ferror@plt+0x43c84>
  4459a8:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4459ac:	add	x0, x0, #0xdc8
  4459b0:	bl	401ca0 <printf@plt>
  4459b4:	ldur	x8, [x29, #-16]
  4459b8:	stur	x8, [x29, #-8]
  4459bc:	b	4459d8 <ferror@plt+0x43ca8>
  4459c0:	ldur	w8, [x29, #-20]
  4459c4:	and	w0, w8, #0x1
  4459c8:	ldur	x1, [x29, #-16]
  4459cc:	ldur	x2, [x29, #-32]
  4459d0:	bl	446c04 <ferror@plt+0x44ed4>
  4459d4:	stur	x0, [x29, #-8]
  4459d8:	ldur	x0, [x29, #-8]
  4459dc:	ldp	x29, x30, [sp, #144]
  4459e0:	add	sp, sp, #0xa0
  4459e4:	ret
  4459e8:	sub	sp, sp, #0x50
  4459ec:	stp	x29, x30, [sp, #64]
  4459f0:	add	x29, sp, #0x40
  4459f4:	stur	x0, [x29, #-16]
  4459f8:	stur	w1, [x29, #-20]
  4459fc:	str	x2, [sp, #32]
  445a00:	ldur	w8, [x29, #-20]
  445a04:	cmp	w8, #0x8
  445a08:	b.ne	445b04 <ferror@plt+0x43dd4>  // b.any
  445a0c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445a10:	add	x0, x0, #0x514
  445a14:	bl	401ca0 <printf@plt>
  445a18:	ldur	x0, [x29, #-16]
  445a1c:	ldr	x1, [sp, #32]
  445a20:	mov	w8, wzr
  445a24:	mov	w2, w8
  445a28:	add	x3, sp, #0xc
  445a2c:	add	x4, sp, #0x8
  445a30:	bl	44a2a0 <ferror@plt+0x48570>
  445a34:	str	x0, [sp, #16]
  445a38:	ldr	w8, [sp, #12]
  445a3c:	mov	w9, w8
  445a40:	ldur	x10, [x29, #-16]
  445a44:	add	x9, x10, x9
  445a48:	stur	x9, [x29, #-16]
  445a4c:	ldr	x9, [sp, #16]
  445a50:	str	w9, [sp, #28]
  445a54:	ldr	w8, [sp, #28]
  445a58:	mov	w10, w8
  445a5c:	ldr	x11, [sp, #16]
  445a60:	cmp	x10, x11
  445a64:	b.eq	445a74 <ferror@plt+0x43d44>  // b.none
  445a68:	ldr	w8, [sp, #8]
  445a6c:	orr	w8, w8, #0x2
  445a70:	str	w8, [sp, #8]
  445a74:	ldr	w0, [sp, #8]
  445a78:	bl	4467c8 <ferror@plt+0x44a98>
  445a7c:	ldr	w8, [sp, #28]
  445a80:	str	w8, [sp, #4]
  445a84:	cbz	w8, 445aac <ferror@plt+0x43d7c>
  445a88:	b	445a8c <ferror@plt+0x43d5c>
  445a8c:	ldr	w8, [sp, #4]
  445a90:	cmp	w8, #0x1
  445a94:	b.eq	445ac0 <ferror@plt+0x43d90>  // b.none
  445a98:	b	445a9c <ferror@plt+0x43d6c>
  445a9c:	ldr	w8, [sp, #4]
  445aa0:	cmp	w8, #0x2
  445aa4:	b.eq	445ad4 <ferror@plt+0x43da4>  // b.none
  445aa8:	b	445ae8 <ferror@plt+0x43db8>
  445aac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445ab0:	add	x0, x0, #0x530
  445ab4:	bl	401cf0 <gettext@plt>
  445ab8:	bl	401ca0 <printf@plt>
  445abc:	b	445af8 <ferror@plt+0x43dc8>
  445ac0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445ac4:	add	x0, x0, #0x535
  445ac8:	bl	401cf0 <gettext@plt>
  445acc:	bl	401ca0 <printf@plt>
  445ad0:	b	445af8 <ferror@plt+0x43dc8>
  445ad4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445ad8:	add	x0, x0, #0x53f
  445adc:	bl	401cf0 <gettext@plt>
  445ae0:	bl	401ca0 <printf@plt>
  445ae4:	b	445af8 <ferror@plt+0x43dc8>
  445ae8:	ldr	w1, [sp, #28]
  445aec:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  445af0:	add	x0, x0, #0xd76
  445af4:	bl	401ca0 <printf@plt>
  445af8:	ldur	x8, [x29, #-16]
  445afc:	stur	x8, [x29, #-8]
  445b00:	b	445b1c <ferror@plt+0x43dec>
  445b04:	ldur	w8, [x29, #-20]
  445b08:	and	w0, w8, #0x1
  445b0c:	ldur	x1, [x29, #-16]
  445b10:	ldr	x2, [sp, #32]
  445b14:	bl	446c04 <ferror@plt+0x44ed4>
  445b18:	stur	x0, [x29, #-8]
  445b1c:	ldur	x0, [x29, #-8]
  445b20:	ldp	x29, x30, [sp, #64]
  445b24:	add	sp, sp, #0x50
  445b28:	ret
  445b2c:	sub	sp, sp, #0x60
  445b30:	stp	x29, x30, [sp, #80]
  445b34:	add	x29, sp, #0x50
  445b38:	stur	x0, [x29, #-16]
  445b3c:	stur	w1, [x29, #-20]
  445b40:	stur	x2, [x29, #-32]
  445b44:	ldur	w8, [x29, #-20]
  445b48:	cmp	w8, #0x4
  445b4c:	b.ne	445bd8 <ferror@plt+0x43ea8>  // b.any
  445b50:	ldur	x0, [x29, #-16]
  445b54:	ldur	x1, [x29, #-32]
  445b58:	mov	w8, wzr
  445b5c:	mov	w2, w8
  445b60:	add	x3, sp, #0x1c
  445b64:	add	x4, sp, #0x18
  445b68:	bl	44a2a0 <ferror@plt+0x48570>
  445b6c:	str	x0, [sp, #32]
  445b70:	ldr	w8, [sp, #28]
  445b74:	mov	w9, w8
  445b78:	ldur	x10, [x29, #-16]
  445b7c:	add	x9, x10, x9
  445b80:	stur	x9, [x29, #-16]
  445b84:	ldr	x9, [sp, #32]
  445b88:	stur	w9, [x29, #-36]
  445b8c:	ldur	w8, [x29, #-36]
  445b90:	mov	w10, w8
  445b94:	ldr	x11, [sp, #32]
  445b98:	cmp	x10, x11
  445b9c:	b.eq	445bac <ferror@plt+0x43e7c>  // b.none
  445ba0:	ldr	w8, [sp, #24]
  445ba4:	orr	w8, w8, #0x2
  445ba8:	str	w8, [sp, #24]
  445bac:	ldr	w0, [sp, #24]
  445bb0:	bl	4467c8 <ferror@plt+0x44a98>
  445bb4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445bb8:	add	x0, x0, #0x549
  445bbc:	bl	401ca0 <printf@plt>
  445bc0:	ldur	w8, [x29, #-36]
  445bc4:	mov	w0, w8
  445bc8:	bl	447c44 <ferror@plt+0x45f14>
  445bcc:	ldur	x9, [x29, #-16]
  445bd0:	stur	x9, [x29, #-8]
  445bd4:	b	445c80 <ferror@plt+0x43f50>
  445bd8:	ldur	w8, [x29, #-20]
  445bdc:	cmp	w8, #0x8
  445be0:	b.ne	445c6c <ferror@plt+0x43f3c>  // b.any
  445be4:	ldur	x0, [x29, #-16]
  445be8:	ldur	x1, [x29, #-32]
  445bec:	mov	w8, wzr
  445bf0:	mov	w2, w8
  445bf4:	add	x3, sp, #0xc
  445bf8:	add	x4, sp, #0x8
  445bfc:	bl	44a2a0 <ferror@plt+0x48570>
  445c00:	str	x0, [sp, #16]
  445c04:	ldr	w8, [sp, #12]
  445c08:	mov	w9, w8
  445c0c:	ldur	x10, [x29, #-16]
  445c10:	add	x9, x10, x9
  445c14:	stur	x9, [x29, #-16]
  445c18:	ldr	x9, [sp, #16]
  445c1c:	stur	w9, [x29, #-36]
  445c20:	ldur	w8, [x29, #-36]
  445c24:	mov	w10, w8
  445c28:	ldr	x11, [sp, #16]
  445c2c:	cmp	x10, x11
  445c30:	b.eq	445c40 <ferror@plt+0x43f10>  // b.none
  445c34:	ldr	w8, [sp, #8]
  445c38:	orr	w8, w8, #0x2
  445c3c:	str	w8, [sp, #8]
  445c40:	ldr	w0, [sp, #8]
  445c44:	bl	4467c8 <ferror@plt+0x44a98>
  445c48:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445c4c:	add	x0, x0, #0x562
  445c50:	bl	401ca0 <printf@plt>
  445c54:	ldur	w8, [x29, #-36]
  445c58:	mov	w0, w8
  445c5c:	bl	447fac <ferror@plt+0x4627c>
  445c60:	ldur	x9, [x29, #-16]
  445c64:	stur	x9, [x29, #-8]
  445c68:	b	445c80 <ferror@plt+0x43f50>
  445c6c:	ldur	w0, [x29, #-20]
  445c70:	ldur	x1, [x29, #-16]
  445c74:	ldur	x2, [x29, #-32]
  445c78:	bl	446c04 <ferror@plt+0x44ed4>
  445c7c:	stur	x0, [x29, #-8]
  445c80:	ldur	x0, [x29, #-8]
  445c84:	ldp	x29, x30, [sp, #80]
  445c88:	add	sp, sp, #0x60
  445c8c:	ret
  445c90:	sub	sp, sp, #0x150
  445c94:	stp	x29, x30, [sp, #304]
  445c98:	str	x28, [sp, #320]
  445c9c:	add	x29, sp, #0x130
  445ca0:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  445ca4:	add	x8, x8, #0x6c4
  445ca8:	adrp	x9, 49a000 <warn@@Base+0x28d44>
  445cac:	add	x9, x9, #0x5ec
  445cb0:	adrp	x10, 49a000 <warn@@Base+0x28d44>
  445cb4:	add	x10, x10, #0xd76
  445cb8:	stur	x0, [x29, #-16]
  445cbc:	stur	x1, [x29, #-24]
  445cc0:	str	x8, [sp, #72]
  445cc4:	str	x9, [sp, #64]
  445cc8:	str	x10, [sp, #56]
  445ccc:	ldur	x0, [x29, #-16]
  445cd0:	ldur	x1, [x29, #-24]
  445cd4:	mov	w8, wzr
  445cd8:	mov	w2, w8
  445cdc:	sub	x3, x29, #0x2c
  445ce0:	sub	x4, x29, #0x30
  445ce4:	bl	44a2a0 <ferror@plt+0x48570>
  445ce8:	stur	x0, [x29, #-40]
  445cec:	ldur	w8, [x29, #-44]
  445cf0:	mov	w9, w8
  445cf4:	ldur	x10, [x29, #-16]
  445cf8:	add	x9, x10, x9
  445cfc:	stur	x9, [x29, #-16]
  445d00:	ldur	x9, [x29, #-40]
  445d04:	stur	w9, [x29, #-28]
  445d08:	ldur	w8, [x29, #-28]
  445d0c:	mov	w10, w8
  445d10:	ldur	x11, [x29, #-40]
  445d14:	cmp	x10, x11
  445d18:	b.eq	445d28 <ferror@plt+0x43ff8>  // b.none
  445d1c:	ldur	w8, [x29, #-48]
  445d20:	orr	w8, w8, #0x2
  445d24:	stur	w8, [x29, #-48]
  445d28:	ldur	w0, [x29, #-48]
  445d2c:	bl	4467c8 <ferror@plt+0x44a98>
  445d30:	ldur	w8, [x29, #-28]
  445d34:	subs	w8, w8, #0x4
  445d38:	mov	w9, w8
  445d3c:	ubfx	x9, x9, #0, #32
  445d40:	cmp	x9, #0x3f
  445d44:	str	x9, [sp, #48]
  445d48:	b.hi	446734 <ferror@plt+0x44a04>  // b.pmore
  445d4c:	adrp	x8, 480000 <warn@@Base+0xed44>
  445d50:	add	x8, x8, #0x500
  445d54:	ldr	x11, [sp, #48]
  445d58:	ldrsw	x10, [x8, x11, lsl #2]
  445d5c:	add	x9, x8, x10
  445d60:	br	x9
  445d64:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445d68:	add	x0, x0, #0x17b
  445d6c:	bl	401ca0 <printf@plt>
  445d70:	ldur	x0, [x29, #-16]
  445d74:	ldur	x1, [x29, #-24]
  445d78:	mov	w8, wzr
  445d7c:	mov	w2, w8
  445d80:	sub	x3, x29, #0x3c
  445d84:	sub	x4, x29, #0x40
  445d88:	bl	44a2a0 <ferror@plt+0x48570>
  445d8c:	stur	x0, [x29, #-56]
  445d90:	ldur	w8, [x29, #-60]
  445d94:	mov	w9, w8
  445d98:	ldur	x10, [x29, #-16]
  445d9c:	add	x9, x10, x9
  445da0:	stur	x9, [x29, #-16]
  445da4:	ldur	x9, [x29, #-56]
  445da8:	stur	w9, [x29, #-32]
  445dac:	ldur	w8, [x29, #-32]
  445db0:	mov	w10, w8
  445db4:	ldur	x11, [x29, #-56]
  445db8:	cmp	x10, x11
  445dbc:	b.eq	445dcc <ferror@plt+0x4409c>  // b.none
  445dc0:	ldur	w8, [x29, #-64]
  445dc4:	orr	w8, w8, #0x2
  445dc8:	stur	w8, [x29, #-64]
  445dcc:	ldur	w0, [x29, #-64]
  445dd0:	bl	4467c8 <ferror@plt+0x44a98>
  445dd4:	ldur	w8, [x29, #-32]
  445dd8:	subs	w8, w8, #0x0
  445ddc:	mov	w9, w8
  445de0:	ubfx	x9, x9, #0, #32
  445de4:	cmp	x9, #0x8
  445de8:	str	x9, [sp, #40]
  445dec:	b.hi	445e7c <ferror@plt+0x4414c>  // b.pmore
  445df0:	adrp	x8, 480000 <warn@@Base+0xed44>
  445df4:	add	x8, x8, #0x600
  445df8:	ldr	x11, [sp, #40]
  445dfc:	ldrsw	x10, [x8, x11, lsl #2]
  445e00:	add	x9, x8, x10
  445e04:	br	x9
  445e08:	adrp	x0, 486000 <warn@@Base+0x14d44>
  445e0c:	add	x0, x0, #0xb76
  445e10:	bl	401cf0 <gettext@plt>
  445e14:	bl	401ca0 <printf@plt>
  445e18:	b	445e88 <ferror@plt+0x44158>
  445e1c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e20:	add	x0, x0, #0x657
  445e24:	bl	401ca0 <printf@plt>
  445e28:	b	445e88 <ferror@plt+0x44158>
  445e2c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e30:	add	x0, x0, #0x65d
  445e34:	bl	401ca0 <printf@plt>
  445e38:	b	445e88 <ferror@plt+0x44158>
  445e3c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e40:	add	x0, x0, #0x663
  445e44:	bl	401ca0 <printf@plt>
  445e48:	b	445e88 <ferror@plt+0x44158>
  445e4c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e50:	add	x0, x0, #0x66a
  445e54:	bl	401ca0 <printf@plt>
  445e58:	b	445e88 <ferror@plt+0x44158>
  445e5c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e60:	add	x0, x0, #0x670
  445e64:	bl	401ca0 <printf@plt>
  445e68:	b	445e88 <ferror@plt+0x44158>
  445e6c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e70:	add	x0, x0, #0x677
  445e74:	bl	401ca0 <printf@plt>
  445e78:	b	445e88 <ferror@plt+0x44158>
  445e7c:	ldur	w1, [x29, #-32]
  445e80:	ldr	x0, [sp, #56]
  445e84:	bl	401ca0 <printf@plt>
  445e88:	ldur	x8, [x29, #-16]
  445e8c:	stur	x8, [x29, #-8]
  445e90:	b	446748 <ferror@plt+0x44a18>
  445e94:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445e98:	add	x0, x0, #0x67e
  445e9c:	bl	401ca0 <printf@plt>
  445ea0:	ldur	x0, [x29, #-16]
  445ea4:	ldur	x1, [x29, #-24]
  445ea8:	mov	w8, wzr
  445eac:	mov	w2, w8
  445eb0:	sub	x3, x29, #0x4c
  445eb4:	sub	x4, x29, #0x50
  445eb8:	bl	44a2a0 <ferror@plt+0x48570>
  445ebc:	stur	x0, [x29, #-72]
  445ec0:	ldur	w8, [x29, #-76]
  445ec4:	mov	w9, w8
  445ec8:	ldur	x10, [x29, #-16]
  445ecc:	add	x9, x10, x9
  445ed0:	stur	x9, [x29, #-16]
  445ed4:	ldur	x9, [x29, #-72]
  445ed8:	stur	w9, [x29, #-32]
  445edc:	ldur	w8, [x29, #-32]
  445ee0:	mov	w10, w8
  445ee4:	ldur	x11, [x29, #-72]
  445ee8:	cmp	x10, x11
  445eec:	b.eq	445efc <ferror@plt+0x441cc>  // b.none
  445ef0:	ldur	w8, [x29, #-80]
  445ef4:	orr	w8, w8, #0x2
  445ef8:	stur	w8, [x29, #-80]
  445efc:	ldur	w0, [x29, #-80]
  445f00:	bl	4467c8 <ferror@plt+0x44a98>
  445f04:	ldur	w8, [x29, #-32]
  445f08:	str	w8, [sp, #36]
  445f0c:	cbz	w8, 445f34 <ferror@plt+0x44204>
  445f10:	b	445f14 <ferror@plt+0x441e4>
  445f14:	ldr	w8, [sp, #36]
  445f18:	cmp	w8, #0x1
  445f1c:	b.eq	445f48 <ferror@plt+0x44218>  // b.none
  445f20:	b	445f24 <ferror@plt+0x441f4>
  445f24:	ldr	w8, [sp, #36]
  445f28:	cmp	w8, #0x2
  445f2c:	b.eq	445f5c <ferror@plt+0x4422c>  // b.none
  445f30:	b	445f70 <ferror@plt+0x44240>
  445f34:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445f38:	add	x0, x0, #0x692
  445f3c:	bl	401cf0 <gettext@plt>
  445f40:	bl	401ca0 <printf@plt>
  445f44:	b	445f7c <ferror@plt+0x4424c>
  445f48:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445f4c:	add	x0, x0, #0x69c
  445f50:	bl	401cf0 <gettext@plt>
  445f54:	bl	401ca0 <printf@plt>
  445f58:	b	445f7c <ferror@plt+0x4424c>
  445f5c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445f60:	add	x0, x0, #0x3b6
  445f64:	bl	401cf0 <gettext@plt>
  445f68:	bl	401ca0 <printf@plt>
  445f6c:	b	445f7c <ferror@plt+0x4424c>
  445f70:	ldur	w1, [x29, #-32]
  445f74:	ldr	x0, [sp, #56]
  445f78:	bl	401ca0 <printf@plt>
  445f7c:	ldur	x8, [x29, #-16]
  445f80:	stur	x8, [x29, #-8]
  445f84:	b	446748 <ferror@plt+0x44a18>
  445f88:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  445f8c:	add	x0, x0, #0x6a5
  445f90:	bl	401ca0 <printf@plt>
  445f94:	ldur	x0, [x29, #-16]
  445f98:	ldur	x1, [x29, #-24]
  445f9c:	mov	w8, wzr
  445fa0:	mov	w2, w8
  445fa4:	sub	x3, x29, #0x5c
  445fa8:	sub	x4, x29, #0x60
  445fac:	bl	44a2a0 <ferror@plt+0x48570>
  445fb0:	stur	x0, [x29, #-88]
  445fb4:	ldur	w8, [x29, #-92]
  445fb8:	mov	w9, w8
  445fbc:	ldur	x10, [x29, #-16]
  445fc0:	add	x9, x10, x9
  445fc4:	stur	x9, [x29, #-16]
  445fc8:	ldur	x9, [x29, #-88]
  445fcc:	stur	w9, [x29, #-32]
  445fd0:	ldur	w8, [x29, #-32]
  445fd4:	mov	w10, w8
  445fd8:	ldur	x11, [x29, #-88]
  445fdc:	cmp	x10, x11
  445fe0:	b.eq	445ff0 <ferror@plt+0x442c0>  // b.none
  445fe4:	ldur	w8, [x29, #-96]
  445fe8:	orr	w8, w8, #0x2
  445fec:	stur	w8, [x29, #-96]
  445ff0:	ldur	w0, [x29, #-96]
  445ff4:	bl	4467c8 <ferror@plt+0x44a98>
  445ff8:	ldur	w8, [x29, #-32]
  445ffc:	str	w8, [sp, #32]
  446000:	cbz	w8, 446018 <ferror@plt+0x442e8>
  446004:	b	446008 <ferror@plt+0x442d8>
  446008:	ldr	w8, [sp, #32]
  44600c:	cmp	w8, #0x1
  446010:	b.eq	446028 <ferror@plt+0x442f8>  // b.none
  446014:	b	446038 <ferror@plt+0x44308>
  446018:	ldr	x0, [sp, #64]
  44601c:	bl	401cf0 <gettext@plt>
  446020:	bl	401ca0 <printf@plt>
  446024:	b	446044 <ferror@plt+0x44314>
  446028:	ldr	x0, [sp, #72]
  44602c:	bl	401cf0 <gettext@plt>
  446030:	bl	401ca0 <printf@plt>
  446034:	b	446044 <ferror@plt+0x44314>
  446038:	ldur	w1, [x29, #-32]
  44603c:	ldr	x0, [sp, #56]
  446040:	bl	401ca0 <printf@plt>
  446044:	ldur	x8, [x29, #-16]
  446048:	stur	x8, [x29, #-8]
  44604c:	b	446748 <ferror@plt+0x44a18>
  446050:	ldur	x0, [x29, #-16]
  446054:	ldur	x1, [x29, #-24]
  446058:	mov	w8, wzr
  44605c:	mov	w2, w8
  446060:	sub	x3, x29, #0x6c
  446064:	sub	x4, x29, #0x70
  446068:	bl	44a2a0 <ferror@plt+0x48570>
  44606c:	stur	x0, [x29, #-104]
  446070:	ldur	w8, [x29, #-108]
  446074:	mov	w9, w8
  446078:	ldur	x10, [x29, #-16]
  44607c:	add	x9, x10, x9
  446080:	stur	x9, [x29, #-16]
  446084:	ldur	x9, [x29, #-104]
  446088:	stur	w9, [x29, #-32]
  44608c:	ldur	w8, [x29, #-32]
  446090:	mov	w10, w8
  446094:	ldur	x11, [x29, #-104]
  446098:	cmp	x10, x11
  44609c:	b.eq	4460ac <ferror@plt+0x4437c>  // b.none
  4460a0:	ldur	w8, [x29, #-112]
  4460a4:	orr	w8, w8, #0x2
  4460a8:	stur	w8, [x29, #-112]
  4460ac:	ldur	w0, [x29, #-112]
  4460b0:	bl	4467c8 <ferror@plt+0x44a98>
  4460b4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4460b8:	add	x0, x0, #0x6cd
  4460bc:	bl	401ca0 <printf@plt>
  4460c0:	ldur	w8, [x29, #-32]
  4460c4:	str	w8, [sp, #28]
  4460c8:	cbz	w8, 4460e0 <ferror@plt+0x443b0>
  4460cc:	b	4460d0 <ferror@plt+0x443a0>
  4460d0:	ldr	w8, [sp, #28]
  4460d4:	cmp	w8, #0x1
  4460d8:	b.eq	4460f0 <ferror@plt+0x443c0>  // b.none
  4460dc:	b	446100 <ferror@plt+0x443d0>
  4460e0:	ldr	x0, [sp, #64]
  4460e4:	bl	401cf0 <gettext@plt>
  4460e8:	bl	401ca0 <printf@plt>
  4460ec:	b	44610c <ferror@plt+0x443dc>
  4460f0:	ldr	x0, [sp, #72]
  4460f4:	bl	401cf0 <gettext@plt>
  4460f8:	bl	401ca0 <printf@plt>
  4460fc:	b	44610c <ferror@plt+0x443dc>
  446100:	ldur	w1, [x29, #-32]
  446104:	ldr	x0, [sp, #56]
  446108:	bl	401ca0 <printf@plt>
  44610c:	ldur	x8, [x29, #-16]
  446110:	stur	x8, [x29, #-8]
  446114:	b	446748 <ferror@plt+0x44a18>
  446118:	ldur	x0, [x29, #-16]
  44611c:	ldur	x1, [x29, #-24]
  446120:	mov	w8, wzr
  446124:	mov	w2, w8
  446128:	sub	x3, x29, #0x7c
  44612c:	sub	x4, x29, #0x80
  446130:	bl	44a2a0 <ferror@plt+0x48570>
  446134:	stur	x0, [x29, #-120]
  446138:	ldur	w8, [x29, #-124]
  44613c:	mov	w9, w8
  446140:	ldur	x10, [x29, #-16]
  446144:	add	x9, x10, x9
  446148:	stur	x9, [x29, #-16]
  44614c:	ldur	x9, [x29, #-120]
  446150:	stur	w9, [x29, #-32]
  446154:	ldur	w8, [x29, #-32]
  446158:	mov	w10, w8
  44615c:	ldur	x11, [x29, #-120]
  446160:	cmp	x10, x11
  446164:	b.eq	446174 <ferror@plt+0x44444>  // b.none
  446168:	ldur	w8, [x29, #-128]
  44616c:	orr	w8, w8, #0x2
  446170:	stur	w8, [x29, #-128]
  446174:	ldur	w0, [x29, #-128]
  446178:	bl	4467c8 <ferror@plt+0x44a98>
  44617c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446180:	add	x0, x0, #0x6ef
  446184:	bl	401ca0 <printf@plt>
  446188:	ldur	w8, [x29, #-32]
  44618c:	str	w8, [sp, #24]
  446190:	cbz	w8, 4461a8 <ferror@plt+0x44478>
  446194:	b	446198 <ferror@plt+0x44468>
  446198:	ldr	w8, [sp, #24]
  44619c:	cmp	w8, #0x1
  4461a0:	b.eq	4461bc <ferror@plt+0x4448c>  // b.none
  4461a4:	b	4461d0 <ferror@plt+0x444a0>
  4461a8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4461ac:	add	x0, x0, #0x700
  4461b0:	bl	401cf0 <gettext@plt>
  4461b4:	bl	401ca0 <printf@plt>
  4461b8:	b	4461dc <ferror@plt+0x444ac>
  4461bc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4461c0:	add	x0, x0, #0x71a
  4461c4:	bl	401cf0 <gettext@plt>
  4461c8:	bl	401ca0 <printf@plt>
  4461cc:	b	4461dc <ferror@plt+0x444ac>
  4461d0:	ldur	w1, [x29, #-32]
  4461d4:	ldr	x0, [sp, #56]
  4461d8:	bl	401ca0 <printf@plt>
  4461dc:	ldur	x8, [x29, #-16]
  4461e0:	stur	x8, [x29, #-8]
  4461e4:	b	446748 <ferror@plt+0x44a18>
  4461e8:	ldur	x0, [x29, #-16]
  4461ec:	ldur	x1, [x29, #-24]
  4461f0:	mov	w8, wzr
  4461f4:	mov	w2, w8
  4461f8:	sub	x3, x29, #0x8c
  4461fc:	sub	x4, x29, #0x90
  446200:	bl	44a2a0 <ferror@plt+0x48570>
  446204:	stur	x0, [x29, #-136]
  446208:	ldur	w8, [x29, #-140]
  44620c:	mov	w9, w8
  446210:	ldur	x10, [x29, #-16]
  446214:	add	x9, x10, x9
  446218:	stur	x9, [x29, #-16]
  44621c:	ldur	x9, [x29, #-136]
  446220:	stur	w9, [x29, #-32]
  446224:	ldur	w8, [x29, #-32]
  446228:	mov	w10, w8
  44622c:	ldur	x11, [x29, #-136]
  446230:	cmp	x10, x11
  446234:	b.eq	446244 <ferror@plt+0x44514>  // b.none
  446238:	ldur	w8, [x29, #-144]
  44623c:	orr	w8, w8, #0x2
  446240:	stur	w8, [x29, #-144]
  446244:	ldur	w0, [x29, #-144]
  446248:	bl	4467c8 <ferror@plt+0x44a98>
  44624c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446250:	add	x0, x0, #0x730
  446254:	bl	401ca0 <printf@plt>
  446258:	ldur	w8, [x29, #-32]
  44625c:	str	w8, [sp, #20]
  446260:	cbz	w8, 446288 <ferror@plt+0x44558>
  446264:	b	446268 <ferror@plt+0x44538>
  446268:	ldr	w8, [sp, #20]
  44626c:	cmp	w8, #0x1
  446270:	b.eq	44629c <ferror@plt+0x4456c>  // b.none
  446274:	b	446278 <ferror@plt+0x44548>
  446278:	ldr	w8, [sp, #20]
  44627c:	cmp	w8, #0x2
  446280:	b.eq	4462b0 <ferror@plt+0x44580>  // b.none
  446284:	b	4462c4 <ferror@plt+0x44594>
  446288:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44628c:	add	x0, x0, #0x740
  446290:	bl	401cf0 <gettext@plt>
  446294:	bl	401ca0 <printf@plt>
  446298:	b	4462d0 <ferror@plt+0x445a0>
  44629c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4462a0:	add	x0, x0, #0x764
  4462a4:	bl	401cf0 <gettext@plt>
  4462a8:	bl	401ca0 <printf@plt>
  4462ac:	b	4462d0 <ferror@plt+0x445a0>
  4462b0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4462b4:	add	x0, x0, #0x797
  4462b8:	bl	401cf0 <gettext@plt>
  4462bc:	bl	401ca0 <printf@plt>
  4462c0:	b	4462d0 <ferror@plt+0x445a0>
  4462c4:	ldur	w1, [x29, #-32]
  4462c8:	ldr	x0, [sp, #56]
  4462cc:	bl	401ca0 <printf@plt>
  4462d0:	ldur	x8, [x29, #-16]
  4462d4:	stur	x8, [x29, #-8]
  4462d8:	b	446748 <ferror@plt+0x44a18>
  4462dc:	ldur	x0, [x29, #-16]
  4462e0:	ldur	x1, [x29, #-24]
  4462e4:	mov	w8, wzr
  4462e8:	mov	w2, w8
  4462ec:	add	x3, sp, #0x94
  4462f0:	add	x4, sp, #0x90
  4462f4:	bl	44a2a0 <ferror@plt+0x48570>
  4462f8:	str	x0, [sp, #152]
  4462fc:	ldr	w8, [sp, #148]
  446300:	mov	w9, w8
  446304:	ldur	x10, [x29, #-16]
  446308:	add	x9, x10, x9
  44630c:	stur	x9, [x29, #-16]
  446310:	ldr	x9, [sp, #152]
  446314:	stur	w9, [x29, #-32]
  446318:	ldur	w8, [x29, #-32]
  44631c:	mov	w10, w8
  446320:	ldr	x11, [sp, #152]
  446324:	cmp	x10, x11
  446328:	b.eq	446338 <ferror@plt+0x44608>  // b.none
  44632c:	ldr	w8, [sp, #144]
  446330:	orr	w8, w8, #0x2
  446334:	str	w8, [sp, #144]
  446338:	ldr	w0, [sp, #144]
  44633c:	bl	4467c8 <ferror@plt+0x44a98>
  446340:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446344:	add	x0, x0, #0x7ce
  446348:	bl	401ca0 <printf@plt>
  44634c:	ldur	w8, [x29, #-32]
  446350:	str	w8, [sp, #16]
  446354:	cbz	w8, 44636c <ferror@plt+0x4463c>
  446358:	b	44635c <ferror@plt+0x4462c>
  44635c:	ldr	w8, [sp, #16]
  446360:	cmp	w8, #0x1
  446364:	b.eq	446380 <ferror@plt+0x44650>  // b.none
  446368:	b	446394 <ferror@plt+0x44664>
  44636c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446370:	add	x0, x0, #0x7de
  446374:	bl	401cf0 <gettext@plt>
  446378:	bl	401ca0 <printf@plt>
  44637c:	b	4463a0 <ferror@plt+0x44670>
  446380:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446384:	add	x0, x0, #0x802
  446388:	bl	401cf0 <gettext@plt>
  44638c:	bl	401ca0 <printf@plt>
  446390:	b	4463a0 <ferror@plt+0x44670>
  446394:	ldur	w1, [x29, #-32]
  446398:	ldr	x0, [sp, #56]
  44639c:	bl	401ca0 <printf@plt>
  4463a0:	ldur	x8, [x29, #-16]
  4463a4:	stur	x8, [x29, #-8]
  4463a8:	b	446748 <ferror@plt+0x44a18>
  4463ac:	ldur	x0, [x29, #-16]
  4463b0:	ldur	x1, [x29, #-24]
  4463b4:	mov	w8, wzr
  4463b8:	mov	w2, w8
  4463bc:	add	x3, sp, #0x84
  4463c0:	add	x4, sp, #0x80
  4463c4:	bl	44a2a0 <ferror@plt+0x48570>
  4463c8:	str	x0, [sp, #136]
  4463cc:	ldr	w8, [sp, #132]
  4463d0:	mov	w9, w8
  4463d4:	ldur	x10, [x29, #-16]
  4463d8:	add	x9, x10, x9
  4463dc:	stur	x9, [x29, #-16]
  4463e0:	ldr	x9, [sp, #136]
  4463e4:	stur	w9, [x29, #-32]
  4463e8:	ldur	w8, [x29, #-32]
  4463ec:	mov	w10, w8
  4463f0:	ldr	x11, [sp, #136]
  4463f4:	cmp	x10, x11
  4463f8:	b.eq	446408 <ferror@plt+0x446d8>  // b.none
  4463fc:	ldr	w8, [sp, #128]
  446400:	orr	w8, w8, #0x2
  446404:	str	w8, [sp, #128]
  446408:	ldr	w0, [sp, #128]
  44640c:	bl	4467c8 <ferror@plt+0x44a98>
  446410:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446414:	add	x0, x0, #0x828
  446418:	bl	401ca0 <printf@plt>
  44641c:	ldur	w8, [x29, #-32]
  446420:	str	w8, [sp, #12]
  446424:	cbz	w8, 44644c <ferror@plt+0x4471c>
  446428:	b	44642c <ferror@plt+0x446fc>
  44642c:	ldr	w8, [sp, #12]
  446430:	cmp	w8, #0x1
  446434:	b.eq	44645c <ferror@plt+0x4472c>  // b.none
  446438:	b	44643c <ferror@plt+0x4470c>
  44643c:	ldr	w8, [sp, #12]
  446440:	cmp	w8, #0x2
  446444:	b.eq	446470 <ferror@plt+0x44740>  // b.none
  446448:	b	446480 <ferror@plt+0x44750>
  44644c:	ldr	x0, [sp, #64]
  446450:	bl	401cf0 <gettext@plt>
  446454:	bl	401ca0 <printf@plt>
  446458:	b	44648c <ferror@plt+0x4475c>
  44645c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446460:	add	x0, x0, #0x5e4
  446464:	bl	401cf0 <gettext@plt>
  446468:	bl	401ca0 <printf@plt>
  44646c:	b	44648c <ferror@plt+0x4475c>
  446470:	ldr	x0, [sp, #72]
  446474:	bl	401cf0 <gettext@plt>
  446478:	bl	401ca0 <printf@plt>
  44647c:	b	44648c <ferror@plt+0x4475c>
  446480:	ldur	w1, [x29, #-32]
  446484:	ldr	x0, [sp, #56]
  446488:	bl	401ca0 <printf@plt>
  44648c:	ldur	x8, [x29, #-16]
  446490:	stur	x8, [x29, #-8]
  446494:	b	446748 <ferror@plt+0x44a18>
  446498:	ldur	x0, [x29, #-16]
  44649c:	ldur	x1, [x29, #-24]
  4464a0:	mov	w8, wzr
  4464a4:	mov	w2, w8
  4464a8:	add	x3, sp, #0x74
  4464ac:	add	x4, sp, #0x70
  4464b0:	bl	44a2a0 <ferror@plt+0x48570>
  4464b4:	str	x0, [sp, #120]
  4464b8:	ldr	w8, [sp, #116]
  4464bc:	mov	w9, w8
  4464c0:	ldur	x10, [x29, #-16]
  4464c4:	add	x9, x10, x9
  4464c8:	stur	x9, [x29, #-16]
  4464cc:	ldr	x9, [sp, #120]
  4464d0:	stur	w9, [x29, #-32]
  4464d4:	ldur	w8, [x29, #-32]
  4464d8:	mov	w10, w8
  4464dc:	ldr	x11, [sp, #120]
  4464e0:	cmp	x10, x11
  4464e4:	b.eq	4464f4 <ferror@plt+0x447c4>  // b.none
  4464e8:	ldr	w8, [sp, #112]
  4464ec:	orr	w8, w8, #0x2
  4464f0:	str	w8, [sp, #112]
  4464f4:	ldr	w0, [sp, #112]
  4464f8:	bl	4467c8 <ferror@plt+0x44a98>
  4464fc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  446500:	add	x0, x0, #0x84b
  446504:	bl	401ca0 <printf@plt>
  446508:	ldur	w8, [x29, #-32]
  44650c:	str	w8, [sp, #8]
  446510:	cbz	w8, 446538 <ferror@plt+0x44808>
  446514:	b	446518 <ferror@plt+0x447e8>
  446518:	ldr	w8, [sp, #8]
  44651c:	cmp	w8, #0x1
  446520:	b.eq	446548 <ferror@plt+0x44818>  // b.none
  446524:	b	446528 <ferror@plt+0x447f8>
  446528:	ldr	w8, [sp, #8]
  44652c:	cmp	w8, #0x2
  446530:	b.eq	44655c <ferror@plt+0x4482c>  // b.none
  446534:	b	44656c <ferror@plt+0x4483c>
  446538:	ldr	x0, [sp, #64]
  44653c:	bl	401cf0 <gettext@plt>
  446540:	bl	401ca0 <printf@plt>
  446544:	b	446578 <ferror@plt+0x44848>
  446548:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  44654c:	add	x0, x0, #0x5e4
  446550:	bl	401cf0 <gettext@plt>
  446554:	bl	401ca0 <printf@plt>
  446558:	b	446578 <ferror@plt+0x44848>
  44655c:	ldr	x0, [sp, #72]
  446560:	bl	401cf0 <gettext@plt>
  446564:	bl	401ca0 <printf@plt>
  446568:	b	446578 <ferror@plt+0x44848>
  44656c:	ldur	w1, [x29, #-32]
  446570:	ldr	x0, [sp, #56]
  446574:	bl	401ca0 <printf@plt>
  446578:	ldur	x8, [x29, #-16]
  44657c:	stur	x8, [x29, #-8]
  446580:	b	446748 <ferror@plt+0x44a18>
  446584:	ldur	x0, [x29, #-16]
  446588:	ldur	x1, [x29, #-24]
  44658c:	mov	w8, wzr
  446590:	mov	w2, w8
  446594:	add	x3, sp, #0x64
  446598:	add	x4, sp, #0x60
  44659c:	bl	44a2a0 <ferror@plt+0x48570>
  4465a0:	str	x0, [sp, #104]
  4465a4:	ldr	w8, [sp, #100]
  4465a8:	mov	w9, w8
  4465ac:	ldur	x10, [x29, #-16]
  4465b0:	add	x9, x10, x9
  4465b4:	stur	x9, [x29, #-16]
  4465b8:	ldr	x9, [sp, #104]
  4465bc:	stur	w9, [x29, #-32]
  4465c0:	ldur	w8, [x29, #-32]
  4465c4:	mov	w10, w8
  4465c8:	ldr	x11, [sp, #104]
  4465cc:	cmp	x10, x11
  4465d0:	b.eq	4465e0 <ferror@plt+0x448b0>  // b.none
  4465d4:	ldr	w8, [sp, #96]
  4465d8:	orr	w8, w8, #0x2
  4465dc:	str	w8, [sp, #96]
  4465e0:	ldr	w0, [sp, #96]
  4465e4:	bl	4467c8 <ferror@plt+0x44a98>
  4465e8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4465ec:	add	x0, x0, #0x873
  4465f0:	bl	401ca0 <printf@plt>
  4465f4:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  4465f8:	add	x8, x8, #0x9d6
  4465fc:	mov	x0, x8
  446600:	bl	401cf0 <gettext@plt>
  446604:	ldur	w1, [x29, #-32]
  446608:	bl	401ca0 <printf@plt>
  44660c:	ldur	x8, [x29, #-16]
  446610:	ldur	x9, [x29, #-24]
  446614:	mov	x10, #0xffffffffffffffff    	// #-1
  446618:	add	x9, x9, x10
  44661c:	cmp	x8, x9
  446620:	b.cs	44666c <ferror@plt+0x4493c>  // b.hs, b.nlast
  446624:	ldur	x8, [x29, #-24]
  446628:	ldur	x9, [x29, #-16]
  44662c:	subs	x8, x8, x9
  446630:	subs	x8, x8, #0x1
  446634:	str	x8, [sp, #88]
  446638:	ldr	x8, [sp, #88]
  44663c:	ldur	x1, [x29, #-16]
  446640:	mov	w0, w8
  446644:	bl	41a680 <ferror@plt+0x18950>
  446648:	ldur	x9, [x29, #-16]
  44664c:	ldr	x1, [sp, #88]
  446650:	mov	x0, x9
  446654:	bl	401940 <strnlen@plt>
  446658:	add	x9, x0, #0x1
  44665c:	ldur	x10, [x29, #-16]
  446660:	add	x9, x10, x9
  446664:	stur	x9, [x29, #-16]
  446668:	b	446684 <ferror@plt+0x44954>
  44666c:	adrp	x0, 480000 <warn@@Base+0xed44>
  446670:	add	x0, x0, #0xaac
  446674:	bl	401cf0 <gettext@plt>
  446678:	bl	401ca0 <printf@plt>
  44667c:	ldur	x8, [x29, #-24]
  446680:	stur	x8, [x29, #-16]
  446684:	mov	w0, #0xa                   	// #10
  446688:	bl	401cd0 <putchar@plt>
  44668c:	ldur	x8, [x29, #-16]
  446690:	stur	x8, [x29, #-8]
  446694:	b	446748 <ferror@plt+0x44a18>
  446698:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44669c:	add	x0, x0, #0x88d
  4466a0:	bl	401ca0 <printf@plt>
  4466a4:	ldur	x8, [x29, #-16]
  4466a8:	ldur	x9, [x29, #-24]
  4466ac:	mov	x10, #0xffffffffffffffff    	// #-1
  4466b0:	add	x9, x9, x10
  4466b4:	cmp	x8, x9
  4466b8:	b.cs	446704 <ferror@plt+0x449d4>  // b.hs, b.nlast
  4466bc:	ldur	x8, [x29, #-24]
  4466c0:	ldur	x9, [x29, #-16]
  4466c4:	subs	x8, x8, x9
  4466c8:	subs	x8, x8, #0x1
  4466cc:	str	x8, [sp, #80]
  4466d0:	ldr	x8, [sp, #80]
  4466d4:	ldur	x1, [x29, #-16]
  4466d8:	mov	w0, w8
  4466dc:	bl	41a680 <ferror@plt+0x18950>
  4466e0:	ldur	x9, [x29, #-16]
  4466e4:	ldr	x1, [sp, #80]
  4466e8:	mov	x0, x9
  4466ec:	bl	401940 <strnlen@plt>
  4466f0:	add	x9, x0, #0x1
  4466f4:	ldur	x10, [x29, #-16]
  4466f8:	add	x9, x10, x9
  4466fc:	stur	x9, [x29, #-16]
  446700:	b	44671c <ferror@plt+0x449ec>
  446704:	adrp	x0, 480000 <warn@@Base+0xed44>
  446708:	add	x0, x0, #0xaac
  44670c:	bl	401cf0 <gettext@plt>
  446710:	bl	401ca0 <printf@plt>
  446714:	ldur	x8, [x29, #-24]
  446718:	stur	x8, [x29, #-16]
  44671c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  446720:	add	x0, x0, #0x885
  446724:	bl	401ca0 <printf@plt>
  446728:	ldur	x8, [x29, #-16]
  44672c:	stur	x8, [x29, #-8]
  446730:	b	446748 <ferror@plt+0x44a18>
  446734:	ldur	w0, [x29, #-28]
  446738:	ldur	x1, [x29, #-16]
  44673c:	ldur	x2, [x29, #-24]
  446740:	bl	446c04 <ferror@plt+0x44ed4>
  446744:	stur	x0, [x29, #-8]
  446748:	ldur	x0, [x29, #-8]
  44674c:	ldr	x28, [sp, #320]
  446750:	ldp	x29, x30, [sp, #304]
  446754:	add	sp, sp, #0x150
  446758:	ret
  44675c:	sub	sp, sp, #0x20
  446760:	stp	x29, x30, [sp, #16]
  446764:	add	x29, sp, #0x10
  446768:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  44676c:	add	x8, x8, #0x8a6
  446770:	str	x0, [sp, #8]
  446774:	str	x1, [sp]
  446778:	mov	x0, x8
  44677c:	bl	401cf0 <gettext@plt>
  446780:	ldr	x1, [sp, #8]
  446784:	bl	401ca0 <printf@plt>
  446788:	ldr	x8, [sp, #8]
  44678c:	ldr	x9, [sp]
  446790:	ldr	x10, [sp, #8]
  446794:	subs	x1, x9, x10
  446798:	mov	x0, x8
  44679c:	bl	401940 <strnlen@plt>
  4467a0:	ldr	x8, [sp, #8]
  4467a4:	add	x8, x8, x0
  4467a8:	str	x8, [sp, #8]
  4467ac:	ldr	x0, [sp, #8]
  4467b0:	ldr	x1, [sp]
  4467b4:	bl	446a38 <ferror@plt+0x44d08>
  4467b8:	ldr	x0, [sp]
  4467bc:	ldp	x29, x30, [sp, #16]
  4467c0:	add	sp, sp, #0x20
  4467c4:	ret
  4467c8:	sub	sp, sp, #0x20
  4467cc:	stp	x29, x30, [sp, #16]
  4467d0:	add	x29, sp, #0x10
  4467d4:	stur	w0, [x29, #-4]
  4467d8:	ldur	w8, [x29, #-4]
  4467dc:	and	w8, w8, #0x1
  4467e0:	cbz	w8, 4467f8 <ferror@plt+0x44ac8>
  4467e4:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4467e8:	add	x0, x0, #0x9b0
  4467ec:	bl	401cf0 <gettext@plt>
  4467f0:	bl	4711a8 <error@@Base>
  4467f4:	b	446814 <ferror@plt+0x44ae4>
  4467f8:	ldur	w8, [x29, #-4]
  4467fc:	and	w8, w8, #0x2
  446800:	cbz	w8, 446814 <ferror@plt+0x44ae4>
  446804:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446808:	add	x0, x0, #0x9c1
  44680c:	bl	401cf0 <gettext@plt>
  446810:	bl	4711a8 <error@@Base>
  446814:	ldp	x29, x30, [sp, #16]
  446818:	add	sp, sp, #0x20
  44681c:	ret
  446820:	sub	sp, sp, #0x60
  446824:	stp	x29, x30, [sp, #80]
  446828:	add	x29, sp, #0x50
  44682c:	stur	x0, [x29, #-16]
  446830:	stur	x1, [x29, #-24]
  446834:	stur	x2, [x29, #-32]
  446838:	ldur	x0, [x29, #-16]
  44683c:	ldur	x1, [x29, #-32]
  446840:	mov	w8, wzr
  446844:	mov	w2, w8
  446848:	add	x3, sp, #0x1c
  44684c:	add	x4, sp, #0x18
  446850:	bl	44a2a0 <ferror@plt+0x48570>
  446854:	str	x0, [sp, #32]
  446858:	ldr	w8, [sp, #28]
  44685c:	mov	w9, w8
  446860:	ldur	x10, [x29, #-16]
  446864:	add	x9, x10, x9
  446868:	stur	x9, [x29, #-16]
  44686c:	ldr	x9, [sp, #32]
  446870:	stur	w9, [x29, #-36]
  446874:	ldur	w8, [x29, #-36]
  446878:	mov	w10, w8
  44687c:	ldr	x11, [sp, #32]
  446880:	cmp	x10, x11
  446884:	b.eq	446894 <ferror@plt+0x44b64>  // b.none
  446888:	ldr	w8, [sp, #24]
  44688c:	orr	w8, w8, #0x2
  446890:	str	w8, [sp, #24]
  446894:	ldr	w0, [sp, #24]
  446898:	bl	4467c8 <ferror@plt+0x44a98>
  44689c:	ldur	w8, [x29, #-36]
  4468a0:	cmp	w8, #0x20
  4468a4:	b.ne	4469e4 <ferror@plt+0x44cb4>  // b.any
  4468a8:	ldur	x0, [x29, #-16]
  4468ac:	ldur	x1, [x29, #-32]
  4468b0:	mov	w8, wzr
  4468b4:	mov	w2, w8
  4468b8:	add	x3, sp, #0xc
  4468bc:	add	x4, sp, #0x8
  4468c0:	bl	44a2a0 <ferror@plt+0x48570>
  4468c4:	str	x0, [sp, #16]
  4468c8:	ldr	w8, [sp, #12]
  4468cc:	mov	w9, w8
  4468d0:	ldur	x10, [x29, #-16]
  4468d4:	add	x9, x10, x9
  4468d8:	stur	x9, [x29, #-16]
  4468dc:	ldr	x9, [sp, #16]
  4468e0:	str	w9, [sp, #40]
  4468e4:	ldr	w8, [sp, #40]
  4468e8:	mov	w10, w8
  4468ec:	ldr	x11, [sp, #16]
  4468f0:	cmp	x10, x11
  4468f4:	b.eq	446904 <ferror@plt+0x44bd4>  // b.none
  4468f8:	ldr	w8, [sp, #8]
  4468fc:	orr	w8, w8, #0x2
  446900:	str	w8, [sp, #8]
  446904:	ldr	w0, [sp, #8]
  446908:	bl	4467c8 <ferror@plt+0x44a98>
  44690c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446910:	add	x0, x0, #0x9d6
  446914:	bl	401cf0 <gettext@plt>
  446918:	ldr	w1, [sp, #40]
  44691c:	bl	401ca0 <printf@plt>
  446920:	ldur	x8, [x29, #-16]
  446924:	ldur	x9, [x29, #-32]
  446928:	cmp	x8, x9
  44692c:	b.ne	446958 <ferror@plt+0x44c28>  // b.any
  446930:	adrp	x0, 498000 <warn@@Base+0x26d44>
  446934:	add	x0, x0, #0x7e5
  446938:	bl	401cf0 <gettext@plt>
  44693c:	bl	401ca0 <printf@plt>
  446940:	adrp	x8, 49a000 <warn@@Base+0x28d44>
  446944:	add	x8, x8, #0x9eb
  446948:	mov	x0, x8
  44694c:	bl	401cf0 <gettext@plt>
  446950:	bl	4712bc <warn@@Base>
  446954:	b	4469d8 <ferror@plt+0x44ca8>
  446958:	ldur	x8, [x29, #-16]
  44695c:	ldur	x9, [x29, #-32]
  446960:	mov	x10, #0xffffffffffffffff    	// #-1
  446964:	add	x9, x9, x10
  446968:	cmp	x8, x9
  44696c:	b.cs	4469b8 <ferror@plt+0x44c88>  // b.hs, b.nlast
  446970:	ldur	x8, [x29, #-32]
  446974:	ldur	x9, [x29, #-16]
  446978:	subs	x8, x8, x9
  44697c:	subs	x8, x8, #0x1
  446980:	str	x8, [sp]
  446984:	ldr	x8, [sp]
  446988:	ldur	x1, [x29, #-16]
  44698c:	mov	w0, w8
  446990:	bl	41a680 <ferror@plt+0x18950>
  446994:	ldur	x9, [x29, #-16]
  446998:	ldr	x1, [sp]
  44699c:	mov	x0, x9
  4469a0:	bl	401940 <strnlen@plt>
  4469a4:	add	x9, x0, #0x1
  4469a8:	ldur	x10, [x29, #-16]
  4469ac:	add	x9, x10, x9
  4469b0:	stur	x9, [x29, #-16]
  4469b4:	b	4469d0 <ferror@plt+0x44ca0>
  4469b8:	adrp	x0, 480000 <warn@@Base+0xed44>
  4469bc:	add	x0, x0, #0xaac
  4469c0:	bl	401cf0 <gettext@plt>
  4469c4:	bl	401ca0 <printf@plt>
  4469c8:	ldur	x8, [x29, #-32]
  4469cc:	stur	x8, [x29, #-16]
  4469d0:	mov	w0, #0xa                   	// #10
  4469d4:	bl	401cd0 <putchar@plt>
  4469d8:	ldur	x8, [x29, #-16]
  4469dc:	stur	x8, [x29, #-8]
  4469e0:	b	446a28 <ferror@plt+0x44cf8>
  4469e4:	ldur	w8, [x29, #-36]
  4469e8:	and	w8, w8, #0x2
  4469ec:	cbnz	w8, 446a14 <ferror@plt+0x44ce4>
  4469f0:	ldur	x8, [x29, #-24]
  4469f4:	cbz	x8, 446a14 <ferror@plt+0x44ce4>
  4469f8:	ldur	x8, [x29, #-24]
  4469fc:	ldur	x0, [x29, #-16]
  446a00:	ldur	w1, [x29, #-36]
  446a04:	ldur	x2, [x29, #-32]
  446a08:	blr	x8
  446a0c:	stur	x0, [x29, #-8]
  446a10:	b	446a28 <ferror@plt+0x44cf8>
  446a14:	ldur	w0, [x29, #-36]
  446a18:	ldur	x1, [x29, #-16]
  446a1c:	ldur	x2, [x29, #-32]
  446a20:	bl	446c04 <ferror@plt+0x44ed4>
  446a24:	stur	x0, [x29, #-8]
  446a28:	ldur	x0, [x29, #-8]
  446a2c:	ldp	x29, x30, [sp, #80]
  446a30:	add	sp, sp, #0x60
  446a34:	ret
  446a38:	sub	sp, sp, #0x50
  446a3c:	stp	x29, x30, [sp, #64]
  446a40:	add	x29, sp, #0x40
  446a44:	stur	x0, [x29, #-8]
  446a48:	stur	x1, [x29, #-16]
  446a4c:	stur	xzr, [x29, #-24]
  446a50:	ldur	x8, [x29, #-16]
  446a54:	ldur	x9, [x29, #-8]
  446a58:	subs	x8, x8, x9
  446a5c:	str	x8, [sp, #32]
  446a60:	ldur	x8, [x29, #-16]
  446a64:	ldur	x9, [x29, #-8]
  446a68:	cmp	x8, x9
  446a6c:	b.cc	446a74 <ferror@plt+0x44d44>  // b.lo, b.ul, b.last
  446a70:	b	446a94 <ferror@plt+0x44d64>
  446a74:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446a78:	add	x0, x0, #0xaa5
  446a7c:	adrp	x1, 482000 <warn@@Base+0x10d44>
  446a80:	add	x1, x1, #0x43f
  446a84:	mov	w2, #0x3d70                	// #15728
  446a88:	adrp	x3, 49a000 <warn@@Base+0x28d44>
  446a8c:	add	x3, x3, #0xaae
  446a90:	bl	401cb0 <__assert_fail@plt>
  446a94:	ldr	x8, [sp, #32]
  446a98:	cbz	x8, 446bf0 <ferror@plt+0x44ec0>
  446a9c:	ldr	x8, [sp, #32]
  446aa0:	cmp	x8, #0x10
  446aa4:	b.ls	446ab4 <ferror@plt+0x44d84>  // b.plast
  446aa8:	mov	x8, #0x10                  	// #16
  446aac:	str	x8, [sp, #8]
  446ab0:	b	446abc <ferror@plt+0x44d8c>
  446ab4:	ldr	x8, [sp, #32]
  446ab8:	str	x8, [sp, #8]
  446abc:	ldr	x8, [sp, #8]
  446ac0:	str	w8, [sp, #20]
  446ac4:	ldur	x1, [x29, #-24]
  446ac8:	adrp	x0, 498000 <warn@@Base+0x26d44>
  446acc:	add	x0, x0, #0x715
  446ad0:	bl	401ca0 <printf@plt>
  446ad4:	str	wzr, [sp, #28]
  446ad8:	ldr	w8, [sp, #28]
  446adc:	cmp	w8, #0x10
  446ae0:	b.ge	446b48 <ferror@plt+0x44e18>  // b.tcont
  446ae4:	ldr	w8, [sp, #28]
  446ae8:	ldr	w9, [sp, #20]
  446aec:	cmp	w8, w9
  446af0:	b.ge	446b10 <ferror@plt+0x44de0>  // b.tcont
  446af4:	ldur	x8, [x29, #-8]
  446af8:	ldrsw	x9, [sp, #28]
  446afc:	ldrb	w1, [x8, x9]
  446b00:	adrp	x0, 498000 <warn@@Base+0x26d44>
  446b04:	add	x0, x0, #0x721
  446b08:	bl	401ca0 <printf@plt>
  446b0c:	b	446b1c <ferror@plt+0x44dec>
  446b10:	adrp	x0, 485000 <warn@@Base+0x13d44>
  446b14:	add	x0, x0, #0x4d3
  446b18:	bl	401ca0 <printf@plt>
  446b1c:	ldr	w8, [sp, #28]
  446b20:	and	w8, w8, #0x3
  446b24:	cmp	w8, #0x3
  446b28:	b.ne	446b38 <ferror@plt+0x44e08>  // b.any
  446b2c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  446b30:	add	x0, x0, #0x4d4
  446b34:	bl	401ca0 <printf@plt>
  446b38:	ldr	w8, [sp, #28]
  446b3c:	add	w8, w8, #0x1
  446b40:	str	w8, [sp, #28]
  446b44:	b	446ad8 <ferror@plt+0x44da8>
  446b48:	str	wzr, [sp, #28]
  446b4c:	ldr	w8, [sp, #28]
  446b50:	ldr	w9, [sp, #20]
  446b54:	cmp	w8, w9
  446b58:	b.ge	446bb4 <ferror@plt+0x44e84>  // b.tcont
  446b5c:	ldur	x8, [x29, #-8]
  446b60:	ldrsw	x9, [sp, #28]
  446b64:	ldrb	w10, [x8, x9]
  446b68:	str	w10, [sp, #24]
  446b6c:	ldr	w10, [sp, #24]
  446b70:	cmp	w10, #0x20
  446b74:	b.lt	446b98 <ferror@plt+0x44e68>  // b.tstop
  446b78:	ldr	w8, [sp, #24]
  446b7c:	cmp	w8, #0x7f
  446b80:	b.ge	446b98 <ferror@plt+0x44e68>  // b.tcont
  446b84:	ldr	w1, [sp, #24]
  446b88:	adrp	x0, 485000 <warn@@Base+0x13d44>
  446b8c:	add	x0, x0, #0x514
  446b90:	bl	401ca0 <printf@plt>
  446b94:	b	446ba4 <ferror@plt+0x44e74>
  446b98:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  446b9c:	add	x0, x0, #0xc23
  446ba0:	bl	401ca0 <printf@plt>
  446ba4:	ldr	w8, [sp, #28]
  446ba8:	add	w8, w8, #0x1
  446bac:	str	w8, [sp, #28]
  446bb0:	b	446b4c <ferror@plt+0x44e1c>
  446bb4:	mov	w0, #0xa                   	// #10
  446bb8:	bl	401cd0 <putchar@plt>
  446bbc:	ldrsw	x8, [sp, #20]
  446bc0:	ldur	x9, [x29, #-8]
  446bc4:	add	x8, x9, x8
  446bc8:	stur	x8, [x29, #-8]
  446bcc:	ldrsw	x8, [sp, #20]
  446bd0:	ldr	x9, [sp, #32]
  446bd4:	subs	x8, x9, x8
  446bd8:	str	x8, [sp, #32]
  446bdc:	ldrsw	x8, [sp, #20]
  446be0:	ldur	x9, [x29, #-24]
  446be4:	add	x8, x9, x8
  446be8:	stur	x8, [x29, #-24]
  446bec:	b	446a94 <ferror@plt+0x44d64>
  446bf0:	mov	w0, #0xa                   	// #10
  446bf4:	bl	401cd0 <putchar@plt>
  446bf8:	ldp	x29, x30, [sp, #64]
  446bfc:	add	sp, sp, #0x50
  446c00:	ret
  446c04:	sub	sp, sp, #0x50
  446c08:	stp	x29, x30, [sp, #64]
  446c0c:	add	x29, sp, #0x40
  446c10:	stur	w0, [x29, #-4]
  446c14:	stur	x1, [x29, #-16]
  446c18:	stur	x2, [x29, #-24]
  446c1c:	ldur	w8, [x29, #-4]
  446c20:	cmp	w8, #0x0
  446c24:	cset	w8, le
  446c28:	tbnz	w8, #0, 446c3c <ferror@plt+0x44f0c>
  446c2c:	ldur	w1, [x29, #-4]
  446c30:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446c34:	add	x0, x0, #0xa05
  446c38:	bl	401ca0 <printf@plt>
  446c3c:	ldur	x8, [x29, #-16]
  446c40:	ldur	x9, [x29, #-24]
  446c44:	cmp	x8, x9
  446c48:	b.cc	446c60 <ferror@plt+0x44f30>  // b.lo, b.ul, b.last
  446c4c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446c50:	add	x0, x0, #0xa18
  446c54:	bl	401cf0 <gettext@plt>
  446c58:	bl	4712bc <warn@@Base>
  446c5c:	b	446d68 <ferror@plt+0x45038>
  446c60:	ldur	w8, [x29, #-4]
  446c64:	and	w8, w8, #0x1
  446c68:	cbz	w8, 446cf4 <ferror@plt+0x44fc4>
  446c6c:	ldur	x8, [x29, #-24]
  446c70:	ldur	x9, [x29, #-16]
  446c74:	subs	x8, x8, x9
  446c78:	subs	x8, x8, #0x1
  446c7c:	str	x8, [sp, #24]
  446c80:	mov	w0, #0x22                  	// #34
  446c84:	bl	401cd0 <putchar@plt>
  446c88:	ldr	x8, [sp, #24]
  446c8c:	cmp	x8, #0x0
  446c90:	cset	w10, ls  // ls = plast
  446c94:	tbnz	w10, #0, 446ccc <ferror@plt+0x44f9c>
  446c98:	ldr	x8, [sp, #24]
  446c9c:	ldur	x1, [x29, #-16]
  446ca0:	mov	w0, w8
  446ca4:	bl	41a680 <ferror@plt+0x18950>
  446ca8:	ldur	x9, [x29, #-16]
  446cac:	ldr	x1, [sp, #24]
  446cb0:	mov	x0, x9
  446cb4:	bl	401940 <strnlen@plt>
  446cb8:	add	x9, x0, #0x1
  446cbc:	ldur	x10, [x29, #-16]
  446cc0:	add	x9, x10, x9
  446cc4:	stur	x9, [x29, #-16]
  446cc8:	b	446ce4 <ferror@plt+0x44fb4>
  446ccc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446cd0:	add	x0, x0, #0xa27
  446cd4:	bl	401cf0 <gettext@plt>
  446cd8:	bl	401ca0 <printf@plt>
  446cdc:	ldur	x8, [x29, #-24]
  446ce0:	stur	x8, [x29, #-16]
  446ce4:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  446ce8:	add	x0, x0, #0x885
  446cec:	bl	401ca0 <printf@plt>
  446cf0:	b	446d68 <ferror@plt+0x45038>
  446cf4:	ldur	x0, [x29, #-16]
  446cf8:	ldur	x1, [x29, #-24]
  446cfc:	mov	w8, wzr
  446d00:	mov	w2, w8
  446d04:	add	x3, sp, #0xc
  446d08:	add	x4, sp, #0x8
  446d0c:	bl	44a2a0 <ferror@plt+0x48570>
  446d10:	str	x0, [sp, #16]
  446d14:	ldr	w8, [sp, #12]
  446d18:	mov	w9, w8
  446d1c:	ldur	x10, [x29, #-16]
  446d20:	add	x9, x10, x9
  446d24:	stur	x9, [x29, #-16]
  446d28:	ldr	x9, [sp, #16]
  446d2c:	str	x9, [sp, #32]
  446d30:	ldr	x9, [sp, #32]
  446d34:	ldr	x10, [sp, #16]
  446d38:	cmp	x9, x10
  446d3c:	b.eq	446d4c <ferror@plt+0x4501c>  // b.none
  446d40:	ldr	w8, [sp, #8]
  446d44:	orr	w8, w8, #0x2
  446d48:	str	w8, [sp, #8]
  446d4c:	ldr	w0, [sp, #8]
  446d50:	bl	4467c8 <ferror@plt+0x44a98>
  446d54:	ldr	x1, [sp, #32]
  446d58:	ldr	x2, [sp, #32]
  446d5c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446d60:	add	x0, x0, #0xa3c
  446d64:	bl	401ca0 <printf@plt>
  446d68:	ldur	x8, [x29, #-16]
  446d6c:	ldur	x9, [x29, #-24]
  446d70:	cmp	x8, x9
  446d74:	b.hi	446d7c <ferror@plt+0x4504c>  // b.pmore
  446d78:	b	446d9c <ferror@plt+0x4506c>
  446d7c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446d80:	add	x0, x0, #0xa49
  446d84:	adrp	x1, 482000 <warn@@Base+0x10d44>
  446d88:	add	x1, x1, #0x43f
  446d8c:	mov	w2, #0x3941                	// #14657
  446d90:	adrp	x3, 49a000 <warn@@Base+0x28d44>
  446d94:	add	x3, x3, #0xa52
  446d98:	bl	401cb0 <__assert_fail@plt>
  446d9c:	ldur	x0, [x29, #-16]
  446da0:	ldp	x29, x30, [sp, #64]
  446da4:	add	sp, sp, #0x50
  446da8:	ret
  446dac:	sub	sp, sp, #0x70
  446db0:	stp	x29, x30, [sp, #96]
  446db4:	add	x29, sp, #0x60
  446db8:	stur	x0, [x29, #-16]
  446dbc:	stur	w1, [x29, #-20]
  446dc0:	stur	x2, [x29, #-32]
  446dc4:	ldur	w8, [x29, #-20]
  446dc8:	cmp	w8, #0x4
  446dcc:	b.ne	446e54 <ferror@plt+0x45124>  // b.any
  446dd0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  446dd4:	add	x0, x0, #0xd1c
  446dd8:	bl	401ca0 <printf@plt>
  446ddc:	ldur	x0, [x29, #-16]
  446de0:	ldur	x1, [x29, #-32]
  446de4:	mov	w8, wzr
  446de8:	mov	w2, w8
  446dec:	add	x3, sp, #0x2c
  446df0:	add	x4, sp, #0x28
  446df4:	bl	44a2a0 <ferror@plt+0x48570>
  446df8:	str	x0, [sp, #48]
  446dfc:	ldr	w8, [sp, #44]
  446e00:	mov	w9, w8
  446e04:	ldur	x10, [x29, #-16]
  446e08:	add	x9, x10, x9
  446e0c:	stur	x9, [x29, #-16]
  446e10:	ldr	x9, [sp, #48]
  446e14:	stur	w9, [x29, #-36]
  446e18:	ldur	w8, [x29, #-36]
  446e1c:	mov	w10, w8
  446e20:	ldr	x11, [sp, #48]
  446e24:	cmp	x10, x11
  446e28:	b.eq	446e38 <ferror@plt+0x45108>  // b.none
  446e2c:	ldr	w8, [sp, #40]
  446e30:	orr	w8, w8, #0x2
  446e34:	str	w8, [sp, #40]
  446e38:	ldr	w0, [sp, #40]
  446e3c:	bl	4467c8 <ferror@plt+0x44a98>
  446e40:	ldur	w0, [x29, #-36]
  446e44:	bl	446fe0 <ferror@plt+0x452b0>
  446e48:	ldur	x8, [x29, #-16]
  446e4c:	stur	x8, [x29, #-8]
  446e50:	b	446f4c <ferror@plt+0x4521c>
  446e54:	ldur	w8, [x29, #-20]
  446e58:	cmp	w8, #0x8
  446e5c:	b.ne	446f34 <ferror@plt+0x45204>  // b.any
  446e60:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  446e64:	add	x0, x0, #0xd34
  446e68:	bl	401ca0 <printf@plt>
  446e6c:	ldur	x0, [x29, #-16]
  446e70:	ldur	x1, [x29, #-32]
  446e74:	mov	w8, wzr
  446e78:	mov	w2, w8
  446e7c:	add	x3, sp, #0x14
  446e80:	add	x4, sp, #0x10
  446e84:	bl	44a2a0 <ferror@plt+0x48570>
  446e88:	str	x0, [sp, #24]
  446e8c:	ldr	w8, [sp, #20]
  446e90:	mov	w9, w8
  446e94:	ldur	x10, [x29, #-16]
  446e98:	add	x9, x10, x9
  446e9c:	stur	x9, [x29, #-16]
  446ea0:	ldr	x9, [sp, #24]
  446ea4:	str	w9, [sp, #36]
  446ea8:	ldr	w8, [sp, #36]
  446eac:	mov	w10, w8
  446eb0:	ldr	x11, [sp, #24]
  446eb4:	cmp	x10, x11
  446eb8:	b.eq	446ec8 <ferror@plt+0x45198>  // b.none
  446ebc:	ldr	w8, [sp, #16]
  446ec0:	orr	w8, w8, #0x2
  446ec4:	str	w8, [sp, #16]
  446ec8:	ldr	w0, [sp, #16]
  446ecc:	bl	4467c8 <ferror@plt+0x44a98>
  446ed0:	ldr	w8, [sp, #36]
  446ed4:	str	w8, [sp, #12]
  446ed8:	cbz	w8, 446ef0 <ferror@plt+0x451c0>
  446edc:	b	446ee0 <ferror@plt+0x451b0>
  446ee0:	ldr	w8, [sp, #12]
  446ee4:	cmp	w8, #0x1
  446ee8:	b.eq	446f04 <ferror@plt+0x451d4>  // b.none
  446eec:	b	446f18 <ferror@plt+0x451e8>
  446ef0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  446ef4:	add	x0, x0, #0xd4d
  446ef8:	bl	401cf0 <gettext@plt>
  446efc:	bl	401ca0 <printf@plt>
  446f00:	b	446f28 <ferror@plt+0x451f8>
  446f04:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  446f08:	add	x0, x0, #0xd5d
  446f0c:	bl	401cf0 <gettext@plt>
  446f10:	bl	401ca0 <printf@plt>
  446f14:	b	446f28 <ferror@plt+0x451f8>
  446f18:	ldr	w1, [sp, #36]
  446f1c:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  446f20:	add	x0, x0, #0xd76
  446f24:	bl	401ca0 <printf@plt>
  446f28:	ldur	x8, [x29, #-16]
  446f2c:	stur	x8, [x29, #-8]
  446f30:	b	446f4c <ferror@plt+0x4521c>
  446f34:	ldur	w8, [x29, #-20]
  446f38:	and	w0, w8, #0x1
  446f3c:	ldur	x1, [x29, #-16]
  446f40:	ldur	x2, [x29, #-32]
  446f44:	bl	446c04 <ferror@plt+0x44ed4>
  446f48:	stur	x0, [x29, #-8]
  446f4c:	ldur	x0, [x29, #-8]
  446f50:	ldp	x29, x30, [sp, #96]
  446f54:	add	sp, sp, #0x70
  446f58:	ret
  446f5c:	sub	sp, sp, #0x10
  446f60:	str	w0, [sp, #12]
  446f64:	ldr	w8, [sp, #12]
  446f68:	cbnz	w8, 446f78 <ferror@plt+0x45248>
  446f6c:	mov	w8, wzr
  446f70:	str	w8, [sp, #8]
  446f74:	b	446fd0 <ferror@plt+0x452a0>
  446f78:	ldr	w8, [sp, #12]
  446f7c:	cmp	w8, #0x1
  446f80:	b.ne	446f90 <ferror@plt+0x45260>  // b.any
  446f84:	mov	w8, #0x20                  	// #32
  446f88:	str	w8, [sp, #4]
  446f8c:	b	446fc8 <ferror@plt+0x45298>
  446f90:	ldr	w8, [sp, #12]
  446f94:	cmp	w8, #0x2
  446f98:	b.ne	446fa8 <ferror@plt+0x45278>  // b.any
  446f9c:	mov	w8, #0x40                  	// #64
  446fa0:	str	w8, [sp]
  446fa4:	b	446fc0 <ferror@plt+0x45290>
  446fa8:	ldr	w8, [sp, #12]
  446fac:	mov	w9, #0xffffffff            	// #-1
  446fb0:	mov	w10, #0x80                  	// #128
  446fb4:	cmp	w8, #0x3
  446fb8:	csel	w8, w10, w9, eq  // eq = none
  446fbc:	str	w8, [sp]
  446fc0:	ldr	w8, [sp]
  446fc4:	str	w8, [sp, #4]
  446fc8:	ldr	w8, [sp, #4]
  446fcc:	str	w8, [sp, #8]
  446fd0:	ldr	w8, [sp, #8]
  446fd4:	mov	w0, w8
  446fd8:	add	sp, sp, #0x10
  446fdc:	ret
  446fe0:	sub	sp, sp, #0x20
  446fe4:	stp	x29, x30, [sp, #16]
  446fe8:	add	x29, sp, #0x10
  446fec:	stur	w0, [x29, #-4]
  446ff0:	ldur	w8, [x29, #-4]
  446ff4:	subs	w8, w8, #0x0
  446ff8:	mov	w9, w8
  446ffc:	ubfx	x9, x9, #0, #32
  447000:	cmp	x9, #0x8
  447004:	str	x9, [sp]
  447008:	b.hi	4470d8 <ferror@plt+0x453a8>  // b.pmore
  44700c:	adrp	x8, 480000 <warn@@Base+0xed44>
  447010:	add	x8, x8, #0x624
  447014:	ldr	x11, [sp]
  447018:	ldrsw	x10, [x8, x11, lsl #2]
  44701c:	add	x9, x8, x10
  447020:	br	x9
  447024:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447028:	add	x0, x0, #0xd6a
  44702c:	bl	401cf0 <gettext@plt>
  447030:	bl	401ca0 <printf@plt>
  447034:	b	4470e8 <ferror@plt+0x453b8>
  447038:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44703c:	add	x0, x0, #0xd7e
  447040:	bl	401cf0 <gettext@plt>
  447044:	bl	401ca0 <printf@plt>
  447048:	b	4470e8 <ferror@plt+0x453b8>
  44704c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447050:	add	x0, x0, #0xd9d
  447054:	bl	401cf0 <gettext@plt>
  447058:	bl	401ca0 <printf@plt>
  44705c:	b	4470e8 <ferror@plt+0x453b8>
  447060:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447064:	add	x0, x0, #0xdbc
  447068:	bl	401cf0 <gettext@plt>
  44706c:	bl	401ca0 <printf@plt>
  447070:	b	4470e8 <ferror@plt+0x453b8>
  447074:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447078:	add	x0, x0, #0xdc8
  44707c:	bl	401cf0 <gettext@plt>
  447080:	bl	401ca0 <printf@plt>
  447084:	b	4470e8 <ferror@plt+0x453b8>
  447088:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44708c:	add	x0, x0, #0xdfa
  447090:	bl	401cf0 <gettext@plt>
  447094:	bl	401ca0 <printf@plt>
  447098:	b	4470e8 <ferror@plt+0x453b8>
  44709c:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4470a0:	add	x0, x0, #0xe1c
  4470a4:	bl	401cf0 <gettext@plt>
  4470a8:	bl	401ca0 <printf@plt>
  4470ac:	b	4470e8 <ferror@plt+0x453b8>
  4470b0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4470b4:	add	x0, x0, #0xe41
  4470b8:	bl	401cf0 <gettext@plt>
  4470bc:	bl	401ca0 <printf@plt>
  4470c0:	b	4470e8 <ferror@plt+0x453b8>
  4470c4:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4470c8:	add	x0, x0, #0xe6d
  4470cc:	bl	401cf0 <gettext@plt>
  4470d0:	bl	401ca0 <printf@plt>
  4470d4:	b	4470e8 <ferror@plt+0x453b8>
  4470d8:	ldur	w1, [x29, #-4]
  4470dc:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  4470e0:	add	x0, x0, #0xd76
  4470e4:	bl	401ca0 <printf@plt>
  4470e8:	ldp	x29, x30, [sp, #16]
  4470ec:	add	sp, sp, #0x20
  4470f0:	ret
  4470f4:	sub	sp, sp, #0x40
  4470f8:	stp	x29, x30, [sp, #48]
  4470fc:	add	x29, sp, #0x30
  447100:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  447104:	add	x8, x8, #0x700
  447108:	stur	w0, [x29, #-4]
  44710c:	ldur	w9, [x29, #-4]
  447110:	subs	w9, w9, #0x0
  447114:	mov	w10, w9
  447118:	ubfx	x10, x10, #0, #32
  44711c:	cmp	x10, #0x14
  447120:	stur	x8, [x29, #-16]
  447124:	str	x10, [sp, #24]
  447128:	b.hi	447328 <ferror@plt+0x455f8>  // b.pmore
  44712c:	adrp	x8, 480000 <warn@@Base+0xed44>
  447130:	add	x8, x8, #0x648
  447134:	ldr	x11, [sp, #24]
  447138:	ldrsw	x10, [x8, x11, lsl #2]
  44713c:	add	x9, x8, x10
  447140:	br	x9
  447144:	adrp	x0, 482000 <warn@@Base+0x10d44>
  447148:	add	x0, x0, #0xa48
  44714c:	bl	401cf0 <gettext@plt>
  447150:	ldur	x8, [x29, #-16]
  447154:	ldr	x1, [x8]
  447158:	bl	401910 <fputs@plt>
  44715c:	b	447364 <ferror@plt+0x45634>
  447160:	ldur	x8, [x29, #-16]
  447164:	ldr	x1, [x8]
  447168:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44716c:	add	x0, x0, #0xe85
  447170:	bl	401910 <fputs@plt>
  447174:	b	447364 <ferror@plt+0x45634>
  447178:	ldur	x8, [x29, #-16]
  44717c:	ldr	x1, [x8]
  447180:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447184:	add	x0, x0, #0xe8d
  447188:	bl	401910 <fputs@plt>
  44718c:	b	447364 <ferror@plt+0x45634>
  447190:	ldur	x8, [x29, #-16]
  447194:	ldr	x1, [x8]
  447198:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44719c:	add	x0, x0, #0xea5
  4471a0:	bl	401910 <fputs@plt>
  4471a4:	b	447364 <ferror@plt+0x45634>
  4471a8:	ldur	x8, [x29, #-16]
  4471ac:	ldr	x1, [x8]
  4471b0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4471b4:	add	x0, x0, #0xebd
  4471b8:	bl	401910 <fputs@plt>
  4471bc:	b	447364 <ferror@plt+0x45634>
  4471c0:	ldur	x8, [x29, #-16]
  4471c4:	ldr	x1, [x8]
  4471c8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4471cc:	add	x0, x0, #0xed5
  4471d0:	bl	401910 <fputs@plt>
  4471d4:	b	447364 <ferror@plt+0x45634>
  4471d8:	ldur	x8, [x29, #-16]
  4471dc:	ldr	x1, [x8]
  4471e0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4471e4:	add	x0, x0, #0xeec
  4471e8:	bl	401910 <fputs@plt>
  4471ec:	b	447364 <ferror@plt+0x45634>
  4471f0:	ldur	x8, [x29, #-16]
  4471f4:	ldr	x1, [x8]
  4471f8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4471fc:	add	x0, x0, #0xefa
  447200:	bl	401910 <fputs@plt>
  447204:	b	447364 <ferror@plt+0x45634>
  447208:	ldur	x8, [x29, #-16]
  44720c:	ldr	x1, [x8]
  447210:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447214:	add	x0, x0, #0xf05
  447218:	bl	401910 <fputs@plt>
  44721c:	b	447364 <ferror@plt+0x45634>
  447220:	ldur	x8, [x29, #-16]
  447224:	ldr	x1, [x8]
  447228:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44722c:	add	x0, x0, #0xf0f
  447230:	bl	401910 <fputs@plt>
  447234:	b	447364 <ferror@plt+0x45634>
  447238:	ldur	x8, [x29, #-16]
  44723c:	ldr	x1, [x8]
  447240:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447244:	add	x0, x0, #0xf1a
  447248:	bl	401910 <fputs@plt>
  44724c:	b	447364 <ferror@plt+0x45634>
  447250:	ldur	x8, [x29, #-16]
  447254:	ldr	x1, [x8]
  447258:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44725c:	add	x0, x0, #0xf28
  447260:	bl	401910 <fputs@plt>
  447264:	b	447364 <ferror@plt+0x45634>
  447268:	ldur	x8, [x29, #-16]
  44726c:	ldr	x1, [x8]
  447270:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447274:	add	x0, x0, #0xf34
  447278:	bl	401910 <fputs@plt>
  44727c:	b	447364 <ferror@plt+0x45634>
  447280:	ldur	x8, [x29, #-16]
  447284:	ldr	x1, [x8]
  447288:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44728c:	add	x0, x0, #0xf42
  447290:	bl	401910 <fputs@plt>
  447294:	b	447364 <ferror@plt+0x45634>
  447298:	ldur	x8, [x29, #-16]
  44729c:	ldr	x1, [x8]
  4472a0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4472a4:	add	x0, x0, #0xf54
  4472a8:	bl	401910 <fputs@plt>
  4472ac:	b	447364 <ferror@plt+0x45634>
  4472b0:	ldur	x8, [x29, #-16]
  4472b4:	ldr	x1, [x8]
  4472b8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4472bc:	add	x0, x0, #0xf5f
  4472c0:	bl	401910 <fputs@plt>
  4472c4:	b	447364 <ferror@plt+0x45634>
  4472c8:	ldur	x8, [x29, #-16]
  4472cc:	ldr	x1, [x8]
  4472d0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4472d4:	add	x0, x0, #0xf6a
  4472d8:	bl	401910 <fputs@plt>
  4472dc:	b	447364 <ferror@plt+0x45634>
  4472e0:	ldur	x8, [x29, #-16]
  4472e4:	ldr	x1, [x8]
  4472e8:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4472ec:	add	x0, x0, #0xf75
  4472f0:	bl	401910 <fputs@plt>
  4472f4:	b	447364 <ferror@plt+0x45634>
  4472f8:	ldur	x8, [x29, #-16]
  4472fc:	ldr	x1, [x8]
  447300:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447304:	add	x0, x0, #0xf95
  447308:	bl	401910 <fputs@plt>
  44730c:	b	447364 <ferror@plt+0x45634>
  447310:	ldur	x8, [x29, #-16]
  447314:	ldr	x1, [x8]
  447318:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  44731c:	add	x0, x0, #0xfb5
  447320:	bl	401910 <fputs@plt>
  447324:	b	447364 <ferror@plt+0x45634>
  447328:	ldur	x8, [x29, #-16]
  44732c:	ldr	x0, [x8]
  447330:	adrp	x9, 499000 <warn@@Base+0x27d44>
  447334:	add	x9, x9, #0xd92
  447338:	str	x0, [sp, #16]
  44733c:	mov	x0, x9
  447340:	bl	401cf0 <gettext@plt>
  447344:	ldur	w3, [x29, #-4]
  447348:	ldr	x8, [sp, #16]
  44734c:	str	x0, [sp, #8]
  447350:	mov	x0, x8
  447354:	adrp	x1, 497000 <warn@@Base+0x25d44>
  447358:	add	x1, x1, #0xb09
  44735c:	ldr	x2, [sp, #8]
  447360:	bl	401d10 <fprintf@plt>
  447364:	ldp	x29, x30, [sp, #48]
  447368:	add	sp, sp, #0x40
  44736c:	ret
  447370:	sub	sp, sp, #0x40
  447374:	stp	x29, x30, [sp, #48]
  447378:	add	x29, sp, #0x30
  44737c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  447380:	add	x8, x8, #0x700
  447384:	stur	w0, [x29, #-4]
  447388:	ldur	w9, [x29, #-4]
  44738c:	and	w9, w9, #0x1
  447390:	stur	x8, [x29, #-16]
  447394:	cbz	w9, 4473ac <ferror@plt+0x4567c>
  447398:	ldur	x8, [x29, #-16]
  44739c:	ldr	x1, [x8]
  4473a0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4473a4:	add	x0, x0, #0xfd0
  4473a8:	bl	401910 <fputs@plt>
  4473ac:	ldur	w8, [x29, #-4]
  4473b0:	and	w8, w8, #0x2
  4473b4:	cbz	w8, 4473cc <ferror@plt+0x4569c>
  4473b8:	ldur	x8, [x29, #-16]
  4473bc:	ldr	x1, [x8]
  4473c0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4473c4:	add	x0, x0, #0xfda
  4473c8:	bl	401910 <fputs@plt>
  4473cc:	ldur	w8, [x29, #-4]
  4473d0:	and	w8, w8, #0x2000
  4473d4:	cbz	w8, 4473ec <ferror@plt+0x456bc>
  4473d8:	ldur	x8, [x29, #-16]
  4473dc:	ldr	x1, [x8]
  4473e0:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  4473e4:	add	x0, x0, #0xfe7
  4473e8:	bl	401910 <fputs@plt>
  4473ec:	ldur	w8, [x29, #-4]
  4473f0:	and	w8, w8, #0x4
  4473f4:	cbz	w8, 44740c <ferror@plt+0x456dc>
  4473f8:	ldur	x8, [x29, #-16]
  4473fc:	ldr	x1, [x8]
  447400:	adrp	x0, 49b000 <warn@@Base+0x29d44>
  447404:	add	x0, x0, #0xff4
  447408:	bl	401910 <fputs@plt>
  44740c:	ldur	w8, [x29, #-4]
  447410:	and	w8, w8, #0x8
  447414:	cbz	w8, 44742c <ferror@plt+0x456fc>
  447418:	ldur	x8, [x29, #-16]
  44741c:	ldr	x1, [x8]
  447420:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447424:	add	x0, x0, #0x9
  447428:	bl	401910 <fputs@plt>
  44742c:	ldur	w8, [x29, #-4]
  447430:	and	w8, w8, #0x10
  447434:	cbz	w8, 44744c <ferror@plt+0x4571c>
  447438:	ldur	x8, [x29, #-16]
  44743c:	ldr	x1, [x8]
  447440:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447444:	add	x0, x0, #0x25
  447448:	bl	401910 <fputs@plt>
  44744c:	ldur	w8, [x29, #-4]
  447450:	and	w8, w8, #0x20
  447454:	cbz	w8, 44746c <ferror@plt+0x4573c>
  447458:	ldur	x8, [x29, #-16]
  44745c:	ldr	x1, [x8]
  447460:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447464:	add	x0, x0, #0x30
  447468:	bl	401910 <fputs@plt>
  44746c:	ldur	w8, [x29, #-4]
  447470:	and	w8, w8, #0x40
  447474:	cbz	w8, 44748c <ferror@plt+0x4575c>
  447478:	ldur	x8, [x29, #-16]
  44747c:	ldr	x1, [x8]
  447480:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447484:	add	x0, x0, #0x3e
  447488:	bl	401910 <fputs@plt>
  44748c:	ldur	w8, [x29, #-4]
  447490:	and	w8, w8, #0x80
  447494:	cbz	w8, 4474ac <ferror@plt+0x4577c>
  447498:	ldur	x8, [x29, #-16]
  44749c:	ldr	x1, [x8]
  4474a0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4474a4:	add	x0, x0, #0x47
  4474a8:	bl	401910 <fputs@plt>
  4474ac:	ldur	w8, [x29, #-4]
  4474b0:	and	w8, w8, #0x100
  4474b4:	cbz	w8, 4474cc <ferror@plt+0x4579c>
  4474b8:	ldur	x8, [x29, #-16]
  4474bc:	ldr	x1, [x8]
  4474c0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4474c4:	add	x0, x0, #0x57
  4474c8:	bl	401910 <fputs@plt>
  4474cc:	ldur	w8, [x29, #-4]
  4474d0:	and	w8, w8, #0x200
  4474d4:	cbz	w8, 4474ec <ferror@plt+0x457bc>
  4474d8:	ldur	x8, [x29, #-16]
  4474dc:	ldr	x1, [x8]
  4474e0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4474e4:	add	x0, x0, #0x60
  4474e8:	bl	401910 <fputs@plt>
  4474ec:	ldur	w8, [x29, #-4]
  4474f0:	and	w8, w8, #0x400
  4474f4:	cbz	w8, 44750c <ferror@plt+0x457dc>
  4474f8:	ldur	x8, [x29, #-16]
  4474fc:	ldr	x1, [x8]
  447500:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447504:	add	x0, x0, #0x6a
  447508:	bl	401910 <fputs@plt>
  44750c:	ldur	w8, [x29, #-4]
  447510:	and	w8, w8, #0x800
  447514:	cbz	w8, 44752c <ferror@plt+0x457fc>
  447518:	ldur	x8, [x29, #-16]
  44751c:	ldr	x1, [x8]
  447520:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447524:	add	x0, x0, #0x77
  447528:	bl	401910 <fputs@plt>
  44752c:	ldur	w8, [x29, #-4]
  447530:	and	w8, w8, #0x1000
  447534:	cbz	w8, 44754c <ferror@plt+0x4581c>
  447538:	ldur	x8, [x29, #-16]
  44753c:	ldr	x1, [x8]
  447540:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447544:	add	x0, x0, #0x87
  447548:	bl	401910 <fputs@plt>
  44754c:	ldur	w8, [x29, #-4]
  447550:	and	w8, w8, #0x4000
  447554:	cbz	w8, 44756c <ferror@plt+0x4583c>
  447558:	ldur	x8, [x29, #-16]
  44755c:	ldr	x1, [x8]
  447560:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447564:	add	x0, x0, #0x91
  447568:	bl	401910 <fputs@plt>
  44756c:	ldur	w8, [x29, #-4]
  447570:	and	w8, w8, #0x8000
  447574:	cbz	w8, 44758c <ferror@plt+0x4585c>
  447578:	ldur	x8, [x29, #-16]
  44757c:	ldr	x1, [x8]
  447580:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447584:	add	x0, x0, #0xa0
  447588:	bl	401910 <fputs@plt>
  44758c:	ldur	w8, [x29, #-4]
  447590:	and	w8, w8, #0x20000
  447594:	cbz	w8, 4475ac <ferror@plt+0x4587c>
  447598:	ldur	x8, [x29, #-16]
  44759c:	ldr	x1, [x8]
  4475a0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4475a4:	add	x0, x0, #0xaa
  4475a8:	bl	401910 <fputs@plt>
  4475ac:	ldur	w8, [x29, #-4]
  4475b0:	and	w8, w8, #0x40000
  4475b4:	cbz	w8, 4475cc <ferror@plt+0x4589c>
  4475b8:	ldur	x8, [x29, #-16]
  4475bc:	ldr	x1, [x8]
  4475c0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4475c4:	add	x0, x0, #0xb5
  4475c8:	bl	401910 <fputs@plt>
  4475cc:	ldur	w8, [x29, #-4]
  4475d0:	and	w8, w8, #0x80000
  4475d4:	cbz	w8, 4475ec <ferror@plt+0x458bc>
  4475d8:	ldur	x8, [x29, #-16]
  4475dc:	ldr	x1, [x8]
  4475e0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4475e4:	add	x0, x0, #0xc8
  4475e8:	bl	401910 <fputs@plt>
  4475ec:	ldur	w8, [x29, #-4]
  4475f0:	and	w8, w8, #0x100000
  4475f4:	cbz	w8, 44760c <ferror@plt+0x458dc>
  4475f8:	ldur	x8, [x29, #-16]
  4475fc:	ldr	x1, [x8]
  447600:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447604:	add	x0, x0, #0xdb
  447608:	bl	401910 <fputs@plt>
  44760c:	ldur	w8, [x29, #-4]
  447610:	and	w8, w8, #0x200000
  447614:	cbz	w8, 44762c <ferror@plt+0x458fc>
  447618:	ldur	x8, [x29, #-16]
  44761c:	ldr	x1, [x8]
  447620:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447624:	add	x0, x0, #0xee
  447628:	bl	401910 <fputs@plt>
  44762c:	ldur	w8, [x29, #-4]
  447630:	cbnz	w8, 447670 <ferror@plt+0x45940>
  447634:	ldur	x8, [x29, #-16]
  447638:	ldr	x0, [x8]
  44763c:	adrp	x9, 482000 <warn@@Base+0x10d44>
  447640:	add	x9, x9, #0xa48
  447644:	str	x0, [sp, #24]
  447648:	mov	x0, x9
  44764c:	bl	401cf0 <gettext@plt>
  447650:	ldr	x8, [sp, #24]
  447654:	str	x0, [sp, #16]
  447658:	mov	x0, x8
  44765c:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  447660:	add	x1, x1, #0x102
  447664:	ldr	x2, [sp, #16]
  447668:	bl	401d10 <fprintf@plt>
  44766c:	b	4476c4 <ferror@plt+0x45994>
  447670:	ldur	w8, [x29, #-4]
  447674:	mov	w9, #0xffc10000            	// #-4128768
  447678:	and	w8, w8, w9
  44767c:	cbz	w8, 4476c4 <ferror@plt+0x45994>
  447680:	ldur	x8, [x29, #-16]
  447684:	ldr	x0, [x8]
  447688:	adrp	x9, 499000 <warn@@Base+0x27d44>
  44768c:	add	x9, x9, #0xd92
  447690:	str	x0, [sp, #8]
  447694:	mov	x0, x9
  447698:	bl	401cf0 <gettext@plt>
  44769c:	ldur	w10, [x29, #-4]
  4476a0:	mov	w11, #0xffc10000            	// #-4128768
  4476a4:	and	w3, w10, w11
  4476a8:	ldr	x8, [sp, #8]
  4476ac:	str	x0, [sp]
  4476b0:	mov	x0, x8
  4476b4:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  4476b8:	add	x1, x1, #0x107
  4476bc:	ldr	x2, [sp]
  4476c0:	bl	401d10 <fprintf@plt>
  4476c4:	ldp	x29, x30, [sp, #48]
  4476c8:	add	sp, sp, #0x40
  4476cc:	ret
  4476d0:	sub	sp, sp, #0x90
  4476d4:	stp	x29, x30, [sp, #128]
  4476d8:	add	x29, sp, #0x80
  4476dc:	adrp	x8, 485000 <warn@@Base+0x13d44>
  4476e0:	add	x8, x8, #0x4d3
  4476e4:	mov	w9, #0x6                   	// #6
  4476e8:	adrp	x10, 485000 <warn@@Base+0x13d44>
  4476ec:	add	x10, x10, #0x4d4
  4476f0:	mov	x11, #0xfff0                	// #65520
  4476f4:	adrp	x12, 4bd000 <warn@@Base+0x4bd44>
  4476f8:	add	x12, x12, #0x8e4
  4476fc:	stur	x0, [x29, #-16]
  447700:	stur	x1, [x29, #-24]
  447704:	stur	x2, [x29, #-32]
  447708:	stur	x3, [x29, #-40]
  44770c:	mov	x0, x8
  447710:	stur	w9, [x29, #-60]
  447714:	str	x10, [sp, #56]
  447718:	str	x11, [sp, #48]
  44771c:	str	x12, [sp, #40]
  447720:	bl	401ca0 <printf@plt>
  447724:	ldur	x8, [x29, #-32]
  447728:	mov	x0, x8
  44772c:	ldur	w1, [x29, #-60]
  447730:	bl	40b080 <ferror@plt+0x9350>
  447734:	ldr	x8, [sp, #56]
  447738:	mov	x0, x8
  44773c:	bl	401ca0 <printf@plt>
  447740:	ldur	x8, [x29, #-32]
  447744:	ldur	x10, [x29, #-24]
  447748:	ldr	x11, [sp, #48]
  44774c:	add	x10, x10, x11
  447750:	cmp	x8, x10
  447754:	b.cs	447780 <ferror@plt+0x45a50>  // b.hs, b.nlast
  447758:	ldur	x8, [x29, #-32]
  44775c:	ldur	x9, [x29, #-24]
  447760:	subs	x8, x8, x9
  447764:	mov	x9, #0x7ff0                	// #32752
  447768:	subs	x8, x8, x9
  44776c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447770:	add	x0, x0, #0x111
  447774:	mov	w1, w8
  447778:	bl	401ca0 <printf@plt>
  44777c:	b	447794 <ferror@plt+0x45a64>
  447780:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447784:	add	x0, x0, #0x119
  447788:	adrp	x1, 497000 <warn@@Base+0x25d44>
  44778c:	add	x1, x1, #0x6b8
  447790:	bl	401ca0 <printf@plt>
  447794:	adrp	x0, 485000 <warn@@Base+0x13d44>
  447798:	add	x0, x0, #0x4d4
  44779c:	bl	401ca0 <printf@plt>
  4477a0:	ldur	x8, [x29, #-16]
  4477a4:	cbnz	x8, 4477f0 <ferror@plt+0x45ac0>
  4477a8:	ldr	x8, [sp, #40]
  4477ac:	ldr	w9, [x8]
  4477b0:	mov	w10, #0x10                  	// #16
  4477b4:	mov	w11, #0x8                   	// #8
  4477b8:	cmp	w9, #0x0
  4477bc:	csel	w1, w11, w10, ne  // ne = any
  4477c0:	adrp	x0, 484000 <warn@@Base+0x12d44>
  4477c4:	add	x0, x0, #0x57b
  4477c8:	str	w1, [sp, #36]
  4477cc:	bl	401cf0 <gettext@plt>
  4477d0:	adrp	x8, 486000 <warn@@Base+0x14d44>
  4477d4:	add	x8, x8, #0xb0f
  4477d8:	str	x0, [sp, #24]
  4477dc:	mov	x0, x8
  4477e0:	ldr	w1, [sp, #36]
  4477e4:	ldr	x2, [sp, #24]
  4477e8:	bl	401ca0 <printf@plt>
  4477ec:	b	4478f8 <ferror@plt+0x45bc8>
  4477f0:	ldur	x8, [x29, #-16]
  4477f4:	ldur	x9, [x29, #-32]
  4477f8:	add	x8, x8, x9
  4477fc:	ldur	x9, [x29, #-24]
  447800:	mov	x10, xzr
  447804:	subs	x9, x10, x9
  447808:	add	x8, x8, x9
  44780c:	stur	x8, [x29, #-56]
  447810:	ldur	x8, [x29, #-56]
  447814:	ldr	x9, [sp, #40]
  447818:	ldr	w11, [x9]
  44781c:	mov	w12, #0x8                   	// #8
  447820:	mov	w13, #0x4                   	// #4
  447824:	cmp	w11, #0x0
  447828:	csel	w11, w13, w12, ne  // ne = any
  44782c:	mov	w0, w11
  447830:	sxtw	x10, w0
  447834:	add	x8, x8, x10
  447838:	ldur	x10, [x29, #-40]
  44783c:	cmp	x8, x10
  447840:	b.ls	4478a4 <ferror@plt+0x45b74>  // b.plast
  447844:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447848:	add	x0, x0, #0x11e
  44784c:	bl	401cf0 <gettext@plt>
  447850:	bl	4712bc <warn@@Base>
  447854:	ldr	x8, [sp, #40]
  447858:	ldr	w9, [x8]
  44785c:	mov	w10, #0x10                  	// #16
  447860:	mov	w11, #0x8                   	// #8
  447864:	cmp	w9, #0x0
  447868:	csel	w1, w11, w10, ne  // ne = any
  44786c:	adrp	x0, 480000 <warn@@Base+0xed44>
  447870:	add	x0, x0, #0xaac
  447874:	str	w1, [sp, #20]
  447878:	bl	401cf0 <gettext@plt>
  44787c:	adrp	x8, 486000 <warn@@Base+0x14d44>
  447880:	add	x8, x8, #0xb0f
  447884:	str	x0, [sp, #8]
  447888:	mov	x0, x8
  44788c:	ldr	w1, [sp, #20]
  447890:	ldr	x2, [sp, #8]
  447894:	bl	401ca0 <printf@plt>
  447898:	mov	x8, #0xffffffffffffffff    	// #-1
  44789c:	stur	x8, [x29, #-8]
  4478a0:	b	44791c <ferror@plt+0x45bec>
  4478a4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4478a8:	add	x8, x8, #0x578
  4478ac:	ldr	x8, [x8]
  4478b0:	ldur	x9, [x29, #-16]
  4478b4:	ldur	x10, [x29, #-32]
  4478b8:	add	x9, x9, x10
  4478bc:	ldur	x10, [x29, #-24]
  4478c0:	mov	x11, xzr
  4478c4:	subs	x10, x11, x10
  4478c8:	add	x0, x9, x10
  4478cc:	ldr	x9, [sp, #40]
  4478d0:	ldr	w12, [x9]
  4478d4:	mov	w13, #0x8                   	// #8
  4478d8:	mov	w14, #0x4                   	// #4
  4478dc:	cmp	w12, #0x0
  4478e0:	csel	w1, w14, w13, ne  // ne = any
  4478e4:	blr	x8
  4478e8:	stur	x0, [x29, #-48]
  4478ec:	ldur	x0, [x29, #-48]
  4478f0:	mov	w1, #0x6                   	// #6
  4478f4:	bl	40b080 <ferror@plt+0x9350>
  4478f8:	ldur	x8, [x29, #-32]
  4478fc:	ldr	x9, [sp, #40]
  447900:	ldr	w10, [x9]
  447904:	mov	w11, #0x8                   	// #8
  447908:	mov	w12, #0x4                   	// #4
  44790c:	cmp	w10, #0x0
  447910:	csel	w10, w12, w11, ne  // ne = any
  447914:	add	x8, x8, w10, sxtw
  447918:	stur	x8, [x29, #-8]
  44791c:	ldur	x0, [x29, #-8]
  447920:	ldp	x29, x30, [sp, #128]
  447924:	add	sp, sp, #0x90
  447928:	ret
  44792c:	sub	sp, sp, #0x20
  447930:	str	x0, [sp, #16]
  447934:	str	w1, [sp, #12]
  447938:	ldr	x8, [sp, #16]
  44793c:	ldr	x8, [x8, #112]
  447940:	cbnz	x8, 447950 <ferror@plt+0x45c20>
  447944:	mov	x8, xzr
  447948:	str	x8, [sp, #24]
  44794c:	b	4479c0 <ferror@plt+0x45c90>
  447950:	str	wzr, [sp, #8]
  447954:	ldr	w8, [sp, #8]
  447958:	ldr	x9, [sp, #16]
  44795c:	ldr	w10, [x9, #100]
  447960:	cmp	w8, w10
  447964:	b.cs	4479b8 <ferror@plt+0x45c88>  // b.hs, b.nlast
  447968:	ldr	x8, [sp, #16]
  44796c:	ldr	x8, [x8, #112]
  447970:	ldr	w9, [sp, #8]
  447974:	mov	w10, w9
  447978:	mov	x11, #0x50                  	// #80
  44797c:	mul	x10, x11, x10
  447980:	add	x8, x8, x10
  447984:	str	x8, [sp]
  447988:	ldr	x8, [sp]
  44798c:	ldr	w9, [x8, #4]
  447990:	ldr	w12, [sp, #12]
  447994:	cmp	w9, w12
  447998:	b.ne	4479a8 <ferror@plt+0x45c78>  // b.any
  44799c:	ldr	x8, [sp]
  4479a0:	str	x8, [sp, #24]
  4479a4:	b	4479c0 <ferror@plt+0x45c90>
  4479a8:	ldr	w8, [sp, #8]
  4479ac:	add	w8, w8, #0x1
  4479b0:	str	w8, [sp, #8]
  4479b4:	b	447954 <ferror@plt+0x45c24>
  4479b8:	mov	x8, xzr
  4479bc:	str	x8, [sp, #24]
  4479c0:	ldr	x0, [sp, #24]
  4479c4:	add	sp, sp, #0x20
  4479c8:	ret
  4479cc:	sub	sp, sp, #0x30
  4479d0:	stp	x29, x30, [sp, #32]
  4479d4:	add	x29, sp, #0x20
  4479d8:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4479dc:	add	x8, x8, #0x6b8
  4479e0:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  4479e4:	add	x9, x9, #0x163
  4479e8:	stur	w0, [x29, #-4]
  4479ec:	ldur	w10, [x29, #-4]
  4479f0:	str	x8, [sp, #16]
  4479f4:	str	x9, [sp, #8]
  4479f8:	cbz	w10, 447aec <ferror@plt+0x45dbc>
  4479fc:	mov	w8, #0x1                   	// #1
  447a00:	stur	w8, [x29, #-8]
  447a04:	ldur	w8, [x29, #-4]
  447a08:	and	w8, w8, #0x1
  447a0c:	cbz	w8, 447a2c <ferror@plt+0x45cfc>
  447a10:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  447a14:	add	x8, x8, #0x700
  447a18:	ldr	x1, [x8]
  447a1c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447a20:	add	x0, x0, #0x157
  447a24:	bl	401910 <fputs@plt>
  447a28:	stur	wzr, [x29, #-8]
  447a2c:	ldur	w8, [x29, #-4]
  447a30:	and	w8, w8, #0x2
  447a34:	cbz	w8, 447a5c <ferror@plt+0x45d2c>
  447a38:	ldur	w8, [x29, #-8]
  447a3c:	cmp	w8, #0x0
  447a40:	ldr	x9, [sp, #16]
  447a44:	ldr	x10, [sp, #8]
  447a48:	csel	x1, x9, x10, ne  // ne = any
  447a4c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447a50:	add	x0, x0, #0x15c
  447a54:	bl	401ca0 <printf@plt>
  447a58:	stur	wzr, [x29, #-8]
  447a5c:	ldur	w8, [x29, #-4]
  447a60:	and	w8, w8, #0x4
  447a64:	cbz	w8, 447a8c <ferror@plt+0x45d5c>
  447a68:	ldur	w8, [x29, #-8]
  447a6c:	cmp	w8, #0x0
  447a70:	ldr	x9, [sp, #16]
  447a74:	ldr	x10, [sp, #8]
  447a78:	csel	x1, x9, x10, ne  // ne = any
  447a7c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447a80:	add	x0, x0, #0x165
  447a84:	bl	401ca0 <printf@plt>
  447a88:	stur	wzr, [x29, #-8]
  447a8c:	ldur	w8, [x29, #-4]
  447a90:	and	w8, w8, #0x8
  447a94:	cbz	w8, 447abc <ferror@plt+0x45d8c>
  447a98:	ldur	w8, [x29, #-8]
  447a9c:	cmp	w8, #0x0
  447aa0:	ldr	x9, [sp, #16]
  447aa4:	ldr	x10, [sp, #8]
  447aa8:	csel	x1, x9, x10, ne  // ne = any
  447aac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447ab0:	add	x0, x0, #0x16c
  447ab4:	bl	401ca0 <printf@plt>
  447ab8:	stur	wzr, [x29, #-8]
  447abc:	ldur	w8, [x29, #-4]
  447ac0:	and	w8, w8, #0x10
  447ac4:	cbz	w8, 447ae8 <ferror@plt+0x45db8>
  447ac8:	ldur	w8, [x29, #-8]
  447acc:	cmp	w8, #0x0
  447ad0:	ldr	x9, [sp, #16]
  447ad4:	ldr	x10, [sp, #8]
  447ad8:	csel	x1, x9, x10, ne  // ne = any
  447adc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447ae0:	add	x0, x0, #0x173
  447ae4:	bl	401ca0 <printf@plt>
  447ae8:	b	447b04 <ferror@plt+0x45dd4>
  447aec:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  447af0:	add	x8, x8, #0x700
  447af4:	ldr	x1, [x8]
  447af8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  447afc:	add	x0, x0, #0x7ee
  447b00:	bl	401910 <fputs@plt>
  447b04:	ldp	x29, x30, [sp, #32]
  447b08:	add	sp, sp, #0x30
  447b0c:	ret
  447b10:	sub	sp, sp, #0x60
  447b14:	stp	x29, x30, [sp, #80]
  447b18:	add	x29, sp, #0x50
  447b1c:	adrp	x8, 485000 <warn@@Base+0x13d44>
  447b20:	add	x8, x8, #0x4d3
  447b24:	mov	w9, #0x6                   	// #6
  447b28:	adrp	x10, 485000 <warn@@Base+0x13d44>
  447b2c:	add	x10, x10, #0x4d4
  447b30:	adrp	x11, 4bd000 <warn@@Base+0x4bd44>
  447b34:	add	x11, x11, #0x8e4
  447b38:	stur	x0, [x29, #-8]
  447b3c:	stur	x1, [x29, #-16]
  447b40:	stur	x2, [x29, #-24]
  447b44:	mov	x0, x8
  447b48:	stur	w9, [x29, #-36]
  447b4c:	str	x10, [sp, #32]
  447b50:	str	x11, [sp, #24]
  447b54:	bl	401ca0 <printf@plt>
  447b58:	ldur	x8, [x29, #-24]
  447b5c:	mov	x0, x8
  447b60:	ldur	w1, [x29, #-36]
  447b64:	bl	40b080 <ferror@plt+0x9350>
  447b68:	ldr	x8, [sp, #32]
  447b6c:	mov	x0, x8
  447b70:	bl	401ca0 <printf@plt>
  447b74:	ldur	x8, [x29, #-8]
  447b78:	cbnz	x8, 447bc4 <ferror@plt+0x45e94>
  447b7c:	ldr	x8, [sp, #24]
  447b80:	ldr	w9, [x8]
  447b84:	mov	w10, #0x10                  	// #16
  447b88:	mov	w11, #0x8                   	// #8
  447b8c:	cmp	w9, #0x0
  447b90:	csel	w1, w11, w10, ne  // ne = any
  447b94:	adrp	x0, 484000 <warn@@Base+0x12d44>
  447b98:	add	x0, x0, #0x57b
  447b9c:	str	w1, [sp, #20]
  447ba0:	bl	401cf0 <gettext@plt>
  447ba4:	adrp	x8, 486000 <warn@@Base+0x14d44>
  447ba8:	add	x8, x8, #0xb0f
  447bac:	str	x0, [sp, #8]
  447bb0:	mov	x0, x8
  447bb4:	ldr	w1, [sp, #20]
  447bb8:	ldr	x2, [sp, #8]
  447bbc:	bl	401ca0 <printf@plt>
  447bc0:	b	447c18 <ferror@plt+0x45ee8>
  447bc4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  447bc8:	add	x8, x8, #0x578
  447bcc:	ldr	x8, [x8]
  447bd0:	ldur	x9, [x29, #-8]
  447bd4:	ldur	x10, [x29, #-24]
  447bd8:	add	x9, x9, x10
  447bdc:	ldur	x10, [x29, #-16]
  447be0:	mov	x11, xzr
  447be4:	subs	x10, x11, x10
  447be8:	add	x0, x9, x10
  447bec:	ldr	x9, [sp, #24]
  447bf0:	ldr	w12, [x9]
  447bf4:	mov	w13, #0x8                   	// #8
  447bf8:	mov	w14, #0x4                   	// #4
  447bfc:	cmp	w12, #0x0
  447c00:	csel	w1, w14, w13, ne  // ne = any
  447c04:	blr	x8
  447c08:	stur	x0, [x29, #-32]
  447c0c:	ldur	x0, [x29, #-32]
  447c10:	mov	w1, #0x6                   	// #6
  447c14:	bl	40b080 <ferror@plt+0x9350>
  447c18:	ldur	x8, [x29, #-24]
  447c1c:	ldr	x9, [sp, #24]
  447c20:	ldr	w10, [x9]
  447c24:	mov	w11, #0x8                   	// #8
  447c28:	mov	w12, #0x4                   	// #4
  447c2c:	cmp	w10, #0x0
  447c30:	csel	w10, w12, w11, ne  // ne = any
  447c34:	add	x0, x8, w10, sxtw
  447c38:	ldp	x29, x30, [sp, #80]
  447c3c:	add	sp, sp, #0x60
  447c40:	ret
  447c44:	sub	sp, sp, #0x30
  447c48:	stp	x29, x30, [sp, #32]
  447c4c:	add	x29, sp, #0x20
  447c50:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  447c54:	add	x8, x8, #0x700
  447c58:	adrp	x9, 497000 <warn@@Base+0x25d44>
  447c5c:	add	x9, x9, #0x6b8
  447c60:	adrp	x10, 49c000 <warn@@Base+0x2ad44>
  447c64:	add	x10, x10, #0x163
  447c68:	stur	w0, [x29, #-4]
  447c6c:	ldur	w11, [x29, #-4]
  447c70:	str	x8, [sp, #16]
  447c74:	str	x9, [sp, #8]
  447c78:	str	x10, [sp]
  447c7c:	cbz	w11, 447f80 <ferror@plt+0x46250>
  447c80:	mov	w8, #0x1                   	// #1
  447c84:	stur	w8, [x29, #-8]
  447c88:	ldur	w8, [x29, #-4]
  447c8c:	and	w8, w8, #0x1
  447c90:	cbz	w8, 447cac <ferror@plt+0x45f7c>
  447c94:	ldr	x8, [sp, #16]
  447c98:	ldr	x1, [x8]
  447c9c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447ca0:	add	x0, x0, #0x57c
  447ca4:	bl	401910 <fputs@plt>
  447ca8:	stur	wzr, [x29, #-8]
  447cac:	ldur	w8, [x29, #-4]
  447cb0:	and	w8, w8, #0x2
  447cb4:	cbz	w8, 447cdc <ferror@plt+0x45fac>
  447cb8:	ldur	w8, [x29, #-8]
  447cbc:	cmp	w8, #0x0
  447cc0:	ldr	x9, [sp, #8]
  447cc4:	ldr	x10, [sp]
  447cc8:	csel	x1, x9, x10, ne  // ne = any
  447ccc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447cd0:	add	x0, x0, #0x582
  447cd4:	bl	401ca0 <printf@plt>
  447cd8:	stur	wzr, [x29, #-8]
  447cdc:	ldur	w8, [x29, #-4]
  447ce0:	and	w8, w8, #0x4
  447ce4:	cbz	w8, 447d0c <ferror@plt+0x45fdc>
  447ce8:	ldur	w8, [x29, #-8]
  447cec:	cmp	w8, #0x0
  447cf0:	ldr	x9, [sp, #8]
  447cf4:	ldr	x10, [sp]
  447cf8:	csel	x1, x9, x10, ne  // ne = any
  447cfc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447d00:	add	x0, x0, #0x58a
  447d04:	bl	401ca0 <printf@plt>
  447d08:	stur	wzr, [x29, #-8]
  447d0c:	ldur	w8, [x29, #-4]
  447d10:	and	w8, w8, #0x8
  447d14:	cbz	w8, 447d3c <ferror@plt+0x4600c>
  447d18:	ldur	w8, [x29, #-8]
  447d1c:	cmp	w8, #0x0
  447d20:	ldr	x9, [sp, #8]
  447d24:	ldr	x10, [sp]
  447d28:	csel	x1, x9, x10, ne  // ne = any
  447d2c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447d30:	add	x0, x0, #0x593
  447d34:	bl	401ca0 <printf@plt>
  447d38:	stur	wzr, [x29, #-8]
  447d3c:	ldur	w8, [x29, #-4]
  447d40:	and	w8, w8, #0x10
  447d44:	cbz	w8, 447d6c <ferror@plt+0x4603c>
  447d48:	ldur	w8, [x29, #-8]
  447d4c:	cmp	w8, #0x0
  447d50:	ldr	x9, [sp, #8]
  447d54:	ldr	x10, [sp]
  447d58:	csel	x1, x9, x10, ne  // ne = any
  447d5c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447d60:	add	x0, x0, #0x59c
  447d64:	bl	401ca0 <printf@plt>
  447d68:	stur	wzr, [x29, #-8]
  447d6c:	ldur	w8, [x29, #-4]
  447d70:	and	w8, w8, #0x20
  447d74:	cbz	w8, 447d9c <ferror@plt+0x4606c>
  447d78:	ldur	w8, [x29, #-8]
  447d7c:	cmp	w8, #0x0
  447d80:	ldr	x9, [sp, #8]
  447d84:	ldr	x10, [sp]
  447d88:	csel	x1, x9, x10, ne  // ne = any
  447d8c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447d90:	add	x0, x0, #0x5a3
  447d94:	bl	401ca0 <printf@plt>
  447d98:	stur	wzr, [x29, #-8]
  447d9c:	ldur	w8, [x29, #-4]
  447da0:	and	w8, w8, #0x40
  447da4:	cbz	w8, 447dcc <ferror@plt+0x4609c>
  447da8:	ldur	w8, [x29, #-8]
  447dac:	cmp	w8, #0x0
  447db0:	ldr	x9, [sp, #8]
  447db4:	ldr	x10, [sp]
  447db8:	csel	x1, x9, x10, ne  // ne = any
  447dbc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447dc0:	add	x0, x0, #0x5a9
  447dc4:	bl	401ca0 <printf@plt>
  447dc8:	stur	wzr, [x29, #-8]
  447dcc:	ldur	w8, [x29, #-4]
  447dd0:	and	w8, w8, #0x80
  447dd4:	cbz	w8, 447dfc <ferror@plt+0x460cc>
  447dd8:	ldur	w8, [x29, #-8]
  447ddc:	cmp	w8, #0x0
  447de0:	ldr	x9, [sp, #8]
  447de4:	ldr	x10, [sp]
  447de8:	csel	x1, x9, x10, ne  // ne = any
  447dec:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447df0:	add	x0, x0, #0x5b0
  447df4:	bl	401ca0 <printf@plt>
  447df8:	stur	wzr, [x29, #-8]
  447dfc:	ldur	w8, [x29, #-4]
  447e00:	and	w8, w8, #0x100
  447e04:	cbz	w8, 447e2c <ferror@plt+0x460fc>
  447e08:	ldur	w8, [x29, #-8]
  447e0c:	cmp	w8, #0x0
  447e10:	ldr	x9, [sp, #8]
  447e14:	ldr	x10, [sp]
  447e18:	csel	x1, x9, x10, ne  // ne = any
  447e1c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447e20:	add	x0, x0, #0x5bd
  447e24:	bl	401ca0 <printf@plt>
  447e28:	stur	wzr, [x29, #-8]
  447e2c:	ldur	w8, [x29, #-4]
  447e30:	and	w8, w8, #0x400
  447e34:	cbz	w8, 447e5c <ferror@plt+0x4612c>
  447e38:	ldur	w8, [x29, #-8]
  447e3c:	cmp	w8, #0x0
  447e40:	ldr	x9, [sp, #8]
  447e44:	ldr	x10, [sp]
  447e48:	csel	x1, x9, x10, ne  // ne = any
  447e4c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447e50:	add	x0, x0, #0x5c4
  447e54:	bl	401ca0 <printf@plt>
  447e58:	stur	wzr, [x29, #-8]
  447e5c:	ldur	w8, [x29, #-4]
  447e60:	and	w8, w8, #0x800
  447e64:	cbz	w8, 447e8c <ferror@plt+0x4615c>
  447e68:	ldur	w8, [x29, #-8]
  447e6c:	cmp	w8, #0x0
  447e70:	ldr	x9, [sp, #8]
  447e74:	ldr	x10, [sp]
  447e78:	csel	x1, x9, x10, ne  // ne = any
  447e7c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447e80:	add	x0, x0, #0x5cb
  447e84:	bl	401ca0 <printf@plt>
  447e88:	stur	wzr, [x29, #-8]
  447e8c:	ldur	w8, [x29, #-4]
  447e90:	and	w8, w8, #0x1000
  447e94:	cbz	w8, 447ebc <ferror@plt+0x4618c>
  447e98:	ldur	w8, [x29, #-8]
  447e9c:	cmp	w8, #0x0
  447ea0:	ldr	x9, [sp, #8]
  447ea4:	ldr	x10, [sp]
  447ea8:	csel	x1, x9, x10, ne  // ne = any
  447eac:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447eb0:	add	x0, x0, #0x5d1
  447eb4:	bl	401ca0 <printf@plt>
  447eb8:	stur	wzr, [x29, #-8]
  447ebc:	ldur	w8, [x29, #-4]
  447ec0:	and	w8, w8, #0x2000
  447ec4:	cbz	w8, 447eec <ferror@plt+0x461bc>
  447ec8:	ldur	w8, [x29, #-8]
  447ecc:	cmp	w8, #0x0
  447ed0:	ldr	x9, [sp, #8]
  447ed4:	ldr	x10, [sp]
  447ed8:	csel	x1, x9, x10, ne  // ne = any
  447edc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447ee0:	add	x0, x0, #0x5da
  447ee4:	bl	401ca0 <printf@plt>
  447ee8:	stur	wzr, [x29, #-8]
  447eec:	ldur	w8, [x29, #-4]
  447ef0:	and	w8, w8, #0x4000
  447ef4:	cbz	w8, 447f1c <ferror@plt+0x461ec>
  447ef8:	ldur	w8, [x29, #-8]
  447efc:	cmp	w8, #0x0
  447f00:	ldr	x9, [sp, #8]
  447f04:	ldr	x10, [sp]
  447f08:	csel	x1, x9, x10, ne  // ne = any
  447f0c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447f10:	add	x0, x0, #0x5e2
  447f14:	bl	401ca0 <printf@plt>
  447f18:	stur	wzr, [x29, #-8]
  447f1c:	ldur	w8, [x29, #-4]
  447f20:	and	w8, w8, #0x8000
  447f24:	cbz	w8, 447f4c <ferror@plt+0x4621c>
  447f28:	ldur	w8, [x29, #-8]
  447f2c:	cmp	w8, #0x0
  447f30:	ldr	x9, [sp, #8]
  447f34:	ldr	x10, [sp]
  447f38:	csel	x1, x9, x10, ne  // ne = any
  447f3c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447f40:	add	x0, x0, #0x5eb
  447f44:	bl	401ca0 <printf@plt>
  447f48:	stur	wzr, [x29, #-8]
  447f4c:	ldur	w8, [x29, #-4]
  447f50:	and	w8, w8, #0x10000
  447f54:	cbz	w8, 447f7c <ferror@plt+0x4624c>
  447f58:	ldur	w8, [x29, #-8]
  447f5c:	cmp	w8, #0x0
  447f60:	ldr	x9, [sp, #8]
  447f64:	ldr	x10, [sp]
  447f68:	csel	x1, x9, x10, ne  // ne = any
  447f6c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  447f70:	add	x0, x0, #0x5f1
  447f74:	bl	401ca0 <printf@plt>
  447f78:	stur	wzr, [x29, #-8]
  447f7c:	b	447f90 <ferror@plt+0x46260>
  447f80:	ldr	x8, [sp, #16]
  447f84:	ldr	x1, [x8]
  447f88:	mov	w0, #0x30                  	// #48
  447f8c:	bl	4019a0 <fputc@plt>
  447f90:	ldr	x8, [sp, #16]
  447f94:	ldr	x1, [x8]
  447f98:	mov	w0, #0xa                   	// #10
  447f9c:	bl	4019a0 <fputc@plt>
  447fa0:	ldp	x29, x30, [sp, #32]
  447fa4:	add	sp, sp, #0x30
  447fa8:	ret
  447fac:	sub	sp, sp, #0x30
  447fb0:	stp	x29, x30, [sp, #32]
  447fb4:	add	x29, sp, #0x20
  447fb8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  447fbc:	add	x8, x8, #0x700
  447fc0:	adrp	x9, 497000 <warn@@Base+0x25d44>
  447fc4:	add	x9, x9, #0x6b8
  447fc8:	adrp	x10, 49c000 <warn@@Base+0x2ad44>
  447fcc:	add	x10, x10, #0x163
  447fd0:	stur	w0, [x29, #-4]
  447fd4:	ldur	w11, [x29, #-4]
  447fd8:	str	x8, [sp, #16]
  447fdc:	str	x9, [sp, #8]
  447fe0:	str	x10, [sp]
  447fe4:	cbz	w11, 4481f8 <ferror@plt+0x464c8>
  447fe8:	mov	w8, #0x1                   	// #1
  447fec:	stur	w8, [x29, #-8]
  447ff0:	ldur	w8, [x29, #-4]
  447ff4:	and	w8, w8, #0x1
  447ff8:	cbz	w8, 448014 <ferror@plt+0x462e4>
  447ffc:	ldr	x8, [sp, #16]
  448000:	ldr	x1, [x8]
  448004:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448008:	add	x0, x0, #0x5fa
  44800c:	bl	401910 <fputs@plt>
  448010:	stur	wzr, [x29, #-8]
  448014:	ldur	w8, [x29, #-4]
  448018:	and	w8, w8, #0x2
  44801c:	cbz	w8, 448044 <ferror@plt+0x46314>
  448020:	ldur	w8, [x29, #-8]
  448024:	cmp	w8, #0x0
  448028:	ldr	x9, [sp, #8]
  44802c:	ldr	x10, [sp]
  448030:	csel	x1, x9, x10, ne  // ne = any
  448034:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448038:	add	x0, x0, #0x604
  44803c:	bl	401ca0 <printf@plt>
  448040:	stur	wzr, [x29, #-8]
  448044:	ldur	w8, [x29, #-4]
  448048:	and	w8, w8, #0x4
  44804c:	cbz	w8, 448074 <ferror@plt+0x46344>
  448050:	ldur	w8, [x29, #-8]
  448054:	cmp	w8, #0x0
  448058:	ldr	x9, [sp, #8]
  44805c:	ldr	x10, [sp]
  448060:	csel	x1, x9, x10, ne  // ne = any
  448064:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448068:	add	x0, x0, #0x60c
  44806c:	bl	401ca0 <printf@plt>
  448070:	stur	wzr, [x29, #-8]
  448074:	ldur	w8, [x29, #-4]
  448078:	and	w8, w8, #0x8
  44807c:	cbz	w8, 4480a4 <ferror@plt+0x46374>
  448080:	ldur	w8, [x29, #-8]
  448084:	cmp	w8, #0x0
  448088:	ldr	x9, [sp, #8]
  44808c:	ldr	x10, [sp]
  448090:	csel	x1, x9, x10, ne  // ne = any
  448094:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448098:	add	x0, x0, #0x612
  44809c:	bl	401ca0 <printf@plt>
  4480a0:	stur	wzr, [x29, #-8]
  4480a4:	ldur	w8, [x29, #-4]
  4480a8:	and	w8, w8, #0x10
  4480ac:	cbz	w8, 4480d4 <ferror@plt+0x463a4>
  4480b0:	ldur	w8, [x29, #-8]
  4480b4:	cmp	w8, #0x0
  4480b8:	ldr	x9, [sp, #8]
  4480bc:	ldr	x10, [sp]
  4480c0:	csel	x1, x9, x10, ne  // ne = any
  4480c4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4480c8:	add	x0, x0, #0x61b
  4480cc:	bl	401ca0 <printf@plt>
  4480d0:	stur	wzr, [x29, #-8]
  4480d4:	ldur	w8, [x29, #-4]
  4480d8:	and	w8, w8, #0x20
  4480dc:	cbz	w8, 448104 <ferror@plt+0x463d4>
  4480e0:	ldur	w8, [x29, #-8]
  4480e4:	cmp	w8, #0x0
  4480e8:	ldr	x9, [sp, #8]
  4480ec:	ldr	x10, [sp]
  4480f0:	csel	x1, x9, x10, ne  // ne = any
  4480f4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4480f8:	add	x0, x0, #0x623
  4480fc:	bl	401ca0 <printf@plt>
  448100:	stur	wzr, [x29, #-8]
  448104:	ldur	w8, [x29, #-4]
  448108:	and	w8, w8, #0x40
  44810c:	cbz	w8, 448134 <ferror@plt+0x46404>
  448110:	ldur	w8, [x29, #-8]
  448114:	cmp	w8, #0x0
  448118:	ldr	x9, [sp, #8]
  44811c:	ldr	x10, [sp]
  448120:	csel	x1, x9, x10, ne  // ne = any
  448124:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448128:	add	x0, x0, #0x62c
  44812c:	bl	401ca0 <printf@plt>
  448130:	stur	wzr, [x29, #-8]
  448134:	ldur	w8, [x29, #-4]
  448138:	and	w8, w8, #0x80
  44813c:	cbz	w8, 448164 <ferror@plt+0x46434>
  448140:	ldur	w8, [x29, #-8]
  448144:	cmp	w8, #0x0
  448148:	ldr	x9, [sp, #8]
  44814c:	ldr	x10, [sp]
  448150:	csel	x1, x9, x10, ne  // ne = any
  448154:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448158:	add	x0, x0, #0x635
  44815c:	bl	401ca0 <printf@plt>
  448160:	stur	wzr, [x29, #-8]
  448164:	ldur	w8, [x29, #-4]
  448168:	and	w8, w8, #0x1000
  44816c:	cbz	w8, 448194 <ferror@plt+0x46464>
  448170:	ldur	w8, [x29, #-8]
  448174:	cmp	w8, #0x0
  448178:	ldr	x9, [sp, #8]
  44817c:	ldr	x10, [sp]
  448180:	csel	x1, x9, x10, ne  // ne = any
  448184:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448188:	add	x0, x0, #0x63c
  44818c:	bl	401ca0 <printf@plt>
  448190:	stur	wzr, [x29, #-8]
  448194:	ldur	w8, [x29, #-4]
  448198:	and	w8, w8, #0x2000
  44819c:	cbz	w8, 4481c4 <ferror@plt+0x46494>
  4481a0:	ldur	w8, [x29, #-8]
  4481a4:	cmp	w8, #0x0
  4481a8:	ldr	x9, [sp, #8]
  4481ac:	ldr	x10, [sp]
  4481b0:	csel	x1, x9, x10, ne  // ne = any
  4481b4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4481b8:	add	x0, x0, #0x647
  4481bc:	bl	401ca0 <printf@plt>
  4481c0:	stur	wzr, [x29, #-8]
  4481c4:	ldur	w8, [x29, #-4]
  4481c8:	and	w8, w8, #0x10000
  4481cc:	cbz	w8, 4481f4 <ferror@plt+0x464c4>
  4481d0:	ldur	w8, [x29, #-8]
  4481d4:	cmp	w8, #0x0
  4481d8:	ldr	x9, [sp, #8]
  4481dc:	ldr	x10, [sp]
  4481e0:	csel	x1, x9, x10, ne  // ne = any
  4481e4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4481e8:	add	x0, x0, #0x64f
  4481ec:	bl	401ca0 <printf@plt>
  4481f0:	stur	wzr, [x29, #-8]
  4481f4:	b	448208 <ferror@plt+0x464d8>
  4481f8:	ldr	x8, [sp, #16]
  4481fc:	ldr	x1, [x8]
  448200:	mov	w0, #0x30                  	// #48
  448204:	bl	4019a0 <fputc@plt>
  448208:	ldr	x8, [sp, #16]
  44820c:	ldr	x1, [x8]
  448210:	mov	w0, #0xa                   	// #10
  448214:	bl	4019a0 <fputc@plt>
  448218:	ldp	x29, x30, [sp, #32]
  44821c:	add	sp, sp, #0x30
  448220:	ret
  448224:	sub	sp, sp, #0x30
  448228:	stp	x29, x30, [sp, #32]
  44822c:	add	x29, sp, #0x20
  448230:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  448234:	add	x8, x8, #0x8c3
  448238:	adrp	x2, 49c000 <warn@@Base+0x2ad44>
  44823c:	add	x2, x2, #0x8ce
  448240:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  448244:	add	x9, x9, #0x8e2
  448248:	adrp	x10, 49c000 <warn@@Base+0x2ad44>
  44824c:	add	x10, x10, #0x915
  448250:	mov	w11, wzr
  448254:	stur	x0, [x29, #-8]
  448258:	ldur	x1, [x29, #-8]
  44825c:	mov	x0, x8
  448260:	str	x9, [sp, #16]
  448264:	str	x10, [sp, #8]
  448268:	str	w11, [sp, #4]
  44826c:	bl	401ca0 <printf@plt>
  448270:	ldr	x8, [sp, #16]
  448274:	mov	x0, x8
  448278:	bl	401cf0 <gettext@plt>
  44827c:	bl	401ca0 <printf@plt>
  448280:	ldr	x8, [sp, #8]
  448284:	mov	x0, x8
  448288:	bl	401cf0 <gettext@plt>
  44828c:	bl	401ca0 <printf@plt>
  448290:	ldr	w11, [sp, #4]
  448294:	mov	w0, w11
  448298:	bl	401920 <exit@plt>
  44829c:	sub	sp, sp, #0x50
  4482a0:	stp	x29, x30, [sp, #64]
  4482a4:	add	x29, sp, #0x40
  4482a8:	stur	x0, [x29, #-16]
  4482ac:	stur	w1, [x29, #-20]
  4482b0:	str	x2, [sp, #32]
  4482b4:	str	x3, [sp, #24]
  4482b8:	ldr	x8, [sp, #24]
  4482bc:	ldur	x9, [x29, #-16]
  4482c0:	subs	x8, x8, x9
  4482c4:	cmp	x8, #0x1
  4482c8:	b.ge	4482e8 <ferror@plt+0x465b8>  // b.tcont
  4482cc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4482d0:	add	x0, x0, #0xc18
  4482d4:	bl	401cf0 <gettext@plt>
  4482d8:	bl	401ca0 <printf@plt>
  4482dc:	ldr	x8, [sp, #24]
  4482e0:	stur	x8, [x29, #-8]
  4482e4:	b	448354 <ferror@plt+0x46624>
  4482e8:	ldur	x8, [x29, #-16]
  4482ec:	add	x9, x8, #0x1
  4482f0:	stur	x9, [x29, #-16]
  4482f4:	ldrb	w10, [x8]
  4482f8:	strb	w10, [sp, #15]
  4482fc:	ldursw	x8, [x29, #-20]
  448300:	mov	x9, #0x40                  	// #64
  448304:	mul	x8, x9, x8
  448308:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  44830c:	add	x9, x9, #0xb00
  448310:	add	x8, x9, x8
  448314:	ldrb	w10, [sp, #15]
  448318:	asr	w10, w10, #5
  44831c:	mov	w0, w10
  448320:	sxtw	x9, w0
  448324:	mov	x11, #0x8                   	// #8
  448328:	mul	x9, x11, x9
  44832c:	add	x8, x8, x9
  448330:	ldr	x8, [x8]
  448334:	str	x8, [sp, #16]
  448338:	ldr	x8, [sp, #16]
  44833c:	ldur	x0, [x29, #-16]
  448340:	ldrb	w1, [sp, #15]
  448344:	ldr	x2, [sp, #32]
  448348:	ldr	x3, [sp, #24]
  44834c:	blr	x8
  448350:	stur	x0, [x29, #-8]
  448354:	ldur	x0, [x29, #-8]
  448358:	ldp	x29, x30, [sp, #64]
  44835c:	add	sp, sp, #0x50
  448360:	ret
  448364:	sub	sp, sp, #0x40
  448368:	stp	x29, x30, [sp, #48]
  44836c:	add	x29, sp, #0x30
  448370:	stur	x0, [x29, #-8]
  448374:	stur	w1, [x29, #-12]
  448378:	str	x2, [sp, #24]
  44837c:	str	x3, [sp, #16]
  448380:	ldur	w8, [x29, #-12]
  448384:	tst	w8, #0x20
  448388:	cset	w8, ne  // ne = any
  44838c:	and	w8, w8, #0x1
  448390:	str	w8, [sp, #12]
  448394:	ldur	w8, [x29, #-12]
  448398:	and	w8, w8, #0x1f
  44839c:	mov	w9, w8
  4483a0:	ubfx	x9, x9, #0, #32
  4483a4:	str	x9, [sp]
  4483a8:	ldr	x8, [sp]
  4483ac:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4483b0:	add	x9, x9, #0x980
  4483b4:	str	x8, [x9]
  4483b8:	ldr	w10, [sp, #12]
  4483bc:	ldr	x8, [sp, #24]
  4483c0:	str	w10, [x8]
  4483c4:	ldr	w10, [sp, #12]
  4483c8:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  4483cc:	add	x8, x8, #0xc51
  4483d0:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  4483d4:	add	x9, x9, #0xc4c
  4483d8:	cmp	w10, #0x0
  4483dc:	csel	x2, x9, x8, ne  // ne = any
  4483e0:	ldr	x3, [sp]
  4483e4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4483e8:	add	x0, x0, #0xc34
  4483ec:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  4483f0:	add	x1, x1, #0xc49
  4483f4:	bl	401ca0 <printf@plt>
  4483f8:	ldur	x0, [x29, #-8]
  4483fc:	ldp	x29, x30, [sp, #48]
  448400:	add	sp, sp, #0x40
  448404:	ret
  448408:	sub	sp, sp, #0xd0
  44840c:	stp	x29, x30, [sp, #192]
  448410:	add	x29, sp, #0xc0
  448414:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  448418:	add	x8, x8, #0xc69
  44841c:	stur	x0, [x29, #-16]
  448420:	stur	w1, [x29, #-20]
  448424:	stur	x2, [x29, #-32]
  448428:	stur	x3, [x29, #-40]
  44842c:	ldur	x9, [x29, #-40]
  448430:	ldur	x10, [x29, #-16]
  448434:	subs	x9, x9, x10
  448438:	cmp	x9, #0x2
  44843c:	str	x8, [sp, #40]
  448440:	b.ge	448460 <ferror@plt+0x46730>  // b.tcont
  448444:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448448:	add	x0, x0, #0xc5a
  44844c:	bl	401cf0 <gettext@plt>
  448450:	bl	401ca0 <printf@plt>
  448454:	ldur	x8, [x29, #-40]
  448458:	stur	x8, [x29, #-8]
  44845c:	b	4485f0 <ferror@plt+0x468c0>
  448460:	sub	x0, x29, #0x10
  448464:	ldur	x8, [x29, #-16]
  448468:	add	x9, x8, #0x1
  44846c:	stur	x9, [x29, #-16]
  448470:	ldrb	w10, [x8]
  448474:	sturb	w10, [x29, #-41]
  448478:	ldur	w10, [x29, #-20]
  44847c:	and	w10, w10, #0x7
  448480:	ldurb	w11, [x29, #-41]
  448484:	asr	w11, w11, #7
  448488:	and	w11, w11, #0x1
  44848c:	orr	w10, w11, w10, lsl #1
  448490:	sturb	w10, [x29, #-42]
  448494:	ldurb	w10, [x29, #-41]
  448498:	and	w10, w10, #0x7f
  44849c:	sturb	w10, [x29, #-43]
  4484a0:	ldur	x1, [x29, #-40]
  4484a4:	bl	44987c <ferror@plt+0x47b4c>
  4484a8:	stur	x0, [x29, #-56]
  4484ac:	ldur	x8, [x29, #-56]
  4484b0:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4484b4:	add	x9, x9, #0x980
  4484b8:	str	x8, [x9]
  4484bc:	ldur	x8, [x29, #-32]
  4484c0:	str	wzr, [x8]
  4484c4:	mov	w10, #0x0                   	// #0
  4484c8:	strb	w10, [sp, #56]
  4484cc:	adrp	x8, 497000 <warn@@Base+0x25d44>
  4484d0:	add	x8, x8, #0x6b8
  4484d4:	str	x8, [sp, #48]
  4484d8:	ldurb	w10, [x29, #-42]
  4484dc:	and	w10, w10, #0x8
  4484e0:	cbz	w10, 4484fc <ferror@plt+0x467cc>
  4484e4:	add	x0, sp, #0x38
  4484e8:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  4484ec:	add	x1, x1, #0x2f1
  4484f0:	bl	401a80 <strcat@plt>
  4484f4:	ldr	x8, [sp, #40]
  4484f8:	str	x8, [sp, #48]
  4484fc:	ldurb	w8, [x29, #-42]
  448500:	and	w8, w8, #0x4
  448504:	cbz	w8, 448538 <ferror@plt+0x46808>
  448508:	ldr	x1, [sp, #48]
  44850c:	add	x8, sp, #0x38
  448510:	mov	x0, x8
  448514:	str	x8, [sp, #32]
  448518:	bl	401a80 <strcat@plt>
  44851c:	ldr	x8, [sp, #32]
  448520:	mov	x0, x8
  448524:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  448528:	add	x1, x1, #0xc6b
  44852c:	bl	401a80 <strcat@plt>
  448530:	ldr	x8, [sp, #40]
  448534:	str	x8, [sp, #48]
  448538:	ldurb	w8, [x29, #-42]
  44853c:	and	w8, w8, #0x2
  448540:	cbz	w8, 448574 <ferror@plt+0x46844>
  448544:	ldr	x1, [sp, #48]
  448548:	add	x8, sp, #0x38
  44854c:	mov	x0, x8
  448550:	str	x8, [sp, #24]
  448554:	bl	401a80 <strcat@plt>
  448558:	ldr	x8, [sp, #24]
  44855c:	mov	x0, x8
  448560:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  448564:	add	x1, x1, #0xc72
  448568:	bl	401a80 <strcat@plt>
  44856c:	ldr	x8, [sp, #40]
  448570:	str	x8, [sp, #48]
  448574:	ldurb	w8, [x29, #-42]
  448578:	and	w8, w8, #0x1
  44857c:	cbz	w8, 4485a8 <ferror@plt+0x46878>
  448580:	ldr	x1, [sp, #48]
  448584:	add	x8, sp, #0x38
  448588:	mov	x0, x8
  44858c:	str	x8, [sp, #16]
  448590:	bl	401a80 <strcat@plt>
  448594:	ldr	x8, [sp, #16]
  448598:	mov	x0, x8
  44859c:	adrp	x1, 482000 <warn@@Base+0x10d44>
  4485a0:	add	x1, x1, #0xc80
  4485a4:	bl	401a80 <strcat@plt>
  4485a8:	ldurb	w2, [x29, #-43]
  4485ac:	sub	x8, x29, #0x48
  4485b0:	mov	x0, x8
  4485b4:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  4485b8:	add	x1, x1, #0xc76
  4485bc:	str	x8, [sp, #8]
  4485c0:	bl	401980 <sprintf@plt>
  4485c4:	ldur	x4, [x29, #-56]
  4485c8:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  4485cc:	add	x8, x8, #0xc7a
  4485d0:	mov	x0, x8
  4485d4:	adrp	x1, 49b000 <warn@@Base+0x29d44>
  4485d8:	add	x1, x1, #0xfcd
  4485dc:	add	x2, sp, #0x38
  4485e0:	ldr	x3, [sp, #8]
  4485e4:	bl	401ca0 <printf@plt>
  4485e8:	ldur	x8, [x29, #-16]
  4485ec:	stur	x8, [x29, #-8]
  4485f0:	ldur	x0, [x29, #-8]
  4485f4:	ldp	x29, x30, [sp, #192]
  4485f8:	add	sp, sp, #0xd0
  4485fc:	ret
  448600:	sub	sp, sp, #0x40
  448604:	stp	x29, x30, [sp, #48]
  448608:	add	x29, sp, #0x30
  44860c:	sub	x8, x29, #0x8
  448610:	stur	x0, [x29, #-8]
  448614:	stur	w1, [x29, #-12]
  448618:	str	x2, [sp, #24]
  44861c:	str	x3, [sp, #16]
  448620:	ldr	x1, [sp, #16]
  448624:	mov	x0, x8
  448628:	bl	44987c <ferror@plt+0x47b4c>
  44862c:	str	x0, [sp, #8]
  448630:	ldr	x8, [sp, #8]
  448634:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  448638:	add	x9, x9, #0x980
  44863c:	str	x8, [x9]
  448640:	ldur	w10, [x29, #-12]
  448644:	and	w10, w10, #0x3
  448648:	cmp	w10, #0x1
  44864c:	cset	w10, eq  // eq = none
  448650:	and	w10, w10, #0x1
  448654:	ldr	x8, [sp, #24]
  448658:	str	w10, [x8]
  44865c:	ldur	w10, [x29, #-12]
  448660:	and	w10, w10, #0x3
  448664:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  448668:	add	x8, x8, #0xc51
  44866c:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  448670:	add	x9, x9, #0xc4c
  448674:	cmp	w10, #0x1
  448678:	csel	x2, x9, x8, eq  // eq = none
  44867c:	ldr	x3, [sp, #8]
  448680:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448684:	add	x0, x0, #0xc34
  448688:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  44868c:	add	x1, x1, #0xcac
  448690:	bl	401ca0 <printf@plt>
  448694:	ldur	x0, [x29, #-8]
  448698:	ldp	x29, x30, [sp, #48]
  44869c:	add	sp, sp, #0x40
  4486a0:	ret
  4486a4:	sub	sp, sp, #0x50
  4486a8:	stp	x29, x30, [sp, #64]
  4486ac:	add	x29, sp, #0x40
  4486b0:	stur	x0, [x29, #-8]
  4486b4:	stur	w1, [x29, #-12]
  4486b8:	stur	x2, [x29, #-24]
  4486bc:	str	x3, [sp, #32]
  4486c0:	ldur	w8, [x29, #-12]
  4486c4:	and	w8, w8, #0x1f
  4486c8:	strb	w8, [sp, #31]
  4486cc:	ldrb	w1, [sp, #31]
  4486d0:	add	x8, sp, #0xb
  4486d4:	mov	x0, x8
  4486d8:	str	x8, [sp]
  4486dc:	bl	44991c <ferror@plt+0x47bec>
  4486e0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4486e4:	add	x0, x0, #0xcaf
  4486e8:	adrp	x1, 48c000 <warn@@Base+0x1ad44>
  4486ec:	add	x1, x1, #0xe99
  4486f0:	ldr	x2, [sp]
  4486f4:	bl	401ca0 <printf@plt>
  4486f8:	ldur	x0, [x29, #-8]
  4486fc:	ldp	x29, x30, [sp, #64]
  448700:	add	sp, sp, #0x50
  448704:	ret
  448708:	sub	sp, sp, #0x1c0
  44870c:	stp	x29, x30, [sp, #416]
  448710:	str	x28, [sp, #432]
  448714:	add	x29, sp, #0x1a0
  448718:	sub	x8, x29, #0x80
  44871c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  448720:	add	x9, x9, #0x980
  448724:	adrp	x10, 48c000 <warn@@Base+0x1ad44>
  448728:	add	x10, x10, #0xebd
  44872c:	adrp	x11, 49c000 <warn@@Base+0x2ad44>
  448730:	add	x11, x11, #0xd05
  448734:	str	x0, [x8, #112]
  448738:	stur	w1, [x29, #-20]
  44873c:	str	x2, [x8, #96]
  448740:	str	x3, [x8, #88]
  448744:	ldur	w12, [x29, #-20]
  448748:	and	w12, w12, #0x10
  44874c:	str	x8, [sp, #56]
  448750:	str	x9, [sp, #48]
  448754:	str	x10, [sp, #40]
  448758:	str	x11, [sp, #32]
  44875c:	cbnz	w12, 4487fc <ferror@plt+0x46acc>
  448760:	ldr	x8, [sp, #56]
  448764:	ldr	x9, [x8, #88]
  448768:	ldr	x10, [x8, #112]
  44876c:	subs	x9, x9, x10
  448770:	cmp	x9, #0x1
  448774:	b.ge	448798 <ferror@plt+0x46a68>  // b.tcont
  448778:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44877c:	add	x0, x0, #0xcc8
  448780:	bl	401cf0 <gettext@plt>
  448784:	bl	401ca0 <printf@plt>
  448788:	ldr	x8, [sp, #56]
  44878c:	ldr	x9, [x8, #88]
  448790:	str	x9, [x8, #120]
  448794:	b	448cd8 <ferror@plt+0x46fa8>
  448798:	ldr	x8, [sp, #56]
  44879c:	ldr	x9, [x8, #112]
  4487a0:	add	x10, x9, #0x1
  4487a4:	str	x10, [x8, #112]
  4487a8:	ldrb	w11, [x9]
  4487ac:	sturb	w11, [x29, #-41]
  4487b0:	ldur	w8, [x29, #-20]
  4487b4:	and	w8, w8, #0xf
  4487b8:	ldurb	w9, [x29, #-41]
  4487bc:	asr	w9, w9, #7
  4487c0:	and	w9, w9, #0x1
  4487c4:	orr	w1, w9, w8, lsl #1
  4487c8:	sub	x10, x29, #0x3d
  4487cc:	mov	x0, x10
  4487d0:	str	x10, [sp, #24]
  4487d4:	bl	44991c <ferror@plt+0x47bec>
  4487d8:	ldurb	w8, [x29, #-41]
  4487dc:	and	w3, w8, #0x7f
  4487e0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4487e4:	add	x0, x0, #0xcd7
  4487e8:	adrp	x1, 48c000 <warn@@Base+0x1ad44>
  4487ec:	add	x1, x1, #0xeab
  4487f0:	ldr	x2, [sp, #24]
  4487f4:	bl	401ca0 <printf@plt>
  4487f8:	b	448ccc <ferror@plt+0x46f9c>
  4487fc:	ldur	w8, [x29, #-20]
  448800:	and	w8, w8, #0x8
  448804:	cbnz	w8, 448a14 <ferror@plt+0x46ce4>
  448808:	ldr	x8, [sp, #56]
  44880c:	ldr	x9, [x8, #88]
  448810:	ldr	x10, [x8, #112]
  448814:	subs	x9, x9, x10
  448818:	cmp	x9, #0x1
  44881c:	b.ge	448840 <ferror@plt+0x46b10>  // b.tcont
  448820:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448824:	add	x0, x0, #0xcf6
  448828:	bl	401cf0 <gettext@plt>
  44882c:	bl	401ca0 <printf@plt>
  448830:	ldr	x8, [sp, #56]
  448834:	ldr	x9, [x8, #88]
  448838:	str	x9, [x8, #120]
  44883c:	b	448cd8 <ferror@plt+0x46fa8>
  448840:	ldr	x8, [sp, #56]
  448844:	ldr	x9, [x8, #112]
  448848:	add	x10, x9, #0x1
  44884c:	str	x10, [x8, #112]
  448850:	ldrb	w11, [x9]
  448854:	sturb	w11, [x29, #-62]
  448858:	ldur	w11, [x29, #-20]
  44885c:	and	w11, w11, #0x7
  448860:	ldurb	w12, [x29, #-62]
  448864:	asr	w12, w12, #7
  448868:	and	w12, w12, #0x1
  44886c:	orr	w11, w12, w11, lsl #1
  448870:	sturb	w11, [x29, #-63]
  448874:	ldurb	w11, [x29, #-62]
  448878:	and	w11, w11, #0x7f
  44887c:	sturb	w11, [x29, #-64]
  448880:	ldurb	w11, [x29, #-63]
  448884:	subs	w11, w11, #0x0
  448888:	mov	w9, w11
  44888c:	ubfx	x9, x9, #0, #32
  448890:	cmp	x9, #0xb
  448894:	str	x9, [sp, #16]
  448898:	b.hi	4489fc <ferror@plt+0x46ccc>  // b.pmore
  44889c:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  4488a0:	add	x8, x8, #0x9e0
  4488a4:	ldr	x11, [sp, #16]
  4488a8:	ldrsw	x10, [x8, x11, lsl #2]
  4488ac:	add	x9, x8, x10
  4488b0:	br	x9
  4488b4:	ldurb	w3, [x29, #-64]
  4488b8:	ldr	x0, [sp, #32]
  4488bc:	ldr	x1, [sp, #40]
  4488c0:	adrp	x2, 49c000 <warn@@Base+0x2ad44>
  4488c4:	add	x2, x2, #0xc72
  4488c8:	bl	401ca0 <printf@plt>
  4488cc:	b	448a10 <ferror@plt+0x46ce0>
  4488d0:	ldurb	w3, [x29, #-64]
  4488d4:	ldr	x0, [sp, #32]
  4488d8:	ldr	x1, [sp, #40]
  4488dc:	adrp	x2, 4a0000 <warn@@Base+0x2ed44>
  4488e0:	add	x2, x2, #0x2f1
  4488e4:	bl	401ca0 <printf@plt>
  4488e8:	b	448a10 <ferror@plt+0x46ce0>
  4488ec:	ldurb	w3, [x29, #-64]
  4488f0:	ldr	x0, [sp, #32]
  4488f4:	ldr	x1, [sp, #40]
  4488f8:	adrp	x2, 49c000 <warn@@Base+0x2ad44>
  4488fc:	add	x2, x2, #0xc6e
  448900:	bl	401ca0 <printf@plt>
  448904:	b	448a10 <ferror@plt+0x46ce0>
  448908:	ldurb	w3, [x29, #-64]
  44890c:	ldr	x0, [sp, #32]
  448910:	ldr	x1, [sp, #40]
  448914:	adrp	x2, 482000 <warn@@Base+0x10d44>
  448918:	add	x2, x2, #0xc80
  44891c:	bl	401ca0 <printf@plt>
  448920:	b	448a10 <ferror@plt+0x46ce0>
  448924:	ldurb	w3, [x29, #-64]
  448928:	ldr	x0, [sp, #32]
  44892c:	ldr	x1, [sp, #40]
  448930:	adrp	x2, 49d000 <warn@@Base+0x2bd44>
  448934:	add	x2, x2, #0x50
  448938:	bl	401ca0 <printf@plt>
  44893c:	b	448a10 <ferror@plt+0x46ce0>
  448940:	ldurb	w3, [x29, #-64]
  448944:	ldr	x0, [sp, #32]
  448948:	ldr	x1, [sp, #40]
  44894c:	adrp	x2, 49d000 <warn@@Base+0x2bd44>
  448950:	add	x2, x2, #0x60
  448954:	bl	401ca0 <printf@plt>
  448958:	b	448a10 <ferror@plt+0x46ce0>
  44895c:	ldurb	w2, [x29, #-64]
  448960:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448964:	add	x0, x0, #0xd19
  448968:	ldr	x1, [sp, #40]
  44896c:	bl	401ca0 <printf@plt>
  448970:	b	448a10 <ferror@plt+0x46ce0>
  448974:	ldurb	w3, [x29, #-64]
  448978:	ldr	x0, [sp, #32]
  44897c:	ldr	x1, [sp, #40]
  448980:	adrp	x2, 49d000 <warn@@Base+0x2bd44>
  448984:	add	x2, x2, #0x48
  448988:	bl	401ca0 <printf@plt>
  44898c:	b	448a10 <ferror@plt+0x46ce0>
  448990:	ldurb	w3, [x29, #-64]
  448994:	ldr	x0, [sp, #32]
  448998:	ldr	x1, [sp, #40]
  44899c:	adrp	x2, 49d000 <warn@@Base+0x2bd44>
  4489a0:	add	x2, x2, #0x35
  4489a4:	bl	401ca0 <printf@plt>
  4489a8:	b	448a10 <ferror@plt+0x46ce0>
  4489ac:	ldurb	w3, [x29, #-64]
  4489b0:	ldr	x0, [sp, #32]
  4489b4:	ldr	x1, [sp, #40]
  4489b8:	adrp	x2, 49d000 <warn@@Base+0x2bd44>
  4489bc:	add	x2, x2, #0x3c
  4489c0:	bl	401ca0 <printf@plt>
  4489c4:	b	448a10 <ferror@plt+0x46ce0>
  4489c8:	ldurb	w3, [x29, #-64]
  4489cc:	ldr	x0, [sp, #32]
  4489d0:	ldr	x1, [sp, #40]
  4489d4:	adrp	x2, 49d000 <warn@@Base+0x2bd44>
  4489d8:	add	x2, x2, #0x58
  4489dc:	bl	401ca0 <printf@plt>
  4489e0:	b	448a10 <ferror@plt+0x46ce0>
  4489e4:	ldurb	w2, [x29, #-64]
  4489e8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4489ec:	add	x0, x0, #0xd2d
  4489f0:	ldr	x1, [sp, #40]
  4489f4:	bl	401ca0 <printf@plt>
  4489f8:	b	448a10 <ferror@plt+0x46ce0>
  4489fc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448a00:	add	x0, x0, #0xd46
  448a04:	bl	401cf0 <gettext@plt>
  448a08:	ldurb	w1, [x29, #-63]
  448a0c:	bl	401ca0 <printf@plt>
  448a10:	b	448ccc <ferror@plt+0x46f9c>
  448a14:	ldur	w8, [x29, #-20]
  448a18:	and	w8, w8, #0x7
  448a1c:	cbnz	w8, 448b9c <ferror@plt+0x46e6c>
  448a20:	ldr	x8, [sp, #56]
  448a24:	ldr	x9, [x8, #112]
  448a28:	str	x9, [x8, #56]
  448a2c:	mov	w10, #0x0                   	// #0
  448a30:	sturb	w10, [x29, #-73]
  448a34:	str	xzr, [x8, #40]
  448a38:	ldr	x9, [x8, #112]
  448a3c:	ldr	x11, [sp, #48]
  448a40:	ldr	x12, [x11]
  448a44:	mov	x13, #0x4                   	// #4
  448a48:	udiv	x12, x12, x13
  448a4c:	add	x9, x9, x12
  448a50:	ldr	x12, [x8, #88]
  448a54:	cmp	x9, x12
  448a58:	b.ls	448a90 <ferror@plt+0x46d60>  // b.plast
  448a5c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448a60:	add	x0, x0, #0xd60
  448a64:	bl	401cf0 <gettext@plt>
  448a68:	ldr	x8, [sp, #48]
  448a6c:	ldr	x9, [x8]
  448a70:	mov	x10, #0x4                   	// #4
  448a74:	udiv	x1, x9, x10
  448a78:	ldr	x9, [sp, #56]
  448a7c:	ldr	x10, [x9, #88]
  448a80:	ldr	x11, [x9, #112]
  448a84:	subs	x2, x10, x11
  448a88:	bl	401ca0 <printf@plt>
  448a8c:	b	448b98 <ferror@plt+0x46e68>
  448a90:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448a94:	add	x0, x0, #0xd91
  448a98:	adrp	x1, 48d000 <warn@@Base+0x1bd44>
  448a9c:	add	x1, x1, #0x30c
  448aa0:	bl	401ca0 <printf@plt>
  448aa4:	ldr	x8, [sp, #56]
  448aa8:	str	xzr, [x8, #40]
  448aac:	ldr	x8, [sp, #56]
  448ab0:	ldr	x9, [x8, #40]
  448ab4:	ldr	x10, [sp, #48]
  448ab8:	ldr	x11, [x10]
  448abc:	cmp	x9, x11
  448ac0:	b.cs	448b80 <ferror@plt+0x46e50>  // b.hs, b.nlast
  448ac4:	ldr	x8, [sp, #56]
  448ac8:	ldr	x9, [x8, #40]
  448acc:	mov	x10, #0x4                   	// #4
  448ad0:	udiv	x11, x9, x10
  448ad4:	mul	x10, x11, x10
  448ad8:	subs	x9, x9, x10
  448adc:	cbnz	x9, 448af8 <ferror@plt+0x46dc8>
  448ae0:	ldr	x8, [sp, #56]
  448ae4:	ldr	x9, [x8, #56]
  448ae8:	add	x10, x9, #0x1
  448aec:	str	x10, [x8, #56]
  448af0:	ldrb	w11, [x9]
  448af4:	sturb	w11, [x29, #-73]
  448af8:	ldr	x8, [sp, #56]
  448afc:	ldr	x9, [x8, #40]
  448b00:	cmp	x9, #0x0
  448b04:	cset	w10, ls  // ls = plast
  448b08:	tbnz	w10, #0, 448b30 <ferror@plt+0x46e00>
  448b0c:	ldr	x8, [sp, #56]
  448b10:	ldr	x9, [x8, #40]
  448b14:	mov	x10, #0x3                   	// #3
  448b18:	udiv	x11, x9, x10
  448b1c:	mul	x10, x11, x10
  448b20:	subs	x9, x9, x10
  448b24:	cbnz	x9, 448b30 <ferror@plt+0x46e00>
  448b28:	mov	w0, #0x2c                  	// #44
  448b2c:	bl	401cd0 <putchar@plt>
  448b30:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  448b34:	add	x8, x8, #0x3f0
  448b38:	ldr	x8, [x8]
  448b3c:	ldurb	w9, [x29, #-73]
  448b40:	ldr	x10, [sp, #56]
  448b44:	ldr	x11, [x10, #40]
  448b48:	mov	x12, #0x3                   	// #3
  448b4c:	and	x11, x11, #0x3
  448b50:	subs	x11, x12, x11
  448b54:	mov	x12, #0x2                   	// #2
  448b58:	mul	x11, x12, x11
  448b5c:	asr	w9, w9, w11
  448b60:	and	w9, w9, #0x3
  448b64:	ldrb	w0, [x8, w9, sxtw]
  448b68:	bl	401cd0 <putchar@plt>
  448b6c:	ldr	x8, [sp, #56]
  448b70:	ldr	x9, [x8, #40]
  448b74:	add	x9, x9, #0x1
  448b78:	str	x9, [x8, #40]
  448b7c:	b	448aac <ferror@plt+0x46d7c>
  448b80:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448b84:	add	x0, x0, #0xcc4
  448b88:	bl	401ca0 <printf@plt>
  448b8c:	ldr	x8, [sp, #56]
  448b90:	ldr	x9, [x8, #56]
  448b94:	str	x9, [x8, #112]
  448b98:	b	448ccc <ferror@plt+0x46f9c>
  448b9c:	ldur	w8, [x29, #-20]
  448ba0:	and	w8, w8, #0x7
  448ba4:	cmp	w8, #0x1
  448ba8:	b.ne	448cb8 <ferror@plt+0x46f88>  // b.any
  448bac:	ldr	x8, [sp, #56]
  448bb0:	ldr	x9, [x8, #88]
  448bb4:	ldr	x10, [x8, #112]
  448bb8:	subs	x9, x9, x10
  448bbc:	cmp	x9, #0x3
  448bc0:	b.ge	448be4 <ferror@plt+0x46eb4>  // b.tcont
  448bc4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448bc8:	add	x0, x0, #0xda8
  448bcc:	bl	401cf0 <gettext@plt>
  448bd0:	bl	401ca0 <printf@plt>
  448bd4:	ldr	x8, [sp, #56]
  448bd8:	ldr	x9, [x8, #88]
  448bdc:	str	x9, [x8, #120]
  448be0:	b	448cd8 <ferror@plt+0x46fa8>
  448be4:	ldr	x8, [sp, #56]
  448be8:	ldr	x9, [x8, #112]
  448bec:	add	x10, x9, #0x1
  448bf0:	str	x10, [x8, #112]
  448bf4:	ldrb	w11, [x9]
  448bf8:	mov	w9, w11
  448bfc:	str	x9, [x8, #16]
  448c00:	ldr	x9, [x8, #112]
  448c04:	add	x10, x9, #0x1
  448c08:	str	x10, [x8, #112]
  448c0c:	ldrb	w11, [x9]
  448c10:	mov	w9, w11
  448c14:	str	x9, [x8, #8]
  448c18:	ldr	x9, [x8, #112]
  448c1c:	add	x10, x9, #0x1
  448c20:	str	x10, [x8, #112]
  448c24:	ldrb	w11, [x9]
  448c28:	mov	w9, w11
  448c2c:	str	x9, [x8]
  448c30:	ldr	x9, [x8, #16]
  448c34:	lsr	x9, x9, #4
  448c38:	and	x9, x9, #0xf
  448c3c:	str	x9, [x8, #32]
  448c40:	ldr	x9, [x8, #16]
  448c44:	and	x9, x9, #0xf
  448c48:	ldr	x10, [x8, #8]
  448c4c:	lsl	x10, x10, #8
  448c50:	orr	x9, x10, x9, lsl #16
  448c54:	ldr	x10, [x8]
  448c58:	orr	x9, x9, x10
  448c5c:	str	x9, [x8, #24]
  448c60:	ldr	x8, [sp, #56]
  448c64:	ldr	x9, [x8, #32]
  448c68:	add	x10, sp, #0x44
  448c6c:	mov	x0, x10
  448c70:	mov	w1, w9
  448c74:	str	x10, [sp, #8]
  448c78:	bl	4499ec <ferror@plt+0x47cbc>
  448c7c:	ldr	x8, [sp, #56]
  448c80:	ldr	x10, [x8, #24]
  448c84:	add	x11, sp, #0x58
  448c88:	mov	x0, x11
  448c8c:	mov	w1, w10
  448c90:	str	x11, [sp]
  448c94:	bl	449a9c <ferror@plt+0x47d6c>
  448c98:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448c9c:	add	x0, x0, #0xdb7
  448ca0:	adrp	x1, 48d000 <warn@@Base+0x1bd44>
  448ca4:	add	x1, x1, #0x31e
  448ca8:	ldr	x2, [sp, #8]
  448cac:	ldr	x3, [sp]
  448cb0:	bl	401ca0 <printf@plt>
  448cb4:	b	448ccc <ferror@plt+0x46f9c>
  448cb8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448cbc:	add	x0, x0, #0xd46
  448cc0:	bl	401cf0 <gettext@plt>
  448cc4:	ldur	w1, [x29, #-20]
  448cc8:	bl	401ca0 <printf@plt>
  448ccc:	ldr	x8, [sp, #56]
  448cd0:	ldr	x9, [x8, #112]
  448cd4:	str	x9, [x8, #120]
  448cd8:	ldr	x8, [sp, #56]
  448cdc:	ldr	x0, [x8, #120]
  448ce0:	ldr	x28, [sp, #432]
  448ce4:	ldp	x29, x30, [sp, #416]
  448ce8:	add	sp, sp, #0x1c0
  448cec:	ret
  448cf0:	sub	sp, sp, #0x1f0
  448cf4:	stp	x29, x30, [sp, #464]
  448cf8:	str	x28, [sp, #480]
  448cfc:	add	x29, sp, #0x1d0
  448d00:	sub	x8, x29, #0x24
  448d04:	stur	x0, [x8, #28]
  448d08:	str	w1, [x8, #24]
  448d0c:	stur	x2, [x8, #12]
  448d10:	stur	x3, [x8, #4]
  448d14:	ldr	w9, [x8, #24]
  448d18:	tst	w9, #0x10
  448d1c:	cset	w9, ne  // ne = any
  448d20:	and	w9, w9, #0x1
  448d24:	str	w9, [x8]
  448d28:	ldr	w9, [x8, #24]
  448d2c:	and	w9, w9, #0xf
  448d30:	sturb	w9, [x29, #-37]
  448d34:	ldr	w9, [x8]
  448d38:	str	x8, [sp, #16]
  448d3c:	cbz	w9, 448d70 <ferror@plt+0x47040>
  448d40:	ldurb	w1, [x29, #-37]
  448d44:	add	x8, sp, #0xe3
  448d48:	mov	x0, x8
  448d4c:	str	x8, [sp, #8]
  448d50:	bl	4499ec <ferror@plt+0x47cbc>
  448d54:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448d58:	add	x0, x0, #0xdde
  448d5c:	adrp	x1, 48d000 <warn@@Base+0x1bd44>
  448d60:	add	x1, x1, #0x330
  448d64:	ldr	x2, [sp, #8]
  448d68:	bl	401ca0 <printf@plt>
  448d6c:	b	448d9c <ferror@plt+0x4706c>
  448d70:	ldurb	w1, [x29, #-37]
  448d74:	add	x8, sp, #0x1b
  448d78:	mov	x0, x8
  448d7c:	str	x8, [sp]
  448d80:	bl	449a9c <ferror@plt+0x47d6c>
  448d84:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448d88:	add	x0, x0, #0xdf7
  448d8c:	adrp	x1, 48d000 <warn@@Base+0x1bd44>
  448d90:	add	x1, x1, #0x330
  448d94:	ldr	x2, [sp]
  448d98:	bl	401ca0 <printf@plt>
  448d9c:	ldr	x8, [sp, #16]
  448da0:	ldur	x0, [x8, #28]
  448da4:	ldr	x28, [sp, #480]
  448da8:	ldp	x29, x30, [sp, #464]
  448dac:	add	sp, sp, #0x1f0
  448db0:	ret
  448db4:	sub	sp, sp, #0x130
  448db8:	stp	x29, x30, [sp, #272]
  448dbc:	str	x28, [sp, #288]
  448dc0:	add	x29, sp, #0x110
  448dc4:	adrp	x8, 48f000 <warn@@Base+0x1dd44>
  448dc8:	add	x8, x8, #0xd47
  448dcc:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  448dd0:	add	x9, x9, #0xe6c
  448dd4:	adrp	x10, 49d000 <warn@@Base+0x2bd44>
  448dd8:	add	x10, x10, #0x48
  448ddc:	adrp	x11, 49c000 <warn@@Base+0x2ad44>
  448de0:	add	x11, x11, #0xe9b
  448de4:	adrp	x12, 49c000 <warn@@Base+0x2ad44>
  448de8:	add	x12, x12, #0xe87
  448dec:	adrp	x13, 49d000 <warn@@Base+0x2bd44>
  448df0:	add	x13, x13, #0x3c
  448df4:	adrp	x14, 49d000 <warn@@Base+0x2bd44>
  448df8:	add	x14, x14, #0x35
  448dfc:	adrp	x15, 49d000 <warn@@Base+0x2bd44>
  448e00:	add	x15, x15, #0x58
  448e04:	adrp	x16, 49d000 <warn@@Base+0x2bd44>
  448e08:	add	x16, x16, #0x50
  448e0c:	adrp	x17, 49d000 <warn@@Base+0x2bd44>
  448e10:	add	x17, x17, #0x60
  448e14:	adrp	x18, 482000 <warn@@Base+0x10d44>
  448e18:	add	x18, x18, #0xc80
  448e1c:	adrp	x4, 49c000 <warn@@Base+0x2ad44>
  448e20:	add	x4, x4, #0xc6e
  448e24:	adrp	x5, 4a0000 <warn@@Base+0x2ed44>
  448e28:	add	x5, x5, #0x2f1
  448e2c:	adrp	x6, 49c000 <warn@@Base+0x2ad44>
  448e30:	add	x6, x6, #0xd46
  448e34:	adrp	x7, 48d000 <warn@@Base+0x1bd44>
  448e38:	add	x7, x7, #0x342
  448e3c:	stur	x0, [x29, #-16]
  448e40:	stur	w1, [x29, #-20]
  448e44:	stur	x2, [x29, #-32]
  448e48:	stur	x3, [x29, #-40]
  448e4c:	ldur	w1, [x29, #-20]
  448e50:	and	w1, w1, #0x10
  448e54:	stur	x8, [x29, #-120]
  448e58:	stur	x9, [x29, #-128]
  448e5c:	str	x10, [sp, #136]
  448e60:	str	x11, [sp, #128]
  448e64:	str	x12, [sp, #120]
  448e68:	str	x13, [sp, #112]
  448e6c:	str	x14, [sp, #104]
  448e70:	str	x15, [sp, #96]
  448e74:	str	x16, [sp, #88]
  448e78:	str	x17, [sp, #80]
  448e7c:	str	x18, [sp, #72]
  448e80:	str	x4, [sp, #64]
  448e84:	str	x5, [sp, #56]
  448e88:	str	x6, [sp, #48]
  448e8c:	str	x7, [sp, #40]
  448e90:	cbnz	w1, 4490d8 <ferror@plt+0x473a8>
  448e94:	ldur	w8, [x29, #-20]
  448e98:	and	w8, w8, #0xf
  448e9c:	sturb	w8, [x29, #-41]
  448ea0:	ldur	x1, [x29, #-40]
  448ea4:	sub	x0, x29, #0x10
  448ea8:	bl	44987c <ferror@plt+0x47b4c>
  448eac:	stur	x0, [x29, #-56]
  448eb0:	ldurb	w8, [x29, #-41]
  448eb4:	subs	w8, w8, #0x0
  448eb8:	mov	w9, w8
  448ebc:	ubfx	x9, x9, #0, #32
  448ec0:	cmp	x9, #0xf
  448ec4:	str	x9, [sp, #32]
  448ec8:	b.hi	4490c4 <ferror@plt+0x47394>  // b.pmore
  448ecc:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  448ed0:	add	x8, x8, #0xa9c
  448ed4:	ldr	x11, [sp, #32]
  448ed8:	ldrsw	x10, [x8, x11, lsl #2]
  448edc:	add	x9, x8, x10
  448ee0:	br	x9
  448ee4:	ldur	x1, [x29, #-40]
  448ee8:	sub	x0, x29, #0x10
  448eec:	bl	44987c <ferror@plt+0x47b4c>
  448ef0:	stur	x0, [x29, #-64]
  448ef4:	ldur	x2, [x29, #-56]
  448ef8:	ldur	x8, [x29, #-64]
  448efc:	mov	x9, #0x10                  	// #16
  448f00:	mul	x3, x9, x8
  448f04:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448f08:	add	x0, x0, #0xe10
  448f0c:	ldr	x1, [sp, #40]
  448f10:	bl	401ca0 <printf@plt>
  448f14:	b	4490d4 <ferror@plt+0x473a4>
  448f18:	ldur	x2, [x29, #-56]
  448f1c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448f20:	add	x0, x0, #0xe31
  448f24:	ldr	x1, [sp, #40]
  448f28:	bl	401ca0 <printf@plt>
  448f2c:	b	4490d4 <ferror@plt+0x473a4>
  448f30:	ldur	x8, [x29, #-56]
  448f34:	mov	x9, #0x4                   	// #4
  448f38:	mul	x2, x9, x8
  448f3c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  448f40:	add	x0, x0, #0xe49
  448f44:	ldr	x1, [sp, #40]
  448f48:	bl	401ca0 <printf@plt>
  448f4c:	b	4490d4 <ferror@plt+0x473a4>
  448f50:	ldur	x8, [x29, #-56]
  448f54:	mov	x9, #0x4                   	// #4
  448f58:	mul	x3, x9, x8
  448f5c:	ldur	x0, [x29, #-128]
  448f60:	ldr	x1, [sp, #40]
  448f64:	adrp	x2, 49c000 <warn@@Base+0x2ad44>
  448f68:	add	x2, x2, #0xc72
  448f6c:	bl	401ca0 <printf@plt>
  448f70:	b	4490d4 <ferror@plt+0x473a4>
  448f74:	ldur	x3, [x29, #-56]
  448f78:	ldr	x0, [sp, #120]
  448f7c:	ldr	x1, [sp, #40]
  448f80:	ldr	x2, [sp, #56]
  448f84:	bl	401ca0 <printf@plt>
  448f88:	b	4490d4 <ferror@plt+0x473a4>
  448f8c:	ldur	x8, [x29, #-56]
  448f90:	mov	x9, #0x4                   	// #4
  448f94:	mul	x3, x9, x8
  448f98:	ldr	x0, [sp, #128]
  448f9c:	ldr	x1, [sp, #40]
  448fa0:	ldr	x2, [sp, #56]
  448fa4:	bl	401ca0 <printf@plt>
  448fa8:	b	4490d4 <ferror@plt+0x473a4>
  448fac:	ldur	x3, [x29, #-56]
  448fb0:	ldr	x0, [sp, #120]
  448fb4:	ldr	x1, [sp, #40]
  448fb8:	ldr	x2, [sp, #64]
  448fbc:	bl	401ca0 <printf@plt>
  448fc0:	b	4490d4 <ferror@plt+0x473a4>
  448fc4:	ldur	x8, [x29, #-56]
  448fc8:	mov	x9, #0x4                   	// #4
  448fcc:	mul	x3, x9, x8
  448fd0:	ldr	x0, [sp, #128]
  448fd4:	ldr	x1, [sp, #40]
  448fd8:	ldr	x2, [sp, #64]
  448fdc:	bl	401ca0 <printf@plt>
  448fe0:	b	4490d4 <ferror@plt+0x473a4>
  448fe4:	ldur	x3, [x29, #-56]
  448fe8:	ldr	x0, [sp, #120]
  448fec:	ldr	x1, [sp, #40]
  448ff0:	ldr	x2, [sp, #72]
  448ff4:	bl	401ca0 <printf@plt>
  448ff8:	b	4490d4 <ferror@plt+0x473a4>
  448ffc:	ldur	x8, [x29, #-56]
  449000:	mov	x9, #0x4                   	// #4
  449004:	mul	x3, x9, x8
  449008:	ldr	x0, [sp, #128]
  44900c:	ldr	x1, [sp, #40]
  449010:	ldr	x2, [sp, #72]
  449014:	bl	401ca0 <printf@plt>
  449018:	b	4490d4 <ferror@plt+0x473a4>
  44901c:	ldur	x3, [x29, #-56]
  449020:	ldr	x0, [sp, #120]
  449024:	ldr	x1, [sp, #40]
  449028:	ldr	x2, [sp, #80]
  44902c:	bl	401ca0 <printf@plt>
  449030:	b	4490d4 <ferror@plt+0x473a4>
  449034:	ldur	x8, [x29, #-56]
  449038:	mov	x9, #0x4                   	// #4
  44903c:	mul	x3, x9, x8
  449040:	ldr	x0, [sp, #128]
  449044:	ldr	x1, [sp, #40]
  449048:	ldr	x2, [sp, #80]
  44904c:	bl	401ca0 <printf@plt>
  449050:	b	4490d4 <ferror@plt+0x473a4>
  449054:	ldur	x3, [x29, #-56]
  449058:	ldr	x0, [sp, #120]
  44905c:	ldr	x1, [sp, #40]
  449060:	ldr	x2, [sp, #88]
  449064:	bl	401ca0 <printf@plt>
  449068:	b	4490d4 <ferror@plt+0x473a4>
  44906c:	ldur	x8, [x29, #-56]
  449070:	mov	x9, #0x4                   	// #4
  449074:	mul	x3, x9, x8
  449078:	ldr	x0, [sp, #128]
  44907c:	ldr	x1, [sp, #40]
  449080:	ldr	x2, [sp, #88]
  449084:	bl	401ca0 <printf@plt>
  449088:	b	4490d4 <ferror@plt+0x473a4>
  44908c:	ldur	x3, [x29, #-56]
  449090:	ldr	x0, [sp, #120]
  449094:	ldr	x1, [sp, #40]
  449098:	ldr	x2, [sp, #96]
  44909c:	bl	401ca0 <printf@plt>
  4490a0:	b	4490d4 <ferror@plt+0x473a4>
  4490a4:	ldur	x8, [x29, #-56]
  4490a8:	mov	x9, #0x4                   	// #4
  4490ac:	mul	x3, x9, x8
  4490b0:	ldr	x0, [sp, #128]
  4490b4:	ldr	x1, [sp, #40]
  4490b8:	ldr	x2, [sp, #96]
  4490bc:	bl	401ca0 <printf@plt>
  4490c0:	b	4490d4 <ferror@plt+0x473a4>
  4490c4:	ldr	x0, [sp, #48]
  4490c8:	bl	401cf0 <gettext@plt>
  4490cc:	ldurb	w1, [x29, #-41]
  4490d0:	bl	401ca0 <printf@plt>
  4490d4:	b	4495c0 <ferror@plt+0x47890>
  4490d8:	ldur	w8, [x29, #-20]
  4490dc:	and	w8, w8, #0xf
  4490e0:	subs	w8, w8, #0x0
  4490e4:	mov	w9, w8
  4490e8:	ubfx	x9, x9, #0, #32
  4490ec:	cmp	x9, #0xf
  4490f0:	str	x9, [sp, #24]
  4490f4:	b.hi	4495b0 <ferror@plt+0x47880>  // b.pmore
  4490f8:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  4490fc:	add	x8, x8, #0xa10
  449100:	ldr	x11, [sp, #24]
  449104:	ldrsw	x10, [x8, x11, lsl #2]
  449108:	add	x9, x8, x10
  44910c:	br	x9
  449110:	ldur	x8, [x29, #-40]
  449114:	ldur	x9, [x29, #-16]
  449118:	subs	x8, x8, x9
  44911c:	cmp	x8, #0x2
  449120:	b.ge	449140 <ferror@plt+0x47410>  // b.tcont
  449124:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449128:	add	x0, x0, #0xebd
  44912c:	bl	401cf0 <gettext@plt>
  449130:	bl	401ca0 <printf@plt>
  449134:	ldur	x8, [x29, #-40]
  449138:	stur	x8, [x29, #-8]
  44913c:	b	4495c8 <ferror@plt+0x47898>
  449140:	sub	x0, x29, #0x10
  449144:	ldur	x8, [x29, #-16]
  449148:	add	x9, x8, #0x1
  44914c:	stur	x9, [x29, #-16]
  449150:	ldrb	w10, [x8]
  449154:	sturb	w10, [x29, #-41]
  449158:	ldur	x1, [x29, #-40]
  44915c:	bl	44987c <ferror@plt+0x47b4c>
  449160:	stur	x0, [x29, #-56]
  449164:	ldurb	w10, [x29, #-41]
  449168:	subs	w10, w10, #0x1
  44916c:	mov	w8, w10
  449170:	ubfx	x8, x8, #0, #32
  449174:	cmp	x8, #0x12
  449178:	str	x8, [sp, #16]
  44917c:	b.hi	4493d0 <ferror@plt+0x476a0>  // b.pmore
  449180:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  449184:	add	x8, x8, #0xa50
  449188:	ldr	x11, [sp, #16]
  44918c:	ldrsw	x10, [x8, x11, lsl #2]
  449190:	add	x9, x8, x10
  449194:	br	x9
  449198:	ldur	x8, [x29, #-56]
  44919c:	mov	x9, #0x4                   	// #4
  4491a0:	mul	x3, x9, x8
  4491a4:	ldur	x0, [x29, #-128]
  4491a8:	ldur	x1, [x29, #-120]
  4491ac:	ldr	x2, [sp, #56]
  4491b0:	bl	401ca0 <printf@plt>
  4491b4:	b	4493e0 <ferror@plt+0x476b0>
  4491b8:	ldur	x8, [x29, #-56]
  4491bc:	mov	x9, #0x4                   	// #4
  4491c0:	mul	x3, x9, x8
  4491c4:	ldur	x0, [x29, #-128]
  4491c8:	ldur	x1, [x29, #-120]
  4491cc:	ldr	x2, [sp, #64]
  4491d0:	bl	401ca0 <printf@plt>
  4491d4:	b	4493e0 <ferror@plt+0x476b0>
  4491d8:	ldur	x8, [x29, #-56]
  4491dc:	mov	x9, #0x4                   	// #4
  4491e0:	mul	x3, x9, x8
  4491e4:	ldur	x0, [x29, #-128]
  4491e8:	ldur	x1, [x29, #-120]
  4491ec:	ldr	x2, [sp, #72]
  4491f0:	bl	401ca0 <printf@plt>
  4491f4:	b	4493e0 <ferror@plt+0x476b0>
  4491f8:	ldur	x8, [x29, #-56]
  4491fc:	mov	x9, #0x4                   	// #4
  449200:	mul	x3, x9, x8
  449204:	ldur	x0, [x29, #-128]
  449208:	ldur	x1, [x29, #-120]
  44920c:	ldr	x2, [sp, #80]
  449210:	bl	401ca0 <printf@plt>
  449214:	b	4493e0 <ferror@plt+0x476b0>
  449218:	ldur	x8, [x29, #-56]
  44921c:	mov	x9, #0x4                   	// #4
  449220:	mul	x3, x9, x8
  449224:	ldur	x0, [x29, #-128]
  449228:	ldur	x1, [x29, #-120]
  44922c:	ldr	x2, [sp, #88]
  449230:	bl	401ca0 <printf@plt>
  449234:	b	4493e0 <ferror@plt+0x476b0>
  449238:	ldur	x8, [x29, #-56]
  44923c:	mov	x9, #0x4                   	// #4
  449240:	mul	x3, x9, x8
  449244:	ldur	x0, [x29, #-128]
  449248:	ldur	x1, [x29, #-120]
  44924c:	ldr	x2, [sp, #96]
  449250:	bl	401ca0 <printf@plt>
  449254:	b	4493e0 <ferror@plt+0x476b0>
  449258:	ldur	x3, [x29, #-56]
  44925c:	ldr	x0, [sp, #120]
  449260:	ldur	x1, [x29, #-120]
  449264:	ldr	x2, [sp, #104]
  449268:	bl	401ca0 <printf@plt>
  44926c:	b	4493e0 <ferror@plt+0x476b0>
  449270:	ldur	x8, [x29, #-56]
  449274:	mov	x9, #0x4                   	// #4
  449278:	mul	x3, x9, x8
  44927c:	ldr	x0, [sp, #128]
  449280:	ldur	x1, [x29, #-120]
  449284:	ldr	x2, [sp, #104]
  449288:	bl	401ca0 <printf@plt>
  44928c:	b	4493e0 <ferror@plt+0x476b0>
  449290:	ldur	x8, [x29, #-56]
  449294:	mov	x9, #0x4                   	// #4
  449298:	mul	x3, x9, x8
  44929c:	ldur	x0, [x29, #-128]
  4492a0:	ldur	x1, [x29, #-120]
  4492a4:	ldr	x2, [sp, #104]
  4492a8:	bl	401ca0 <printf@plt>
  4492ac:	b	4493e0 <ferror@plt+0x476b0>
  4492b0:	ldur	x3, [x29, #-56]
  4492b4:	ldr	x0, [sp, #120]
  4492b8:	ldur	x1, [x29, #-120]
  4492bc:	ldr	x2, [sp, #112]
  4492c0:	bl	401ca0 <printf@plt>
  4492c4:	b	4493e0 <ferror@plt+0x476b0>
  4492c8:	ldur	x8, [x29, #-56]
  4492cc:	mov	x9, #0x4                   	// #4
  4492d0:	mul	x3, x9, x8
  4492d4:	ldr	x0, [sp, #128]
  4492d8:	ldur	x1, [x29, #-120]
  4492dc:	ldr	x2, [sp, #112]
  4492e0:	bl	401ca0 <printf@plt>
  4492e4:	b	4493e0 <ferror@plt+0x476b0>
  4492e8:	ldur	x8, [x29, #-56]
  4492ec:	mov	x9, #0x4                   	// #4
  4492f0:	mul	x3, x9, x8
  4492f4:	ldur	x0, [x29, #-128]
  4492f8:	ldur	x1, [x29, #-120]
  4492fc:	ldr	x2, [sp, #112]
  449300:	bl	401ca0 <printf@plt>
  449304:	b	4493e0 <ferror@plt+0x476b0>
  449308:	ldur	x3, [x29, #-56]
  44930c:	ldr	x0, [sp, #120]
  449310:	ldur	x1, [x29, #-120]
  449314:	ldr	x2, [sp, #136]
  449318:	bl	401ca0 <printf@plt>
  44931c:	b	4493e0 <ferror@plt+0x476b0>
  449320:	ldur	x8, [x29, #-56]
  449324:	mov	x9, #0x4                   	// #4
  449328:	mul	x3, x9, x8
  44932c:	ldr	x0, [sp, #128]
  449330:	ldur	x1, [x29, #-120]
  449334:	ldr	x2, [sp, #136]
  449338:	bl	401ca0 <printf@plt>
  44933c:	b	4493e0 <ferror@plt+0x476b0>
  449340:	ldur	x8, [x29, #-56]
  449344:	mov	x9, #0x4                   	// #4
  449348:	mul	x3, x9, x8
  44934c:	ldur	x0, [x29, #-128]
  449350:	ldur	x1, [x29, #-120]
  449354:	ldr	x2, [sp, #136]
  449358:	bl	401ca0 <printf@plt>
  44935c:	b	4493e0 <ferror@plt+0x476b0>
  449360:	ldur	x2, [x29, #-56]
  449364:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449368:	add	x0, x0, #0xecc
  44936c:	ldur	x1, [x29, #-120]
  449370:	bl	401ca0 <printf@plt>
  449374:	b	4493e0 <ferror@plt+0x476b0>
  449378:	ldur	x8, [x29, #-56]
  44937c:	mov	x9, #0x4                   	// #4
  449380:	mul	x2, x9, x8
  449384:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449388:	add	x0, x0, #0xee8
  44938c:	ldur	x1, [x29, #-120]
  449390:	bl	401ca0 <printf@plt>
  449394:	b	4493e0 <ferror@plt+0x476b0>
  449398:	ldur	x8, [x29, #-56]
  44939c:	mov	x9, #0x4                   	// #4
  4493a0:	mul	x2, x9, x8
  4493a4:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4493a8:	add	x0, x0, #0xf0f
  4493ac:	ldur	x1, [x29, #-120]
  4493b0:	bl	401ca0 <printf@plt>
  4493b4:	b	4493e0 <ferror@plt+0x476b0>
  4493b8:	ldur	x2, [x29, #-56]
  4493bc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4493c0:	add	x0, x0, #0xf2f
  4493c4:	ldur	x1, [x29, #-120]
  4493c8:	bl	401ca0 <printf@plt>
  4493cc:	b	4493e0 <ferror@plt+0x476b0>
  4493d0:	ldr	x0, [sp, #48]
  4493d4:	bl	401cf0 <gettext@plt>
  4493d8:	ldurb	w1, [x29, #-41]
  4493dc:	bl	401ca0 <printf@plt>
  4493e0:	b	4495c0 <ferror@plt+0x47890>
  4493e4:	ldur	x8, [x29, #-40]
  4493e8:	ldur	x9, [x29, #-16]
  4493ec:	subs	x8, x8, x9
  4493f0:	cmp	x8, #0x2
  4493f4:	b.ge	449414 <ferror@plt+0x476e4>  // b.tcont
  4493f8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4493fc:	add	x0, x0, #0xf4c
  449400:	bl	401cf0 <gettext@plt>
  449404:	bl	401ca0 <printf@plt>
  449408:	ldur	x8, [x29, #-40]
  44940c:	stur	x8, [x29, #-8]
  449410:	b	4495c8 <ferror@plt+0x47898>
  449414:	ldur	x8, [x29, #-16]
  449418:	add	x9, x8, #0x1
  44941c:	stur	x9, [x29, #-16]
  449420:	ldrb	w10, [x8]
  449424:	sturb	w10, [x29, #-42]
  449428:	ldur	x8, [x29, #-16]
  44942c:	add	x9, x8, #0x1
  449430:	stur	x9, [x29, #-16]
  449434:	ldrb	w10, [x8]
  449438:	sturb	w10, [x29, #-43]
  44943c:	ldurb	w8, [x29, #-42]
  449440:	and	w1, w8, #0xf
  449444:	sub	x9, x29, #0x54
  449448:	mov	x0, x9
  44944c:	str	x9, [sp, #8]
  449450:	bl	4499ec <ferror@plt+0x47cbc>
  449454:	ldurb	w8, [x29, #-43]
  449458:	and	w3, w8, #0x7f
  44945c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449460:	add	x0, x0, #0xf5b
  449464:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  449468:	add	x1, x1, #0xf77
  44946c:	ldr	x2, [sp, #8]
  449470:	bl	401ca0 <printf@plt>
  449474:	b	4495c0 <ferror@plt+0x47890>
  449478:	ldur	x8, [x29, #-40]
  44947c:	ldur	x9, [x29, #-16]
  449480:	subs	x8, x8, x9
  449484:	cmp	x8, #0x2
  449488:	b.ge	4494a8 <ferror@plt+0x47778>  // b.tcont
  44948c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449490:	add	x0, x0, #0xf7a
  449494:	bl	401cf0 <gettext@plt>
  449498:	bl	401ca0 <printf@plt>
  44949c:	ldur	x8, [x29, #-40]
  4494a0:	stur	x8, [x29, #-8]
  4494a4:	b	4495c8 <ferror@plt+0x47898>
  4494a8:	ldur	x8, [x29, #-16]
  4494ac:	add	x9, x8, #0x1
  4494b0:	stur	x9, [x29, #-16]
  4494b4:	ldrb	w10, [x8]
  4494b8:	sturb	w10, [x29, #-42]
  4494bc:	ldur	x8, [x29, #-16]
  4494c0:	add	x9, x8, #0x1
  4494c4:	stur	x9, [x29, #-16]
  4494c8:	ldrb	w10, [x8]
  4494cc:	sturb	w10, [x29, #-43]
  4494d0:	sub	x8, x29, #0x68
  4494d4:	stur	x8, [x29, #-112]
  4494d8:	ldurb	w9, [x29, #-42]
  4494dc:	cmp	w9, #0x3
  4494e0:	b.ge	44950c <ferror@plt+0x477dc>  // b.tcont
  4494e4:	ldurb	w8, [x29, #-42]
  4494e8:	mov	w9, w8
  4494ec:	mov	x10, #0x8                   	// #8
  4494f0:	mul	x9, x10, x9
  4494f4:	adrp	x10, 49c000 <warn@@Base+0x2ad44>
  4494f8:	add	x10, x10, #0xb80
  4494fc:	add	x9, x10, x9
  449500:	ldr	x9, [x9]
  449504:	stur	x9, [x29, #-112]
  449508:	b	449520 <ferror@plt+0x477f0>
  44950c:	ldurb	w2, [x29, #-42]
  449510:	sub	x0, x29, #0x68
  449514:	adrp	x1, 483000 <warn@@Base+0x11d44>
  449518:	add	x1, x1, #0xd3c
  44951c:	bl	401980 <sprintf@plt>
  449520:	ldur	x2, [x29, #-112]
  449524:	ldurb	w3, [x29, #-43]
  449528:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44952c:	add	x0, x0, #0xf9a
  449530:	adrp	x1, 48a000 <warn@@Base+0x18d44>
  449534:	add	x1, x1, #0x75c
  449538:	bl	401ca0 <printf@plt>
  44953c:	b	4495c0 <ferror@plt+0x47890>
  449540:	ldur	x0, [x29, #-16]
  449544:	ldur	w1, [x29, #-20]
  449548:	ldur	x2, [x29, #-32]
  44954c:	ldur	x3, [x29, #-40]
  449550:	bl	449bac <ferror@plt+0x47e7c>
  449554:	stur	x0, [x29, #-8]
  449558:	b	4495c8 <ferror@plt+0x47898>
  44955c:	ldur	x0, [x29, #-16]
  449560:	ldur	w1, [x29, #-20]
  449564:	ldur	x2, [x29, #-32]
  449568:	ldur	x3, [x29, #-40]
  44956c:	bl	449ce0 <ferror@plt+0x47fb0>
  449570:	stur	x0, [x29, #-8]
  449574:	b	4495c8 <ferror@plt+0x47898>
  449578:	ldur	x0, [x29, #-16]
  44957c:	ldur	w1, [x29, #-20]
  449580:	ldur	x2, [x29, #-32]
  449584:	ldur	x3, [x29, #-40]
  449588:	bl	449e34 <ferror@plt+0x48104>
  44958c:	stur	x0, [x29, #-8]
  449590:	b	4495c8 <ferror@plt+0x47898>
  449594:	ldur	x0, [x29, #-16]
  449598:	ldur	w1, [x29, #-20]
  44959c:	ldur	x2, [x29, #-32]
  4495a0:	ldur	x3, [x29, #-40]
  4495a4:	bl	449f90 <ferror@plt+0x48260>
  4495a8:	stur	x0, [x29, #-8]
  4495ac:	b	4495c8 <ferror@plt+0x47898>
  4495b0:	ldr	x0, [sp, #48]
  4495b4:	bl	401cf0 <gettext@plt>
  4495b8:	ldur	w1, [x29, #-20]
  4495bc:	bl	401ca0 <printf@plt>
  4495c0:	ldur	x8, [x29, #-16]
  4495c4:	stur	x8, [x29, #-8]
  4495c8:	ldur	x0, [x29, #-8]
  4495cc:	ldr	x28, [sp, #288]
  4495d0:	ldp	x29, x30, [sp, #272]
  4495d4:	add	sp, sp, #0x130
  4495d8:	ret
  4495dc:	sub	sp, sp, #0x40
  4495e0:	stp	x29, x30, [sp, #48]
  4495e4:	add	x29, sp, #0x30
  4495e8:	stur	x0, [x29, #-8]
  4495ec:	stur	w1, [x29, #-12]
  4495f0:	str	x2, [sp, #24]
  4495f4:	str	x3, [sp, #16]
  4495f8:	ldur	w8, [x29, #-12]
  4495fc:	and	w8, w8, #0x1f
  449600:	mov	w9, w8
  449604:	ubfx	x9, x9, #0, #32
  449608:	str	x9, [sp, #8]
  44960c:	ldur	w8, [x29, #-12]
  449610:	and	w8, w8, #0x20
  449614:	cbz	w8, 449634 <ferror@plt+0x47904>
  449618:	ldr	x2, [sp, #8]
  44961c:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449620:	add	x0, x0, #0x1d1
  449624:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  449628:	add	x1, x1, #0x1ec
  44962c:	bl	401ca0 <printf@plt>
  449630:	b	44964c <ferror@plt+0x4791c>
  449634:	ldr	x2, [sp, #8]
  449638:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  44963c:	add	x0, x0, #0x1ef
  449640:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  449644:	add	x1, x1, #0x1ec
  449648:	bl	401ca0 <printf@plt>
  44964c:	ldur	x0, [x29, #-8]
  449650:	ldp	x29, x30, [sp, #48]
  449654:	add	sp, sp, #0x40
  449658:	ret
  44965c:	sub	sp, sp, #0x50
  449660:	stp	x29, x30, [sp, #64]
  449664:	add	x29, sp, #0x40
  449668:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  44966c:	add	x8, x8, #0x20b
  449670:	adrp	x9, 49d000 <warn@@Base+0x2bd44>
  449674:	add	x9, x9, #0x22b
  449678:	sub	x10, x29, #0x8
  44967c:	stur	x0, [x29, #-8]
  449680:	stur	w1, [x29, #-12]
  449684:	stur	x2, [x29, #-24]
  449688:	str	x3, [sp, #32]
  44968c:	ldr	x1, [sp, #32]
  449690:	mov	x0, x10
  449694:	str	x8, [sp, #16]
  449698:	str	x9, [sp, #8]
  44969c:	bl	44987c <ferror@plt+0x47b4c>
  4496a0:	str	x0, [sp, #24]
  4496a4:	ldr	x2, [sp, #24]
  4496a8:	ldur	w11, [x29, #-12]
  4496ac:	and	w11, w11, #0x1f
  4496b0:	mov	w8, w11
  4496b4:	ubfx	x3, x8, #0, #32
  4496b8:	ldr	x0, [sp, #16]
  4496bc:	ldr	x1, [sp, #8]
  4496c0:	bl	401ca0 <printf@plt>
  4496c4:	ldur	x8, [x29, #-8]
  4496c8:	mov	x0, x8
  4496cc:	ldp	x29, x30, [sp, #64]
  4496d0:	add	sp, sp, #0x50
  4496d4:	ret
  4496d8:	sub	sp, sp, #0x60
  4496dc:	stp	x29, x30, [sp, #80]
  4496e0:	add	x29, sp, #0x50
  4496e4:	stur	x0, [x29, #-16]
  4496e8:	stur	w1, [x29, #-20]
  4496ec:	stur	x2, [x29, #-32]
  4496f0:	str	x3, [sp, #40]
  4496f4:	ldur	w8, [x29, #-20]
  4496f8:	and	w8, w8, #0x10
  4496fc:	cbnz	w8, 449748 <ferror@plt+0x47a18>
  449700:	ldr	x1, [sp, #40]
  449704:	sub	x8, x29, #0x10
  449708:	mov	x0, x8
  44970c:	str	x8, [sp, #8]
  449710:	bl	44987c <ferror@plt+0x47b4c>
  449714:	str	x0, [sp, #32]
  449718:	ldr	x1, [sp, #40]
  44971c:	ldr	x0, [sp, #8]
  449720:	bl	44987c <ferror@plt+0x47b4c>
  449724:	str	x0, [sp, #24]
  449728:	ldr	x2, [sp, #32]
  44972c:	ldr	x3, [sp, #24]
  449730:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449734:	add	x0, x0, #0x20b
  449738:	adrp	x1, 497000 <warn@@Base+0x25d44>
  44973c:	add	x1, x1, #0x3af
  449740:	bl	401ca0 <printf@plt>
  449744:	b	449864 <ferror@plt+0x47b34>
  449748:	ldur	w8, [x29, #-20]
  44974c:	and	w8, w8, #0x7
  449750:	cbnz	w8, 4497a8 <ferror@plt+0x47a78>
  449754:	ldr	x1, [sp, #40]
  449758:	sub	x0, x29, #0x10
  44975c:	bl	44987c <ferror@plt+0x47b4c>
  449760:	str	x0, [sp, #16]
  449764:	ldur	w8, [x29, #-20]
  449768:	and	w8, w8, #0x8
  44976c:	cbz	w8, 44978c <ferror@plt+0x47a5c>
  449770:	ldr	x2, [sp, #16]
  449774:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449778:	add	x0, x0, #0x1d1
  44977c:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  449780:	add	x1, x1, #0x22e
  449784:	bl	401ca0 <printf@plt>
  449788:	b	4497a4 <ferror@plt+0x47a74>
  44978c:	ldr	x2, [sp, #16]
  449790:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449794:	add	x0, x0, #0x1ef
  449798:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44979c:	add	x1, x1, #0x22e
  4497a0:	bl	401ca0 <printf@plt>
  4497a4:	b	449864 <ferror@plt+0x47b34>
  4497a8:	ldur	w8, [x29, #-20]
  4497ac:	and	w8, w8, #0x7
  4497b0:	subs	w8, w8, #0x1
  4497b4:	mov	w9, w8
  4497b8:	ubfx	x9, x9, #0, #32
  4497bc:	cmp	x9, #0x3
  4497c0:	str	x9, [sp]
  4497c4:	b.hi	449850 <ferror@plt+0x47b20>  // b.pmore
  4497c8:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  4497cc:	add	x8, x8, #0xadc
  4497d0:	ldr	x11, [sp]
  4497d4:	ldrsw	x10, [x8, x11, lsl #2]
  4497d8:	add	x9, x8, x10
  4497dc:	br	x9
  4497e0:	ldur	x0, [x29, #-16]
  4497e4:	ldur	w1, [x29, #-20]
  4497e8:	ldur	x2, [x29, #-32]
  4497ec:	ldr	x3, [sp, #40]
  4497f0:	bl	449bac <ferror@plt+0x47e7c>
  4497f4:	stur	x0, [x29, #-8]
  4497f8:	b	44986c <ferror@plt+0x47b3c>
  4497fc:	ldur	x0, [x29, #-16]
  449800:	ldur	w1, [x29, #-20]
  449804:	ldur	x2, [x29, #-32]
  449808:	ldr	x3, [sp, #40]
  44980c:	bl	449ce0 <ferror@plt+0x47fb0>
  449810:	stur	x0, [x29, #-8]
  449814:	b	44986c <ferror@plt+0x47b3c>
  449818:	ldur	x0, [x29, #-16]
  44981c:	ldur	w1, [x29, #-20]
  449820:	ldur	x2, [x29, #-32]
  449824:	ldr	x3, [sp, #40]
  449828:	bl	449e34 <ferror@plt+0x48104>
  44982c:	stur	x0, [x29, #-8]
  449830:	b	44986c <ferror@plt+0x47b3c>
  449834:	ldur	x0, [x29, #-16]
  449838:	ldur	w1, [x29, #-20]
  44983c:	ldur	x2, [x29, #-32]
  449840:	ldr	x3, [sp, #40]
  449844:	bl	449f90 <ferror@plt+0x48260>
  449848:	stur	x0, [x29, #-8]
  44984c:	b	44986c <ferror@plt+0x47b3c>
  449850:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449854:	add	x0, x0, #0xd46
  449858:	bl	401cf0 <gettext@plt>
  44985c:	ldur	w1, [x29, #-20]
  449860:	bl	401ca0 <printf@plt>
  449864:	ldur	x8, [x29, #-16]
  449868:	stur	x8, [x29, #-8]
  44986c:	ldur	x0, [x29, #-8]
  449870:	ldp	x29, x30, [sp, #80]
  449874:	add	sp, sp, #0x60
  449878:	ret
  44987c:	sub	sp, sp, #0x30
  449880:	str	x0, [sp, #40]
  449884:	str	x1, [sp, #32]
  449888:	str	wzr, [sp, #28]
  44988c:	str	xzr, [sp, #8]
  449890:	ldr	x8, [sp, #40]
  449894:	ldr	x8, [x8]
  449898:	str	x8, [sp]
  44989c:	ldr	x8, [sp]
  4498a0:	ldr	x9, [sp, #32]
  4498a4:	cmp	x8, x9
  4498a8:	b.cs	449904 <ferror@plt+0x47bd4>  // b.hs, b.nlast
  4498ac:	ldr	x8, [sp]
  4498b0:	add	x9, x8, #0x1
  4498b4:	str	x9, [sp]
  4498b8:	ldrb	w10, [x8]
  4498bc:	mov	w8, w10
  4498c0:	str	x8, [sp, #16]
  4498c4:	ldr	x8, [sp, #16]
  4498c8:	and	x8, x8, #0x7f
  4498cc:	ldr	w10, [sp, #28]
  4498d0:	mov	w9, w10
  4498d4:	lsl	x8, x8, x9
  4498d8:	ldr	x9, [sp, #8]
  4498dc:	orr	x8, x9, x8
  4498e0:	str	x8, [sp, #8]
  4498e4:	ldr	x8, [sp, #16]
  4498e8:	and	x8, x8, #0x80
  4498ec:	cbnz	x8, 4498f4 <ferror@plt+0x47bc4>
  4498f0:	b	449904 <ferror@plt+0x47bd4>
  4498f4:	ldr	w8, [sp, #28]
  4498f8:	add	w8, w8, #0x7
  4498fc:	str	w8, [sp, #28]
  449900:	b	44989c <ferror@plt+0x47b6c>
  449904:	ldr	x8, [sp]
  449908:	ldr	x9, [sp, #40]
  44990c:	str	x8, [x9]
  449910:	ldr	x0, [sp, #8]
  449914:	add	sp, sp, #0x30
  449918:	ret
  44991c:	sub	sp, sp, #0x20
  449920:	str	x0, [sp, #24]
  449924:	str	w1, [sp, #20]
  449928:	str	wzr, [sp, #16]
  44992c:	str	wzr, [sp, #12]
  449930:	ldr	w8, [sp, #20]
  449934:	mov	w9, #0x0                   	// #0
  449938:	str	w9, [sp, #8]
  44993c:	cbz	w8, 449950 <ferror@plt+0x47c20>
  449940:	ldr	w8, [sp, #12]
  449944:	cmp	w8, #0x5
  449948:	cset	w8, lt  // lt = tstop
  44994c:	str	w8, [sp, #8]
  449950:	ldr	w8, [sp, #8]
  449954:	tbnz	w8, #0, 44995c <ferror@plt+0x47c2c>
  449958:	b	4499d8 <ferror@plt+0x47ca8>
  44995c:	ldr	w8, [sp, #20]
  449960:	and	w8, w8, #0x1
  449964:	cbz	w8, 4499bc <ferror@plt+0x47c8c>
  449968:	ldr	w8, [sp, #16]
  44996c:	cbz	w8, 449984 <ferror@plt+0x47c54>
  449970:	ldr	x8, [sp, #24]
  449974:	add	x9, x8, #0x1
  449978:	str	x9, [sp, #24]
  44997c:	mov	w10, #0x2c                  	// #44
  449980:	strb	w10, [x8]
  449984:	ldr	x8, [sp, #24]
  449988:	add	x9, x8, #0x1
  44998c:	str	x9, [sp, #24]
  449990:	mov	w10, #0x62                  	// #98
  449994:	strb	w10, [x8]
  449998:	ldr	w10, [sp, #12]
  44999c:	mov	w11, #0x1                   	// #1
  4499a0:	add	w10, w10, #0x1
  4499a4:	add	w10, w10, #0x30
  4499a8:	ldr	x8, [sp, #24]
  4499ac:	add	x9, x8, #0x1
  4499b0:	str	x9, [sp, #24]
  4499b4:	strb	w10, [x8]
  4499b8:	str	w11, [sp, #16]
  4499bc:	ldr	w8, [sp, #20]
  4499c0:	lsr	w8, w8, #1
  4499c4:	str	w8, [sp, #20]
  4499c8:	ldr	w8, [sp, #12]
  4499cc:	add	w8, w8, #0x1
  4499d0:	str	w8, [sp, #12]
  4499d4:	b	449930 <ferror@plt+0x47c00>
  4499d8:	ldr	x8, [sp, #24]
  4499dc:	mov	w9, #0x0                   	// #0
  4499e0:	strb	w9, [x8]
  4499e4:	add	sp, sp, #0x20
  4499e8:	ret
  4499ec:	sub	sp, sp, #0x20
  4499f0:	str	x0, [sp, #24]
  4499f4:	str	w1, [sp, #20]
  4499f8:	str	wzr, [sp, #16]
  4499fc:	str	wzr, [sp, #12]
  449a00:	ldr	w8, [sp, #12]
  449a04:	cmp	w8, #0x4
  449a08:	b.ge	449a88 <ferror@plt+0x47d58>  // b.tcont
  449a0c:	ldr	w8, [sp, #20]
  449a10:	and	w8, w8, #0x1
  449a14:	cbz	w8, 449a6c <ferror@plt+0x47d3c>
  449a18:	ldr	w8, [sp, #16]
  449a1c:	cbz	w8, 449a34 <ferror@plt+0x47d04>
  449a20:	ldr	x8, [sp, #24]
  449a24:	add	x9, x8, #0x1
  449a28:	str	x9, [sp, #24]
  449a2c:	mov	w10, #0x2c                  	// #44
  449a30:	strb	w10, [x8]
  449a34:	ldr	x8, [sp, #24]
  449a38:	add	x9, x8, #0x1
  449a3c:	str	x9, [sp, #24]
  449a40:	mov	w10, #0x72                  	// #114
  449a44:	strb	w10, [x8]
  449a48:	ldr	w10, [sp, #12]
  449a4c:	add	w10, w10, #0x4
  449a50:	add	w10, w10, #0x30
  449a54:	ldr	x8, [sp, #24]
  449a58:	add	x9, x8, #0x1
  449a5c:	str	x9, [sp, #24]
  449a60:	strb	w10, [x8]
  449a64:	mov	w10, #0x1                   	// #1
  449a68:	str	w10, [sp, #16]
  449a6c:	ldr	w8, [sp, #20]
  449a70:	lsr	w8, w8, #1
  449a74:	str	w8, [sp, #20]
  449a78:	ldr	w8, [sp, #12]
  449a7c:	add	w8, w8, #0x1
  449a80:	str	w8, [sp, #12]
  449a84:	b	449a00 <ferror@plt+0x47cd0>
  449a88:	ldr	x8, [sp, #24]
  449a8c:	mov	w9, #0x0                   	// #0
  449a90:	strb	w9, [x8]
  449a94:	add	sp, sp, #0x20
  449a98:	ret
  449a9c:	sub	sp, sp, #0x20
  449aa0:	str	x0, [sp, #24]
  449aa4:	str	w1, [sp, #20]
  449aa8:	str	wzr, [sp, #16]
  449aac:	str	wzr, [sp, #12]
  449ab0:	ldr	w8, [sp, #12]
  449ab4:	cmp	w8, #0x14
  449ab8:	b.ge	449b98 <ferror@plt+0x47e68>  // b.tcont
  449abc:	ldr	w8, [sp, #20]
  449ac0:	and	w8, w8, #0x1
  449ac4:	cbz	w8, 449b7c <ferror@plt+0x47e4c>
  449ac8:	ldr	w8, [sp, #16]
  449acc:	cbz	w8, 449ae4 <ferror@plt+0x47db4>
  449ad0:	ldr	x8, [sp, #24]
  449ad4:	add	x9, x8, #0x1
  449ad8:	str	x9, [sp, #24]
  449adc:	mov	w10, #0x2c                  	// #44
  449ae0:	strb	w10, [x8]
  449ae4:	ldr	x8, [sp, #24]
  449ae8:	add	x9, x8, #0x1
  449aec:	str	x9, [sp, #24]
  449af0:	mov	w10, #0x66                  	// #102
  449af4:	strb	w10, [x8]
  449af8:	ldr	w10, [sp, #12]
  449afc:	cmp	w10, #0x4
  449b00:	b.ge	449b24 <ferror@plt+0x47df4>  // b.tcont
  449b04:	ldr	w8, [sp, #12]
  449b08:	add	w8, w8, #0x2
  449b0c:	add	w8, w8, #0x30
  449b10:	ldr	x9, [sp, #24]
  449b14:	add	x10, x9, #0x1
  449b18:	str	x10, [sp, #24]
  449b1c:	strb	w8, [x9]
  449b20:	b	449b74 <ferror@plt+0x47e44>
  449b24:	ldr	w8, [sp, #12]
  449b28:	add	w8, w8, #0x2
  449b2c:	mov	w9, #0xa                   	// #10
  449b30:	sdiv	w8, w8, w9
  449b34:	add	w8, w8, #0x1
  449b38:	add	w8, w8, #0x30
  449b3c:	ldr	x10, [sp, #24]
  449b40:	add	x11, x10, #0x1
  449b44:	str	x11, [sp, #24]
  449b48:	strb	w8, [x10]
  449b4c:	ldr	w8, [sp, #12]
  449b50:	add	w8, w8, #0x2
  449b54:	sdiv	w12, w8, w9
  449b58:	mul	w9, w12, w9
  449b5c:	subs	w8, w8, w9
  449b60:	add	w8, w8, #0x30
  449b64:	ldr	x10, [sp, #24]
  449b68:	add	x11, x10, #0x1
  449b6c:	str	x11, [sp, #24]
  449b70:	strb	w8, [x10]
  449b74:	mov	w8, #0x1                   	// #1
  449b78:	str	w8, [sp, #16]
  449b7c:	ldr	w8, [sp, #20]
  449b80:	lsr	w8, w8, #1
  449b84:	str	w8, [sp, #20]
  449b88:	ldr	w8, [sp, #12]
  449b8c:	add	w8, w8, #0x1
  449b90:	str	w8, [sp, #12]
  449b94:	b	449ab0 <ferror@plt+0x47d80>
  449b98:	ldr	x8, [sp, #24]
  449b9c:	mov	w9, #0x0                   	// #0
  449ba0:	strb	w9, [x8]
  449ba4:	add	sp, sp, #0x20
  449ba8:	ret
  449bac:	sub	sp, sp, #0x90
  449bb0:	stp	x29, x30, [sp, #128]
  449bb4:	add	x29, sp, #0x80
  449bb8:	stur	x0, [x29, #-16]
  449bbc:	stur	w1, [x29, #-20]
  449bc0:	stur	x2, [x29, #-32]
  449bc4:	stur	x3, [x29, #-40]
  449bc8:	ldur	x8, [x29, #-40]
  449bcc:	ldur	x9, [x29, #-16]
  449bd0:	subs	x8, x8, x9
  449bd4:	cmp	x8, #0x3
  449bd8:	b.ge	449bf8 <ferror@plt+0x47ec8>  // b.tcont
  449bdc:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449be0:	add	x0, x0, #0xfbd
  449be4:	bl	401cf0 <gettext@plt>
  449be8:	bl	401ca0 <printf@plt>
  449bec:	ldur	x8, [x29, #-40]
  449bf0:	stur	x8, [x29, #-8]
  449bf4:	b	449cd0 <ferror@plt+0x47fa0>
  449bf8:	sub	x8, x29, #0x10
  449bfc:	ldur	x9, [x29, #-16]
  449c00:	add	x10, x9, #0x1
  449c04:	stur	x10, [x29, #-16]
  449c08:	ldrb	w11, [x9]
  449c0c:	sturb	w11, [x29, #-41]
  449c10:	ldur	x1, [x29, #-40]
  449c14:	mov	x0, x8
  449c18:	str	x8, [sp, #16]
  449c1c:	bl	44987c <ferror@plt+0x47b4c>
  449c20:	stur	x0, [x29, #-56]
  449c24:	ldur	x1, [x29, #-40]
  449c28:	ldr	x0, [sp, #16]
  449c2c:	bl	44987c <ferror@plt+0x47b4c>
  449c30:	str	x0, [sp, #64]
  449c34:	ldurb	w11, [x29, #-41]
  449c38:	and	w11, w11, #0x7f
  449c3c:	sturb	w11, [x29, #-42]
  449c40:	ldurb	w11, [x29, #-41]
  449c44:	and	w11, w11, #0x80
  449c48:	cbz	w11, 449c8c <ferror@plt+0x47f5c>
  449c4c:	ldurb	w1, [x29, #-42]
  449c50:	add	x8, sp, #0x2c
  449c54:	mov	x0, x8
  449c58:	str	x8, [sp, #8]
  449c5c:	bl	44a10c <ferror@plt+0x483dc>
  449c60:	ldur	x3, [x29, #-56]
  449c64:	ldr	x8, [sp, #64]
  449c68:	mov	x9, #0x4                   	// #4
  449c6c:	mul	x4, x9, x8
  449c70:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449c74:	add	x0, x0, #0xfcc
  449c78:	adrp	x1, 496000 <warn@@Base+0x24d44>
  449c7c:	add	x1, x1, #0x32f
  449c80:	ldr	x2, [sp, #8]
  449c84:	bl	401ca0 <printf@plt>
  449c88:	b	449cc8 <ferror@plt+0x47f98>
  449c8c:	ldurb	w1, [x29, #-42]
  449c90:	add	x8, sp, #0x18
  449c94:	mov	x0, x8
  449c98:	str	x8, [sp]
  449c9c:	bl	44a10c <ferror@plt+0x483dc>
  449ca0:	ldur	x3, [x29, #-56]
  449ca4:	ldr	x8, [sp, #64]
  449ca8:	mov	x9, #0x4                   	// #4
  449cac:	mul	x4, x9, x8
  449cb0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  449cb4:	add	x0, x0, #0xff7
  449cb8:	adrp	x1, 496000 <warn@@Base+0x24d44>
  449cbc:	add	x1, x1, #0x32f
  449cc0:	ldr	x2, [sp]
  449cc4:	bl	401ca0 <printf@plt>
  449cc8:	ldur	x8, [x29, #-16]
  449ccc:	stur	x8, [x29, #-8]
  449cd0:	ldur	x0, [x29, #-8]
  449cd4:	ldp	x29, x30, [sp, #128]
  449cd8:	add	sp, sp, #0x90
  449cdc:	ret
  449ce0:	sub	sp, sp, #0xa0
  449ce4:	stp	x29, x30, [sp, #144]
  449ce8:	add	x29, sp, #0x90
  449cec:	stur	x0, [x29, #-16]
  449cf0:	stur	w1, [x29, #-20]
  449cf4:	stur	x2, [x29, #-32]
  449cf8:	stur	x3, [x29, #-40]
  449cfc:	ldur	x8, [x29, #-40]
  449d00:	ldur	x9, [x29, #-16]
  449d04:	subs	x8, x8, x9
  449d08:	cmp	x8, #0x3
  449d0c:	b.ge	449d2c <ferror@plt+0x47ffc>  // b.tcont
  449d10:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449d14:	add	x0, x0, #0x9d
  449d18:	bl	401cf0 <gettext@plt>
  449d1c:	bl	401ca0 <printf@plt>
  449d20:	ldur	x8, [x29, #-40]
  449d24:	stur	x8, [x29, #-8]
  449d28:	b	449e24 <ferror@plt+0x480f4>
  449d2c:	sub	x0, x29, #0x10
  449d30:	ldur	x8, [x29, #-16]
  449d34:	add	x9, x8, #0x1
  449d38:	stur	x9, [x29, #-16]
  449d3c:	ldrb	w10, [x8]
  449d40:	sturb	w10, [x29, #-41]
  449d44:	ldur	x8, [x29, #-16]
  449d48:	add	x9, x8, #0x1
  449d4c:	stur	x9, [x29, #-16]
  449d50:	ldrb	w10, [x8]
  449d54:	sturb	w10, [x29, #-42]
  449d58:	ldur	x1, [x29, #-40]
  449d5c:	bl	44987c <ferror@plt+0x47b4c>
  449d60:	stur	x0, [x29, #-56]
  449d64:	ldurb	w10, [x29, #-41]
  449d68:	and	w10, w10, #0x7f
  449d6c:	sturb	w10, [x29, #-43]
  449d70:	ldurb	w10, [x29, #-42]
  449d74:	sturb	w10, [x29, #-45]
  449d78:	ldurb	w10, [x29, #-41]
  449d7c:	asr	w10, w10, #7
  449d80:	and	w10, w10, #0x1
  449d84:	sturb	w10, [x29, #-44]
  449d88:	ldurb	w10, [x29, #-41]
  449d8c:	and	w10, w10, #0x80
  449d90:	cbnz	w10, 449dd0 <ferror@plt+0x480a0>
  449d94:	ldurb	w8, [x29, #-45]
  449d98:	cbnz	w8, 449dd0 <ferror@plt+0x480a0>
  449d9c:	ldurb	w1, [x29, #-43]
  449da0:	add	x8, sp, #0x44
  449da4:	mov	x0, x8
  449da8:	str	x8, [sp, #16]
  449dac:	bl	44a10c <ferror@plt+0x483dc>
  449db0:	ldur	x2, [x29, #-56]
  449db4:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449db8:	add	x0, x0, #0xac
  449dbc:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  449dc0:	add	x1, x1, #0x8c
  449dc4:	ldr	x3, [sp, #16]
  449dc8:	bl	401ca0 <printf@plt>
  449dcc:	b	449e1c <ferror@plt+0x480ec>
  449dd0:	ldurb	w1, [x29, #-43]
  449dd4:	add	x8, sp, #0x30
  449dd8:	mov	x0, x8
  449ddc:	str	x8, [sp, #8]
  449de0:	bl	44a10c <ferror@plt+0x483dc>
  449de4:	ldurb	w1, [x29, #-44]
  449de8:	ldurb	w2, [x29, #-45]
  449dec:	add	x8, sp, #0x1c
  449df0:	mov	x0, x8
  449df4:	str	x8, [sp]
  449df8:	bl	44a1ec <ferror@plt+0x484bc>
  449dfc:	ldur	x2, [x29, #-56]
  449e00:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449e04:	add	x0, x0, #0xc7
  449e08:	adrp	x1, 49a000 <warn@@Base+0x28d44>
  449e0c:	add	x1, x1, #0x8c
  449e10:	ldr	x3, [sp, #8]
  449e14:	ldr	x4, [sp]
  449e18:	bl	401ca0 <printf@plt>
  449e1c:	ldur	x8, [x29, #-16]
  449e20:	stur	x8, [x29, #-8]
  449e24:	ldur	x0, [x29, #-8]
  449e28:	ldp	x29, x30, [sp, #144]
  449e2c:	add	sp, sp, #0xa0
  449e30:	ret
  449e34:	sub	sp, sp, #0x90
  449e38:	stp	x29, x30, [sp, #128]
  449e3c:	add	x29, sp, #0x80
  449e40:	stur	x0, [x29, #-16]
  449e44:	stur	w1, [x29, #-20]
  449e48:	stur	x2, [x29, #-32]
  449e4c:	stur	x3, [x29, #-40]
  449e50:	ldur	x8, [x29, #-40]
  449e54:	ldur	x9, [x29, #-16]
  449e58:	subs	x8, x8, x9
  449e5c:	cmp	x8, #0x4
  449e60:	b.ge	449e80 <ferror@plt+0x48150>  // b.tcont
  449e64:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449e68:	add	x0, x0, #0xec
  449e6c:	bl	401cf0 <gettext@plt>
  449e70:	bl	401ca0 <printf@plt>
  449e74:	ldur	x8, [x29, #-40]
  449e78:	stur	x8, [x29, #-8]
  449e7c:	b	449f80 <ferror@plt+0x48250>
  449e80:	sub	x8, x29, #0x10
  449e84:	ldur	x9, [x29, #-16]
  449e88:	add	x10, x9, #0x1
  449e8c:	stur	x10, [x29, #-16]
  449e90:	ldrb	w11, [x9]
  449e94:	sturb	w11, [x29, #-41]
  449e98:	ldur	x9, [x29, #-16]
  449e9c:	add	x10, x9, #0x1
  449ea0:	stur	x10, [x29, #-16]
  449ea4:	ldrb	w11, [x9]
  449ea8:	sturb	w11, [x29, #-42]
  449eac:	ldur	x1, [x29, #-40]
  449eb0:	mov	x0, x8
  449eb4:	str	x8, [sp, #16]
  449eb8:	bl	44987c <ferror@plt+0x47b4c>
  449ebc:	stur	x0, [x29, #-56]
  449ec0:	ldur	x1, [x29, #-40]
  449ec4:	ldr	x0, [sp, #16]
  449ec8:	bl	44987c <ferror@plt+0x47b4c>
  449ecc:	str	x0, [sp, #64]
  449ed0:	ldurb	w11, [x29, #-41]
  449ed4:	and	w11, w11, #0x3f
  449ed8:	sturb	w11, [x29, #-44]
  449edc:	ldurb	w11, [x29, #-42]
  449ee0:	and	w11, w11, #0x7f
  449ee4:	sturb	w11, [x29, #-43]
  449ee8:	ldurb	w11, [x29, #-41]
  449eec:	and	w11, w11, #0x80
  449ef0:	cbz	w11, 449f38 <ferror@plt+0x48208>
  449ef4:	ldurb	w1, [x29, #-43]
  449ef8:	add	x8, sp, #0x2c
  449efc:	mov	x0, x8
  449f00:	str	x8, [sp, #8]
  449f04:	bl	44a10c <ferror@plt+0x483dc>
  449f08:	ldurb	w2, [x29, #-44]
  449f0c:	ldur	x3, [x29, #-56]
  449f10:	ldr	x8, [sp, #64]
  449f14:	mov	x9, #0x4                   	// #4
  449f18:	mul	x5, x9, x8
  449f1c:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449f20:	add	x0, x0, #0xfb
  449f24:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  449f28:	add	x1, x1, #0x12f
  449f2c:	ldr	x4, [sp, #8]
  449f30:	bl	401ca0 <printf@plt>
  449f34:	b	449f78 <ferror@plt+0x48248>
  449f38:	ldurb	w1, [x29, #-43]
  449f3c:	add	x8, sp, #0x18
  449f40:	mov	x0, x8
  449f44:	str	x8, [sp]
  449f48:	bl	44a10c <ferror@plt+0x483dc>
  449f4c:	ldurb	w2, [x29, #-44]
  449f50:	ldur	x3, [x29, #-56]
  449f54:	ldr	x8, [sp, #64]
  449f58:	mov	x9, #0x4                   	// #4
  449f5c:	mul	x5, x9, x8
  449f60:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449f64:	add	x0, x0, #0x132
  449f68:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  449f6c:	add	x1, x1, #0x12f
  449f70:	ldr	x4, [sp]
  449f74:	bl	401ca0 <printf@plt>
  449f78:	ldur	x8, [x29, #-16]
  449f7c:	stur	x8, [x29, #-8]
  449f80:	ldur	x0, [x29, #-8]
  449f84:	ldp	x29, x30, [sp, #128]
  449f88:	add	sp, sp, #0x90
  449f8c:	ret
  449f90:	sub	sp, sp, #0xa0
  449f94:	stp	x29, x30, [sp, #144]
  449f98:	add	x29, sp, #0x90
  449f9c:	stur	x0, [x29, #-16]
  449fa0:	stur	w1, [x29, #-20]
  449fa4:	stur	x2, [x29, #-32]
  449fa8:	stur	x3, [x29, #-40]
  449fac:	ldur	x8, [x29, #-40]
  449fb0:	ldur	x9, [x29, #-16]
  449fb4:	subs	x8, x8, x9
  449fb8:	cmp	x8, #0x4
  449fbc:	b.ge	449fdc <ferror@plt+0x482ac>  // b.tcont
  449fc0:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  449fc4:	add	x0, x0, #0x16d
  449fc8:	bl	401cf0 <gettext@plt>
  449fcc:	bl	401ca0 <printf@plt>
  449fd0:	ldur	x8, [x29, #-40]
  449fd4:	stur	x8, [x29, #-8]
  449fd8:	b	44a0fc <ferror@plt+0x483cc>
  449fdc:	sub	x0, x29, #0x10
  449fe0:	ldur	x8, [x29, #-16]
  449fe4:	add	x9, x8, #0x1
  449fe8:	stur	x9, [x29, #-16]
  449fec:	ldrb	w10, [x8]
  449ff0:	sturb	w10, [x29, #-41]
  449ff4:	ldur	x8, [x29, #-16]
  449ff8:	add	x9, x8, #0x1
  449ffc:	stur	x9, [x29, #-16]
  44a000:	ldrb	w10, [x8]
  44a004:	sturb	w10, [x29, #-42]
  44a008:	ldur	x8, [x29, #-16]
  44a00c:	add	x9, x8, #0x1
  44a010:	stur	x9, [x29, #-16]
  44a014:	ldrb	w10, [x8]
  44a018:	sturb	w10, [x29, #-43]
  44a01c:	ldur	x1, [x29, #-40]
  44a020:	bl	44987c <ferror@plt+0x47b4c>
  44a024:	stur	x0, [x29, #-56]
  44a028:	ldurb	w10, [x29, #-41]
  44a02c:	and	w10, w10, #0x3f
  44a030:	sturb	w10, [x29, #-44]
  44a034:	ldurb	w10, [x29, #-42]
  44a038:	and	w10, w10, #0x7f
  44a03c:	sturb	w10, [x29, #-45]
  44a040:	ldurb	w10, [x29, #-42]
  44a044:	asr	w10, w10, #7
  44a048:	and	w10, w10, #0x1
  44a04c:	sturb	w10, [x29, #-46]
  44a050:	ldurb	w10, [x29, #-43]
  44a054:	sturb	w10, [x29, #-47]
  44a058:	ldurb	w10, [x29, #-42]
  44a05c:	and	w10, w10, #0x80
  44a060:	cbnz	w10, 44a0a4 <ferror@plt+0x48374>
  44a064:	ldurb	w8, [x29, #-43]
  44a068:	cbnz	w8, 44a0a4 <ferror@plt+0x48374>
  44a06c:	ldurb	w1, [x29, #-45]
  44a070:	add	x8, sp, #0x44
  44a074:	mov	x0, x8
  44a078:	str	x8, [sp, #16]
  44a07c:	bl	44a10c <ferror@plt+0x483dc>
  44a080:	ldurb	w2, [x29, #-44]
  44a084:	ldur	x3, [x29, #-56]
  44a088:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  44a08c:	add	x0, x0, #0x17c
  44a090:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44a094:	add	x1, x1, #0x1a0
  44a098:	ldr	x4, [sp, #16]
  44a09c:	bl	401ca0 <printf@plt>
  44a0a0:	b	44a0f4 <ferror@plt+0x483c4>
  44a0a4:	ldurb	w1, [x29, #-45]
  44a0a8:	add	x8, sp, #0x30
  44a0ac:	mov	x0, x8
  44a0b0:	str	x8, [sp, #8]
  44a0b4:	bl	44a10c <ferror@plt+0x483dc>
  44a0b8:	ldurb	w1, [x29, #-46]
  44a0bc:	ldurb	w2, [x29, #-47]
  44a0c0:	add	x8, sp, #0x1c
  44a0c4:	mov	x0, x8
  44a0c8:	str	x8, [sp]
  44a0cc:	bl	44a1ec <ferror@plt+0x484bc>
  44a0d0:	ldurb	w2, [x29, #-44]
  44a0d4:	ldur	x3, [x29, #-56]
  44a0d8:	adrp	x0, 49d000 <warn@@Base+0x2bd44>
  44a0dc:	add	x0, x0, #0x1a3
  44a0e0:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44a0e4:	add	x1, x1, #0x1a0
  44a0e8:	ldr	x4, [sp, #8]
  44a0ec:	ldr	x5, [sp]
  44a0f0:	bl	401ca0 <printf@plt>
  44a0f4:	ldur	x8, [x29, #-16]
  44a0f8:	stur	x8, [x29, #-8]
  44a0fc:	ldur	x0, [x29, #-8]
  44a100:	ldp	x29, x30, [sp, #144]
  44a104:	add	sp, sp, #0xa0
  44a108:	ret
  44a10c:	sub	sp, sp, #0x30
  44a110:	stp	x29, x30, [sp, #32]
  44a114:	add	x29, sp, #0x20
  44a118:	stur	x0, [x29, #-8]
  44a11c:	stur	w1, [x29, #-12]
  44a120:	ldur	w8, [x29, #-12]
  44a124:	lsr	w8, w8, #5
  44a128:	and	w8, w8, #0x3
  44a12c:	subs	w8, w8, #0x0
  44a130:	mov	w9, w8
  44a134:	ubfx	x9, x9, #0, #32
  44a138:	cmp	x9, #0x3
  44a13c:	str	x9, [sp, #8]
  44a140:	b.hi	44a1e0 <ferror@plt+0x484b0>  // b.pmore
  44a144:	adrp	x8, 49c000 <warn@@Base+0x2ad44>
  44a148:	add	x8, x8, #0xaec
  44a14c:	ldr	x11, [sp, #8]
  44a150:	ldrsw	x10, [x8, x11, lsl #2]
  44a154:	add	x9, x8, x10
  44a158:	br	x9
  44a15c:	ldur	x0, [x29, #-8]
  44a160:	ldur	w8, [x29, #-12]
  44a164:	and	w2, w8, #0x1f
  44a168:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  44a16c:	add	x1, x1, #0xc76
  44a170:	bl	401980 <sprintf@plt>
  44a174:	b	44a1e0 <ferror@plt+0x484b0>
  44a178:	ldur	x0, [x29, #-8]
  44a17c:	ldur	w8, [x29, #-12]
  44a180:	and	w2, w8, #0x1f
  44a184:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44a188:	add	x1, x1, #0x95
  44a18c:	bl	401980 <sprintf@plt>
  44a190:	b	44a1e0 <ferror@plt+0x484b0>
  44a194:	ldur	x0, [x29, #-8]
  44a198:	ldur	w8, [x29, #-12]
  44a19c:	and	w2, w8, #0x1f
  44a1a0:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44a1a4:	add	x1, x1, #0x99
  44a1a8:	bl	401980 <sprintf@plt>
  44a1ac:	b	44a1e0 <ferror@plt+0x484b0>
  44a1b0:	ldur	x0, [x29, #-8]
  44a1b4:	ldur	w8, [x29, #-12]
  44a1b8:	and	w8, w8, #0xf
  44a1bc:	mov	w9, w8
  44a1c0:	ubfx	x9, x9, #0, #32
  44a1c4:	mov	x10, #0x8                   	// #8
  44a1c8:	mul	x9, x10, x9
  44a1cc:	adrp	x10, 49c000 <warn@@Base+0x2ad44>
  44a1d0:	add	x10, x10, #0xb98
  44a1d4:	add	x9, x10, x9
  44a1d8:	ldr	x1, [x9]
  44a1dc:	bl	401c30 <strcpy@plt>
  44a1e0:	ldp	x29, x30, [sp, #32]
  44a1e4:	add	sp, sp, #0x30
  44a1e8:	ret
  44a1ec:	sub	sp, sp, #0x30
  44a1f0:	stp	x29, x30, [sp, #32]
  44a1f4:	add	x29, sp, #0x20
  44a1f8:	stur	x0, [x29, #-8]
  44a1fc:	stur	w1, [x29, #-12]
  44a200:	str	w2, [sp, #16]
  44a204:	ldur	w8, [x29, #-12]
  44a208:	ldr	w9, [sp, #16]
  44a20c:	lsr	w9, w9, #7
  44a210:	and	w9, w9, #0x1
  44a214:	orr	w8, w9, w8, lsl #1
  44a218:	str	w8, [sp, #12]
  44a21c:	cbz	w8, 44a244 <ferror@plt+0x48514>
  44a220:	b	44a224 <ferror@plt+0x484f4>
  44a224:	ldr	w8, [sp, #12]
  44a228:	cmp	w8, #0x1
  44a22c:	b.eq	44a260 <ferror@plt+0x48530>  // b.none
  44a230:	b	44a234 <ferror@plt+0x48504>
  44a234:	ldr	w8, [sp, #12]
  44a238:	cmp	w8, #0x2
  44a23c:	b.eq	44a27c <ferror@plt+0x4854c>  // b.none
  44a240:	b	44a294 <ferror@plt+0x48564>
  44a244:	ldur	x0, [x29, #-8]
  44a248:	ldr	w8, [sp, #16]
  44a24c:	and	w2, w8, #0x1f
  44a250:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  44a254:	add	x1, x1, #0xc76
  44a258:	bl	401980 <sprintf@plt>
  44a25c:	b	44a294 <ferror@plt+0x48564>
  44a260:	ldur	x0, [x29, #-8]
  44a264:	ldr	w8, [sp, #16]
  44a268:	and	w2, w8, #0x1f
  44a26c:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44a270:	add	x1, x1, #0x95
  44a274:	bl	401980 <sprintf@plt>
  44a278:	b	44a294 <ferror@plt+0x48564>
  44a27c:	ldur	x0, [x29, #-8]
  44a280:	ldr	w8, [sp, #16]
  44a284:	and	w2, w8, #0x1f
  44a288:	adrp	x1, 49d000 <warn@@Base+0x2bd44>
  44a28c:	add	x1, x1, #0x99
  44a290:	bl	401980 <sprintf@plt>
  44a294:	ldp	x29, x30, [sp, #32]
  44a298:	add	sp, sp, #0x30
  44a29c:	ret
  44a2a0:	sub	sp, sp, #0x40
  44a2a4:	mov	w8, #0x1                   	// #1
  44a2a8:	str	x0, [sp, #56]
  44a2ac:	str	x1, [sp, #48]
  44a2b0:	str	w2, [sp, #44]
  44a2b4:	str	x3, [sp, #32]
  44a2b8:	str	x4, [sp, #24]
  44a2bc:	str	xzr, [sp, #16]
  44a2c0:	str	wzr, [sp, #12]
  44a2c4:	str	wzr, [sp, #8]
  44a2c8:	str	w8, [sp, #4]
  44a2cc:	ldr	x8, [sp, #56]
  44a2d0:	ldr	x9, [sp, #48]
  44a2d4:	cmp	x8, x9
  44a2d8:	b.cs	44a3f8 <ferror@plt+0x486c8>  // b.hs, b.nlast
  44a2dc:	ldr	x8, [sp, #56]
  44a2e0:	add	x9, x8, #0x1
  44a2e4:	str	x9, [sp, #56]
  44a2e8:	ldrb	w10, [x8]
  44a2ec:	strb	w10, [sp, #3]
  44a2f0:	ldr	w10, [sp, #12]
  44a2f4:	add	w10, w10, #0x1
  44a2f8:	str	w10, [sp, #12]
  44a2fc:	ldr	w10, [sp, #8]
  44a300:	mov	w8, w10
  44a304:	cmp	x8, #0x40
  44a308:	b.cs	44a378 <ferror@plt+0x48648>  // b.hs, b.nlast
  44a30c:	ldrb	w8, [sp, #3]
  44a310:	and	w8, w8, #0x7f
  44a314:	mov	w0, w8
  44a318:	sxtw	x9, w0
  44a31c:	ldr	w8, [sp, #8]
  44a320:	mov	w10, w8
  44a324:	lsl	x9, x9, x10
  44a328:	ldr	x10, [sp, #16]
  44a32c:	orr	x9, x10, x9
  44a330:	str	x9, [sp, #16]
  44a334:	ldr	x9, [sp, #16]
  44a338:	ldr	w8, [sp, #8]
  44a33c:	mov	w10, w8
  44a340:	lsr	x9, x9, x10
  44a344:	ldrb	w8, [sp, #3]
  44a348:	and	w8, w8, #0x7f
  44a34c:	mov	w0, w8
  44a350:	sxtw	x10, w0
  44a354:	cmp	x9, x10
  44a358:	b.eq	44a368 <ferror@plt+0x48638>  // b.none
  44a35c:	ldr	w8, [sp, #4]
  44a360:	orr	w8, w8, #0x2
  44a364:	str	w8, [sp, #4]
  44a368:	ldr	w8, [sp, #8]
  44a36c:	add	w8, w8, #0x7
  44a370:	str	w8, [sp, #8]
  44a374:	b	44a390 <ferror@plt+0x48660>
  44a378:	ldrb	w8, [sp, #3]
  44a37c:	and	w8, w8, #0x7f
  44a380:	cbz	w8, 44a390 <ferror@plt+0x48660>
  44a384:	ldr	w8, [sp, #4]
  44a388:	orr	w8, w8, #0x2
  44a38c:	str	w8, [sp, #4]
  44a390:	ldrb	w8, [sp, #3]
  44a394:	and	w8, w8, #0x80
  44a398:	cbnz	w8, 44a3f4 <ferror@plt+0x486c4>
  44a39c:	ldr	w8, [sp, #4]
  44a3a0:	and	w8, w8, #0xfffffffe
  44a3a4:	str	w8, [sp, #4]
  44a3a8:	ldr	w8, [sp, #44]
  44a3ac:	cbz	w8, 44a3f0 <ferror@plt+0x486c0>
  44a3b0:	ldr	w8, [sp, #8]
  44a3b4:	mov	w9, w8
  44a3b8:	cmp	x9, #0x40
  44a3bc:	b.cs	44a3f0 <ferror@plt+0x486c0>  // b.hs, b.nlast
  44a3c0:	ldrb	w8, [sp, #3]
  44a3c4:	and	w8, w8, #0x40
  44a3c8:	cbz	w8, 44a3f0 <ferror@plt+0x486c0>
  44a3cc:	ldr	w8, [sp, #8]
  44a3d0:	mov	w9, w8
  44a3d4:	mov	x10, #0x1                   	// #1
  44a3d8:	lsl	x9, x10, x9
  44a3dc:	mov	x10, xzr
  44a3e0:	subs	x9, x10, x9
  44a3e4:	ldr	x10, [sp, #16]
  44a3e8:	orr	x9, x10, x9
  44a3ec:	str	x9, [sp, #16]
  44a3f0:	b	44a3f8 <ferror@plt+0x486c8>
  44a3f4:	b	44a2cc <ferror@plt+0x4859c>
  44a3f8:	ldr	x8, [sp, #32]
  44a3fc:	cbz	x8, 44a40c <ferror@plt+0x486dc>
  44a400:	ldr	w8, [sp, #12]
  44a404:	ldr	x9, [sp, #32]
  44a408:	str	w8, [x9]
  44a40c:	ldr	x8, [sp, #24]
  44a410:	cbz	x8, 44a420 <ferror@plt+0x486f0>
  44a414:	ldr	w8, [sp, #4]
  44a418:	ldr	x9, [sp, #24]
  44a41c:	str	w8, [x9]
  44a420:	ldr	x0, [sp, #16]
  44a424:	add	sp, sp, #0x40
  44a428:	ret
  44a42c:	sub	sp, sp, #0x20
  44a430:	stp	x29, x30, [sp, #16]
  44a434:	add	x29, sp, #0x10
  44a438:	mov	x8, xzr
  44a43c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a440:	add	x9, x9, #0x998
  44a444:	stur	w0, [x29, #-4]
  44a448:	str	x8, [x9]
  44a44c:	ldur	w10, [x29, #-4]
  44a450:	cmp	w10, #0x3
  44a454:	str	w10, [sp, #8]
  44a458:	b.eq	44a4c4 <ferror@plt+0x48794>  // b.none
  44a45c:	b	44a460 <ferror@plt+0x48730>
  44a460:	ldr	w8, [sp, #8]
  44a464:	cmp	w8, #0x6
  44a468:	b.eq	44a4cc <ferror@plt+0x4879c>  // b.none
  44a46c:	b	44a470 <ferror@plt+0x48740>
  44a470:	ldr	w8, [sp, #8]
  44a474:	cmp	w8, #0x16
  44a478:	b.eq	44a4e4 <ferror@plt+0x487b4>  // b.none
  44a47c:	b	44a480 <ferror@plt+0x48750>
  44a480:	ldr	w8, [sp, #8]
  44a484:	cmp	w8, #0x3e
  44a488:	b.eq	44a4d4 <ferror@plt+0x487a4>  // b.none
  44a48c:	b	44a490 <ferror@plt+0x48760>
  44a490:	ldr	w8, [sp, #8]
  44a494:	subs	w9, w8, #0xb4
  44a498:	cmp	w9, #0x1
  44a49c:	b.ls	44a4d4 <ferror@plt+0x487a4>  // b.plast
  44a4a0:	b	44a4a4 <ferror@plt+0x48774>
  44a4a4:	ldr	w8, [sp, #8]
  44a4a8:	cmp	w8, #0xb7
  44a4ac:	b.eq	44a4dc <ferror@plt+0x487ac>  // b.none
  44a4b0:	b	44a4b4 <ferror@plt+0x48784>
  44a4b4:	ldr	w8, [sp, #8]
  44a4b8:	cmp	w8, #0xf3
  44a4bc:	b.eq	44a4ec <ferror@plt+0x487bc>  // b.none
  44a4c0:	b	44a4f4 <ferror@plt+0x487c4>
  44a4c4:	bl	44a500 <ferror@plt+0x487d0>
  44a4c8:	b	44a4f4 <ferror@plt+0x487c4>
  44a4cc:	bl	44a53c <ferror@plt+0x4880c>
  44a4d0:	b	44a4f4 <ferror@plt+0x487c4>
  44a4d4:	bl	44a578 <ferror@plt+0x48848>
  44a4d8:	b	44a4f4 <ferror@plt+0x487c4>
  44a4dc:	bl	44a5b4 <ferror@plt+0x48884>
  44a4e0:	b	44a4f4 <ferror@plt+0x487c4>
  44a4e4:	bl	44a5f0 <ferror@plt+0x488c0>
  44a4e8:	b	44a4f4 <ferror@plt+0x487c4>
  44a4ec:	bl	44a62c <ferror@plt+0x488fc>
  44a4f0:	b	44a4f4 <ferror@plt+0x487c4>
  44a4f4:	ldp	x29, x30, [sp, #16]
  44a4f8:	add	sp, sp, #0x20
  44a4fc:	ret
  44a500:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  44a504:	add	x8, x8, #0x620
  44a508:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a50c:	add	x9, x9, #0x9c8
  44a510:	mov	w10, #0x65                  	// #101
  44a514:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a518:	add	x11, x11, #0x9d0
  44a51c:	adrp	x12, 459000 <ferror@plt+0x572d0>
  44a520:	add	x12, x12, #0x918
  44a524:	adrp	x13, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a528:	add	x13, x13, #0x998
  44a52c:	str	x8, [x9]
  44a530:	str	w10, [x11]
  44a534:	str	x12, [x13]
  44a538:	ret
  44a53c:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  44a540:	add	x8, x8, #0x948
  44a544:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a548:	add	x9, x9, #0x9c8
  44a54c:	mov	w10, #0x65                  	// #101
  44a550:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a554:	add	x11, x11, #0x9d0
  44a558:	adrp	x12, 459000 <ferror@plt+0x572d0>
  44a55c:	add	x12, x12, #0x918
  44a560:	adrp	x13, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a564:	add	x13, x13, #0x998
  44a568:	str	x8, [x9]
  44a56c:	str	w10, [x11]
  44a570:	str	x12, [x13]
  44a574:	ret
  44a578:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  44a57c:	add	x8, x8, #0xc70
  44a580:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a584:	add	x9, x9, #0x9c8
  44a588:	mov	w10, #0x7e                  	// #126
  44a58c:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a590:	add	x11, x11, #0x9d0
  44a594:	adrp	x12, 459000 <ferror@plt+0x572d0>
  44a598:	add	x12, x12, #0x918
  44a59c:	adrp	x13, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a5a0:	add	x13, x13, #0x998
  44a5a4:	str	x8, [x9]
  44a5a8:	str	w10, [x11]
  44a5ac:	str	x12, [x13]
  44a5b0:	ret
  44a5b4:	adrp	x8, 49f000 <warn@@Base+0x2dd44>
  44a5b8:	add	x8, x8, #0x60
  44a5bc:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a5c0:	add	x9, x9, #0x9c8
  44a5c4:	mov	w10, #0x80                  	// #128
  44a5c8:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a5cc:	add	x11, x11, #0x9d0
  44a5d0:	adrp	x12, 459000 <ferror@plt+0x572d0>
  44a5d4:	add	x12, x12, #0x918
  44a5d8:	adrp	x13, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a5dc:	add	x13, x13, #0x998
  44a5e0:	str	x8, [x9]
  44a5e4:	str	w10, [x11]
  44a5e8:	str	x12, [x13]
  44a5ec:	ret
  44a5f0:	adrp	x8, 49f000 <warn@@Base+0x2dd44>
  44a5f4:	add	x8, x8, #0x460
  44a5f8:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a5fc:	add	x9, x9, #0x9c8
  44a600:	mov	w10, #0x54                  	// #84
  44a604:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a608:	add	x11, x11, #0x9d0
  44a60c:	adrp	x12, 459000 <ferror@plt+0x572d0>
  44a610:	add	x12, x12, #0x918
  44a614:	adrp	x13, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a618:	add	x13, x13, #0x998
  44a61c:	str	x8, [x9]
  44a620:	str	w10, [x11]
  44a624:	str	x12, [x13]
  44a628:	ret
  44a62c:	mov	x8, xzr
  44a630:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a634:	add	x9, x9, #0x9c8
  44a638:	mov	w10, #0x2000                	// #8192
  44a63c:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a640:	add	x11, x11, #0x9d0
  44a644:	adrp	x12, 459000 <ferror@plt+0x572d0>
  44a648:	add	x12, x12, #0x9ac
  44a64c:	adrp	x13, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a650:	add	x13, x13, #0x998
  44a654:	str	x8, [x9]
  44a658:	str	w10, [x11]
  44a65c:	str	x12, [x13]
  44a660:	ret
  44a664:	sub	sp, sp, #0x30
  44a668:	stp	x29, x30, [sp, #32]
  44a66c:	add	x29, sp, #0x20
  44a670:	mov	x8, xzr
  44a674:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a678:	add	x9, x9, #0x998
  44a67c:	stur	w0, [x29, #-4]
  44a680:	str	x1, [sp, #16]
  44a684:	str	x8, [x9]
  44a688:	ldur	w10, [x29, #-4]
  44a68c:	cmp	w10, #0x8
  44a690:	str	w10, [sp, #12]
  44a694:	b.eq	44a6dc <ferror@plt+0x489ac>  // b.none
  44a698:	b	44a69c <ferror@plt+0x4896c>
  44a69c:	ldr	w8, [sp, #12]
  44a6a0:	cmp	w8, #0xb
  44a6a4:	b.eq	44a740 <ferror@plt+0x48a10>  // b.none
  44a6a8:	b	44a6ac <ferror@plt+0x4897c>
  44a6ac:	ldr	w8, [sp, #12]
  44a6b0:	cmp	w8, #0x42
  44a6b4:	b.eq	44a758 <ferror@plt+0x48a28>  // b.none
  44a6b8:	b	44a6bc <ferror@plt+0x4898c>
  44a6bc:	ldr	w8, [sp, #12]
  44a6c0:	cmp	w8, #0x45
  44a6c4:	b.eq	44a750 <ferror@plt+0x48a20>  // b.none
  44a6c8:	b	44a6cc <ferror@plt+0x4899c>
  44a6cc:	ldr	w8, [sp, #12]
  44a6d0:	cmp	w8, #0x52
  44a6d4:	b.eq	44a748 <ferror@plt+0x48a18>  // b.none
  44a6d8:	b	44a760 <ferror@plt+0x48a30>
  44a6dc:	ldr	x8, [sp, #16]
  44a6e0:	subs	x9, x8, #0x8
  44a6e4:	cmp	x9, #0x1
  44a6e8:	str	x8, [sp]
  44a6ec:	b.ls	44a730 <ferror@plt+0x48a00>  // b.plast
  44a6f0:	b	44a6f4 <ferror@plt+0x489c4>
  44a6f4:	ldr	x8, [sp]
  44a6f8:	subs	x9, x8, #0x10
  44a6fc:	cmp	x9, #0x1
  44a700:	b.ls	44a730 <ferror@plt+0x48a00>  // b.plast
  44a704:	b	44a708 <ferror@plt+0x489d8>
  44a708:	ldr	x8, [sp]
  44a70c:	cmp	x8, #0x88
  44a710:	b.eq	44a730 <ferror@plt+0x48a00>  // b.none
  44a714:	b	44a718 <ferror@plt+0x489e8>
  44a718:	ldr	x8, [sp]
  44a71c:	cmp	x8, #0x90
  44a720:	cset	w9, eq  // eq = none
  44a724:	eor	w9, w9, #0x1
  44a728:	tbnz	w9, #0, 44a738 <ferror@plt+0x48a08>
  44a72c:	b	44a730 <ferror@plt+0x48a00>
  44a730:	bl	44a578 <ferror@plt+0x48848>
  44a734:	b	44a73c <ferror@plt+0x48a0c>
  44a738:	bl	44a500 <ferror@plt+0x487d0>
  44a73c:	b	44a760 <ferror@plt+0x48a30>
  44a740:	bl	44a53c <ferror@plt+0x4880c>
  44a744:	b	44a760 <ferror@plt+0x48a30>
  44a748:	bl	44a5b4 <ferror@plt+0x48884>
  44a74c:	b	44a760 <ferror@plt+0x48a30>
  44a750:	bl	44a5f0 <ferror@plt+0x488c0>
  44a754:	b	44a760 <ferror@plt+0x48a30>
  44a758:	bl	44a62c <ferror@plt+0x488fc>
  44a75c:	b	44a760 <ferror@plt+0x48a30>
  44a760:	ldp	x29, x30, [sp, #32]
  44a764:	add	sp, sp, #0x30
  44a768:	ret
  44a76c:	sub	sp, sp, #0x40
  44a770:	stp	x29, x30, [sp, #48]
  44a774:	add	x29, sp, #0x30
  44a778:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a77c:	add	x8, x8, #0x9a8
  44a780:	stur	x0, [x29, #-16]
  44a784:	stur	w1, [x29, #-20]
  44a788:	ldur	x0, [x29, #-16]
  44a78c:	str	x8, [sp, #16]
  44a790:	bl	44a89c <ferror@plt+0x48b6c>
  44a794:	cbnz	w0, 44a7a4 <ferror@plt+0x48a74>
  44a798:	mov	x8, xzr
  44a79c:	stur	x8, [x29, #-8]
  44a7a0:	b	44a88c <ferror@plt+0x48b5c>
  44a7a4:	str	wzr, [sp, #24]
  44a7a8:	ldr	w8, [sp, #24]
  44a7ac:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a7b0:	add	x9, x9, #0x9a0
  44a7b4:	ldr	w10, [x9]
  44a7b8:	cmp	w8, w10
  44a7bc:	b.cs	44a7f4 <ferror@plt+0x48ac4>  // b.hs, b.nlast
  44a7c0:	ldr	x8, [sp, #16]
  44a7c4:	ldr	x9, [x8]
  44a7c8:	ldr	w10, [sp, #24]
  44a7cc:	mov	w11, w10
  44a7d0:	ldr	w10, [x9, x11, lsl #2]
  44a7d4:	ldur	w12, [x29, #-20]
  44a7d8:	cmp	w10, w12
  44a7dc:	b.ne	44a7e4 <ferror@plt+0x48ab4>  // b.any
  44a7e0:	b	44a7f4 <ferror@plt+0x48ac4>
  44a7e4:	ldr	w8, [sp, #24]
  44a7e8:	add	w8, w8, #0x1
  44a7ec:	str	w8, [sp, #24]
  44a7f0:	b	44a7a8 <ferror@plt+0x48a78>
  44a7f4:	ldr	w8, [sp, #24]
  44a7f8:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44a7fc:	add	x9, x9, #0x9a0
  44a800:	ldr	w10, [x9]
  44a804:	cmp	w8, w10
  44a808:	b.cc	44a818 <ferror@plt+0x48ae8>  // b.lo, b.ul, b.last
  44a80c:	mov	x8, xzr
  44a810:	stur	x8, [x29, #-8]
  44a814:	b	44a88c <ferror@plt+0x48b5c>
  44a818:	ldr	w8, [sp, #24]
  44a81c:	cmp	w8, #0x0
  44a820:	cset	w8, ls  // ls = plast
  44a824:	mov	w9, #0x0                   	// #0
  44a828:	str	w9, [sp, #12]
  44a82c:	tbnz	w8, #0, 44a850 <ferror@plt+0x48b20>
  44a830:	ldr	x8, [sp, #16]
  44a834:	ldr	x9, [x8]
  44a838:	ldr	w10, [sp, #24]
  44a83c:	subs	w10, w10, #0x1
  44a840:	ldr	w10, [x9, w10, uxtw #2]
  44a844:	cmp	w10, #0x0
  44a848:	cset	w10, ne  // ne = any
  44a84c:	str	w10, [sp, #12]
  44a850:	ldr	w8, [sp, #12]
  44a854:	tbnz	w8, #0, 44a85c <ferror@plt+0x48b2c>
  44a858:	b	44a86c <ferror@plt+0x48b3c>
  44a85c:	ldr	w8, [sp, #24]
  44a860:	subs	w8, w8, #0x1
  44a864:	str	w8, [sp, #24]
  44a868:	b	44a818 <ferror@plt+0x48ae8>
  44a86c:	ldr	x8, [sp, #16]
  44a870:	ldr	x9, [x8]
  44a874:	ldr	w10, [sp, #24]
  44a878:	mov	w11, w10
  44a87c:	mov	x12, #0x4                   	// #4
  44a880:	mul	x11, x12, x11
  44a884:	add	x9, x9, x11
  44a888:	stur	x9, [x29, #-8]
  44a88c:	ldur	x0, [x29, #-8]
  44a890:	ldp	x29, x30, [sp, #48]
  44a894:	add	sp, sp, #0x40
  44a898:	ret
  44a89c:	sub	sp, sp, #0x30
  44a8a0:	stp	x29, x30, [sp, #32]
  44a8a4:	add	x29, sp, #0x20
  44a8a8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  44a8ac:	add	x8, x8, #0x6d0
  44a8b0:	mov	w9, #0xffffffff            	// #-1
  44a8b4:	adrp	x10, 4bc000 <warn@@Base+0x4ad44>
  44a8b8:	add	x10, x10, #0x400
  44a8bc:	mov	x11, #0x10a0                	// #4256
  44a8c0:	add	x11, x10, x11
  44a8c4:	mov	x12, #0x1110                	// #4368
  44a8c8:	add	x10, x10, x12
  44a8cc:	stur	x0, [x29, #-8]
  44a8d0:	ldr	w13, [x8]
  44a8d4:	cmp	w13, w9
  44a8d8:	str	x8, [sp, #16]
  44a8dc:	str	x11, [sp, #8]
  44a8e0:	str	x10, [sp]
  44a8e4:	b.ne	44a94c <ferror@plt+0x48c1c>  // b.any
  44a8e8:	mov	w8, #0x1                   	// #1
  44a8ec:	ldr	x9, [sp, #16]
  44a8f0:	str	w8, [x9]
  44a8f4:	ldur	x1, [x29, #-8]
  44a8f8:	mov	w0, #0x26                  	// #38
  44a8fc:	bl	45bc18 <ferror@plt+0x59ee8>
  44a900:	cbz	w0, 44a920 <ferror@plt+0x48bf0>
  44a904:	ldr	x0, [sp, #8]
  44a908:	mov	w8, wzr
  44a90c:	mov	w1, w8
  44a910:	bl	45bd68 <ferror@plt+0x5a038>
  44a914:	cbnz	w0, 44a920 <ferror@plt+0x48bf0>
  44a918:	ldr	x8, [sp, #16]
  44a91c:	str	wzr, [x8]
  44a920:	ldur	x1, [x29, #-8]
  44a924:	mov	w0, #0x27                  	// #39
  44a928:	bl	45bc18 <ferror@plt+0x59ee8>
  44a92c:	cbz	w0, 44a94c <ferror@plt+0x48c1c>
  44a930:	ldr	x0, [sp]
  44a934:	mov	w8, wzr
  44a938:	mov	w1, w8
  44a93c:	bl	45bd68 <ferror@plt+0x5a038>
  44a940:	cbnz	w0, 44a94c <ferror@plt+0x48c1c>
  44a944:	ldr	x8, [sp, #16]
  44a948:	str	wzr, [x8]
  44a94c:	ldr	x8, [sp, #16]
  44a950:	ldr	w0, [x8]
  44a954:	ldp	x29, x30, [sp, #32]
  44a958:	add	sp, sp, #0x30
  44a95c:	ret
  44a960:	sub	sp, sp, #0x30
  44a964:	stp	x29, x30, [sp, #32]
  44a968:	add	x29, sp, #0x20
  44a96c:	mov	x8, #0xffffffffffffffff    	// #-1
  44a970:	str	x0, [sp, #16]
  44a974:	str	x1, [sp, #8]
  44a978:	ldr	x9, [sp, #16]
  44a97c:	ldr	x10, [sp, #8]
  44a980:	udiv	x8, x8, x10
  44a984:	cmp	x9, x8
  44a988:	b.cc	44a998 <ferror@plt+0x48c68>  // b.lo, b.ul, b.last
  44a98c:	mov	x8, xzr
  44a990:	stur	x8, [x29, #-8]
  44a994:	b	44a9ac <ferror@plt+0x48c7c>
  44a998:	ldr	x8, [sp, #16]
  44a99c:	ldr	x9, [sp, #8]
  44a9a0:	mul	x0, x8, x9
  44a9a4:	bl	47824c <warn@@Base+0x6f90>
  44a9a8:	stur	x0, [x29, #-8]
  44a9ac:	ldur	x0, [x29, #-8]
  44a9b0:	ldp	x29, x30, [sp, #32]
  44a9b4:	add	sp, sp, #0x30
  44a9b8:	ret
  44a9bc:	sub	sp, sp, #0x30
  44a9c0:	stp	x29, x30, [sp, #32]
  44a9c4:	add	x29, sp, #0x20
  44a9c8:	mov	x8, #0xffffffffffffffff    	// #-1
  44a9cc:	stur	x0, [x29, #-8]
  44a9d0:	str	x1, [sp, #16]
  44a9d4:	ldur	x9, [x29, #-8]
  44a9d8:	ldr	x10, [sp, #16]
  44a9dc:	udiv	x8, x8, x10
  44a9e0:	cmp	x9, x8
  44a9e4:	b.cc	44aa2c <ferror@plt+0x48cfc>  // b.lo, b.ul, b.last
  44a9e8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  44a9ec:	add	x8, x8, #0x6e8
  44a9f0:	ldr	x0, [x8]
  44a9f4:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  44a9f8:	add	x8, x8, #0x140
  44a9fc:	str	x0, [sp, #8]
  44aa00:	mov	x0, x8
  44aa04:	bl	401cf0 <gettext@plt>
  44aa08:	ldur	x2, [x29, #-8]
  44aa0c:	ldr	x8, [sp, #8]
  44aa10:	str	x0, [sp]
  44aa14:	mov	x0, x8
  44aa18:	ldr	x1, [sp]
  44aa1c:	bl	401d10 <fprintf@plt>
  44aa20:	mov	w9, #0x1                   	// #1
  44aa24:	mov	w0, w9
  44aa28:	bl	478100 <warn@@Base+0x6e44>
  44aa2c:	ldur	x8, [x29, #-8]
  44aa30:	ldr	x9, [sp, #16]
  44aa34:	mul	x0, x8, x9
  44aa38:	bl	47824c <warn@@Base+0x6f90>
  44aa3c:	ldp	x29, x30, [sp, #32]
  44aa40:	add	sp, sp, #0x30
  44aa44:	ret
  44aa48:	sub	sp, sp, #0x30
  44aa4c:	stp	x29, x30, [sp, #32]
  44aa50:	add	x29, sp, #0x20
  44aa54:	mov	x8, #0xffffffffffffffff    	// #-1
  44aa58:	stur	x0, [x29, #-8]
  44aa5c:	str	x1, [sp, #16]
  44aa60:	str	x2, [sp, #8]
  44aa64:	ldr	x9, [sp, #16]
  44aa68:	ldr	x10, [sp, #8]
  44aa6c:	udiv	x8, x8, x10
  44aa70:	cmp	x9, x8
  44aa74:	b.cc	44aa94 <ferror@plt+0x48d64>  // b.lo, b.ul, b.last
  44aa78:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44aa7c:	add	x0, x0, #0x18a
  44aa80:	bl	401cf0 <gettext@plt>
  44aa84:	ldr	x1, [sp, #16]
  44aa88:	bl	4711a8 <error@@Base>
  44aa8c:	mov	w0, #0x1                   	// #1
  44aa90:	bl	478100 <warn@@Base+0x6e44>
  44aa94:	ldur	x0, [x29, #-8]
  44aa98:	ldr	x8, [sp, #16]
  44aa9c:	ldr	x9, [sp, #8]
  44aaa0:	mul	x1, x8, x9
  44aaa4:	bl	478300 <warn@@Base+0x7044>
  44aaa8:	ldp	x29, x30, [sp, #32]
  44aaac:	add	sp, sp, #0x30
  44aab0:	ret
  44aab4:	sub	sp, sp, #0x20
  44aab8:	stp	x29, x30, [sp, #16]
  44aabc:	add	x29, sp, #0x10
  44aac0:	mov	x8, #0xffffffffffffffff    	// #-1
  44aac4:	str	x0, [sp, #8]
  44aac8:	str	x1, [sp]
  44aacc:	ldr	x9, [sp, #8]
  44aad0:	ldr	x10, [sp]
  44aad4:	udiv	x8, x8, x10
  44aad8:	cmp	x9, x8
  44aadc:	b.cc	44aafc <ferror@plt+0x48dcc>  // b.lo, b.ul, b.last
  44aae0:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44aae4:	add	x0, x0, #0x1d7
  44aae8:	bl	401cf0 <gettext@plt>
  44aaec:	ldr	x1, [sp, #8]
  44aaf0:	bl	4711a8 <error@@Base>
  44aaf4:	mov	w0, #0x1                   	// #1
  44aaf8:	bl	478100 <warn@@Base+0x6e44>
  44aafc:	ldr	x0, [sp, #8]
  44ab00:	ldr	x1, [sp]
  44ab04:	bl	478298 <warn@@Base+0x6fdc>
  44ab08:	ldp	x29, x30, [sp, #16]
  44ab0c:	add	sp, sp, #0x20
  44ab10:	ret
  44ab14:	sub	sp, sp, #0xa0
  44ab18:	stp	x29, x30, [sp, #144]
  44ab1c:	add	x29, sp, #0x90
  44ab20:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ab24:	add	x8, x8, #0x534
  44ab28:	adrp	x9, 4bc000 <warn@@Base+0x4ad44>
  44ab2c:	add	x9, x9, #0x400
  44ab30:	add	x10, x9, #0x150
  44ab34:	mov	x11, #0x11f0                	// #4592
  44ab38:	add	x11, x9, x11
  44ab3c:	mov	x12, #0x1180                	// #4480
  44ab40:	add	x12, x9, x12
  44ab44:	stur	x0, [x29, #-16]
  44ab48:	stur	x1, [x29, #-24]
  44ab4c:	ldr	w13, [x8]
  44ab50:	str	x8, [sp, #64]
  44ab54:	str	x9, [sp, #56]
  44ab58:	str	x10, [sp, #48]
  44ab5c:	str	x11, [sp, #40]
  44ab60:	str	x12, [sp, #32]
  44ab64:	cbnz	w13, 44ab80 <ferror@plt+0x48e50>
  44ab68:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ab6c:	add	x8, x8, #0x564
  44ab70:	ldr	w9, [x8]
  44ab74:	cbnz	w9, 44ab80 <ferror@plt+0x48e50>
  44ab78:	stur	wzr, [x29, #-4]
  44ab7c:	b	44ae24 <ferror@plt+0x490f4>
  44ab80:	ldur	x1, [x29, #-16]
  44ab84:	mov	w0, #0xa                   	// #10
  44ab88:	bl	401eec <ferror@plt+0x1bc>
  44ab8c:	cbz	w0, 44ad80 <ferror@plt+0x49050>
  44ab90:	ldur	x1, [x29, #-16]
  44ab94:	mov	w8, wzr
  44ab98:	mov	w0, w8
  44ab9c:	bl	401eec <ferror@plt+0x1bc>
  44aba0:	cbz	w0, 44ad80 <ferror@plt+0x49050>
  44aba4:	ldur	x1, [x29, #-16]
  44aba8:	mov	w0, #0x3                   	// #3
  44abac:	bl	401eec <ferror@plt+0x1bc>
  44abb0:	cbz	w0, 44ad80 <ferror@plt+0x49050>
  44abb4:	bl	44ae34 <ferror@plt+0x49104>
  44abb8:	ldur	x1, [x29, #-16]
  44abbc:	ldr	x0, [sp, #48]
  44abc0:	mov	w8, wzr
  44abc4:	mov	w2, w8
  44abc8:	mov	w3, #0x1                   	// #1
  44abcc:	mov	w4, w8
  44abd0:	bl	44ae94 <ferror@plt+0x49164>
  44abd4:	cbz	w0, 44ad80 <ferror@plt+0x49050>
  44abd8:	stur	wzr, [x29, #-28]
  44abdc:	mov	x8, xzr
  44abe0:	stur	x8, [x29, #-48]
  44abe4:	stur	x8, [x29, #-56]
  44abe8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44abec:	add	x8, x8, #0x9b0
  44abf0:	ldr	x8, [x8]
  44abf4:	stur	x8, [x29, #-40]
  44abf8:	ldur	x8, [x29, #-40]
  44abfc:	cbz	x8, 44ad80 <ferror@plt+0x49050>
  44ac00:	ldur	x8, [x29, #-40]
  44ac04:	ldr	w9, [x8]
  44ac08:	str	w9, [sp, #28]
  44ac0c:	cbz	w9, 44ac34 <ferror@plt+0x48f04>
  44ac10:	b	44ac14 <ferror@plt+0x48ee4>
  44ac14:	ldr	w8, [sp, #28]
  44ac18:	cmp	w8, #0x1
  44ac1c:	b.eq	44ad40 <ferror@plt+0x49010>  // b.none
  44ac20:	b	44ac24 <ferror@plt+0x48ef4>
  44ac24:	ldr	w8, [sp, #28]
  44ac28:	cmp	w8, #0x2
  44ac2c:	b.eq	44ad50 <ferror@plt+0x49020>  // b.none
  44ac30:	b	44ad60 <ferror@plt+0x49030>
  44ac34:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ac38:	add	x8, x8, #0x564
  44ac3c:	ldr	w9, [x8]
  44ac40:	cbz	w9, 44ad18 <ferror@plt+0x48fe8>
  44ac44:	ldur	w8, [x29, #-28]
  44ac48:	cbnz	w8, 44ac6c <ferror@plt+0x48f3c>
  44ac4c:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44ac50:	add	x0, x0, #0x228
  44ac54:	bl	401cf0 <gettext@plt>
  44ac58:	ldr	x8, [sp, #56]
  44ac5c:	ldr	x1, [x8, #336]
  44ac60:	bl	401ca0 <printf@plt>
  44ac64:	mov	w9, #0x1                   	// #1
  44ac68:	stur	w9, [x29, #-28]
  44ac6c:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44ac70:	add	x0, x0, #0x25a
  44ac74:	bl	401cf0 <gettext@plt>
  44ac78:	ldur	x8, [x29, #-40]
  44ac7c:	ldr	x1, [x8, #8]
  44ac80:	bl	401ca0 <printf@plt>
  44ac84:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  44ac88:	add	x8, x8, #0x26b
  44ac8c:	mov	x0, x8
  44ac90:	bl	401cf0 <gettext@plt>
  44ac94:	ldur	x8, [x29, #-48]
  44ac98:	str	x0, [sp, #16]
  44ac9c:	cbz	x8, 44acac <ferror@plt+0x48f7c>
  44aca0:	ldur	x8, [x29, #-48]
  44aca4:	str	x8, [sp, #8]
  44aca8:	b	44acbc <ferror@plt+0x48f8c>
  44acac:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44acb0:	add	x0, x0, #0x27c
  44acb4:	bl	401cf0 <gettext@plt>
  44acb8:	str	x0, [sp, #8]
  44acbc:	ldr	x8, [sp, #8]
  44acc0:	ldr	x0, [sp, #16]
  44acc4:	mov	x1, x8
  44acc8:	bl	401ca0 <printf@plt>
  44accc:	ldur	x8, [x29, #-56]
  44acd0:	cbz	x8, 44acfc <ferror@plt+0x48fcc>
  44acd4:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44acd8:	add	x0, x0, #0x288
  44acdc:	bl	401cf0 <gettext@plt>
  44ace0:	bl	401ca0 <printf@plt>
  44ace4:	mov	w1, w0
  44ace8:	sxtw	x0, w1
  44acec:	ldur	x1, [x29, #-56]
  44acf0:	mov	x2, #0x8                   	// #8
  44acf4:	bl	44cc0c <ferror@plt+0x4aedc>
  44acf8:	b	44ad0c <ferror@plt+0x48fdc>
  44acfc:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44ad00:	add	x0, x0, #0x295
  44ad04:	bl	401cf0 <gettext@plt>
  44ad08:	bl	401ca0 <printf@plt>
  44ad0c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44ad10:	add	x0, x0, #0xd8e
  44ad14:	bl	401ca0 <printf@plt>
  44ad18:	ldr	x8, [sp, #64]
  44ad1c:	ldr	w9, [x8]
  44ad20:	cbz	w9, 44ad3c <ferror@plt+0x4900c>
  44ad24:	ldur	x0, [x29, #-24]
  44ad28:	ldur	x8, [x29, #-40]
  44ad2c:	ldr	x1, [x8, #8]
  44ad30:	ldur	x2, [x29, #-48]
  44ad34:	ldur	x3, [x29, #-56]
  44ad38:	bl	44ccfc <ferror@plt+0x4afcc>
  44ad3c:	b	44ad70 <ferror@plt+0x49040>
  44ad40:	ldur	x8, [x29, #-40]
  44ad44:	ldr	x8, [x8, #8]
  44ad48:	stur	x8, [x29, #-48]
  44ad4c:	b	44ad70 <ferror@plt+0x49040>
  44ad50:	ldur	x8, [x29, #-40]
  44ad54:	ldr	x8, [x8, #8]
  44ad58:	stur	x8, [x29, #-56]
  44ad5c:	b	44ad70 <ferror@plt+0x49040>
  44ad60:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44ad64:	add	x0, x0, #0x2a6
  44ad68:	bl	401cf0 <gettext@plt>
  44ad6c:	bl	4711a8 <error@@Base>
  44ad70:	ldur	x8, [x29, #-40]
  44ad74:	ldr	x8, [x8, #16]
  44ad78:	stur	x8, [x29, #-40]
  44ad7c:	b	44abf8 <ferror@plt+0x48ec8>
  44ad80:	ldr	x8, [sp, #64]
  44ad84:	ldr	w9, [x8]
  44ad88:	cbnz	w9, 44ad94 <ferror@plt+0x49064>
  44ad8c:	stur	wzr, [x29, #-4]
  44ad90:	b	44ae24 <ferror@plt+0x490f4>
  44ad94:	ldur	x1, [x29, #-16]
  44ad98:	mov	w0, #0x29                  	// #41
  44ad9c:	bl	401eec <ferror@plt+0x1bc>
  44ada0:	cbz	w0, 44adc8 <ferror@plt+0x49098>
  44ada4:	ldur	x0, [x29, #-24]
  44ada8:	ldur	x5, [x29, #-16]
  44adac:	ldr	x1, [sp, #40]
  44adb0:	adrp	x2, 44d000 <ferror@plt+0x4b2d0>
  44adb4:	add	x2, x2, #0x348
  44adb8:	adrp	x3, 44d000 <ferror@plt+0x4b2d0>
  44adbc:	add	x3, x3, #0x438
  44adc0:	sub	x4, x29, #0x40
  44adc4:	bl	44cdd8 <ferror@plt+0x4b0a8>
  44adc8:	ldur	x1, [x29, #-16]
  44adcc:	mov	w0, #0x28                  	// #40
  44add0:	bl	401eec <ferror@plt+0x1bc>
  44add4:	cbz	w0, 44adfc <ferror@plt+0x490cc>
  44add8:	ldur	x0, [x29, #-24]
  44addc:	ldur	x5, [x29, #-16]
  44ade0:	ldr	x1, [sp, #32]
  44ade4:	adrp	x2, 44d000 <ferror@plt+0x4b2d0>
  44ade8:	add	x2, x2, #0x480
  44adec:	adrp	x3, 44d000 <ferror@plt+0x4b2d0>
  44adf0:	add	x3, x3, #0x544
  44adf4:	add	x4, sp, #0x48
  44adf8:	bl	44cdd8 <ferror@plt+0x4b0a8>
  44adfc:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44ae00:	add	x8, x8, #0x988
  44ae04:	ldr	x8, [x8]
  44ae08:	cbz	x8, 44ae18 <ferror@plt+0x490e8>
  44ae0c:	mov	w8, #0x1                   	// #1
  44ae10:	stur	w8, [x29, #-4]
  44ae14:	b	44ae24 <ferror@plt+0x490f4>
  44ae18:	ldr	x8, [sp, #64]
  44ae1c:	str	wzr, [x8]
  44ae20:	stur	wzr, [x29, #-4]
  44ae24:	ldur	w0, [x29, #-4]
  44ae28:	ldp	x29, x30, [sp, #144]
  44ae2c:	add	sp, sp, #0xa0
  44ae30:	ret
  44ae34:	sub	sp, sp, #0x20
  44ae38:	stp	x29, x30, [sp, #16]
  44ae3c:	add	x29, sp, #0x10
  44ae40:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44ae44:	add	x8, x8, #0x9b0
  44ae48:	ldr	x8, [x8]
  44ae4c:	str	x8, [sp, #8]
  44ae50:	ldr	x8, [sp, #8]
  44ae54:	cbz	x8, 44ae78 <ferror@plt+0x49148>
  44ae58:	ldr	x8, [sp, #8]
  44ae5c:	ldr	x8, [x8, #16]
  44ae60:	str	x8, [sp]
  44ae64:	ldr	x0, [sp, #8]
  44ae68:	bl	401bd0 <free@plt>
  44ae6c:	ldr	x8, [sp]
  44ae70:	str	x8, [sp, #8]
  44ae74:	b	44ae50 <ferror@plt+0x49120>
  44ae78:	mov	x8, xzr
  44ae7c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44ae80:	add	x9, x9, #0x9b0
  44ae84:	str	x8, [x9]
  44ae88:	ldp	x29, x30, [sp, #16]
  44ae8c:	add	sp, sp, #0x20
  44ae90:	ret
  44ae94:	stp	x29, x30, [sp, #-48]!
  44ae98:	str	x28, [sp, #16]
  44ae9c:	stp	x20, x19, [sp, #32]
  44aea0:	mov	x29, sp
  44aea4:	sub	sp, sp, #0x420
  44aea8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44aeac:	add	x8, x8, #0x52c
  44aeb0:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44aeb4:	add	x9, x9, #0x550
  44aeb8:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44aebc:	add	x10, x10, #0x9c0
  44aec0:	adrp	x11, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44aec4:	add	x11, x11, #0x9b8
  44aec8:	adrp	x12, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44aecc:	add	x12, x12, #0x9c4
  44aed0:	adrp	x13, 4a1000 <warn@@Base+0x2fd44>
  44aed4:	add	x13, x13, #0x2b3
  44aed8:	adrp	x14, 4a1000 <warn@@Base+0x2fd44>
  44aedc:	add	x14, x14, #0x2fb
  44aee0:	adrp	x15, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44aee4:	add	x15, x15, #0x578
  44aee8:	adrp	x16, 4a4000 <warn@@Base+0x32d44>
  44aeec:	add	x16, x16, #0xe28
  44aef0:	adrp	x17, 4bc000 <warn@@Base+0x4ad44>
  44aef4:	add	x17, x17, #0x400
  44aef8:	adrp	x18, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44aefc:	add	x18, x18, #0x570
  44af00:	adrp	x5, 4bc000 <warn@@Base+0x4ad44>
  44af04:	add	x5, x5, #0x3f8
  44af08:	adrp	x6, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44af0c:	add	x6, x6, #0xa20
  44af10:	adrp	x7, 4a1000 <warn@@Base+0x2fd44>
  44af14:	add	x7, x7, #0xc4b
  44af18:	adrp	x19, 4a1000 <warn@@Base+0x2fd44>
  44af1c:	add	x19, x19, #0xc62
  44af20:	adrp	x20, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44af24:	add	x20, x20, #0xa14
  44af28:	stur	x0, [x29, #-16]
  44af2c:	stur	x1, [x29, #-24]
  44af30:	stur	w2, [x29, #-28]
  44af34:	stur	w3, [x29, #-32]
  44af38:	stur	w4, [x29, #-36]
  44af3c:	ldur	x0, [x29, #-16]
  44af40:	ldr	x0, [x0, #32]
  44af44:	stur	x0, [x29, #-48]
  44af48:	ldur	x0, [x29, #-48]
  44af4c:	ldur	x1, [x29, #-16]
  44af50:	ldr	x1, [x1, #48]
  44af54:	add	x0, x0, x1
  44af58:	stur	x0, [x29, #-56]
  44af5c:	stur	wzr, [x29, #-72]
  44af60:	ldur	w2, [x29, #-32]
  44af64:	str	x8, [sp, #640]
  44af68:	str	x9, [sp, #632]
  44af6c:	str	x10, [sp, #624]
  44af70:	str	x11, [sp, #616]
  44af74:	str	x12, [sp, #608]
  44af78:	str	x13, [sp, #600]
  44af7c:	str	x14, [sp, #592]
  44af80:	str	x15, [sp, #584]
  44af84:	str	x16, [sp, #576]
  44af88:	str	x17, [sp, #568]
  44af8c:	str	x18, [sp, #560]
  44af90:	str	x5, [sp, #552]
  44af94:	str	x6, [sp, #544]
  44af98:	str	x7, [sp, #536]
  44af9c:	str	x19, [sp, #528]
  44afa0:	str	x20, [sp, #520]
  44afa4:	cbnz	w2, 44afc0 <ferror@plt+0x49290>
  44afa8:	ldr	x8, [sp, #640]
  44afac:	ldr	w9, [x8]
  44afb0:	cbnz	w9, 44afc0 <ferror@plt+0x49290>
  44afb4:	ldr	x8, [sp, #632]
  44afb8:	ldr	w9, [x8]
  44afbc:	cbz	w9, 44b340 <ferror@plt+0x49610>
  44afc0:	ldr	x8, [sp, #624]
  44afc4:	ldr	w9, [x8]
  44afc8:	cbnz	w9, 44b340 <ferror@plt+0x49610>
  44afcc:	ldur	w8, [x29, #-36]
  44afd0:	cbnz	w8, 44b340 <ferror@plt+0x49610>
  44afd4:	ldur	x8, [x29, #-48]
  44afd8:	stur	x8, [x29, #-64]
  44afdc:	stur	wzr, [x29, #-72]
  44afe0:	ldur	x8, [x29, #-64]
  44afe4:	ldur	x9, [x29, #-56]
  44afe8:	cmp	x8, x9
  44afec:	b.cs	44b29c <ferror@plt+0x4956c>  // b.hs, b.nlast
  44aff0:	mov	w8, #0x4                   	// #4
  44aff4:	stur	w8, [x29, #-84]
  44aff8:	ldur	w8, [x29, #-84]
  44affc:	mov	w9, w8
  44b000:	mov	x10, #0x8                   	// #8
  44b004:	cmp	x10, x9
  44b008:	b.cs	44b03c <ferror@plt+0x4930c>  // b.hs, b.nlast
  44b00c:	ldur	w8, [x29, #-84]
  44b010:	mov	w2, w8
  44b014:	ldr	x0, [sp, #600]
  44b018:	ldr	x1, [sp, #592]
  44b01c:	bl	4018e0 <ngettext@plt>
  44b020:	ldur	w1, [x29, #-84]
  44b024:	mov	w8, #0x8                   	// #8
  44b028:	mov	w2, w8
  44b02c:	str	w8, [sp, #516]
  44b030:	bl	4711a8 <error@@Base>
  44b034:	ldr	w8, [sp, #516]
  44b038:	stur	w8, [x29, #-84]
  44b03c:	ldur	x8, [x29, #-64]
  44b040:	ldur	w9, [x29, #-84]
  44b044:	mov	w10, w9
  44b048:	add	x8, x8, x10
  44b04c:	ldur	x10, [x29, #-56]
  44b050:	cmp	x8, x10
  44b054:	b.cc	44b080 <ferror@plt+0x49350>  // b.lo, b.ul, b.last
  44b058:	ldur	x8, [x29, #-64]
  44b05c:	ldur	x9, [x29, #-56]
  44b060:	cmp	x8, x9
  44b064:	b.cs	44b07c <ferror@plt+0x4934c>  // b.hs, b.nlast
  44b068:	ldur	x8, [x29, #-56]
  44b06c:	ldur	x9, [x29, #-64]
  44b070:	subs	x8, x8, x9
  44b074:	stur	w8, [x29, #-84]
  44b078:	b	44b080 <ferror@plt+0x49350>
  44b07c:	stur	wzr, [x29, #-84]
  44b080:	ldur	w8, [x29, #-84]
  44b084:	cbz	w8, 44b094 <ferror@plt+0x49364>
  44b088:	ldur	w8, [x29, #-84]
  44b08c:	cmp	w8, #0x8
  44b090:	b.ls	44b09c <ferror@plt+0x4936c>  // b.plast
  44b094:	stur	xzr, [x29, #-80]
  44b098:	b	44b0b4 <ferror@plt+0x49384>
  44b09c:	ldr	x8, [sp, #584]
  44b0a0:	ldr	x9, [x8]
  44b0a4:	ldur	x0, [x29, #-64]
  44b0a8:	ldur	w1, [x29, #-84]
  44b0ac:	blr	x9
  44b0b0:	stur	x0, [x29, #-80]
  44b0b4:	ldur	x8, [x29, #-80]
  44b0b8:	mov	x9, #0xffffffff            	// #4294967295
  44b0bc:	cmp	x8, x9
  44b0c0:	b.ne	44b1b0 <ferror@plt+0x49480>  // b.any
  44b0c4:	mov	w8, #0x8                   	// #8
  44b0c8:	stur	w8, [x29, #-88]
  44b0cc:	ldur	w8, [x29, #-88]
  44b0d0:	mov	w9, w8
  44b0d4:	mov	x10, #0x8                   	// #8
  44b0d8:	cmp	x10, x9
  44b0dc:	b.cs	44b110 <ferror@plt+0x493e0>  // b.hs, b.nlast
  44b0e0:	ldur	w8, [x29, #-88]
  44b0e4:	mov	w2, w8
  44b0e8:	ldr	x0, [sp, #600]
  44b0ec:	ldr	x1, [sp, #592]
  44b0f0:	bl	4018e0 <ngettext@plt>
  44b0f4:	ldur	w1, [x29, #-88]
  44b0f8:	mov	w8, #0x8                   	// #8
  44b0fc:	mov	w2, w8
  44b100:	str	w8, [sp, #512]
  44b104:	bl	4711a8 <error@@Base>
  44b108:	ldr	w8, [sp, #512]
  44b10c:	stur	w8, [x29, #-88]
  44b110:	ldur	x8, [x29, #-64]
  44b114:	add	x8, x8, #0x4
  44b118:	ldur	w9, [x29, #-88]
  44b11c:	mov	w10, w9
  44b120:	add	x8, x8, x10
  44b124:	ldur	x10, [x29, #-56]
  44b128:	cmp	x8, x10
  44b12c:	b.cc	44b160 <ferror@plt+0x49430>  // b.lo, b.ul, b.last
  44b130:	ldur	x8, [x29, #-64]
  44b134:	add	x8, x8, #0x4
  44b138:	ldur	x9, [x29, #-56]
  44b13c:	cmp	x8, x9
  44b140:	b.cs	44b15c <ferror@plt+0x4942c>  // b.hs, b.nlast
  44b144:	ldur	x8, [x29, #-56]
  44b148:	ldur	x9, [x29, #-64]
  44b14c:	add	x9, x9, #0x4
  44b150:	subs	x8, x8, x9
  44b154:	stur	w8, [x29, #-88]
  44b158:	b	44b160 <ferror@plt+0x49430>
  44b15c:	stur	wzr, [x29, #-88]
  44b160:	ldur	w8, [x29, #-88]
  44b164:	cbz	w8, 44b174 <ferror@plt+0x49444>
  44b168:	ldur	w8, [x29, #-88]
  44b16c:	cmp	w8, #0x8
  44b170:	b.ls	44b17c <ferror@plt+0x4944c>  // b.plast
  44b174:	stur	xzr, [x29, #-80]
  44b178:	b	44b198 <ferror@plt+0x49468>
  44b17c:	ldr	x8, [sp, #584]
  44b180:	ldr	x9, [x8]
  44b184:	ldur	x10, [x29, #-64]
  44b188:	add	x0, x10, #0x4
  44b18c:	ldur	w1, [x29, #-88]
  44b190:	blr	x9
  44b194:	stur	x0, [x29, #-80]
  44b198:	ldur	x8, [x29, #-80]
  44b19c:	add	x8, x8, #0xc
  44b1a0:	ldur	x9, [x29, #-64]
  44b1a4:	add	x8, x9, x8
  44b1a8:	stur	x8, [x29, #-64]
  44b1ac:	b	44b228 <ferror@plt+0x494f8>
  44b1b0:	ldur	x8, [x29, #-80]
  44b1b4:	mov	x9, #0xfffffff0            	// #4294967280
  44b1b8:	cmp	x8, x9
  44b1bc:	b.cc	44b214 <ferror@plt+0x494e4>  // b.lo, b.ul, b.last
  44b1c0:	ldur	x8, [x29, #-80]
  44b1c4:	mov	x9, #0xffffffff            	// #4294967295
  44b1c8:	cmp	x8, x9
  44b1cc:	b.cs	44b214 <ferror@plt+0x494e4>  // b.hs, b.nlast
  44b1d0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44b1d4:	add	x0, x0, #0x6e9
  44b1d8:	bl	401cf0 <gettext@plt>
  44b1dc:	ldur	x1, [x29, #-80]
  44b1e0:	ldr	x8, [sp, #576]
  44b1e4:	str	x0, [sp, #504]
  44b1e8:	mov	x0, x8
  44b1ec:	bl	45dad4 <ferror@plt+0x5bda4>
  44b1f0:	ldur	x8, [x29, #-16]
  44b1f4:	ldr	x2, [x8, #16]
  44b1f8:	ldr	x1, [sp, #504]
  44b1fc:	str	x0, [sp, #496]
  44b200:	mov	x0, x1
  44b204:	ldr	x1, [sp, #496]
  44b208:	bl	4712bc <warn@@Base>
  44b20c:	stur	wzr, [x29, #-4]
  44b210:	b	44cbf4 <ferror@plt+0x4aec4>
  44b214:	ldur	x8, [x29, #-80]
  44b218:	add	x8, x8, #0x4
  44b21c:	ldur	x9, [x29, #-64]
  44b220:	add	x8, x9, x8
  44b224:	stur	x8, [x29, #-64]
  44b228:	ldur	x8, [x29, #-80]
  44b22c:	cmp	x8, #0x0
  44b230:	cset	w9, le
  44b234:	tbnz	w9, #0, 44b248 <ferror@plt+0x49518>
  44b238:	ldur	x8, [x29, #-64]
  44b23c:	ldur	x9, [x29, #-48]
  44b240:	cmp	x8, x9
  44b244:	b.cs	44b28c <ferror@plt+0x4955c>  // b.hs, b.nlast
  44b248:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44b24c:	add	x0, x0, #0x71b
  44b250:	bl	401cf0 <gettext@plt>
  44b254:	ldur	x1, [x29, #-80]
  44b258:	ldr	x8, [sp, #576]
  44b25c:	str	x0, [sp, #488]
  44b260:	mov	x0, x8
  44b264:	bl	45dad4 <ferror@plt+0x5bda4>
  44b268:	ldur	x8, [x29, #-16]
  44b26c:	ldr	x2, [x8, #16]
  44b270:	ldr	x1, [sp, #488]
  44b274:	str	x0, [sp, #480]
  44b278:	mov	x0, x1
  44b27c:	ldr	x1, [sp, #480]
  44b280:	bl	4712bc <warn@@Base>
  44b284:	stur	wzr, [x29, #-4]
  44b288:	b	44cbf4 <ferror@plt+0x4aec4>
  44b28c:	ldur	w8, [x29, #-72]
  44b290:	add	w8, w8, #0x1
  44b294:	stur	w8, [x29, #-72]
  44b298:	b	44afe0 <ferror@plt+0x492b0>
  44b29c:	ldur	w8, [x29, #-72]
  44b2a0:	cbnz	w8, 44b2c4 <ferror@plt+0x49594>
  44b2a4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44b2a8:	add	x0, x0, #0x74b
  44b2ac:	bl	401cf0 <gettext@plt>
  44b2b0:	ldur	x8, [x29, #-16]
  44b2b4:	ldr	x1, [x8, #16]
  44b2b8:	bl	4711a8 <error@@Base>
  44b2bc:	stur	wzr, [x29, #-4]
  44b2c0:	b	44cbf4 <ferror@plt+0x4aec4>
  44b2c4:	ldur	w8, [x29, #-72]
  44b2c8:	mov	w0, w8
  44b2cc:	mov	x1, #0x68                  	// #104
  44b2d0:	bl	44a960 <ferror@plt+0x48c30>
  44b2d4:	ldr	x9, [sp, #616]
  44b2d8:	str	x0, [x9]
  44b2dc:	ldr	x10, [x9]
  44b2e0:	cbnz	x10, 44b310 <ferror@plt+0x495e0>
  44b2e4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44b2e8:	add	x0, x0, #0x76a
  44b2ec:	bl	401cf0 <gettext@plt>
  44b2f0:	ldur	w1, [x29, #-72]
  44b2f4:	bl	4711a8 <error@@Base>
  44b2f8:	ldr	x8, [sp, #624]
  44b2fc:	str	wzr, [x8]
  44b300:	ldr	x9, [sp, #608]
  44b304:	str	wzr, [x9]
  44b308:	stur	wzr, [x29, #-4]
  44b30c:	b	44cbf4 <ferror@plt+0x4aec4>
  44b310:	ldr	x8, [sp, #616]
  44b314:	ldr	x0, [x8]
  44b318:	ldur	w9, [x29, #-72]
  44b31c:	mov	w10, w9
  44b320:	mov	x11, #0x68                  	// #104
  44b324:	mul	x2, x10, x11
  44b328:	mov	w9, wzr
  44b32c:	mov	w1, w9
  44b330:	bl	401a90 <memset@plt>
  44b334:	ldur	w9, [x29, #-72]
  44b338:	ldr	x8, [sp, #608]
  44b33c:	str	w9, [x8]
  44b340:	ldur	w8, [x29, #-32]
  44b344:	cbnz	w8, 44b3a4 <ferror@plt+0x49674>
  44b348:	ldur	x1, [x29, #-24]
  44b34c:	mov	w0, #0xa                   	// #10
  44b350:	bl	45bc18 <ferror@plt+0x59ee8>
  44b354:	ldur	x1, [x29, #-24]
  44b358:	mov	w8, #0xb                   	// #11
  44b35c:	mov	w0, w8
  44b360:	bl	45bc18 <ferror@plt+0x59ee8>
  44b364:	ldur	x1, [x29, #-24]
  44b368:	mov	w8, #0x22                  	// #34
  44b36c:	mov	w0, w8
  44b370:	bl	45bc18 <ferror@plt+0x59ee8>
  44b374:	ldur	x1, [x29, #-24]
  44b378:	mov	w8, #0x23                  	// #35
  44b37c:	mov	w0, w8
  44b380:	bl	45bc18 <ferror@plt+0x59ee8>
  44b384:	ldur	x1, [x29, #-24]
  44b388:	mov	w8, #0x24                  	// #36
  44b38c:	mov	w0, w8
  44b390:	bl	45bc18 <ferror@plt+0x59ee8>
  44b394:	ldur	x1, [x29, #-24]
  44b398:	mov	w8, #0x25                  	// #37
  44b39c:	mov	w0, w8
  44b3a0:	bl	45bc18 <ferror@plt+0x59ee8>
  44b3a4:	ldur	w0, [x29, #-28]
  44b3a8:	ldur	x1, [x29, #-24]
  44b3ac:	bl	45bc18 <ferror@plt+0x59ee8>
  44b3b0:	ldur	w8, [x29, #-28]
  44b3b4:	mov	w9, w8
  44b3b8:	mov	x10, #0x70                  	// #112
  44b3bc:	mul	x9, x10, x9
  44b3c0:	ldr	x10, [sp, #568]
  44b3c4:	add	x9, x10, x9
  44b3c8:	ldr	x9, [x9, #32]
  44b3cc:	cbnz	x9, 44b404 <ferror@plt+0x496d4>
  44b3d0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44b3d4:	add	x0, x0, #0x7a2
  44b3d8:	bl	401cf0 <gettext@plt>
  44b3dc:	ldur	w8, [x29, #-28]
  44b3e0:	mov	w9, w8
  44b3e4:	mov	x10, #0x70                  	// #112
  44b3e8:	mul	x9, x10, x9
  44b3ec:	ldr	x10, [sp, #568]
  44b3f0:	add	x9, x10, x9
  44b3f4:	ldr	x1, [x9]
  44b3f8:	bl	4712bc <warn@@Base>
  44b3fc:	stur	wzr, [x29, #-4]
  44b400:	b	44cbf4 <ferror@plt+0x4aec4>
  44b404:	ldur	w8, [x29, #-32]
  44b408:	cbnz	w8, 44b428 <ferror@plt+0x496f8>
  44b40c:	ldr	x8, [sp, #560]
  44b410:	ldr	x9, [x8]
  44b414:	cbnz	x9, 44b428 <ferror@plt+0x496f8>
  44b418:	ldur	x0, [x29, #-16]
  44b41c:	mov	w8, wzr
  44b420:	mov	w1, w8
  44b424:	bl	45d6a8 <ferror@plt+0x5b978>
  44b428:	ldur	x8, [x29, #-48]
  44b42c:	stur	x8, [x29, #-64]
  44b430:	stur	wzr, [x29, #-68]
  44b434:	ldur	x8, [x29, #-48]
  44b438:	ldur	x9, [x29, #-56]
  44b43c:	cmp	x8, x9
  44b440:	b.cs	44cb70 <ferror@plt+0x4ae40>  // b.hs, b.nlast
  44b444:	stur	xzr, [x29, #-184]
  44b448:	stur	xzr, [x29, #-192]
  44b44c:	stur	xzr, [x29, #-200]
  44b450:	ldur	x8, [x29, #-48]
  44b454:	stur	x8, [x29, #-128]
  44b458:	mov	w8, #0x4                   	// #4
  44b45c:	stur	w8, [x29, #-228]
  44b460:	ldur	w8, [x29, #-228]
  44b464:	mov	w9, w8
  44b468:	mov	x10, #0x8                   	// #8
  44b46c:	cmp	x10, x9
  44b470:	b.cs	44b4a4 <ferror@plt+0x49774>  // b.hs, b.nlast
  44b474:	ldur	w8, [x29, #-228]
  44b478:	mov	w2, w8
  44b47c:	ldr	x0, [sp, #600]
  44b480:	ldr	x1, [sp, #592]
  44b484:	bl	4018e0 <ngettext@plt>
  44b488:	ldur	w1, [x29, #-228]
  44b48c:	mov	w8, #0x8                   	// #8
  44b490:	mov	w2, w8
  44b494:	str	w8, [sp, #476]
  44b498:	bl	4711a8 <error@@Base>
  44b49c:	ldr	w8, [sp, #476]
  44b4a0:	stur	w8, [x29, #-228]
  44b4a4:	ldur	x8, [x29, #-128]
  44b4a8:	ldur	w9, [x29, #-228]
  44b4ac:	mov	w10, w9
  44b4b0:	add	x8, x8, x10
  44b4b4:	ldur	x10, [x29, #-56]
  44b4b8:	cmp	x8, x10
  44b4bc:	b.cc	44b4e8 <ferror@plt+0x497b8>  // b.lo, b.ul, b.last
  44b4c0:	ldur	x8, [x29, #-128]
  44b4c4:	ldur	x9, [x29, #-56]
  44b4c8:	cmp	x8, x9
  44b4cc:	b.cs	44b4e4 <ferror@plt+0x497b4>  // b.hs, b.nlast
  44b4d0:	ldur	x8, [x29, #-56]
  44b4d4:	ldur	x9, [x29, #-128]
  44b4d8:	subs	x8, x8, x9
  44b4dc:	stur	w8, [x29, #-228]
  44b4e0:	b	44b4e8 <ferror@plt+0x497b8>
  44b4e4:	stur	wzr, [x29, #-228]
  44b4e8:	ldur	w8, [x29, #-228]
  44b4ec:	cbz	w8, 44b4fc <ferror@plt+0x497cc>
  44b4f0:	ldur	w8, [x29, #-228]
  44b4f4:	cmp	w8, #0x8
  44b4f8:	b.ls	44b504 <ferror@plt+0x497d4>  // b.plast
  44b4fc:	stur	xzr, [x29, #-120]
  44b500:	b	44b51c <ferror@plt+0x497ec>
  44b504:	ldr	x8, [sp, #584]
  44b508:	ldr	x9, [x8]
  44b50c:	ldur	x0, [x29, #-128]
  44b510:	ldur	w1, [x29, #-228]
  44b514:	blr	x9
  44b518:	stur	x0, [x29, #-120]
  44b51c:	ldur	x8, [x29, #-128]
  44b520:	add	x8, x8, #0x4
  44b524:	stur	x8, [x29, #-128]
  44b528:	ldur	x8, [x29, #-120]
  44b52c:	mov	x9, #0xffffffff            	// #4294967295
  44b530:	cmp	x8, x9
  44b534:	b.ne	44b61c <ferror@plt+0x498ec>  // b.any
  44b538:	mov	w8, #0x8                   	// #8
  44b53c:	stur	w8, [x29, #-232]
  44b540:	ldur	w8, [x29, #-232]
  44b544:	mov	w9, w8
  44b548:	mov	x10, #0x8                   	// #8
  44b54c:	cmp	x10, x9
  44b550:	b.cs	44b584 <ferror@plt+0x49854>  // b.hs, b.nlast
  44b554:	ldur	w8, [x29, #-232]
  44b558:	mov	w2, w8
  44b55c:	ldr	x0, [sp, #600]
  44b560:	ldr	x1, [sp, #592]
  44b564:	bl	4018e0 <ngettext@plt>
  44b568:	ldur	w1, [x29, #-232]
  44b56c:	mov	w8, #0x8                   	// #8
  44b570:	mov	w2, w8
  44b574:	str	w8, [sp, #472]
  44b578:	bl	4711a8 <error@@Base>
  44b57c:	ldr	w8, [sp, #472]
  44b580:	stur	w8, [x29, #-232]
  44b584:	ldur	x8, [x29, #-128]
  44b588:	ldur	w9, [x29, #-232]
  44b58c:	mov	w10, w9
  44b590:	add	x8, x8, x10
  44b594:	ldur	x10, [x29, #-56]
  44b598:	cmp	x8, x10
  44b59c:	b.cc	44b5c8 <ferror@plt+0x49898>  // b.lo, b.ul, b.last
  44b5a0:	ldur	x8, [x29, #-128]
  44b5a4:	ldur	x9, [x29, #-56]
  44b5a8:	cmp	x8, x9
  44b5ac:	b.cs	44b5c4 <ferror@plt+0x49894>  // b.hs, b.nlast
  44b5b0:	ldur	x8, [x29, #-56]
  44b5b4:	ldur	x9, [x29, #-128]
  44b5b8:	subs	x8, x8, x9
  44b5bc:	stur	w8, [x29, #-232]
  44b5c0:	b	44b5c8 <ferror@plt+0x49898>
  44b5c4:	stur	wzr, [x29, #-232]
  44b5c8:	ldur	w8, [x29, #-232]
  44b5cc:	cbz	w8, 44b5dc <ferror@plt+0x498ac>
  44b5d0:	ldur	w8, [x29, #-232]
  44b5d4:	cmp	w8, #0x8
  44b5d8:	b.ls	44b5e4 <ferror@plt+0x498b4>  // b.plast
  44b5dc:	stur	xzr, [x29, #-120]
  44b5e0:	b	44b5fc <ferror@plt+0x498cc>
  44b5e4:	ldr	x8, [sp, #584]
  44b5e8:	ldr	x9, [x8]
  44b5ec:	ldur	x0, [x29, #-128]
  44b5f0:	ldur	w1, [x29, #-232]
  44b5f4:	blr	x9
  44b5f8:	stur	x0, [x29, #-120]
  44b5fc:	ldur	x8, [x29, #-128]
  44b600:	add	x8, x8, #0x8
  44b604:	stur	x8, [x29, #-128]
  44b608:	mov	w8, #0x8                   	// #8
  44b60c:	stur	w8, [x29, #-172]
  44b610:	mov	w8, #0xc                   	// #12
  44b614:	stur	w8, [x29, #-176]
  44b618:	b	44b628 <ferror@plt+0x498f8>
  44b61c:	mov	w8, #0x4                   	// #4
  44b620:	stur	w8, [x29, #-172]
  44b624:	stur	w8, [x29, #-176]
  44b628:	mov	w8, #0x2                   	// #2
  44b62c:	stur	w8, [x29, #-236]
  44b630:	ldur	w8, [x29, #-236]
  44b634:	mov	w9, w8
  44b638:	mov	x10, #0x2                   	// #2
  44b63c:	cmp	x10, x9
  44b640:	b.cs	44b674 <ferror@plt+0x49944>  // b.hs, b.nlast
  44b644:	ldur	w8, [x29, #-236]
  44b648:	mov	w2, w8
  44b64c:	ldr	x0, [sp, #600]
  44b650:	ldr	x1, [sp, #592]
  44b654:	bl	4018e0 <ngettext@plt>
  44b658:	ldur	w1, [x29, #-236]
  44b65c:	mov	w8, #0x2                   	// #2
  44b660:	mov	w2, w8
  44b664:	str	w8, [sp, #468]
  44b668:	bl	4711a8 <error@@Base>
  44b66c:	ldr	w8, [sp, #468]
  44b670:	stur	w8, [x29, #-236]
  44b674:	ldur	x8, [x29, #-128]
  44b678:	ldur	w9, [x29, #-236]
  44b67c:	mov	w10, w9
  44b680:	add	x8, x8, x10
  44b684:	ldur	x10, [x29, #-56]
  44b688:	cmp	x8, x10
  44b68c:	b.cc	44b6b8 <ferror@plt+0x49988>  // b.lo, b.ul, b.last
  44b690:	ldur	x8, [x29, #-128]
  44b694:	ldur	x9, [x29, #-56]
  44b698:	cmp	x8, x9
  44b69c:	b.cs	44b6b4 <ferror@plt+0x49984>  // b.hs, b.nlast
  44b6a0:	ldur	x8, [x29, #-56]
  44b6a4:	ldur	x9, [x29, #-128]
  44b6a8:	subs	x8, x8, x9
  44b6ac:	stur	w8, [x29, #-236]
  44b6b0:	b	44b6b8 <ferror@plt+0x49988>
  44b6b4:	stur	wzr, [x29, #-236]
  44b6b8:	ldur	w8, [x29, #-236]
  44b6bc:	cbz	w8, 44b6cc <ferror@plt+0x4999c>
  44b6c0:	ldur	w8, [x29, #-236]
  44b6c4:	cmp	w8, #0x8
  44b6c8:	b.ls	44b6dc <ferror@plt+0x499ac>  // b.plast
  44b6cc:	sub	x8, x29, #0x78
  44b6d0:	mov	w9, #0x0                   	// #0
  44b6d4:	strh	w9, [x8, #8]
  44b6d8:	b	44b6f8 <ferror@plt+0x499c8>
  44b6dc:	ldr	x8, [sp, #584]
  44b6e0:	ldr	x9, [x8]
  44b6e4:	ldur	x0, [x29, #-128]
  44b6e8:	ldur	w1, [x29, #-236]
  44b6ec:	blr	x9
  44b6f0:	sub	x8, x29, #0x78
  44b6f4:	strh	w0, [x8, #8]
  44b6f8:	ldur	x8, [x29, #-128]
  44b6fc:	add	x8, x8, #0x2
  44b700:	stur	x8, [x29, #-128]
  44b704:	ldur	x8, [x29, #-48]
  44b708:	ldur	x9, [x29, #-64]
  44b70c:	subs	x8, x8, x9
  44b710:	stur	x8, [x29, #-160]
  44b714:	ldur	x0, [x29, #-160]
  44b718:	ldur	w1, [x29, #-36]
  44b71c:	bl	45db08 <ferror@plt+0x5bdd8>
  44b720:	stur	x0, [x29, #-208]
  44b724:	ldurh	w10, [x29, #-112]
  44b728:	cmp	w10, #0x5
  44b72c:	b.ge	44b748 <ferror@plt+0x49a18>  // b.tcont
  44b730:	sub	x8, x29, #0x78
  44b734:	mov	w9, #0x1                   	// #1
  44b738:	stur	w9, [x29, #-92]
  44b73c:	mov	w9, #0xff                  	// #255
  44b740:	strb	w9, [x8, #24]
  44b744:	b	44b908 <ferror@plt+0x49bd8>
  44b748:	mov	w8, #0x1                   	// #1
  44b74c:	stur	w8, [x29, #-240]
  44b750:	ldur	w8, [x29, #-240]
  44b754:	mov	w9, w8
  44b758:	mov	x10, #0x4                   	// #4
  44b75c:	cmp	x10, x9
  44b760:	b.cs	44b794 <ferror@plt+0x49a64>  // b.hs, b.nlast
  44b764:	ldur	w8, [x29, #-240]
  44b768:	mov	w2, w8
  44b76c:	ldr	x0, [sp, #600]
  44b770:	ldr	x1, [sp, #592]
  44b774:	bl	4018e0 <ngettext@plt>
  44b778:	ldur	w1, [x29, #-240]
  44b77c:	mov	w8, #0x4                   	// #4
  44b780:	mov	w2, w8
  44b784:	str	w8, [sp, #464]
  44b788:	bl	4711a8 <error@@Base>
  44b78c:	ldr	w8, [sp, #464]
  44b790:	stur	w8, [x29, #-240]
  44b794:	ldur	x8, [x29, #-128]
  44b798:	ldur	w9, [x29, #-240]
  44b79c:	mov	w10, w9
  44b7a0:	add	x8, x8, x10
  44b7a4:	ldur	x10, [x29, #-56]
  44b7a8:	cmp	x8, x10
  44b7ac:	b.cc	44b7d8 <ferror@plt+0x49aa8>  // b.lo, b.ul, b.last
  44b7b0:	ldur	x8, [x29, #-128]
  44b7b4:	ldur	x9, [x29, #-56]
  44b7b8:	cmp	x8, x9
  44b7bc:	b.cs	44b7d4 <ferror@plt+0x49aa4>  // b.hs, b.nlast
  44b7c0:	ldur	x8, [x29, #-56]
  44b7c4:	ldur	x9, [x29, #-128]
  44b7c8:	subs	x8, x8, x9
  44b7cc:	stur	w8, [x29, #-240]
  44b7d0:	b	44b7d8 <ferror@plt+0x49aa8>
  44b7d4:	stur	wzr, [x29, #-240]
  44b7d8:	ldur	w8, [x29, #-240]
  44b7dc:	cbz	w8, 44b7ec <ferror@plt+0x49abc>
  44b7e0:	ldur	w8, [x29, #-240]
  44b7e4:	cmp	w8, #0x8
  44b7e8:	b.ls	44b7f4 <ferror@plt+0x49ac4>  // b.plast
  44b7ec:	stur	wzr, [x29, #-92]
  44b7f0:	b	44b80c <ferror@plt+0x49adc>
  44b7f4:	ldr	x8, [sp, #584]
  44b7f8:	ldr	x9, [x8]
  44b7fc:	ldur	x0, [x29, #-128]
  44b800:	ldur	w1, [x29, #-240]
  44b804:	blr	x9
  44b808:	stur	w0, [x29, #-92]
  44b80c:	ldur	x8, [x29, #-128]
  44b810:	add	x8, x8, #0x1
  44b814:	stur	x8, [x29, #-128]
  44b818:	ldur	w8, [x29, #-92]
  44b81c:	cmp	w8, #0x2
  44b820:	cset	w8, eq  // eq = none
  44b824:	and	w8, w8, #0x1
  44b828:	stur	w8, [x29, #-36]
  44b82c:	mov	w8, #0x1                   	// #1
  44b830:	stur	w8, [x29, #-244]
  44b834:	ldur	w8, [x29, #-244]
  44b838:	mov	w9, w8
  44b83c:	mov	x10, #0x1                   	// #1
  44b840:	cmp	x10, x9
  44b844:	b.cs	44b878 <ferror@plt+0x49b48>  // b.hs, b.nlast
  44b848:	ldur	w8, [x29, #-244]
  44b84c:	mov	w2, w8
  44b850:	ldr	x0, [sp, #600]
  44b854:	ldr	x1, [sp, #592]
  44b858:	bl	4018e0 <ngettext@plt>
  44b85c:	ldur	w1, [x29, #-244]
  44b860:	mov	w8, #0x1                   	// #1
  44b864:	mov	w2, w8
  44b868:	str	w8, [sp, #460]
  44b86c:	bl	4711a8 <error@@Base>
  44b870:	ldr	w8, [sp, #460]
  44b874:	stur	w8, [x29, #-244]
  44b878:	ldur	x8, [x29, #-128]
  44b87c:	ldur	w9, [x29, #-244]
  44b880:	mov	w10, w9
  44b884:	add	x8, x8, x10
  44b888:	ldur	x10, [x29, #-56]
  44b88c:	cmp	x8, x10
  44b890:	b.cc	44b8bc <ferror@plt+0x49b8c>  // b.lo, b.ul, b.last
  44b894:	ldur	x8, [x29, #-128]
  44b898:	ldur	x9, [x29, #-56]
  44b89c:	cmp	x8, x9
  44b8a0:	b.cs	44b8b8 <ferror@plt+0x49b88>  // b.hs, b.nlast
  44b8a4:	ldur	x8, [x29, #-56]
  44b8a8:	ldur	x9, [x29, #-128]
  44b8ac:	subs	x8, x8, x9
  44b8b0:	stur	w8, [x29, #-244]
  44b8b4:	b	44b8bc <ferror@plt+0x49b8c>
  44b8b8:	stur	wzr, [x29, #-244]
  44b8bc:	ldur	w8, [x29, #-244]
  44b8c0:	cbz	w8, 44b8d0 <ferror@plt+0x49ba0>
  44b8c4:	ldur	w8, [x29, #-244]
  44b8c8:	cmp	w8, #0x8
  44b8cc:	b.ls	44b8e0 <ferror@plt+0x49bb0>  // b.plast
  44b8d0:	sub	x8, x29, #0x78
  44b8d4:	mov	w9, #0x0                   	// #0
  44b8d8:	strb	w9, [x8, #24]
  44b8dc:	b	44b8fc <ferror@plt+0x49bcc>
  44b8e0:	ldr	x8, [sp, #584]
  44b8e4:	ldr	x9, [x8]
  44b8e8:	ldur	x0, [x29, #-128]
  44b8ec:	ldur	w1, [x29, #-244]
  44b8f0:	blr	x9
  44b8f4:	sub	x8, x29, #0x78
  44b8f8:	strb	w0, [x8, #24]
  44b8fc:	ldur	x8, [x29, #-128]
  44b900:	add	x8, x8, #0x1
  44b904:	stur	x8, [x29, #-128]
  44b908:	ldur	w8, [x29, #-172]
  44b90c:	stur	w8, [x29, #-248]
  44b910:	ldur	w8, [x29, #-248]
  44b914:	mov	w9, w8
  44b918:	mov	x10, #0x8                   	// #8
  44b91c:	cmp	x10, x9
  44b920:	b.cs	44b954 <ferror@plt+0x49c24>  // b.hs, b.nlast
  44b924:	ldur	w8, [x29, #-248]
  44b928:	mov	w2, w8
  44b92c:	ldr	x0, [sp, #600]
  44b930:	ldr	x1, [sp, #592]
  44b934:	bl	4018e0 <ngettext@plt>
  44b938:	ldur	w1, [x29, #-248]
  44b93c:	mov	w8, #0x8                   	// #8
  44b940:	mov	w2, w8
  44b944:	str	w8, [sp, #456]
  44b948:	bl	4711a8 <error@@Base>
  44b94c:	ldr	w8, [sp, #456]
  44b950:	stur	w8, [x29, #-248]
  44b954:	ldur	x8, [x29, #-128]
  44b958:	ldur	w9, [x29, #-248]
  44b95c:	mov	w10, w9
  44b960:	add	x8, x8, x10
  44b964:	ldur	x10, [x29, #-56]
  44b968:	cmp	x8, x10
  44b96c:	b.cc	44b998 <ferror@plt+0x49c68>  // b.lo, b.ul, b.last
  44b970:	ldur	x8, [x29, #-128]
  44b974:	ldur	x9, [x29, #-56]
  44b978:	cmp	x8, x9
  44b97c:	b.cs	44b994 <ferror@plt+0x49c64>  // b.hs, b.nlast
  44b980:	ldur	x8, [x29, #-56]
  44b984:	ldur	x9, [x29, #-128]
  44b988:	subs	x8, x8, x9
  44b98c:	stur	w8, [x29, #-248]
  44b990:	b	44b998 <ferror@plt+0x49c68>
  44b994:	stur	wzr, [x29, #-248]
  44b998:	ldur	w8, [x29, #-248]
  44b99c:	cbz	w8, 44b9ac <ferror@plt+0x49c7c>
  44b9a0:	ldur	w8, [x29, #-248]
  44b9a4:	cmp	w8, #0x8
  44b9a8:	b.ls	44b9b4 <ferror@plt+0x49c84>  // b.plast
  44b9ac:	stur	xzr, [x29, #-104]
  44b9b0:	b	44b9cc <ferror@plt+0x49c9c>
  44b9b4:	ldr	x8, [sp, #584]
  44b9b8:	ldr	x9, [x8]
  44b9bc:	ldur	x0, [x29, #-128]
  44b9c0:	ldur	w1, [x29, #-248]
  44b9c4:	blr	x9
  44b9c8:	stur	x0, [x29, #-104]
  44b9cc:	ldur	w8, [x29, #-172]
  44b9d0:	mov	w9, w8
  44b9d4:	ldur	x10, [x29, #-128]
  44b9d8:	add	x9, x10, x9
  44b9dc:	stur	x9, [x29, #-128]
  44b9e0:	ldur	x8, [x29, #-208]
  44b9e4:	cbnz	x8, 44ba10 <ferror@plt+0x49ce0>
  44b9e8:	stur	xzr, [x29, #-216]
  44b9ec:	ldur	w8, [x29, #-28]
  44b9f0:	mov	w9, w8
  44b9f4:	mov	x10, #0x70                  	// #112
  44b9f8:	mul	x9, x10, x9
  44b9fc:	ldr	x10, [sp, #568]
  44ba00:	add	x9, x10, x9
  44ba04:	ldr	x9, [x9, #48]
  44ba08:	stur	x9, [x29, #-224]
  44ba0c:	b	44ba28 <ferror@plt+0x49cf8>
  44ba10:	ldur	x8, [x29, #-208]
  44ba14:	ldr	x8, [x8, #32]
  44ba18:	stur	x8, [x29, #-216]
  44ba1c:	ldur	x8, [x29, #-208]
  44ba20:	ldr	x8, [x8, #96]
  44ba24:	stur	x8, [x29, #-224]
  44ba28:	ldurh	w8, [x29, #-112]
  44ba2c:	cmp	w8, #0x5
  44ba30:	b.ge	44bb10 <ferror@plt+0x49de0>  // b.tcont
  44ba34:	mov	w8, #0x1                   	// #1
  44ba38:	stur	w8, [x29, #-252]
  44ba3c:	ldur	w8, [x29, #-252]
  44ba40:	mov	w9, w8
  44ba44:	mov	x10, #0x1                   	// #1
  44ba48:	cmp	x10, x9
  44ba4c:	b.cs	44ba80 <ferror@plt+0x49d50>  // b.hs, b.nlast
  44ba50:	ldur	w8, [x29, #-252]
  44ba54:	mov	w2, w8
  44ba58:	ldr	x0, [sp, #600]
  44ba5c:	ldr	x1, [sp, #592]
  44ba60:	bl	4018e0 <ngettext@plt>
  44ba64:	ldur	w1, [x29, #-252]
  44ba68:	mov	w8, #0x1                   	// #1
  44ba6c:	mov	w2, w8
  44ba70:	str	w8, [sp, #452]
  44ba74:	bl	4711a8 <error@@Base>
  44ba78:	ldr	w8, [sp, #452]
  44ba7c:	stur	w8, [x29, #-252]
  44ba80:	ldur	x8, [x29, #-128]
  44ba84:	ldur	w9, [x29, #-252]
  44ba88:	mov	w10, w9
  44ba8c:	add	x8, x8, x10
  44ba90:	ldur	x10, [x29, #-56]
  44ba94:	cmp	x8, x10
  44ba98:	b.cc	44bac4 <ferror@plt+0x49d94>  // b.lo, b.ul, b.last
  44ba9c:	ldur	x8, [x29, #-128]
  44baa0:	ldur	x9, [x29, #-56]
  44baa4:	cmp	x8, x9
  44baa8:	b.cs	44bac0 <ferror@plt+0x49d90>  // b.hs, b.nlast
  44baac:	ldur	x8, [x29, #-56]
  44bab0:	ldur	x9, [x29, #-128]
  44bab4:	subs	x8, x8, x9
  44bab8:	stur	w8, [x29, #-252]
  44babc:	b	44bac4 <ferror@plt+0x49d94>
  44bac0:	stur	wzr, [x29, #-252]
  44bac4:	ldur	w8, [x29, #-252]
  44bac8:	cbz	w8, 44bad8 <ferror@plt+0x49da8>
  44bacc:	ldur	w8, [x29, #-252]
  44bad0:	cmp	w8, #0x8
  44bad4:	b.ls	44bae8 <ferror@plt+0x49db8>  // b.plast
  44bad8:	sub	x8, x29, #0x78
  44badc:	mov	w9, #0x0                   	// #0
  44bae0:	strb	w9, [x8, #24]
  44bae4:	b	44bb04 <ferror@plt+0x49dd4>
  44bae8:	ldr	x8, [sp, #584]
  44baec:	ldr	x9, [x8]
  44baf0:	ldur	x0, [x29, #-128]
  44baf4:	ldur	w1, [x29, #-252]
  44baf8:	blr	x9
  44bafc:	sub	x8, x29, #0x78
  44bb00:	strb	w0, [x8, #24]
  44bb04:	ldur	x8, [x29, #-128]
  44bb08:	add	x8, x8, #0x1
  44bb0c:	stur	x8, [x29, #-128]
  44bb10:	ldurb	w8, [x29, #-96]
  44bb14:	cmp	w8, #0x2
  44bb18:	b.lt	44bb28 <ferror@plt+0x49df8>  // b.tstop
  44bb1c:	ldurb	w8, [x29, #-96]
  44bb20:	cmp	w8, #0x8
  44bb24:	b.le	44bb54 <ferror@plt+0x49e24>
  44bb28:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44bb2c:	add	x0, x0, #0x7c0
  44bb30:	bl	401cf0 <gettext@plt>
  44bb34:	sub	x8, x29, #0x78
  44bb38:	ldurb	w1, [x29, #-96]
  44bb3c:	ldur	w2, [x29, #-172]
  44bb40:	str	x8, [sp, #440]
  44bb44:	bl	4712bc <warn@@Base>
  44bb48:	ldur	w9, [x29, #-172]
  44bb4c:	ldr	x8, [sp, #440]
  44bb50:	strb	w9, [x8, #24]
  44bb54:	ldur	w8, [x29, #-36]
  44bb58:	cbz	w8, 44bc70 <ferror@plt+0x49f40>
  44bb5c:	ldur	x8, [x29, #-128]
  44bb60:	add	x8, x8, #0x8
  44bb64:	ldur	x9, [x29, #-56]
  44bb68:	cmp	x8, x9
  44bb6c:	b.hi	44bb84 <ferror@plt+0x49e54>  // b.pmore
  44bb70:	ldur	x0, [x29, #-128]
  44bb74:	sub	x1, x29, #0xb8
  44bb78:	sub	x2, x29, #0xc0
  44bb7c:	bl	471ca8 <warn@@Base+0x9ec>
  44bb80:	b	44bb8c <ferror@plt+0x49e5c>
  44bb84:	stur	xzr, [x29, #-184]
  44bb88:	stur	xzr, [x29, #-192]
  44bb8c:	ldur	x8, [x29, #-128]
  44bb90:	add	x8, x8, #0x8
  44bb94:	stur	x8, [x29, #-128]
  44bb98:	ldur	w8, [x29, #-172]
  44bb9c:	stur	w8, [x29, #-256]
  44bba0:	ldur	w8, [x29, #-256]
  44bba4:	mov	w9, w8
  44bba8:	mov	x10, #0x8                   	// #8
  44bbac:	cmp	x10, x9
  44bbb0:	b.cs	44bbe4 <ferror@plt+0x49eb4>  // b.hs, b.nlast
  44bbb4:	ldur	w8, [x29, #-256]
  44bbb8:	mov	w2, w8
  44bbbc:	ldr	x0, [sp, #600]
  44bbc0:	ldr	x1, [sp, #592]
  44bbc4:	bl	4018e0 <ngettext@plt>
  44bbc8:	ldur	w1, [x29, #-256]
  44bbcc:	mov	w8, #0x8                   	// #8
  44bbd0:	mov	w2, w8
  44bbd4:	str	w8, [sp, #436]
  44bbd8:	bl	4711a8 <error@@Base>
  44bbdc:	ldr	w8, [sp, #436]
  44bbe0:	stur	w8, [x29, #-256]
  44bbe4:	ldur	x8, [x29, #-128]
  44bbe8:	ldur	w9, [x29, #-256]
  44bbec:	mov	w10, w9
  44bbf0:	add	x8, x8, x10
  44bbf4:	ldur	x10, [x29, #-56]
  44bbf8:	cmp	x8, x10
  44bbfc:	b.cc	44bc28 <ferror@plt+0x49ef8>  // b.lo, b.ul, b.last
  44bc00:	ldur	x8, [x29, #-128]
  44bc04:	ldur	x9, [x29, #-56]
  44bc08:	cmp	x8, x9
  44bc0c:	b.cs	44bc24 <ferror@plt+0x49ef4>  // b.hs, b.nlast
  44bc10:	ldur	x8, [x29, #-56]
  44bc14:	ldur	x9, [x29, #-128]
  44bc18:	subs	x8, x8, x9
  44bc1c:	stur	w8, [x29, #-256]
  44bc20:	b	44bc28 <ferror@plt+0x49ef8>
  44bc24:	stur	wzr, [x29, #-256]
  44bc28:	ldur	w8, [x29, #-256]
  44bc2c:	cbz	w8, 44bc3c <ferror@plt+0x49f0c>
  44bc30:	ldur	w8, [x29, #-256]
  44bc34:	cmp	w8, #0x8
  44bc38:	b.ls	44bc44 <ferror@plt+0x49f14>  // b.plast
  44bc3c:	stur	xzr, [x29, #-200]
  44bc40:	b	44bc5c <ferror@plt+0x49f2c>
  44bc44:	ldr	x8, [sp, #584]
  44bc48:	ldr	x9, [x8]
  44bc4c:	ldur	x0, [x29, #-128]
  44bc50:	ldur	w1, [x29, #-256]
  44bc54:	blr	x9
  44bc58:	stur	x0, [x29, #-200]
  44bc5c:	ldur	w8, [x29, #-172]
  44bc60:	mov	w9, w8
  44bc64:	ldur	x10, [x29, #-128]
  44bc68:	add	x9, x10, x9
  44bc6c:	stur	x9, [x29, #-128]
  44bc70:	ldr	x8, [sp, #560]
  44bc74:	ldr	x9, [x8]
  44bc78:	ldur	x10, [x29, #-160]
  44bc7c:	ldur	x11, [x29, #-120]
  44bc80:	add	x10, x10, x11
  44bc84:	ldur	w12, [x29, #-176]
  44bc88:	mov	w11, w12
  44bc8c:	add	x10, x10, x11
  44bc90:	cmp	x9, x10
  44bc94:	b.ls	44bcc0 <ferror@plt+0x49f90>  // b.plast
  44bc98:	ldur	x8, [x29, #-64]
  44bc9c:	ldur	x9, [x29, #-160]
  44bca0:	add	x8, x8, x9
  44bca4:	ldur	x9, [x29, #-120]
  44bca8:	add	x8, x8, x9
  44bcac:	ldur	w10, [x29, #-176]
  44bcb0:	mov	w9, w10
  44bcb4:	add	x8, x8, x9
  44bcb8:	stur	x8, [x29, #-48]
  44bcbc:	b	44cb60 <ferror@plt+0x4ae30>
  44bcc0:	ldur	w8, [x29, #-32]
  44bcc4:	cbnz	w8, 44bce0 <ferror@plt+0x49fb0>
  44bcc8:	ldr	x8, [sp, #640]
  44bccc:	ldr	w9, [x8]
  44bcd0:	cbnz	w9, 44bce0 <ferror@plt+0x49fb0>
  44bcd4:	ldr	x8, [sp, #632]
  44bcd8:	ldr	w9, [x8]
  44bcdc:	cbz	w9, 44be60 <ferror@plt+0x4a130>
  44bce0:	ldr	x8, [sp, #624]
  44bce4:	ldr	w9, [x8]
  44bce8:	cbnz	w9, 44be60 <ferror@plt+0x4a130>
  44bcec:	ldur	w8, [x29, #-36]
  44bcf0:	cbnz	w8, 44be60 <ferror@plt+0x4a130>
  44bcf4:	ldur	x8, [x29, #-160]
  44bcf8:	ldr	x9, [sp, #616]
  44bcfc:	ldr	x10, [x9]
  44bd00:	ldur	w11, [x29, #-68]
  44bd04:	mov	w12, w11
  44bd08:	mov	x13, #0x68                  	// #104
  44bd0c:	mul	x12, x13, x12
  44bd10:	add	x10, x10, x12
  44bd14:	str	x8, [x10, #16]
  44bd18:	ldurb	w11, [x29, #-96]
  44bd1c:	ldr	x8, [x9]
  44bd20:	ldur	w14, [x29, #-68]
  44bd24:	mov	w10, w14
  44bd28:	mul	x10, x13, x10
  44bd2c:	str	w11, [x8, x10]
  44bd30:	ldur	w11, [x29, #-172]
  44bd34:	ldr	x8, [x9]
  44bd38:	ldur	w14, [x29, #-68]
  44bd3c:	mov	w10, w14
  44bd40:	mul	x10, x13, x10
  44bd44:	add	x8, x8, x10
  44bd48:	str	w11, [x8, #4]
  44bd4c:	ldurh	w11, [x29, #-112]
  44bd50:	ldr	x8, [x9]
  44bd54:	ldur	w14, [x29, #-68]
  44bd58:	mov	w10, w14
  44bd5c:	mul	x10, x13, x10
  44bd60:	add	x8, x8, x10
  44bd64:	str	w11, [x8, #8]
  44bd68:	ldr	x8, [x9]
  44bd6c:	ldur	w11, [x29, #-68]
  44bd70:	mov	w10, w11
  44bd74:	mul	x10, x13, x10
  44bd78:	add	x8, x8, x10
  44bd7c:	mov	x10, xzr
  44bd80:	str	xzr, [x8, #24]
  44bd84:	ldr	x8, [x9]
  44bd88:	ldur	w11, [x29, #-68]
  44bd8c:	mov	w12, w11
  44bd90:	mul	x12, x13, x12
  44bd94:	add	x8, x8, x12
  44bd98:	mov	x12, #0xffffffff            	// #4294967295
  44bd9c:	str	x12, [x8, #32]
  44bda0:	ldr	x8, [x9]
  44bda4:	ldur	w11, [x29, #-68]
  44bda8:	mov	w15, w11
  44bdac:	mul	x15, x13, x15
  44bdb0:	add	x8, x8, x15
  44bdb4:	str	x12, [x8, #40]
  44bdb8:	ldr	x8, [x9]
  44bdbc:	ldur	w11, [x29, #-68]
  44bdc0:	mov	w12, w11
  44bdc4:	mul	x12, x13, x12
  44bdc8:	add	x8, x8, x12
  44bdcc:	str	x10, [x8, #48]
  44bdd0:	ldr	x8, [x9]
  44bdd4:	ldur	w11, [x29, #-68]
  44bdd8:	mov	w12, w11
  44bddc:	mul	x12, x13, x12
  44bde0:	add	x8, x8, x12
  44bde4:	str	x10, [x8, #64]
  44bde8:	ldr	x8, [x9]
  44bdec:	ldur	w11, [x29, #-68]
  44bdf0:	mov	w12, w11
  44bdf4:	mul	x12, x13, x12
  44bdf8:	add	x8, x8, x12
  44bdfc:	str	wzr, [x8, #76]
  44be00:	ldr	x8, [x9]
  44be04:	ldur	w11, [x29, #-68]
  44be08:	mov	w12, w11
  44be0c:	mul	x12, x13, x12
  44be10:	add	x8, x8, x12
  44be14:	str	wzr, [x8, #72]
  44be18:	ldr	x8, [x9]
  44be1c:	ldur	w11, [x29, #-68]
  44be20:	mov	w12, w11
  44be24:	mul	x12, x13, x12
  44be28:	add	x8, x8, x12
  44be2c:	str	x10, [x8, #88]
  44be30:	ldr	x8, [x9]
  44be34:	ldur	w11, [x29, #-68]
  44be38:	mov	w10, w11
  44be3c:	mul	x10, x13, x10
  44be40:	add	x8, x8, x10
  44be44:	str	wzr, [x8, #100]
  44be48:	ldr	x8, [x9]
  44be4c:	ldur	w11, [x29, #-68]
  44be50:	mov	w10, w11
  44be54:	mul	x10, x13, x10
  44be58:	add	x8, x8, x10
  44be5c:	str	wzr, [x8, #96]
  44be60:	ldur	w8, [x29, #-32]
  44be64:	cbnz	w8, 44c170 <ferror@plt+0x4a440>
  44be68:	ldr	x8, [sp, #560]
  44be6c:	ldr	x9, [x8]
  44be70:	cbnz	x9, 44c170 <ferror@plt+0x4a440>
  44be74:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44be78:	add	x0, x0, #0x800
  44be7c:	bl	401cf0 <gettext@plt>
  44be80:	ldur	x1, [x29, #-160]
  44be84:	ldr	x8, [sp, #576]
  44be88:	str	x0, [sp, #424]
  44be8c:	mov	x0, x8
  44be90:	bl	45dad4 <ferror@plt+0x5bda4>
  44be94:	ldr	x1, [sp, #424]
  44be98:	str	x0, [sp, #416]
  44be9c:	mov	x0, x1
  44bea0:	ldr	x1, [sp, #416]
  44bea4:	bl	401ca0 <printf@plt>
  44bea8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44beac:	add	x8, x8, #0x823
  44beb0:	mov	x0, x8
  44beb4:	bl	401cf0 <gettext@plt>
  44beb8:	ldur	x1, [x29, #-120]
  44bebc:	ldr	x8, [sp, #576]
  44bec0:	str	x0, [sp, #408]
  44bec4:	mov	x0, x8
  44bec8:	bl	45dad4 <ferror@plt+0x5bda4>
  44becc:	ldur	w9, [x29, #-172]
  44bed0:	adrp	x8, 484000 <warn@@Base+0x12d44>
  44bed4:	add	x8, x8, #0x4dc
  44bed8:	adrp	x10, 484000 <warn@@Base+0x12d44>
  44bedc:	add	x10, x10, #0x4d3
  44bee0:	cmp	w9, #0x8
  44bee4:	csel	x2, x10, x8, eq  // eq = none
  44bee8:	ldr	x1, [sp, #408]
  44beec:	str	x0, [sp, #400]
  44bef0:	mov	x0, x1
  44bef4:	ldr	x1, [sp, #400]
  44bef8:	bl	401ca0 <printf@plt>
  44befc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44bf00:	add	x8, x8, #0x840
  44bf04:	mov	x0, x8
  44bf08:	bl	401cf0 <gettext@plt>
  44bf0c:	ldurh	w1, [x29, #-112]
  44bf10:	bl	401ca0 <printf@plt>
  44bf14:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44bf18:	add	x8, x8, #0x856
  44bf1c:	mov	x0, x8
  44bf20:	bl	401cf0 <gettext@plt>
  44bf24:	ldur	x1, [x29, #-104]
  44bf28:	ldr	x8, [sp, #576]
  44bf2c:	str	x0, [sp, #392]
  44bf30:	mov	x0, x8
  44bf34:	bl	45dad4 <ferror@plt+0x5bda4>
  44bf38:	ldr	x1, [sp, #392]
  44bf3c:	str	x0, [sp, #384]
  44bf40:	mov	x0, x1
  44bf44:	ldr	x1, [sp, #384]
  44bf48:	bl	401ca0 <printf@plt>
  44bf4c:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44bf50:	add	x8, x8, #0x86e
  44bf54:	mov	x0, x8
  44bf58:	bl	401cf0 <gettext@plt>
  44bf5c:	ldurb	w1, [x29, #-96]
  44bf60:	bl	401ca0 <printf@plt>
  44bf64:	ldur	w9, [x29, #-36]
  44bf68:	cbz	w9, 44bfe0 <ferror@plt+0x4a2b0>
  44bf6c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44bf70:	add	x0, x0, #0x884
  44bf74:	bl	401cf0 <gettext@plt>
  44bf78:	ldur	x8, [x29, #-184]
  44bf7c:	ldur	x1, [x29, #-192]
  44bf80:	str	x0, [sp, #376]
  44bf84:	mov	x0, x8
  44bf88:	add	x2, sp, #0x2e0
  44bf8c:	mov	w3, #0x40                  	// #64
  44bf90:	bl	45d830 <ferror@plt+0x5bb00>
  44bf94:	ldr	x1, [sp, #376]
  44bf98:	str	x0, [sp, #368]
  44bf9c:	mov	x0, x1
  44bfa0:	ldr	x1, [sp, #368]
  44bfa4:	bl	401ca0 <printf@plt>
  44bfa8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44bfac:	add	x8, x8, #0x89c
  44bfb0:	mov	x0, x8
  44bfb4:	bl	401cf0 <gettext@plt>
  44bfb8:	ldur	x1, [x29, #-200]
  44bfbc:	ldr	x8, [sp, #576]
  44bfc0:	str	x0, [sp, #360]
  44bfc4:	mov	x0, x8
  44bfc8:	bl	45dad4 <ferror@plt+0x5bda4>
  44bfcc:	ldr	x1, [sp, #360]
  44bfd0:	str	x0, [sp, #352]
  44bfd4:	mov	x0, x1
  44bfd8:	ldr	x1, [sp, #352]
  44bfdc:	bl	401ca0 <printf@plt>
  44bfe0:	ldur	x8, [x29, #-208]
  44bfe4:	cbz	x8, 44c170 <ferror@plt+0x4a440>
  44bfe8:	ldur	x8, [x29, #-208]
  44bfec:	add	x8, x8, #0x8
  44bff0:	str	x8, [sp, #728]
  44bff4:	ldur	x8, [x29, #-208]
  44bff8:	add	x8, x8, #0x48
  44bffc:	str	x8, [sp, #720]
  44c000:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c004:	add	x0, x0, #0x8b4
  44c008:	bl	401cf0 <gettext@plt>
  44c00c:	bl	401ca0 <printf@plt>
  44c010:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44c014:	add	x8, x8, #0x8cf
  44c018:	mov	x0, x8
  44c01c:	bl	401cf0 <gettext@plt>
  44c020:	ldr	x8, [sp, #728]
  44c024:	ldr	x1, [x8, #24]
  44c028:	ldr	x8, [sp, #576]
  44c02c:	str	x0, [sp, #344]
  44c030:	mov	x0, x8
  44c034:	bl	45dad4 <ferror@plt+0x5bda4>
  44c038:	ldr	x8, [sp, #720]
  44c03c:	ldr	x1, [x8, #24]
  44c040:	ldr	x8, [sp, #576]
  44c044:	str	x0, [sp, #336]
  44c048:	mov	x0, x8
  44c04c:	bl	45dad4 <ferror@plt+0x5bda4>
  44c050:	ldr	x1, [sp, #344]
  44c054:	str	x0, [sp, #328]
  44c058:	mov	x0, x1
  44c05c:	ldr	x1, [sp, #336]
  44c060:	ldr	x2, [sp, #328]
  44c064:	bl	401ca0 <printf@plt>
  44c068:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44c06c:	add	x8, x8, #0x8f8
  44c070:	mov	x0, x8
  44c074:	bl	401cf0 <gettext@plt>
  44c078:	ldr	x8, [sp, #728]
  44c07c:	ldr	x1, [x8, #32]
  44c080:	ldr	x8, [sp, #576]
  44c084:	str	x0, [sp, #320]
  44c088:	mov	x0, x8
  44c08c:	bl	45dad4 <ferror@plt+0x5bda4>
  44c090:	ldr	x8, [sp, #720]
  44c094:	ldr	x1, [x8, #32]
  44c098:	ldr	x8, [sp, #576]
  44c09c:	str	x0, [sp, #312]
  44c0a0:	mov	x0, x8
  44c0a4:	bl	45dad4 <ferror@plt+0x5bda4>
  44c0a8:	ldr	x1, [sp, #320]
  44c0ac:	str	x0, [sp, #304]
  44c0b0:	mov	x0, x1
  44c0b4:	ldr	x1, [sp, #312]
  44c0b8:	ldr	x2, [sp, #304]
  44c0bc:	bl	401ca0 <printf@plt>
  44c0c0:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44c0c4:	add	x8, x8, #0x921
  44c0c8:	mov	x0, x8
  44c0cc:	bl	401cf0 <gettext@plt>
  44c0d0:	ldr	x8, [sp, #728]
  44c0d4:	ldr	x1, [x8, #40]
  44c0d8:	ldr	x8, [sp, #576]
  44c0dc:	str	x0, [sp, #296]
  44c0e0:	mov	x0, x8
  44c0e4:	bl	45dad4 <ferror@plt+0x5bda4>
  44c0e8:	ldr	x8, [sp, #720]
  44c0ec:	ldr	x1, [x8, #40]
  44c0f0:	ldr	x8, [sp, #576]
  44c0f4:	str	x0, [sp, #288]
  44c0f8:	mov	x0, x8
  44c0fc:	bl	45dad4 <ferror@plt+0x5bda4>
  44c100:	ldr	x1, [sp, #296]
  44c104:	str	x0, [sp, #280]
  44c108:	mov	x0, x1
  44c10c:	ldr	x1, [sp, #288]
  44c110:	ldr	x2, [sp, #280]
  44c114:	bl	401ca0 <printf@plt>
  44c118:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  44c11c:	add	x8, x8, #0x94a
  44c120:	mov	x0, x8
  44c124:	bl	401cf0 <gettext@plt>
  44c128:	ldr	x8, [sp, #728]
  44c12c:	ldr	x1, [x8, #48]
  44c130:	ldr	x8, [sp, #576]
  44c134:	str	x0, [sp, #272]
  44c138:	mov	x0, x8
  44c13c:	bl	45dad4 <ferror@plt+0x5bda4>
  44c140:	ldr	x8, [sp, #720]
  44c144:	ldr	x1, [x8, #48]
  44c148:	ldr	x8, [sp, #576]
  44c14c:	str	x0, [sp, #264]
  44c150:	mov	x0, x8
  44c154:	bl	45dad4 <ferror@plt+0x5bda4>
  44c158:	ldr	x1, [sp, #272]
  44c15c:	str	x0, [sp, #256]
  44c160:	mov	x0, x1
  44c164:	ldr	x1, [sp, #264]
  44c168:	ldr	x2, [sp, #256]
  44c16c:	bl	401ca0 <printf@plt>
  44c170:	ldur	x8, [x29, #-160]
  44c174:	ldur	w9, [x29, #-176]
  44c178:	mov	w10, w9
  44c17c:	add	x8, x8, x10
  44c180:	stur	x8, [x29, #-168]
  44c184:	ldur	x8, [x29, #-168]
  44c188:	ldur	x10, [x29, #-120]
  44c18c:	add	x8, x8, x10
  44c190:	ldur	x10, [x29, #-168]
  44c194:	cmp	x8, x10
  44c198:	b.cc	44c1b8 <ferror@plt+0x4a488>  // b.lo, b.ul, b.last
  44c19c:	ldur	x8, [x29, #-168]
  44c1a0:	ldur	x9, [x29, #-120]
  44c1a4:	add	x8, x8, x9
  44c1a8:	ldur	x9, [x29, #-16]
  44c1ac:	ldr	x9, [x9, #48]
  44c1b0:	cmp	x8, x9
  44c1b4:	b.ls	44c218 <ferror@plt+0x4a4e8>  // b.plast
  44c1b8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c1bc:	add	x0, x0, #0x973
  44c1c0:	bl	401cf0 <gettext@plt>
  44c1c4:	ldur	x8, [x29, #-16]
  44c1c8:	ldr	x1, [x8, #16]
  44c1cc:	ldur	x2, [x29, #-160]
  44c1d0:	ldur	x8, [x29, #-120]
  44c1d4:	ldr	x9, [sp, #576]
  44c1d8:	str	x0, [sp, #248]
  44c1dc:	mov	x0, x9
  44c1e0:	str	x1, [sp, #240]
  44c1e4:	mov	x1, x8
  44c1e8:	str	x2, [sp, #232]
  44c1ec:	bl	45dad4 <ferror@plt+0x5bda4>
  44c1f0:	ldr	x1, [sp, #248]
  44c1f4:	str	x0, [sp, #224]
  44c1f8:	mov	x0, x1
  44c1fc:	ldr	x1, [sp, #240]
  44c200:	ldr	x2, [sp, #232]
  44c204:	ldr	x3, [sp, #224]
  44c208:	bl	4712bc <warn@@Base>
  44c20c:	ldur	w10, [x29, #-68]
  44c210:	stur	w10, [x29, #-72]
  44c214:	b	44cb70 <ferror@plt+0x4ae40>
  44c218:	ldur	x8, [x29, #-128]
  44c21c:	stur	x8, [x29, #-136]
  44c220:	ldur	x8, [x29, #-120]
  44c224:	ldur	w9, [x29, #-176]
  44c228:	mov	w10, w9
  44c22c:	add	x8, x8, x10
  44c230:	ldur	x10, [x29, #-48]
  44c234:	add	x8, x10, x8
  44c238:	stur	x8, [x29, #-48]
  44c23c:	ldurh	w9, [x29, #-112]
  44c240:	cmp	w9, #0x2
  44c244:	b.lt	44c254 <ferror@plt+0x4a524>  // b.tstop
  44c248:	ldurh	w8, [x29, #-112]
  44c24c:	cmp	w8, #0x5
  44c250:	b.le	44c290 <ferror@plt+0x4a560>
  44c254:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c258:	add	x0, x0, #0x9ad
  44c25c:	bl	401cf0 <gettext@plt>
  44c260:	ldur	x1, [x29, #-160]
  44c264:	ldr	x8, [sp, #576]
  44c268:	str	x0, [sp, #216]
  44c26c:	mov	x0, x8
  44c270:	bl	45dad4 <ferror@plt+0x5bda4>
  44c274:	ldurh	w2, [x29, #-112]
  44c278:	ldr	x1, [sp, #216]
  44c27c:	str	x0, [sp, #208]
  44c280:	mov	x0, x1
  44c284:	ldr	x1, [sp, #208]
  44c288:	bl	4712bc <warn@@Base>
  44c28c:	b	44cb60 <ferror@plt+0x4ae30>
  44c290:	ldur	w8, [x29, #-92]
  44c294:	cmp	w8, #0x1
  44c298:	b.eq	44c2e4 <ferror@plt+0x4a5b4>  // b.none
  44c29c:	ldur	w8, [x29, #-92]
  44c2a0:	cmp	w8, #0x2
  44c2a4:	b.eq	44c2e4 <ferror@plt+0x4a5b4>  // b.none
  44c2a8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c2ac:	add	x0, x0, #0x9f2
  44c2b0:	bl	401cf0 <gettext@plt>
  44c2b4:	ldur	x1, [x29, #-160]
  44c2b8:	ldr	x8, [sp, #576]
  44c2bc:	str	x0, [sp, #200]
  44c2c0:	mov	x0, x8
  44c2c4:	bl	45dad4 <ferror@plt+0x5bda4>
  44c2c8:	ldur	w2, [x29, #-92]
  44c2cc:	ldr	x1, [sp, #200]
  44c2d0:	str	x0, [sp, #192]
  44c2d4:	mov	x0, x1
  44c2d8:	ldr	x1, [sp, #192]
  44c2dc:	bl	4712bc <warn@@Base>
  44c2e0:	b	44cb60 <ferror@plt+0x4ae30>
  44c2e4:	bl	44d840 <ferror@plt+0x4bb10>
  44c2e8:	ldur	x8, [x29, #-104]
  44c2ec:	ldur	x9, [x29, #-224]
  44c2f0:	cmp	x8, x9
  44c2f4:	b.cc	44c314 <ferror@plt+0x4a5e4>  // b.lo, b.ul, b.last
  44c2f8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c2fc:	add	x0, x0, #0xa32
  44c300:	bl	401cf0 <gettext@plt>
  44c304:	ldur	x1, [x29, #-104]
  44c308:	ldur	x2, [x29, #-224]
  44c30c:	bl	4712bc <warn@@Base>
  44c310:	b	44c3d4 <ferror@plt+0x4a6a4>
  44c314:	ldur	x8, [x29, #-216]
  44c318:	ldur	x9, [x29, #-224]
  44c31c:	add	x8, x8, x9
  44c320:	ldur	w10, [x29, #-28]
  44c324:	mov	w9, w10
  44c328:	mov	x11, #0x70                  	// #112
  44c32c:	mul	x9, x11, x9
  44c330:	ldr	x11, [sp, #568]
  44c334:	add	x9, x11, x9
  44c338:	ldr	x9, [x9, #48]
  44c33c:	cmp	x8, x9
  44c340:	b.ls	44c380 <ferror@plt+0x4a650>  // b.plast
  44c344:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c348:	add	x0, x0, #0xa89
  44c34c:	bl	401cf0 <gettext@plt>
  44c350:	ldur	x8, [x29, #-216]
  44c354:	ldur	x9, [x29, #-224]
  44c358:	add	x1, x8, x9
  44c35c:	ldur	w10, [x29, #-28]
  44c360:	mov	w8, w10
  44c364:	mov	x9, #0x70                  	// #112
  44c368:	mul	x8, x9, x8
  44c36c:	ldr	x9, [sp, #568]
  44c370:	add	x8, x9, x8
  44c374:	ldr	x2, [x8, #48]
  44c378:	bl	4712bc <warn@@Base>
  44c37c:	b	44c3d4 <ferror@plt+0x4a6a4>
  44c380:	ldur	w8, [x29, #-28]
  44c384:	mov	w9, w8
  44c388:	mov	x10, #0x70                  	// #112
  44c38c:	mul	x9, x10, x9
  44c390:	ldr	x11, [sp, #568]
  44c394:	add	x9, x11, x9
  44c398:	ldr	x9, [x9, #32]
  44c39c:	ldur	x12, [x29, #-216]
  44c3a0:	add	x9, x9, x12
  44c3a4:	ldur	x12, [x29, #-104]
  44c3a8:	add	x0, x9, x12
  44c3ac:	ldur	w8, [x29, #-28]
  44c3b0:	mov	w9, w8
  44c3b4:	mul	x9, x10, x9
  44c3b8:	add	x9, x11, x9
  44c3bc:	ldr	x9, [x9, #32]
  44c3c0:	ldur	x10, [x29, #-216]
  44c3c4:	add	x9, x9, x10
  44c3c8:	ldur	x10, [x29, #-224]
  44c3cc:	add	x1, x9, x10
  44c3d0:	bl	45dbdc <ferror@plt+0x5beac>
  44c3d4:	stur	wzr, [x29, #-140]
  44c3d8:	ldur	w8, [x29, #-140]
  44c3dc:	stur	w8, [x29, #-144]
  44c3e0:	mov	w8, #0xffffffff            	// #-1
  44c3e4:	stur	w8, [x29, #-148]
  44c3e8:	ldur	x8, [x29, #-136]
  44c3ec:	ldur	x9, [x29, #-48]
  44c3f0:	cmp	x8, x9
  44c3f4:	b.cs	44cb60 <ferror@plt+0x4ae30>  // b.hs, b.nlast
  44c3f8:	mov	w8, #0x1                   	// #1
  44c3fc:	str	w8, [sp, #684]
  44c400:	ldur	x9, [x29, #-136]
  44c404:	ldur	x10, [x29, #-64]
  44c408:	subs	x9, x9, x10
  44c40c:	str	x9, [sp, #704]
  44c410:	ldur	x0, [x29, #-136]
  44c414:	ldur	x1, [x29, #-48]
  44c418:	mov	w8, wzr
  44c41c:	mov	w2, w8
  44c420:	add	x3, sp, #0x29c
  44c424:	add	x4, sp, #0x298
  44c428:	bl	44a2a0 <ferror@plt+0x48570>
  44c42c:	str	x0, [sp, #672]
  44c430:	ldr	w8, [sp, #668]
  44c434:	mov	w9, w8
  44c438:	ldur	x10, [x29, #-136]
  44c43c:	add	x9, x10, x9
  44c440:	stur	x9, [x29, #-136]
  44c444:	ldr	x9, [sp, #672]
  44c448:	str	x9, [sp, #712]
  44c44c:	ldr	x9, [sp, #712]
  44c450:	ldr	x10, [sp, #672]
  44c454:	cmp	x9, x10
  44c458:	b.eq	44c468 <ferror@plt+0x4a738>  // b.none
  44c45c:	ldr	w8, [sp, #664]
  44c460:	orr	w8, w8, #0x2
  44c464:	str	w8, [sp, #664]
  44c468:	ldr	w0, [sp, #664]
  44c46c:	bl	45defc <ferror@plt+0x5c1cc>
  44c470:	ldr	x8, [sp, #712]
  44c474:	cbnz	x8, 44c5d8 <ferror@plt+0x4a8a8>
  44c478:	ldur	w8, [x29, #-140]
  44c47c:	cbnz	w8, 44c4dc <ferror@plt+0x4a7ac>
  44c480:	ldur	x8, [x29, #-48]
  44c484:	ldur	x9, [x29, #-56]
  44c488:	cmp	x8, x9
  44c48c:	b.ne	44c4dc <ferror@plt+0x4a7ac>  // b.any
  44c490:	ldur	x8, [x29, #-136]
  44c494:	str	x8, [sp, #656]
  44c498:	ldr	x8, [sp, #656]
  44c49c:	ldur	x9, [x29, #-48]
  44c4a0:	cmp	x8, x9
  44c4a4:	b.cs	44c4c8 <ferror@plt+0x4a798>  // b.hs, b.nlast
  44c4a8:	ldr	x8, [sp, #656]
  44c4ac:	ldrb	w9, [x8]
  44c4b0:	cbz	w9, 44c4b8 <ferror@plt+0x4a788>
  44c4b4:	b	44c4c8 <ferror@plt+0x4a798>
  44c4b8:	ldr	x8, [sp, #656]
  44c4bc:	add	x8, x8, #0x1
  44c4c0:	str	x8, [sp, #656]
  44c4c4:	b	44c498 <ferror@plt+0x4a768>
  44c4c8:	ldr	x8, [sp, #656]
  44c4cc:	ldur	x9, [x29, #-48]
  44c4d0:	cmp	x8, x9
  44c4d4:	b.ne	44c4dc <ferror@plt+0x4a7ac>  // b.any
  44c4d8:	b	44cb60 <ferror@plt+0x4ae30>
  44c4dc:	ldur	w8, [x29, #-32]
  44c4e0:	cbnz	w8, 44c538 <ferror@plt+0x4a808>
  44c4e4:	ldr	x8, [sp, #704]
  44c4e8:	ldr	x9, [sp, #560]
  44c4ec:	ldr	x10, [x9]
  44c4f0:	cmp	x8, x10
  44c4f4:	b.cc	44c538 <ferror@plt+0x4a808>  // b.lo, b.ul, b.last
  44c4f8:	ldr	x8, [sp, #552]
  44c4fc:	ldr	w9, [x8]
  44c500:	mov	w10, #0xffffffff            	// #-1
  44c504:	cmp	w9, w10
  44c508:	b.eq	44c520 <ferror@plt+0x4a7f0>  // b.none
  44c50c:	ldur	w8, [x29, #-140]
  44c510:	ldr	x9, [sp, #552]
  44c514:	ldr	w10, [x9]
  44c518:	cmp	w8, w10
  44c51c:	b.ge	44c538 <ferror@plt+0x4a808>  // b.tcont
  44c520:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c524:	add	x0, x0, #0xade
  44c528:	bl	401cf0 <gettext@plt>
  44c52c:	ldur	w1, [x29, #-140]
  44c530:	ldr	x2, [sp, #704]
  44c534:	bl	401ca0 <printf@plt>
  44c538:	ldur	w8, [x29, #-140]
  44c53c:	subs	w8, w8, #0x1
  44c540:	stur	w8, [x29, #-140]
  44c544:	ldur	w8, [x29, #-140]
  44c548:	cmp	w8, #0x0
  44c54c:	cset	w8, ge  // ge = tcont
  44c550:	tbnz	w8, #0, 44c5ac <ferror@plt+0x4a87c>
  44c554:	ldr	x8, [sp, #520]
  44c558:	ldr	w9, [x8]
  44c55c:	cmp	w9, #0x3
  44c560:	b.cs	44c5ac <ferror@plt+0x4a87c>  // b.hs, b.nlast
  44c564:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c568:	add	x0, x0, #0xafc
  44c56c:	bl	401cf0 <gettext@plt>
  44c570:	ldr	x1, [sp, #704]
  44c574:	ldur	x8, [x29, #-16]
  44c578:	ldr	x2, [x8, #16]
  44c57c:	bl	4712bc <warn@@Base>
  44c580:	ldr	x8, [sp, #520]
  44c584:	ldr	w9, [x8]
  44c588:	add	w9, w9, #0x1
  44c58c:	str	w9, [x8]
  44c590:	ldr	w9, [x8]
  44c594:	cmp	w9, #0x3
  44c598:	b.ne	44c5ac <ferror@plt+0x4a87c>  // b.any
  44c59c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c5a0:	add	x0, x0, #0xb3f
  44c5a4:	bl	401cf0 <gettext@plt>
  44c5a8:	bl	4712bc <warn@@Base>
  44c5ac:	ldr	x8, [sp, #560]
  44c5b0:	ldr	x9, [x8]
  44c5b4:	cbz	x9, 44c5d4 <ferror@plt+0x4a8a4>
  44c5b8:	ldur	w8, [x29, #-140]
  44c5bc:	ldur	w9, [x29, #-148]
  44c5c0:	cmp	w8, w9
  44c5c4:	b.ge	44c5d4 <ferror@plt+0x4a8a4>  // b.tcont
  44c5c8:	mov	w8, #0x1                   	// #1
  44c5cc:	stur	w8, [x29, #-4]
  44c5d0:	b	44cbf4 <ferror@plt+0x4aec4>
  44c5d4:	b	44c3e8 <ferror@plt+0x4a6b8>
  44c5d8:	ldur	w8, [x29, #-32]
  44c5dc:	cbnz	w8, 44c6e0 <ferror@plt+0x4a9b0>
  44c5e0:	ldr	x8, [sp, #560]
  44c5e4:	ldr	x9, [x8]
  44c5e8:	cbz	x9, 44c608 <ferror@plt+0x4a8d8>
  44c5ec:	ldr	x8, [sp, #704]
  44c5f0:	ldr	x9, [sp, #560]
  44c5f4:	ldr	x10, [x9]
  44c5f8:	cmp	x8, x10
  44c5fc:	b.cs	44c608 <ferror@plt+0x4a8d8>  // b.hs, b.nlast
  44c600:	str	wzr, [sp, #684]
  44c604:	b	44c6e0 <ferror@plt+0x4a9b0>
  44c608:	ldr	x8, [sp, #560]
  44c60c:	ldr	x9, [x8]
  44c610:	cbz	x9, 44c630 <ferror@plt+0x4a900>
  44c614:	ldr	x8, [sp, #704]
  44c618:	ldr	x9, [sp, #560]
  44c61c:	ldr	x10, [x9]
  44c620:	cmp	x8, x10
  44c624:	b.ne	44c630 <ferror@plt+0x4a900>  // b.any
  44c628:	ldur	w8, [x29, #-140]
  44c62c:	stur	w8, [x29, #-148]
  44c630:	ldr	x8, [sp, #552]
  44c634:	ldr	w9, [x8]
  44c638:	mov	w10, #0xffffffff            	// #-1
  44c63c:	mov	w11, #0x1                   	// #1
  44c640:	cmp	w9, w10
  44c644:	str	w11, [sp, #188]
  44c648:	b.eq	44c664 <ferror@plt+0x4a934>  // b.none
  44c64c:	ldur	w8, [x29, #-140]
  44c650:	ldr	x9, [sp, #552]
  44c654:	ldr	w10, [x9]
  44c658:	cmp	w8, w10
  44c65c:	cset	w8, lt  // lt = tstop
  44c660:	str	w8, [sp, #188]
  44c664:	ldr	w8, [sp, #188]
  44c668:	and	w8, w8, #0x1
  44c66c:	str	w8, [sp, #684]
  44c670:	ldr	w8, [sp, #684]
  44c674:	cbz	w8, 44c698 <ferror@plt+0x4a968>
  44c678:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c67c:	add	x0, x0, #0xb7f
  44c680:	bl	401cf0 <gettext@plt>
  44c684:	ldur	w1, [x29, #-140]
  44c688:	ldr	x2, [sp, #704]
  44c68c:	ldr	x3, [sp, #712]
  44c690:	bl	401ca0 <printf@plt>
  44c694:	b	44c6d8 <ferror@plt+0x4a9a8>
  44c698:	ldr	x8, [sp, #552]
  44c69c:	ldr	w9, [x8]
  44c6a0:	mov	w10, #0xffffffff            	// #-1
  44c6a4:	cmp	w9, w10
  44c6a8:	b.eq	44c6c0 <ferror@plt+0x4a990>  // b.none
  44c6ac:	ldur	w8, [x29, #-144]
  44c6b0:	ldr	x9, [sp, #552]
  44c6b4:	ldr	w10, [x9]
  44c6b8:	cmp	w8, w10
  44c6bc:	b.ge	44c6d8 <ferror@plt+0x4a9a8>  // b.tcont
  44c6c0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c6c4:	add	x0, x0, #0xb9e
  44c6c8:	bl	401cf0 <gettext@plt>
  44c6cc:	ldur	w1, [x29, #-140]
  44c6d0:	ldr	x2, [sp, #704]
  44c6d4:	bl	401ca0 <printf@plt>
  44c6d8:	ldur	w8, [x29, #-140]
  44c6dc:	stur	w8, [x29, #-144]
  44c6e0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44c6e4:	add	x8, x8, #0xa18
  44c6e8:	ldr	x8, [x8]
  44c6ec:	str	x8, [sp, #696]
  44c6f0:	ldr	x8, [sp, #696]
  44c6f4:	mov	w9, #0x0                   	// #0
  44c6f8:	str	w9, [sp, #184]
  44c6fc:	cbz	x8, 44c718 <ferror@plt+0x4a9e8>
  44c700:	ldr	x8, [sp, #696]
  44c704:	ldr	x8, [x8]
  44c708:	ldr	x9, [sp, #712]
  44c70c:	cmp	x8, x9
  44c710:	cset	w10, ne  // ne = any
  44c714:	str	w10, [sp, #184]
  44c718:	ldr	w8, [sp, #184]
  44c71c:	tbnz	w8, #0, 44c724 <ferror@plt+0x4a9f4>
  44c720:	b	44c734 <ferror@plt+0x4aa04>
  44c724:	ldr	x8, [sp, #696]
  44c728:	ldr	x8, [x8, #40]
  44c72c:	str	x8, [sp, #696]
  44c730:	b	44c6f0 <ferror@plt+0x4a9c0>
  44c734:	ldr	x8, [sp, #696]
  44c738:	cbnz	x8, 44c78c <ferror@plt+0x4aa5c>
  44c73c:	ldur	w8, [x29, #-32]
  44c740:	cbnz	w8, 44c76c <ferror@plt+0x4aa3c>
  44c744:	ldr	w8, [sp, #684]
  44c748:	cbz	w8, 44c76c <ferror@plt+0x4aa3c>
  44c74c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44c750:	add	x0, x0, #0xd8f
  44c754:	bl	401ca0 <printf@plt>
  44c758:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  44c75c:	add	x8, x8, #0x700
  44c760:	ldr	x8, [x8]
  44c764:	mov	x0, x8
  44c768:	bl	401c20 <fflush@plt>
  44c76c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c770:	add	x0, x0, #0xbaf
  44c774:	bl	401cf0 <gettext@plt>
  44c778:	ldr	x1, [sp, #704]
  44c77c:	ldr	x2, [sp, #712]
  44c780:	bl	4712bc <warn@@Base>
  44c784:	stur	wzr, [x29, #-4]
  44c788:	b	44cbf4 <ferror@plt+0x4aec4>
  44c78c:	ldur	w8, [x29, #-32]
  44c790:	cbnz	w8, 44c7c0 <ferror@plt+0x4aa90>
  44c794:	ldr	w8, [sp, #684]
  44c798:	cbz	w8, 44c7c0 <ferror@plt+0x4aa90>
  44c79c:	ldr	x8, [sp, #696]
  44c7a0:	ldr	x0, [x8, #8]
  44c7a4:	bl	45df54 <ferror@plt+0x5c224>
  44c7a8:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  44c7ac:	add	x8, x8, #0xb07
  44c7b0:	str	x0, [sp, #176]
  44c7b4:	mov	x0, x8
  44c7b8:	ldr	x1, [sp, #176]
  44c7bc:	bl	401ca0 <printf@plt>
  44c7c0:	ldr	x8, [sp, #696]
  44c7c4:	ldr	x8, [x8, #8]
  44c7c8:	cmp	x8, #0x3
  44c7cc:	str	x8, [sp, #168]
  44c7d0:	b.eq	44c824 <ferror@plt+0x4aaf4>  // b.none
  44c7d4:	b	44c7d8 <ferror@plt+0x4aaa8>
  44c7d8:	ldr	x8, [sp, #168]
  44c7dc:	cmp	x8, #0x11
  44c7e0:	b.eq	44c804 <ferror@plt+0x4aad4>  // b.none
  44c7e4:	b	44c7e8 <ferror@plt+0x4aab8>
  44c7e8:	ldr	x8, [sp, #168]
  44c7ec:	cmp	x8, #0x2e
  44c7f0:	b.eq	44c824 <ferror@plt+0x4aaf4>  // b.none
  44c7f4:	b	44c7f8 <ferror@plt+0x4aac8>
  44c7f8:	ldr	x8, [sp, #544]
  44c7fc:	str	wzr, [x8]
  44c800:	b	44c838 <ferror@plt+0x4ab08>
  44c804:	mov	w8, #0x1                   	// #1
  44c808:	ldr	x9, [sp, #544]
  44c80c:	str	w8, [x9]
  44c810:	ldur	w8, [x29, #-32]
  44c814:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44c818:	add	x10, x10, #0xa24
  44c81c:	str	w8, [x10]
  44c820:	b	44c838 <ferror@plt+0x4ab08>
  44c824:	ldr	x8, [sp, #544]
  44c828:	str	wzr, [x8]
  44c82c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44c830:	add	x9, x9, #0xa28
  44c834:	str	wzr, [x9]
  44c838:	ldr	x8, [sp, #616]
  44c83c:	ldr	x9, [x8]
  44c840:	cbz	x9, 44c87c <ferror@plt+0x4ab4c>
  44c844:	ldur	w8, [x29, #-68]
  44c848:	ldr	x9, [sp, #608]
  44c84c:	ldr	w10, [x9]
  44c850:	cmp	w8, w10
  44c854:	b.cs	44c87c <ferror@plt+0x4ab4c>  // b.hs, b.nlast
  44c858:	ldr	x8, [sp, #616]
  44c85c:	ldr	x9, [x8]
  44c860:	ldur	w10, [x29, #-68]
  44c864:	mov	w11, w10
  44c868:	mov	x12, #0x68                  	// #104
  44c86c:	mul	x11, x12, x11
  44c870:	add	x9, x9, x11
  44c874:	str	x9, [sp, #160]
  44c878:	b	44c884 <ferror@plt+0x4ab54>
  44c87c:	mov	x8, xzr
  44c880:	str	x8, [sp, #160]
  44c884:	ldr	x8, [sp, #160]
  44c888:	str	x8, [sp, #648]
  44c88c:	ldr	x8, [sp, #648]
  44c890:	cbz	x8, 44c8ac <ferror@plt+0x4ab7c>
  44c894:	ldr	x8, [sp, #648]
  44c898:	ldr	w9, [x8, #72]
  44c89c:	ldr	x8, [sp, #648]
  44c8a0:	ldr	w10, [x8, #80]
  44c8a4:	cmp	w9, w10
  44c8a8:	b.ne	44c8b0 <ferror@plt+0x4ab80>  // b.any
  44c8ac:	b	44c8c8 <ferror@plt+0x4ab98>
  44c8b0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c8b4:	add	x0, x0, #0xbfb
  44c8b8:	ldr	x1, [sp, #536]
  44c8bc:	mov	w2, #0xdaf                 	// #3503
  44c8c0:	ldr	x3, [sp, #528]
  44c8c4:	bl	401cb0 <__assert_fail@plt>
  44c8c8:	ldr	x8, [sp, #696]
  44c8cc:	ldr	x8, [x8, #24]
  44c8d0:	str	x8, [sp, #688]
  44c8d4:	ldr	x8, [sp, #688]
  44c8d8:	mov	w9, #0x0                   	// #0
  44c8dc:	str	w9, [sp, #156]
  44c8e0:	cbz	x8, 44c8f8 <ferror@plt+0x4abc8>
  44c8e4:	ldr	x8, [sp, #688]
  44c8e8:	ldr	x8, [x8]
  44c8ec:	cmp	x8, #0x0
  44c8f0:	cset	w9, ne  // ne = any
  44c8f4:	str	w9, [sp, #156]
  44c8f8:	ldr	w8, [sp, #156]
  44c8fc:	tbnz	w8, #0, 44c904 <ferror@plt+0x4abd4>
  44c900:	b	44ca4c <ferror@plt+0x4ad1c>
  44c904:	ldur	w8, [x29, #-32]
  44c908:	cbnz	w8, 44c92c <ferror@plt+0x4abfc>
  44c90c:	ldr	w8, [sp, #684]
  44c910:	cbz	w8, 44c92c <ferror@plt+0x4abfc>
  44c914:	ldur	x8, [x29, #-136]
  44c918:	ldur	x9, [x29, #-64]
  44c91c:	subs	x1, x8, x9
  44c920:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44c924:	add	x0, x0, #0xcdc
  44c928:	bl	401ca0 <printf@plt>
  44c92c:	ldr	x8, [sp, #688]
  44c930:	ldr	x0, [x8]
  44c934:	ldr	x8, [sp, #688]
  44c938:	ldr	x1, [x8, #8]
  44c93c:	ldr	x8, [sp, #688]
  44c940:	ldr	x2, [x8, #16]
  44c944:	ldur	x3, [x29, #-64]
  44c948:	ldur	x4, [x29, #-136]
  44c94c:	ldur	x5, [x29, #-56]
  44c950:	ldur	x6, [x29, #-160]
  44c954:	ldurb	w9, [x29, #-96]
  44c958:	mov	w7, w9
  44c95c:	ldur	w9, [x29, #-172]
  44c960:	mov	w8, w9
  44c964:	ldurh	w9, [x29, #-112]
  44c968:	ldr	x10, [sp, #648]
  44c96c:	ldur	w11, [x29, #-32]
  44c970:	mov	w12, #0x1                   	// #1
  44c974:	str	x0, [sp, #144]
  44c978:	str	x1, [sp, #136]
  44c97c:	str	x2, [sp, #128]
  44c980:	str	x3, [sp, #120]
  44c984:	str	x4, [sp, #112]
  44c988:	str	x5, [sp, #104]
  44c98c:	str	x6, [sp, #96]
  44c990:	str	x7, [sp, #88]
  44c994:	str	x8, [sp, #80]
  44c998:	str	w9, [sp, #76]
  44c99c:	str	x10, [sp, #64]
  44c9a0:	str	w12, [sp, #60]
  44c9a4:	cbnz	w11, 44c9bc <ferror@plt+0x4ac8c>
  44c9a8:	ldr	w8, [sp, #684]
  44c9ac:	cmp	w8, #0x0
  44c9b0:	cset	w8, ne  // ne = any
  44c9b4:	eor	w8, w8, #0x1
  44c9b8:	str	w8, [sp, #60]
  44c9bc:	ldr	w8, [sp, #60]
  44c9c0:	and	w8, w8, #0x1
  44c9c4:	ldur	x9, [x29, #-16]
  44c9c8:	ldur	x10, [x29, #-208]
  44c9cc:	ldur	w11, [x29, #-140]
  44c9d0:	ldr	x0, [sp, #144]
  44c9d4:	ldr	x1, [sp, #136]
  44c9d8:	ldr	x2, [sp, #128]
  44c9dc:	ldr	x3, [sp, #120]
  44c9e0:	ldr	x4, [sp, #112]
  44c9e4:	ldr	x5, [sp, #104]
  44c9e8:	ldr	x6, [sp, #96]
  44c9ec:	ldr	x7, [sp, #88]
  44c9f0:	mov	x12, sp
  44c9f4:	ldr	x13, [sp, #80]
  44c9f8:	str	x13, [x12]
  44c9fc:	mov	x12, sp
  44ca00:	ldr	w14, [sp, #76]
  44ca04:	str	w14, [x12, #8]
  44ca08:	mov	x12, sp
  44ca0c:	ldr	x15, [sp, #64]
  44ca10:	str	x15, [x12, #16]
  44ca14:	mov	x12, sp
  44ca18:	str	w8, [x12, #24]
  44ca1c:	mov	x12, sp
  44ca20:	str	x9, [x12, #32]
  44ca24:	mov	x9, sp
  44ca28:	str	x10, [x9, #40]
  44ca2c:	mov	x9, sp
  44ca30:	str	w11, [x9, #48]
  44ca34:	bl	45e020 <ferror@plt+0x5c2f0>
  44ca38:	stur	x0, [x29, #-136]
  44ca3c:	ldr	x8, [sp, #688]
  44ca40:	ldr	x8, [x8, #24]
  44ca44:	str	x8, [sp, #688]
  44ca48:	b	44c8d4 <ferror@plt+0x4aba4>
  44ca4c:	ldr	x8, [sp, #648]
  44ca50:	cbz	x8, 44cb44 <ferror@plt+0x4ae14>
  44ca54:	ldr	x8, [sp, #648]
  44ca58:	ldr	w9, [x8, #72]
  44ca5c:	ldr	x8, [sp, #648]
  44ca60:	ldr	w10, [x8, #80]
  44ca64:	subs	w9, w9, w10
  44ca68:	mov	w10, #0xffffffff            	// #-1
  44ca6c:	cmp	w9, w10
  44ca70:	str	w9, [sp, #56]
  44ca74:	b.eq	44cb08 <ferror@plt+0x4add8>  // b.none
  44ca78:	b	44ca7c <ferror@plt+0x4ad4c>
  44ca7c:	ldr	w8, [sp, #56]
  44ca80:	cbz	w8, 44cb04 <ferror@plt+0x4add4>
  44ca84:	b	44ca88 <ferror@plt+0x4ad58>
  44ca88:	ldr	w8, [sp, #56]
  44ca8c:	cmp	w8, #0x1
  44ca90:	cset	w9, eq  // eq = none
  44ca94:	eor	w9, w9, #0x1
  44ca98:	tbnz	w9, #0, 44cb2c <ferror@plt+0x4adfc>
  44ca9c:	b	44caa0 <ferror@plt+0x4ad70>
  44caa0:	ldr	x8, [sp, #648]
  44caa4:	ldr	x8, [x8, #56]
  44caa8:	ldr	x9, [sp, #648]
  44caac:	ldr	w10, [x9, #80]
  44cab0:	mov	w9, w10
  44cab4:	mov	x11, #0xffffffffffffffff    	// #-1
  44cab8:	str	x11, [x8, x9, lsl #3]
  44cabc:	ldr	x8, [sp, #648]
  44cac0:	ldr	w10, [x8, #80]
  44cac4:	add	w10, w10, #0x1
  44cac8:	str	w10, [x8, #80]
  44cacc:	ldr	x8, [sp, #648]
  44cad0:	ldr	w10, [x8, #80]
  44cad4:	ldr	x8, [sp, #648]
  44cad8:	ldr	w12, [x8, #72]
  44cadc:	cmp	w10, w12
  44cae0:	b.ne	44cae8 <ferror@plt+0x4adb8>  // b.any
  44cae4:	b	44cb00 <ferror@plt+0x4add0>
  44cae8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44caec:	add	x0, x0, #0xce6
  44caf0:	ldr	x1, [sp, #536]
  44caf4:	mov	w2, #0xdd3                 	// #3539
  44caf8:	ldr	x3, [sp, #528]
  44cafc:	bl	401cb0 <__assert_fail@plt>
  44cb00:	b	44cb44 <ferror@plt+0x4ae14>
  44cb04:	b	44cb44 <ferror@plt+0x4ae14>
  44cb08:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44cb0c:	add	x0, x0, #0xd23
  44cb10:	bl	401cf0 <gettext@plt>
  44cb14:	bl	4712bc <warn@@Base>
  44cb18:	ldr	x8, [sp, #648]
  44cb1c:	ldr	w9, [x8, #80]
  44cb20:	subs	w9, w9, #0x1
  44cb24:	str	w9, [x8, #80]
  44cb28:	b	44cb44 <ferror@plt+0x4ae14>
  44cb2c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  44cb30:	add	x0, x0, #0x7ee
  44cb34:	ldr	x1, [sp, #536]
  44cb38:	mov	w2, #0xddf                 	// #3551
  44cb3c:	ldr	x3, [sp, #528]
  44cb40:	bl	401cb0 <__assert_fail@plt>
  44cb44:	ldr	x8, [sp, #696]
  44cb48:	ldr	w9, [x8, #16]
  44cb4c:	cbz	w9, 44cb5c <ferror@plt+0x4ae2c>
  44cb50:	ldur	w8, [x29, #-140]
  44cb54:	add	w8, w8, #0x1
  44cb58:	stur	w8, [x29, #-140]
  44cb5c:	b	44c3e8 <ferror@plt+0x4a6b8>
  44cb60:	ldur	w8, [x29, #-68]
  44cb64:	add	w8, w8, #0x1
  44cb68:	stur	w8, [x29, #-68]
  44cb6c:	b	44b434 <ferror@plt+0x49704>
  44cb70:	ldur	w8, [x29, #-32]
  44cb74:	cbnz	w8, 44cb90 <ferror@plt+0x4ae60>
  44cb78:	ldr	x8, [sp, #640]
  44cb7c:	ldr	w9, [x8]
  44cb80:	cbnz	w9, 44cb90 <ferror@plt+0x4ae60>
  44cb84:	ldr	x8, [sp, #632]
  44cb88:	ldr	w9, [x8]
  44cb8c:	cbz	w9, 44cbd8 <ferror@plt+0x4aea8>
  44cb90:	ldr	x8, [sp, #624]
  44cb94:	ldr	w9, [x8]
  44cb98:	cbnz	w9, 44cbd8 <ferror@plt+0x4aea8>
  44cb9c:	ldur	w8, [x29, #-36]
  44cba0:	cbnz	w8, 44cbd8 <ferror@plt+0x4aea8>
  44cba4:	ldur	w8, [x29, #-72]
  44cba8:	ldr	x9, [sp, #608]
  44cbac:	ldr	w10, [x9]
  44cbb0:	cmp	w8, w10
  44cbb4:	b.ls	44cbcc <ferror@plt+0x4ae9c>  // b.plast
  44cbb8:	ldr	x8, [sp, #608]
  44cbbc:	ldr	w9, [x8]
  44cbc0:	ldr	x10, [sp, #624]
  44cbc4:	str	w9, [x10]
  44cbc8:	b	44cbd8 <ferror@plt+0x4aea8>
  44cbcc:	ldur	w8, [x29, #-72]
  44cbd0:	ldr	x9, [sp, #624]
  44cbd4:	str	w8, [x9]
  44cbd8:	ldur	w8, [x29, #-32]
  44cbdc:	cbnz	w8, 44cbec <ferror@plt+0x4aebc>
  44cbe0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44cbe4:	add	x0, x0, #0xd8f
  44cbe8:	bl	401ca0 <printf@plt>
  44cbec:	mov	w8, #0x1                   	// #1
  44cbf0:	stur	w8, [x29, #-4]
  44cbf4:	ldur	w0, [x29, #-4]
  44cbf8:	add	sp, sp, #0x420
  44cbfc:	ldp	x20, x19, [sp, #32]
  44cc00:	ldr	x28, [sp, #16]
  44cc04:	ldp	x29, x30, [sp], #48
  44cc08:	ret
  44cc0c:	sub	sp, sp, #0x30
  44cc10:	stp	x29, x30, [sp, #32]
  44cc14:	add	x29, sp, #0x20
  44cc18:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44cc1c:	add	x8, x8, #0x540
  44cc20:	stur	x0, [x29, #-8]
  44cc24:	str	x1, [sp, #16]
  44cc28:	str	x2, [sp, #8]
  44cc2c:	ldr	w9, [x8]
  44cc30:	cbnz	w9, 44cc54 <ferror@plt+0x4af24>
  44cc34:	ldr	x8, [sp, #8]
  44cc38:	ldur	x9, [x29, #-8]
  44cc3c:	mov	x10, #0x50                  	// #80
  44cc40:	subs	x9, x10, x9
  44cc44:	mov	x10, #0x3                   	// #3
  44cc48:	udiv	x9, x9, x10
  44cc4c:	cmp	x8, x9
  44cc50:	b.cs	44cc94 <ferror@plt+0x4af64>  // b.hs, b.nlast
  44cc54:	stur	xzr, [x29, #-8]
  44cc58:	ldur	x8, [x29, #-8]
  44cc5c:	ldr	x9, [sp, #8]
  44cc60:	cmp	x8, x9
  44cc64:	b.cs	44cc90 <ferror@plt+0x4af60>  // b.hs, b.nlast
  44cc68:	ldr	x8, [sp, #16]
  44cc6c:	ldur	x9, [x29, #-8]
  44cc70:	ldrb	w1, [x8, x9]
  44cc74:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44cc78:	add	x0, x0, #0x3fa
  44cc7c:	bl	401ca0 <printf@plt>
  44cc80:	ldur	x8, [x29, #-8]
  44cc84:	add	x8, x8, #0x1
  44cc88:	stur	x8, [x29, #-8]
  44cc8c:	b	44cc58 <ferror@plt+0x4af28>
  44cc90:	b	44ccf0 <ferror@plt+0x4afc0>
  44cc94:	stur	xzr, [x29, #-8]
  44cc98:	ldur	x8, [x29, #-8]
  44cc9c:	ldr	x9, [sp, #8]
  44cca0:	cmp	x8, x9
  44cca4:	b.cs	44ccf0 <ferror@plt+0x4afc0>  // b.hs, b.nlast
  44cca8:	ldur	x8, [x29, #-8]
  44ccac:	mov	x9, #0x1a                  	// #26
  44ccb0:	udiv	x10, x8, x9
  44ccb4:	mul	x9, x10, x9
  44ccb8:	subs	x8, x8, x9
  44ccbc:	cbnz	x8, 44ccc8 <ferror@plt+0x4af98>
  44ccc0:	mov	w0, #0xa                   	// #10
  44ccc4:	bl	401cd0 <putchar@plt>
  44ccc8:	ldr	x8, [sp, #16]
  44cccc:	ldur	x9, [x29, #-8]
  44ccd0:	ldrb	w1, [x8, x9]
  44ccd4:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44ccd8:	add	x0, x0, #0x3fa
  44ccdc:	bl	401ca0 <printf@plt>
  44cce0:	ldur	x8, [x29, #-8]
  44cce4:	add	x8, x8, #0x1
  44cce8:	stur	x8, [x29, #-8]
  44ccec:	b	44cc98 <ferror@plt+0x4af68>
  44ccf0:	ldp	x29, x30, [sp, #32]
  44ccf4:	add	sp, sp, #0x30
  44ccf8:	ret
  44ccfc:	sub	sp, sp, #0x50
  44cd00:	stp	x29, x30, [sp, #64]
  44cd04:	add	x29, sp, #0x40
  44cd08:	adrp	x8, 498000 <warn@@Base+0x26d44>
  44cd0c:	add	x8, x8, #0xbfc
  44cd10:	mov	x9, xzr
  44cd14:	stur	x0, [x29, #-16]
  44cd18:	stur	x1, [x29, #-24]
  44cd1c:	str	x2, [sp, #32]
  44cd20:	str	x3, [sp, #24]
  44cd24:	ldr	x0, [sp, #32]
  44cd28:	ldur	x2, [x29, #-24]
  44cd2c:	mov	x1, x8
  44cd30:	mov	x3, x9
  44cd34:	bl	473db8 <warn@@Base+0x2afc>
  44cd38:	str	x0, [sp, #16]
  44cd3c:	ldr	x8, [sp, #16]
  44cd40:	cbnz	x8, 44cd60 <ferror@plt+0x4b030>
  44cd44:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44cd48:	add	x0, x0, #0x400
  44cd4c:	bl	401cf0 <gettext@plt>
  44cd50:	bl	4712bc <warn@@Base>
  44cd54:	mov	x8, xzr
  44cd58:	stur	x8, [x29, #-8]
  44cd5c:	b	44cdc8 <ferror@plt+0x4b098>
  44cd60:	ldr	x0, [sp, #16]
  44cd64:	bl	402bd4 <ferror@plt+0xea4>
  44cd68:	str	x0, [sp, #8]
  44cd6c:	cbnz	x0, 44cd98 <ferror@plt+0x4b068>
  44cd70:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44cd74:	add	x0, x0, #0x427
  44cd78:	bl	401cf0 <gettext@plt>
  44cd7c:	ldr	x1, [sp, #16]
  44cd80:	bl	4712bc <warn@@Base>
  44cd84:	ldr	x0, [sp, #16]
  44cd88:	bl	401bd0 <free@plt>
  44cd8c:	mov	x8, xzr
  44cd90:	stur	x8, [x29, #-8]
  44cd94:	b	44cdc8 <ferror@plt+0x4b098>
  44cd98:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44cd9c:	add	x0, x0, #0x444
  44cda0:	bl	401cf0 <gettext@plt>
  44cda4:	ldur	x1, [x29, #-16]
  44cda8:	ldr	x2, [sp, #16]
  44cdac:	bl	401ca0 <printf@plt>
  44cdb0:	ldr	x8, [sp, #16]
  44cdb4:	ldr	x1, [sp, #8]
  44cdb8:	mov	x0, x8
  44cdbc:	bl	4663d4 <ferror@plt+0x646a4>
  44cdc0:	ldr	x8, [sp, #8]
  44cdc4:	stur	x8, [x29, #-8]
  44cdc8:	ldur	x0, [x29, #-8]
  44cdcc:	ldp	x29, x30, [sp, #64]
  44cdd0:	add	sp, sp, #0x50
  44cdd4:	ret
  44cdd8:	sub	sp, sp, #0xb0
  44cddc:	stp	x29, x30, [sp, #160]
  44cde0:	add	x29, sp, #0xa0
  44cde4:	mov	w8, #0x0                   	// #0
  44cde8:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  44cdec:	add	x9, x9, #0x4ba
  44cdf0:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  44cdf4:	add	x10, x10, #0x4a8
  44cdf8:	adrp	x11, 4a3000 <warn@@Base+0x31d44>
  44cdfc:	add	x11, x11, #0x4fc
  44ce00:	stur	x0, [x29, #-16]
  44ce04:	stur	x1, [x29, #-24]
  44ce08:	stur	x2, [x29, #-32]
  44ce0c:	stur	x3, [x29, #-40]
  44ce10:	stur	x4, [x29, #-48]
  44ce14:	stur	x5, [x29, #-56]
  44ce18:	ldur	x12, [x29, #-32]
  44ce1c:	ldur	x0, [x29, #-24]
  44ce20:	ldur	x1, [x29, #-48]
  44ce24:	str	w8, [sp, #52]
  44ce28:	str	x9, [sp, #40]
  44ce2c:	str	x10, [sp, #32]
  44ce30:	str	x11, [sp, #24]
  44ce34:	blr	x12
  44ce38:	stur	x0, [x29, #-64]
  44ce3c:	cbnz	x0, 44ce94 <ferror@plt+0x4b164>
  44ce40:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44ce44:	add	x0, x0, #0x46f
  44ce48:	bl	401cf0 <gettext@plt>
  44ce4c:	ldur	x8, [x29, #-24]
  44ce50:	ldr	x8, [x8, #16]
  44ce54:	str	x0, [sp, #16]
  44ce58:	cbz	x8, 44ce6c <ferror@plt+0x4b13c>
  44ce5c:	ldur	x8, [x29, #-24]
  44ce60:	ldr	x8, [x8, #16]
  44ce64:	str	x8, [sp, #8]
  44ce68:	b	44ce78 <ferror@plt+0x4b148>
  44ce6c:	ldur	x8, [x29, #-24]
  44ce70:	ldr	x8, [x8]
  44ce74:	str	x8, [sp, #8]
  44ce78:	ldr	x8, [sp, #8]
  44ce7c:	ldr	x0, [sp, #16]
  44ce80:	mov	x1, x8
  44ce84:	bl	4712bc <warn@@Base>
  44ce88:	mov	x8, xzr
  44ce8c:	stur	x8, [x29, #-8]
  44ce90:	b	44d338 <ferror@plt+0x4b608>
  44ce94:	ldur	x0, [x29, #-16]
  44ce98:	bl	4780ac <warn@@Base+0x6df0>
  44ce9c:	str	x0, [sp, #80]
  44cea0:	ldr	x0, [sp, #80]
  44cea4:	bl	401900 <strlen@plt>
  44cea8:	str	x0, [sp, #72]
  44ceac:	ldr	x8, [sp, #72]
  44ceb0:	cmp	x8, #0x0
  44ceb4:	cset	w9, ls  // ls = plast
  44ceb8:	tbnz	w9, #0, 44cf0c <ferror@plt+0x4b1dc>
  44cebc:	ldr	x8, [sp, #80]
  44cec0:	ldr	x9, [sp, #72]
  44cec4:	subs	x9, x9, #0x1
  44cec8:	ldrb	w10, [x8, x9]
  44cecc:	cmp	w10, #0x2f
  44ced0:	b.eq	44cef8 <ferror@plt+0x4b1c8>  // b.none
  44ced4:	ldr	x8, [sp, #80]
  44ced8:	ldr	x9, [sp, #72]
  44cedc:	subs	x9, x9, #0x1
  44cee0:	ldrb	w10, [x8, x9]
  44cee4:	cmp	w10, #0x5c
  44cee8:	b.ne	44cefc <ferror@plt+0x4b1cc>  // b.any
  44ceec:	ldr	w8, [sp, #52]
  44cef0:	tbnz	w8, #0, 44cef8 <ferror@plt+0x4b1c8>
  44cef4:	b	44cefc <ferror@plt+0x4b1cc>
  44cef8:	b	44cf0c <ferror@plt+0x4b1dc>
  44cefc:	ldr	x8, [sp, #72]
  44cf00:	subs	x8, x8, #0x1
  44cf04:	str	x8, [sp, #72]
  44cf08:	b	44ceac <ferror@plt+0x4b17c>
  44cf0c:	ldr	x8, [sp, #80]
  44cf10:	ldr	x9, [sp, #72]
  44cf14:	add	x8, x8, x9
  44cf18:	mov	w10, #0x0                   	// #0
  44cf1c:	strb	w10, [x8]
  44cf20:	ldr	x8, [sp, #72]
  44cf24:	add	x8, x8, #0xb
  44cf28:	add	x8, x8, #0x7
  44cf2c:	add	x8, x8, #0xe
  44cf30:	add	x8, x8, #0x12
  44cf34:	ldur	x0, [x29, #-64]
  44cf38:	str	x8, [sp]
  44cf3c:	bl	401900 <strlen@plt>
  44cf40:	ldr	x8, [sp]
  44cf44:	add	x9, x8, x0
  44cf48:	add	x0, x9, #0x1
  44cf4c:	bl	401a30 <malloc@plt>
  44cf50:	stur	x0, [x29, #-72]
  44cf54:	ldur	x8, [x29, #-72]
  44cf58:	cbnz	x8, 44cf80 <ferror@plt+0x4b250>
  44cf5c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44cf60:	add	x0, x0, #0x48e
  44cf64:	bl	401cf0 <gettext@plt>
  44cf68:	bl	4712bc <warn@@Base>
  44cf6c:	ldr	x0, [sp, #80]
  44cf70:	bl	401bd0 <free@plt>
  44cf74:	mov	x8, xzr
  44cf78:	stur	x8, [x29, #-8]
  44cf7c:	b	44d338 <ferror@plt+0x4b608>
  44cf80:	ldur	x0, [x29, #-72]
  44cf84:	ldur	x2, [x29, #-64]
  44cf88:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  44cf8c:	add	x1, x1, #0x104
  44cf90:	bl	401980 <sprintf@plt>
  44cf94:	ldur	x8, [x29, #-40]
  44cf98:	ldur	x9, [x29, #-72]
  44cf9c:	ldur	x1, [x29, #-48]
  44cfa0:	mov	x0, x9
  44cfa4:	blr	x8
  44cfa8:	cbz	w0, 44cfb0 <ferror@plt+0x4b280>
  44cfac:	b	44d2c8 <ferror@plt+0x4b598>
  44cfb0:	ldur	x0, [x29, #-72]
  44cfb4:	ldur	x2, [x29, #-64]
  44cfb8:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44cfbc:	add	x1, x1, #0x49e
  44cfc0:	bl	401980 <sprintf@plt>
  44cfc4:	ldur	x8, [x29, #-40]
  44cfc8:	ldur	x9, [x29, #-72]
  44cfcc:	ldur	x1, [x29, #-48]
  44cfd0:	mov	x0, x9
  44cfd4:	blr	x8
  44cfd8:	cbz	w0, 44cfe0 <ferror@plt+0x4b2b0>
  44cfdc:	b	44d2c8 <ferror@plt+0x4b598>
  44cfe0:	ldur	x0, [x29, #-72]
  44cfe4:	ldr	x2, [sp, #80]
  44cfe8:	ldur	x3, [x29, #-64]
  44cfec:	adrp	x1, 480000 <warn@@Base+0xed44>
  44cff0:	add	x1, x1, #0xa93
  44cff4:	bl	401980 <sprintf@plt>
  44cff8:	ldur	x8, [x29, #-40]
  44cffc:	ldur	x9, [x29, #-72]
  44d000:	ldur	x1, [x29, #-48]
  44d004:	mov	x0, x9
  44d008:	blr	x8
  44d00c:	cbz	w0, 44d014 <ferror@plt+0x4b2e4>
  44d010:	b	44d2c8 <ferror@plt+0x4b598>
  44d014:	ldur	x0, [x29, #-72]
  44d018:	ldr	x2, [sp, #80]
  44d01c:	ldur	x3, [x29, #-64]
  44d020:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44d024:	add	x1, x1, #0x49c
  44d028:	bl	401980 <sprintf@plt>
  44d02c:	ldur	x8, [x29, #-40]
  44d030:	ldur	x9, [x29, #-72]
  44d034:	ldur	x1, [x29, #-48]
  44d038:	mov	x0, x9
  44d03c:	blr	x8
  44d040:	cbz	w0, 44d048 <ferror@plt+0x4b318>
  44d044:	b	44d2c8 <ferror@plt+0x4b598>
  44d048:	ldur	x0, [x29, #-72]
  44d04c:	ldur	x3, [x29, #-64]
  44d050:	ldr	x1, [sp, #40]
  44d054:	ldr	x2, [sp, #32]
  44d058:	bl	401980 <sprintf@plt>
  44d05c:	ldur	x8, [x29, #-40]
  44d060:	ldur	x9, [x29, #-72]
  44d064:	ldur	x1, [x29, #-48]
  44d068:	mov	x0, x9
  44d06c:	blr	x8
  44d070:	cbz	w0, 44d078 <ferror@plt+0x4b348>
  44d074:	b	44d2c8 <ferror@plt+0x4b598>
  44d078:	ldur	x0, [x29, #-72]
  44d07c:	ldr	x3, [sp, #80]
  44d080:	ldur	x4, [x29, #-64]
  44d084:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44d088:	add	x1, x1, #0x4b7
  44d08c:	ldr	x2, [sp, #32]
  44d090:	bl	401980 <sprintf@plt>
  44d094:	ldur	x8, [x29, #-40]
  44d098:	ldur	x9, [x29, #-72]
  44d09c:	ldur	x1, [x29, #-48]
  44d0a0:	mov	x0, x9
  44d0a4:	blr	x8
  44d0a8:	cbz	w0, 44d0b0 <ferror@plt+0x4b380>
  44d0ac:	b	44d2c8 <ferror@plt+0x4b598>
  44d0b0:	ldur	x0, [x29, #-72]
  44d0b4:	ldur	x3, [x29, #-64]
  44d0b8:	ldr	x1, [sp, #40]
  44d0bc:	adrp	x2, 4a3000 <warn@@Base+0x31d44>
  44d0c0:	add	x2, x2, #0x4c0
  44d0c4:	bl	401980 <sprintf@plt>
  44d0c8:	ldur	x8, [x29, #-40]
  44d0cc:	ldur	x9, [x29, #-72]
  44d0d0:	ldur	x1, [x29, #-48]
  44d0d4:	mov	x0, x9
  44d0d8:	blr	x8
  44d0dc:	cbz	w0, 44d0e4 <ferror@plt+0x4b3b4>
  44d0e0:	b	44d2c8 <ferror@plt+0x4b598>
  44d0e4:	ldur	x0, [x29, #-72]
  44d0e8:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44d0ec:	add	x1, x1, #0x4ac
  44d0f0:	bl	401c30 <strcpy@plt>
  44d0f4:	mov	x8, #0x9                   	// #9
  44d0f8:	str	x8, [sp, #64]
  44d0fc:	ldr	x8, [sp, #64]
  44d100:	cmp	x8, #0x0
  44d104:	cset	w9, ls  // ls = plast
  44d108:	tbnz	w9, #0, 44d134 <ferror@plt+0x4b404>
  44d10c:	ldr	x8, [sp, #64]
  44d110:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  44d114:	add	x9, x9, #0x4ac
  44d118:	ldrb	w10, [x9, x8]
  44d11c:	cmp	w10, #0x2f
  44d120:	b.eq	44d134 <ferror@plt+0x4b404>  // b.none
  44d124:	ldur	x0, [x29, #-72]
  44d128:	adrp	x1, 498000 <warn@@Base+0x26d44>
  44d12c:	add	x1, x1, #0xbfc
  44d130:	bl	401a80 <strcat@plt>
  44d134:	ldur	x0, [x29, #-72]
  44d138:	ldur	x1, [x29, #-64]
  44d13c:	bl	401a80 <strcat@plt>
  44d140:	ldur	x8, [x29, #-40]
  44d144:	ldur	x9, [x29, #-72]
  44d148:	ldur	x1, [x29, #-48]
  44d14c:	mov	x0, x9
  44d150:	blr	x8
  44d154:	cbz	w0, 44d15c <ferror@plt+0x4b42c>
  44d158:	b	44d2c8 <ferror@plt+0x4b598>
  44d15c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44d160:	add	x0, x0, #0x4d3
  44d164:	bl	401cf0 <gettext@plt>
  44d168:	ldur	x1, [x29, #-64]
  44d16c:	bl	4712bc <warn@@Base>
  44d170:	ldr	x0, [sp, #24]
  44d174:	bl	401cf0 <gettext@plt>
  44d178:	ldur	x1, [x29, #-72]
  44d17c:	bl	4712bc <warn@@Base>
  44d180:	ldur	x0, [x29, #-72]
  44d184:	ldur	x3, [x29, #-64]
  44d188:	ldr	x1, [sp, #40]
  44d18c:	adrp	x2, 4a3000 <warn@@Base+0x31d44>
  44d190:	add	x2, x2, #0x4c0
  44d194:	bl	401980 <sprintf@plt>
  44d198:	ldr	x8, [sp, #24]
  44d19c:	mov	x0, x8
  44d1a0:	bl	401cf0 <gettext@plt>
  44d1a4:	ldur	x1, [x29, #-72]
  44d1a8:	bl	4712bc <warn@@Base>
  44d1ac:	ldur	x0, [x29, #-72]
  44d1b0:	ldr	x3, [sp, #80]
  44d1b4:	ldur	x4, [x29, #-64]
  44d1b8:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44d1bc:	add	x1, x1, #0x4b7
  44d1c0:	ldr	x2, [sp, #32]
  44d1c4:	bl	401980 <sprintf@plt>
  44d1c8:	ldr	x8, [sp, #24]
  44d1cc:	mov	x0, x8
  44d1d0:	bl	401cf0 <gettext@plt>
  44d1d4:	ldur	x1, [x29, #-72]
  44d1d8:	bl	4712bc <warn@@Base>
  44d1dc:	ldur	x0, [x29, #-72]
  44d1e0:	ldur	x3, [x29, #-64]
  44d1e4:	ldr	x1, [sp, #40]
  44d1e8:	ldr	x2, [sp, #32]
  44d1ec:	bl	401980 <sprintf@plt>
  44d1f0:	ldr	x8, [sp, #24]
  44d1f4:	mov	x0, x8
  44d1f8:	bl	401cf0 <gettext@plt>
  44d1fc:	ldur	x1, [x29, #-72]
  44d200:	bl	4712bc <warn@@Base>
  44d204:	ldur	x0, [x29, #-72]
  44d208:	ldr	x2, [sp, #80]
  44d20c:	ldur	x3, [x29, #-64]
  44d210:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44d214:	add	x1, x1, #0x49c
  44d218:	bl	401980 <sprintf@plt>
  44d21c:	ldr	x8, [sp, #24]
  44d220:	mov	x0, x8
  44d224:	bl	401cf0 <gettext@plt>
  44d228:	ldur	x1, [x29, #-72]
  44d22c:	bl	4712bc <warn@@Base>
  44d230:	ldur	x0, [x29, #-72]
  44d234:	ldr	x2, [sp, #80]
  44d238:	ldur	x3, [x29, #-64]
  44d23c:	adrp	x1, 480000 <warn@@Base+0xed44>
  44d240:	add	x1, x1, #0xa93
  44d244:	bl	401980 <sprintf@plt>
  44d248:	ldr	x8, [sp, #24]
  44d24c:	mov	x0, x8
  44d250:	bl	401cf0 <gettext@plt>
  44d254:	ldur	x1, [x29, #-72]
  44d258:	bl	4712bc <warn@@Base>
  44d25c:	ldur	x0, [x29, #-72]
  44d260:	ldur	x2, [x29, #-64]
  44d264:	adrp	x1, 4a3000 <warn@@Base+0x31d44>
  44d268:	add	x1, x1, #0x49e
  44d26c:	bl	401980 <sprintf@plt>
  44d270:	ldr	x8, [sp, #24]
  44d274:	mov	x0, x8
  44d278:	bl	401cf0 <gettext@plt>
  44d27c:	ldur	x1, [x29, #-72]
  44d280:	bl	4712bc <warn@@Base>
  44d284:	ldur	x0, [x29, #-72]
  44d288:	ldur	x2, [x29, #-64]
  44d28c:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  44d290:	add	x1, x1, #0x104
  44d294:	bl	401980 <sprintf@plt>
  44d298:	ldr	x8, [sp, #24]
  44d29c:	mov	x0, x8
  44d2a0:	bl	401cf0 <gettext@plt>
  44d2a4:	ldur	x1, [x29, #-72]
  44d2a8:	bl	4712bc <warn@@Base>
  44d2ac:	ldr	x0, [sp, #80]
  44d2b0:	bl	401bd0 <free@plt>
  44d2b4:	ldur	x0, [x29, #-72]
  44d2b8:	bl	401bd0 <free@plt>
  44d2bc:	mov	x8, xzr
  44d2c0:	stur	x8, [x29, #-8]
  44d2c4:	b	44d338 <ferror@plt+0x4b608>
  44d2c8:	ldr	x0, [sp, #80]
  44d2cc:	bl	401bd0 <free@plt>
  44d2d0:	ldur	x0, [x29, #-72]
  44d2d4:	bl	402bd4 <ferror@plt+0xea4>
  44d2d8:	str	x0, [sp, #56]
  44d2dc:	cbnz	x0, 44d308 <ferror@plt+0x4b5d8>
  44d2e0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44d2e4:	add	x0, x0, #0x507
  44d2e8:	bl	401cf0 <gettext@plt>
  44d2ec:	ldur	x1, [x29, #-72]
  44d2f0:	bl	4712bc <warn@@Base>
  44d2f4:	ldur	x0, [x29, #-72]
  44d2f8:	bl	401bd0 <free@plt>
  44d2fc:	mov	x8, xzr
  44d300:	stur	x8, [x29, #-8]
  44d304:	b	44d338 <ferror@plt+0x4b608>
  44d308:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44d30c:	add	x0, x0, #0x52f
  44d310:	bl	401cf0 <gettext@plt>
  44d314:	ldur	x1, [x29, #-16]
  44d318:	ldur	x2, [x29, #-72]
  44d31c:	bl	401ca0 <printf@plt>
  44d320:	ldur	x8, [x29, #-72]
  44d324:	ldr	x1, [sp, #56]
  44d328:	mov	x0, x8
  44d32c:	bl	4663d4 <ferror@plt+0x646a4>
  44d330:	ldr	x8, [sp, #56]
  44d334:	stur	x8, [x29, #-8]
  44d338:	ldur	x0, [x29, #-8]
  44d33c:	ldp	x29, x30, [sp, #160]
  44d340:	add	sp, sp, #0xb0
  44d344:	ret
  44d348:	sub	sp, sp, #0x50
  44d34c:	stp	x29, x30, [sp, #64]
  44d350:	add	x29, sp, #0x40
  44d354:	stur	x0, [x29, #-16]
  44d358:	stur	x1, [x29, #-24]
  44d35c:	ldur	x8, [x29, #-16]
  44d360:	ldr	x8, [x8, #32]
  44d364:	str	x8, [sp, #32]
  44d368:	ldr	x0, [sp, #32]
  44d36c:	ldur	x8, [x29, #-16]
  44d370:	ldr	x1, [x8, #48]
  44d374:	bl	401940 <strnlen@plt>
  44d378:	add	x8, x0, #0x1
  44d37c:	str	x8, [sp, #24]
  44d380:	ldr	x8, [sp, #24]
  44d384:	ldur	x9, [x29, #-16]
  44d388:	ldr	x9, [x9, #48]
  44d38c:	cmp	x8, x9
  44d390:	b.cc	44d3a0 <ferror@plt+0x4b670>  // b.lo, b.ul, b.last
  44d394:	mov	x8, xzr
  44d398:	stur	x8, [x29, #-8]
  44d39c:	b	44d428 <ferror@plt+0x4b6f8>
  44d3a0:	ldur	x8, [x29, #-16]
  44d3a4:	ldr	x8, [x8, #48]
  44d3a8:	ldr	x9, [sp, #24]
  44d3ac:	subs	x8, x8, x9
  44d3b0:	str	x8, [sp, #16]
  44d3b4:	ldr	x8, [sp, #16]
  44d3b8:	cmp	x8, #0x14
  44d3bc:	b.cs	44d3cc <ferror@plt+0x4b69c>  // b.hs, b.nlast
  44d3c0:	mov	x8, xzr
  44d3c4:	stur	x8, [x29, #-8]
  44d3c8:	b	44d428 <ferror@plt+0x4b6f8>
  44d3cc:	mov	x0, #0x1                   	// #1
  44d3d0:	mov	x1, #0x10                  	// #16
  44d3d4:	bl	401aa0 <calloc@plt>
  44d3d8:	str	x0, [sp, #8]
  44d3dc:	ldr	x8, [sp, #8]
  44d3e0:	cbnz	x8, 44d3f0 <ferror@plt+0x4b6c0>
  44d3e4:	mov	x8, xzr
  44d3e8:	stur	x8, [x29, #-8]
  44d3ec:	b	44d428 <ferror@plt+0x4b6f8>
  44d3f0:	ldr	x8, [sp, #16]
  44d3f4:	ldr	x9, [sp, #8]
  44d3f8:	str	x8, [x9]
  44d3fc:	ldur	x8, [x29, #-16]
  44d400:	ldr	x8, [x8, #32]
  44d404:	ldr	x9, [sp, #24]
  44d408:	add	x8, x8, x9
  44d40c:	ldr	x9, [sp, #8]
  44d410:	str	x8, [x9, #8]
  44d414:	ldr	x8, [sp, #8]
  44d418:	ldur	x9, [x29, #-24]
  44d41c:	str	x8, [x9]
  44d420:	ldr	x8, [sp, #32]
  44d424:	stur	x8, [x29, #-8]
  44d428:	ldur	x0, [x29, #-8]
  44d42c:	ldp	x29, x30, [sp, #64]
  44d430:	add	sp, sp, #0x50
  44d434:	ret
  44d438:	sub	sp, sp, #0x30
  44d43c:	stp	x29, x30, [sp, #32]
  44d440:	add	x29, sp, #0x20
  44d444:	str	x0, [sp, #16]
  44d448:	str	x1, [sp, #8]
  44d44c:	ldr	x0, [sp, #16]
  44d450:	bl	402bd4 <ferror@plt+0xea4>
  44d454:	str	x0, [sp]
  44d458:	ldr	x8, [sp]
  44d45c:	cbnz	x8, 44d468 <ferror@plt+0x4b738>
  44d460:	stur	wzr, [x29, #-4]
  44d464:	b	44d470 <ferror@plt+0x4b740>
  44d468:	mov	w8, #0x1                   	// #1
  44d46c:	stur	w8, [x29, #-4]
  44d470:	ldur	w0, [x29, #-4]
  44d474:	ldp	x29, x30, [sp, #32]
  44d478:	add	sp, sp, #0x30
  44d47c:	ret
  44d480:	sub	sp, sp, #0x40
  44d484:	stp	x29, x30, [sp, #48]
  44d488:	add	x29, sp, #0x30
  44d48c:	stur	x0, [x29, #-16]
  44d490:	str	x1, [sp, #24]
  44d494:	ldr	x8, [sp, #24]
  44d498:	str	x8, [sp]
  44d49c:	ldur	x8, [x29, #-16]
  44d4a0:	ldr	x8, [x8, #32]
  44d4a4:	str	x8, [sp, #16]
  44d4a8:	ldr	x0, [sp, #16]
  44d4ac:	ldur	x8, [x29, #-16]
  44d4b0:	ldr	x1, [x8, #48]
  44d4b4:	bl	401940 <strnlen@plt>
  44d4b8:	add	x8, x0, #0x1
  44d4bc:	str	w8, [sp, #12]
  44d4c0:	ldr	w8, [sp, #12]
  44d4c4:	add	w8, w8, #0x3
  44d4c8:	and	w8, w8, #0xfffffffc
  44d4cc:	str	w8, [sp, #12]
  44d4d0:	ldr	w8, [sp, #12]
  44d4d4:	add	w8, w8, #0x4
  44d4d8:	mov	w9, w8
  44d4dc:	ubfx	x9, x9, #0, #32
  44d4e0:	ldur	x10, [x29, #-16]
  44d4e4:	ldr	x10, [x10, #48]
  44d4e8:	cmp	x9, x10
  44d4ec:	b.ls	44d4fc <ferror@plt+0x4b7cc>  // b.plast
  44d4f0:	mov	x8, xzr
  44d4f4:	stur	x8, [x29, #-8]
  44d4f8:	b	44d534 <ferror@plt+0x4b804>
  44d4fc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44d500:	add	x8, x8, #0x578
  44d504:	ldr	x8, [x8]
  44d508:	ldur	x9, [x29, #-16]
  44d50c:	ldr	x9, [x9, #32]
  44d510:	ldr	w10, [sp, #12]
  44d514:	mov	w11, w10
  44d518:	add	x0, x9, x11
  44d51c:	mov	w1, #0x4                   	// #4
  44d520:	blr	x8
  44d524:	ldr	x8, [sp]
  44d528:	str	x0, [x8]
  44d52c:	ldr	x8, [sp, #16]
  44d530:	stur	x8, [x29, #-8]
  44d534:	ldur	x0, [x29, #-8]
  44d538:	ldp	x29, x30, [sp, #48]
  44d53c:	add	sp, sp, #0x40
  44d540:	ret
  44d544:	sub	sp, sp, #0x50
  44d548:	stp	x29, x30, [sp, #64]
  44d54c:	add	x29, sp, #0x40
  44d550:	stur	x0, [x29, #-16]
  44d554:	stur	x1, [x29, #-24]
  44d558:	str	xzr, [sp, #16]
  44d55c:	ldur	x0, [x29, #-16]
  44d560:	bl	402bd4 <ferror@plt+0xea4>
  44d564:	str	x0, [sp, #8]
  44d568:	ldr	x8, [sp, #8]
  44d56c:	cbnz	x8, 44d578 <ferror@plt+0x4b848>
  44d570:	stur	wzr, [x29, #-4]
  44d574:	b	44d644 <ferror@plt+0x4b914>
  44d578:	ldur	x0, [x29, #-16]
  44d57c:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  44d580:	add	x1, x1, #0xd5d
  44d584:	bl	401a20 <fopen@plt>
  44d588:	str	x0, [sp, #32]
  44d58c:	ldr	x8, [sp, #32]
  44d590:	cbnz	x8, 44d5b8 <ferror@plt+0x4b888>
  44d594:	ldr	x0, [sp, #8]
  44d598:	bl	402b6c <ferror@plt+0xe3c>
  44d59c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44d5a0:	add	x0, x0, #0x558
  44d5a4:	bl	401cf0 <gettext@plt>
  44d5a8:	ldur	x1, [x29, #-16]
  44d5ac:	bl	4712bc <warn@@Base>
  44d5b0:	stur	wzr, [x29, #-4]
  44d5b4:	b	44d644 <ferror@plt+0x4b914>
  44d5b8:	ldr	x3, [sp, #32]
  44d5bc:	adrp	x0, 4c0000 <stdout@@GLIBC_2.17+0x2900>
  44d5c0:	add	x0, x0, #0x3a4
  44d5c4:	mov	x1, #0x1                   	// #1
  44d5c8:	mov	x2, #0x2000                	// #8192
  44d5cc:	bl	401bc0 <fread@plt>
  44d5d0:	str	x0, [sp, #24]
  44d5d4:	cmp	x0, #0x0
  44d5d8:	cset	w8, ls  // ls = plast
  44d5dc:	tbnz	w8, #0, 44d5fc <ferror@plt+0x4b8cc>
  44d5e0:	ldr	x0, [sp, #16]
  44d5e4:	ldr	x2, [sp, #24]
  44d5e8:	adrp	x1, 4c0000 <stdout@@GLIBC_2.17+0x2900>
  44d5ec:	add	x1, x1, #0x3a4
  44d5f0:	bl	466440 <ferror@plt+0x64710>
  44d5f4:	str	x0, [sp, #16]
  44d5f8:	b	44d5b8 <ferror@plt+0x4b888>
  44d5fc:	ldr	x0, [sp, #32]
  44d600:	bl	401a10 <fclose@plt>
  44d604:	ldr	x8, [sp, #16]
  44d608:	ldur	x9, [x29, #-24]
  44d60c:	ldr	x9, [x9]
  44d610:	cmp	x8, x9
  44d614:	b.eq	44d63c <ferror@plt+0x4b90c>  // b.none
  44d618:	ldr	x0, [sp, #8]
  44d61c:	bl	402b6c <ferror@plt+0xe3c>
  44d620:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44d624:	add	x0, x0, #0x587
  44d628:	bl	401cf0 <gettext@plt>
  44d62c:	ldur	x1, [x29, #-16]
  44d630:	bl	4712bc <warn@@Base>
  44d634:	stur	wzr, [x29, #-4]
  44d638:	b	44d644 <ferror@plt+0x4b914>
  44d63c:	mov	w8, #0x1                   	// #1
  44d640:	stur	w8, [x29, #-4]
  44d644:	ldur	w0, [x29, #-4]
  44d648:	ldp	x29, x30, [sp, #64]
  44d64c:	add	sp, sp, #0x50
  44d650:	ret
  44d654:	sub	sp, sp, #0x40
  44d658:	stp	x29, x30, [sp, #48]
  44d65c:	add	x29, sp, #0x30
  44d660:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d664:	add	x8, x8, #0x9b8
  44d668:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d66c:	add	x9, x9, #0x9c0
  44d670:	str	x8, [sp, #16]
  44d674:	str	x9, [sp, #8]
  44d678:	bl	44d840 <ferror@plt+0x4bb10>
  44d67c:	stur	wzr, [x29, #-4]
  44d680:	ldur	w8, [x29, #-4]
  44d684:	cmp	w8, #0x2b
  44d688:	b.cs	44d6a4 <ferror@plt+0x4b974>  // b.hs, b.nlast
  44d68c:	ldur	w0, [x29, #-4]
  44d690:	bl	402648 <ferror@plt+0x918>
  44d694:	ldur	w8, [x29, #-4]
  44d698:	add	w8, w8, #0x1
  44d69c:	stur	w8, [x29, #-4]
  44d6a0:	b	44d680 <ferror@plt+0x4b950>
  44d6a4:	ldr	x8, [sp, #16]
  44d6a8:	ldr	x9, [x8]
  44d6ac:	cbz	x9, 44d7d0 <ferror@plt+0x4baa0>
  44d6b0:	ldr	x8, [sp, #8]
  44d6b4:	ldr	w9, [x8]
  44d6b8:	mov	w10, #0xffffffff            	// #-1
  44d6bc:	cmp	w9, w10
  44d6c0:	b.eq	44d7a4 <ferror@plt+0x4ba74>  // b.none
  44d6c4:	stur	wzr, [x29, #-4]
  44d6c8:	ldur	w8, [x29, #-4]
  44d6cc:	ldr	x9, [sp, #8]
  44d6d0:	ldr	w10, [x9]
  44d6d4:	cmp	w8, w10
  44d6d8:	b.cs	44d7a4 <ferror@plt+0x4ba74>  // b.hs, b.nlast
  44d6dc:	ldr	x8, [sp, #16]
  44d6e0:	ldr	x9, [x8]
  44d6e4:	ldur	w10, [x29, #-4]
  44d6e8:	mov	w11, w10
  44d6ec:	mov	x12, #0x68                  	// #104
  44d6f0:	mul	x11, x12, x11
  44d6f4:	add	x9, x9, x11
  44d6f8:	ldr	w10, [x9, #76]
  44d6fc:	cbnz	w10, 44d74c <ferror@plt+0x4ba1c>
  44d700:	ldr	x8, [sp, #16]
  44d704:	ldr	x9, [x8]
  44d708:	ldur	w10, [x29, #-4]
  44d70c:	mov	w11, w10
  44d710:	mov	x12, #0x68                  	// #104
  44d714:	mul	x11, x12, x11
  44d718:	add	x9, x9, x11
  44d71c:	ldr	x0, [x9, #48]
  44d720:	str	x12, [sp]
  44d724:	bl	401bd0 <free@plt>
  44d728:	ldr	x8, [sp, #16]
  44d72c:	ldr	x9, [x8]
  44d730:	ldur	w10, [x29, #-4]
  44d734:	mov	w11, w10
  44d738:	ldr	x12, [sp]
  44d73c:	mul	x11, x12, x11
  44d740:	add	x9, x9, x11
  44d744:	ldr	x0, [x9, #64]
  44d748:	bl	401bd0 <free@plt>
  44d74c:	ldr	x8, [sp, #16]
  44d750:	ldr	x9, [x8]
  44d754:	ldur	w10, [x29, #-4]
  44d758:	mov	w11, w10
  44d75c:	mov	x12, #0x68                  	// #104
  44d760:	mul	x11, x12, x11
  44d764:	add	x9, x9, x11
  44d768:	ldr	w10, [x9, #100]
  44d76c:	cbnz	w10, 44d794 <ferror@plt+0x4ba64>
  44d770:	ldr	x8, [sp, #16]
  44d774:	ldr	x9, [x8]
  44d778:	ldur	w10, [x29, #-4]
  44d77c:	mov	w11, w10
  44d780:	mov	x12, #0x68                  	// #104
  44d784:	mul	x11, x12, x11
  44d788:	add	x9, x9, x11
  44d78c:	ldr	x0, [x9, #88]
  44d790:	bl	401bd0 <free@plt>
  44d794:	ldur	w8, [x29, #-4]
  44d798:	add	w8, w8, #0x1
  44d79c:	stur	w8, [x29, #-4]
  44d7a0:	b	44d6c8 <ferror@plt+0x4b998>
  44d7a4:	ldr	x8, [sp, #16]
  44d7a8:	ldr	x0, [x8]
  44d7ac:	bl	401bd0 <free@plt>
  44d7b0:	mov	x8, xzr
  44d7b4:	ldr	x9, [sp, #16]
  44d7b8:	str	x8, [x9]
  44d7bc:	ldr	x8, [sp, #8]
  44d7c0:	str	wzr, [x8]
  44d7c4:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d7c8:	add	x10, x10, #0x9c4
  44d7cc:	str	wzr, [x10]
  44d7d0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d7d4:	add	x8, x8, #0x988
  44d7d8:	ldr	x8, [x8]
  44d7dc:	stur	x8, [x29, #-16]
  44d7e0:	ldur	x8, [x29, #-16]
  44d7e4:	cbz	x8, 44d820 <ferror@plt+0x4baf0>
  44d7e8:	ldur	x8, [x29, #-16]
  44d7ec:	ldr	x0, [x8]
  44d7f0:	bl	402b6c <ferror@plt+0xe3c>
  44d7f4:	ldur	x8, [x29, #-16]
  44d7f8:	ldr	x0, [x8, #8]
  44d7fc:	bl	401bd0 <free@plt>
  44d800:	ldur	x8, [x29, #-16]
  44d804:	ldr	x8, [x8, #16]
  44d808:	str	x8, [sp, #24]
  44d80c:	ldur	x0, [x29, #-16]
  44d810:	bl	401bd0 <free@plt>
  44d814:	ldr	x8, [sp, #24]
  44d818:	stur	x8, [x29, #-16]
  44d81c:	b	44d7e0 <ferror@plt+0x4bab0>
  44d820:	mov	x8, xzr
  44d824:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d828:	add	x9, x9, #0x988
  44d82c:	str	x8, [x9]
  44d830:	bl	44ae34 <ferror@plt+0x49104>
  44d834:	ldp	x29, x30, [sp, #48]
  44d838:	add	sp, sp, #0x40
  44d83c:	ret
  44d840:	sub	sp, sp, #0x30
  44d844:	stp	x29, x30, [sp, #32]
  44d848:	add	x29, sp, #0x20
  44d84c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d850:	add	x8, x8, #0xa18
  44d854:	ldr	x8, [x8]
  44d858:	stur	x8, [x29, #-8]
  44d85c:	ldur	x8, [x29, #-8]
  44d860:	cbz	x8, 44d8b8 <ferror@plt+0x4bb88>
  44d864:	ldur	x8, [x29, #-8]
  44d868:	ldr	x8, [x8, #40]
  44d86c:	str	x8, [sp, #16]
  44d870:	ldur	x8, [x29, #-8]
  44d874:	ldr	x8, [x8, #24]
  44d878:	str	x8, [sp, #8]
  44d87c:	ldr	x8, [sp, #8]
  44d880:	cbz	x8, 44d8a4 <ferror@plt+0x4bb74>
  44d884:	ldr	x8, [sp, #8]
  44d888:	ldr	x8, [x8, #24]
  44d88c:	str	x8, [sp]
  44d890:	ldr	x0, [sp, #8]
  44d894:	bl	401bd0 <free@plt>
  44d898:	ldr	x8, [sp]
  44d89c:	str	x8, [sp, #8]
  44d8a0:	b	44d87c <ferror@plt+0x4bb4c>
  44d8a4:	ldur	x0, [x29, #-8]
  44d8a8:	bl	401bd0 <free@plt>
  44d8ac:	ldr	x8, [sp, #16]
  44d8b0:	stur	x8, [x29, #-8]
  44d8b4:	b	44d85c <ferror@plt+0x4bb2c>
  44d8b8:	mov	x8, xzr
  44d8bc:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d8c0:	add	x9, x9, #0xa18
  44d8c4:	str	x8, [x9]
  44d8c8:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44d8cc:	add	x9, x9, #0xe30
  44d8d0:	str	x8, [x9]
  44d8d4:	ldp	x29, x30, [sp, #32]
  44d8d8:	add	sp, sp, #0x30
  44d8dc:	ret
  44d8e0:	sub	sp, sp, #0x30
  44d8e4:	stp	x29, x30, [sp, #32]
  44d8e8:	add	x29, sp, #0x20
  44d8ec:	stur	x0, [x29, #-8]
  44d8f0:	ldur	x8, [x29, #-8]
  44d8f4:	str	x8, [sp, #16]
  44d8f8:	ldr	x8, [sp, #16]
  44d8fc:	ldrb	w9, [x8]
  44d900:	cbz	w9, 44da24 <ferror@plt+0x4bcf4>
  44d904:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  44d908:	add	x8, x8, #0x3e0
  44d90c:	str	x8, [sp, #8]
  44d910:	ldr	x8, [sp, #8]
  44d914:	ldr	x8, [x8]
  44d918:	cbz	x8, 44d9c8 <ferror@plt+0x4bc98>
  44d91c:	ldr	x8, [sp, #8]
  44d920:	ldr	x0, [x8]
  44d924:	bl	401900 <strlen@plt>
  44d928:	str	x0, [sp]
  44d92c:	ldr	x0, [sp, #16]
  44d930:	ldr	x8, [sp, #8]
  44d934:	ldr	x1, [x8]
  44d938:	ldr	x2, [sp]
  44d93c:	bl	401a50 <strncmp@plt>
  44d940:	cbnz	w0, 44d9b8 <ferror@plt+0x4bc88>
  44d944:	ldr	x8, [sp, #16]
  44d948:	ldr	x9, [sp]
  44d94c:	ldrb	w10, [x8, x9]
  44d950:	cmp	w10, #0x2c
  44d954:	b.eq	44d968 <ferror@plt+0x4bc38>  // b.none
  44d958:	ldr	x8, [sp, #16]
  44d95c:	ldr	x9, [sp]
  44d960:	ldrb	w10, [x8, x9]
  44d964:	cbnz	w10, 44d9b8 <ferror@plt+0x4bc88>
  44d968:	ldr	x8, [sp, #8]
  44d96c:	ldr	w9, [x8, #16]
  44d970:	ldr	x8, [sp, #8]
  44d974:	ldr	x8, [x8, #8]
  44d978:	ldr	w10, [x8]
  44d97c:	orr	w9, w10, w9
  44d980:	str	w9, [x8]
  44d984:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44d988:	add	x8, x8, #0x560
  44d98c:	ldr	w9, [x8]
  44d990:	cbz	w9, 44d9a4 <ferror@plt+0x4bc74>
  44d994:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44d998:	add	x8, x8, #0x524
  44d99c:	mov	w9, #0x1                   	// #1
  44d9a0:	str	w9, [x8]
  44d9a4:	ldr	x8, [sp]
  44d9a8:	ldr	x9, [sp, #16]
  44d9ac:	add	x8, x9, x8
  44d9b0:	str	x8, [sp, #16]
  44d9b4:	b	44d9c8 <ferror@plt+0x4bc98>
  44d9b8:	ldr	x8, [sp, #8]
  44d9bc:	add	x8, x8, #0x18
  44d9c0:	str	x8, [sp, #8]
  44d9c4:	b	44d910 <ferror@plt+0x4bbe0>
  44d9c8:	ldr	x8, [sp, #8]
  44d9cc:	ldr	x8, [x8]
  44d9d0:	cbnz	x8, 44da04 <ferror@plt+0x4bcd4>
  44d9d4:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44d9d8:	add	x0, x0, #0x2fc
  44d9dc:	bl	401cf0 <gettext@plt>
  44d9e0:	ldr	x1, [sp, #16]
  44d9e4:	bl	4712bc <warn@@Base>
  44d9e8:	ldr	x0, [sp, #16]
  44d9ec:	mov	w1, #0x2c                  	// #44
  44d9f0:	bl	401c00 <strchr@plt>
  44d9f4:	str	x0, [sp, #16]
  44d9f8:	ldr	x8, [sp, #16]
  44d9fc:	cbnz	x8, 44da04 <ferror@plt+0x4bcd4>
  44da00:	b	44da24 <ferror@plt+0x4bcf4>
  44da04:	ldr	x8, [sp, #16]
  44da08:	ldrb	w9, [x8]
  44da0c:	cmp	w9, #0x2c
  44da10:	b.ne	44da20 <ferror@plt+0x4bcf0>  // b.any
  44da14:	ldr	x8, [sp, #16]
  44da18:	add	x8, x8, #0x1
  44da1c:	str	x8, [sp, #16]
  44da20:	b	44d8f8 <ferror@plt+0x4bbc8>
  44da24:	ldp	x29, x30, [sp, #32]
  44da28:	add	sp, sp, #0x30
  44da2c:	ret
  44da30:	sub	sp, sp, #0x30
  44da34:	stp	x29, x30, [sp, #32]
  44da38:	add	x29, sp, #0x20
  44da3c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44da40:	add	x8, x8, #0x54c
  44da44:	stur	x0, [x29, #-8]
  44da48:	stur	wzr, [x29, #-12]
  44da4c:	str	x8, [sp, #8]
  44da50:	ldur	x8, [x29, #-8]
  44da54:	ldur	w9, [x29, #-12]
  44da58:	mov	w10, w9
  44da5c:	add	x8, x8, x10
  44da60:	ldrb	w9, [x8]
  44da64:	cbz	w9, 44dc6c <ferror@plt+0x4bf3c>
  44da68:	ldur	x8, [x29, #-8]
  44da6c:	ldur	w9, [x29, #-12]
  44da70:	mov	w10, w9
  44da74:	mov	w9, w10
  44da78:	add	w9, w9, #0x1
  44da7c:	stur	w9, [x29, #-12]
  44da80:	ldrb	w9, [x8, x10]
  44da84:	subs	w9, w9, #0x41
  44da88:	mov	w8, w9
  44da8c:	ubfx	x8, x8, #0, #32
  44da90:	cmp	x8, #0x34
  44da94:	str	x8, [sp]
  44da98:	b.hi	44dc54 <ferror@plt+0x4bf24>  // b.pmore
  44da9c:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  44daa0:	add	x8, x8, #0x238
  44daa4:	ldr	x11, [sp]
  44daa8:	ldrsw	x10, [x8, x11, lsl #2]
  44daac:	add	x9, x8, x10
  44dab0:	br	x9
  44dab4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dab8:	add	x8, x8, #0x538
  44dabc:	mov	w9, #0x1                   	// #1
  44dac0:	str	w9, [x8]
  44dac4:	b	44dc68 <ferror@plt+0x4bf38>
  44dac8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dacc:	add	x8, x8, #0x530
  44dad0:	mov	w9, #0x1                   	// #1
  44dad4:	str	w9, [x8]
  44dad8:	b	44dc68 <ferror@plt+0x4bf38>
  44dadc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dae0:	add	x8, x8, #0x56c
  44dae4:	mov	w9, #0x1                   	// #1
  44dae8:	str	w9, [x8]
  44daec:	b	44dc68 <ferror@plt+0x4bf38>
  44daf0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44daf4:	add	x8, x8, #0x560
  44daf8:	mov	w9, #0x1                   	// #1
  44dafc:	str	w9, [x8]
  44db00:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44db04:	add	x8, x8, #0x524
  44db08:	mov	w9, #0x1                   	// #1
  44db0c:	str	w9, [x8]
  44db10:	b	44dc68 <ferror@plt+0x4bf38>
  44db14:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44db18:	add	x8, x8, #0x568
  44db1c:	mov	w9, #0x1                   	// #1
  44db20:	str	w9, [x8]
  44db24:	b	44dc68 <ferror@plt+0x4bf38>
  44db28:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44db2c:	add	x8, x8, #0x51c
  44db30:	mov	w9, #0x1                   	// #1
  44db34:	str	w9, [x8]
  44db38:	b	44dc68 <ferror@plt+0x4bf38>
  44db3c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44db40:	add	x8, x8, #0x534
  44db44:	mov	w9, #0x1                   	// #1
  44db48:	str	w9, [x8]
  44db4c:	b	44dc68 <ferror@plt+0x4bf38>
  44db50:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44db54:	add	x8, x8, #0x564
  44db58:	mov	w9, #0x1                   	// #1
  44db5c:	str	w9, [x8]
  44db60:	b	44dc68 <ferror@plt+0x4bf38>
  44db64:	ldr	x8, [sp, #8]
  44db68:	ldr	w9, [x8]
  44db6c:	orr	w9, w9, #0x1
  44db70:	str	w9, [x8]
  44db74:	b	44dc68 <ferror@plt+0x4bf38>
  44db78:	ldr	x8, [sp, #8]
  44db7c:	ldr	w9, [x8]
  44db80:	orr	w9, w9, #0x2
  44db84:	str	w9, [x8]
  44db88:	b	44dc68 <ferror@plt+0x4bf38>
  44db8c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44db90:	add	x8, x8, #0x55c
  44db94:	mov	w9, #0x1                   	// #1
  44db98:	str	w9, [x8]
  44db9c:	b	44dc68 <ferror@plt+0x4bf38>
  44dba0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dba4:	add	x8, x8, #0x52c
  44dba8:	mov	w9, #0x1                   	// #1
  44dbac:	str	w9, [x8]
  44dbb0:	b	44dc68 <ferror@plt+0x4bf38>
  44dbb4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dbb8:	add	x8, x8, #0x528
  44dbbc:	mov	w9, #0x1                   	// #1
  44dbc0:	str	w9, [x8]
  44dbc4:	b	44dc68 <ferror@plt+0x4bf38>
  44dbc8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dbcc:	add	x8, x8, #0x550
  44dbd0:	mov	w9, #0x1                   	// #1
  44dbd4:	str	w9, [x8]
  44dbd8:	b	44dc68 <ferror@plt+0x4bf38>
  44dbdc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dbe0:	add	x8, x8, #0x520
  44dbe4:	mov	w9, #0x1                   	// #1
  44dbe8:	str	w9, [x8]
  44dbec:	b	44dc68 <ferror@plt+0x4bf38>
  44dbf0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dbf4:	add	x8, x8, #0x518
  44dbf8:	mov	w9, #0x1                   	// #1
  44dbfc:	str	w9, [x8]
  44dc00:	b	44dc68 <ferror@plt+0x4bf38>
  44dc04:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc08:	add	x8, x8, #0x53c
  44dc0c:	mov	w9, #0x1                   	// #1
  44dc10:	str	w9, [x8]
  44dc14:	b	44dc68 <ferror@plt+0x4bf38>
  44dc18:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc1c:	add	x8, x8, #0x558
  44dc20:	mov	w9, #0x1                   	// #1
  44dc24:	str	w9, [x8]
  44dc28:	b	44dc68 <ferror@plt+0x4bf38>
  44dc2c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc30:	add	x8, x8, #0x554
  44dc34:	mov	w9, #0x1                   	// #1
  44dc38:	str	w9, [x8]
  44dc3c:	b	44dc68 <ferror@plt+0x4bf38>
  44dc40:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc44:	add	x8, x8, #0x548
  44dc48:	mov	w9, #0x1                   	// #1
  44dc4c:	str	w9, [x8]
  44dc50:	b	44dc68 <ferror@plt+0x4bf38>
  44dc54:	adrp	x0, 4a0000 <warn@@Base+0x2ed44>
  44dc58:	add	x0, x0, #0x2fc
  44dc5c:	bl	401cf0 <gettext@plt>
  44dc60:	ldur	x1, [x29, #-8]
  44dc64:	bl	4712bc <warn@@Base>
  44dc68:	b	44da50 <ferror@plt+0x4bd20>
  44dc6c:	ldp	x29, x30, [sp, #32]
  44dc70:	add	sp, sp, #0x30
  44dc74:	ret
  44dc78:	str	x19, [sp, #-16]!
  44dc7c:	mov	w8, #0x1                   	// #1
  44dc80:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc84:	add	x9, x9, #0x51c
  44dc88:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc8c:	add	x10, x10, #0x530
  44dc90:	adrp	x11, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc94:	add	x11, x11, #0x54c
  44dc98:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dc9c:	add	x12, x12, #0x528
  44dca0:	adrp	x13, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dca4:	add	x13, x13, #0x558
  44dca8:	adrp	x14, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcac:	add	x14, x14, #0x520
  44dcb0:	adrp	x15, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcb4:	add	x15, x15, #0x550
  44dcb8:	adrp	x16, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcbc:	add	x16, x16, #0x524
  44dcc0:	adrp	x17, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcc4:	add	x17, x17, #0x55c
  44dcc8:	adrp	x18, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dccc:	add	x18, x18, #0x518
  44dcd0:	adrp	x0, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcd4:	add	x0, x0, #0x52c
  44dcd8:	adrp	x1, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcdc:	add	x1, x1, #0x568
  44dce0:	adrp	x2, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dce4:	add	x2, x2, #0x554
  44dce8:	adrp	x3, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcec:	add	x3, x3, #0x548
  44dcf0:	adrp	x4, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcf4:	add	x4, x4, #0x53c
  44dcf8:	adrp	x5, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dcfc:	add	x5, x5, #0x538
  44dd00:	adrp	x6, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dd04:	add	x6, x6, #0x56c
  44dd08:	adrp	x7, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dd0c:	add	x7, x7, #0x534
  44dd10:	adrp	x19, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44dd14:	add	x19, x19, #0x564
  44dd18:	str	w8, [x9]
  44dd1c:	str	w8, [x10]
  44dd20:	str	w8, [x11]
  44dd24:	str	w8, [x12]
  44dd28:	str	w8, [x13]
  44dd2c:	str	w8, [x14]
  44dd30:	str	w8, [x15]
  44dd34:	str	w8, [x16]
  44dd38:	str	w8, [x17]
  44dd3c:	str	w8, [x18]
  44dd40:	str	w8, [x0]
  44dd44:	str	w8, [x1]
  44dd48:	str	w8, [x2]
  44dd4c:	str	w8, [x3]
  44dd50:	str	w8, [x4]
  44dd54:	str	w8, [x5]
  44dd58:	str	w8, [x6]
  44dd5c:	str	w8, [x7]
  44dd60:	str	w8, [x19]
  44dd64:	ldr	x19, [sp], #16
  44dd68:	ret
  44dd6c:	sub	sp, sp, #0x70
  44dd70:	stp	x29, x30, [sp, #96]
  44dd74:	add	x29, sp, #0x60
  44dd78:	mov	w8, wzr
  44dd7c:	stur	x0, [x29, #-8]
  44dd80:	stur	x1, [x29, #-16]
  44dd84:	ldur	x9, [x29, #-8]
  44dd88:	ldr	x9, [x9, #32]
  44dd8c:	stur	x9, [x29, #-32]
  44dd90:	ldur	x9, [x29, #-32]
  44dd94:	ldur	x10, [x29, #-8]
  44dd98:	ldr	x10, [x10, #48]
  44dd9c:	add	x9, x9, x10
  44dda0:	stur	x9, [x29, #-40]
  44dda4:	ldur	x0, [x29, #-8]
  44dda8:	mov	w1, w8
  44ddac:	bl	45d6a8 <ferror@plt+0x5b978>
  44ddb0:	bl	44d840 <ferror@plt+0x4bb10>
  44ddb4:	ldur	x8, [x29, #-32]
  44ddb8:	str	x8, [sp, #48]
  44ddbc:	ldur	x0, [x29, #-32]
  44ddc0:	ldur	x1, [x29, #-40]
  44ddc4:	bl	45dbdc <ferror@plt+0x5beac>
  44ddc8:	stur	x0, [x29, #-32]
  44ddcc:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44ddd0:	add	x8, x8, #0xa18
  44ddd4:	ldr	x8, [x8]
  44ddd8:	cbnz	x8, 44dde0 <ferror@plt+0x4c0b0>
  44dddc:	b	44df1c <ferror@plt+0x4c1ec>
  44dde0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44dde4:	add	x0, x0, #0x5cd
  44dde8:	bl	401cf0 <gettext@plt>
  44ddec:	ldr	x8, [sp, #48]
  44ddf0:	ldur	x9, [x29, #-8]
  44ddf4:	ldr	x9, [x9, #32]
  44ddf8:	subs	x1, x8, x9
  44ddfc:	bl	401ca0 <printf@plt>
  44de00:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44de04:	add	x8, x8, #0xa18
  44de08:	ldr	x8, [x8]
  44de0c:	stur	x8, [x29, #-24]
  44de10:	ldur	x8, [x29, #-24]
  44de14:	cbz	x8, 44df1c <ferror@plt+0x4c1ec>
  44de18:	ldur	x8, [x29, #-24]
  44de1c:	ldr	x1, [x8]
  44de20:	ldur	x8, [x29, #-24]
  44de24:	ldr	x0, [x8, #8]
  44de28:	str	x1, [sp, #32]
  44de2c:	bl	45df54 <ferror@plt+0x5c224>
  44de30:	ldur	x8, [x29, #-24]
  44de34:	ldr	w9, [x8, #16]
  44de38:	str	x0, [sp, #24]
  44de3c:	cbz	w9, 44de54 <ferror@plt+0x4c124>
  44de40:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44de44:	add	x0, x0, #0x5fb
  44de48:	bl	401cf0 <gettext@plt>
  44de4c:	str	x0, [sp, #16]
  44de50:	b	44de64 <ferror@plt+0x4c134>
  44de54:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44de58:	add	x0, x0, #0x608
  44de5c:	bl	401cf0 <gettext@plt>
  44de60:	str	x0, [sp, #16]
  44de64:	ldr	x8, [sp, #16]
  44de68:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44de6c:	add	x0, x0, #0x5e3
  44de70:	ldr	x1, [sp, #32]
  44de74:	ldr	x2, [sp, #24]
  44de78:	mov	x3, x8
  44de7c:	bl	401ca0 <printf@plt>
  44de80:	ldur	x8, [x29, #-24]
  44de84:	ldr	x8, [x8, #24]
  44de88:	str	x8, [sp, #40]
  44de8c:	ldr	x8, [sp, #40]
  44de90:	cbz	x8, 44df0c <ferror@plt+0x4c1dc>
  44de94:	ldr	x8, [sp, #40]
  44de98:	ldr	x0, [x8]
  44de9c:	bl	45e410 <ferror@plt+0x5c6e0>
  44dea0:	ldr	x8, [sp, #40]
  44dea4:	ldr	x8, [x8, #8]
  44dea8:	str	x0, [sp, #8]
  44deac:	mov	x0, x8
  44deb0:	bl	461734 <ferror@plt+0x5fa04>
  44deb4:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44deb8:	add	x8, x8, #0x614
  44debc:	str	x0, [sp]
  44dec0:	mov	x0, x8
  44dec4:	ldr	x1, [sp, #8]
  44dec8:	ldr	x2, [sp]
  44decc:	bl	401ca0 <printf@plt>
  44ded0:	ldr	x8, [sp, #40]
  44ded4:	ldr	x8, [x8, #8]
  44ded8:	cmp	x8, #0x21
  44dedc:	b.ne	44def4 <ferror@plt+0x4c1c4>  // b.any
  44dee0:	ldr	x8, [sp, #40]
  44dee4:	ldr	x1, [x8, #16]
  44dee8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  44deec:	add	x0, x0, #0xe4b
  44def0:	bl	401ca0 <printf@plt>
  44def4:	mov	w0, #0xa                   	// #10
  44def8:	bl	401cd0 <putchar@plt>
  44defc:	ldr	x8, [sp, #40]
  44df00:	ldr	x8, [x8, #24]
  44df04:	str	x8, [sp, #40]
  44df08:	b	44de8c <ferror@plt+0x4c15c>
  44df0c:	ldur	x8, [x29, #-24]
  44df10:	ldr	x8, [x8, #40]
  44df14:	stur	x8, [x29, #-24]
  44df18:	b	44de10 <ferror@plt+0x4c0e0>
  44df1c:	ldur	x8, [x29, #-32]
  44df20:	cbnz	x8, 44ddb0 <ferror@plt+0x4c080>
  44df24:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44df28:	add	x0, x0, #0xd8f
  44df2c:	bl	401ca0 <printf@plt>
  44df30:	mov	w8, #0x1                   	// #1
  44df34:	mov	w0, w8
  44df38:	ldp	x29, x30, [sp, #96]
  44df3c:	add	sp, sp, #0x70
  44df40:	ret
  44df44:	sub	sp, sp, #0x100
  44df48:	stp	x29, x30, [sp, #240]
  44df4c:	add	x29, sp, #0xf0
  44df50:	mov	w8, wzr
  44df54:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  44df58:	add	x9, x9, #0x2b3
  44df5c:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  44df60:	add	x10, x10, #0x2fb
  44df64:	adrp	x11, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44df68:	add	x11, x11, #0x578
  44df6c:	stur	x0, [x29, #-8]
  44df70:	stur	x1, [x29, #-16]
  44df74:	ldur	x12, [x29, #-8]
  44df78:	ldr	x12, [x12, #32]
  44df7c:	stur	x12, [x29, #-24]
  44df80:	ldur	x12, [x29, #-24]
  44df84:	ldur	x13, [x29, #-8]
  44df88:	ldr	x13, [x13, #48]
  44df8c:	add	x12, x12, x13
  44df90:	stur	x12, [x29, #-32]
  44df94:	ldur	x0, [x29, #-8]
  44df98:	mov	w1, w8
  44df9c:	str	x9, [sp, #80]
  44dfa0:	str	x10, [sp, #72]
  44dfa4:	str	x11, [sp, #64]
  44dfa8:	bl	45d6a8 <ferror@plt+0x5b978>
  44dfac:	ldur	x0, [x29, #-16]
  44dfb0:	bl	4664d4 <ferror@plt+0x647a4>
  44dfb4:	ldur	x8, [x29, #-24]
  44dfb8:	ldur	x9, [x29, #-32]
  44dfbc:	cmp	x8, x9
  44dfc0:	b.cs	44e9f0 <ferror@plt+0x4ccc0>  // b.hs, b.nlast
  44dfc4:	ldur	x8, [x29, #-24]
  44dfc8:	stur	x8, [x29, #-40]
  44dfcc:	mov	w8, #0x4                   	// #4
  44dfd0:	str	w8, [sp, #116]
  44dfd4:	ldr	w8, [sp, #116]
  44dfd8:	mov	w9, w8
  44dfdc:	mov	x10, #0x8                   	// #8
  44dfe0:	cmp	x10, x9
  44dfe4:	b.cs	44e018 <ferror@plt+0x4c2e8>  // b.hs, b.nlast
  44dfe8:	ldr	w8, [sp, #116]
  44dfec:	mov	w2, w8
  44dff0:	ldr	x0, [sp, #80]
  44dff4:	ldr	x1, [sp, #72]
  44dff8:	bl	4018e0 <ngettext@plt>
  44dffc:	ldr	w1, [sp, #116]
  44e000:	mov	w8, #0x8                   	// #8
  44e004:	mov	w2, w8
  44e008:	str	w8, [sp, #60]
  44e00c:	bl	4711a8 <error@@Base>
  44e010:	ldr	w8, [sp, #60]
  44e014:	str	w8, [sp, #116]
  44e018:	ldur	x8, [x29, #-40]
  44e01c:	ldr	w9, [sp, #116]
  44e020:	mov	w10, w9
  44e024:	add	x8, x8, x10
  44e028:	ldur	x10, [x29, #-32]
  44e02c:	cmp	x8, x10
  44e030:	b.cc	44e05c <ferror@plt+0x4c32c>  // b.lo, b.ul, b.last
  44e034:	ldur	x8, [x29, #-40]
  44e038:	ldur	x9, [x29, #-32]
  44e03c:	cmp	x8, x9
  44e040:	b.cs	44e058 <ferror@plt+0x4c328>  // b.hs, b.nlast
  44e044:	ldur	x8, [x29, #-32]
  44e048:	ldur	x9, [x29, #-40]
  44e04c:	subs	x8, x8, x9
  44e050:	str	w8, [sp, #116]
  44e054:	b	44e05c <ferror@plt+0x4c32c>
  44e058:	str	wzr, [sp, #116]
  44e05c:	ldr	w8, [sp, #116]
  44e060:	cbz	w8, 44e070 <ferror@plt+0x4c340>
  44e064:	ldr	w8, [sp, #116]
  44e068:	cmp	w8, #0x8
  44e06c:	b.ls	44e078 <ferror@plt+0x4c348>  // b.plast
  44e070:	stur	xzr, [x29, #-72]
  44e074:	b	44e090 <ferror@plt+0x4c360>
  44e078:	ldr	x8, [sp, #64]
  44e07c:	ldr	x9, [x8]
  44e080:	ldur	x0, [x29, #-40]
  44e084:	ldr	w1, [sp, #116]
  44e088:	blr	x9
  44e08c:	stur	x0, [x29, #-72]
  44e090:	ldur	x8, [x29, #-40]
  44e094:	add	x8, x8, #0x4
  44e098:	stur	x8, [x29, #-40]
  44e09c:	ldur	x8, [x29, #-72]
  44e0a0:	mov	x9, #0xffffffff            	// #4294967295
  44e0a4:	cmp	x8, x9
  44e0a8:	b.ne	44e190 <ferror@plt+0x4c460>  // b.any
  44e0ac:	mov	w8, #0x8                   	// #8
  44e0b0:	str	w8, [sp, #112]
  44e0b4:	ldr	w8, [sp, #112]
  44e0b8:	mov	w9, w8
  44e0bc:	mov	x10, #0x8                   	// #8
  44e0c0:	cmp	x10, x9
  44e0c4:	b.cs	44e0f8 <ferror@plt+0x4c3c8>  // b.hs, b.nlast
  44e0c8:	ldr	w8, [sp, #112]
  44e0cc:	mov	w2, w8
  44e0d0:	ldr	x0, [sp, #80]
  44e0d4:	ldr	x1, [sp, #72]
  44e0d8:	bl	4018e0 <ngettext@plt>
  44e0dc:	ldr	w1, [sp, #112]
  44e0e0:	mov	w8, #0x8                   	// #8
  44e0e4:	mov	w2, w8
  44e0e8:	str	w8, [sp, #56]
  44e0ec:	bl	4711a8 <error@@Base>
  44e0f0:	ldr	w8, [sp, #56]
  44e0f4:	str	w8, [sp, #112]
  44e0f8:	ldur	x8, [x29, #-40]
  44e0fc:	ldr	w9, [sp, #112]
  44e100:	mov	w10, w9
  44e104:	add	x8, x8, x10
  44e108:	ldur	x10, [x29, #-32]
  44e10c:	cmp	x8, x10
  44e110:	b.cc	44e13c <ferror@plt+0x4c40c>  // b.lo, b.ul, b.last
  44e114:	ldur	x8, [x29, #-40]
  44e118:	ldur	x9, [x29, #-32]
  44e11c:	cmp	x8, x9
  44e120:	b.cs	44e138 <ferror@plt+0x4c408>  // b.hs, b.nlast
  44e124:	ldur	x8, [x29, #-32]
  44e128:	ldur	x9, [x29, #-40]
  44e12c:	subs	x8, x8, x9
  44e130:	str	w8, [sp, #112]
  44e134:	b	44e13c <ferror@plt+0x4c40c>
  44e138:	str	wzr, [sp, #112]
  44e13c:	ldr	w8, [sp, #112]
  44e140:	cbz	w8, 44e150 <ferror@plt+0x4c420>
  44e144:	ldr	w8, [sp, #112]
  44e148:	cmp	w8, #0x8
  44e14c:	b.ls	44e158 <ferror@plt+0x4c428>  // b.plast
  44e150:	stur	xzr, [x29, #-72]
  44e154:	b	44e170 <ferror@plt+0x4c440>
  44e158:	ldr	x8, [sp, #64]
  44e15c:	ldr	x9, [x8]
  44e160:	ldur	x0, [x29, #-40]
  44e164:	ldr	w1, [sp, #112]
  44e168:	blr	x9
  44e16c:	stur	x0, [x29, #-72]
  44e170:	ldur	x8, [x29, #-40]
  44e174:	add	x8, x8, #0x8
  44e178:	stur	x8, [x29, #-40]
  44e17c:	mov	w8, #0x8                   	// #8
  44e180:	stur	w8, [x29, #-116]
  44e184:	mov	w8, #0xc                   	// #12
  44e188:	str	w8, [sp, #120]
  44e18c:	b	44e19c <ferror@plt+0x4c46c>
  44e190:	mov	w8, #0x4                   	// #4
  44e194:	stur	w8, [x29, #-116]
  44e198:	str	w8, [sp, #120]
  44e19c:	ldur	x8, [x29, #-40]
  44e1a0:	ldur	x9, [x29, #-8]
  44e1a4:	ldr	x9, [x9, #32]
  44e1a8:	subs	x8, x8, x9
  44e1ac:	stur	x8, [x29, #-104]
  44e1b0:	ldur	x8, [x29, #-104]
  44e1b4:	ldur	x9, [x29, #-72]
  44e1b8:	add	x8, x8, x9
  44e1bc:	ldur	x9, [x29, #-104]
  44e1c0:	cmp	x8, x9
  44e1c4:	b.cc	44e1e4 <ferror@plt+0x4c4b4>  // b.lo, b.ul, b.last
  44e1c8:	ldur	x8, [x29, #-104]
  44e1cc:	ldur	x9, [x29, #-72]
  44e1d0:	add	x8, x8, x9
  44e1d4:	ldur	x9, [x29, #-8]
  44e1d8:	ldr	x9, [x9, #48]
  44e1dc:	cmp	x8, x9
  44e1e0:	b.ls	44e24c <ferror@plt+0x4c51c>  // b.plast
  44e1e4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  44e1e8:	add	x0, x0, #0x973
  44e1ec:	bl	401cf0 <gettext@plt>
  44e1f0:	ldur	x8, [x29, #-8]
  44e1f4:	ldr	x1, [x8, #16]
  44e1f8:	ldur	x8, [x29, #-104]
  44e1fc:	ldr	w9, [sp, #120]
  44e200:	mov	w10, w9
  44e204:	subs	x2, x8, x10
  44e208:	ldur	x8, [x29, #-72]
  44e20c:	adrp	x10, 4a4000 <warn@@Base+0x32d44>
  44e210:	add	x10, x10, #0xe28
  44e214:	str	x0, [sp, #48]
  44e218:	mov	x0, x10
  44e21c:	str	x1, [sp, #40]
  44e220:	mov	x1, x8
  44e224:	str	x2, [sp, #32]
  44e228:	bl	45dad4 <ferror@plt+0x5bda4>
  44e22c:	ldr	x1, [sp, #48]
  44e230:	str	x0, [sp, #24]
  44e234:	mov	x0, x1
  44e238:	ldr	x1, [sp, #40]
  44e23c:	ldr	x2, [sp, #32]
  44e240:	ldr	x3, [sp, #24]
  44e244:	bl	4712bc <warn@@Base>
  44e248:	b	44e9f0 <ferror@plt+0x4ccc0>
  44e24c:	mov	w8, #0x2                   	// #2
  44e250:	str	w8, [sp, #108]
  44e254:	ldr	w8, [sp, #108]
  44e258:	mov	w9, w8
  44e25c:	mov	x10, #0x2                   	// #2
  44e260:	cmp	x10, x9
  44e264:	b.cs	44e298 <ferror@plt+0x4c568>  // b.hs, b.nlast
  44e268:	ldr	w8, [sp, #108]
  44e26c:	mov	w2, w8
  44e270:	ldr	x0, [sp, #80]
  44e274:	ldr	x1, [sp, #72]
  44e278:	bl	4018e0 <ngettext@plt>
  44e27c:	ldr	w1, [sp, #108]
  44e280:	mov	w8, #0x2                   	// #2
  44e284:	mov	w2, w8
  44e288:	str	w8, [sp, #20]
  44e28c:	bl	4711a8 <error@@Base>
  44e290:	ldr	w8, [sp, #20]
  44e294:	str	w8, [sp, #108]
  44e298:	ldur	x8, [x29, #-40]
  44e29c:	ldr	w9, [sp, #108]
  44e2a0:	mov	w10, w9
  44e2a4:	add	x8, x8, x10
  44e2a8:	ldur	x10, [x29, #-32]
  44e2ac:	cmp	x8, x10
  44e2b0:	b.cc	44e2dc <ferror@plt+0x4c5ac>  // b.lo, b.ul, b.last
  44e2b4:	ldur	x8, [x29, #-40]
  44e2b8:	ldur	x9, [x29, #-32]
  44e2bc:	cmp	x8, x9
  44e2c0:	b.cs	44e2d8 <ferror@plt+0x4c5a8>  // b.hs, b.nlast
  44e2c4:	ldur	x8, [x29, #-32]
  44e2c8:	ldur	x9, [x29, #-40]
  44e2cc:	subs	x8, x8, x9
  44e2d0:	str	w8, [sp, #108]
  44e2d4:	b	44e2dc <ferror@plt+0x4c5ac>
  44e2d8:	str	wzr, [sp, #108]
  44e2dc:	ldr	w8, [sp, #108]
  44e2e0:	cbz	w8, 44e2f0 <ferror@plt+0x4c5c0>
  44e2e4:	ldr	w8, [sp, #108]
  44e2e8:	cmp	w8, #0x8
  44e2ec:	b.ls	44e300 <ferror@plt+0x4c5d0>  // b.plast
  44e2f0:	sub	x8, x29, #0x48
  44e2f4:	mov	w9, #0x0                   	// #0
  44e2f8:	strh	w9, [x8, #8]
  44e2fc:	b	44e31c <ferror@plt+0x4c5ec>
  44e300:	ldr	x8, [sp, #64]
  44e304:	ldr	x9, [x8]
  44e308:	ldur	x0, [x29, #-40]
  44e30c:	ldr	w1, [sp, #108]
  44e310:	blr	x9
  44e314:	sub	x8, x29, #0x48
  44e318:	strh	w0, [x8, #8]
  44e31c:	ldur	x8, [x29, #-40]
  44e320:	add	x8, x8, #0x2
  44e324:	stur	x8, [x29, #-40]
  44e328:	ldur	w8, [x29, #-116]
  44e32c:	str	w8, [sp, #104]
  44e330:	ldr	w8, [sp, #104]
  44e334:	mov	w9, w8
  44e338:	mov	x10, #0x8                   	// #8
  44e33c:	cmp	x10, x9
  44e340:	b.cs	44e374 <ferror@plt+0x4c644>  // b.hs, b.nlast
  44e344:	ldr	w8, [sp, #104]
  44e348:	mov	w2, w8
  44e34c:	ldr	x0, [sp, #80]
  44e350:	ldr	x1, [sp, #72]
  44e354:	bl	4018e0 <ngettext@plt>
  44e358:	ldr	w1, [sp, #104]
  44e35c:	mov	w8, #0x8                   	// #8
  44e360:	mov	w2, w8
  44e364:	str	w8, [sp, #16]
  44e368:	bl	4711a8 <error@@Base>
  44e36c:	ldr	w8, [sp, #16]
  44e370:	str	w8, [sp, #104]
  44e374:	ldur	x8, [x29, #-40]
  44e378:	ldr	w9, [sp, #104]
  44e37c:	mov	w10, w9
  44e380:	add	x8, x8, x10
  44e384:	ldur	x10, [x29, #-32]
  44e388:	cmp	x8, x10
  44e38c:	b.cc	44e3b8 <ferror@plt+0x4c688>  // b.lo, b.ul, b.last
  44e390:	ldur	x8, [x29, #-40]
  44e394:	ldur	x9, [x29, #-32]
  44e398:	cmp	x8, x9
  44e39c:	b.cs	44e3b4 <ferror@plt+0x4c684>  // b.hs, b.nlast
  44e3a0:	ldur	x8, [x29, #-32]
  44e3a4:	ldur	x9, [x29, #-40]
  44e3a8:	subs	x8, x8, x9
  44e3ac:	str	w8, [sp, #104]
  44e3b0:	b	44e3b8 <ferror@plt+0x4c688>
  44e3b4:	str	wzr, [sp, #104]
  44e3b8:	ldr	w8, [sp, #104]
  44e3bc:	cbz	w8, 44e3cc <ferror@plt+0x4c69c>
  44e3c0:	ldr	w8, [sp, #104]
  44e3c4:	cmp	w8, #0x8
  44e3c8:	b.ls	44e3d4 <ferror@plt+0x4c6a4>  // b.plast
  44e3cc:	stur	xzr, [x29, #-56]
  44e3d0:	b	44e3ec <ferror@plt+0x4c6bc>
  44e3d4:	ldr	x8, [sp, #64]
  44e3d8:	ldr	x9, [x8]
  44e3dc:	ldur	x0, [x29, #-40]
  44e3e0:	ldr	w1, [sp, #104]
  44e3e4:	blr	x9
  44e3e8:	stur	x0, [x29, #-56]
  44e3ec:	ldur	w8, [x29, #-116]
  44e3f0:	mov	w9, w8
  44e3f4:	ldur	x10, [x29, #-40]
  44e3f8:	add	x9, x10, x9
  44e3fc:	stur	x9, [x29, #-40]
  44e400:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44e404:	add	x8, x8, #0x9c0
  44e408:	ldr	w9, [x8]
  44e40c:	mov	w10, #0xffffffff            	// #-1
  44e410:	cmp	w9, w10
  44e414:	b.eq	44e458 <ferror@plt+0x4c728>  // b.none
  44e418:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  44e41c:	add	x8, x8, #0x9c0
  44e420:	ldr	w9, [x8]
  44e424:	cmp	w9, #0x0
  44e428:	cset	w9, ls  // ls = plast
  44e42c:	tbnz	w9, #0, 44e458 <ferror@plt+0x4c728>
  44e430:	ldur	x0, [x29, #-56]
  44e434:	bl	4665f0 <ferror@plt+0x648c0>
  44e438:	cbnz	x0, 44e458 <ferror@plt+0x4c728>
  44e43c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e440:	add	x0, x0, #0x621
  44e444:	bl	401cf0 <gettext@plt>
  44e448:	ldur	x1, [x29, #-56]
  44e44c:	ldur	x8, [x29, #-8]
  44e450:	ldr	x2, [x8, #16]
  44e454:	bl	4712bc <warn@@Base>
  44e458:	mov	w8, #0x1                   	// #1
  44e45c:	str	w8, [sp, #100]
  44e460:	ldr	w8, [sp, #100]
  44e464:	mov	w9, w8
  44e468:	mov	x10, #0x1                   	// #1
  44e46c:	cmp	x10, x9
  44e470:	b.cs	44e4a4 <ferror@plt+0x4c774>  // b.hs, b.nlast
  44e474:	ldr	w8, [sp, #100]
  44e478:	mov	w2, w8
  44e47c:	ldr	x0, [sp, #80]
  44e480:	ldr	x1, [sp, #72]
  44e484:	bl	4018e0 <ngettext@plt>
  44e488:	ldr	w1, [sp, #100]
  44e48c:	mov	w8, #0x1                   	// #1
  44e490:	mov	w2, w8
  44e494:	str	w8, [sp, #12]
  44e498:	bl	4711a8 <error@@Base>
  44e49c:	ldr	w8, [sp, #12]
  44e4a0:	str	w8, [sp, #100]
  44e4a4:	ldur	x8, [x29, #-40]
  44e4a8:	ldr	w9, [sp, #100]
  44e4ac:	mov	w10, w9
  44e4b0:	add	x8, x8, x10
  44e4b4:	ldur	x10, [x29, #-32]
  44e4b8:	cmp	x8, x10
  44e4bc:	b.cc	44e4e8 <ferror@plt+0x4c7b8>  // b.lo, b.ul, b.last
  44e4c0:	ldur	x8, [x29, #-40]
  44e4c4:	ldur	x9, [x29, #-32]
  44e4c8:	cmp	x8, x9
  44e4cc:	b.cs	44e4e4 <ferror@plt+0x4c7b4>  // b.hs, b.nlast
  44e4d0:	ldur	x8, [x29, #-32]
  44e4d4:	ldur	x9, [x29, #-40]
  44e4d8:	subs	x8, x8, x9
  44e4dc:	str	w8, [sp, #100]
  44e4e0:	b	44e4e8 <ferror@plt+0x4c7b8>
  44e4e4:	str	wzr, [sp, #100]
  44e4e8:	ldr	w8, [sp, #100]
  44e4ec:	cbz	w8, 44e4fc <ferror@plt+0x4c7cc>
  44e4f0:	ldr	w8, [sp, #100]
  44e4f4:	cmp	w8, #0x8
  44e4f8:	b.ls	44e50c <ferror@plt+0x4c7dc>  // b.plast
  44e4fc:	sub	x8, x29, #0x48
  44e500:	mov	w9, #0x0                   	// #0
  44e504:	strb	w9, [x8, #24]
  44e508:	b	44e528 <ferror@plt+0x4c7f8>
  44e50c:	ldr	x8, [sp, #64]
  44e510:	ldr	x9, [x8]
  44e514:	ldur	x0, [x29, #-40]
  44e518:	ldr	w1, [sp, #100]
  44e51c:	blr	x9
  44e520:	sub	x8, x29, #0x48
  44e524:	strb	w0, [x8, #24]
  44e528:	ldur	x8, [x29, #-40]
  44e52c:	add	x8, x8, #0x1
  44e530:	stur	x8, [x29, #-40]
  44e534:	mov	w8, #0x1                   	// #1
  44e538:	str	w8, [sp, #96]
  44e53c:	ldr	w8, [sp, #96]
  44e540:	mov	w9, w8
  44e544:	mov	x10, #0x1                   	// #1
  44e548:	cmp	x10, x9
  44e54c:	b.cs	44e580 <ferror@plt+0x4c850>  // b.hs, b.nlast
  44e550:	ldr	w8, [sp, #96]
  44e554:	mov	w2, w8
  44e558:	ldr	x0, [sp, #80]
  44e55c:	ldr	x1, [sp, #72]
  44e560:	bl	4018e0 <ngettext@plt>
  44e564:	ldr	w1, [sp, #96]
  44e568:	mov	w8, #0x1                   	// #1
  44e56c:	mov	w2, w8
  44e570:	str	w8, [sp, #8]
  44e574:	bl	4711a8 <error@@Base>
  44e578:	ldr	w8, [sp, #8]
  44e57c:	str	w8, [sp, #96]
  44e580:	ldur	x8, [x29, #-40]
  44e584:	ldr	w9, [sp, #96]
  44e588:	mov	w10, w9
  44e58c:	add	x8, x8, x10
  44e590:	ldur	x10, [x29, #-32]
  44e594:	cmp	x8, x10
  44e598:	b.cc	44e5c4 <ferror@plt+0x4c894>  // b.lo, b.ul, b.last
  44e59c:	ldur	x8, [x29, #-40]
  44e5a0:	ldur	x9, [x29, #-32]
  44e5a4:	cmp	x8, x9
  44e5a8:	b.cs	44e5c0 <ferror@plt+0x4c890>  // b.hs, b.nlast
  44e5ac:	ldur	x8, [x29, #-32]
  44e5b0:	ldur	x9, [x29, #-40]
  44e5b4:	subs	x8, x8, x9
  44e5b8:	str	w8, [sp, #96]
  44e5bc:	b	44e5c4 <ferror@plt+0x4c894>
  44e5c0:	str	wzr, [sp, #96]
  44e5c4:	ldr	w8, [sp, #96]
  44e5c8:	cbz	w8, 44e5d8 <ferror@plt+0x4c8a8>
  44e5cc:	ldr	w8, [sp, #96]
  44e5d0:	cmp	w8, #0x8
  44e5d4:	b.ls	44e5e8 <ferror@plt+0x4c8b8>  // b.plast
  44e5d8:	sub	x8, x29, #0x48
  44e5dc:	mov	w9, #0x0                   	// #0
  44e5e0:	strb	w9, [x8, #25]
  44e5e4:	b	44e604 <ferror@plt+0x4c8d4>
  44e5e8:	ldr	x8, [sp, #64]
  44e5ec:	ldr	x9, [x8]
  44e5f0:	ldur	x0, [x29, #-40]
  44e5f4:	ldr	w1, [sp, #96]
  44e5f8:	blr	x9
  44e5fc:	sub	x8, x29, #0x48
  44e600:	strb	w0, [x8, #25]
  44e604:	ldur	x8, [x29, #-40]
  44e608:	add	x8, x8, #0x1
  44e60c:	stur	x8, [x29, #-40]
  44e610:	ldurh	w8, [x29, #-64]
  44e614:	cmp	w8, #0x2
  44e618:	b.eq	44e648 <ferror@plt+0x4c918>  // b.none
  44e61c:	ldurh	w8, [x29, #-64]
  44e620:	cmp	w8, #0x3
  44e624:	b.eq	44e648 <ferror@plt+0x4c918>  // b.none
  44e628:	sub	x8, x29, #0x48
  44e62c:	ldrh	w9, [x8, #8]
  44e630:	cbz	w9, 44e644 <ferror@plt+0x4c914>
  44e634:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e638:	add	x0, x0, #0x66b
  44e63c:	bl	401cf0 <gettext@plt>
  44e640:	bl	4712bc <warn@@Base>
  44e644:	b	44e9f0 <ferror@plt+0x4ccc0>
  44e648:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e64c:	add	x0, x0, #0x6a0
  44e650:	bl	401cf0 <gettext@plt>
  44e654:	ldur	x1, [x29, #-72]
  44e658:	bl	401ca0 <printf@plt>
  44e65c:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44e660:	add	x8, x8, #0x6c1
  44e664:	mov	x0, x8
  44e668:	bl	401cf0 <gettext@plt>
  44e66c:	ldurh	w1, [x29, #-64]
  44e670:	bl	401ca0 <printf@plt>
  44e674:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44e678:	add	x8, x8, #0x6e1
  44e67c:	mov	x0, x8
  44e680:	bl	401cf0 <gettext@plt>
  44e684:	ldur	x1, [x29, #-56]
  44e688:	bl	401ca0 <printf@plt>
  44e68c:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44e690:	add	x8, x8, #0x704
  44e694:	mov	x0, x8
  44e698:	bl	401cf0 <gettext@plt>
  44e69c:	ldurb	w1, [x29, #-48]
  44e6a0:	bl	401ca0 <printf@plt>
  44e6a4:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44e6a8:	add	x8, x8, #0x724
  44e6ac:	mov	x0, x8
  44e6b0:	bl	401cf0 <gettext@plt>
  44e6b4:	ldurb	w1, [x29, #-47]
  44e6b8:	bl	401ca0 <printf@plt>
  44e6bc:	ldurb	w9, [x29, #-48]
  44e6c0:	ldurb	w10, [x29, #-47]
  44e6c4:	add	w9, w9, w10
  44e6c8:	sturb	w9, [x29, #-105]
  44e6cc:	ldurb	w9, [x29, #-105]
  44e6d0:	cbz	w9, 44e6e0 <ferror@plt+0x4c9b0>
  44e6d4:	ldurb	w8, [x29, #-105]
  44e6d8:	cmp	w8, #0x8
  44e6dc:	b.le	44e6fc <ferror@plt+0x4c9cc>
  44e6e0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e6e4:	add	x0, x0, #0x744
  44e6e8:	bl	401cf0 <gettext@plt>
  44e6ec:	ldur	x8, [x29, #-8]
  44e6f0:	ldr	x1, [x8, #16]
  44e6f4:	bl	4711a8 <error@@Base>
  44e6f8:	b	44e9f0 <ferror@plt+0x4ccc0>
  44e6fc:	ldurb	w8, [x29, #-105]
  44e700:	ldurb	w9, [x29, #-105]
  44e704:	subs	w9, w9, #0x1
  44e708:	and	w8, w8, w9
  44e70c:	cbz	w8, 44e724 <ferror@plt+0x4c9f4>
  44e710:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e714:	add	x0, x0, #0x769
  44e718:	bl	401cf0 <gettext@plt>
  44e71c:	bl	4712bc <warn@@Base>
  44e720:	b	44e9f0 <ferror@plt+0x4ccc0>
  44e724:	ldurb	w8, [x29, #-105]
  44e728:	cmp	w8, #0x4
  44e72c:	b.le	44e744 <ferror@plt+0x4ca14>
  44e730:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e734:	add	x0, x0, #0x79d
  44e738:	bl	401cf0 <gettext@plt>
  44e73c:	bl	401ca0 <printf@plt>
  44e740:	b	44e754 <ferror@plt+0x4ca24>
  44e744:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44e748:	add	x0, x0, #0x7bd
  44e74c:	bl	401cf0 <gettext@plt>
  44e750:	bl	401ca0 <printf@plt>
  44e754:	ldur	x8, [x29, #-40]
  44e758:	stur	x8, [x29, #-80]
  44e75c:	ldur	x8, [x29, #-40]
  44e760:	ldur	x9, [x29, #-24]
  44e764:	subs	x8, x8, x9
  44e768:	ldurb	w10, [x29, #-105]
  44e76c:	mov	w11, #0x2                   	// #2
  44e770:	mul	w10, w11, w10
  44e774:	mov	w0, w10
  44e778:	sxtw	x9, w0
  44e77c:	sdiv	x12, x8, x9
  44e780:	mul	x9, x12, x9
  44e784:	subs	x8, x8, x9
  44e788:	stur	w8, [x29, #-112]
  44e78c:	ldur	w8, [x29, #-112]
  44e790:	cbz	w8, 44e7bc <ferror@plt+0x4ca8c>
  44e794:	ldurb	w8, [x29, #-105]
  44e798:	mov	w9, #0x2                   	// #2
  44e79c:	mul	w8, w9, w8
  44e7a0:	ldur	w9, [x29, #-112]
  44e7a4:	subs	w8, w8, w9
  44e7a8:	ldur	x10, [x29, #-80]
  44e7ac:	mov	w0, w8
  44e7b0:	sxtw	x11, w0
  44e7b4:	add	x10, x10, x11
  44e7b8:	stur	x10, [x29, #-80]
  44e7bc:	ldur	x8, [x29, #-72]
  44e7c0:	ldr	w9, [sp, #120]
  44e7c4:	mov	w10, w9
  44e7c8:	add	x8, x8, x10
  44e7cc:	ldur	x10, [x29, #-24]
  44e7d0:	add	x8, x10, x8
  44e7d4:	stur	x8, [x29, #-24]
  44e7d8:	ldur	x8, [x29, #-80]
  44e7dc:	ldurb	w9, [x29, #-105]
  44e7e0:	mov	w10, #0x2                   	// #2
  44e7e4:	mul	w9, w10, w9
  44e7e8:	mov	w0, w9
  44e7ec:	sxtw	x11, w0
  44e7f0:	add	x8, x8, x11
  44e7f4:	ldur	x11, [x29, #-24]
  44e7f8:	cmp	x8, x11
  44e7fc:	b.hi	44e9ec <ferror@plt+0x4ccbc>  // b.pmore
  44e800:	ldurb	w8, [x29, #-105]
  44e804:	str	w8, [sp, #92]
  44e808:	ldr	w8, [sp, #92]
  44e80c:	mov	w9, w8
  44e810:	mov	x10, #0x8                   	// #8
  44e814:	cmp	x10, x9
  44e818:	b.cs	44e84c <ferror@plt+0x4cb1c>  // b.hs, b.nlast
  44e81c:	ldr	w8, [sp, #92]
  44e820:	mov	w2, w8
  44e824:	ldr	x0, [sp, #80]
  44e828:	ldr	x1, [sp, #72]
  44e82c:	bl	4018e0 <ngettext@plt>
  44e830:	ldr	w1, [sp, #92]
  44e834:	mov	w8, #0x8                   	// #8
  44e838:	mov	w2, w8
  44e83c:	str	w8, [sp, #4]
  44e840:	bl	4711a8 <error@@Base>
  44e844:	ldr	w8, [sp, #4]
  44e848:	str	w8, [sp, #92]
  44e84c:	ldur	x8, [x29, #-80]
  44e850:	ldr	w9, [sp, #92]
  44e854:	mov	w10, w9
  44e858:	add	x8, x8, x10
  44e85c:	ldur	x10, [x29, #-32]
  44e860:	cmp	x8, x10
  44e864:	b.cc	44e890 <ferror@plt+0x4cb60>  // b.lo, b.ul, b.last
  44e868:	ldur	x8, [x29, #-80]
  44e86c:	ldur	x9, [x29, #-32]
  44e870:	cmp	x8, x9
  44e874:	b.cs	44e88c <ferror@plt+0x4cb5c>  // b.hs, b.nlast
  44e878:	ldur	x8, [x29, #-32]
  44e87c:	ldur	x9, [x29, #-80]
  44e880:	subs	x8, x8, x9
  44e884:	str	w8, [sp, #92]
  44e888:	b	44e890 <ferror@plt+0x4cb60>
  44e88c:	str	wzr, [sp, #92]
  44e890:	ldr	w8, [sp, #92]
  44e894:	cbz	w8, 44e8a4 <ferror@plt+0x4cb74>
  44e898:	ldr	w8, [sp, #92]
  44e89c:	cmp	w8, #0x8
  44e8a0:	b.ls	44e8ac <ferror@plt+0x4cb7c>  // b.plast
  44e8a4:	stur	xzr, [x29, #-96]
  44e8a8:	b	44e8c4 <ferror@plt+0x4cb94>
  44e8ac:	ldr	x8, [sp, #64]
  44e8b0:	ldr	x9, [x8]
  44e8b4:	ldur	x0, [x29, #-80]
  44e8b8:	ldr	w1, [sp, #92]
  44e8bc:	blr	x9
  44e8c0:	stur	x0, [x29, #-96]
  44e8c4:	ldurb	w8, [x29, #-105]
  44e8c8:	ldur	x9, [x29, #-80]
  44e8cc:	mov	w0, w8
  44e8d0:	sxtw	x10, w0
  44e8d4:	add	x9, x9, x10
  44e8d8:	stur	x9, [x29, #-80]
  44e8dc:	ldurb	w8, [x29, #-105]
  44e8e0:	str	w8, [sp, #88]
  44e8e4:	ldr	w8, [sp, #88]
  44e8e8:	mov	w9, w8
  44e8ec:	mov	x10, #0x8                   	// #8
  44e8f0:	cmp	x10, x9
  44e8f4:	b.cs	44e928 <ferror@plt+0x4cbf8>  // b.hs, b.nlast
  44e8f8:	ldr	w8, [sp, #88]
  44e8fc:	mov	w2, w8
  44e900:	ldr	x0, [sp, #80]
  44e904:	ldr	x1, [sp, #72]
  44e908:	bl	4018e0 <ngettext@plt>
  44e90c:	ldr	w1, [sp, #88]
  44e910:	mov	w8, #0x8                   	// #8
  44e914:	mov	w2, w8
  44e918:	str	w8, [sp]
  44e91c:	bl	4711a8 <error@@Base>
  44e920:	ldr	w8, [sp]
  44e924:	str	w8, [sp, #88]
  44e928:	ldur	x8, [x29, #-80]
  44e92c:	ldr	w9, [sp, #88]
  44e930:	mov	w10, w9
  44e934:	add	x8, x8, x10
  44e938:	ldur	x10, [x29, #-32]
  44e93c:	cmp	x8, x10
  44e940:	b.cc	44e96c <ferror@plt+0x4cc3c>  // b.lo, b.ul, b.last
  44e944:	ldur	x8, [x29, #-80]
  44e948:	ldur	x9, [x29, #-32]
  44e94c:	cmp	x8, x9
  44e950:	b.cs	44e968 <ferror@plt+0x4cc38>  // b.hs, b.nlast
  44e954:	ldur	x8, [x29, #-32]
  44e958:	ldur	x9, [x29, #-80]
  44e95c:	subs	x8, x8, x9
  44e960:	str	w8, [sp, #88]
  44e964:	b	44e96c <ferror@plt+0x4cc3c>
  44e968:	str	wzr, [sp, #88]
  44e96c:	ldr	w8, [sp, #88]
  44e970:	cbz	w8, 44e980 <ferror@plt+0x4cc50>
  44e974:	ldr	w8, [sp, #88]
  44e978:	cmp	w8, #0x8
  44e97c:	b.ls	44e988 <ferror@plt+0x4cc58>  // b.plast
  44e980:	stur	xzr, [x29, #-88]
  44e984:	b	44e9a0 <ferror@plt+0x4cc70>
  44e988:	ldr	x8, [sp, #64]
  44e98c:	ldr	x9, [x8]
  44e990:	ldur	x0, [x29, #-80]
  44e994:	ldr	w1, [sp, #88]
  44e998:	blr	x9
  44e99c:	stur	x0, [x29, #-88]
  44e9a0:	ldurb	w8, [x29, #-105]
  44e9a4:	ldur	x9, [x29, #-80]
  44e9a8:	mov	w0, w8
  44e9ac:	sxtw	x10, w0
  44e9b0:	add	x9, x9, x10
  44e9b4:	stur	x9, [x29, #-80]
  44e9b8:	adrp	x0, 485000 <warn@@Base+0x13d44>
  44e9bc:	add	x0, x0, #0x2d6
  44e9c0:	bl	401ca0 <printf@plt>
  44e9c4:	ldur	x8, [x29, #-96]
  44e9c8:	ldurb	w1, [x29, #-105]
  44e9cc:	mov	x0, x8
  44e9d0:	bl	466300 <ferror@plt+0x645d0>
  44e9d4:	ldur	x0, [x29, #-88]
  44e9d8:	ldurb	w1, [x29, #-105]
  44e9dc:	bl	466300 <ferror@plt+0x645d0>
  44e9e0:	mov	w0, #0xa                   	// #10
  44e9e4:	bl	401cd0 <putchar@plt>
  44e9e8:	b	44e7d8 <ferror@plt+0x4caa8>
  44e9ec:	b	44dfb4 <ferror@plt+0x4c284>
  44e9f0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  44e9f4:	add	x0, x0, #0xd8f
  44e9f8:	bl	401ca0 <printf@plt>
  44e9fc:	mov	w8, #0x1                   	// #1
  44ea00:	mov	w0, w8
  44ea04:	ldp	x29, x30, [sp, #240]
  44ea08:	add	sp, sp, #0x100
  44ea0c:	ret
  44ea10:	stp	x29, x30, [sp, #-32]!
  44ea14:	str	x28, [sp, #16]
  44ea18:	mov	x29, sp
  44ea1c:	sub	sp, sp, #0x710
  44ea20:	mov	x8, xzr
  44ea24:	adrp	x9, 484000 <warn@@Base+0x12d44>
  44ea28:	add	x9, x9, #0xe92
  44ea2c:	mov	w10, wzr
  44ea30:	adrp	x11, 4a3000 <warn@@Base+0x31d44>
  44ea34:	add	x11, x11, #0x7d5
  44ea38:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ea3c:	add	x12, x12, #0x544
  44ea40:	adrp	x13, 4a1000 <warn@@Base+0x2fd44>
  44ea44:	add	x13, x13, #0x2b3
  44ea48:	adrp	x14, 4a1000 <warn@@Base+0x2fd44>
  44ea4c:	add	x14, x14, #0x2fb
  44ea50:	adrp	x15, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ea54:	add	x15, x15, #0x578
  44ea58:	adrp	x16, 4a3000 <warn@@Base+0x31d44>
  44ea5c:	add	x16, x16, #0x939
  44ea60:	adrp	x17, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ea64:	add	x17, x17, #0x3a8
  44ea68:	adrp	x18, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  44ea6c:	add	x18, x18, #0x560
  44ea70:	adrp	x2, 497000 <warn@@Base+0x25d44>
  44ea74:	add	x2, x2, #0xcb6
  44ea78:	stur	x0, [x29, #-8]
  44ea7c:	stur	x1, [x29, #-16]
  44ea80:	ldur	x0, [x29, #-8]
  44ea84:	ldr	x0, [x0, #32]
  44ea88:	stur	x0, [x29, #-24]
  44ea8c:	ldur	x0, [x29, #-24]
  44ea90:	ldur	x1, [x29, #-8]
  44ea94:	ldr	x1, [x1, #48]
  44ea98:	add	x0, x0, x1
  44ea9c:	stur	x0, [x29, #-32]
  44eaa0:	ldur	x0, [x29, #-24]
  44eaa4:	stur	x0, [x29, #-40]
  44eaa8:	stur	x8, [x29, #-48]
  44eaac:	stur	x8, [x29, #-56]
  44eab0:	stur	x8, [x29, #-64]
  44eab4:	ldur	x8, [x29, #-8]
  44eab8:	ldr	x0, [x8, #16]
  44eabc:	mov	x1, x9
  44eac0:	str	w10, [sp, #668]
  44eac4:	str	x11, [sp, #656]
  44eac8:	str	x12, [sp, #648]
  44eacc:	str	x13, [sp, #640]
  44ead0:	str	x14, [sp, #632]
  44ead4:	str	x15, [sp, #624]
  44ead8:	str	x16, [sp, #616]
  44eadc:	str	x17, [sp, #608]
  44eae0:	str	x18, [sp, #600]
  44eae4:	str	x2, [sp, #592]
  44eae8:	bl	401bb0 <strcmp@plt>
  44eaec:	cmp	w0, #0x0
  44eaf0:	cset	w10, eq  // eq = none
  44eaf4:	and	w10, w10, #0x1
  44eaf8:	stur	w10, [x29, #-76]
  44eafc:	stur	wzr, [x29, #-80]
  44eb00:	ldr	x0, [sp, #656]
  44eb04:	bl	401cf0 <gettext@plt>
  44eb08:	stur	x0, [x29, #-88]
  44eb0c:	ldr	x8, [sp, #648]
  44eb10:	ldr	w10, [x8]
  44eb14:	stur	w10, [x29, #-92]
  44eb18:	ldur	x0, [x29, #-8]
  44eb1c:	ldr	w1, [sp, #668]
  44eb20:	bl	45d6a8 <ferror@plt+0x5b978>
  44eb24:	ldur	x8, [x29, #-24]
  44eb28:	ldur	x9, [x29, #-32]
  44eb2c:	cmp	x8, x9
  44eb30:	b.cs	452cf8 <ferror@plt+0x50fc8>  // b.hs, b.nlast
  44eb34:	mov	w8, #0x1                   	// #1
  44eb38:	stur	w8, [x29, #-148]
  44eb3c:	mov	x9, xzr
  44eb40:	stur	x9, [x29, #-160]
  44eb44:	stur	xzr, [x29, #-168]
  44eb48:	ldur	w8, [x29, #-92]
  44eb4c:	stur	w8, [x29, #-172]
  44eb50:	ldur	x9, [x29, #-24]
  44eb54:	stur	x9, [x29, #-104]
  44eb58:	mov	w8, #0x4                   	// #4
  44eb5c:	stur	w8, [x29, #-188]
  44eb60:	ldur	w8, [x29, #-188]
  44eb64:	mov	w9, w8
  44eb68:	mov	x10, #0x8                   	// #8
  44eb6c:	cmp	x10, x9
  44eb70:	b.cs	44eba4 <ferror@plt+0x4ce74>  // b.hs, b.nlast
  44eb74:	ldur	w8, [x29, #-188]
  44eb78:	mov	w2, w8
  44eb7c:	ldr	x0, [sp, #640]
  44eb80:	ldr	x1, [sp, #632]
  44eb84:	bl	4018e0 <ngettext@plt>
  44eb88:	ldur	w1, [x29, #-188]
  44eb8c:	mov	w8, #0x8                   	// #8
  44eb90:	mov	w2, w8
  44eb94:	str	w8, [sp, #588]
  44eb98:	bl	4711a8 <error@@Base>
  44eb9c:	ldr	w8, [sp, #588]
  44eba0:	stur	w8, [x29, #-188]
  44eba4:	ldur	x8, [x29, #-24]
  44eba8:	ldur	w9, [x29, #-188]
  44ebac:	mov	w10, w9
  44ebb0:	add	x8, x8, x10
  44ebb4:	ldur	x10, [x29, #-32]
  44ebb8:	cmp	x8, x10
  44ebbc:	b.cc	44ebe8 <ferror@plt+0x4ceb8>  // b.lo, b.ul, b.last
  44ebc0:	ldur	x8, [x29, #-24]
  44ebc4:	ldur	x9, [x29, #-32]
  44ebc8:	cmp	x8, x9
  44ebcc:	b.cs	44ebe4 <ferror@plt+0x4ceb4>  // b.hs, b.nlast
  44ebd0:	ldur	x8, [x29, #-32]
  44ebd4:	ldur	x9, [x29, #-24]
  44ebd8:	subs	x8, x8, x9
  44ebdc:	stur	w8, [x29, #-188]
  44ebe0:	b	44ebe8 <ferror@plt+0x4ceb8>
  44ebe4:	stur	wzr, [x29, #-188]
  44ebe8:	ldur	w8, [x29, #-188]
  44ebec:	cbz	w8, 44ebfc <ferror@plt+0x4cecc>
  44ebf0:	ldur	w8, [x29, #-188]
  44ebf4:	cmp	w8, #0x8
  44ebf8:	b.ls	44ec04 <ferror@plt+0x4ced4>  // b.plast
  44ebfc:	stur	xzr, [x29, #-120]
  44ec00:	b	44ec1c <ferror@plt+0x4ceec>
  44ec04:	ldr	x8, [sp, #624]
  44ec08:	ldr	x9, [x8]
  44ec0c:	ldur	x0, [x29, #-24]
  44ec10:	ldur	w1, [x29, #-188]
  44ec14:	blr	x9
  44ec18:	stur	x0, [x29, #-120]
  44ec1c:	ldur	x8, [x29, #-24]
  44ec20:	add	x8, x8, #0x4
  44ec24:	stur	x8, [x29, #-24]
  44ec28:	ldur	x8, [x29, #-120]
  44ec2c:	cbnz	x8, 44ec94 <ferror@plt+0x4cf64>
  44ec30:	ldur	x8, [x29, #-104]
  44ec34:	ldur	x9, [x29, #-40]
  44ec38:	subs	x1, x8, x9
  44ec3c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44ec40:	add	x0, x0, #0x7e4
  44ec44:	bl	401ca0 <printf@plt>
  44ec48:	ldur	x8, [x29, #-24]
  44ec4c:	ldur	x9, [x29, #-32]
  44ec50:	mov	w10, #0x0                   	// #0
  44ec54:	cmp	x8, x9
  44ec58:	str	w10, [sp, #584]
  44ec5c:	b.cs	44ec74 <ferror@plt+0x4cf44>  // b.hs, b.nlast
  44ec60:	ldur	x8, [x29, #-24]
  44ec64:	ldrb	w9, [x8]
  44ec68:	cmp	w9, #0x0
  44ec6c:	cset	w9, eq  // eq = none
  44ec70:	str	w9, [sp, #584]
  44ec74:	ldr	w8, [sp, #584]
  44ec78:	tbnz	w8, #0, 44ec80 <ferror@plt+0x4cf50>
  44ec7c:	b	44ec90 <ferror@plt+0x4cf60>
  44ec80:	ldur	x8, [x29, #-24]
  44ec84:	add	x8, x8, #0x1
  44ec88:	stur	x8, [x29, #-24]
  44ec8c:	b	44ec48 <ferror@plt+0x4cf18>
  44ec90:	b	44eb24 <ferror@plt+0x4cdf4>
  44ec94:	ldur	x8, [x29, #-120]
  44ec98:	mov	x9, #0xffffffff            	// #4294967295
  44ec9c:	cmp	x8, x9
  44eca0:	b.ne	44ed88 <ferror@plt+0x4d058>  // b.any
  44eca4:	mov	w8, #0x8                   	// #8
  44eca8:	stur	w8, [x29, #-192]
  44ecac:	ldur	w8, [x29, #-192]
  44ecb0:	mov	w9, w8
  44ecb4:	mov	x10, #0x8                   	// #8
  44ecb8:	cmp	x10, x9
  44ecbc:	b.cs	44ecf0 <ferror@plt+0x4cfc0>  // b.hs, b.nlast
  44ecc0:	ldur	w8, [x29, #-192]
  44ecc4:	mov	w2, w8
  44ecc8:	ldr	x0, [sp, #640]
  44eccc:	ldr	x1, [sp, #632]
  44ecd0:	bl	4018e0 <ngettext@plt>
  44ecd4:	ldur	w1, [x29, #-192]
  44ecd8:	mov	w8, #0x8                   	// #8
  44ecdc:	mov	w2, w8
  44ece0:	str	w8, [sp, #580]
  44ece4:	bl	4711a8 <error@@Base>
  44ece8:	ldr	w8, [sp, #580]
  44ecec:	stur	w8, [x29, #-192]
  44ecf0:	ldur	x8, [x29, #-24]
  44ecf4:	ldur	w9, [x29, #-192]
  44ecf8:	mov	w10, w9
  44ecfc:	add	x8, x8, x10
  44ed00:	ldur	x10, [x29, #-32]
  44ed04:	cmp	x8, x10
  44ed08:	b.cc	44ed34 <ferror@plt+0x4d004>  // b.lo, b.ul, b.last
  44ed0c:	ldur	x8, [x29, #-24]
  44ed10:	ldur	x9, [x29, #-32]
  44ed14:	cmp	x8, x9
  44ed18:	b.cs	44ed30 <ferror@plt+0x4d000>  // b.hs, b.nlast
  44ed1c:	ldur	x8, [x29, #-32]
  44ed20:	ldur	x9, [x29, #-24]
  44ed24:	subs	x8, x8, x9
  44ed28:	stur	w8, [x29, #-192]
  44ed2c:	b	44ed34 <ferror@plt+0x4d004>
  44ed30:	stur	wzr, [x29, #-192]
  44ed34:	ldur	w8, [x29, #-192]
  44ed38:	cbz	w8, 44ed48 <ferror@plt+0x4d018>
  44ed3c:	ldur	w8, [x29, #-192]
  44ed40:	cmp	w8, #0x8
  44ed44:	b.ls	44ed50 <ferror@plt+0x4d020>  // b.plast
  44ed48:	stur	xzr, [x29, #-120]
  44ed4c:	b	44ed68 <ferror@plt+0x4d038>
  44ed50:	ldr	x8, [sp, #624]
  44ed54:	ldr	x9, [x8]
  44ed58:	ldur	x0, [x29, #-24]
  44ed5c:	ldur	w1, [x29, #-192]
  44ed60:	blr	x9
  44ed64:	stur	x0, [x29, #-120]
  44ed68:	ldur	x8, [x29, #-24]
  44ed6c:	add	x8, x8, #0x8
  44ed70:	stur	x8, [x29, #-24]
  44ed74:	mov	w8, #0x8                   	// #8
  44ed78:	stur	w8, [x29, #-176]
  44ed7c:	mov	w8, #0xc                   	// #12
  44ed80:	stur	w8, [x29, #-180]
  44ed84:	b	44ed94 <ferror@plt+0x4d064>
  44ed88:	mov	w8, #0x4                   	// #4
  44ed8c:	stur	w8, [x29, #-176]
  44ed90:	stur	w8, [x29, #-180]
  44ed94:	ldur	x8, [x29, #-104]
  44ed98:	ldur	x9, [x29, #-120]
  44ed9c:	add	x8, x8, x9
  44eda0:	ldur	w10, [x29, #-180]
  44eda4:	mov	w9, w10
  44eda8:	add	x8, x8, x9
  44edac:	stur	x8, [x29, #-112]
  44edb0:	ldur	x8, [x29, #-112]
  44edb4:	ldur	x9, [x29, #-32]
  44edb8:	cmp	x8, x9
  44edbc:	b.hi	44edd0 <ferror@plt+0x4d0a0>  // b.pmore
  44edc0:	ldur	x8, [x29, #-112]
  44edc4:	ldur	x9, [x29, #-24]
  44edc8:	cmp	x8, x9
  44edcc:	b.cs	44ee10 <ferror@plt+0x4d0e0>  // b.hs, b.nlast
  44edd0:	ldur	x1, [x29, #-120]
  44edd4:	ldur	w2, [x29, #-176]
  44edd8:	mov	x8, xzr
  44eddc:	mov	x0, x8
  44ede0:	bl	45e158 <ferror@plt+0x5c428>
  44ede4:	ldur	x8, [x29, #-104]
  44ede8:	ldur	x9, [x29, #-40]
  44edec:	subs	x2, x8, x9
  44edf0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44edf4:	add	x8, x8, #0x7fd
  44edf8:	str	x0, [sp, #568]
  44edfc:	mov	x0, x8
  44ee00:	ldr	x1, [sp, #568]
  44ee04:	bl	4712bc <warn@@Base>
  44ee08:	ldur	x8, [x29, #-32]
  44ee0c:	stur	x8, [x29, #-112]
  44ee10:	ldur	w8, [x29, #-176]
  44ee14:	stur	w8, [x29, #-196]
  44ee18:	ldur	w8, [x29, #-196]
  44ee1c:	mov	w9, w8
  44ee20:	mov	x10, #0x8                   	// #8
  44ee24:	cmp	x10, x9
  44ee28:	b.cs	44ee5c <ferror@plt+0x4d12c>  // b.hs, b.nlast
  44ee2c:	ldur	w8, [x29, #-196]
  44ee30:	mov	w2, w8
  44ee34:	ldr	x0, [sp, #640]
  44ee38:	ldr	x1, [sp, #632]
  44ee3c:	bl	4018e0 <ngettext@plt>
  44ee40:	ldur	w1, [x29, #-196]
  44ee44:	mov	w8, #0x8                   	// #8
  44ee48:	mov	w2, w8
  44ee4c:	str	w8, [sp, #564]
  44ee50:	bl	4711a8 <error@@Base>
  44ee54:	ldr	w8, [sp, #564]
  44ee58:	stur	w8, [x29, #-196]
  44ee5c:	ldur	x8, [x29, #-24]
  44ee60:	ldur	w9, [x29, #-196]
  44ee64:	mov	w10, w9
  44ee68:	add	x8, x8, x10
  44ee6c:	ldur	x10, [x29, #-32]
  44ee70:	cmp	x8, x10
  44ee74:	b.cc	44eea0 <ferror@plt+0x4d170>  // b.lo, b.ul, b.last
  44ee78:	ldur	x8, [x29, #-24]
  44ee7c:	ldur	x9, [x29, #-32]
  44ee80:	cmp	x8, x9
  44ee84:	b.cs	44ee9c <ferror@plt+0x4d16c>  // b.hs, b.nlast
  44ee88:	ldur	x8, [x29, #-32]
  44ee8c:	ldur	x9, [x29, #-24]
  44ee90:	subs	x8, x8, x9
  44ee94:	stur	w8, [x29, #-196]
  44ee98:	b	44eea0 <ferror@plt+0x4d170>
  44ee9c:	stur	wzr, [x29, #-196]
  44eea0:	ldur	w8, [x29, #-196]
  44eea4:	cbz	w8, 44eeb4 <ferror@plt+0x4d184>
  44eea8:	ldur	w8, [x29, #-196]
  44eeac:	cmp	w8, #0x8
  44eeb0:	b.ls	44eebc <ferror@plt+0x4d18c>  // b.plast
  44eeb4:	stur	xzr, [x29, #-128]
  44eeb8:	b	44eed4 <ferror@plt+0x4d1a4>
  44eebc:	ldr	x8, [sp, #624]
  44eec0:	ldr	x9, [x8]
  44eec4:	ldur	x0, [x29, #-24]
  44eec8:	ldur	w1, [x29, #-196]
  44eecc:	blr	x9
  44eed0:	stur	x0, [x29, #-128]
  44eed4:	ldur	w8, [x29, #-176]
  44eed8:	mov	w9, w8
  44eedc:	ldur	x10, [x29, #-24]
  44eee0:	add	x9, x10, x9
  44eee4:	stur	x9, [x29, #-24]
  44eee8:	ldur	w8, [x29, #-76]
  44eeec:	cbz	w8, 44eefc <ferror@plt+0x4d1cc>
  44eef0:	ldur	x8, [x29, #-128]
  44eef4:	cbz	x8, 44ef34 <ferror@plt+0x4d204>
  44eef8:	b	44f158 <ferror@plt+0x4d428>
  44eefc:	ldur	w8, [x29, #-176]
  44ef00:	cmp	w8, #0x4
  44ef04:	b.ne	44ef18 <ferror@plt+0x4d1e8>  // b.any
  44ef08:	ldur	x8, [x29, #-128]
  44ef0c:	mov	x9, #0xffffffff            	// #4294967295
  44ef10:	cmp	x8, x9
  44ef14:	b.eq	44ef34 <ferror@plt+0x4d204>  // b.none
  44ef18:	ldur	w8, [x29, #-176]
  44ef1c:	cmp	w8, #0x8
  44ef20:	b.ne	44f158 <ferror@plt+0x4d428>  // b.any
  44ef24:	ldur	x8, [x29, #-128]
  44ef28:	mov	x9, #0xffffffffffffffff    	// #-1
  44ef2c:	cmp	x8, x9
  44ef30:	b.ne	44f158 <ferror@plt+0x4d428>  // b.any
  44ef34:	ldur	x0, [x29, #-24]
  44ef38:	ldur	x1, [x29, #-32]
  44ef3c:	sub	x2, x29, #0x90
  44ef40:	sub	x3, x29, #0xc8
  44ef44:	sub	x4, x29, #0xa8
  44ef48:	sub	x5, x29, #0xa0
  44ef4c:	bl	4666b4 <ferror@plt+0x64984>
  44ef50:	stur	x0, [x29, #-24]
  44ef54:	ldur	x8, [x29, #-144]
  44ef58:	cbnz	x8, 44ef60 <ferror@plt+0x4d230>
  44ef5c:	b	452cf8 <ferror@plt+0x50fc8>
  44ef60:	ldur	x8, [x29, #-144]
  44ef64:	stur	x8, [x29, #-136]
  44ef68:	ldur	x8, [x29, #-48]
  44ef6c:	ldur	x9, [x29, #-136]
  44ef70:	str	x8, [x9]
  44ef74:	ldur	x8, [x29, #-136]
  44ef78:	stur	x8, [x29, #-48]
  44ef7c:	ldur	x8, [x29, #-104]
  44ef80:	ldur	x9, [x29, #-136]
  44ef84:	str	x8, [x9, #8]
  44ef88:	ldur	w10, [x29, #-80]
  44ef8c:	cmp	w10, #0x0
  44ef90:	cset	w10, ls  // ls = plast
  44ef94:	tbnz	w10, #0, 44efa8 <ferror@plt+0x4d278>
  44ef98:	ldur	w8, [x29, #-80]
  44ef9c:	subs	w8, w8, #0x1
  44efa0:	str	w8, [sp, #560]
  44efa4:	b	44efb0 <ferror@plt+0x4d280>
  44efa8:	mov	w8, wzr
  44efac:	str	w8, [sp, #560]
  44efb0:	ldr	w8, [sp, #560]
  44efb4:	stur	w8, [x29, #-204]
  44efb8:	ldur	w8, [x29, #-204]
  44efbc:	ldur	x9, [x29, #-136]
  44efc0:	ldr	w10, [x9, #88]
  44efc4:	cmp	w8, w10
  44efc8:	b.cs	44efd8 <ferror@plt+0x4d2a8>  // b.hs, b.nlast
  44efcc:	ldur	x8, [x29, #-136]
  44efd0:	ldr	w9, [x8, #88]
  44efd4:	stur	w9, [x29, #-204]
  44efd8:	ldur	x0, [x29, #-136]
  44efdc:	ldur	w1, [x29, #-204]
  44efe0:	bl	466f5c <ferror@plt+0x6522c>
  44efe4:	cmp	w0, #0x0
  44efe8:	cset	w8, ge  // ge = tcont
  44efec:	tbnz	w8, #0, 44eff4 <ferror@plt+0x4d2c4>
  44eff0:	b	452cf8 <ferror@plt+0x50fc8>
  44eff4:	ldur	x8, [x29, #-136]
  44eff8:	ldrb	w9, [x8, #92]
  44effc:	cbz	w9, 44f010 <ferror@plt+0x4d2e0>
  44f000:	ldur	x8, [x29, #-136]
  44f004:	ldrb	w0, [x8, #92]
  44f008:	bl	466354 <ferror@plt+0x64624>
  44f00c:	stur	w0, [x29, #-172]
  44f010:	ldur	x8, [x29, #-104]
  44f014:	ldur	x9, [x29, #-40]
  44f018:	subs	x1, x8, x9
  44f01c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f020:	add	x0, x0, #0x823
  44f024:	bl	401ca0 <printf@plt>
  44f028:	ldur	x8, [x29, #-120]
  44f02c:	ldur	x9, [x29, #-136]
  44f030:	ldrb	w1, [x9, #94]
  44f034:	mov	x0, x8
  44f038:	bl	466300 <ferror@plt+0x645d0>
  44f03c:	ldur	x0, [x29, #-128]
  44f040:	ldur	w1, [x29, #-176]
  44f044:	bl	466300 <ferror@plt+0x645d0>
  44f048:	ldr	x8, [sp, #600]
  44f04c:	ldr	w10, [x8]
  44f050:	cbz	w10, 44f084 <ferror@plt+0x4d354>
  44f054:	ldur	x8, [x29, #-136]
  44f058:	ldr	x1, [x8, #40]
  44f05c:	ldur	x8, [x29, #-136]
  44f060:	ldr	w2, [x8, #48]
  44f064:	ldur	x8, [x29, #-136]
  44f068:	ldr	w3, [x8, #52]
  44f06c:	ldur	x8, [x29, #-136]
  44f070:	ldr	w4, [x8, #88]
  44f074:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f078:	add	x0, x0, #0x82b
  44f07c:	bl	401ca0 <printf@plt>
  44f080:	b	44f154 <ferror@plt+0x4d424>
  44f084:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f088:	add	x0, x0, #0x847
  44f08c:	bl	401ca0 <printf@plt>
  44f090:	ldur	w1, [x29, #-200]
  44f094:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44f098:	add	x8, x8, #0x84c
  44f09c:	mov	x0, x8
  44f0a0:	bl	401ca0 <printf@plt>
  44f0a4:	ldur	x8, [x29, #-136]
  44f0a8:	ldr	x1, [x8, #40]
  44f0ac:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44f0b0:	add	x8, x8, #0x869
  44f0b4:	mov	x0, x8
  44f0b8:	bl	401ca0 <printf@plt>
  44f0bc:	ldur	w9, [x29, #-200]
  44f0c0:	cmp	w9, #0x4
  44f0c4:	b.lt	44f0f4 <ferror@plt+0x4d3c4>  // b.tstop
  44f0c8:	ldur	x8, [x29, #-136]
  44f0cc:	ldrb	w1, [x8, #94]
  44f0d0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f0d4:	add	x0, x0, #0x888
  44f0d8:	bl	401ca0 <printf@plt>
  44f0dc:	ldur	x8, [x29, #-136]
  44f0e0:	ldrb	w1, [x8, #95]
  44f0e4:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44f0e8:	add	x8, x8, #0x8a5
  44f0ec:	mov	x0, x8
  44f0f0:	bl	401ca0 <printf@plt>
  44f0f4:	ldur	x8, [x29, #-136]
  44f0f8:	ldr	w1, [x8, #48]
  44f0fc:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f100:	add	x0, x0, #0x8c2
  44f104:	bl	401ca0 <printf@plt>
  44f108:	ldur	x8, [x29, #-136]
  44f10c:	ldr	w1, [x8, #52]
  44f110:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44f114:	add	x8, x8, #0x8df
  44f118:	mov	x0, x8
  44f11c:	bl	401ca0 <printf@plt>
  44f120:	ldur	x8, [x29, #-136]
  44f124:	ldr	w1, [x8, #88]
  44f128:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44f12c:	add	x8, x8, #0x8fc
  44f130:	mov	x0, x8
  44f134:	bl	401ca0 <printf@plt>
  44f138:	ldur	x8, [x29, #-168]
  44f13c:	cbz	x8, 44f14c <ferror@plt+0x4d41c>
  44f140:	ldur	x0, [x29, #-160]
  44f144:	ldur	x1, [x29, #-168]
  44f148:	bl	467148 <ferror@plt+0x65418>
  44f14c:	mov	w0, #0xa                   	// #10
  44f150:	bl	401cd0 <putchar@plt>
  44f154:	b	44fd5c <ferror@plt+0x4e02c>
  44f158:	ldur	w8, [x29, #-76]
  44f15c:	cbz	w8, 44f1b4 <ferror@plt+0x4d484>
  44f160:	ldur	w8, [x29, #-176]
  44f164:	mov	w9, #0x8                   	// #8
  44f168:	mul	w8, w8, w9
  44f16c:	subs	w8, w8, #0x1
  44f170:	mov	x10, #0x1                   	// #1
  44f174:	mov	w11, w8
  44f178:	lsl	x10, x10, x11
  44f17c:	stur	x10, [x29, #-232]
  44f180:	ldur	x10, [x29, #-24]
  44f184:	mov	x11, #0xfffffffffffffffc    	// #-4
  44f188:	add	x10, x10, x11
  44f18c:	ldur	x11, [x29, #-128]
  44f190:	ldur	x12, [x29, #-232]
  44f194:	eor	x11, x11, x12
  44f198:	ldur	x12, [x29, #-232]
  44f19c:	subs	x11, x11, x12
  44f1a0:	mov	x12, xzr
  44f1a4:	subs	x11, x12, x11
  44f1a8:	add	x10, x10, x11
  44f1ac:	stur	x10, [x29, #-216]
  44f1b0:	b	44f1c4 <ferror@plt+0x4d494>
  44f1b4:	ldur	x8, [x29, #-40]
  44f1b8:	ldur	x9, [x29, #-128]
  44f1bc:	add	x8, x8, x9
  44f1c0:	stur	x8, [x29, #-216]
  44f1c4:	ldur	x8, [x29, #-216]
  44f1c8:	ldur	x9, [x29, #-104]
  44f1cc:	cmp	x8, x9
  44f1d0:	b.hi	44f210 <ferror@plt+0x4d4e0>  // b.pmore
  44f1d4:	ldur	x8, [x29, #-48]
  44f1d8:	stur	x8, [x29, #-144]
  44f1dc:	ldur	x8, [x29, #-144]
  44f1e0:	cbz	x8, 44f20c <ferror@plt+0x4d4dc>
  44f1e4:	ldur	x8, [x29, #-144]
  44f1e8:	ldr	x8, [x8, #8]
  44f1ec:	ldur	x9, [x29, #-216]
  44f1f0:	cmp	x8, x9
  44f1f4:	b.ne	44f1fc <ferror@plt+0x4d4cc>  // b.any
  44f1f8:	b	44f20c <ferror@plt+0x4d4dc>
  44f1fc:	ldur	x8, [x29, #-144]
  44f200:	ldr	x8, [x8]
  44f204:	stur	x8, [x29, #-144]
  44f208:	b	44f1dc <ferror@plt+0x4d4ac>
  44f20c:	b	44f630 <ferror@plt+0x4d900>
  44f210:	ldur	x8, [x29, #-56]
  44f214:	stur	x8, [x29, #-144]
  44f218:	ldur	x8, [x29, #-144]
  44f21c:	cbz	x8, 44f248 <ferror@plt+0x4d518>
  44f220:	ldur	x8, [x29, #-144]
  44f224:	ldr	x8, [x8, #8]
  44f228:	ldur	x9, [x29, #-216]
  44f22c:	cmp	x8, x9
  44f230:	b.ne	44f238 <ferror@plt+0x4d508>  // b.any
  44f234:	b	44f248 <ferror@plt+0x4d518>
  44f238:	ldur	x8, [x29, #-144]
  44f23c:	ldr	x8, [x8]
  44f240:	stur	x8, [x29, #-144]
  44f244:	b	44f218 <ferror@plt+0x4d4e8>
  44f248:	ldur	x8, [x29, #-144]
  44f24c:	cbnz	x8, 44f630 <ferror@plt+0x4d900>
  44f250:	ldur	x8, [x29, #-216]
  44f254:	stur	x8, [x29, #-248]
  44f258:	mov	w9, #0x4                   	// #4
  44f25c:	stur	w9, [x29, #-236]
  44f260:	mov	w8, #0x4                   	// #4
  44f264:	stur	w8, [x29, #-252]
  44f268:	ldur	w8, [x29, #-252]
  44f26c:	mov	w9, w8
  44f270:	mov	x10, #0x8                   	// #8
  44f274:	cmp	x10, x9
  44f278:	b.cs	44f2ac <ferror@plt+0x4d57c>  // b.hs, b.nlast
  44f27c:	ldur	w8, [x29, #-252]
  44f280:	mov	w2, w8
  44f284:	ldr	x0, [sp, #640]
  44f288:	ldr	x1, [sp, #632]
  44f28c:	bl	4018e0 <ngettext@plt>
  44f290:	ldur	w1, [x29, #-252]
  44f294:	mov	w8, #0x8                   	// #8
  44f298:	mov	w2, w8
  44f29c:	str	w8, [sp, #556]
  44f2a0:	bl	4711a8 <error@@Base>
  44f2a4:	ldr	w8, [sp, #556]
  44f2a8:	stur	w8, [x29, #-252]
  44f2ac:	ldur	x8, [x29, #-248]
  44f2b0:	ldur	w9, [x29, #-252]
  44f2b4:	mov	w10, w9
  44f2b8:	add	x8, x8, x10
  44f2bc:	ldur	x10, [x29, #-32]
  44f2c0:	cmp	x8, x10
  44f2c4:	b.cc	44f2f0 <ferror@plt+0x4d5c0>  // b.lo, b.ul, b.last
  44f2c8:	ldur	x8, [x29, #-248]
  44f2cc:	ldur	x9, [x29, #-32]
  44f2d0:	cmp	x8, x9
  44f2d4:	b.cs	44f2ec <ferror@plt+0x4d5bc>  // b.hs, b.nlast
  44f2d8:	ldur	x8, [x29, #-32]
  44f2dc:	ldur	x9, [x29, #-248]
  44f2e0:	subs	x8, x8, x9
  44f2e4:	stur	w8, [x29, #-252]
  44f2e8:	b	44f2f0 <ferror@plt+0x4d5c0>
  44f2ec:	stur	wzr, [x29, #-252]
  44f2f0:	ldur	w8, [x29, #-252]
  44f2f4:	cbz	w8, 44f304 <ferror@plt+0x4d5d4>
  44f2f8:	ldur	w8, [x29, #-252]
  44f2fc:	cmp	w8, #0x8
  44f300:	b.ls	44f30c <ferror@plt+0x4d5dc>  // b.plast
  44f304:	stur	xzr, [x29, #-120]
  44f308:	b	44f324 <ferror@plt+0x4d5f4>
  44f30c:	ldr	x8, [sp, #624]
  44f310:	ldr	x9, [x8]
  44f314:	ldur	x0, [x29, #-248]
  44f318:	ldur	w1, [x29, #-252]
  44f31c:	blr	x9
  44f320:	stur	x0, [x29, #-120]
  44f324:	ldur	x8, [x29, #-248]
  44f328:	add	x8, x8, #0x4
  44f32c:	stur	x8, [x29, #-248]
  44f330:	ldur	x8, [x29, #-120]
  44f334:	mov	x9, #0xffffffff            	// #4294967295
  44f338:	cmp	x8, x9
  44f33c:	b.ne	44f418 <ferror@plt+0x4d6e8>  // b.any
  44f340:	mov	w8, #0x8                   	// #8
  44f344:	stur	w8, [x29, #-256]
  44f348:	ldur	w8, [x29, #-256]
  44f34c:	mov	w9, w8
  44f350:	mov	x10, #0x8                   	// #8
  44f354:	cmp	x10, x9
  44f358:	b.cs	44f38c <ferror@plt+0x4d65c>  // b.hs, b.nlast
  44f35c:	ldur	w8, [x29, #-256]
  44f360:	mov	w2, w8
  44f364:	ldr	x0, [sp, #640]
  44f368:	ldr	x1, [sp, #632]
  44f36c:	bl	4018e0 <ngettext@plt>
  44f370:	ldur	w1, [x29, #-256]
  44f374:	mov	w8, #0x8                   	// #8
  44f378:	mov	w2, w8
  44f37c:	str	w8, [sp, #552]
  44f380:	bl	4711a8 <error@@Base>
  44f384:	ldr	w8, [sp, #552]
  44f388:	stur	w8, [x29, #-256]
  44f38c:	ldur	x8, [x29, #-248]
  44f390:	ldur	w9, [x29, #-256]
  44f394:	mov	w10, w9
  44f398:	add	x8, x8, x10
  44f39c:	ldur	x10, [x29, #-32]
  44f3a0:	cmp	x8, x10
  44f3a4:	b.cc	44f3d0 <ferror@plt+0x4d6a0>  // b.lo, b.ul, b.last
  44f3a8:	ldur	x8, [x29, #-248]
  44f3ac:	ldur	x9, [x29, #-32]
  44f3b0:	cmp	x8, x9
  44f3b4:	b.cs	44f3cc <ferror@plt+0x4d69c>  // b.hs, b.nlast
  44f3b8:	ldur	x8, [x29, #-32]
  44f3bc:	ldur	x9, [x29, #-248]
  44f3c0:	subs	x8, x8, x9
  44f3c4:	stur	w8, [x29, #-256]
  44f3c8:	b	44f3d0 <ferror@plt+0x4d6a0>
  44f3cc:	stur	wzr, [x29, #-256]
  44f3d0:	ldur	w8, [x29, #-256]
  44f3d4:	cbz	w8, 44f3e4 <ferror@plt+0x4d6b4>
  44f3d8:	ldur	w8, [x29, #-256]
  44f3dc:	cmp	w8, #0x8
  44f3e0:	b.ls	44f3ec <ferror@plt+0x4d6bc>  // b.plast
  44f3e4:	stur	xzr, [x29, #-120]
  44f3e8:	b	44f404 <ferror@plt+0x4d6d4>
  44f3ec:	ldr	x8, [sp, #624]
  44f3f0:	ldr	x9, [x8]
  44f3f4:	ldur	x0, [x29, #-248]
  44f3f8:	ldur	w1, [x29, #-256]
  44f3fc:	blr	x9
  44f400:	stur	x0, [x29, #-120]
  44f404:	ldur	x8, [x29, #-248]
  44f408:	add	x8, x8, #0x8
  44f40c:	stur	x8, [x29, #-248]
  44f410:	mov	w8, #0x8                   	// #8
  44f414:	stur	w8, [x29, #-236]
  44f418:	ldur	x8, [x29, #-120]
  44f41c:	cbz	x8, 44f630 <ferror@plt+0x4d900>
  44f420:	ldur	w8, [x29, #-236]
  44f424:	str	w8, [sp, #1540]
  44f428:	ldr	w8, [sp, #1540]
  44f42c:	mov	w9, w8
  44f430:	mov	x10, #0x8                   	// #8
  44f434:	cmp	x10, x9
  44f438:	b.cs	44f46c <ferror@plt+0x4d73c>  // b.hs, b.nlast
  44f43c:	ldr	w8, [sp, #1540]
  44f440:	mov	w2, w8
  44f444:	ldr	x0, [sp, #640]
  44f448:	ldr	x1, [sp, #632]
  44f44c:	bl	4018e0 <ngettext@plt>
  44f450:	ldr	w1, [sp, #1540]
  44f454:	mov	w8, #0x8                   	// #8
  44f458:	mov	w2, w8
  44f45c:	str	w8, [sp, #548]
  44f460:	bl	4711a8 <error@@Base>
  44f464:	ldr	w8, [sp, #548]
  44f468:	str	w8, [sp, #1540]
  44f46c:	ldur	x8, [x29, #-248]
  44f470:	ldr	w9, [sp, #1540]
  44f474:	mov	w10, w9
  44f478:	add	x8, x8, x10
  44f47c:	ldur	x10, [x29, #-32]
  44f480:	cmp	x8, x10
  44f484:	b.cc	44f4b0 <ferror@plt+0x4d780>  // b.lo, b.ul, b.last
  44f488:	ldur	x8, [x29, #-248]
  44f48c:	ldur	x9, [x29, #-32]
  44f490:	cmp	x8, x9
  44f494:	b.cs	44f4ac <ferror@plt+0x4d77c>  // b.hs, b.nlast
  44f498:	ldur	x8, [x29, #-32]
  44f49c:	ldur	x9, [x29, #-248]
  44f4a0:	subs	x8, x8, x9
  44f4a4:	str	w8, [sp, #1540]
  44f4a8:	b	44f4b0 <ferror@plt+0x4d780>
  44f4ac:	str	wzr, [sp, #1540]
  44f4b0:	ldr	w8, [sp, #1540]
  44f4b4:	cbz	w8, 44f4c4 <ferror@plt+0x4d794>
  44f4b8:	ldr	w8, [sp, #1540]
  44f4bc:	cmp	w8, #0x8
  44f4c0:	b.ls	44f4cc <ferror@plt+0x4d79c>  // b.plast
  44f4c4:	str	xzr, [sp, #1544]
  44f4c8:	b	44f4e4 <ferror@plt+0x4d7b4>
  44f4cc:	ldr	x8, [sp, #624]
  44f4d0:	ldr	x9, [x8]
  44f4d4:	ldur	x0, [x29, #-248]
  44f4d8:	ldr	w1, [sp, #1540]
  44f4dc:	blr	x9
  44f4e0:	str	x0, [sp, #1544]
  44f4e4:	ldur	w8, [x29, #-236]
  44f4e8:	mov	w9, w8
  44f4ec:	ldur	x10, [x29, #-248]
  44f4f0:	add	x9, x10, x9
  44f4f4:	stur	x9, [x29, #-248]
  44f4f8:	ldur	w8, [x29, #-76]
  44f4fc:	cbz	w8, 44f50c <ferror@plt+0x4d7dc>
  44f500:	ldr	x8, [sp, #1544]
  44f504:	cbz	x8, 44f544 <ferror@plt+0x4d814>
  44f508:	b	44f630 <ferror@plt+0x4d900>
  44f50c:	ldur	w8, [x29, #-236]
  44f510:	cmp	w8, #0x4
  44f514:	b.ne	44f528 <ferror@plt+0x4d7f8>  // b.any
  44f518:	ldr	x8, [sp, #1544]
  44f51c:	mov	x9, #0xffffffff            	// #4294967295
  44f520:	cmp	x8, x9
  44f524:	b.eq	44f544 <ferror@plt+0x4d814>  // b.none
  44f528:	ldur	w8, [x29, #-236]
  44f52c:	cmp	w8, #0x8
  44f530:	b.ne	44f630 <ferror@plt+0x4d900>  // b.any
  44f534:	ldr	x8, [sp, #1544]
  44f538:	mov	x9, #0xffffffffffffffff    	// #-1
  44f53c:	cmp	x8, x9
  44f540:	b.ne	44f630 <ferror@plt+0x4d900>  // b.any
  44f544:	ldur	x0, [x29, #-248]
  44f548:	ldur	x1, [x29, #-32]
  44f54c:	sub	x2, x29, #0x90
  44f550:	add	x3, sp, #0x600
  44f554:	sub	x4, x29, #0xa8
  44f558:	sub	x5, x29, #0xa0
  44f55c:	bl	4666b4 <ferror@plt+0x64984>
  44f560:	ldur	x8, [x29, #-144]
  44f564:	cbnz	x8, 44f57c <ferror@plt+0x4d84c>
  44f568:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f56c:	add	x0, x0, #0x919
  44f570:	bl	401cf0 <gettext@plt>
  44f574:	bl	4712bc <warn@@Base>
  44f578:	b	452cf8 <ferror@plt+0x50fc8>
  44f57c:	ldur	x8, [x29, #-56]
  44f580:	ldur	x9, [x29, #-144]
  44f584:	str	x8, [x9]
  44f588:	ldur	x8, [x29, #-144]
  44f58c:	stur	x8, [x29, #-56]
  44f590:	ldur	x8, [x29, #-216]
  44f594:	ldur	x9, [x29, #-144]
  44f598:	str	x8, [x9, #8]
  44f59c:	ldur	w10, [x29, #-80]
  44f5a0:	cmp	w10, #0x0
  44f5a4:	cset	w10, ls  // ls = plast
  44f5a8:	tbnz	w10, #0, 44f5bc <ferror@plt+0x4d88c>
  44f5ac:	ldur	w8, [x29, #-80]
  44f5b0:	subs	w8, w8, #0x1
  44f5b4:	str	w8, [sp, #544]
  44f5b8:	b	44f5c4 <ferror@plt+0x4d894>
  44f5bc:	mov	w8, wzr
  44f5c0:	str	w8, [sp, #544]
  44f5c4:	ldr	w8, [sp, #544]
  44f5c8:	str	w8, [sp, #1532]
  44f5cc:	ldr	w8, [sp, #1532]
  44f5d0:	ldur	x9, [x29, #-144]
  44f5d4:	ldr	w10, [x9, #88]
  44f5d8:	cmp	w8, w10
  44f5dc:	b.cs	44f5ec <ferror@plt+0x4d8bc>  // b.hs, b.nlast
  44f5e0:	ldur	x8, [x29, #-144]
  44f5e4:	ldr	w9, [x8, #88]
  44f5e8:	str	w9, [sp, #1532]
  44f5ec:	ldur	x0, [x29, #-144]
  44f5f0:	ldr	w1, [sp, #1532]
  44f5f4:	bl	466f5c <ferror@plt+0x6522c>
  44f5f8:	cmp	w0, #0x0
  44f5fc:	cset	w8, ge  // ge = tcont
  44f600:	tbnz	w8, #0, 44f614 <ferror@plt+0x4d8e4>
  44f604:	ldr	x0, [sp, #616]
  44f608:	bl	401cf0 <gettext@plt>
  44f60c:	bl	4712bc <warn@@Base>
  44f610:	b	452cf8 <ferror@plt+0x50fc8>
  44f614:	ldur	x8, [x29, #-144]
  44f618:	ldrb	w9, [x8, #92]
  44f61c:	cbz	w9, 44f630 <ferror@plt+0x4d900>
  44f620:	ldur	x8, [x29, #-144]
  44f624:	ldrb	w0, [x8, #92]
  44f628:	bl	466354 <ferror@plt+0x64624>
  44f62c:	stur	w0, [x29, #-172]
  44f630:	ldr	x8, [sp, #608]
  44f634:	stur	x8, [x29, #-136]
  44f638:	ldur	x0, [x29, #-136]
  44f63c:	mov	w9, wzr
  44f640:	mov	w1, w9
  44f644:	mov	x2, #0x60                  	// #96
  44f648:	bl	401a90 <memset@plt>
  44f64c:	ldur	x8, [x29, #-144]
  44f650:	cbnz	x8, 44f750 <ferror@plt+0x4da20>
  44f654:	ldur	x1, [x29, #-128]
  44f658:	ldur	w2, [x29, #-176]
  44f65c:	mov	x8, xzr
  44f660:	mov	x0, x8
  44f664:	bl	45e158 <ferror@plt+0x5c428>
  44f668:	ldur	x8, [x29, #-104]
  44f66c:	ldur	x9, [x29, #-40]
  44f670:	subs	x2, x8, x9
  44f674:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44f678:	add	x8, x8, #0x94f
  44f67c:	str	x0, [sp, #536]
  44f680:	mov	x0, x8
  44f684:	ldr	x1, [sp, #536]
  44f688:	bl	4712bc <warn@@Base>
  44f68c:	ldur	x8, [x29, #-136]
  44f690:	str	wzr, [x8, #16]
  44f694:	mov	x0, #0x2                   	// #2
  44f698:	bl	47824c <warn@@Base+0x6f90>
  44f69c:	ldur	x8, [x29, #-136]
  44f6a0:	str	x0, [x8, #24]
  44f6a4:	mov	x0, #0x4                   	// #4
  44f6a8:	bl	47824c <warn@@Base+0x6f90>
  44f6ac:	ldur	x8, [x29, #-136]
  44f6b0:	str	x0, [x8, #32]
  44f6b4:	ldur	x0, [x29, #-136]
  44f6b8:	ldur	w10, [x29, #-80]
  44f6bc:	cmp	w10, #0x0
  44f6c0:	cset	w10, ls  // ls = plast
  44f6c4:	str	x0, [sp, #528]
  44f6c8:	tbnz	w10, #0, 44f6dc <ferror@plt+0x4d9ac>
  44f6cc:	ldur	w8, [x29, #-80]
  44f6d0:	subs	w8, w8, #0x1
  44f6d4:	str	w8, [sp, #524]
  44f6d8:	b	44f6e4 <ferror@plt+0x4d9b4>
  44f6dc:	mov	w8, wzr
  44f6e0:	str	w8, [sp, #524]
  44f6e4:	ldr	w8, [sp, #524]
  44f6e8:	ldr	x0, [sp, #528]
  44f6ec:	mov	w1, w8
  44f6f0:	bl	466f5c <ferror@plt+0x6522c>
  44f6f4:	cmp	w0, #0x0
  44f6f8:	cset	w8, ge  // ge = tcont
  44f6fc:	tbnz	w8, #0, 44f710 <ferror@plt+0x4d9e0>
  44f700:	ldr	x0, [sp, #616]
  44f704:	bl	401cf0 <gettext@plt>
  44f708:	bl	4712bc <warn@@Base>
  44f70c:	b	452cf8 <ferror@plt+0x50fc8>
  44f710:	ldur	x8, [x29, #-136]
  44f714:	stur	x8, [x29, #-144]
  44f718:	ldur	x8, [x29, #-136]
  44f71c:	adrp	x9, 497000 <warn@@Base+0x25d44>
  44f720:	add	x9, x9, #0x6b8
  44f724:	str	x9, [x8, #40]
  44f728:	ldur	x8, [x29, #-136]
  44f72c:	mov	w10, #0x0                   	// #0
  44f730:	strb	w10, [x8, #92]
  44f734:	ldr	x8, [sp, #648]
  44f738:	ldr	w11, [x8]
  44f73c:	ldur	x9, [x29, #-136]
  44f740:	strb	w11, [x9, #94]
  44f744:	ldur	x9, [x29, #-136]
  44f748:	strb	w10, [x9, #95]
  44f74c:	b	44f8f4 <ferror@plt+0x4dbc4>
  44f750:	ldur	x8, [x29, #-144]
  44f754:	ldr	w9, [x8, #16]
  44f758:	ldur	x8, [x29, #-136]
  44f75c:	str	w9, [x8, #16]
  44f760:	ldur	x8, [x29, #-136]
  44f764:	ldr	w9, [x8, #16]
  44f768:	mov	w0, w9
  44f76c:	mov	x8, #0x2                   	// #2
  44f770:	mov	x1, x8
  44f774:	str	x8, [sp, #512]
  44f778:	bl	44a9bc <ferror@plt+0x48c8c>
  44f77c:	ldur	x8, [x29, #-136]
  44f780:	str	x0, [x8, #24]
  44f784:	ldur	x8, [x29, #-136]
  44f788:	ldr	w9, [x8, #16]
  44f78c:	mov	w0, w9
  44f790:	mov	x8, #0x4                   	// #4
  44f794:	mov	x1, x8
  44f798:	str	x8, [sp, #504]
  44f79c:	bl	44a9bc <ferror@plt+0x48c8c>
  44f7a0:	ldur	x8, [x29, #-136]
  44f7a4:	str	x0, [x8, #32]
  44f7a8:	ldur	x8, [x29, #-136]
  44f7ac:	ldr	x0, [x8, #24]
  44f7b0:	ldur	x8, [x29, #-144]
  44f7b4:	ldr	x1, [x8, #24]
  44f7b8:	ldur	x8, [x29, #-136]
  44f7bc:	ldr	w9, [x8, #16]
  44f7c0:	mov	w8, w9
  44f7c4:	ldr	x10, [sp, #512]
  44f7c8:	mul	x2, x8, x10
  44f7cc:	bl	4018c0 <memcpy@plt>
  44f7d0:	ldur	x8, [x29, #-136]
  44f7d4:	ldr	x0, [x8, #32]
  44f7d8:	ldur	x8, [x29, #-144]
  44f7dc:	ldr	x1, [x8, #32]
  44f7e0:	ldur	x8, [x29, #-136]
  44f7e4:	ldr	w9, [x8, #16]
  44f7e8:	mov	w8, w9
  44f7ec:	ldr	x10, [sp, #504]
  44f7f0:	mul	x2, x8, x10
  44f7f4:	bl	4018c0 <memcpy@plt>
  44f7f8:	ldur	x8, [x29, #-144]
  44f7fc:	ldr	x8, [x8, #40]
  44f800:	ldur	x10, [x29, #-136]
  44f804:	str	x8, [x10, #40]
  44f808:	ldur	x8, [x29, #-144]
  44f80c:	ldrb	w9, [x8, #94]
  44f810:	ldur	x8, [x29, #-136]
  44f814:	strb	w9, [x8, #94]
  44f818:	ldur	x8, [x29, #-144]
  44f81c:	ldrb	w9, [x8, #94]
  44f820:	ldr	x8, [sp, #648]
  44f824:	str	w9, [x8]
  44f828:	ldur	x10, [x29, #-144]
  44f82c:	ldrb	w9, [x10, #95]
  44f830:	ldur	x10, [x29, #-136]
  44f834:	strb	w9, [x10, #95]
  44f838:	ldur	x10, [x29, #-144]
  44f83c:	ldr	w9, [x10, #48]
  44f840:	ldur	x10, [x29, #-136]
  44f844:	str	w9, [x10, #48]
  44f848:	ldur	x10, [x29, #-144]
  44f84c:	ldr	w9, [x10, #52]
  44f850:	ldur	x10, [x29, #-136]
  44f854:	str	w9, [x10, #52]
  44f858:	ldur	x10, [x29, #-144]
  44f85c:	ldr	w9, [x10, #72]
  44f860:	ldur	x10, [x29, #-136]
  44f864:	str	w9, [x10, #72]
  44f868:	ldur	x10, [x29, #-144]
  44f86c:	ldr	x10, [x10, #80]
  44f870:	ldur	x11, [x29, #-136]
  44f874:	str	x10, [x11, #80]
  44f878:	ldur	x10, [x29, #-144]
  44f87c:	ldr	w9, [x10, #88]
  44f880:	ldur	x10, [x29, #-136]
  44f884:	str	w9, [x10, #88]
  44f888:	ldur	x0, [x29, #-136]
  44f88c:	ldur	w9, [x29, #-80]
  44f890:	cmp	w9, #0x0
  44f894:	cset	w9, ls  // ls = plast
  44f898:	str	x0, [sp, #496]
  44f89c:	tbnz	w9, #0, 44f8b0 <ferror@plt+0x4db80>
  44f8a0:	ldur	w8, [x29, #-80]
  44f8a4:	subs	w8, w8, #0x1
  44f8a8:	str	w8, [sp, #492]
  44f8ac:	b	44f8b8 <ferror@plt+0x4db88>
  44f8b0:	mov	w8, wzr
  44f8b4:	str	w8, [sp, #492]
  44f8b8:	ldr	w8, [sp, #492]
  44f8bc:	ldr	x0, [sp, #496]
  44f8c0:	mov	w1, w8
  44f8c4:	bl	466f5c <ferror@plt+0x6522c>
  44f8c8:	cmp	w0, #0x0
  44f8cc:	cset	w8, ge  // ge = tcont
  44f8d0:	tbnz	w8, #0, 44f8e4 <ferror@plt+0x4dbb4>
  44f8d4:	ldr	x0, [sp, #616]
  44f8d8:	bl	401cf0 <gettext@plt>
  44f8dc:	bl	4712bc <warn@@Base>
  44f8e0:	b	452cf8 <ferror@plt+0x50fc8>
  44f8e4:	ldur	x8, [x29, #-144]
  44f8e8:	ldrb	w9, [x8, #92]
  44f8ec:	ldur	x8, [x29, #-136]
  44f8f0:	strb	w9, [x8, #92]
  44f8f4:	ldur	x8, [x29, #-136]
  44f8f8:	ldrb	w9, [x8, #92]
  44f8fc:	cbz	w9, 44f910 <ferror@plt+0x4dbe0>
  44f900:	ldur	x8, [x29, #-136]
  44f904:	ldrb	w0, [x8, #92]
  44f908:	bl	466354 <ferror@plt+0x64624>
  44f90c:	stur	w0, [x29, #-172]
  44f910:	stur	xzr, [x29, #-224]
  44f914:	ldur	x8, [x29, #-136]
  44f918:	ldrb	w9, [x8, #95]
  44f91c:	cbz	w9, 44fa3c <ferror@plt+0x4dd0c>
  44f920:	ldur	x8, [x29, #-136]
  44f924:	ldrb	w9, [x8, #95]
  44f928:	mov	w8, w9
  44f92c:	cmp	x8, #0x8
  44f930:	b.ls	44f958 <ferror@plt+0x4dc28>  // b.plast
  44f934:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44f938:	add	x0, x0, #0x97a
  44f93c:	bl	401cf0 <gettext@plt>
  44f940:	ldur	x8, [x29, #-136]
  44f944:	ldrb	w1, [x8, #95]
  44f948:	bl	4712bc <warn@@Base>
  44f94c:	ldur	x8, [x29, #-136]
  44f950:	mov	w9, #0x4                   	// #4
  44f954:	strb	w9, [x8, #95]
  44f958:	ldur	x8, [x29, #-136]
  44f95c:	ldrb	w9, [x8, #95]
  44f960:	str	w9, [sp, #1528]
  44f964:	ldr	w9, [sp, #1528]
  44f968:	mov	w8, w9
  44f96c:	mov	x10, #0x8                   	// #8
  44f970:	cmp	x10, x8
  44f974:	b.cs	44f9a8 <ferror@plt+0x4dc78>  // b.hs, b.nlast
  44f978:	ldr	w8, [sp, #1528]
  44f97c:	mov	w2, w8
  44f980:	ldr	x0, [sp, #640]
  44f984:	ldr	x1, [sp, #632]
  44f988:	bl	4018e0 <ngettext@plt>
  44f98c:	ldr	w1, [sp, #1528]
  44f990:	mov	w8, #0x8                   	// #8
  44f994:	mov	w2, w8
  44f998:	str	w8, [sp, #488]
  44f99c:	bl	4711a8 <error@@Base>
  44f9a0:	ldr	w8, [sp, #488]
  44f9a4:	str	w8, [sp, #1528]
  44f9a8:	ldur	x8, [x29, #-24]
  44f9ac:	ldr	w9, [sp, #1528]
  44f9b0:	mov	w10, w9
  44f9b4:	add	x8, x8, x10
  44f9b8:	ldur	x10, [x29, #-32]
  44f9bc:	cmp	x8, x10
  44f9c0:	b.cc	44f9ec <ferror@plt+0x4dcbc>  // b.lo, b.ul, b.last
  44f9c4:	ldur	x8, [x29, #-24]
  44f9c8:	ldur	x9, [x29, #-32]
  44f9cc:	cmp	x8, x9
  44f9d0:	b.cs	44f9e8 <ferror@plt+0x4dcb8>  // b.hs, b.nlast
  44f9d4:	ldur	x8, [x29, #-32]
  44f9d8:	ldur	x9, [x29, #-24]
  44f9dc:	subs	x8, x8, x9
  44f9e0:	str	w8, [sp, #1528]
  44f9e4:	b	44f9ec <ferror@plt+0x4dcbc>
  44f9e8:	str	wzr, [sp, #1528]
  44f9ec:	ldr	w8, [sp, #1528]
  44f9f0:	cbz	w8, 44fa00 <ferror@plt+0x4dcd0>
  44f9f4:	ldr	w8, [sp, #1528]
  44f9f8:	cmp	w8, #0x8
  44f9fc:	b.ls	44fa08 <ferror@plt+0x4dcd8>  // b.plast
  44fa00:	stur	xzr, [x29, #-224]
  44fa04:	b	44fa20 <ferror@plt+0x4dcf0>
  44fa08:	ldr	x8, [sp, #624]
  44fa0c:	ldr	x9, [x8]
  44fa10:	ldur	x0, [x29, #-24]
  44fa14:	ldr	w1, [sp, #1528]
  44fa18:	blr	x9
  44fa1c:	stur	x0, [x29, #-224]
  44fa20:	ldur	x8, [x29, #-136]
  44fa24:	ldrb	w9, [x8, #95]
  44fa28:	ldur	x8, [x29, #-24]
  44fa2c:	mov	w0, w9
  44fa30:	sxtw	x10, w0
  44fa34:	add	x8, x8, x10
  44fa38:	stur	x8, [x29, #-24]
  44fa3c:	ldur	x8, [x29, #-136]
  44fa40:	ldrb	w1, [x8, #92]
  44fa44:	ldur	x2, [x29, #-8]
  44fa48:	ldur	x3, [x29, #-32]
  44fa4c:	sub	x0, x29, #0x18
  44fa50:	bl	466188 <ferror@plt+0x64458>
  44fa54:	ldur	x8, [x29, #-136]
  44fa58:	str	x0, [x8, #56]
  44fa5c:	ldur	w8, [x29, #-172]
  44fa60:	str	w8, [sp, #1524]
  44fa64:	ldr	w8, [sp, #1524]
  44fa68:	mov	w9, w8
  44fa6c:	mov	x10, #0x8                   	// #8
  44fa70:	cmp	x10, x9
  44fa74:	b.cs	44faa8 <ferror@plt+0x4dd78>  // b.hs, b.nlast
  44fa78:	ldr	w8, [sp, #1524]
  44fa7c:	mov	w2, w8
  44fa80:	ldr	x0, [sp, #640]
  44fa84:	ldr	x1, [sp, #632]
  44fa88:	bl	4018e0 <ngettext@plt>
  44fa8c:	ldr	w1, [sp, #1524]
  44fa90:	mov	w8, #0x8                   	// #8
  44fa94:	mov	w2, w8
  44fa98:	str	w8, [sp, #484]
  44fa9c:	bl	4711a8 <error@@Base>
  44faa0:	ldr	w8, [sp, #484]
  44faa4:	str	w8, [sp, #1524]
  44faa8:	ldur	x8, [x29, #-24]
  44faac:	ldr	w9, [sp, #1524]
  44fab0:	mov	w10, w9
  44fab4:	add	x8, x8, x10
  44fab8:	ldur	x10, [x29, #-32]
  44fabc:	cmp	x8, x10
  44fac0:	b.cc	44faec <ferror@plt+0x4ddbc>  // b.lo, b.ul, b.last
  44fac4:	ldur	x8, [x29, #-24]
  44fac8:	ldur	x9, [x29, #-32]
  44facc:	cmp	x8, x9
  44fad0:	b.cs	44fae8 <ferror@plt+0x4ddb8>  // b.hs, b.nlast
  44fad4:	ldur	x8, [x29, #-32]
  44fad8:	ldur	x9, [x29, #-24]
  44fadc:	subs	x8, x8, x9
  44fae0:	str	w8, [sp, #1524]
  44fae4:	b	44faec <ferror@plt+0x4ddbc>
  44fae8:	str	wzr, [sp, #1524]
  44faec:	ldr	w8, [sp, #1524]
  44faf0:	cbz	w8, 44fb00 <ferror@plt+0x4ddd0>
  44faf4:	ldr	w8, [sp, #1524]
  44faf8:	cmp	w8, #0x8
  44fafc:	b.ls	44fb0c <ferror@plt+0x4dddc>  // b.plast
  44fb00:	ldur	x8, [x29, #-136]
  44fb04:	str	xzr, [x8, #64]
  44fb08:	b	44fb28 <ferror@plt+0x4ddf8>
  44fb0c:	ldr	x8, [sp, #624]
  44fb10:	ldr	x9, [x8]
  44fb14:	ldur	x0, [x29, #-24]
  44fb18:	ldr	w1, [sp, #1524]
  44fb1c:	blr	x9
  44fb20:	ldur	x8, [x29, #-136]
  44fb24:	str	x0, [x8, #64]
  44fb28:	ldur	w8, [x29, #-172]
  44fb2c:	mov	w9, w8
  44fb30:	ldur	x10, [x29, #-24]
  44fb34:	add	x9, x10, x9
  44fb38:	stur	x9, [x29, #-24]
  44fb3c:	ldur	x8, [x29, #-144]
  44fb40:	ldr	x8, [x8, #40]
  44fb44:	ldrb	w9, [x8]
  44fb48:	cmp	w9, #0x7a
  44fb4c:	b.ne	44fc38 <ferror@plt+0x4df08>  // b.any
  44fb50:	ldur	x0, [x29, #-24]
  44fb54:	ldur	x1, [x29, #-32]
  44fb58:	mov	w8, wzr
  44fb5c:	mov	w2, w8
  44fb60:	add	x3, sp, #0x5e4
  44fb64:	add	x4, sp, #0x5e0
  44fb68:	bl	44a2a0 <ferror@plt+0x48570>
  44fb6c:	str	x0, [sp, #1512]
  44fb70:	ldr	w8, [sp, #1508]
  44fb74:	mov	w9, w8
  44fb78:	ldur	x10, [x29, #-24]
  44fb7c:	add	x9, x10, x9
  44fb80:	stur	x9, [x29, #-24]
  44fb84:	ldr	x9, [sp, #1512]
  44fb88:	stur	x9, [x29, #-168]
  44fb8c:	ldur	x9, [x29, #-168]
  44fb90:	ldr	x10, [sp, #1512]
  44fb94:	cmp	x9, x10
  44fb98:	b.eq	44fba8 <ferror@plt+0x4de78>  // b.none
  44fb9c:	ldr	w8, [sp, #1504]
  44fba0:	orr	w8, w8, #0x2
  44fba4:	str	w8, [sp, #1504]
  44fba8:	ldr	w0, [sp, #1504]
  44fbac:	bl	45defc <ferror@plt+0x5c1cc>
  44fbb0:	ldur	x8, [x29, #-24]
  44fbb4:	stur	x8, [x29, #-160]
  44fbb8:	ldur	x8, [x29, #-168]
  44fbbc:	ldur	x9, [x29, #-32]
  44fbc0:	ldur	x10, [x29, #-24]
  44fbc4:	subs	x9, x9, x10
  44fbc8:	cmp	x8, x9
  44fbcc:	b.ls	44fc28 <ferror@plt+0x4def8>  // b.plast
  44fbd0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44fbd4:	add	x0, x0, #0x9af
  44fbd8:	bl	401cf0 <gettext@plt>
  44fbdc:	ldur	x1, [x29, #-168]
  44fbe0:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  44fbe4:	add	x8, x8, #0xe28
  44fbe8:	str	x0, [sp, #472]
  44fbec:	mov	x0, x8
  44fbf0:	bl	45dad4 <ferror@plt+0x5bda4>
  44fbf4:	ldur	x8, [x29, #-32]
  44fbf8:	ldur	x9, [x29, #-24]
  44fbfc:	subs	x2, x8, x9
  44fc00:	ldr	x1, [sp, #472]
  44fc04:	str	x0, [sp, #464]
  44fc08:	mov	x0, x1
  44fc0c:	ldr	x1, [sp, #464]
  44fc10:	bl	4712bc <warn@@Base>
  44fc14:	ldur	x8, [x29, #-32]
  44fc18:	stur	x8, [x29, #-24]
  44fc1c:	mov	x8, xzr
  44fc20:	stur	x8, [x29, #-160]
  44fc24:	stur	xzr, [x29, #-168]
  44fc28:	ldur	x8, [x29, #-168]
  44fc2c:	ldur	x9, [x29, #-24]
  44fc30:	add	x8, x9, x8
  44fc34:	stur	x8, [x29, #-24]
  44fc38:	ldur	x8, [x29, #-104]
  44fc3c:	ldur	x9, [x29, #-40]
  44fc40:	subs	x1, x8, x9
  44fc44:	ldur	x8, [x29, #-120]
  44fc48:	ldur	x9, [x29, #-136]
  44fc4c:	ldrb	w2, [x9, #94]
  44fc50:	mov	x9, xzr
  44fc54:	mov	x0, x9
  44fc58:	str	x1, [sp, #456]
  44fc5c:	mov	x1, x8
  44fc60:	str	x9, [sp, #448]
  44fc64:	bl	45e158 <ferror@plt+0x5c428>
  44fc68:	ldur	x1, [x29, #-128]
  44fc6c:	ldur	w2, [x29, #-176]
  44fc70:	ldr	x3, [sp, #448]
  44fc74:	str	x0, [sp, #440]
  44fc78:	mov	x0, x3
  44fc7c:	bl	45e158 <ferror@plt+0x5c428>
  44fc80:	ldur	x8, [x29, #-144]
  44fc84:	ldr	x8, [x8, #8]
  44fc88:	ldur	x9, [x29, #-40]
  44fc8c:	subs	x4, x8, x9
  44fc90:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44fc94:	add	x8, x8, #0x9e8
  44fc98:	str	x0, [sp, #432]
  44fc9c:	mov	x0, x8
  44fca0:	ldr	x1, [sp, #456]
  44fca4:	ldr	x2, [sp, #440]
  44fca8:	ldr	x3, [sp, #432]
  44fcac:	bl	401ca0 <printf@plt>
  44fcb0:	ldur	x8, [x29, #-136]
  44fcb4:	ldrb	w10, [x8, #95]
  44fcb8:	cbz	w10, 44fccc <ferror@plt+0x4df9c>
  44fcbc:	ldur	x1, [x29, #-224]
  44fcc0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  44fcc4:	add	x0, x0, #0xa07
  44fcc8:	bl	401ca0 <printf@plt>
  44fccc:	ldur	x8, [x29, #-136]
  44fcd0:	ldr	x1, [x8, #56]
  44fcd4:	ldur	x8, [x29, #-136]
  44fcd8:	ldrb	w2, [x8, #94]
  44fcdc:	mov	x8, xzr
  44fce0:	mov	x0, x8
  44fce4:	str	x8, [sp, #424]
  44fce8:	bl	45e158 <ferror@plt+0x5c428>
  44fcec:	ldur	x8, [x29, #-136]
  44fcf0:	ldr	x8, [x8, #56]
  44fcf4:	ldur	x9, [x29, #-136]
  44fcf8:	ldr	x9, [x9, #64]
  44fcfc:	add	x1, x8, x9
  44fd00:	ldur	x8, [x29, #-136]
  44fd04:	ldrb	w2, [x8, #94]
  44fd08:	ldr	x3, [sp, #424]
  44fd0c:	str	x0, [sp, #416]
  44fd10:	mov	x0, x3
  44fd14:	bl	45e158 <ferror@plt+0x5c428>
  44fd18:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  44fd1c:	add	x8, x8, #0xa0e
  44fd20:	str	x0, [sp, #408]
  44fd24:	mov	x0, x8
  44fd28:	ldr	x1, [sp, #416]
  44fd2c:	ldr	x2, [sp, #408]
  44fd30:	bl	401ca0 <printf@plt>
  44fd34:	ldr	x8, [sp, #600]
  44fd38:	ldr	w10, [x8]
  44fd3c:	cbnz	w10, 44fd5c <ferror@plt+0x4e02c>
  44fd40:	ldur	x8, [x29, #-168]
  44fd44:	cbz	x8, 44fd5c <ferror@plt+0x4e02c>
  44fd48:	ldur	x0, [x29, #-160]
  44fd4c:	ldur	x1, [x29, #-168]
  44fd50:	bl	467148 <ferror@plt+0x65418>
  44fd54:	mov	w0, #0xa                   	// #10
  44fd58:	bl	401cd0 <putchar@plt>
  44fd5c:	ldur	x8, [x29, #-24]
  44fd60:	str	x8, [sp, #1496]
  44fd64:	ldur	x8, [x29, #-24]
  44fd68:	ldur	x9, [x29, #-112]
  44fd6c:	cmp	x8, x9
  44fd70:	b.cs	4507e4 <ferror@plt+0x4eab4>  // b.hs, b.nlast
  44fd74:	ldur	x8, [x29, #-24]
  44fd78:	add	x9, x8, #0x1
  44fd7c:	stur	x9, [x29, #-24]
  44fd80:	ldrb	w10, [x8]
  44fd84:	str	w10, [sp, #1488]
  44fd88:	ldr	w10, [sp, #1488]
  44fd8c:	and	w10, w10, #0x3f
  44fd90:	str	w10, [sp, #1484]
  44fd94:	ldr	w10, [sp, #1488]
  44fd98:	and	w10, w10, #0xc0
  44fd9c:	cbz	w10, 44fdac <ferror@plt+0x4e07c>
  44fda0:	ldr	w8, [sp, #1488]
  44fda4:	and	w8, w8, #0xc0
  44fda8:	str	w8, [sp, #1488]
  44fdac:	ldr	w8, [sp, #1488]
  44fdb0:	subs	w8, w8, #0x1
  44fdb4:	mov	w9, w8
  44fdb8:	ubfx	x9, x9, #0, #32
  44fdbc:	cmp	x9, #0xbf
  44fdc0:	str	x9, [sp, #400]
  44fdc4:	b.hi	4507e0 <ferror@plt+0x4eab0>  // b.pmore
  44fdc8:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  44fdcc:	add	x8, x8, #0x610
  44fdd0:	ldr	x11, [sp, #400]
  44fdd4:	ldrsw	x10, [x8, x11, lsl #2]
  44fdd8:	add	x9, x8, x10
  44fddc:	br	x9
  44fde0:	b	4507e0 <ferror@plt+0x4eab0>
  44fde4:	ldur	x0, [x29, #-24]
  44fde8:	ldur	x1, [x29, #-32]
  44fdec:	mov	w8, wzr
  44fdf0:	mov	w2, w8
  44fdf4:	add	x3, sp, #0x5b4
  44fdf8:	mov	x9, xzr
  44fdfc:	mov	x4, x9
  44fe00:	bl	44a2a0 <ferror@plt+0x48570>
  44fe04:	ldr	w8, [sp, #1460]
  44fe08:	mov	w9, w8
  44fe0c:	ldur	x10, [x29, #-24]
  44fe10:	add	x9, x10, x9
  44fe14:	stur	x9, [x29, #-24]
  44fe18:	ldur	x0, [x29, #-136]
  44fe1c:	ldr	w1, [sp, #1484]
  44fe20:	bl	466f5c <ferror@plt+0x6522c>
  44fe24:	cmp	w0, #0x0
  44fe28:	cset	w8, lt  // lt = tstop
  44fe2c:	tbnz	w8, #0, 44fe54 <ferror@plt+0x4e124>
  44fe30:	ldur	x8, [x29, #-136]
  44fe34:	ldr	x8, [x8, #24]
  44fe38:	ldr	w9, [sp, #1484]
  44fe3c:	mov	w10, w9
  44fe40:	mov	x11, #0x2                   	// #2
  44fe44:	mul	x10, x11, x10
  44fe48:	add	x8, x8, x10
  44fe4c:	mov	w9, #0x7                   	// #7
  44fe50:	strh	w9, [x8]
  44fe54:	b	4507e0 <ferror@plt+0x4eab0>
  44fe58:	ldur	x0, [x29, #-136]
  44fe5c:	ldr	w1, [sp, #1484]
  44fe60:	bl	466f5c <ferror@plt+0x6522c>
  44fe64:	cmp	w0, #0x0
  44fe68:	cset	w8, lt  // lt = tstop
  44fe6c:	tbnz	w8, #0, 44fe94 <ferror@plt+0x4e164>
  44fe70:	ldur	x8, [x29, #-136]
  44fe74:	ldr	x8, [x8, #24]
  44fe78:	ldr	w9, [sp, #1484]
  44fe7c:	mov	w10, w9
  44fe80:	mov	x11, #0x2                   	// #2
  44fe84:	mul	x10, x11, x10
  44fe88:	add	x8, x8, x10
  44fe8c:	mov	w9, #0x7                   	// #7
  44fe90:	strh	w9, [x8]
  44fe94:	b	4507e0 <ferror@plt+0x4eab0>
  44fe98:	ldur	w8, [x29, #-172]
  44fe9c:	mov	w9, w8
  44fea0:	ldur	x10, [x29, #-24]
  44fea4:	add	x9, x10, x9
  44fea8:	stur	x9, [x29, #-24]
  44feac:	b	4507e0 <ferror@plt+0x4eab0>
  44feb0:	ldur	x8, [x29, #-24]
  44feb4:	add	x8, x8, #0x1
  44feb8:	stur	x8, [x29, #-24]
  44febc:	b	4507e0 <ferror@plt+0x4eab0>
  44fec0:	ldur	x8, [x29, #-24]
  44fec4:	add	x8, x8, #0x2
  44fec8:	stur	x8, [x29, #-24]
  44fecc:	b	4507e0 <ferror@plt+0x4eab0>
  44fed0:	ldur	x8, [x29, #-24]
  44fed4:	add	x8, x8, #0x4
  44fed8:	stur	x8, [x29, #-24]
  44fedc:	b	4507e0 <ferror@plt+0x4eab0>
  44fee0:	ldur	x0, [x29, #-24]
  44fee4:	ldur	x1, [x29, #-32]
  44fee8:	mov	w8, wzr
  44feec:	mov	w2, w8
  44fef0:	add	x3, sp, #0x5a4
  44fef4:	add	x4, sp, #0x5a0
  44fef8:	bl	44a2a0 <ferror@plt+0x48570>
  44fefc:	str	x0, [sp, #1448]
  44ff00:	ldr	w8, [sp, #1444]
  44ff04:	mov	w9, w8
  44ff08:	ldur	x10, [x29, #-24]
  44ff0c:	add	x9, x10, x9
  44ff10:	stur	x9, [x29, #-24]
  44ff14:	ldr	x9, [sp, #1448]
  44ff18:	str	w9, [sp, #1492]
  44ff1c:	ldr	w8, [sp, #1492]
  44ff20:	mov	w10, w8
  44ff24:	ldr	x11, [sp, #1448]
  44ff28:	cmp	x10, x11
  44ff2c:	b.eq	44ff3c <ferror@plt+0x4e20c>  // b.none
  44ff30:	ldr	w8, [sp, #1440]
  44ff34:	orr	w8, w8, #0x2
  44ff38:	str	w8, [sp, #1440]
  44ff3c:	ldr	w0, [sp, #1440]
  44ff40:	bl	45defc <ferror@plt+0x5c1cc>
  44ff44:	ldur	x0, [x29, #-24]
  44ff48:	ldur	x1, [x29, #-32]
  44ff4c:	mov	w8, wzr
  44ff50:	mov	w2, w8
  44ff54:	add	x3, sp, #0x59c
  44ff58:	mov	x9, xzr
  44ff5c:	mov	x4, x9
  44ff60:	bl	44a2a0 <ferror@plt+0x48570>
  44ff64:	ldr	w8, [sp, #1436]
  44ff68:	mov	w9, w8
  44ff6c:	ldur	x10, [x29, #-24]
  44ff70:	add	x9, x10, x9
  44ff74:	stur	x9, [x29, #-24]
  44ff78:	ldur	x0, [x29, #-136]
  44ff7c:	ldr	w1, [sp, #1492]
  44ff80:	bl	466f5c <ferror@plt+0x6522c>
  44ff84:	cmp	w0, #0x0
  44ff88:	cset	w8, lt  // lt = tstop
  44ff8c:	tbnz	w8, #0, 44ffb4 <ferror@plt+0x4e284>
  44ff90:	ldur	x8, [x29, #-136]
  44ff94:	ldr	x8, [x8, #24]
  44ff98:	ldr	w9, [sp, #1492]
  44ff9c:	mov	w10, w9
  44ffa0:	mov	x11, #0x2                   	// #2
  44ffa4:	mul	x10, x11, x10
  44ffa8:	add	x8, x8, x10
  44ffac:	mov	w9, #0x7                   	// #7
  44ffb0:	strh	w9, [x8]
  44ffb4:	b	4507e0 <ferror@plt+0x4eab0>
  44ffb8:	ldur	x0, [x29, #-24]
  44ffbc:	ldur	x1, [x29, #-32]
  44ffc0:	mov	w8, wzr
  44ffc4:	mov	w2, w8
  44ffc8:	add	x3, sp, #0x58c
  44ffcc:	add	x4, sp, #0x588
  44ffd0:	bl	44a2a0 <ferror@plt+0x48570>
  44ffd4:	str	x0, [sp, #1424]
  44ffd8:	ldr	w8, [sp, #1420]
  44ffdc:	mov	w9, w8
  44ffe0:	ldur	x10, [x29, #-24]
  44ffe4:	add	x9, x10, x9
  44ffe8:	stur	x9, [x29, #-24]
  44ffec:	ldr	x9, [sp, #1424]
  44fff0:	str	w9, [sp, #1492]
  44fff4:	ldr	w8, [sp, #1492]
  44fff8:	mov	w10, w8
  44fffc:	ldr	x11, [sp, #1424]
  450000:	cmp	x10, x11
  450004:	b.eq	450014 <ferror@plt+0x4e2e4>  // b.none
  450008:	ldr	w8, [sp, #1416]
  45000c:	orr	w8, w8, #0x2
  450010:	str	w8, [sp, #1416]
  450014:	ldr	w0, [sp, #1416]
  450018:	bl	45defc <ferror@plt+0x5c1cc>
  45001c:	ldur	x0, [x29, #-136]
  450020:	ldr	w1, [sp, #1492]
  450024:	bl	466f5c <ferror@plt+0x6522c>
  450028:	cmp	w0, #0x0
  45002c:	cset	w8, lt  // lt = tstop
  450030:	tbnz	w8, #0, 450058 <ferror@plt+0x4e328>
  450034:	ldur	x8, [x29, #-136]
  450038:	ldr	x8, [x8, #24]
  45003c:	ldr	w9, [sp, #1492]
  450040:	mov	w10, w9
  450044:	mov	x11, #0x2                   	// #2
  450048:	mul	x10, x11, x10
  45004c:	add	x8, x8, x10
  450050:	mov	w9, #0x7                   	// #7
  450054:	strh	w9, [x8]
  450058:	b	4507e0 <ferror@plt+0x4eab0>
  45005c:	ldur	x0, [x29, #-24]
  450060:	ldur	x1, [x29, #-32]
  450064:	mov	w8, wzr
  450068:	mov	w2, w8
  45006c:	add	x3, sp, #0x57c
  450070:	add	x4, sp, #0x578
  450074:	bl	44a2a0 <ferror@plt+0x48570>
  450078:	str	x0, [sp, #1408]
  45007c:	ldr	w8, [sp, #1404]
  450080:	mov	w9, w8
  450084:	ldur	x10, [x29, #-24]
  450088:	add	x9, x10, x9
  45008c:	stur	x9, [x29, #-24]
  450090:	ldr	x9, [sp, #1408]
  450094:	str	w9, [sp, #1492]
  450098:	ldr	w8, [sp, #1492]
  45009c:	mov	w10, w8
  4500a0:	ldr	x11, [sp, #1408]
  4500a4:	cmp	x10, x11
  4500a8:	b.eq	4500b8 <ferror@plt+0x4e388>  // b.none
  4500ac:	ldr	w8, [sp, #1400]
  4500b0:	orr	w8, w8, #0x2
  4500b4:	str	w8, [sp, #1400]
  4500b8:	ldr	w0, [sp, #1400]
  4500bc:	bl	45defc <ferror@plt+0x5c1cc>
  4500c0:	ldur	x0, [x29, #-136]
  4500c4:	ldr	w1, [sp, #1492]
  4500c8:	bl	466f5c <ferror@plt+0x6522c>
  4500cc:	cmp	w0, #0x0
  4500d0:	cset	w8, lt  // lt = tstop
  4500d4:	tbnz	w8, #0, 4500fc <ferror@plt+0x4e3cc>
  4500d8:	ldur	x8, [x29, #-136]
  4500dc:	ldr	x8, [x8, #24]
  4500e0:	ldr	w9, [sp, #1492]
  4500e4:	mov	w10, w9
  4500e8:	mov	x11, #0x2                   	// #2
  4500ec:	mul	x10, x11, x10
  4500f0:	add	x8, x8, x10
  4500f4:	mov	w9, #0x7                   	// #7
  4500f8:	strh	w9, [x8]
  4500fc:	b	4507e0 <ferror@plt+0x4eab0>
  450100:	ldur	x0, [x29, #-24]
  450104:	ldur	x1, [x29, #-32]
  450108:	mov	w8, wzr
  45010c:	mov	w2, w8
  450110:	add	x3, sp, #0x56c
  450114:	add	x4, sp, #0x568
  450118:	bl	44a2a0 <ferror@plt+0x48570>
  45011c:	str	x0, [sp, #1392]
  450120:	ldr	w8, [sp, #1388]
  450124:	mov	w9, w8
  450128:	ldur	x10, [x29, #-24]
  45012c:	add	x9, x10, x9
  450130:	stur	x9, [x29, #-24]
  450134:	ldr	x9, [sp, #1392]
  450138:	str	w9, [sp, #1492]
  45013c:	ldr	w8, [sp, #1492]
  450140:	mov	w10, w8
  450144:	ldr	x11, [sp, #1392]
  450148:	cmp	x10, x11
  45014c:	b.eq	45015c <ferror@plt+0x4e42c>  // b.none
  450150:	ldr	w8, [sp, #1384]
  450154:	orr	w8, w8, #0x2
  450158:	str	w8, [sp, #1384]
  45015c:	ldr	w0, [sp, #1384]
  450160:	bl	45defc <ferror@plt+0x5c1cc>
  450164:	ldur	x0, [x29, #-136]
  450168:	ldr	w1, [sp, #1492]
  45016c:	bl	466f5c <ferror@plt+0x6522c>
  450170:	cmp	w0, #0x0
  450174:	cset	w8, lt  // lt = tstop
  450178:	tbnz	w8, #0, 4501a0 <ferror@plt+0x4e470>
  45017c:	ldur	x8, [x29, #-136]
  450180:	ldr	x8, [x8, #24]
  450184:	ldr	w9, [sp, #1492]
  450188:	mov	w10, w9
  45018c:	mov	x11, #0x2                   	// #2
  450190:	mul	x10, x11, x10
  450194:	add	x8, x8, x10
  450198:	mov	w9, #0x7                   	// #7
  45019c:	strh	w9, [x8]
  4501a0:	b	4507e0 <ferror@plt+0x4eab0>
  4501a4:	ldur	x0, [x29, #-24]
  4501a8:	ldur	x1, [x29, #-32]
  4501ac:	mov	w8, wzr
  4501b0:	mov	w2, w8
  4501b4:	add	x3, sp, #0x55c
  4501b8:	add	x4, sp, #0x558
  4501bc:	bl	44a2a0 <ferror@plt+0x48570>
  4501c0:	str	x0, [sp, #1376]
  4501c4:	ldr	w8, [sp, #1372]
  4501c8:	mov	w9, w8
  4501cc:	ldur	x10, [x29, #-24]
  4501d0:	add	x9, x10, x9
  4501d4:	stur	x9, [x29, #-24]
  4501d8:	ldr	x9, [sp, #1376]
  4501dc:	str	w9, [sp, #1492]
  4501e0:	ldr	w8, [sp, #1492]
  4501e4:	mov	w10, w8
  4501e8:	ldr	x11, [sp, #1376]
  4501ec:	cmp	x10, x11
  4501f0:	b.eq	450200 <ferror@plt+0x4e4d0>  // b.none
  4501f4:	ldr	w8, [sp, #1368]
  4501f8:	orr	w8, w8, #0x2
  4501fc:	str	w8, [sp, #1368]
  450200:	ldr	w0, [sp, #1368]
  450204:	bl	45defc <ferror@plt+0x5c1cc>
  450208:	ldur	x0, [x29, #-24]
  45020c:	ldur	x1, [x29, #-32]
  450210:	mov	w8, wzr
  450214:	mov	w2, w8
  450218:	add	x3, sp, #0x554
  45021c:	mov	x9, xzr
  450220:	mov	x4, x9
  450224:	bl	44a2a0 <ferror@plt+0x48570>
  450228:	ldr	w8, [sp, #1364]
  45022c:	mov	w9, w8
  450230:	ldur	x10, [x29, #-24]
  450234:	add	x9, x10, x9
  450238:	stur	x9, [x29, #-24]
  45023c:	ldur	x0, [x29, #-136]
  450240:	ldr	w1, [sp, #1492]
  450244:	bl	466f5c <ferror@plt+0x6522c>
  450248:	cmp	w0, #0x0
  45024c:	cset	w8, lt  // lt = tstop
  450250:	tbnz	w8, #0, 450278 <ferror@plt+0x4e548>
  450254:	ldur	x8, [x29, #-136]
  450258:	ldr	x8, [x8, #24]
  45025c:	ldr	w9, [sp, #1492]
  450260:	mov	w10, w9
  450264:	mov	x11, #0x2                   	// #2
  450268:	mul	x10, x11, x10
  45026c:	add	x8, x8, x10
  450270:	mov	w9, #0x7                   	// #7
  450274:	strh	w9, [x8]
  450278:	b	4507e0 <ferror@plt+0x4eab0>
  45027c:	ldur	x0, [x29, #-24]
  450280:	ldur	x1, [x29, #-32]
  450284:	mov	w8, wzr
  450288:	mov	w2, w8
  45028c:	add	x3, sp, #0x550
  450290:	mov	x9, xzr
  450294:	mov	x4, x9
  450298:	bl	44a2a0 <ferror@plt+0x48570>
  45029c:	ldr	w8, [sp, #1360]
  4502a0:	mov	w9, w8
  4502a4:	ldur	x10, [x29, #-24]
  4502a8:	add	x9, x10, x9
  4502ac:	stur	x9, [x29, #-24]
  4502b0:	ldur	x0, [x29, #-24]
  4502b4:	ldur	x1, [x29, #-32]
  4502b8:	mov	w8, wzr
  4502bc:	mov	w2, w8
  4502c0:	add	x3, sp, #0x54c
  4502c4:	mov	x9, xzr
  4502c8:	mov	x4, x9
  4502cc:	bl	44a2a0 <ferror@plt+0x48570>
  4502d0:	ldr	w8, [sp, #1356]
  4502d4:	mov	w9, w8
  4502d8:	ldur	x10, [x29, #-24]
  4502dc:	add	x9, x10, x9
  4502e0:	stur	x9, [x29, #-24]
  4502e4:	b	4507e0 <ferror@plt+0x4eab0>
  4502e8:	ldur	x0, [x29, #-24]
  4502ec:	ldur	x1, [x29, #-32]
  4502f0:	mov	w8, wzr
  4502f4:	mov	w2, w8
  4502f8:	add	x3, sp, #0x548
  4502fc:	mov	x9, xzr
  450300:	mov	x4, x9
  450304:	bl	44a2a0 <ferror@plt+0x48570>
  450308:	ldr	w8, [sp, #1352]
  45030c:	mov	w9, w8
  450310:	ldur	x10, [x29, #-24]
  450314:	add	x9, x10, x9
  450318:	stur	x9, [x29, #-24]
  45031c:	b	4507e0 <ferror@plt+0x4eab0>
  450320:	ldur	x0, [x29, #-24]
  450324:	ldur	x1, [x29, #-32]
  450328:	mov	w8, wzr
  45032c:	mov	w2, w8
  450330:	add	x3, sp, #0x544
  450334:	mov	x9, xzr
  450338:	mov	x4, x9
  45033c:	bl	44a2a0 <ferror@plt+0x48570>
  450340:	ldr	w8, [sp, #1348]
  450344:	mov	w9, w8
  450348:	ldur	x10, [x29, #-24]
  45034c:	add	x9, x10, x9
  450350:	stur	x9, [x29, #-24]
  450354:	b	4507e0 <ferror@plt+0x4eab0>
  450358:	ldur	x0, [x29, #-24]
  45035c:	ldur	x1, [x29, #-32]
  450360:	mov	w8, wzr
  450364:	mov	w2, w8
  450368:	add	x3, sp, #0x534
  45036c:	add	x4, sp, #0x530
  450370:	bl	44a2a0 <ferror@plt+0x48570>
  450374:	str	x0, [sp, #1336]
  450378:	ldr	w8, [sp, #1332]
  45037c:	mov	w9, w8
  450380:	ldur	x10, [x29, #-24]
  450384:	add	x9, x10, x9
  450388:	stur	x9, [x29, #-24]
  45038c:	ldr	x9, [sp, #1336]
  450390:	str	x9, [sp, #1472]
  450394:	ldr	x9, [sp, #1472]
  450398:	ldr	x10, [sp, #1336]
  45039c:	cmp	x9, x10
  4503a0:	b.eq	4503b0 <ferror@plt+0x4e680>  // b.none
  4503a4:	ldr	w8, [sp, #1328]
  4503a8:	orr	w8, w8, #0x2
  4503ac:	str	w8, [sp, #1328]
  4503b0:	ldr	w0, [sp, #1328]
  4503b4:	bl	45defc <ferror@plt+0x5c1cc>
  4503b8:	ldur	x8, [x29, #-24]
  4503bc:	ldr	x9, [sp, #1472]
  4503c0:	add	x8, x8, x9
  4503c4:	str	x8, [sp, #1464]
  4503c8:	ldr	x8, [sp, #1464]
  4503cc:	ldur	x9, [x29, #-24]
  4503d0:	cmp	x8, x9
  4503d4:	b.cs	4503f8 <ferror@plt+0x4e6c8>  // b.hs, b.nlast
  4503d8:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4503dc:	add	x0, x0, #0xa16
  4503e0:	bl	401cf0 <gettext@plt>
  4503e4:	ldr	x1, [sp, #1472]
  4503e8:	bl	4712bc <warn@@Base>
  4503ec:	ldur	x8, [x29, #-112]
  4503f0:	stur	x8, [x29, #-24]
  4503f4:	b	450400 <ferror@plt+0x4e6d0>
  4503f8:	ldr	x8, [sp, #1464]
  4503fc:	stur	x8, [x29, #-24]
  450400:	b	4507e0 <ferror@plt+0x4eab0>
  450404:	ldur	x0, [x29, #-24]
  450408:	ldur	x1, [x29, #-32]
  45040c:	mov	w8, wzr
  450410:	mov	w2, w8
  450414:	add	x3, sp, #0x524
  450418:	add	x4, sp, #0x520
  45041c:	bl	44a2a0 <ferror@plt+0x48570>
  450420:	str	x0, [sp, #1320]
  450424:	ldr	w8, [sp, #1316]
  450428:	mov	w9, w8
  45042c:	ldur	x10, [x29, #-24]
  450430:	add	x9, x10, x9
  450434:	stur	x9, [x29, #-24]
  450438:	ldr	x9, [sp, #1320]
  45043c:	str	w9, [sp, #1492]
  450440:	ldr	w8, [sp, #1492]
  450444:	mov	w10, w8
  450448:	ldr	x11, [sp, #1320]
  45044c:	cmp	x10, x11
  450450:	b.eq	450460 <ferror@plt+0x4e730>  // b.none
  450454:	ldr	w8, [sp, #1312]
  450458:	orr	w8, w8, #0x2
  45045c:	str	w8, [sp, #1312]
  450460:	ldr	w0, [sp, #1312]
  450464:	bl	45defc <ferror@plt+0x5c1cc>
  450468:	ldur	x0, [x29, #-24]
  45046c:	ldur	x1, [x29, #-32]
  450470:	mov	w8, wzr
  450474:	mov	w2, w8
  450478:	add	x3, sp, #0x514
  45047c:	add	x4, sp, #0x510
  450480:	bl	44a2a0 <ferror@plt+0x48570>
  450484:	str	x0, [sp, #1304]
  450488:	ldr	w8, [sp, #1300]
  45048c:	mov	w9, w8
  450490:	ldur	x10, [x29, #-24]
  450494:	add	x9, x10, x9
  450498:	stur	x9, [x29, #-24]
  45049c:	ldr	x9, [sp, #1304]
  4504a0:	str	x9, [sp, #1472]
  4504a4:	ldr	x9, [sp, #1472]
  4504a8:	ldr	x10, [sp, #1304]
  4504ac:	cmp	x9, x10
  4504b0:	b.eq	4504c0 <ferror@plt+0x4e790>  // b.none
  4504b4:	ldr	w8, [sp, #1296]
  4504b8:	orr	w8, w8, #0x2
  4504bc:	str	w8, [sp, #1296]
  4504c0:	ldr	w0, [sp, #1296]
  4504c4:	bl	45defc <ferror@plt+0x5c1cc>
  4504c8:	ldur	x8, [x29, #-24]
  4504cc:	ldr	x9, [sp, #1472]
  4504d0:	add	x8, x8, x9
  4504d4:	str	x8, [sp, #1464]
  4504d8:	ldr	x8, [sp, #1464]
  4504dc:	ldur	x9, [x29, #-24]
  4504e0:	cmp	x8, x9
  4504e4:	b.cs	450508 <ferror@plt+0x4e7d8>  // b.hs, b.nlast
  4504e8:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4504ec:	add	x0, x0, #0xa3d
  4504f0:	bl	401cf0 <gettext@plt>
  4504f4:	ldr	x1, [sp, #1472]
  4504f8:	bl	4712bc <warn@@Base>
  4504fc:	ldur	x8, [x29, #-112]
  450500:	stur	x8, [x29, #-24]
  450504:	b	450510 <ferror@plt+0x4e7e0>
  450508:	ldr	x8, [sp, #1464]
  45050c:	stur	x8, [x29, #-24]
  450510:	ldur	x0, [x29, #-136]
  450514:	ldr	w1, [sp, #1492]
  450518:	bl	466f5c <ferror@plt+0x6522c>
  45051c:	cmp	w0, #0x0
  450520:	cset	w8, lt  // lt = tstop
  450524:	tbnz	w8, #0, 45054c <ferror@plt+0x4e81c>
  450528:	ldur	x8, [x29, #-136]
  45052c:	ldr	x8, [x8, #24]
  450530:	ldr	w9, [sp, #1492]
  450534:	mov	w10, w9
  450538:	mov	x11, #0x2                   	// #2
  45053c:	mul	x10, x11, x10
  450540:	add	x8, x8, x10
  450544:	mov	w9, #0x7                   	// #7
  450548:	strh	w9, [x8]
  45054c:	b	4507e0 <ferror@plt+0x4eab0>
  450550:	ldur	x0, [x29, #-24]
  450554:	ldur	x1, [x29, #-32]
  450558:	mov	w8, wzr
  45055c:	mov	w2, w8
  450560:	add	x3, sp, #0x504
  450564:	add	x4, sp, #0x500
  450568:	bl	44a2a0 <ferror@plt+0x48570>
  45056c:	str	x0, [sp, #1288]
  450570:	ldr	w8, [sp, #1284]
  450574:	mov	w9, w8
  450578:	ldur	x10, [x29, #-24]
  45057c:	add	x9, x10, x9
  450580:	stur	x9, [x29, #-24]
  450584:	ldr	x9, [sp, #1288]
  450588:	str	w9, [sp, #1492]
  45058c:	ldr	w8, [sp, #1492]
  450590:	mov	w10, w8
  450594:	ldr	x11, [sp, #1288]
  450598:	cmp	x10, x11
  45059c:	b.eq	4505ac <ferror@plt+0x4e87c>  // b.none
  4505a0:	ldr	w8, [sp, #1280]
  4505a4:	orr	w8, w8, #0x2
  4505a8:	str	w8, [sp, #1280]
  4505ac:	ldr	w0, [sp, #1280]
  4505b0:	bl	45defc <ferror@plt+0x5c1cc>
  4505b4:	ldur	x0, [x29, #-24]
  4505b8:	ldur	x1, [x29, #-32]
  4505bc:	mov	w2, #0x1                   	// #1
  4505c0:	add	x3, sp, #0x4fc
  4505c4:	mov	x8, xzr
  4505c8:	mov	x4, x8
  4505cc:	bl	44a2a0 <ferror@plt+0x48570>
  4505d0:	ldr	w9, [sp, #1276]
  4505d4:	mov	w8, w9
  4505d8:	ldur	x10, [x29, #-24]
  4505dc:	add	x8, x10, x8
  4505e0:	stur	x8, [x29, #-24]
  4505e4:	ldur	x0, [x29, #-136]
  4505e8:	ldr	w1, [sp, #1492]
  4505ec:	bl	466f5c <ferror@plt+0x6522c>
  4505f0:	cmp	w0, #0x0
  4505f4:	cset	w8, lt  // lt = tstop
  4505f8:	tbnz	w8, #0, 450620 <ferror@plt+0x4e8f0>
  4505fc:	ldur	x8, [x29, #-136]
  450600:	ldr	x8, [x8, #24]
  450604:	ldr	w9, [sp, #1492]
  450608:	mov	w10, w9
  45060c:	mov	x11, #0x2                   	// #2
  450610:	mul	x10, x11, x10
  450614:	add	x8, x8, x10
  450618:	mov	w9, #0x7                   	// #7
  45061c:	strh	w9, [x8]
  450620:	b	4507e0 <ferror@plt+0x4eab0>
  450624:	ldur	x0, [x29, #-24]
  450628:	ldur	x1, [x29, #-32]
  45062c:	mov	w8, wzr
  450630:	mov	w2, w8
  450634:	add	x3, sp, #0x4f8
  450638:	mov	x9, xzr
  45063c:	mov	x4, x9
  450640:	bl	44a2a0 <ferror@plt+0x48570>
  450644:	ldr	w8, [sp, #1272]
  450648:	mov	w9, w8
  45064c:	ldur	x10, [x29, #-24]
  450650:	add	x9, x10, x9
  450654:	stur	x9, [x29, #-24]
  450658:	ldur	x0, [x29, #-24]
  45065c:	ldur	x1, [x29, #-32]
  450660:	mov	w2, #0x1                   	// #1
  450664:	add	x3, sp, #0x4f4
  450668:	mov	x8, xzr
  45066c:	mov	x4, x8
  450670:	bl	44a2a0 <ferror@plt+0x48570>
  450674:	ldr	w9, [sp, #1268]
  450678:	mov	w8, w9
  45067c:	ldur	x10, [x29, #-24]
  450680:	add	x8, x10, x8
  450684:	stur	x8, [x29, #-24]
  450688:	b	4507e0 <ferror@plt+0x4eab0>
  45068c:	ldur	x0, [x29, #-24]
  450690:	ldur	x1, [x29, #-32]
  450694:	mov	w2, #0x1                   	// #1
  450698:	add	x3, sp, #0x4f0
  45069c:	mov	x8, xzr
  4506a0:	mov	x4, x8
  4506a4:	bl	44a2a0 <ferror@plt+0x48570>
  4506a8:	ldr	w9, [sp, #1264]
  4506ac:	mov	w8, w9
  4506b0:	ldur	x10, [x29, #-24]
  4506b4:	add	x8, x10, x8
  4506b8:	stur	x8, [x29, #-24]
  4506bc:	b	4507e0 <ferror@plt+0x4eab0>
  4506c0:	ldur	x8, [x29, #-24]
  4506c4:	add	x8, x8, #0x8
  4506c8:	stur	x8, [x29, #-24]
  4506cc:	b	4507e0 <ferror@plt+0x4eab0>
  4506d0:	ldur	x0, [x29, #-24]
  4506d4:	ldur	x1, [x29, #-32]
  4506d8:	mov	w8, wzr
  4506dc:	mov	w2, w8
  4506e0:	add	x3, sp, #0x4ec
  4506e4:	mov	x9, xzr
  4506e8:	mov	x4, x9
  4506ec:	bl	44a2a0 <ferror@plt+0x48570>
  4506f0:	ldr	w8, [sp, #1260]
  4506f4:	mov	w9, w8
  4506f8:	ldur	x10, [x29, #-24]
  4506fc:	add	x9, x10, x9
  450700:	stur	x9, [x29, #-24]
  450704:	b	4507e0 <ferror@plt+0x4eab0>
  450708:	ldur	x0, [x29, #-24]
  45070c:	ldur	x1, [x29, #-32]
  450710:	mov	w8, wzr
  450714:	mov	w2, w8
  450718:	add	x3, sp, #0x4dc
  45071c:	add	x4, sp, #0x4d8
  450720:	bl	44a2a0 <ferror@plt+0x48570>
  450724:	str	x0, [sp, #1248]
  450728:	ldr	w8, [sp, #1244]
  45072c:	mov	w9, w8
  450730:	ldur	x10, [x29, #-24]
  450734:	add	x9, x10, x9
  450738:	stur	x9, [x29, #-24]
  45073c:	ldr	x9, [sp, #1248]
  450740:	str	w9, [sp, #1492]
  450744:	ldr	w8, [sp, #1492]
  450748:	mov	w10, w8
  45074c:	ldr	x11, [sp, #1248]
  450750:	cmp	x10, x11
  450754:	b.eq	450764 <ferror@plt+0x4ea34>  // b.none
  450758:	ldr	w8, [sp, #1240]
  45075c:	orr	w8, w8, #0x2
  450760:	str	w8, [sp, #1240]
  450764:	ldr	w0, [sp, #1240]
  450768:	bl	45defc <ferror@plt+0x5c1cc>
  45076c:	ldur	x0, [x29, #-24]
  450770:	ldur	x1, [x29, #-32]
  450774:	mov	w8, wzr
  450778:	mov	w2, w8
  45077c:	add	x3, sp, #0x4d4
  450780:	mov	x9, xzr
  450784:	mov	x4, x9
  450788:	bl	44a2a0 <ferror@plt+0x48570>
  45078c:	ldr	w8, [sp, #1236]
  450790:	mov	w9, w8
  450794:	ldur	x10, [x29, #-24]
  450798:	add	x9, x10, x9
  45079c:	stur	x9, [x29, #-24]
  4507a0:	ldur	x0, [x29, #-136]
  4507a4:	ldr	w1, [sp, #1492]
  4507a8:	bl	466f5c <ferror@plt+0x6522c>
  4507ac:	cmp	w0, #0x0
  4507b0:	cset	w8, lt  // lt = tstop
  4507b4:	tbnz	w8, #0, 4507dc <ferror@plt+0x4eaac>
  4507b8:	ldur	x8, [x29, #-136]
  4507bc:	ldr	x8, [x8, #24]
  4507c0:	ldr	w9, [sp, #1492]
  4507c4:	mov	w10, w9
  4507c8:	mov	x11, #0x2                   	// #2
  4507cc:	mul	x10, x11, x10
  4507d0:	add	x8, x8, x10
  4507d4:	mov	w9, #0x7                   	// #7
  4507d8:	strh	w9, [x8]
  4507dc:	b	4507e0 <ferror@plt+0x4eab0>
  4507e0:	b	44fd64 <ferror@plt+0x4e034>
  4507e4:	ldr	x8, [sp, #1496]
  4507e8:	stur	x8, [x29, #-24]
  4507ec:	mov	w9, #0x1                   	// #1
  4507f0:	stur	w9, [x29, #-184]
  4507f4:	ldur	x8, [x29, #-24]
  4507f8:	ldur	x9, [x29, #-112]
  4507fc:	cmp	x8, x9
  450800:	b.cs	452c74 <ferror@plt+0x50f44>  // b.hs, b.nlast
  450804:	adrp	x8, 497000 <warn@@Base+0x25d44>
  450808:	add	x8, x8, #0x6b8
  45080c:	str	x8, [sp, #1160]
  450810:	ldur	x8, [x29, #-24]
  450814:	add	x9, x8, #0x1
  450818:	stur	x9, [x29, #-24]
  45081c:	ldrb	w10, [x8]
  450820:	str	w10, [sp, #1220]
  450824:	ldr	w10, [sp, #1220]
  450828:	and	w10, w10, #0x3f
  45082c:	str	w10, [sp, #1216]
  450830:	ldr	w10, [sp, #1220]
  450834:	and	w10, w10, #0xc0
  450838:	cbz	w10, 450848 <ferror@plt+0x4eb18>
  45083c:	ldr	w8, [sp, #1220]
  450840:	and	w8, w8, #0xc0
  450844:	str	w8, [sp, #1220]
  450848:	ldr	w8, [sp, #1220]
  45084c:	cbz	w8, 450854 <ferror@plt+0x4eb24>
  450850:	stur	wzr, [x29, #-184]
  450854:	ldr	w8, [sp, #1220]
  450858:	subs	w8, w8, #0x0
  45085c:	mov	w9, w8
  450860:	ubfx	x9, x9, #0, #32
  450864:	cmp	x9, #0xc0
  450868:	str	x9, [sp, #392]
  45086c:	b.hi	452c24 <ferror@plt+0x50ef4>  // b.pmore
  450870:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  450874:	add	x8, x8, #0x30c
  450878:	ldr	x11, [sp, #392]
  45087c:	ldrsw	x10, [x8, x11, lsl #2]
  450880:	add	x9, x8, x10
  450884:	br	x9
  450888:	ldr	x8, [sp, #600]
  45088c:	ldr	w9, [x8]
  450890:	cbz	w9, 4508a8 <ferror@plt+0x4eb78>
  450894:	ldur	x0, [x29, #-136]
  450898:	sub	x1, x29, #0x94
  45089c:	sub	x2, x29, #0x50
  4508a0:	bl	467198 <ferror@plt+0x65468>
  4508a4:	b	450914 <ferror@plt+0x4ebe4>
  4508a8:	ldr	w8, [sp, #1216]
  4508ac:	ldur	x9, [x29, #-136]
  4508b0:	ldr	w10, [x9, #48]
  4508b4:	mul	w1, w8, w10
  4508b8:	ldur	x9, [x29, #-136]
  4508bc:	ldr	x9, [x9, #56]
  4508c0:	ldr	w8, [sp, #1216]
  4508c4:	ldur	x11, [x29, #-136]
  4508c8:	ldr	w10, [x11, #48]
  4508cc:	mul	w8, w8, w10
  4508d0:	mov	w11, w8
  4508d4:	ubfx	x11, x11, #0, #32
  4508d8:	add	x9, x9, x11
  4508dc:	ldur	x11, [x29, #-136]
  4508e0:	ldrb	w2, [x11, #94]
  4508e4:	mov	x11, xzr
  4508e8:	mov	x0, x11
  4508ec:	str	w1, [sp, #388]
  4508f0:	mov	x1, x9
  4508f4:	bl	45e158 <ferror@plt+0x5c428>
  4508f8:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4508fc:	add	x9, x9, #0xa60
  450900:	str	x0, [sp, #376]
  450904:	mov	x0, x9
  450908:	ldr	w1, [sp, #388]
  45090c:	ldr	x2, [sp, #376]
  450910:	bl	401ca0 <printf@plt>
  450914:	ldr	w8, [sp, #1216]
  450918:	ldur	x9, [x29, #-136]
  45091c:	ldr	w10, [x9, #48]
  450920:	mul	w8, w8, w10
  450924:	mov	w9, w8
  450928:	ubfx	x9, x9, #0, #32
  45092c:	ldur	x11, [x29, #-136]
  450930:	ldr	x12, [x11, #56]
  450934:	add	x9, x12, x9
  450938:	str	x9, [x11, #56]
  45093c:	b	452c70 <ferror@plt+0x50f40>
  450940:	ldur	x0, [x29, #-24]
  450944:	ldur	x1, [x29, #-32]
  450948:	mov	w8, wzr
  45094c:	mov	w2, w8
  450950:	add	x3, sp, #0x47c
  450954:	add	x4, sp, #0x478
  450958:	bl	44a2a0 <ferror@plt+0x48570>
  45095c:	str	x0, [sp, #1152]
  450960:	ldr	w8, [sp, #1148]
  450964:	mov	w9, w8
  450968:	ldur	x10, [x29, #-24]
  45096c:	add	x9, x10, x9
  450970:	stur	x9, [x29, #-24]
  450974:	ldr	x9, [sp, #1152]
  450978:	str	x9, [sp, #1200]
  45097c:	ldr	x9, [sp, #1200]
  450980:	ldr	x10, [sp, #1152]
  450984:	cmp	x9, x10
  450988:	b.eq	450998 <ferror@plt+0x4ec68>  // b.none
  45098c:	ldr	w8, [sp, #1144]
  450990:	orr	w8, w8, #0x2
  450994:	str	w8, [sp, #1144]
  450998:	ldr	w0, [sp, #1144]
  45099c:	bl	45defc <ferror@plt+0x5c1cc>
  4509a0:	ldr	w8, [sp, #1216]
  4509a4:	ldur	x9, [x29, #-136]
  4509a8:	ldr	w10, [x9, #16]
  4509ac:	cmp	w8, w10
  4509b0:	b.cc	4509bc <ferror@plt+0x4ec8c>  // b.lo, b.ul, b.last
  4509b4:	ldur	x8, [x29, #-88]
  4509b8:	str	x8, [sp, #1160]
  4509bc:	ldr	x8, [sp, #600]
  4509c0:	ldr	w9, [x8]
  4509c4:	cbz	w9, 4509d4 <ferror@plt+0x4eca4>
  4509c8:	ldr	x8, [sp, #1160]
  4509cc:	ldrb	w9, [x8]
  4509d0:	cbz	w9, 450a18 <ferror@plt+0x4ece8>
  4509d4:	ldr	x1, [sp, #1160]
  4509d8:	ldr	w0, [sp, #1216]
  4509dc:	mov	w8, wzr
  4509e0:	str	x1, [sp, #368]
  4509e4:	mov	w1, w8
  4509e8:	bl	4660cc <ferror@plt+0x6439c>
  4509ec:	ldr	x9, [sp, #1200]
  4509f0:	ldur	x10, [x29, #-136]
  4509f4:	ldrsw	x10, [x10, #52]
  4509f8:	mul	x3, x9, x10
  4509fc:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  450a00:	add	x9, x9, #0xa80
  450a04:	str	x0, [sp, #360]
  450a08:	mov	x0, x9
  450a0c:	ldr	x1, [sp, #368]
  450a10:	ldr	x2, [sp, #360]
  450a14:	bl	401ca0 <printf@plt>
  450a18:	ldr	x8, [sp, #1160]
  450a1c:	ldrb	w9, [x8]
  450a20:	cbnz	w9, 450a6c <ferror@plt+0x4ed3c>
  450a24:	ldur	x8, [x29, #-136]
  450a28:	ldr	x8, [x8, #24]
  450a2c:	ldr	w9, [sp, #1216]
  450a30:	mov	w10, w9
  450a34:	mov	x11, #0x2                   	// #2
  450a38:	mul	x10, x11, x10
  450a3c:	add	x8, x8, x10
  450a40:	mov	w9, #0x80                  	// #128
  450a44:	strh	w9, [x8]
  450a48:	ldr	x8, [sp, #1200]
  450a4c:	ldur	x10, [x29, #-136]
  450a50:	ldrsw	x10, [x10, #52]
  450a54:	mul	x8, x8, x10
  450a58:	ldur	x10, [x29, #-136]
  450a5c:	ldr	x10, [x10, #32]
  450a60:	ldr	w9, [sp, #1216]
  450a64:	mov	w11, w9
  450a68:	str	w8, [x10, x11, lsl #2]
  450a6c:	b	452c70 <ferror@plt+0x50f40>
  450a70:	ldr	w8, [sp, #1216]
  450a74:	ldur	x9, [x29, #-136]
  450a78:	ldr	w10, [x9, #16]
  450a7c:	cmp	w8, w10
  450a80:	b.cc	450a8c <ferror@plt+0x4ed5c>  // b.lo, b.ul, b.last
  450a84:	ldur	x8, [x29, #-88]
  450a88:	str	x8, [sp, #1160]
  450a8c:	ldr	x8, [sp, #600]
  450a90:	ldr	w9, [x8]
  450a94:	cbz	w9, 450aa4 <ferror@plt+0x4ed74>
  450a98:	ldr	x8, [sp, #1160]
  450a9c:	ldrb	w9, [x8]
  450aa0:	cbz	w9, 450ad8 <ferror@plt+0x4eda8>
  450aa4:	ldr	x1, [sp, #1160]
  450aa8:	ldr	w0, [sp, #1216]
  450aac:	mov	w8, wzr
  450ab0:	str	x1, [sp, #352]
  450ab4:	mov	w1, w8
  450ab8:	bl	4660cc <ferror@plt+0x6439c>
  450abc:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  450ac0:	add	x9, x9, #0xaa2
  450ac4:	str	x0, [sp, #344]
  450ac8:	mov	x0, x9
  450acc:	ldr	x1, [sp, #352]
  450ad0:	ldr	x2, [sp, #344]
  450ad4:	bl	401ca0 <printf@plt>
  450ad8:	ldr	x8, [sp, #1160]
  450adc:	ldrb	w9, [x8]
  450ae0:	cbz	w9, 450ae8 <ferror@plt+0x4edb8>
  450ae4:	b	452c70 <ferror@plt+0x50f40>
  450ae8:	ldr	w8, [sp, #1216]
  450aec:	ldur	x9, [x29, #-144]
  450af0:	ldr	w10, [x9, #16]
  450af4:	cmp	w8, w10
  450af8:	b.cs	450b28 <ferror@plt+0x4edf8>  // b.hs, b.nlast
  450afc:	ldr	x8, [sp, #600]
  450b00:	ldr	w9, [x8]
  450b04:	cbz	w9, 450b68 <ferror@plt+0x4ee38>
  450b08:	ldur	x8, [x29, #-144]
  450b0c:	ldr	x8, [x8, #24]
  450b10:	ldr	w9, [sp, #1216]
  450b14:	mov	w10, w9
  450b18:	ldrsh	w9, [x8, x10, lsl #1]
  450b1c:	mov	w11, #0xffffffff            	// #-1
  450b20:	cmp	w9, w11
  450b24:	b.ne	450b68 <ferror@plt+0x4ee38>  // b.any
  450b28:	ldur	x8, [x29, #-136]
  450b2c:	ldr	x8, [x8, #24]
  450b30:	ldr	w9, [sp, #1216]
  450b34:	mov	w10, w9
  450b38:	mov	x11, #0x2                   	// #2
  450b3c:	mul	x10, x11, x10
  450b40:	add	x8, x8, x10
  450b44:	mov	w9, #0x7                   	// #7
  450b48:	strh	w9, [x8]
  450b4c:	ldur	x8, [x29, #-136]
  450b50:	ldr	x8, [x8, #32]
  450b54:	ldr	w9, [sp, #1216]
  450b58:	mov	w10, w9
  450b5c:	mov	w9, wzr
  450b60:	str	w9, [x8, x10, lsl #2]
  450b64:	b	450bcc <ferror@plt+0x4ee9c>
  450b68:	ldur	x8, [x29, #-144]
  450b6c:	ldr	x8, [x8, #24]
  450b70:	ldr	w9, [sp, #1216]
  450b74:	mov	w10, w9
  450b78:	mov	x11, #0x2                   	// #2
  450b7c:	mul	x10, x11, x10
  450b80:	add	x8, x8, x10
  450b84:	ldrh	w9, [x8]
  450b88:	ldur	x8, [x29, #-136]
  450b8c:	ldr	x8, [x8, #24]
  450b90:	ldr	w12, [sp, #1216]
  450b94:	mov	w10, w12
  450b98:	mul	x10, x11, x10
  450b9c:	add	x8, x8, x10
  450ba0:	strh	w9, [x8]
  450ba4:	ldur	x8, [x29, #-144]
  450ba8:	ldr	x8, [x8, #32]
  450bac:	ldr	w9, [sp, #1216]
  450bb0:	mov	w10, w9
  450bb4:	ldr	w9, [x8, x10, lsl #2]
  450bb8:	ldur	x8, [x29, #-136]
  450bbc:	ldr	x8, [x8, #32]
  450bc0:	ldr	w12, [sp, #1216]
  450bc4:	mov	w10, w12
  450bc8:	str	w9, [x8, x10, lsl #2]
  450bcc:	b	452c70 <ferror@plt+0x50f40>
  450bd0:	ldur	x8, [x29, #-136]
  450bd4:	ldrb	w1, [x8, #92]
  450bd8:	ldur	x2, [x29, #-8]
  450bdc:	ldur	x3, [x29, #-112]
  450be0:	sub	x0, x29, #0x18
  450be4:	bl	466188 <ferror@plt+0x64458>
  450be8:	str	x0, [sp, #1168]
  450bec:	ldr	x8, [sp, #600]
  450bf0:	ldr	w9, [x8]
  450bf4:	cbz	w9, 450c0c <ferror@plt+0x4eedc>
  450bf8:	ldur	x0, [x29, #-136]
  450bfc:	sub	x1, x29, #0x94
  450c00:	sub	x2, x29, #0x50
  450c04:	bl	467198 <ferror@plt+0x65468>
  450c08:	b	450c3c <ferror@plt+0x4ef0c>
  450c0c:	ldr	x1, [sp, #1168]
  450c10:	ldur	x8, [x29, #-136]
  450c14:	ldrb	w2, [x8, #94]
  450c18:	mov	x8, xzr
  450c1c:	mov	x0, x8
  450c20:	bl	45e158 <ferror@plt+0x5c428>
  450c24:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  450c28:	add	x8, x8, #0xaba
  450c2c:	str	x0, [sp, #336]
  450c30:	mov	x0, x8
  450c34:	ldr	x1, [sp, #336]
  450c38:	bl	401ca0 <printf@plt>
  450c3c:	ldr	x8, [sp, #1168]
  450c40:	ldur	x9, [x29, #-136]
  450c44:	str	x8, [x9, #56]
  450c48:	b	452c70 <ferror@plt+0x50f40>
  450c4c:	mov	w8, #0x1                   	// #1
  450c50:	str	w8, [sp, #1140]
  450c54:	ldr	w8, [sp, #1140]
  450c58:	mov	w9, w8
  450c5c:	mov	x10, #0x8                   	// #8
  450c60:	cmp	x10, x9
  450c64:	b.cs	450c98 <ferror@plt+0x4ef68>  // b.hs, b.nlast
  450c68:	ldr	w8, [sp, #1140]
  450c6c:	mov	w2, w8
  450c70:	ldr	x0, [sp, #640]
  450c74:	ldr	x1, [sp, #632]
  450c78:	bl	4018e0 <ngettext@plt>
  450c7c:	ldr	w1, [sp, #1140]
  450c80:	mov	w8, #0x8                   	// #8
  450c84:	mov	w2, w8
  450c88:	str	w8, [sp, #332]
  450c8c:	bl	4711a8 <error@@Base>
  450c90:	ldr	w8, [sp, #332]
  450c94:	str	w8, [sp, #1140]
  450c98:	ldur	x8, [x29, #-24]
  450c9c:	ldr	w9, [sp, #1140]
  450ca0:	mov	w10, w9
  450ca4:	add	x8, x8, x10
  450ca8:	ldur	x10, [x29, #-32]
  450cac:	cmp	x8, x10
  450cb0:	b.cc	450cdc <ferror@plt+0x4efac>  // b.lo, b.ul, b.last
  450cb4:	ldur	x8, [x29, #-24]
  450cb8:	ldur	x9, [x29, #-32]
  450cbc:	cmp	x8, x9
  450cc0:	b.cs	450cd8 <ferror@plt+0x4efa8>  // b.hs, b.nlast
  450cc4:	ldur	x8, [x29, #-32]
  450cc8:	ldur	x9, [x29, #-24]
  450ccc:	subs	x8, x8, x9
  450cd0:	str	w8, [sp, #1140]
  450cd4:	b	450cdc <ferror@plt+0x4efac>
  450cd8:	str	wzr, [sp, #1140]
  450cdc:	ldr	w8, [sp, #1140]
  450ce0:	cbz	w8, 450cf0 <ferror@plt+0x4efc0>
  450ce4:	ldr	w8, [sp, #1140]
  450ce8:	cmp	w8, #0x8
  450cec:	b.ls	450cf8 <ferror@plt+0x4efc8>  // b.plast
  450cf0:	str	xzr, [sp, #1176]
  450cf4:	b	450d10 <ferror@plt+0x4efe0>
  450cf8:	ldr	x8, [sp, #624]
  450cfc:	ldr	x9, [x8]
  450d00:	ldur	x0, [x29, #-24]
  450d04:	ldr	w1, [sp, #1140]
  450d08:	blr	x9
  450d0c:	str	x0, [sp, #1176]
  450d10:	ldur	x8, [x29, #-24]
  450d14:	add	x8, x8, #0x1
  450d18:	stur	x8, [x29, #-24]
  450d1c:	ldr	x8, [sp, #600]
  450d20:	ldr	w9, [x8]
  450d24:	cbz	w9, 450d3c <ferror@plt+0x4f00c>
  450d28:	ldur	x0, [x29, #-136]
  450d2c:	sub	x1, x29, #0x94
  450d30:	sub	x2, x29, #0x50
  450d34:	bl	467198 <ferror@plt+0x65468>
  450d38:	b	450da8 <ferror@plt+0x4f078>
  450d3c:	ldr	x8, [sp, #1176]
  450d40:	ldur	x9, [x29, #-136]
  450d44:	ldr	w10, [x9, #48]
  450d48:	mov	w9, w10
  450d4c:	mul	x1, x8, x9
  450d50:	ldur	x8, [x29, #-136]
  450d54:	ldr	x8, [x8, #56]
  450d58:	ldr	x9, [sp, #1176]
  450d5c:	ldur	x11, [x29, #-136]
  450d60:	ldr	w10, [x11, #48]
  450d64:	mov	w11, w10
  450d68:	mul	x9, x9, x11
  450d6c:	add	x8, x8, x9
  450d70:	ldur	x9, [x29, #-136]
  450d74:	ldrb	w2, [x9, #94]
  450d78:	mov	x9, xzr
  450d7c:	mov	x0, x9
  450d80:	str	x1, [sp, #320]
  450d84:	mov	x1, x8
  450d88:	bl	45e158 <ferror@plt+0x5c428>
  450d8c:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  450d90:	add	x8, x8, #0xad0
  450d94:	str	x0, [sp, #312]
  450d98:	mov	x0, x8
  450d9c:	ldr	x1, [sp, #320]
  450da0:	ldr	x2, [sp, #312]
  450da4:	bl	401ca0 <printf@plt>
  450da8:	ldr	x8, [sp, #1176]
  450dac:	ldur	x9, [x29, #-136]
  450db0:	ldr	w10, [x9, #48]
  450db4:	mov	w9, w10
  450db8:	mul	x8, x8, x9
  450dbc:	ldur	x9, [x29, #-136]
  450dc0:	ldr	x11, [x9, #56]
  450dc4:	add	x8, x11, x8
  450dc8:	str	x8, [x9, #56]
  450dcc:	b	452c70 <ferror@plt+0x50f40>
  450dd0:	mov	w8, #0x2                   	// #2
  450dd4:	str	w8, [sp, #1136]
  450dd8:	ldr	w8, [sp, #1136]
  450ddc:	mov	w9, w8
  450de0:	mov	x10, #0x8                   	// #8
  450de4:	cmp	x10, x9
  450de8:	b.cs	450e1c <ferror@plt+0x4f0ec>  // b.hs, b.nlast
  450dec:	ldr	w8, [sp, #1136]
  450df0:	mov	w2, w8
  450df4:	ldr	x0, [sp, #640]
  450df8:	ldr	x1, [sp, #632]
  450dfc:	bl	4018e0 <ngettext@plt>
  450e00:	ldr	w1, [sp, #1136]
  450e04:	mov	w8, #0x8                   	// #8
  450e08:	mov	w2, w8
  450e0c:	str	w8, [sp, #308]
  450e10:	bl	4711a8 <error@@Base>
  450e14:	ldr	w8, [sp, #308]
  450e18:	str	w8, [sp, #1136]
  450e1c:	ldur	x8, [x29, #-24]
  450e20:	ldr	w9, [sp, #1136]
  450e24:	mov	w10, w9
  450e28:	add	x8, x8, x10
  450e2c:	ldur	x10, [x29, #-112]
  450e30:	cmp	x8, x10
  450e34:	b.cc	450e60 <ferror@plt+0x4f130>  // b.lo, b.ul, b.last
  450e38:	ldur	x8, [x29, #-24]
  450e3c:	ldur	x9, [x29, #-112]
  450e40:	cmp	x8, x9
  450e44:	b.cs	450e5c <ferror@plt+0x4f12c>  // b.hs, b.nlast
  450e48:	ldur	x8, [x29, #-112]
  450e4c:	ldur	x9, [x29, #-24]
  450e50:	subs	x8, x8, x9
  450e54:	str	w8, [sp, #1136]
  450e58:	b	450e60 <ferror@plt+0x4f130>
  450e5c:	str	wzr, [sp, #1136]
  450e60:	ldr	w8, [sp, #1136]
  450e64:	cbz	w8, 450e74 <ferror@plt+0x4f144>
  450e68:	ldr	w8, [sp, #1136]
  450e6c:	cmp	w8, #0x8
  450e70:	b.ls	450e7c <ferror@plt+0x4f14c>  // b.plast
  450e74:	str	xzr, [sp, #1176]
  450e78:	b	450e94 <ferror@plt+0x4f164>
  450e7c:	ldr	x8, [sp, #624]
  450e80:	ldr	x9, [x8]
  450e84:	ldur	x0, [x29, #-24]
  450e88:	ldr	w1, [sp, #1136]
  450e8c:	blr	x9
  450e90:	str	x0, [sp, #1176]
  450e94:	ldur	x8, [x29, #-24]
  450e98:	add	x8, x8, #0x2
  450e9c:	stur	x8, [x29, #-24]
  450ea0:	ldr	x8, [sp, #600]
  450ea4:	ldr	w9, [x8]
  450ea8:	cbz	w9, 450ec0 <ferror@plt+0x4f190>
  450eac:	ldur	x0, [x29, #-136]
  450eb0:	sub	x1, x29, #0x94
  450eb4:	sub	x2, x29, #0x50
  450eb8:	bl	467198 <ferror@plt+0x65468>
  450ebc:	b	450f2c <ferror@plt+0x4f1fc>
  450ec0:	ldr	x8, [sp, #1176]
  450ec4:	ldur	x9, [x29, #-136]
  450ec8:	ldr	w10, [x9, #48]
  450ecc:	mov	w9, w10
  450ed0:	mul	x1, x8, x9
  450ed4:	ldur	x8, [x29, #-136]
  450ed8:	ldr	x8, [x8, #56]
  450edc:	ldr	x9, [sp, #1176]
  450ee0:	ldur	x11, [x29, #-136]
  450ee4:	ldr	w10, [x11, #48]
  450ee8:	mov	w11, w10
  450eec:	mul	x9, x9, x11
  450ef0:	add	x8, x8, x9
  450ef4:	ldur	x9, [x29, #-136]
  450ef8:	ldrb	w2, [x9, #94]
  450efc:	mov	x9, xzr
  450f00:	mov	x0, x9
  450f04:	str	x1, [sp, #296]
  450f08:	mov	x1, x8
  450f0c:	bl	45e158 <ferror@plt+0x5c428>
  450f10:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  450f14:	add	x8, x8, #0xaf2
  450f18:	str	x0, [sp, #288]
  450f1c:	mov	x0, x8
  450f20:	ldr	x1, [sp, #296]
  450f24:	ldr	x2, [sp, #288]
  450f28:	bl	401ca0 <printf@plt>
  450f2c:	ldr	x8, [sp, #1176]
  450f30:	ldur	x9, [x29, #-136]
  450f34:	ldr	w10, [x9, #48]
  450f38:	mov	w9, w10
  450f3c:	mul	x8, x8, x9
  450f40:	ldur	x9, [x29, #-136]
  450f44:	ldr	x11, [x9, #56]
  450f48:	add	x8, x11, x8
  450f4c:	str	x8, [x9, #56]
  450f50:	b	452c70 <ferror@plt+0x50f40>
  450f54:	mov	w8, #0x4                   	// #4
  450f58:	str	w8, [sp, #1132]
  450f5c:	ldr	w8, [sp, #1132]
  450f60:	mov	w9, w8
  450f64:	mov	x10, #0x8                   	// #8
  450f68:	cmp	x10, x9
  450f6c:	b.cs	450fa0 <ferror@plt+0x4f270>  // b.hs, b.nlast
  450f70:	ldr	w8, [sp, #1132]
  450f74:	mov	w2, w8
  450f78:	ldr	x0, [sp, #640]
  450f7c:	ldr	x1, [sp, #632]
  450f80:	bl	4018e0 <ngettext@plt>
  450f84:	ldr	w1, [sp, #1132]
  450f88:	mov	w8, #0x8                   	// #8
  450f8c:	mov	w2, w8
  450f90:	str	w8, [sp, #284]
  450f94:	bl	4711a8 <error@@Base>
  450f98:	ldr	w8, [sp, #284]
  450f9c:	str	w8, [sp, #1132]
  450fa0:	ldur	x8, [x29, #-24]
  450fa4:	ldr	w9, [sp, #1132]
  450fa8:	mov	w10, w9
  450fac:	add	x8, x8, x10
  450fb0:	ldur	x10, [x29, #-112]
  450fb4:	cmp	x8, x10
  450fb8:	b.cc	450fe4 <ferror@plt+0x4f2b4>  // b.lo, b.ul, b.last
  450fbc:	ldur	x8, [x29, #-24]
  450fc0:	ldur	x9, [x29, #-112]
  450fc4:	cmp	x8, x9
  450fc8:	b.cs	450fe0 <ferror@plt+0x4f2b0>  // b.hs, b.nlast
  450fcc:	ldur	x8, [x29, #-112]
  450fd0:	ldur	x9, [x29, #-24]
  450fd4:	subs	x8, x8, x9
  450fd8:	str	w8, [sp, #1132]
  450fdc:	b	450fe4 <ferror@plt+0x4f2b4>
  450fe0:	str	wzr, [sp, #1132]
  450fe4:	ldr	w8, [sp, #1132]
  450fe8:	cbz	w8, 450ff8 <ferror@plt+0x4f2c8>
  450fec:	ldr	w8, [sp, #1132]
  450ff0:	cmp	w8, #0x8
  450ff4:	b.ls	451000 <ferror@plt+0x4f2d0>  // b.plast
  450ff8:	str	xzr, [sp, #1176]
  450ffc:	b	451018 <ferror@plt+0x4f2e8>
  451000:	ldr	x8, [sp, #624]
  451004:	ldr	x9, [x8]
  451008:	ldur	x0, [x29, #-24]
  45100c:	ldr	w1, [sp, #1132]
  451010:	blr	x9
  451014:	str	x0, [sp, #1176]
  451018:	ldur	x8, [x29, #-24]
  45101c:	add	x8, x8, #0x4
  451020:	stur	x8, [x29, #-24]
  451024:	ldr	x8, [sp, #600]
  451028:	ldr	w9, [x8]
  45102c:	cbz	w9, 451044 <ferror@plt+0x4f314>
  451030:	ldur	x0, [x29, #-136]
  451034:	sub	x1, x29, #0x94
  451038:	sub	x2, x29, #0x50
  45103c:	bl	467198 <ferror@plt+0x65468>
  451040:	b	4510b0 <ferror@plt+0x4f380>
  451044:	ldr	x8, [sp, #1176]
  451048:	ldur	x9, [x29, #-136]
  45104c:	ldr	w10, [x9, #48]
  451050:	mov	w9, w10
  451054:	mul	x1, x8, x9
  451058:	ldur	x8, [x29, #-136]
  45105c:	ldr	x8, [x8, #56]
  451060:	ldr	x9, [sp, #1176]
  451064:	ldur	x11, [x29, #-136]
  451068:	ldr	w10, [x11, #48]
  45106c:	mov	w11, w10
  451070:	mul	x9, x9, x11
  451074:	add	x8, x8, x9
  451078:	ldur	x9, [x29, #-136]
  45107c:	ldrb	w2, [x9, #94]
  451080:	mov	x9, xzr
  451084:	mov	x0, x9
  451088:	str	x1, [sp, #272]
  45108c:	mov	x1, x8
  451090:	bl	45e158 <ferror@plt+0x5c428>
  451094:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  451098:	add	x8, x8, #0xb14
  45109c:	str	x0, [sp, #264]
  4510a0:	mov	x0, x8
  4510a4:	ldr	x1, [sp, #272]
  4510a8:	ldr	x2, [sp, #264]
  4510ac:	bl	401ca0 <printf@plt>
  4510b0:	ldr	x8, [sp, #1176]
  4510b4:	ldur	x9, [x29, #-136]
  4510b8:	ldr	w10, [x9, #48]
  4510bc:	mov	w9, w10
  4510c0:	mul	x8, x8, x9
  4510c4:	ldur	x9, [x29, #-136]
  4510c8:	ldr	x11, [x9, #56]
  4510cc:	add	x8, x11, x8
  4510d0:	str	x8, [x9, #56]
  4510d4:	b	452c70 <ferror@plt+0x50f40>
  4510d8:	ldur	x0, [x29, #-24]
  4510dc:	ldur	x1, [x29, #-32]
  4510e0:	mov	w8, wzr
  4510e4:	mov	w2, w8
  4510e8:	add	x3, sp, #0x45c
  4510ec:	add	x4, sp, #0x458
  4510f0:	bl	44a2a0 <ferror@plt+0x48570>
  4510f4:	str	x0, [sp, #1120]
  4510f8:	ldr	w8, [sp, #1116]
  4510fc:	mov	w9, w8
  451100:	ldur	x10, [x29, #-24]
  451104:	add	x9, x10, x9
  451108:	stur	x9, [x29, #-24]
  45110c:	ldr	x9, [sp, #1120]
  451110:	str	w9, [sp, #1196]
  451114:	ldr	w8, [sp, #1196]
  451118:	mov	w10, w8
  45111c:	ldr	x11, [sp, #1120]
  451120:	cmp	x10, x11
  451124:	b.eq	451134 <ferror@plt+0x4f404>  // b.none
  451128:	ldr	w8, [sp, #1112]
  45112c:	orr	w8, w8, #0x2
  451130:	str	w8, [sp, #1112]
  451134:	ldr	w0, [sp, #1112]
  451138:	bl	45defc <ferror@plt+0x5c1cc>
  45113c:	ldur	x0, [x29, #-24]
  451140:	ldur	x1, [x29, #-32]
  451144:	mov	w8, wzr
  451148:	mov	w2, w8
  45114c:	add	x3, sp, #0x44c
  451150:	add	x4, sp, #0x448
  451154:	bl	44a2a0 <ferror@plt+0x48570>
  451158:	str	x0, [sp, #1104]
  45115c:	ldr	w8, [sp, #1100]
  451160:	mov	w9, w8
  451164:	ldur	x10, [x29, #-24]
  451168:	add	x9, x10, x9
  45116c:	stur	x9, [x29, #-24]
  451170:	ldr	x9, [sp, #1104]
  451174:	str	x9, [sp, #1200]
  451178:	ldr	x9, [sp, #1200]
  45117c:	ldr	x10, [sp, #1104]
  451180:	cmp	x9, x10
  451184:	b.eq	451194 <ferror@plt+0x4f464>  // b.none
  451188:	ldr	w8, [sp, #1096]
  45118c:	orr	w8, w8, #0x2
  451190:	str	w8, [sp, #1096]
  451194:	ldr	w0, [sp, #1096]
  451198:	bl	45defc <ferror@plt+0x5c1cc>
  45119c:	ldr	w8, [sp, #1196]
  4511a0:	ldur	x9, [x29, #-136]
  4511a4:	ldr	w10, [x9, #16]
  4511a8:	cmp	w8, w10
  4511ac:	b.cc	4511b8 <ferror@plt+0x4f488>  // b.lo, b.ul, b.last
  4511b0:	ldur	x8, [x29, #-88]
  4511b4:	str	x8, [sp, #1160]
  4511b8:	ldr	x8, [sp, #600]
  4511bc:	ldr	w9, [x8]
  4511c0:	cbz	w9, 4511d0 <ferror@plt+0x4f4a0>
  4511c4:	ldr	x8, [sp, #1160]
  4511c8:	ldrb	w9, [x8]
  4511cc:	cbz	w9, 451214 <ferror@plt+0x4f4e4>
  4511d0:	ldr	x1, [sp, #1160]
  4511d4:	ldr	w0, [sp, #1196]
  4511d8:	mov	w8, wzr
  4511dc:	str	x1, [sp, #256]
  4511e0:	mov	w1, w8
  4511e4:	bl	4660cc <ferror@plt+0x6439c>
  4511e8:	ldr	x9, [sp, #1200]
  4511ec:	ldur	x10, [x29, #-136]
  4511f0:	ldrsw	x10, [x10, #52]
  4511f4:	mul	x3, x9, x10
  4511f8:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4511fc:	add	x9, x9, #0xb36
  451200:	str	x0, [sp, #248]
  451204:	mov	x0, x9
  451208:	ldr	x1, [sp, #256]
  45120c:	ldr	x2, [sp, #248]
  451210:	bl	401ca0 <printf@plt>
  451214:	ldr	x8, [sp, #1160]
  451218:	ldrb	w9, [x8]
  45121c:	cbnz	w9, 451268 <ferror@plt+0x4f538>
  451220:	ldur	x8, [x29, #-136]
  451224:	ldr	x8, [x8, #24]
  451228:	ldr	w9, [sp, #1196]
  45122c:	mov	w10, w9
  451230:	mov	x11, #0x2                   	// #2
  451234:	mul	x10, x11, x10
  451238:	add	x8, x8, x10
  45123c:	mov	w9, #0x80                  	// #128
  451240:	strh	w9, [x8]
  451244:	ldr	x8, [sp, #1200]
  451248:	ldur	x10, [x29, #-136]
  45124c:	ldrsw	x10, [x10, #52]
  451250:	mul	x8, x8, x10
  451254:	ldur	x10, [x29, #-136]
  451258:	ldr	x10, [x10, #32]
  45125c:	ldr	w9, [sp, #1196]
  451260:	mov	w11, w9
  451264:	str	w8, [x10, x11, lsl #2]
  451268:	b	452c70 <ferror@plt+0x50f40>
  45126c:	ldur	x0, [x29, #-24]
  451270:	ldur	x1, [x29, #-32]
  451274:	mov	w8, wzr
  451278:	mov	w2, w8
  45127c:	add	x3, sp, #0x43c
  451280:	add	x4, sp, #0x438
  451284:	bl	44a2a0 <ferror@plt+0x48570>
  451288:	str	x0, [sp, #1088]
  45128c:	ldr	w8, [sp, #1084]
  451290:	mov	w9, w8
  451294:	ldur	x10, [x29, #-24]
  451298:	add	x9, x10, x9
  45129c:	stur	x9, [x29, #-24]
  4512a0:	ldr	x9, [sp, #1088]
  4512a4:	str	w9, [sp, #1196]
  4512a8:	ldr	w8, [sp, #1196]
  4512ac:	mov	w10, w8
  4512b0:	ldr	x11, [sp, #1088]
  4512b4:	cmp	x10, x11
  4512b8:	b.eq	4512c8 <ferror@plt+0x4f598>  // b.none
  4512bc:	ldr	w8, [sp, #1080]
  4512c0:	orr	w8, w8, #0x2
  4512c4:	str	w8, [sp, #1080]
  4512c8:	ldr	w0, [sp, #1080]
  4512cc:	bl	45defc <ferror@plt+0x5c1cc>
  4512d0:	ldur	x0, [x29, #-24]
  4512d4:	ldur	x1, [x29, #-32]
  4512d8:	mov	w8, wzr
  4512dc:	mov	w2, w8
  4512e0:	add	x3, sp, #0x42c
  4512e4:	add	x4, sp, #0x428
  4512e8:	bl	44a2a0 <ferror@plt+0x48570>
  4512ec:	str	x0, [sp, #1072]
  4512f0:	ldr	w8, [sp, #1068]
  4512f4:	mov	w9, w8
  4512f8:	ldur	x10, [x29, #-24]
  4512fc:	add	x9, x10, x9
  451300:	stur	x9, [x29, #-24]
  451304:	ldr	x9, [sp, #1072]
  451308:	str	x9, [sp, #1200]
  45130c:	ldr	x9, [sp, #1200]
  451310:	ldr	x10, [sp, #1072]
  451314:	cmp	x9, x10
  451318:	b.eq	451328 <ferror@plt+0x4f5f8>  // b.none
  45131c:	ldr	w8, [sp, #1064]
  451320:	orr	w8, w8, #0x2
  451324:	str	w8, [sp, #1064]
  451328:	ldr	w0, [sp, #1064]
  45132c:	bl	45defc <ferror@plt+0x5c1cc>
  451330:	ldr	w8, [sp, #1196]
  451334:	ldur	x9, [x29, #-136]
  451338:	ldr	w10, [x9, #16]
  45133c:	cmp	w8, w10
  451340:	b.cc	45134c <ferror@plt+0x4f61c>  // b.lo, b.ul, b.last
  451344:	ldur	x8, [x29, #-88]
  451348:	str	x8, [sp, #1160]
  45134c:	ldr	x8, [sp, #600]
  451350:	ldr	w9, [x8]
  451354:	cbz	w9, 451364 <ferror@plt+0x4f634>
  451358:	ldr	x8, [sp, #1160]
  45135c:	ldrb	w9, [x8]
  451360:	cbz	w9, 4513a8 <ferror@plt+0x4f678>
  451364:	ldr	x1, [sp, #1160]
  451368:	ldr	w0, [sp, #1196]
  45136c:	mov	w8, wzr
  451370:	str	x1, [sp, #240]
  451374:	mov	w1, w8
  451378:	bl	4660cc <ferror@plt+0x6439c>
  45137c:	ldr	x9, [sp, #1200]
  451380:	ldur	x10, [x29, #-136]
  451384:	ldrsw	x10, [x10, #52]
  451388:	mul	x3, x9, x10
  45138c:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  451390:	add	x9, x9, #0xb61
  451394:	str	x0, [sp, #232]
  451398:	mov	x0, x9
  45139c:	ldr	x1, [sp, #240]
  4513a0:	ldr	x2, [sp, #232]
  4513a4:	bl	401ca0 <printf@plt>
  4513a8:	ldr	x8, [sp, #1160]
  4513ac:	ldrb	w9, [x8]
  4513b0:	cbnz	w9, 4513fc <ferror@plt+0x4f6cc>
  4513b4:	ldur	x8, [x29, #-136]
  4513b8:	ldr	x8, [x8, #24]
  4513bc:	ldr	w9, [sp, #1196]
  4513c0:	mov	w10, w9
  4513c4:	mov	x11, #0x2                   	// #2
  4513c8:	mul	x10, x11, x10
  4513cc:	add	x8, x8, x10
  4513d0:	mov	w9, #0x14                  	// #20
  4513d4:	strh	w9, [x8]
  4513d8:	ldr	x8, [sp, #1200]
  4513dc:	ldur	x10, [x29, #-136]
  4513e0:	ldrsw	x10, [x10, #52]
  4513e4:	mul	x8, x8, x10
  4513e8:	ldur	x10, [x29, #-136]
  4513ec:	ldr	x10, [x10, #32]
  4513f0:	ldr	w9, [sp, #1196]
  4513f4:	mov	w11, w9
  4513f8:	str	w8, [x10, x11, lsl #2]
  4513fc:	b	452c70 <ferror@plt+0x50f40>
  451400:	ldur	x0, [x29, #-24]
  451404:	ldur	x1, [x29, #-32]
  451408:	mov	w8, wzr
  45140c:	mov	w2, w8
  451410:	add	x3, sp, #0x41c
  451414:	add	x4, sp, #0x418
  451418:	bl	44a2a0 <ferror@plt+0x48570>
  45141c:	str	x0, [sp, #1056]
  451420:	ldr	w8, [sp, #1052]
  451424:	mov	w9, w8
  451428:	ldur	x10, [x29, #-24]
  45142c:	add	x9, x10, x9
  451430:	stur	x9, [x29, #-24]
  451434:	ldr	x9, [sp, #1056]
  451438:	str	w9, [sp, #1196]
  45143c:	ldr	w8, [sp, #1196]
  451440:	mov	w10, w8
  451444:	ldr	x11, [sp, #1056]
  451448:	cmp	x10, x11
  45144c:	b.eq	45145c <ferror@plt+0x4f72c>  // b.none
  451450:	ldr	w8, [sp, #1048]
  451454:	orr	w8, w8, #0x2
  451458:	str	w8, [sp, #1048]
  45145c:	ldr	w0, [sp, #1048]
  451460:	bl	45defc <ferror@plt+0x5c1cc>
  451464:	ldr	w8, [sp, #1196]
  451468:	ldur	x9, [x29, #-136]
  45146c:	ldr	w10, [x9, #16]
  451470:	cmp	w8, w10
  451474:	b.cc	451480 <ferror@plt+0x4f750>  // b.lo, b.ul, b.last
  451478:	ldur	x8, [x29, #-88]
  45147c:	str	x8, [sp, #1160]
  451480:	ldr	x8, [sp, #600]
  451484:	ldr	w9, [x8]
  451488:	cbz	w9, 451498 <ferror@plt+0x4f768>
  45148c:	ldr	x8, [sp, #1160]
  451490:	ldrb	w9, [x8]
  451494:	cbz	w9, 4514cc <ferror@plt+0x4f79c>
  451498:	ldr	x1, [sp, #1160]
  45149c:	ldr	w0, [sp, #1196]
  4514a0:	mov	w8, wzr
  4514a4:	str	x1, [sp, #224]
  4514a8:	mov	w1, w8
  4514ac:	bl	4660cc <ferror@plt+0x6439c>
  4514b0:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4514b4:	add	x9, x9, #0xb87
  4514b8:	str	x0, [sp, #216]
  4514bc:	mov	x0, x9
  4514c0:	ldr	x1, [sp, #224]
  4514c4:	ldr	x2, [sp, #216]
  4514c8:	bl	401ca0 <printf@plt>
  4514cc:	ldr	x8, [sp, #1160]
  4514d0:	ldrb	w9, [x8]
  4514d4:	cbz	w9, 4514dc <ferror@plt+0x4f7ac>
  4514d8:	b	452c70 <ferror@plt+0x50f40>
  4514dc:	ldr	w8, [sp, #1196]
  4514e0:	ldur	x9, [x29, #-144]
  4514e4:	ldr	w10, [x9, #16]
  4514e8:	cmp	w8, w10
  4514ec:	b.cc	451530 <ferror@plt+0x4f800>  // b.lo, b.ul, b.last
  4514f0:	ldur	x8, [x29, #-136]
  4514f4:	ldr	x8, [x8, #24]
  4514f8:	ldr	w9, [sp, #1196]
  4514fc:	mov	w10, w9
  451500:	mov	x11, #0x2                   	// #2
  451504:	mul	x10, x11, x10
  451508:	add	x8, x8, x10
  45150c:	mov	w9, #0x7                   	// #7
  451510:	strh	w9, [x8]
  451514:	ldur	x8, [x29, #-136]
  451518:	ldr	x8, [x8, #32]
  45151c:	ldr	w9, [sp, #1196]
  451520:	mov	w10, w9
  451524:	mov	w9, wzr
  451528:	str	w9, [x8, x10, lsl #2]
  45152c:	b	451594 <ferror@plt+0x4f864>
  451530:	ldur	x8, [x29, #-144]
  451534:	ldr	x8, [x8, #24]
  451538:	ldr	w9, [sp, #1196]
  45153c:	mov	w10, w9
  451540:	mov	x11, #0x2                   	// #2
  451544:	mul	x10, x11, x10
  451548:	add	x8, x8, x10
  45154c:	ldrh	w9, [x8]
  451550:	ldur	x8, [x29, #-136]
  451554:	ldr	x8, [x8, #24]
  451558:	ldr	w12, [sp, #1196]
  45155c:	mov	w10, w12
  451560:	mul	x10, x11, x10
  451564:	add	x8, x8, x10
  451568:	strh	w9, [x8]
  45156c:	ldur	x8, [x29, #-144]
  451570:	ldr	x8, [x8, #32]
  451574:	ldr	w9, [sp, #1196]
  451578:	mov	w10, w9
  45157c:	ldr	w9, [x8, x10, lsl #2]
  451580:	ldur	x8, [x29, #-136]
  451584:	ldr	x8, [x8, #32]
  451588:	ldr	w12, [sp, #1196]
  45158c:	mov	w10, w12
  451590:	str	w9, [x8, x10, lsl #2]
  451594:	b	452c70 <ferror@plt+0x50f40>
  451598:	ldur	x0, [x29, #-24]
  45159c:	ldur	x1, [x29, #-32]
  4515a0:	mov	w8, wzr
  4515a4:	mov	w2, w8
  4515a8:	add	x3, sp, #0x40c
  4515ac:	add	x4, sp, #0x408
  4515b0:	bl	44a2a0 <ferror@plt+0x48570>
  4515b4:	str	x0, [sp, #1040]
  4515b8:	ldr	w8, [sp, #1036]
  4515bc:	mov	w9, w8
  4515c0:	ldur	x10, [x29, #-24]
  4515c4:	add	x9, x10, x9
  4515c8:	stur	x9, [x29, #-24]
  4515cc:	ldr	x9, [sp, #1040]
  4515d0:	str	w9, [sp, #1196]
  4515d4:	ldr	w8, [sp, #1196]
  4515d8:	mov	w10, w8
  4515dc:	ldr	x11, [sp, #1040]
  4515e0:	cmp	x10, x11
  4515e4:	b.eq	4515f4 <ferror@plt+0x4f8c4>  // b.none
  4515e8:	ldr	w8, [sp, #1032]
  4515ec:	orr	w8, w8, #0x2
  4515f0:	str	w8, [sp, #1032]
  4515f4:	ldr	w0, [sp, #1032]
  4515f8:	bl	45defc <ferror@plt+0x5c1cc>
  4515fc:	ldr	w8, [sp, #1196]
  451600:	ldur	x9, [x29, #-136]
  451604:	ldr	w10, [x9, #16]
  451608:	cmp	w8, w10
  45160c:	b.cc	451618 <ferror@plt+0x4f8e8>  // b.lo, b.ul, b.last
  451610:	ldur	x8, [x29, #-88]
  451614:	str	x8, [sp, #1160]
  451618:	ldr	x8, [sp, #600]
  45161c:	ldr	w9, [x8]
  451620:	cbz	w9, 451630 <ferror@plt+0x4f900>
  451624:	ldr	x8, [sp, #1160]
  451628:	ldrb	w9, [x8]
  45162c:	cbz	w9, 451664 <ferror@plt+0x4f934>
  451630:	ldr	x1, [sp, #1160]
  451634:	ldr	w0, [sp, #1196]
  451638:	mov	w8, wzr
  45163c:	str	x1, [sp, #208]
  451640:	mov	w1, w8
  451644:	bl	4660cc <ferror@plt+0x6439c>
  451648:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  45164c:	add	x9, x9, #0xba8
  451650:	str	x0, [sp, #200]
  451654:	mov	x0, x9
  451658:	ldr	x1, [sp, #208]
  45165c:	ldr	x2, [sp, #200]
  451660:	bl	401ca0 <printf@plt>
  451664:	ldr	x8, [sp, #1160]
  451668:	ldrb	w9, [x8]
  45166c:	cbnz	w9, 4516ac <ferror@plt+0x4f97c>
  451670:	ldur	x8, [x29, #-136]
  451674:	ldr	x8, [x8, #24]
  451678:	ldr	w9, [sp, #1196]
  45167c:	mov	w10, w9
  451680:	mov	x11, #0x2                   	// #2
  451684:	mul	x10, x11, x10
  451688:	add	x8, x8, x10
  45168c:	mov	w9, #0x7                   	// #7
  451690:	strh	w9, [x8]
  451694:	ldur	x8, [x29, #-136]
  451698:	ldr	x8, [x8, #32]
  45169c:	ldr	w9, [sp, #1196]
  4516a0:	mov	w10, w9
  4516a4:	mov	w9, wzr
  4516a8:	str	w9, [x8, x10, lsl #2]
  4516ac:	b	452c70 <ferror@plt+0x50f40>
  4516b0:	ldur	x0, [x29, #-24]
  4516b4:	ldur	x1, [x29, #-32]
  4516b8:	mov	w8, wzr
  4516bc:	mov	w2, w8
  4516c0:	add	x3, sp, #0x3fc
  4516c4:	add	x4, sp, #0x3f8
  4516c8:	bl	44a2a0 <ferror@plt+0x48570>
  4516cc:	str	x0, [sp, #1024]
  4516d0:	ldr	w8, [sp, #1020]
  4516d4:	mov	w9, w8
  4516d8:	ldur	x10, [x29, #-24]
  4516dc:	add	x9, x10, x9
  4516e0:	stur	x9, [x29, #-24]
  4516e4:	ldr	x9, [sp, #1024]
  4516e8:	str	w9, [sp, #1196]
  4516ec:	ldr	w8, [sp, #1196]
  4516f0:	mov	w10, w8
  4516f4:	ldr	x11, [sp, #1024]
  4516f8:	cmp	x10, x11
  4516fc:	b.eq	45170c <ferror@plt+0x4f9dc>  // b.none
  451700:	ldr	w8, [sp, #1016]
  451704:	orr	w8, w8, #0x2
  451708:	str	w8, [sp, #1016]
  45170c:	ldr	w0, [sp, #1016]
  451710:	bl	45defc <ferror@plt+0x5c1cc>
  451714:	ldr	w8, [sp, #1196]
  451718:	ldur	x9, [x29, #-136]
  45171c:	ldr	w10, [x9, #16]
  451720:	cmp	w8, w10
  451724:	b.cc	451730 <ferror@plt+0x4fa00>  // b.lo, b.ul, b.last
  451728:	ldur	x8, [x29, #-88]
  45172c:	str	x8, [sp, #1160]
  451730:	ldr	x8, [sp, #600]
  451734:	ldr	w9, [x8]
  451738:	cbz	w9, 451748 <ferror@plt+0x4fa18>
  45173c:	ldr	x8, [sp, #1160]
  451740:	ldrb	w9, [x8]
  451744:	cbz	w9, 45177c <ferror@plt+0x4fa4c>
  451748:	ldr	x1, [sp, #1160]
  45174c:	ldr	w0, [sp, #1196]
  451750:	mov	w8, wzr
  451754:	str	x1, [sp, #192]
  451758:	mov	w1, w8
  45175c:	bl	4660cc <ferror@plt+0x6439c>
  451760:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  451764:	add	x9, x9, #0xbc2
  451768:	str	x0, [sp, #184]
  45176c:	mov	x0, x9
  451770:	ldr	x1, [sp, #192]
  451774:	ldr	x2, [sp, #184]
  451778:	bl	401ca0 <printf@plt>
  45177c:	ldr	x8, [sp, #1160]
  451780:	ldrb	w9, [x8]
  451784:	cbnz	w9, 4517c4 <ferror@plt+0x4fa94>
  451788:	ldur	x8, [x29, #-136]
  45178c:	ldr	x8, [x8, #24]
  451790:	ldr	w9, [sp, #1196]
  451794:	mov	w10, w9
  451798:	mov	x11, #0x2                   	// #2
  45179c:	mul	x10, x11, x10
  4517a0:	add	x8, x8, x10
  4517a4:	mov	w9, #0x8                   	// #8
  4517a8:	strh	w9, [x8]
  4517ac:	ldur	x8, [x29, #-136]
  4517b0:	ldr	x8, [x8, #32]
  4517b4:	ldr	w9, [sp, #1196]
  4517b8:	mov	w10, w9
  4517bc:	mov	w9, wzr
  4517c0:	str	w9, [x8, x10, lsl #2]
  4517c4:	b	452c70 <ferror@plt+0x50f40>
  4517c8:	ldur	x0, [x29, #-24]
  4517cc:	ldur	x1, [x29, #-32]
  4517d0:	mov	w8, wzr
  4517d4:	mov	w2, w8
  4517d8:	add	x3, sp, #0x3ec
  4517dc:	add	x4, sp, #0x3e8
  4517e0:	bl	44a2a0 <ferror@plt+0x48570>
  4517e4:	str	x0, [sp, #1008]
  4517e8:	ldr	w8, [sp, #1004]
  4517ec:	mov	w9, w8
  4517f0:	ldur	x10, [x29, #-24]
  4517f4:	add	x9, x10, x9
  4517f8:	stur	x9, [x29, #-24]
  4517fc:	ldr	x9, [sp, #1008]
  451800:	str	w9, [sp, #1196]
  451804:	ldr	w8, [sp, #1196]
  451808:	mov	w10, w8
  45180c:	ldr	x11, [sp, #1008]
  451810:	cmp	x10, x11
  451814:	b.eq	451824 <ferror@plt+0x4faf4>  // b.none
  451818:	ldr	w8, [sp, #1000]
  45181c:	orr	w8, w8, #0x2
  451820:	str	w8, [sp, #1000]
  451824:	ldr	w0, [sp, #1000]
  451828:	bl	45defc <ferror@plt+0x5c1cc>
  45182c:	ldur	x0, [x29, #-24]
  451830:	ldur	x1, [x29, #-32]
  451834:	mov	w8, wzr
  451838:	mov	w2, w8
  45183c:	add	x3, sp, #0x3dc
  451840:	add	x4, sp, #0x3d8
  451844:	bl	44a2a0 <ferror@plt+0x48570>
  451848:	str	x0, [sp, #992]
  45184c:	ldr	w8, [sp, #988]
  451850:	mov	w9, w8
  451854:	ldur	x10, [x29, #-24]
  451858:	add	x9, x10, x9
  45185c:	stur	x9, [x29, #-24]
  451860:	ldr	x9, [sp, #992]
  451864:	str	x9, [sp, #1200]
  451868:	ldr	x9, [sp, #1200]
  45186c:	ldr	x10, [sp, #992]
  451870:	cmp	x9, x10
  451874:	b.eq	451884 <ferror@plt+0x4fb54>  // b.none
  451878:	ldr	w8, [sp, #984]
  45187c:	orr	w8, w8, #0x2
  451880:	str	w8, [sp, #984]
  451884:	ldr	w0, [sp, #984]
  451888:	bl	45defc <ferror@plt+0x5c1cc>
  45188c:	ldr	w8, [sp, #1196]
  451890:	ldur	x9, [x29, #-136]
  451894:	ldr	w10, [x9, #16]
  451898:	cmp	w8, w10
  45189c:	b.cc	4518a8 <ferror@plt+0x4fb78>  // b.lo, b.ul, b.last
  4518a0:	ldur	x8, [x29, #-88]
  4518a4:	str	x8, [sp, #1160]
  4518a8:	ldr	x8, [sp, #600]
  4518ac:	ldr	w9, [x8]
  4518b0:	cbz	w9, 4518c0 <ferror@plt+0x4fb90>
  4518b4:	ldr	x8, [sp, #1160]
  4518b8:	ldrb	w9, [x8]
  4518bc:	cbz	w9, 45190c <ferror@plt+0x4fbdc>
  4518c0:	ldr	x1, [sp, #1160]
  4518c4:	ldr	w0, [sp, #1196]
  4518c8:	mov	w8, wzr
  4518cc:	str	x1, [sp, #176]
  4518d0:	mov	w1, w8
  4518d4:	str	w8, [sp, #172]
  4518d8:	bl	4660cc <ferror@plt+0x6439c>
  4518dc:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4518e0:	add	x9, x9, #0xbdd
  4518e4:	str	x0, [sp, #160]
  4518e8:	mov	x0, x9
  4518ec:	ldr	x1, [sp, #176]
  4518f0:	ldr	x2, [sp, #160]
  4518f4:	bl	401ca0 <printf@plt>
  4518f8:	ldr	x9, [sp, #1200]
  4518fc:	mov	w0, w9
  451900:	ldr	w1, [sp, #172]
  451904:	bl	4660cc <ferror@plt+0x6439c>
  451908:	bl	401b70 <puts@plt>
  45190c:	ldr	x8, [sp, #1160]
  451910:	ldrb	w9, [x8]
  451914:	cbnz	w9, 451954 <ferror@plt+0x4fc24>
  451918:	ldur	x8, [x29, #-136]
  45191c:	ldr	x8, [x8, #24]
  451920:	ldr	w9, [sp, #1196]
  451924:	mov	w10, w9
  451928:	mov	x11, #0x2                   	// #2
  45192c:	mul	x10, x11, x10
  451930:	add	x8, x8, x10
  451934:	mov	w9, #0x9                   	// #9
  451938:	strh	w9, [x8]
  45193c:	ldr	x8, [sp, #1200]
  451940:	ldur	x10, [x29, #-136]
  451944:	ldr	x10, [x10, #32]
  451948:	ldr	w9, [sp, #1196]
  45194c:	mov	w11, w9
  451950:	str	w8, [x10, x11, lsl #2]
  451954:	b	452c70 <ferror@plt+0x50f40>
  451958:	ldr	x8, [sp, #600]
  45195c:	ldr	w9, [x8]
  451960:	cbnz	w9, 451970 <ferror@plt+0x4fc40>
  451964:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451968:	add	x0, x0, #0xbf9
  45196c:	bl	401ca0 <printf@plt>
  451970:	mov	x0, #0x60                  	// #96
  451974:	bl	47824c <warn@@Base+0x6f90>
  451978:	stur	x0, [x29, #-72]
  45197c:	ldur	x8, [x29, #-136]
  451980:	ldr	x8, [x8, #80]
  451984:	ldur	x9, [x29, #-72]
  451988:	str	x8, [x9, #80]
  45198c:	ldur	x8, [x29, #-136]
  451990:	ldr	w10, [x8, #72]
  451994:	ldur	x8, [x29, #-72]
  451998:	str	w10, [x8, #72]
  45199c:	ldur	x8, [x29, #-136]
  4519a0:	ldr	w10, [x8, #88]
  4519a4:	ldur	x8, [x29, #-72]
  4519a8:	str	w10, [x8, #88]
  4519ac:	ldur	x8, [x29, #-136]
  4519b0:	ldrb	w10, [x8, #93]
  4519b4:	ldur	x8, [x29, #-72]
  4519b8:	strb	w10, [x8, #93]
  4519bc:	ldur	x8, [x29, #-136]
  4519c0:	ldr	w10, [x8, #16]
  4519c4:	ldur	x8, [x29, #-72]
  4519c8:	str	w10, [x8, #16]
  4519cc:	ldur	x8, [x29, #-72]
  4519d0:	ldr	w10, [x8, #16]
  4519d4:	mov	w0, w10
  4519d8:	mov	x8, #0x2                   	// #2
  4519dc:	mov	x1, x8
  4519e0:	str	x8, [sp, #152]
  4519e4:	bl	44a9bc <ferror@plt+0x48c8c>
  4519e8:	ldur	x8, [x29, #-72]
  4519ec:	str	x0, [x8, #24]
  4519f0:	ldur	x8, [x29, #-72]
  4519f4:	ldr	w10, [x8, #16]
  4519f8:	mov	w0, w10
  4519fc:	mov	x8, #0x4                   	// #4
  451a00:	mov	x1, x8
  451a04:	str	x8, [sp, #144]
  451a08:	bl	44a9bc <ferror@plt+0x48c8c>
  451a0c:	ldur	x8, [x29, #-72]
  451a10:	str	x0, [x8, #32]
  451a14:	ldur	x8, [x29, #-72]
  451a18:	ldr	x0, [x8, #24]
  451a1c:	ldur	x8, [x29, #-136]
  451a20:	ldr	x1, [x8, #24]
  451a24:	ldur	x8, [x29, #-72]
  451a28:	ldr	w10, [x8, #16]
  451a2c:	mov	w8, w10
  451a30:	ldr	x9, [sp, #152]
  451a34:	mul	x2, x8, x9
  451a38:	bl	4018c0 <memcpy@plt>
  451a3c:	ldur	x8, [x29, #-72]
  451a40:	ldr	x0, [x8, #32]
  451a44:	ldur	x8, [x29, #-136]
  451a48:	ldr	x1, [x8, #32]
  451a4c:	ldur	x8, [x29, #-72]
  451a50:	ldr	w10, [x8, #16]
  451a54:	mov	w8, w10
  451a58:	ldr	x9, [sp, #144]
  451a5c:	mul	x2, x8, x9
  451a60:	bl	4018c0 <memcpy@plt>
  451a64:	ldur	x8, [x29, #-64]
  451a68:	ldur	x9, [x29, #-72]
  451a6c:	str	x8, [x9]
  451a70:	ldur	x8, [x29, #-72]
  451a74:	stur	x8, [x29, #-64]
  451a78:	b	452c70 <ferror@plt+0x50f40>
  451a7c:	ldr	x8, [sp, #600]
  451a80:	ldr	w9, [x8]
  451a84:	cbnz	w9, 451a94 <ferror@plt+0x4fd64>
  451a88:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451a8c:	add	x0, x0, #0xc12
  451a90:	bl	401ca0 <printf@plt>
  451a94:	ldur	x8, [x29, #-64]
  451a98:	stur	x8, [x29, #-72]
  451a9c:	ldur	x8, [x29, #-72]
  451aa0:	cbz	x8, 451ba0 <ferror@plt+0x4fe70>
  451aa4:	ldur	x8, [x29, #-72]
  451aa8:	ldr	x8, [x8]
  451aac:	stur	x8, [x29, #-64]
  451ab0:	ldur	x8, [x29, #-72]
  451ab4:	ldr	x8, [x8, #80]
  451ab8:	ldur	x9, [x29, #-136]
  451abc:	str	x8, [x9, #80]
  451ac0:	ldur	x8, [x29, #-72]
  451ac4:	ldr	w10, [x8, #72]
  451ac8:	ldur	x8, [x29, #-136]
  451acc:	str	w10, [x8, #72]
  451ad0:	ldur	x8, [x29, #-72]
  451ad4:	ldr	w10, [x8, #88]
  451ad8:	ldur	x8, [x29, #-136]
  451adc:	str	w10, [x8, #88]
  451ae0:	ldur	x8, [x29, #-72]
  451ae4:	ldrb	w10, [x8, #93]
  451ae8:	ldur	x8, [x29, #-136]
  451aec:	strb	w10, [x8, #93]
  451af0:	ldur	x0, [x29, #-136]
  451af4:	ldur	x8, [x29, #-72]
  451af8:	ldr	w10, [x8, #16]
  451afc:	subs	w1, w10, #0x1
  451b00:	bl	466f5c <ferror@plt+0x6522c>
  451b04:	cmp	w0, #0x0
  451b08:	cset	w10, ge  // ge = tcont
  451b0c:	tbnz	w10, #0, 451b2c <ferror@plt+0x4fdfc>
  451b10:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451b14:	add	x0, x0, #0xc2a
  451b18:	bl	401cf0 <gettext@plt>
  451b1c:	bl	4712bc <warn@@Base>
  451b20:	ldur	x8, [x29, #-136]
  451b24:	str	wzr, [x8, #16]
  451b28:	b	452c70 <ferror@plt+0x50f40>
  451b2c:	ldur	x8, [x29, #-136]
  451b30:	ldr	x0, [x8, #24]
  451b34:	ldur	x8, [x29, #-72]
  451b38:	ldr	x1, [x8, #24]
  451b3c:	ldur	x8, [x29, #-72]
  451b40:	ldr	w9, [x8, #16]
  451b44:	mov	w8, w9
  451b48:	mov	x10, #0x2                   	// #2
  451b4c:	mul	x2, x8, x10
  451b50:	bl	4018c0 <memcpy@plt>
  451b54:	ldur	x8, [x29, #-136]
  451b58:	ldr	x0, [x8, #32]
  451b5c:	ldur	x8, [x29, #-72]
  451b60:	ldr	x1, [x8, #32]
  451b64:	ldur	x8, [x29, #-72]
  451b68:	ldr	w9, [x8, #16]
  451b6c:	mov	w8, w9
  451b70:	mov	x10, #0x4                   	// #4
  451b74:	mul	x2, x8, x10
  451b78:	bl	4018c0 <memcpy@plt>
  451b7c:	ldur	x8, [x29, #-72]
  451b80:	ldr	x0, [x8, #24]
  451b84:	bl	401bd0 <free@plt>
  451b88:	ldur	x8, [x29, #-72]
  451b8c:	ldr	x0, [x8, #32]
  451b90:	bl	401bd0 <free@plt>
  451b94:	ldur	x0, [x29, #-72]
  451b98:	bl	401bd0 <free@plt>
  451b9c:	b	451bb8 <ferror@plt+0x4fe88>
  451ba0:	ldr	x8, [sp, #600]
  451ba4:	ldr	w9, [x8]
  451ba8:	cbz	w9, 451bb8 <ferror@plt+0x4fe88>
  451bac:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451bb0:	add	x0, x0, #0xc56
  451bb4:	bl	401ca0 <printf@plt>
  451bb8:	b	452c70 <ferror@plt+0x50f40>
  451bbc:	ldur	x0, [x29, #-24]
  451bc0:	ldur	x1, [x29, #-32]
  451bc4:	mov	w8, wzr
  451bc8:	mov	w2, w8
  451bcc:	add	x3, sp, #0x3cc
  451bd0:	add	x4, sp, #0x3c8
  451bd4:	bl	44a2a0 <ferror@plt+0x48570>
  451bd8:	str	x0, [sp, #976]
  451bdc:	ldr	w8, [sp, #972]
  451be0:	mov	w9, w8
  451be4:	ldur	x10, [x29, #-24]
  451be8:	add	x9, x10, x9
  451bec:	stur	x9, [x29, #-24]
  451bf0:	ldr	x9, [sp, #976]
  451bf4:	ldur	x10, [x29, #-136]
  451bf8:	str	w9, [x10, #72]
  451bfc:	ldur	x10, [x29, #-136]
  451c00:	ldr	w8, [x10, #72]
  451c04:	mov	w10, w8
  451c08:	ldr	x11, [sp, #976]
  451c0c:	cmp	x10, x11
  451c10:	b.eq	451c20 <ferror@plt+0x4fef0>  // b.none
  451c14:	ldr	w8, [sp, #968]
  451c18:	orr	w8, w8, #0x2
  451c1c:	str	w8, [sp, #968]
  451c20:	ldr	w0, [sp, #968]
  451c24:	bl	45defc <ferror@plt+0x5c1cc>
  451c28:	ldur	x0, [x29, #-24]
  451c2c:	ldur	x1, [x29, #-32]
  451c30:	mov	w8, wzr
  451c34:	mov	w2, w8
  451c38:	add	x3, sp, #0x3bc
  451c3c:	add	x4, sp, #0x3b8
  451c40:	bl	44a2a0 <ferror@plt+0x48570>
  451c44:	str	x0, [sp, #960]
  451c48:	ldr	w8, [sp, #956]
  451c4c:	mov	w9, w8
  451c50:	ldur	x10, [x29, #-24]
  451c54:	add	x9, x10, x9
  451c58:	stur	x9, [x29, #-24]
  451c5c:	ldr	x9, [sp, #960]
  451c60:	ldur	x10, [x29, #-136]
  451c64:	str	x9, [x10, #80]
  451c68:	ldur	x9, [x29, #-136]
  451c6c:	ldr	x9, [x9, #80]
  451c70:	ldr	x10, [sp, #960]
  451c74:	cmp	x9, x10
  451c78:	b.eq	451c88 <ferror@plt+0x4ff58>  // b.none
  451c7c:	ldr	w8, [sp, #952]
  451c80:	orr	w8, w8, #0x2
  451c84:	str	w8, [sp, #952]
  451c88:	ldr	w0, [sp, #952]
  451c8c:	bl	45defc <ferror@plt+0x5c1cc>
  451c90:	ldur	x8, [x29, #-136]
  451c94:	mov	w9, #0x0                   	// #0
  451c98:	strb	w9, [x8, #93]
  451c9c:	ldr	x8, [sp, #600]
  451ca0:	ldr	w9, [x8]
  451ca4:	cbnz	w9, 451ce0 <ferror@plt+0x4ffb0>
  451ca8:	ldur	x8, [x29, #-136]
  451cac:	ldr	w0, [x8, #72]
  451cb0:	mov	w9, wzr
  451cb4:	mov	w1, w9
  451cb8:	bl	4660cc <ferror@plt+0x6439c>
  451cbc:	ldur	x8, [x29, #-136]
  451cc0:	ldr	x8, [x8, #80]
  451cc4:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  451cc8:	add	x10, x10, #0xc77
  451ccc:	str	x0, [sp, #136]
  451cd0:	mov	x0, x10
  451cd4:	ldr	x1, [sp, #136]
  451cd8:	mov	w2, w8
  451cdc:	bl	401ca0 <printf@plt>
  451ce0:	b	452c70 <ferror@plt+0x50f40>
  451ce4:	ldur	x0, [x29, #-24]
  451ce8:	ldur	x1, [x29, #-32]
  451cec:	mov	w8, wzr
  451cf0:	mov	w2, w8
  451cf4:	add	x3, sp, #0x3ac
  451cf8:	add	x4, sp, #0x3a8
  451cfc:	bl	44a2a0 <ferror@plt+0x48570>
  451d00:	str	x0, [sp, #944]
  451d04:	ldr	w8, [sp, #940]
  451d08:	mov	w9, w8
  451d0c:	ldur	x10, [x29, #-24]
  451d10:	add	x9, x10, x9
  451d14:	stur	x9, [x29, #-24]
  451d18:	ldr	x9, [sp, #944]
  451d1c:	ldur	x10, [x29, #-136]
  451d20:	str	w9, [x10, #72]
  451d24:	ldur	x10, [x29, #-136]
  451d28:	ldr	w8, [x10, #72]
  451d2c:	mov	w10, w8
  451d30:	ldr	x11, [sp, #944]
  451d34:	cmp	x10, x11
  451d38:	b.eq	451d48 <ferror@plt+0x50018>  // b.none
  451d3c:	ldr	w8, [sp, #936]
  451d40:	orr	w8, w8, #0x2
  451d44:	str	w8, [sp, #936]
  451d48:	ldr	w0, [sp, #936]
  451d4c:	bl	45defc <ferror@plt+0x5c1cc>
  451d50:	ldur	x8, [x29, #-136]
  451d54:	mov	w9, #0x0                   	// #0
  451d58:	strb	w9, [x8, #93]
  451d5c:	ldr	x8, [sp, #600]
  451d60:	ldr	w9, [x8]
  451d64:	cbnz	w9, 451d94 <ferror@plt+0x50064>
  451d68:	ldur	x8, [x29, #-136]
  451d6c:	ldr	w0, [x8, #72]
  451d70:	mov	w9, wzr
  451d74:	mov	w1, w9
  451d78:	bl	4660cc <ferror@plt+0x6439c>
  451d7c:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  451d80:	add	x8, x8, #0xc94
  451d84:	str	x0, [sp, #128]
  451d88:	mov	x0, x8
  451d8c:	ldr	x1, [sp, #128]
  451d90:	bl	401ca0 <printf@plt>
  451d94:	b	452c70 <ferror@plt+0x50f40>
  451d98:	ldur	x0, [x29, #-24]
  451d9c:	ldur	x1, [x29, #-32]
  451da0:	mov	w8, wzr
  451da4:	mov	w2, w8
  451da8:	add	x3, sp, #0x39c
  451dac:	add	x4, sp, #0x398
  451db0:	bl	44a2a0 <ferror@plt+0x48570>
  451db4:	str	x0, [sp, #928]
  451db8:	ldr	w8, [sp, #924]
  451dbc:	mov	w9, w8
  451dc0:	ldur	x10, [x29, #-24]
  451dc4:	add	x9, x10, x9
  451dc8:	stur	x9, [x29, #-24]
  451dcc:	ldr	x9, [sp, #928]
  451dd0:	ldur	x10, [x29, #-136]
  451dd4:	str	x9, [x10, #80]
  451dd8:	ldur	x9, [x29, #-136]
  451ddc:	ldr	x9, [x9, #80]
  451de0:	ldr	x10, [sp, #928]
  451de4:	cmp	x9, x10
  451de8:	b.eq	451df8 <ferror@plt+0x500c8>  // b.none
  451dec:	ldr	w8, [sp, #920]
  451df0:	orr	w8, w8, #0x2
  451df4:	str	w8, [sp, #920]
  451df8:	ldr	w0, [sp, #920]
  451dfc:	bl	45defc <ferror@plt+0x5c1cc>
  451e00:	ldr	x8, [sp, #600]
  451e04:	ldr	w9, [x8]
  451e08:	cbnz	w9, 451e24 <ferror@plt+0x500f4>
  451e0c:	ldur	x8, [x29, #-136]
  451e10:	ldr	x8, [x8, #80]
  451e14:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451e18:	add	x0, x0, #0xcb3
  451e1c:	mov	w1, w8
  451e20:	bl	401ca0 <printf@plt>
  451e24:	b	452c70 <ferror@plt+0x50f40>
  451e28:	ldr	x8, [sp, #600]
  451e2c:	ldr	w9, [x8]
  451e30:	cbnz	w9, 451e40 <ferror@plt+0x50110>
  451e34:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451e38:	add	x0, x0, #0xcd0
  451e3c:	bl	401ca0 <printf@plt>
  451e40:	b	452c70 <ferror@plt+0x50f40>
  451e44:	ldur	x0, [x29, #-24]
  451e48:	ldur	x1, [x29, #-32]
  451e4c:	mov	w8, wzr
  451e50:	mov	w2, w8
  451e54:	add	x3, sp, #0x38c
  451e58:	add	x4, sp, #0x388
  451e5c:	bl	44a2a0 <ferror@plt+0x48570>
  451e60:	str	x0, [sp, #912]
  451e64:	ldr	w8, [sp, #908]
  451e68:	mov	w9, w8
  451e6c:	ldur	x10, [x29, #-24]
  451e70:	add	x9, x10, x9
  451e74:	stur	x9, [x29, #-24]
  451e78:	ldr	x9, [sp, #912]
  451e7c:	str	x9, [sp, #1208]
  451e80:	ldr	x9, [sp, #1208]
  451e84:	ldr	x10, [sp, #912]
  451e88:	cmp	x9, x10
  451e8c:	b.eq	451e9c <ferror@plt+0x5016c>  // b.none
  451e90:	ldr	w8, [sp, #904]
  451e94:	orr	w8, w8, #0x2
  451e98:	str	w8, [sp, #904]
  451e9c:	ldr	w0, [sp, #904]
  451ea0:	bl	45defc <ferror@plt+0x5c1cc>
  451ea4:	ldur	x8, [x29, #-24]
  451ea8:	ldur	x9, [x29, #-112]
  451eac:	cmp	x8, x9
  451eb0:	b.cs	451ecc <ferror@plt+0x5019c>  // b.hs, b.nlast
  451eb4:	ldr	x8, [sp, #1208]
  451eb8:	ldur	x9, [x29, #-112]
  451ebc:	ldur	x10, [x29, #-24]
  451ec0:	subs	x9, x9, x10
  451ec4:	cmp	x8, x9
  451ec8:	b.ls	451ee4 <ferror@plt+0x501b4>  // b.plast
  451ecc:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451ed0:	add	x0, x0, #0xcde
  451ed4:	bl	401cf0 <gettext@plt>
  451ed8:	ldr	x1, [sp, #1208]
  451edc:	bl	401ca0 <printf@plt>
  451ee0:	b	452c70 <ferror@plt+0x50f40>
  451ee4:	ldr	x8, [sp, #600]
  451ee8:	ldr	w9, [x8]
  451eec:	cbnz	w9, 451f38 <ferror@plt+0x50208>
  451ef0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  451ef4:	add	x0, x0, #0xd0e
  451ef8:	bl	401ca0 <printf@plt>
  451efc:	ldur	x8, [x29, #-24]
  451f00:	ldr	x9, [sp, #648]
  451f04:	ldr	w1, [x9]
  451f08:	ldr	x4, [sp, #1208]
  451f0c:	ldur	x6, [x29, #-8]
  451f10:	mov	x0, x8
  451f14:	mov	w10, wzr
  451f18:	mov	w2, w10
  451f1c:	mov	w3, #0xffffffff            	// #-1
  451f20:	mov	x8, xzr
  451f24:	mov	x5, x8
  451f28:	bl	4628f0 <ferror@plt+0x60bc0>
  451f2c:	ldr	x8, [sp, #592]
  451f30:	mov	x0, x8
  451f34:	bl	401ca0 <printf@plt>
  451f38:	ldur	x8, [x29, #-136]
  451f3c:	mov	w9, #0x1                   	// #1
  451f40:	strb	w9, [x8, #93]
  451f44:	ldr	x8, [sp, #1208]
  451f48:	ldur	x10, [x29, #-24]
  451f4c:	add	x8, x10, x8
  451f50:	stur	x8, [x29, #-24]
  451f54:	b	452c70 <ferror@plt+0x50f40>
  451f58:	ldur	x0, [x29, #-24]
  451f5c:	ldur	x1, [x29, #-32]
  451f60:	mov	w8, wzr
  451f64:	mov	w2, w8
  451f68:	add	x3, sp, #0x37c
  451f6c:	add	x4, sp, #0x378
  451f70:	bl	44a2a0 <ferror@plt+0x48570>
  451f74:	str	x0, [sp, #896]
  451f78:	ldr	w8, [sp, #892]
  451f7c:	mov	w9, w8
  451f80:	ldur	x10, [x29, #-24]
  451f84:	add	x9, x10, x9
  451f88:	stur	x9, [x29, #-24]
  451f8c:	ldr	x9, [sp, #896]
  451f90:	str	w9, [sp, #1196]
  451f94:	ldr	w8, [sp, #1196]
  451f98:	mov	w10, w8
  451f9c:	ldr	x11, [sp, #896]
  451fa0:	cmp	x10, x11
  451fa4:	b.eq	451fb4 <ferror@plt+0x50284>  // b.none
  451fa8:	ldr	w8, [sp, #888]
  451fac:	orr	w8, w8, #0x2
  451fb0:	str	w8, [sp, #888]
  451fb4:	ldr	w0, [sp, #888]
  451fb8:	bl	45defc <ferror@plt+0x5c1cc>
  451fbc:	ldur	x0, [x29, #-24]
  451fc0:	ldur	x1, [x29, #-32]
  451fc4:	mov	w8, wzr
  451fc8:	mov	w2, w8
  451fcc:	add	x3, sp, #0x36c
  451fd0:	add	x4, sp, #0x368
  451fd4:	bl	44a2a0 <ferror@plt+0x48570>
  451fd8:	str	x0, [sp, #880]
  451fdc:	ldr	w8, [sp, #876]
  451fe0:	mov	w9, w8
  451fe4:	ldur	x10, [x29, #-24]
  451fe8:	add	x9, x10, x9
  451fec:	stur	x9, [x29, #-24]
  451ff0:	ldr	x9, [sp, #880]
  451ff4:	str	x9, [sp, #1208]
  451ff8:	ldr	x9, [sp, #1208]
  451ffc:	ldr	x10, [sp, #880]
  452000:	cmp	x9, x10
  452004:	b.eq	452014 <ferror@plt+0x502e4>  // b.none
  452008:	ldr	w8, [sp, #872]
  45200c:	orr	w8, w8, #0x2
  452010:	str	w8, [sp, #872]
  452014:	ldr	w0, [sp, #872]
  452018:	bl	45defc <ferror@plt+0x5c1cc>
  45201c:	ldr	w8, [sp, #1196]
  452020:	ldur	x9, [x29, #-136]
  452024:	ldr	w10, [x9, #16]
  452028:	cmp	w8, w10
  45202c:	b.cc	452038 <ferror@plt+0x50308>  // b.lo, b.ul, b.last
  452030:	ldur	x8, [x29, #-88]
  452034:	str	x8, [sp, #1160]
  452038:	ldur	x8, [x29, #-24]
  45203c:	ldr	x9, [sp, #1208]
  452040:	add	x8, x8, x9
  452044:	str	x8, [sp, #1224]
  452048:	ldur	x8, [x29, #-24]
  45204c:	ldur	x9, [x29, #-112]
  452050:	cmp	x8, x9
  452054:	b.cs	452078 <ferror@plt+0x50348>  // b.hs, b.nlast
  452058:	ldr	x8, [sp, #1224]
  45205c:	ldur	x9, [x29, #-112]
  452060:	cmp	x8, x9
  452064:	b.hi	452078 <ferror@plt+0x50348>  // b.pmore
  452068:	ldr	x8, [sp, #1224]
  45206c:	ldur	x9, [x29, #-24]
  452070:	cmp	x8, x9
  452074:	b.cs	452090 <ferror@plt+0x50360>  // b.hs, b.nlast
  452078:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  45207c:	add	x0, x0, #0xd2c
  452080:	bl	401cf0 <gettext@plt>
  452084:	ldr	x1, [sp, #1208]
  452088:	bl	401ca0 <printf@plt>
  45208c:	b	452c70 <ferror@plt+0x50f40>
  452090:	ldr	x8, [sp, #600]
  452094:	ldr	w9, [x8]
  452098:	cbz	w9, 4520a8 <ferror@plt+0x50378>
  45209c:	ldr	x8, [sp, #1160]
  4520a0:	ldrb	w9, [x8]
  4520a4:	cbz	w9, 452118 <ferror@plt+0x503e8>
  4520a8:	ldr	x1, [sp, #1160]
  4520ac:	ldr	w0, [sp, #1196]
  4520b0:	mov	w8, wzr
  4520b4:	str	x1, [sp, #120]
  4520b8:	mov	w1, w8
  4520bc:	str	w8, [sp, #116]
  4520c0:	bl	4660cc <ferror@plt+0x6439c>
  4520c4:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4520c8:	add	x9, x9, #0xd54
  4520cc:	str	x0, [sp, #104]
  4520d0:	mov	x0, x9
  4520d4:	ldr	x1, [sp, #120]
  4520d8:	ldr	x2, [sp, #104]
  4520dc:	bl	401ca0 <printf@plt>
  4520e0:	ldur	x9, [x29, #-24]
  4520e4:	ldr	x10, [sp, #648]
  4520e8:	ldr	w1, [x10]
  4520ec:	ldr	x4, [sp, #1208]
  4520f0:	ldur	x6, [x29, #-8]
  4520f4:	mov	x0, x9
  4520f8:	ldr	w2, [sp, #116]
  4520fc:	mov	w3, #0xffffffff            	// #-1
  452100:	mov	x9, xzr
  452104:	mov	x5, x9
  452108:	bl	4628f0 <ferror@plt+0x60bc0>
  45210c:	ldr	x9, [sp, #592]
  452110:	mov	x0, x9
  452114:	bl	401ca0 <printf@plt>
  452118:	ldr	x8, [sp, #1160]
  45211c:	ldrb	w9, [x8]
  452120:	cbnz	w9, 452148 <ferror@plt+0x50418>
  452124:	ldur	x8, [x29, #-136]
  452128:	ldr	x8, [x8, #24]
  45212c:	ldr	w9, [sp, #1196]
  452130:	mov	w10, w9
  452134:	mov	x11, #0x2                   	// #2
  452138:	mul	x10, x11, x10
  45213c:	add	x8, x8, x10
  452140:	mov	w9, #0x10                  	// #16
  452144:	strh	w9, [x8]
  452148:	ldr	x8, [sp, #1224]
  45214c:	stur	x8, [x29, #-24]
  452150:	b	452c70 <ferror@plt+0x50f40>
  452154:	ldur	x0, [x29, #-24]
  452158:	ldur	x1, [x29, #-32]
  45215c:	mov	w8, wzr
  452160:	mov	w2, w8
  452164:	add	x3, sp, #0x35c
  452168:	add	x4, sp, #0x358
  45216c:	bl	44a2a0 <ferror@plt+0x48570>
  452170:	str	x0, [sp, #864]
  452174:	ldr	w8, [sp, #860]
  452178:	mov	w9, w8
  45217c:	ldur	x10, [x29, #-24]
  452180:	add	x9, x10, x9
  452184:	stur	x9, [x29, #-24]
  452188:	ldr	x9, [sp, #864]
  45218c:	str	w9, [sp, #1196]
  452190:	ldr	w8, [sp, #1196]
  452194:	mov	w10, w8
  452198:	ldr	x11, [sp, #864]
  45219c:	cmp	x10, x11
  4521a0:	b.eq	4521b0 <ferror@plt+0x50480>  // b.none
  4521a4:	ldr	w8, [sp, #856]
  4521a8:	orr	w8, w8, #0x2
  4521ac:	str	w8, [sp, #856]
  4521b0:	ldr	w0, [sp, #856]
  4521b4:	bl	45defc <ferror@plt+0x5c1cc>
  4521b8:	ldur	x0, [x29, #-24]
  4521bc:	ldur	x1, [x29, #-32]
  4521c0:	mov	w8, wzr
  4521c4:	mov	w2, w8
  4521c8:	add	x3, sp, #0x34c
  4521cc:	add	x4, sp, #0x348
  4521d0:	bl	44a2a0 <ferror@plt+0x48570>
  4521d4:	str	x0, [sp, #848]
  4521d8:	ldr	w8, [sp, #844]
  4521dc:	mov	w9, w8
  4521e0:	ldur	x10, [x29, #-24]
  4521e4:	add	x9, x10, x9
  4521e8:	stur	x9, [x29, #-24]
  4521ec:	ldr	x9, [sp, #848]
  4521f0:	str	x9, [sp, #1208]
  4521f4:	ldr	x9, [sp, #1208]
  4521f8:	ldr	x10, [sp, #848]
  4521fc:	cmp	x9, x10
  452200:	b.eq	452210 <ferror@plt+0x504e0>  // b.none
  452204:	ldr	w8, [sp, #840]
  452208:	orr	w8, w8, #0x2
  45220c:	str	w8, [sp, #840]
  452210:	ldr	w0, [sp, #840]
  452214:	bl	45defc <ferror@plt+0x5c1cc>
  452218:	ldr	w8, [sp, #1196]
  45221c:	ldur	x9, [x29, #-136]
  452220:	ldr	w10, [x9, #16]
  452224:	cmp	w8, w10
  452228:	b.cc	452234 <ferror@plt+0x50504>  // b.lo, b.ul, b.last
  45222c:	ldur	x8, [x29, #-88]
  452230:	str	x8, [sp, #1160]
  452234:	ldur	x8, [x29, #-24]
  452238:	ldr	x9, [sp, #1208]
  45223c:	add	x8, x8, x9
  452240:	str	x8, [sp, #1224]
  452244:	ldur	x8, [x29, #-24]
  452248:	ldur	x9, [x29, #-112]
  45224c:	cmp	x8, x9
  452250:	b.cs	452274 <ferror@plt+0x50544>  // b.hs, b.nlast
  452254:	ldr	x8, [sp, #1224]
  452258:	ldur	x9, [x29, #-112]
  45225c:	cmp	x8, x9
  452260:	b.hi	452274 <ferror@plt+0x50544>  // b.pmore
  452264:	ldr	x8, [sp, #1224]
  452268:	ldur	x9, [x29, #-24]
  45226c:	cmp	x8, x9
  452270:	b.cs	452288 <ferror@plt+0x50558>  // b.hs, b.nlast
  452274:	ldr	x1, [sp, #1208]
  452278:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  45227c:	add	x0, x0, #0xd70
  452280:	bl	401ca0 <printf@plt>
  452284:	b	452c70 <ferror@plt+0x50f40>
  452288:	ldr	x8, [sp, #600]
  45228c:	ldr	w9, [x8]
  452290:	cbz	w9, 4522a0 <ferror@plt+0x50570>
  452294:	ldr	x8, [sp, #1160]
  452298:	ldrb	w9, [x8]
  45229c:	cbz	w9, 452310 <ferror@plt+0x505e0>
  4522a0:	ldr	x1, [sp, #1160]
  4522a4:	ldr	w0, [sp, #1196]
  4522a8:	mov	w8, wzr
  4522ac:	str	x1, [sp, #96]
  4522b0:	mov	w1, w8
  4522b4:	str	w8, [sp, #92]
  4522b8:	bl	4660cc <ferror@plt+0x6439c>
  4522bc:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4522c0:	add	x9, x9, #0xd9c
  4522c4:	str	x0, [sp, #80]
  4522c8:	mov	x0, x9
  4522cc:	ldr	x1, [sp, #96]
  4522d0:	ldr	x2, [sp, #80]
  4522d4:	bl	401ca0 <printf@plt>
  4522d8:	ldur	x9, [x29, #-24]
  4522dc:	ldr	x10, [sp, #648]
  4522e0:	ldr	w1, [x10]
  4522e4:	ldr	x4, [sp, #1208]
  4522e8:	ldur	x6, [x29, #-8]
  4522ec:	mov	x0, x9
  4522f0:	ldr	w2, [sp, #92]
  4522f4:	mov	w3, #0xffffffff            	// #-1
  4522f8:	mov	x9, xzr
  4522fc:	mov	x5, x9
  452300:	bl	4628f0 <ferror@plt+0x60bc0>
  452304:	ldr	x9, [sp, #592]
  452308:	mov	x0, x9
  45230c:	bl	401ca0 <printf@plt>
  452310:	ldr	x8, [sp, #1160]
  452314:	ldrb	w9, [x8]
  452318:	cbnz	w9, 452340 <ferror@plt+0x50610>
  45231c:	ldur	x8, [x29, #-136]
  452320:	ldr	x8, [x8, #24]
  452324:	ldr	w9, [sp, #1196]
  452328:	mov	w10, w9
  45232c:	mov	x11, #0x2                   	// #2
  452330:	mul	x10, x11, x10
  452334:	add	x8, x8, x10
  452338:	mov	w9, #0x16                  	// #22
  45233c:	strh	w9, [x8]
  452340:	ldr	x8, [sp, #1224]
  452344:	stur	x8, [x29, #-24]
  452348:	b	452c70 <ferror@plt+0x50f40>
  45234c:	ldur	x0, [x29, #-24]
  452350:	ldur	x1, [x29, #-32]
  452354:	mov	w8, wzr
  452358:	mov	w2, w8
  45235c:	add	x3, sp, #0x33c
  452360:	add	x4, sp, #0x338
  452364:	bl	44a2a0 <ferror@plt+0x48570>
  452368:	str	x0, [sp, #832]
  45236c:	ldr	w8, [sp, #828]
  452370:	mov	w9, w8
  452374:	ldur	x10, [x29, #-24]
  452378:	add	x9, x10, x9
  45237c:	stur	x9, [x29, #-24]
  452380:	ldr	x9, [sp, #832]
  452384:	str	w9, [sp, #1196]
  452388:	ldr	w8, [sp, #1196]
  45238c:	mov	w10, w8
  452390:	ldr	x11, [sp, #832]
  452394:	cmp	x10, x11
  452398:	b.eq	4523a8 <ferror@plt+0x50678>  // b.none
  45239c:	ldr	w8, [sp, #824]
  4523a0:	orr	w8, w8, #0x2
  4523a4:	str	w8, [sp, #824]
  4523a8:	ldr	w0, [sp, #824]
  4523ac:	bl	45defc <ferror@plt+0x5c1cc>
  4523b0:	ldur	x0, [x29, #-24]
  4523b4:	ldur	x1, [x29, #-32]
  4523b8:	mov	w2, #0x1                   	// #1
  4523bc:	add	x3, sp, #0x32c
  4523c0:	add	x4, sp, #0x328
  4523c4:	bl	44a2a0 <ferror@plt+0x48570>
  4523c8:	str	x0, [sp, #816]
  4523cc:	ldr	w8, [sp, #812]
  4523d0:	mov	w9, w8
  4523d4:	ldur	x10, [x29, #-24]
  4523d8:	add	x9, x10, x9
  4523dc:	stur	x9, [x29, #-24]
  4523e0:	ldr	x9, [sp, #816]
  4523e4:	str	x9, [sp, #1184]
  4523e8:	ldr	x9, [sp, #1184]
  4523ec:	ldr	x10, [sp, #816]
  4523f0:	cmp	x9, x10
  4523f4:	b.eq	452404 <ferror@plt+0x506d4>  // b.none
  4523f8:	ldr	w8, [sp, #808]
  4523fc:	orr	w8, w8, #0x2
  452400:	str	w8, [sp, #808]
  452404:	ldr	w0, [sp, #808]
  452408:	bl	45defc <ferror@plt+0x5c1cc>
  45240c:	ldur	x0, [x29, #-136]
  452410:	ldr	w1, [sp, #1196]
  452414:	bl	466f5c <ferror@plt+0x6522c>
  452418:	cmp	w0, #0x0
  45241c:	cset	w8, ge  // ge = tcont
  452420:	tbnz	w8, #0, 45242c <ferror@plt+0x506fc>
  452424:	ldur	x8, [x29, #-88]
  452428:	str	x8, [sp, #1160]
  45242c:	ldr	x8, [sp, #600]
  452430:	ldr	w9, [x8]
  452434:	cbz	w9, 452444 <ferror@plt+0x50714>
  452438:	ldr	x8, [sp, #1160]
  45243c:	ldrb	w9, [x8]
  452440:	cbz	w9, 452488 <ferror@plt+0x50758>
  452444:	ldr	x1, [sp, #1160]
  452448:	ldr	w0, [sp, #1196]
  45244c:	mov	w8, wzr
  452450:	str	x1, [sp, #72]
  452454:	mov	w1, w8
  452458:	bl	4660cc <ferror@plt+0x6439c>
  45245c:	ldr	x9, [sp, #1184]
  452460:	ldur	x10, [x29, #-136]
  452464:	ldrsw	x10, [x10, #52]
  452468:	mul	x3, x9, x10
  45246c:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  452470:	add	x9, x9, #0xdbc
  452474:	str	x0, [sp, #64]
  452478:	mov	x0, x9
  45247c:	ldr	x1, [sp, #72]
  452480:	ldr	x2, [sp, #64]
  452484:	bl	401ca0 <printf@plt>
  452488:	ldr	x8, [sp, #1160]
  45248c:	ldrb	w9, [x8]
  452490:	cbnz	w9, 4524dc <ferror@plt+0x507ac>
  452494:	ldur	x8, [x29, #-136]
  452498:	ldr	x8, [x8, #24]
  45249c:	ldr	w9, [sp, #1196]
  4524a0:	mov	w10, w9
  4524a4:	mov	x11, #0x2                   	// #2
  4524a8:	mul	x10, x11, x10
  4524ac:	add	x8, x8, x10
  4524b0:	mov	w9, #0x80                  	// #128
  4524b4:	strh	w9, [x8]
  4524b8:	ldr	x8, [sp, #1184]
  4524bc:	ldur	x10, [x29, #-136]
  4524c0:	ldrsw	x10, [x10, #52]
  4524c4:	mul	x8, x8, x10
  4524c8:	ldur	x10, [x29, #-136]
  4524cc:	ldr	x10, [x10, #32]
  4524d0:	ldr	w9, [sp, #1196]
  4524d4:	mov	w11, w9
  4524d8:	str	w8, [x10, x11, lsl #2]
  4524dc:	b	452c70 <ferror@plt+0x50f40>
  4524e0:	ldur	x0, [x29, #-24]
  4524e4:	ldur	x1, [x29, #-32]
  4524e8:	mov	w8, wzr
  4524ec:	mov	w2, w8
  4524f0:	add	x3, sp, #0x31c
  4524f4:	add	x4, sp, #0x318
  4524f8:	bl	44a2a0 <ferror@plt+0x48570>
  4524fc:	str	x0, [sp, #800]
  452500:	ldr	w8, [sp, #796]
  452504:	mov	w9, w8
  452508:	ldur	x10, [x29, #-24]
  45250c:	add	x9, x10, x9
  452510:	stur	x9, [x29, #-24]
  452514:	ldr	x9, [sp, #800]
  452518:	str	w9, [sp, #1196]
  45251c:	ldr	w8, [sp, #1196]
  452520:	mov	w10, w8
  452524:	ldr	x11, [sp, #800]
  452528:	cmp	x10, x11
  45252c:	b.eq	45253c <ferror@plt+0x5080c>  // b.none
  452530:	ldr	w8, [sp, #792]
  452534:	orr	w8, w8, #0x2
  452538:	str	w8, [sp, #792]
  45253c:	ldr	w0, [sp, #792]
  452540:	bl	45defc <ferror@plt+0x5c1cc>
  452544:	ldur	x0, [x29, #-24]
  452548:	ldur	x1, [x29, #-32]
  45254c:	mov	w2, #0x1                   	// #1
  452550:	add	x3, sp, #0x30c
  452554:	add	x4, sp, #0x308
  452558:	bl	44a2a0 <ferror@plt+0x48570>
  45255c:	str	x0, [sp, #784]
  452560:	ldr	w8, [sp, #780]
  452564:	mov	w9, w8
  452568:	ldur	x10, [x29, #-24]
  45256c:	add	x9, x10, x9
  452570:	stur	x9, [x29, #-24]
  452574:	ldr	x9, [sp, #784]
  452578:	str	x9, [sp, #1184]
  45257c:	ldr	x9, [sp, #1184]
  452580:	ldr	x10, [sp, #784]
  452584:	cmp	x9, x10
  452588:	b.eq	452598 <ferror@plt+0x50868>  // b.none
  45258c:	ldr	w8, [sp, #776]
  452590:	orr	w8, w8, #0x2
  452594:	str	w8, [sp, #776]
  452598:	ldr	w0, [sp, #776]
  45259c:	bl	45defc <ferror@plt+0x5c1cc>
  4525a0:	ldur	x0, [x29, #-136]
  4525a4:	ldr	w1, [sp, #1196]
  4525a8:	bl	466f5c <ferror@plt+0x6522c>
  4525ac:	cmp	w0, #0x0
  4525b0:	cset	w8, ge  // ge = tcont
  4525b4:	tbnz	w8, #0, 4525c0 <ferror@plt+0x50890>
  4525b8:	ldur	x8, [x29, #-88]
  4525bc:	str	x8, [sp, #1160]
  4525c0:	ldr	x8, [sp, #600]
  4525c4:	ldr	w9, [x8]
  4525c8:	cbz	w9, 4525d8 <ferror@plt+0x508a8>
  4525cc:	ldr	x8, [sp, #1160]
  4525d0:	ldrb	w9, [x8]
  4525d4:	cbz	w9, 45261c <ferror@plt+0x508ec>
  4525d8:	ldr	x1, [sp, #1160]
  4525dc:	ldr	w0, [sp, #1196]
  4525e0:	mov	w8, wzr
  4525e4:	str	x1, [sp, #56]
  4525e8:	mov	w1, w8
  4525ec:	bl	4660cc <ferror@plt+0x6439c>
  4525f0:	ldr	x9, [sp, #1184]
  4525f4:	ldur	x10, [x29, #-136]
  4525f8:	ldrsw	x10, [x10, #52]
  4525fc:	mul	x3, x9, x10
  452600:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  452604:	add	x9, x9, #0xdea
  452608:	str	x0, [sp, #48]
  45260c:	mov	x0, x9
  452610:	ldr	x1, [sp, #56]
  452614:	ldr	x2, [sp, #48]
  452618:	bl	401ca0 <printf@plt>
  45261c:	ldr	x8, [sp, #1160]
  452620:	ldrb	w9, [x8]
  452624:	cbnz	w9, 452670 <ferror@plt+0x50940>
  452628:	ldur	x8, [x29, #-136]
  45262c:	ldr	x8, [x8, #24]
  452630:	ldr	w9, [sp, #1196]
  452634:	mov	w10, w9
  452638:	mov	x11, #0x2                   	// #2
  45263c:	mul	x10, x11, x10
  452640:	add	x8, x8, x10
  452644:	mov	w9, #0x14                  	// #20
  452648:	strh	w9, [x8]
  45264c:	ldr	x8, [sp, #1184]
  452650:	ldur	x10, [x29, #-136]
  452654:	ldrsw	x10, [x10, #52]
  452658:	mul	x8, x8, x10
  45265c:	ldur	x10, [x29, #-136]
  452660:	ldr	x10, [x10, #32]
  452664:	ldr	w9, [sp, #1196]
  452668:	mov	w11, w9
  45266c:	str	w8, [x10, x11, lsl #2]
  452670:	b	452c70 <ferror@plt+0x50f40>
  452674:	ldur	x0, [x29, #-24]
  452678:	ldur	x1, [x29, #-32]
  45267c:	mov	w8, wzr
  452680:	mov	w2, w8
  452684:	add	x3, sp, #0x2fc
  452688:	add	x4, sp, #0x2f8
  45268c:	bl	44a2a0 <ferror@plt+0x48570>
  452690:	str	x0, [sp, #768]
  452694:	ldr	w8, [sp, #764]
  452698:	mov	w9, w8
  45269c:	ldur	x10, [x29, #-24]
  4526a0:	add	x9, x10, x9
  4526a4:	stur	x9, [x29, #-24]
  4526a8:	ldr	x9, [sp, #768]
  4526ac:	ldur	x10, [x29, #-136]
  4526b0:	str	w9, [x10, #72]
  4526b4:	ldur	x10, [x29, #-136]
  4526b8:	ldr	w8, [x10, #72]
  4526bc:	mov	w10, w8
  4526c0:	ldr	x11, [sp, #768]
  4526c4:	cmp	x10, x11
  4526c8:	b.eq	4526d8 <ferror@plt+0x509a8>  // b.none
  4526cc:	ldr	w8, [sp, #760]
  4526d0:	orr	w8, w8, #0x2
  4526d4:	str	w8, [sp, #760]
  4526d8:	ldr	w0, [sp, #760]
  4526dc:	bl	45defc <ferror@plt+0x5c1cc>
  4526e0:	ldur	x0, [x29, #-24]
  4526e4:	ldur	x1, [x29, #-32]
  4526e8:	mov	w8, wzr
  4526ec:	mov	w2, w8
  4526f0:	add	x3, sp, #0x2ec
  4526f4:	add	x4, sp, #0x2e8
  4526f8:	bl	44a2a0 <ferror@plt+0x48570>
  4526fc:	str	x0, [sp, #752]
  452700:	ldr	w8, [sp, #748]
  452704:	mov	w9, w8
  452708:	ldur	x10, [x29, #-24]
  45270c:	add	x9, x10, x9
  452710:	stur	x9, [x29, #-24]
  452714:	ldr	x9, [sp, #752]
  452718:	ldur	x10, [x29, #-136]
  45271c:	str	x9, [x10, #80]
  452720:	ldur	x9, [x29, #-136]
  452724:	ldr	x9, [x9, #80]
  452728:	ldr	x10, [sp, #752]
  45272c:	cmp	x9, x10
  452730:	b.eq	452740 <ferror@plt+0x50a10>  // b.none
  452734:	ldr	w8, [sp, #744]
  452738:	orr	w8, w8, #0x2
  45273c:	str	w8, [sp, #744]
  452740:	ldr	w0, [sp, #744]
  452744:	bl	45defc <ferror@plt+0x5c1cc>
  452748:	ldur	x8, [x29, #-136]
  45274c:	ldr	x8, [x8, #80]
  452750:	ldur	x9, [x29, #-136]
  452754:	ldrsw	x9, [x9, #52]
  452758:	mul	x8, x8, x9
  45275c:	ldur	x9, [x29, #-136]
  452760:	str	x8, [x9, #80]
  452764:	ldur	x8, [x29, #-136]
  452768:	mov	w10, #0x0                   	// #0
  45276c:	strb	w10, [x8, #93]
  452770:	ldr	x8, [sp, #600]
  452774:	ldr	w10, [x8]
  452778:	cbnz	w10, 4527b4 <ferror@plt+0x50a84>
  45277c:	ldur	x8, [x29, #-136]
  452780:	ldr	w0, [x8, #72]
  452784:	mov	w9, wzr
  452788:	mov	w1, w9
  45278c:	bl	4660cc <ferror@plt+0x6439c>
  452790:	ldur	x8, [x29, #-136]
  452794:	ldr	x8, [x8, #80]
  452798:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  45279c:	add	x10, x10, #0xe13
  4527a0:	str	x0, [sp, #40]
  4527a4:	mov	x0, x10
  4527a8:	ldr	x1, [sp, #40]
  4527ac:	mov	w2, w8
  4527b0:	bl	401ca0 <printf@plt>
  4527b4:	b	452c70 <ferror@plt+0x50f40>
  4527b8:	ldur	x0, [x29, #-24]
  4527bc:	ldur	x1, [x29, #-32]
  4527c0:	mov	w8, wzr
  4527c4:	mov	w2, w8
  4527c8:	add	x3, sp, #0x2dc
  4527cc:	add	x4, sp, #0x2d8
  4527d0:	bl	44a2a0 <ferror@plt+0x48570>
  4527d4:	str	x0, [sp, #736]
  4527d8:	ldr	w8, [sp, #732]
  4527dc:	mov	w9, w8
  4527e0:	ldur	x10, [x29, #-24]
  4527e4:	add	x9, x10, x9
  4527e8:	stur	x9, [x29, #-24]
  4527ec:	ldr	x9, [sp, #736]
  4527f0:	ldur	x10, [x29, #-136]
  4527f4:	str	x9, [x10, #80]
  4527f8:	ldur	x9, [x29, #-136]
  4527fc:	ldr	x9, [x9, #80]
  452800:	ldr	x10, [sp, #736]
  452804:	cmp	x9, x10
  452808:	b.eq	452818 <ferror@plt+0x50ae8>  // b.none
  45280c:	ldr	w8, [sp, #728]
  452810:	orr	w8, w8, #0x2
  452814:	str	w8, [sp, #728]
  452818:	ldr	w0, [sp, #728]
  45281c:	bl	45defc <ferror@plt+0x5c1cc>
  452820:	ldur	x8, [x29, #-136]
  452824:	ldrsw	x8, [x8, #52]
  452828:	ldur	x9, [x29, #-136]
  45282c:	ldr	x10, [x9, #80]
  452830:	mul	x8, x10, x8
  452834:	str	x8, [x9, #80]
  452838:	ldr	x8, [sp, #600]
  45283c:	ldr	w11, [x8]
  452840:	cbnz	w11, 45285c <ferror@plt+0x50b2c>
  452844:	ldur	x8, [x29, #-136]
  452848:	ldr	x8, [x8, #80]
  45284c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  452850:	add	x0, x0, #0xe33
  452854:	mov	w1, w8
  452858:	bl	401ca0 <printf@plt>
  45285c:	b	452c70 <ferror@plt+0x50f40>
  452860:	mov	w8, #0x8                   	// #8
  452864:	str	w8, [sp, #724]
  452868:	ldr	w8, [sp, #724]
  45286c:	mov	w9, w8
  452870:	mov	x10, #0x8                   	// #8
  452874:	cmp	x10, x9
  452878:	b.cs	4528ac <ferror@plt+0x50b7c>  // b.hs, b.nlast
  45287c:	ldr	w8, [sp, #724]
  452880:	mov	w2, w8
  452884:	ldr	x0, [sp, #640]
  452888:	ldr	x1, [sp, #632]
  45288c:	bl	4018e0 <ngettext@plt>
  452890:	ldr	w1, [sp, #724]
  452894:	mov	w8, #0x8                   	// #8
  452898:	mov	w2, w8
  45289c:	str	w8, [sp, #36]
  4528a0:	bl	4711a8 <error@@Base>
  4528a4:	ldr	w8, [sp, #36]
  4528a8:	str	w8, [sp, #724]
  4528ac:	ldur	x8, [x29, #-24]
  4528b0:	ldr	w9, [sp, #724]
  4528b4:	mov	w10, w9
  4528b8:	add	x8, x8, x10
  4528bc:	ldur	x10, [x29, #-112]
  4528c0:	cmp	x8, x10
  4528c4:	b.cc	4528f0 <ferror@plt+0x50bc0>  // b.lo, b.ul, b.last
  4528c8:	ldur	x8, [x29, #-24]
  4528cc:	ldur	x9, [x29, #-112]
  4528d0:	cmp	x8, x9
  4528d4:	b.cs	4528ec <ferror@plt+0x50bbc>  // b.hs, b.nlast
  4528d8:	ldur	x8, [x29, #-112]
  4528dc:	ldur	x9, [x29, #-24]
  4528e0:	subs	x8, x8, x9
  4528e4:	str	w8, [sp, #724]
  4528e8:	b	4528f0 <ferror@plt+0x50bc0>
  4528ec:	str	wzr, [sp, #724]
  4528f0:	ldr	w8, [sp, #724]
  4528f4:	cbz	w8, 452904 <ferror@plt+0x50bd4>
  4528f8:	ldr	w8, [sp, #724]
  4528fc:	cmp	w8, #0x8
  452900:	b.ls	45290c <ferror@plt+0x50bdc>  // b.plast
  452904:	str	xzr, [sp, #1176]
  452908:	b	452924 <ferror@plt+0x50bf4>
  45290c:	ldr	x8, [sp, #624]
  452910:	ldr	x9, [x8]
  452914:	ldur	x0, [x29, #-24]
  452918:	ldr	w1, [sp, #724]
  45291c:	blr	x9
  452920:	str	x0, [sp, #1176]
  452924:	ldur	x8, [x29, #-24]
  452928:	add	x8, x8, #0x8
  45292c:	stur	x8, [x29, #-24]
  452930:	ldr	x8, [sp, #600]
  452934:	ldr	w9, [x8]
  452938:	cbz	w9, 452950 <ferror@plt+0x50c20>
  45293c:	ldur	x0, [x29, #-136]
  452940:	sub	x1, x29, #0x94
  452944:	sub	x2, x29, #0x50
  452948:	bl	467198 <ferror@plt+0x65468>
  45294c:	b	4529bc <ferror@plt+0x50c8c>
  452950:	ldr	x8, [sp, #1176]
  452954:	ldur	x9, [x29, #-136]
  452958:	ldr	w10, [x9, #48]
  45295c:	mov	w9, w10
  452960:	mul	x1, x8, x9
  452964:	ldur	x8, [x29, #-136]
  452968:	ldr	x8, [x8, #56]
  45296c:	ldr	x9, [sp, #1176]
  452970:	ldur	x11, [x29, #-136]
  452974:	ldr	w10, [x11, #48]
  452978:	mov	w11, w10
  45297c:	mul	x9, x9, x11
  452980:	add	x8, x8, x9
  452984:	ldur	x9, [x29, #-136]
  452988:	ldrb	w2, [x9, #94]
  45298c:	mov	x9, xzr
  452990:	mov	x0, x9
  452994:	str	x1, [sp, #24]
  452998:	mov	x1, x8
  45299c:	bl	45e158 <ferror@plt+0x5c428>
  4529a0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4529a4:	add	x8, x8, #0xe53
  4529a8:	str	x0, [sp, #16]
  4529ac:	mov	x0, x8
  4529b0:	ldr	x1, [sp, #24]
  4529b4:	ldr	x2, [sp, #16]
  4529b8:	bl	401ca0 <printf@plt>
  4529bc:	ldr	x8, [sp, #1176]
  4529c0:	ldur	x9, [x29, #-136]
  4529c4:	ldr	w10, [x9, #48]
  4529c8:	mov	w9, w10
  4529cc:	mul	x8, x8, x9
  4529d0:	ldur	x9, [x29, #-136]
  4529d4:	ldr	x11, [x9, #56]
  4529d8:	add	x8, x11, x8
  4529dc:	str	x8, [x9, #56]
  4529e0:	b	452c70 <ferror@plt+0x50f40>
  4529e4:	ldr	x8, [sp, #600]
  4529e8:	ldr	w9, [x8]
  4529ec:	cbnz	w9, 4529fc <ferror@plt+0x50ccc>
  4529f0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4529f4:	add	x0, x0, #0xe7a
  4529f8:	bl	401ca0 <printf@plt>
  4529fc:	b	452c70 <ferror@plt+0x50f40>
  452a00:	ldur	x0, [x29, #-24]
  452a04:	ldur	x1, [x29, #-32]
  452a08:	mov	w8, wzr
  452a0c:	mov	w2, w8
  452a10:	add	x3, sp, #0x2c4
  452a14:	add	x4, sp, #0x2c0
  452a18:	bl	44a2a0 <ferror@plt+0x48570>
  452a1c:	str	x0, [sp, #712]
  452a20:	ldr	w8, [sp, #708]
  452a24:	mov	w9, w8
  452a28:	ldur	x10, [x29, #-24]
  452a2c:	add	x9, x10, x9
  452a30:	stur	x9, [x29, #-24]
  452a34:	ldr	x9, [sp, #712]
  452a38:	str	x9, [sp, #1208]
  452a3c:	ldr	x9, [sp, #1208]
  452a40:	ldr	x10, [sp, #712]
  452a44:	cmp	x9, x10
  452a48:	b.eq	452a58 <ferror@plt+0x50d28>  // b.none
  452a4c:	ldr	w8, [sp, #704]
  452a50:	orr	w8, w8, #0x2
  452a54:	str	w8, [sp, #704]
  452a58:	ldr	w0, [sp, #704]
  452a5c:	bl	45defc <ferror@plt+0x5c1cc>
  452a60:	ldr	x8, [sp, #600]
  452a64:	ldr	w9, [x8]
  452a68:	cbnz	w9, 452a7c <ferror@plt+0x50d4c>
  452a6c:	ldr	x1, [sp, #1208]
  452a70:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  452a74:	add	x0, x0, #0xe94
  452a78:	bl	401ca0 <printf@plt>
  452a7c:	b	452c70 <ferror@plt+0x50f40>
  452a80:	ldur	x0, [x29, #-24]
  452a84:	ldur	x1, [x29, #-32]
  452a88:	mov	w8, wzr
  452a8c:	mov	w2, w8
  452a90:	add	x3, sp, #0x2b4
  452a94:	add	x4, sp, #0x2b0
  452a98:	bl	44a2a0 <ferror@plt+0x48570>
  452a9c:	str	x0, [sp, #696]
  452aa0:	ldr	w8, [sp, #692]
  452aa4:	mov	w9, w8
  452aa8:	ldur	x10, [x29, #-24]
  452aac:	add	x9, x10, x9
  452ab0:	stur	x9, [x29, #-24]
  452ab4:	ldr	x9, [sp, #696]
  452ab8:	str	w9, [sp, #1196]
  452abc:	ldr	w8, [sp, #1196]
  452ac0:	mov	w10, w8
  452ac4:	ldr	x11, [sp, #696]
  452ac8:	cmp	x10, x11
  452acc:	b.eq	452adc <ferror@plt+0x50dac>  // b.none
  452ad0:	ldr	w8, [sp, #688]
  452ad4:	orr	w8, w8, #0x2
  452ad8:	str	w8, [sp, #688]
  452adc:	ldr	w0, [sp, #688]
  452ae0:	bl	45defc <ferror@plt+0x5c1cc>
  452ae4:	ldur	x0, [x29, #-24]
  452ae8:	ldur	x1, [x29, #-32]
  452aec:	mov	w2, #0x1                   	// #1
  452af0:	add	x3, sp, #0x2a4
  452af4:	add	x4, sp, #0x2a0
  452af8:	bl	44a2a0 <ferror@plt+0x48570>
  452afc:	str	x0, [sp, #680]
  452b00:	ldr	w8, [sp, #676]
  452b04:	mov	w9, w8
  452b08:	ldur	x10, [x29, #-24]
  452b0c:	add	x9, x10, x9
  452b10:	stur	x9, [x29, #-24]
  452b14:	ldr	x9, [sp, #680]
  452b18:	str	x9, [sp, #1184]
  452b1c:	ldr	x9, [sp, #1184]
  452b20:	ldr	x10, [sp, #680]
  452b24:	cmp	x9, x10
  452b28:	b.eq	452b38 <ferror@plt+0x50e08>  // b.none
  452b2c:	ldr	w8, [sp, #672]
  452b30:	orr	w8, w8, #0x2
  452b34:	str	w8, [sp, #672]
  452b38:	ldr	w0, [sp, #672]
  452b3c:	bl	45defc <ferror@plt+0x5c1cc>
  452b40:	ldr	x8, [sp, #1184]
  452b44:	mov	x9, xzr
  452b48:	subs	x8, x9, x8
  452b4c:	str	x8, [sp, #1184]
  452b50:	ldur	x0, [x29, #-136]
  452b54:	ldr	w1, [sp, #1196]
  452b58:	bl	466f5c <ferror@plt+0x6522c>
  452b5c:	cmp	w0, #0x0
  452b60:	cset	w10, ge  // ge = tcont
  452b64:	tbnz	w10, #0, 452b70 <ferror@plt+0x50e40>
  452b68:	ldur	x8, [x29, #-88]
  452b6c:	str	x8, [sp, #1160]
  452b70:	ldr	x8, [sp, #600]
  452b74:	ldr	w9, [x8]
  452b78:	cbz	w9, 452b88 <ferror@plt+0x50e58>
  452b7c:	ldr	x8, [sp, #1160]
  452b80:	ldrb	w9, [x8]
  452b84:	cbz	w9, 452bcc <ferror@plt+0x50e9c>
  452b88:	ldr	x1, [sp, #1160]
  452b8c:	ldr	w0, [sp, #1196]
  452b90:	mov	w8, wzr
  452b94:	str	x1, [sp, #8]
  452b98:	mov	w1, w8
  452b9c:	bl	4660cc <ferror@plt+0x6439c>
  452ba0:	ldr	x9, [sp, #1184]
  452ba4:	ldur	x10, [x29, #-136]
  452ba8:	ldrsw	x10, [x10, #52]
  452bac:	mul	x3, x9, x10
  452bb0:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  452bb4:	add	x9, x9, #0xeb1
  452bb8:	str	x0, [sp]
  452bbc:	mov	x0, x9
  452bc0:	ldr	x1, [sp, #8]
  452bc4:	ldr	x2, [sp]
  452bc8:	bl	401ca0 <printf@plt>
  452bcc:	ldr	x8, [sp, #1160]
  452bd0:	ldrb	w9, [x8]
  452bd4:	cbnz	w9, 452c20 <ferror@plt+0x50ef0>
  452bd8:	ldur	x8, [x29, #-136]
  452bdc:	ldr	x8, [x8, #24]
  452be0:	ldr	w9, [sp, #1196]
  452be4:	mov	w10, w9
  452be8:	mov	x11, #0x2                   	// #2
  452bec:	mul	x10, x11, x10
  452bf0:	add	x8, x8, x10
  452bf4:	mov	w9, #0x80                  	// #128
  452bf8:	strh	w9, [x8]
  452bfc:	ldr	x8, [sp, #1184]
  452c00:	ldur	x10, [x29, #-136]
  452c04:	ldrsw	x10, [x10, #52]
  452c08:	mul	x8, x8, x10
  452c0c:	ldur	x10, [x29, #-136]
  452c10:	ldr	x10, [x10, #32]
  452c14:	ldr	w9, [sp, #1196]
  452c18:	mov	w11, w9
  452c1c:	str	w8, [x10, x11, lsl #2]
  452c20:	b	452c70 <ferror@plt+0x50f40>
  452c24:	ldr	w8, [sp, #1220]
  452c28:	cmp	w8, #0x1c
  452c2c:	b.cc	452c54 <ferror@plt+0x50f24>  // b.lo, b.ul, b.last
  452c30:	ldr	w8, [sp, #1220]
  452c34:	cmp	w8, #0x3f
  452c38:	b.hi	452c54 <ferror@plt+0x50f24>  // b.pmore
  452c3c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  452c40:	add	x0, x0, #0xee9
  452c44:	bl	401cf0 <gettext@plt>
  452c48:	ldr	w1, [sp, #1220]
  452c4c:	bl	401ca0 <printf@plt>
  452c50:	b	452c68 <ferror@plt+0x50f38>
  452c54:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  452c58:	add	x0, x0, #0xf19
  452c5c:	bl	401cf0 <gettext@plt>
  452c60:	ldr	w1, [sp, #1220]
  452c64:	bl	4712bc <warn@@Base>
  452c68:	ldur	x8, [x29, #-112]
  452c6c:	stur	x8, [x29, #-24]
  452c70:	b	4507f4 <ferror@plt+0x4eac4>
  452c74:	ldr	x8, [sp, #600]
  452c78:	ldr	w9, [x8]
  452c7c:	cbz	w9, 452c98 <ferror@plt+0x50f68>
  452c80:	ldur	w8, [x29, #-184]
  452c84:	cbnz	w8, 452c98 <ferror@plt+0x50f68>
  452c88:	ldur	x0, [x29, #-136]
  452c8c:	sub	x1, x29, #0x94
  452c90:	sub	x2, x29, #0x50
  452c94:	bl	467198 <ferror@plt+0x65468>
  452c98:	ldr	x8, [sp, #608]
  452c9c:	ldr	x9, [x8, #24]
  452ca0:	cbz	x9, 452cbc <ferror@plt+0x50f8c>
  452ca4:	ldr	x8, [sp, #608]
  452ca8:	ldr	x0, [x8, #24]
  452cac:	bl	401bd0 <free@plt>
  452cb0:	mov	x8, xzr
  452cb4:	ldr	x9, [sp, #608]
  452cb8:	str	x8, [x9, #24]
  452cbc:	ldr	x8, [sp, #608]
  452cc0:	ldr	x9, [x8, #32]
  452cc4:	cbz	x9, 452ce0 <ferror@plt+0x50fb0>
  452cc8:	ldr	x8, [sp, #608]
  452ccc:	ldr	x0, [x8, #32]
  452cd0:	bl	401bd0 <free@plt>
  452cd4:	mov	x8, xzr
  452cd8:	ldr	x9, [sp, #608]
  452cdc:	str	x8, [x9, #32]
  452ce0:	ldur	x8, [x29, #-112]
  452ce4:	stur	x8, [x29, #-24]
  452ce8:	ldur	w9, [x29, #-92]
  452cec:	ldr	x8, [sp, #648]
  452cf0:	str	w9, [x8]
  452cf4:	b	44eb24 <ferror@plt+0x4cdf4>
  452cf8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  452cfc:	add	x0, x0, #0xd8f
  452d00:	bl	401ca0 <printf@plt>
  452d04:	ldur	x8, [x29, #-64]
  452d08:	cbz	x8, 452d50 <ferror@plt+0x51020>
  452d0c:	ldur	x8, [x29, #-64]
  452d10:	stur	x8, [x29, #-72]
  452d14:	ldur	x8, [x29, #-72]
  452d18:	ldr	x8, [x8]
  452d1c:	stur	x8, [x29, #-64]
  452d20:	ldur	x8, [x29, #-72]
  452d24:	ldr	x0, [x8, #24]
  452d28:	bl	401bd0 <free@plt>
  452d2c:	ldur	x8, [x29, #-72]
  452d30:	ldr	x0, [x8, #32]
  452d34:	bl	401bd0 <free@plt>
  452d38:	ldur	x8, [x29, #-72]
  452d3c:	mov	x9, xzr
  452d40:	str	x9, [x8]
  452d44:	ldur	x0, [x29, #-72]
  452d48:	bl	401bd0 <free@plt>
  452d4c:	b	452d04 <ferror@plt+0x50fd4>
  452d50:	ldur	x8, [x29, #-48]
  452d54:	cbz	x8, 452d9c <ferror@plt+0x5106c>
  452d58:	ldur	x8, [x29, #-48]
  452d5c:	stur	x8, [x29, #-72]
  452d60:	ldur	x8, [x29, #-72]
  452d64:	ldr	x8, [x8]
  452d68:	stur	x8, [x29, #-48]
  452d6c:	ldur	x8, [x29, #-72]
  452d70:	ldr	x0, [x8, #24]
  452d74:	bl	401bd0 <free@plt>
  452d78:	ldur	x8, [x29, #-72]
  452d7c:	ldr	x0, [x8, #32]
  452d80:	bl	401bd0 <free@plt>
  452d84:	ldur	x8, [x29, #-72]
  452d88:	mov	x9, xzr
  452d8c:	str	x9, [x8]
  452d90:	ldur	x0, [x29, #-72]
  452d94:	bl	401bd0 <free@plt>
  452d98:	b	452d50 <ferror@plt+0x51020>
  452d9c:	ldur	x8, [x29, #-56]
  452da0:	cbz	x8, 452de8 <ferror@plt+0x510b8>
  452da4:	ldur	x8, [x29, #-56]
  452da8:	stur	x8, [x29, #-72]
  452dac:	ldur	x8, [x29, #-72]
  452db0:	ldr	x8, [x8]
  452db4:	stur	x8, [x29, #-56]
  452db8:	ldur	x8, [x29, #-72]
  452dbc:	ldr	x0, [x8, #24]
  452dc0:	bl	401bd0 <free@plt>
  452dc4:	ldur	x8, [x29, #-72]
  452dc8:	ldr	x0, [x8, #32]
  452dcc:	bl	401bd0 <free@plt>
  452dd0:	ldur	x8, [x29, #-72]
  452dd4:	mov	x9, xzr
  452dd8:	str	x9, [x8]
  452ddc:	ldur	x0, [x29, #-72]
  452de0:	bl	401bd0 <free@plt>
  452de4:	b	452d9c <ferror@plt+0x5106c>
  452de8:	mov	w0, #0x1                   	// #1
  452dec:	add	sp, sp, #0x710
  452df0:	ldr	x28, [sp, #16]
  452df4:	ldp	x29, x30, [sp], #32
  452df8:	ret
  452dfc:	sub	sp, sp, #0x20
  452e00:	stp	x29, x30, [sp, #16]
  452e04:	add	x29, sp, #0x10
  452e08:	mov	w8, wzr
  452e0c:	str	x0, [sp, #8]
  452e10:	str	x1, [sp]
  452e14:	ldr	x0, [sp, #8]
  452e18:	ldr	x1, [sp]
  452e1c:	ldr	x9, [sp, #8]
  452e20:	ldr	w2, [x9, #56]
  452e24:	mov	w3, w8
  452e28:	mov	w4, w8
  452e2c:	bl	44ae94 <ferror@plt+0x49164>
  452e30:	ldp	x29, x30, [sp, #16]
  452e34:	add	sp, sp, #0x20
  452e38:	ret
  452e3c:	sub	sp, sp, #0x50
  452e40:	stp	x29, x30, [sp, #64]
  452e44:	add	x29, sp, #0x40
  452e48:	mov	w8, #0x1                   	// #1
  452e4c:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  452e50:	add	x9, x9, #0x54c
  452e54:	stur	x0, [x29, #-16]
  452e58:	stur	x1, [x29, #-24]
  452e5c:	ldur	x10, [x29, #-16]
  452e60:	ldr	x10, [x10, #32]
  452e64:	str	x10, [sp, #32]
  452e68:	ldr	x10, [sp, #32]
  452e6c:	ldur	x11, [x29, #-16]
  452e70:	ldr	x11, [x11, #48]
  452e74:	add	x10, x10, x11
  452e78:	str	x10, [sp, #24]
  452e7c:	str	w8, [sp, #20]
  452e80:	str	w8, [sp, #16]
  452e84:	ldr	w8, [x9]
  452e88:	str	x9, [sp, #8]
  452e8c:	cbnz	w8, 452ea0 <ferror@plt+0x51170>
  452e90:	ldr	x8, [sp, #8]
  452e94:	ldr	w9, [x8]
  452e98:	orr	w9, w9, #0x1
  452e9c:	str	w9, [x8]
  452ea0:	ldr	x8, [sp, #8]
  452ea4:	ldr	w9, [x8]
  452ea8:	and	w9, w9, #0x1
  452eac:	cbz	w9, 452ec8 <ferror@plt+0x51198>
  452eb0:	ldur	x0, [x29, #-16]
  452eb4:	ldr	x1, [sp, #32]
  452eb8:	ldr	x2, [sp, #24]
  452ebc:	ldur	x3, [x29, #-24]
  452ec0:	bl	467518 <ferror@plt+0x657e8>
  452ec4:	str	w0, [sp, #20]
  452ec8:	ldr	x8, [sp, #8]
  452ecc:	ldr	w9, [x8]
  452ed0:	and	w9, w9, #0x2
  452ed4:	cbz	w9, 452ef4 <ferror@plt+0x511c4>
  452ed8:	ldur	x0, [x29, #-16]
  452edc:	ldr	x1, [sp, #32]
  452ee0:	ldr	x2, [sp, #32]
  452ee4:	ldr	x3, [sp, #24]
  452ee8:	ldur	x4, [x29, #-24]
  452eec:	bl	468a84 <ferror@plt+0x66d54>
  452ef0:	str	w0, [sp, #16]
  452ef4:	ldr	w8, [sp, #20]
  452ef8:	cbz	w8, 452f04 <ferror@plt+0x511d4>
  452efc:	ldr	w8, [sp, #16]
  452f00:	cbnz	w8, 452f0c <ferror@plt+0x511dc>
  452f04:	stur	wzr, [x29, #-4]
  452f08:	b	452f14 <ferror@plt+0x511e4>
  452f0c:	mov	w8, #0x1                   	// #1
  452f10:	stur	w8, [x29, #-4]
  452f14:	ldur	w0, [x29, #-4]
  452f18:	ldp	x29, x30, [sp, #64]
  452f1c:	add	sp, sp, #0x50
  452f20:	ret
  452f24:	sub	sp, sp, #0x20
  452f28:	stp	x29, x30, [sp, #16]
  452f2c:	add	x29, sp, #0x10
  452f30:	mov	w8, wzr
  452f34:	str	x0, [sp, #8]
  452f38:	str	x1, [sp]
  452f3c:	ldr	x0, [sp, #8]
  452f40:	ldr	x1, [sp]
  452f44:	mov	w2, w8
  452f48:	bl	46d31c <ferror@plt+0x6b5ec>
  452f4c:	ldp	x29, x30, [sp, #16]
  452f50:	add	sp, sp, #0x20
  452f54:	ret
  452f58:	sub	sp, sp, #0x20
  452f5c:	stp	x29, x30, [sp, #16]
  452f60:	add	x29, sp, #0x10
  452f64:	mov	w2, #0x1                   	// #1
  452f68:	str	x0, [sp, #8]
  452f6c:	str	x1, [sp]
  452f70:	ldr	x0, [sp, #8]
  452f74:	ldr	x1, [sp]
  452f78:	bl	46d31c <ferror@plt+0x6b5ec>
  452f7c:	ldp	x29, x30, [sp, #16]
  452f80:	add	sp, sp, #0x20
  452f84:	ret
  452f88:	sub	sp, sp, #0xb0
  452f8c:	stp	x29, x30, [sp, #160]
  452f90:	add	x29, sp, #0xa0
  452f94:	mov	w8, wzr
  452f98:	stur	x0, [x29, #-8]
  452f9c:	stur	x1, [x29, #-16]
  452fa0:	ldur	x9, [x29, #-8]
  452fa4:	ldr	x9, [x9, #32]
  452fa8:	stur	x9, [x29, #-24]
  452fac:	ldur	x9, [x29, #-24]
  452fb0:	ldur	x10, [x29, #-8]
  452fb4:	ldr	x10, [x10, #48]
  452fb8:	add	x9, x9, x10
  452fbc:	stur	x9, [x29, #-32]
  452fc0:	ldur	x9, [x29, #-24]
  452fc4:	stur	x9, [x29, #-40]
  452fc8:	ldur	x0, [x29, #-8]
  452fcc:	mov	w1, w8
  452fd0:	bl	45d6a8 <ferror@plt+0x5b978>
  452fd4:	ldur	x8, [x29, #-40]
  452fd8:	ldur	x9, [x29, #-32]
  452fdc:	cmp	x8, x9
  452fe0:	b.cs	45334c <ferror@plt+0x5161c>  // b.hs, b.nlast
  452fe4:	ldur	x8, [x29, #-40]
  452fe8:	ldrb	w9, [x8]
  452fec:	stur	w9, [x29, #-44]
  452ff0:	ldur	x8, [x29, #-40]
  452ff4:	add	x8, x8, #0x1
  452ff8:	stur	x8, [x29, #-40]
  452ffc:	ldur	w9, [x29, #-44]
  453000:	cmp	w9, #0x1
  453004:	str	w9, [sp, #4]
  453008:	b.eq	453148 <ferror@plt+0x51418>  // b.none
  45300c:	b	453010 <ferror@plt+0x512e0>
  453010:	ldr	w8, [sp, #4]
  453014:	cmp	w8, #0x2
  453018:	b.eq	4531f4 <ferror@plt+0x514c4>  // b.none
  45301c:	b	453020 <ferror@plt+0x512f0>
  453020:	ldr	w8, [sp, #4]
  453024:	cmp	w8, #0x3
  453028:	b.eq	453050 <ferror@plt+0x51320>  // b.none
  45302c:	b	453030 <ferror@plt+0x51300>
  453030:	ldr	w8, [sp, #4]
  453034:	cmp	w8, #0x4
  453038:	b.eq	453134 <ferror@plt+0x51404>  // b.none
  45303c:	b	453040 <ferror@plt+0x51310>
  453040:	ldr	w8, [sp, #4]
  453044:	cmp	w8, #0xff
  453048:	b.eq	4532a0 <ferror@plt+0x51570>  // b.none
  45304c:	b	453348 <ferror@plt+0x51618>
  453050:	ldur	x0, [x29, #-40]
  453054:	ldur	x1, [x29, #-32]
  453058:	mov	w8, wzr
  45305c:	mov	w2, w8
  453060:	sub	x3, x29, #0x4c
  453064:	add	x4, sp, #0x50
  453068:	bl	44a2a0 <ferror@plt+0x48570>
  45306c:	stur	x0, [x29, #-72]
  453070:	ldur	w8, [x29, #-76]
  453074:	mov	w9, w8
  453078:	ldur	x10, [x29, #-40]
  45307c:	add	x9, x10, x9
  453080:	stur	x9, [x29, #-40]
  453084:	ldur	x9, [x29, #-72]
  453088:	stur	w9, [x29, #-48]
  45308c:	ldur	w8, [x29, #-48]
  453090:	mov	w10, w8
  453094:	ldur	x11, [x29, #-72]
  453098:	cmp	x10, x11
  45309c:	b.eq	4530ac <ferror@plt+0x5137c>  // b.none
  4530a0:	ldr	w8, [sp, #80]
  4530a4:	orr	w8, w8, #0x2
  4530a8:	str	w8, [sp, #80]
  4530ac:	ldr	w0, [sp, #80]
  4530b0:	bl	45defc <ferror@plt+0x5c1cc>
  4530b4:	ldur	x0, [x29, #-40]
  4530b8:	ldur	x1, [x29, #-32]
  4530bc:	mov	w8, wzr
  4530c0:	mov	w2, w8
  4530c4:	add	x3, sp, #0x44
  4530c8:	add	x4, sp, #0x40
  4530cc:	bl	44a2a0 <ferror@plt+0x48570>
  4530d0:	str	x0, [sp, #72]
  4530d4:	ldr	w8, [sp, #68]
  4530d8:	mov	w9, w8
  4530dc:	ldur	x10, [x29, #-40]
  4530e0:	add	x9, x10, x9
  4530e4:	stur	x9, [x29, #-40]
  4530e8:	ldr	x9, [sp, #72]
  4530ec:	stur	w9, [x29, #-60]
  4530f0:	ldur	w8, [x29, #-60]
  4530f4:	mov	w10, w8
  4530f8:	ldr	x11, [sp, #72]
  4530fc:	cmp	x10, x11
  453100:	b.eq	453110 <ferror@plt+0x513e0>  // b.none
  453104:	ldr	w8, [sp, #64]
  453108:	orr	w8, w8, #0x2
  45310c:	str	w8, [sp, #64]
  453110:	ldr	w0, [sp, #64]
  453114:	bl	45defc <ferror@plt+0x5c1cc>
  453118:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  45311c:	add	x0, x0, #0xf9d
  453120:	bl	401cf0 <gettext@plt>
  453124:	ldur	w1, [x29, #-48]
  453128:	ldur	w2, [x29, #-60]
  45312c:	bl	401ca0 <printf@plt>
  453130:	b	453348 <ferror@plt+0x51618>
  453134:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  453138:	add	x0, x0, #0xfce
  45313c:	bl	401cf0 <gettext@plt>
  453140:	bl	401ca0 <printf@plt>
  453144:	b	453348 <ferror@plt+0x51618>
  453148:	ldur	x0, [x29, #-40]
  45314c:	ldur	x1, [x29, #-32]
  453150:	mov	w8, wzr
  453154:	mov	w2, w8
  453158:	add	x3, sp, #0x34
  45315c:	add	x4, sp, #0x30
  453160:	bl	44a2a0 <ferror@plt+0x48570>
  453164:	str	x0, [sp, #56]
  453168:	ldr	w8, [sp, #52]
  45316c:	mov	w9, w8
  453170:	ldur	x10, [x29, #-40]
  453174:	add	x9, x10, x9
  453178:	stur	x9, [x29, #-40]
  45317c:	ldr	x9, [sp, #56]
  453180:	stur	w9, [x29, #-48]
  453184:	ldur	w8, [x29, #-48]
  453188:	mov	w10, w8
  45318c:	ldr	x11, [sp, #56]
  453190:	cmp	x10, x11
  453194:	b.eq	4531a4 <ferror@plt+0x51474>  // b.none
  453198:	ldr	w8, [sp, #48]
  45319c:	orr	w8, w8, #0x2
  4531a0:	str	w8, [sp, #48]
  4531a4:	ldr	w0, [sp, #48]
  4531a8:	bl	45defc <ferror@plt+0x5c1cc>
  4531ac:	ldur	x8, [x29, #-40]
  4531b0:	stur	x8, [x29, #-56]
  4531b4:	ldur	x0, [x29, #-56]
  4531b8:	ldur	x8, [x29, #-32]
  4531bc:	ldur	x9, [x29, #-56]
  4531c0:	subs	x1, x8, x9
  4531c4:	bl	401940 <strnlen@plt>
  4531c8:	add	x8, x0, #0x1
  4531cc:	ldur	x9, [x29, #-40]
  4531d0:	add	x8, x9, x8
  4531d4:	stur	x8, [x29, #-40]
  4531d8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4531dc:	add	x0, x0, #0xfe4
  4531e0:	bl	401cf0 <gettext@plt>
  4531e4:	ldur	w1, [x29, #-48]
  4531e8:	ldur	x2, [x29, #-56]
  4531ec:	bl	401ca0 <printf@plt>
  4531f0:	b	453348 <ferror@plt+0x51618>
  4531f4:	ldur	x0, [x29, #-40]
  4531f8:	ldur	x1, [x29, #-32]
  4531fc:	mov	w8, wzr
  453200:	mov	w2, w8
  453204:	add	x3, sp, #0x24
  453208:	add	x4, sp, #0x20
  45320c:	bl	44a2a0 <ferror@plt+0x48570>
  453210:	str	x0, [sp, #40]
  453214:	ldr	w8, [sp, #36]
  453218:	mov	w9, w8
  45321c:	ldur	x10, [x29, #-40]
  453220:	add	x9, x10, x9
  453224:	stur	x9, [x29, #-40]
  453228:	ldr	x9, [sp, #40]
  45322c:	stur	w9, [x29, #-48]
  453230:	ldur	w8, [x29, #-48]
  453234:	mov	w10, w8
  453238:	ldr	x11, [sp, #40]
  45323c:	cmp	x10, x11
  453240:	b.eq	453250 <ferror@plt+0x51520>  // b.none
  453244:	ldr	w8, [sp, #32]
  453248:	orr	w8, w8, #0x2
  45324c:	str	w8, [sp, #32]
  453250:	ldr	w0, [sp, #32]
  453254:	bl	45defc <ferror@plt+0x5c1cc>
  453258:	ldur	x8, [x29, #-40]
  45325c:	stur	x8, [x29, #-56]
  453260:	ldur	x0, [x29, #-56]
  453264:	ldur	x8, [x29, #-32]
  453268:	ldur	x9, [x29, #-56]
  45326c:	subs	x1, x8, x9
  453270:	bl	401940 <strnlen@plt>
  453274:	add	x8, x0, #0x1
  453278:	ldur	x9, [x29, #-40]
  45327c:	add	x8, x9, x8
  453280:	stur	x8, [x29, #-40]
  453284:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453288:	add	x0, x0, #0x11
  45328c:	bl	401cf0 <gettext@plt>
  453290:	ldur	w1, [x29, #-48]
  453294:	ldur	x2, [x29, #-56]
  453298:	bl	401ca0 <printf@plt>
  45329c:	b	453348 <ferror@plt+0x51618>
  4532a0:	ldur	x0, [x29, #-40]
  4532a4:	ldur	x1, [x29, #-32]
  4532a8:	mov	w8, wzr
  4532ac:	mov	w2, w8
  4532b0:	add	x3, sp, #0xc
  4532b4:	add	x4, sp, #0x8
  4532b8:	bl	44a2a0 <ferror@plt+0x48570>
  4532bc:	str	x0, [sp, #16]
  4532c0:	ldr	w8, [sp, #12]
  4532c4:	mov	w9, w8
  4532c8:	ldur	x10, [x29, #-40]
  4532cc:	add	x9, x10, x9
  4532d0:	stur	x9, [x29, #-40]
  4532d4:	ldr	x9, [sp, #16]
  4532d8:	str	w9, [sp, #28]
  4532dc:	ldr	w8, [sp, #28]
  4532e0:	mov	w10, w8
  4532e4:	ldr	x11, [sp, #16]
  4532e8:	cmp	x10, x11
  4532ec:	b.eq	4532fc <ferror@plt+0x515cc>  // b.none
  4532f0:	ldr	w8, [sp, #8]
  4532f4:	orr	w8, w8, #0x2
  4532f8:	str	w8, [sp, #8]
  4532fc:	ldr	w0, [sp, #8]
  453300:	bl	45defc <ferror@plt+0x5c1cc>
  453304:	ldur	x8, [x29, #-40]
  453308:	stur	x8, [x29, #-56]
  45330c:	ldur	x0, [x29, #-56]
  453310:	ldur	x8, [x29, #-32]
  453314:	ldur	x9, [x29, #-56]
  453318:	subs	x1, x8, x9
  45331c:	bl	401940 <strnlen@plt>
  453320:	add	x8, x0, #0x1
  453324:	ldur	x9, [x29, #-40]
  453328:	add	x8, x9, x8
  45332c:	stur	x8, [x29, #-40]
  453330:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453334:	add	x0, x0, #0x3d
  453338:	bl	401cf0 <gettext@plt>
  45333c:	ldr	w1, [sp, #28]
  453340:	ldur	x2, [x29, #-56]
  453344:	bl	401ca0 <printf@plt>
  453348:	b	452fd4 <ferror@plt+0x512a4>
  45334c:	mov	w0, #0x1                   	// #1
  453350:	ldp	x29, x30, [sp, #160]
  453354:	add	sp, sp, #0xb0
  453358:	ret
  45335c:	stp	x29, x30, [sp, #-32]!
  453360:	str	x28, [sp, #16]
  453364:	mov	x29, sp
  453368:	sub	sp, sp, #0xa90
  45336c:	mov	w8, #0xa                   	// #10
  453370:	mov	w9, #0x4                   	// #4
  453374:	mov	w10, wzr
  453378:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  45337c:	add	x11, x11, #0x2b3
  453380:	adrp	x12, 4a1000 <warn@@Base+0x2fd44>
  453384:	add	x12, x12, #0x2fb
  453388:	adrp	x13, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45338c:	add	x13, x13, #0x578
  453390:	adrp	x14, 49c000 <warn@@Base+0x2ad44>
  453394:	add	x14, x14, #0xd8f
  453398:	stur	x0, [x29, #-16]
  45339c:	stur	x1, [x29, #-24]
  4533a0:	ldur	x15, [x29, #-16]
  4533a4:	ldr	x15, [x15, #32]
  4533a8:	stur	x15, [x29, #-32]
  4533ac:	ldur	x15, [x29, #-32]
  4533b0:	ldur	x16, [x29, #-16]
  4533b4:	ldr	x16, [x16, #48]
  4533b8:	add	x15, x15, x16
  4533bc:	stur	x15, [x29, #-40]
  4533c0:	ldur	x15, [x29, #-32]
  4533c4:	stur	x15, [x29, #-48]
  4533c8:	ldur	x1, [x29, #-24]
  4533cc:	mov	w0, w8
  4533d0:	str	w9, [sp, #236]
  4533d4:	str	w10, [sp, #232]
  4533d8:	str	x11, [sp, #224]
  4533dc:	str	x12, [sp, #216]
  4533e0:	str	x13, [sp, #208]
  4533e4:	str	x14, [sp, #200]
  4533e8:	bl	45bc18 <ferror@plt+0x59ee8>
  4533ec:	ldur	x1, [x29, #-24]
  4533f0:	ldr	w8, [sp, #236]
  4533f4:	mov	w0, w8
  4533f8:	bl	45bc18 <ferror@plt+0x59ee8>
  4533fc:	ldur	x11, [x29, #-16]
  453400:	mov	x0, x11
  453404:	ldr	w1, [sp, #232]
  453408:	bl	45d6a8 <ferror@plt+0x5b978>
  45340c:	ldur	x8, [x29, #-48]
  453410:	ldur	x9, [x29, #-40]
  453414:	cmp	x8, x9
  453418:	b.cs	454a24 <ferror@plt+0x52cf4>  // b.hs, b.nlast
  45341c:	mov	w8, #0x4                   	// #4
  453420:	str	w8, [sp, #592]
  453424:	mov	x9, xzr
  453428:	str	xzr, [sp, #576]
  45342c:	ldur	x10, [x29, #-48]
  453430:	ldur	x11, [x29, #-32]
  453434:	subs	x10, x10, x11
  453438:	str	x10, [sp, #568]
  45343c:	str	x9, [sp, #552]
  453440:	mov	w8, #0x2                   	// #2
  453444:	str	w8, [sp, #548]
  453448:	ldr	w8, [sp, #548]
  45344c:	mov	w9, w8
  453450:	mov	x10, #0x4                   	// #4
  453454:	cmp	x10, x9
  453458:	b.cs	45348c <ferror@plt+0x5175c>  // b.hs, b.nlast
  45345c:	ldr	w8, [sp, #548]
  453460:	mov	w2, w8
  453464:	ldr	x0, [sp, #224]
  453468:	ldr	x1, [sp, #216]
  45346c:	bl	4018e0 <ngettext@plt>
  453470:	ldr	w1, [sp, #548]
  453474:	mov	w8, #0x4                   	// #4
  453478:	mov	w2, w8
  45347c:	str	w8, [sp, #196]
  453480:	bl	4711a8 <error@@Base>
  453484:	ldr	w8, [sp, #196]
  453488:	str	w8, [sp, #548]
  45348c:	ldur	x8, [x29, #-48]
  453490:	ldr	w9, [sp, #548]
  453494:	mov	w10, w9
  453498:	add	x8, x8, x10
  45349c:	ldur	x10, [x29, #-40]
  4534a0:	cmp	x8, x10
  4534a4:	b.cc	4534d0 <ferror@plt+0x517a0>  // b.lo, b.ul, b.last
  4534a8:	ldur	x8, [x29, #-48]
  4534ac:	ldur	x9, [x29, #-40]
  4534b0:	cmp	x8, x9
  4534b4:	b.cs	4534cc <ferror@plt+0x5179c>  // b.hs, b.nlast
  4534b8:	ldur	x8, [x29, #-40]
  4534bc:	ldur	x9, [x29, #-48]
  4534c0:	subs	x8, x8, x9
  4534c4:	str	w8, [sp, #548]
  4534c8:	b	4534d0 <ferror@plt+0x517a0>
  4534cc:	str	wzr, [sp, #548]
  4534d0:	ldr	w8, [sp, #548]
  4534d4:	cbz	w8, 4534e4 <ferror@plt+0x517b4>
  4534d8:	ldr	w8, [sp, #548]
  4534dc:	cmp	w8, #0x8
  4534e0:	b.ls	4534ec <ferror@plt+0x517bc>  // b.plast
  4534e4:	str	wzr, [sp, #600]
  4534e8:	b	453504 <ferror@plt+0x517d4>
  4534ec:	ldr	x8, [sp, #208]
  4534f0:	ldr	x9, [x8]
  4534f4:	ldur	x0, [x29, #-48]
  4534f8:	ldr	w1, [sp, #548]
  4534fc:	blr	x9
  453500:	str	w0, [sp, #600]
  453504:	ldur	x8, [x29, #-48]
  453508:	add	x8, x8, #0x2
  45350c:	stur	x8, [x29, #-48]
  453510:	ldr	w8, [sp, #600]
  453514:	cmp	w8, #0x4
  453518:	b.eq	453548 <ferror@plt+0x51818>  // b.none
  45351c:	ldr	w8, [sp, #600]
  453520:	cmp	w8, #0x5
  453524:	b.eq	453548 <ferror@plt+0x51818>  // b.none
  453528:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  45352c:	add	x0, x0, #0x71
  453530:	bl	401cf0 <gettext@plt>
  453534:	ldur	x8, [x29, #-16]
  453538:	ldr	x1, [x8, #16]
  45353c:	bl	4711a8 <error@@Base>
  453540:	stur	wzr, [x29, #-4]
  453544:	b	454a2c <ferror@plt+0x52cfc>
  453548:	mov	w8, #0x1                   	// #1
  45354c:	str	w8, [sp, #544]
  453550:	ldr	w8, [sp, #544]
  453554:	mov	w9, w8
  453558:	mov	x10, #0x4                   	// #4
  45355c:	cmp	x10, x9
  453560:	b.cs	453594 <ferror@plt+0x51864>  // b.hs, b.nlast
  453564:	ldr	w8, [sp, #544]
  453568:	mov	w2, w8
  45356c:	ldr	x0, [sp, #224]
  453570:	ldr	x1, [sp, #216]
  453574:	bl	4018e0 <ngettext@plt>
  453578:	ldr	w1, [sp, #544]
  45357c:	mov	w8, #0x4                   	// #4
  453580:	mov	w2, w8
  453584:	str	w8, [sp, #192]
  453588:	bl	4711a8 <error@@Base>
  45358c:	ldr	w8, [sp, #192]
  453590:	str	w8, [sp, #544]
  453594:	ldur	x8, [x29, #-48]
  453598:	ldr	w9, [sp, #544]
  45359c:	mov	w10, w9
  4535a0:	add	x8, x8, x10
  4535a4:	ldur	x10, [x29, #-40]
  4535a8:	cmp	x8, x10
  4535ac:	b.cc	4535d8 <ferror@plt+0x518a8>  // b.lo, b.ul, b.last
  4535b0:	ldur	x8, [x29, #-48]
  4535b4:	ldur	x9, [x29, #-40]
  4535b8:	cmp	x8, x9
  4535bc:	b.cs	4535d4 <ferror@plt+0x518a4>  // b.hs, b.nlast
  4535c0:	ldur	x8, [x29, #-40]
  4535c4:	ldur	x9, [x29, #-48]
  4535c8:	subs	x8, x8, x9
  4535cc:	str	w8, [sp, #544]
  4535d0:	b	4535d8 <ferror@plt+0x518a8>
  4535d4:	str	wzr, [sp, #544]
  4535d8:	ldr	w8, [sp, #544]
  4535dc:	cbz	w8, 4535ec <ferror@plt+0x518bc>
  4535e0:	ldr	w8, [sp, #544]
  4535e4:	cmp	w8, #0x8
  4535e8:	b.ls	4535f4 <ferror@plt+0x518c4>  // b.plast
  4535ec:	str	wzr, [sp, #596]
  4535f0:	b	45360c <ferror@plt+0x518dc>
  4535f4:	ldr	x8, [sp, #208]
  4535f8:	ldr	x9, [x8]
  4535fc:	ldur	x0, [x29, #-48]
  453600:	ldr	w1, [sp, #544]
  453604:	blr	x9
  453608:	str	w0, [sp, #596]
  45360c:	ldur	x8, [x29, #-48]
  453610:	add	x8, x8, #0x1
  453614:	stur	x8, [x29, #-48]
  453618:	ldr	w8, [sp, #596]
  45361c:	and	w8, w8, #0x1
  453620:	cbz	w8, 45362c <ferror@plt+0x518fc>
  453624:	mov	w8, #0x8                   	// #8
  453628:	str	w8, [sp, #592]
  45362c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  453630:	add	x0, x0, #0xdc
  453634:	bl	401cf0 <gettext@plt>
  453638:	ldr	x1, [sp, #568]
  45363c:	bl	401ca0 <printf@plt>
  453640:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  453644:	add	x8, x8, #0xb3
  453648:	mov	x0, x8
  45364c:	bl	401cf0 <gettext@plt>
  453650:	ldr	w1, [sp, #600]
  453654:	bl	401ca0 <printf@plt>
  453658:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  45365c:	add	x8, x8, #0xd6
  453660:	mov	x0, x8
  453664:	bl	401cf0 <gettext@plt>
  453668:	ldr	w1, [sp, #592]
  45366c:	bl	401ca0 <printf@plt>
  453670:	ldr	w9, [sp, #596]
  453674:	and	w9, w9, #0x2
  453678:	cbz	w9, 453768 <ferror@plt+0x51a38>
  45367c:	ldr	w8, [sp, #592]
  453680:	str	w8, [sp, #540]
  453684:	ldr	w8, [sp, #540]
  453688:	mov	w9, w8
  45368c:	mov	x10, #0x8                   	// #8
  453690:	cmp	x10, x9
  453694:	b.cs	4536c8 <ferror@plt+0x51998>  // b.hs, b.nlast
  453698:	ldr	w8, [sp, #540]
  45369c:	mov	w2, w8
  4536a0:	ldr	x0, [sp, #224]
  4536a4:	ldr	x1, [sp, #216]
  4536a8:	bl	4018e0 <ngettext@plt>
  4536ac:	ldr	w1, [sp, #540]
  4536b0:	mov	w8, #0x8                   	// #8
  4536b4:	mov	w2, w8
  4536b8:	str	w8, [sp, #188]
  4536bc:	bl	4711a8 <error@@Base>
  4536c0:	ldr	w8, [sp, #188]
  4536c4:	str	w8, [sp, #540]
  4536c8:	ldur	x8, [x29, #-48]
  4536cc:	ldr	w9, [sp, #540]
  4536d0:	mov	w10, w9
  4536d4:	add	x8, x8, x10
  4536d8:	ldur	x10, [x29, #-40]
  4536dc:	cmp	x8, x10
  4536e0:	b.cc	45370c <ferror@plt+0x519dc>  // b.lo, b.ul, b.last
  4536e4:	ldur	x8, [x29, #-48]
  4536e8:	ldur	x9, [x29, #-40]
  4536ec:	cmp	x8, x9
  4536f0:	b.cs	453708 <ferror@plt+0x519d8>  // b.hs, b.nlast
  4536f4:	ldur	x8, [x29, #-40]
  4536f8:	ldur	x9, [x29, #-48]
  4536fc:	subs	x8, x8, x9
  453700:	str	w8, [sp, #540]
  453704:	b	45370c <ferror@plt+0x519dc>
  453708:	str	wzr, [sp, #540]
  45370c:	ldr	w8, [sp, #540]
  453710:	cbz	w8, 453720 <ferror@plt+0x519f0>
  453714:	ldr	w8, [sp, #540]
  453718:	cmp	w8, #0x8
  45371c:	b.ls	453728 <ferror@plt+0x519f8>  // b.plast
  453720:	str	xzr, [sp, #576]
  453724:	b	453740 <ferror@plt+0x51a10>
  453728:	ldr	x8, [sp, #208]
  45372c:	ldr	x9, [x8]
  453730:	ldur	x0, [x29, #-48]
  453734:	ldr	w1, [sp, #540]
  453738:	blr	x9
  45373c:	str	x0, [sp, #576]
  453740:	ldr	w8, [sp, #592]
  453744:	mov	w9, w8
  453748:	ldur	x10, [x29, #-48]
  45374c:	add	x9, x10, x9
  453750:	stur	x9, [x29, #-48]
  453754:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453758:	add	x0, x0, #0xf9
  45375c:	bl	401cf0 <gettext@plt>
  453760:	ldr	x1, [sp, #576]
  453764:	bl	401ca0 <printf@plt>
  453768:	ldr	w8, [sp, #596]
  45376c:	and	w8, w8, #0x4
  453770:	cbz	w8, 453bd0 <ferror@plt+0x51ea0>
  453774:	mov	w8, #0x1                   	// #1
  453778:	str	w8, [sp, #508]
  45377c:	ldr	w8, [sp, #508]
  453780:	mov	w9, w8
  453784:	mov	x10, #0x4                   	// #4
  453788:	cmp	x10, x9
  45378c:	b.cs	4537c0 <ferror@plt+0x51a90>  // b.hs, b.nlast
  453790:	ldr	w8, [sp, #508]
  453794:	mov	w2, w8
  453798:	ldr	x0, [sp, #224]
  45379c:	ldr	x1, [sp, #216]
  4537a0:	bl	4018e0 <ngettext@plt>
  4537a4:	ldr	w1, [sp, #508]
  4537a8:	mov	w8, #0x4                   	// #4
  4537ac:	mov	w2, w8
  4537b0:	str	w8, [sp, #184]
  4537b4:	bl	4711a8 <error@@Base>
  4537b8:	ldr	w8, [sp, #184]
  4537bc:	str	w8, [sp, #508]
  4537c0:	ldur	x8, [x29, #-48]
  4537c4:	ldr	w9, [sp, #508]
  4537c8:	mov	w10, w9
  4537cc:	add	x8, x8, x10
  4537d0:	ldur	x10, [x29, #-40]
  4537d4:	cmp	x8, x10
  4537d8:	b.cc	453804 <ferror@plt+0x51ad4>  // b.lo, b.ul, b.last
  4537dc:	ldur	x8, [x29, #-48]
  4537e0:	ldur	x9, [x29, #-40]
  4537e4:	cmp	x8, x9
  4537e8:	b.cs	453800 <ferror@plt+0x51ad0>  // b.hs, b.nlast
  4537ec:	ldur	x8, [x29, #-40]
  4537f0:	ldur	x9, [x29, #-48]
  4537f4:	subs	x8, x8, x9
  4537f8:	str	w8, [sp, #508]
  4537fc:	b	453804 <ferror@plt+0x51ad4>
  453800:	str	wzr, [sp, #508]
  453804:	ldr	w8, [sp, #508]
  453808:	cbz	w8, 453818 <ferror@plt+0x51ae8>
  45380c:	ldr	w8, [sp, #508]
  453810:	cmp	w8, #0x8
  453814:	b.ls	453820 <ferror@plt+0x51af0>  // b.plast
  453818:	str	wzr, [sp, #532]
  45381c:	b	453838 <ferror@plt+0x51b08>
  453820:	ldr	x8, [sp, #208]
  453824:	ldr	x9, [x8]
  453828:	ldur	x0, [x29, #-48]
  45382c:	ldr	w1, [sp, #508]
  453830:	blr	x9
  453834:	str	w0, [sp, #532]
  453838:	ldur	x8, [x29, #-48]
  45383c:	add	x8, x8, #0x1
  453840:	stur	x8, [x29, #-48]
  453844:	add	x8, sp, #0x260
  453848:	mov	x0, x8
  45384c:	mov	w9, wzr
  453850:	mov	w1, w9
  453854:	mov	x2, #0x800                 	// #2048
  453858:	str	x8, [sp, #176]
  45385c:	bl	401a90 <memset@plt>
  453860:	ldr	x8, [sp, #176]
  453864:	str	x8, [sp, #552]
  453868:	ldr	w9, [sp, #532]
  45386c:	cbz	w9, 453bd0 <ferror@plt+0x51ea0>
  453870:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453874:	add	x0, x0, #0x11f
  453878:	bl	401cf0 <gettext@plt>
  45387c:	bl	401ca0 <printf@plt>
  453880:	str	wzr, [sp, #536]
  453884:	ldr	w8, [sp, #536]
  453888:	ldr	w9, [sp, #532]
  45388c:	cmp	w8, w9
  453890:	b.cs	453bd0 <ferror@plt+0x51ea0>  // b.hs, b.nlast
  453894:	mov	w8, #0x1                   	// #1
  453898:	str	w8, [sp, #504]
  45389c:	ldr	w8, [sp, #504]
  4538a0:	mov	w9, w8
  4538a4:	mov	x10, #0x4                   	// #4
  4538a8:	cmp	x10, x9
  4538ac:	b.cs	4538e0 <ferror@plt+0x51bb0>  // b.hs, b.nlast
  4538b0:	ldr	w8, [sp, #504]
  4538b4:	mov	w2, w8
  4538b8:	ldr	x0, [sp, #224]
  4538bc:	ldr	x1, [sp, #216]
  4538c0:	bl	4018e0 <ngettext@plt>
  4538c4:	ldr	w1, [sp, #504]
  4538c8:	mov	w8, #0x4                   	// #4
  4538cc:	mov	w2, w8
  4538d0:	str	w8, [sp, #172]
  4538d4:	bl	4711a8 <error@@Base>
  4538d8:	ldr	w8, [sp, #172]
  4538dc:	str	w8, [sp, #504]
  4538e0:	ldur	x8, [x29, #-48]
  4538e4:	ldr	w9, [sp, #504]
  4538e8:	mov	w10, w9
  4538ec:	add	x8, x8, x10
  4538f0:	ldur	x10, [x29, #-40]
  4538f4:	cmp	x8, x10
  4538f8:	b.cc	453924 <ferror@plt+0x51bf4>  // b.lo, b.ul, b.last
  4538fc:	ldur	x8, [x29, #-48]
  453900:	ldur	x9, [x29, #-40]
  453904:	cmp	x8, x9
  453908:	b.cs	453920 <ferror@plt+0x51bf0>  // b.hs, b.nlast
  45390c:	ldur	x8, [x29, #-40]
  453910:	ldur	x9, [x29, #-48]
  453914:	subs	x8, x8, x9
  453918:	str	w8, [sp, #504]
  45391c:	b	453924 <ferror@plt+0x51bf4>
  453920:	str	wzr, [sp, #504]
  453924:	ldr	w8, [sp, #504]
  453928:	cbz	w8, 453938 <ferror@plt+0x51c08>
  45392c:	ldr	w8, [sp, #504]
  453930:	cmp	w8, #0x8
  453934:	b.ls	453940 <ferror@plt+0x51c10>  // b.plast
  453938:	str	wzr, [sp, #528]
  45393c:	b	453958 <ferror@plt+0x51c28>
  453940:	ldr	x8, [sp, #208]
  453944:	ldr	x9, [x8]
  453948:	ldur	x0, [x29, #-48]
  45394c:	ldr	w1, [sp, #504]
  453950:	blr	x9
  453954:	str	w0, [sp, #528]
  453958:	ldur	x8, [x29, #-48]
  45395c:	add	x8, x8, #0x1
  453960:	stur	x8, [x29, #-48]
  453964:	ldur	x8, [x29, #-48]
  453968:	ldr	x9, [sp, #552]
  45396c:	ldr	w10, [sp, #528]
  453970:	mov	w11, w10
  453974:	mov	x12, #0x8                   	// #8
  453978:	mul	x11, x12, x11
  45397c:	add	x9, x9, x11
  453980:	str	x8, [x9]
  453984:	ldur	x0, [x29, #-48]
  453988:	ldur	x1, [x29, #-40]
  45398c:	mov	w8, wzr
  453990:	mov	w2, w8
  453994:	add	x3, sp, #0x1ec
  453998:	add	x4, sp, #0x1e8
  45399c:	bl	44a2a0 <ferror@plt+0x48570>
  4539a0:	str	x0, [sp, #496]
  4539a4:	ldr	w8, [sp, #492]
  4539a8:	mov	w9, w8
  4539ac:	ldur	x10, [x29, #-48]
  4539b0:	add	x9, x10, x9
  4539b4:	stur	x9, [x29, #-48]
  4539b8:	ldr	x9, [sp, #496]
  4539bc:	str	x9, [sp, #520]
  4539c0:	ldr	x9, [sp, #520]
  4539c4:	ldr	x10, [sp, #496]
  4539c8:	cmp	x9, x10
  4539cc:	b.eq	4539dc <ferror@plt+0x51cac>  // b.none
  4539d0:	ldr	w8, [sp, #488]
  4539d4:	orr	w8, w8, #0x2
  4539d8:	str	w8, [sp, #488]
  4539dc:	ldr	w0, [sp, #488]
  4539e0:	bl	45defc <ferror@plt+0x5c1cc>
  4539e4:	ldr	x8, [sp, #520]
  4539e8:	cbnz	x8, 453a04 <ferror@plt+0x51cd4>
  4539ec:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4539f0:	add	x0, x0, #0x13e
  4539f4:	bl	401cf0 <gettext@plt>
  4539f8:	ldr	w1, [sp, #528]
  4539fc:	bl	401ca0 <printf@plt>
  453a00:	b	453bc0 <ferror@plt+0x51e90>
  453a04:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453a08:	add	x0, x0, #0x162
  453a0c:	bl	401cf0 <gettext@plt>
  453a10:	ldr	w1, [sp, #528]
  453a14:	bl	401ca0 <printf@plt>
  453a18:	str	xzr, [sp, #512]
  453a1c:	ldr	x8, [sp, #512]
  453a20:	ldr	x9, [sp, #520]
  453a24:	cmp	x8, x9
  453a28:	b.cs	453bc0 <ferror@plt+0x51e90>  // b.hs, b.nlast
  453a2c:	mov	w8, #0x1                   	// #1
  453a30:	str	w8, [sp, #480]
  453a34:	ldr	w8, [sp, #480]
  453a38:	mov	w9, w8
  453a3c:	mov	x10, #0x4                   	// #4
  453a40:	cmp	x10, x9
  453a44:	b.cs	453a78 <ferror@plt+0x51d48>  // b.hs, b.nlast
  453a48:	ldr	w8, [sp, #480]
  453a4c:	mov	w2, w8
  453a50:	ldr	x0, [sp, #224]
  453a54:	ldr	x1, [sp, #216]
  453a58:	bl	4018e0 <ngettext@plt>
  453a5c:	ldr	w1, [sp, #480]
  453a60:	mov	w8, #0x4                   	// #4
  453a64:	mov	w2, w8
  453a68:	str	w8, [sp, #168]
  453a6c:	bl	4711a8 <error@@Base>
  453a70:	ldr	w8, [sp, #168]
  453a74:	str	w8, [sp, #480]
  453a78:	ldur	x8, [x29, #-48]
  453a7c:	ldr	w9, [sp, #480]
  453a80:	mov	w10, w9
  453a84:	add	x8, x8, x10
  453a88:	ldur	x10, [x29, #-40]
  453a8c:	cmp	x8, x10
  453a90:	b.cc	453abc <ferror@plt+0x51d8c>  // b.lo, b.ul, b.last
  453a94:	ldur	x8, [x29, #-48]
  453a98:	ldur	x9, [x29, #-40]
  453a9c:	cmp	x8, x9
  453aa0:	b.cs	453ab8 <ferror@plt+0x51d88>  // b.hs, b.nlast
  453aa4:	ldur	x8, [x29, #-40]
  453aa8:	ldur	x9, [x29, #-48]
  453aac:	subs	x8, x8, x9
  453ab0:	str	w8, [sp, #480]
  453ab4:	b	453abc <ferror@plt+0x51d8c>
  453ab8:	str	wzr, [sp, #480]
  453abc:	ldr	w8, [sp, #480]
  453ac0:	cbz	w8, 453ad0 <ferror@plt+0x51da0>
  453ac4:	ldr	w8, [sp, #480]
  453ac8:	cmp	w8, #0x8
  453acc:	b.ls	453ad8 <ferror@plt+0x51da8>  // b.plast
  453ad0:	str	wzr, [sp, #484]
  453ad4:	b	453af0 <ferror@plt+0x51dc0>
  453ad8:	ldr	x8, [sp, #208]
  453adc:	ldr	x9, [x8]
  453ae0:	ldur	x0, [x29, #-48]
  453ae4:	ldr	w1, [sp, #480]
  453ae8:	blr	x9
  453aec:	str	w0, [sp, #484]
  453af0:	ldur	x8, [x29, #-48]
  453af4:	add	x8, x8, #0x1
  453af8:	stur	x8, [x29, #-48]
  453afc:	ldr	w8, [sp, #484]
  453b00:	mov	w0, w8
  453b04:	bl	461734 <ferror@plt+0x5fa04>
  453b08:	ldr	x9, [sp, #512]
  453b0c:	ldr	x10, [sp, #520]
  453b10:	subs	x10, x10, #0x1
  453b14:	adrp	x11, 485000 <warn@@Base+0x13d44>
  453b18:	add	x11, x11, #0x4f8
  453b1c:	cmp	x9, x10
  453b20:	ldr	x9, [sp, #200]
  453b24:	csel	x2, x9, x11, eq  // eq = none
  453b28:	adrp	x10, 480000 <warn@@Base+0xed44>
  453b2c:	add	x10, x10, #0xa93
  453b30:	str	x0, [sp, #160]
  453b34:	mov	x0, x10
  453b38:	ldr	x1, [sp, #160]
  453b3c:	bl	401ca0 <printf@plt>
  453b40:	ldr	w8, [sp, #484]
  453b44:	subs	w12, w8, #0x3
  453b48:	cmp	w12, #0xc
  453b4c:	str	w8, [sp, #156]
  453b50:	b.ls	453b70 <ferror@plt+0x51e40>  // b.plast
  453b54:	b	453b58 <ferror@plt+0x51e28>
  453b58:	ldr	w8, [sp, #156]
  453b5c:	cmp	w8, #0x17
  453b60:	cset	w9, eq  // eq = none
  453b64:	eor	w9, w9, #0x1
  453b68:	tbnz	w9, #0, 453b74 <ferror@plt+0x51e44>
  453b6c:	b	453b70 <ferror@plt+0x51e40>
  453b70:	b	453bb0 <ferror@plt+0x51e80>
  453b74:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453b78:	add	x0, x0, #0x180
  453b7c:	bl	401cf0 <gettext@plt>
  453b80:	ldr	w8, [sp, #484]
  453b84:	mov	w1, w8
  453b88:	str	x0, [sp, #144]
  453b8c:	mov	x0, x1
  453b90:	bl	461734 <ferror@plt+0x5fa04>
  453b94:	ldr	x1, [sp, #144]
  453b98:	str	x0, [sp, #136]
  453b9c:	mov	x0, x1
  453ba0:	ldr	x1, [sp, #136]
  453ba4:	bl	4711a8 <error@@Base>
  453ba8:	stur	wzr, [x29, #-4]
  453bac:	b	454a2c <ferror@plt+0x52cfc>
  453bb0:	ldr	x8, [sp, #512]
  453bb4:	add	x8, x8, #0x1
  453bb8:	str	x8, [sp, #512]
  453bbc:	b	453a1c <ferror@plt+0x51cec>
  453bc0:	ldr	w8, [sp, #536]
  453bc4:	add	w8, w8, #0x1
  453bc8:	str	w8, [sp, #536]
  453bcc:	b	453884 <ferror@plt+0x51b54>
  453bd0:	ldr	x0, [sp, #200]
  453bd4:	bl	401ca0 <printf@plt>
  453bd8:	ldur	x8, [x29, #-48]
  453bdc:	ldur	x9, [x29, #-40]
  453be0:	cmp	x8, x9
  453be4:	b.cc	453c00 <ferror@plt+0x51ed0>  // b.lo, b.ul, b.last
  453be8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453bec:	add	x0, x0, #0x1a2
  453bf0:	bl	401cf0 <gettext@plt>
  453bf4:	bl	4711a8 <error@@Base>
  453bf8:	stur	wzr, [x29, #-4]
  453bfc:	b	454a2c <ferror@plt+0x52cfc>
  453c00:	mov	w8, #0x1                   	// #1
  453c04:	str	w8, [sp, #472]
  453c08:	ldr	w8, [sp, #472]
  453c0c:	mov	w9, w8
  453c10:	mov	x10, #0x4                   	// #4
  453c14:	cmp	x10, x9
  453c18:	b.cs	453c4c <ferror@plt+0x51f1c>  // b.hs, b.nlast
  453c1c:	ldr	w8, [sp, #472]
  453c20:	mov	w2, w8
  453c24:	ldr	x0, [sp, #224]
  453c28:	ldr	x1, [sp, #216]
  453c2c:	bl	4018e0 <ngettext@plt>
  453c30:	ldr	w1, [sp, #472]
  453c34:	mov	w8, #0x4                   	// #4
  453c38:	mov	w2, w8
  453c3c:	str	w8, [sp, #132]
  453c40:	bl	4711a8 <error@@Base>
  453c44:	ldr	w8, [sp, #132]
  453c48:	str	w8, [sp, #472]
  453c4c:	ldur	x8, [x29, #-48]
  453c50:	ldr	w9, [sp, #472]
  453c54:	mov	w10, w9
  453c58:	add	x8, x8, x10
  453c5c:	ldur	x10, [x29, #-40]
  453c60:	cmp	x8, x10
  453c64:	b.cc	453c90 <ferror@plt+0x51f60>  // b.lo, b.ul, b.last
  453c68:	ldur	x8, [x29, #-48]
  453c6c:	ldur	x9, [x29, #-40]
  453c70:	cmp	x8, x9
  453c74:	b.cs	453c8c <ferror@plt+0x51f5c>  // b.hs, b.nlast
  453c78:	ldur	x8, [x29, #-40]
  453c7c:	ldur	x9, [x29, #-48]
  453c80:	subs	x8, x8, x9
  453c84:	str	w8, [sp, #472]
  453c88:	b	453c90 <ferror@plt+0x51f60>
  453c8c:	str	wzr, [sp, #472]
  453c90:	ldr	w8, [sp, #472]
  453c94:	cbz	w8, 453ca4 <ferror@plt+0x51f74>
  453c98:	ldr	w8, [sp, #472]
  453c9c:	cmp	w8, #0x8
  453ca0:	b.ls	453cac <ferror@plt+0x51f7c>  // b.plast
  453ca4:	str	wzr, [sp, #476]
  453ca8:	b	453cc4 <ferror@plt+0x51f94>
  453cac:	ldr	x8, [sp, #208]
  453cb0:	ldr	x9, [x8]
  453cb4:	ldur	x0, [x29, #-48]
  453cb8:	ldr	w1, [sp, #472]
  453cbc:	blr	x9
  453cc0:	str	w0, [sp, #476]
  453cc4:	ldur	x8, [x29, #-48]
  453cc8:	add	x8, x8, #0x1
  453ccc:	stur	x8, [x29, #-48]
  453cd0:	ldr	w8, [sp, #476]
  453cd4:	cbnz	w8, 453cdc <ferror@plt+0x51fac>
  453cd8:	b	454a18 <ferror@plt+0x52ce8>
  453cdc:	ldr	w8, [sp, #476]
  453ce0:	subs	w8, w8, #0x1
  453ce4:	mov	w9, w8
  453ce8:	ubfx	x9, x9, #0, #32
  453cec:	cmp	x9, #0x9
  453cf0:	str	x9, [sp, #120]
  453cf4:	b.hi	454780 <ferror@plt+0x52a50>  // b.pmore
  453cf8:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  453cfc:	add	x8, x8, #0x910
  453d00:	ldr	x11, [sp, #120]
  453d04:	ldrsw	x10, [x8, x11, lsl #2]
  453d08:	add	x9, x8, x10
  453d0c:	br	x9
  453d10:	mov	x8, xzr
  453d14:	str	x8, [sp, #456]
  453d18:	str	x8, [sp, #448]
  453d1c:	ldur	x0, [x29, #-48]
  453d20:	ldur	x1, [x29, #-40]
  453d24:	mov	w8, wzr
  453d28:	mov	w2, w8
  453d2c:	add	x3, sp, #0x1b4
  453d30:	add	x4, sp, #0x1b0
  453d34:	bl	44a2a0 <ferror@plt+0x48570>
  453d38:	str	x0, [sp, #440]
  453d3c:	ldr	w8, [sp, #436]
  453d40:	mov	w9, w8
  453d44:	ldur	x10, [x29, #-48]
  453d48:	add	x9, x10, x9
  453d4c:	stur	x9, [x29, #-48]
  453d50:	ldr	x9, [sp, #440]
  453d54:	str	w9, [sp, #604]
  453d58:	ldr	w8, [sp, #604]
  453d5c:	mov	w10, w8
  453d60:	ldr	x11, [sp, #440]
  453d64:	cmp	x10, x11
  453d68:	b.eq	453d78 <ferror@plt+0x52048>  // b.none
  453d6c:	ldr	w8, [sp, #432]
  453d70:	orr	w8, w8, #0x2
  453d74:	str	w8, [sp, #432]
  453d78:	ldr	w0, [sp, #432]
  453d7c:	bl	45defc <ferror@plt+0x5c1cc>
  453d80:	ldur	x0, [x29, #-48]
  453d84:	ldur	x1, [x29, #-40]
  453d88:	mov	w8, wzr
  453d8c:	mov	w2, w8
  453d90:	add	x3, sp, #0x1a4
  453d94:	add	x4, sp, #0x1a0
  453d98:	bl	44a2a0 <ferror@plt+0x48570>
  453d9c:	str	x0, [sp, #424]
  453da0:	ldr	w8, [sp, #420]
  453da4:	mov	w9, w8
  453da8:	ldur	x10, [x29, #-48]
  453dac:	add	x9, x10, x9
  453db0:	stur	x9, [x29, #-48]
  453db4:	ldr	x9, [sp, #424]
  453db8:	str	w9, [sp, #468]
  453dbc:	ldr	w8, [sp, #468]
  453dc0:	mov	w10, w8
  453dc4:	ldr	x11, [sp, #424]
  453dc8:	cmp	x10, x11
  453dcc:	b.eq	453ddc <ferror@plt+0x520ac>  // b.none
  453dd0:	ldr	w8, [sp, #416]
  453dd4:	orr	w8, w8, #0x2
  453dd8:	str	w8, [sp, #416]
  453ddc:	ldr	w0, [sp, #416]
  453de0:	bl	45defc <ferror@plt+0x5c1cc>
  453de4:	ldr	w8, [sp, #596]
  453de8:	and	w8, w8, #0x2
  453dec:	cbnz	w8, 453e04 <ferror@plt+0x520d4>
  453df0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453df4:	add	x0, x0, #0x1cc
  453df8:	bl	401cf0 <gettext@plt>
  453dfc:	bl	4711a8 <error@@Base>
  453e00:	b	453e1c <ferror@plt+0x520ec>
  453e04:	ldr	x0, [sp, #576]
  453e08:	ldr	w8, [sp, #468]
  453e0c:	mov	w1, w8
  453e10:	add	x2, sp, #0x1c0
  453e14:	bl	46dd3c <ferror@plt+0x6c00c>
  453e18:	str	x0, [sp, #456]
  453e1c:	ldr	x8, [sp, #456]
  453e20:	cbnz	x8, 453e40 <ferror@plt+0x52110>
  453e24:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453e28:	add	x0, x0, #0x20b
  453e2c:	bl	401cf0 <gettext@plt>
  453e30:	ldr	w1, [sp, #604]
  453e34:	ldr	w2, [sp, #468]
  453e38:	bl	401ca0 <printf@plt>
  453e3c:	b	453eb8 <ferror@plt+0x52188>
  453e40:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453e44:	add	x0, x0, #0x23a
  453e48:	bl	401cf0 <gettext@plt>
  453e4c:	ldr	w1, [sp, #604]
  453e50:	ldr	w2, [sp, #468]
  453e54:	ldr	x8, [sp, #448]
  453e58:	str	x0, [sp, #112]
  453e5c:	str	w1, [sp, #108]
  453e60:	str	w2, [sp, #104]
  453e64:	cbz	x8, 453e74 <ferror@plt+0x52144>
  453e68:	ldr	x8, [sp, #448]
  453e6c:	str	x8, [sp, #96]
  453e70:	b	453e80 <ferror@plt+0x52150>
  453e74:	adrp	x8, 497000 <warn@@Base+0x25d44>
  453e78:	add	x8, x8, #0x6b8
  453e7c:	str	x8, [sp, #96]
  453e80:	ldr	x8, [sp, #96]
  453e84:	ldr	x9, [sp, #448]
  453e88:	adrp	x10, 497000 <warn@@Base+0x25d44>
  453e8c:	add	x10, x10, #0x6b8
  453e90:	adrp	x11, 498000 <warn@@Base+0x26d44>
  453e94:	add	x11, x11, #0xbfc
  453e98:	cmp	x9, #0x0
  453e9c:	csel	x4, x11, x10, ne  // ne = any
  453ea0:	ldr	x5, [sp, #456]
  453ea4:	ldr	x0, [sp, #112]
  453ea8:	ldr	w1, [sp, #108]
  453eac:	ldr	w2, [sp, #104]
  453eb0:	mov	x3, x8
  453eb4:	bl	401ca0 <printf@plt>
  453eb8:	b	454a14 <ferror@plt+0x52ce4>
  453ebc:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453ec0:	add	x0, x0, #0x27a
  453ec4:	bl	401cf0 <gettext@plt>
  453ec8:	bl	401ca0 <printf@plt>
  453ecc:	b	454a14 <ferror@plt+0x52ce4>
  453ed0:	ldur	x0, [x29, #-48]
  453ed4:	ldur	x1, [x29, #-40]
  453ed8:	mov	w8, wzr
  453edc:	mov	w2, w8
  453ee0:	add	x3, sp, #0x194
  453ee4:	add	x4, sp, #0x190
  453ee8:	bl	44a2a0 <ferror@plt+0x48570>
  453eec:	str	x0, [sp, #408]
  453ef0:	ldr	w8, [sp, #404]
  453ef4:	mov	w9, w8
  453ef8:	ldur	x10, [x29, #-48]
  453efc:	add	x9, x10, x9
  453f00:	stur	x9, [x29, #-48]
  453f04:	ldr	x9, [sp, #408]
  453f08:	str	w9, [sp, #604]
  453f0c:	ldr	w8, [sp, #604]
  453f10:	mov	w10, w8
  453f14:	ldr	x11, [sp, #408]
  453f18:	cmp	x10, x11
  453f1c:	b.eq	453f2c <ferror@plt+0x521fc>  // b.none
  453f20:	ldr	w8, [sp, #400]
  453f24:	orr	w8, w8, #0x2
  453f28:	str	w8, [sp, #400]
  453f2c:	ldr	w0, [sp, #400]
  453f30:	bl	45defc <ferror@plt+0x5c1cc>
  453f34:	ldur	x8, [x29, #-48]
  453f38:	str	x8, [sp, #584]
  453f3c:	ldr	x0, [sp, #584]
  453f40:	ldur	x8, [x29, #-40]
  453f44:	ldr	x9, [sp, #584]
  453f48:	subs	x1, x8, x9
  453f4c:	bl	401940 <strnlen@plt>
  453f50:	add	x8, x0, #0x1
  453f54:	ldur	x9, [x29, #-48]
  453f58:	add	x8, x9, x8
  453f5c:	stur	x8, [x29, #-48]
  453f60:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  453f64:	add	x0, x0, #0x28e
  453f68:	bl	401cf0 <gettext@plt>
  453f6c:	ldr	w1, [sp, #604]
  453f70:	ldr	x2, [sp, #584]
  453f74:	bl	401ca0 <printf@plt>
  453f78:	b	454a14 <ferror@plt+0x52ce4>
  453f7c:	ldur	x0, [x29, #-48]
  453f80:	ldur	x1, [x29, #-40]
  453f84:	mov	w8, wzr
  453f88:	mov	w2, w8
  453f8c:	add	x3, sp, #0x184
  453f90:	add	x4, sp, #0x180
  453f94:	bl	44a2a0 <ferror@plt+0x48570>
  453f98:	str	x0, [sp, #392]
  453f9c:	ldr	w8, [sp, #388]
  453fa0:	mov	w9, w8
  453fa4:	ldur	x10, [x29, #-48]
  453fa8:	add	x9, x10, x9
  453fac:	stur	x9, [x29, #-48]
  453fb0:	ldr	x9, [sp, #392]
  453fb4:	str	w9, [sp, #604]
  453fb8:	ldr	w8, [sp, #604]
  453fbc:	mov	w10, w8
  453fc0:	ldr	x11, [sp, #392]
  453fc4:	cmp	x10, x11
  453fc8:	b.eq	453fd8 <ferror@plt+0x522a8>  // b.none
  453fcc:	ldr	w8, [sp, #384]
  453fd0:	orr	w8, w8, #0x2
  453fd4:	str	w8, [sp, #384]
  453fd8:	ldr	w0, [sp, #384]
  453fdc:	bl	45defc <ferror@plt+0x5c1cc>
  453fe0:	ldur	x8, [x29, #-48]
  453fe4:	str	x8, [sp, #584]
  453fe8:	ldr	x0, [sp, #584]
  453fec:	ldur	x8, [x29, #-40]
  453ff0:	ldr	x9, [sp, #584]
  453ff4:	subs	x1, x8, x9
  453ff8:	bl	401940 <strnlen@plt>
  453ffc:	add	x8, x0, #0x1
  454000:	ldur	x9, [x29, #-48]
  454004:	add	x8, x9, x8
  454008:	stur	x8, [x29, #-48]
  45400c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454010:	add	x0, x0, #0x2b9
  454014:	bl	401cf0 <gettext@plt>
  454018:	ldr	w1, [sp, #604]
  45401c:	ldr	x2, [sp, #584]
  454020:	bl	401ca0 <printf@plt>
  454024:	b	454a14 <ferror@plt+0x52ce4>
  454028:	ldur	x0, [x29, #-48]
  45402c:	ldur	x1, [x29, #-40]
  454030:	mov	w8, wzr
  454034:	mov	w2, w8
  454038:	add	x3, sp, #0x174
  45403c:	add	x4, sp, #0x170
  454040:	bl	44a2a0 <ferror@plt+0x48570>
  454044:	str	x0, [sp, #376]
  454048:	ldr	w8, [sp, #372]
  45404c:	mov	w9, w8
  454050:	ldur	x10, [x29, #-48]
  454054:	add	x9, x10, x9
  454058:	stur	x9, [x29, #-48]
  45405c:	ldr	x9, [sp, #376]
  454060:	str	w9, [sp, #604]
  454064:	ldr	w8, [sp, #604]
  454068:	mov	w10, w8
  45406c:	ldr	x11, [sp, #376]
  454070:	cmp	x10, x11
  454074:	b.eq	454084 <ferror@plt+0x52354>  // b.none
  454078:	ldr	w8, [sp, #368]
  45407c:	orr	w8, w8, #0x2
  454080:	str	w8, [sp, #368]
  454084:	ldr	w0, [sp, #368]
  454088:	bl	45defc <ferror@plt+0x5c1cc>
  45408c:	ldr	w8, [sp, #592]
  454090:	str	w8, [sp, #364]
  454094:	ldr	w8, [sp, #364]
  454098:	mov	w9, w8
  45409c:	mov	x10, #0x8                   	// #8
  4540a0:	cmp	x10, x9
  4540a4:	b.cs	4540d8 <ferror@plt+0x523a8>  // b.hs, b.nlast
  4540a8:	ldr	w8, [sp, #364]
  4540ac:	mov	w2, w8
  4540b0:	ldr	x0, [sp, #224]
  4540b4:	ldr	x1, [sp, #216]
  4540b8:	bl	4018e0 <ngettext@plt>
  4540bc:	ldr	w1, [sp, #364]
  4540c0:	mov	w8, #0x8                   	// #8
  4540c4:	mov	w2, w8
  4540c8:	str	w8, [sp, #92]
  4540cc:	bl	4711a8 <error@@Base>
  4540d0:	ldr	w8, [sp, #92]
  4540d4:	str	w8, [sp, #364]
  4540d8:	ldur	x8, [x29, #-48]
  4540dc:	ldr	w9, [sp, #364]
  4540e0:	mov	w10, w9
  4540e4:	add	x8, x8, x10
  4540e8:	ldur	x10, [x29, #-40]
  4540ec:	cmp	x8, x10
  4540f0:	b.cc	45411c <ferror@plt+0x523ec>  // b.lo, b.ul, b.last
  4540f4:	ldur	x8, [x29, #-48]
  4540f8:	ldur	x9, [x29, #-40]
  4540fc:	cmp	x8, x9
  454100:	b.cs	454118 <ferror@plt+0x523e8>  // b.hs, b.nlast
  454104:	ldur	x8, [x29, #-40]
  454108:	ldur	x9, [x29, #-48]
  45410c:	subs	x8, x8, x9
  454110:	str	w8, [sp, #364]
  454114:	b	45411c <ferror@plt+0x523ec>
  454118:	str	wzr, [sp, #364]
  45411c:	ldr	w8, [sp, #364]
  454120:	cbz	w8, 454130 <ferror@plt+0x52400>
  454124:	ldr	w8, [sp, #364]
  454128:	cmp	w8, #0x8
  45412c:	b.ls	454138 <ferror@plt+0x52408>  // b.plast
  454130:	str	xzr, [sp, #560]
  454134:	b	454150 <ferror@plt+0x52420>
  454138:	ldr	x8, [sp, #208]
  45413c:	ldr	x9, [x8]
  454140:	ldur	x0, [x29, #-48]
  454144:	ldr	w1, [sp, #364]
  454148:	blr	x9
  45414c:	str	x0, [sp, #560]
  454150:	ldr	w8, [sp, #592]
  454154:	mov	w9, w8
  454158:	ldur	x10, [x29, #-48]
  45415c:	add	x9, x10, x9
  454160:	stur	x9, [x29, #-48]
  454164:	ldr	x0, [sp, #560]
  454168:	bl	4619c4 <ferror@plt+0x5fc94>
  45416c:	str	x0, [sp, #584]
  454170:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454174:	add	x0, x0, #0x2e3
  454178:	bl	401cf0 <gettext@plt>
  45417c:	ldr	w1, [sp, #604]
  454180:	ldr	x2, [sp, #584]
  454184:	bl	401ca0 <printf@plt>
  454188:	b	454a14 <ferror@plt+0x52ce4>
  45418c:	ldur	x0, [x29, #-48]
  454190:	ldur	x1, [x29, #-40]
  454194:	mov	w8, wzr
  454198:	mov	w2, w8
  45419c:	add	x3, sp, #0x15c
  4541a0:	add	x4, sp, #0x158
  4541a4:	bl	44a2a0 <ferror@plt+0x48570>
  4541a8:	str	x0, [sp, #352]
  4541ac:	ldr	w8, [sp, #348]
  4541b0:	mov	w9, w8
  4541b4:	ldur	x10, [x29, #-48]
  4541b8:	add	x9, x10, x9
  4541bc:	stur	x9, [x29, #-48]
  4541c0:	ldr	x9, [sp, #352]
  4541c4:	str	w9, [sp, #604]
  4541c8:	ldr	w8, [sp, #604]
  4541cc:	mov	w10, w8
  4541d0:	ldr	x11, [sp, #352]
  4541d4:	cmp	x10, x11
  4541d8:	b.eq	4541e8 <ferror@plt+0x524b8>  // b.none
  4541dc:	ldr	w8, [sp, #344]
  4541e0:	orr	w8, w8, #0x2
  4541e4:	str	w8, [sp, #344]
  4541e8:	ldr	w0, [sp, #344]
  4541ec:	bl	45defc <ferror@plt+0x5c1cc>
  4541f0:	ldr	w8, [sp, #592]
  4541f4:	str	w8, [sp, #340]
  4541f8:	ldr	w8, [sp, #340]
  4541fc:	mov	w9, w8
  454200:	mov	x10, #0x8                   	// #8
  454204:	cmp	x10, x9
  454208:	b.cs	45423c <ferror@plt+0x5250c>  // b.hs, b.nlast
  45420c:	ldr	w8, [sp, #340]
  454210:	mov	w2, w8
  454214:	ldr	x0, [sp, #224]
  454218:	ldr	x1, [sp, #216]
  45421c:	bl	4018e0 <ngettext@plt>
  454220:	ldr	w1, [sp, #340]
  454224:	mov	w8, #0x8                   	// #8
  454228:	mov	w2, w8
  45422c:	str	w8, [sp, #88]
  454230:	bl	4711a8 <error@@Base>
  454234:	ldr	w8, [sp, #88]
  454238:	str	w8, [sp, #340]
  45423c:	ldur	x8, [x29, #-48]
  454240:	ldr	w9, [sp, #340]
  454244:	mov	w10, w9
  454248:	add	x8, x8, x10
  45424c:	ldur	x10, [x29, #-40]
  454250:	cmp	x8, x10
  454254:	b.cc	454280 <ferror@plt+0x52550>  // b.lo, b.ul, b.last
  454258:	ldur	x8, [x29, #-48]
  45425c:	ldur	x9, [x29, #-40]
  454260:	cmp	x8, x9
  454264:	b.cs	45427c <ferror@plt+0x5254c>  // b.hs, b.nlast
  454268:	ldur	x8, [x29, #-40]
  45426c:	ldur	x9, [x29, #-48]
  454270:	subs	x8, x8, x9
  454274:	str	w8, [sp, #340]
  454278:	b	454280 <ferror@plt+0x52550>
  45427c:	str	wzr, [sp, #340]
  454280:	ldr	w8, [sp, #340]
  454284:	cbz	w8, 454294 <ferror@plt+0x52564>
  454288:	ldr	w8, [sp, #340]
  45428c:	cmp	w8, #0x8
  454290:	b.ls	45429c <ferror@plt+0x5256c>  // b.plast
  454294:	str	xzr, [sp, #560]
  454298:	b	4542b4 <ferror@plt+0x52584>
  45429c:	ldr	x8, [sp, #208]
  4542a0:	ldr	x9, [x8]
  4542a4:	ldur	x0, [x29, #-48]
  4542a8:	ldr	w1, [sp, #340]
  4542ac:	blr	x9
  4542b0:	str	x0, [sp, #560]
  4542b4:	ldr	w8, [sp, #592]
  4542b8:	mov	w9, w8
  4542bc:	ldur	x10, [x29, #-48]
  4542c0:	add	x9, x10, x9
  4542c4:	stur	x9, [x29, #-48]
  4542c8:	ldr	x0, [sp, #560]
  4542cc:	bl	4619c4 <ferror@plt+0x5fc94>
  4542d0:	str	x0, [sp, #584]
  4542d4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4542d8:	add	x0, x0, #0x313
  4542dc:	bl	401cf0 <gettext@plt>
  4542e0:	ldr	w1, [sp, #604]
  4542e4:	ldr	x2, [sp, #584]
  4542e8:	bl	401ca0 <printf@plt>
  4542ec:	b	454a14 <ferror@plt+0x52ce4>
  4542f0:	ldr	w8, [sp, #592]
  4542f4:	str	w8, [sp, #336]
  4542f8:	ldr	w8, [sp, #336]
  4542fc:	mov	w9, w8
  454300:	mov	x10, #0x8                   	// #8
  454304:	cmp	x10, x9
  454308:	b.cs	45433c <ferror@plt+0x5260c>  // b.hs, b.nlast
  45430c:	ldr	w8, [sp, #336]
  454310:	mov	w2, w8
  454314:	ldr	x0, [sp, #224]
  454318:	ldr	x1, [sp, #216]
  45431c:	bl	4018e0 <ngettext@plt>
  454320:	ldr	w1, [sp, #336]
  454324:	mov	w8, #0x8                   	// #8
  454328:	mov	w2, w8
  45432c:	str	w8, [sp, #84]
  454330:	bl	4711a8 <error@@Base>
  454334:	ldr	w8, [sp, #84]
  454338:	str	w8, [sp, #336]
  45433c:	ldur	x8, [x29, #-48]
  454340:	ldr	w9, [sp, #336]
  454344:	mov	w10, w9
  454348:	add	x8, x8, x10
  45434c:	ldur	x10, [x29, #-40]
  454350:	cmp	x8, x10
  454354:	b.cc	454380 <ferror@plt+0x52650>  // b.lo, b.ul, b.last
  454358:	ldur	x8, [x29, #-48]
  45435c:	ldur	x9, [x29, #-40]
  454360:	cmp	x8, x9
  454364:	b.cs	45437c <ferror@plt+0x5264c>  // b.hs, b.nlast
  454368:	ldur	x8, [x29, #-40]
  45436c:	ldur	x9, [x29, #-48]
  454370:	subs	x8, x8, x9
  454374:	str	w8, [sp, #336]
  454378:	b	454380 <ferror@plt+0x52650>
  45437c:	str	wzr, [sp, #336]
  454380:	ldr	w8, [sp, #336]
  454384:	cbz	w8, 454394 <ferror@plt+0x52664>
  454388:	ldr	w8, [sp, #336]
  45438c:	cmp	w8, #0x8
  454390:	b.ls	45439c <ferror@plt+0x5266c>  // b.plast
  454394:	str	xzr, [sp, #560]
  454398:	b	4543b4 <ferror@plt+0x52684>
  45439c:	ldr	x8, [sp, #208]
  4543a0:	ldr	x9, [x8]
  4543a4:	ldur	x0, [x29, #-48]
  4543a8:	ldr	w1, [sp, #336]
  4543ac:	blr	x9
  4543b0:	str	x0, [sp, #560]
  4543b4:	ldr	w8, [sp, #592]
  4543b8:	mov	w9, w8
  4543bc:	ldur	x10, [x29, #-48]
  4543c0:	add	x9, x10, x9
  4543c4:	stur	x9, [x29, #-48]
  4543c8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4543cc:	add	x0, x0, #0x342
  4543d0:	bl	401cf0 <gettext@plt>
  4543d4:	ldr	x1, [sp, #560]
  4543d8:	bl	401ca0 <printf@plt>
  4543dc:	b	454a14 <ferror@plt+0x52ce4>
  4543e0:	ldur	x0, [x29, #-48]
  4543e4:	ldur	x1, [x29, #-40]
  4543e8:	mov	w8, wzr
  4543ec:	mov	w2, w8
  4543f0:	add	x3, sp, #0x144
  4543f4:	add	x4, sp, #0x140
  4543f8:	bl	44a2a0 <ferror@plt+0x48570>
  4543fc:	str	x0, [sp, #328]
  454400:	ldr	w8, [sp, #324]
  454404:	mov	w9, w8
  454408:	ldur	x10, [x29, #-48]
  45440c:	add	x9, x10, x9
  454410:	stur	x9, [x29, #-48]
  454414:	ldr	x9, [sp, #328]
  454418:	str	w9, [sp, #604]
  45441c:	ldr	w8, [sp, #604]
  454420:	mov	w10, w8
  454424:	ldr	x11, [sp, #328]
  454428:	cmp	x10, x11
  45442c:	b.eq	45443c <ferror@plt+0x5270c>  // b.none
  454430:	ldr	w8, [sp, #320]
  454434:	orr	w8, w8, #0x2
  454438:	str	w8, [sp, #320]
  45443c:	ldr	w0, [sp, #320]
  454440:	bl	45defc <ferror@plt+0x5c1cc>
  454444:	ldr	w8, [sp, #592]
  454448:	str	w8, [sp, #316]
  45444c:	ldr	w8, [sp, #316]
  454450:	mov	w9, w8
  454454:	mov	x10, #0x8                   	// #8
  454458:	cmp	x10, x9
  45445c:	b.cs	454490 <ferror@plt+0x52760>  // b.hs, b.nlast
  454460:	ldr	w8, [sp, #316]
  454464:	mov	w2, w8
  454468:	ldr	x0, [sp, #224]
  45446c:	ldr	x1, [sp, #216]
  454470:	bl	4018e0 <ngettext@plt>
  454474:	ldr	w1, [sp, #316]
  454478:	mov	w8, #0x8                   	// #8
  45447c:	mov	w2, w8
  454480:	str	w8, [sp, #80]
  454484:	bl	4711a8 <error@@Base>
  454488:	ldr	w8, [sp, #80]
  45448c:	str	w8, [sp, #316]
  454490:	ldur	x8, [x29, #-48]
  454494:	ldr	w9, [sp, #316]
  454498:	mov	w10, w9
  45449c:	add	x8, x8, x10
  4544a0:	ldur	x10, [x29, #-40]
  4544a4:	cmp	x8, x10
  4544a8:	b.cc	4544d4 <ferror@plt+0x527a4>  // b.lo, b.ul, b.last
  4544ac:	ldur	x8, [x29, #-48]
  4544b0:	ldur	x9, [x29, #-40]
  4544b4:	cmp	x8, x9
  4544b8:	b.cs	4544d0 <ferror@plt+0x527a0>  // b.hs, b.nlast
  4544bc:	ldur	x8, [x29, #-40]
  4544c0:	ldur	x9, [x29, #-48]
  4544c4:	subs	x8, x8, x9
  4544c8:	str	w8, [sp, #316]
  4544cc:	b	4544d4 <ferror@plt+0x527a4>
  4544d0:	str	wzr, [sp, #316]
  4544d4:	ldr	w8, [sp, #316]
  4544d8:	cbz	w8, 4544e8 <ferror@plt+0x527b8>
  4544dc:	ldr	w8, [sp, #316]
  4544e0:	cmp	w8, #0x8
  4544e4:	b.ls	4544f0 <ferror@plt+0x527c0>  // b.plast
  4544e8:	str	xzr, [sp, #560]
  4544ec:	b	454508 <ferror@plt+0x527d8>
  4544f0:	ldr	x8, [sp, #208]
  4544f4:	ldr	x9, [x8]
  4544f8:	ldur	x0, [x29, #-48]
  4544fc:	ldr	w1, [sp, #316]
  454500:	blr	x9
  454504:	str	x0, [sp, #560]
  454508:	ldr	w8, [sp, #592]
  45450c:	mov	w9, w8
  454510:	ldur	x10, [x29, #-48]
  454514:	add	x9, x10, x9
  454518:	stur	x9, [x29, #-48]
  45451c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454520:	add	x0, x0, #0x365
  454524:	bl	401cf0 <gettext@plt>
  454528:	ldr	w1, [sp, #604]
  45452c:	ldr	x2, [sp, #560]
  454530:	bl	401ca0 <printf@plt>
  454534:	b	454a14 <ferror@plt+0x52ce4>
  454538:	ldur	x0, [x29, #-48]
  45453c:	ldur	x1, [x29, #-40]
  454540:	mov	w8, wzr
  454544:	mov	w2, w8
  454548:	add	x3, sp, #0x12c
  45454c:	add	x4, sp, #0x128
  454550:	bl	44a2a0 <ferror@plt+0x48570>
  454554:	str	x0, [sp, #304]
  454558:	ldr	w8, [sp, #300]
  45455c:	mov	w9, w8
  454560:	ldur	x10, [x29, #-48]
  454564:	add	x9, x10, x9
  454568:	stur	x9, [x29, #-48]
  45456c:	ldr	x9, [sp, #304]
  454570:	str	w9, [sp, #604]
  454574:	ldr	w8, [sp, #604]
  454578:	mov	w10, w8
  45457c:	ldr	x11, [sp, #304]
  454580:	cmp	x10, x11
  454584:	b.eq	454594 <ferror@plt+0x52864>  // b.none
  454588:	ldr	w8, [sp, #296]
  45458c:	orr	w8, w8, #0x2
  454590:	str	w8, [sp, #296]
  454594:	ldr	w0, [sp, #296]
  454598:	bl	45defc <ferror@plt+0x5c1cc>
  45459c:	ldr	w8, [sp, #592]
  4545a0:	str	w8, [sp, #292]
  4545a4:	ldr	w8, [sp, #292]
  4545a8:	mov	w9, w8
  4545ac:	mov	x10, #0x8                   	// #8
  4545b0:	cmp	x10, x9
  4545b4:	b.cs	4545e8 <ferror@plt+0x528b8>  // b.hs, b.nlast
  4545b8:	ldr	w8, [sp, #292]
  4545bc:	mov	w2, w8
  4545c0:	ldr	x0, [sp, #224]
  4545c4:	ldr	x1, [sp, #216]
  4545c8:	bl	4018e0 <ngettext@plt>
  4545cc:	ldr	w1, [sp, #292]
  4545d0:	mov	w8, #0x8                   	// #8
  4545d4:	mov	w2, w8
  4545d8:	str	w8, [sp, #76]
  4545dc:	bl	4711a8 <error@@Base>
  4545e0:	ldr	w8, [sp, #76]
  4545e4:	str	w8, [sp, #292]
  4545e8:	ldur	x8, [x29, #-48]
  4545ec:	ldr	w9, [sp, #292]
  4545f0:	mov	w10, w9
  4545f4:	add	x8, x8, x10
  4545f8:	ldur	x10, [x29, #-40]
  4545fc:	cmp	x8, x10
  454600:	b.cc	45462c <ferror@plt+0x528fc>  // b.lo, b.ul, b.last
  454604:	ldur	x8, [x29, #-48]
  454608:	ldur	x9, [x29, #-40]
  45460c:	cmp	x8, x9
  454610:	b.cs	454628 <ferror@plt+0x528f8>  // b.hs, b.nlast
  454614:	ldur	x8, [x29, #-40]
  454618:	ldur	x9, [x29, #-48]
  45461c:	subs	x8, x8, x9
  454620:	str	w8, [sp, #292]
  454624:	b	45462c <ferror@plt+0x528fc>
  454628:	str	wzr, [sp, #292]
  45462c:	ldr	w8, [sp, #292]
  454630:	cbz	w8, 454640 <ferror@plt+0x52910>
  454634:	ldr	w8, [sp, #292]
  454638:	cmp	w8, #0x8
  45463c:	b.ls	454648 <ferror@plt+0x52918>  // b.plast
  454640:	str	xzr, [sp, #560]
  454644:	b	454660 <ferror@plt+0x52930>
  454648:	ldr	x8, [sp, #208]
  45464c:	ldr	x9, [x8]
  454650:	ldur	x0, [x29, #-48]
  454654:	ldr	w1, [sp, #292]
  454658:	blr	x9
  45465c:	str	x0, [sp, #560]
  454660:	ldr	w8, [sp, #592]
  454664:	mov	w9, w8
  454668:	ldur	x10, [x29, #-48]
  45466c:	add	x9, x10, x9
  454670:	stur	x9, [x29, #-48]
  454674:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454678:	add	x0, x0, #0x39e
  45467c:	bl	401cf0 <gettext@plt>
  454680:	ldr	w1, [sp, #604]
  454684:	ldr	x2, [sp, #560]
  454688:	bl	401ca0 <printf@plt>
  45468c:	b	454a14 <ferror@plt+0x52ce4>
  454690:	ldr	w8, [sp, #592]
  454694:	str	w8, [sp, #288]
  454698:	ldr	w8, [sp, #288]
  45469c:	mov	w9, w8
  4546a0:	mov	x10, #0x8                   	// #8
  4546a4:	cmp	x10, x9
  4546a8:	b.cs	4546dc <ferror@plt+0x529ac>  // b.hs, b.nlast
  4546ac:	ldr	w8, [sp, #288]
  4546b0:	mov	w2, w8
  4546b4:	ldr	x0, [sp, #224]
  4546b8:	ldr	x1, [sp, #216]
  4546bc:	bl	4018e0 <ngettext@plt>
  4546c0:	ldr	w1, [sp, #288]
  4546c4:	mov	w8, #0x8                   	// #8
  4546c8:	mov	w2, w8
  4546cc:	str	w8, [sp, #72]
  4546d0:	bl	4711a8 <error@@Base>
  4546d4:	ldr	w8, [sp, #72]
  4546d8:	str	w8, [sp, #288]
  4546dc:	ldur	x8, [x29, #-48]
  4546e0:	ldr	w9, [sp, #288]
  4546e4:	mov	w10, w9
  4546e8:	add	x8, x8, x10
  4546ec:	ldur	x10, [x29, #-40]
  4546f0:	cmp	x8, x10
  4546f4:	b.cc	454720 <ferror@plt+0x529f0>  // b.lo, b.ul, b.last
  4546f8:	ldur	x8, [x29, #-48]
  4546fc:	ldur	x9, [x29, #-40]
  454700:	cmp	x8, x9
  454704:	b.cs	45471c <ferror@plt+0x529ec>  // b.hs, b.nlast
  454708:	ldur	x8, [x29, #-40]
  45470c:	ldur	x9, [x29, #-48]
  454710:	subs	x8, x8, x9
  454714:	str	w8, [sp, #288]
  454718:	b	454720 <ferror@plt+0x529f0>
  45471c:	str	wzr, [sp, #288]
  454720:	ldr	w8, [sp, #288]
  454724:	cbz	w8, 454734 <ferror@plt+0x52a04>
  454728:	ldr	w8, [sp, #288]
  45472c:	cmp	w8, #0x8
  454730:	b.ls	45473c <ferror@plt+0x52a0c>  // b.plast
  454734:	str	xzr, [sp, #560]
  454738:	b	454754 <ferror@plt+0x52a24>
  45473c:	ldr	x8, [sp, #208]
  454740:	ldr	x9, [x8]
  454744:	ldur	x0, [x29, #-48]
  454748:	ldr	w1, [sp, #288]
  45474c:	blr	x9
  454750:	str	x0, [sp, #560]
  454754:	ldr	w8, [sp, #592]
  454758:	mov	w9, w8
  45475c:	ldur	x10, [x29, #-48]
  454760:	add	x9, x10, x9
  454764:	stur	x9, [x29, #-48]
  454768:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  45476c:	add	x0, x0, #0x3d6
  454770:	bl	401cf0 <gettext@plt>
  454774:	ldr	x1, [sp, #560]
  454778:	bl	401ca0 <printf@plt>
  45477c:	b	454a14 <ferror@plt+0x52ce4>
  454780:	ldr	x8, [sp, #552]
  454784:	cbz	x8, 4547a8 <ferror@plt+0x52a78>
  454788:	ldr	x8, [sp, #552]
  45478c:	ldr	w9, [sp, #476]
  454790:	mov	w10, w9
  454794:	mov	x11, #0x8                   	// #8
  454798:	mul	x10, x11, x10
  45479c:	add	x8, x8, x10
  4547a0:	ldr	x8, [x8]
  4547a4:	cbnz	x8, 4547c4 <ferror@plt+0x52a94>
  4547a8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4547ac:	add	x0, x0, #0x3fd
  4547b0:	bl	401cf0 <gettext@plt>
  4547b4:	ldr	w1, [sp, #476]
  4547b8:	bl	4711a8 <error@@Base>
  4547bc:	stur	wzr, [x29, #-4]
  4547c0:	b	454a2c <ferror@plt+0x52cfc>
  4547c4:	ldr	x8, [sp, #552]
  4547c8:	ldr	w9, [sp, #476]
  4547cc:	mov	w10, w9
  4547d0:	mov	x11, #0x8                   	// #8
  4547d4:	mul	x10, x11, x10
  4547d8:	add	x8, x8, x10
  4547dc:	ldr	x8, [x8]
  4547e0:	str	x8, [sp, #264]
  4547e4:	ldr	x0, [sp, #264]
  4547e8:	ldur	x1, [x29, #-40]
  4547ec:	mov	w8, wzr
  4547f0:	mov	w2, w8
  4547f4:	add	x3, sp, #0xfc
  4547f8:	add	x4, sp, #0xf8
  4547fc:	bl	44a2a0 <ferror@plt+0x48570>
  454800:	str	x0, [sp, #256]
  454804:	ldr	w8, [sp, #252]
  454808:	mov	w9, w8
  45480c:	ldr	x10, [sp, #264]
  454810:	add	x9, x10, x9
  454814:	str	x9, [sp, #264]
  454818:	ldr	x9, [sp, #256]
  45481c:	str	x9, [sp, #280]
  454820:	ldr	x9, [sp, #280]
  454824:	ldr	x10, [sp, #256]
  454828:	cmp	x9, x10
  45482c:	b.eq	45483c <ferror@plt+0x52b0c>  // b.none
  454830:	ldr	w8, [sp, #248]
  454834:	orr	w8, w8, #0x2
  454838:	str	w8, [sp, #248]
  45483c:	ldr	w0, [sp, #248]
  454840:	bl	45defc <ferror@plt+0x5c1cc>
  454844:	ldr	x8, [sp, #280]
  454848:	cbnz	x8, 454864 <ferror@plt+0x52b34>
  45484c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454850:	add	x0, x0, #0x41e
  454854:	bl	401cf0 <gettext@plt>
  454858:	ldr	w1, [sp, #476]
  45485c:	bl	401ca0 <printf@plt>
  454860:	b	454a14 <ferror@plt+0x52ce4>
  454864:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454868:	add	x0, x0, #0x42e
  45486c:	bl	401cf0 <gettext@plt>
  454870:	ldr	w1, [sp, #476]
  454874:	bl	401ca0 <printf@plt>
  454878:	str	xzr, [sp, #272]
  45487c:	ldr	x8, [sp, #272]
  454880:	ldr	x9, [sp, #280]
  454884:	cmp	x8, x9
  454888:	b.cs	454a0c <ferror@plt+0x52cdc>  // b.hs, b.nlast
  45488c:	mov	w8, #0x1                   	// #1
  454890:	str	w8, [sp, #240]
  454894:	ldr	w8, [sp, #240]
  454898:	mov	w9, w8
  45489c:	mov	x10, #0x4                   	// #4
  4548a0:	cmp	x10, x9
  4548a4:	b.cs	4548d8 <ferror@plt+0x52ba8>  // b.hs, b.nlast
  4548a8:	ldr	w8, [sp, #240]
  4548ac:	mov	w2, w8
  4548b0:	ldr	x0, [sp, #224]
  4548b4:	ldr	x1, [sp, #216]
  4548b8:	bl	4018e0 <ngettext@plt>
  4548bc:	ldr	w1, [sp, #240]
  4548c0:	mov	w8, #0x4                   	// #4
  4548c4:	mov	w2, w8
  4548c8:	str	w8, [sp, #68]
  4548cc:	bl	4711a8 <error@@Base>
  4548d0:	ldr	w8, [sp, #68]
  4548d4:	str	w8, [sp, #240]
  4548d8:	ldr	x8, [sp, #264]
  4548dc:	ldr	w9, [sp, #240]
  4548e0:	mov	w10, w9
  4548e4:	add	x8, x8, x10
  4548e8:	ldur	x10, [x29, #-40]
  4548ec:	cmp	x8, x10
  4548f0:	b.cc	45491c <ferror@plt+0x52bec>  // b.lo, b.ul, b.last
  4548f4:	ldr	x8, [sp, #264]
  4548f8:	ldur	x9, [x29, #-40]
  4548fc:	cmp	x8, x9
  454900:	b.cs	454918 <ferror@plt+0x52be8>  // b.hs, b.nlast
  454904:	ldur	x8, [x29, #-40]
  454908:	ldr	x9, [sp, #264]
  45490c:	subs	x8, x8, x9
  454910:	str	w8, [sp, #240]
  454914:	b	45491c <ferror@plt+0x52bec>
  454918:	str	wzr, [sp, #240]
  45491c:	ldr	w8, [sp, #240]
  454920:	cbz	w8, 454930 <ferror@plt+0x52c00>
  454924:	ldr	w8, [sp, #240]
  454928:	cmp	w8, #0x8
  45492c:	b.ls	454938 <ferror@plt+0x52c08>  // b.plast
  454930:	str	wzr, [sp, #244]
  454934:	b	454950 <ferror@plt+0x52c20>
  454938:	ldr	x8, [sp, #208]
  45493c:	ldr	x9, [x8]
  454940:	ldr	x0, [sp, #264]
  454944:	ldr	w1, [sp, #240]
  454948:	blr	x9
  45494c:	str	w0, [sp, #244]
  454950:	ldr	x8, [sp, #264]
  454954:	add	x8, x8, #0x1
  454958:	str	x8, [sp, #264]
  45495c:	ldrsw	x1, [sp, #244]
  454960:	ldur	x3, [x29, #-32]
  454964:	ldur	x4, [x29, #-48]
  454968:	ldur	x5, [x29, #-40]
  45496c:	ldr	w8, [sp, #592]
  454970:	mov	w9, w8
  454974:	ldr	w8, [sp, #600]
  454978:	mov	x10, xzr
  45497c:	mov	x0, x10
  454980:	mov	x2, x10
  454984:	mov	x6, x10
  454988:	mov	x7, x10
  45498c:	mov	x11, sp
  454990:	str	x9, [x11]
  454994:	mov	x9, sp
  454998:	str	w8, [x9, #8]
  45499c:	mov	x9, sp
  4549a0:	str	x10, [x9, #16]
  4549a4:	mov	x9, sp
  4549a8:	str	wzr, [x9, #24]
  4549ac:	mov	x9, sp
  4549b0:	str	x10, [x9, #32]
  4549b4:	mov	x9, sp
  4549b8:	str	x10, [x9, #40]
  4549bc:	mov	x9, sp
  4549c0:	mov	w8, #0x20                  	// #32
  4549c4:	str	w8, [x9, #48]
  4549c8:	mov	x9, sp
  4549cc:	mov	w8, #0xffffffff            	// #-1
  4549d0:	str	w8, [x9, #56]
  4549d4:	bl	45e4c4 <ferror@plt+0x5c794>
  4549d8:	stur	x0, [x29, #-48]
  4549dc:	ldr	x9, [sp, #272]
  4549e0:	ldr	x10, [sp, #280]
  4549e4:	subs	x10, x10, #0x1
  4549e8:	cmp	x9, x10
  4549ec:	b.eq	4549fc <ferror@plt+0x52ccc>  // b.none
  4549f0:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4549f4:	add	x0, x0, #0xc69
  4549f8:	bl	401ca0 <printf@plt>
  4549fc:	ldr	x8, [sp, #272]
  454a00:	add	x8, x8, #0x1
  454a04:	str	x8, [sp, #272]
  454a08:	b	45487c <ferror@plt+0x52b4c>
  454a0c:	ldr	x0, [sp, #200]
  454a10:	bl	401ca0 <printf@plt>
  454a14:	b	453bd8 <ferror@plt+0x51ea8>
  454a18:	ldr	x0, [sp, #200]
  454a1c:	bl	401ca0 <printf@plt>
  454a20:	b	45340c <ferror@plt+0x516dc>
  454a24:	mov	w8, #0x1                   	// #1
  454a28:	stur	w8, [x29, #-4]
  454a2c:	ldur	w0, [x29, #-4]
  454a30:	add	sp, sp, #0xa90
  454a34:	ldr	x28, [sp, #16]
  454a38:	ldp	x29, x30, [sp], #32
  454a3c:	ret
  454a40:	sub	sp, sp, #0x60
  454a44:	stp	x29, x30, [sp, #80]
  454a48:	add	x29, sp, #0x50
  454a4c:	stur	x0, [x29, #-16]
  454a50:	stur	x1, [x29, #-24]
  454a54:	ldur	x8, [x29, #-16]
  454a58:	ldr	x8, [x8, #32]
  454a5c:	stur	x8, [x29, #-32]
  454a60:	ldur	x8, [x29, #-16]
  454a64:	ldr	x8, [x8, #48]
  454a68:	str	x8, [sp, #40]
  454a6c:	ldur	x8, [x29, #-16]
  454a70:	ldr	x8, [x8, #40]
  454a74:	str	x8, [sp, #32]
  454a78:	ldr	x8, [sp, #40]
  454a7c:	cbnz	x8, 454aa0 <ferror@plt+0x52d70>
  454a80:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454a84:	add	x0, x0, #0x43f
  454a88:	bl	401cf0 <gettext@plt>
  454a8c:	ldur	x8, [x29, #-16]
  454a90:	ldr	x1, [x8, #16]
  454a94:	bl	401ca0 <printf@plt>
  454a98:	stur	wzr, [x29, #-4]
  454a9c:	b	454c1c <ferror@plt+0x52eec>
  454aa0:	ldur	x0, [x29, #-16]
  454aa4:	mov	w8, wzr
  454aa8:	mov	w1, w8
  454aac:	bl	45d6a8 <ferror@plt+0x5b978>
  454ab0:	ldr	x8, [sp, #40]
  454ab4:	cbz	x8, 454c0c <ferror@plt+0x52edc>
  454ab8:	ldr	x8, [sp, #40]
  454abc:	cmp	x8, #0x10
  454ac0:	b.ls	454ad0 <ferror@plt+0x52da0>  // b.plast
  454ac4:	mov	x8, #0x10                  	// #16
  454ac8:	str	x8, [sp, #8]
  454acc:	b	454ad8 <ferror@plt+0x52da8>
  454ad0:	ldr	x8, [sp, #40]
  454ad4:	str	x8, [sp, #8]
  454ad8:	ldr	x8, [sp, #8]
  454adc:	str	w8, [sp, #20]
  454ae0:	ldr	x1, [sp, #32]
  454ae4:	adrp	x0, 498000 <warn@@Base+0x26d44>
  454ae8:	add	x0, x0, #0x715
  454aec:	bl	401ca0 <printf@plt>
  454af0:	str	wzr, [sp, #28]
  454af4:	ldr	w8, [sp, #28]
  454af8:	cmp	w8, #0x10
  454afc:	b.ge	454b64 <ferror@plt+0x52e34>  // b.tcont
  454b00:	ldr	w8, [sp, #28]
  454b04:	ldr	w9, [sp, #20]
  454b08:	cmp	w8, w9
  454b0c:	b.ge	454b2c <ferror@plt+0x52dfc>  // b.tcont
  454b10:	ldur	x8, [x29, #-32]
  454b14:	ldrsw	x9, [sp, #28]
  454b18:	ldrb	w1, [x8, x9]
  454b1c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  454b20:	add	x0, x0, #0x721
  454b24:	bl	401ca0 <printf@plt>
  454b28:	b	454b38 <ferror@plt+0x52e08>
  454b2c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  454b30:	add	x0, x0, #0x4d3
  454b34:	bl	401ca0 <printf@plt>
  454b38:	ldr	w8, [sp, #28]
  454b3c:	and	w8, w8, #0x3
  454b40:	cmp	w8, #0x3
  454b44:	b.ne	454b54 <ferror@plt+0x52e24>  // b.any
  454b48:	adrp	x0, 485000 <warn@@Base+0x13d44>
  454b4c:	add	x0, x0, #0x4d4
  454b50:	bl	401ca0 <printf@plt>
  454b54:	ldr	w8, [sp, #28]
  454b58:	add	w8, w8, #0x1
  454b5c:	str	w8, [sp, #28]
  454b60:	b	454af4 <ferror@plt+0x52dc4>
  454b64:	str	wzr, [sp, #28]
  454b68:	ldr	w8, [sp, #28]
  454b6c:	ldr	w9, [sp, #20]
  454b70:	cmp	w8, w9
  454b74:	b.ge	454bd0 <ferror@plt+0x52ea0>  // b.tcont
  454b78:	ldur	x8, [x29, #-32]
  454b7c:	ldrsw	x9, [sp, #28]
  454b80:	ldrb	w10, [x8, x9]
  454b84:	str	w10, [sp, #24]
  454b88:	ldr	w10, [sp, #24]
  454b8c:	cmp	w10, #0x20
  454b90:	b.lt	454bb4 <ferror@plt+0x52e84>  // b.tstop
  454b94:	ldr	w8, [sp, #24]
  454b98:	cmp	w8, #0x80
  454b9c:	b.ge	454bb4 <ferror@plt+0x52e84>  // b.tcont
  454ba0:	ldr	w1, [sp, #24]
  454ba4:	adrp	x0, 485000 <warn@@Base+0x13d44>
  454ba8:	add	x0, x0, #0x514
  454bac:	bl	401ca0 <printf@plt>
  454bb0:	b	454bc0 <ferror@plt+0x52e90>
  454bb4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  454bb8:	add	x0, x0, #0xc23
  454bbc:	bl	401ca0 <printf@plt>
  454bc0:	ldr	w8, [sp, #28]
  454bc4:	add	w8, w8, #0x1
  454bc8:	str	w8, [sp, #28]
  454bcc:	b	454b68 <ferror@plt+0x52e38>
  454bd0:	mov	w0, #0xa                   	// #10
  454bd4:	bl	401cd0 <putchar@plt>
  454bd8:	ldrsw	x8, [sp, #20]
  454bdc:	ldur	x9, [x29, #-32]
  454be0:	add	x8, x9, x8
  454be4:	stur	x8, [x29, #-32]
  454be8:	ldrsw	x8, [sp, #20]
  454bec:	ldr	x9, [sp, #32]
  454bf0:	add	x8, x9, x8
  454bf4:	str	x8, [sp, #32]
  454bf8:	ldrsw	x8, [sp, #20]
  454bfc:	ldr	x9, [sp, #40]
  454c00:	subs	x8, x9, x8
  454c04:	str	x8, [sp, #40]
  454c08:	b	454ab0 <ferror@plt+0x52d80>
  454c0c:	mov	w0, #0xa                   	// #10
  454c10:	bl	401cd0 <putchar@plt>
  454c14:	mov	w8, #0x1                   	// #1
  454c18:	stur	w8, [x29, #-4]
  454c1c:	ldur	w0, [x29, #-4]
  454c20:	ldp	x29, x30, [sp, #80]
  454c24:	add	sp, sp, #0x60
  454c28:	ret
  454c2c:	sub	sp, sp, #0x1b0
  454c30:	stp	x29, x30, [sp, #400]
  454c34:	str	x28, [sp, #416]
  454c38:	add	x29, sp, #0x190
  454c3c:	sub	x8, x29, #0x80
  454c40:	mov	x9, xzr
  454c44:	mov	w10, #0x1                   	// #1
  454c48:	mov	w11, #0x2e                  	// #46
  454c4c:	adrp	x12, 4a0000 <warn@@Base+0x2ed44>
  454c50:	add	x12, x12, #0x46d
  454c54:	adrp	x13, 4a1000 <warn@@Base+0x2fd44>
  454c58:	add	x13, x13, #0x2b3
  454c5c:	adrp	x14, 4a1000 <warn@@Base+0x2fd44>
  454c60:	add	x14, x14, #0x2fb
  454c64:	adrp	x15, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  454c68:	add	x15, x15, #0x578
  454c6c:	adrp	x16, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  454c70:	add	x16, x16, #0x9b8
  454c74:	str	x0, [x8, #112]
  454c78:	str	x1, [x8, #104]
  454c7c:	ldr	x17, [x8, #112]
  454c80:	ldr	x17, [x17, #32]
  454c84:	str	x17, [x8, #96]
  454c88:	str	x9, [x8, #88]
  454c8c:	ldr	x17, [x8, #96]
  454c90:	str	x17, [x8, #72]
  454c94:	stur	wzr, [x29, #-60]
  454c98:	str	xzr, [x8, #56]
  454c9c:	str	xzr, [x8, #48]
  454ca0:	stur	wzr, [x29, #-84]
  454ca4:	stur	wzr, [x29, #-96]
  454ca8:	stur	w10, [x29, #-100]
  454cac:	ldr	x17, [x8, #96]
  454cb0:	str	x17, [x8, #16]
  454cb4:	ldr	x17, [x8, #88]
  454cb8:	str	x17, [x8, #8]
  454cbc:	str	x9, [x8]
  454cc0:	ldr	x9, [x8, #112]
  454cc4:	ldr	x0, [x9, #16]
  454cc8:	mov	w1, w11
  454ccc:	str	x8, [sp, #128]
  454cd0:	str	x12, [sp, #120]
  454cd4:	str	x13, [sp, #112]
  454cd8:	str	x14, [sp, #104]
  454cdc:	str	x15, [sp, #96]
  454ce0:	str	x16, [sp, #88]
  454ce4:	bl	401b10 <strrchr@plt>
  454ce8:	stur	x0, [x29, #-136]
  454cec:	stur	wzr, [x29, #-140]
  454cf0:	ldr	x8, [sp, #128]
  454cf4:	ldr	x9, [x8, #112]
  454cf8:	ldr	x0, [x9, #16]
  454cfc:	ldr	x1, [sp, #120]
  454d00:	bl	401c50 <strstr@plt>
  454d04:	cmp	x0, #0x0
  454d08:	cset	w10, ne  // ne = any
  454d0c:	and	w10, w10, #0x1
  454d10:	stur	w10, [x29, #-144]
  454d14:	stur	xzr, [x29, #-152]
  454d18:	ldur	x8, [x29, #-136]
  454d1c:	cbz	x8, 454d3c <ferror@plt+0x5300c>
  454d20:	ldur	x0, [x29, #-136]
  454d24:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  454d28:	add	x1, x1, #0x65e
  454d2c:	bl	401bb0 <strcmp@plt>
  454d30:	cbnz	w0, 454d3c <ferror@plt+0x5300c>
  454d34:	mov	w8, #0x1                   	// #1
  454d38:	stur	w8, [x29, #-140]
  454d3c:	ldr	x8, [sp, #128]
  454d40:	ldr	x9, [x8, #112]
  454d44:	ldr	x9, [x9, #48]
  454d48:	str	x9, [x8, #80]
  454d4c:	ldr	x9, [x8, #80]
  454d50:	cbnz	x9, 454d78 <ferror@plt+0x53048>
  454d54:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  454d58:	add	x0, x0, #0x43f
  454d5c:	bl	401cf0 <gettext@plt>
  454d60:	ldr	x8, [sp, #128]
  454d64:	ldr	x9, [x8, #112]
  454d68:	ldr	x1, [x9, #16]
  454d6c:	bl	401ca0 <printf@plt>
  454d70:	stur	wzr, [x29, #-4]
  454d74:	b	455df8 <ferror@plt+0x540c8>
  454d78:	ldur	w8, [x29, #-144]
  454d7c:	cbz	w8, 455344 <ferror@plt+0x53614>
  454d80:	ldr	x8, [sp, #128]
  454d84:	ldr	x9, [x8, #72]
  454d88:	stur	x9, [x29, #-160]
  454d8c:	ldr	x9, [x8, #72]
  454d90:	ldr	x10, [x8, #112]
  454d94:	ldr	x10, [x10, #48]
  454d98:	add	x9, x9, x10
  454d9c:	stur	x9, [x29, #-184]
  454da0:	mov	w8, #0x4                   	// #4
  454da4:	stur	w8, [x29, #-196]
  454da8:	ldur	w8, [x29, #-196]
  454dac:	mov	w9, w8
  454db0:	mov	x10, #0x8                   	// #8
  454db4:	cmp	x10, x9
  454db8:	b.cs	454dec <ferror@plt+0x530bc>  // b.hs, b.nlast
  454dbc:	ldur	w8, [x29, #-196]
  454dc0:	mov	w2, w8
  454dc4:	ldr	x0, [sp, #112]
  454dc8:	ldr	x1, [sp, #104]
  454dcc:	bl	4018e0 <ngettext@plt>
  454dd0:	ldur	w1, [x29, #-196]
  454dd4:	mov	w8, #0x8                   	// #8
  454dd8:	mov	w2, w8
  454ddc:	str	w8, [sp, #84]
  454de0:	bl	4711a8 <error@@Base>
  454de4:	ldr	w8, [sp, #84]
  454de8:	stur	w8, [x29, #-196]
  454dec:	ldur	x8, [x29, #-160]
  454df0:	ldur	w9, [x29, #-196]
  454df4:	mov	w10, w9
  454df8:	add	x8, x8, x10
  454dfc:	ldur	x10, [x29, #-184]
  454e00:	cmp	x8, x10
  454e04:	b.cc	454e30 <ferror@plt+0x53100>  // b.lo, b.ul, b.last
  454e08:	ldur	x8, [x29, #-160]
  454e0c:	ldur	x9, [x29, #-184]
  454e10:	cmp	x8, x9
  454e14:	b.cs	454e2c <ferror@plt+0x530fc>  // b.hs, b.nlast
  454e18:	ldur	x8, [x29, #-184]
  454e1c:	ldur	x9, [x29, #-160]
  454e20:	subs	x8, x8, x9
  454e24:	stur	w8, [x29, #-196]
  454e28:	b	454e30 <ferror@plt+0x53100>
  454e2c:	stur	wzr, [x29, #-196]
  454e30:	ldur	w8, [x29, #-196]
  454e34:	cbz	w8, 454e44 <ferror@plt+0x53114>
  454e38:	ldur	w8, [x29, #-196]
  454e3c:	cmp	w8, #0x8
  454e40:	b.ls	454e4c <ferror@plt+0x5311c>  // b.plast
  454e44:	stur	xzr, [x29, #-168]
  454e48:	b	454e64 <ferror@plt+0x53134>
  454e4c:	ldr	x8, [sp, #96]
  454e50:	ldr	x9, [x8]
  454e54:	ldur	x0, [x29, #-160]
  454e58:	ldur	w1, [x29, #-196]
  454e5c:	blr	x9
  454e60:	stur	x0, [x29, #-168]
  454e64:	ldur	x8, [x29, #-160]
  454e68:	add	x8, x8, #0x4
  454e6c:	stur	x8, [x29, #-160]
  454e70:	ldur	x8, [x29, #-168]
  454e74:	mov	x9, #0xffffffff            	// #4294967295
  454e78:	cmp	x8, x9
  454e7c:	b.ne	454f50 <ferror@plt+0x53220>  // b.any
  454e80:	mov	w8, #0x8                   	// #8
  454e84:	str	w8, [sp, #200]
  454e88:	ldr	w8, [sp, #200]
  454e8c:	mov	w9, w8
  454e90:	mov	x10, #0x8                   	// #8
  454e94:	cmp	x10, x9
  454e98:	b.cs	454ecc <ferror@plt+0x5319c>  // b.hs, b.nlast
  454e9c:	ldr	w8, [sp, #200]
  454ea0:	mov	w2, w8
  454ea4:	ldr	x0, [sp, #112]
  454ea8:	ldr	x1, [sp, #104]
  454eac:	bl	4018e0 <ngettext@plt>
  454eb0:	ldr	w1, [sp, #200]
  454eb4:	mov	w8, #0x8                   	// #8
  454eb8:	mov	w2, w8
  454ebc:	str	w8, [sp, #80]
  454ec0:	bl	4711a8 <error@@Base>
  454ec4:	ldr	w8, [sp, #80]
  454ec8:	str	w8, [sp, #200]
  454ecc:	ldur	x8, [x29, #-160]
  454ed0:	ldr	w9, [sp, #200]
  454ed4:	mov	w10, w9
  454ed8:	add	x8, x8, x10
  454edc:	ldur	x10, [x29, #-184]
  454ee0:	cmp	x8, x10
  454ee4:	b.cc	454f10 <ferror@plt+0x531e0>  // b.lo, b.ul, b.last
  454ee8:	ldur	x8, [x29, #-160]
  454eec:	ldur	x9, [x29, #-184]
  454ef0:	cmp	x8, x9
  454ef4:	b.cs	454f0c <ferror@plt+0x531dc>  // b.hs, b.nlast
  454ef8:	ldur	x8, [x29, #-184]
  454efc:	ldur	x9, [x29, #-160]
  454f00:	subs	x8, x8, x9
  454f04:	str	w8, [sp, #200]
  454f08:	b	454f10 <ferror@plt+0x531e0>
  454f0c:	str	wzr, [sp, #200]
  454f10:	ldr	w8, [sp, #200]
  454f14:	cbz	w8, 454f24 <ferror@plt+0x531f4>
  454f18:	ldr	w8, [sp, #200]
  454f1c:	cmp	w8, #0x8
  454f20:	b.ls	454f2c <ferror@plt+0x531fc>  // b.plast
  454f24:	stur	xzr, [x29, #-168]
  454f28:	b	454f44 <ferror@plt+0x53214>
  454f2c:	ldr	x8, [sp, #96]
  454f30:	ldr	x9, [x8]
  454f34:	ldur	x0, [x29, #-160]
  454f38:	ldr	w1, [sp, #200]
  454f3c:	blr	x9
  454f40:	stur	x0, [x29, #-168]
  454f44:	ldur	x8, [x29, #-160]
  454f48:	add	x8, x8, #0x8
  454f4c:	stur	x8, [x29, #-160]
  454f50:	mov	w8, #0x2                   	// #2
  454f54:	str	w8, [sp, #196]
  454f58:	ldr	w8, [sp, #196]
  454f5c:	mov	w9, w8
  454f60:	mov	x10, #0x2                   	// #2
  454f64:	cmp	x10, x9
  454f68:	b.cs	454f9c <ferror@plt+0x5326c>  // b.hs, b.nlast
  454f6c:	ldr	w8, [sp, #196]
  454f70:	mov	w2, w8
  454f74:	ldr	x0, [sp, #112]
  454f78:	ldr	x1, [sp, #104]
  454f7c:	bl	4018e0 <ngettext@plt>
  454f80:	ldr	w1, [sp, #196]
  454f84:	mov	w8, #0x2                   	// #2
  454f88:	mov	w2, w8
  454f8c:	str	w8, [sp, #76]
  454f90:	bl	4711a8 <error@@Base>
  454f94:	ldr	w8, [sp, #76]
  454f98:	str	w8, [sp, #196]
  454f9c:	ldur	x8, [x29, #-160]
  454fa0:	ldr	w9, [sp, #196]
  454fa4:	mov	w10, w9
  454fa8:	add	x8, x8, x10
  454fac:	ldur	x10, [x29, #-184]
  454fb0:	cmp	x8, x10
  454fb4:	b.cc	454fe0 <ferror@plt+0x532b0>  // b.lo, b.ul, b.last
  454fb8:	ldur	x8, [x29, #-160]
  454fbc:	ldur	x9, [x29, #-184]
  454fc0:	cmp	x8, x9
  454fc4:	b.cs	454fdc <ferror@plt+0x532ac>  // b.hs, b.nlast
  454fc8:	ldur	x8, [x29, #-184]
  454fcc:	ldur	x9, [x29, #-160]
  454fd0:	subs	x8, x8, x9
  454fd4:	str	w8, [sp, #196]
  454fd8:	b	454fe0 <ferror@plt+0x532b0>
  454fdc:	str	wzr, [sp, #196]
  454fe0:	ldr	w8, [sp, #196]
  454fe4:	cbz	w8, 454ff4 <ferror@plt+0x532c4>
  454fe8:	ldr	w8, [sp, #196]
  454fec:	cmp	w8, #0x8
  454ff0:	b.ls	455000 <ferror@plt+0x532d0>  // b.plast
  454ff4:	mov	w8, #0x0                   	// #0
  454ff8:	sturh	w8, [x29, #-170]
  454ffc:	b	455018 <ferror@plt+0x532e8>
  455000:	ldr	x8, [sp, #96]
  455004:	ldr	x9, [x8]
  455008:	ldur	x0, [x29, #-160]
  45500c:	ldr	w1, [sp, #196]
  455010:	blr	x9
  455014:	sturh	w0, [x29, #-170]
  455018:	ldur	x8, [x29, #-160]
  45501c:	add	x8, x8, #0x2
  455020:	stur	x8, [x29, #-160]
  455024:	ldurh	w8, [x29, #-170]
  455028:	cmp	w8, #0x5
  45502c:	b.eq	455058 <ferror@plt+0x53328>  // b.none
  455030:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455034:	add	x0, x0, #0x45a
  455038:	bl	401cf0 <gettext@plt>
  45503c:	ldr	x8, [sp, #128]
  455040:	ldr	x9, [x8, #112]
  455044:	ldr	x1, [x9, #16]
  455048:	ldurh	w2, [x29, #-170]
  45504c:	bl	4712bc <warn@@Base>
  455050:	stur	wzr, [x29, #-4]
  455054:	b	455df8 <ferror@plt+0x540c8>
  455058:	mov	w8, #0x1                   	// #1
  45505c:	str	w8, [sp, #192]
  455060:	ldr	w8, [sp, #192]
  455064:	mov	w9, w8
  455068:	mov	x10, #0x1                   	// #1
  45506c:	cmp	x10, x9
  455070:	b.cs	4550a4 <ferror@plt+0x53374>  // b.hs, b.nlast
  455074:	ldr	w8, [sp, #192]
  455078:	mov	w2, w8
  45507c:	ldr	x0, [sp, #112]
  455080:	ldr	x1, [sp, #104]
  455084:	bl	4018e0 <ngettext@plt>
  455088:	ldr	w1, [sp, #192]
  45508c:	mov	w8, #0x1                   	// #1
  455090:	mov	w2, w8
  455094:	str	w8, [sp, #72]
  455098:	bl	4711a8 <error@@Base>
  45509c:	ldr	w8, [sp, #72]
  4550a0:	str	w8, [sp, #192]
  4550a4:	ldur	x8, [x29, #-160]
  4550a8:	ldr	w9, [sp, #192]
  4550ac:	mov	w10, w9
  4550b0:	add	x8, x8, x10
  4550b4:	ldur	x10, [x29, #-184]
  4550b8:	cmp	x8, x10
  4550bc:	b.cc	4550e8 <ferror@plt+0x533b8>  // b.lo, b.ul, b.last
  4550c0:	ldur	x8, [x29, #-160]
  4550c4:	ldur	x9, [x29, #-184]
  4550c8:	cmp	x8, x9
  4550cc:	b.cs	4550e4 <ferror@plt+0x533b4>  // b.hs, b.nlast
  4550d0:	ldur	x8, [x29, #-184]
  4550d4:	ldur	x9, [x29, #-160]
  4550d8:	subs	x8, x8, x9
  4550dc:	str	w8, [sp, #192]
  4550e0:	b	4550e8 <ferror@plt+0x533b8>
  4550e4:	str	wzr, [sp, #192]
  4550e8:	ldr	w8, [sp, #192]
  4550ec:	cbz	w8, 4550fc <ferror@plt+0x533cc>
  4550f0:	ldr	w8, [sp, #192]
  4550f4:	cmp	w8, #0x8
  4550f8:	b.ls	455108 <ferror@plt+0x533d8>  // b.plast
  4550fc:	mov	w8, #0x0                   	// #0
  455100:	sturb	w8, [x29, #-185]
  455104:	b	455120 <ferror@plt+0x533f0>
  455108:	ldr	x8, [sp, #96]
  45510c:	ldr	x9, [x8]
  455110:	ldur	x0, [x29, #-160]
  455114:	ldr	w1, [sp, #192]
  455118:	blr	x9
  45511c:	sturb	w0, [x29, #-185]
  455120:	ldur	x8, [x29, #-160]
  455124:	add	x8, x8, #0x1
  455128:	stur	x8, [x29, #-160]
  45512c:	mov	w8, #0x1                   	// #1
  455130:	str	w8, [sp, #188]
  455134:	ldr	w8, [sp, #188]
  455138:	mov	w9, w8
  45513c:	mov	x10, #0x1                   	// #1
  455140:	cmp	x10, x9
  455144:	b.cs	455178 <ferror@plt+0x53448>  // b.hs, b.nlast
  455148:	ldr	w8, [sp, #188]
  45514c:	mov	w2, w8
  455150:	ldr	x0, [sp, #112]
  455154:	ldr	x1, [sp, #104]
  455158:	bl	4018e0 <ngettext@plt>
  45515c:	ldr	w1, [sp, #188]
  455160:	mov	w8, #0x1                   	// #1
  455164:	mov	w2, w8
  455168:	str	w8, [sp, #68]
  45516c:	bl	4711a8 <error@@Base>
  455170:	ldr	w8, [sp, #68]
  455174:	str	w8, [sp, #188]
  455178:	ldur	x8, [x29, #-160]
  45517c:	ldr	w9, [sp, #188]
  455180:	mov	w10, w9
  455184:	add	x8, x8, x10
  455188:	ldur	x10, [x29, #-184]
  45518c:	cmp	x8, x10
  455190:	b.cc	4551bc <ferror@plt+0x5348c>  // b.lo, b.ul, b.last
  455194:	ldur	x8, [x29, #-160]
  455198:	ldur	x9, [x29, #-184]
  45519c:	cmp	x8, x9
  4551a0:	b.cs	4551b8 <ferror@plt+0x53488>  // b.hs, b.nlast
  4551a4:	ldur	x8, [x29, #-184]
  4551a8:	ldur	x9, [x29, #-160]
  4551ac:	subs	x8, x8, x9
  4551b0:	str	w8, [sp, #188]
  4551b4:	b	4551bc <ferror@plt+0x5348c>
  4551b8:	str	wzr, [sp, #188]
  4551bc:	ldr	w8, [sp, #188]
  4551c0:	cbz	w8, 4551d0 <ferror@plt+0x534a0>
  4551c4:	ldr	w8, [sp, #188]
  4551c8:	cmp	w8, #0x8
  4551cc:	b.ls	4551dc <ferror@plt+0x534ac>  // b.plast
  4551d0:	mov	w8, #0x0                   	// #0
  4551d4:	sturb	w8, [x29, #-186]
  4551d8:	b	4551f4 <ferror@plt+0x534c4>
  4551dc:	ldr	x8, [sp, #96]
  4551e0:	ldr	x9, [x8]
  4551e4:	ldur	x0, [x29, #-160]
  4551e8:	ldr	w1, [sp, #188]
  4551ec:	blr	x9
  4551f0:	sturb	w0, [x29, #-186]
  4551f4:	ldur	x8, [x29, #-160]
  4551f8:	add	x8, x8, #0x1
  4551fc:	stur	x8, [x29, #-160]
  455200:	ldurb	w8, [x29, #-186]
  455204:	cbz	w8, 455230 <ferror@plt+0x53500>
  455208:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  45520c:	add	x0, x0, #0x6e5
  455210:	bl	401cf0 <gettext@plt>
  455214:	ldr	x8, [sp, #128]
  455218:	ldr	x9, [x8, #112]
  45521c:	ldr	x1, [x9, #16]
  455220:	ldurb	w2, [x29, #-186]
  455224:	bl	4712bc <warn@@Base>
  455228:	stur	wzr, [x29, #-4]
  45522c:	b	455df8 <ferror@plt+0x540c8>
  455230:	mov	w8, #0x4                   	// #4
  455234:	str	w8, [sp, #184]
  455238:	ldr	w8, [sp, #184]
  45523c:	mov	w9, w8
  455240:	mov	x10, #0x4                   	// #4
  455244:	cmp	x10, x9
  455248:	b.cs	45527c <ferror@plt+0x5354c>  // b.hs, b.nlast
  45524c:	ldr	w8, [sp, #184]
  455250:	mov	w2, w8
  455254:	ldr	x0, [sp, #112]
  455258:	ldr	x1, [sp, #104]
  45525c:	bl	4018e0 <ngettext@plt>
  455260:	ldr	w1, [sp, #184]
  455264:	mov	w8, #0x4                   	// #4
  455268:	mov	w2, w8
  45526c:	str	w8, [sp, #64]
  455270:	bl	4711a8 <error@@Base>
  455274:	ldr	w8, [sp, #64]
  455278:	str	w8, [sp, #184]
  45527c:	ldur	x8, [x29, #-160]
  455280:	ldr	w9, [sp, #184]
  455284:	mov	w10, w9
  455288:	add	x8, x8, x10
  45528c:	ldur	x10, [x29, #-184]
  455290:	cmp	x8, x10
  455294:	b.cc	4552c0 <ferror@plt+0x53590>  // b.lo, b.ul, b.last
  455298:	ldur	x8, [x29, #-160]
  45529c:	ldur	x9, [x29, #-184]
  4552a0:	cmp	x8, x9
  4552a4:	b.cs	4552bc <ferror@plt+0x5358c>  // b.hs, b.nlast
  4552a8:	ldur	x8, [x29, #-184]
  4552ac:	ldur	x9, [x29, #-160]
  4552b0:	subs	x8, x8, x9
  4552b4:	str	w8, [sp, #184]
  4552b8:	b	4552c0 <ferror@plt+0x53590>
  4552bc:	str	wzr, [sp, #184]
  4552c0:	ldr	w8, [sp, #184]
  4552c4:	cbz	w8, 4552d4 <ferror@plt+0x535a4>
  4552c8:	ldr	w8, [sp, #184]
  4552cc:	cmp	w8, #0x8
  4552d0:	b.ls	4552dc <ferror@plt+0x535ac>  // b.plast
  4552d4:	stur	wzr, [x29, #-192]
  4552d8:	b	4552f4 <ferror@plt+0x535c4>
  4552dc:	ldr	x8, [sp, #96]
  4552e0:	ldr	x9, [x8]
  4552e4:	ldur	x0, [x29, #-160]
  4552e8:	ldr	w1, [sp, #184]
  4552ec:	blr	x9
  4552f0:	stur	w0, [x29, #-192]
  4552f4:	ldur	x8, [x29, #-160]
  4552f8:	add	x8, x8, #0x4
  4552fc:	stur	x8, [x29, #-160]
  455300:	ldur	w8, [x29, #-192]
  455304:	cbz	w8, 455330 <ferror@plt+0x53600>
  455308:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  45530c:	add	x0, x0, #0x49e
  455310:	bl	401cf0 <gettext@plt>
  455314:	ldr	x8, [sp, #128]
  455318:	ldr	x9, [x8, #112]
  45531c:	ldr	x1, [x9, #16]
  455320:	ldur	w2, [x29, #-192]
  455324:	bl	4712bc <warn@@Base>
  455328:	stur	wzr, [x29, #-4]
  45532c:	b	455df8 <ferror@plt+0x540c8>
  455330:	ldur	x8, [x29, #-160]
  455334:	ldr	x9, [sp, #128]
  455338:	ldr	x10, [x9, #72]
  45533c:	subs	x8, x8, x10
  455340:	stur	x8, [x29, #-152]
  455344:	ldr	x8, [sp, #128]
  455348:	ldr	x0, [x8, #104]
  45534c:	bl	4664d4 <ferror@plt+0x647a4>
  455350:	cbnz	w0, 455378 <ferror@plt+0x53648>
  455354:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455358:	add	x0, x0, #0x4db
  45535c:	bl	401cf0 <gettext@plt>
  455360:	ldr	x8, [sp, #128]
  455364:	ldr	x9, [x8, #112]
  455368:	ldr	x1, [x9, #16]
  45536c:	bl	4712bc <warn@@Base>
  455370:	stur	wzr, [x29, #-4]
  455374:	b	455df8 <ferror@plt+0x540c8>
  455378:	stur	wzr, [x29, #-88]
  45537c:	ldur	w8, [x29, #-88]
  455380:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  455384:	add	x9, x9, #0x9c0
  455388:	ldr	w10, [x9]
  45538c:	cmp	w8, w10
  455390:	b.cs	455598 <ferror@plt+0x53868>  // b.hs, b.nlast
  455394:	ldr	x8, [sp, #88]
  455398:	ldr	x9, [x8]
  45539c:	ldur	w10, [x29, #-88]
  4553a0:	mov	w11, w10
  4553a4:	mov	x12, #0x68                  	// #104
  4553a8:	mul	x11, x12, x11
  4553ac:	add	x9, x9, x11
  4553b0:	ldr	w10, [x9, #72]
  4553b4:	str	w10, [sp, #180]
  4553b8:	ldr	w10, [sp, #180]
  4553bc:	ldur	w13, [x29, #-60]
  4553c0:	cmp	w10, w13
  4553c4:	b.ls	4553d0 <ferror@plt+0x536a0>  // b.plast
  4553c8:	ldr	w8, [sp, #180]
  4553cc:	stur	w8, [x29, #-60]
  4553d0:	ldur	w8, [x29, #-100]
  4553d4:	cbz	w8, 455588 <ferror@plt+0x53858>
  4553d8:	ldr	w8, [sp, #180]
  4553dc:	cbz	w8, 455588 <ferror@plt+0x53858>
  4553e0:	ldur	w8, [x29, #-96]
  4553e4:	cbnz	w8, 45544c <ferror@plt+0x5371c>
  4553e8:	ldr	x8, [sp, #88]
  4553ec:	ldr	x9, [x8]
  4553f0:	ldur	w10, [x29, #-88]
  4553f4:	mov	w11, w10
  4553f8:	mov	x12, #0x68                  	// #104
  4553fc:	mul	x11, x12, x11
  455400:	add	x9, x9, x11
  455404:	ldr	x9, [x9, #48]
  455408:	ldr	x9, [x9]
  45540c:	ldr	x11, [sp, #128]
  455410:	str	x9, [x11, #56]
  455414:	ldr	x9, [x8]
  455418:	ldur	w10, [x29, #-88]
  45541c:	mov	w13, w10
  455420:	mul	x12, x12, x13
  455424:	add	x9, x9, x12
  455428:	ldr	x9, [x9, #56]
  45542c:	ldr	x9, [x9]
  455430:	str	x9, [x11, #48]
  455434:	ldur	w10, [x29, #-88]
  455438:	stur	w10, [x29, #-84]
  45543c:	mov	w10, #0x1                   	// #1
  455440:	stur	w10, [x29, #-96]
  455444:	stur	w10, [x29, #-92]
  455448:	b	455450 <ferror@plt+0x53720>
  45544c:	stur	wzr, [x29, #-92]
  455450:	ldur	w8, [x29, #-92]
  455454:	ldr	w9, [sp, #180]
  455458:	cmp	w8, w9
  45545c:	b.cs	455588 <ferror@plt+0x53858>  // b.hs, b.nlast
  455460:	ldr	x8, [sp, #128]
  455464:	ldr	x9, [x8, #56]
  455468:	ldr	x10, [sp, #88]
  45546c:	ldr	x11, [x10]
  455470:	ldur	w12, [x29, #-88]
  455474:	mov	w13, w12
  455478:	mov	x14, #0x68                  	// #104
  45547c:	mul	x13, x14, x13
  455480:	add	x11, x11, x13
  455484:	ldr	x11, [x11, #48]
  455488:	ldur	w12, [x29, #-92]
  45548c:	mov	w13, w12
  455490:	ldr	x11, [x11, x13, lsl #3]
  455494:	cmp	x9, x11
  455498:	b.hi	455514 <ferror@plt+0x537e4>  // b.pmore
  45549c:	ldr	x8, [sp, #128]
  4554a0:	ldr	x9, [x8, #56]
  4554a4:	ldr	x10, [sp, #88]
  4554a8:	ldr	x11, [x10]
  4554ac:	ldur	w12, [x29, #-88]
  4554b0:	mov	w13, w12
  4554b4:	mov	x14, #0x68                  	// #104
  4554b8:	mul	x13, x14, x13
  4554bc:	add	x11, x11, x13
  4554c0:	ldr	x11, [x11, #48]
  4554c4:	ldur	w12, [x29, #-92]
  4554c8:	mov	w13, w12
  4554cc:	ldr	x11, [x11, x13, lsl #3]
  4554d0:	cmp	x9, x11
  4554d4:	b.ne	45551c <ferror@plt+0x537ec>  // b.any
  4554d8:	ldr	x8, [sp, #128]
  4554dc:	ldr	x9, [x8, #48]
  4554e0:	ldr	x10, [sp, #88]
  4554e4:	ldr	x11, [x10]
  4554e8:	ldur	w12, [x29, #-88]
  4554ec:	mov	w13, w12
  4554f0:	mov	x14, #0x68                  	// #104
  4554f4:	mul	x13, x14, x13
  4554f8:	add	x11, x11, x13
  4554fc:	ldr	x11, [x11, #56]
  455500:	ldur	w12, [x29, #-92]
  455504:	mov	w13, w12
  455508:	ldr	x11, [x11, x13, lsl #3]
  45550c:	cmp	x9, x11
  455510:	b.ls	45551c <ferror@plt+0x537ec>  // b.plast
  455514:	stur	wzr, [x29, #-100]
  455518:	b	455588 <ferror@plt+0x53858>
  45551c:	ldr	x8, [sp, #88]
  455520:	ldr	x9, [x8]
  455524:	ldur	w10, [x29, #-88]
  455528:	mov	w11, w10
  45552c:	mov	x12, #0x68                  	// #104
  455530:	mul	x11, x12, x11
  455534:	add	x9, x9, x11
  455538:	ldr	x9, [x9, #48]
  45553c:	ldur	w10, [x29, #-92]
  455540:	mov	w11, w10
  455544:	ldr	x9, [x9, x11, lsl #3]
  455548:	ldr	x11, [sp, #128]
  45554c:	str	x9, [x11, #56]
  455550:	ldr	x9, [x8]
  455554:	ldur	w10, [x29, #-88]
  455558:	mov	w13, w10
  45555c:	mul	x12, x12, x13
  455560:	add	x9, x9, x12
  455564:	ldr	x9, [x9, #56]
  455568:	ldur	w10, [x29, #-92]
  45556c:	mov	w12, w10
  455570:	ldr	x9, [x9, x12, lsl #3]
  455574:	str	x9, [x11, #48]
  455578:	ldur	w8, [x29, #-92]
  45557c:	add	w8, w8, #0x1
  455580:	stur	w8, [x29, #-92]
  455584:	b	455450 <ferror@plt+0x53720>
  455588:	ldur	w8, [x29, #-88]
  45558c:	add	w8, w8, #0x1
  455590:	stur	w8, [x29, #-88]
  455594:	b	45537c <ferror@plt+0x5364c>
  455598:	ldur	w8, [x29, #-96]
  45559c:	cbnz	w8, 4555b0 <ferror@plt+0x53880>
  4555a0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4555a4:	add	x0, x0, #0x52e
  4555a8:	bl	401cf0 <gettext@plt>
  4555ac:	bl	4711a8 <error@@Base>
  4555b0:	ldr	x8, [sp, #88]
  4555b4:	ldr	x9, [x8]
  4555b8:	ldur	w10, [x29, #-84]
  4555bc:	mov	w11, w10
  4555c0:	mov	x12, #0x68                  	// #104
  4555c4:	mul	x11, x12, x11
  4555c8:	add	x9, x9, x11
  4555cc:	ldr	w10, [x9, #72]
  4555d0:	cmp	w10, #0x0
  4555d4:	cset	w10, ls  // ls = plast
  4555d8:	tbnz	w10, #0, 4556ac <ferror@plt+0x5397c>
  4555dc:	ldr	x8, [sp, #88]
  4555e0:	ldr	x9, [x8]
  4555e4:	ldur	w10, [x29, #-84]
  4555e8:	mov	w11, w10
  4555ec:	mov	x12, #0x68                  	// #104
  4555f0:	mul	x11, x12, x11
  4555f4:	add	x9, x9, x11
  4555f8:	ldr	x9, [x9, #48]
  4555fc:	ldr	x9, [x9]
  455600:	ldur	x11, [x29, #-152]
  455604:	cmp	x9, x11
  455608:	b.eq	4556ac <ferror@plt+0x5397c>  // b.none
  45560c:	ldr	x8, [sp, #88]
  455610:	ldr	x9, [x8]
  455614:	ldur	w10, [x29, #-84]
  455618:	mov	w11, w10
  45561c:	mov	x12, #0x68                  	// #104
  455620:	mul	x11, x12, x11
  455624:	add	x9, x9, x11
  455628:	ldr	x9, [x9, #56]
  45562c:	ldr	x9, [x9]
  455630:	ldur	x11, [x29, #-152]
  455634:	cmp	x9, x11
  455638:	b.eq	4556ac <ferror@plt+0x5397c>  // b.none
  45563c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455640:	add	x0, x0, #0x559
  455644:	bl	401cf0 <gettext@plt>
  455648:	ldr	x8, [sp, #128]
  45564c:	ldr	x9, [x8, #112]
  455650:	ldr	x1, [x9, #16]
  455654:	ldr	x9, [sp, #88]
  455658:	ldr	x10, [x9]
  45565c:	ldur	w11, [x29, #-84]
  455660:	mov	w12, w11
  455664:	mov	x13, #0x68                  	// #104
  455668:	mul	x12, x13, x12
  45566c:	add	x10, x10, x12
  455670:	ldr	x10, [x10, #48]
  455674:	ldr	x10, [x10]
  455678:	adrp	x12, 4a4000 <warn@@Base+0x32d44>
  45567c:	add	x12, x12, #0xe28
  455680:	str	x0, [sp, #56]
  455684:	mov	x0, x12
  455688:	str	x1, [sp, #48]
  45568c:	mov	x1, x10
  455690:	bl	45dad4 <ferror@plt+0x5bda4>
  455694:	ldr	x1, [sp, #56]
  455698:	str	x0, [sp, #40]
  45569c:	mov	x0, x1
  4556a0:	ldr	x1, [sp, #48]
  4556a4:	ldr	x2, [sp, #40]
  4556a8:	bl	4712bc <warn@@Base>
  4556ac:	ldur	w8, [x29, #-100]
  4556b0:	cbnz	w8, 4556cc <ferror@plt+0x5399c>
  4556b4:	ldur	w8, [x29, #-60]
  4556b8:	mov	w0, w8
  4556bc:	mov	x1, #0x4                   	// #4
  4556c0:	bl	44a9bc <ferror@plt+0x48c8c>
  4556c4:	ldr	x9, [sp, #128]
  4556c8:	str	x0, [x9]
  4556cc:	ldr	x8, [sp, #128]
  4556d0:	ldr	x0, [x8, #112]
  4556d4:	mov	w9, wzr
  4556d8:	mov	w1, w9
  4556dc:	bl	45d6a8 <ferror@plt+0x5b978>
  4556e0:	ldr	x8, [sp, #128]
  4556e4:	ldr	x0, [x8, #112]
  4556e8:	mov	x10, xzr
  4556ec:	mov	x1, x10
  4556f0:	bl	401e4c <ferror@plt+0x11c>
  4556f4:	cbz	w0, 455708 <ferror@plt+0x539d8>
  4556f8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4556fc:	add	x0, x0, #0x585
  455700:	bl	401cf0 <gettext@plt>
  455704:	bl	401ca0 <printf@plt>
  455708:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  45570c:	add	x0, x0, #0x5d9
  455710:	bl	401cf0 <gettext@plt>
  455714:	bl	401ca0 <printf@plt>
  455718:	stur	wzr, [x29, #-96]
  45571c:	ldur	w8, [x29, #-84]
  455720:	stur	w8, [x29, #-88]
  455724:	ldur	w8, [x29, #-88]
  455728:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45572c:	add	x9, x9, #0x9c0
  455730:	ldr	w10, [x9]
  455734:	cmp	w8, w10
  455738:	b.cs	455d54 <ferror@plt+0x54024>  // b.hs, b.nlast
  45573c:	ldur	w8, [x29, #-100]
  455740:	cbnz	w8, 455820 <ferror@plt+0x53af0>
  455744:	str	wzr, [sp, #148]
  455748:	ldr	w8, [sp, #148]
  45574c:	ldr	x9, [sp, #88]
  455750:	ldr	x10, [x9]
  455754:	ldur	w11, [x29, #-88]
  455758:	mov	w12, w11
  45575c:	mov	x13, #0x68                  	// #104
  455760:	mul	x12, x13, x12
  455764:	add	x10, x10, x12
  455768:	ldr	w11, [x10, #72]
  45576c:	cmp	w8, w11
  455770:	b.cs	45579c <ferror@plt+0x53a6c>  // b.hs, b.nlast
  455774:	ldr	w8, [sp, #148]
  455778:	ldr	x9, [sp, #128]
  45577c:	ldr	x10, [x9]
  455780:	ldr	w11, [sp, #148]
  455784:	mov	w12, w11
  455788:	str	w8, [x10, x12, lsl #2]
  45578c:	ldr	w8, [sp, #148]
  455790:	add	w8, w8, #0x1
  455794:	str	w8, [sp, #148]
  455798:	b	455748 <ferror@plt+0x53a18>
  45579c:	ldr	x8, [sp, #88]
  4557a0:	ldr	x9, [x8]
  4557a4:	ldur	w10, [x29, #-88]
  4557a8:	mov	w11, w10
  4557ac:	mov	x12, #0x68                  	// #104
  4557b0:	mul	x11, x12, x11
  4557b4:	add	x9, x9, x11
  4557b8:	ldr	x9, [x9, #48]
  4557bc:	adrp	x11, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4557c0:	add	x11, x11, #0x488
  4557c4:	str	x9, [x11]
  4557c8:	ldr	x9, [x8]
  4557cc:	ldur	w10, [x29, #-88]
  4557d0:	mov	w11, w10
  4557d4:	mul	x11, x12, x11
  4557d8:	add	x9, x9, x11
  4557dc:	ldr	x9, [x9, #56]
  4557e0:	adrp	x11, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4557e4:	add	x11, x11, #0x490
  4557e8:	str	x9, [x11]
  4557ec:	ldr	x9, [sp, #128]
  4557f0:	ldr	x0, [x9]
  4557f4:	ldr	x11, [x8]
  4557f8:	ldur	w10, [x29, #-88]
  4557fc:	mov	w13, w10
  455800:	mul	x12, x12, x13
  455804:	add	x11, x11, x12
  455808:	ldr	w10, [x11, #72]
  45580c:	mov	w1, w10
  455810:	mov	x2, #0x4                   	// #4
  455814:	adrp	x3, 46e000 <ferror@plt+0x6c2d0>
  455818:	add	x3, x3, #0x590
  45581c:	bl	4019b0 <qsort@plt>
  455820:	mov	w8, #0x1                   	// #1
  455824:	str	w8, [sp, #140]
  455828:	str	wzr, [sp, #148]
  45582c:	ldr	w8, [sp, #148]
  455830:	ldr	x9, [sp, #88]
  455834:	ldr	x10, [x9]
  455838:	ldur	w11, [x29, #-88]
  45583c:	mov	w12, w11
  455840:	mov	x13, #0x68                  	// #104
  455844:	mul	x12, x13, x12
  455848:	add	x10, x10, x12
  45584c:	ldr	w11, [x10, #72]
  455850:	cmp	w8, w11
  455854:	b.cs	455d44 <ferror@plt+0x54014>  // b.hs, b.nlast
  455858:	ldur	w8, [x29, #-100]
  45585c:	cbz	w8, 45586c <ferror@plt+0x53b3c>
  455860:	ldr	w8, [sp, #148]
  455864:	str	w8, [sp, #36]
  455868:	b	455884 <ferror@plt+0x53b54>
  45586c:	ldr	x8, [sp, #128]
  455870:	ldr	x9, [x8]
  455874:	ldr	w10, [sp, #148]
  455878:	mov	w11, w10
  45587c:	ldr	w10, [x9, x11, lsl #2]
  455880:	str	w10, [sp, #36]
  455884:	ldr	w8, [sp, #36]
  455888:	stur	w8, [x29, #-92]
  45588c:	ldr	w8, [sp, #148]
  455890:	cbz	w8, 4559c0 <ferror@plt+0x53c90>
  455894:	ldr	x8, [sp, #88]
  455898:	ldr	x9, [x8]
  45589c:	ldur	w10, [x29, #-88]
  4558a0:	mov	w11, w10
  4558a4:	mov	x12, #0x68                  	// #104
  4558a8:	mul	x11, x12, x11
  4558ac:	add	x9, x9, x11
  4558b0:	ldr	x9, [x9, #48]
  4558b4:	ldur	w10, [x29, #-100]
  4558b8:	str	x9, [sp, #24]
  4558bc:	cbz	w10, 4558d0 <ferror@plt+0x53ba0>
  4558c0:	ldr	w8, [sp, #148]
  4558c4:	subs	w8, w8, #0x1
  4558c8:	str	w8, [sp, #20]
  4558cc:	b	4558e8 <ferror@plt+0x53bb8>
  4558d0:	ldr	x8, [sp, #128]
  4558d4:	ldr	x9, [x8]
  4558d8:	ldr	w10, [sp, #148]
  4558dc:	subs	w10, w10, #0x1
  4558e0:	ldr	w10, [x9, w10, uxtw #2]
  4558e4:	str	w10, [sp, #20]
  4558e8:	ldr	w8, [sp, #20]
  4558ec:	ldr	x9, [sp, #24]
  4558f0:	ldr	x10, [x9, w8, uxtw #3]
  4558f4:	ldr	x11, [sp, #88]
  4558f8:	ldr	x12, [x11]
  4558fc:	ldur	w8, [x29, #-88]
  455900:	mov	w13, w8
  455904:	mov	x14, #0x68                  	// #104
  455908:	mul	x13, x14, x13
  45590c:	add	x12, x12, x13
  455910:	ldr	x12, [x12, #48]
  455914:	ldur	w8, [x29, #-92]
  455918:	mov	w13, w8
  45591c:	ldr	x12, [x12, x13, lsl #3]
  455920:	cmp	x10, x12
  455924:	b.ne	4559c0 <ferror@plt+0x53c90>  // b.any
  455928:	ldr	x8, [sp, #88]
  45592c:	ldr	x9, [x8]
  455930:	ldur	w10, [x29, #-88]
  455934:	mov	w11, w10
  455938:	mov	x12, #0x68                  	// #104
  45593c:	mul	x11, x12, x11
  455940:	add	x9, x9, x11
  455944:	ldr	x9, [x9, #56]
  455948:	ldur	w10, [x29, #-100]
  45594c:	str	x9, [sp, #8]
  455950:	cbz	w10, 455964 <ferror@plt+0x53c34>
  455954:	ldr	w8, [sp, #148]
  455958:	subs	w8, w8, #0x1
  45595c:	str	w8, [sp, #4]
  455960:	b	45597c <ferror@plt+0x53c4c>
  455964:	ldr	x8, [sp, #128]
  455968:	ldr	x9, [x8]
  45596c:	ldr	w10, [sp, #148]
  455970:	subs	w10, w10, #0x1
  455974:	ldr	w10, [x9, w10, uxtw #2]
  455978:	str	w10, [sp, #4]
  45597c:	ldr	w8, [sp, #4]
  455980:	ldr	x9, [sp, #8]
  455984:	ldr	x10, [x9, w8, uxtw #3]
  455988:	ldr	x11, [sp, #88]
  45598c:	ldr	x12, [x11]
  455990:	ldur	w8, [x29, #-88]
  455994:	mov	w13, w8
  455998:	mov	x14, #0x68                  	// #104
  45599c:	mul	x13, x14, x13
  4559a0:	add	x12, x12, x13
  4559a4:	ldr	x12, [x12, #56]
  4559a8:	ldur	w8, [x29, #-92]
  4559ac:	mov	w13, w8
  4559b0:	ldr	x12, [x12, x13, lsl #3]
  4559b4:	cmp	x10, x12
  4559b8:	b.ne	4559c0 <ferror@plt+0x53c90>  // b.any
  4559bc:	b	455d34 <ferror@plt+0x54004>
  4559c0:	ldr	x8, [sp, #88]
  4559c4:	ldr	x9, [x8]
  4559c8:	ldur	w10, [x29, #-88]
  4559cc:	mov	w11, w10
  4559d0:	mov	x12, #0x68                  	// #104
  4559d4:	mul	x11, x12, x11
  4559d8:	add	x9, x9, x11
  4559dc:	ldr	x9, [x9, #64]
  4559e0:	ldur	w10, [x29, #-92]
  4559e4:	mov	w11, w10
  4559e8:	ldr	w10, [x9, x11, lsl #2]
  4559ec:	str	w10, [sp, #144]
  4559f0:	ldr	x9, [x8]
  4559f4:	ldur	w10, [x29, #-88]
  4559f8:	mov	w11, w10
  4559fc:	mul	x11, x12, x11
  455a00:	add	x9, x9, x11
  455a04:	ldr	x9, [x9, #48]
  455a08:	ldur	w10, [x29, #-92]
  455a0c:	mov	w11, w10
  455a10:	ldr	x9, [x9, x11, lsl #3]
  455a14:	str	x9, [sp, #168]
  455a18:	ldr	x9, [sp, #128]
  455a1c:	ldr	x11, [x9, #72]
  455a20:	ldr	x13, [sp, #168]
  455a24:	add	x11, x11, x13
  455a28:	str	x11, [x9, #16]
  455a2c:	ldr	x11, [x8]
  455a30:	ldur	w10, [x29, #-88]
  455a34:	mov	w13, w10
  455a38:	mul	x12, x12, x13
  455a3c:	add	x11, x11, x12
  455a40:	ldr	x11, [x11, #56]
  455a44:	ldur	w10, [x29, #-92]
  455a48:	mov	w12, w10
  455a4c:	ldr	x11, [x11, x12, lsl #3]
  455a50:	str	x11, [sp, #160]
  455a54:	ldr	x11, [sp, #160]
  455a58:	mov	x12, #0xffffffffffffffff    	// #-1
  455a5c:	cmp	x11, x12
  455a60:	b.eq	455a7c <ferror@plt+0x53d4c>  // b.none
  455a64:	ldr	x8, [sp, #128]
  455a68:	ldr	x9, [x8, #72]
  455a6c:	ldr	x10, [sp, #160]
  455a70:	add	x9, x9, x10
  455a74:	str	x9, [x8, #8]
  455a78:	b	455a88 <ferror@plt+0x53d58>
  455a7c:	mov	x8, xzr
  455a80:	ldr	x9, [sp, #128]
  455a84:	str	x8, [x9, #8]
  455a88:	ldr	x8, [sp, #88]
  455a8c:	ldr	x9, [x8]
  455a90:	ldur	w10, [x29, #-88]
  455a94:	mov	w11, w10
  455a98:	mov	x12, #0x68                  	// #104
  455a9c:	mul	x11, x12, x11
  455aa0:	add	x9, x9, x11
  455aa4:	ldr	x9, [x9, #24]
  455aa8:	str	x9, [sp, #152]
  455aac:	ldr	x9, [sp, #128]
  455ab0:	ldr	x11, [x9, #8]
  455ab4:	cbz	x11, 455b0c <ferror@plt+0x53ddc>
  455ab8:	ldr	x8, [sp, #128]
  455abc:	ldr	x9, [x8, #8]
  455ac0:	ldr	x10, [x8, #16]
  455ac4:	cmp	x9, x10
  455ac8:	b.cs	455b0c <ferror@plt+0x53ddc>  // b.hs, b.nlast
  455acc:	ldr	x8, [sp, #128]
  455ad0:	ldr	x9, [x8, #8]
  455ad4:	sub	x1, x29, #0x28
  455ad8:	str	x9, [x8, #88]
  455adc:	ldr	x0, [x8, #112]
  455ae0:	ldur	w2, [x29, #-88]
  455ae4:	ldr	x3, [x8, #16]
  455ae8:	bl	46e694 <ferror@plt+0x6c964>
  455aec:	ldr	x8, [sp, #128]
  455af0:	ldr	x9, [x8, #96]
  455af4:	ldr	x10, [x8, #8]
  455af8:	cmp	x9, x10
  455afc:	b.ne	455b0c <ferror@plt+0x53ddc>  // b.any
  455b00:	ldr	x8, [sp, #128]
  455b04:	ldr	x9, [x8, #88]
  455b08:	str	x9, [x8, #96]
  455b0c:	ldur	w8, [x29, #-96]
  455b10:	cbz	w8, 455b1c <ferror@plt+0x53dec>
  455b14:	ldr	w8, [sp, #140]
  455b18:	cbnz	w8, 455b28 <ferror@plt+0x53df8>
  455b1c:	mov	w8, #0x1                   	// #1
  455b20:	stur	w8, [x29, #-96]
  455b24:	b	455b9c <ferror@plt+0x53e6c>
  455b28:	ldr	x8, [sp, #128]
  455b2c:	ldr	x9, [x8, #96]
  455b30:	ldr	x10, [x8, #16]
  455b34:	cmp	x9, x10
  455b38:	b.cs	455b64 <ferror@plt+0x53e34>  // b.hs, b.nlast
  455b3c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455b40:	add	x0, x0, #0x614
  455b44:	bl	401cf0 <gettext@plt>
  455b48:	ldr	x8, [sp, #128]
  455b4c:	ldr	x9, [x8, #96]
  455b50:	ldr	x10, [x8, #72]
  455b54:	subs	x1, x9, x10
  455b58:	ldr	x2, [sp, #168]
  455b5c:	bl	4712bc <warn@@Base>
  455b60:	b	455b9c <ferror@plt+0x53e6c>
  455b64:	ldr	x8, [sp, #128]
  455b68:	ldr	x9, [x8, #96]
  455b6c:	ldr	x10, [x8, #16]
  455b70:	cmp	x9, x10
  455b74:	b.ls	455b9c <ferror@plt+0x53e6c>  // b.plast
  455b78:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455b7c:	add	x0, x0, #0x64c
  455b80:	bl	401cf0 <gettext@plt>
  455b84:	ldr	x8, [sp, #128]
  455b88:	ldr	x9, [x8, #96]
  455b8c:	ldr	x10, [x8, #72]
  455b90:	subs	x1, x9, x10
  455b94:	ldr	x2, [sp, #168]
  455b98:	bl	4712bc <warn@@Base>
  455b9c:	ldr	x8, [sp, #128]
  455ba0:	ldr	x9, [x8, #16]
  455ba4:	str	x9, [x8, #96]
  455ba8:	ldr	x9, [x8, #8]
  455bac:	str	x9, [x8, #88]
  455bb0:	ldr	x9, [sp, #168]
  455bb4:	ldr	x10, [x8, #80]
  455bb8:	cmp	x9, x10
  455bbc:	b.cc	455bd8 <ferror@plt+0x53ea8>  // b.lo, b.ul, b.last
  455bc0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455bc4:	add	x0, x0, #0x68d
  455bc8:	bl	401cf0 <gettext@plt>
  455bcc:	ldr	x1, [sp, #168]
  455bd0:	bl	4712bc <warn@@Base>
  455bd4:	b	455d34 <ferror@plt+0x54004>
  455bd8:	ldr	x8, [sp, #128]
  455bdc:	ldr	x9, [x8, #8]
  455be0:	cbz	x9, 455c10 <ferror@plt+0x53ee0>
  455be4:	ldr	x8, [sp, #160]
  455be8:	ldr	x9, [sp, #128]
  455bec:	ldr	x10, [x9, #80]
  455bf0:	cmp	x8, x10
  455bf4:	b.cc	455c10 <ferror@plt+0x53ee0>  // b.lo, b.ul, b.last
  455bf8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455bfc:	add	x0, x0, #0x688
  455c00:	bl	401cf0 <gettext@plt>
  455c04:	ldr	x1, [sp, #160]
  455c08:	bl	4712bc <warn@@Base>
  455c0c:	b	455d34 <ferror@plt+0x54004>
  455c10:	ldur	w8, [x29, #-144]
  455c14:	cbnz	w8, 455c6c <ferror@plt+0x53f3c>
  455c18:	ldur	w8, [x29, #-140]
  455c1c:	cbz	w8, 455c44 <ferror@plt+0x53f14>
  455c20:	ldr	x8, [sp, #128]
  455c24:	ldr	x0, [x8, #112]
  455c28:	ldur	w2, [x29, #-88]
  455c2c:	ldr	x3, [sp, #168]
  455c30:	ldr	w5, [sp, #144]
  455c34:	sub	x1, x29, #0x20
  455c38:	sub	x4, x29, #0x28
  455c3c:	bl	46e880 <ferror@plt+0x6cb50>
  455c40:	b	455c68 <ferror@plt+0x53f38>
  455c44:	ldr	x8, [sp, #128]
  455c48:	ldr	x0, [x8, #112]
  455c4c:	ldur	w2, [x29, #-88]
  455c50:	ldr	x3, [sp, #168]
  455c54:	ldr	x4, [sp, #152]
  455c58:	ldr	w6, [sp, #144]
  455c5c:	sub	x1, x29, #0x20
  455c60:	sub	x5, x29, #0x28
  455c64:	bl	46f360 <ferror@plt+0x6d630>
  455c68:	b	455cac <ferror@plt+0x53f7c>
  455c6c:	ldur	w8, [x29, #-140]
  455c70:	cbz	w8, 455c88 <ferror@plt+0x53f58>
  455c74:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455c78:	add	x0, x0, #0x6c3
  455c7c:	bl	401cf0 <gettext@plt>
  455c80:	bl	4712bc <warn@@Base>
  455c84:	b	455cac <ferror@plt+0x53f7c>
  455c88:	ldr	x8, [sp, #128]
  455c8c:	ldr	x0, [x8, #112]
  455c90:	ldur	w2, [x29, #-88]
  455c94:	ldr	x3, [sp, #168]
  455c98:	ldr	x4, [sp, #152]
  455c9c:	ldr	w6, [sp, #144]
  455ca0:	sub	x1, x29, #0x20
  455ca4:	sub	x5, x29, #0x28
  455ca8:	bl	46fbc8 <ferror@plt+0x6de98>
  455cac:	ldr	w8, [sp, #140]
  455cb0:	cbz	w8, 455cfc <ferror@plt+0x53fcc>
  455cb4:	ldr	x8, [sp, #128]
  455cb8:	ldr	x9, [x8, #8]
  455cbc:	cbz	x9, 455cfc <ferror@plt+0x53fcc>
  455cc0:	ldr	x8, [sp, #128]
  455cc4:	ldr	x9, [x8, #8]
  455cc8:	ldr	x10, [x8, #96]
  455ccc:	cmp	x9, x10
  455cd0:	b.eq	455cfc <ferror@plt+0x53fcc>  // b.none
  455cd4:	ldr	x8, [sp, #128]
  455cd8:	ldr	x9, [x8, #88]
  455cdc:	ldr	x10, [x8, #16]
  455ce0:	cmp	x9, x10
  455ce4:	b.eq	455cfc <ferror@plt+0x53fcc>  // b.none
  455ce8:	str	wzr, [sp, #140]
  455cec:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455cf0:	add	x0, x0, #0x6de
  455cf4:	bl	401cf0 <gettext@plt>
  455cf8:	bl	4712bc <warn@@Base>
  455cfc:	ldr	x8, [sp, #128]
  455d00:	ldr	x9, [x8, #8]
  455d04:	cbz	x9, 455d34 <ferror@plt+0x54004>
  455d08:	ldr	x8, [sp, #128]
  455d0c:	ldr	x9, [x8, #8]
  455d10:	ldr	x10, [x8, #96]
  455d14:	cmp	x9, x10
  455d18:	b.ne	455d34 <ferror@plt+0x54004>  // b.any
  455d1c:	ldr	x8, [sp, #128]
  455d20:	ldr	x0, [x8, #112]
  455d24:	ldur	w2, [x29, #-88]
  455d28:	ldr	x3, [x8, #88]
  455d2c:	sub	x1, x29, #0x20
  455d30:	bl	46e694 <ferror@plt+0x6c964>
  455d34:	ldr	w8, [sp, #148]
  455d38:	add	w8, w8, #0x1
  455d3c:	str	w8, [sp, #148]
  455d40:	b	45582c <ferror@plt+0x53afc>
  455d44:	ldur	w8, [x29, #-88]
  455d48:	add	w8, w8, #0x1
  455d4c:	stur	w8, [x29, #-88]
  455d50:	b	455724 <ferror@plt+0x539f4>
  455d54:	ldr	x8, [sp, #128]
  455d58:	ldr	x9, [x8, #96]
  455d5c:	ldr	x10, [x8, #112]
  455d60:	ldr	x10, [x10, #32]
  455d64:	ldr	x11, [x8, #112]
  455d68:	ldr	x11, [x11, #48]
  455d6c:	add	x10, x10, x11
  455d70:	cmp	x9, x10
  455d74:	b.cs	455dd8 <ferror@plt+0x540a8>  // b.hs, b.nlast
  455d78:	ldr	x8, [sp, #128]
  455d7c:	ldr	x9, [x8, #112]
  455d80:	ldr	x9, [x9, #32]
  455d84:	ldr	x10, [x8, #112]
  455d88:	ldr	x10, [x10, #48]
  455d8c:	add	x9, x9, x10
  455d90:	ldr	x10, [x8, #96]
  455d94:	subs	x2, x9, x10
  455d98:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455d9c:	add	x0, x0, #0x725
  455da0:	adrp	x1, 4a5000 <warn@@Base+0x33d44>
  455da4:	add	x1, x1, #0x758
  455da8:	bl	4018e0 <ngettext@plt>
  455dac:	ldr	x8, [sp, #128]
  455db0:	ldr	x9, [x8, #112]
  455db4:	ldr	x9, [x9, #32]
  455db8:	ldr	x10, [x8, #112]
  455dbc:	ldr	x10, [x10, #48]
  455dc0:	add	x9, x9, x10
  455dc4:	ldr	x10, [x8, #96]
  455dc8:	subs	x1, x9, x10
  455dcc:	ldr	x9, [x8, #112]
  455dd0:	ldr	x2, [x9, #16]
  455dd4:	bl	4712bc <warn@@Base>
  455dd8:	mov	w0, #0xa                   	// #10
  455ddc:	bl	401cd0 <putchar@plt>
  455de0:	ldr	x8, [sp, #128]
  455de4:	ldr	x9, [x8]
  455de8:	mov	x0, x9
  455dec:	bl	401bd0 <free@plt>
  455df0:	mov	w10, #0x1                   	// #1
  455df4:	stur	w10, [x29, #-4]
  455df8:	ldur	w0, [x29, #-4]
  455dfc:	ldr	x28, [sp, #416]
  455e00:	ldp	x29, x30, [sp, #400]
  455e04:	add	sp, sp, #0x1b0
  455e08:	ret
  455e0c:	sub	sp, sp, #0x140
  455e10:	stp	x29, x30, [sp, #288]
  455e14:	str	x28, [sp, #304]
  455e18:	add	x29, sp, #0x120
  455e1c:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  455e20:	add	x8, x8, #0x4f5
  455e24:	mov	w9, #0x0                   	// #0
  455e28:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  455e2c:	add	x10, x10, #0x2b3
  455e30:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  455e34:	add	x11, x11, #0x2fb
  455e38:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  455e3c:	add	x12, x12, #0x578
  455e40:	stur	x0, [x29, #-16]
  455e44:	stur	x1, [x29, #-24]
  455e48:	ldur	x13, [x29, #-16]
  455e4c:	ldr	x13, [x13, #32]
  455e50:	stur	x13, [x29, #-32]
  455e54:	ldur	x13, [x29, #-32]
  455e58:	stur	x13, [x29, #-40]
  455e5c:	ldur	x13, [x29, #-16]
  455e60:	ldr	x13, [x13, #48]
  455e64:	stur	x13, [x29, #-48]
  455e68:	ldur	x13, [x29, #-32]
  455e6c:	stur	x13, [x29, #-56]
  455e70:	ldur	x13, [x29, #-32]
  455e74:	ldur	x14, [x29, #-48]
  455e78:	add	x13, x13, x14
  455e7c:	stur	x13, [x29, #-64]
  455e80:	ldur	x13, [x29, #-16]
  455e84:	ldr	x0, [x13, #16]
  455e88:	mov	x1, x8
  455e8c:	str	w9, [sp, #68]
  455e90:	str	x10, [sp, #56]
  455e94:	str	x11, [sp, #48]
  455e98:	str	x12, [sp, #40]
  455e9c:	bl	401c50 <strstr@plt>
  455ea0:	cmp	x0, #0x0
  455ea4:	cset	w9, ne  // ne = any
  455ea8:	and	w9, w9, #0x1
  455eac:	stur	w9, [x29, #-92]
  455eb0:	ldr	w9, [sp, #68]
  455eb4:	sturb	w9, [x29, #-93]
  455eb8:	ldur	x8, [x29, #-48]
  455ebc:	cbnz	x8, 455ee0 <ferror@plt+0x541b0>
  455ec0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  455ec4:	add	x0, x0, #0x43f
  455ec8:	bl	401cf0 <gettext@plt>
  455ecc:	ldur	x8, [x29, #-16]
  455ed0:	ldr	x1, [x8, #16]
  455ed4:	bl	401ca0 <printf@plt>
  455ed8:	stur	wzr, [x29, #-4]
  455edc:	b	45691c <ferror@plt+0x54bec>
  455ee0:	ldur	w8, [x29, #-92]
  455ee4:	cbz	w8, 456504 <ferror@plt+0x547d4>
  455ee8:	mov	w8, #0x4                   	// #4
  455eec:	stur	w8, [x29, #-128]
  455ef0:	ldur	w8, [x29, #-128]
  455ef4:	mov	w9, w8
  455ef8:	mov	x10, #0x8                   	// #8
  455efc:	cmp	x10, x9
  455f00:	b.cs	455f34 <ferror@plt+0x54204>  // b.hs, b.nlast
  455f04:	ldur	w8, [x29, #-128]
  455f08:	mov	w2, w8
  455f0c:	ldr	x0, [sp, #56]
  455f10:	ldr	x1, [sp, #48]
  455f14:	bl	4018e0 <ngettext@plt>
  455f18:	ldur	w1, [x29, #-128]
  455f1c:	mov	w8, #0x8                   	// #8
  455f20:	mov	w2, w8
  455f24:	str	w8, [sp, #36]
  455f28:	bl	4711a8 <error@@Base>
  455f2c:	ldr	w8, [sp, #36]
  455f30:	stur	w8, [x29, #-128]
  455f34:	ldur	x8, [x29, #-32]
  455f38:	ldur	w9, [x29, #-128]
  455f3c:	mov	w10, w9
  455f40:	add	x8, x8, x10
  455f44:	ldur	x10, [x29, #-64]
  455f48:	cmp	x8, x10
  455f4c:	b.cc	455f78 <ferror@plt+0x54248>  // b.lo, b.ul, b.last
  455f50:	ldur	x8, [x29, #-32]
  455f54:	ldur	x9, [x29, #-64]
  455f58:	cmp	x8, x9
  455f5c:	b.cs	455f74 <ferror@plt+0x54244>  // b.hs, b.nlast
  455f60:	ldur	x8, [x29, #-64]
  455f64:	ldur	x9, [x29, #-32]
  455f68:	subs	x8, x8, x9
  455f6c:	stur	w8, [x29, #-128]
  455f70:	b	455f78 <ferror@plt+0x54248>
  455f74:	stur	wzr, [x29, #-128]
  455f78:	ldur	w8, [x29, #-128]
  455f7c:	cbz	w8, 455f8c <ferror@plt+0x5425c>
  455f80:	ldur	w8, [x29, #-128]
  455f84:	cmp	w8, #0x8
  455f88:	b.ls	455f94 <ferror@plt+0x54264>  // b.plast
  455f8c:	stur	xzr, [x29, #-104]
  455f90:	b	455fac <ferror@plt+0x5427c>
  455f94:	ldr	x8, [sp, #40]
  455f98:	ldr	x9, [x8]
  455f9c:	ldur	x0, [x29, #-32]
  455fa0:	ldur	w1, [x29, #-128]
  455fa4:	blr	x9
  455fa8:	stur	x0, [x29, #-104]
  455fac:	ldur	x8, [x29, #-32]
  455fb0:	add	x8, x8, #0x4
  455fb4:	stur	x8, [x29, #-32]
  455fb8:	ldur	x8, [x29, #-104]
  455fbc:	mov	x9, #0xffffffff            	// #4294967295
  455fc0:	cmp	x8, x9
  455fc4:	b.ne	4560ac <ferror@plt+0x5437c>  // b.any
  455fc8:	mov	w8, #0x8                   	// #8
  455fcc:	stur	w8, [x29, #-132]
  455fd0:	ldur	w8, [x29, #-132]
  455fd4:	mov	w9, w8
  455fd8:	mov	x10, #0x8                   	// #8
  455fdc:	cmp	x10, x9
  455fe0:	b.cs	456014 <ferror@plt+0x542e4>  // b.hs, b.nlast
  455fe4:	ldur	w8, [x29, #-132]
  455fe8:	mov	w2, w8
  455fec:	ldr	x0, [sp, #56]
  455ff0:	ldr	x1, [sp, #48]
  455ff4:	bl	4018e0 <ngettext@plt>
  455ff8:	ldur	w1, [x29, #-132]
  455ffc:	mov	w8, #0x8                   	// #8
  456000:	mov	w2, w8
  456004:	str	w8, [sp, #32]
  456008:	bl	4711a8 <error@@Base>
  45600c:	ldr	w8, [sp, #32]
  456010:	stur	w8, [x29, #-132]
  456014:	ldur	x8, [x29, #-32]
  456018:	ldur	w9, [x29, #-132]
  45601c:	mov	w10, w9
  456020:	add	x8, x8, x10
  456024:	ldur	x10, [x29, #-64]
  456028:	cmp	x8, x10
  45602c:	b.cc	456058 <ferror@plt+0x54328>  // b.lo, b.ul, b.last
  456030:	ldur	x8, [x29, #-32]
  456034:	ldur	x9, [x29, #-64]
  456038:	cmp	x8, x9
  45603c:	b.cs	456054 <ferror@plt+0x54324>  // b.hs, b.nlast
  456040:	ldur	x8, [x29, #-64]
  456044:	ldur	x9, [x29, #-32]
  456048:	subs	x8, x8, x9
  45604c:	stur	w8, [x29, #-132]
  456050:	b	456058 <ferror@plt+0x54328>
  456054:	stur	wzr, [x29, #-132]
  456058:	ldur	w8, [x29, #-132]
  45605c:	cbz	w8, 45606c <ferror@plt+0x5433c>
  456060:	ldur	w8, [x29, #-132]
  456064:	cmp	w8, #0x8
  456068:	b.ls	456074 <ferror@plt+0x54344>  // b.plast
  45606c:	stur	xzr, [x29, #-104]
  456070:	b	45608c <ferror@plt+0x5435c>
  456074:	ldr	x8, [sp, #40]
  456078:	ldr	x9, [x8]
  45607c:	ldur	x0, [x29, #-32]
  456080:	ldur	w1, [x29, #-132]
  456084:	blr	x9
  456088:	stur	x0, [x29, #-104]
  45608c:	ldur	x8, [x29, #-32]
  456090:	add	x8, x8, #0x8
  456094:	stur	x8, [x29, #-32]
  456098:	mov	w8, #0x8                   	// #8
  45609c:	stur	w8, [x29, #-116]
  4560a0:	mov	w8, #0xc                   	// #12
  4560a4:	stur	w8, [x29, #-108]
  4560a8:	b	4560b8 <ferror@plt+0x54388>
  4560ac:	mov	w8, #0x4                   	// #4
  4560b0:	stur	w8, [x29, #-116]
  4560b4:	stur	w8, [x29, #-108]
  4560b8:	ldur	x8, [x29, #-104]
  4560bc:	ldur	w9, [x29, #-108]
  4560c0:	mov	w10, w9
  4560c4:	add	x8, x8, x10
  4560c8:	ldur	x10, [x29, #-16]
  4560cc:	ldr	x10, [x10, #48]
  4560d0:	cmp	x8, x10
  4560d4:	b.ls	45613c <ferror@plt+0x5440c>  // b.plast
  4560d8:	ldur	x0, [x29, #-16]
  4560dc:	ldur	x8, [x29, #-32]
  4560e0:	ldur	x9, [x29, #-16]
  4560e4:	ldr	x9, [x9, #32]
  4560e8:	subs	x8, x8, x9
  4560ec:	ldur	w10, [x29, #-116]
  4560f0:	mov	w9, w10
  4560f4:	subs	x1, x8, x9
  4560f8:	bl	401e4c <ferror@plt+0x11c>
  4560fc:	cbz	w0, 456120 <ferror@plt+0x543f0>
  456100:	ldur	x8, [x29, #-64]
  456104:	ldur	x9, [x29, #-32]
  456108:	subs	x8, x8, x9
  45610c:	ldur	w10, [x29, #-108]
  456110:	mov	w9, w10
  456114:	subs	x8, x8, x9
  456118:	stur	x8, [x29, #-104]
  45611c:	b	45613c <ferror@plt+0x5440c>
  456120:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456124:	add	x0, x0, #0xa5b
  456128:	bl	401cf0 <gettext@plt>
  45612c:	ldur	x1, [x29, #-104]
  456130:	bl	4712bc <warn@@Base>
  456134:	stur	wzr, [x29, #-4]
  456138:	b	45691c <ferror@plt+0x54bec>
  45613c:	mov	w8, #0x2                   	// #2
  456140:	stur	w8, [x29, #-136]
  456144:	ldur	w8, [x29, #-136]
  456148:	mov	w9, w8
  45614c:	mov	x10, #0x2                   	// #2
  456150:	cmp	x10, x9
  456154:	b.cs	456188 <ferror@plt+0x54458>  // b.hs, b.nlast
  456158:	ldur	w8, [x29, #-136]
  45615c:	mov	w2, w8
  456160:	ldr	x0, [sp, #56]
  456164:	ldr	x1, [sp, #48]
  456168:	bl	4018e0 <ngettext@plt>
  45616c:	ldur	w1, [x29, #-136]
  456170:	mov	w8, #0x2                   	// #2
  456174:	mov	w2, w8
  456178:	str	w8, [sp, #28]
  45617c:	bl	4711a8 <error@@Base>
  456180:	ldr	w8, [sp, #28]
  456184:	stur	w8, [x29, #-136]
  456188:	ldur	x8, [x29, #-32]
  45618c:	ldur	w9, [x29, #-136]
  456190:	mov	w10, w9
  456194:	add	x8, x8, x10
  456198:	ldur	x10, [x29, #-64]
  45619c:	cmp	x8, x10
  4561a0:	b.cc	4561cc <ferror@plt+0x5449c>  // b.lo, b.ul, b.last
  4561a4:	ldur	x8, [x29, #-32]
  4561a8:	ldur	x9, [x29, #-64]
  4561ac:	cmp	x8, x9
  4561b0:	b.cs	4561c8 <ferror@plt+0x54498>  // b.hs, b.nlast
  4561b4:	ldur	x8, [x29, #-64]
  4561b8:	ldur	x9, [x29, #-32]
  4561bc:	subs	x8, x8, x9
  4561c0:	stur	w8, [x29, #-136]
  4561c4:	b	4561cc <ferror@plt+0x5449c>
  4561c8:	stur	wzr, [x29, #-136]
  4561cc:	ldur	w8, [x29, #-136]
  4561d0:	cbz	w8, 4561e0 <ferror@plt+0x544b0>
  4561d4:	ldur	w8, [x29, #-136]
  4561d8:	cmp	w8, #0x8
  4561dc:	b.ls	4561ec <ferror@plt+0x544bc>  // b.plast
  4561e0:	mov	w8, #0x0                   	// #0
  4561e4:	sturh	w8, [x29, #-122]
  4561e8:	b	456204 <ferror@plt+0x544d4>
  4561ec:	ldr	x8, [sp, #40]
  4561f0:	ldr	x9, [x8]
  4561f4:	ldur	x0, [x29, #-32]
  4561f8:	ldur	w1, [x29, #-136]
  4561fc:	blr	x9
  456200:	sturh	w0, [x29, #-122]
  456204:	ldur	x8, [x29, #-32]
  456208:	add	x8, x8, #0x2
  45620c:	stur	x8, [x29, #-32]
  456210:	ldurh	w8, [x29, #-122]
  456214:	cmp	w8, #0x5
  456218:	b.eq	456234 <ferror@plt+0x54504>  // b.none
  45621c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456220:	add	x0, x0, #0xab6
  456224:	bl	401cf0 <gettext@plt>
  456228:	bl	4712bc <warn@@Base>
  45622c:	stur	wzr, [x29, #-4]
  456230:	b	45691c <ferror@plt+0x54bec>
  456234:	mov	w8, #0x1                   	// #1
  456238:	stur	w8, [x29, #-140]
  45623c:	ldur	w8, [x29, #-140]
  456240:	mov	w9, w8
  456244:	mov	x10, #0x1                   	// #1
  456248:	cmp	x10, x9
  45624c:	b.cs	456280 <ferror@plt+0x54550>  // b.hs, b.nlast
  456250:	ldur	w8, [x29, #-140]
  456254:	mov	w2, w8
  456258:	ldr	x0, [sp, #56]
  45625c:	ldr	x1, [sp, #48]
  456260:	bl	4018e0 <ngettext@plt>
  456264:	ldur	w1, [x29, #-140]
  456268:	mov	w8, #0x1                   	// #1
  45626c:	mov	w2, w8
  456270:	str	w8, [sp, #24]
  456274:	bl	4711a8 <error@@Base>
  456278:	ldr	w8, [sp, #24]
  45627c:	stur	w8, [x29, #-140]
  456280:	ldur	x8, [x29, #-32]
  456284:	ldur	w9, [x29, #-140]
  456288:	mov	w10, w9
  45628c:	add	x8, x8, x10
  456290:	ldur	x10, [x29, #-64]
  456294:	cmp	x8, x10
  456298:	b.cc	4562c4 <ferror@plt+0x54594>  // b.lo, b.ul, b.last
  45629c:	ldur	x8, [x29, #-32]
  4562a0:	ldur	x9, [x29, #-64]
  4562a4:	cmp	x8, x9
  4562a8:	b.cs	4562c0 <ferror@plt+0x54590>  // b.hs, b.nlast
  4562ac:	ldur	x8, [x29, #-64]
  4562b0:	ldur	x9, [x29, #-32]
  4562b4:	subs	x8, x8, x9
  4562b8:	stur	w8, [x29, #-140]
  4562bc:	b	4562c4 <ferror@plt+0x54594>
  4562c0:	stur	wzr, [x29, #-140]
  4562c4:	ldur	w8, [x29, #-140]
  4562c8:	cbz	w8, 4562d8 <ferror@plt+0x545a8>
  4562cc:	ldur	w8, [x29, #-140]
  4562d0:	cmp	w8, #0x8
  4562d4:	b.ls	4562e4 <ferror@plt+0x545b4>  // b.plast
  4562d8:	mov	w8, #0x0                   	// #0
  4562dc:	sturb	w8, [x29, #-93]
  4562e0:	b	4562fc <ferror@plt+0x545cc>
  4562e4:	ldr	x8, [sp, #40]
  4562e8:	ldr	x9, [x8]
  4562ec:	ldur	x0, [x29, #-32]
  4562f0:	ldur	w1, [x29, #-140]
  4562f4:	blr	x9
  4562f8:	sturb	w0, [x29, #-93]
  4562fc:	ldur	x8, [x29, #-32]
  456300:	add	x8, x8, #0x1
  456304:	stur	x8, [x29, #-32]
  456308:	mov	w8, #0x1                   	// #1
  45630c:	str	w8, [sp, #144]
  456310:	ldr	w8, [sp, #144]
  456314:	mov	w9, w8
  456318:	mov	x10, #0x1                   	// #1
  45631c:	cmp	x10, x9
  456320:	b.cs	456354 <ferror@plt+0x54624>  // b.hs, b.nlast
  456324:	ldr	w8, [sp, #144]
  456328:	mov	w2, w8
  45632c:	ldr	x0, [sp, #56]
  456330:	ldr	x1, [sp, #48]
  456334:	bl	4018e0 <ngettext@plt>
  456338:	ldr	w1, [sp, #144]
  45633c:	mov	w8, #0x1                   	// #1
  456340:	mov	w2, w8
  456344:	str	w8, [sp, #20]
  456348:	bl	4711a8 <error@@Base>
  45634c:	ldr	w8, [sp, #20]
  456350:	str	w8, [sp, #144]
  456354:	ldur	x8, [x29, #-32]
  456358:	ldr	w9, [sp, #144]
  45635c:	mov	w10, w9
  456360:	add	x8, x8, x10
  456364:	ldur	x10, [x29, #-64]
  456368:	cmp	x8, x10
  45636c:	b.cc	456398 <ferror@plt+0x54668>  // b.lo, b.ul, b.last
  456370:	ldur	x8, [x29, #-32]
  456374:	ldur	x9, [x29, #-64]
  456378:	cmp	x8, x9
  45637c:	b.cs	456394 <ferror@plt+0x54664>  // b.hs, b.nlast
  456380:	ldur	x8, [x29, #-64]
  456384:	ldur	x9, [x29, #-32]
  456388:	subs	x8, x8, x9
  45638c:	str	w8, [sp, #144]
  456390:	b	456398 <ferror@plt+0x54668>
  456394:	str	wzr, [sp, #144]
  456398:	ldr	w8, [sp, #144]
  45639c:	cbz	w8, 4563ac <ferror@plt+0x5467c>
  4563a0:	ldr	w8, [sp, #144]
  4563a4:	cmp	w8, #0x8
  4563a8:	b.ls	4563b8 <ferror@plt+0x54688>  // b.plast
  4563ac:	mov	w8, #0x0                   	// #0
  4563b0:	sturb	w8, [x29, #-109]
  4563b4:	b	4563d0 <ferror@plt+0x546a0>
  4563b8:	ldr	x8, [sp, #40]
  4563bc:	ldr	x9, [x8]
  4563c0:	ldur	x0, [x29, #-32]
  4563c4:	ldr	w1, [sp, #144]
  4563c8:	blr	x9
  4563cc:	sturb	w0, [x29, #-109]
  4563d0:	ldur	x8, [x29, #-32]
  4563d4:	add	x8, x8, #0x1
  4563d8:	stur	x8, [x29, #-32]
  4563dc:	ldurb	w8, [x29, #-109]
  4563e0:	cbz	w8, 456408 <ferror@plt+0x546d8>
  4563e4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4563e8:	add	x0, x0, #0x6e5
  4563ec:	bl	401cf0 <gettext@plt>
  4563f0:	ldur	x8, [x29, #-16]
  4563f4:	ldr	x1, [x8, #16]
  4563f8:	ldurb	w2, [x29, #-109]
  4563fc:	bl	4712bc <warn@@Base>
  456400:	stur	wzr, [x29, #-4]
  456404:	b	45691c <ferror@plt+0x54bec>
  456408:	mov	w8, #0x4                   	// #4
  45640c:	str	w8, [sp, #140]
  456410:	ldr	w8, [sp, #140]
  456414:	mov	w9, w8
  456418:	mov	x10, #0x4                   	// #4
  45641c:	cmp	x10, x9
  456420:	b.cs	456454 <ferror@plt+0x54724>  // b.hs, b.nlast
  456424:	ldr	w8, [sp, #140]
  456428:	mov	w2, w8
  45642c:	ldr	x0, [sp, #56]
  456430:	ldr	x1, [sp, #48]
  456434:	bl	4018e0 <ngettext@plt>
  456438:	ldr	w1, [sp, #140]
  45643c:	mov	w8, #0x4                   	// #4
  456440:	mov	w2, w8
  456444:	str	w8, [sp, #16]
  456448:	bl	4711a8 <error@@Base>
  45644c:	ldr	w8, [sp, #16]
  456450:	str	w8, [sp, #140]
  456454:	ldur	x8, [x29, #-32]
  456458:	ldr	w9, [sp, #140]
  45645c:	mov	w10, w9
  456460:	add	x8, x8, x10
  456464:	ldur	x10, [x29, #-64]
  456468:	cmp	x8, x10
  45646c:	b.cc	456498 <ferror@plt+0x54768>  // b.lo, b.ul, b.last
  456470:	ldur	x8, [x29, #-32]
  456474:	ldur	x9, [x29, #-64]
  456478:	cmp	x8, x9
  45647c:	b.cs	456494 <ferror@plt+0x54764>  // b.hs, b.nlast
  456480:	ldur	x8, [x29, #-64]
  456484:	ldur	x9, [x29, #-32]
  456488:	subs	x8, x8, x9
  45648c:	str	w8, [sp, #140]
  456490:	b	456498 <ferror@plt+0x54768>
  456494:	str	wzr, [sp, #140]
  456498:	ldr	w8, [sp, #140]
  45649c:	cbz	w8, 4564ac <ferror@plt+0x5477c>
  4564a0:	ldr	w8, [sp, #140]
  4564a4:	cmp	w8, #0x8
  4564a8:	b.ls	4564b4 <ferror@plt+0x54784>  // b.plast
  4564ac:	stur	wzr, [x29, #-120]
  4564b0:	b	4564cc <ferror@plt+0x5479c>
  4564b4:	ldr	x8, [sp, #40]
  4564b8:	ldr	x9, [x8]
  4564bc:	ldur	x0, [x29, #-32]
  4564c0:	ldr	w1, [sp, #140]
  4564c4:	blr	x9
  4564c8:	stur	w0, [x29, #-120]
  4564cc:	ldur	x8, [x29, #-32]
  4564d0:	add	x8, x8, #0x4
  4564d4:	stur	x8, [x29, #-32]
  4564d8:	ldur	w8, [x29, #-120]
  4564dc:	cbz	w8, 456504 <ferror@plt+0x547d4>
  4564e0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4564e4:	add	x0, x0, #0xaf8
  4564e8:	bl	401cf0 <gettext@plt>
  4564ec:	ldur	x8, [x29, #-16]
  4564f0:	ldr	x1, [x8, #16]
  4564f4:	ldur	w2, [x29, #-120]
  4564f8:	bl	4712bc <warn@@Base>
  4564fc:	stur	wzr, [x29, #-4]
  456500:	b	45691c <ferror@plt+0x54bec>
  456504:	ldur	x0, [x29, #-24]
  456508:	bl	4664d4 <ferror@plt+0x647a4>
  45650c:	cbnz	w0, 456530 <ferror@plt+0x54800>
  456510:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456514:	add	x0, x0, #0x4db
  456518:	bl	401cf0 <gettext@plt>
  45651c:	ldur	x8, [x29, #-16]
  456520:	ldr	x1, [x8, #16]
  456524:	bl	4712bc <warn@@Base>
  456528:	stur	wzr, [x29, #-4]
  45652c:	b	45691c <ferror@plt+0x54bec>
  456530:	stur	wzr, [x29, #-68]
  456534:	stur	wzr, [x29, #-72]
  456538:	ldur	w8, [x29, #-72]
  45653c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  456540:	add	x9, x9, #0x9c0
  456544:	ldr	w10, [x9]
  456548:	cmp	w8, w10
  45654c:	b.cs	456590 <ferror@plt+0x54860>  // b.hs, b.nlast
  456550:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  456554:	add	x8, x8, #0x9b8
  456558:	ldr	x8, [x8]
  45655c:	ldur	w9, [x29, #-72]
  456560:	mov	w10, w9
  456564:	mov	x11, #0x68                  	// #104
  456568:	mul	x10, x11, x10
  45656c:	add	x8, x8, x10
  456570:	ldr	w9, [x8, #96]
  456574:	ldur	w12, [x29, #-68]
  456578:	add	w9, w12, w9
  45657c:	stur	w9, [x29, #-68]
  456580:	ldur	w8, [x29, #-72]
  456584:	add	w8, w8, #0x1
  456588:	stur	w8, [x29, #-72]
  45658c:	b	456538 <ferror@plt+0x54808>
  456590:	ldur	w8, [x29, #-68]
  456594:	cbnz	w8, 4565b4 <ferror@plt+0x54884>
  456598:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  45659c:	add	x0, x0, #0xb35
  4565a0:	bl	401cf0 <gettext@plt>
  4565a4:	bl	401ca0 <printf@plt>
  4565a8:	mov	w8, #0x1                   	// #1
  4565ac:	stur	w8, [x29, #-4]
  4565b0:	b	45691c <ferror@plt+0x54bec>
  4565b4:	ldur	w8, [x29, #-68]
  4565b8:	mov	w9, w8
  4565bc:	mov	x10, #0x10                  	// #16
  4565c0:	mul	x0, x10, x9
  4565c4:	bl	47824c <warn@@Base+0x6f90>
  4565c8:	stur	x0, [x29, #-80]
  4565cc:	ldur	x9, [x29, #-80]
  4565d0:	stur	x9, [x29, #-88]
  4565d4:	stur	wzr, [x29, #-72]
  4565d8:	ldur	w8, [x29, #-72]
  4565dc:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4565e0:	add	x9, x9, #0x9c0
  4565e4:	ldr	w10, [x9]
  4565e8:	cmp	w8, w10
  4565ec:	b.cs	456680 <ferror@plt+0x54950>  // b.hs, b.nlast
  4565f0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4565f4:	add	x8, x8, #0x9b8
  4565f8:	ldr	x8, [x8]
  4565fc:	ldur	w9, [x29, #-72]
  456600:	mov	w10, w9
  456604:	mov	x11, #0x68                  	// #104
  456608:	mul	x10, x11, x10
  45660c:	add	x8, x8, x10
  456610:	str	x8, [sp, #128]
  456614:	str	wzr, [sp, #124]
  456618:	ldr	w8, [sp, #124]
  45661c:	ldr	x9, [sp, #128]
  456620:	ldr	w10, [x9, #96]
  456624:	cmp	w8, w10
  456628:	b.cs	456670 <ferror@plt+0x54940>  // b.hs, b.nlast
  45662c:	ldr	x8, [sp, #128]
  456630:	ldr	x8, [x8, #88]
  456634:	ldr	w9, [sp, #124]
  456638:	mov	w10, w9
  45663c:	ldr	x8, [x8, x10, lsl #3]
  456640:	ldur	x10, [x29, #-88]
  456644:	str	x8, [x10]
  456648:	ldr	x8, [sp, #128]
  45664c:	ldur	x10, [x29, #-88]
  456650:	str	x8, [x10, #8]
  456654:	ldur	x8, [x29, #-88]
  456658:	add	x8, x8, #0x10
  45665c:	stur	x8, [x29, #-88]
  456660:	ldr	w8, [sp, #124]
  456664:	add	w8, w8, #0x1
  456668:	str	w8, [sp, #124]
  45666c:	b	456618 <ferror@plt+0x548e8>
  456670:	ldur	w8, [x29, #-72]
  456674:	add	w8, w8, #0x1
  456678:	stur	w8, [x29, #-72]
  45667c:	b	4565d8 <ferror@plt+0x548a8>
  456680:	ldur	x0, [x29, #-80]
  456684:	ldur	w8, [x29, #-68]
  456688:	mov	w1, w8
  45668c:	mov	x2, #0x10                  	// #16
  456690:	adrp	x3, 470000 <ferror@plt+0x6e2d0>
  456694:	add	x3, x3, #0x668
  456698:	bl	4019b0 <qsort@plt>
  45669c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4566a0:	add	x9, x9, #0x990
  4566a4:	ldr	w8, [x9]
  4566a8:	cbz	w8, 4566d8 <ferror@plt+0x549a8>
  4566ac:	ldur	x8, [x29, #-80]
  4566b0:	ldr	x8, [x8]
  4566b4:	cbz	x8, 4566d8 <ferror@plt+0x549a8>
  4566b8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4566bc:	add	x0, x0, #0xb5d
  4566c0:	bl	401cf0 <gettext@plt>
  4566c4:	ldur	x8, [x29, #-16]
  4566c8:	ldr	x1, [x8, #16]
  4566cc:	ldur	x8, [x29, #-80]
  4566d0:	ldr	x2, [x8]
  4566d4:	bl	4712bc <warn@@Base>
  4566d8:	ldur	x0, [x29, #-16]
  4566dc:	mov	w8, wzr
  4566e0:	mov	w1, w8
  4566e4:	bl	45d6a8 <ferror@plt+0x5b978>
  4566e8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4566ec:	add	x0, x0, #0xb87
  4566f0:	bl	401cf0 <gettext@plt>
  4566f4:	bl	401ca0 <printf@plt>
  4566f8:	stur	wzr, [x29, #-72]
  4566fc:	ldur	w8, [x29, #-72]
  456700:	ldur	w9, [x29, #-68]
  456704:	cmp	w8, w9
  456708:	b.cs	456900 <ferror@plt+0x54bd0>  // b.hs, b.nlast
  45670c:	ldur	x8, [x29, #-80]
  456710:	ldur	w9, [x29, #-72]
  456714:	mov	w10, w9
  456718:	mov	x11, #0x10                  	// #16
  45671c:	mul	x10, x11, x10
  456720:	add	x8, x8, x10
  456724:	str	x8, [sp, #112]
  456728:	ldr	x8, [sp, #112]
  45672c:	ldr	x8, [x8, #8]
  456730:	str	x8, [sp, #104]
  456734:	ldur	w9, [x29, #-92]
  456738:	cbz	w9, 456748 <ferror@plt+0x54a18>
  45673c:	ldurb	w8, [x29, #-93]
  456740:	str	w8, [sp, #12]
  456744:	b	456754 <ferror@plt+0x54a24>
  456748:	ldr	x8, [sp, #104]
  45674c:	ldr	w9, [x8]
  456750:	str	w9, [sp, #12]
  456754:	ldr	w8, [sp, #12]
  456758:	str	w8, [sp, #100]
  45675c:	ldr	x9, [sp, #112]
  456760:	ldr	x9, [x9]
  456764:	str	x9, [sp, #88]
  456768:	ldur	x9, [x29, #-56]
  45676c:	ldr	x10, [sp, #88]
  456770:	add	x9, x9, x10
  456774:	str	x9, [sp, #80]
  456778:	ldr	x9, [sp, #104]
  45677c:	ldr	x9, [x9, #24]
  456780:	str	x9, [sp, #72]
  456784:	ldr	w8, [sp, #100]
  456788:	cmp	w8, #0x2
  45678c:	b.cc	45679c <ferror@plt+0x54a6c>  // b.lo, b.ul, b.last
  456790:	ldr	w8, [sp, #100]
  456794:	cmp	w8, #0x8
  456798:	b.ls	4567b8 <ferror@plt+0x54a88>  // b.plast
  45679c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4567a0:	add	x0, x0, #0xba2
  4567a4:	bl	401cf0 <gettext@plt>
  4567a8:	ldr	w1, [sp, #100]
  4567ac:	ldr	x2, [sp, #88]
  4567b0:	bl	4712bc <warn@@Base>
  4567b4:	b	4568f0 <ferror@plt+0x54bc0>
  4567b8:	ldr	x8, [sp, #80]
  4567bc:	ldur	x9, [x29, #-56]
  4567c0:	cmp	x8, x9
  4567c4:	b.cc	4567d8 <ferror@plt+0x54aa8>  // b.lo, b.ul, b.last
  4567c8:	ldr	x8, [sp, #80]
  4567cc:	ldur	x9, [x29, #-64]
  4567d0:	cmp	x8, x9
  4567d4:	b.cc	4567f4 <ferror@plt+0x54ac4>  // b.lo, b.ul, b.last
  4567d8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4567dc:	add	x0, x0, #0xbdd
  4567e0:	bl	401cf0 <gettext@plt>
  4567e4:	ldr	x1, [sp, #88]
  4567e8:	ldur	w2, [x29, #-72]
  4567ec:	bl	4712bc <warn@@Base>
  4567f0:	b	4568f0 <ferror@plt+0x54bc0>
  4567f4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4567f8:	add	x8, x8, #0x990
  4567fc:	ldr	w9, [x8]
  456800:	cbz	w9, 4568ac <ferror@plt+0x54b7c>
  456804:	ldur	w8, [x29, #-72]
  456808:	cmp	w8, #0x0
  45680c:	cset	w8, ls  // ls = plast
  456810:	tbnz	w8, #0, 4568ac <ferror@plt+0x54b7c>
  456814:	ldur	x8, [x29, #-32]
  456818:	ldr	x9, [sp, #80]
  45681c:	cmp	x8, x9
  456820:	b.cs	456858 <ferror@plt+0x54b28>  // b.hs, b.nlast
  456824:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456828:	add	x0, x0, #0xc09
  45682c:	bl	401cf0 <gettext@plt>
  456830:	ldur	x8, [x29, #-32]
  456834:	ldur	x9, [x29, #-56]
  456838:	subs	x1, x8, x9
  45683c:	ldr	x8, [sp, #80]
  456840:	ldur	x9, [x29, #-56]
  456844:	subs	x2, x8, x9
  456848:	ldur	x8, [x29, #-16]
  45684c:	ldr	x3, [x8, #16]
  456850:	bl	4712bc <warn@@Base>
  456854:	b	4568ac <ferror@plt+0x54b7c>
  456858:	ldur	x8, [x29, #-32]
  45685c:	ldr	x9, [sp, #80]
  456860:	cmp	x8, x9
  456864:	b.ls	4568ac <ferror@plt+0x54b7c>  // b.plast
  456868:	ldr	x8, [sp, #80]
  45686c:	ldur	x9, [x29, #-40]
  456870:	cmp	x8, x9
  456874:	b.ne	45687c <ferror@plt+0x54b4c>  // b.any
  456878:	b	4568f0 <ferror@plt+0x54bc0>
  45687c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456880:	add	x0, x0, #0xc39
  456884:	bl	401cf0 <gettext@plt>
  456888:	ldur	x8, [x29, #-32]
  45688c:	ldur	x9, [x29, #-56]
  456890:	subs	x1, x8, x9
  456894:	ldr	x8, [sp, #80]
  456898:	ldur	x9, [x29, #-56]
  45689c:	subs	x2, x8, x9
  4568a0:	ldur	x8, [x29, #-16]
  4568a4:	ldr	x3, [x8, #16]
  4568a8:	bl	4712bc <warn@@Base>
  4568ac:	ldr	x8, [sp, #80]
  4568b0:	stur	x8, [x29, #-32]
  4568b4:	ldr	x8, [sp, #80]
  4568b8:	stur	x8, [x29, #-40]
  4568bc:	ldur	w9, [x29, #-92]
  4568c0:	adrp	x8, 470000 <ferror@plt+0x6e2d0>
  4568c4:	add	x8, x8, #0xe20
  4568c8:	adrp	x10, 470000 <ferror@plt+0x6e2d0>
  4568cc:	add	x10, x10, #0x6d0
  4568d0:	cmp	w9, #0x0
  4568d4:	csel	x8, x10, x8, ne  // ne = any
  4568d8:	ldur	x0, [x29, #-32]
  4568dc:	ldur	x1, [x29, #-64]
  4568e0:	ldr	w2, [sp, #100]
  4568e4:	ldr	x3, [sp, #88]
  4568e8:	ldr	x4, [sp, #72]
  4568ec:	blr	x8
  4568f0:	ldur	w8, [x29, #-72]
  4568f4:	add	w8, w8, #0x1
  4568f8:	stur	w8, [x29, #-72]
  4568fc:	b	4566fc <ferror@plt+0x549cc>
  456900:	mov	w0, #0xa                   	// #10
  456904:	bl	401cd0 <putchar@plt>
  456908:	ldur	x8, [x29, #-80]
  45690c:	mov	x0, x8
  456910:	bl	401bd0 <free@plt>
  456914:	mov	w9, #0x1                   	// #1
  456918:	stur	w9, [x29, #-4]
  45691c:	ldur	w0, [x29, #-4]
  456920:	ldr	x28, [sp, #304]
  456924:	ldp	x29, x30, [sp, #288]
  456928:	add	sp, sp, #0x140
  45692c:	ret
  456930:	sub	sp, sp, #0x30
  456934:	stp	x29, x30, [sp, #32]
  456938:	add	x29, sp, #0x20
  45693c:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  456940:	add	x8, x8, #0xcc7
  456944:	mov	w9, #0x1                   	// #1
  456948:	stur	x0, [x29, #-8]
  45694c:	str	x1, [sp, #16]
  456950:	mov	x0, x8
  456954:	str	w9, [sp, #12]
  456958:	bl	401cf0 <gettext@plt>
  45695c:	ldur	x8, [x29, #-8]
  456960:	ldr	x1, [x8, #16]
  456964:	bl	401ca0 <printf@plt>
  456968:	ldr	w9, [sp, #12]
  45696c:	mov	w0, w9
  456970:	ldp	x29, x30, [sp, #32]
  456974:	add	sp, sp, #0x30
  456978:	ret
  45697c:	sub	sp, sp, #0x20
  456980:	stp	x29, x30, [sp, #16]
  456984:	add	x29, sp, #0x10
  456988:	mov	w8, wzr
  45698c:	mov	w4, #0x1                   	// #1
  456990:	str	x0, [sp, #8]
  456994:	str	x1, [sp]
  456998:	ldr	x0, [sp, #8]
  45699c:	ldr	x1, [sp]
  4569a0:	ldr	x9, [sp, #8]
  4569a4:	ldr	w2, [x9, #56]
  4569a8:	mov	w3, w8
  4569ac:	bl	44ae94 <ferror@plt+0x49164>
  4569b0:	ldp	x29, x30, [sp, #16]
  4569b4:	add	sp, sp, #0x20
  4569b8:	ret
  4569bc:	sub	sp, sp, #0x140
  4569c0:	stp	x29, x30, [sp, #288]
  4569c4:	str	x28, [sp, #304]
  4569c8:	add	x29, sp, #0x120
  4569cc:	mov	w8, wzr
  4569d0:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  4569d4:	add	x9, x9, #0xd8f
  4569d8:	stur	x0, [x29, #-16]
  4569dc:	stur	x1, [x29, #-24]
  4569e0:	ldur	x10, [x29, #-16]
  4569e4:	ldr	x10, [x10, #32]
  4569e8:	stur	x10, [x29, #-32]
  4569ec:	ldur	x0, [x29, #-16]
  4569f0:	mov	w1, w8
  4569f4:	str	x9, [sp, #64]
  4569f8:	bl	45d6a8 <ferror@plt+0x5b978>
  4569fc:	ldur	x9, [x29, #-16]
  456a00:	ldr	x9, [x9, #48]
  456a04:	cmp	x9, #0x18
  456a08:	b.cs	456a2c <ferror@plt+0x54cfc>  // b.hs, b.nlast
  456a0c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456a10:	add	x0, x0, #0xd0a
  456a14:	bl	401cf0 <gettext@plt>
  456a18:	ldur	x8, [x29, #-16]
  456a1c:	ldr	x1, [x8, #16]
  456a20:	bl	4712bc <warn@@Base>
  456a24:	stur	wzr, [x29, #-4]
  456a28:	b	4574a8 <ferror@plt+0x55778>
  456a2c:	ldur	x0, [x29, #-32]
  456a30:	mov	w1, #0x4                   	// #4
  456a34:	bl	471630 <warn@@Base+0x374>
  456a38:	stur	w0, [x29, #-36]
  456a3c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456a40:	add	x0, x0, #0xd2f
  456a44:	bl	401cf0 <gettext@plt>
  456a48:	ldur	w8, [x29, #-36]
  456a4c:	mov	w1, w8
  456a50:	bl	401ca0 <printf@plt>
  456a54:	ldur	w8, [x29, #-36]
  456a58:	cmp	w8, #0x3
  456a5c:	b.cc	456a6c <ferror@plt+0x54d3c>  // b.lo, b.ul, b.last
  456a60:	ldur	w8, [x29, #-36]
  456a64:	cmp	w8, #0x8
  456a68:	b.ls	456a8c <ferror@plt+0x54d5c>  // b.plast
  456a6c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456a70:	add	x0, x0, #0xd3c
  456a74:	bl	401cf0 <gettext@plt>
  456a78:	ldur	w8, [x29, #-36]
  456a7c:	mov	w1, w8
  456a80:	bl	4712bc <warn@@Base>
  456a84:	stur	wzr, [x29, #-4]
  456a88:	b	4574a8 <ferror@plt+0x55778>
  456a8c:	ldur	w8, [x29, #-36]
  456a90:	cmp	w8, #0x4
  456a94:	b.cs	456aa8 <ferror@plt+0x54d78>  // b.hs, b.nlast
  456a98:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456a9c:	add	x0, x0, #0xd56
  456aa0:	bl	401cf0 <gettext@plt>
  456aa4:	bl	4712bc <warn@@Base>
  456aa8:	ldur	w8, [x29, #-36]
  456aac:	cmp	w8, #0x5
  456ab0:	b.cs	456ac4 <ferror@plt+0x54d94>  // b.hs, b.nlast
  456ab4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456ab8:	add	x0, x0, #0xd89
  456abc:	bl	401cf0 <gettext@plt>
  456ac0:	bl	4712bc <warn@@Base>
  456ac4:	ldur	w8, [x29, #-36]
  456ac8:	cmp	w8, #0x6
  456acc:	b.cs	456ae0 <ferror@plt+0x54db0>  // b.hs, b.nlast
  456ad0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456ad4:	add	x0, x0, #0xdbf
  456ad8:	bl	401cf0 <gettext@plt>
  456adc:	bl	4712bc <warn@@Base>
  456ae0:	ldur	w8, [x29, #-36]
  456ae4:	cmp	w8, #0x7
  456ae8:	b.cs	456afc <ferror@plt+0x54dcc>  // b.hs, b.nlast
  456aec:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456af0:	add	x0, x0, #0xdee
  456af4:	bl	401cf0 <gettext@plt>
  456af8:	bl	4712bc <warn@@Base>
  456afc:	ldur	x8, [x29, #-32]
  456b00:	add	x0, x8, #0x4
  456b04:	mov	w9, #0x4                   	// #4
  456b08:	mov	w1, w9
  456b0c:	str	w9, [sp, #60]
  456b10:	bl	471630 <warn@@Base+0x374>
  456b14:	stur	w0, [x29, #-40]
  456b18:	ldur	x8, [x29, #-32]
  456b1c:	add	x0, x8, #0x8
  456b20:	ldr	w1, [sp, #60]
  456b24:	bl	471630 <warn@@Base+0x374>
  456b28:	stur	w0, [x29, #-44]
  456b2c:	ldur	x8, [x29, #-32]
  456b30:	add	x0, x8, #0xc
  456b34:	ldr	w1, [sp, #60]
  456b38:	bl	471630 <warn@@Base+0x374>
  456b3c:	stur	w0, [x29, #-48]
  456b40:	ldur	x8, [x29, #-32]
  456b44:	add	x0, x8, #0x10
  456b48:	ldr	w1, [sp, #60]
  456b4c:	bl	471630 <warn@@Base+0x374>
  456b50:	stur	w0, [x29, #-52]
  456b54:	ldur	x8, [x29, #-32]
  456b58:	add	x0, x8, #0x14
  456b5c:	ldr	w1, [sp, #60]
  456b60:	bl	471630 <warn@@Base+0x374>
  456b64:	stur	w0, [x29, #-56]
  456b68:	ldur	w9, [x29, #-40]
  456b6c:	mov	w8, w9
  456b70:	ldur	x10, [x29, #-16]
  456b74:	ldr	x10, [x10, #48]
  456b78:	cmp	x8, x10
  456b7c:	b.hi	456be0 <ferror@plt+0x54eb0>  // b.pmore
  456b80:	ldur	w8, [x29, #-44]
  456b84:	mov	w9, w8
  456b88:	ldur	x10, [x29, #-16]
  456b8c:	ldr	x10, [x10, #48]
  456b90:	cmp	x9, x10
  456b94:	b.hi	456be0 <ferror@plt+0x54eb0>  // b.pmore
  456b98:	ldur	w8, [x29, #-48]
  456b9c:	mov	w9, w8
  456ba0:	ldur	x10, [x29, #-16]
  456ba4:	ldr	x10, [x10, #48]
  456ba8:	cmp	x9, x10
  456bac:	b.hi	456be0 <ferror@plt+0x54eb0>  // b.pmore
  456bb0:	ldur	w8, [x29, #-52]
  456bb4:	mov	w9, w8
  456bb8:	ldur	x10, [x29, #-16]
  456bbc:	ldr	x10, [x10, #48]
  456bc0:	cmp	x9, x10
  456bc4:	b.hi	456be0 <ferror@plt+0x54eb0>  // b.pmore
  456bc8:	ldur	w8, [x29, #-56]
  456bcc:	mov	w9, w8
  456bd0:	ldur	x10, [x29, #-16]
  456bd4:	ldr	x10, [x10, #48]
  456bd8:	cmp	x9, x10
  456bdc:	b.ls	456c00 <ferror@plt+0x54ed0>  // b.plast
  456be0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456be4:	add	x0, x0, #0xe1d
  456be8:	bl	401cf0 <gettext@plt>
  456bec:	ldur	x8, [x29, #-16]
  456bf0:	ldr	x1, [x8, #16]
  456bf4:	bl	4712bc <warn@@Base>
  456bf8:	stur	wzr, [x29, #-4]
  456bfc:	b	4574a8 <ferror@plt+0x55778>
  456c00:	ldur	w8, [x29, #-44]
  456c04:	ldur	w9, [x29, #-40]
  456c08:	cmp	w8, w9
  456c0c:	b.cs	456c30 <ferror@plt+0x54f00>  // b.hs, b.nlast
  456c10:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456c14:	add	x0, x0, #0xe40
  456c18:	bl	401cf0 <gettext@plt>
  456c1c:	ldur	w1, [x29, #-44]
  456c20:	ldur	w2, [x29, #-40]
  456c24:	bl	4712bc <warn@@Base>
  456c28:	stur	wzr, [x29, #-4]
  456c2c:	b	4574a8 <ferror@plt+0x55778>
  456c30:	ldur	w8, [x29, #-44]
  456c34:	ldur	w9, [x29, #-40]
  456c38:	subs	w8, w8, w9
  456c3c:	mov	w9, #0x8                   	// #8
  456c40:	udiv	w8, w8, w9
  456c44:	stur	w8, [x29, #-60]
  456c48:	ldur	w8, [x29, #-48]
  456c4c:	ldur	w9, [x29, #-44]
  456c50:	cmp	w8, w9
  456c54:	b.cs	456c78 <ferror@plt+0x54f48>  // b.hs, b.nlast
  456c58:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456c5c:	add	x0, x0, #0xe6c
  456c60:	bl	401cf0 <gettext@plt>
  456c64:	ldur	w1, [x29, #-48]
  456c68:	ldur	w2, [x29, #-44]
  456c6c:	bl	4712bc <warn@@Base>
  456c70:	stur	wzr, [x29, #-4]
  456c74:	b	4574a8 <ferror@plt+0x55778>
  456c78:	ldur	w8, [x29, #-48]
  456c7c:	ldur	w9, [x29, #-44]
  456c80:	subs	w8, w8, w9
  456c84:	mov	w9, #0x8                   	// #8
  456c88:	udiv	w8, w8, w9
  456c8c:	stur	w8, [x29, #-64]
  456c90:	ldur	w8, [x29, #-52]
  456c94:	ldur	w9, [x29, #-48]
  456c98:	cmp	w8, w9
  456c9c:	b.cs	456cc0 <ferror@plt+0x54f90>  // b.hs, b.nlast
  456ca0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456ca4:	add	x0, x0, #0xea3
  456ca8:	bl	401cf0 <gettext@plt>
  456cac:	ldur	w1, [x29, #-52]
  456cb0:	ldur	w2, [x29, #-48]
  456cb4:	bl	4712bc <warn@@Base>
  456cb8:	stur	wzr, [x29, #-4]
  456cbc:	b	4574a8 <ferror@plt+0x55778>
  456cc0:	ldur	w8, [x29, #-52]
  456cc4:	ldur	w9, [x29, #-48]
  456cc8:	subs	w8, w8, w9
  456ccc:	stur	w8, [x29, #-68]
  456cd0:	ldur	w8, [x29, #-56]
  456cd4:	ldur	w9, [x29, #-52]
  456cd8:	cmp	w8, w9
  456cdc:	b.cs	456d00 <ferror@plt+0x54fd0>  // b.hs, b.nlast
  456ce0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456ce4:	add	x0, x0, #0xee4
  456ce8:	bl	401cf0 <gettext@plt>
  456cec:	ldur	w1, [x29, #-56]
  456cf0:	ldur	w2, [x29, #-52]
  456cf4:	bl	4712bc <warn@@Base>
  456cf8:	stur	wzr, [x29, #-4]
  456cfc:	b	4574a8 <ferror@plt+0x55778>
  456d00:	ldur	w8, [x29, #-56]
  456d04:	ldur	w9, [x29, #-52]
  456d08:	subs	w8, w8, w9
  456d0c:	mov	w9, #0x8                   	// #8
  456d10:	udiv	w8, w8, w9
  456d14:	stur	w8, [x29, #-72]
  456d18:	ldur	x10, [x29, #-32]
  456d1c:	ldur	w8, [x29, #-40]
  456d20:	mov	w11, w8
  456d24:	add	x10, x10, x11
  456d28:	stur	x10, [x29, #-80]
  456d2c:	ldur	x10, [x29, #-32]
  456d30:	ldur	w8, [x29, #-44]
  456d34:	mov	w11, w8
  456d38:	add	x10, x10, x11
  456d3c:	stur	x10, [x29, #-88]
  456d40:	ldur	x10, [x29, #-32]
  456d44:	ldur	w8, [x29, #-48]
  456d48:	mov	w11, w8
  456d4c:	add	x10, x10, x11
  456d50:	stur	x10, [x29, #-96]
  456d54:	ldur	x10, [x29, #-32]
  456d58:	ldur	w8, [x29, #-52]
  456d5c:	mov	w11, w8
  456d60:	add	x10, x10, x11
  456d64:	stur	x10, [x29, #-104]
  456d68:	ldur	x10, [x29, #-32]
  456d6c:	ldur	w8, [x29, #-56]
  456d70:	mov	w11, w8
  456d74:	add	x10, x10, x11
  456d78:	stur	x10, [x29, #-112]
  456d7c:	ldur	x10, [x29, #-96]
  456d80:	ldur	w8, [x29, #-68]
  456d84:	mov	w11, w8
  456d88:	add	x10, x10, x11
  456d8c:	ldur	x11, [x29, #-16]
  456d90:	ldr	x11, [x11, #32]
  456d94:	ldur	x12, [x29, #-16]
  456d98:	ldr	x12, [x12, #48]
  456d9c:	add	x11, x11, x12
  456da0:	cmp	x10, x11
  456da4:	b.ls	456dc0 <ferror@plt+0x55090>  // b.plast
  456da8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456dac:	add	x0, x0, #0xf25
  456db0:	bl	401cf0 <gettext@plt>
  456db4:	bl	4712bc <warn@@Base>
  456db8:	stur	wzr, [x29, #-4]
  456dbc:	b	4574a8 <ferror@plt+0x55778>
  456dc0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456dc4:	add	x0, x0, #0xf53
  456dc8:	bl	401cf0 <gettext@plt>
  456dcc:	bl	401ca0 <printf@plt>
  456dd0:	stur	wzr, [x29, #-116]
  456dd4:	ldur	w8, [x29, #-116]
  456dd8:	ldur	w9, [x29, #-60]
  456ddc:	cmp	w8, w9
  456de0:	b.cs	456e7c <ferror@plt+0x5514c>  // b.hs, b.nlast
  456de4:	ldur	x8, [x29, #-80]
  456de8:	ldur	w9, [x29, #-116]
  456dec:	mov	w10, #0x8                   	// #8
  456df0:	mul	w9, w9, w10
  456df4:	mov	w11, w9
  456df8:	ubfx	x11, x11, #0, #32
  456dfc:	add	x0, x8, x11
  456e00:	mov	w1, w10
  456e04:	str	w10, [sp, #56]
  456e08:	bl	471630 <warn@@Base+0x374>
  456e0c:	stur	x0, [x29, #-128]
  456e10:	ldur	x8, [x29, #-80]
  456e14:	ldur	w9, [x29, #-116]
  456e18:	ldr	w10, [sp, #56]
  456e1c:	mul	w9, w9, w10
  456e20:	mov	w11, w9
  456e24:	ubfx	x11, x11, #0, #32
  456e28:	add	x8, x8, x11
  456e2c:	add	x0, x8, #0x8
  456e30:	mov	w1, w10
  456e34:	bl	471630 <warn@@Base+0x374>
  456e38:	stur	x0, [x29, #-136]
  456e3c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456e40:	add	x0, x0, #0xf5f
  456e44:	bl	401cf0 <gettext@plt>
  456e48:	ldur	w9, [x29, #-116]
  456e4c:	mov	w10, #0x2                   	// #2
  456e50:	udiv	w1, w9, w10
  456e54:	ldur	x2, [x29, #-128]
  456e58:	ldur	x8, [x29, #-128]
  456e5c:	ldur	x11, [x29, #-136]
  456e60:	add	x8, x8, x11
  456e64:	subs	x3, x8, #0x1
  456e68:	bl	401ca0 <printf@plt>
  456e6c:	ldur	w8, [x29, #-116]
  456e70:	add	w8, w8, #0x2
  456e74:	stur	w8, [x29, #-116]
  456e78:	b	456dd4 <ferror@plt+0x550a4>
  456e7c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456e80:	add	x0, x0, #0xf74
  456e84:	bl	401cf0 <gettext@plt>
  456e88:	bl	401ca0 <printf@plt>
  456e8c:	stur	wzr, [x29, #-116]
  456e90:	ldur	w8, [x29, #-116]
  456e94:	ldur	w9, [x29, #-64]
  456e98:	cmp	w8, w9
  456e9c:	b.cs	456f70 <ferror@plt+0x55240>  // b.hs, b.nlast
  456ea0:	ldur	x8, [x29, #-88]
  456ea4:	ldur	w9, [x29, #-116]
  456ea8:	mov	w10, #0x8                   	// #8
  456eac:	mul	w9, w9, w10
  456eb0:	mov	w11, w9
  456eb4:	ubfx	x11, x11, #0, #32
  456eb8:	add	x0, x8, x11
  456ebc:	mov	w1, w10
  456ec0:	str	w10, [sp, #52]
  456ec4:	bl	471630 <warn@@Base+0x374>
  456ec8:	str	x0, [sp, #144]
  456ecc:	ldur	x8, [x29, #-88]
  456ed0:	ldur	w9, [x29, #-116]
  456ed4:	ldr	w10, [sp, #52]
  456ed8:	mul	w9, w9, w10
  456edc:	mov	w11, w9
  456ee0:	ubfx	x11, x11, #0, #32
  456ee4:	add	x8, x8, x11
  456ee8:	add	x0, x8, #0x8
  456eec:	mov	w1, w10
  456ef0:	bl	471630 <warn@@Base+0x374>
  456ef4:	str	x0, [sp, #136]
  456ef8:	ldur	x8, [x29, #-88]
  456efc:	ldur	w9, [x29, #-116]
  456f00:	ldr	w10, [sp, #52]
  456f04:	mul	w9, w9, w10
  456f08:	mov	w11, w9
  456f0c:	ubfx	x11, x11, #0, #32
  456f10:	add	x8, x8, x11
  456f14:	add	x0, x8, #0x10
  456f18:	mov	w1, w10
  456f1c:	bl	471630 <warn@@Base+0x374>
  456f20:	str	x0, [sp, #128]
  456f24:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456f28:	add	x0, x0, #0xf80
  456f2c:	bl	401cf0 <gettext@plt>
  456f30:	ldur	w9, [x29, #-116]
  456f34:	mov	w10, #0x3                   	// #3
  456f38:	udiv	w1, w9, w10
  456f3c:	ldr	x2, [sp, #144]
  456f40:	ldr	x3, [sp, #136]
  456f44:	bl	401ca0 <printf@plt>
  456f48:	ldr	x8, [sp, #128]
  456f4c:	mov	x0, x8
  456f50:	ldr	w1, [sp, #52]
  456f54:	bl	466300 <ferror@plt+0x645d0>
  456f58:	ldr	x0, [sp, #64]
  456f5c:	bl	401ca0 <printf@plt>
  456f60:	ldur	w8, [x29, #-116]
  456f64:	add	w8, w8, #0x3
  456f68:	stur	w8, [x29, #-116]
  456f6c:	b	456e90 <ferror@plt+0x55160>
  456f70:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  456f74:	add	x0, x0, #0xf93
  456f78:	bl	401cf0 <gettext@plt>
  456f7c:	bl	401ca0 <printf@plt>
  456f80:	stur	wzr, [x29, #-116]
  456f84:	ldur	w8, [x29, #-116]
  456f88:	ldur	w9, [x29, #-68]
  456f8c:	mov	w10, #0x0                   	// #0
  456f90:	cmp	w8, w9
  456f94:	str	w10, [sp, #48]
  456f98:	b.cs	456fb4 <ferror@plt+0x55284>  // b.hs, b.nlast
  456f9c:	ldur	w8, [x29, #-116]
  456fa0:	ldur	w9, [x29, #-68]
  456fa4:	subs	w9, w9, #0x14
  456fa8:	cmp	w8, w9
  456fac:	cset	w8, ls  // ls = plast
  456fb0:	str	w8, [sp, #48]
  456fb4:	ldr	w8, [sp, #48]
  456fb8:	tbnz	w8, #0, 456fc0 <ferror@plt+0x55290>
  456fbc:	b	457064 <ferror@plt+0x55334>
  456fc0:	ldur	x8, [x29, #-96]
  456fc4:	ldur	w9, [x29, #-116]
  456fc8:	mov	w10, w9
  456fcc:	add	x0, x8, x10
  456fd0:	mov	w9, #0x8                   	// #8
  456fd4:	mov	w1, w9
  456fd8:	str	w9, [sp, #44]
  456fdc:	bl	471630 <warn@@Base+0x374>
  456fe0:	str	x0, [sp, #120]
  456fe4:	ldur	x8, [x29, #-96]
  456fe8:	ldur	w9, [x29, #-116]
  456fec:	mov	w10, w9
  456ff0:	add	x8, x8, x10
  456ff4:	add	x0, x8, #0x8
  456ff8:	ldr	w1, [sp, #44]
  456ffc:	bl	471630 <warn@@Base+0x374>
  457000:	str	x0, [sp, #112]
  457004:	ldur	x8, [x29, #-96]
  457008:	ldur	w9, [x29, #-116]
  45700c:	mov	w10, w9
  457010:	add	x8, x8, x10
  457014:	add	x0, x8, #0x10
  457018:	mov	w1, #0x4                   	// #4
  45701c:	bl	471630 <warn@@Base+0x374>
  457020:	str	w0, [sp, #108]
  457024:	ldr	x0, [sp, #120]
  457028:	ldr	w1, [sp, #44]
  45702c:	bl	466300 <ferror@plt+0x645d0>
  457030:	ldr	x0, [sp, #112]
  457034:	ldr	w1, [sp, #44]
  457038:	bl	466300 <ferror@plt+0x645d0>
  45703c:	adrp	x0, 485000 <warn@@Base+0x13d44>
  457040:	add	x0, x0, #0x3c4
  457044:	bl	401cf0 <gettext@plt>
  457048:	ldr	w9, [sp, #108]
  45704c:	mov	w1, w9
  457050:	bl	401ca0 <printf@plt>
  457054:	ldur	w8, [x29, #-116]
  457058:	add	w8, w8, #0x14
  45705c:	stur	w8, [x29, #-116]
  457060:	b	456f84 <ferror@plt+0x55254>
  457064:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  457068:	add	x0, x0, #0xfa4
  45706c:	bl	401cf0 <gettext@plt>
  457070:	bl	401ca0 <printf@plt>
  457074:	stur	wzr, [x29, #-116]
  457078:	ldur	w8, [x29, #-116]
  45707c:	ldur	w9, [x29, #-72]
  457080:	cmp	w8, w9
  457084:	b.cs	4574a0 <ferror@plt+0x55770>  // b.hs, b.nlast
  457088:	ldur	x8, [x29, #-104]
  45708c:	ldur	w9, [x29, #-116]
  457090:	mov	w10, #0x8                   	// #8
  457094:	mul	w9, w9, w10
  457098:	mov	w11, w9
  45709c:	ubfx	x11, x11, #0, #32
  4570a0:	add	x0, x8, x11
  4570a4:	mov	w9, #0x4                   	// #4
  4570a8:	mov	w1, w9
  4570ac:	str	w10, [sp, #40]
  4570b0:	str	w9, [sp, #36]
  4570b4:	bl	471630 <warn@@Base+0x374>
  4570b8:	str	w0, [sp, #104]
  4570bc:	ldur	x8, [x29, #-104]
  4570c0:	ldur	w9, [x29, #-116]
  4570c4:	ldr	w10, [sp, #40]
  4570c8:	mul	w9, w9, w10
  4570cc:	mov	w11, w9
  4570d0:	ubfx	x11, x11, #0, #32
  4570d4:	add	x8, x8, x11
  4570d8:	add	x0, x8, #0x4
  4570dc:	ldr	w1, [sp, #36]
  4570e0:	bl	471630 <warn@@Base+0x374>
  4570e4:	str	w0, [sp, #100]
  4570e8:	ldr	w9, [sp, #104]
  4570ec:	cbnz	w9, 4570f8 <ferror@plt+0x553c8>
  4570f0:	ldr	w8, [sp, #100]
  4570f4:	cbz	w8, 457490 <ferror@plt+0x55760>
  4570f8:	ldur	x8, [x29, #-112]
  4570fc:	ldr	w9, [sp, #104]
  457100:	mov	w10, w9
  457104:	add	x8, x8, x10
  457108:	str	x8, [sp, #80]
  45710c:	ldr	x8, [sp, #80]
  457110:	ldur	x10, [x29, #-112]
  457114:	cmp	x8, x10
  457118:	b.cc	45713c <ferror@plt+0x5540c>  // b.lo, b.ul, b.last
  45711c:	ldr	x8, [sp, #80]
  457120:	ldur	x9, [x29, #-16]
  457124:	ldr	x9, [x9, #32]
  457128:	ldur	x10, [x29, #-16]
  45712c:	ldr	x10, [x10, #48]
  457130:	add	x9, x9, x10
  457134:	cmp	x8, x9
  457138:	b.cc	457174 <ferror@plt+0x55444>  // b.lo, b.ul, b.last
  45713c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  457140:	add	x0, x0, #0xfb4
  457144:	bl	401cf0 <gettext@plt>
  457148:	ldur	w1, [x29, #-116]
  45714c:	ldr	w2, [sp, #104]
  457150:	bl	401ca0 <printf@plt>
  457154:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  457158:	add	x8, x8, #0xfcf
  45715c:	mov	x0, x8
  457160:	bl	401cf0 <gettext@plt>
  457164:	ldr	w1, [sp, #104]
  457168:	ldur	w2, [x29, #-116]
  45716c:	bl	4712bc <warn@@Base>
  457170:	b	4571b8 <ferror@plt+0x55488>
  457174:	ldur	w1, [x29, #-116]
  457178:	ldur	x8, [x29, #-16]
  45717c:	ldr	x8, [x8, #48]
  457180:	ldur	w9, [x29, #-56]
  457184:	ldr	w10, [sp, #104]
  457188:	add	w9, w9, w10
  45718c:	mov	w11, w9
  457190:	ubfx	x11, x11, #0, #32
  457194:	subs	x8, x8, x11
  457198:	ldur	x11, [x29, #-112]
  45719c:	ldr	w9, [sp, #104]
  4571a0:	mov	w12, w9
  4571a4:	add	x3, x11, x12
  4571a8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4571ac:	add	x0, x0, #0xb
  4571b0:	mov	w2, w8
  4571b4:	bl	401ca0 <printf@plt>
  4571b8:	ldur	x8, [x29, #-112]
  4571bc:	ldr	w9, [sp, #100]
  4571c0:	mov	w10, w9
  4571c4:	add	x8, x8, x10
  4571c8:	str	x8, [sp, #80]
  4571cc:	ldr	x8, [sp, #80]
  4571d0:	ldur	x10, [x29, #-112]
  4571d4:	cmp	x8, x10
  4571d8:	b.cc	457204 <ferror@plt+0x554d4>  // b.lo, b.ul, b.last
  4571dc:	ldr	x8, [sp, #80]
  4571e0:	ldur	x9, [x29, #-16]
  4571e4:	ldr	x9, [x9, #32]
  4571e8:	ldur	x10, [x29, #-16]
  4571ec:	ldr	x10, [x10, #48]
  4571f0:	add	x9, x9, x10
  4571f4:	mov	x10, #0xfffffffffffffffd    	// #-3
  4571f8:	add	x9, x9, x10
  4571fc:	cmp	x8, x9
  457200:	b.cc	457238 <ferror@plt+0x55508>  // b.lo, b.ul, b.last
  457204:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  457208:	add	x0, x0, #0x17
  45720c:	bl	401cf0 <gettext@plt>
  457210:	ldr	w1, [sp, #100]
  457214:	bl	401ca0 <printf@plt>
  457218:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  45721c:	add	x8, x8, #0x37
  457220:	mov	x0, x8
  457224:	bl	401cf0 <gettext@plt>
  457228:	ldr	w1, [sp, #100]
  45722c:	ldur	w2, [x29, #-116]
  457230:	bl	4712bc <warn@@Base>
  457234:	b	457490 <ferror@plt+0x55760>
  457238:	ldr	x0, [sp, #80]
  45723c:	mov	w8, #0x4                   	// #4
  457240:	mov	w1, w8
  457244:	str	w8, [sp, #32]
  457248:	bl	471630 <warn@@Base+0x374>
  45724c:	str	w0, [sp, #96]
  457250:	ldur	x9, [x29, #-112]
  457254:	ldr	w8, [sp, #100]
  457258:	mov	w10, w8
  45725c:	add	x9, x9, x10
  457260:	add	x9, x9, #0x4
  457264:	ldr	w8, [sp, #96]
  457268:	ldr	w11, [sp, #32]
  45726c:	mul	w8, w8, w11
  457270:	mov	w10, w8
  457274:	ubfx	x10, x10, #0, #32
  457278:	add	x9, x9, x10
  45727c:	str	x9, [sp, #80]
  457280:	ldr	w8, [sp, #96]
  457284:	mul	w8, w8, w11
  457288:	ldr	w12, [sp, #96]
  45728c:	cmp	w8, w12
  457290:	b.cc	4572c4 <ferror@plt+0x55594>  // b.lo, b.ul, b.last
  457294:	ldr	x8, [sp, #80]
  457298:	ldur	x9, [x29, #-16]
  45729c:	ldr	x9, [x9, #32]
  4572a0:	ldur	x10, [x29, #-16]
  4572a4:	ldr	x10, [x10, #48]
  4572a8:	add	x9, x9, x10
  4572ac:	cmp	x8, x9
  4572b0:	b.cs	4572c4 <ferror@plt+0x55594>  // b.hs, b.nlast
  4572b4:	ldr	x8, [sp, #80]
  4572b8:	ldur	x9, [x29, #-112]
  4572bc:	cmp	x8, x9
  4572c0:	b.cs	4572f4 <ferror@plt+0x555c4>  // b.hs, b.nlast
  4572c4:	ldr	w1, [sp, #96]
  4572c8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4572cc:	add	x0, x0, #0x78
  4572d0:	bl	401ca0 <printf@plt>
  4572d4:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  4572d8:	add	x8, x8, #0x95
  4572dc:	mov	x0, x8
  4572e0:	bl	401cf0 <gettext@plt>
  4572e4:	ldr	w1, [sp, #96]
  4572e8:	ldur	w2, [x29, #-116]
  4572ec:	bl	4712bc <warn@@Base>
  4572f0:	b	457490 <ferror@plt+0x55760>
  4572f4:	ldr	w8, [sp, #96]
  4572f8:	cmp	w8, #0x1
  4572fc:	b.ls	457308 <ferror@plt+0x555d8>  // b.plast
  457300:	ldr	x0, [sp, #64]
  457304:	bl	401ca0 <printf@plt>
  457308:	str	wzr, [sp, #88]
  45730c:	ldr	w8, [sp, #88]
  457310:	ldr	w9, [sp, #96]
  457314:	cmp	w8, w9
  457318:	b.cs	45747c <ferror@plt+0x5574c>  // b.hs, b.nlast
  45731c:	ldur	x8, [x29, #-112]
  457320:	ldr	w9, [sp, #100]
  457324:	mov	w10, w9
  457328:	add	x8, x8, x10
  45732c:	add	x8, x8, #0x4
  457330:	ldr	w9, [sp, #88]
  457334:	mov	w11, #0x4                   	// #4
  457338:	mul	w9, w9, w11
  45733c:	mov	w10, w9
  457340:	ubfx	x10, x10, #0, #32
  457344:	add	x0, x8, x10
  457348:	mov	w1, w11
  45734c:	bl	471630 <warn@@Base+0x374>
  457350:	str	w0, [sp, #92]
  457354:	ldr	w9, [sp, #92]
  457358:	lsr	w9, w9, #31
  45735c:	and	w9, w9, #0x1
  457360:	str	w9, [sp, #76]
  457364:	ldr	w9, [sp, #92]
  457368:	lsr	w9, w9, #28
  45736c:	and	w9, w9, #0x7
  457370:	str	w9, [sp, #72]
  457374:	ldr	w9, [sp, #92]
  457378:	and	w9, w9, #0xffffff
  45737c:	str	w9, [sp, #92]
  457380:	ldr	w9, [sp, #92]
  457384:	ldur	w11, [x29, #-60]
  457388:	mov	w12, #0x2                   	// #2
  45738c:	udiv	w11, w11, w12
  457390:	cmp	w9, w11
  457394:	b.cc	4573d8 <ferror@plt+0x556a8>  // b.lo, b.ul, b.last
  457398:	ldr	w8, [sp, #96]
  45739c:	mov	w9, #0x20                  	// #32
  4573a0:	mov	w10, #0x9                   	// #9
  4573a4:	cmp	w8, #0x1
  4573a8:	csel	w1, w10, w9, hi  // hi = pmore
  4573ac:	ldr	w8, [sp, #92]
  4573b0:	ldur	w9, [x29, #-60]
  4573b4:	mov	w10, #0x2                   	// #2
  4573b8:	udiv	w9, w9, w10
  4573bc:	subs	w8, w8, w9
  4573c0:	mov	w11, w8
  4573c4:	ubfx	x2, x11, #0, #32
  4573c8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4573cc:	add	x0, x0, #0xcc
  4573d0:	bl	401ca0 <printf@plt>
  4573d4:	b	457400 <ferror@plt+0x556d0>
  4573d8:	ldr	w8, [sp, #96]
  4573dc:	mov	w9, #0x20                  	// #32
  4573e0:	mov	w10, #0x9                   	// #9
  4573e4:	cmp	w8, #0x1
  4573e8:	csel	w1, w10, w9, hi  // hi = pmore
  4573ec:	ldr	w8, [sp, #92]
  4573f0:	mov	w2, w8
  4573f4:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4573f8:	add	x0, x0, #0xd3
  4573fc:	bl	401ca0 <printf@plt>
  457400:	ldr	w8, [sp, #76]
  457404:	cbz	w8, 45741c <ferror@plt+0x556ec>
  457408:	adrp	x0, 499000 <warn@@Base+0x27d44>
  45740c:	add	x0, x0, #0xaf2
  457410:	bl	401cf0 <gettext@plt>
  457414:	str	x0, [sp, #24]
  457418:	b	45742c <ferror@plt+0x556fc>
  45741c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  457420:	add	x0, x0, #0xe3
  457424:	bl	401cf0 <gettext@plt>
  457428:	str	x0, [sp, #24]
  45742c:	ldr	x8, [sp, #24]
  457430:	ldr	w0, [sp, #72]
  457434:	str	x8, [sp, #16]
  457438:	bl	46dcfc <ferror@plt+0x6bfcc>
  45743c:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  457440:	add	x8, x8, #0xd9
  457444:	str	x0, [sp, #8]
  457448:	mov	x0, x8
  45744c:	ldr	x1, [sp, #16]
  457450:	ldr	x2, [sp, #8]
  457454:	bl	401ca0 <printf@plt>
  457458:	ldr	w9, [sp, #96]
  45745c:	cmp	w9, #0x1
  457460:	b.ls	45746c <ferror@plt+0x5573c>  // b.plast
  457464:	ldr	x0, [sp, #64]
  457468:	bl	401ca0 <printf@plt>
  45746c:	ldr	w8, [sp, #88]
  457470:	add	w8, w8, #0x1
  457474:	str	w8, [sp, #88]
  457478:	b	45730c <ferror@plt+0x555dc>
  45747c:	ldr	w8, [sp, #96]
  457480:	cmp	w8, #0x1
  457484:	b.hi	457490 <ferror@plt+0x55760>  // b.pmore
  457488:	ldr	x0, [sp, #64]
  45748c:	bl	401ca0 <printf@plt>
  457490:	ldur	w8, [x29, #-116]
  457494:	add	w8, w8, #0x1
  457498:	stur	w8, [x29, #-116]
  45749c:	b	457078 <ferror@plt+0x55348>
  4574a0:	mov	w8, #0x1                   	// #1
  4574a4:	stur	w8, [x29, #-4]
  4574a8:	ldur	w0, [x29, #-4]
  4574ac:	ldr	x28, [sp, #304]
  4574b0:	ldp	x29, x30, [sp, #288]
  4574b4:	add	sp, sp, #0x140
  4574b8:	ret
  4574bc:	stp	x29, x30, [sp, #-32]!
  4574c0:	str	x28, [sp, #16]
  4574c4:	mov	x29, sp
  4574c8:	sub	sp, sp, #0x380
  4574cc:	mov	w8, wzr
  4574d0:	mov	w9, #0xa                   	// #10
  4574d4:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  4574d8:	add	x10, x10, #0x2b3
  4574dc:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  4574e0:	add	x11, x11, #0x2fb
  4574e4:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4574e8:	add	x12, x12, #0x578
  4574ec:	stur	x0, [x29, #-16]
  4574f0:	stur	x1, [x29, #-24]
  4574f4:	ldur	x13, [x29, #-16]
  4574f8:	ldr	x13, [x13, #32]
  4574fc:	stur	x13, [x29, #-32]
  457500:	ldur	x13, [x29, #-16]
  457504:	ldr	x13, [x13, #32]
  457508:	ldur	x14, [x29, #-16]
  45750c:	ldr	x14, [x14, #48]
  457510:	add	x13, x13, x14
  457514:	stur	x13, [x29, #-56]
  457518:	ldur	x0, [x29, #-16]
  45751c:	mov	w1, w8
  457520:	str	w9, [sp, #260]
  457524:	str	x10, [sp, #248]
  457528:	str	x11, [sp, #240]
  45752c:	str	x12, [sp, #232]
  457530:	bl	45d6a8 <ferror@plt+0x5b978>
  457534:	ldur	x1, [x29, #-24]
  457538:	ldr	w0, [sp, #260]
  45753c:	bl	45bc18 <ferror@plt+0x59ee8>
  457540:	ldur	x8, [x29, #-32]
  457544:	ldur	x9, [x29, #-56]
  457548:	cmp	x8, x9
  45754c:	b.cs	459204 <ferror@plt+0x574d4>  // b.hs, b.nlast
  457550:	ldur	x8, [x29, #-32]
  457554:	stur	x8, [x29, #-48]
  457558:	mov	w8, #0x4                   	// #4
  45755c:	stur	w8, [x29, #-132]
  457560:	ldur	w8, [x29, #-132]
  457564:	mov	w9, w8
  457568:	mov	x10, #0x8                   	// #8
  45756c:	cmp	x10, x9
  457570:	b.cs	4575a4 <ferror@plt+0x55874>  // b.hs, b.nlast
  457574:	ldur	w8, [x29, #-132]
  457578:	mov	w2, w8
  45757c:	ldr	x0, [sp, #248]
  457580:	ldr	x1, [sp, #240]
  457584:	bl	4018e0 <ngettext@plt>
  457588:	ldur	w1, [x29, #-132]
  45758c:	mov	w8, #0x8                   	// #8
  457590:	mov	w2, w8
  457594:	str	w8, [sp, #228]
  457598:	bl	4711a8 <error@@Base>
  45759c:	ldr	w8, [sp, #228]
  4575a0:	stur	w8, [x29, #-132]
  4575a4:	ldur	x8, [x29, #-32]
  4575a8:	ldur	w9, [x29, #-132]
  4575ac:	mov	w10, w9
  4575b0:	add	x8, x8, x10
  4575b4:	ldur	x10, [x29, #-56]
  4575b8:	cmp	x8, x10
  4575bc:	b.cc	4575e8 <ferror@plt+0x558b8>  // b.lo, b.ul, b.last
  4575c0:	ldur	x8, [x29, #-32]
  4575c4:	ldur	x9, [x29, #-56]
  4575c8:	cmp	x8, x9
  4575cc:	b.cs	4575e4 <ferror@plt+0x558b4>  // b.hs, b.nlast
  4575d0:	ldur	x8, [x29, #-56]
  4575d4:	ldur	x9, [x29, #-32]
  4575d8:	subs	x8, x8, x9
  4575dc:	stur	w8, [x29, #-132]
  4575e0:	b	4575e8 <ferror@plt+0x558b8>
  4575e4:	stur	wzr, [x29, #-132]
  4575e8:	ldur	w8, [x29, #-132]
  4575ec:	cbz	w8, 4575fc <ferror@plt+0x558cc>
  4575f0:	ldur	w8, [x29, #-132]
  4575f4:	cmp	w8, #0x8
  4575f8:	b.ls	457604 <ferror@plt+0x558d4>  // b.plast
  4575fc:	stur	xzr, [x29, #-40]
  457600:	b	45761c <ferror@plt+0x558ec>
  457604:	ldr	x8, [sp, #232]
  457608:	ldr	x9, [x8]
  45760c:	ldur	x0, [x29, #-32]
  457610:	ldur	w1, [x29, #-132]
  457614:	blr	x9
  457618:	stur	x0, [x29, #-40]
  45761c:	ldur	x8, [x29, #-32]
  457620:	add	x8, x8, #0x4
  457624:	stur	x8, [x29, #-32]
  457628:	ldur	x8, [x29, #-40]
  45762c:	mov	x9, #0xffffffff            	// #4294967295
  457630:	cmp	x8, x9
  457634:	b.ne	457714 <ferror@plt+0x559e4>  // b.any
  457638:	mov	w8, #0x8                   	// #8
  45763c:	stur	w8, [x29, #-136]
  457640:	ldur	w8, [x29, #-136]
  457644:	mov	w9, w8
  457648:	mov	x10, #0x8                   	// #8
  45764c:	cmp	x10, x9
  457650:	b.cs	457684 <ferror@plt+0x55954>  // b.hs, b.nlast
  457654:	ldur	w8, [x29, #-136]
  457658:	mov	w2, w8
  45765c:	ldr	x0, [sp, #248]
  457660:	ldr	x1, [sp, #240]
  457664:	bl	4018e0 <ngettext@plt>
  457668:	ldur	w1, [x29, #-136]
  45766c:	mov	w8, #0x8                   	// #8
  457670:	mov	w2, w8
  457674:	str	w8, [sp, #224]
  457678:	bl	4711a8 <error@@Base>
  45767c:	ldr	w8, [sp, #224]
  457680:	stur	w8, [x29, #-136]
  457684:	ldur	x8, [x29, #-32]
  457688:	ldur	w9, [x29, #-136]
  45768c:	mov	w10, w9
  457690:	add	x8, x8, x10
  457694:	ldur	x10, [x29, #-56]
  457698:	cmp	x8, x10
  45769c:	b.cc	4576c8 <ferror@plt+0x55998>  // b.lo, b.ul, b.last
  4576a0:	ldur	x8, [x29, #-32]
  4576a4:	ldur	x9, [x29, #-56]
  4576a8:	cmp	x8, x9
  4576ac:	b.cs	4576c4 <ferror@plt+0x55994>  // b.hs, b.nlast
  4576b0:	ldur	x8, [x29, #-56]
  4576b4:	ldur	x9, [x29, #-32]
  4576b8:	subs	x8, x8, x9
  4576bc:	stur	w8, [x29, #-136]
  4576c0:	b	4576c8 <ferror@plt+0x55998>
  4576c4:	stur	wzr, [x29, #-136]
  4576c8:	ldur	w8, [x29, #-136]
  4576cc:	cbz	w8, 4576dc <ferror@plt+0x559ac>
  4576d0:	ldur	w8, [x29, #-136]
  4576d4:	cmp	w8, #0x8
  4576d8:	b.ls	4576e4 <ferror@plt+0x559b4>  // b.plast
  4576dc:	stur	xzr, [x29, #-40]
  4576e0:	b	4576fc <ferror@plt+0x559cc>
  4576e4:	ldr	x8, [sp, #232]
  4576e8:	ldr	x9, [x8]
  4576ec:	ldur	x0, [x29, #-32]
  4576f0:	ldur	w1, [x29, #-136]
  4576f4:	blr	x9
  4576f8:	stur	x0, [x29, #-40]
  4576fc:	ldur	x8, [x29, #-32]
  457700:	add	x8, x8, #0x8
  457704:	stur	x8, [x29, #-32]
  457708:	mov	w8, #0x8                   	// #8
  45770c:	stur	w8, [x29, #-68]
  457710:	b	45771c <ferror@plt+0x559ec>
  457714:	mov	w8, #0x4                   	// #4
  457718:	stur	w8, [x29, #-68]
  45771c:	ldur	x8, [x29, #-32]
  457720:	ldur	x9, [x29, #-40]
  457724:	add	x8, x8, x9
  457728:	stur	x8, [x29, #-64]
  45772c:	ldur	x8, [x29, #-32]
  457730:	ldur	x9, [x29, #-16]
  457734:	ldr	x9, [x9, #32]
  457738:	subs	x8, x8, x9
  45773c:	stur	x8, [x29, #-112]
  457740:	ldur	x8, [x29, #-112]
  457744:	ldur	x9, [x29, #-40]
  457748:	add	x8, x8, x9
  45774c:	ldur	x9, [x29, #-112]
  457750:	cmp	x8, x9
  457754:	b.cc	457774 <ferror@plt+0x55a44>  // b.lo, b.ul, b.last
  457758:	ldur	x8, [x29, #-112]
  45775c:	ldur	x9, [x29, #-40]
  457760:	add	x8, x8, x9
  457764:	ldur	x9, [x29, #-16]
  457768:	ldr	x9, [x9, #48]
  45776c:	cmp	x8, x9
  457770:	b.ls	4577e0 <ferror@plt+0x55ab0>  // b.plast
  457774:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  457778:	add	x0, x0, #0x973
  45777c:	bl	401cf0 <gettext@plt>
  457780:	ldur	x8, [x29, #-16]
  457784:	ldr	x1, [x8, #16]
  457788:	ldur	x8, [x29, #-48]
  45778c:	ldur	x9, [x29, #-16]
  457790:	ldr	x9, [x9, #32]
  457794:	subs	x2, x8, x9
  457798:	ldur	x8, [x29, #-40]
  45779c:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  4577a0:	add	x9, x9, #0xe28
  4577a4:	str	x0, [sp, #216]
  4577a8:	mov	x0, x9
  4577ac:	str	x1, [sp, #208]
  4577b0:	mov	x1, x8
  4577b4:	str	x2, [sp, #200]
  4577b8:	bl	45dad4 <ferror@plt+0x5bda4>
  4577bc:	ldr	x1, [sp, #216]
  4577c0:	str	x0, [sp, #192]
  4577c4:	mov	x0, x1
  4577c8:	ldr	x1, [sp, #208]
  4577cc:	ldr	x2, [sp, #200]
  4577d0:	ldr	x3, [sp, #192]
  4577d4:	bl	4712bc <warn@@Base>
  4577d8:	stur	wzr, [x29, #-4]
  4577dc:	b	45920c <ferror@plt+0x574dc>
  4577e0:	mov	w8, #0x2                   	// #2
  4577e4:	stur	w8, [x29, #-140]
  4577e8:	ldur	w8, [x29, #-140]
  4577ec:	mov	w9, w8
  4577f0:	mov	x10, #0x2                   	// #2
  4577f4:	cmp	x10, x9
  4577f8:	b.cs	45782c <ferror@plt+0x55afc>  // b.hs, b.nlast
  4577fc:	ldur	w8, [x29, #-140]
  457800:	mov	w2, w8
  457804:	ldr	x0, [sp, #248]
  457808:	ldr	x1, [sp, #240]
  45780c:	bl	4018e0 <ngettext@plt>
  457810:	ldur	w1, [x29, #-140]
  457814:	mov	w8, #0x2                   	// #2
  457818:	mov	w2, w8
  45781c:	str	w8, [sp, #188]
  457820:	bl	4711a8 <error@@Base>
  457824:	ldr	w8, [sp, #188]
  457828:	stur	w8, [x29, #-140]
  45782c:	ldur	x8, [x29, #-32]
  457830:	ldur	w9, [x29, #-140]
  457834:	mov	w10, w9
  457838:	add	x8, x8, x10
  45783c:	ldur	x10, [x29, #-64]
  457840:	cmp	x8, x10
  457844:	b.cc	457870 <ferror@plt+0x55b40>  // b.lo, b.ul, b.last
  457848:	ldur	x8, [x29, #-32]
  45784c:	ldur	x9, [x29, #-64]
  457850:	cmp	x8, x9
  457854:	b.cs	45786c <ferror@plt+0x55b3c>  // b.hs, b.nlast
  457858:	ldur	x8, [x29, #-64]
  45785c:	ldur	x9, [x29, #-32]
  457860:	subs	x8, x8, x9
  457864:	stur	w8, [x29, #-140]
  457868:	b	457870 <ferror@plt+0x55b40>
  45786c:	stur	wzr, [x29, #-140]
  457870:	ldur	w8, [x29, #-140]
  457874:	cbz	w8, 457884 <ferror@plt+0x55b54>
  457878:	ldur	w8, [x29, #-140]
  45787c:	cmp	w8, #0x8
  457880:	b.ls	457890 <ferror@plt+0x55b60>  // b.plast
  457884:	mov	w8, #0x0                   	// #0
  457888:	sturh	w8, [x29, #-70]
  45788c:	b	4578a8 <ferror@plt+0x55b78>
  457890:	ldr	x8, [sp, #232]
  457894:	ldr	x9, [x8]
  457898:	ldur	x0, [x29, #-32]
  45789c:	ldur	w1, [x29, #-140]
  4578a0:	blr	x9
  4578a4:	sturh	w0, [x29, #-70]
  4578a8:	ldur	x8, [x29, #-32]
  4578ac:	add	x8, x8, #0x2
  4578b0:	stur	x8, [x29, #-32]
  4578b4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4578b8:	add	x0, x0, #0xd2f
  4578bc:	bl	401cf0 <gettext@plt>
  4578c0:	ldurh	w8, [x29, #-70]
  4578c4:	mov	w1, w8
  4578c8:	bl	401ca0 <printf@plt>
  4578cc:	ldurh	w8, [x29, #-70]
  4578d0:	cmp	w8, #0x5
  4578d4:	b.eq	4578f0 <ferror@plt+0x55bc0>  // b.none
  4578d8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4578dc:	add	x0, x0, #0xea
  4578e0:	bl	401cf0 <gettext@plt>
  4578e4:	bl	4712bc <warn@@Base>
  4578e8:	stur	wzr, [x29, #-4]
  4578ec:	b	45920c <ferror@plt+0x574dc>
  4578f0:	mov	w8, #0x2                   	// #2
  4578f4:	stur	w8, [x29, #-144]
  4578f8:	ldur	w8, [x29, #-144]
  4578fc:	mov	w9, w8
  457900:	mov	x10, #0x2                   	// #2
  457904:	cmp	x10, x9
  457908:	b.cs	45793c <ferror@plt+0x55c0c>  // b.hs, b.nlast
  45790c:	ldur	w8, [x29, #-144]
  457910:	mov	w2, w8
  457914:	ldr	x0, [sp, #248]
  457918:	ldr	x1, [sp, #240]
  45791c:	bl	4018e0 <ngettext@plt>
  457920:	ldur	w1, [x29, #-144]
  457924:	mov	w8, #0x2                   	// #2
  457928:	mov	w2, w8
  45792c:	str	w8, [sp, #184]
  457930:	bl	4711a8 <error@@Base>
  457934:	ldr	w8, [sp, #184]
  457938:	stur	w8, [x29, #-144]
  45793c:	ldur	x8, [x29, #-32]
  457940:	ldur	w9, [x29, #-144]
  457944:	mov	w10, w9
  457948:	add	x8, x8, x10
  45794c:	ldur	x10, [x29, #-64]
  457950:	cmp	x8, x10
  457954:	b.cc	457980 <ferror@plt+0x55c50>  // b.lo, b.ul, b.last
  457958:	ldur	x8, [x29, #-32]
  45795c:	ldur	x9, [x29, #-64]
  457960:	cmp	x8, x9
  457964:	b.cs	45797c <ferror@plt+0x55c4c>  // b.hs, b.nlast
  457968:	ldur	x8, [x29, #-64]
  45796c:	ldur	x9, [x29, #-32]
  457970:	subs	x8, x8, x9
  457974:	stur	w8, [x29, #-144]
  457978:	b	457980 <ferror@plt+0x55c50>
  45797c:	stur	wzr, [x29, #-144]
  457980:	ldur	w8, [x29, #-144]
  457984:	cbz	w8, 457994 <ferror@plt+0x55c64>
  457988:	ldur	w8, [x29, #-144]
  45798c:	cmp	w8, #0x8
  457990:	b.ls	4579a0 <ferror@plt+0x55c70>  // b.plast
  457994:	mov	w8, #0x0                   	// #0
  457998:	sturh	w8, [x29, #-72]
  45799c:	b	4579b8 <ferror@plt+0x55c88>
  4579a0:	ldr	x8, [sp, #232]
  4579a4:	ldr	x9, [x8]
  4579a8:	ldur	x0, [x29, #-32]
  4579ac:	ldur	w1, [x29, #-144]
  4579b0:	blr	x9
  4579b4:	sturh	w0, [x29, #-72]
  4579b8:	ldur	x8, [x29, #-32]
  4579bc:	add	x8, x8, #0x2
  4579c0:	stur	x8, [x29, #-32]
  4579c4:	ldurh	w8, [x29, #-72]
  4579c8:	cbz	w8, 4579e0 <ferror@plt+0x55cb0>
  4579cc:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4579d0:	add	x0, x0, #0x125
  4579d4:	bl	401cf0 <gettext@plt>
  4579d8:	ldurh	w1, [x29, #-72]
  4579dc:	bl	4712bc <warn@@Base>
  4579e0:	mov	w8, #0x4                   	// #4
  4579e4:	stur	w8, [x29, #-148]
  4579e8:	ldur	w8, [x29, #-148]
  4579ec:	mov	w9, w8
  4579f0:	mov	x10, #0x4                   	// #4
  4579f4:	cmp	x10, x9
  4579f8:	b.cs	457a2c <ferror@plt+0x55cfc>  // b.hs, b.nlast
  4579fc:	ldur	w8, [x29, #-148]
  457a00:	mov	w2, w8
  457a04:	ldr	x0, [sp, #248]
  457a08:	ldr	x1, [sp, #240]
  457a0c:	bl	4018e0 <ngettext@plt>
  457a10:	ldur	w1, [x29, #-148]
  457a14:	mov	w8, #0x4                   	// #4
  457a18:	mov	w2, w8
  457a1c:	str	w8, [sp, #180]
  457a20:	bl	4711a8 <error@@Base>
  457a24:	ldr	w8, [sp, #180]
  457a28:	stur	w8, [x29, #-148]
  457a2c:	ldur	x8, [x29, #-32]
  457a30:	ldur	w9, [x29, #-148]
  457a34:	mov	w10, w9
  457a38:	add	x8, x8, x10
  457a3c:	ldur	x10, [x29, #-64]
  457a40:	cmp	x8, x10
  457a44:	b.cc	457a70 <ferror@plt+0x55d40>  // b.lo, b.ul, b.last
  457a48:	ldur	x8, [x29, #-32]
  457a4c:	ldur	x9, [x29, #-64]
  457a50:	cmp	x8, x9
  457a54:	b.cs	457a6c <ferror@plt+0x55d3c>  // b.hs, b.nlast
  457a58:	ldur	x8, [x29, #-64]
  457a5c:	ldur	x9, [x29, #-32]
  457a60:	subs	x8, x8, x9
  457a64:	stur	w8, [x29, #-148]
  457a68:	b	457a70 <ferror@plt+0x55d40>
  457a6c:	stur	wzr, [x29, #-148]
  457a70:	ldur	w8, [x29, #-148]
  457a74:	cbz	w8, 457a84 <ferror@plt+0x55d54>
  457a78:	ldur	w8, [x29, #-148]
  457a7c:	cmp	w8, #0x8
  457a80:	b.ls	457a8c <ferror@plt+0x55d5c>  // b.plast
  457a84:	stur	wzr, [x29, #-76]
  457a88:	b	457aa4 <ferror@plt+0x55d74>
  457a8c:	ldr	x8, [sp, #232]
  457a90:	ldr	x9, [x8]
  457a94:	ldur	x0, [x29, #-32]
  457a98:	ldur	w1, [x29, #-148]
  457a9c:	blr	x9
  457aa0:	stur	w0, [x29, #-76]
  457aa4:	ldur	x8, [x29, #-32]
  457aa8:	add	x8, x8, #0x4
  457aac:	stur	x8, [x29, #-32]
  457ab0:	ldur	w8, [x29, #-76]
  457ab4:	cbnz	w8, 457ac8 <ferror@plt+0x55d98>
  457ab8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  457abc:	add	x0, x0, #0x15b
  457ac0:	bl	401cf0 <gettext@plt>
  457ac4:	bl	4712bc <warn@@Base>
  457ac8:	mov	w8, #0x4                   	// #4
  457acc:	stur	w8, [x29, #-152]
  457ad0:	ldur	w8, [x29, #-152]
  457ad4:	mov	w9, w8
  457ad8:	mov	x10, #0x4                   	// #4
  457adc:	cmp	x10, x9
  457ae0:	b.cs	457b14 <ferror@plt+0x55de4>  // b.hs, b.nlast
  457ae4:	ldur	w8, [x29, #-152]
  457ae8:	mov	w2, w8
  457aec:	ldr	x0, [sp, #248]
  457af0:	ldr	x1, [sp, #240]
  457af4:	bl	4018e0 <ngettext@plt>
  457af8:	ldur	w1, [x29, #-152]
  457afc:	mov	w8, #0x4                   	// #4
  457b00:	mov	w2, w8
  457b04:	str	w8, [sp, #176]
  457b08:	bl	4711a8 <error@@Base>
  457b0c:	ldr	w8, [sp, #176]
  457b10:	stur	w8, [x29, #-152]
  457b14:	ldur	x8, [x29, #-32]
  457b18:	ldur	w9, [x29, #-152]
  457b1c:	mov	w10, w9
  457b20:	add	x8, x8, x10
  457b24:	ldur	x10, [x29, #-64]
  457b28:	cmp	x8, x10
  457b2c:	b.cc	457b58 <ferror@plt+0x55e28>  // b.lo, b.ul, b.last
  457b30:	ldur	x8, [x29, #-32]
  457b34:	ldur	x9, [x29, #-64]
  457b38:	cmp	x8, x9
  457b3c:	b.cs	457b54 <ferror@plt+0x55e24>  // b.hs, b.nlast
  457b40:	ldur	x8, [x29, #-64]
  457b44:	ldur	x9, [x29, #-32]
  457b48:	subs	x8, x8, x9
  457b4c:	stur	w8, [x29, #-152]
  457b50:	b	457b58 <ferror@plt+0x55e28>
  457b54:	stur	wzr, [x29, #-152]
  457b58:	ldur	w8, [x29, #-152]
  457b5c:	cbz	w8, 457b6c <ferror@plt+0x55e3c>
  457b60:	ldur	w8, [x29, #-152]
  457b64:	cmp	w8, #0x8
  457b68:	b.ls	457b74 <ferror@plt+0x55e44>  // b.plast
  457b6c:	stur	wzr, [x29, #-80]
  457b70:	b	457b8c <ferror@plt+0x55e5c>
  457b74:	ldr	x8, [sp, #232]
  457b78:	ldr	x9, [x8]
  457b7c:	ldur	x0, [x29, #-32]
  457b80:	ldur	w1, [x29, #-152]
  457b84:	blr	x9
  457b88:	stur	w0, [x29, #-80]
  457b8c:	ldur	x8, [x29, #-32]
  457b90:	add	x8, x8, #0x4
  457b94:	stur	x8, [x29, #-32]
  457b98:	mov	w8, #0x4                   	// #4
  457b9c:	stur	w8, [x29, #-156]
  457ba0:	ldur	w8, [x29, #-156]
  457ba4:	mov	w9, w8
  457ba8:	mov	x10, #0x4                   	// #4
  457bac:	cmp	x10, x9
  457bb0:	b.cs	457be4 <ferror@plt+0x55eb4>  // b.hs, b.nlast
  457bb4:	ldur	w8, [x29, #-156]
  457bb8:	mov	w2, w8
  457bbc:	ldr	x0, [sp, #248]
  457bc0:	ldr	x1, [sp, #240]
  457bc4:	bl	4018e0 <ngettext@plt>
  457bc8:	ldur	w1, [x29, #-156]
  457bcc:	mov	w8, #0x4                   	// #4
  457bd0:	mov	w2, w8
  457bd4:	str	w8, [sp, #172]
  457bd8:	bl	4711a8 <error@@Base>
  457bdc:	ldr	w8, [sp, #172]
  457be0:	stur	w8, [x29, #-156]
  457be4:	ldur	x8, [x29, #-32]
  457be8:	ldur	w9, [x29, #-156]
  457bec:	mov	w10, w9
  457bf0:	add	x8, x8, x10
  457bf4:	ldur	x10, [x29, #-64]
  457bf8:	cmp	x8, x10
  457bfc:	b.cc	457c28 <ferror@plt+0x55ef8>  // b.lo, b.ul, b.last
  457c00:	ldur	x8, [x29, #-32]
  457c04:	ldur	x9, [x29, #-64]
  457c08:	cmp	x8, x9
  457c0c:	b.cs	457c24 <ferror@plt+0x55ef4>  // b.hs, b.nlast
  457c10:	ldur	x8, [x29, #-64]
  457c14:	ldur	x9, [x29, #-32]
  457c18:	subs	x8, x8, x9
  457c1c:	stur	w8, [x29, #-156]
  457c20:	b	457c28 <ferror@plt+0x55ef8>
  457c24:	stur	wzr, [x29, #-156]
  457c28:	ldur	w8, [x29, #-156]
  457c2c:	cbz	w8, 457c3c <ferror@plt+0x55f0c>
  457c30:	ldur	w8, [x29, #-156]
  457c34:	cmp	w8, #0x8
  457c38:	b.ls	457c44 <ferror@plt+0x55f14>  // b.plast
  457c3c:	stur	wzr, [x29, #-84]
  457c40:	b	457c5c <ferror@plt+0x55f2c>
  457c44:	ldr	x8, [sp, #232]
  457c48:	ldr	x9, [x8]
  457c4c:	ldur	x0, [x29, #-32]
  457c50:	ldur	w1, [x29, #-156]
  457c54:	blr	x9
  457c58:	stur	w0, [x29, #-84]
  457c5c:	ldur	x8, [x29, #-32]
  457c60:	add	x8, x8, #0x4
  457c64:	stur	x8, [x29, #-32]
  457c68:	mov	w8, #0x4                   	// #4
  457c6c:	stur	w8, [x29, #-160]
  457c70:	ldur	w8, [x29, #-160]
  457c74:	mov	w9, w8
  457c78:	mov	x10, #0x4                   	// #4
  457c7c:	cmp	x10, x9
  457c80:	b.cs	457cb4 <ferror@plt+0x55f84>  // b.hs, b.nlast
  457c84:	ldur	w8, [x29, #-160]
  457c88:	mov	w2, w8
  457c8c:	ldr	x0, [sp, #248]
  457c90:	ldr	x1, [sp, #240]
  457c94:	bl	4018e0 <ngettext@plt>
  457c98:	ldur	w1, [x29, #-160]
  457c9c:	mov	w8, #0x4                   	// #4
  457ca0:	mov	w2, w8
  457ca4:	str	w8, [sp, #168]
  457ca8:	bl	4711a8 <error@@Base>
  457cac:	ldr	w8, [sp, #168]
  457cb0:	stur	w8, [x29, #-160]
  457cb4:	ldur	x8, [x29, #-32]
  457cb8:	ldur	w9, [x29, #-160]
  457cbc:	mov	w10, w9
  457cc0:	add	x8, x8, x10
  457cc4:	ldur	x10, [x29, #-64]
  457cc8:	cmp	x8, x10
  457ccc:	b.cc	457cf8 <ferror@plt+0x55fc8>  // b.lo, b.ul, b.last
  457cd0:	ldur	x8, [x29, #-32]
  457cd4:	ldur	x9, [x29, #-64]
  457cd8:	cmp	x8, x9
  457cdc:	b.cs	457cf4 <ferror@plt+0x55fc4>  // b.hs, b.nlast
  457ce0:	ldur	x8, [x29, #-64]
  457ce4:	ldur	x9, [x29, #-32]
  457ce8:	subs	x8, x8, x9
  457cec:	stur	w8, [x29, #-160]
  457cf0:	b	457cf8 <ferror@plt+0x55fc8>
  457cf4:	stur	wzr, [x29, #-160]
  457cf8:	ldur	w8, [x29, #-160]
  457cfc:	cbz	w8, 457d0c <ferror@plt+0x55fdc>
  457d00:	ldur	w8, [x29, #-160]
  457d04:	cmp	w8, #0x8
  457d08:	b.ls	457d14 <ferror@plt+0x55fe4>  // b.plast
  457d0c:	stur	wzr, [x29, #-88]
  457d10:	b	457d2c <ferror@plt+0x55ffc>
  457d14:	ldr	x8, [sp, #232]
  457d18:	ldr	x9, [x8]
  457d1c:	ldur	x0, [x29, #-32]
  457d20:	ldur	w1, [x29, #-160]
  457d24:	blr	x9
  457d28:	stur	w0, [x29, #-88]
  457d2c:	ldur	x8, [x29, #-32]
  457d30:	add	x8, x8, #0x4
  457d34:	stur	x8, [x29, #-32]
  457d38:	mov	w8, #0x4                   	// #4
  457d3c:	stur	w8, [x29, #-164]
  457d40:	ldur	w8, [x29, #-164]
  457d44:	mov	w9, w8
  457d48:	mov	x10, #0x4                   	// #4
  457d4c:	cmp	x10, x9
  457d50:	b.cs	457d84 <ferror@plt+0x56054>  // b.hs, b.nlast
  457d54:	ldur	w8, [x29, #-164]
  457d58:	mov	w2, w8
  457d5c:	ldr	x0, [sp, #248]
  457d60:	ldr	x1, [sp, #240]
  457d64:	bl	4018e0 <ngettext@plt>
  457d68:	ldur	w1, [x29, #-164]
  457d6c:	mov	w8, #0x4                   	// #4
  457d70:	mov	w2, w8
  457d74:	str	w8, [sp, #164]
  457d78:	bl	4711a8 <error@@Base>
  457d7c:	ldr	w8, [sp, #164]
  457d80:	stur	w8, [x29, #-164]
  457d84:	ldur	x8, [x29, #-32]
  457d88:	ldur	w9, [x29, #-164]
  457d8c:	mov	w10, w9
  457d90:	add	x8, x8, x10
  457d94:	ldur	x10, [x29, #-64]
  457d98:	cmp	x8, x10
  457d9c:	b.cc	457dc8 <ferror@plt+0x56098>  // b.lo, b.ul, b.last
  457da0:	ldur	x8, [x29, #-32]
  457da4:	ldur	x9, [x29, #-64]
  457da8:	cmp	x8, x9
  457dac:	b.cs	457dc4 <ferror@plt+0x56094>  // b.hs, b.nlast
  457db0:	ldur	x8, [x29, #-64]
  457db4:	ldur	x9, [x29, #-32]
  457db8:	subs	x8, x8, x9
  457dbc:	stur	w8, [x29, #-164]
  457dc0:	b	457dc8 <ferror@plt+0x56098>
  457dc4:	stur	wzr, [x29, #-164]
  457dc8:	ldur	w8, [x29, #-164]
  457dcc:	cbz	w8, 457ddc <ferror@plt+0x560ac>
  457dd0:	ldur	w8, [x29, #-164]
  457dd4:	cmp	w8, #0x8
  457dd8:	b.ls	457de4 <ferror@plt+0x560b4>  // b.plast
  457ddc:	stur	wzr, [x29, #-92]
  457de0:	b	457dfc <ferror@plt+0x560cc>
  457de4:	ldr	x8, [sp, #232]
  457de8:	ldr	x9, [x8]
  457dec:	ldur	x0, [x29, #-32]
  457df0:	ldur	w1, [x29, #-164]
  457df4:	blr	x9
  457df8:	stur	w0, [x29, #-92]
  457dfc:	ldur	x8, [x29, #-32]
  457e00:	add	x8, x8, #0x4
  457e04:	stur	x8, [x29, #-32]
  457e08:	mov	w8, #0x4                   	// #4
  457e0c:	stur	w8, [x29, #-168]
  457e10:	ldur	w8, [x29, #-168]
  457e14:	mov	w9, w8
  457e18:	mov	x10, #0x4                   	// #4
  457e1c:	cmp	x10, x9
  457e20:	b.cs	457e54 <ferror@plt+0x56124>  // b.hs, b.nlast
  457e24:	ldur	w8, [x29, #-168]
  457e28:	mov	w2, w8
  457e2c:	ldr	x0, [sp, #248]
  457e30:	ldr	x1, [sp, #240]
  457e34:	bl	4018e0 <ngettext@plt>
  457e38:	ldur	w1, [x29, #-168]
  457e3c:	mov	w8, #0x4                   	// #4
  457e40:	mov	w2, w8
  457e44:	str	w8, [sp, #160]
  457e48:	bl	4711a8 <error@@Base>
  457e4c:	ldr	w8, [sp, #160]
  457e50:	stur	w8, [x29, #-168]
  457e54:	ldur	x8, [x29, #-32]
  457e58:	ldur	w9, [x29, #-168]
  457e5c:	mov	w10, w9
  457e60:	add	x8, x8, x10
  457e64:	ldur	x10, [x29, #-64]
  457e68:	cmp	x8, x10
  457e6c:	b.cc	457e98 <ferror@plt+0x56168>  // b.lo, b.ul, b.last
  457e70:	ldur	x8, [x29, #-32]
  457e74:	ldur	x9, [x29, #-64]
  457e78:	cmp	x8, x9
  457e7c:	b.cs	457e94 <ferror@plt+0x56164>  // b.hs, b.nlast
  457e80:	ldur	x8, [x29, #-64]
  457e84:	ldur	x9, [x29, #-32]
  457e88:	subs	x8, x8, x9
  457e8c:	stur	w8, [x29, #-168]
  457e90:	b	457e98 <ferror@plt+0x56168>
  457e94:	stur	wzr, [x29, #-168]
  457e98:	ldur	w8, [x29, #-168]
  457e9c:	cbz	w8, 457eac <ferror@plt+0x5617c>
  457ea0:	ldur	w8, [x29, #-168]
  457ea4:	cmp	w8, #0x8
  457ea8:	b.ls	457eb4 <ferror@plt+0x56184>  // b.plast
  457eac:	stur	wzr, [x29, #-96]
  457eb0:	b	457ecc <ferror@plt+0x5619c>
  457eb4:	ldr	x8, [sp, #232]
  457eb8:	ldr	x9, [x8]
  457ebc:	ldur	x0, [x29, #-32]
  457ec0:	ldur	w1, [x29, #-168]
  457ec4:	blr	x9
  457ec8:	stur	w0, [x29, #-96]
  457ecc:	ldur	x8, [x29, #-32]
  457ed0:	add	x8, x8, #0x4
  457ed4:	stur	x8, [x29, #-32]
  457ed8:	mov	w8, #0x4                   	// #4
  457edc:	stur	w8, [x29, #-172]
  457ee0:	ldur	w8, [x29, #-172]
  457ee4:	mov	w9, w8
  457ee8:	mov	x10, #0x4                   	// #4
  457eec:	cmp	x10, x9
  457ef0:	b.cs	457f24 <ferror@plt+0x561f4>  // b.hs, b.nlast
  457ef4:	ldur	w8, [x29, #-172]
  457ef8:	mov	w2, w8
  457efc:	ldr	x0, [sp, #248]
  457f00:	ldr	x1, [sp, #240]
  457f04:	bl	4018e0 <ngettext@plt>
  457f08:	ldur	w1, [x29, #-172]
  457f0c:	mov	w8, #0x4                   	// #4
  457f10:	mov	w2, w8
  457f14:	str	w8, [sp, #156]
  457f18:	bl	4711a8 <error@@Base>
  457f1c:	ldr	w8, [sp, #156]
  457f20:	stur	w8, [x29, #-172]
  457f24:	ldur	x8, [x29, #-32]
  457f28:	ldur	w9, [x29, #-172]
  457f2c:	mov	w10, w9
  457f30:	add	x8, x8, x10
  457f34:	ldur	x10, [x29, #-64]
  457f38:	cmp	x8, x10
  457f3c:	b.cc	457f68 <ferror@plt+0x56238>  // b.lo, b.ul, b.last
  457f40:	ldur	x8, [x29, #-32]
  457f44:	ldur	x9, [x29, #-64]
  457f48:	cmp	x8, x9
  457f4c:	b.cs	457f64 <ferror@plt+0x56234>  // b.hs, b.nlast
  457f50:	ldur	x8, [x29, #-64]
  457f54:	ldur	x9, [x29, #-32]
  457f58:	subs	x8, x8, x9
  457f5c:	stur	w8, [x29, #-172]
  457f60:	b	457f68 <ferror@plt+0x56238>
  457f64:	stur	wzr, [x29, #-172]
  457f68:	ldur	w8, [x29, #-172]
  457f6c:	cbz	w8, 457f7c <ferror@plt+0x5624c>
  457f70:	ldur	w8, [x29, #-172]
  457f74:	cmp	w8, #0x8
  457f78:	b.ls	457f84 <ferror@plt+0x56254>  // b.plast
  457f7c:	stur	wzr, [x29, #-100]
  457f80:	b	457f9c <ferror@plt+0x5626c>
  457f84:	ldr	x8, [sp, #232]
  457f88:	ldr	x9, [x8]
  457f8c:	ldur	x0, [x29, #-32]
  457f90:	ldur	w1, [x29, #-172]
  457f94:	blr	x9
  457f98:	stur	w0, [x29, #-100]
  457f9c:	ldur	x8, [x29, #-32]
  457fa0:	add	x8, x8, #0x4
  457fa4:	stur	x8, [x29, #-32]
  457fa8:	ldur	w8, [x29, #-100]
  457fac:	mov	w9, #0x4                   	// #4
  457fb0:	udiv	w10, w8, w9
  457fb4:	mul	w9, w10, w9
  457fb8:	subs	w8, w8, w9
  457fbc:	cbz	w8, 457ff0 <ferror@plt+0x562c0>
  457fc0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  457fc4:	add	x0, x0, #0x190
  457fc8:	bl	401cf0 <gettext@plt>
  457fcc:	ldur	w1, [x29, #-100]
  457fd0:	bl	4712bc <warn@@Base>
  457fd4:	ldur	w8, [x29, #-100]
  457fd8:	mov	w9, wzr
  457fdc:	subs	w8, w9, w8
  457fe0:	and	w8, w8, #0x3
  457fe4:	ldur	w9, [x29, #-100]
  457fe8:	add	w8, w9, w8
  457fec:	stur	w8, [x29, #-100]
  457ff0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  457ff4:	add	x0, x0, #0x1e6
  457ff8:	bl	401cf0 <gettext@plt>
  457ffc:	bl	401ca0 <printf@plt>
  458000:	mov	w8, #0x1                   	// #1
  458004:	stur	w8, [x29, #-116]
  458008:	ldur	x9, [x29, #-32]
  45800c:	stur	x9, [x29, #-128]
  458010:	stur	wzr, [x29, #-104]
  458014:	ldur	w8, [x29, #-104]
  458018:	ldur	w9, [x29, #-100]
  45801c:	cmp	w8, w9
  458020:	b.cs	458140 <ferror@plt+0x56410>  // b.hs, b.nlast
  458024:	mov	w8, #0x1                   	// #1
  458028:	stur	w8, [x29, #-180]
  45802c:	ldur	w8, [x29, #-180]
  458030:	mov	w9, w8
  458034:	mov	x10, #0x1                   	// #1
  458038:	cmp	x10, x9
  45803c:	b.cs	458070 <ferror@plt+0x56340>  // b.hs, b.nlast
  458040:	ldur	w8, [x29, #-180]
  458044:	mov	w2, w8
  458048:	ldr	x0, [sp, #248]
  45804c:	ldr	x1, [sp, #240]
  458050:	bl	4018e0 <ngettext@plt>
  458054:	ldur	w1, [x29, #-180]
  458058:	mov	w8, #0x1                   	// #1
  45805c:	mov	w2, w8
  458060:	str	w8, [sp, #152]
  458064:	bl	4711a8 <error@@Base>
  458068:	ldr	w8, [sp, #152]
  45806c:	stur	w8, [x29, #-180]
  458070:	ldur	x8, [x29, #-32]
  458074:	ldur	w9, [x29, #-180]
  458078:	mov	w10, w9
  45807c:	add	x8, x8, x10
  458080:	ldur	x10, [x29, #-64]
  458084:	cmp	x8, x10
  458088:	b.cc	4580b4 <ferror@plt+0x56384>  // b.lo, b.ul, b.last
  45808c:	ldur	x8, [x29, #-32]
  458090:	ldur	x9, [x29, #-64]
  458094:	cmp	x8, x9
  458098:	b.cs	4580b0 <ferror@plt+0x56380>  // b.hs, b.nlast
  45809c:	ldur	x8, [x29, #-64]
  4580a0:	ldur	x9, [x29, #-32]
  4580a4:	subs	x8, x8, x9
  4580a8:	stur	w8, [x29, #-180]
  4580ac:	b	4580b4 <ferror@plt+0x56384>
  4580b0:	stur	wzr, [x29, #-180]
  4580b4:	ldur	w8, [x29, #-180]
  4580b8:	cbz	w8, 4580c8 <ferror@plt+0x56398>
  4580bc:	ldur	w8, [x29, #-180]
  4580c0:	cmp	w8, #0x8
  4580c4:	b.ls	4580d4 <ferror@plt+0x563a4>  // b.plast
  4580c8:	mov	w8, #0x0                   	// #0
  4580cc:	sturb	w8, [x29, #-173]
  4580d0:	b	4580ec <ferror@plt+0x563bc>
  4580d4:	ldr	x8, [sp, #232]
  4580d8:	ldr	x9, [x8]
  4580dc:	ldur	x0, [x29, #-32]
  4580e0:	ldur	w1, [x29, #-180]
  4580e4:	blr	x9
  4580e8:	sturb	w0, [x29, #-173]
  4580ec:	ldur	x8, [x29, #-32]
  4580f0:	add	x8, x8, #0x1
  4580f4:	stur	x8, [x29, #-32]
  4580f8:	ldurb	w1, [x29, #-173]
  4580fc:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  458100:	add	x0, x0, #0x3fa
  458104:	bl	401ca0 <printf@plt>
  458108:	ldurb	w8, [x29, #-173]
  45810c:	cbz	w8, 458130 <ferror@plt+0x56400>
  458110:	ldurb	w8, [x29, #-173]
  458114:	and	w8, w8, #0xff
  458118:	adrp	x9, 4a9000 <warn@@Base+0x37d44>
  45811c:	add	x9, x9, #0xca8
  458120:	ldrh	w8, [x9, w8, sxtw #1]
  458124:	and	w8, w8, #0x10
  458128:	cbnz	w8, 458130 <ferror@plt+0x56400>
  45812c:	stur	wzr, [x29, #-116]
  458130:	ldur	w8, [x29, #-104]
  458134:	add	w8, w8, #0x1
  458138:	stur	w8, [x29, #-104]
  45813c:	b	458014 <ferror@plt+0x562e4>
  458140:	ldur	w8, [x29, #-116]
  458144:	cbz	w8, 4581c8 <ferror@plt+0x56498>
  458148:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  45814c:	add	x0, x0, #0x1fb
  458150:	bl	401ca0 <printf@plt>
  458154:	stur	wzr, [x29, #-104]
  458158:	ldur	w8, [x29, #-104]
  45815c:	ldur	w9, [x29, #-100]
  458160:	mov	w10, #0x0                   	// #0
  458164:	cmp	w8, w9
  458168:	str	w10, [sp, #148]
  45816c:	b.cs	45818c <ferror@plt+0x5645c>  // b.hs, b.nlast
  458170:	ldur	x8, [x29, #-128]
  458174:	ldur	w9, [x29, #-104]
  458178:	mov	w10, w9
  45817c:	ldrb	w9, [x8, x10]
  458180:	cmp	w9, #0x0
  458184:	cset	w9, ne  // ne = any
  458188:	str	w9, [sp, #148]
  45818c:	ldr	w8, [sp, #148]
  458190:	tbnz	w8, #0, 458198 <ferror@plt+0x56468>
  458194:	b	4581bc <ferror@plt+0x5648c>
  458198:	ldur	x8, [x29, #-128]
  45819c:	ldur	w9, [x29, #-104]
  4581a0:	mov	w10, w9
  4581a4:	ldrb	w0, [x8, x10]
  4581a8:	bl	401cd0 <putchar@plt>
  4581ac:	ldur	w8, [x29, #-104]
  4581b0:	add	w8, w8, #0x1
  4581b4:	stur	w8, [x29, #-104]
  4581b8:	b	458158 <ferror@plt+0x56428>
  4581bc:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4581c0:	add	x0, x0, #0x200
  4581c4:	bl	401ca0 <printf@plt>
  4581c8:	mov	w0, #0xa                   	// #10
  4581cc:	bl	401cd0 <putchar@plt>
  4581d0:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  4581d4:	add	x8, x8, #0xf54
  4581d8:	mov	x0, x8
  4581dc:	bl	401cf0 <gettext@plt>
  4581e0:	bl	401ca0 <printf@plt>
  4581e4:	stur	wzr, [x29, #-104]
  4581e8:	ldur	w8, [x29, #-104]
  4581ec:	ldur	w9, [x29, #-76]
  4581f0:	cmp	w8, w9
  4581f4:	b.cs	4582f8 <ferror@plt+0x565c8>  // b.hs, b.nlast
  4581f8:	ldur	w8, [x29, #-68]
  4581fc:	stur	w8, [x29, #-196]
  458200:	ldur	w8, [x29, #-196]
  458204:	mov	w9, w8
  458208:	mov	x10, #0x8                   	// #8
  45820c:	cmp	x10, x9
  458210:	b.cs	458244 <ferror@plt+0x56514>  // b.hs, b.nlast
  458214:	ldur	w8, [x29, #-196]
  458218:	mov	w2, w8
  45821c:	ldr	x0, [sp, #248]
  458220:	ldr	x1, [sp, #240]
  458224:	bl	4018e0 <ngettext@plt>
  458228:	ldur	w1, [x29, #-196]
  45822c:	mov	w8, #0x8                   	// #8
  458230:	mov	w2, w8
  458234:	str	w8, [sp, #144]
  458238:	bl	4711a8 <error@@Base>
  45823c:	ldr	w8, [sp, #144]
  458240:	stur	w8, [x29, #-196]
  458244:	ldur	x8, [x29, #-32]
  458248:	ldur	w9, [x29, #-196]
  45824c:	mov	w10, w9
  458250:	add	x8, x8, x10
  458254:	ldur	x10, [x29, #-64]
  458258:	cmp	x8, x10
  45825c:	b.cc	458288 <ferror@plt+0x56558>  // b.lo, b.ul, b.last
  458260:	ldur	x8, [x29, #-32]
  458264:	ldur	x9, [x29, #-64]
  458268:	cmp	x8, x9
  45826c:	b.cs	458284 <ferror@plt+0x56554>  // b.hs, b.nlast
  458270:	ldur	x8, [x29, #-64]
  458274:	ldur	x9, [x29, #-32]
  458278:	subs	x8, x8, x9
  45827c:	stur	w8, [x29, #-196]
  458280:	b	458288 <ferror@plt+0x56558>
  458284:	stur	wzr, [x29, #-196]
  458288:	ldur	w8, [x29, #-196]
  45828c:	cbz	w8, 45829c <ferror@plt+0x5656c>
  458290:	ldur	w8, [x29, #-196]
  458294:	cmp	w8, #0x8
  458298:	b.ls	4582a4 <ferror@plt+0x56574>  // b.plast
  45829c:	stur	xzr, [x29, #-192]
  4582a0:	b	4582bc <ferror@plt+0x5658c>
  4582a4:	ldr	x8, [sp, #232]
  4582a8:	ldr	x9, [x8]
  4582ac:	ldur	x0, [x29, #-32]
  4582b0:	ldur	w1, [x29, #-196]
  4582b4:	blr	x9
  4582b8:	stur	x0, [x29, #-192]
  4582bc:	ldur	w8, [x29, #-68]
  4582c0:	mov	w9, w8
  4582c4:	ldur	x10, [x29, #-32]
  4582c8:	add	x9, x10, x9
  4582cc:	stur	x9, [x29, #-32]
  4582d0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4582d4:	add	x0, x0, #0x203
  4582d8:	bl	401cf0 <gettext@plt>
  4582dc:	ldur	w1, [x29, #-104]
  4582e0:	ldur	x2, [x29, #-192]
  4582e4:	bl	401ca0 <printf@plt>
  4582e8:	ldur	w8, [x29, #-104]
  4582ec:	add	w8, w8, #0x1
  4582f0:	stur	w8, [x29, #-104]
  4582f4:	b	4581e8 <ferror@plt+0x564b8>
  4582f8:	mov	w0, #0xa                   	// #10
  4582fc:	bl	401cd0 <putchar@plt>
  458300:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  458304:	add	x8, x8, #0xf75
  458308:	mov	x0, x8
  45830c:	bl	401cf0 <gettext@plt>
  458310:	bl	401ca0 <printf@plt>
  458314:	stur	wzr, [x29, #-104]
  458318:	ldur	w8, [x29, #-104]
  45831c:	ldur	w9, [x29, #-80]
  458320:	cmp	w8, w9
  458324:	b.cs	458428 <ferror@plt+0x566f8>  // b.hs, b.nlast
  458328:	ldur	w8, [x29, #-68]
  45832c:	stur	w8, [x29, #-212]
  458330:	ldur	w8, [x29, #-212]
  458334:	mov	w9, w8
  458338:	mov	x10, #0x8                   	// #8
  45833c:	cmp	x10, x9
  458340:	b.cs	458374 <ferror@plt+0x56644>  // b.hs, b.nlast
  458344:	ldur	w8, [x29, #-212]
  458348:	mov	w2, w8
  45834c:	ldr	x0, [sp, #248]
  458350:	ldr	x1, [sp, #240]
  458354:	bl	4018e0 <ngettext@plt>
  458358:	ldur	w1, [x29, #-212]
  45835c:	mov	w8, #0x8                   	// #8
  458360:	mov	w2, w8
  458364:	str	w8, [sp, #140]
  458368:	bl	4711a8 <error@@Base>
  45836c:	ldr	w8, [sp, #140]
  458370:	stur	w8, [x29, #-212]
  458374:	ldur	x8, [x29, #-32]
  458378:	ldur	w9, [x29, #-212]
  45837c:	mov	w10, w9
  458380:	add	x8, x8, x10
  458384:	ldur	x10, [x29, #-64]
  458388:	cmp	x8, x10
  45838c:	b.cc	4583b8 <ferror@plt+0x56688>  // b.lo, b.ul, b.last
  458390:	ldur	x8, [x29, #-32]
  458394:	ldur	x9, [x29, #-64]
  458398:	cmp	x8, x9
  45839c:	b.cs	4583b4 <ferror@plt+0x56684>  // b.hs, b.nlast
  4583a0:	ldur	x8, [x29, #-64]
  4583a4:	ldur	x9, [x29, #-32]
  4583a8:	subs	x8, x8, x9
  4583ac:	stur	w8, [x29, #-212]
  4583b0:	b	4583b8 <ferror@plt+0x56688>
  4583b4:	stur	wzr, [x29, #-212]
  4583b8:	ldur	w8, [x29, #-212]
  4583bc:	cbz	w8, 4583cc <ferror@plt+0x5669c>
  4583c0:	ldur	w8, [x29, #-212]
  4583c4:	cmp	w8, #0x8
  4583c8:	b.ls	4583d4 <ferror@plt+0x566a4>  // b.plast
  4583cc:	stur	xzr, [x29, #-208]
  4583d0:	b	4583ec <ferror@plt+0x566bc>
  4583d4:	ldr	x8, [sp, #232]
  4583d8:	ldr	x9, [x8]
  4583dc:	ldur	x0, [x29, #-32]
  4583e0:	ldur	w1, [x29, #-212]
  4583e4:	blr	x9
  4583e8:	stur	x0, [x29, #-208]
  4583ec:	ldur	w8, [x29, #-68]
  4583f0:	mov	w9, w8
  4583f4:	ldur	x10, [x29, #-32]
  4583f8:	add	x9, x10, x9
  4583fc:	stur	x9, [x29, #-32]
  458400:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  458404:	add	x0, x0, #0x203
  458408:	bl	401cf0 <gettext@plt>
  45840c:	ldur	w1, [x29, #-104]
  458410:	ldur	x2, [x29, #-208]
  458414:	bl	401ca0 <printf@plt>
  458418:	ldur	w8, [x29, #-104]
  45841c:	add	w8, w8, #0x1
  458420:	stur	w8, [x29, #-104]
  458424:	b	458318 <ferror@plt+0x565e8>
  458428:	mov	w0, #0xa                   	// #10
  45842c:	bl	401cd0 <putchar@plt>
  458430:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  458434:	add	x8, x8, #0x210
  458438:	mov	x0, x8
  45843c:	bl	401cf0 <gettext@plt>
  458440:	bl	401ca0 <printf@plt>
  458444:	stur	wzr, [x29, #-104]
  458448:	ldur	w8, [x29, #-104]
  45844c:	ldur	w9, [x29, #-84]
  458450:	cmp	w8, w9
  458454:	b.cs	458564 <ferror@plt+0x56834>  // b.hs, b.nlast
  458458:	mov	w8, #0x8                   	// #8
  45845c:	stur	w8, [x29, #-228]
  458460:	ldur	w8, [x29, #-228]
  458464:	mov	w9, w8
  458468:	mov	x10, #0x8                   	// #8
  45846c:	cmp	x10, x9
  458470:	b.cs	4584a4 <ferror@plt+0x56774>  // b.hs, b.nlast
  458474:	ldur	w8, [x29, #-228]
  458478:	mov	w2, w8
  45847c:	ldr	x0, [sp, #248]
  458480:	ldr	x1, [sp, #240]
  458484:	bl	4018e0 <ngettext@plt>
  458488:	ldur	w1, [x29, #-228]
  45848c:	mov	w8, #0x8                   	// #8
  458490:	mov	w2, w8
  458494:	str	w8, [sp, #136]
  458498:	bl	4711a8 <error@@Base>
  45849c:	ldr	w8, [sp, #136]
  4584a0:	stur	w8, [x29, #-228]
  4584a4:	ldur	x8, [x29, #-32]
  4584a8:	ldur	w9, [x29, #-228]
  4584ac:	mov	w10, w9
  4584b0:	add	x8, x8, x10
  4584b4:	ldur	x10, [x29, #-64]
  4584b8:	cmp	x8, x10
  4584bc:	b.cc	4584e8 <ferror@plt+0x567b8>  // b.lo, b.ul, b.last
  4584c0:	ldur	x8, [x29, #-32]
  4584c4:	ldur	x9, [x29, #-64]
  4584c8:	cmp	x8, x9
  4584cc:	b.cs	4584e4 <ferror@plt+0x567b4>  // b.hs, b.nlast
  4584d0:	ldur	x8, [x29, #-64]
  4584d4:	ldur	x9, [x29, #-32]
  4584d8:	subs	x8, x8, x9
  4584dc:	stur	w8, [x29, #-228]
  4584e0:	b	4584e8 <ferror@plt+0x567b8>
  4584e4:	stur	wzr, [x29, #-228]
  4584e8:	ldur	w8, [x29, #-228]
  4584ec:	cbz	w8, 4584fc <ferror@plt+0x567cc>
  4584f0:	ldur	w8, [x29, #-228]
  4584f4:	cmp	w8, #0x8
  4584f8:	b.ls	458504 <ferror@plt+0x567d4>  // b.plast
  4584fc:	stur	xzr, [x29, #-224]
  458500:	b	45851c <ferror@plt+0x567ec>
  458504:	ldr	x8, [sp, #232]
  458508:	ldr	x9, [x8]
  45850c:	ldur	x0, [x29, #-32]
  458510:	ldur	w1, [x29, #-228]
  458514:	blr	x9
  458518:	stur	x0, [x29, #-224]
  45851c:	ldur	x8, [x29, #-32]
  458520:	add	x8, x8, #0x8
  458524:	stur	x8, [x29, #-32]
  458528:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  45852c:	add	x0, x0, #0x223
  458530:	bl	401cf0 <gettext@plt>
  458534:	ldur	w1, [x29, #-104]
  458538:	bl	401ca0 <printf@plt>
  45853c:	ldur	x8, [x29, #-224]
  458540:	mov	x0, x8
  458544:	mov	w1, #0x8                   	// #8
  458548:	bl	466300 <ferror@plt+0x645d0>
  45854c:	mov	w0, #0xa                   	// #10
  458550:	bl	401cd0 <putchar@plt>
  458554:	ldur	w8, [x29, #-104]
  458558:	add	w8, w8, #0x1
  45855c:	stur	w8, [x29, #-104]
  458560:	b	458448 <ferror@plt+0x56718>
  458564:	mov	w0, #0xa                   	// #10
  458568:	bl	401cd0 <putchar@plt>
  45856c:	ldur	x8, [x29, #-32]
  458570:	stur	x8, [x29, #-240]
  458574:	ldur	w9, [x29, #-88]
  458578:	mov	w8, w9
  45857c:	mov	x10, #0x4                   	// #4
  458580:	mul	x8, x8, x10
  458584:	ldur	x11, [x29, #-32]
  458588:	add	x8, x11, x8
  45858c:	stur	x8, [x29, #-32]
  458590:	ldur	x8, [x29, #-32]
  458594:	stur	x8, [x29, #-248]
  458598:	ldur	w9, [x29, #-92]
  45859c:	mov	w8, w9
  4585a0:	mul	x8, x8, x10
  4585a4:	ldur	x10, [x29, #-32]
  4585a8:	add	x8, x10, x8
  4585ac:	stur	x8, [x29, #-32]
  4585b0:	ldur	x8, [x29, #-32]
  4585b4:	stur	x8, [x29, #-256]
  4585b8:	ldur	w9, [x29, #-92]
  4585bc:	ldur	w12, [x29, #-68]
  4585c0:	mul	w9, w9, w12
  4585c4:	ldur	x8, [x29, #-32]
  4585c8:	mov	w10, w9
  4585cc:	ubfx	x10, x10, #0, #32
  4585d0:	add	x8, x8, x10
  4585d4:	stur	x8, [x29, #-32]
  4585d8:	ldur	x8, [x29, #-32]
  4585dc:	str	x8, [sp, #632]
  4585e0:	ldur	w9, [x29, #-92]
  4585e4:	ldur	w12, [x29, #-68]
  4585e8:	mul	w9, w9, w12
  4585ec:	ldur	x8, [x29, #-32]
  4585f0:	mov	w10, w9
  4585f4:	ubfx	x10, x10, #0, #32
  4585f8:	add	x8, x8, x10
  4585fc:	stur	x8, [x29, #-32]
  458600:	ldur	x8, [x29, #-32]
  458604:	str	x8, [sp, #624]
  458608:	ldur	w9, [x29, #-96]
  45860c:	mov	w8, w9
  458610:	ldur	x10, [x29, #-32]
  458614:	add	x8, x10, x8
  458618:	stur	x8, [x29, #-32]
  45861c:	ldur	x8, [x29, #-32]
  458620:	str	x8, [sp, #616]
  458624:	ldur	x8, [x29, #-32]
  458628:	str	x8, [sp, #608]
  45862c:	ldur	x8, [x29, #-32]
  458630:	ldur	x10, [x29, #-64]
  458634:	cmp	x8, x10
  458638:	b.ls	458684 <ferror@plt+0x56954>  // b.plast
  45863c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  458640:	add	x0, x0, #0x22a
  458644:	bl	401cf0 <gettext@plt>
  458648:	ldur	x8, [x29, #-32]
  45864c:	ldur	x9, [x29, #-16]
  458650:	ldr	x9, [x9, #32]
  458654:	subs	x1, x8, x9
  458658:	ldur	x8, [x29, #-64]
  45865c:	ldur	x9, [x29, #-16]
  458660:	ldr	x9, [x9, #32]
  458664:	subs	x2, x8, x9
  458668:	ldur	x8, [x29, #-48]
  45866c:	ldur	x9, [x29, #-16]
  458670:	ldr	x9, [x9, #32]
  458674:	subs	x3, x8, x9
  458678:	bl	4712bc <warn@@Base>
  45867c:	stur	wzr, [x29, #-4]
  458680:	b	45920c <ferror@plt+0x574dc>
  458684:	str	xzr, [sp, #600]
  458688:	str	xzr, [sp, #592]
  45868c:	ldr	x8, [sp, #592]
  458690:	ldur	w9, [x29, #-88]
  458694:	mov	w10, w9
  458698:	cmp	x8, x10
  45869c:	b.cs	4586d4 <ferror@plt+0x569a4>  // b.hs, b.nlast
  4586a0:	ldur	x8, [x29, #-240]
  4586a4:	ldr	x9, [sp, #592]
  4586a8:	ldr	w10, [x8, x9, lsl #2]
  4586ac:	str	w10, [sp, #588]
  4586b0:	ldr	w10, [sp, #588]
  4586b4:	cbz	w10, 4586c4 <ferror@plt+0x56994>
  4586b8:	ldr	x8, [sp, #600]
  4586bc:	add	x8, x8, #0x1
  4586c0:	str	x8, [sp, #600]
  4586c4:	ldr	x8, [sp, #592]
  4586c8:	add	x8, x8, #0x1
  4586cc:	str	x8, [sp, #592]
  4586d0:	b	45868c <ferror@plt+0x5695c>
  4586d4:	ldur	w8, [x29, #-88]
  4586d8:	mov	w2, w8
  4586dc:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4586e0:	add	x0, x0, #0x27f
  4586e4:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  4586e8:	add	x1, x1, #0x298
  4586ec:	bl	4018e0 <ngettext@plt>
  4586f0:	ldr	x1, [sp, #600]
  4586f4:	ldur	w8, [x29, #-88]
  4586f8:	mov	w2, w8
  4586fc:	bl	401ca0 <printf@plt>
  458700:	str	wzr, [sp, #584]
  458704:	str	xzr, [sp, #576]
  458708:	str	xzr, [sp, #568]
  45870c:	str	xzr, [sp, #560]
  458710:	str	xzr, [sp, #552]
  458714:	ldr	x8, [sp, #552]
  458718:	ldur	w9, [x29, #-92]
  45871c:	mov	w10, w9
  458720:	cmp	x8, x10
  458724:	b.cs	4587dc <ferror@plt+0x56aac>  // b.hs, b.nlast
  458728:	ldur	x8, [x29, #-248]
  45872c:	ldr	x9, [sp, #552]
  458730:	ldr	w10, [x8, x9, lsl #2]
  458734:	str	w10, [sp, #548]
  458738:	ldr	x8, [sp, #552]
  45873c:	cmp	x8, #0x0
  458740:	cset	w10, ls  // ls = plast
  458744:	tbnz	w10, #0, 4587c4 <ferror@plt+0x56a94>
  458748:	ldr	w8, [sp, #584]
  45874c:	ldur	w9, [x29, #-88]
  458750:	udiv	w10, w8, w9
  458754:	mul	w9, w10, w9
  458758:	subs	w8, w8, w9
  45875c:	ldr	w9, [sp, #548]
  458760:	ldur	w10, [x29, #-88]
  458764:	udiv	w11, w9, w10
  458768:	mul	w10, w11, w10
  45876c:	subs	w9, w9, w10
  458770:	cmp	w8, w9
  458774:	b.ne	4587c0 <ferror@plt+0x56a90>  // b.any
  458778:	ldr	x8, [sp, #576]
  45877c:	add	x8, x8, #0x1
  458780:	str	x8, [sp, #576]
  458784:	ldr	x8, [sp, #560]
  458788:	add	x8, x8, #0x1
  45878c:	str	x8, [sp, #560]
  458790:	ldr	x8, [sp, #568]
  458794:	ldr	x9, [sp, #560]
  458798:	cmp	x8, x9
  45879c:	b.ls	4587ac <ferror@plt+0x56a7c>  // b.plast
  4587a0:	ldr	x8, [sp, #568]
  4587a4:	str	x8, [sp, #128]
  4587a8:	b	4587b4 <ferror@plt+0x56a84>
  4587ac:	ldr	x8, [sp, #560]
  4587b0:	str	x8, [sp, #128]
  4587b4:	ldr	x8, [sp, #128]
  4587b8:	str	x8, [sp, #568]
  4587bc:	b	4587c4 <ferror@plt+0x56a94>
  4587c0:	str	xzr, [sp, #560]
  4587c4:	ldr	w8, [sp, #548]
  4587c8:	str	w8, [sp, #584]
  4587cc:	ldr	x8, [sp, #552]
  4587d0:	add	x8, x8, #0x1
  4587d4:	str	x8, [sp, #552]
  4587d8:	b	458714 <ferror@plt+0x569e4>
  4587dc:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4587e0:	add	x0, x0, #0x2b2
  4587e4:	bl	401cf0 <gettext@plt>
  4587e8:	ldur	w8, [x29, #-92]
  4587ec:	mov	w1, w8
  4587f0:	ldr	x2, [sp, #576]
  4587f4:	ldr	x3, [sp, #568]
  4587f8:	bl	401ca0 <printf@plt>
  4587fc:	ldur	w8, [x29, #-92]
  458800:	mov	w9, w8
  458804:	ldr	x10, [sp, #600]
  458808:	ldr	x11, [sp, #576]
  45880c:	add	x10, x10, x11
  458810:	cmp	x9, x10
  458814:	b.ne	45881c <ferror@plt+0x56aec>  // b.any
  458818:	b	45883c <ferror@plt+0x56b0c>
  45881c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  458820:	add	x0, x0, #0x2fb
  458824:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  458828:	add	x1, x1, #0xc4b
  45882c:	mov	w2, #0x2308                	// #8968
  458830:	adrp	x3, 4a6000 <warn@@Base+0x34d44>
  458834:	add	x3, x3, #0x32b
  458838:	bl	401cb0 <__assert_fail@plt>
  45883c:	mov	x8, xzr
  458840:	str	x8, [sp, #536]
  458844:	str	xzr, [sp, #528]
  458848:	str	xzr, [sp, #520]
  45884c:	ldr	x8, [sp, #624]
  458850:	str	x8, [sp, #512]
  458854:	ldr	x0, [sp, #512]
  458858:	ldr	x1, [sp, #616]
  45885c:	mov	w8, wzr
  458860:	mov	w2, w8
  458864:	add	x3, sp, #0x1ec
  458868:	add	x4, sp, #0x1e8
  45886c:	bl	44a2a0 <ferror@plt+0x48570>
  458870:	str	x0, [sp, #496]
  458874:	ldr	w8, [sp, #492]
  458878:	mov	w9, w8
  45887c:	ldr	x10, [sp, #512]
  458880:	add	x9, x10, x9
  458884:	str	x9, [sp, #512]
  458888:	ldr	x9, [sp, #496]
  45888c:	str	x9, [sp, #504]
  458890:	ldr	x9, [sp, #504]
  458894:	ldr	x10, [sp, #496]
  458898:	cmp	x9, x10
  45889c:	b.eq	4588ac <ferror@plt+0x56b7c>  // b.none
  4588a0:	ldr	w8, [sp, #488]
  4588a4:	orr	w8, w8, #0x2
  4588a8:	str	w8, [sp, #488]
  4588ac:	ldr	w0, [sp, #488]
  4588b0:	bl	45defc <ferror@plt+0x5c1cc>
  4588b4:	ldr	x8, [sp, #504]
  4588b8:	cbnz	x8, 4588c0 <ferror@plt+0x56b90>
  4588bc:	b	458b14 <ferror@plt+0x56de4>
  4588c0:	ldr	x8, [sp, #528]
  4588c4:	ldr	x9, [sp, #520]
  4588c8:	cmp	x8, x9
  4588cc:	b.ne	458924 <ferror@plt+0x56bf4>  // b.any
  4588d0:	ldr	x8, [sp, #520]
  4588d4:	mov	x9, #0x2                   	// #2
  4588d8:	mul	x8, x8, x9
  4588dc:	mov	x9, #0x100                 	// #256
  4588e0:	cmp	x9, x8
  4588e4:	b.ls	4588f4 <ferror@plt+0x56bc4>  // b.plast
  4588e8:	mov	x8, #0x100                 	// #256
  4588ec:	str	x8, [sp, #120]
  4588f0:	b	458904 <ferror@plt+0x56bd4>
  4588f4:	ldr	x8, [sp, #520]
  4588f8:	mov	x9, #0x2                   	// #2
  4588fc:	mul	x8, x8, x9
  458900:	str	x8, [sp, #120]
  458904:	ldr	x8, [sp, #120]
  458908:	str	x8, [sp, #520]
  45890c:	ldr	x0, [sp, #536]
  458910:	ldr	x8, [sp, #520]
  458914:	mov	x9, #0x10                  	// #16
  458918:	mul	x1, x8, x9
  45891c:	bl	478300 <warn@@Base+0x7044>
  458920:	str	x0, [sp, #536]
  458924:	ldr	x8, [sp, #528]
  458928:	ldr	x9, [sp, #520]
  45892c:	cmp	x8, x9
  458930:	b.cs	458938 <ferror@plt+0x56c08>  // b.hs, b.nlast
  458934:	b	458958 <ferror@plt+0x56c28>
  458938:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  45893c:	add	x0, x0, #0x363
  458940:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  458944:	add	x1, x1, #0xc4b
  458948:	mov	w2, #0x2323                	// #8995
  45894c:	adrp	x3, 4a6000 <warn@@Base+0x34d44>
  458950:	add	x3, x3, #0x32b
  458954:	bl	401cb0 <__assert_fail@plt>
  458958:	ldr	x8, [sp, #536]
  45895c:	str	x8, [sp, #480]
  458960:	ldr	x8, [sp, #480]
  458964:	ldr	x9, [sp, #536]
  458968:	ldr	x10, [sp, #528]
  45896c:	mov	x11, #0x10                  	// #16
  458970:	mul	x10, x11, x10
  458974:	add	x9, x9, x10
  458978:	cmp	x8, x9
  45897c:	b.cs	4589cc <ferror@plt+0x56c9c>  // b.hs, b.nlast
  458980:	ldr	x8, [sp, #480]
  458984:	ldr	x8, [x8]
  458988:	ldr	x9, [sp, #504]
  45898c:	cmp	x8, x9
  458990:	b.ne	4589bc <ferror@plt+0x56c8c>  // b.any
  458994:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  458998:	add	x0, x0, #0x390
  45899c:	bl	401cf0 <gettext@plt>
  4589a0:	ldr	x1, [sp, #504]
  4589a4:	ldur	x8, [x29, #-48]
  4589a8:	ldur	x9, [x29, #-16]
  4589ac:	ldr	x9, [x9, #32]
  4589b0:	subs	x2, x8, x9
  4589b4:	bl	4712bc <warn@@Base>
  4589b8:	b	4589cc <ferror@plt+0x56c9c>
  4589bc:	ldr	x8, [sp, #480]
  4589c0:	add	x8, x8, #0x10
  4589c4:	str	x8, [sp, #480]
  4589c8:	b	458960 <ferror@plt+0x56c30>
  4589cc:	ldr	x8, [sp, #536]
  4589d0:	ldr	x9, [sp, #528]
  4589d4:	add	x10, x9, #0x1
  4589d8:	str	x10, [sp, #528]
  4589dc:	mov	x10, #0x10                  	// #16
  4589e0:	mul	x9, x10, x9
  4589e4:	add	x8, x8, x9
  4589e8:	str	x8, [sp, #480]
  4589ec:	ldr	x8, [sp, #504]
  4589f0:	ldr	x9, [sp, #480]
  4589f4:	str	x8, [x9]
  4589f8:	ldr	x8, [sp, #512]
  4589fc:	ldr	x9, [sp, #480]
  458a00:	str	x8, [x9, #8]
  458a04:	ldr	x0, [sp, #512]
  458a08:	ldr	x1, [sp, #616]
  458a0c:	mov	w8, wzr
  458a10:	mov	w2, w8
  458a14:	add	x3, sp, #0x1dc
  458a18:	mov	x9, xzr
  458a1c:	mov	x4, x9
  458a20:	bl	44a2a0 <ferror@plt+0x48570>
  458a24:	ldr	w8, [sp, #476]
  458a28:	mov	w9, w8
  458a2c:	ldr	x10, [sp, #512]
  458a30:	add	x9, x10, x9
  458a34:	str	x9, [sp, #512]
  458a38:	ldr	x0, [sp, #512]
  458a3c:	ldr	x1, [sp, #616]
  458a40:	mov	w8, wzr
  458a44:	mov	w2, w8
  458a48:	add	x3, sp, #0x1bc
  458a4c:	add	x4, sp, #0x1b8
  458a50:	bl	44a2a0 <ferror@plt+0x48570>
  458a54:	str	x0, [sp, #448]
  458a58:	ldr	w8, [sp, #444]
  458a5c:	mov	w9, w8
  458a60:	ldr	x10, [sp, #512]
  458a64:	add	x9, x10, x9
  458a68:	str	x9, [sp, #512]
  458a6c:	ldr	x9, [sp, #448]
  458a70:	str	x9, [sp, #464]
  458a74:	ldr	x9, [sp, #464]
  458a78:	ldr	x10, [sp, #448]
  458a7c:	cmp	x9, x10
  458a80:	b.eq	458a90 <ferror@plt+0x56d60>  // b.none
  458a84:	ldr	w8, [sp, #440]
  458a88:	orr	w8, w8, #0x2
  458a8c:	str	w8, [sp, #440]
  458a90:	ldr	w0, [sp, #440]
  458a94:	bl	45defc <ferror@plt+0x5c1cc>
  458a98:	ldr	x0, [sp, #512]
  458a9c:	ldr	x1, [sp, #616]
  458aa0:	mov	w8, wzr
  458aa4:	mov	w2, w8
  458aa8:	add	x3, sp, #0x1ac
  458aac:	add	x4, sp, #0x1a8
  458ab0:	bl	44a2a0 <ferror@plt+0x48570>
  458ab4:	str	x0, [sp, #432]
  458ab8:	ldr	w8, [sp, #428]
  458abc:	mov	w9, w8
  458ac0:	ldr	x10, [sp, #512]
  458ac4:	add	x9, x10, x9
  458ac8:	str	x9, [sp, #512]
  458acc:	ldr	x9, [sp, #432]
  458ad0:	str	x9, [sp, #456]
  458ad4:	ldr	x9, [sp, #456]
  458ad8:	ldr	x10, [sp, #432]
  458adc:	cmp	x9, x10
  458ae0:	b.eq	458af0 <ferror@plt+0x56dc0>  // b.none
  458ae4:	ldr	w8, [sp, #424]
  458ae8:	orr	w8, w8, #0x2
  458aec:	str	w8, [sp, #424]
  458af0:	ldr	w0, [sp, #424]
  458af4:	bl	45defc <ferror@plt+0x5c1cc>
  458af8:	ldr	x8, [sp, #464]
  458afc:	cbnz	x8, 458b0c <ferror@plt+0x56ddc>
  458b00:	ldr	x8, [sp, #456]
  458b04:	cbnz	x8, 458b0c <ferror@plt+0x56ddc>
  458b08:	b	458b10 <ferror@plt+0x56de0>
  458b0c:	b	458a38 <ferror@plt+0x56d08>
  458b10:	b	458854 <ferror@plt+0x56b24>
  458b14:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  458b18:	add	x0, x0, #0xfa4
  458b1c:	bl	401cf0 <gettext@plt>
  458b20:	bl	401ca0 <printf@plt>
  458b24:	str	wzr, [sp, #420]
  458b28:	ldr	w8, [sp, #420]
  458b2c:	ldur	w9, [x29, #-92]
  458b30:	cmp	w8, w9
  458b34:	b.cs	4591f0 <ferror@plt+0x574c0>  // b.hs, b.nlast
  458b38:	ldur	w8, [x29, #-68]
  458b3c:	str	w8, [sp, #396]
  458b40:	ldr	w8, [sp, #396]
  458b44:	mov	w9, w8
  458b48:	mov	x10, #0x8                   	// #8
  458b4c:	cmp	x10, x9
  458b50:	b.cs	458b84 <ferror@plt+0x56e54>  // b.hs, b.nlast
  458b54:	ldr	w8, [sp, #396]
  458b58:	mov	w2, w8
  458b5c:	ldr	x0, [sp, #248]
  458b60:	ldr	x1, [sp, #240]
  458b64:	bl	4018e0 <ngettext@plt>
  458b68:	ldr	w1, [sp, #396]
  458b6c:	mov	w8, #0x8                   	// #8
  458b70:	mov	w2, w8
  458b74:	str	w8, [sp, #116]
  458b78:	bl	4711a8 <error@@Base>
  458b7c:	ldr	w8, [sp, #116]
  458b80:	str	w8, [sp, #396]
  458b84:	ldur	x8, [x29, #-256]
  458b88:	ldr	w9, [sp, #420]
  458b8c:	ldur	w10, [x29, #-68]
  458b90:	mul	w9, w9, w10
  458b94:	mov	w11, w9
  458b98:	ubfx	x11, x11, #0, #32
  458b9c:	add	x8, x8, x11
  458ba0:	ldr	w9, [sp, #396]
  458ba4:	mov	w11, w9
  458ba8:	add	x8, x8, x11
  458bac:	ldur	x11, [x29, #-64]
  458bb0:	cmp	x8, x11
  458bb4:	b.cc	458c10 <ferror@plt+0x56ee0>  // b.lo, b.ul, b.last
  458bb8:	ldur	x8, [x29, #-256]
  458bbc:	ldr	w9, [sp, #420]
  458bc0:	ldur	w10, [x29, #-68]
  458bc4:	mul	w9, w9, w10
  458bc8:	mov	w11, w9
  458bcc:	ubfx	x11, x11, #0, #32
  458bd0:	add	x8, x8, x11
  458bd4:	ldur	x11, [x29, #-64]
  458bd8:	cmp	x8, x11
  458bdc:	b.cs	458c0c <ferror@plt+0x56edc>  // b.hs, b.nlast
  458be0:	ldur	x8, [x29, #-64]
  458be4:	ldur	x9, [x29, #-256]
  458be8:	ldr	w10, [sp, #420]
  458bec:	ldur	w11, [x29, #-68]
  458bf0:	mul	w10, w10, w11
  458bf4:	mov	w12, w10
  458bf8:	ubfx	x12, x12, #0, #32
  458bfc:	add	x9, x9, x12
  458c00:	subs	x8, x8, x9
  458c04:	str	w8, [sp, #396]
  458c08:	b	458c10 <ferror@plt+0x56ee0>
  458c0c:	str	wzr, [sp, #396]
  458c10:	ldr	w8, [sp, #396]
  458c14:	cbz	w8, 458c24 <ferror@plt+0x56ef4>
  458c18:	ldr	w8, [sp, #396]
  458c1c:	cmp	w8, #0x8
  458c20:	b.ls	458c2c <ferror@plt+0x56efc>  // b.plast
  458c24:	str	xzr, [sp, #408]
  458c28:	b	458c5c <ferror@plt+0x56f2c>
  458c2c:	ldr	x8, [sp, #232]
  458c30:	ldr	x9, [x8]
  458c34:	ldur	x10, [x29, #-256]
  458c38:	ldr	w11, [sp, #420]
  458c3c:	ldur	w12, [x29, #-68]
  458c40:	mul	w11, w11, w12
  458c44:	mov	w13, w11
  458c48:	ubfx	x13, x13, #0, #32
  458c4c:	add	x0, x10, x13
  458c50:	ldr	w1, [sp, #396]
  458c54:	blr	x9
  458c58:	str	x0, [sp, #408]
  458c5c:	ldur	w8, [x29, #-68]
  458c60:	str	w8, [sp, #392]
  458c64:	ldr	w8, [sp, #392]
  458c68:	mov	w9, w8
  458c6c:	mov	x10, #0x8                   	// #8
  458c70:	cmp	x10, x9
  458c74:	b.cs	458ca8 <ferror@plt+0x56f78>  // b.hs, b.nlast
  458c78:	ldr	w8, [sp, #392]
  458c7c:	mov	w2, w8
  458c80:	ldr	x0, [sp, #248]
  458c84:	ldr	x1, [sp, #240]
  458c88:	bl	4018e0 <ngettext@plt>
  458c8c:	ldr	w1, [sp, #392]
  458c90:	mov	w8, #0x8                   	// #8
  458c94:	mov	w2, w8
  458c98:	str	w8, [sp, #112]
  458c9c:	bl	4711a8 <error@@Base>
  458ca0:	ldr	w8, [sp, #112]
  458ca4:	str	w8, [sp, #392]
  458ca8:	ldr	x8, [sp, #632]
  458cac:	ldr	w9, [sp, #420]
  458cb0:	ldur	w10, [x29, #-68]
  458cb4:	mul	w9, w9, w10
  458cb8:	mov	w11, w9
  458cbc:	ubfx	x11, x11, #0, #32
  458cc0:	add	x8, x8, x11
  458cc4:	ldr	w9, [sp, #392]
  458cc8:	mov	w11, w9
  458ccc:	add	x8, x8, x11
  458cd0:	ldur	x11, [x29, #-64]
  458cd4:	cmp	x8, x11
  458cd8:	b.cc	458d34 <ferror@plt+0x57004>  // b.lo, b.ul, b.last
  458cdc:	ldr	x8, [sp, #632]
  458ce0:	ldr	w9, [sp, #420]
  458ce4:	ldur	w10, [x29, #-68]
  458ce8:	mul	w9, w9, w10
  458cec:	mov	w11, w9
  458cf0:	ubfx	x11, x11, #0, #32
  458cf4:	add	x8, x8, x11
  458cf8:	ldur	x11, [x29, #-64]
  458cfc:	cmp	x8, x11
  458d00:	b.cs	458d30 <ferror@plt+0x57000>  // b.hs, b.nlast
  458d04:	ldur	x8, [x29, #-64]
  458d08:	ldr	x9, [sp, #632]
  458d0c:	ldr	w10, [sp, #420]
  458d10:	ldur	w11, [x29, #-68]
  458d14:	mul	w10, w10, w11
  458d18:	mov	w12, w10
  458d1c:	ubfx	x12, x12, #0, #32
  458d20:	add	x9, x9, x12
  458d24:	subs	x8, x8, x9
  458d28:	str	w8, [sp, #392]
  458d2c:	b	458d34 <ferror@plt+0x57004>
  458d30:	str	wzr, [sp, #392]
  458d34:	ldr	w8, [sp, #392]
  458d38:	cbz	w8, 458d48 <ferror@plt+0x57018>
  458d3c:	ldr	w8, [sp, #392]
  458d40:	cmp	w8, #0x8
  458d44:	b.ls	458d50 <ferror@plt+0x57020>  // b.plast
  458d48:	str	xzr, [sp, #400]
  458d4c:	b	458d80 <ferror@plt+0x57050>
  458d50:	ldr	x8, [sp, #232]
  458d54:	ldr	x9, [x8]
  458d58:	ldr	x10, [sp, #632]
  458d5c:	ldr	w11, [sp, #420]
  458d60:	ldur	w12, [x29, #-68]
  458d64:	mul	w11, w11, w12
  458d68:	mov	w13, w11
  458d6c:	ubfx	x13, x13, #0, #32
  458d70:	add	x0, x10, x13
  458d74:	ldr	w1, [sp, #392]
  458d78:	blr	x9
  458d7c:	str	x0, [sp, #400]
  458d80:	ldr	w1, [sp, #420]
  458d84:	ldur	x8, [x29, #-248]
  458d88:	ldr	w9, [sp, #420]
  458d8c:	mov	w10, w9
  458d90:	ldr	w2, [x8, x10, lsl #2]
  458d94:	ldr	x0, [sp, #408]
  458d98:	str	w1, [sp, #108]
  458d9c:	str	w2, [sp, #104]
  458da0:	bl	4619c4 <ferror@plt+0x5fc94>
  458da4:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  458da8:	add	x8, x8, #0x3d1
  458dac:	str	x0, [sp, #96]
  458db0:	mov	x0, x8
  458db4:	ldr	w1, [sp, #108]
  458db8:	ldr	w2, [sp, #104]
  458dbc:	ldr	x3, [sp, #96]
  458dc0:	bl	401ca0 <printf@plt>
  458dc4:	ldr	x8, [sp, #608]
  458dc8:	ldr	x10, [sp, #400]
  458dcc:	add	x8, x8, x10
  458dd0:	str	x8, [sp, #384]
  458dd4:	mov	w9, #0xfffffffe            	// #-2
  458dd8:	str	w9, [sp, #380]
  458ddc:	mov	x8, #0xffffffffffffffff    	// #-1
  458de0:	str	x8, [sp, #368]
  458de4:	ldr	x0, [sp, #384]
  458de8:	ldur	x1, [x29, #-64]
  458dec:	mov	w8, wzr
  458df0:	mov	w2, w8
  458df4:	add	x3, sp, #0x14c
  458df8:	add	x4, sp, #0x148
  458dfc:	bl	44a2a0 <ferror@plt+0x48570>
  458e00:	str	x0, [sp, #336]
  458e04:	ldr	w8, [sp, #332]
  458e08:	mov	w9, w8
  458e0c:	ldr	x10, [sp, #384]
  458e10:	add	x9, x10, x9
  458e14:	str	x9, [sp, #384]
  458e18:	ldr	x9, [sp, #336]
  458e1c:	str	x9, [sp, #360]
  458e20:	ldr	x9, [sp, #360]
  458e24:	ldr	x10, [sp, #336]
  458e28:	cmp	x9, x10
  458e2c:	b.eq	458e3c <ferror@plt+0x5710c>  // b.none
  458e30:	ldr	w8, [sp, #328]
  458e34:	orr	w8, w8, #0x2
  458e38:	str	w8, [sp, #328]
  458e3c:	ldr	w0, [sp, #328]
  458e40:	bl	45defc <ferror@plt+0x5c1cc>
  458e44:	ldr	w8, [sp, #380]
  458e48:	mov	w9, #0xffffffff            	// #-1
  458e4c:	cmp	w8, w9
  458e50:	b.ne	458e74 <ferror@plt+0x57144>  // b.any
  458e54:	ldr	x8, [sp, #360]
  458e58:	str	x8, [sp, #368]
  458e5c:	str	wzr, [sp, #380]
  458e60:	ldr	x8, [sp, #608]
  458e64:	ldr	x9, [sp, #400]
  458e68:	add	x8, x8, x9
  458e6c:	str	x8, [sp, #384]
  458e70:	b	458de4 <ferror@plt+0x570b4>
  458e74:	ldr	x8, [sp, #360]
  458e78:	cbnz	x8, 458e80 <ferror@plt+0x57150>
  458e7c:	b	4591b8 <ferror@plt+0x57488>
  458e80:	ldr	w8, [sp, #380]
  458e84:	cmp	w8, #0x0
  458e88:	cset	w8, lt  // lt = tstop
  458e8c:	tbnz	w8, #0, 458edc <ferror@plt+0x571ac>
  458e90:	ldr	w8, [sp, #380]
  458e94:	mov	w9, #0x0                   	// #0
  458e98:	str	w9, [sp, #92]
  458e9c:	cbnz	w8, 458eb0 <ferror@plt+0x57180>
  458ea0:	ldr	x8, [sp, #368]
  458ea4:	cmp	x8, #0x0
  458ea8:	cset	w9, eq  // eq = none
  458eac:	str	w9, [sp, #92]
  458eb0:	ldr	w8, [sp, #92]
  458eb4:	adrp	x9, 497000 <warn@@Base+0x25d44>
  458eb8:	add	x9, x9, #0x6b6
  458ebc:	adrp	x10, 485000 <warn@@Base+0x13d44>
  458ec0:	add	x10, x10, #0x4d4
  458ec4:	tst	w8, #0x1
  458ec8:	csel	x1, x10, x9, ne  // ne = any
  458ecc:	ldr	x2, [sp, #360]
  458ed0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  458ed4:	add	x0, x0, #0x3e1
  458ed8:	bl	401ca0 <printf@plt>
  458edc:	ldr	x8, [sp, #536]
  458ee0:	str	x8, [sp, #344]
  458ee4:	ldr	x8, [sp, #344]
  458ee8:	ldr	x9, [sp, #536]
  458eec:	ldr	x10, [sp, #528]
  458ef0:	mov	x11, #0x10                  	// #16
  458ef4:	mul	x10, x11, x10
  458ef8:	add	x9, x9, x10
  458efc:	cmp	x8, x9
  458f00:	b.cs	458f2c <ferror@plt+0x571fc>  // b.hs, b.nlast
  458f04:	ldr	x8, [sp, #344]
  458f08:	ldr	x8, [x8]
  458f0c:	ldr	x9, [sp, #360]
  458f10:	cmp	x8, x9
  458f14:	b.ne	458f1c <ferror@plt+0x571ec>  // b.any
  458f18:	b	458f2c <ferror@plt+0x571fc>
  458f1c:	ldr	x8, [sp, #344]
  458f20:	add	x8, x8, #0x10
  458f24:	str	x8, [sp, #344]
  458f28:	b	458ee4 <ferror@plt+0x571b4>
  458f2c:	ldr	x8, [sp, #344]
  458f30:	ldr	x9, [sp, #536]
  458f34:	ldr	x10, [sp, #528]
  458f38:	mov	x11, #0x10                  	// #16
  458f3c:	mul	x10, x11, x10
  458f40:	add	x9, x9, x10
  458f44:	cmp	x8, x9
  458f48:	b.cc	458f74 <ferror@plt+0x57244>  // b.lo, b.ul, b.last
  458f4c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  458f50:	add	x0, x0, #0x3e9
  458f54:	bl	401cf0 <gettext@plt>
  458f58:	ldr	x1, [sp, #360]
  458f5c:	ldur	x8, [x29, #-48]
  458f60:	ldur	x9, [x29, #-16]
  458f64:	ldr	x9, [x9, #32]
  458f68:	subs	x2, x8, x9
  458f6c:	bl	4712bc <warn@@Base>
  458f70:	b	4591b8 <ferror@plt+0x57488>
  458f74:	ldr	x8, [sp, #344]
  458f78:	ldr	x8, [x8, #8]
  458f7c:	str	x8, [sp, #512]
  458f80:	ldr	x0, [sp, #512]
  458f84:	ldr	x1, [sp, #616]
  458f88:	mov	w8, wzr
  458f8c:	mov	w2, w8
  458f90:	add	x3, sp, #0x13c
  458f94:	add	x4, sp, #0x138
  458f98:	bl	44a2a0 <ferror@plt+0x48570>
  458f9c:	str	x0, [sp, #320]
  458fa0:	ldr	w8, [sp, #316]
  458fa4:	mov	w9, w8
  458fa8:	ldr	x10, [sp, #512]
  458fac:	add	x9, x10, x9
  458fb0:	str	x9, [sp, #512]
  458fb4:	ldr	x9, [sp, #320]
  458fb8:	str	x9, [sp, #352]
  458fbc:	ldr	x9, [sp, #352]
  458fc0:	ldr	x10, [sp, #320]
  458fc4:	cmp	x9, x10
  458fc8:	b.eq	458fd8 <ferror@plt+0x572a8>  // b.none
  458fcc:	ldr	w8, [sp, #312]
  458fd0:	orr	w8, w8, #0x2
  458fd4:	str	w8, [sp, #312]
  458fd8:	ldr	w0, [sp, #312]
  458fdc:	bl	45defc <ferror@plt+0x5c1cc>
  458fe0:	ldr	w8, [sp, #380]
  458fe4:	cmp	w8, #0x0
  458fe8:	cset	w8, lt  // lt = tstop
  458fec:	tbnz	w8, #0, 459010 <ferror@plt+0x572e0>
  458ff0:	ldr	x0, [sp, #352]
  458ff4:	bl	45df54 <ferror@plt+0x5c224>
  458ff8:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  458ffc:	add	x8, x8, #0xf02
  459000:	str	x0, [sp, #80]
  459004:	mov	x0, x8
  459008:	ldr	x1, [sp, #80]
  45900c:	bl	401ca0 <printf@plt>
  459010:	ldr	x0, [sp, #512]
  459014:	ldr	x1, [sp, #616]
  459018:	mov	w8, wzr
  45901c:	mov	w2, w8
  459020:	add	x3, sp, #0x11c
  459024:	add	x4, sp, #0x118
  459028:	bl	44a2a0 <ferror@plt+0x48570>
  45902c:	str	x0, [sp, #288]
  459030:	ldr	w8, [sp, #284]
  459034:	mov	w9, w8
  459038:	ldr	x10, [sp, #512]
  45903c:	add	x9, x10, x9
  459040:	str	x9, [sp, #512]
  459044:	ldr	x9, [sp, #288]
  459048:	str	x9, [sp, #304]
  45904c:	ldr	x9, [sp, #304]
  459050:	ldr	x10, [sp, #288]
  459054:	cmp	x9, x10
  459058:	b.eq	459068 <ferror@plt+0x57338>  // b.none
  45905c:	ldr	w8, [sp, #280]
  459060:	orr	w8, w8, #0x2
  459064:	str	w8, [sp, #280]
  459068:	ldr	w0, [sp, #280]
  45906c:	bl	45defc <ferror@plt+0x5c1cc>
  459070:	ldr	x0, [sp, #512]
  459074:	ldr	x1, [sp, #616]
  459078:	mov	w8, wzr
  45907c:	mov	w2, w8
  459080:	add	x3, sp, #0x10c
  459084:	add	x4, sp, #0x108
  459088:	bl	44a2a0 <ferror@plt+0x48570>
  45908c:	str	x0, [sp, #272]
  459090:	ldr	w8, [sp, #268]
  459094:	mov	w9, w8
  459098:	ldr	x10, [sp, #512]
  45909c:	add	x9, x10, x9
  4590a0:	str	x9, [sp, #512]
  4590a4:	ldr	x9, [sp, #272]
  4590a8:	str	x9, [sp, #296]
  4590ac:	ldr	x9, [sp, #296]
  4590b0:	ldr	x10, [sp, #272]
  4590b4:	cmp	x9, x10
  4590b8:	b.eq	4590c8 <ferror@plt+0x57398>  // b.none
  4590bc:	ldr	w8, [sp, #264]
  4590c0:	orr	w8, w8, #0x2
  4590c4:	str	w8, [sp, #264]
  4590c8:	ldr	w0, [sp, #264]
  4590cc:	bl	45defc <ferror@plt+0x5c1cc>
  4590d0:	ldr	x8, [sp, #304]
  4590d4:	cbnz	x8, 4590e4 <ferror@plt+0x573b4>
  4590d8:	ldr	x8, [sp, #296]
  4590dc:	cbnz	x8, 4590e4 <ferror@plt+0x573b4>
  4590e0:	b	4591a8 <ferror@plt+0x57478>
  4590e4:	ldr	w8, [sp, #380]
  4590e8:	cmp	w8, #0x0
  4590ec:	cset	w8, lt  // lt = tstop
  4590f0:	tbnz	w8, #0, 459114 <ferror@plt+0x573e4>
  4590f4:	ldr	x0, [sp, #304]
  4590f8:	bl	4710e8 <ferror@plt+0x6f3b8>
  4590fc:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  459100:	add	x8, x8, #0xf02
  459104:	str	x0, [sp, #72]
  459108:	mov	x0, x8
  45910c:	ldr	x1, [sp, #72]
  459110:	bl	401ca0 <printf@plt>
  459114:	ldr	x1, [sp, #296]
  459118:	ldur	x3, [x29, #-48]
  45911c:	ldr	x4, [sp, #384]
  459120:	ldur	x5, [x29, #-64]
  459124:	ldur	w8, [x29, #-68]
  459128:	mov	w9, w8
  45912c:	ldurh	w8, [x29, #-70]
  459130:	ldr	w10, [sp, #380]
  459134:	cmp	w10, #0x0
  459138:	cset	w10, lt  // lt = tstop
  45913c:	and	w10, w10, #0x1
  459140:	mov	x11, xzr
  459144:	mov	x0, x11
  459148:	mov	x2, x11
  45914c:	mov	x6, x11
  459150:	mov	x7, x11
  459154:	mov	x12, sp
  459158:	str	x9, [x12]
  45915c:	mov	x9, sp
  459160:	str	w8, [x9, #8]
  459164:	mov	x9, sp
  459168:	str	x11, [x9, #16]
  45916c:	mov	x9, sp
  459170:	str	w10, [x9, #24]
  459174:	mov	x9, sp
  459178:	str	x11, [x9, #32]
  45917c:	mov	x9, sp
  459180:	str	x11, [x9, #40]
  459184:	mov	x9, sp
  459188:	mov	w8, #0x3d                  	// #61
  45918c:	str	w8, [x9, #48]
  459190:	mov	x9, sp
  459194:	mov	w8, #0xffffffff            	// #-1
  459198:	str	w8, [x9, #56]
  45919c:	bl	45e4c4 <ferror@plt+0x5c794>
  4591a0:	str	x0, [sp, #384]
  4591a4:	b	459010 <ferror@plt+0x572e0>
  4591a8:	ldr	w8, [sp, #380]
  4591ac:	add	w8, w8, #0x1
  4591b0:	str	w8, [sp, #380]
  4591b4:	b	458de4 <ferror@plt+0x570b4>
  4591b8:	ldr	w8, [sp, #380]
  4591bc:	cmp	w8, #0x0
  4591c0:	cset	w8, gt
  4591c4:	tbnz	w8, #0, 4591d8 <ferror@plt+0x574a8>
  4591c8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4591cc:	add	x0, x0, #0x42a
  4591d0:	bl	401cf0 <gettext@plt>
  4591d4:	bl	401ca0 <printf@plt>
  4591d8:	mov	w0, #0xa                   	// #10
  4591dc:	bl	401cd0 <putchar@plt>
  4591e0:	ldr	w8, [sp, #420]
  4591e4:	add	w8, w8, #0x1
  4591e8:	str	w8, [sp, #420]
  4591ec:	b	458b28 <ferror@plt+0x56df8>
  4591f0:	ldr	x0, [sp, #536]
  4591f4:	bl	401bd0 <free@plt>
  4591f8:	ldur	x8, [x29, #-64]
  4591fc:	stur	x8, [x29, #-32]
  459200:	b	457540 <ferror@plt+0x55810>
  459204:	mov	w8, #0x1                   	// #1
  459208:	stur	w8, [x29, #-4]
  45920c:	ldur	w0, [x29, #-4]
  459210:	add	sp, sp, #0x380
  459214:	ldr	x28, [sp, #16]
  459218:	ldp	x29, x30, [sp], #32
  45921c:	ret
  459220:	sub	sp, sp, #0x20
  459224:	stp	x29, x30, [sp, #16]
  459228:	add	x29, sp, #0x10
  45922c:	mov	w8, wzr
  459230:	mov	w4, #0x1                   	// #1
  459234:	str	x0, [sp, #8]
  459238:	str	x1, [sp]
  45923c:	ldr	x0, [sp, #8]
  459240:	ldr	x1, [sp]
  459244:	ldr	x9, [sp, #8]
  459248:	ldr	w2, [x9, #56]
  45924c:	mov	w3, w8
  459250:	bl	44ae94 <ferror@plt+0x49164>
  459254:	ldp	x29, x30, [sp, #16]
  459258:	add	sp, sp, #0x20
  45925c:	ret
  459260:	sub	sp, sp, #0x30
  459264:	stp	x29, x30, [sp, #32]
  459268:	add	x29, sp, #0x20
  45926c:	str	x0, [sp, #16]
  459270:	str	x1, [sp, #8]
  459274:	ldr	x8, [sp, #16]
  459278:	ldr	x8, [x8, #48]
  45927c:	cbnz	x8, 4592a0 <ferror@plt+0x57570>
  459280:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  459284:	add	x0, x0, #0x43f
  459288:	bl	401cf0 <gettext@plt>
  45928c:	ldr	x8, [sp, #16]
  459290:	ldr	x1, [x8, #16]
  459294:	bl	401ca0 <printf@plt>
  459298:	stur	wzr, [x29, #-4]
  45929c:	b	4592a8 <ferror@plt+0x57578>
  4592a0:	mov	w8, #0x1                   	// #1
  4592a4:	stur	w8, [x29, #-4]
  4592a8:	ldur	w0, [x29, #-4]
  4592ac:	ldp	x29, x30, [sp, #32]
  4592b0:	add	sp, sp, #0x30
  4592b4:	ret
  4592b8:	sub	sp, sp, #0x80
  4592bc:	stp	x29, x30, [sp, #112]
  4592c0:	add	x29, sp, #0x70
  4592c4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4592c8:	add	x8, x8, #0x9b8
  4592cc:	stur	x0, [x29, #-16]
  4592d0:	stur	x1, [x29, #-24]
  4592d4:	ldur	x9, [x29, #-16]
  4592d8:	ldr	x9, [x9, #48]
  4592dc:	str	x8, [sp, #32]
  4592e0:	cbnz	x9, 459304 <ferror@plt+0x575d4>
  4592e4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4592e8:	add	x0, x0, #0x43f
  4592ec:	bl	401cf0 <gettext@plt>
  4592f0:	ldur	x8, [x29, #-16]
  4592f4:	ldr	x1, [x8, #16]
  4592f8:	bl	401ca0 <printf@plt>
  4592fc:	stur	wzr, [x29, #-4]
  459300:	b	45968c <ferror@plt+0x5795c>
  459304:	ldur	x0, [x29, #-24]
  459308:	bl	4664d4 <ferror@plt+0x647a4>
  45930c:	cbnz	w0, 459330 <ferror@plt+0x57600>
  459310:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  459314:	add	x0, x0, #0x4db
  459318:	bl	401cf0 <gettext@plt>
  45931c:	ldur	x8, [x29, #-16]
  459320:	ldr	x1, [x8, #16]
  459324:	bl	4712bc <warn@@Base>
  459328:	stur	wzr, [x29, #-4]
  45932c:	b	45968c <ferror@plt+0x5795c>
  459330:	ldur	x0, [x29, #-16]
  459334:	mov	w8, wzr
  459338:	mov	w1, w8
  45933c:	bl	45d6a8 <ferror@plt+0x5b978>
  459340:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  459344:	add	x9, x9, #0x9c0
  459348:	ldr	w8, [x9]
  45934c:	add	w8, w8, #0x1
  459350:	mov	w9, w8
  459354:	ubfx	x0, x9, #0, #32
  459358:	mov	x1, #0x8                   	// #8
  45935c:	bl	478298 <warn@@Base+0x6fdc>
  459360:	stur	x0, [x29, #-32]
  459364:	str	wzr, [sp, #56]
  459368:	stur	wzr, [x29, #-52]
  45936c:	ldur	w8, [x29, #-52]
  459370:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  459374:	add	x9, x9, #0x9c0
  459378:	ldr	w10, [x9]
  45937c:	cmp	w8, w10
  459380:	b.cs	45946c <ferror@plt+0x5773c>  // b.hs, b.nlast
  459384:	ldr	x8, [sp, #32]
  459388:	ldr	x9, [x8]
  45938c:	ldur	w10, [x29, #-52]
  459390:	mov	w11, w10
  459394:	mov	x12, #0x68                  	// #104
  459398:	mul	x11, x12, x11
  45939c:	add	x9, x9, x11
  4593a0:	ldr	x9, [x9, #32]
  4593a4:	mov	x11, #0xffffffff            	// #4294967295
  4593a8:	cmp	x9, x11
  4593ac:	b.eq	45945c <ferror@plt+0x5772c>  // b.none
  4593b0:	ldr	x8, [sp, #32]
  4593b4:	ldr	x9, [x8]
  4593b8:	ldur	w10, [x29, #-52]
  4593bc:	mov	w11, w10
  4593c0:	mov	x12, #0x68                  	// #104
  4593c4:	mul	x11, x12, x11
  4593c8:	add	x9, x9, x11
  4593cc:	ldr	x9, [x9, #32]
  4593d0:	ldur	x11, [x29, #-16]
  4593d4:	ldr	x11, [x11, #48]
  4593d8:	cmp	x9, x11
  4593dc:	b.cc	459418 <ferror@plt+0x576e8>  // b.lo, b.ul, b.last
  4593e0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4593e4:	add	x0, x0, #0x44f
  4593e8:	bl	401cf0 <gettext@plt>
  4593ec:	ldr	x8, [sp, #32]
  4593f0:	ldr	x9, [x8]
  4593f4:	ldur	w10, [x29, #-52]
  4593f8:	mov	w11, w10
  4593fc:	mov	x12, #0x68                  	// #104
  459400:	mul	x11, x12, x11
  459404:	add	x9, x9, x11
  459408:	ldr	x1, [x9, #32]
  45940c:	ldur	w2, [x29, #-52]
  459410:	bl	4712bc <warn@@Base>
  459414:	b	45945c <ferror@plt+0x5772c>
  459418:	ldr	x8, [sp, #32]
  45941c:	ldr	x9, [x8]
  459420:	ldur	w10, [x29, #-52]
  459424:	mov	w11, w10
  459428:	mov	x12, #0x68                  	// #104
  45942c:	mul	x11, x12, x11
  459430:	add	x9, x9, x11
  459434:	ldur	x11, [x29, #-32]
  459438:	ldr	w10, [sp, #56]
  45943c:	mov	w12, w10
  459440:	mov	w10, w12
  459444:	add	w10, w10, #0x1
  459448:	str	w10, [sp, #56]
  45944c:	mov	x13, #0x8                   	// #8
  459450:	mul	x12, x13, x12
  459454:	add	x11, x11, x12
  459458:	str	x9, [x11]
  45945c:	ldur	w8, [x29, #-52]
  459460:	add	w8, w8, #0x1
  459464:	stur	w8, [x29, #-52]
  459468:	b	45936c <ferror@plt+0x5763c>
  45946c:	mov	x0, #0x68                  	// #104
  459470:	bl	47824c <warn@@Base+0x6f90>
  459474:	ldur	x8, [x29, #-32]
  459478:	ldr	w9, [sp, #56]
  45947c:	mov	w10, w9
  459480:	mov	x11, #0x8                   	// #8
  459484:	mul	x10, x11, x10
  459488:	add	x8, x8, x10
  45948c:	str	x0, [x8]
  459490:	ldur	x8, [x29, #-16]
  459494:	ldr	x8, [x8, #48]
  459498:	ldur	x10, [x29, #-32]
  45949c:	ldr	w9, [sp, #56]
  4594a0:	mov	w12, w9
  4594a4:	mul	x11, x11, x12
  4594a8:	add	x10, x10, x11
  4594ac:	ldr	x10, [x10]
  4594b0:	str	x8, [x10, #32]
  4594b4:	ldur	x0, [x29, #-32]
  4594b8:	ldr	w9, [sp, #56]
  4594bc:	mov	w1, w9
  4594c0:	mov	x2, #0x8                   	// #8
  4594c4:	adrp	x3, 471000 <ferror@plt+0x6f2d0>
  4594c8:	add	x3, x3, #0x164
  4594cc:	bl	4019b0 <qsort@plt>
  4594d0:	stur	wzr, [x29, #-52]
  4594d4:	ldur	w8, [x29, #-52]
  4594d8:	ldr	w9, [sp, #56]
  4594dc:	cmp	w8, w9
  4594e0:	b.cs	45966c <ferror@plt+0x5793c>  // b.hs, b.nlast
  4594e4:	ldur	x8, [x29, #-32]
  4594e8:	ldur	w9, [x29, #-52]
  4594ec:	mov	w10, w9
  4594f0:	mov	x11, #0x8                   	// #8
  4594f4:	mul	x10, x11, x10
  4594f8:	add	x8, x8, x10
  4594fc:	ldr	x8, [x8]
  459500:	ldr	w9, [x8]
  459504:	str	w9, [sp, #48]
  459508:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  45950c:	add	x0, x0, #0x485
  459510:	str	x11, [sp, #24]
  459514:	bl	401cf0 <gettext@plt>
  459518:	ldur	x8, [x29, #-32]
  45951c:	ldur	w9, [x29, #-52]
  459520:	mov	w10, w9
  459524:	ldr	x11, [sp, #24]
  459528:	mul	x10, x11, x10
  45952c:	add	x8, x8, x10
  459530:	ldr	x8, [x8]
  459534:	ldr	x1, [x8, #16]
  459538:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  45953c:	add	x8, x8, #0xe28
  459540:	str	x0, [sp, #16]
  459544:	mov	x0, x8
  459548:	bl	45dad4 <ferror@plt+0x5bda4>
  45954c:	ldr	x1, [sp, #16]
  459550:	str	x0, [sp, #8]
  459554:	mov	x0, x1
  459558:	ldr	x1, [sp, #8]
  45955c:	bl	401ca0 <printf@plt>
  459560:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  459564:	add	x8, x8, #0x4ad
  459568:	mov	x0, x8
  45956c:	bl	401cf0 <gettext@plt>
  459570:	bl	401ca0 <printf@plt>
  459574:	ldur	x8, [x29, #-16]
  459578:	ldr	x8, [x8, #32]
  45957c:	ldur	x10, [x29, #-32]
  459580:	ldur	w9, [x29, #-52]
  459584:	mov	w11, w9
  459588:	ldr	x12, [sp, #24]
  45958c:	mul	x11, x12, x11
  459590:	add	x10, x10, x11
  459594:	ldr	x10, [x10]
  459598:	ldr	x10, [x10, #32]
  45959c:	add	x8, x8, x10
  4595a0:	stur	x8, [x29, #-40]
  4595a4:	ldur	x8, [x29, #-16]
  4595a8:	ldr	x8, [x8, #32]
  4595ac:	ldur	x10, [x29, #-32]
  4595b0:	ldur	w9, [x29, #-52]
  4595b4:	add	w9, w9, #0x1
  4595b8:	mov	w11, w9
  4595bc:	ubfx	x11, x11, #0, #32
  4595c0:	mul	x11, x12, x11
  4595c4:	add	x10, x10, x11
  4595c8:	ldr	x10, [x10]
  4595cc:	ldr	x10, [x10, #32]
  4595d0:	add	x8, x8, x10
  4595d4:	stur	x8, [x29, #-48]
  4595d8:	str	wzr, [sp, #52]
  4595dc:	ldur	x8, [x29, #-40]
  4595e0:	ldur	x9, [x29, #-48]
  4595e4:	cmp	x8, x9
  4595e8:	b.cs	45965c <ferror@plt+0x5792c>  // b.hs, b.nlast
  4595ec:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4595f0:	add	x8, x8, #0x578
  4595f4:	ldr	x8, [x8]
  4595f8:	ldur	x0, [x29, #-40]
  4595fc:	ldr	w1, [sp, #48]
  459600:	blr	x8
  459604:	str	x0, [sp, #40]
  459608:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  45960c:	add	x0, x0, #0x4bd
  459610:	bl	401cf0 <gettext@plt>
  459614:	ldr	w1, [sp, #52]
  459618:	bl	401ca0 <printf@plt>
  45961c:	ldr	x8, [sp, #40]
  459620:	ldr	w1, [sp, #48]
  459624:	mov	x0, x8
  459628:	bl	466300 <ferror@plt+0x645d0>
  45962c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  459630:	add	x0, x0, #0xd8f
  459634:	bl	401ca0 <printf@plt>
  459638:	ldr	w9, [sp, #48]
  45963c:	mov	w8, w9
  459640:	ldur	x10, [x29, #-40]
  459644:	add	x8, x10, x8
  459648:	stur	x8, [x29, #-40]
  45964c:	ldr	w9, [sp, #52]
  459650:	add	w9, w9, #0x1
  459654:	str	w9, [sp, #52]
  459658:	b	4595dc <ferror@plt+0x578ac>
  45965c:	ldur	w8, [x29, #-52]
  459660:	add	w8, w8, #0x1
  459664:	stur	w8, [x29, #-52]
  459668:	b	4594d4 <ferror@plt+0x577a4>
  45966c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  459670:	add	x0, x0, #0xd8f
  459674:	bl	401ca0 <printf@plt>
  459678:	ldur	x8, [x29, #-32]
  45967c:	mov	x0, x8
  459680:	bl	401bd0 <free@plt>
  459684:	mov	w9, #0x1                   	// #1
  459688:	stur	w9, [x29, #-4]
  45968c:	ldur	w0, [x29, #-4]
  459690:	ldp	x29, x30, [sp, #112]
  459694:	add	sp, sp, #0x80
  459698:	ret
  45969c:	sub	sp, sp, #0x20
  4596a0:	stp	x29, x30, [sp, #16]
  4596a4:	add	x29, sp, #0x10
  4596a8:	mov	w8, #0x1                   	// #1
  4596ac:	str	x0, [sp, #8]
  4596b0:	str	x1, [sp]
  4596b4:	ldr	x0, [sp, #8]
  4596b8:	mov	w1, w8
  4596bc:	bl	45bd68 <ferror@plt+0x5a038>
  4596c0:	ldp	x29, x30, [sp, #16]
  4596c4:	add	sp, sp, #0x20
  4596c8:	ret
  4596cc:	sub	sp, sp, #0x60
  4596d0:	stp	x29, x30, [sp, #80]
  4596d4:	add	x29, sp, #0x50
  4596d8:	mov	w8, wzr
  4596dc:	stur	x0, [x29, #-16]
  4596e0:	stur	x1, [x29, #-24]
  4596e4:	ldur	x0, [x29, #-16]
  4596e8:	mov	w1, w8
  4596ec:	bl	45d6a8 <ferror@plt+0x5b978>
  4596f0:	ldur	x9, [x29, #-16]
  4596f4:	ldr	x9, [x9, #32]
  4596f8:	stur	x9, [x29, #-32]
  4596fc:	ldur	x0, [x29, #-32]
  459700:	ldur	x9, [x29, #-16]
  459704:	ldr	x1, [x9, #48]
  459708:	bl	401940 <strnlen@plt>
  45970c:	stur	w0, [x29, #-36]
  459710:	ldur	w8, [x29, #-36]
  459714:	mov	w9, w8
  459718:	ldur	x10, [x29, #-16]
  45971c:	ldr	x10, [x10, #48]
  459720:	cmp	x9, x10
  459724:	b.ne	459740 <ferror@plt+0x57a10>  // b.any
  459728:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  45972c:	add	x0, x0, #0x4c3
  459730:	bl	401cf0 <gettext@plt>
  459734:	bl	4712bc <warn@@Base>
  459738:	stur	wzr, [x29, #-4]
  45973c:	b	459908 <ferror@plt+0x57bd8>
  459740:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  459744:	add	x0, x0, #0x4ee
  459748:	bl	401cf0 <gettext@plt>
  45974c:	ldur	x1, [x29, #-32]
  459750:	bl	401ca0 <printf@plt>
  459754:	ldur	x8, [x29, #-16]
  459758:	ldr	x8, [x8, #16]
  45975c:	mov	x0, x8
  459760:	adrp	x1, 484000 <warn@@Base+0x12d44>
  459764:	add	x1, x1, #0xebc
  459768:	mov	x2, #0xe                   	// #14
  45976c:	bl	401a50 <strncmp@plt>
  459770:	cbnz	w0, 45985c <ferror@plt+0x57b2c>
  459774:	ldur	w8, [x29, #-36]
  459778:	add	w8, w8, #0x1
  45977c:	str	w8, [sp, #36]
  459780:	ldr	w8, [sp, #36]
  459784:	add	w8, w8, #0x3
  459788:	and	w8, w8, #0xfffffffc
  45978c:	str	w8, [sp, #36]
  459790:	ldr	w8, [sp, #36]
  459794:	add	w8, w8, #0x4
  459798:	mov	w9, w8
  45979c:	ubfx	x9, x9, #0, #32
  4597a0:	ldur	x10, [x29, #-16]
  4597a4:	ldr	x10, [x10, #48]
  4597a8:	cmp	x9, x10
  4597ac:	b.ls	4597c8 <ferror@plt+0x57a98>  // b.plast
  4597b0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4597b4:	add	x0, x0, #0x50e
  4597b8:	bl	401cf0 <gettext@plt>
  4597bc:	bl	4712bc <warn@@Base>
  4597c0:	stur	wzr, [x29, #-4]
  4597c4:	b	459908 <ferror@plt+0x57bd8>
  4597c8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4597cc:	add	x8, x8, #0x578
  4597d0:	ldr	x8, [x8]
  4597d4:	ldur	x9, [x29, #-32]
  4597d8:	ldr	w10, [sp, #36]
  4597dc:	mov	w11, w10
  4597e0:	add	x0, x9, x11
  4597e4:	mov	w1, #0x4                   	// #4
  4597e8:	blr	x8
  4597ec:	str	w0, [sp, #40]
  4597f0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4597f4:	add	x0, x0, #0x52c
  4597f8:	bl	401cf0 <gettext@plt>
  4597fc:	ldr	w1, [sp, #40]
  459800:	bl	401ca0 <printf@plt>
  459804:	ldr	w10, [sp, #36]
  459808:	add	w10, w10, #0x4
  45980c:	mov	w8, w10
  459810:	ubfx	x8, x8, #0, #32
  459814:	ldur	x9, [x29, #-16]
  459818:	ldr	x9, [x9, #48]
  45981c:	cmp	x8, x9
  459820:	b.cs	459858 <ferror@plt+0x57b28>  // b.hs, b.nlast
  459824:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  459828:	add	x0, x0, #0x53e
  45982c:	bl	401cf0 <gettext@plt>
  459830:	ldur	x8, [x29, #-16]
  459834:	ldr	x8, [x8, #48]
  459838:	ldr	w9, [sp, #36]
  45983c:	add	w9, w9, #0x4
  459840:	mov	w10, w9
  459844:	ubfx	x10, x10, #0, #32
  459848:	subs	x1, x8, x10
  45984c:	bl	4712bc <warn@@Base>
  459850:	stur	wzr, [x29, #-4]
  459854:	b	459908 <ferror@plt+0x57bd8>
  459858:	b	4598f8 <ferror@plt+0x57bc8>
  45985c:	ldur	x8, [x29, #-16]
  459860:	ldr	x8, [x8, #32]
  459864:	ldur	w9, [x29, #-36]
  459868:	mov	w10, w9
  45986c:	add	x8, x8, x10
  459870:	add	x8, x8, #0x1
  459874:	str	x8, [sp, #24]
  459878:	ldur	x8, [x29, #-16]
  45987c:	ldr	x8, [x8, #48]
  459880:	ldur	w9, [x29, #-36]
  459884:	add	w9, w9, #0x1
  459888:	mov	w10, w9
  45988c:	ubfx	x10, x10, #0, #32
  459890:	subs	x8, x8, x10
  459894:	str	x8, [sp, #16]
  459898:	ldr	x8, [sp, #16]
  45989c:	cmp	x8, #0x14
  4598a0:	b.cs	4598c0 <ferror@plt+0x57b90>  // b.hs, b.nlast
  4598a4:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4598a8:	add	x0, x0, #0x579
  4598ac:	bl	401cf0 <gettext@plt>
  4598b0:	ldr	x1, [sp, #16]
  4598b4:	bl	4712bc <warn@@Base>
  4598b8:	stur	wzr, [x29, #-4]
  4598bc:	b	459908 <ferror@plt+0x57bd8>
  4598c0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4598c4:	add	x0, x0, #0x59d
  4598c8:	bl	401cf0 <gettext@plt>
  4598cc:	ldr	x1, [sp, #16]
  4598d0:	bl	401ca0 <printf@plt>
  4598d4:	mov	w1, w0
  4598d8:	sxtw	x8, w1
  4598dc:	str	x8, [sp, #8]
  4598e0:	ldr	x0, [sp, #8]
  4598e4:	ldr	x1, [sp, #24]
  4598e8:	ldr	x2, [sp, #16]
  4598ec:	bl	44cc0c <ferror@plt+0x4aedc>
  4598f0:	mov	w0, #0xa                   	// #10
  4598f4:	bl	401cd0 <putchar@plt>
  4598f8:	mov	w0, #0xa                   	// #10
  4598fc:	bl	401cd0 <putchar@plt>
  459900:	mov	w8, #0x1                   	// #1
  459904:	stur	w8, [x29, #-4]
  459908:	ldur	w0, [x29, #-4]
  45990c:	ldp	x29, x30, [sp, #80]
  459910:	add	sp, sp, #0x60
  459914:	ret
  459918:	sub	sp, sp, #0x20
  45991c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  459920:	add	x8, x8, #0x9c8
  459924:	str	w0, [sp, #20]
  459928:	ldr	x9, [x8]
  45992c:	str	x8, [sp, #8]
  459930:	cbz	x9, 459998 <ferror@plt+0x57c68>
  459934:	ldr	w8, [sp, #20]
  459938:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45993c:	add	x9, x9, #0x9d0
  459940:	ldr	w10, [x9]
  459944:	cmp	w8, w10
  459948:	b.cs	459998 <ferror@plt+0x57c68>  // b.hs, b.nlast
  45994c:	ldr	x8, [sp, #8]
  459950:	ldr	x9, [x8]
  459954:	ldr	w10, [sp, #20]
  459958:	mov	w11, w10
  45995c:	mov	x12, #0x8                   	// #8
  459960:	mul	x11, x12, x11
  459964:	add	x9, x9, x11
  459968:	ldr	x9, [x9]
  45996c:	cbz	x9, 459998 <ferror@plt+0x57c68>
  459970:	ldr	x8, [sp, #8]
  459974:	ldr	x9, [x8]
  459978:	ldr	w10, [sp, #20]
  45997c:	mov	w11, w10
  459980:	mov	x12, #0x8                   	// #8
  459984:	mul	x11, x12, x11
  459988:	add	x9, x9, x11
  45998c:	ldr	x9, [x9]
  459990:	str	x9, [sp, #24]
  459994:	b	4599a0 <ferror@plt+0x57c70>
  459998:	mov	x8, xzr
  45999c:	str	x8, [sp, #24]
  4599a0:	ldr	x0, [sp, #24]
  4599a4:	add	sp, sp, #0x20
  4599a8:	ret
  4599ac:	sub	sp, sp, #0x30
  4599b0:	stp	x29, x30, [sp, #32]
  4599b4:	add	x29, sp, #0x20
  4599b8:	mov	x8, xzr
  4599bc:	stur	w0, [x29, #-4]
  4599c0:	str	x8, [sp, #16]
  4599c4:	ldur	w9, [x29, #-4]
  4599c8:	mov	w8, w9
  4599cc:	cmp	x8, #0x40
  4599d0:	b.cs	4599fc <ferror@plt+0x57ccc>  // b.hs, b.nlast
  4599d4:	ldur	w8, [x29, #-4]
  4599d8:	mov	w9, w8
  4599dc:	mov	x10, #0x8                   	// #8
  4599e0:	mul	x9, x10, x9
  4599e4:	adrp	x10, 49f000 <warn@@Base+0x2dd44>
  4599e8:	add	x10, x10, #0x700
  4599ec:	add	x9, x10, x9
  4599f0:	ldr	x9, [x9]
  4599f4:	str	x9, [sp, #16]
  4599f8:	b	45bc08 <ferror@plt+0x59ed8>
  4599fc:	ldur	w8, [x29, #-4]
  459a00:	cmp	w8, #0x1, lsl #12
  459a04:	b.cc	45bc08 <ferror@plt+0x59ed8>  // b.lo, b.ul, b.last
  459a08:	ldur	w8, [x29, #-4]
  459a0c:	mov	w9, #0x1fff                	// #8191
  459a10:	cmp	w8, w9
  459a14:	b.hi	45bc08 <ferror@plt+0x59ed8>  // b.pmore
  459a18:	ldur	w8, [x29, #-4]
  459a1c:	cmp	w8, #0x1, lsl #12
  459a20:	str	w8, [sp, #12]
  459a24:	b.eq	45acd8 <ferror@plt+0x58fa8>  // b.none
  459a28:	b	459a2c <ferror@plt+0x57cfc>
  459a2c:	mov	w8, #0x1001                	// #4097
  459a30:	ldr	w9, [sp, #12]
  459a34:	cmp	w9, w8
  459a38:	b.eq	45ad58 <ferror@plt+0x59028>  // b.none
  459a3c:	b	459a40 <ferror@plt+0x57d10>
  459a40:	mov	w8, #0x1002                	// #4098
  459a44:	ldr	w9, [sp, #12]
  459a48:	cmp	w9, w8
  459a4c:	b.eq	45ad68 <ferror@plt+0x59038>  // b.none
  459a50:	b	459a54 <ferror@plt+0x57d24>
  459a54:	mov	w8, #0x1003                	// #4099
  459a58:	ldr	w9, [sp, #12]
  459a5c:	cmp	w9, w8
  459a60:	b.eq	45ad78 <ferror@plt+0x59048>  // b.none
  459a64:	b	459a68 <ferror@plt+0x57d38>
  459a68:	mov	w8, #0x1004                	// #4100
  459a6c:	ldr	w9, [sp, #12]
  459a70:	cmp	w9, w8
  459a74:	b.eq	45ace8 <ferror@plt+0x58fb8>  // b.none
  459a78:	b	459a7c <ferror@plt+0x57d4c>
  459a7c:	mov	w8, #0x1005                	// #4101
  459a80:	ldr	w9, [sp, #12]
  459a84:	cmp	w9, w8
  459a88:	b.eq	45acf8 <ferror@plt+0x58fc8>  // b.none
  459a8c:	b	459a90 <ferror@plt+0x57d60>
  459a90:	mov	w8, #0x1040                	// #4160
  459a94:	ldr	w9, [sp, #12]
  459a98:	cmp	w9, w8
  459a9c:	b.eq	45ad08 <ferror@plt+0x58fd8>  // b.none
  459aa0:	b	459aa4 <ferror@plt+0x57d74>
  459aa4:	mov	w8, #0x1041                	// #4161
  459aa8:	ldr	w9, [sp, #12]
  459aac:	cmp	w9, w8
  459ab0:	b.eq	45ad18 <ferror@plt+0x58fe8>  // b.none
  459ab4:	b	459ab8 <ferror@plt+0x57d88>
  459ab8:	mov	w8, #0x1042                	// #4162
  459abc:	ldr	w9, [sp, #12]
  459ac0:	cmp	w9, w8
  459ac4:	b.eq	45ad28 <ferror@plt+0x58ff8>  // b.none
  459ac8:	b	459acc <ferror@plt+0x57d9c>
  459acc:	mov	w8, #0x1043                	// #4163
  459ad0:	ldr	w9, [sp, #12]
  459ad4:	cmp	w9, w8
  459ad8:	b.eq	45ad38 <ferror@plt+0x59008>  // b.none
  459adc:	b	459ae0 <ferror@plt+0x57db0>
  459ae0:	mov	w8, #0x1044                	// #4164
  459ae4:	ldr	w9, [sp, #12]
  459ae8:	cmp	w9, w8
  459aec:	b.eq	45ad48 <ferror@plt+0x59018>  // b.none
  459af0:	b	459af4 <ferror@plt+0x57dc4>
  459af4:	mov	w8, #0x1100                	// #4352
  459af8:	ldr	w9, [sp, #12]
  459afc:	cmp	w9, w8
  459b00:	b.eq	45b188 <ferror@plt+0x59458>  // b.none
  459b04:	b	459b08 <ferror@plt+0x57dd8>
  459b08:	mov	w8, #0x1102                	// #4354
  459b0c:	ldr	w9, [sp, #12]
  459b10:	cmp	w9, w8
  459b14:	b.eq	45b198 <ferror@plt+0x59468>  // b.none
  459b18:	b	459b1c <ferror@plt+0x57dec>
  459b1c:	mov	w8, #0x1103                	// #4355
  459b20:	ldr	w9, [sp, #12]
  459b24:	cmp	w9, w8
  459b28:	b.eq	45b1a8 <ferror@plt+0x59478>  // b.none
  459b2c:	b	459b30 <ferror@plt+0x57e00>
  459b30:	mov	w8, #0x1104                	// #4356
  459b34:	ldr	w9, [sp, #12]
  459b38:	cmp	w9, w8
  459b3c:	b.eq	45b1b8 <ferror@plt+0x59488>  // b.none
  459b40:	b	459b44 <ferror@plt+0x57e14>
  459b44:	mov	w8, #0x1105                	// #4357
  459b48:	ldr	w9, [sp, #12]
  459b4c:	cmp	w9, w8
  459b50:	b.eq	45b1c8 <ferror@plt+0x59498>  // b.none
  459b54:	b	459b58 <ferror@plt+0x57e28>
  459b58:	mov	w8, #0x1106                	// #4358
  459b5c:	ldr	w9, [sp, #12]
  459b60:	cmp	w9, w8
  459b64:	b.eq	45b1d8 <ferror@plt+0x594a8>  // b.none
  459b68:	b	459b6c <ferror@plt+0x57e3c>
  459b6c:	mov	w8, #0x1140                	// #4416
  459b70:	ldr	w9, [sp, #12]
  459b74:	cmp	w9, w8
  459b78:	b.eq	45b1e8 <ferror@plt+0x594b8>  // b.none
  459b7c:	b	459b80 <ferror@plt+0x57e50>
  459b80:	mov	w8, #0x1141                	// #4417
  459b84:	ldr	w9, [sp, #12]
  459b88:	cmp	w9, w8
  459b8c:	b.eq	45b1f8 <ferror@plt+0x594c8>  // b.none
  459b90:	b	459b94 <ferror@plt+0x57e64>
  459b94:	mov	w8, #0x1142                	// #4418
  459b98:	ldr	w9, [sp, #12]
  459b9c:	cmp	w9, w8
  459ba0:	b.eq	45b208 <ferror@plt+0x594d8>  // b.none
  459ba4:	b	459ba8 <ferror@plt+0x57e78>
  459ba8:	mov	w8, #0x1143                	// #4419
  459bac:	ldr	w9, [sp, #12]
  459bb0:	cmp	w9, w8
  459bb4:	b.eq	45b218 <ferror@plt+0x594e8>  // b.none
  459bb8:	b	459bbc <ferror@plt+0x57e8c>
  459bbc:	mov	w8, #0x1144                	// #4420
  459bc0:	ldr	w9, [sp, #12]
  459bc4:	cmp	w9, w8
  459bc8:	b.eq	45b228 <ferror@plt+0x594f8>  // b.none
  459bcc:	b	459bd0 <ferror@plt+0x57ea0>
  459bd0:	mov	w8, #0x1180                	// #4480
  459bd4:	ldr	w9, [sp, #12]
  459bd8:	cmp	w9, w8
  459bdc:	b.eq	45b238 <ferror@plt+0x59508>  // b.none
  459be0:	b	459be4 <ferror@plt+0x57eb4>
  459be4:	mov	w8, #0x1200                	// #4608
  459be8:	ldr	w9, [sp, #12]
  459bec:	cmp	w9, w8
  459bf0:	b.eq	45baa8 <ferror@plt+0x59d78>  // b.none
  459bf4:	b	459bf8 <ferror@plt+0x57ec8>
  459bf8:	mov	w8, #0x1202                	// #4610
  459bfc:	ldr	w9, [sp, #12]
  459c00:	cmp	w9, w8
  459c04:	b.eq	45bab8 <ferror@plt+0x59d88>  // b.none
  459c08:	b	459c0c <ferror@plt+0x57edc>
  459c0c:	mov	w8, #0x1203                	// #4611
  459c10:	ldr	w9, [sp, #12]
  459c14:	cmp	w9, w8
  459c18:	b.eq	45bac8 <ferror@plt+0x59d98>  // b.none
  459c1c:	b	459c20 <ferror@plt+0x57ef0>
  459c20:	mov	w8, #0x1204                	// #4612
  459c24:	ldr	w9, [sp, #12]
  459c28:	cmp	w9, w8
  459c2c:	b.eq	45bad8 <ferror@plt+0x59da8>  // b.none
  459c30:	b	459c34 <ferror@plt+0x57f04>
  459c34:	mov	w8, #0x1205                	// #4613
  459c38:	ldr	w9, [sp, #12]
  459c3c:	cmp	w9, w8
  459c40:	b.eq	45bae8 <ferror@plt+0x59db8>  // b.none
  459c44:	b	459c48 <ferror@plt+0x57f18>
  459c48:	mov	w8, #0x1240                	// #4672
  459c4c:	ldr	w9, [sp, #12]
  459c50:	cmp	w9, w8
  459c54:	b.eq	45baf8 <ferror@plt+0x59dc8>  // b.none
  459c58:	b	459c5c <ferror@plt+0x57f2c>
  459c5c:	mov	w8, #0x1241                	// #4673
  459c60:	ldr	w9, [sp, #12]
  459c64:	cmp	w9, w8
  459c68:	b.eq	45bb08 <ferror@plt+0x59dd8>  // b.none
  459c6c:	b	459c70 <ferror@plt+0x57f40>
  459c70:	mov	w8, #0x1242                	// #4674
  459c74:	ldr	w9, [sp, #12]
  459c78:	cmp	w9, w8
  459c7c:	b.eq	45bb18 <ferror@plt+0x59de8>  // b.none
  459c80:	b	459c84 <ferror@plt+0x57f54>
  459c84:	mov	w8, #0x1243                	// #4675
  459c88:	ldr	w9, [sp, #12]
  459c8c:	cmp	w9, w8
  459c90:	b.eq	45bb28 <ferror@plt+0x59df8>  // b.none
  459c94:	b	459c98 <ferror@plt+0x57f68>
  459c98:	mov	w8, #0x1244                	// #4676
  459c9c:	ldr	w9, [sp, #12]
  459ca0:	cmp	w9, w8
  459ca4:	b.eq	45bb38 <ferror@plt+0x59e08>  // b.none
  459ca8:	b	459cac <ferror@plt+0x57f7c>
  459cac:	mov	w8, #0x1300                	// #4864
  459cb0:	ldr	w9, [sp, #12]
  459cb4:	cmp	w9, w8
  459cb8:	b.eq	45b288 <ferror@plt+0x59558>  // b.none
  459cbc:	b	459cc0 <ferror@plt+0x57f90>
  459cc0:	mov	w8, #0x1301                	// #4865
  459cc4:	ldr	w9, [sp, #12]
  459cc8:	cmp	w9, w8
  459ccc:	b.eq	45b298 <ferror@plt+0x59568>  // b.none
  459cd0:	b	459cd4 <ferror@plt+0x57fa4>
  459cd4:	mov	w8, #0x1302                	// #4866
  459cd8:	ldr	w9, [sp, #12]
  459cdc:	cmp	w9, w8
  459ce0:	b.eq	45b2a8 <ferror@plt+0x59578>  // b.none
  459ce4:	b	459ce8 <ferror@plt+0x57fb8>
  459ce8:	mov	w8, #0x1303                	// #4867
  459cec:	ldr	w9, [sp, #12]
  459cf0:	cmp	w9, w8
  459cf4:	b.eq	45b2b8 <ferror@plt+0x59588>  // b.none
  459cf8:	b	459cfc <ferror@plt+0x57fcc>
  459cfc:	mov	w8, #0x1304                	// #4868
  459d00:	ldr	w9, [sp, #12]
  459d04:	cmp	w9, w8
  459d08:	b.eq	45b2c8 <ferror@plt+0x59598>  // b.none
  459d0c:	b	459d10 <ferror@plt+0x57fe0>
  459d10:	mov	w8, #0x1305                	// #4869
  459d14:	ldr	w9, [sp, #12]
  459d18:	cmp	w9, w8
  459d1c:	b.eq	45b2d8 <ferror@plt+0x595a8>  // b.none
  459d20:	b	459d24 <ferror@plt+0x57ff4>
  459d24:	mov	w8, #0x1306                	// #4870
  459d28:	ldr	w9, [sp, #12]
  459d2c:	cmp	w9, w8
  459d30:	b.eq	45b2e8 <ferror@plt+0x595b8>  // b.none
  459d34:	b	459d38 <ferror@plt+0x58008>
  459d38:	mov	w8, #0x1320                	// #4896
  459d3c:	ldr	w9, [sp, #12]
  459d40:	cmp	w9, w8
  459d44:	b.eq	45bba8 <ferror@plt+0x59e78>  // b.none
  459d48:	b	459d4c <ferror@plt+0x5801c>
  459d4c:	mov	w8, #0x1321                	// #4897
  459d50:	ldr	w9, [sp, #12]
  459d54:	cmp	w9, w8
  459d58:	b.eq	45bbb8 <ferror@plt+0x59e88>  // b.none
  459d5c:	b	459d60 <ferror@plt+0x58030>
  459d60:	mov	w8, #0x1322                	// #4898
  459d64:	ldr	w9, [sp, #12]
  459d68:	cmp	w9, w8
  459d6c:	b.eq	45bbc8 <ferror@plt+0x59e98>  // b.none
  459d70:	b	459d74 <ferror@plt+0x58044>
  459d74:	mov	w8, #0x1323                	// #4899
  459d78:	ldr	w9, [sp, #12]
  459d7c:	cmp	w9, w8
  459d80:	b.eq	45b868 <ferror@plt+0x59b38>  // b.none
  459d84:	b	459d88 <ferror@plt+0x58058>
  459d88:	mov	w8, #0x1324                	// #4900
  459d8c:	ldr	w9, [sp, #12]
  459d90:	cmp	w9, w8
  459d94:	b.eq	45b878 <ferror@plt+0x59b48>  // b.none
  459d98:	b	459d9c <ferror@plt+0x5806c>
  459d9c:	mov	w8, #0x1325                	// #4901
  459da0:	ldr	w9, [sp, #12]
  459da4:	cmp	w9, w8
  459da8:	b.eq	45b888 <ferror@plt+0x59b58>  // b.none
  459dac:	b	459db0 <ferror@plt+0x58080>
  459db0:	mov	w8, #0x1326                	// #4902
  459db4:	ldr	w9, [sp, #12]
  459db8:	cmp	w9, w8
  459dbc:	b.eq	45b898 <ferror@plt+0x59b68>  // b.none
  459dc0:	b	459dc4 <ferror@plt+0x58094>
  459dc4:	mov	w8, #0x1327                	// #4903
  459dc8:	ldr	w9, [sp, #12]
  459dcc:	cmp	w9, w8
  459dd0:	b.eq	45b8a8 <ferror@plt+0x59b78>  // b.none
  459dd4:	b	459dd8 <ferror@plt+0x580a8>
  459dd8:	mov	w8, #0x1328                	// #4904
  459ddc:	ldr	w9, [sp, #12]
  459de0:	cmp	w9, w8
  459de4:	b.eq	45b8b8 <ferror@plt+0x59b88>  // b.none
  459de8:	b	459dec <ferror@plt+0x580bc>
  459dec:	mov	w8, #0x1329                	// #4905
  459df0:	ldr	w9, [sp, #12]
  459df4:	cmp	w9, w8
  459df8:	b.eq	45b8c8 <ferror@plt+0x59b98>  // b.none
  459dfc:	b	459e00 <ferror@plt+0x580d0>
  459e00:	mov	w8, #0x132a                	// #4906
  459e04:	ldr	w9, [sp, #12]
  459e08:	cmp	w9, w8
  459e0c:	b.eq	45b8d8 <ferror@plt+0x59ba8>  // b.none
  459e10:	b	459e14 <ferror@plt+0x580e4>
  459e14:	mov	w8, #0x132b                	// #4907
  459e18:	ldr	w9, [sp, #12]
  459e1c:	cmp	w9, w8
  459e20:	b.eq	45b8e8 <ferror@plt+0x59bb8>  // b.none
  459e24:	b	459e28 <ferror@plt+0x580f8>
  459e28:	mov	w8, #0x132c                	// #4908
  459e2c:	ldr	w9, [sp, #12]
  459e30:	cmp	w9, w8
  459e34:	b.eq	45b8f8 <ferror@plt+0x59bc8>  // b.none
  459e38:	b	459e3c <ferror@plt+0x5810c>
  459e3c:	mov	w8, #0x132d                	// #4909
  459e40:	ldr	w9, [sp, #12]
  459e44:	cmp	w9, w8
  459e48:	b.eq	45b908 <ferror@plt+0x59bd8>  // b.none
  459e4c:	b	459e50 <ferror@plt+0x58120>
  459e50:	mov	w8, #0x132e                	// #4910
  459e54:	ldr	w9, [sp, #12]
  459e58:	cmp	w9, w8
  459e5c:	b.eq	45b918 <ferror@plt+0x59be8>  // b.none
  459e60:	b	459e64 <ferror@plt+0x58134>
  459e64:	mov	w8, #0x132f                	// #4911
  459e68:	ldr	w9, [sp, #12]
  459e6c:	cmp	w9, w8
  459e70:	b.eq	45b928 <ferror@plt+0x59bf8>  // b.none
  459e74:	b	459e78 <ferror@plt+0x58148>
  459e78:	mov	w8, #0x1330                	// #4912
  459e7c:	ldr	w9, [sp, #12]
  459e80:	cmp	w9, w8
  459e84:	b.eq	45b938 <ferror@plt+0x59c08>  // b.none
  459e88:	b	459e8c <ferror@plt+0x5815c>
  459e8c:	mov	w8, #0x1331                	// #4913
  459e90:	ldr	w9, [sp, #12]
  459e94:	cmp	w9, w8
  459e98:	b.eq	45b948 <ferror@plt+0x59c18>  // b.none
  459e9c:	b	459ea0 <ferror@plt+0x58170>
  459ea0:	mov	w8, #0x1332                	// #4914
  459ea4:	ldr	w9, [sp, #12]
  459ea8:	cmp	w9, w8
  459eac:	b.eq	45b958 <ferror@plt+0x59c28>  // b.none
  459eb0:	b	459eb4 <ferror@plt+0x58184>
  459eb4:	mov	w8, #0x1333                	// #4915
  459eb8:	ldr	w9, [sp, #12]
  459ebc:	cmp	w9, w8
  459ec0:	b.eq	45b968 <ferror@plt+0x59c38>  // b.none
  459ec4:	b	459ec8 <ferror@plt+0x58198>
  459ec8:	mov	w8, #0x1334                	// #4916
  459ecc:	ldr	w9, [sp, #12]
  459ed0:	cmp	w9, w8
  459ed4:	b.eq	45b978 <ferror@plt+0x59c48>  // b.none
  459ed8:	b	459edc <ferror@plt+0x581ac>
  459edc:	mov	w8, #0x1335                	// #4917
  459ee0:	ldr	w9, [sp, #12]
  459ee4:	cmp	w9, w8
  459ee8:	b.eq	45b988 <ferror@plt+0x59c58>  // b.none
  459eec:	b	459ef0 <ferror@plt+0x581c0>
  459ef0:	mov	w8, #0x1336                	// #4918
  459ef4:	ldr	w9, [sp, #12]
  459ef8:	cmp	w9, w8
  459efc:	b.eq	45b998 <ferror@plt+0x59c68>  // b.none
  459f00:	b	459f04 <ferror@plt+0x581d4>
  459f04:	mov	w8, #0x1337                	// #4919
  459f08:	ldr	w9, [sp, #12]
  459f0c:	cmp	w9, w8
  459f10:	b.eq	45b9a8 <ferror@plt+0x59c78>  // b.none
  459f14:	b	459f18 <ferror@plt+0x581e8>
  459f18:	mov	w8, #0x1338                	// #4920
  459f1c:	ldr	w9, [sp, #12]
  459f20:	cmp	w9, w8
  459f24:	b.eq	45b9b8 <ferror@plt+0x59c88>  // b.none
  459f28:	b	459f2c <ferror@plt+0x581fc>
  459f2c:	mov	w8, #0x1339                	// #4921
  459f30:	ldr	w9, [sp, #12]
  459f34:	cmp	w9, w8
  459f38:	b.eq	45b9c8 <ferror@plt+0x59c98>  // b.none
  459f3c:	b	459f40 <ferror@plt+0x58210>
  459f40:	mov	w8, #0x133a                	// #4922
  459f44:	ldr	w9, [sp, #12]
  459f48:	cmp	w9, w8
  459f4c:	b.eq	45b9d8 <ferror@plt+0x59ca8>  // b.none
  459f50:	b	459f54 <ferror@plt+0x58224>
  459f54:	mov	w8, #0x133b                	// #4923
  459f58:	ldr	w9, [sp, #12]
  459f5c:	cmp	w9, w8
  459f60:	b.eq	45b9e8 <ferror@plt+0x59cb8>  // b.none
  459f64:	b	459f68 <ferror@plt+0x58238>
  459f68:	mov	w8, #0x133c                	// #4924
  459f6c:	ldr	w9, [sp, #12]
  459f70:	cmp	w9, w8
  459f74:	b.eq	45b9f8 <ferror@plt+0x59cc8>  // b.none
  459f78:	b	459f7c <ferror@plt+0x5824c>
  459f7c:	mov	w8, #0x133d                	// #4925
  459f80:	ldr	w9, [sp, #12]
  459f84:	cmp	w9, w8
  459f88:	b.eq	45ba08 <ferror@plt+0x59cd8>  // b.none
  459f8c:	b	459f90 <ferror@plt+0x58260>
  459f90:	mov	w8, #0x133e                	// #4926
  459f94:	ldr	w9, [sp, #12]
  459f98:	cmp	w9, w8
  459f9c:	b.eq	45ba18 <ferror@plt+0x59ce8>  // b.none
  459fa0:	b	459fa4 <ferror@plt+0x58274>
  459fa4:	mov	w8, #0x133f                	// #4927
  459fa8:	ldr	w9, [sp, #12]
  459fac:	cmp	w9, w8
  459fb0:	b.eq	45ba28 <ferror@plt+0x59cf8>  // b.none
  459fb4:	b	459fb8 <ferror@plt+0x58288>
  459fb8:	mov	w8, #0x1340                	// #4928
  459fbc:	ldr	w9, [sp, #12]
  459fc0:	cmp	w9, w8
  459fc4:	b.eq	45b2f8 <ferror@plt+0x595c8>  // b.none
  459fc8:	b	459fcc <ferror@plt+0x5829c>
  459fcc:	mov	w8, #0x1341                	// #4929
  459fd0:	ldr	w9, [sp, #12]
  459fd4:	cmp	w9, w8
  459fd8:	b.eq	45b308 <ferror@plt+0x595d8>  // b.none
  459fdc:	b	459fe0 <ferror@plt+0x582b0>
  459fe0:	mov	w8, #0x1342                	// #4930
  459fe4:	ldr	w9, [sp, #12]
  459fe8:	cmp	w9, w8
  459fec:	b.eq	45b318 <ferror@plt+0x595e8>  // b.none
  459ff0:	b	459ff4 <ferror@plt+0x582c4>
  459ff4:	mov	w8, #0x1343                	// #4931
  459ff8:	ldr	w9, [sp, #12]
  459ffc:	cmp	w9, w8
  45a000:	b.eq	45b328 <ferror@plt+0x595f8>  // b.none
  45a004:	b	45a008 <ferror@plt+0x582d8>
  45a008:	mov	w8, #0x1344                	// #4932
  45a00c:	ldr	w9, [sp, #12]
  45a010:	cmp	w9, w8
  45a014:	b.eq	45b338 <ferror@plt+0x59608>  // b.none
  45a018:	b	45a01c <ferror@plt+0x582ec>
  45a01c:	mov	w8, #0x1380                	// #4992
  45a020:	ldr	w9, [sp, #12]
  45a024:	cmp	w9, w8
  45a028:	b.eq	45bb48 <ferror@plt+0x59e18>  // b.none
  45a02c:	b	45a030 <ferror@plt+0x58300>
  45a030:	mov	w8, #0x1381                	// #4993
  45a034:	ldr	w9, [sp, #12]
  45a038:	cmp	w9, w8
  45a03c:	b.eq	45bb58 <ferror@plt+0x59e28>  // b.none
  45a040:	b	45a044 <ferror@plt+0x58314>
  45a044:	mov	w8, #0x1382                	// #4994
  45a048:	ldr	w9, [sp, #12]
  45a04c:	cmp	w9, w8
  45a050:	b.eq	45bb68 <ferror@plt+0x59e38>  // b.none
  45a054:	b	45a058 <ferror@plt+0x58328>
  45a058:	mov	w8, #0x1383                	// #4995
  45a05c:	ldr	w9, [sp, #12]
  45a060:	cmp	w9, w8
  45a064:	b.eq	45bb78 <ferror@plt+0x59e48>  // b.none
  45a068:	b	45a06c <ferror@plt+0x5833c>
  45a06c:	mov	w8, #0x1384                	// #4996
  45a070:	ldr	w9, [sp, #12]
  45a074:	cmp	w9, w8
  45a078:	b.eq	45bb88 <ferror@plt+0x59e58>  // b.none
  45a07c:	b	45a080 <ferror@plt+0x58350>
  45a080:	mov	w8, #0x1385                	// #4997
  45a084:	ldr	w9, [sp, #12]
  45a088:	cmp	w9, w8
  45a08c:	b.eq	45bb98 <ferror@plt+0x59e68>  // b.none
  45a090:	b	45a094 <ferror@plt+0x58364>
  45a094:	mov	w8, #0x13a0                	// #5024
  45a098:	ldr	w9, [sp, #12]
  45a09c:	cmp	w9, w8
  45a0a0:	b.eq	45b348 <ferror@plt+0x59618>  // b.none
  45a0a4:	b	45a0a8 <ferror@plt+0x58378>
  45a0a8:	mov	w8, #0x13a1                	// #5025
  45a0ac:	ldr	w9, [sp, #12]
  45a0b0:	cmp	w9, w8
  45a0b4:	b.eq	45b358 <ferror@plt+0x59628>  // b.none
  45a0b8:	b	45a0bc <ferror@plt+0x5838c>
  45a0bc:	mov	w8, #0x13a2                	// #5026
  45a0c0:	ldr	w9, [sp, #12]
  45a0c4:	cmp	w9, w8
  45a0c8:	b.eq	45b368 <ferror@plt+0x59638>  // b.none
  45a0cc:	b	45a0d0 <ferror@plt+0x583a0>
  45a0d0:	mov	w8, #0x13a3                	// #5027
  45a0d4:	ldr	w9, [sp, #12]
  45a0d8:	cmp	w9, w8
  45a0dc:	b.eq	45b378 <ferror@plt+0x59648>  // b.none
  45a0e0:	b	45a0e4 <ferror@plt+0x583b4>
  45a0e4:	mov	w8, #0x13b0                	// #5040
  45a0e8:	ldr	w9, [sp, #12]
  45a0ec:	cmp	w9, w8
  45a0f0:	b.eq	45b388 <ferror@plt+0x59658>  // b.none
  45a0f4:	b	45a0f8 <ferror@plt+0x583c8>
  45a0f8:	mov	w8, #0x13b1                	// #5041
  45a0fc:	ldr	w9, [sp, #12]
  45a100:	cmp	w9, w8
  45a104:	b.eq	45b398 <ferror@plt+0x59668>  // b.none
  45a108:	b	45a10c <ferror@plt+0x583dc>
  45a10c:	mov	w8, #0x13b2                	// #5042
  45a110:	ldr	w9, [sp, #12]
  45a114:	cmp	w9, w8
  45a118:	b.eq	45b3a8 <ferror@plt+0x59678>  // b.none
  45a11c:	b	45a120 <ferror@plt+0x583f0>
  45a120:	mov	w8, #0x13b3                	// #5043
  45a124:	ldr	w9, [sp, #12]
  45a128:	cmp	w9, w8
  45a12c:	b.eq	45b3b8 <ferror@plt+0x59688>  // b.none
  45a130:	b	45a134 <ferror@plt+0x58404>
  45a134:	mov	w8, #0x13b4                	// #5044
  45a138:	ldr	w9, [sp, #12]
  45a13c:	cmp	w9, w8
  45a140:	b.eq	45b3c8 <ferror@plt+0x59698>  // b.none
  45a144:	b	45a148 <ferror@plt+0x58418>
  45a148:	mov	w8, #0x13b5                	// #5045
  45a14c:	ldr	w9, [sp, #12]
  45a150:	cmp	w9, w8
  45a154:	b.eq	45b3d8 <ferror@plt+0x596a8>  // b.none
  45a158:	b	45a15c <ferror@plt+0x5842c>
  45a15c:	mov	w8, #0x13b6                	// #5046
  45a160:	ldr	w9, [sp, #12]
  45a164:	cmp	w9, w8
  45a168:	b.eq	45b3e8 <ferror@plt+0x596b8>  // b.none
  45a16c:	b	45a170 <ferror@plt+0x58440>
  45a170:	mov	w8, #0x13b7                	// #5047
  45a174:	ldr	w9, [sp, #12]
  45a178:	cmp	w9, w8
  45a17c:	b.eq	45b3f8 <ferror@plt+0x596c8>  // b.none
  45a180:	b	45a184 <ferror@plt+0x58454>
  45a184:	mov	w8, #0x13b8                	// #5048
  45a188:	ldr	w9, [sp, #12]
  45a18c:	cmp	w9, w8
  45a190:	b.eq	45b408 <ferror@plt+0x596d8>  // b.none
  45a194:	b	45a198 <ferror@plt+0x58468>
  45a198:	mov	w8, #0x13b9                	// #5049
  45a19c:	ldr	w9, [sp, #12]
  45a1a0:	cmp	w9, w8
  45a1a4:	b.eq	45b418 <ferror@plt+0x596e8>  // b.none
  45a1a8:	b	45a1ac <ferror@plt+0x5847c>
  45a1ac:	mov	w8, #0x13ba                	// #5050
  45a1b0:	ldr	w9, [sp, #12]
  45a1b4:	cmp	w9, w8
  45a1b8:	b.eq	45b428 <ferror@plt+0x596f8>  // b.none
  45a1bc:	b	45a1c0 <ferror@plt+0x58490>
  45a1c0:	mov	w8, #0x13bb                	// #5051
  45a1c4:	ldr	w9, [sp, #12]
  45a1c8:	cmp	w9, w8
  45a1cc:	b.eq	45b438 <ferror@plt+0x59708>  // b.none
  45a1d0:	b	45a1d4 <ferror@plt+0x584a4>
  45a1d4:	mov	w8, #0x13bc                	// #5052
  45a1d8:	ldr	w9, [sp, #12]
  45a1dc:	cmp	w9, w8
  45a1e0:	b.eq	45b448 <ferror@plt+0x59718>  // b.none
  45a1e4:	b	45a1e8 <ferror@plt+0x584b8>
  45a1e8:	mov	w8, #0x13bd                	// #5053
  45a1ec:	ldr	w9, [sp, #12]
  45a1f0:	cmp	w9, w8
  45a1f4:	b.eq	45b458 <ferror@plt+0x59728>  // b.none
  45a1f8:	b	45a1fc <ferror@plt+0x584cc>
  45a1fc:	mov	w8, #0x13be                	// #5054
  45a200:	ldr	w9, [sp, #12]
  45a204:	cmp	w9, w8
  45a208:	b.eq	45b468 <ferror@plt+0x59738>  // b.none
  45a20c:	b	45a210 <ferror@plt+0x584e0>
  45a210:	mov	w8, #0x13bf                	// #5055
  45a214:	ldr	w9, [sp, #12]
  45a218:	cmp	w9, w8
  45a21c:	b.eq	45b478 <ferror@plt+0x59748>  // b.none
  45a220:	b	45a224 <ferror@plt+0x584f4>
  45a224:	mov	w8, #0x17a0                	// #6048
  45a228:	ldr	w9, [sp, #12]
  45a22c:	cmp	w9, w8
  45a230:	b.eq	45ba38 <ferror@plt+0x59d08>  // b.none
  45a234:	b	45a238 <ferror@plt+0x58508>
  45a238:	mov	w8, #0x17a1                	// #6049
  45a23c:	ldr	w9, [sp, #12]
  45a240:	cmp	w9, w8
  45a244:	b.eq	45ba48 <ferror@plt+0x59d18>  // b.none
  45a248:	b	45a24c <ferror@plt+0x5851c>
  45a24c:	mov	w8, #0x17a2                	// #6050
  45a250:	ldr	w9, [sp, #12]
  45a254:	cmp	w9, w8
  45a258:	b.eq	45ba58 <ferror@plt+0x59d28>  // b.none
  45a25c:	b	45a260 <ferror@plt+0x58530>
  45a260:	mov	w8, #0x17a3                	// #6051
  45a264:	ldr	w9, [sp, #12]
  45a268:	cmp	w9, w8
  45a26c:	b.eq	45ba68 <ferror@plt+0x59d38>  // b.none
  45a270:	b	45a274 <ferror@plt+0x58544>
  45a274:	mov	w8, #0x17b0                	// #6064
  45a278:	ldr	w9, [sp, #12]
  45a27c:	cmp	w9, w8
  45a280:	b.eq	45ba78 <ferror@plt+0x59d48>  // b.none
  45a284:	b	45a288 <ferror@plt+0x58558>
  45a288:	mov	w8, #0x17b1                	// #6065
  45a28c:	ldr	w9, [sp, #12]
  45a290:	cmp	w9, w8
  45a294:	b.eq	45ba88 <ferror@plt+0x59d58>  // b.none
  45a298:	b	45a29c <ferror@plt+0x5856c>
  45a29c:	mov	w8, #0x17b2                	// #6066
  45a2a0:	ldr	w9, [sp, #12]
  45a2a4:	cmp	w9, w8
  45a2a8:	b.eq	45ba98 <ferror@plt+0x59d68>  // b.none
  45a2ac:	b	45a2b0 <ferror@plt+0x58580>
  45a2b0:	mov	w8, #0x1b00                	// #6912
  45a2b4:	ldr	w9, [sp, #12]
  45a2b8:	cmp	w9, w8
  45a2bc:	b.eq	45b488 <ferror@plt+0x59758>  // b.none
  45a2c0:	b	45a2c4 <ferror@plt+0x58594>
  45a2c4:	mov	w8, #0x1b02                	// #6914
  45a2c8:	ldr	w9, [sp, #12]
  45a2cc:	cmp	w9, w8
  45a2d0:	b.eq	45b498 <ferror@plt+0x59768>  // b.none
  45a2d4:	b	45a2d8 <ferror@plt+0x585a8>
  45a2d8:	mov	w8, #0x1b03                	// #6915
  45a2dc:	ldr	w9, [sp, #12]
  45a2e0:	cmp	w9, w8
  45a2e4:	b.eq	45b4a8 <ferror@plt+0x59778>  // b.none
  45a2e8:	b	45a2ec <ferror@plt+0x585bc>
  45a2ec:	mov	w8, #0x1b04                	// #6916
  45a2f0:	ldr	w9, [sp, #12]
  45a2f4:	cmp	w9, w8
  45a2f8:	b.eq	45b4b8 <ferror@plt+0x59788>  // b.none
  45a2fc:	b	45a300 <ferror@plt+0x585d0>
  45a300:	mov	w8, #0x1b05                	// #6917
  45a304:	ldr	w9, [sp, #12]
  45a308:	cmp	w9, w8
  45a30c:	b.eq	45b4c8 <ferror@plt+0x59798>  // b.none
  45a310:	b	45a314 <ferror@plt+0x585e4>
  45a314:	mov	w8, #0x1b06                	// #6918
  45a318:	ldr	w9, [sp, #12]
  45a31c:	cmp	w9, w8
  45a320:	b.eq	45b4d8 <ferror@plt+0x597a8>  // b.none
  45a324:	b	45a328 <ferror@plt+0x585f8>
  45a328:	mov	w8, #0x1b07                	// #6919
  45a32c:	ldr	w9, [sp, #12]
  45a330:	cmp	w9, w8
  45a334:	b.eq	45b4e8 <ferror@plt+0x597b8>  // b.none
  45a338:	b	45a33c <ferror@plt+0x5860c>
  45a33c:	mov	w8, #0x1b08                	// #6920
  45a340:	ldr	w9, [sp, #12]
  45a344:	cmp	w9, w8
  45a348:	b.eq	45b4f8 <ferror@plt+0x597c8>  // b.none
  45a34c:	b	45a350 <ferror@plt+0x58620>
  45a350:	mov	w8, #0x1b09                	// #6921
  45a354:	ldr	w9, [sp, #12]
  45a358:	cmp	w9, w8
  45a35c:	b.eq	45b508 <ferror@plt+0x597d8>  // b.none
  45a360:	b	45a364 <ferror@plt+0x58634>
  45a364:	mov	w8, #0x1b0a                	// #6922
  45a368:	ldr	w9, [sp, #12]
  45a36c:	cmp	w9, w8
  45a370:	b.eq	45b518 <ferror@plt+0x597e8>  // b.none
  45a374:	b	45a378 <ferror@plt+0x58648>
  45a378:	mov	w8, #0x1b0b                	// #6923
  45a37c:	ldr	w9, [sp, #12]
  45a380:	cmp	w9, w8
  45a384:	b.eq	45b528 <ferror@plt+0x597f8>  // b.none
  45a388:	b	45a38c <ferror@plt+0x5865c>
  45a38c:	mov	w8, #0x1b0c                	// #6924
  45a390:	ldr	w9, [sp, #12]
  45a394:	cmp	w9, w8
  45a398:	b.eq	45b538 <ferror@plt+0x59808>  // b.none
  45a39c:	b	45a3a0 <ferror@plt+0x58670>
  45a3a0:	mov	w8, #0x1b0d                	// #6925
  45a3a4:	ldr	w9, [sp, #12]
  45a3a8:	cmp	w9, w8
  45a3ac:	b.eq	45b548 <ferror@plt+0x59818>  // b.none
  45a3b0:	b	45a3b4 <ferror@plt+0x58684>
  45a3b4:	mov	w8, #0x1b0e                	// #6926
  45a3b8:	ldr	w9, [sp, #12]
  45a3bc:	cmp	w9, w8
  45a3c0:	b.eq	45b558 <ferror@plt+0x59828>  // b.none
  45a3c4:	b	45a3c8 <ferror@plt+0x58698>
  45a3c8:	mov	w8, #0x1b0f                	// #6927
  45a3cc:	ldr	w9, [sp, #12]
  45a3d0:	cmp	w9, w8
  45a3d4:	b.eq	45b568 <ferror@plt+0x59838>  // b.none
  45a3d8:	b	45a3dc <ferror@plt+0x586ac>
  45a3dc:	mov	w8, #0x1b10                	// #6928
  45a3e0:	ldr	w9, [sp, #12]
  45a3e4:	cmp	w9, w8
  45a3e8:	b.eq	45b578 <ferror@plt+0x59848>  // b.none
  45a3ec:	b	45a3f0 <ferror@plt+0x586c0>
  45a3f0:	mov	w8, #0x1b11                	// #6929
  45a3f4:	ldr	w9, [sp, #12]
  45a3f8:	cmp	w9, w8
  45a3fc:	b.eq	45b588 <ferror@plt+0x59858>  // b.none
  45a400:	b	45a404 <ferror@plt+0x586d4>
  45a404:	mov	w8, #0x1b12                	// #6930
  45a408:	ldr	w9, [sp, #12]
  45a40c:	cmp	w9, w8
  45a410:	b.eq	45b598 <ferror@plt+0x59868>  // b.none
  45a414:	b	45a418 <ferror@plt+0x586e8>
  45a418:	mov	w8, #0x1b13                	// #6931
  45a41c:	ldr	w9, [sp, #12]
  45a420:	cmp	w9, w8
  45a424:	b.eq	45b5a8 <ferror@plt+0x59878>  // b.none
  45a428:	b	45a42c <ferror@plt+0x586fc>
  45a42c:	mov	w8, #0x1b14                	// #6932
  45a430:	ldr	w9, [sp, #12]
  45a434:	cmp	w9, w8
  45a438:	b.eq	45b5b8 <ferror@plt+0x59888>  // b.none
  45a43c:	b	45a440 <ferror@plt+0x58710>
  45a440:	mov	w8, #0x1b15                	// #6933
  45a444:	ldr	w9, [sp, #12]
  45a448:	cmp	w9, w8
  45a44c:	b.eq	45b5c8 <ferror@plt+0x59898>  // b.none
  45a450:	b	45a454 <ferror@plt+0x58724>
  45a454:	mov	w8, #0x1b16                	// #6934
  45a458:	ldr	w9, [sp, #12]
  45a45c:	cmp	w9, w8
  45a460:	b.eq	45b5d8 <ferror@plt+0x598a8>  // b.none
  45a464:	b	45a468 <ferror@plt+0x58738>
  45a468:	mov	w8, #0x1b17                	// #6935
  45a46c:	ldr	w9, [sp, #12]
  45a470:	cmp	w9, w8
  45a474:	b.eq	45b5e8 <ferror@plt+0x598b8>  // b.none
  45a478:	b	45a47c <ferror@plt+0x5874c>
  45a47c:	mov	w8, #0x1b18                	// #6936
  45a480:	ldr	w9, [sp, #12]
  45a484:	cmp	w9, w8
  45a488:	b.eq	45b5f8 <ferror@plt+0x598c8>  // b.none
  45a48c:	b	45a490 <ferror@plt+0x58760>
  45a490:	mov	w8, #0x1b19                	// #6937
  45a494:	ldr	w9, [sp, #12]
  45a498:	cmp	w9, w8
  45a49c:	b.eq	45b608 <ferror@plt+0x598d8>  // b.none
  45a4a0:	b	45a4a4 <ferror@plt+0x58774>
  45a4a4:	mov	w8, #0x1b1a                	// #6938
  45a4a8:	ldr	w9, [sp, #12]
  45a4ac:	cmp	w9, w8
  45a4b0:	b.eq	45b618 <ferror@plt+0x598e8>  // b.none
  45a4b4:	b	45a4b8 <ferror@plt+0x58788>
  45a4b8:	mov	w8, #0x1b1b                	// #6939
  45a4bc:	ldr	w9, [sp, #12]
  45a4c0:	cmp	w9, w8
  45a4c4:	b.eq	45b628 <ferror@plt+0x598f8>  // b.none
  45a4c8:	b	45a4cc <ferror@plt+0x5879c>
  45a4cc:	mov	w8, #0x1b1c                	// #6940
  45a4d0:	ldr	w9, [sp, #12]
  45a4d4:	cmp	w9, w8
  45a4d8:	b.eq	45b638 <ferror@plt+0x59908>  // b.none
  45a4dc:	b	45a4e0 <ferror@plt+0x587b0>
  45a4e0:	mov	w8, #0x1b1d                	// #6941
  45a4e4:	ldr	w9, [sp, #12]
  45a4e8:	cmp	w9, w8
  45a4ec:	b.eq	45b648 <ferror@plt+0x59918>  // b.none
  45a4f0:	b	45a4f4 <ferror@plt+0x587c4>
  45a4f4:	mov	w8, #0x1b1e                	// #6942
  45a4f8:	ldr	w9, [sp, #12]
  45a4fc:	cmp	w9, w8
  45a500:	b.eq	45b658 <ferror@plt+0x59928>  // b.none
  45a504:	b	45a508 <ferror@plt+0x587d8>
  45a508:	mov	w8, #0x1b1f                	// #6943
  45a50c:	ldr	w9, [sp, #12]
  45a510:	cmp	w9, w8
  45a514:	b.eq	45b668 <ferror@plt+0x59938>  // b.none
  45a518:	b	45a51c <ferror@plt+0x587ec>
  45a51c:	mov	w8, #0x1b80                	// #7040
  45a520:	ldr	w9, [sp, #12]
  45a524:	cmp	w9, w8
  45a528:	b.eq	45b678 <ferror@plt+0x59948>  // b.none
  45a52c:	b	45a530 <ferror@plt+0x58800>
  45a530:	mov	w8, #0x1b82                	// #7042
  45a534:	ldr	w9, [sp, #12]
  45a538:	cmp	w9, w8
  45a53c:	b.eq	45b688 <ferror@plt+0x59958>  // b.none
  45a540:	b	45a544 <ferror@plt+0x58814>
  45a544:	mov	w8, #0x1b83                	// #7043
  45a548:	ldr	w9, [sp, #12]
  45a54c:	cmp	w9, w8
  45a550:	b.eq	45b698 <ferror@plt+0x59968>  // b.none
  45a554:	b	45a558 <ferror@plt+0x58828>
  45a558:	mov	w8, #0x1b84                	// #7044
  45a55c:	ldr	w9, [sp, #12]
  45a560:	cmp	w9, w8
  45a564:	b.eq	45b6a8 <ferror@plt+0x59978>  // b.none
  45a568:	b	45a56c <ferror@plt+0x5883c>
  45a56c:	mov	w8, #0x1b85                	// #7045
  45a570:	ldr	w9, [sp, #12]
  45a574:	cmp	w9, w8
  45a578:	b.eq	45b6b8 <ferror@plt+0x59988>  // b.none
  45a57c:	b	45a580 <ferror@plt+0x58850>
  45a580:	mov	w8, #0x1b86                	// #7046
  45a584:	ldr	w9, [sp, #12]
  45a588:	cmp	w9, w8
  45a58c:	b.eq	45b6c8 <ferror@plt+0x59998>  // b.none
  45a590:	b	45a594 <ferror@plt+0x58864>
  45a594:	mov	w8, #0x1b87                	// #7047
  45a598:	ldr	w9, [sp, #12]
  45a59c:	cmp	w9, w8
  45a5a0:	b.eq	45b6d8 <ferror@plt+0x599a8>  // b.none
  45a5a4:	b	45a5a8 <ferror@plt+0x58878>
  45a5a8:	mov	w8, #0x1b88                	// #7048
  45a5ac:	ldr	w9, [sp, #12]
  45a5b0:	cmp	w9, w8
  45a5b4:	b.eq	45b6e8 <ferror@plt+0x599b8>  // b.none
  45a5b8:	b	45a5bc <ferror@plt+0x5888c>
  45a5bc:	mov	w8, #0x1b89                	// #7049
  45a5c0:	ldr	w9, [sp, #12]
  45a5c4:	cmp	w9, w8
  45a5c8:	b.eq	45b6f8 <ferror@plt+0x599c8>  // b.none
  45a5cc:	b	45a5d0 <ferror@plt+0x588a0>
  45a5d0:	mov	w8, #0x1b8a                	// #7050
  45a5d4:	ldr	w9, [sp, #12]
  45a5d8:	cmp	w9, w8
  45a5dc:	b.eq	45b708 <ferror@plt+0x599d8>  // b.none
  45a5e0:	b	45a5e4 <ferror@plt+0x588b4>
  45a5e4:	mov	w8, #0x1b8b                	// #7051
  45a5e8:	ldr	w9, [sp, #12]
  45a5ec:	cmp	w9, w8
  45a5f0:	b.eq	45b718 <ferror@plt+0x599e8>  // b.none
  45a5f4:	b	45a5f8 <ferror@plt+0x588c8>
  45a5f8:	mov	w8, #0x1b8c                	// #7052
  45a5fc:	ldr	w9, [sp, #12]
  45a600:	cmp	w9, w8
  45a604:	b.eq	45b728 <ferror@plt+0x599f8>  // b.none
  45a608:	b	45a60c <ferror@plt+0x588dc>
  45a60c:	mov	w8, #0x1b8d                	// #7053
  45a610:	ldr	w9, [sp, #12]
  45a614:	cmp	w9, w8
  45a618:	b.eq	45b738 <ferror@plt+0x59a08>  // b.none
  45a61c:	b	45a620 <ferror@plt+0x588f0>
  45a620:	mov	w8, #0x1b8e                	// #7054
  45a624:	ldr	w9, [sp, #12]
  45a628:	cmp	w9, w8
  45a62c:	b.eq	45b748 <ferror@plt+0x59a18>  // b.none
  45a630:	b	45a634 <ferror@plt+0x58904>
  45a634:	mov	w8, #0x1b8f                	// #7055
  45a638:	ldr	w9, [sp, #12]
  45a63c:	cmp	w9, w8
  45a640:	b.eq	45b758 <ferror@plt+0x59a28>  // b.none
  45a644:	b	45a648 <ferror@plt+0x58918>
  45a648:	mov	w8, #0x1b90                	// #7056
  45a64c:	ldr	w9, [sp, #12]
  45a650:	cmp	w9, w8
  45a654:	b.eq	45b768 <ferror@plt+0x59a38>  // b.none
  45a658:	b	45a65c <ferror@plt+0x5892c>
  45a65c:	mov	w8, #0x1b91                	// #7057
  45a660:	ldr	w9, [sp, #12]
  45a664:	cmp	w9, w8
  45a668:	b.eq	45b778 <ferror@plt+0x59a48>  // b.none
  45a66c:	b	45a670 <ferror@plt+0x58940>
  45a670:	mov	w8, #0x1b92                	// #7058
  45a674:	ldr	w9, [sp, #12]
  45a678:	cmp	w9, w8
  45a67c:	b.eq	45b788 <ferror@plt+0x59a58>  // b.none
  45a680:	b	45a684 <ferror@plt+0x58954>
  45a684:	mov	w8, #0x1b93                	// #7059
  45a688:	ldr	w9, [sp, #12]
  45a68c:	cmp	w9, w8
  45a690:	b.eq	45b798 <ferror@plt+0x59a68>  // b.none
  45a694:	b	45a698 <ferror@plt+0x58968>
  45a698:	mov	w8, #0x1b94                	// #7060
  45a69c:	ldr	w9, [sp, #12]
  45a6a0:	cmp	w9, w8
  45a6a4:	b.eq	45b7a8 <ferror@plt+0x59a78>  // b.none
  45a6a8:	b	45a6ac <ferror@plt+0x5897c>
  45a6ac:	mov	w8, #0x1b95                	// #7061
  45a6b0:	ldr	w9, [sp, #12]
  45a6b4:	cmp	w9, w8
  45a6b8:	b.eq	45b7b8 <ferror@plt+0x59a88>  // b.none
  45a6bc:	b	45a6c0 <ferror@plt+0x58990>
  45a6c0:	mov	w8, #0x1b96                	// #7062
  45a6c4:	ldr	w9, [sp, #12]
  45a6c8:	cmp	w9, w8
  45a6cc:	b.eq	45b7c8 <ferror@plt+0x59a98>  // b.none
  45a6d0:	b	45a6d4 <ferror@plt+0x589a4>
  45a6d4:	mov	w8, #0x1b97                	// #7063
  45a6d8:	ldr	w9, [sp, #12]
  45a6dc:	cmp	w9, w8
  45a6e0:	b.eq	45b7d8 <ferror@plt+0x59aa8>  // b.none
  45a6e4:	b	45a6e8 <ferror@plt+0x589b8>
  45a6e8:	mov	w8, #0x1b98                	// #7064
  45a6ec:	ldr	w9, [sp, #12]
  45a6f0:	cmp	w9, w8
  45a6f4:	b.eq	45b7e8 <ferror@plt+0x59ab8>  // b.none
  45a6f8:	b	45a6fc <ferror@plt+0x589cc>
  45a6fc:	mov	w8, #0x1b99                	// #7065
  45a700:	ldr	w9, [sp, #12]
  45a704:	cmp	w9, w8
  45a708:	b.eq	45b7f8 <ferror@plt+0x59ac8>  // b.none
  45a70c:	b	45a710 <ferror@plt+0x589e0>
  45a710:	mov	w8, #0x1b9a                	// #7066
  45a714:	ldr	w9, [sp, #12]
  45a718:	cmp	w9, w8
  45a71c:	b.eq	45b808 <ferror@plt+0x59ad8>  // b.none
  45a720:	b	45a724 <ferror@plt+0x589f4>
  45a724:	mov	w8, #0x1b9b                	// #7067
  45a728:	ldr	w9, [sp, #12]
  45a72c:	cmp	w9, w8
  45a730:	b.eq	45b818 <ferror@plt+0x59ae8>  // b.none
  45a734:	b	45a738 <ferror@plt+0x58a08>
  45a738:	mov	w8, #0x1b9c                	// #7068
  45a73c:	ldr	w9, [sp, #12]
  45a740:	cmp	w9, w8
  45a744:	b.eq	45b828 <ferror@plt+0x59af8>  // b.none
  45a748:	b	45a74c <ferror@plt+0x58a1c>
  45a74c:	mov	w8, #0x1b9d                	// #7069
  45a750:	ldr	w9, [sp, #12]
  45a754:	cmp	w9, w8
  45a758:	b.eq	45b838 <ferror@plt+0x59b08>  // b.none
  45a75c:	b	45a760 <ferror@plt+0x58a30>
  45a760:	mov	w8, #0x1b9e                	// #7070
  45a764:	ldr	w9, [sp, #12]
  45a768:	cmp	w9, w8
  45a76c:	b.eq	45b848 <ferror@plt+0x59b18>  // b.none
  45a770:	b	45a774 <ferror@plt+0x58a44>
  45a774:	mov	w8, #0x1b9f                	// #7071
  45a778:	ldr	w9, [sp, #12]
  45a77c:	cmp	w9, w8
  45a780:	b.eq	45b858 <ferror@plt+0x59b28>  // b.none
  45a784:	b	45a788 <ferror@plt+0x58a58>
  45a788:	mov	w8, #0x1c00                	// #7168
  45a78c:	ldr	w9, [sp, #12]
  45a790:	cmp	w9, w8
  45a794:	b.eq	45ad88 <ferror@plt+0x59058>  // b.none
  45a798:	b	45a79c <ferror@plt+0x58a6c>
  45a79c:	mov	w8, #0x1c01                	// #7169
  45a7a0:	ldr	w9, [sp, #12]
  45a7a4:	cmp	w9, w8
  45a7a8:	b.eq	45ad98 <ferror@plt+0x59068>  // b.none
  45a7ac:	b	45a7b0 <ferror@plt+0x58a80>
  45a7b0:	mov	w8, #0x1c02                	// #7170
  45a7b4:	ldr	w9, [sp, #12]
  45a7b8:	cmp	w9, w8
  45a7bc:	b.eq	45ada8 <ferror@plt+0x59078>  // b.none
  45a7c0:	b	45a7c4 <ferror@plt+0x58a94>
  45a7c4:	mov	w8, #0x1c03                	// #7171
  45a7c8:	ldr	w9, [sp, #12]
  45a7cc:	cmp	w9, w8
  45a7d0:	b.eq	45adb8 <ferror@plt+0x59088>  // b.none
  45a7d4:	b	45a7d8 <ferror@plt+0x58aa8>
  45a7d8:	mov	w8, #0x1c04                	// #7172
  45a7dc:	ldr	w9, [sp, #12]
  45a7e0:	cmp	w9, w8
  45a7e4:	b.eq	45adc8 <ferror@plt+0x59098>  // b.none
  45a7e8:	b	45a7ec <ferror@plt+0x58abc>
  45a7ec:	mov	w8, #0x1c05                	// #7173
  45a7f0:	ldr	w9, [sp, #12]
  45a7f4:	cmp	w9, w8
  45a7f8:	b.eq	45add8 <ferror@plt+0x590a8>  // b.none
  45a7fc:	b	45a800 <ferror@plt+0x58ad0>
  45a800:	mov	w8, #0x1c06                	// #7174
  45a804:	ldr	w9, [sp, #12]
  45a808:	cmp	w9, w8
  45a80c:	b.eq	45ade8 <ferror@plt+0x590b8>  // b.none
  45a810:	b	45a814 <ferror@plt+0x58ae4>
  45a814:	mov	w8, #0x1c07                	// #7175
  45a818:	ldr	w9, [sp, #12]
  45a81c:	cmp	w9, w8
  45a820:	b.eq	45adf8 <ferror@plt+0x590c8>  // b.none
  45a824:	b	45a828 <ferror@plt+0x58af8>
  45a828:	mov	w8, #0x1c08                	// #7176
  45a82c:	ldr	w9, [sp, #12]
  45a830:	cmp	w9, w8
  45a834:	b.eq	45ae08 <ferror@plt+0x590d8>  // b.none
  45a838:	b	45a83c <ferror@plt+0x58b0c>
  45a83c:	mov	w8, #0x1c09                	// #7177
  45a840:	ldr	w9, [sp, #12]
  45a844:	cmp	w9, w8
  45a848:	b.eq	45ae18 <ferror@plt+0x590e8>  // b.none
  45a84c:	b	45a850 <ferror@plt+0x58b20>
  45a850:	mov	w8, #0x1c0a                	// #7178
  45a854:	ldr	w9, [sp, #12]
  45a858:	cmp	w9, w8
  45a85c:	b.eq	45ae28 <ferror@plt+0x590f8>  // b.none
  45a860:	b	45a864 <ferror@plt+0x58b34>
  45a864:	mov	w8, #0x1c0b                	// #7179
  45a868:	ldr	w9, [sp, #12]
  45a86c:	cmp	w9, w8
  45a870:	b.eq	45ae38 <ferror@plt+0x59108>  // b.none
  45a874:	b	45a878 <ferror@plt+0x58b48>
  45a878:	mov	w8, #0x1c0c                	// #7180
  45a87c:	ldr	w9, [sp, #12]
  45a880:	cmp	w9, w8
  45a884:	b.eq	45ae48 <ferror@plt+0x59118>  // b.none
  45a888:	b	45a88c <ferror@plt+0x58b5c>
  45a88c:	mov	w8, #0x1c0d                	// #7181
  45a890:	ldr	w9, [sp, #12]
  45a894:	cmp	w9, w8
  45a898:	b.eq	45ae58 <ferror@plt+0x59128>  // b.none
  45a89c:	b	45a8a0 <ferror@plt+0x58b70>
  45a8a0:	mov	w8, #0x1c0e                	// #7182
  45a8a4:	ldr	w9, [sp, #12]
  45a8a8:	cmp	w9, w8
  45a8ac:	b.eq	45ae68 <ferror@plt+0x59138>  // b.none
  45a8b0:	b	45a8b4 <ferror@plt+0x58b84>
  45a8b4:	mov	w8, #0x1c0f                	// #7183
  45a8b8:	ldr	w9, [sp, #12]
  45a8bc:	cmp	w9, w8
  45a8c0:	b.eq	45ae78 <ferror@plt+0x59148>  // b.none
  45a8c4:	b	45a8c8 <ferror@plt+0x58b98>
  45a8c8:	mov	w8, #0x1c10                	// #7184
  45a8cc:	ldr	w9, [sp, #12]
  45a8d0:	cmp	w9, w8
  45a8d4:	b.eq	45ae88 <ferror@plt+0x59158>  // b.none
  45a8d8:	b	45a8dc <ferror@plt+0x58bac>
  45a8dc:	mov	w8, #0x1c11                	// #7185
  45a8e0:	ldr	w9, [sp, #12]
  45a8e4:	cmp	w9, w8
  45a8e8:	b.eq	45ae98 <ferror@plt+0x59168>  // b.none
  45a8ec:	b	45a8f0 <ferror@plt+0x58bc0>
  45a8f0:	mov	w8, #0x1c12                	// #7186
  45a8f4:	ldr	w9, [sp, #12]
  45a8f8:	cmp	w9, w8
  45a8fc:	b.eq	45aea8 <ferror@plt+0x59178>  // b.none
  45a900:	b	45a904 <ferror@plt+0x58bd4>
  45a904:	mov	w8, #0x1c13                	// #7187
  45a908:	ldr	w9, [sp, #12]
  45a90c:	cmp	w9, w8
  45a910:	b.eq	45aeb8 <ferror@plt+0x59188>  // b.none
  45a914:	b	45a918 <ferror@plt+0x58be8>
  45a918:	mov	w8, #0x1c14                	// #7188
  45a91c:	ldr	w9, [sp, #12]
  45a920:	cmp	w9, w8
  45a924:	b.eq	45aec8 <ferror@plt+0x59198>  // b.none
  45a928:	b	45a92c <ferror@plt+0x58bfc>
  45a92c:	mov	w8, #0x1c15                	// #7189
  45a930:	ldr	w9, [sp, #12]
  45a934:	cmp	w9, w8
  45a938:	b.eq	45aed8 <ferror@plt+0x591a8>  // b.none
  45a93c:	b	45a940 <ferror@plt+0x58c10>
  45a940:	mov	w8, #0x1c16                	// #7190
  45a944:	ldr	w9, [sp, #12]
  45a948:	cmp	w9, w8
  45a94c:	b.eq	45aee8 <ferror@plt+0x591b8>  // b.none
  45a950:	b	45a954 <ferror@plt+0x58c24>
  45a954:	mov	w8, #0x1c17                	// #7191
  45a958:	ldr	w9, [sp, #12]
  45a95c:	cmp	w9, w8
  45a960:	b.eq	45aef8 <ferror@plt+0x591c8>  // b.none
  45a964:	b	45a968 <ferror@plt+0x58c38>
  45a968:	mov	w8, #0x1c18                	// #7192
  45a96c:	ldr	w9, [sp, #12]
  45a970:	cmp	w9, w8
  45a974:	b.eq	45af08 <ferror@plt+0x591d8>  // b.none
  45a978:	b	45a97c <ferror@plt+0x58c4c>
  45a97c:	mov	w8, #0x1c19                	// #7193
  45a980:	ldr	w9, [sp, #12]
  45a984:	cmp	w9, w8
  45a988:	b.eq	45af18 <ferror@plt+0x591e8>  // b.none
  45a98c:	b	45a990 <ferror@plt+0x58c60>
  45a990:	mov	w8, #0x1c1a                	// #7194
  45a994:	ldr	w9, [sp, #12]
  45a998:	cmp	w9, w8
  45a99c:	b.eq	45af28 <ferror@plt+0x591f8>  // b.none
  45a9a0:	b	45a9a4 <ferror@plt+0x58c74>
  45a9a4:	mov	w8, #0x1c1b                	// #7195
  45a9a8:	ldr	w9, [sp, #12]
  45a9ac:	cmp	w9, w8
  45a9b0:	b.eq	45af38 <ferror@plt+0x59208>  // b.none
  45a9b4:	b	45a9b8 <ferror@plt+0x58c88>
  45a9b8:	mov	w8, #0x1c1c                	// #7196
  45a9bc:	ldr	w9, [sp, #12]
  45a9c0:	cmp	w9, w8
  45a9c4:	b.eq	45af48 <ferror@plt+0x59218>  // b.none
  45a9c8:	b	45a9cc <ferror@plt+0x58c9c>
  45a9cc:	mov	w8, #0x1c1d                	// #7197
  45a9d0:	ldr	w9, [sp, #12]
  45a9d4:	cmp	w9, w8
  45a9d8:	b.eq	45af58 <ferror@plt+0x59228>  // b.none
  45a9dc:	b	45a9e0 <ferror@plt+0x58cb0>
  45a9e0:	mov	w8, #0x1c1e                	// #7198
  45a9e4:	ldr	w9, [sp, #12]
  45a9e8:	cmp	w9, w8
  45a9ec:	b.eq	45af68 <ferror@plt+0x59238>  // b.none
  45a9f0:	b	45a9f4 <ferror@plt+0x58cc4>
  45a9f4:	mov	w8, #0x1c1f                	// #7199
  45a9f8:	ldr	w9, [sp, #12]
  45a9fc:	cmp	w9, w8
  45aa00:	b.eq	45af78 <ferror@plt+0x59248>  // b.none
  45aa04:	b	45aa08 <ferror@plt+0x58cd8>
  45aa08:	mov	w8, #0x1c80                	// #7296
  45aa0c:	ldr	w9, [sp, #12]
  45aa10:	cmp	w9, w8
  45aa14:	b.eq	45af88 <ferror@plt+0x59258>  // b.none
  45aa18:	b	45aa1c <ferror@plt+0x58cec>
  45aa1c:	mov	w8, #0x1c81                	// #7297
  45aa20:	ldr	w9, [sp, #12]
  45aa24:	cmp	w9, w8
  45aa28:	b.eq	45af98 <ferror@plt+0x59268>  // b.none
  45aa2c:	b	45aa30 <ferror@plt+0x58d00>
  45aa30:	mov	w8, #0x1c82                	// #7298
  45aa34:	ldr	w9, [sp, #12]
  45aa38:	cmp	w9, w8
  45aa3c:	b.eq	45afa8 <ferror@plt+0x59278>  // b.none
  45aa40:	b	45aa44 <ferror@plt+0x58d14>
  45aa44:	mov	w8, #0x1c83                	// #7299
  45aa48:	ldr	w9, [sp, #12]
  45aa4c:	cmp	w9, w8
  45aa50:	b.eq	45afb8 <ferror@plt+0x59288>  // b.none
  45aa54:	b	45aa58 <ferror@plt+0x58d28>
  45aa58:	mov	w8, #0x1c84                	// #7300
  45aa5c:	ldr	w9, [sp, #12]
  45aa60:	cmp	w9, w8
  45aa64:	b.eq	45afc8 <ferror@plt+0x59298>  // b.none
  45aa68:	b	45aa6c <ferror@plt+0x58d3c>
  45aa6c:	mov	w8, #0x1c85                	// #7301
  45aa70:	ldr	w9, [sp, #12]
  45aa74:	cmp	w9, w8
  45aa78:	b.eq	45afd8 <ferror@plt+0x592a8>  // b.none
  45aa7c:	b	45aa80 <ferror@plt+0x58d50>
  45aa80:	mov	w8, #0x1c86                	// #7302
  45aa84:	ldr	w9, [sp, #12]
  45aa88:	cmp	w9, w8
  45aa8c:	b.eq	45afe8 <ferror@plt+0x592b8>  // b.none
  45aa90:	b	45aa94 <ferror@plt+0x58d64>
  45aa94:	mov	w8, #0x1c87                	// #7303
  45aa98:	ldr	w9, [sp, #12]
  45aa9c:	cmp	w9, w8
  45aaa0:	b.eq	45aff8 <ferror@plt+0x592c8>  // b.none
  45aaa4:	b	45aaa8 <ferror@plt+0x58d78>
  45aaa8:	mov	w8, #0x1c88                	// #7304
  45aaac:	ldr	w9, [sp, #12]
  45aab0:	cmp	w9, w8
  45aab4:	b.eq	45b008 <ferror@plt+0x592d8>  // b.none
  45aab8:	b	45aabc <ferror@plt+0x58d8c>
  45aabc:	mov	w8, #0x1c89                	// #7305
  45aac0:	ldr	w9, [sp, #12]
  45aac4:	cmp	w9, w8
  45aac8:	b.eq	45b018 <ferror@plt+0x592e8>  // b.none
  45aacc:	b	45aad0 <ferror@plt+0x58da0>
  45aad0:	mov	w8, #0x1c8a                	// #7306
  45aad4:	ldr	w9, [sp, #12]
  45aad8:	cmp	w9, w8
  45aadc:	b.eq	45b028 <ferror@plt+0x592f8>  // b.none
  45aae0:	b	45aae4 <ferror@plt+0x58db4>
  45aae4:	mov	w8, #0x1c8b                	// #7307
  45aae8:	ldr	w9, [sp, #12]
  45aaec:	cmp	w9, w8
  45aaf0:	b.eq	45b038 <ferror@plt+0x59308>  // b.none
  45aaf4:	b	45aaf8 <ferror@plt+0x58dc8>
  45aaf8:	mov	w8, #0x1c8c                	// #7308
  45aafc:	ldr	w9, [sp, #12]
  45ab00:	cmp	w9, w8
  45ab04:	b.eq	45b048 <ferror@plt+0x59318>  // b.none
  45ab08:	b	45ab0c <ferror@plt+0x58ddc>
  45ab0c:	mov	w8, #0x1c8d                	// #7309
  45ab10:	ldr	w9, [sp, #12]
  45ab14:	cmp	w9, w8
  45ab18:	b.eq	45b058 <ferror@plt+0x59328>  // b.none
  45ab1c:	b	45ab20 <ferror@plt+0x58df0>
  45ab20:	mov	w8, #0x1c8e                	// #7310
  45ab24:	ldr	w9, [sp, #12]
  45ab28:	cmp	w9, w8
  45ab2c:	b.eq	45b068 <ferror@plt+0x59338>  // b.none
  45ab30:	b	45ab34 <ferror@plt+0x58e04>
  45ab34:	mov	w8, #0x1c8f                	// #7311
  45ab38:	ldr	w9, [sp, #12]
  45ab3c:	cmp	w9, w8
  45ab40:	b.eq	45b078 <ferror@plt+0x59348>  // b.none
  45ab44:	b	45ab48 <ferror@plt+0x58e18>
  45ab48:	mov	w8, #0x1c90                	// #7312
  45ab4c:	ldr	w9, [sp, #12]
  45ab50:	cmp	w9, w8
  45ab54:	b.eq	45b088 <ferror@plt+0x59358>  // b.none
  45ab58:	b	45ab5c <ferror@plt+0x58e2c>
  45ab5c:	mov	w8, #0x1c91                	// #7313
  45ab60:	ldr	w9, [sp, #12]
  45ab64:	cmp	w9, w8
  45ab68:	b.eq	45b098 <ferror@plt+0x59368>  // b.none
  45ab6c:	b	45ab70 <ferror@plt+0x58e40>
  45ab70:	mov	w8, #0x1c92                	// #7314
  45ab74:	ldr	w9, [sp, #12]
  45ab78:	cmp	w9, w8
  45ab7c:	b.eq	45b0a8 <ferror@plt+0x59378>  // b.none
  45ab80:	b	45ab84 <ferror@plt+0x58e54>
  45ab84:	mov	w8, #0x1c93                	// #7315
  45ab88:	ldr	w9, [sp, #12]
  45ab8c:	cmp	w9, w8
  45ab90:	b.eq	45b0b8 <ferror@plt+0x59388>  // b.none
  45ab94:	b	45ab98 <ferror@plt+0x58e68>
  45ab98:	mov	w8, #0x1c94                	// #7316
  45ab9c:	ldr	w9, [sp, #12]
  45aba0:	cmp	w9, w8
  45aba4:	b.eq	45b0c8 <ferror@plt+0x59398>  // b.none
  45aba8:	b	45abac <ferror@plt+0x58e7c>
  45abac:	mov	w8, #0x1c95                	// #7317
  45abb0:	ldr	w9, [sp, #12]
  45abb4:	cmp	w9, w8
  45abb8:	b.eq	45b0d8 <ferror@plt+0x593a8>  // b.none
  45abbc:	b	45abc0 <ferror@plt+0x58e90>
  45abc0:	mov	w8, #0x1c96                	// #7318
  45abc4:	ldr	w9, [sp, #12]
  45abc8:	cmp	w9, w8
  45abcc:	b.eq	45b0e8 <ferror@plt+0x593b8>  // b.none
  45abd0:	b	45abd4 <ferror@plt+0x58ea4>
  45abd4:	mov	w8, #0x1c97                	// #7319
  45abd8:	ldr	w9, [sp, #12]
  45abdc:	cmp	w9, w8
  45abe0:	b.eq	45b0f8 <ferror@plt+0x593c8>  // b.none
  45abe4:	b	45abe8 <ferror@plt+0x58eb8>
  45abe8:	mov	w8, #0x1c98                	// #7320
  45abec:	ldr	w9, [sp, #12]
  45abf0:	cmp	w9, w8
  45abf4:	b.eq	45b108 <ferror@plt+0x593d8>  // b.none
  45abf8:	b	45abfc <ferror@plt+0x58ecc>
  45abfc:	mov	w8, #0x1c99                	// #7321
  45ac00:	ldr	w9, [sp, #12]
  45ac04:	cmp	w9, w8
  45ac08:	b.eq	45b118 <ferror@plt+0x593e8>  // b.none
  45ac0c:	b	45ac10 <ferror@plt+0x58ee0>
  45ac10:	mov	w8, #0x1c9a                	// #7322
  45ac14:	ldr	w9, [sp, #12]
  45ac18:	cmp	w9, w8
  45ac1c:	b.eq	45b128 <ferror@plt+0x593f8>  // b.none
  45ac20:	b	45ac24 <ferror@plt+0x58ef4>
  45ac24:	mov	w8, #0x1c9b                	// #7323
  45ac28:	ldr	w9, [sp, #12]
  45ac2c:	cmp	w9, w8
  45ac30:	b.eq	45b138 <ferror@plt+0x59408>  // b.none
  45ac34:	b	45ac38 <ferror@plt+0x58f08>
  45ac38:	mov	w8, #0x1c9c                	// #7324
  45ac3c:	ldr	w9, [sp, #12]
  45ac40:	cmp	w9, w8
  45ac44:	b.eq	45b148 <ferror@plt+0x59418>  // b.none
  45ac48:	b	45ac4c <ferror@plt+0x58f1c>
  45ac4c:	mov	w8, #0x1c9d                	// #7325
  45ac50:	ldr	w9, [sp, #12]
  45ac54:	cmp	w9, w8
  45ac58:	b.eq	45b158 <ferror@plt+0x59428>  // b.none
  45ac5c:	b	45ac60 <ferror@plt+0x58f30>
  45ac60:	mov	w8, #0x1c9e                	// #7326
  45ac64:	ldr	w9, [sp, #12]
  45ac68:	cmp	w9, w8
  45ac6c:	b.eq	45b168 <ferror@plt+0x59438>  // b.none
  45ac70:	b	45ac74 <ferror@plt+0x58f44>
  45ac74:	mov	w8, #0x1c9f                	// #7327
  45ac78:	ldr	w9, [sp, #12]
  45ac7c:	cmp	w9, w8
  45ac80:	b.eq	45b178 <ferror@plt+0x59448>  // b.none
  45ac84:	b	45ac88 <ferror@plt+0x58f58>
  45ac88:	mov	w8, #0x1f11                	// #7953
  45ac8c:	ldr	w9, [sp, #12]
  45ac90:	cmp	w9, w8
  45ac94:	b.eq	45b248 <ferror@plt+0x59518>  // b.none
  45ac98:	b	45ac9c <ferror@plt+0x58f6c>
  45ac9c:	mov	w8, #0x1f12                	// #7954
  45aca0:	ldr	w9, [sp, #12]
  45aca4:	cmp	w9, w8
  45aca8:	b.eq	45b258 <ferror@plt+0x59528>  // b.none
  45acac:	b	45acb0 <ferror@plt+0x58f80>
  45acb0:	mov	w8, #0x1f13                	// #7955
  45acb4:	ldr	w9, [sp, #12]
  45acb8:	cmp	w9, w8
  45acbc:	b.eq	45b268 <ferror@plt+0x59538>  // b.none
  45acc0:	b	45acc4 <ferror@plt+0x58f94>
  45acc4:	mov	w8, #0x1f14                	// #7956
  45acc8:	ldr	w9, [sp, #12]
  45accc:	cmp	w9, w8
  45acd0:	b.eq	45b278 <ferror@plt+0x59548>  // b.none
  45acd4:	b	45bbd8 <ferror@plt+0x59ea8>
  45acd8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45acdc:	add	x8, x8, #0xaae
  45ace0:	str	x8, [sp, #16]
  45ace4:	b	45bc08 <ferror@plt+0x59ed8>
  45ace8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45acec:	add	x8, x8, #0xab6
  45acf0:	str	x8, [sp, #16]
  45acf4:	b	45bc08 <ferror@plt+0x59ed8>
  45acf8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45acfc:	add	x8, x8, #0xaba
  45ad00:	str	x8, [sp, #16]
  45ad04:	b	45bc08 <ferror@plt+0x59ed8>
  45ad08:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad0c:	add	x8, x8, #0xac0
  45ad10:	str	x8, [sp, #16]
  45ad14:	b	45bc08 <ferror@plt+0x59ed8>
  45ad18:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad1c:	add	x8, x8, #0xac9
  45ad20:	str	x8, [sp, #16]
  45ad24:	b	45bc08 <ferror@plt+0x59ed8>
  45ad28:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad2c:	add	x8, x8, #0xace
  45ad30:	str	x8, [sp, #16]
  45ad34:	b	45bc08 <ferror@plt+0x59ed8>
  45ad38:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad3c:	add	x8, x8, #0xad5
  45ad40:	str	x8, [sp, #16]
  45ad44:	b	45bc08 <ferror@plt+0x59ed8>
  45ad48:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad4c:	add	x8, x8, #0xadb
  45ad50:	str	x8, [sp, #16]
  45ad54:	b	45bc08 <ferror@plt+0x59ed8>
  45ad58:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad5c:	add	x8, x8, #0xadf
  45ad60:	str	x8, [sp, #16]
  45ad64:	b	45bc08 <ferror@plt+0x59ed8>
  45ad68:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad6c:	add	x8, x8, #0xae6
  45ad70:	str	x8, [sp, #16]
  45ad74:	b	45bc08 <ferror@plt+0x59ed8>
  45ad78:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad7c:	add	x8, x8, #0xaea
  45ad80:	str	x8, [sp, #16]
  45ad84:	b	45bc08 <ferror@plt+0x59ed8>
  45ad88:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad8c:	add	x8, x8, #0xc69
  45ad90:	str	x8, [sp, #16]
  45ad94:	b	45bc08 <ferror@plt+0x59ed8>
  45ad98:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ad9c:	add	x8, x8, #0xaef
  45ada0:	str	x8, [sp, #16]
  45ada4:	b	45bc08 <ferror@plt+0x59ed8>
  45ada8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45adac:	add	x8, x8, #0xc70
  45adb0:	str	x8, [sp, #16]
  45adb4:	b	45bc08 <ferror@plt+0x59ed8>
  45adb8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45adbc:	add	x8, x8, #0xc79
  45adc0:	str	x8, [sp, #16]
  45adc4:	b	45bc08 <ferror@plt+0x59ed8>
  45adc8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45adcc:	add	x8, x8, #0xc86
  45add0:	str	x8, [sp, #16]
  45add4:	b	45bc08 <ferror@plt+0x59ed8>
  45add8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45addc:	add	x8, x8, #0xc93
  45ade0:	str	x8, [sp, #16]
  45ade4:	b	45bc08 <ferror@plt+0x59ed8>
  45ade8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45adec:	add	x8, x8, #0xca0
  45adf0:	str	x8, [sp, #16]
  45adf4:	b	45bc08 <ferror@plt+0x59ed8>
  45adf8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45adfc:	add	x8, x8, #0xcad
  45ae00:	str	x8, [sp, #16]
  45ae04:	b	45bc08 <ferror@plt+0x59ed8>
  45ae08:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae0c:	add	x8, x8, #0xcba
  45ae10:	str	x8, [sp, #16]
  45ae14:	b	45bc08 <ferror@plt+0x59ed8>
  45ae18:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae1c:	add	x8, x8, #0xcc7
  45ae20:	str	x8, [sp, #16]
  45ae24:	b	45bc08 <ferror@plt+0x59ed8>
  45ae28:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae2c:	add	x8, x8, #0xcd4
  45ae30:	str	x8, [sp, #16]
  45ae34:	b	45bc08 <ferror@plt+0x59ed8>
  45ae38:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae3c:	add	x8, x8, #0xce2
  45ae40:	str	x8, [sp, #16]
  45ae44:	b	45bc08 <ferror@plt+0x59ed8>
  45ae48:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae4c:	add	x8, x8, #0xcf0
  45ae50:	str	x8, [sp, #16]
  45ae54:	b	45bc08 <ferror@plt+0x59ed8>
  45ae58:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae5c:	add	x8, x8, #0xcfe
  45ae60:	str	x8, [sp, #16]
  45ae64:	b	45bc08 <ferror@plt+0x59ed8>
  45ae68:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae6c:	add	x8, x8, #0xd0c
  45ae70:	str	x8, [sp, #16]
  45ae74:	b	45bc08 <ferror@plt+0x59ed8>
  45ae78:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae7c:	add	x8, x8, #0xd1a
  45ae80:	str	x8, [sp, #16]
  45ae84:	b	45bc08 <ferror@plt+0x59ed8>
  45ae88:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae8c:	add	x8, x8, #0xd28
  45ae90:	str	x8, [sp, #16]
  45ae94:	b	45bc08 <ferror@plt+0x59ed8>
  45ae98:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45ae9c:	add	x8, x8, #0xd36
  45aea0:	str	x8, [sp, #16]
  45aea4:	b	45bc08 <ferror@plt+0x59ed8>
  45aea8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45aeac:	add	x8, x8, #0xd44
  45aeb0:	str	x8, [sp, #16]
  45aeb4:	b	45bc08 <ferror@plt+0x59ed8>
  45aeb8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45aebc:	add	x8, x8, #0xd52
  45aec0:	str	x8, [sp, #16]
  45aec4:	b	45bc08 <ferror@plt+0x59ed8>
  45aec8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45aecc:	add	x8, x8, #0xd60
  45aed0:	str	x8, [sp, #16]
  45aed4:	b	45bc08 <ferror@plt+0x59ed8>
  45aed8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45aedc:	add	x8, x8, #0xd6e
  45aee0:	str	x8, [sp, #16]
  45aee4:	b	45bc08 <ferror@plt+0x59ed8>
  45aee8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45aeec:	add	x8, x8, #0xd7c
  45aef0:	str	x8, [sp, #16]
  45aef4:	b	45bc08 <ferror@plt+0x59ed8>
  45aef8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45aefc:	add	x8, x8, #0xd8a
  45af00:	str	x8, [sp, #16]
  45af04:	b	45bc08 <ferror@plt+0x59ed8>
  45af08:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af0c:	add	x8, x8, #0xd98
  45af10:	str	x8, [sp, #16]
  45af14:	b	45bc08 <ferror@plt+0x59ed8>
  45af18:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af1c:	add	x8, x8, #0xda6
  45af20:	str	x8, [sp, #16]
  45af24:	b	45bc08 <ferror@plt+0x59ed8>
  45af28:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af2c:	add	x8, x8, #0xdb4
  45af30:	str	x8, [sp, #16]
  45af34:	b	45bc08 <ferror@plt+0x59ed8>
  45af38:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af3c:	add	x8, x8, #0xdc2
  45af40:	str	x8, [sp, #16]
  45af44:	b	45bc08 <ferror@plt+0x59ed8>
  45af48:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af4c:	add	x8, x8, #0xdd0
  45af50:	str	x8, [sp, #16]
  45af54:	b	45bc08 <ferror@plt+0x59ed8>
  45af58:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af5c:	add	x8, x8, #0xdde
  45af60:	str	x8, [sp, #16]
  45af64:	b	45bc08 <ferror@plt+0x59ed8>
  45af68:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af6c:	add	x8, x8, #0xdec
  45af70:	str	x8, [sp, #16]
  45af74:	b	45bc08 <ferror@plt+0x59ed8>
  45af78:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af7c:	add	x8, x8, #0xdfa
  45af80:	str	x8, [sp, #16]
  45af84:	b	45bc08 <ferror@plt+0x59ed8>
  45af88:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af8c:	add	x8, x8, #0xe08
  45af90:	str	x8, [sp, #16]
  45af94:	b	45bc08 <ferror@plt+0x59ed8>
  45af98:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45af9c:	add	x8, x8, #0xaf4
  45afa0:	str	x8, [sp, #16]
  45afa4:	b	45bc08 <ferror@plt+0x59ed8>
  45afa8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45afac:	add	x8, x8, #0xe10
  45afb0:	str	x8, [sp, #16]
  45afb4:	b	45bc08 <ferror@plt+0x59ed8>
  45afb8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45afbc:	add	x8, x8, #0xe1a
  45afc0:	str	x8, [sp, #16]
  45afc4:	b	45bc08 <ferror@plt+0x59ed8>
  45afc8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45afcc:	add	x8, x8, #0xe28
  45afd0:	str	x8, [sp, #16]
  45afd4:	b	45bc08 <ferror@plt+0x59ed8>
  45afd8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45afdc:	add	x8, x8, #0xe36
  45afe0:	str	x8, [sp, #16]
  45afe4:	b	45bc08 <ferror@plt+0x59ed8>
  45afe8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45afec:	add	x8, x8, #0xe44
  45aff0:	str	x8, [sp, #16]
  45aff4:	b	45bc08 <ferror@plt+0x59ed8>
  45aff8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45affc:	add	x8, x8, #0xe52
  45b000:	str	x8, [sp, #16]
  45b004:	b	45bc08 <ferror@plt+0x59ed8>
  45b008:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b00c:	add	x8, x8, #0xe60
  45b010:	str	x8, [sp, #16]
  45b014:	b	45bc08 <ferror@plt+0x59ed8>
  45b018:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b01c:	add	x8, x8, #0xe6e
  45b020:	str	x8, [sp, #16]
  45b024:	b	45bc08 <ferror@plt+0x59ed8>
  45b028:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b02c:	add	x8, x8, #0xe7c
  45b030:	str	x8, [sp, #16]
  45b034:	b	45bc08 <ferror@plt+0x59ed8>
  45b038:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b03c:	add	x8, x8, #0xe8b
  45b040:	str	x8, [sp, #16]
  45b044:	b	45bc08 <ferror@plt+0x59ed8>
  45b048:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b04c:	add	x8, x8, #0xe9a
  45b050:	str	x8, [sp, #16]
  45b054:	b	45bc08 <ferror@plt+0x59ed8>
  45b058:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b05c:	add	x8, x8, #0xea9
  45b060:	str	x8, [sp, #16]
  45b064:	b	45bc08 <ferror@plt+0x59ed8>
  45b068:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b06c:	add	x8, x8, #0xeb8
  45b070:	str	x8, [sp, #16]
  45b074:	b	45bc08 <ferror@plt+0x59ed8>
  45b078:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b07c:	add	x8, x8, #0xec7
  45b080:	str	x8, [sp, #16]
  45b084:	b	45bc08 <ferror@plt+0x59ed8>
  45b088:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b08c:	add	x8, x8, #0xed6
  45b090:	str	x8, [sp, #16]
  45b094:	b	45bc08 <ferror@plt+0x59ed8>
  45b098:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b09c:	add	x8, x8, #0xee5
  45b0a0:	str	x8, [sp, #16]
  45b0a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b0a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b0ac:	add	x8, x8, #0xef4
  45b0b0:	str	x8, [sp, #16]
  45b0b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b0b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b0bc:	add	x8, x8, #0xf03
  45b0c0:	str	x8, [sp, #16]
  45b0c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b0c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b0cc:	add	x8, x8, #0xf12
  45b0d0:	str	x8, [sp, #16]
  45b0d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b0d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b0dc:	add	x8, x8, #0xf21
  45b0e0:	str	x8, [sp, #16]
  45b0e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b0e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b0ec:	add	x8, x8, #0xf30
  45b0f0:	str	x8, [sp, #16]
  45b0f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b0f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b0fc:	add	x8, x8, #0xf3f
  45b100:	str	x8, [sp, #16]
  45b104:	b	45bc08 <ferror@plt+0x59ed8>
  45b108:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b10c:	add	x8, x8, #0xf4e
  45b110:	str	x8, [sp, #16]
  45b114:	b	45bc08 <ferror@plt+0x59ed8>
  45b118:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b11c:	add	x8, x8, #0xf5d
  45b120:	str	x8, [sp, #16]
  45b124:	b	45bc08 <ferror@plt+0x59ed8>
  45b128:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b12c:	add	x8, x8, #0xf6c
  45b130:	str	x8, [sp, #16]
  45b134:	b	45bc08 <ferror@plt+0x59ed8>
  45b138:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b13c:	add	x8, x8, #0xf7b
  45b140:	str	x8, [sp, #16]
  45b144:	b	45bc08 <ferror@plt+0x59ed8>
  45b148:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b14c:	add	x8, x8, #0xf8a
  45b150:	str	x8, [sp, #16]
  45b154:	b	45bc08 <ferror@plt+0x59ed8>
  45b158:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b15c:	add	x8, x8, #0xf99
  45b160:	str	x8, [sp, #16]
  45b164:	b	45bc08 <ferror@plt+0x59ed8>
  45b168:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b16c:	add	x8, x8, #0xfa8
  45b170:	str	x8, [sp, #16]
  45b174:	b	45bc08 <ferror@plt+0x59ed8>
  45b178:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b17c:	add	x8, x8, #0xfb7
  45b180:	str	x8, [sp, #16]
  45b184:	b	45bc08 <ferror@plt+0x59ed8>
  45b188:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b18c:	add	x8, x8, #0xafa
  45b190:	str	x8, [sp, #16]
  45b194:	b	45bc08 <ferror@plt+0x59ed8>
  45b198:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b19c:	add	x8, x8, #0xb02
  45b1a0:	str	x8, [sp, #16]
  45b1a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b1a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b1ac:	add	x8, x8, #0xb0a
  45b1b0:	str	x8, [sp, #16]
  45b1b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b1b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b1bc:	add	x8, x8, #0xb12
  45b1c0:	str	x8, [sp, #16]
  45b1c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b1c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b1cc:	add	x8, x8, #0xb16
  45b1d0:	str	x8, [sp, #16]
  45b1d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b1d8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b1dc:	add	x8, x8, #0x1c5
  45b1e0:	str	x8, [sp, #16]
  45b1e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b1e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b1ec:	add	x8, x8, #0xb1c
  45b1f0:	str	x8, [sp, #16]
  45b1f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b1f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b1fc:	add	x8, x8, #0xb25
  45b200:	str	x8, [sp, #16]
  45b204:	b	45bc08 <ferror@plt+0x59ed8>
  45b208:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b20c:	add	x8, x8, #0xb2a
  45b210:	str	x8, [sp, #16]
  45b214:	b	45bc08 <ferror@plt+0x59ed8>
  45b218:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b21c:	add	x8, x8, #0xb31
  45b220:	str	x8, [sp, #16]
  45b224:	b	45bc08 <ferror@plt+0x59ed8>
  45b228:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b22c:	add	x8, x8, #0xb37
  45b230:	str	x8, [sp, #16]
  45b234:	b	45bc08 <ferror@plt+0x59ed8>
  45b238:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b23c:	add	x8, x8, #0xb3b
  45b240:	str	x8, [sp, #16]
  45b244:	b	45bc08 <ferror@plt+0x59ed8>
  45b248:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b24c:	add	x8, x8, #0xb40
  45b250:	str	x8, [sp, #16]
  45b254:	b	45bc08 <ferror@plt+0x59ed8>
  45b258:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b25c:	add	x8, x8, #0xb4a
  45b260:	str	x8, [sp, #16]
  45b264:	b	45bc08 <ferror@plt+0x59ed8>
  45b268:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b26c:	add	x8, x8, #0xb52
  45b270:	str	x8, [sp, #16]
  45b274:	b	45bc08 <ferror@plt+0x59ed8>
  45b278:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b27c:	add	x8, x8, #0xb59
  45b280:	str	x8, [sp, #16]
  45b284:	b	45bc08 <ferror@plt+0x59ed8>
  45b288:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b28c:	add	x8, x8, #0xb61
  45b290:	str	x8, [sp, #16]
  45b294:	b	45bc08 <ferror@plt+0x59ed8>
  45b298:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b29c:	add	x8, x8, #0xb69
  45b2a0:	str	x8, [sp, #16]
  45b2a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b2a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b2ac:	add	x8, x8, #0xb6e
  45b2b0:	str	x8, [sp, #16]
  45b2b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b2b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b2bc:	add	x8, x8, #0xb76
  45b2c0:	str	x8, [sp, #16]
  45b2c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b2c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b2cc:	add	x8, x8, #0xb7e
  45b2d0:	str	x8, [sp, #16]
  45b2d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b2d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b2dc:	add	x8, x8, #0xb82
  45b2e0:	str	x8, [sp, #16]
  45b2e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b2e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b2ec:	add	x8, x8, #0xb88
  45b2f0:	str	x8, [sp, #16]
  45b2f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b2f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b2fc:	add	x8, x8, #0xb93
  45b300:	str	x8, [sp, #16]
  45b304:	b	45bc08 <ferror@plt+0x59ed8>
  45b308:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b30c:	add	x8, x8, #0xb9c
  45b310:	str	x8, [sp, #16]
  45b314:	b	45bc08 <ferror@plt+0x59ed8>
  45b318:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b31c:	add	x8, x8, #0xba1
  45b320:	str	x8, [sp, #16]
  45b324:	b	45bc08 <ferror@plt+0x59ed8>
  45b328:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b32c:	add	x8, x8, #0xba8
  45b330:	str	x8, [sp, #16]
  45b334:	b	45bc08 <ferror@plt+0x59ed8>
  45b338:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b33c:	add	x8, x8, #0xbae
  45b340:	str	x8, [sp, #16]
  45b344:	b	45bc08 <ferror@plt+0x59ed8>
  45b348:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b34c:	add	x8, x8, #0xbb2
  45b350:	str	x8, [sp, #16]
  45b354:	b	45bc08 <ferror@plt+0x59ed8>
  45b358:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b35c:	add	x8, x8, #0xbba
  45b360:	str	x8, [sp, #16]
  45b364:	b	45bc08 <ferror@plt+0x59ed8>
  45b368:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b36c:	add	x8, x8, #0xbc2
  45b370:	str	x8, [sp, #16]
  45b374:	b	45bc08 <ferror@plt+0x59ed8>
  45b378:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b37c:	add	x8, x8, #0xbca
  45b380:	str	x8, [sp, #16]
  45b384:	b	45bc08 <ferror@plt+0x59ed8>
  45b388:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b38c:	add	x8, x8, #0xbd2
  45b390:	str	x8, [sp, #16]
  45b394:	b	45bc08 <ferror@plt+0x59ed8>
  45b398:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b39c:	add	x8, x8, #0xbdb
  45b3a0:	str	x8, [sp, #16]
  45b3a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b3a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b3ac:	add	x8, x8, #0xbe4
  45b3b0:	str	x8, [sp, #16]
  45b3b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b3b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b3bc:	add	x8, x8, #0xbed
  45b3c0:	str	x8, [sp, #16]
  45b3c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b3c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b3cc:	add	x8, x8, #0xbf6
  45b3d0:	str	x8, [sp, #16]
  45b3d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b3d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b3dc:	add	x8, x8, #0xbff
  45b3e0:	str	x8, [sp, #16]
  45b3e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b3e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b3ec:	add	x8, x8, #0xc08
  45b3f0:	str	x8, [sp, #16]
  45b3f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b3f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b3fc:	add	x8, x8, #0xc11
  45b400:	str	x8, [sp, #16]
  45b404:	b	45bc08 <ferror@plt+0x59ed8>
  45b408:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b40c:	add	x8, x8, #0xc1a
  45b410:	str	x8, [sp, #16]
  45b414:	b	45bc08 <ferror@plt+0x59ed8>
  45b418:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b41c:	add	x8, x8, #0xc23
  45b420:	str	x8, [sp, #16]
  45b424:	b	45bc08 <ferror@plt+0x59ed8>
  45b428:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b42c:	add	x8, x8, #0xc2c
  45b430:	str	x8, [sp, #16]
  45b434:	b	45bc08 <ferror@plt+0x59ed8>
  45b438:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b43c:	add	x8, x8, #0xc36
  45b440:	str	x8, [sp, #16]
  45b444:	b	45bc08 <ferror@plt+0x59ed8>
  45b448:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b44c:	add	x8, x8, #0xc40
  45b450:	str	x8, [sp, #16]
  45b454:	b	45bc08 <ferror@plt+0x59ed8>
  45b458:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b45c:	add	x8, x8, #0xc4a
  45b460:	str	x8, [sp, #16]
  45b464:	b	45bc08 <ferror@plt+0x59ed8>
  45b468:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b46c:	add	x8, x8, #0xc54
  45b470:	str	x8, [sp, #16]
  45b474:	b	45bc08 <ferror@plt+0x59ed8>
  45b478:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b47c:	add	x8, x8, #0xc5e
  45b480:	str	x8, [sp, #16]
  45b484:	b	45bc08 <ferror@plt+0x59ed8>
  45b488:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b48c:	add	x8, x8, #0xc68
  45b490:	str	x8, [sp, #16]
  45b494:	b	45bc08 <ferror@plt+0x59ed8>
  45b498:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b49c:	add	x8, x8, #0xc6f
  45b4a0:	str	x8, [sp, #16]
  45b4a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b4a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b4ac:	add	x8, x8, #0xc78
  45b4b0:	str	x8, [sp, #16]
  45b4b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b4b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b4bc:	add	x8, x8, #0xc85
  45b4c0:	str	x8, [sp, #16]
  45b4c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b4c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b4cc:	add	x8, x8, #0xc92
  45b4d0:	str	x8, [sp, #16]
  45b4d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b4d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b4dc:	add	x8, x8, #0xc9f
  45b4e0:	str	x8, [sp, #16]
  45b4e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b4e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b4ec:	add	x8, x8, #0xcac
  45b4f0:	str	x8, [sp, #16]
  45b4f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b4f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b4fc:	add	x8, x8, #0xcb9
  45b500:	str	x8, [sp, #16]
  45b504:	b	45bc08 <ferror@plt+0x59ed8>
  45b508:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b50c:	add	x8, x8, #0xcc6
  45b510:	str	x8, [sp, #16]
  45b514:	b	45bc08 <ferror@plt+0x59ed8>
  45b518:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b51c:	add	x8, x8, #0xcd3
  45b520:	str	x8, [sp, #16]
  45b524:	b	45bc08 <ferror@plt+0x59ed8>
  45b528:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b52c:	add	x8, x8, #0xce1
  45b530:	str	x8, [sp, #16]
  45b534:	b	45bc08 <ferror@plt+0x59ed8>
  45b538:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b53c:	add	x8, x8, #0xcef
  45b540:	str	x8, [sp, #16]
  45b544:	b	45bc08 <ferror@plt+0x59ed8>
  45b548:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b54c:	add	x8, x8, #0xcfd
  45b550:	str	x8, [sp, #16]
  45b554:	b	45bc08 <ferror@plt+0x59ed8>
  45b558:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b55c:	add	x8, x8, #0xd0b
  45b560:	str	x8, [sp, #16]
  45b564:	b	45bc08 <ferror@plt+0x59ed8>
  45b568:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b56c:	add	x8, x8, #0xd19
  45b570:	str	x8, [sp, #16]
  45b574:	b	45bc08 <ferror@plt+0x59ed8>
  45b578:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b57c:	add	x8, x8, #0xd27
  45b580:	str	x8, [sp, #16]
  45b584:	b	45bc08 <ferror@plt+0x59ed8>
  45b588:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b58c:	add	x8, x8, #0xd35
  45b590:	str	x8, [sp, #16]
  45b594:	b	45bc08 <ferror@plt+0x59ed8>
  45b598:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b59c:	add	x8, x8, #0xd43
  45b5a0:	str	x8, [sp, #16]
  45b5a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b5a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b5ac:	add	x8, x8, #0xd51
  45b5b0:	str	x8, [sp, #16]
  45b5b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b5b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b5bc:	add	x8, x8, #0xd5f
  45b5c0:	str	x8, [sp, #16]
  45b5c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b5c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b5cc:	add	x8, x8, #0xd6d
  45b5d0:	str	x8, [sp, #16]
  45b5d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b5d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b5dc:	add	x8, x8, #0xd7b
  45b5e0:	str	x8, [sp, #16]
  45b5e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b5e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b5ec:	add	x8, x8, #0xd89
  45b5f0:	str	x8, [sp, #16]
  45b5f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b5f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b5fc:	add	x8, x8, #0xd97
  45b600:	str	x8, [sp, #16]
  45b604:	b	45bc08 <ferror@plt+0x59ed8>
  45b608:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b60c:	add	x8, x8, #0xda5
  45b610:	str	x8, [sp, #16]
  45b614:	b	45bc08 <ferror@plt+0x59ed8>
  45b618:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b61c:	add	x8, x8, #0xdb3
  45b620:	str	x8, [sp, #16]
  45b624:	b	45bc08 <ferror@plt+0x59ed8>
  45b628:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b62c:	add	x8, x8, #0xdc1
  45b630:	str	x8, [sp, #16]
  45b634:	b	45bc08 <ferror@plt+0x59ed8>
  45b638:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b63c:	add	x8, x8, #0xdcf
  45b640:	str	x8, [sp, #16]
  45b644:	b	45bc08 <ferror@plt+0x59ed8>
  45b648:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b64c:	add	x8, x8, #0xddd
  45b650:	str	x8, [sp, #16]
  45b654:	b	45bc08 <ferror@plt+0x59ed8>
  45b658:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b65c:	add	x8, x8, #0xdeb
  45b660:	str	x8, [sp, #16]
  45b664:	b	45bc08 <ferror@plt+0x59ed8>
  45b668:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b66c:	add	x8, x8, #0xdf9
  45b670:	str	x8, [sp, #16]
  45b674:	b	45bc08 <ferror@plt+0x59ed8>
  45b678:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b67c:	add	x8, x8, #0xe07
  45b680:	str	x8, [sp, #16]
  45b684:	b	45bc08 <ferror@plt+0x59ed8>
  45b688:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b68c:	add	x8, x8, #0xe0f
  45b690:	str	x8, [sp, #16]
  45b694:	b	45bc08 <ferror@plt+0x59ed8>
  45b698:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b69c:	add	x8, x8, #0xe19
  45b6a0:	str	x8, [sp, #16]
  45b6a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b6a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b6ac:	add	x8, x8, #0xe27
  45b6b0:	str	x8, [sp, #16]
  45b6b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b6b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b6bc:	add	x8, x8, #0xe35
  45b6c0:	str	x8, [sp, #16]
  45b6c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b6c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b6cc:	add	x8, x8, #0xe43
  45b6d0:	str	x8, [sp, #16]
  45b6d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b6d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b6dc:	add	x8, x8, #0xe51
  45b6e0:	str	x8, [sp, #16]
  45b6e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b6e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b6ec:	add	x8, x8, #0xe5f
  45b6f0:	str	x8, [sp, #16]
  45b6f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b6f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b6fc:	add	x8, x8, #0xe6d
  45b700:	str	x8, [sp, #16]
  45b704:	b	45bc08 <ferror@plt+0x59ed8>
  45b708:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b70c:	add	x8, x8, #0xe7b
  45b710:	str	x8, [sp, #16]
  45b714:	b	45bc08 <ferror@plt+0x59ed8>
  45b718:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b71c:	add	x8, x8, #0xe8a
  45b720:	str	x8, [sp, #16]
  45b724:	b	45bc08 <ferror@plt+0x59ed8>
  45b728:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b72c:	add	x8, x8, #0xe99
  45b730:	str	x8, [sp, #16]
  45b734:	b	45bc08 <ferror@plt+0x59ed8>
  45b738:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b73c:	add	x8, x8, #0xea8
  45b740:	str	x8, [sp, #16]
  45b744:	b	45bc08 <ferror@plt+0x59ed8>
  45b748:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b74c:	add	x8, x8, #0xeb7
  45b750:	str	x8, [sp, #16]
  45b754:	b	45bc08 <ferror@plt+0x59ed8>
  45b758:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b75c:	add	x8, x8, #0xec6
  45b760:	str	x8, [sp, #16]
  45b764:	b	45bc08 <ferror@plt+0x59ed8>
  45b768:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b76c:	add	x8, x8, #0xed5
  45b770:	str	x8, [sp, #16]
  45b774:	b	45bc08 <ferror@plt+0x59ed8>
  45b778:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b77c:	add	x8, x8, #0xee4
  45b780:	str	x8, [sp, #16]
  45b784:	b	45bc08 <ferror@plt+0x59ed8>
  45b788:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b78c:	add	x8, x8, #0xef3
  45b790:	str	x8, [sp, #16]
  45b794:	b	45bc08 <ferror@plt+0x59ed8>
  45b798:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b79c:	add	x8, x8, #0xf02
  45b7a0:	str	x8, [sp, #16]
  45b7a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b7a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b7ac:	add	x8, x8, #0xf11
  45b7b0:	str	x8, [sp, #16]
  45b7b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b7b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b7bc:	add	x8, x8, #0xf20
  45b7c0:	str	x8, [sp, #16]
  45b7c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b7c8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b7cc:	add	x8, x8, #0xf2f
  45b7d0:	str	x8, [sp, #16]
  45b7d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b7d8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b7dc:	add	x8, x8, #0xf3e
  45b7e0:	str	x8, [sp, #16]
  45b7e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b7e8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b7ec:	add	x8, x8, #0xf4d
  45b7f0:	str	x8, [sp, #16]
  45b7f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b7f8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b7fc:	add	x8, x8, #0xf5c
  45b800:	str	x8, [sp, #16]
  45b804:	b	45bc08 <ferror@plt+0x59ed8>
  45b808:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b80c:	add	x8, x8, #0xf6b
  45b810:	str	x8, [sp, #16]
  45b814:	b	45bc08 <ferror@plt+0x59ed8>
  45b818:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b81c:	add	x8, x8, #0xf7a
  45b820:	str	x8, [sp, #16]
  45b824:	b	45bc08 <ferror@plt+0x59ed8>
  45b828:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b82c:	add	x8, x8, #0xf89
  45b830:	str	x8, [sp, #16]
  45b834:	b	45bc08 <ferror@plt+0x59ed8>
  45b838:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b83c:	add	x8, x8, #0xf98
  45b840:	str	x8, [sp, #16]
  45b844:	b	45bc08 <ferror@plt+0x59ed8>
  45b848:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b84c:	add	x8, x8, #0xfa7
  45b850:	str	x8, [sp, #16]
  45b854:	b	45bc08 <ferror@plt+0x59ed8>
  45b858:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b85c:	add	x8, x8, #0xfb6
  45b860:	str	x8, [sp, #16]
  45b864:	b	45bc08 <ferror@plt+0x59ed8>
  45b868:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b86c:	add	x8, x8, #0xfc5
  45b870:	str	x8, [sp, #16]
  45b874:	b	45bc08 <ferror@plt+0x59ed8>
  45b878:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b87c:	add	x8, x8, #0xfd0
  45b880:	str	x8, [sp, #16]
  45b884:	b	45bc08 <ferror@plt+0x59ed8>
  45b888:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b88c:	add	x8, x8, #0xfdb
  45b890:	str	x8, [sp, #16]
  45b894:	b	45bc08 <ferror@plt+0x59ed8>
  45b898:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b89c:	add	x8, x8, #0xfe6
  45b8a0:	str	x8, [sp, #16]
  45b8a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b8a8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b8ac:	add	x8, x8, #0xff1
  45b8b0:	str	x8, [sp, #16]
  45b8b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b8b8:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45b8bc:	add	x8, x8, #0xffc
  45b8c0:	str	x8, [sp, #16]
  45b8c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b8c8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b8cc:	add	x8, x8, #0x7
  45b8d0:	str	x8, [sp, #16]
  45b8d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b8d8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b8dc:	add	x8, x8, #0x12
  45b8e0:	str	x8, [sp, #16]
  45b8e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b8e8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b8ec:	add	x8, x8, #0x1e
  45b8f0:	str	x8, [sp, #16]
  45b8f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b8f8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b8fc:	add	x8, x8, #0x2a
  45b900:	str	x8, [sp, #16]
  45b904:	b	45bc08 <ferror@plt+0x59ed8>
  45b908:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b90c:	add	x8, x8, #0x36
  45b910:	str	x8, [sp, #16]
  45b914:	b	45bc08 <ferror@plt+0x59ed8>
  45b918:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b91c:	add	x8, x8, #0x42
  45b920:	str	x8, [sp, #16]
  45b924:	b	45bc08 <ferror@plt+0x59ed8>
  45b928:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b92c:	add	x8, x8, #0x4e
  45b930:	str	x8, [sp, #16]
  45b934:	b	45bc08 <ferror@plt+0x59ed8>
  45b938:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b93c:	add	x8, x8, #0x5a
  45b940:	str	x8, [sp, #16]
  45b944:	b	45bc08 <ferror@plt+0x59ed8>
  45b948:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b94c:	add	x8, x8, #0x66
  45b950:	str	x8, [sp, #16]
  45b954:	b	45bc08 <ferror@plt+0x59ed8>
  45b958:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b95c:	add	x8, x8, #0x72
  45b960:	str	x8, [sp, #16]
  45b964:	b	45bc08 <ferror@plt+0x59ed8>
  45b968:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b96c:	add	x8, x8, #0x7e
  45b970:	str	x8, [sp, #16]
  45b974:	b	45bc08 <ferror@plt+0x59ed8>
  45b978:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b97c:	add	x8, x8, #0x8a
  45b980:	str	x8, [sp, #16]
  45b984:	b	45bc08 <ferror@plt+0x59ed8>
  45b988:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b98c:	add	x8, x8, #0x96
  45b990:	str	x8, [sp, #16]
  45b994:	b	45bc08 <ferror@plt+0x59ed8>
  45b998:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b99c:	add	x8, x8, #0xa2
  45b9a0:	str	x8, [sp, #16]
  45b9a4:	b	45bc08 <ferror@plt+0x59ed8>
  45b9a8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b9ac:	add	x8, x8, #0xae
  45b9b0:	str	x8, [sp, #16]
  45b9b4:	b	45bc08 <ferror@plt+0x59ed8>
  45b9b8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b9bc:	add	x8, x8, #0xba
  45b9c0:	str	x8, [sp, #16]
  45b9c4:	b	45bc08 <ferror@plt+0x59ed8>
  45b9c8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b9cc:	add	x8, x8, #0xc6
  45b9d0:	str	x8, [sp, #16]
  45b9d4:	b	45bc08 <ferror@plt+0x59ed8>
  45b9d8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b9dc:	add	x8, x8, #0xd2
  45b9e0:	str	x8, [sp, #16]
  45b9e4:	b	45bc08 <ferror@plt+0x59ed8>
  45b9e8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b9ec:	add	x8, x8, #0xde
  45b9f0:	str	x8, [sp, #16]
  45b9f4:	b	45bc08 <ferror@plt+0x59ed8>
  45b9f8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45b9fc:	add	x8, x8, #0xea
  45ba00:	str	x8, [sp, #16]
  45ba04:	b	45bc08 <ferror@plt+0x59ed8>
  45ba08:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba0c:	add	x8, x8, #0xf6
  45ba10:	str	x8, [sp, #16]
  45ba14:	b	45bc08 <ferror@plt+0x59ed8>
  45ba18:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba1c:	add	x8, x8, #0x102
  45ba20:	str	x8, [sp, #16]
  45ba24:	b	45bc08 <ferror@plt+0x59ed8>
  45ba28:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba2c:	add	x8, x8, #0x10e
  45ba30:	str	x8, [sp, #16]
  45ba34:	b	45bc08 <ferror@plt+0x59ed8>
  45ba38:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba3c:	add	x8, x8, #0x11a
  45ba40:	str	x8, [sp, #16]
  45ba44:	b	45bc08 <ferror@plt+0x59ed8>
  45ba48:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba4c:	add	x8, x8, #0x122
  45ba50:	str	x8, [sp, #16]
  45ba54:	b	45bc08 <ferror@plt+0x59ed8>
  45ba58:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba5c:	add	x8, x8, #0x129
  45ba60:	str	x8, [sp, #16]
  45ba64:	b	45bc08 <ferror@plt+0x59ed8>
  45ba68:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba6c:	add	x8, x8, #0x130
  45ba70:	str	x8, [sp, #16]
  45ba74:	b	45bc08 <ferror@plt+0x59ed8>
  45ba78:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba7c:	add	x8, x8, #0x137
  45ba80:	str	x8, [sp, #16]
  45ba84:	b	45bc08 <ferror@plt+0x59ed8>
  45ba88:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba8c:	add	x8, x8, #0x13c
  45ba90:	str	x8, [sp, #16]
  45ba94:	b	45bc08 <ferror@plt+0x59ed8>
  45ba98:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ba9c:	add	x8, x8, #0x140
  45baa0:	str	x8, [sp, #16]
  45baa4:	b	45bc08 <ferror@plt+0x59ed8>
  45baa8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45baac:	add	x8, x8, #0x149
  45bab0:	str	x8, [sp, #16]
  45bab4:	b	45bc08 <ferror@plt+0x59ed8>
  45bab8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45babc:	add	x8, x8, #0x151
  45bac0:	str	x8, [sp, #16]
  45bac4:	b	45bc08 <ferror@plt+0x59ed8>
  45bac8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bacc:	add	x8, x8, #0x159
  45bad0:	str	x8, [sp, #16]
  45bad4:	b	45bc08 <ferror@plt+0x59ed8>
  45bad8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45badc:	add	x8, x8, #0x161
  45bae0:	str	x8, [sp, #16]
  45bae4:	b	45bc08 <ferror@plt+0x59ed8>
  45bae8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45baec:	add	x8, x8, #0x165
  45baf0:	str	x8, [sp, #16]
  45baf4:	b	45bc08 <ferror@plt+0x59ed8>
  45baf8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bafc:	add	x8, x8, #0x16b
  45bb00:	str	x8, [sp, #16]
  45bb04:	b	45bc08 <ferror@plt+0x59ed8>
  45bb08:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb0c:	add	x8, x8, #0x174
  45bb10:	str	x8, [sp, #16]
  45bb14:	b	45bc08 <ferror@plt+0x59ed8>
  45bb18:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb1c:	add	x8, x8, #0x179
  45bb20:	str	x8, [sp, #16]
  45bb24:	b	45bc08 <ferror@plt+0x59ed8>
  45bb28:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb2c:	add	x8, x8, #0x180
  45bb30:	str	x8, [sp, #16]
  45bb34:	b	45bc08 <ferror@plt+0x59ed8>
  45bb38:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb3c:	add	x8, x8, #0x189
  45bb40:	str	x8, [sp, #16]
  45bb44:	b	45bc08 <ferror@plt+0x59ed8>
  45bb48:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb4c:	add	x8, x8, #0x18d
  45bb50:	str	x8, [sp, #16]
  45bb54:	b	45bc08 <ferror@plt+0x59ed8>
  45bb58:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb5c:	add	x8, x8, #0x193
  45bb60:	str	x8, [sp, #16]
  45bb64:	b	45bc08 <ferror@plt+0x59ed8>
  45bb68:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb6c:	add	x8, x8, #0x19a
  45bb70:	str	x8, [sp, #16]
  45bb74:	b	45bc08 <ferror@plt+0x59ed8>
  45bb78:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb7c:	add	x8, x8, #0x1a1
  45bb80:	str	x8, [sp, #16]
  45bb84:	b	45bc08 <ferror@plt+0x59ed8>
  45bb88:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb8c:	add	x8, x8, #0x1a9
  45bb90:	str	x8, [sp, #16]
  45bb94:	b	45bc08 <ferror@plt+0x59ed8>
  45bb98:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bb9c:	add	x8, x8, #0x1b0
  45bba0:	str	x8, [sp, #16]
  45bba4:	b	45bc08 <ferror@plt+0x59ed8>
  45bba8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bbac:	add	x8, x8, #0x1b8
  45bbb0:	str	x8, [sp, #16]
  45bbb4:	b	45bc08 <ferror@plt+0x59ed8>
  45bbb8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bbbc:	add	x8, x8, #0x1c4
  45bbc0:	str	x8, [sp, #16]
  45bbc4:	b	45bc08 <ferror@plt+0x59ed8>
  45bbc8:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bbcc:	add	x8, x8, #0x1d0
  45bbd0:	str	x8, [sp, #16]
  45bbd4:	b	45bc08 <ferror@plt+0x59ed8>
  45bbd8:	ldur	w8, [x29, #-4]
  45bbdc:	subs	w3, w8, #0x1, lsl #12
  45bbe0:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45bbe4:	add	x9, x9, #0x9d4
  45bbe8:	mov	x0, x9
  45bbec:	mov	x1, #0xa                   	// #10
  45bbf0:	adrp	x2, 4a1000 <warn@@Base+0x2fd44>
  45bbf4:	add	x2, x2, #0x1dc
  45bbf8:	str	x9, [sp]
  45bbfc:	bl	4019e0 <snprintf@plt>
  45bc00:	ldr	x9, [sp]
  45bc04:	str	x9, [sp, #16]
  45bc08:	ldr	x0, [sp, #16]
  45bc0c:	ldp	x29, x30, [sp, #32]
  45bc10:	add	sp, sp, #0x30
  45bc14:	ret
  45bc18:	sub	sp, sp, #0x40
  45bc1c:	stp	x29, x30, [sp, #48]
  45bc20:	add	x29, sp, #0x30
  45bc24:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  45bc28:	add	x8, x8, #0x400
  45bc2c:	stur	w0, [x29, #-8]
  45bc30:	stur	x1, [x29, #-16]
  45bc34:	ldur	w0, [x29, #-8]
  45bc38:	ldur	x1, [x29, #-16]
  45bc3c:	str	x8, [sp, #8]
  45bc40:	bl	401eec <ferror@plt+0x1bc>
  45bc44:	cbz	w0, 45bcd8 <ferror@plt+0x59fa8>
  45bc48:	ldur	w8, [x29, #-8]
  45bc4c:	mov	w9, w8
  45bc50:	mov	x10, #0x70                  	// #112
  45bc54:	mul	x9, x10, x9
  45bc58:	ldr	x10, [sp, #8]
  45bc5c:	add	x9, x10, x9
  45bc60:	ldr	x9, [x9, #24]
  45bc64:	cbnz	x9, 45bccc <ferror@plt+0x59f9c>
  45bc68:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45bc6c:	add	x8, x8, #0x988
  45bc70:	ldr	x8, [x8]
  45bc74:	str	x8, [sp, #24]
  45bc78:	ldr	x8, [sp, #24]
  45bc7c:	cbz	x8, 45bccc <ferror@plt+0x59f9c>
  45bc80:	ldr	x8, [sp, #24]
  45bc84:	ldr	x8, [x8]
  45bc88:	ldur	x9, [x29, #-16]
  45bc8c:	cmp	x8, x9
  45bc90:	b.ne	45bcbc <ferror@plt+0x59f8c>  // b.any
  45bc94:	ldr	x8, [sp, #24]
  45bc98:	ldr	x8, [x8, #8]
  45bc9c:	ldur	w9, [x29, #-8]
  45bca0:	mov	w10, w9
  45bca4:	mov	x11, #0x70                  	// #112
  45bca8:	mul	x10, x11, x10
  45bcac:	ldr	x11, [sp, #8]
  45bcb0:	add	x10, x11, x10
  45bcb4:	str	x8, [x10, #24]
  45bcb8:	b	45bccc <ferror@plt+0x59f9c>
  45bcbc:	ldr	x8, [sp, #24]
  45bcc0:	ldr	x8, [x8, #16]
  45bcc4:	str	x8, [sp, #24]
  45bcc8:	b	45bc78 <ferror@plt+0x59f48>
  45bccc:	mov	w8, #0x1                   	// #1
  45bcd0:	stur	w8, [x29, #-4]
  45bcd4:	b	45bd58 <ferror@plt+0x5a028>
  45bcd8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45bcdc:	add	x8, x8, #0x534
  45bce0:	ldr	w9, [x8]
  45bce4:	cbz	w9, 45bd54 <ferror@plt+0x5a024>
  45bce8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45bcec:	add	x8, x8, #0x988
  45bcf0:	ldr	x8, [x8]
  45bcf4:	str	x8, [sp, #16]
  45bcf8:	ldr	x8, [sp, #16]
  45bcfc:	cbz	x8, 45bd54 <ferror@plt+0x5a024>
  45bd00:	ldur	w0, [x29, #-8]
  45bd04:	ldr	x8, [sp, #16]
  45bd08:	ldr	x1, [x8]
  45bd0c:	bl	401eec <ferror@plt+0x1bc>
  45bd10:	cbz	w0, 45bd44 <ferror@plt+0x5a014>
  45bd14:	ldr	x8, [sp, #16]
  45bd18:	ldr	x8, [x8, #8]
  45bd1c:	ldur	w9, [x29, #-8]
  45bd20:	mov	w10, w9
  45bd24:	mov	x11, #0x70                  	// #112
  45bd28:	mul	x10, x11, x10
  45bd2c:	ldr	x11, [sp, #8]
  45bd30:	add	x10, x11, x10
  45bd34:	str	x8, [x10, #24]
  45bd38:	mov	w9, #0x1                   	// #1
  45bd3c:	stur	w9, [x29, #-4]
  45bd40:	b	45bd58 <ferror@plt+0x5a028>
  45bd44:	ldr	x8, [sp, #16]
  45bd48:	ldr	x8, [x8, #16]
  45bd4c:	str	x8, [sp, #16]
  45bd50:	b	45bcf8 <ferror@plt+0x59fc8>
  45bd54:	stur	wzr, [x29, #-4]
  45bd58:	ldur	w0, [x29, #-4]
  45bd5c:	ldp	x29, x30, [sp, #48]
  45bd60:	add	sp, sp, #0x40
  45bd64:	ret
  45bd68:	stp	x29, x30, [sp, #-32]!
  45bd6c:	str	x28, [sp, #16]
  45bd70:	mov	x29, sp
  45bd74:	sub	sp, sp, #0x220
  45bd78:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45bd7c:	add	x8, x8, #0x2b3
  45bd80:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  45bd84:	add	x9, x9, #0x2fb
  45bd88:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45bd8c:	add	x10, x10, #0x578
  45bd90:	adrp	x11, 49c000 <warn@@Base+0x2ad44>
  45bd94:	add	x11, x11, #0xd8f
  45bd98:	stur	x0, [x29, #-16]
  45bd9c:	stur	w1, [x29, #-20]
  45bda0:	ldur	x12, [x29, #-16]
  45bda4:	ldr	x12, [x12, #32]
  45bda8:	stur	x12, [x29, #-32]
  45bdac:	ldur	x12, [x29, #-32]
  45bdb0:	ldur	x13, [x29, #-16]
  45bdb4:	ldr	x13, [x13, #48]
  45bdb8:	add	x12, x12, x13
  45bdbc:	stur	x12, [x29, #-40]
  45bdc0:	stur	wzr, [x29, #-72]
  45bdc4:	ldur	x12, [x29, #-32]
  45bdc8:	str	x8, [sp, #208]
  45bdcc:	str	x9, [sp, #200]
  45bdd0:	str	x10, [sp, #192]
  45bdd4:	str	x11, [sp, #184]
  45bdd8:	cbnz	x12, 45bdfc <ferror@plt+0x5a0cc>
  45bddc:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45bde0:	add	x0, x0, #0x26b
  45bde4:	bl	401cf0 <gettext@plt>
  45bde8:	ldur	x8, [x29, #-16]
  45bdec:	ldr	x1, [x8, #16]
  45bdf0:	bl	4712bc <warn@@Base>
  45bdf4:	stur	wzr, [x29, #-4]
  45bdf8:	b	45d694 <ferror@plt+0x5b964>
  45bdfc:	ldur	x8, [x29, #-16]
  45be00:	ldr	x8, [x8, #48]
  45be04:	cmp	x8, #0x18
  45be08:	b.cs	45be2c <ferror@plt+0x5a0fc>  // b.hs, b.nlast
  45be0c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45be10:	add	x0, x0, #0x280
  45be14:	bl	401cf0 <gettext@plt>
  45be18:	ldur	x8, [x29, #-16]
  45be1c:	ldr	x1, [x8, #16]
  45be20:	bl	4712bc <warn@@Base>
  45be24:	stur	wzr, [x29, #-4]
  45be28:	b	45d694 <ferror@plt+0x5b964>
  45be2c:	mov	w8, #0x4                   	// #4
  45be30:	stur	w8, [x29, #-172]
  45be34:	ldur	w8, [x29, #-172]
  45be38:	mov	w9, w8
  45be3c:	mov	x10, #0x4                   	// #4
  45be40:	cmp	x10, x9
  45be44:	b.cs	45be78 <ferror@plt+0x5a148>  // b.hs, b.nlast
  45be48:	ldur	w8, [x29, #-172]
  45be4c:	mov	w2, w8
  45be50:	ldr	x0, [sp, #208]
  45be54:	ldr	x1, [sp, #200]
  45be58:	bl	4018e0 <ngettext@plt>
  45be5c:	ldur	w1, [x29, #-172]
  45be60:	mov	w8, #0x4                   	// #4
  45be64:	mov	w2, w8
  45be68:	str	w8, [sp, #180]
  45be6c:	bl	4711a8 <error@@Base>
  45be70:	ldr	w8, [sp, #180]
  45be74:	stur	w8, [x29, #-172]
  45be78:	ldur	x8, [x29, #-32]
  45be7c:	ldur	w9, [x29, #-172]
  45be80:	mov	w10, w9
  45be84:	add	x8, x8, x10
  45be88:	ldur	x10, [x29, #-40]
  45be8c:	cmp	x8, x10
  45be90:	b.cc	45bebc <ferror@plt+0x5a18c>  // b.lo, b.ul, b.last
  45be94:	ldur	x8, [x29, #-32]
  45be98:	ldur	x9, [x29, #-40]
  45be9c:	cmp	x8, x9
  45bea0:	b.cs	45beb8 <ferror@plt+0x5a188>  // b.hs, b.nlast
  45bea4:	ldur	x8, [x29, #-40]
  45bea8:	ldur	x9, [x29, #-32]
  45beac:	subs	x8, x8, x9
  45beb0:	stur	w8, [x29, #-172]
  45beb4:	b	45bebc <ferror@plt+0x5a18c>
  45beb8:	stur	wzr, [x29, #-172]
  45bebc:	ldur	w8, [x29, #-172]
  45bec0:	cbz	w8, 45bed0 <ferror@plt+0x5a1a0>
  45bec4:	ldur	w8, [x29, #-172]
  45bec8:	cmp	w8, #0x8
  45becc:	b.ls	45bed8 <ferror@plt+0x5a1a8>  // b.plast
  45bed0:	stur	wzr, [x29, #-68]
  45bed4:	b	45bef0 <ferror@plt+0x5a1c0>
  45bed8:	ldr	x8, [sp, #192]
  45bedc:	ldr	x9, [x8]
  45bee0:	ldur	x0, [x29, #-32]
  45bee4:	ldur	w1, [x29, #-172]
  45bee8:	blr	x9
  45beec:	stur	w0, [x29, #-68]
  45bef0:	ldur	w8, [x29, #-68]
  45bef4:	cmp	w8, #0x2
  45bef8:	b.cc	45bfd0 <ferror@plt+0x5a2a0>  // b.lo, b.ul, b.last
  45befc:	mov	w8, #0x4                   	// #4
  45bf00:	stur	w8, [x29, #-176]
  45bf04:	ldur	w8, [x29, #-176]
  45bf08:	mov	w9, w8
  45bf0c:	mov	x10, #0x4                   	// #4
  45bf10:	cmp	x10, x9
  45bf14:	b.cs	45bf48 <ferror@plt+0x5a218>  // b.hs, b.nlast
  45bf18:	ldur	w8, [x29, #-176]
  45bf1c:	mov	w2, w8
  45bf20:	ldr	x0, [sp, #208]
  45bf24:	ldr	x1, [sp, #200]
  45bf28:	bl	4018e0 <ngettext@plt>
  45bf2c:	ldur	w1, [x29, #-176]
  45bf30:	mov	w8, #0x4                   	// #4
  45bf34:	mov	w2, w8
  45bf38:	str	w8, [sp, #176]
  45bf3c:	bl	4711a8 <error@@Base>
  45bf40:	ldr	w8, [sp, #176]
  45bf44:	stur	w8, [x29, #-176]
  45bf48:	ldur	x8, [x29, #-32]
  45bf4c:	add	x8, x8, #0x4
  45bf50:	ldur	w9, [x29, #-176]
  45bf54:	mov	w10, w9
  45bf58:	add	x8, x8, x10
  45bf5c:	ldur	x10, [x29, #-40]
  45bf60:	cmp	x8, x10
  45bf64:	b.cc	45bf98 <ferror@plt+0x5a268>  // b.lo, b.ul, b.last
  45bf68:	ldur	x8, [x29, #-32]
  45bf6c:	add	x8, x8, #0x4
  45bf70:	ldur	x9, [x29, #-40]
  45bf74:	cmp	x8, x9
  45bf78:	b.cs	45bf94 <ferror@plt+0x5a264>  // b.hs, b.nlast
  45bf7c:	ldur	x8, [x29, #-40]
  45bf80:	ldur	x9, [x29, #-32]
  45bf84:	add	x9, x9, #0x4
  45bf88:	subs	x8, x8, x9
  45bf8c:	stur	w8, [x29, #-176]
  45bf90:	b	45bf98 <ferror@plt+0x5a268>
  45bf94:	stur	wzr, [x29, #-176]
  45bf98:	ldur	w8, [x29, #-176]
  45bf9c:	cbz	w8, 45bfac <ferror@plt+0x5a27c>
  45bfa0:	ldur	w8, [x29, #-176]
  45bfa4:	cmp	w8, #0x8
  45bfa8:	b.ls	45bfb4 <ferror@plt+0x5a284>  // b.plast
  45bfac:	stur	wzr, [x29, #-72]
  45bfb0:	b	45bfd0 <ferror@plt+0x5a2a0>
  45bfb4:	ldr	x8, [sp, #192]
  45bfb8:	ldr	x9, [x8]
  45bfbc:	ldur	x10, [x29, #-32]
  45bfc0:	add	x0, x10, #0x4
  45bfc4:	ldur	w1, [x29, #-176]
  45bfc8:	blr	x9
  45bfcc:	stur	w0, [x29, #-72]
  45bfd0:	mov	w8, #0x4                   	// #4
  45bfd4:	stur	w8, [x29, #-180]
  45bfd8:	ldur	w8, [x29, #-180]
  45bfdc:	mov	w9, w8
  45bfe0:	mov	x10, #0x4                   	// #4
  45bfe4:	cmp	x10, x9
  45bfe8:	b.cs	45c01c <ferror@plt+0x5a2ec>  // b.hs, b.nlast
  45bfec:	ldur	w8, [x29, #-180]
  45bff0:	mov	w2, w8
  45bff4:	ldr	x0, [sp, #208]
  45bff8:	ldr	x1, [sp, #200]
  45bffc:	bl	4018e0 <ngettext@plt>
  45c000:	ldur	w1, [x29, #-180]
  45c004:	mov	w8, #0x4                   	// #4
  45c008:	mov	w2, w8
  45c00c:	str	w8, [sp, #172]
  45c010:	bl	4711a8 <error@@Base>
  45c014:	ldr	w8, [sp, #172]
  45c018:	stur	w8, [x29, #-180]
  45c01c:	ldur	x8, [x29, #-32]
  45c020:	add	x8, x8, #0x8
  45c024:	ldur	w9, [x29, #-180]
  45c028:	mov	w10, w9
  45c02c:	add	x8, x8, x10
  45c030:	ldur	x10, [x29, #-40]
  45c034:	cmp	x8, x10
  45c038:	b.cc	45c06c <ferror@plt+0x5a33c>  // b.lo, b.ul, b.last
  45c03c:	ldur	x8, [x29, #-32]
  45c040:	add	x8, x8, #0x8
  45c044:	ldur	x9, [x29, #-40]
  45c048:	cmp	x8, x9
  45c04c:	b.cs	45c068 <ferror@plt+0x5a338>  // b.hs, b.nlast
  45c050:	ldur	x8, [x29, #-40]
  45c054:	ldur	x9, [x29, #-32]
  45c058:	add	x9, x9, #0x8
  45c05c:	subs	x8, x8, x9
  45c060:	stur	w8, [x29, #-180]
  45c064:	b	45c06c <ferror@plt+0x5a33c>
  45c068:	stur	wzr, [x29, #-180]
  45c06c:	ldur	w8, [x29, #-180]
  45c070:	cbz	w8, 45c080 <ferror@plt+0x5a350>
  45c074:	ldur	w8, [x29, #-180]
  45c078:	cmp	w8, #0x8
  45c07c:	b.ls	45c088 <ferror@plt+0x5a358>  // b.plast
  45c080:	stur	wzr, [x29, #-76]
  45c084:	b	45c0a4 <ferror@plt+0x5a374>
  45c088:	ldr	x8, [sp, #192]
  45c08c:	ldr	x9, [x8]
  45c090:	ldur	x10, [x29, #-32]
  45c094:	add	x0, x10, #0x8
  45c098:	ldur	w1, [x29, #-180]
  45c09c:	blr	x9
  45c0a0:	stur	w0, [x29, #-76]
  45c0a4:	mov	w8, #0x4                   	// #4
  45c0a8:	stur	w8, [x29, #-184]
  45c0ac:	ldur	w8, [x29, #-184]
  45c0b0:	mov	w9, w8
  45c0b4:	mov	x10, #0x4                   	// #4
  45c0b8:	cmp	x10, x9
  45c0bc:	b.cs	45c0f0 <ferror@plt+0x5a3c0>  // b.hs, b.nlast
  45c0c0:	ldur	w8, [x29, #-184]
  45c0c4:	mov	w2, w8
  45c0c8:	ldr	x0, [sp, #208]
  45c0cc:	ldr	x1, [sp, #200]
  45c0d0:	bl	4018e0 <ngettext@plt>
  45c0d4:	ldur	w1, [x29, #-184]
  45c0d8:	mov	w8, #0x4                   	// #4
  45c0dc:	mov	w2, w8
  45c0e0:	str	w8, [sp, #168]
  45c0e4:	bl	4711a8 <error@@Base>
  45c0e8:	ldr	w8, [sp, #168]
  45c0ec:	stur	w8, [x29, #-184]
  45c0f0:	ldur	x8, [x29, #-32]
  45c0f4:	add	x8, x8, #0xc
  45c0f8:	ldur	w9, [x29, #-184]
  45c0fc:	mov	w10, w9
  45c100:	add	x8, x8, x10
  45c104:	ldur	x10, [x29, #-40]
  45c108:	cmp	x8, x10
  45c10c:	b.cc	45c140 <ferror@plt+0x5a410>  // b.lo, b.ul, b.last
  45c110:	ldur	x8, [x29, #-32]
  45c114:	add	x8, x8, #0xc
  45c118:	ldur	x9, [x29, #-40]
  45c11c:	cmp	x8, x9
  45c120:	b.cs	45c13c <ferror@plt+0x5a40c>  // b.hs, b.nlast
  45c124:	ldur	x8, [x29, #-40]
  45c128:	ldur	x9, [x29, #-32]
  45c12c:	add	x9, x9, #0xc
  45c130:	subs	x8, x8, x9
  45c134:	stur	w8, [x29, #-184]
  45c138:	b	45c140 <ferror@plt+0x5a410>
  45c13c:	stur	wzr, [x29, #-184]
  45c140:	ldur	w8, [x29, #-184]
  45c144:	cbz	w8, 45c154 <ferror@plt+0x5a424>
  45c148:	ldur	w8, [x29, #-184]
  45c14c:	cmp	w8, #0x8
  45c150:	b.ls	45c15c <ferror@plt+0x5a42c>  // b.plast
  45c154:	stur	wzr, [x29, #-80]
  45c158:	b	45c178 <ferror@plt+0x5a448>
  45c15c:	ldr	x8, [sp, #192]
  45c160:	ldr	x9, [x8]
  45c164:	ldur	x10, [x29, #-32]
  45c168:	add	x0, x10, #0xc
  45c16c:	ldur	w1, [x29, #-184]
  45c170:	blr	x9
  45c174:	stur	w0, [x29, #-80]
  45c178:	ldur	x8, [x29, #-32]
  45c17c:	add	x8, x8, #0x10
  45c180:	stur	x8, [x29, #-48]
  45c184:	ldur	x8, [x29, #-48]
  45c188:	ldur	w9, [x29, #-80]
  45c18c:	mov	w10, w9
  45c190:	mov	x11, #0x8                   	// #8
  45c194:	mul	x10, x10, x11
  45c198:	add	x8, x8, x10
  45c19c:	stur	x8, [x29, #-56]
  45c1a0:	ldur	x8, [x29, #-56]
  45c1a4:	ldur	w9, [x29, #-80]
  45c1a8:	mov	w10, w9
  45c1ac:	mov	x11, #0x4                   	// #4
  45c1b0:	mul	x10, x10, x11
  45c1b4:	add	x8, x8, x10
  45c1b8:	stur	x8, [x29, #-64]
  45c1bc:	ldur	w9, [x29, #-20]
  45c1c0:	cbz	w9, 45c234 <ferror@plt+0x5a504>
  45c1c4:	ldur	x0, [x29, #-16]
  45c1c8:	mov	w8, wzr
  45c1cc:	mov	w1, w8
  45c1d0:	bl	45d6a8 <ferror@plt+0x5b978>
  45c1d4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c1d8:	add	x0, x0, #0x344
  45c1dc:	bl	401cf0 <gettext@plt>
  45c1e0:	ldur	w1, [x29, #-68]
  45c1e4:	bl	401ca0 <printf@plt>
  45c1e8:	ldur	w8, [x29, #-68]
  45c1ec:	cmp	w8, #0x2
  45c1f0:	b.cc	45c208 <ferror@plt+0x5a4d8>  // b.lo, b.ul, b.last
  45c1f4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c1f8:	add	x0, x0, #0x363
  45c1fc:	bl	401cf0 <gettext@plt>
  45c200:	ldur	w1, [x29, #-72]
  45c204:	bl	401ca0 <printf@plt>
  45c208:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c20c:	add	x0, x0, #0x382
  45c210:	bl	401cf0 <gettext@plt>
  45c214:	ldur	w1, [x29, #-76]
  45c218:	bl	401ca0 <printf@plt>
  45c21c:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45c220:	add	x8, x8, #0x3a1
  45c224:	mov	x0, x8
  45c228:	bl	401cf0 <gettext@plt>
  45c22c:	ldur	w1, [x29, #-80]
  45c230:	bl	401ca0 <printf@plt>
  45c234:	ldur	w8, [x29, #-80]
  45c238:	mov	w9, w8
  45c23c:	mov	x10, #0x8                   	// #8
  45c240:	mul	x9, x9, x10
  45c244:	udiv	x9, x9, x10
  45c248:	ldur	w8, [x29, #-80]
  45c24c:	mov	w10, w8
  45c250:	cmp	x9, x10
  45c254:	b.ne	45c2b8 <ferror@plt+0x5a588>  // b.any
  45c258:	ldur	x8, [x29, #-48]
  45c25c:	ldur	x9, [x29, #-32]
  45c260:	cmp	x8, x9
  45c264:	b.cc	45c2b8 <ferror@plt+0x5a588>  // b.lo, b.ul, b.last
  45c268:	ldur	x8, [x29, #-48]
  45c26c:	ldur	x9, [x29, #-40]
  45c270:	cmp	x8, x9
  45c274:	b.hi	45c2b8 <ferror@plt+0x5a588>  // b.pmore
  45c278:	ldur	x8, [x29, #-56]
  45c27c:	ldur	x9, [x29, #-48]
  45c280:	cmp	x8, x9
  45c284:	b.cc	45c2b8 <ferror@plt+0x5a588>  // b.lo, b.ul, b.last
  45c288:	ldur	x8, [x29, #-56]
  45c28c:	ldur	x9, [x29, #-40]
  45c290:	cmp	x8, x9
  45c294:	b.hi	45c2b8 <ferror@plt+0x5a588>  // b.pmore
  45c298:	ldur	x8, [x29, #-64]
  45c29c:	ldur	x9, [x29, #-56]
  45c2a0:	cmp	x8, x9
  45c2a4:	b.cc	45c2b8 <ferror@plt+0x5a588>  // b.lo, b.ul, b.last
  45c2a8:	ldur	x8, [x29, #-64]
  45c2ac:	ldur	x9, [x29, #-40]
  45c2b0:	cmp	x8, x9
  45c2b4:	b.ls	45c2ec <ferror@plt+0x5a5bc>  // b.plast
  45c2b8:	ldur	w8, [x29, #-80]
  45c2bc:	mov	w2, w8
  45c2c0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c2c4:	add	x0, x0, #0x3c1
  45c2c8:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  45c2cc:	add	x1, x1, #0x3e6
  45c2d0:	bl	4018e0 <ngettext@plt>
  45c2d4:	ldur	x9, [x29, #-16]
  45c2d8:	ldr	x1, [x9, #16]
  45c2dc:	ldur	w2, [x29, #-80]
  45c2e0:	bl	4712bc <warn@@Base>
  45c2e4:	stur	wzr, [x29, #-4]
  45c2e8:	b	45d694 <ferror@plt+0x5b964>
  45c2ec:	ldur	w8, [x29, #-68]
  45c2f0:	cmp	w8, #0x1
  45c2f4:	b.ne	45c648 <ferror@plt+0x5a918>  // b.any
  45c2f8:	ldur	w8, [x29, #-20]
  45c2fc:	cbnz	w8, 45c31c <ferror@plt+0x5a5ec>
  45c300:	ldur	x8, [x29, #-40]
  45c304:	ldur	x9, [x29, #-64]
  45c308:	subs	x8, x8, x9
  45c30c:	mov	x9, #0x4                   	// #4
  45c310:	sdiv	x8, x8, x9
  45c314:	mov	w0, w8
  45c318:	bl	45d784 <ferror@plt+0x5ba54>
  45c31c:	stur	wzr, [x29, #-84]
  45c320:	ldur	w8, [x29, #-84]
  45c324:	ldur	w9, [x29, #-80]
  45c328:	cmp	w8, w9
  45c32c:	b.cs	45c644 <ferror@plt+0x5a914>  // b.hs, b.nlast
  45c330:	ldur	x8, [x29, #-48]
  45c334:	add	x8, x8, #0x8
  45c338:	ldur	x9, [x29, #-40]
  45c33c:	cmp	x8, x9
  45c340:	b.hi	45c358 <ferror@plt+0x5a628>  // b.pmore
  45c344:	ldur	x0, [x29, #-48]
  45c348:	sub	x1, x29, #0x60
  45c34c:	sub	x2, x29, #0x68
  45c350:	bl	471ca8 <warn@@Base+0x9ec>
  45c354:	b	45c360 <ferror@plt+0x5a630>
  45c358:	stur	xzr, [x29, #-96]
  45c35c:	stur	xzr, [x29, #-104]
  45c360:	ldur	x8, [x29, #-96]
  45c364:	cbnz	x8, 45c370 <ferror@plt+0x5a640>
  45c368:	ldur	x8, [x29, #-104]
  45c36c:	cbz	x8, 45c61c <ferror@plt+0x5a8ec>
  45c370:	mov	w8, #0x4                   	// #4
  45c374:	stur	w8, [x29, #-200]
  45c378:	ldur	w8, [x29, #-200]
  45c37c:	mov	w9, w8
  45c380:	mov	x10, #0x4                   	// #4
  45c384:	cmp	x10, x9
  45c388:	b.cs	45c3bc <ferror@plt+0x5a68c>  // b.hs, b.nlast
  45c38c:	ldur	w8, [x29, #-200]
  45c390:	mov	w2, w8
  45c394:	ldr	x0, [sp, #208]
  45c398:	ldr	x1, [sp, #200]
  45c39c:	bl	4018e0 <ngettext@plt>
  45c3a0:	ldur	w1, [x29, #-200]
  45c3a4:	mov	w8, #0x4                   	// #4
  45c3a8:	mov	w2, w8
  45c3ac:	str	w8, [sp, #164]
  45c3b0:	bl	4711a8 <error@@Base>
  45c3b4:	ldr	w8, [sp, #164]
  45c3b8:	stur	w8, [x29, #-200]
  45c3bc:	ldur	x8, [x29, #-56]
  45c3c0:	ldur	w9, [x29, #-200]
  45c3c4:	mov	w10, w9
  45c3c8:	add	x8, x8, x10
  45c3cc:	ldur	x10, [x29, #-40]
  45c3d0:	cmp	x8, x10
  45c3d4:	b.cc	45c400 <ferror@plt+0x5a6d0>  // b.lo, b.ul, b.last
  45c3d8:	ldur	x8, [x29, #-56]
  45c3dc:	ldur	x9, [x29, #-40]
  45c3e0:	cmp	x8, x9
  45c3e4:	b.cs	45c3fc <ferror@plt+0x5a6cc>  // b.hs, b.nlast
  45c3e8:	ldur	x8, [x29, #-40]
  45c3ec:	ldur	x9, [x29, #-56]
  45c3f0:	subs	x8, x8, x9
  45c3f4:	stur	w8, [x29, #-200]
  45c3f8:	b	45c400 <ferror@plt+0x5a6d0>
  45c3fc:	stur	wzr, [x29, #-200]
  45c400:	ldur	w8, [x29, #-200]
  45c404:	cbz	w8, 45c414 <ferror@plt+0x5a6e4>
  45c408:	ldur	w8, [x29, #-200]
  45c40c:	cmp	w8, #0x8
  45c410:	b.ls	45c41c <ferror@plt+0x5a6ec>  // b.plast
  45c414:	stur	wzr, [x29, #-88]
  45c418:	b	45c434 <ferror@plt+0x5a704>
  45c41c:	ldr	x8, [sp, #192]
  45c420:	ldr	x9, [x8]
  45c424:	ldur	x0, [x29, #-56]
  45c428:	ldur	w1, [x29, #-200]
  45c42c:	blr	x9
  45c430:	stur	w0, [x29, #-88]
  45c434:	ldur	x8, [x29, #-64]
  45c438:	ldur	w9, [x29, #-88]
  45c43c:	mov	w10, #0x4                   	// #4
  45c440:	mul	w9, w9, w10
  45c444:	mov	w11, w9
  45c448:	ubfx	x11, x11, #0, #32
  45c44c:	add	x8, x8, x11
  45c450:	stur	x8, [x29, #-192]
  45c454:	ldur	x8, [x29, #-192]
  45c458:	ldur	x11, [x29, #-64]
  45c45c:	cmp	x8, x11
  45c460:	b.cs	45c47c <ferror@plt+0x5a74c>  // b.hs, b.nlast
  45c464:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c468:	add	x0, x0, #0x40c
  45c46c:	bl	401cf0 <gettext@plt>
  45c470:	bl	4712bc <warn@@Base>
  45c474:	stur	wzr, [x29, #-4]
  45c478:	b	45d694 <ferror@plt+0x5b964>
  45c47c:	ldur	w8, [x29, #-20]
  45c480:	cbz	w8, 45c4d0 <ferror@plt+0x5a7a0>
  45c484:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c488:	add	x0, x0, #0x440
  45c48c:	bl	401cf0 <gettext@plt>
  45c490:	ldur	w1, [x29, #-84]
  45c494:	ldur	x8, [x29, #-96]
  45c498:	ldur	x9, [x29, #-104]
  45c49c:	str	x0, [sp, #152]
  45c4a0:	mov	x0, x8
  45c4a4:	str	w1, [sp, #148]
  45c4a8:	mov	x1, x9
  45c4ac:	sub	x2, x29, #0xa8
  45c4b0:	mov	w3, #0x40                  	// #64
  45c4b4:	bl	45d830 <ferror@plt+0x5bb00>
  45c4b8:	ldr	x1, [sp, #152]
  45c4bc:	str	x0, [sp, #136]
  45c4c0:	mov	x0, x1
  45c4c4:	ldr	w1, [sp, #148]
  45c4c8:	ldr	x2, [sp, #136]
  45c4cc:	bl	401ca0 <printf@plt>
  45c4d0:	ldur	x8, [x29, #-192]
  45c4d4:	ldur	x9, [x29, #-40]
  45c4d8:	cmp	x8, x9
  45c4dc:	b.cc	45c500 <ferror@plt+0x5a7d0>  // b.lo, b.ul, b.last
  45c4e0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c4e4:	add	x0, x0, #0x465
  45c4e8:	bl	401cf0 <gettext@plt>
  45c4ec:	ldur	x8, [x29, #-16]
  45c4f0:	ldr	x1, [x8, #16]
  45c4f4:	bl	4712bc <warn@@Base>
  45c4f8:	stur	wzr, [x29, #-4]
  45c4fc:	b	45d694 <ferror@plt+0x5b964>
  45c500:	mov	w8, #0x4                   	// #4
  45c504:	stur	w8, [x29, #-204]
  45c508:	ldur	w8, [x29, #-204]
  45c50c:	mov	w9, w8
  45c510:	mov	x10, #0x4                   	// #4
  45c514:	cmp	x10, x9
  45c518:	b.cs	45c54c <ferror@plt+0x5a81c>  // b.hs, b.nlast
  45c51c:	ldur	w8, [x29, #-204]
  45c520:	mov	w2, w8
  45c524:	ldr	x0, [sp, #208]
  45c528:	ldr	x1, [sp, #200]
  45c52c:	bl	4018e0 <ngettext@plt>
  45c530:	ldur	w1, [x29, #-204]
  45c534:	mov	w8, #0x4                   	// #4
  45c538:	mov	w2, w8
  45c53c:	str	w8, [sp, #132]
  45c540:	bl	4711a8 <error@@Base>
  45c544:	ldr	w8, [sp, #132]
  45c548:	stur	w8, [x29, #-204]
  45c54c:	ldur	x8, [x29, #-192]
  45c550:	ldur	w9, [x29, #-204]
  45c554:	mov	w10, w9
  45c558:	add	x8, x8, x10
  45c55c:	ldur	x10, [x29, #-40]
  45c560:	cmp	x8, x10
  45c564:	b.cc	45c590 <ferror@plt+0x5a860>  // b.lo, b.ul, b.last
  45c568:	ldur	x8, [x29, #-192]
  45c56c:	ldur	x9, [x29, #-40]
  45c570:	cmp	x8, x9
  45c574:	b.cs	45c58c <ferror@plt+0x5a85c>  // b.hs, b.nlast
  45c578:	ldur	x8, [x29, #-40]
  45c57c:	ldur	x9, [x29, #-192]
  45c580:	subs	x8, x8, x9
  45c584:	stur	w8, [x29, #-204]
  45c588:	b	45c590 <ferror@plt+0x5a860>
  45c58c:	stur	wzr, [x29, #-204]
  45c590:	ldur	w8, [x29, #-204]
  45c594:	cbz	w8, 45c5a4 <ferror@plt+0x5a874>
  45c598:	ldur	w8, [x29, #-204]
  45c59c:	cmp	w8, #0x8
  45c5a0:	b.ls	45c5ac <ferror@plt+0x5a87c>  // b.plast
  45c5a4:	stur	wzr, [x29, #-196]
  45c5a8:	b	45c5c4 <ferror@plt+0x5a894>
  45c5ac:	ldr	x8, [sp, #192]
  45c5b0:	ldr	x9, [x8]
  45c5b4:	ldur	x0, [x29, #-192]
  45c5b8:	ldur	w1, [x29, #-204]
  45c5bc:	blr	x9
  45c5c0:	stur	w0, [x29, #-196]
  45c5c4:	ldur	w8, [x29, #-196]
  45c5c8:	cbnz	w8, 45c5d0 <ferror@plt+0x5a8a0>
  45c5cc:	b	45c604 <ferror@plt+0x5a8d4>
  45c5d0:	ldur	w8, [x29, #-20]
  45c5d4:	cbz	w8, 45c5ec <ferror@plt+0x5a8bc>
  45c5d8:	ldur	w1, [x29, #-196]
  45c5dc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  45c5e0:	add	x0, x0, #0x83c
  45c5e4:	bl	401ca0 <printf@plt>
  45c5e8:	b	45c5f4 <ferror@plt+0x5a8c4>
  45c5ec:	ldur	w0, [x29, #-196]
  45c5f0:	bl	45d8d8 <ferror@plt+0x5bba8>
  45c5f4:	ldur	x8, [x29, #-192]
  45c5f8:	add	x8, x8, #0x4
  45c5fc:	stur	x8, [x29, #-192]
  45c600:	b	45c4d0 <ferror@plt+0x5a7a0>
  45c604:	ldur	w8, [x29, #-20]
  45c608:	cbz	w8, 45c618 <ferror@plt+0x5a8e8>
  45c60c:	ldr	x0, [sp, #184]
  45c610:	bl	401ca0 <printf@plt>
  45c614:	b	45c61c <ferror@plt+0x5a8ec>
  45c618:	bl	45d958 <ferror@plt+0x5bc28>
  45c61c:	ldur	x8, [x29, #-48]
  45c620:	add	x8, x8, #0x8
  45c624:	stur	x8, [x29, #-48]
  45c628:	ldur	x8, [x29, #-56]
  45c62c:	add	x8, x8, #0x4
  45c630:	stur	x8, [x29, #-56]
  45c634:	ldur	w8, [x29, #-84]
  45c638:	add	w8, w8, #0x1
  45c63c:	stur	w8, [x29, #-84]
  45c640:	b	45c320 <ferror@plt+0x5a5f0>
  45c644:	b	45d67c <ferror@plt+0x5b94c>
  45c648:	ldur	w8, [x29, #-68]
  45c64c:	cmp	w8, #0x2
  45c650:	b.ne	45d660 <ferror@plt+0x5b930>  // b.any
  45c654:	ldur	x8, [x29, #-48]
  45c658:	stur	x8, [x29, #-224]
  45c65c:	ldur	x8, [x29, #-56]
  45c660:	stur	x8, [x29, #-232]
  45c664:	ldur	x8, [x29, #-64]
  45c668:	ldur	w9, [x29, #-72]
  45c66c:	mov	w10, w9
  45c670:	mov	x11, #0x4                   	// #4
  45c674:	mul	x10, x10, x11
  45c678:	add	x8, x8, x10
  45c67c:	stur	x8, [x29, #-240]
  45c680:	ldur	x8, [x29, #-240]
  45c684:	ldur	w9, [x29, #-76]
  45c688:	mov	w10, w9
  45c68c:	ldur	w9, [x29, #-72]
  45c690:	mov	w12, w9
  45c694:	mul	x10, x10, x12
  45c698:	mul	x10, x10, x11
  45c69c:	add	x8, x8, x10
  45c6a0:	stur	x8, [x29, #-248]
  45c6a4:	ldur	x8, [x29, #-248]
  45c6a8:	ldur	w9, [x29, #-76]
  45c6ac:	mov	w10, w9
  45c6b0:	ldur	w9, [x29, #-72]
  45c6b4:	mov	w12, w9
  45c6b8:	mul	x10, x10, x12
  45c6bc:	mul	x10, x10, x11
  45c6c0:	add	x8, x8, x10
  45c6c4:	stur	x8, [x29, #-256]
  45c6c8:	mov	x8, xzr
  45c6cc:	str	x8, [sp, #272]
  45c6d0:	ldur	x8, [x29, #-16]
  45c6d4:	ldr	x0, [x8, #16]
  45c6d8:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  45c6dc:	add	x1, x1, #0x75b
  45c6e0:	bl	401bb0 <strcmp@plt>
  45c6e4:	cmp	w0, #0x0
  45c6e8:	cset	w9, eq  // eq = none
  45c6ec:	and	w9, w9, #0x1
  45c6f0:	str	w9, [sp, #284]
  45c6f4:	ldur	w9, [x29, #-72]
  45c6f8:	cmp	w9, #0x0
  45c6fc:	cset	w9, ls  // ls = plast
  45c700:	tbnz	w9, #0, 45c7e4 <ferror@plt+0x5aab4>
  45c704:	ldur	w8, [x29, #-72]
  45c708:	mov	w9, w8
  45c70c:	mov	x10, #0x4                   	// #4
  45c710:	mul	x9, x9, x10
  45c714:	udiv	x9, x9, x10
  45c718:	ldur	w8, [x29, #-72]
  45c71c:	mov	w10, w8
  45c720:	cmp	x9, x10
  45c724:	b.ne	45c7c4 <ferror@plt+0x5aa94>  // b.any
  45c728:	ldur	w8, [x29, #-76]
  45c72c:	mov	w9, w8
  45c730:	ldur	w8, [x29, #-72]
  45c734:	mov	w10, w8
  45c738:	mul	x9, x9, x10
  45c73c:	mov	x10, #0x4                   	// #4
  45c740:	mul	x9, x9, x10
  45c744:	ldur	w8, [x29, #-72]
  45c748:	mov	w11, w8
  45c74c:	mul	x10, x11, x10
  45c750:	udiv	x9, x9, x10
  45c754:	ldur	w8, [x29, #-76]
  45c758:	mov	w10, w8
  45c75c:	cmp	x9, x10
  45c760:	b.ne	45c7c4 <ferror@plt+0x5aa94>  // b.any
  45c764:	ldur	x8, [x29, #-240]
  45c768:	ldur	x9, [x29, #-64]
  45c76c:	cmp	x8, x9
  45c770:	b.cc	45c7c4 <ferror@plt+0x5aa94>  // b.lo, b.ul, b.last
  45c774:	ldur	x8, [x29, #-240]
  45c778:	ldur	x9, [x29, #-40]
  45c77c:	cmp	x8, x9
  45c780:	b.hi	45c7c4 <ferror@plt+0x5aa94>  // b.pmore
  45c784:	ldur	x8, [x29, #-248]
  45c788:	ldur	x9, [x29, #-240]
  45c78c:	cmp	x8, x9
  45c790:	b.cc	45c7c4 <ferror@plt+0x5aa94>  // b.lo, b.ul, b.last
  45c794:	ldur	x8, [x29, #-248]
  45c798:	ldur	x9, [x29, #-40]
  45c79c:	cmp	x8, x9
  45c7a0:	b.hi	45c7c4 <ferror@plt+0x5aa94>  // b.pmore
  45c7a4:	ldur	x8, [x29, #-256]
  45c7a8:	ldur	x9, [x29, #-248]
  45c7ac:	cmp	x8, x9
  45c7b0:	b.cc	45c7c4 <ferror@plt+0x5aa94>  // b.lo, b.ul, b.last
  45c7b4:	ldur	x8, [x29, #-256]
  45c7b8:	ldur	x9, [x29, #-40]
  45c7bc:	cmp	x8, x9
  45c7c0:	b.ls	45c7e4 <ferror@plt+0x5aab4>  // b.plast
  45c7c4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c7c8:	add	x0, x0, #0x48a
  45c7cc:	bl	401cf0 <gettext@plt>
  45c7d0:	ldur	x8, [x29, #-16]
  45c7d4:	ldr	x1, [x8, #16]
  45c7d8:	bl	4712bc <warn@@Base>
  45c7dc:	stur	wzr, [x29, #-4]
  45c7e0:	b	45d694 <ferror@plt+0x5b964>
  45c7e4:	ldur	w8, [x29, #-20]
  45c7e8:	cbz	w8, 45c840 <ferror@plt+0x5ab10>
  45c7ec:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c7f0:	add	x0, x0, #0x4bb
  45c7f4:	bl	401cf0 <gettext@plt>
  45c7f8:	bl	401ca0 <printf@plt>
  45c7fc:	ldr	w8, [sp, #284]
  45c800:	cbz	w8, 45c818 <ferror@plt+0x5aae8>
  45c804:	adrp	x0, 4a8000 <warn@@Base+0x36d44>
  45c808:	add	x0, x0, #0x57c
  45c80c:	bl	401cf0 <gettext@plt>
  45c810:	str	x0, [sp, #120]
  45c814:	b	45c828 <ferror@plt+0x5aaf8>
  45c818:	adrp	x0, 4a8000 <warn@@Base+0x36d44>
  45c81c:	add	x0, x0, #0xd75
  45c820:	bl	401cf0 <gettext@plt>
  45c824:	str	x0, [sp, #120]
  45c828:	ldr	x8, [sp, #120]
  45c82c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45c830:	add	x0, x0, #0x4cb
  45c834:	mov	x1, x8
  45c838:	bl	401ca0 <printf@plt>
  45c83c:	b	45c8b4 <ferror@plt+0x5ab84>
  45c840:	ldr	w8, [sp, #284]
  45c844:	cbz	w8, 45c880 <ferror@plt+0x5ab50>
  45c848:	ldur	w8, [x29, #-76]
  45c84c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45c850:	add	x9, x9, #0x9e0
  45c854:	str	w8, [x9]
  45c858:	ldur	w8, [x29, #-76]
  45c85c:	mov	w0, w8
  45c860:	mov	x1, #0x88                  	// #136
  45c864:	bl	44aab4 <ferror@plt+0x48d84>
  45c868:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45c86c:	add	x9, x9, #0x9e8
  45c870:	str	x0, [x9]
  45c874:	ldr	x9, [x9]
  45c878:	str	x9, [sp, #272]
  45c87c:	b	45c8b4 <ferror@plt+0x5ab84>
  45c880:	ldur	w8, [x29, #-76]
  45c884:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45c888:	add	x9, x9, #0x9f0
  45c88c:	str	w8, [x9]
  45c890:	ldur	w8, [x29, #-76]
  45c894:	mov	w0, w8
  45c898:	mov	x1, #0x88                  	// #136
  45c89c:	bl	44aab4 <ferror@plt+0x48d84>
  45c8a0:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45c8a4:	add	x9, x9, #0x9f8
  45c8a8:	str	x0, [x9]
  45c8ac:	ldr	x9, [x9]
  45c8b0:	str	x9, [sp, #272]
  45c8b4:	ldur	w8, [x29, #-20]
  45c8b8:	cbz	w8, 45ca2c <ferror@plt+0x5acfc>
  45c8bc:	stur	wzr, [x29, #-88]
  45c8c0:	ldur	w8, [x29, #-88]
  45c8c4:	ldur	w9, [x29, #-72]
  45c8c8:	cmp	w8, w9
  45c8cc:	b.cs	45ca24 <ferror@plt+0x5acf4>  // b.hs, b.nlast
  45c8d0:	mov	w8, #0x4                   	// #4
  45c8d4:	str	w8, [sp, #252]
  45c8d8:	ldr	w8, [sp, #252]
  45c8dc:	mov	w9, w8
  45c8e0:	mov	x10, #0x4                   	// #4
  45c8e4:	cmp	x10, x9
  45c8e8:	b.cs	45c91c <ferror@plt+0x5abec>  // b.hs, b.nlast
  45c8ec:	ldr	w8, [sp, #252]
  45c8f0:	mov	w2, w8
  45c8f4:	ldr	x0, [sp, #208]
  45c8f8:	ldr	x1, [sp, #200]
  45c8fc:	bl	4018e0 <ngettext@plt>
  45c900:	ldr	w1, [sp, #252]
  45c904:	mov	w8, #0x4                   	// #4
  45c908:	mov	w2, w8
  45c90c:	str	w8, [sp, #116]
  45c910:	bl	4711a8 <error@@Base>
  45c914:	ldr	w8, [sp, #116]
  45c918:	str	w8, [sp, #252]
  45c91c:	ldur	x8, [x29, #-64]
  45c920:	ldur	w9, [x29, #-88]
  45c924:	mov	w10, #0x4                   	// #4
  45c928:	mul	w9, w9, w10
  45c92c:	mov	w11, w9
  45c930:	ubfx	x11, x11, #0, #32
  45c934:	add	x8, x8, x11
  45c938:	ldr	w9, [sp, #252]
  45c93c:	mov	w11, w9
  45c940:	add	x8, x8, x11
  45c944:	ldur	x11, [x29, #-40]
  45c948:	cmp	x8, x11
  45c94c:	b.cc	45c9a8 <ferror@plt+0x5ac78>  // b.lo, b.ul, b.last
  45c950:	ldur	x8, [x29, #-64]
  45c954:	ldur	w9, [x29, #-88]
  45c958:	mov	w10, #0x4                   	// #4
  45c95c:	mul	w9, w9, w10
  45c960:	mov	w11, w9
  45c964:	ubfx	x11, x11, #0, #32
  45c968:	add	x8, x8, x11
  45c96c:	ldur	x11, [x29, #-40]
  45c970:	cmp	x8, x11
  45c974:	b.cs	45c9a4 <ferror@plt+0x5ac74>  // b.hs, b.nlast
  45c978:	ldur	x8, [x29, #-40]
  45c97c:	ldur	x9, [x29, #-64]
  45c980:	ldur	w10, [x29, #-88]
  45c984:	mov	w11, #0x4                   	// #4
  45c988:	mul	w10, w10, w11
  45c98c:	mov	w12, w10
  45c990:	ubfx	x12, x12, #0, #32
  45c994:	add	x9, x9, x12
  45c998:	subs	x8, x8, x9
  45c99c:	str	w8, [sp, #252]
  45c9a0:	b	45c9a8 <ferror@plt+0x5ac78>
  45c9a4:	str	wzr, [sp, #252]
  45c9a8:	ldr	w8, [sp, #252]
  45c9ac:	cbz	w8, 45c9bc <ferror@plt+0x5ac8c>
  45c9b0:	ldr	w8, [sp, #252]
  45c9b4:	cmp	w8, #0x8
  45c9b8:	b.ls	45c9c4 <ferror@plt+0x5ac94>  // b.plast
  45c9bc:	stur	wzr, [x29, #-212]
  45c9c0:	b	45c9f4 <ferror@plt+0x5acc4>
  45c9c4:	ldr	x8, [sp, #192]
  45c9c8:	ldr	x9, [x8]
  45c9cc:	ldur	x10, [x29, #-64]
  45c9d0:	ldur	w11, [x29, #-88]
  45c9d4:	mov	w12, #0x4                   	// #4
  45c9d8:	mul	w11, w11, w12
  45c9dc:	mov	w13, w11
  45c9e0:	ubfx	x13, x13, #0, #32
  45c9e4:	add	x0, x10, x13
  45c9e8:	ldr	w1, [sp, #252]
  45c9ec:	blr	x9
  45c9f0:	stur	w0, [x29, #-212]
  45c9f4:	ldur	w0, [x29, #-212]
  45c9f8:	bl	45d9d4 <ferror@plt+0x5bca4>
  45c9fc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45ca00:	add	x8, x8, #0x4db
  45ca04:	str	x0, [sp, #104]
  45ca08:	mov	x0, x8
  45ca0c:	ldr	x1, [sp, #104]
  45ca10:	bl	401ca0 <printf@plt>
  45ca14:	ldur	w8, [x29, #-88]
  45ca18:	add	w8, w8, #0x1
  45ca1c:	stur	w8, [x29, #-88]
  45ca20:	b	45c8c0 <ferror@plt+0x5ab90>
  45ca24:	ldr	x0, [sp, #184]
  45ca28:	bl	401ca0 <printf@plt>
  45ca2c:	stur	wzr, [x29, #-84]
  45ca30:	ldur	w8, [x29, #-84]
  45ca34:	ldur	w9, [x29, #-80]
  45ca38:	cmp	w8, w9
  45ca3c:	b.cs	45cfbc <ferror@plt+0x5b28c>  // b.hs, b.nlast
  45ca40:	ldur	x8, [x29, #-224]
  45ca44:	add	x8, x8, #0x8
  45ca48:	ldur	x9, [x29, #-40]
  45ca4c:	cmp	x8, x9
  45ca50:	b.hi	45ca68 <ferror@plt+0x5ad38>  // b.pmore
  45ca54:	ldur	x0, [x29, #-224]
  45ca58:	sub	x1, x29, #0x60
  45ca5c:	sub	x2, x29, #0x68
  45ca60:	bl	471ca8 <warn@@Base+0x9ec>
  45ca64:	b	45ca70 <ferror@plt+0x5ad40>
  45ca68:	stur	xzr, [x29, #-96]
  45ca6c:	stur	xzr, [x29, #-104]
  45ca70:	mov	w8, #0x4                   	// #4
  45ca74:	str	w8, [sp, #248]
  45ca78:	ldr	w8, [sp, #248]
  45ca7c:	mov	w9, w8
  45ca80:	mov	x10, #0x4                   	// #4
  45ca84:	cmp	x10, x9
  45ca88:	b.cs	45cabc <ferror@plt+0x5ad8c>  // b.hs, b.nlast
  45ca8c:	ldr	w8, [sp, #248]
  45ca90:	mov	w2, w8
  45ca94:	ldr	x0, [sp, #208]
  45ca98:	ldr	x1, [sp, #200]
  45ca9c:	bl	4018e0 <ngettext@plt>
  45caa0:	ldr	w1, [sp, #248]
  45caa4:	mov	w8, #0x4                   	// #4
  45caa8:	mov	w2, w8
  45caac:	str	w8, [sp, #100]
  45cab0:	bl	4711a8 <error@@Base>
  45cab4:	ldr	w8, [sp, #100]
  45cab8:	str	w8, [sp, #248]
  45cabc:	ldur	x8, [x29, #-232]
  45cac0:	ldr	w9, [sp, #248]
  45cac4:	mov	w10, w9
  45cac8:	add	x8, x8, x10
  45cacc:	ldur	x10, [x29, #-40]
  45cad0:	cmp	x8, x10
  45cad4:	b.cc	45cb00 <ferror@plt+0x5add0>  // b.lo, b.ul, b.last
  45cad8:	ldur	x8, [x29, #-232]
  45cadc:	ldur	x9, [x29, #-40]
  45cae0:	cmp	x8, x9
  45cae4:	b.cs	45cafc <ferror@plt+0x5adcc>  // b.hs, b.nlast
  45cae8:	ldur	x8, [x29, #-40]
  45caec:	ldur	x9, [x29, #-232]
  45caf0:	subs	x8, x8, x9
  45caf4:	str	w8, [sp, #248]
  45caf8:	b	45cb00 <ferror@plt+0x5add0>
  45cafc:	str	wzr, [sp, #248]
  45cb00:	ldr	w8, [sp, #248]
  45cb04:	cbz	w8, 45cb14 <ferror@plt+0x5ade4>
  45cb08:	ldr	w8, [sp, #248]
  45cb0c:	cmp	w8, #0x8
  45cb10:	b.ls	45cb1c <ferror@plt+0x5adec>  // b.plast
  45cb14:	str	wzr, [sp, #268]
  45cb18:	b	45cb34 <ferror@plt+0x5ae04>
  45cb1c:	ldr	x8, [sp, #192]
  45cb20:	ldr	x9, [x8]
  45cb24:	ldur	x0, [x29, #-232]
  45cb28:	ldr	w1, [sp, #248]
  45cb2c:	blr	x9
  45cb30:	str	w0, [sp, #268]
  45cb34:	ldr	w8, [sp, #268]
  45cb38:	cbz	w8, 45cf94 <ferror@plt+0x5b264>
  45cb3c:	ldr	w8, [sp, #268]
  45cb40:	ldur	w9, [x29, #-76]
  45cb44:	cmp	w8, w9
  45cb48:	b.ls	45cb6c <ferror@plt+0x5ae3c>  // b.plast
  45cb4c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45cb50:	add	x0, x0, #0x4e0
  45cb54:	bl	401cf0 <gettext@plt>
  45cb58:	ldr	w1, [sp, #268]
  45cb5c:	ldur	w2, [x29, #-76]
  45cb60:	bl	4712bc <warn@@Base>
  45cb64:	stur	wzr, [x29, #-4]
  45cb68:	b	45d694 <ferror@plt+0x5b964>
  45cb6c:	ldur	w8, [x29, #-20]
  45cb70:	cbnz	w8, 45cbe0 <ferror@plt+0x5aeb0>
  45cb74:	mov	x8, #0x8                   	// #8
  45cb78:	str	x8, [sp, #240]
  45cb7c:	ldur	x8, [x29, #-224]
  45cb80:	ldr	x9, [sp, #240]
  45cb84:	add	x8, x8, x9
  45cb88:	ldur	x9, [x29, #-40]
  45cb8c:	cmp	x8, x9
  45cb90:	b.cs	45cbc4 <ferror@plt+0x5ae94>  // b.hs, b.nlast
  45cb94:	ldr	x8, [sp, #272]
  45cb98:	ldr	w9, [sp, #268]
  45cb9c:	subs	w9, w9, #0x1
  45cba0:	mov	w10, w9
  45cba4:	ubfx	x10, x10, #0, #32
  45cba8:	mov	x11, #0x88                  	// #136
  45cbac:	mul	x10, x11, x10
  45cbb0:	add	x0, x8, x10
  45cbb4:	ldur	x1, [x29, #-224]
  45cbb8:	ldr	x2, [sp, #240]
  45cbbc:	bl	4018c0 <memcpy@plt>
  45cbc0:	b	45cbe0 <ferror@plt+0x5aeb0>
  45cbc4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45cbc8:	add	x0, x0, #0x51b
  45cbcc:	bl	401cf0 <gettext@plt>
  45cbd0:	ldur	x1, [x29, #-224]
  45cbd4:	bl	4712bc <warn@@Base>
  45cbd8:	stur	wzr, [x29, #-4]
  45cbdc:	b	45d694 <ferror@plt+0x5b964>
  45cbe0:	ldur	x8, [x29, #-240]
  45cbe4:	ldr	w9, [sp, #268]
  45cbe8:	subs	w9, w9, #0x1
  45cbec:	ldur	w10, [x29, #-72]
  45cbf0:	mul	w9, w9, w10
  45cbf4:	mov	w10, #0x4                   	// #4
  45cbf8:	mul	w9, w9, w10
  45cbfc:	mov	w11, w9
  45cc00:	ubfx	x11, x11, #0, #32
  45cc04:	add	x8, x8, x11
  45cc08:	str	x8, [sp, #256]
  45cc0c:	ldr	x8, [sp, #256]
  45cc10:	ldur	x11, [x29, #-240]
  45cc14:	cmp	x8, x11
  45cc18:	b.cc	45cc2c <ferror@plt+0x5aefc>  // b.lo, b.ul, b.last
  45cc1c:	ldr	x8, [sp, #256]
  45cc20:	ldur	x9, [x29, #-40]
  45cc24:	cmp	x8, x9
  45cc28:	b.ls	45cc4c <ferror@plt+0x5af1c>  // b.plast
  45cc2c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45cc30:	add	x0, x0, #0x552
  45cc34:	bl	401cf0 <gettext@plt>
  45cc38:	ldr	w1, [sp, #268]
  45cc3c:	ldur	w2, [x29, #-72]
  45cc40:	bl	4712bc <warn@@Base>
  45cc44:	stur	wzr, [x29, #-4]
  45cc48:	b	45d694 <ferror@plt+0x5b964>
  45cc4c:	ldur	w8, [x29, #-20]
  45cc50:	cbz	w8, 45cca0 <ferror@plt+0x5af70>
  45cc54:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45cc58:	add	x0, x0, #0x592
  45cc5c:	bl	401cf0 <gettext@plt>
  45cc60:	ldur	w1, [x29, #-84]
  45cc64:	ldur	x8, [x29, #-96]
  45cc68:	ldur	x9, [x29, #-104]
  45cc6c:	str	x0, [sp, #88]
  45cc70:	mov	x0, x8
  45cc74:	str	w1, [sp, #84]
  45cc78:	mov	x1, x9
  45cc7c:	sub	x2, x29, #0xa8
  45cc80:	mov	w3, #0x40                  	// #64
  45cc84:	bl	45d830 <ferror@plt+0x5bb00>
  45cc88:	ldr	x1, [sp, #88]
  45cc8c:	str	x0, [sp, #72]
  45cc90:	mov	x0, x1
  45cc94:	ldr	w1, [sp, #84]
  45cc98:	ldr	x2, [sp, #72]
  45cc9c:	bl	401ca0 <printf@plt>
  45cca0:	stur	wzr, [x29, #-88]
  45cca4:	ldur	w8, [x29, #-88]
  45cca8:	ldur	w9, [x29, #-72]
  45ccac:	cmp	w8, w9
  45ccb0:	b.cs	45cf84 <ferror@plt+0x5b254>  // b.hs, b.nlast
  45ccb4:	mov	w8, #0x4                   	// #4
  45ccb8:	str	w8, [sp, #236]
  45ccbc:	ldr	w8, [sp, #236]
  45ccc0:	mov	w9, w8
  45ccc4:	mov	x10, #0x4                   	// #4
  45ccc8:	cmp	x10, x9
  45cccc:	b.cs	45cd00 <ferror@plt+0x5afd0>  // b.hs, b.nlast
  45ccd0:	ldr	w8, [sp, #236]
  45ccd4:	mov	w2, w8
  45ccd8:	ldr	x0, [sp, #208]
  45ccdc:	ldr	x1, [sp, #200]
  45cce0:	bl	4018e0 <ngettext@plt>
  45cce4:	ldr	w1, [sp, #236]
  45cce8:	mov	w8, #0x4                   	// #4
  45ccec:	mov	w2, w8
  45ccf0:	str	w8, [sp, #68]
  45ccf4:	bl	4711a8 <error@@Base>
  45ccf8:	ldr	w8, [sp, #68]
  45ccfc:	str	w8, [sp, #236]
  45cd00:	ldr	x8, [sp, #256]
  45cd04:	ldur	w9, [x29, #-88]
  45cd08:	mov	w10, #0x4                   	// #4
  45cd0c:	mul	w9, w9, w10
  45cd10:	mov	w11, w9
  45cd14:	ubfx	x11, x11, #0, #32
  45cd18:	add	x8, x8, x11
  45cd1c:	ldr	w9, [sp, #236]
  45cd20:	mov	w11, w9
  45cd24:	add	x8, x8, x11
  45cd28:	ldur	x11, [x29, #-40]
  45cd2c:	cmp	x8, x11
  45cd30:	b.cc	45cd8c <ferror@plt+0x5b05c>  // b.lo, b.ul, b.last
  45cd34:	ldr	x8, [sp, #256]
  45cd38:	ldur	w9, [x29, #-88]
  45cd3c:	mov	w10, #0x4                   	// #4
  45cd40:	mul	w9, w9, w10
  45cd44:	mov	w11, w9
  45cd48:	ubfx	x11, x11, #0, #32
  45cd4c:	add	x8, x8, x11
  45cd50:	ldur	x11, [x29, #-40]
  45cd54:	cmp	x8, x11
  45cd58:	b.cs	45cd88 <ferror@plt+0x5b058>  // b.hs, b.nlast
  45cd5c:	ldur	x8, [x29, #-40]
  45cd60:	ldr	x9, [sp, #256]
  45cd64:	ldur	w10, [x29, #-88]
  45cd68:	mov	w11, #0x4                   	// #4
  45cd6c:	mul	w10, w10, w11
  45cd70:	mov	w12, w10
  45cd74:	ubfx	x12, x12, #0, #32
  45cd78:	add	x9, x9, x12
  45cd7c:	subs	x8, x8, x9
  45cd80:	str	w8, [sp, #236]
  45cd84:	b	45cd8c <ferror@plt+0x5b05c>
  45cd88:	str	wzr, [sp, #236]
  45cd8c:	ldr	w8, [sp, #236]
  45cd90:	cbz	w8, 45cda0 <ferror@plt+0x5b070>
  45cd94:	ldr	w8, [sp, #236]
  45cd98:	cmp	w8, #0x8
  45cd9c:	b.ls	45cda8 <ferror@plt+0x5b078>  // b.plast
  45cda0:	stur	wzr, [x29, #-208]
  45cda4:	b	45cdd8 <ferror@plt+0x5b0a8>
  45cda8:	ldr	x8, [sp, #192]
  45cdac:	ldr	x9, [x8]
  45cdb0:	ldr	x10, [sp, #256]
  45cdb4:	ldur	w11, [x29, #-88]
  45cdb8:	mov	w12, #0x4                   	// #4
  45cdbc:	mul	w11, w11, w12
  45cdc0:	mov	w13, w11
  45cdc4:	ubfx	x13, x13, #0, #32
  45cdc8:	add	x0, x10, x13
  45cdcc:	ldr	w1, [sp, #236]
  45cdd0:	blr	x9
  45cdd4:	stur	w0, [x29, #-208]
  45cdd8:	ldur	w8, [x29, #-20]
  45cddc:	cbz	w8, 45cdf4 <ferror@plt+0x5b0c4>
  45cde0:	ldur	w1, [x29, #-208]
  45cde4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45cde8:	add	x0, x0, #0x59f
  45cdec:	bl	401ca0 <printf@plt>
  45cdf0:	b	45cf74 <ferror@plt+0x5b244>
  45cdf4:	mov	w8, #0x4                   	// #4
  45cdf8:	str	w8, [sp, #232]
  45cdfc:	ldr	w8, [sp, #232]
  45ce00:	mov	w9, w8
  45ce04:	mov	x10, #0x4                   	// #4
  45ce08:	cmp	x10, x9
  45ce0c:	b.cs	45ce40 <ferror@plt+0x5b110>  // b.hs, b.nlast
  45ce10:	ldr	w8, [sp, #232]
  45ce14:	mov	w2, w8
  45ce18:	ldr	x0, [sp, #208]
  45ce1c:	ldr	x1, [sp, #200]
  45ce20:	bl	4018e0 <ngettext@plt>
  45ce24:	ldr	w1, [sp, #232]
  45ce28:	mov	w8, #0x4                   	// #4
  45ce2c:	mov	w2, w8
  45ce30:	str	w8, [sp, #64]
  45ce34:	bl	4711a8 <error@@Base>
  45ce38:	ldr	w8, [sp, #64]
  45ce3c:	str	w8, [sp, #232]
  45ce40:	ldur	x8, [x29, #-64]
  45ce44:	ldur	w9, [x29, #-88]
  45ce48:	mov	w10, #0x4                   	// #4
  45ce4c:	mul	w9, w9, w10
  45ce50:	mov	w11, w9
  45ce54:	ubfx	x11, x11, #0, #32
  45ce58:	add	x8, x8, x11
  45ce5c:	ldr	w9, [sp, #232]
  45ce60:	mov	w11, w9
  45ce64:	add	x8, x8, x11
  45ce68:	ldur	x11, [x29, #-40]
  45ce6c:	cmp	x8, x11
  45ce70:	b.cc	45cecc <ferror@plt+0x5b19c>  // b.lo, b.ul, b.last
  45ce74:	ldur	x8, [x29, #-64]
  45ce78:	ldur	w9, [x29, #-88]
  45ce7c:	mov	w10, #0x4                   	// #4
  45ce80:	mul	w9, w9, w10
  45ce84:	mov	w11, w9
  45ce88:	ubfx	x11, x11, #0, #32
  45ce8c:	add	x8, x8, x11
  45ce90:	ldur	x11, [x29, #-40]
  45ce94:	cmp	x8, x11
  45ce98:	b.cs	45cec8 <ferror@plt+0x5b198>  // b.hs, b.nlast
  45ce9c:	ldur	x8, [x29, #-40]
  45cea0:	ldur	x9, [x29, #-64]
  45cea4:	ldur	w10, [x29, #-88]
  45cea8:	mov	w11, #0x4                   	// #4
  45ceac:	mul	w10, w10, w11
  45ceb0:	mov	w12, w10
  45ceb4:	ubfx	x12, x12, #0, #32
  45ceb8:	add	x9, x9, x12
  45cebc:	subs	x8, x8, x9
  45cec0:	str	w8, [sp, #232]
  45cec4:	b	45cecc <ferror@plt+0x5b19c>
  45cec8:	str	wzr, [sp, #232]
  45cecc:	ldr	w8, [sp, #232]
  45ced0:	cbz	w8, 45cee0 <ferror@plt+0x5b1b0>
  45ced4:	ldr	w8, [sp, #232]
  45ced8:	cmp	w8, #0x8
  45cedc:	b.ls	45cee8 <ferror@plt+0x5b1b8>  // b.plast
  45cee0:	stur	wzr, [x29, #-212]
  45cee4:	b	45cf18 <ferror@plt+0x5b1e8>
  45cee8:	ldr	x8, [sp, #192]
  45ceec:	ldr	x9, [x8]
  45cef0:	ldur	x10, [x29, #-64]
  45cef4:	ldur	w11, [x29, #-88]
  45cef8:	mov	w12, #0x4                   	// #4
  45cefc:	mul	w11, w11, w12
  45cf00:	mov	w13, w11
  45cf04:	ubfx	x13, x13, #0, #32
  45cf08:	add	x0, x10, x13
  45cf0c:	ldr	w1, [sp, #232]
  45cf10:	blr	x9
  45cf14:	stur	w0, [x29, #-212]
  45cf18:	ldur	w8, [x29, #-212]
  45cf1c:	cmp	w8, #0x8
  45cf20:	b.cc	45cf3c <ferror@plt+0x5b20c>  // b.lo, b.ul, b.last
  45cf24:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45cf28:	add	x0, x0, #0x5a4
  45cf2c:	bl	401cf0 <gettext@plt>
  45cf30:	ldur	w1, [x29, #-212]
  45cf34:	bl	4712bc <warn@@Base>
  45cf38:	b	45cf74 <ferror@plt+0x5b244>
  45cf3c:	ldur	w8, [x29, #-208]
  45cf40:	mov	w9, w8
  45cf44:	ldr	x10, [sp, #272]
  45cf48:	ldr	w8, [sp, #268]
  45cf4c:	subs	w8, w8, #0x1
  45cf50:	mov	w11, w8
  45cf54:	ubfx	x11, x11, #0, #32
  45cf58:	mov	x12, #0x88                  	// #136
  45cf5c:	mul	x11, x12, x11
  45cf60:	add	x10, x10, x11
  45cf64:	add	x10, x10, #0x8
  45cf68:	ldur	w8, [x29, #-212]
  45cf6c:	mov	w11, w8
  45cf70:	str	x9, [x10, x11, lsl #3]
  45cf74:	ldur	w8, [x29, #-88]
  45cf78:	add	w8, w8, #0x1
  45cf7c:	stur	w8, [x29, #-88]
  45cf80:	b	45cca4 <ferror@plt+0x5af74>
  45cf84:	ldur	w8, [x29, #-20]
  45cf88:	cbz	w8, 45cf94 <ferror@plt+0x5b264>
  45cf8c:	ldr	x0, [sp, #184]
  45cf90:	bl	401ca0 <printf@plt>
  45cf94:	ldur	x8, [x29, #-224]
  45cf98:	add	x8, x8, #0x8
  45cf9c:	stur	x8, [x29, #-224]
  45cfa0:	ldur	x8, [x29, #-232]
  45cfa4:	add	x8, x8, #0x4
  45cfa8:	stur	x8, [x29, #-232]
  45cfac:	ldur	w8, [x29, #-84]
  45cfb0:	add	w8, w8, #0x1
  45cfb4:	stur	w8, [x29, #-84]
  45cfb8:	b	45ca30 <ferror@plt+0x5ad00>
  45cfbc:	ldur	x8, [x29, #-48]
  45cfc0:	stur	x8, [x29, #-224]
  45cfc4:	ldur	x8, [x29, #-56]
  45cfc8:	stur	x8, [x29, #-232]
  45cfcc:	ldur	w9, [x29, #-20]
  45cfd0:	cbz	w9, 45d030 <ferror@plt+0x5b300>
  45cfd4:	ldr	x0, [sp, #184]
  45cfd8:	bl	401ca0 <printf@plt>
  45cfdc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45cfe0:	add	x8, x8, #0x5d0
  45cfe4:	mov	x0, x8
  45cfe8:	bl	401cf0 <gettext@plt>
  45cfec:	bl	401ca0 <printf@plt>
  45cff0:	ldr	w9, [sp, #284]
  45cff4:	cbz	w9, 45d00c <ferror@plt+0x5b2dc>
  45cff8:	adrp	x0, 4a8000 <warn@@Base+0x36d44>
  45cffc:	add	x0, x0, #0x57c
  45d000:	bl	401cf0 <gettext@plt>
  45d004:	str	x0, [sp, #56]
  45d008:	b	45d01c <ferror@plt+0x5b2ec>
  45d00c:	adrp	x0, 4a8000 <warn@@Base+0x36d44>
  45d010:	add	x0, x0, #0xd75
  45d014:	bl	401cf0 <gettext@plt>
  45d018:	str	x0, [sp, #56]
  45d01c:	ldr	x8, [sp, #56]
  45d020:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d024:	add	x0, x0, #0x4cb
  45d028:	mov	x1, x8
  45d02c:	bl	401ca0 <printf@plt>
  45d030:	stur	wzr, [x29, #-88]
  45d034:	ldur	w8, [x29, #-88]
  45d038:	ldur	w9, [x29, #-72]
  45d03c:	cmp	w8, w9
  45d040:	b.cs	45d1a0 <ferror@plt+0x5b470>  // b.hs, b.nlast
  45d044:	mov	w8, #0x4                   	// #4
  45d048:	str	w8, [sp, #228]
  45d04c:	ldr	w8, [sp, #228]
  45d050:	mov	w9, w8
  45d054:	mov	x10, #0x4                   	// #4
  45d058:	cmp	x10, x9
  45d05c:	b.cs	45d090 <ferror@plt+0x5b360>  // b.hs, b.nlast
  45d060:	ldr	w8, [sp, #228]
  45d064:	mov	w2, w8
  45d068:	ldr	x0, [sp, #208]
  45d06c:	ldr	x1, [sp, #200]
  45d070:	bl	4018e0 <ngettext@plt>
  45d074:	ldr	w1, [sp, #228]
  45d078:	mov	w8, #0x4                   	// #4
  45d07c:	mov	w2, w8
  45d080:	str	w8, [sp, #52]
  45d084:	bl	4711a8 <error@@Base>
  45d088:	ldr	w8, [sp, #52]
  45d08c:	str	w8, [sp, #228]
  45d090:	ldur	x8, [x29, #-64]
  45d094:	ldur	w9, [x29, #-88]
  45d098:	mov	w10, #0x4                   	// #4
  45d09c:	mul	w9, w9, w10
  45d0a0:	mov	w11, w9
  45d0a4:	ubfx	x11, x11, #0, #32
  45d0a8:	add	x8, x8, x11
  45d0ac:	ldr	w9, [sp, #228]
  45d0b0:	mov	w11, w9
  45d0b4:	add	x8, x8, x11
  45d0b8:	ldur	x11, [x29, #-40]
  45d0bc:	cmp	x8, x11
  45d0c0:	b.cc	45d11c <ferror@plt+0x5b3ec>  // b.lo, b.ul, b.last
  45d0c4:	ldur	x8, [x29, #-64]
  45d0c8:	ldur	w9, [x29, #-88]
  45d0cc:	mov	w10, #0x4                   	// #4
  45d0d0:	mul	w9, w9, w10
  45d0d4:	mov	w11, w9
  45d0d8:	ubfx	x11, x11, #0, #32
  45d0dc:	add	x8, x8, x11
  45d0e0:	ldur	x11, [x29, #-40]
  45d0e4:	cmp	x8, x11
  45d0e8:	b.cs	45d118 <ferror@plt+0x5b3e8>  // b.hs, b.nlast
  45d0ec:	ldur	x8, [x29, #-40]
  45d0f0:	ldur	x9, [x29, #-64]
  45d0f4:	ldur	w10, [x29, #-88]
  45d0f8:	mov	w11, #0x4                   	// #4
  45d0fc:	mul	w10, w10, w11
  45d100:	mov	w12, w10
  45d104:	ubfx	x12, x12, #0, #32
  45d108:	add	x9, x9, x12
  45d10c:	subs	x8, x8, x9
  45d110:	str	w8, [sp, #228]
  45d114:	b	45d11c <ferror@plt+0x5b3ec>
  45d118:	str	wzr, [sp, #228]
  45d11c:	ldr	w8, [sp, #228]
  45d120:	cbz	w8, 45d130 <ferror@plt+0x5b400>
  45d124:	ldr	w8, [sp, #228]
  45d128:	cmp	w8, #0x8
  45d12c:	b.ls	45d138 <ferror@plt+0x5b408>  // b.plast
  45d130:	stur	wzr, [x29, #-208]
  45d134:	b	45d168 <ferror@plt+0x5b438>
  45d138:	ldr	x8, [sp, #192]
  45d13c:	ldr	x9, [x8]
  45d140:	ldur	x10, [x29, #-64]
  45d144:	ldur	w11, [x29, #-88]
  45d148:	mov	w12, #0x4                   	// #4
  45d14c:	mul	w11, w11, w12
  45d150:	mov	w13, w11
  45d154:	ubfx	x13, x13, #0, #32
  45d158:	add	x0, x10, x13
  45d15c:	ldr	w1, [sp, #228]
  45d160:	blr	x9
  45d164:	stur	w0, [x29, #-208]
  45d168:	ldur	w8, [x29, #-20]
  45d16c:	cbz	w8, 45d190 <ferror@plt+0x5b460>
  45d170:	ldur	w0, [x29, #-208]
  45d174:	bl	45d9d4 <ferror@plt+0x5bca4>
  45d178:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45d17c:	add	x8, x8, #0x4db
  45d180:	str	x0, [sp, #40]
  45d184:	mov	x0, x8
  45d188:	ldr	x1, [sp, #40]
  45d18c:	bl	401ca0 <printf@plt>
  45d190:	ldur	w8, [x29, #-88]
  45d194:	add	w8, w8, #0x1
  45d198:	stur	w8, [x29, #-88]
  45d19c:	b	45d034 <ferror@plt+0x5b304>
  45d1a0:	ldur	w8, [x29, #-20]
  45d1a4:	cbz	w8, 45d1b0 <ferror@plt+0x5b480>
  45d1a8:	ldr	x0, [sp, #184]
  45d1ac:	bl	401ca0 <printf@plt>
  45d1b0:	stur	wzr, [x29, #-84]
  45d1b4:	ldur	w8, [x29, #-84]
  45d1b8:	ldur	w9, [x29, #-80]
  45d1bc:	cmp	w8, w9
  45d1c0:	b.cs	45d65c <ferror@plt+0x5b92c>  // b.hs, b.nlast
  45d1c4:	ldur	x8, [x29, #-224]
  45d1c8:	add	x8, x8, #0x8
  45d1cc:	ldur	x9, [x29, #-40]
  45d1d0:	cmp	x8, x9
  45d1d4:	b.hi	45d1ec <ferror@plt+0x5b4bc>  // b.pmore
  45d1d8:	ldur	x0, [x29, #-224]
  45d1dc:	sub	x1, x29, #0x60
  45d1e0:	sub	x2, x29, #0x68
  45d1e4:	bl	471ca8 <warn@@Base+0x9ec>
  45d1e8:	b	45d1f4 <ferror@plt+0x5b4c4>
  45d1ec:	stur	xzr, [x29, #-96]
  45d1f0:	stur	xzr, [x29, #-104]
  45d1f4:	mov	w8, #0x4                   	// #4
  45d1f8:	str	w8, [sp, #224]
  45d1fc:	ldr	w8, [sp, #224]
  45d200:	mov	w9, w8
  45d204:	mov	x10, #0x4                   	// #4
  45d208:	cmp	x10, x9
  45d20c:	b.cs	45d240 <ferror@plt+0x5b510>  // b.hs, b.nlast
  45d210:	ldr	w8, [sp, #224]
  45d214:	mov	w2, w8
  45d218:	ldr	x0, [sp, #208]
  45d21c:	ldr	x1, [sp, #200]
  45d220:	bl	4018e0 <ngettext@plt>
  45d224:	ldr	w1, [sp, #224]
  45d228:	mov	w8, #0x4                   	// #4
  45d22c:	mov	w2, w8
  45d230:	str	w8, [sp, #36]
  45d234:	bl	4711a8 <error@@Base>
  45d238:	ldr	w8, [sp, #36]
  45d23c:	str	w8, [sp, #224]
  45d240:	ldur	x8, [x29, #-232]
  45d244:	ldr	w9, [sp, #224]
  45d248:	mov	w10, w9
  45d24c:	add	x8, x8, x10
  45d250:	ldur	x10, [x29, #-40]
  45d254:	cmp	x8, x10
  45d258:	b.cc	45d284 <ferror@plt+0x5b554>  // b.lo, b.ul, b.last
  45d25c:	ldur	x8, [x29, #-232]
  45d260:	ldur	x9, [x29, #-40]
  45d264:	cmp	x8, x9
  45d268:	b.cs	45d280 <ferror@plt+0x5b550>  // b.hs, b.nlast
  45d26c:	ldur	x8, [x29, #-40]
  45d270:	ldur	x9, [x29, #-232]
  45d274:	subs	x8, x8, x9
  45d278:	str	w8, [sp, #224]
  45d27c:	b	45d284 <ferror@plt+0x5b554>
  45d280:	str	wzr, [sp, #224]
  45d284:	ldr	w8, [sp, #224]
  45d288:	cbz	w8, 45d298 <ferror@plt+0x5b568>
  45d28c:	ldr	w8, [sp, #224]
  45d290:	cmp	w8, #0x8
  45d294:	b.ls	45d2a0 <ferror@plt+0x5b570>  // b.plast
  45d298:	str	wzr, [sp, #268]
  45d29c:	b	45d2b8 <ferror@plt+0x5b588>
  45d2a0:	ldr	x8, [sp, #192]
  45d2a4:	ldr	x9, [x8]
  45d2a8:	ldur	x0, [x29, #-232]
  45d2ac:	ldr	w1, [sp, #224]
  45d2b0:	blr	x9
  45d2b4:	str	w0, [sp, #268]
  45d2b8:	ldr	w8, [sp, #268]
  45d2bc:	cbz	w8, 45d634 <ferror@plt+0x5b904>
  45d2c0:	ldur	x8, [x29, #-248]
  45d2c4:	ldr	w9, [sp, #268]
  45d2c8:	subs	w9, w9, #0x1
  45d2cc:	ldur	w10, [x29, #-72]
  45d2d0:	mul	w9, w9, w10
  45d2d4:	mov	w10, #0x4                   	// #4
  45d2d8:	mul	w9, w9, w10
  45d2dc:	mov	w11, w9
  45d2e0:	ubfx	x11, x11, #0, #32
  45d2e4:	add	x8, x8, x11
  45d2e8:	str	x8, [sp, #256]
  45d2ec:	ldur	w9, [x29, #-20]
  45d2f0:	cbz	w9, 45d340 <ferror@plt+0x5b610>
  45d2f4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d2f8:	add	x0, x0, #0x592
  45d2fc:	bl	401cf0 <gettext@plt>
  45d300:	ldur	w1, [x29, #-84]
  45d304:	ldur	x8, [x29, #-96]
  45d308:	ldur	x9, [x29, #-104]
  45d30c:	str	x0, [sp, #24]
  45d310:	mov	x0, x8
  45d314:	str	w1, [sp, #20]
  45d318:	mov	x1, x9
  45d31c:	sub	x2, x29, #0xa8
  45d320:	mov	w3, #0x40                  	// #64
  45d324:	bl	45d830 <ferror@plt+0x5bb00>
  45d328:	ldr	x1, [sp, #24]
  45d32c:	str	x0, [sp, #8]
  45d330:	mov	x0, x1
  45d334:	ldr	w1, [sp, #20]
  45d338:	ldr	x2, [sp, #8]
  45d33c:	bl	401ca0 <printf@plt>
  45d340:	stur	wzr, [x29, #-88]
  45d344:	ldur	w8, [x29, #-88]
  45d348:	ldur	w9, [x29, #-72]
  45d34c:	cmp	w8, w9
  45d350:	b.cs	45d624 <ferror@plt+0x5b8f4>  // b.hs, b.nlast
  45d354:	mov	w8, #0x4                   	// #4
  45d358:	str	w8, [sp, #220]
  45d35c:	ldr	w8, [sp, #220]
  45d360:	mov	w9, w8
  45d364:	mov	x10, #0x4                   	// #4
  45d368:	cmp	x10, x9
  45d36c:	b.cs	45d3a0 <ferror@plt+0x5b670>  // b.hs, b.nlast
  45d370:	ldr	w8, [sp, #220]
  45d374:	mov	w2, w8
  45d378:	ldr	x0, [sp, #208]
  45d37c:	ldr	x1, [sp, #200]
  45d380:	bl	4018e0 <ngettext@plt>
  45d384:	ldr	w1, [sp, #220]
  45d388:	mov	w8, #0x4                   	// #4
  45d38c:	mov	w2, w8
  45d390:	str	w8, [sp, #4]
  45d394:	bl	4711a8 <error@@Base>
  45d398:	ldr	w8, [sp, #4]
  45d39c:	str	w8, [sp, #220]
  45d3a0:	ldr	x8, [sp, #256]
  45d3a4:	ldur	w9, [x29, #-88]
  45d3a8:	mov	w10, #0x4                   	// #4
  45d3ac:	mul	w9, w9, w10
  45d3b0:	mov	w11, w9
  45d3b4:	ubfx	x11, x11, #0, #32
  45d3b8:	add	x8, x8, x11
  45d3bc:	ldr	w9, [sp, #220]
  45d3c0:	mov	w11, w9
  45d3c4:	add	x8, x8, x11
  45d3c8:	ldur	x11, [x29, #-40]
  45d3cc:	cmp	x8, x11
  45d3d0:	b.cc	45d42c <ferror@plt+0x5b6fc>  // b.lo, b.ul, b.last
  45d3d4:	ldr	x8, [sp, #256]
  45d3d8:	ldur	w9, [x29, #-88]
  45d3dc:	mov	w10, #0x4                   	// #4
  45d3e0:	mul	w9, w9, w10
  45d3e4:	mov	w11, w9
  45d3e8:	ubfx	x11, x11, #0, #32
  45d3ec:	add	x8, x8, x11
  45d3f0:	ldur	x11, [x29, #-40]
  45d3f4:	cmp	x8, x11
  45d3f8:	b.cs	45d428 <ferror@plt+0x5b6f8>  // b.hs, b.nlast
  45d3fc:	ldur	x8, [x29, #-40]
  45d400:	ldr	x9, [sp, #256]
  45d404:	ldur	w10, [x29, #-88]
  45d408:	mov	w11, #0x4                   	// #4
  45d40c:	mul	w10, w10, w11
  45d410:	mov	w12, w10
  45d414:	ubfx	x12, x12, #0, #32
  45d418:	add	x9, x9, x12
  45d41c:	subs	x8, x8, x9
  45d420:	str	w8, [sp, #220]
  45d424:	b	45d42c <ferror@plt+0x5b6fc>
  45d428:	str	wzr, [sp, #220]
  45d42c:	ldr	w8, [sp, #220]
  45d430:	cbz	w8, 45d440 <ferror@plt+0x5b710>
  45d434:	ldr	w8, [sp, #220]
  45d438:	cmp	w8, #0x8
  45d43c:	b.ls	45d448 <ferror@plt+0x5b718>  // b.plast
  45d440:	stur	wzr, [x29, #-208]
  45d444:	b	45d478 <ferror@plt+0x5b748>
  45d448:	ldr	x8, [sp, #192]
  45d44c:	ldr	x9, [x8]
  45d450:	ldr	x10, [sp, #256]
  45d454:	ldur	w11, [x29, #-88]
  45d458:	mov	w12, #0x4                   	// #4
  45d45c:	mul	w11, w11, w12
  45d460:	mov	w13, w11
  45d464:	ubfx	x13, x13, #0, #32
  45d468:	add	x0, x10, x13
  45d46c:	ldr	w1, [sp, #220]
  45d470:	blr	x9
  45d474:	stur	w0, [x29, #-208]
  45d478:	ldur	w8, [x29, #-20]
  45d47c:	cbz	w8, 45d494 <ferror@plt+0x5b764>
  45d480:	ldur	w1, [x29, #-208]
  45d484:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d488:	add	x0, x0, #0x59f
  45d48c:	bl	401ca0 <printf@plt>
  45d490:	b	45d614 <ferror@plt+0x5b8e4>
  45d494:	mov	w8, #0x4                   	// #4
  45d498:	str	w8, [sp, #216]
  45d49c:	ldr	w8, [sp, #216]
  45d4a0:	mov	w9, w8
  45d4a4:	mov	x10, #0x4                   	// #4
  45d4a8:	cmp	x10, x9
  45d4ac:	b.cs	45d4e0 <ferror@plt+0x5b7b0>  // b.hs, b.nlast
  45d4b0:	ldr	w8, [sp, #216]
  45d4b4:	mov	w2, w8
  45d4b8:	ldr	x0, [sp, #208]
  45d4bc:	ldr	x1, [sp, #200]
  45d4c0:	bl	4018e0 <ngettext@plt>
  45d4c4:	ldr	w1, [sp, #216]
  45d4c8:	mov	w8, #0x4                   	// #4
  45d4cc:	mov	w2, w8
  45d4d0:	str	w8, [sp]
  45d4d4:	bl	4711a8 <error@@Base>
  45d4d8:	ldr	w8, [sp]
  45d4dc:	str	w8, [sp, #216]
  45d4e0:	ldur	x8, [x29, #-64]
  45d4e4:	ldur	w9, [x29, #-88]
  45d4e8:	mov	w10, #0x4                   	// #4
  45d4ec:	mul	w9, w9, w10
  45d4f0:	mov	w11, w9
  45d4f4:	ubfx	x11, x11, #0, #32
  45d4f8:	add	x8, x8, x11
  45d4fc:	ldr	w9, [sp, #216]
  45d500:	mov	w11, w9
  45d504:	add	x8, x8, x11
  45d508:	ldur	x11, [x29, #-40]
  45d50c:	cmp	x8, x11
  45d510:	b.cc	45d56c <ferror@plt+0x5b83c>  // b.lo, b.ul, b.last
  45d514:	ldur	x8, [x29, #-64]
  45d518:	ldur	w9, [x29, #-88]
  45d51c:	mov	w10, #0x4                   	// #4
  45d520:	mul	w9, w9, w10
  45d524:	mov	w11, w9
  45d528:	ubfx	x11, x11, #0, #32
  45d52c:	add	x8, x8, x11
  45d530:	ldur	x11, [x29, #-40]
  45d534:	cmp	x8, x11
  45d538:	b.cs	45d568 <ferror@plt+0x5b838>  // b.hs, b.nlast
  45d53c:	ldur	x8, [x29, #-40]
  45d540:	ldur	x9, [x29, #-64]
  45d544:	ldur	w10, [x29, #-88]
  45d548:	mov	w11, #0x4                   	// #4
  45d54c:	mul	w10, w10, w11
  45d550:	mov	w12, w10
  45d554:	ubfx	x12, x12, #0, #32
  45d558:	add	x9, x9, x12
  45d55c:	subs	x8, x8, x9
  45d560:	str	w8, [sp, #216]
  45d564:	b	45d56c <ferror@plt+0x5b83c>
  45d568:	str	wzr, [sp, #216]
  45d56c:	ldr	w8, [sp, #216]
  45d570:	cbz	w8, 45d580 <ferror@plt+0x5b850>
  45d574:	ldr	w8, [sp, #216]
  45d578:	cmp	w8, #0x8
  45d57c:	b.ls	45d588 <ferror@plt+0x5b858>  // b.plast
  45d580:	stur	wzr, [x29, #-212]
  45d584:	b	45d5b8 <ferror@plt+0x5b888>
  45d588:	ldr	x8, [sp, #192]
  45d58c:	ldr	x9, [x8]
  45d590:	ldur	x10, [x29, #-64]
  45d594:	ldur	w11, [x29, #-88]
  45d598:	mov	w12, #0x4                   	// #4
  45d59c:	mul	w11, w11, w12
  45d5a0:	mov	w13, w11
  45d5a4:	ubfx	x13, x13, #0, #32
  45d5a8:	add	x0, x10, x13
  45d5ac:	ldr	w1, [sp, #216]
  45d5b0:	blr	x9
  45d5b4:	stur	w0, [x29, #-212]
  45d5b8:	ldur	w8, [x29, #-212]
  45d5bc:	cmp	w8, #0x8
  45d5c0:	b.cc	45d5dc <ferror@plt+0x5b8ac>  // b.lo, b.ul, b.last
  45d5c4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d5c8:	add	x0, x0, #0x5a4
  45d5cc:	bl	401cf0 <gettext@plt>
  45d5d0:	ldur	w1, [x29, #-212]
  45d5d4:	bl	4712bc <warn@@Base>
  45d5d8:	b	45d614 <ferror@plt+0x5b8e4>
  45d5dc:	ldur	w8, [x29, #-208]
  45d5e0:	mov	w9, w8
  45d5e4:	ldr	x10, [sp, #272]
  45d5e8:	ldr	w8, [sp, #268]
  45d5ec:	subs	w8, w8, #0x1
  45d5f0:	mov	w11, w8
  45d5f4:	ubfx	x11, x11, #0, #32
  45d5f8:	mov	x12, #0x88                  	// #136
  45d5fc:	mul	x11, x12, x11
  45d600:	add	x10, x10, x11
  45d604:	add	x10, x10, #0x48
  45d608:	ldur	w8, [x29, #-212]
  45d60c:	mov	w11, w8
  45d610:	str	x9, [x10, x11, lsl #3]
  45d614:	ldur	w8, [x29, #-88]
  45d618:	add	w8, w8, #0x1
  45d61c:	stur	w8, [x29, #-88]
  45d620:	b	45d344 <ferror@plt+0x5b614>
  45d624:	ldur	w8, [x29, #-20]
  45d628:	cbz	w8, 45d634 <ferror@plt+0x5b904>
  45d62c:	ldr	x0, [sp, #184]
  45d630:	bl	401ca0 <printf@plt>
  45d634:	ldur	x8, [x29, #-224]
  45d638:	add	x8, x8, #0x8
  45d63c:	stur	x8, [x29, #-224]
  45d640:	ldur	x8, [x29, #-232]
  45d644:	add	x8, x8, #0x4
  45d648:	stur	x8, [x29, #-232]
  45d64c:	ldur	w8, [x29, #-84]
  45d650:	add	w8, w8, #0x1
  45d654:	stur	w8, [x29, #-84]
  45d658:	b	45d1b4 <ferror@plt+0x5b484>
  45d65c:	b	45d67c <ferror@plt+0x5b94c>
  45d660:	ldur	w8, [x29, #-20]
  45d664:	cbz	w8, 45d67c <ferror@plt+0x5b94c>
  45d668:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d66c:	add	x0, x0, #0x5de
  45d670:	bl	401cf0 <gettext@plt>
  45d674:	ldur	w1, [x29, #-68]
  45d678:	bl	401ca0 <printf@plt>
  45d67c:	ldur	w8, [x29, #-20]
  45d680:	cbz	w8, 45d68c <ferror@plt+0x5b95c>
  45d684:	ldr	x0, [sp, #184]
  45d688:	bl	401ca0 <printf@plt>
  45d68c:	mov	w8, #0x1                   	// #1
  45d690:	stur	w8, [x29, #-4]
  45d694:	ldur	w0, [x29, #-4]
  45d698:	add	sp, sp, #0x220
  45d69c:	ldr	x28, [sp, #16]
  45d6a0:	ldp	x29, x30, [sp], #32
  45d6a4:	ret
  45d6a8:	sub	sp, sp, #0x20
  45d6ac:	stp	x29, x30, [sp, #16]
  45d6b0:	add	x29, sp, #0x10
  45d6b4:	str	x0, [sp, #8]
  45d6b8:	str	w1, [sp, #4]
  45d6bc:	ldr	w8, [sp, #4]
  45d6c0:	cbz	w8, 45d720 <ferror@plt+0x5b9f0>
  45d6c4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45d6c8:	add	x8, x8, #0x534
  45d6cc:	ldr	w9, [x8]
  45d6d0:	cbz	w9, 45d704 <ferror@plt+0x5b9d4>
  45d6d4:	ldr	x8, [sp, #8]
  45d6d8:	ldr	x8, [x8, #24]
  45d6dc:	cbz	x8, 45d704 <ferror@plt+0x5b9d4>
  45d6e0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d6e4:	add	x0, x0, #0x5fa
  45d6e8:	bl	401cf0 <gettext@plt>
  45d6ec:	ldr	x8, [sp, #8]
  45d6f0:	ldr	x1, [x8, #16]
  45d6f4:	ldr	x8, [sp, #8]
  45d6f8:	ldr	x2, [x8, #24]
  45d6fc:	bl	401ca0 <printf@plt>
  45d700:	b	45d71c <ferror@plt+0x5b9ec>
  45d704:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d708:	add	x0, x0, #0x637
  45d70c:	bl	401cf0 <gettext@plt>
  45d710:	ldr	x8, [sp, #8]
  45d714:	ldr	x1, [x8, #16]
  45d718:	bl	401ca0 <printf@plt>
  45d71c:	b	45d778 <ferror@plt+0x5ba48>
  45d720:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45d724:	add	x8, x8, #0x534
  45d728:	ldr	w9, [x8]
  45d72c:	cbz	w9, 45d760 <ferror@plt+0x5ba30>
  45d730:	ldr	x8, [sp, #8]
  45d734:	ldr	x8, [x8, #24]
  45d738:	cbz	x8, 45d760 <ferror@plt+0x5ba30>
  45d73c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d740:	add	x0, x0, #0x663
  45d744:	bl	401cf0 <gettext@plt>
  45d748:	ldr	x8, [sp, #8]
  45d74c:	ldr	x1, [x8, #16]
  45d750:	ldr	x8, [sp, #8]
  45d754:	ldr	x2, [x8, #24]
  45d758:	bl	401ca0 <printf@plt>
  45d75c:	b	45d778 <ferror@plt+0x5ba48>
  45d760:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d764:	add	x0, x0, #0x692
  45d768:	bl	401cf0 <gettext@plt>
  45d76c:	ldr	x8, [sp, #8]
  45d770:	ldr	x1, [x8, #16]
  45d774:	bl	401ca0 <printf@plt>
  45d778:	ldp	x29, x30, [sp, #16]
  45d77c:	add	sp, sp, #0x20
  45d780:	ret
  45d784:	sub	sp, sp, #0x30
  45d788:	stp	x29, x30, [sp, #32]
  45d78c:	add	x29, sp, #0x20
  45d790:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d794:	add	x8, x8, #0x9a8
  45d798:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d79c:	add	x9, x9, #0xa00
  45d7a0:	stur	w0, [x29, #-4]
  45d7a4:	ldr	x10, [x8]
  45d7a8:	str	x8, [sp, #16]
  45d7ac:	str	x9, [sp, #8]
  45d7b0:	cbnz	x10, 45d7e8 <ferror@plt+0x5bab8>
  45d7b4:	ldur	w8, [x29, #-4]
  45d7b8:	ldr	x9, [sp, #8]
  45d7bc:	str	w8, [x9]
  45d7c0:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d7c4:	add	x10, x10, #0x9a0
  45d7c8:	str	wzr, [x10]
  45d7cc:	ldr	w8, [x9]
  45d7d0:	mov	w0, w8
  45d7d4:	mov	x1, #0x4                   	// #4
  45d7d8:	bl	44a9bc <ferror@plt+0x48c8c>
  45d7dc:	ldr	x9, [sp, #16]
  45d7e0:	str	x0, [x9]
  45d7e4:	b	45d824 <ferror@plt+0x5baf4>
  45d7e8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d7ec:	add	x8, x8, #0x9a0
  45d7f0:	ldr	w9, [x8]
  45d7f4:	ldur	w10, [x29, #-4]
  45d7f8:	add	w9, w9, w10
  45d7fc:	ldr	x8, [sp, #8]
  45d800:	str	w9, [x8]
  45d804:	ldr	x11, [sp, #16]
  45d808:	ldr	x0, [x11]
  45d80c:	ldr	w9, [x8]
  45d810:	mov	w1, w9
  45d814:	mov	x2, #0x4                   	// #4
  45d818:	bl	44aa48 <ferror@plt+0x48d18>
  45d81c:	ldr	x8, [sp, #16]
  45d820:	str	x0, [x8]
  45d824:	ldp	x29, x30, [sp, #32]
  45d828:	add	sp, sp, #0x30
  45d82c:	ret
  45d830:	sub	sp, sp, #0x30
  45d834:	stp	x29, x30, [sp, #32]
  45d838:	add	x29, sp, #0x20
  45d83c:	stur	x0, [x29, #-8]
  45d840:	str	x1, [sp, #16]
  45d844:	str	x2, [sp, #8]
  45d848:	str	w3, [sp, #4]
  45d84c:	str	wzr, [sp]
  45d850:	ldur	x8, [x29, #-8]
  45d854:	cbnz	x8, 45d878 <ferror@plt+0x5bb48>
  45d858:	ldr	x0, [sp, #8]
  45d85c:	ldr	w8, [sp, #4]
  45d860:	mov	w1, w8
  45d864:	ldr	x3, [sp, #16]
  45d868:	adrp	x2, 487000 <warn@@Base+0x15d44>
  45d86c:	add	x2, x2, #0xf74
  45d870:	bl	4019e0 <snprintf@plt>
  45d874:	b	45d8c8 <ferror@plt+0x5bb98>
  45d878:	ldr	x0, [sp, #8]
  45d87c:	ldr	w8, [sp, #4]
  45d880:	mov	w1, w8
  45d884:	ldur	x3, [x29, #-8]
  45d888:	adrp	x2, 487000 <warn@@Base+0x15d44>
  45d88c:	add	x2, x2, #0xf74
  45d890:	bl	4019e0 <snprintf@plt>
  45d894:	str	w0, [sp]
  45d898:	ldr	x9, [sp, #8]
  45d89c:	ldrsw	x10, [sp]
  45d8a0:	add	x0, x9, x10
  45d8a4:	ldr	w8, [sp, #4]
  45d8a8:	ldr	w11, [sp]
  45d8ac:	subs	w8, w8, w11
  45d8b0:	mov	w9, w8
  45d8b4:	ubfx	x1, x9, #0, #32
  45d8b8:	ldr	x3, [sp, #16]
  45d8bc:	adrp	x2, 4a1000 <warn@@Base+0x2fd44>
  45d8c0:	add	x2, x2, #0xe71
  45d8c4:	bl	4019e0 <snprintf@plt>
  45d8c8:	ldr	x0, [sp, #8]
  45d8cc:	ldp	x29, x30, [sp, #32]
  45d8d0:	add	sp, sp, #0x30
  45d8d4:	ret
  45d8d8:	sub	sp, sp, #0x20
  45d8dc:	stp	x29, x30, [sp, #16]
  45d8e0:	add	x29, sp, #0x10
  45d8e4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d8e8:	add	x8, x8, #0x9a0
  45d8ec:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d8f0:	add	x9, x9, #0xa00
  45d8f4:	stur	w0, [x29, #-4]
  45d8f8:	ldr	w10, [x8]
  45d8fc:	ldr	w11, [x9]
  45d900:	cmp	w10, w11
  45d904:	str	x8, [sp]
  45d908:	b.cc	45d920 <ferror@plt+0x5bbf0>  // b.lo, b.ul, b.last
  45d90c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d910:	add	x0, x0, #0x6b0
  45d914:	bl	401cf0 <gettext@plt>
  45d918:	bl	4711a8 <error@@Base>
  45d91c:	b	45d94c <ferror@plt+0x5bc1c>
  45d920:	ldur	w8, [x29, #-4]
  45d924:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d928:	add	x9, x9, #0x9a8
  45d92c:	ldr	x9, [x9]
  45d930:	ldr	x10, [sp]
  45d934:	ldr	w11, [x10]
  45d938:	mov	w12, w11
  45d93c:	mov	w11, w12
  45d940:	add	w11, w11, #0x1
  45d944:	str	w11, [x10]
  45d948:	str	w8, [x9, x12, lsl #2]
  45d94c:	ldp	x29, x30, [sp, #16]
  45d950:	add	sp, sp, #0x20
  45d954:	ret
  45d958:	sub	sp, sp, #0x20
  45d95c:	stp	x29, x30, [sp, #16]
  45d960:	add	x29, sp, #0x10
  45d964:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d968:	add	x8, x8, #0x9a0
  45d96c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d970:	add	x9, x9, #0xa00
  45d974:	ldr	w10, [x8]
  45d978:	ldr	w11, [x9]
  45d97c:	cmp	w10, w11
  45d980:	str	x8, [sp, #8]
  45d984:	b.cc	45d99c <ferror@plt+0x5bc6c>  // b.lo, b.ul, b.last
  45d988:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45d98c:	add	x0, x0, #0x6b0
  45d990:	bl	401cf0 <gettext@plt>
  45d994:	bl	4711a8 <error@@Base>
  45d998:	b	45d9c8 <ferror@plt+0x5bc98>
  45d99c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45d9a0:	add	x8, x8, #0x9a8
  45d9a4:	ldr	x8, [x8]
  45d9a8:	ldr	x9, [sp, #8]
  45d9ac:	ldr	w10, [x9]
  45d9b0:	mov	w11, w10
  45d9b4:	mov	w10, w11
  45d9b8:	add	w10, w10, #0x1
  45d9bc:	str	w10, [x9]
  45d9c0:	mov	w10, wzr
  45d9c4:	str	w10, [x8, x11, lsl #2]
  45d9c8:	ldp	x29, x30, [sp, #16]
  45d9cc:	add	sp, sp, #0x20
  45d9d0:	ret
  45d9d4:	sub	sp, sp, #0x30
  45d9d8:	stp	x29, x30, [sp, #32]
  45d9dc:	add	x29, sp, #0x20
  45d9e0:	stur	w0, [x29, #-12]
  45d9e4:	ldur	w8, [x29, #-12]
  45d9e8:	subs	w8, w8, #0x1
  45d9ec:	mov	w9, w8
  45d9f0:	ubfx	x9, x9, #0, #32
  45d9f4:	cmp	x9, #0x7
  45d9f8:	str	x9, [sp, #8]
  45d9fc:	b.hi	45da98 <ferror@plt+0x5bd68>  // b.pmore
  45da00:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  45da04:	add	x8, x8, #0x938
  45da08:	ldr	x11, [sp, #8]
  45da0c:	ldrsw	x10, [x8, x11, lsl #2]
  45da10:	add	x9, x8, x10
  45da14:	br	x9
  45da18:	adrp	x8, 497000 <warn@@Base+0x25d44>
  45da1c:	add	x8, x8, #0x4fe
  45da20:	stur	x8, [x29, #-8]
  45da24:	b	45dac4 <ferror@plt+0x5bd94>
  45da28:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  45da2c:	add	x8, x8, #0x1f7
  45da30:	stur	x8, [x29, #-8]
  45da34:	b	45dac4 <ferror@plt+0x5bd94>
  45da38:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45da3c:	add	x8, x8, #0x5b4
  45da40:	stur	x8, [x29, #-8]
  45da44:	b	45dac4 <ferror@plt+0x5bd94>
  45da48:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45da4c:	add	x8, x8, #0x387
  45da50:	stur	x8, [x29, #-8]
  45da54:	b	45dac4 <ferror@plt+0x5bd94>
  45da58:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  45da5c:	add	x8, x8, #0x9a4
  45da60:	stur	x8, [x29, #-8]
  45da64:	b	45dac4 <ferror@plt+0x5bd94>
  45da68:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45da6c:	add	x8, x8, #0x6e1
  45da70:	stur	x8, [x29, #-8]
  45da74:	b	45dac4 <ferror@plt+0x5bd94>
  45da78:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45da7c:	add	x8, x8, #0x3ea
  45da80:	stur	x8, [x29, #-8]
  45da84:	b	45dac4 <ferror@plt+0x5bd94>
  45da88:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  45da8c:	add	x8, x8, #0x409
  45da90:	stur	x8, [x29, #-8]
  45da94:	b	45dac4 <ferror@plt+0x5bd94>
  45da98:	ldur	w3, [x29, #-12]
  45da9c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45daa0:	add	x8, x8, #0xa04
  45daa4:	mov	x0, x8
  45daa8:	mov	x1, #0x10                  	// #16
  45daac:	adrp	x2, 4a4000 <warn@@Base+0x32d44>
  45dab0:	add	x2, x2, #0x83d
  45dab4:	str	x8, [sp]
  45dab8:	bl	4019e0 <snprintf@plt>
  45dabc:	ldr	x8, [sp]
  45dac0:	stur	x8, [x29, #-8]
  45dac4:	ldur	x0, [x29, #-8]
  45dac8:	ldp	x29, x30, [sp, #32]
  45dacc:	add	sp, sp, #0x30
  45dad0:	ret
  45dad4:	sub	sp, sp, #0x20
  45dad8:	stp	x29, x30, [sp, #16]
  45dadc:	add	x29, sp, #0x10
  45dae0:	mov	w8, wzr
  45dae4:	str	x0, [sp, #8]
  45dae8:	str	x1, [sp]
  45daec:	ldr	x0, [sp, #8]
  45daf0:	ldr	x1, [sp]
  45daf4:	mov	w2, w8
  45daf8:	bl	45e158 <ferror@plt+0x5c428>
  45dafc:	ldp	x29, x30, [sp, #16]
  45db00:	add	sp, sp, #0x20
  45db04:	ret
  45db08:	sub	sp, sp, #0x30
  45db0c:	str	x0, [sp, #32]
  45db10:	str	w1, [sp, #28]
  45db14:	ldr	w8, [sp, #28]
  45db18:	cbz	w8, 45db48 <ferror@plt+0x5be18>
  45db1c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45db20:	add	x8, x8, #0x9e8
  45db24:	ldr	x8, [x8]
  45db28:	str	x8, [sp, #16]
  45db2c:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45db30:	add	x8, x8, #0x9e0
  45db34:	ldr	w9, [x8]
  45db38:	str	w9, [sp, #12]
  45db3c:	mov	w9, #0x2                   	// #2
  45db40:	str	w9, [sp, #8]
  45db44:	b	45db70 <ferror@plt+0x5be40>
  45db48:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45db4c:	add	x8, x8, #0x9f8
  45db50:	ldr	x8, [x8]
  45db54:	str	x8, [sp, #16]
  45db58:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45db5c:	add	x8, x8, #0x9f0
  45db60:	ldr	w9, [x8]
  45db64:	str	w9, [sp, #12]
  45db68:	mov	w9, #0x1                   	// #1
  45db6c:	str	w9, [sp, #8]
  45db70:	ldr	w8, [sp, #12]
  45db74:	cmp	w8, #0x0
  45db78:	cset	w8, ls  // ls = plast
  45db7c:	tbnz	w8, #0, 45dbc8 <ferror@plt+0x5be98>
  45db80:	ldr	x8, [sp, #16]
  45db84:	add	x8, x8, #0x8
  45db88:	ldr	w9, [sp, #8]
  45db8c:	mov	w10, w9
  45db90:	ldr	x8, [x8, x10, lsl #3]
  45db94:	ldr	x10, [sp, #32]
  45db98:	cmp	x8, x10
  45db9c:	b.ne	45dbac <ferror@plt+0x5be7c>  // b.any
  45dba0:	ldr	x8, [sp, #16]
  45dba4:	str	x8, [sp, #40]
  45dba8:	b	45dbd0 <ferror@plt+0x5bea0>
  45dbac:	ldr	x8, [sp, #16]
  45dbb0:	add	x8, x8, #0x88
  45dbb4:	str	x8, [sp, #16]
  45dbb8:	ldr	w9, [sp, #12]
  45dbbc:	subs	w9, w9, #0x1
  45dbc0:	str	w9, [sp, #12]
  45dbc4:	b	45db70 <ferror@plt+0x5be40>
  45dbc8:	mov	x8, xzr
  45dbcc:	str	x8, [sp, #40]
  45dbd0:	ldr	x0, [sp, #40]
  45dbd4:	add	sp, sp, #0x30
  45dbd8:	ret
  45dbdc:	sub	sp, sp, #0xb0
  45dbe0:	stp	x29, x30, [sp, #160]
  45dbe4:	add	x29, sp, #0xa0
  45dbe8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45dbec:	add	x8, x8, #0xa18
  45dbf0:	stur	x0, [x29, #-16]
  45dbf4:	stur	x1, [x29, #-24]
  45dbf8:	ldr	x8, [x8]
  45dbfc:	cbz	x8, 45dc0c <ferror@plt+0x5bedc>
  45dc00:	mov	x8, xzr
  45dc04:	stur	x8, [x29, #-8]
  45dc08:	b	45deec <ferror@plt+0x5c1bc>
  45dc0c:	ldur	x8, [x29, #-16]
  45dc10:	ldur	x9, [x29, #-24]
  45dc14:	cmp	x8, x9
  45dc18:	b.cs	45ded4 <ferror@plt+0x5c1a4>  // b.hs, b.nlast
  45dc1c:	ldur	x0, [x29, #-16]
  45dc20:	ldur	x1, [x29, #-24]
  45dc24:	mov	w8, wzr
  45dc28:	mov	w2, w8
  45dc2c:	sub	x3, x29, #0x44
  45dc30:	sub	x4, x29, #0x48
  45dc34:	bl	44a2a0 <ferror@plt+0x48570>
  45dc38:	stur	x0, [x29, #-64]
  45dc3c:	ldur	w8, [x29, #-68]
  45dc40:	mov	w9, w8
  45dc44:	ldur	x10, [x29, #-16]
  45dc48:	add	x9, x10, x9
  45dc4c:	stur	x9, [x29, #-16]
  45dc50:	ldur	x9, [x29, #-64]
  45dc54:	stur	x9, [x29, #-32]
  45dc58:	ldur	x9, [x29, #-32]
  45dc5c:	ldur	x10, [x29, #-64]
  45dc60:	cmp	x9, x10
  45dc64:	b.eq	45dc74 <ferror@plt+0x5bf44>  // b.none
  45dc68:	ldur	w8, [x29, #-72]
  45dc6c:	orr	w8, w8, #0x2
  45dc70:	stur	w8, [x29, #-72]
  45dc74:	ldur	w0, [x29, #-72]
  45dc78:	bl	45defc <ferror@plt+0x5c1cc>
  45dc7c:	ldur	x8, [x29, #-16]
  45dc80:	ldur	x9, [x29, #-24]
  45dc84:	cmp	x8, x9
  45dc88:	b.ne	45dc98 <ferror@plt+0x5bf68>  // b.any
  45dc8c:	mov	x8, xzr
  45dc90:	stur	x8, [x29, #-8]
  45dc94:	b	45deec <ferror@plt+0x5c1bc>
  45dc98:	ldur	x8, [x29, #-32]
  45dc9c:	cbnz	x8, 45dcac <ferror@plt+0x5bf7c>
  45dca0:	ldur	x8, [x29, #-16]
  45dca4:	stur	x8, [x29, #-8]
  45dca8:	b	45deec <ferror@plt+0x5c1bc>
  45dcac:	ldur	x0, [x29, #-16]
  45dcb0:	ldur	x1, [x29, #-24]
  45dcb4:	mov	w8, wzr
  45dcb8:	mov	w2, w8
  45dcbc:	add	x3, sp, #0x4c
  45dcc0:	add	x4, sp, #0x48
  45dcc4:	bl	44a2a0 <ferror@plt+0x48570>
  45dcc8:	str	x0, [sp, #80]
  45dccc:	ldr	w8, [sp, #76]
  45dcd0:	mov	w9, w8
  45dcd4:	ldur	x10, [x29, #-16]
  45dcd8:	add	x9, x10, x9
  45dcdc:	stur	x9, [x29, #-16]
  45dce0:	ldr	x9, [sp, #80]
  45dce4:	stur	x9, [x29, #-40]
  45dce8:	ldur	x9, [x29, #-40]
  45dcec:	ldr	x10, [sp, #80]
  45dcf0:	cmp	x9, x10
  45dcf4:	b.eq	45dd04 <ferror@plt+0x5bfd4>  // b.none
  45dcf8:	ldr	w8, [sp, #72]
  45dcfc:	orr	w8, w8, #0x2
  45dd00:	str	w8, [sp, #72]
  45dd04:	ldr	w0, [sp, #72]
  45dd08:	bl	45defc <ferror@plt+0x5c1cc>
  45dd0c:	ldur	x8, [x29, #-16]
  45dd10:	ldur	x9, [x29, #-24]
  45dd14:	cmp	x8, x9
  45dd18:	b.ne	45dd28 <ferror@plt+0x5bff8>  // b.any
  45dd1c:	mov	x8, xzr
  45dd20:	stur	x8, [x29, #-8]
  45dd24:	b	45deec <ferror@plt+0x5c1bc>
  45dd28:	ldur	x8, [x29, #-16]
  45dd2c:	add	x9, x8, #0x1
  45dd30:	stur	x9, [x29, #-16]
  45dd34:	ldrb	w10, [x8]
  45dd38:	stur	w10, [x29, #-52]
  45dd3c:	ldur	x0, [x29, #-32]
  45dd40:	ldur	x1, [x29, #-40]
  45dd44:	ldur	w2, [x29, #-52]
  45dd48:	bl	45e284 <ferror@plt+0x5c554>
  45dd4c:	mov	x8, #0xffffffffffffffff    	// #-1
  45dd50:	str	x8, [sp, #56]
  45dd54:	ldur	x0, [x29, #-16]
  45dd58:	ldur	x1, [x29, #-24]
  45dd5c:	mov	w8, wzr
  45dd60:	mov	w2, w8
  45dd64:	add	x3, sp, #0x2c
  45dd68:	add	x4, sp, #0x28
  45dd6c:	bl	44a2a0 <ferror@plt+0x48570>
  45dd70:	str	x0, [sp, #48]
  45dd74:	ldr	w8, [sp, #44]
  45dd78:	mov	w9, w8
  45dd7c:	ldur	x10, [x29, #-16]
  45dd80:	add	x9, x10, x9
  45dd84:	stur	x9, [x29, #-16]
  45dd88:	ldr	x9, [sp, #48]
  45dd8c:	stur	x9, [x29, #-48]
  45dd90:	ldur	x9, [x29, #-48]
  45dd94:	ldr	x10, [sp, #48]
  45dd98:	cmp	x9, x10
  45dd9c:	b.eq	45ddac <ferror@plt+0x5c07c>  // b.none
  45dda0:	ldr	w8, [sp, #40]
  45dda4:	orr	w8, w8, #0x2
  45dda8:	str	w8, [sp, #40]
  45ddac:	ldr	w0, [sp, #40]
  45ddb0:	bl	45defc <ferror@plt+0x5c1cc>
  45ddb4:	ldur	x8, [x29, #-16]
  45ddb8:	ldur	x9, [x29, #-24]
  45ddbc:	cmp	x8, x9
  45ddc0:	b.ne	45ddc8 <ferror@plt+0x5c098>  // b.any
  45ddc4:	b	45ded0 <ferror@plt+0x5c1a0>
  45ddc8:	ldur	x0, [x29, #-16]
  45ddcc:	ldur	x1, [x29, #-24]
  45ddd0:	mov	w8, wzr
  45ddd4:	mov	w2, w8
  45ddd8:	add	x3, sp, #0x1c
  45dddc:	add	x4, sp, #0x18
  45dde0:	bl	44a2a0 <ferror@plt+0x48570>
  45dde4:	str	x0, [sp, #32]
  45dde8:	ldr	w8, [sp, #28]
  45ddec:	mov	w9, w8
  45ddf0:	ldur	x10, [x29, #-16]
  45ddf4:	add	x9, x10, x9
  45ddf8:	stur	x9, [x29, #-16]
  45ddfc:	ldr	x9, [sp, #32]
  45de00:	str	x9, [sp, #64]
  45de04:	ldr	x9, [sp, #64]
  45de08:	ldr	x10, [sp, #32]
  45de0c:	cmp	x9, x10
  45de10:	b.eq	45de20 <ferror@plt+0x5c0f0>  // b.none
  45de14:	ldr	w8, [sp, #24]
  45de18:	orr	w8, w8, #0x2
  45de1c:	str	w8, [sp, #24]
  45de20:	ldr	w0, [sp, #24]
  45de24:	bl	45defc <ferror@plt+0x5c1cc>
  45de28:	ldur	x8, [x29, #-16]
  45de2c:	ldur	x9, [x29, #-24]
  45de30:	cmp	x8, x9
  45de34:	b.ne	45de3c <ferror@plt+0x5c10c>  // b.any
  45de38:	b	45ded0 <ferror@plt+0x5c1a0>
  45de3c:	ldr	x8, [sp, #64]
  45de40:	cmp	x8, #0x21
  45de44:	b.ne	45deb8 <ferror@plt+0x5c188>  // b.any
  45de48:	ldur	x0, [x29, #-16]
  45de4c:	ldur	x1, [x29, #-24]
  45de50:	mov	w2, #0x1                   	// #1
  45de54:	add	x3, sp, #0xc
  45de58:	add	x4, sp, #0x8
  45de5c:	bl	44a2a0 <ferror@plt+0x48570>
  45de60:	str	x0, [sp, #16]
  45de64:	ldr	w8, [sp, #12]
  45de68:	mov	w9, w8
  45de6c:	ldur	x10, [x29, #-16]
  45de70:	add	x9, x10, x9
  45de74:	stur	x9, [x29, #-16]
  45de78:	ldr	x9, [sp, #16]
  45de7c:	str	x9, [sp, #56]
  45de80:	ldr	x9, [sp, #56]
  45de84:	ldr	x10, [sp, #16]
  45de88:	cmp	x9, x10
  45de8c:	b.eq	45de9c <ferror@plt+0x5c16c>  // b.none
  45de90:	ldr	w8, [sp, #8]
  45de94:	orr	w8, w8, #0x2
  45de98:	str	w8, [sp, #8]
  45de9c:	ldr	w0, [sp, #8]
  45dea0:	bl	45defc <ferror@plt+0x5c1cc>
  45dea4:	ldur	x8, [x29, #-16]
  45dea8:	ldur	x9, [x29, #-24]
  45deac:	cmp	x8, x9
  45deb0:	b.ne	45deb8 <ferror@plt+0x5c188>  // b.any
  45deb4:	b	45ded0 <ferror@plt+0x5c1a0>
  45deb8:	ldur	x0, [x29, #-48]
  45debc:	ldr	x1, [sp, #64]
  45dec0:	ldr	x2, [sp, #56]
  45dec4:	bl	45e34c <ferror@plt+0x5c61c>
  45dec8:	ldur	x8, [x29, #-48]
  45decc:	cbnz	x8, 45dd4c <ferror@plt+0x5c01c>
  45ded0:	b	45dc0c <ferror@plt+0x5bedc>
  45ded4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45ded8:	add	x0, x0, #0xd4a
  45dedc:	bl	401cf0 <gettext@plt>
  45dee0:	bl	4711a8 <error@@Base>
  45dee4:	mov	x8, xzr
  45dee8:	stur	x8, [x29, #-8]
  45deec:	ldur	x0, [x29, #-8]
  45def0:	ldp	x29, x30, [sp, #160]
  45def4:	add	sp, sp, #0xb0
  45def8:	ret
  45defc:	sub	sp, sp, #0x20
  45df00:	stp	x29, x30, [sp, #16]
  45df04:	add	x29, sp, #0x10
  45df08:	stur	w0, [x29, #-4]
  45df0c:	ldur	w8, [x29, #-4]
  45df10:	and	w8, w8, #0x1
  45df14:	cbz	w8, 45df2c <ferror@plt+0x5c1fc>
  45df18:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  45df1c:	add	x0, x0, #0x9b0
  45df20:	bl	401cf0 <gettext@plt>
  45df24:	bl	4711a8 <error@@Base>
  45df28:	b	45df48 <ferror@plt+0x5c218>
  45df2c:	ldur	w8, [x29, #-4]
  45df30:	and	w8, w8, #0x2
  45df34:	cbz	w8, 45df48 <ferror@plt+0x5c218>
  45df38:	adrp	x0, 49a000 <warn@@Base+0x28d44>
  45df3c:	add	x0, x0, #0x9c1
  45df40:	bl	401cf0 <gettext@plt>
  45df44:	bl	4711a8 <error@@Base>
  45df48:	ldp	x29, x30, [sp, #16]
  45df4c:	add	sp, sp, #0x20
  45df50:	ret
  45df54:	sub	sp, sp, #0x40
  45df58:	stp	x29, x30, [sp, #48]
  45df5c:	add	x29, sp, #0x30
  45df60:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45df64:	add	x8, x8, #0xe38
  45df68:	stur	x0, [x29, #-16]
  45df6c:	ldur	x9, [x29, #-16]
  45df70:	mov	w0, w9
  45df74:	str	x8, [sp, #16]
  45df78:	bl	474014 <warn@@Base+0x2d58>
  45df7c:	str	x0, [sp, #24]
  45df80:	ldr	x8, [sp, #24]
  45df84:	cbnz	x8, 45e008 <ferror@plt+0x5c2d8>
  45df88:	ldur	x8, [x29, #-16]
  45df8c:	mov	x9, #0x4080                	// #16512
  45df90:	cmp	x8, x9
  45df94:	b.cc	45dfd4 <ferror@plt+0x5c2a4>  // b.lo, b.ul, b.last
  45df98:	ldur	x8, [x29, #-16]
  45df9c:	mov	x9, #0xffff                	// #65535
  45dfa0:	cmp	x8, x9
  45dfa4:	b.hi	45dfd4 <ferror@plt+0x5c2a4>  // b.pmore
  45dfa8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45dfac:	add	x0, x0, #0xd75
  45dfb0:	bl	401cf0 <gettext@plt>
  45dfb4:	ldur	x3, [x29, #-16]
  45dfb8:	ldr	x8, [sp, #16]
  45dfbc:	str	x0, [sp, #8]
  45dfc0:	mov	x0, x8
  45dfc4:	mov	x1, #0x64                  	// #100
  45dfc8:	ldr	x2, [sp, #8]
  45dfcc:	bl	4019e0 <snprintf@plt>
  45dfd0:	b	45dffc <ferror@plt+0x5c2cc>
  45dfd4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45dfd8:	add	x0, x0, #0xd8a
  45dfdc:	bl	401cf0 <gettext@plt>
  45dfe0:	ldur	x3, [x29, #-16]
  45dfe4:	ldr	x8, [sp, #16]
  45dfe8:	str	x0, [sp]
  45dfec:	mov	x0, x8
  45dff0:	mov	x1, #0x64                  	// #100
  45dff4:	ldr	x2, [sp]
  45dff8:	bl	4019e0 <snprintf@plt>
  45dffc:	ldr	x8, [sp, #16]
  45e000:	stur	x8, [x29, #-8]
  45e004:	b	45e010 <ferror@plt+0x5c2e0>
  45e008:	ldr	x8, [sp, #24]
  45e00c:	stur	x8, [x29, #-8]
  45e010:	ldur	x0, [x29, #-8]
  45e014:	ldp	x29, x30, [sp, #48]
  45e018:	add	sp, sp, #0x40
  45e01c:	ret
  45e020:	sub	sp, sp, #0xd0
  45e024:	stp	x29, x30, [sp, #192]
  45e028:	add	x29, sp, #0xc0
  45e02c:	ldr	x8, [x29, #16]
  45e030:	ldr	w9, [x29, #24]
  45e034:	ldr	x10, [x29, #32]
  45e038:	ldr	w11, [x29, #40]
  45e03c:	ldr	x12, [x29, #48]
  45e040:	ldr	x13, [x29, #56]
  45e044:	ldr	w14, [x29, #64]
  45e048:	stur	x0, [x29, #-8]
  45e04c:	stur	x1, [x29, #-16]
  45e050:	stur	x2, [x29, #-24]
  45e054:	stur	x3, [x29, #-32]
  45e058:	stur	x4, [x29, #-40]
  45e05c:	stur	x5, [x29, #-48]
  45e060:	stur	x6, [x29, #-56]
  45e064:	stur	x7, [x29, #-64]
  45e068:	stur	x8, [x29, #-72]
  45e06c:	stur	w9, [x29, #-76]
  45e070:	stur	x10, [x29, #-88]
  45e074:	stur	w11, [x29, #-92]
  45e078:	str	x12, [sp, #88]
  45e07c:	str	x13, [sp, #80]
  45e080:	str	w14, [sp, #76]
  45e084:	ldur	w9, [x29, #-92]
  45e088:	cbnz	w9, 45e0ac <ferror@plt+0x5c37c>
  45e08c:	ldur	x0, [x29, #-8]
  45e090:	bl	45e410 <ferror@plt+0x5c6e0>
  45e094:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45e098:	add	x8, x8, #0xda2
  45e09c:	str	x0, [sp, #64]
  45e0a0:	mov	x0, x8
  45e0a4:	ldr	x1, [sp, #64]
  45e0a8:	bl	401ca0 <printf@plt>
  45e0ac:	ldur	x0, [x29, #-8]
  45e0b0:	ldur	x1, [x29, #-16]
  45e0b4:	ldur	x2, [x29, #-24]
  45e0b8:	ldur	x3, [x29, #-32]
  45e0bc:	ldur	x4, [x29, #-40]
  45e0c0:	ldur	x5, [x29, #-48]
  45e0c4:	ldur	x6, [x29, #-56]
  45e0c8:	ldur	x7, [x29, #-64]
  45e0cc:	ldur	x8, [x29, #-72]
  45e0d0:	ldur	w9, [x29, #-76]
  45e0d4:	ldur	x10, [x29, #-88]
  45e0d8:	ldur	w11, [x29, #-92]
  45e0dc:	ldr	x12, [sp, #88]
  45e0e0:	ldr	x13, [sp, #80]
  45e0e4:	ldr	w14, [sp, #76]
  45e0e8:	mov	x15, sp
  45e0ec:	str	x8, [x15]
  45e0f0:	mov	x8, sp
  45e0f4:	str	w9, [x8, #8]
  45e0f8:	mov	x8, sp
  45e0fc:	str	x10, [x8, #16]
  45e100:	mov	x8, sp
  45e104:	str	w11, [x8, #24]
  45e108:	mov	x8, sp
  45e10c:	str	x12, [x8, #32]
  45e110:	mov	x8, sp
  45e114:	str	x13, [x8, #40]
  45e118:	mov	x8, sp
  45e11c:	mov	w9, #0x20                  	// #32
  45e120:	str	w9, [x8, #48]
  45e124:	mov	x8, sp
  45e128:	str	w14, [x8, #56]
  45e12c:	bl	45e4c4 <ferror@plt+0x5c794>
  45e130:	stur	x0, [x29, #-40]
  45e134:	ldur	w9, [x29, #-92]
  45e138:	cbnz	w9, 45e148 <ferror@plt+0x5c418>
  45e13c:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  45e140:	add	x0, x0, #0xd8f
  45e144:	bl	401ca0 <printf@plt>
  45e148:	ldur	x0, [x29, #-40]
  45e14c:	ldp	x29, x30, [sp, #192]
  45e150:	add	sp, sp, #0xd0
  45e154:	ret
  45e158:	sub	sp, sp, #0x60
  45e15c:	stp	x29, x30, [sp, #80]
  45e160:	add	x29, sp, #0x50
  45e164:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e168:	add	x8, x8, #0xa2c
  45e16c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e170:	add	x9, x9, #0xa30
  45e174:	mov	x10, #0x10                  	// #16
  45e178:	stur	x0, [x29, #-16]
  45e17c:	stur	x1, [x29, #-24]
  45e180:	stur	w2, [x29, #-28]
  45e184:	ldrsw	x11, [x8]
  45e188:	mov	w12, w11
  45e18c:	add	w12, w12, #0x1
  45e190:	str	w12, [x8]
  45e194:	mov	x13, #0x40                  	// #64
  45e198:	mul	x11, x13, x11
  45e19c:	add	x9, x9, x11
  45e1a0:	str	x9, [sp, #40]
  45e1a4:	ldrsw	x9, [x8]
  45e1a8:	udiv	x11, x9, x10
  45e1ac:	mul	x10, x11, x10
  45e1b0:	subs	x9, x9, x10
  45e1b4:	str	w9, [x8]
  45e1b8:	ldur	w9, [x29, #-28]
  45e1bc:	cbz	w9, 45e218 <ferror@plt+0x5c4e8>
  45e1c0:	ldr	x0, [sp, #40]
  45e1c4:	ldur	x3, [x29, #-24]
  45e1c8:	mov	x1, #0x40                  	// #64
  45e1cc:	adrp	x2, 485000 <warn@@Base+0x13d44>
  45e1d0:	add	x2, x2, #0x384
  45e1d4:	bl	4019e0 <snprintf@plt>
  45e1d8:	ldur	w8, [x29, #-28]
  45e1dc:	cmp	w8, #0x8
  45e1e0:	b.ls	45e1ec <ferror@plt+0x5c4bc>  // b.plast
  45e1e4:	mov	w8, #0x8                   	// #8
  45e1e8:	stur	w8, [x29, #-28]
  45e1ec:	ldr	x8, [sp, #40]
  45e1f0:	ldur	w9, [x29, #-28]
  45e1f4:	mov	w10, #0x2                   	// #2
  45e1f8:	mul	w9, w10, w9
  45e1fc:	mov	w10, #0x10                  	// #16
  45e200:	subs	w9, w10, w9
  45e204:	mov	w11, w9
  45e208:	ubfx	x11, x11, #0, #32
  45e20c:	add	x8, x8, x11
  45e210:	stur	x8, [x29, #-8]
  45e214:	b	45e274 <ferror@plt+0x5c544>
  45e218:	ldur	x8, [x29, #-16]
  45e21c:	cbz	x8, 45e240 <ferror@plt+0x5c510>
  45e220:	ldur	x3, [x29, #-16]
  45e224:	add	x0, sp, #0x8
  45e228:	adrp	x1, 480000 <warn@@Base+0xed44>
  45e22c:	add	x1, x1, #0xa91
  45e230:	adrp	x2, 499000 <warn@@Base+0x27d44>
  45e234:	add	x2, x2, #0xd90
  45e238:	bl	401980 <sprintf@plt>
  45e23c:	b	45e258 <ferror@plt+0x5c528>
  45e240:	add	x0, sp, #0x8
  45e244:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  45e248:	add	x1, x1, #0xd45
  45e24c:	adrp	x2, 499000 <warn@@Base+0x27d44>
  45e250:	add	x2, x2, #0xd90
  45e254:	bl	401980 <sprintf@plt>
  45e258:	ldr	x0, [sp, #40]
  45e25c:	ldur	x3, [x29, #-24]
  45e260:	mov	x1, #0x40                  	// #64
  45e264:	add	x2, sp, #0x8
  45e268:	bl	4019e0 <snprintf@plt>
  45e26c:	ldr	x8, [sp, #40]
  45e270:	stur	x8, [x29, #-8]
  45e274:	ldur	x0, [x29, #-8]
  45e278:	ldp	x29, x30, [sp, #80]
  45e27c:	add	sp, sp, #0x60
  45e280:	ret
  45e284:	sub	sp, sp, #0x30
  45e288:	stp	x29, x30, [sp, #32]
  45e28c:	add	x29, sp, #0x20
  45e290:	mov	x8, #0x30                  	// #48
  45e294:	stur	x0, [x29, #-8]
  45e298:	str	x1, [sp, #16]
  45e29c:	str	w2, [sp, #12]
  45e2a0:	mov	x0, x8
  45e2a4:	bl	401a30 <malloc@plt>
  45e2a8:	str	x0, [sp]
  45e2ac:	ldr	x8, [sp]
  45e2b0:	cbnz	x8, 45e2b8 <ferror@plt+0x5c588>
  45e2b4:	b	45e340 <ferror@plt+0x5c610>
  45e2b8:	ldur	x8, [x29, #-8]
  45e2bc:	ldr	x9, [sp]
  45e2c0:	str	x8, [x9]
  45e2c4:	ldr	x8, [sp, #16]
  45e2c8:	ldr	x9, [sp]
  45e2cc:	str	x8, [x9, #8]
  45e2d0:	ldr	w10, [sp, #12]
  45e2d4:	ldr	x8, [sp]
  45e2d8:	str	w10, [x8, #16]
  45e2dc:	ldr	x8, [sp]
  45e2e0:	mov	x9, xzr
  45e2e4:	str	x9, [x8, #24]
  45e2e8:	ldr	x8, [sp]
  45e2ec:	str	x9, [x8, #32]
  45e2f0:	ldr	x8, [sp]
  45e2f4:	str	x9, [x8, #40]
  45e2f8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e2fc:	add	x8, x8, #0xa18
  45e300:	ldr	x8, [x8]
  45e304:	cbnz	x8, 45e31c <ferror@plt+0x5c5ec>
  45e308:	ldr	x8, [sp]
  45e30c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e310:	add	x9, x9, #0xa18
  45e314:	str	x8, [x9]
  45e318:	b	45e330 <ferror@plt+0x5c600>
  45e31c:	ldr	x8, [sp]
  45e320:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e324:	add	x9, x9, #0xe30
  45e328:	ldr	x9, [x9]
  45e32c:	str	x8, [x9, #40]
  45e330:	ldr	x8, [sp]
  45e334:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e338:	add	x9, x9, #0xe30
  45e33c:	str	x8, [x9]
  45e340:	ldp	x29, x30, [sp, #32]
  45e344:	add	sp, sp, #0x30
  45e348:	ret
  45e34c:	sub	sp, sp, #0x40
  45e350:	stp	x29, x30, [sp, #48]
  45e354:	add	x29, sp, #0x30
  45e358:	mov	x8, #0x20                  	// #32
  45e35c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e360:	add	x9, x9, #0xe30
  45e364:	stur	x0, [x29, #-8]
  45e368:	stur	x1, [x29, #-16]
  45e36c:	str	x2, [sp, #24]
  45e370:	mov	x0, x8
  45e374:	str	x9, [sp, #8]
  45e378:	bl	401a30 <malloc@plt>
  45e37c:	str	x0, [sp, #16]
  45e380:	ldr	x8, [sp, #16]
  45e384:	cbnz	x8, 45e38c <ferror@plt+0x5c65c>
  45e388:	b	45e404 <ferror@plt+0x5c6d4>
  45e38c:	ldur	x8, [x29, #-8]
  45e390:	ldr	x9, [sp, #16]
  45e394:	str	x8, [x9]
  45e398:	ldur	x8, [x29, #-16]
  45e39c:	ldr	x9, [sp, #16]
  45e3a0:	str	x8, [x9, #8]
  45e3a4:	ldr	x8, [sp, #24]
  45e3a8:	ldr	x9, [sp, #16]
  45e3ac:	str	x8, [x9, #16]
  45e3b0:	ldr	x8, [sp, #16]
  45e3b4:	mov	x9, xzr
  45e3b8:	str	x9, [x8, #24]
  45e3bc:	ldr	x8, [sp, #8]
  45e3c0:	ldr	x9, [x8]
  45e3c4:	ldr	x9, [x9, #24]
  45e3c8:	cbnz	x9, 45e3e0 <ferror@plt+0x5c6b0>
  45e3cc:	ldr	x8, [sp, #16]
  45e3d0:	ldr	x9, [sp, #8]
  45e3d4:	ldr	x10, [x9]
  45e3d8:	str	x8, [x10, #24]
  45e3dc:	b	45e3f4 <ferror@plt+0x5c6c4>
  45e3e0:	ldr	x8, [sp, #16]
  45e3e4:	ldr	x9, [sp, #8]
  45e3e8:	ldr	x10, [x9]
  45e3ec:	ldr	x10, [x10, #32]
  45e3f0:	str	x8, [x10, #24]
  45e3f4:	ldr	x8, [sp, #16]
  45e3f8:	ldr	x9, [sp, #8]
  45e3fc:	ldr	x10, [x9]
  45e400:	str	x8, [x10, #32]
  45e404:	ldp	x29, x30, [sp, #48]
  45e408:	add	sp, sp, #0x40
  45e40c:	ret
  45e410:	sub	sp, sp, #0x40
  45e414:	stp	x29, x30, [sp, #48]
  45e418:	add	x29, sp, #0x30
  45e41c:	stur	x0, [x29, #-16]
  45e420:	ldur	x8, [x29, #-16]
  45e424:	cbnz	x8, 45e438 <ferror@plt+0x5c708>
  45e428:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45e42c:	add	x8, x8, #0xdac
  45e430:	stur	x8, [x29, #-8]
  45e434:	b	45e4b4 <ferror@plt+0x5c784>
  45e438:	ldur	x8, [x29, #-16]
  45e43c:	mov	x9, #0x2001                	// #8193
  45e440:	cmp	x8, x9
  45e444:	b.ne	45e458 <ferror@plt+0x5c728>  // b.any
  45e448:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45e44c:	add	x8, x8, #0xdbb
  45e450:	stur	x8, [x29, #-8]
  45e454:	b	45e4b4 <ferror@plt+0x5c784>
  45e458:	ldur	x8, [x29, #-16]
  45e45c:	mov	w0, w8
  45e460:	bl	475188 <warn@@Base+0x3ecc>
  45e464:	str	x0, [sp, #24]
  45e468:	ldr	x9, [sp, #24]
  45e46c:	cbnz	x9, 45e4ac <ferror@plt+0x5c77c>
  45e470:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45e474:	add	x0, x0, #0xde3
  45e478:	bl	401cf0 <gettext@plt>
  45e47c:	ldur	x3, [x29, #-16]
  45e480:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e484:	add	x8, x8, #0xe9c
  45e488:	str	x0, [sp, #16]
  45e48c:	mov	x0, x8
  45e490:	mov	x1, #0x64                  	// #100
  45e494:	ldr	x2, [sp, #16]
  45e498:	str	x8, [sp, #8]
  45e49c:	bl	4019e0 <snprintf@plt>
  45e4a0:	ldr	x8, [sp, #8]
  45e4a4:	stur	x8, [x29, #-8]
  45e4a8:	b	45e4b4 <ferror@plt+0x5c784>
  45e4ac:	ldr	x8, [sp, #24]
  45e4b0:	stur	x8, [x29, #-8]
  45e4b4:	ldur	x0, [x29, #-8]
  45e4b8:	ldp	x29, x30, [sp, #48]
  45e4bc:	add	sp, sp, #0x40
  45e4c0:	ret
  45e4c4:	stp	x29, x30, [sp, #-80]!
  45e4c8:	stp	x28, x25, [sp, #16]
  45e4cc:	stp	x24, x23, [sp, #32]
  45e4d0:	stp	x22, x21, [sp, #48]
  45e4d4:	stp	x20, x19, [sp, #64]
  45e4d8:	mov	x29, sp
  45e4dc:	sub	sp, sp, #0x540
  45e4e0:	ldr	x8, [x29, #80]
  45e4e4:	ldr	w9, [x29, #88]
  45e4e8:	ldr	x10, [x29, #96]
  45e4ec:	ldr	w11, [x29, #104]
  45e4f0:	ldr	x12, [x29, #112]
  45e4f4:	ldr	x13, [x29, #120]
  45e4f8:	ldrb	w14, [x29, #128]
  45e4fc:	ldr	w15, [x29, #136]
  45e500:	mov	x16, xzr
  45e504:	adrp	x17, 4a1000 <warn@@Base+0x2fd44>
  45e508:	add	x17, x17, #0xe3d
  45e50c:	adrp	x18, 4a1000 <warn@@Base+0x2fd44>
  45e510:	add	x18, x18, #0x2b3
  45e514:	adrp	x19, 4a1000 <warn@@Base+0x2fd44>
  45e518:	add	x19, x19, #0x2fb
  45e51c:	adrp	x20, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45e520:	add	x20, x20, #0x578
  45e524:	adrp	x21, 4a4000 <warn@@Base+0x32d44>
  45e528:	add	x21, x21, #0xe28
  45e52c:	adrp	x22, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e530:	add	x22, x22, #0xa24
  45e534:	adrp	x23, 4a2000 <warn@@Base+0x30d44>
  45e538:	add	x23, x23, #0x117
  45e53c:	adrp	x24, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45e540:	add	x24, x24, #0xa28
  45e544:	adrp	x25, 497000 <warn@@Base+0x25d44>
  45e548:	add	x25, x25, #0x6b7
  45e54c:	stur	x0, [x29, #-16]
  45e550:	stur	x1, [x29, #-24]
  45e554:	stur	x2, [x29, #-32]
  45e558:	stur	x3, [x29, #-40]
  45e55c:	stur	x4, [x29, #-48]
  45e560:	stur	x5, [x29, #-56]
  45e564:	stur	x6, [x29, #-64]
  45e568:	stur	x7, [x29, #-72]
  45e56c:	stur	x8, [x29, #-80]
  45e570:	stur	w9, [x29, #-84]
  45e574:	stur	x10, [x29, #-96]
  45e578:	stur	w11, [x29, #-100]
  45e57c:	stur	x12, [x29, #-112]
  45e580:	stur	x13, [x29, #-120]
  45e584:	sturb	w14, [x29, #-121]
  45e588:	stur	w15, [x29, #-128]
  45e58c:	stur	xzr, [x29, #-144]
  45e590:	stur	x16, [x29, #-152]
  45e594:	ldur	x8, [x29, #-48]
  45e598:	stur	x8, [x29, #-160]
  45e59c:	ldur	x8, [x29, #-48]
  45e5a0:	ldur	x10, [x29, #-56]
  45e5a4:	cmp	x8, x10
  45e5a8:	str	x17, [sp, #776]
  45e5ac:	str	x18, [sp, #768]
  45e5b0:	str	x19, [sp, #760]
  45e5b4:	str	x20, [sp, #752]
  45e5b8:	str	x21, [sp, #744]
  45e5bc:	str	x22, [sp, #736]
  45e5c0:	str	x23, [sp, #728]
  45e5c4:	str	x24, [sp, #720]
  45e5c8:	str	x25, [sp, #712]
  45e5cc:	b.hi	45e5ec <ferror@plt+0x5c8bc>  // b.pmore
  45e5d0:	ldur	x8, [x29, #-48]
  45e5d4:	ldur	x9, [x29, #-56]
  45e5d8:	cmp	x8, x9
  45e5dc:	b.ne	45e608 <ferror@plt+0x5c8d8>  // b.any
  45e5e0:	ldur	x8, [x29, #-24]
  45e5e4:	cmp	x8, #0x19
  45e5e8:	b.eq	45e608 <ferror@plt+0x5c8d8>  // b.none
  45e5ec:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45e5f0:	add	x0, x0, #0xdf9
  45e5f4:	bl	401cf0 <gettext@plt>
  45e5f8:	bl	4712bc <warn@@Base>
  45e5fc:	ldur	x8, [x29, #-48]
  45e600:	stur	x8, [x29, #-8]
  45e604:	b	461714 <ferror@plt+0x5f9e4>
  45e608:	ldur	x8, [x29, #-24]
  45e60c:	cmp	x8, #0x1
  45e610:	str	x8, [sp, #704]
  45e614:	b.eq	45e92c <ferror@plt+0x5cbfc>  // b.none
  45e618:	b	45e61c <ferror@plt+0x5c8ec>
  45e61c:	ldr	x8, [sp, #704]
  45e620:	cmp	x8, #0x5
  45e624:	b.eq	45ebbc <ferror@plt+0x5ce8c>  // b.none
  45e628:	b	45e62c <ferror@plt+0x5c8fc>
  45e62c:	ldr	x8, [sp, #704]
  45e630:	cmp	x8, #0x6
  45e634:	b.eq	45ec90 <ferror@plt+0x5cf60>  // b.none
  45e638:	b	45e63c <ferror@plt+0x5c90c>
  45e63c:	ldr	x8, [sp, #704]
  45e640:	subs	x9, x8, #0xb
  45e644:	cmp	x9, #0x1
  45e648:	b.ls	45eae8 <ferror@plt+0x5cdb8>  // b.plast
  45e64c:	b	45e650 <ferror@plt+0x5c920>
  45e650:	ldr	x8, [sp, #704]
  45e654:	cmp	x8, #0xd
  45e658:	b.eq	45ed64 <ferror@plt+0x5d034>  // b.none
  45e65c:	b	45e660 <ferror@plt+0x5c930>
  45e660:	ldr	x8, [sp, #704]
  45e664:	cmp	x8, #0xe
  45e668:	b.eq	45ea04 <ferror@plt+0x5ccd4>  // b.none
  45e66c:	b	45e670 <ferror@plt+0x5c940>
  45e670:	ldr	x8, [sp, #704]
  45e674:	cmp	x8, #0xf
  45e678:	b.eq	45edcc <ferror@plt+0x5d09c>  // b.none
  45e67c:	b	45e680 <ferror@plt+0x5c950>
  45e680:	ldr	x8, [sp, #704]
  45e684:	cmp	x8, #0x10
  45e688:	b.eq	45e744 <ferror@plt+0x5ca14>  // b.none
  45e68c:	b	45e690 <ferror@plt+0x5c960>
  45e690:	ldr	x8, [sp, #704]
  45e694:	cmp	x8, #0x11
  45e698:	b.eq	45eae8 <ferror@plt+0x5cdb8>  // b.none
  45e69c:	b	45e6a0 <ferror@plt+0x5c970>
  45e6a0:	ldr	x8, [sp, #704]
  45e6a4:	cmp	x8, #0x12
  45e6a8:	b.eq	45ebbc <ferror@plt+0x5ce8c>  // b.none
  45e6ac:	b	45e6b0 <ferror@plt+0x5c980>
  45e6b0:	ldr	x8, [sp, #704]
  45e6b4:	cmp	x8, #0x13
  45e6b8:	b.eq	45ec90 <ferror@plt+0x5cf60>  // b.none
  45e6bc:	b	45e6c0 <ferror@plt+0x5c990>
  45e6c0:	ldr	x8, [sp, #704]
  45e6c4:	cmp	x8, #0x15
  45e6c8:	b.eq	45edcc <ferror@plt+0x5d09c>  // b.none
  45e6cc:	b	45e6d0 <ferror@plt+0x5c9a0>
  45e6d0:	ldr	x8, [sp, #704]
  45e6d4:	cmp	x8, #0x16
  45e6d8:	b.eq	45ee30 <ferror@plt+0x5d100>  // b.none
  45e6dc:	b	45e6e0 <ferror@plt+0x5c9b0>
  45e6e0:	ldr	x8, [sp, #704]
  45e6e4:	cmp	x8, #0x17
  45e6e8:	b.eq	45ea04 <ferror@plt+0x5ccd4>  // b.none
  45e6ec:	b	45e6f0 <ferror@plt+0x5c9c0>
  45e6f0:	ldr	x8, [sp, #704]
  45e6f4:	cmp	x8, #0x19
  45e6f8:	b.eq	45eadc <ferror@plt+0x5cdac>  // b.none
  45e6fc:	b	45e700 <ferror@plt+0x5c9d0>
  45e700:	ldr	x8, [sp, #704]
  45e704:	cmp	x8, #0x1f
  45e708:	b.eq	45ea04 <ferror@plt+0x5ccd4>  // b.none
  45e70c:	b	45e710 <ferror@plt+0x5c9e0>
  45e710:	mov	x8, #0x1f01                	// #7937
  45e714:	ldr	x9, [sp, #704]
  45e718:	subs	x8, x9, x8
  45e71c:	cmp	x8, #0x1
  45e720:	b.ls	45edcc <ferror@plt+0x5d09c>  // b.plast
  45e724:	b	45e728 <ferror@plt+0x5c9f8>
  45e728:	mov	x8, #0x1f20                	// #7968
  45e72c:	ldr	x9, [sp, #704]
  45e730:	subs	x8, x9, x8
  45e734:	cmp	x8, #0x1
  45e738:	b.ls	45ea04 <ferror@plt+0x5ccd4>  // b.plast
  45e73c:	b	45e740 <ferror@plt+0x5ca10>
  45e740:	b	45efb4 <ferror@plt+0x5d284>
  45e744:	ldur	w8, [x29, #-84]
  45e748:	cmp	w8, #0x2
  45e74c:	b.ne	45e828 <ferror@plt+0x5caf8>  // b.any
  45e750:	ldur	x8, [x29, #-72]
  45e754:	stur	w8, [x29, #-164]
  45e758:	ldur	w8, [x29, #-164]
  45e75c:	mov	w9, w8
  45e760:	mov	x10, #0x8                   	// #8
  45e764:	cmp	x10, x9
  45e768:	b.cs	45e79c <ferror@plt+0x5ca6c>  // b.hs, b.nlast
  45e76c:	ldur	w8, [x29, #-164]
  45e770:	mov	w2, w8
  45e774:	ldr	x0, [sp, #768]
  45e778:	ldr	x1, [sp, #760]
  45e77c:	bl	4018e0 <ngettext@plt>
  45e780:	ldur	w1, [x29, #-164]
  45e784:	mov	w8, #0x8                   	// #8
  45e788:	mov	w2, w8
  45e78c:	str	w8, [sp, #700]
  45e790:	bl	4711a8 <error@@Base>
  45e794:	ldr	w8, [sp, #700]
  45e798:	stur	w8, [x29, #-164]
  45e79c:	ldur	x8, [x29, #-48]
  45e7a0:	ldur	w9, [x29, #-164]
  45e7a4:	mov	w10, w9
  45e7a8:	add	x8, x8, x10
  45e7ac:	ldur	x10, [x29, #-56]
  45e7b0:	cmp	x8, x10
  45e7b4:	b.cc	45e7e0 <ferror@plt+0x5cab0>  // b.lo, b.ul, b.last
  45e7b8:	ldur	x8, [x29, #-48]
  45e7bc:	ldur	x9, [x29, #-56]
  45e7c0:	cmp	x8, x9
  45e7c4:	b.cs	45e7dc <ferror@plt+0x5caac>  // b.hs, b.nlast
  45e7c8:	ldur	x8, [x29, #-56]
  45e7cc:	ldur	x9, [x29, #-48]
  45e7d0:	subs	x8, x8, x9
  45e7d4:	stur	w8, [x29, #-164]
  45e7d8:	b	45e7e0 <ferror@plt+0x5cab0>
  45e7dc:	stur	wzr, [x29, #-164]
  45e7e0:	ldur	w8, [x29, #-164]
  45e7e4:	cbz	w8, 45e7f4 <ferror@plt+0x5cac4>
  45e7e8:	ldur	w8, [x29, #-164]
  45e7ec:	cmp	w8, #0x8
  45e7f0:	b.ls	45e7fc <ferror@plt+0x5cacc>  // b.plast
  45e7f4:	stur	xzr, [x29, #-144]
  45e7f8:	b	45e814 <ferror@plt+0x5cae4>
  45e7fc:	ldr	x8, [sp, #752]
  45e800:	ldr	x9, [x8]
  45e804:	ldur	x0, [x29, #-48]
  45e808:	ldur	w1, [x29, #-164]
  45e80c:	blr	x9
  45e810:	stur	x0, [x29, #-144]
  45e814:	ldur	x8, [x29, #-72]
  45e818:	ldur	x9, [x29, #-48]
  45e81c:	add	x8, x9, x8
  45e820:	stur	x8, [x29, #-48]
  45e824:	b	45e928 <ferror@plt+0x5cbf8>
  45e828:	ldur	w8, [x29, #-84]
  45e82c:	cmp	w8, #0x3
  45e830:	b.eq	45e840 <ferror@plt+0x5cb10>  // b.none
  45e834:	ldur	w8, [x29, #-84]
  45e838:	cmp	w8, #0x4
  45e83c:	b.ne	45e918 <ferror@plt+0x5cbe8>  // b.any
  45e840:	ldur	x8, [x29, #-80]
  45e844:	stur	w8, [x29, #-168]
  45e848:	ldur	w8, [x29, #-168]
  45e84c:	mov	w9, w8
  45e850:	mov	x10, #0x8                   	// #8
  45e854:	cmp	x10, x9
  45e858:	b.cs	45e88c <ferror@plt+0x5cb5c>  // b.hs, b.nlast
  45e85c:	ldur	w8, [x29, #-168]
  45e860:	mov	w2, w8
  45e864:	ldr	x0, [sp, #768]
  45e868:	ldr	x1, [sp, #760]
  45e86c:	bl	4018e0 <ngettext@plt>
  45e870:	ldur	w1, [x29, #-168]
  45e874:	mov	w8, #0x8                   	// #8
  45e878:	mov	w2, w8
  45e87c:	str	w8, [sp, #696]
  45e880:	bl	4711a8 <error@@Base>
  45e884:	ldr	w8, [sp, #696]
  45e888:	stur	w8, [x29, #-168]
  45e88c:	ldur	x8, [x29, #-48]
  45e890:	ldur	w9, [x29, #-168]
  45e894:	mov	w10, w9
  45e898:	add	x8, x8, x10
  45e89c:	ldur	x10, [x29, #-56]
  45e8a0:	cmp	x8, x10
  45e8a4:	b.cc	45e8d0 <ferror@plt+0x5cba0>  // b.lo, b.ul, b.last
  45e8a8:	ldur	x8, [x29, #-48]
  45e8ac:	ldur	x9, [x29, #-56]
  45e8b0:	cmp	x8, x9
  45e8b4:	b.cs	45e8cc <ferror@plt+0x5cb9c>  // b.hs, b.nlast
  45e8b8:	ldur	x8, [x29, #-56]
  45e8bc:	ldur	x9, [x29, #-48]
  45e8c0:	subs	x8, x8, x9
  45e8c4:	stur	w8, [x29, #-168]
  45e8c8:	b	45e8d0 <ferror@plt+0x5cba0>
  45e8cc:	stur	wzr, [x29, #-168]
  45e8d0:	ldur	w8, [x29, #-168]
  45e8d4:	cbz	w8, 45e8e4 <ferror@plt+0x5cbb4>
  45e8d8:	ldur	w8, [x29, #-168]
  45e8dc:	cmp	w8, #0x8
  45e8e0:	b.ls	45e8ec <ferror@plt+0x5cbbc>  // b.plast
  45e8e4:	stur	xzr, [x29, #-144]
  45e8e8:	b	45e904 <ferror@plt+0x5cbd4>
  45e8ec:	ldr	x8, [sp, #752]
  45e8f0:	ldr	x9, [x8]
  45e8f4:	ldur	x0, [x29, #-48]
  45e8f8:	ldur	w1, [x29, #-168]
  45e8fc:	blr	x9
  45e900:	stur	x0, [x29, #-144]
  45e904:	ldur	x8, [x29, #-80]
  45e908:	ldur	x9, [x29, #-48]
  45e90c:	add	x8, x9, x8
  45e910:	stur	x8, [x29, #-48]
  45e914:	b	45e928 <ferror@plt+0x5cbf8>
  45e918:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45e91c:	add	x0, x0, #0xe0c
  45e920:	bl	401cf0 <gettext@plt>
  45e924:	bl	4711a8 <error@@Base>
  45e928:	b	45efb4 <ferror@plt+0x5d284>
  45e92c:	ldur	x8, [x29, #-72]
  45e930:	stur	w8, [x29, #-172]
  45e934:	ldur	w8, [x29, #-172]
  45e938:	mov	w9, w8
  45e93c:	mov	x10, #0x8                   	// #8
  45e940:	cmp	x10, x9
  45e944:	b.cs	45e978 <ferror@plt+0x5cc48>  // b.hs, b.nlast
  45e948:	ldur	w8, [x29, #-172]
  45e94c:	mov	w2, w8
  45e950:	ldr	x0, [sp, #768]
  45e954:	ldr	x1, [sp, #760]
  45e958:	bl	4018e0 <ngettext@plt>
  45e95c:	ldur	w1, [x29, #-172]
  45e960:	mov	w8, #0x8                   	// #8
  45e964:	mov	w2, w8
  45e968:	str	w8, [sp, #692]
  45e96c:	bl	4711a8 <error@@Base>
  45e970:	ldr	w8, [sp, #692]
  45e974:	stur	w8, [x29, #-172]
  45e978:	ldur	x8, [x29, #-48]
  45e97c:	ldur	w9, [x29, #-172]
  45e980:	mov	w10, w9
  45e984:	add	x8, x8, x10
  45e988:	ldur	x10, [x29, #-56]
  45e98c:	cmp	x8, x10
  45e990:	b.cc	45e9bc <ferror@plt+0x5cc8c>  // b.lo, b.ul, b.last
  45e994:	ldur	x8, [x29, #-48]
  45e998:	ldur	x9, [x29, #-56]
  45e99c:	cmp	x8, x9
  45e9a0:	b.cs	45e9b8 <ferror@plt+0x5cc88>  // b.hs, b.nlast
  45e9a4:	ldur	x8, [x29, #-56]
  45e9a8:	ldur	x9, [x29, #-48]
  45e9ac:	subs	x8, x8, x9
  45e9b0:	stur	w8, [x29, #-172]
  45e9b4:	b	45e9bc <ferror@plt+0x5cc8c>
  45e9b8:	stur	wzr, [x29, #-172]
  45e9bc:	ldur	w8, [x29, #-172]
  45e9c0:	cbz	w8, 45e9d0 <ferror@plt+0x5cca0>
  45e9c4:	ldur	w8, [x29, #-172]
  45e9c8:	cmp	w8, #0x8
  45e9cc:	b.ls	45e9d8 <ferror@plt+0x5cca8>  // b.plast
  45e9d0:	stur	xzr, [x29, #-144]
  45e9d4:	b	45e9f0 <ferror@plt+0x5ccc0>
  45e9d8:	ldr	x8, [sp, #752]
  45e9dc:	ldr	x9, [x8]
  45e9e0:	ldur	x0, [x29, #-48]
  45e9e4:	ldur	w1, [x29, #-172]
  45e9e8:	blr	x9
  45e9ec:	stur	x0, [x29, #-144]
  45e9f0:	ldur	x8, [x29, #-72]
  45e9f4:	ldur	x9, [x29, #-48]
  45e9f8:	add	x8, x9, x8
  45e9fc:	stur	x8, [x29, #-48]
  45ea00:	b	45efb4 <ferror@plt+0x5d284>
  45ea04:	ldur	x8, [x29, #-80]
  45ea08:	stur	w8, [x29, #-176]
  45ea0c:	ldur	w8, [x29, #-176]
  45ea10:	mov	w9, w8
  45ea14:	mov	x10, #0x8                   	// #8
  45ea18:	cmp	x10, x9
  45ea1c:	b.cs	45ea50 <ferror@plt+0x5cd20>  // b.hs, b.nlast
  45ea20:	ldur	w8, [x29, #-176]
  45ea24:	mov	w2, w8
  45ea28:	ldr	x0, [sp, #768]
  45ea2c:	ldr	x1, [sp, #760]
  45ea30:	bl	4018e0 <ngettext@plt>
  45ea34:	ldur	w1, [x29, #-176]
  45ea38:	mov	w8, #0x8                   	// #8
  45ea3c:	mov	w2, w8
  45ea40:	str	w8, [sp, #688]
  45ea44:	bl	4711a8 <error@@Base>
  45ea48:	ldr	w8, [sp, #688]
  45ea4c:	stur	w8, [x29, #-176]
  45ea50:	ldur	x8, [x29, #-48]
  45ea54:	ldur	w9, [x29, #-176]
  45ea58:	mov	w10, w9
  45ea5c:	add	x8, x8, x10
  45ea60:	ldur	x10, [x29, #-56]
  45ea64:	cmp	x8, x10
  45ea68:	b.cc	45ea94 <ferror@plt+0x5cd64>  // b.lo, b.ul, b.last
  45ea6c:	ldur	x8, [x29, #-48]
  45ea70:	ldur	x9, [x29, #-56]
  45ea74:	cmp	x8, x9
  45ea78:	b.cs	45ea90 <ferror@plt+0x5cd60>  // b.hs, b.nlast
  45ea7c:	ldur	x8, [x29, #-56]
  45ea80:	ldur	x9, [x29, #-48]
  45ea84:	subs	x8, x8, x9
  45ea88:	stur	w8, [x29, #-176]
  45ea8c:	b	45ea94 <ferror@plt+0x5cd64>
  45ea90:	stur	wzr, [x29, #-176]
  45ea94:	ldur	w8, [x29, #-176]
  45ea98:	cbz	w8, 45eaa8 <ferror@plt+0x5cd78>
  45ea9c:	ldur	w8, [x29, #-176]
  45eaa0:	cmp	w8, #0x8
  45eaa4:	b.ls	45eab0 <ferror@plt+0x5cd80>  // b.plast
  45eaa8:	stur	xzr, [x29, #-144]
  45eaac:	b	45eac8 <ferror@plt+0x5cd98>
  45eab0:	ldr	x8, [sp, #752]
  45eab4:	ldr	x9, [x8]
  45eab8:	ldur	x0, [x29, #-48]
  45eabc:	ldur	w1, [x29, #-176]
  45eac0:	blr	x9
  45eac4:	stur	x0, [x29, #-144]
  45eac8:	ldur	x8, [x29, #-80]
  45eacc:	ldur	x9, [x29, #-48]
  45ead0:	add	x8, x9, x8
  45ead4:	stur	x8, [x29, #-48]
  45ead8:	b	45efb4 <ferror@plt+0x5d284>
  45eadc:	mov	x8, #0x1                   	// #1
  45eae0:	stur	x8, [x29, #-144]
  45eae4:	b	45efb4 <ferror@plt+0x5d284>
  45eae8:	mov	w8, #0x1                   	// #1
  45eaec:	stur	w8, [x29, #-180]
  45eaf0:	ldur	w8, [x29, #-180]
  45eaf4:	mov	w9, w8
  45eaf8:	mov	x10, #0x8                   	// #8
  45eafc:	cmp	x10, x9
  45eb00:	b.cs	45eb34 <ferror@plt+0x5ce04>  // b.hs, b.nlast
  45eb04:	ldur	w8, [x29, #-180]
  45eb08:	mov	w2, w8
  45eb0c:	ldr	x0, [sp, #768]
  45eb10:	ldr	x1, [sp, #760]
  45eb14:	bl	4018e0 <ngettext@plt>
  45eb18:	ldur	w1, [x29, #-180]
  45eb1c:	mov	w8, #0x8                   	// #8
  45eb20:	mov	w2, w8
  45eb24:	str	w8, [sp, #684]
  45eb28:	bl	4711a8 <error@@Base>
  45eb2c:	ldr	w8, [sp, #684]
  45eb30:	stur	w8, [x29, #-180]
  45eb34:	ldur	x8, [x29, #-48]
  45eb38:	ldur	w9, [x29, #-180]
  45eb3c:	mov	w10, w9
  45eb40:	add	x8, x8, x10
  45eb44:	ldur	x10, [x29, #-56]
  45eb48:	cmp	x8, x10
  45eb4c:	b.cc	45eb78 <ferror@plt+0x5ce48>  // b.lo, b.ul, b.last
  45eb50:	ldur	x8, [x29, #-48]
  45eb54:	ldur	x9, [x29, #-56]
  45eb58:	cmp	x8, x9
  45eb5c:	b.cs	45eb74 <ferror@plt+0x5ce44>  // b.hs, b.nlast
  45eb60:	ldur	x8, [x29, #-56]
  45eb64:	ldur	x9, [x29, #-48]
  45eb68:	subs	x8, x8, x9
  45eb6c:	stur	w8, [x29, #-180]
  45eb70:	b	45eb78 <ferror@plt+0x5ce48>
  45eb74:	stur	wzr, [x29, #-180]
  45eb78:	ldur	w8, [x29, #-180]
  45eb7c:	cbz	w8, 45eb8c <ferror@plt+0x5ce5c>
  45eb80:	ldur	w8, [x29, #-180]
  45eb84:	cmp	w8, #0x8
  45eb88:	b.ls	45eb94 <ferror@plt+0x5ce64>  // b.plast
  45eb8c:	stur	xzr, [x29, #-144]
  45eb90:	b	45ebac <ferror@plt+0x5ce7c>
  45eb94:	ldr	x8, [sp, #752]
  45eb98:	ldr	x9, [x8]
  45eb9c:	ldur	x0, [x29, #-48]
  45eba0:	ldur	w1, [x29, #-180]
  45eba4:	blr	x9
  45eba8:	stur	x0, [x29, #-144]
  45ebac:	ldur	x8, [x29, #-48]
  45ebb0:	add	x8, x8, #0x1
  45ebb4:	stur	x8, [x29, #-48]
  45ebb8:	b	45efb4 <ferror@plt+0x5d284>
  45ebbc:	mov	w8, #0x2                   	// #2
  45ebc0:	stur	w8, [x29, #-184]
  45ebc4:	ldur	w8, [x29, #-184]
  45ebc8:	mov	w9, w8
  45ebcc:	mov	x10, #0x8                   	// #8
  45ebd0:	cmp	x10, x9
  45ebd4:	b.cs	45ec08 <ferror@plt+0x5ced8>  // b.hs, b.nlast
  45ebd8:	ldur	w8, [x29, #-184]
  45ebdc:	mov	w2, w8
  45ebe0:	ldr	x0, [sp, #768]
  45ebe4:	ldr	x1, [sp, #760]
  45ebe8:	bl	4018e0 <ngettext@plt>
  45ebec:	ldur	w1, [x29, #-184]
  45ebf0:	mov	w8, #0x8                   	// #8
  45ebf4:	mov	w2, w8
  45ebf8:	str	w8, [sp, #680]
  45ebfc:	bl	4711a8 <error@@Base>
  45ec00:	ldr	w8, [sp, #680]
  45ec04:	stur	w8, [x29, #-184]
  45ec08:	ldur	x8, [x29, #-48]
  45ec0c:	ldur	w9, [x29, #-184]
  45ec10:	mov	w10, w9
  45ec14:	add	x8, x8, x10
  45ec18:	ldur	x10, [x29, #-56]
  45ec1c:	cmp	x8, x10
  45ec20:	b.cc	45ec4c <ferror@plt+0x5cf1c>  // b.lo, b.ul, b.last
  45ec24:	ldur	x8, [x29, #-48]
  45ec28:	ldur	x9, [x29, #-56]
  45ec2c:	cmp	x8, x9
  45ec30:	b.cs	45ec48 <ferror@plt+0x5cf18>  // b.hs, b.nlast
  45ec34:	ldur	x8, [x29, #-56]
  45ec38:	ldur	x9, [x29, #-48]
  45ec3c:	subs	x8, x8, x9
  45ec40:	stur	w8, [x29, #-184]
  45ec44:	b	45ec4c <ferror@plt+0x5cf1c>
  45ec48:	stur	wzr, [x29, #-184]
  45ec4c:	ldur	w8, [x29, #-184]
  45ec50:	cbz	w8, 45ec60 <ferror@plt+0x5cf30>
  45ec54:	ldur	w8, [x29, #-184]
  45ec58:	cmp	w8, #0x8
  45ec5c:	b.ls	45ec68 <ferror@plt+0x5cf38>  // b.plast
  45ec60:	stur	xzr, [x29, #-144]
  45ec64:	b	45ec80 <ferror@plt+0x5cf50>
  45ec68:	ldr	x8, [sp, #752]
  45ec6c:	ldr	x9, [x8]
  45ec70:	ldur	x0, [x29, #-48]
  45ec74:	ldur	w1, [x29, #-184]
  45ec78:	blr	x9
  45ec7c:	stur	x0, [x29, #-144]
  45ec80:	ldur	x8, [x29, #-48]
  45ec84:	add	x8, x8, #0x2
  45ec88:	stur	x8, [x29, #-48]
  45ec8c:	b	45efb4 <ferror@plt+0x5d284>
  45ec90:	mov	w8, #0x4                   	// #4
  45ec94:	stur	w8, [x29, #-188]
  45ec98:	ldur	w8, [x29, #-188]
  45ec9c:	mov	w9, w8
  45eca0:	mov	x10, #0x8                   	// #8
  45eca4:	cmp	x10, x9
  45eca8:	b.cs	45ecdc <ferror@plt+0x5cfac>  // b.hs, b.nlast
  45ecac:	ldur	w8, [x29, #-188]
  45ecb0:	mov	w2, w8
  45ecb4:	ldr	x0, [sp, #768]
  45ecb8:	ldr	x1, [sp, #760]
  45ecbc:	bl	4018e0 <ngettext@plt>
  45ecc0:	ldur	w1, [x29, #-188]
  45ecc4:	mov	w8, #0x8                   	// #8
  45ecc8:	mov	w2, w8
  45eccc:	str	w8, [sp, #676]
  45ecd0:	bl	4711a8 <error@@Base>
  45ecd4:	ldr	w8, [sp, #676]
  45ecd8:	stur	w8, [x29, #-188]
  45ecdc:	ldur	x8, [x29, #-48]
  45ece0:	ldur	w9, [x29, #-188]
  45ece4:	mov	w10, w9
  45ece8:	add	x8, x8, x10
  45ecec:	ldur	x10, [x29, #-56]
  45ecf0:	cmp	x8, x10
  45ecf4:	b.cc	45ed20 <ferror@plt+0x5cff0>  // b.lo, b.ul, b.last
  45ecf8:	ldur	x8, [x29, #-48]
  45ecfc:	ldur	x9, [x29, #-56]
  45ed00:	cmp	x8, x9
  45ed04:	b.cs	45ed1c <ferror@plt+0x5cfec>  // b.hs, b.nlast
  45ed08:	ldur	x8, [x29, #-56]
  45ed0c:	ldur	x9, [x29, #-48]
  45ed10:	subs	x8, x8, x9
  45ed14:	stur	w8, [x29, #-188]
  45ed18:	b	45ed20 <ferror@plt+0x5cff0>
  45ed1c:	stur	wzr, [x29, #-188]
  45ed20:	ldur	w8, [x29, #-188]
  45ed24:	cbz	w8, 45ed34 <ferror@plt+0x5d004>
  45ed28:	ldur	w8, [x29, #-188]
  45ed2c:	cmp	w8, #0x8
  45ed30:	b.ls	45ed3c <ferror@plt+0x5d00c>  // b.plast
  45ed34:	stur	xzr, [x29, #-144]
  45ed38:	b	45ed54 <ferror@plt+0x5d024>
  45ed3c:	ldr	x8, [sp, #752]
  45ed40:	ldr	x9, [x8]
  45ed44:	ldur	x0, [x29, #-48]
  45ed48:	ldur	w1, [x29, #-188]
  45ed4c:	blr	x9
  45ed50:	stur	x0, [x29, #-144]
  45ed54:	ldur	x8, [x29, #-48]
  45ed58:	add	x8, x8, #0x4
  45ed5c:	stur	x8, [x29, #-48]
  45ed60:	b	45efb4 <ferror@plt+0x5d284>
  45ed64:	ldur	x0, [x29, #-48]
  45ed68:	ldur	x1, [x29, #-56]
  45ed6c:	mov	w2, #0x1                   	// #1
  45ed70:	sub	x3, x29, #0xcc
  45ed74:	sub	x4, x29, #0xd0
  45ed78:	bl	44a2a0 <ferror@plt+0x48570>
  45ed7c:	stur	x0, [x29, #-200]
  45ed80:	ldur	w8, [x29, #-204]
  45ed84:	mov	w9, w8
  45ed88:	ldur	x10, [x29, #-48]
  45ed8c:	add	x9, x10, x9
  45ed90:	stur	x9, [x29, #-48]
  45ed94:	ldur	x9, [x29, #-200]
  45ed98:	stur	x9, [x29, #-136]
  45ed9c:	ldur	x9, [x29, #-136]
  45eda0:	ldur	x10, [x29, #-200]
  45eda4:	cmp	x9, x10
  45eda8:	b.eq	45edb8 <ferror@plt+0x5d088>  // b.none
  45edac:	ldur	w8, [x29, #-208]
  45edb0:	orr	w8, w8, #0x2
  45edb4:	stur	w8, [x29, #-208]
  45edb8:	ldur	w0, [x29, #-208]
  45edbc:	bl	45defc <ferror@plt+0x5c1cc>
  45edc0:	ldur	x8, [x29, #-136]
  45edc4:	stur	x8, [x29, #-144]
  45edc8:	b	45efb4 <ferror@plt+0x5d284>
  45edcc:	ldur	x0, [x29, #-48]
  45edd0:	ldur	x1, [x29, #-56]
  45edd4:	mov	w8, wzr
  45edd8:	mov	w2, w8
  45eddc:	sub	x3, x29, #0xdc
  45ede0:	sub	x4, x29, #0xe0
  45ede4:	bl	44a2a0 <ferror@plt+0x48570>
  45ede8:	stur	x0, [x29, #-216]
  45edec:	ldur	w8, [x29, #-220]
  45edf0:	mov	w9, w8
  45edf4:	ldur	x10, [x29, #-48]
  45edf8:	add	x9, x10, x9
  45edfc:	stur	x9, [x29, #-48]
  45ee00:	ldur	x9, [x29, #-216]
  45ee04:	stur	x9, [x29, #-144]
  45ee08:	ldur	x9, [x29, #-144]
  45ee0c:	ldur	x10, [x29, #-216]
  45ee10:	cmp	x9, x10
  45ee14:	b.eq	45ee24 <ferror@plt+0x5d0f4>  // b.none
  45ee18:	ldur	w8, [x29, #-224]
  45ee1c:	orr	w8, w8, #0x2
  45ee20:	stur	w8, [x29, #-224]
  45ee24:	ldur	w0, [x29, #-224]
  45ee28:	bl	45defc <ferror@plt+0x5c1cc>
  45ee2c:	b	45efb4 <ferror@plt+0x5d284>
  45ee30:	ldur	x0, [x29, #-48]
  45ee34:	ldur	x1, [x29, #-56]
  45ee38:	mov	w8, wzr
  45ee3c:	mov	w2, w8
  45ee40:	sub	x3, x29, #0xec
  45ee44:	sub	x4, x29, #0xf0
  45ee48:	bl	44a2a0 <ferror@plt+0x48570>
  45ee4c:	stur	x0, [x29, #-232]
  45ee50:	ldur	w8, [x29, #-236]
  45ee54:	mov	w9, w8
  45ee58:	ldur	x10, [x29, #-48]
  45ee5c:	add	x9, x10, x9
  45ee60:	stur	x9, [x29, #-48]
  45ee64:	ldur	x9, [x29, #-232]
  45ee68:	stur	x9, [x29, #-24]
  45ee6c:	ldur	x9, [x29, #-24]
  45ee70:	ldur	x10, [x29, #-232]
  45ee74:	cmp	x9, x10
  45ee78:	b.eq	45ee88 <ferror@plt+0x5d158>  // b.none
  45ee7c:	ldur	w8, [x29, #-240]
  45ee80:	orr	w8, w8, #0x2
  45ee84:	stur	w8, [x29, #-240]
  45ee88:	ldur	w0, [x29, #-240]
  45ee8c:	bl	45defc <ferror@plt+0x5c1cc>
  45ee90:	ldur	w8, [x29, #-100]
  45ee94:	cbnz	w8, 45eec0 <ferror@plt+0x5d190>
  45ee98:	ldurb	w1, [x29, #-121]
  45ee9c:	ldur	x0, [x29, #-24]
  45eea0:	str	w1, [sp, #672]
  45eea4:	bl	461734 <ferror@plt+0x5fa04>
  45eea8:	ldr	x8, [sp, #776]
  45eeac:	str	x0, [sp, #664]
  45eeb0:	mov	x0, x8
  45eeb4:	ldr	w1, [sp, #672]
  45eeb8:	ldr	x2, [sp, #664]
  45eebc:	bl	401ca0 <printf@plt>
  45eec0:	ldur	x8, [x29, #-24]
  45eec4:	cmp	x8, #0x21
  45eec8:	b.ne	45ef28 <ferror@plt+0x5d1f8>  // b.any
  45eecc:	ldur	x0, [x29, #-48]
  45eed0:	ldur	x1, [x29, #-56]
  45eed4:	mov	w2, #0x1                   	// #1
  45eed8:	sub	x3, x29, #0xfc
  45eedc:	sub	x4, x29, #0x100
  45eee0:	bl	44a2a0 <ferror@plt+0x48570>
  45eee4:	stur	x0, [x29, #-248]
  45eee8:	ldur	w8, [x29, #-252]
  45eeec:	mov	w9, w8
  45eef0:	ldur	x10, [x29, #-48]
  45eef4:	add	x9, x10, x9
  45eef8:	stur	x9, [x29, #-48]
  45eefc:	ldur	x9, [x29, #-248]
  45ef00:	stur	x9, [x29, #-32]
  45ef04:	ldur	x9, [x29, #-32]
  45ef08:	ldur	x10, [x29, #-248]
  45ef0c:	cmp	x9, x10
  45ef10:	b.eq	45ef20 <ferror@plt+0x5d1f0>  // b.none
  45ef14:	ldur	w8, [x29, #-256]
  45ef18:	orr	w8, w8, #0x2
  45ef1c:	stur	w8, [x29, #-256]
  45ef20:	ldur	w0, [x29, #-256]
  45ef24:	bl	45defc <ferror@plt+0x5c1cc>
  45ef28:	ldur	x0, [x29, #-16]
  45ef2c:	ldur	x1, [x29, #-24]
  45ef30:	ldur	x2, [x29, #-32]
  45ef34:	ldur	x3, [x29, #-40]
  45ef38:	ldur	x4, [x29, #-48]
  45ef3c:	ldur	x5, [x29, #-56]
  45ef40:	ldur	x6, [x29, #-64]
  45ef44:	ldur	x7, [x29, #-72]
  45ef48:	ldur	x8, [x29, #-80]
  45ef4c:	ldur	w9, [x29, #-84]
  45ef50:	ldur	x10, [x29, #-96]
  45ef54:	ldur	w11, [x29, #-100]
  45ef58:	ldur	x12, [x29, #-112]
  45ef5c:	ldur	x13, [x29, #-120]
  45ef60:	ldurb	w14, [x29, #-121]
  45ef64:	ldur	w15, [x29, #-128]
  45ef68:	mov	x16, sp
  45ef6c:	str	x8, [x16]
  45ef70:	mov	x8, sp
  45ef74:	str	w9, [x8, #8]
  45ef78:	mov	x8, sp
  45ef7c:	str	x10, [x8, #16]
  45ef80:	mov	x8, sp
  45ef84:	str	w11, [x8, #24]
  45ef88:	mov	x8, sp
  45ef8c:	str	x12, [x8, #32]
  45ef90:	mov	x8, sp
  45ef94:	str	x13, [x8, #40]
  45ef98:	mov	x8, sp
  45ef9c:	str	w14, [x8, #48]
  45efa0:	mov	x8, sp
  45efa4:	str	w15, [x8, #56]
  45efa8:	bl	45e4c4 <ferror@plt+0x5c794>
  45efac:	stur	x0, [x29, #-8]
  45efb0:	b	461714 <ferror@plt+0x5f9e4>
  45efb4:	ldur	x8, [x29, #-24]
  45efb8:	cmp	x8, #0x1
  45efbc:	str	x8, [sp, #656]
  45efc0:	b.eq	45f258 <ferror@plt+0x5d528>  // b.none
  45efc4:	b	45efc8 <ferror@plt+0x5d298>
  45efc8:	ldr	x8, [sp, #656]
  45efcc:	cmp	x8, #0x3
  45efd0:	b.eq	45f7d4 <ferror@plt+0x5daa4>  // b.none
  45efd4:	b	45efd8 <ferror@plt+0x5d2a8>
  45efd8:	ldr	x8, [sp, #656]
  45efdc:	cmp	x8, #0x4
  45efe0:	b.eq	45f8a8 <ferror@plt+0x5db78>  // b.none
  45efe4:	b	45efe8 <ferror@plt+0x5d2b8>
  45efe8:	ldr	x8, [sp, #656]
  45efec:	cmp	x8, #0x5
  45eff0:	b.eq	45f298 <ferror@plt+0x5d568>  // b.none
  45eff4:	b	45eff8 <ferror@plt+0x5d2c8>
  45eff8:	ldr	x8, [sp, #656]
  45effc:	cmp	x8, #0x6
  45f000:	b.eq	45f258 <ferror@plt+0x5d528>  // b.none
  45f004:	b	45f008 <ferror@plt+0x5d2d8>
  45f008:	ldr	x8, [sp, #656]
  45f00c:	cmp	x8, #0x7
  45f010:	b.eq	45f318 <ferror@plt+0x5d5e8>  // b.none
  45f014:	b	45f018 <ferror@plt+0x5d2e8>
  45f018:	ldr	x8, [sp, #656]
  45f01c:	cmp	x8, #0x8
  45f020:	b.eq	45f5cc <ferror@plt+0x5d89c>  // b.none
  45f024:	b	45f028 <ferror@plt+0x5d2f8>
  45f028:	ldr	x8, [sp, #656]
  45f02c:	cmp	x8, #0x9
  45f030:	b.eq	45f620 <ferror@plt+0x5d8f0>  // b.none
  45f034:	b	45f038 <ferror@plt+0x5d308>
  45f038:	ldr	x8, [sp, #656]
  45f03c:	cmp	x8, #0xa
  45f040:	b.eq	45f700 <ferror@plt+0x5d9d0>  // b.none
  45f044:	b	45f048 <ferror@plt+0x5d318>
  45f048:	ldr	x8, [sp, #656]
  45f04c:	subs	x9, x8, #0xb
  45f050:	cmp	x9, #0x2
  45f054:	b.ls	45f298 <ferror@plt+0x5d568>  // b.plast
  45f058:	b	45f05c <ferror@plt+0x5d32c>
  45f05c:	ldr	x8, [sp, #656]
  45f060:	cmp	x8, #0xe
  45f064:	b.eq	45f97c <ferror@plt+0x5dc4c>  // b.none
  45f068:	b	45f06c <ferror@plt+0x5d33c>
  45f06c:	ldr	x8, [sp, #656]
  45f070:	cmp	x8, #0xf
  45f074:	b.eq	45f298 <ferror@plt+0x5d568>  // b.none
  45f078:	b	45f07c <ferror@plt+0x5d34c>
  45f07c:	ldr	x8, [sp, #656]
  45f080:	cmp	x8, #0x10
  45f084:	b.eq	45f190 <ferror@plt+0x5d460>  // b.none
  45f088:	b	45f08c <ferror@plt+0x5d35c>
  45f08c:	ldr	x8, [sp, #656]
  45f090:	subs	x9, x8, #0x11
  45f094:	cmp	x9, #0x2
  45f098:	b.ls	45f210 <ferror@plt+0x5d4e0>  // b.plast
  45f09c:	b	45f0a0 <ferror@plt+0x5d370>
  45f0a0:	ldr	x8, [sp, #656]
  45f0a4:	cmp	x8, #0x14
  45f0a8:	b.eq	45f318 <ferror@plt+0x5d5e8>  // b.none
  45f0ac:	b	45f0b0 <ferror@plt+0x5d380>
  45f0b0:	ldr	x8, [sp, #656]
  45f0b4:	cmp	x8, #0x15
  45f0b8:	b.eq	45f210 <ferror@plt+0x5d4e0>  // b.none
  45f0bc:	b	45f0c0 <ferror@plt+0x5d390>
  45f0c0:	ldr	x8, [sp, #656]
  45f0c4:	cmp	x8, #0x16
  45f0c8:	b.eq	45fb70 <ferror@plt+0x5de40>  // b.none
  45f0cc:	b	45f0d0 <ferror@plt+0x5d3a0>
  45f0d0:	ldr	x8, [sp, #656]
  45f0d4:	cmp	x8, #0x17
  45f0d8:	b.eq	45f258 <ferror@plt+0x5d528>  // b.none
  45f0dc:	b	45f0e0 <ferror@plt+0x5d3b0>
  45f0e0:	ldr	x8, [sp, #656]
  45f0e4:	cmp	x8, #0x18
  45f0e8:	b.eq	45f620 <ferror@plt+0x5d8f0>  // b.none
  45f0ec:	b	45f0f0 <ferror@plt+0x5d3c0>
  45f0f0:	ldr	x8, [sp, #656]
  45f0f4:	cmp	x8, #0x19
  45f0f8:	b.eq	45f298 <ferror@plt+0x5d568>  // b.none
  45f0fc:	b	45f100 <ferror@plt+0x5d3d0>
  45f100:	ldr	x8, [sp, #656]
  45f104:	cmp	x8, #0x1e
  45f108:	b.eq	45f4bc <ferror@plt+0x5d78c>  // b.none
  45f10c:	b	45f110 <ferror@plt+0x5d3e0>
  45f110:	ldr	x8, [sp, #656]
  45f114:	cmp	x8, #0x1f
  45f118:	b.eq	45f9e0 <ferror@plt+0x5dcb0>  // b.none
  45f11c:	b	45f120 <ferror@plt+0x5d3f0>
  45f120:	ldr	x8, [sp, #656]
  45f124:	cmp	x8, #0x20
  45f128:	b.eq	45fb74 <ferror@plt+0x5de44>  // b.none
  45f12c:	b	45f130 <ferror@plt+0x5d400>
  45f130:	ldr	x8, [sp, #656]
  45f134:	cmp	x8, #0x21
  45f138:	b.eq	45f2d8 <ferror@plt+0x5d5a8>  // b.none
  45f13c:	b	45f140 <ferror@plt+0x5d410>
  45f140:	mov	x8, #0x1f01                	// #7937
  45f144:	ldr	x9, [sp, #656]
  45f148:	cmp	x9, x8
  45f14c:	b.eq	45fbf8 <ferror@plt+0x5dec8>  // b.none
  45f150:	b	45f154 <ferror@plt+0x5d424>
  45f154:	mov	x8, #0x1f02                	// #7938
  45f158:	ldr	x9, [sp, #656]
  45f15c:	cmp	x9, x8
  45f160:	b.eq	45fa44 <ferror@plt+0x5dd14>  // b.none
  45f164:	b	45f168 <ferror@plt+0x5d438>
  45f168:	mov	x8, #0x1f20                	// #7968
  45f16c:	ldr	x9, [sp, #656]
  45f170:	cmp	x9, x8
  45f174:	b.eq	45f1d0 <ferror@plt+0x5d4a0>  // b.none
  45f178:	b	45f17c <ferror@plt+0x5d44c>
  45f17c:	mov	x8, #0x1f21                	// #7969
  45f180:	ldr	x9, [sp, #656]
  45f184:	cmp	x9, x8
  45f188:	b.eq	45fb0c <ferror@plt+0x5dddc>  // b.none
  45f18c:	b	45fc68 <ferror@plt+0x5df38>
  45f190:	ldur	w8, [x29, #-100]
  45f194:	cbnz	w8, 45f1cc <ferror@plt+0x5d49c>
  45f198:	ldurb	w1, [x29, #-121]
  45f19c:	ldur	x8, [x29, #-144]
  45f1a0:	ldr	x0, [sp, #744]
  45f1a4:	str	w1, [sp, #652]
  45f1a8:	mov	x1, x8
  45f1ac:	bl	45dad4 <ferror@plt+0x5bda4>
  45f1b0:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45f1b4:	add	x8, x8, #0xe42
  45f1b8:	str	x0, [sp, #640]
  45f1bc:	mov	x0, x8
  45f1c0:	ldr	w1, [sp, #652]
  45f1c4:	ldr	x2, [sp, #640]
  45f1c8:	bl	401ca0 <printf@plt>
  45f1cc:	b	45fc7c <ferror@plt+0x5df4c>
  45f1d0:	ldur	w8, [x29, #-100]
  45f1d4:	cbnz	w8, 45f20c <ferror@plt+0x5d4dc>
  45f1d8:	ldurb	w1, [x29, #-121]
  45f1dc:	ldur	x8, [x29, #-144]
  45f1e0:	ldr	x0, [sp, #744]
  45f1e4:	str	w1, [sp, #636]
  45f1e8:	mov	x1, x8
  45f1ec:	bl	45dad4 <ferror@plt+0x5bda4>
  45f1f0:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45f1f4:	add	x8, x8, #0xe4b
  45f1f8:	str	x0, [sp, #624]
  45f1fc:	mov	x0, x8
  45f200:	ldr	w1, [sp, #636]
  45f204:	ldr	x2, [sp, #624]
  45f208:	bl	401ca0 <printf@plt>
  45f20c:	b	45fc7c <ferror@plt+0x5df4c>
  45f210:	ldur	w8, [x29, #-100]
  45f214:	cbnz	w8, 45f254 <ferror@plt+0x5d524>
  45f218:	ldurb	w1, [x29, #-121]
  45f21c:	ldur	x8, [x29, #-144]
  45f220:	ldur	x9, [x29, #-64]
  45f224:	add	x8, x8, x9
  45f228:	ldr	x0, [sp, #744]
  45f22c:	str	w1, [sp, #620]
  45f230:	mov	x1, x8
  45f234:	bl	45dad4 <ferror@plt+0x5bda4>
  45f238:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45f23c:	add	x8, x8, #0xe42
  45f240:	str	x0, [sp, #608]
  45f244:	mov	x0, x8
  45f248:	ldr	w1, [sp, #620]
  45f24c:	ldr	x2, [sp, #608]
  45f250:	bl	401ca0 <printf@plt>
  45f254:	b	45fc7c <ferror@plt+0x5df4c>
  45f258:	ldur	w8, [x29, #-100]
  45f25c:	cbnz	w8, 45f294 <ferror@plt+0x5d564>
  45f260:	ldurb	w1, [x29, #-121]
  45f264:	ldur	x8, [x29, #-144]
  45f268:	ldr	x0, [sp, #744]
  45f26c:	str	w1, [sp, #604]
  45f270:	mov	x1, x8
  45f274:	bl	45dad4 <ferror@plt+0x5bda4>
  45f278:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45f27c:	add	x8, x8, #0xe58
  45f280:	str	x0, [sp, #592]
  45f284:	mov	x0, x8
  45f288:	ldr	w1, [sp, #604]
  45f28c:	ldr	x2, [sp, #592]
  45f290:	bl	401ca0 <printf@plt>
  45f294:	b	45fc7c <ferror@plt+0x5df4c>
  45f298:	ldur	w8, [x29, #-100]
  45f29c:	cbnz	w8, 45f2d4 <ferror@plt+0x5d5a4>
  45f2a0:	ldurb	w1, [x29, #-121]
  45f2a4:	ldur	x8, [x29, #-144]
  45f2a8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  45f2ac:	add	x0, x0, #0x83e
  45f2b0:	str	w1, [sp, #588]
  45f2b4:	mov	x1, x8
  45f2b8:	bl	45dad4 <ferror@plt+0x5bda4>
  45f2bc:	ldr	x8, [sp, #776]
  45f2c0:	str	x0, [sp, #576]
  45f2c4:	mov	x0, x8
  45f2c8:	ldr	w1, [sp, #588]
  45f2cc:	ldr	x2, [sp, #576]
  45f2d0:	bl	401ca0 <printf@plt>
  45f2d4:	b	45fc7c <ferror@plt+0x5df4c>
  45f2d8:	ldur	w8, [x29, #-100]
  45f2dc:	cbnz	w8, 45f314 <ferror@plt+0x5d5e4>
  45f2e0:	ldurb	w1, [x29, #-121]
  45f2e4:	ldur	x8, [x29, #-32]
  45f2e8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  45f2ec:	add	x0, x0, #0x83e
  45f2f0:	str	w1, [sp, #572]
  45f2f4:	mov	x1, x8
  45f2f8:	bl	45dad4 <ferror@plt+0x5bda4>
  45f2fc:	ldr	x8, [sp, #776]
  45f300:	str	x0, [sp, #560]
  45f304:	mov	x0, x8
  45f308:	ldr	w1, [sp, #572]
  45f30c:	ldr	x2, [sp, #560]
  45f310:	bl	401ca0 <printf@plt>
  45f314:	b	45fc7c <ferror@plt+0x5df4c>
  45f318:	ldur	w8, [x29, #-100]
  45f31c:	cbnz	w8, 45f3b0 <ferror@plt+0x5d680>
  45f320:	ldur	x8, [x29, #-48]
  45f324:	add	x8, x8, #0x8
  45f328:	ldur	x9, [x29, #-56]
  45f32c:	cmp	x8, x9
  45f330:	b.hi	45f348 <ferror@plt+0x5d618>  // b.pmore
  45f334:	ldur	x0, [x29, #-48]
  45f338:	add	x1, sp, #0x438
  45f33c:	sub	x2, x29, #0x90
  45f340:	bl	471ca8 <warn@@Base+0x9ec>
  45f344:	b	45f350 <ferror@plt+0x5d620>
  45f348:	str	xzr, [sp, #1080]
  45f34c:	stur	xzr, [x29, #-144]
  45f350:	ldur	x8, [x29, #-144]
  45f354:	str	x8, [sp, #1072]
  45f358:	ldur	x8, [x29, #-24]
  45f35c:	cmp	x8, #0x14
  45f360:	b.ne	45f374 <ferror@plt+0x5d644>  // b.any
  45f364:	ldur	x2, [x29, #-64]
  45f368:	add	x0, sp, #0x438
  45f36c:	add	x1, sp, #0x430
  45f370:	bl	4617c8 <ferror@plt+0x5fa98>
  45f374:	ldurb	w1, [x29, #-121]
  45f378:	ldr	x0, [sp, #1080]
  45f37c:	ldr	x8, [sp, #1072]
  45f380:	str	w1, [sp, #556]
  45f384:	mov	x1, x8
  45f388:	add	x2, sp, #0x3f0
  45f38c:	mov	w3, #0x40                  	// #64
  45f390:	bl	45d830 <ferror@plt+0x5bb00>
  45f394:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45f398:	add	x8, x8, #0xe58
  45f39c:	str	x0, [sp, #544]
  45f3a0:	mov	x0, x8
  45f3a4:	ldr	w1, [sp, #556]
  45f3a8:	ldr	x2, [sp, #544]
  45f3ac:	bl	401ca0 <printf@plt>
  45f3b0:	ldur	w8, [x29, #-100]
  45f3b4:	cbnz	w8, 45f3d8 <ferror@plt+0x5d6a8>
  45f3b8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45f3bc:	add	x8, x8, #0x52c
  45f3c0:	ldr	w9, [x8]
  45f3c4:	cbnz	w9, 45f3d8 <ferror@plt+0x5d6a8>
  45f3c8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45f3cc:	add	x8, x8, #0x550
  45f3d0:	ldr	w9, [x8]
  45f3d4:	cbz	w9, 45f4ac <ferror@plt+0x5d77c>
  45f3d8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45f3dc:	add	x8, x8, #0x9c0
  45f3e0:	ldr	w9, [x8]
  45f3e4:	cbnz	w9, 45f4ac <ferror@plt+0x5d77c>
  45f3e8:	mov	w8, #0x8                   	// #8
  45f3ec:	str	w8, [sp, #1004]
  45f3f0:	ldr	w8, [sp, #1004]
  45f3f4:	mov	w9, w8
  45f3f8:	mov	x10, #0x8                   	// #8
  45f3fc:	cmp	x10, x9
  45f400:	b.cs	45f434 <ferror@plt+0x5d704>  // b.hs, b.nlast
  45f404:	ldr	w8, [sp, #1004]
  45f408:	mov	w2, w8
  45f40c:	ldr	x0, [sp, #768]
  45f410:	ldr	x1, [sp, #760]
  45f414:	bl	4018e0 <ngettext@plt>
  45f418:	ldr	w1, [sp, #1004]
  45f41c:	mov	w8, #0x8                   	// #8
  45f420:	mov	w2, w8
  45f424:	str	w8, [sp, #540]
  45f428:	bl	4711a8 <error@@Base>
  45f42c:	ldr	w8, [sp, #540]
  45f430:	str	w8, [sp, #1004]
  45f434:	ldur	x8, [x29, #-48]
  45f438:	ldr	w9, [sp, #1004]
  45f43c:	mov	w10, w9
  45f440:	add	x8, x8, x10
  45f444:	ldur	x10, [x29, #-56]
  45f448:	cmp	x8, x10
  45f44c:	b.cc	45f478 <ferror@plt+0x5d748>  // b.lo, b.ul, b.last
  45f450:	ldur	x8, [x29, #-48]
  45f454:	ldur	x9, [x29, #-56]
  45f458:	cmp	x8, x9
  45f45c:	b.cs	45f474 <ferror@plt+0x5d744>  // b.hs, b.nlast
  45f460:	ldur	x8, [x29, #-56]
  45f464:	ldur	x9, [x29, #-48]
  45f468:	subs	x8, x8, x9
  45f46c:	str	w8, [sp, #1004]
  45f470:	b	45f478 <ferror@plt+0x5d748>
  45f474:	str	wzr, [sp, #1004]
  45f478:	ldr	w8, [sp, #1004]
  45f47c:	cbz	w8, 45f48c <ferror@plt+0x5d75c>
  45f480:	ldr	w8, [sp, #1004]
  45f484:	cmp	w8, #0x8
  45f488:	b.ls	45f494 <ferror@plt+0x5d764>  // b.plast
  45f48c:	stur	xzr, [x29, #-144]
  45f490:	b	45f4ac <ferror@plt+0x5d77c>
  45f494:	ldr	x8, [sp, #752]
  45f498:	ldr	x9, [x8]
  45f49c:	ldur	x0, [x29, #-48]
  45f4a0:	ldr	w1, [sp, #1004]
  45f4a4:	blr	x9
  45f4a8:	stur	x0, [x29, #-144]
  45f4ac:	ldur	x8, [x29, #-48]
  45f4b0:	add	x8, x8, #0x8
  45f4b4:	stur	x8, [x29, #-48]
  45f4b8:	b	45fc7c <ferror@plt+0x5df4c>
  45f4bc:	ldur	w8, [x29, #-100]
  45f4c0:	cbnz	w8, 45f5bc <ferror@plt+0x5d88c>
  45f4c4:	ldur	x8, [x29, #-48]
  45f4c8:	add	x8, x8, #0x8
  45f4cc:	ldur	x9, [x29, #-56]
  45f4d0:	cmp	x8, x9
  45f4d4:	b.hi	45f4ec <ferror@plt+0x5d7bc>  // b.pmore
  45f4d8:	ldur	x0, [x29, #-48]
  45f4dc:	add	x1, sp, #0x3e0
  45f4e0:	add	x2, sp, #0x3d8
  45f4e4:	bl	471ca8 <warn@@Base+0x9ec>
  45f4e8:	b	45f4f4 <ferror@plt+0x5d7c4>
  45f4ec:	str	xzr, [sp, #992]
  45f4f0:	str	xzr, [sp, #984]
  45f4f4:	ldur	x8, [x29, #-48]
  45f4f8:	add	x8, x8, #0x10
  45f4fc:	ldur	x9, [x29, #-56]
  45f500:	cmp	x8, x9
  45f504:	b.hi	45f520 <ferror@plt+0x5d7f0>  // b.pmore
  45f508:	ldur	x8, [x29, #-48]
  45f50c:	add	x0, x8, #0x8
  45f510:	add	x1, sp, #0x3d0
  45f514:	add	x2, sp, #0x3c8
  45f518:	bl	471ca8 <warn@@Base+0x9ec>
  45f51c:	b	45f528 <ferror@plt+0x5d7f8>
  45f520:	str	xzr, [sp, #976]
  45f524:	str	xzr, [sp, #968]
  45f528:	ldr	x8, [sp, #752]
  45f52c:	ldr	x9, [x8]
  45f530:	adrp	x10, 471000 <ferror@plt+0x6f2d0>
  45f534:	add	x10, x10, #0x630
  45f538:	cmp	x9, x10
  45f53c:	b.ne	45f5a0 <ferror@plt+0x5d870>  // b.any
  45f540:	ldr	x8, [sp, #976]
  45f544:	ldr	x9, [sp, #992]
  45f548:	eor	x8, x9, x8
  45f54c:	str	x8, [sp, #992]
  45f550:	ldr	x8, [sp, #992]
  45f554:	ldr	x9, [sp, #976]
  45f558:	eor	x8, x9, x8
  45f55c:	str	x8, [sp, #976]
  45f560:	ldr	x8, [sp, #976]
  45f564:	ldr	x9, [sp, #992]
  45f568:	eor	x8, x9, x8
  45f56c:	str	x8, [sp, #992]
  45f570:	ldr	x8, [sp, #968]
  45f574:	ldr	x9, [sp, #984]
  45f578:	eor	x8, x9, x8
  45f57c:	str	x8, [sp, #984]
  45f580:	ldr	x8, [sp, #984]
  45f584:	ldr	x9, [sp, #968]
  45f588:	eor	x8, x9, x8
  45f58c:	str	x8, [sp, #968]
  45f590:	ldr	x8, [sp, #968]
  45f594:	ldr	x9, [sp, #984]
  45f598:	eor	x8, x9, x8
  45f59c:	str	x8, [sp, #984]
  45f5a0:	ldr	x1, [sp, #992]
  45f5a4:	ldr	x2, [sp, #984]
  45f5a8:	ldr	x3, [sp, #976]
  45f5ac:	ldr	x4, [sp, #968]
  45f5b0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45f5b4:	add	x0, x0, #0xe5f
  45f5b8:	bl	401ca0 <printf@plt>
  45f5bc:	ldur	x8, [x29, #-48]
  45f5c0:	add	x8, x8, #0x10
  45f5c4:	stur	x8, [x29, #-48]
  45f5c8:	b	45fc7c <ferror@plt+0x5df4c>
  45f5cc:	ldur	w8, [x29, #-100]
  45f5d0:	cbnz	w8, 45f5f8 <ferror@plt+0x5d8c8>
  45f5d4:	ldurb	w1, [x29, #-121]
  45f5d8:	ldur	x8, [x29, #-56]
  45f5dc:	ldur	x9, [x29, #-48]
  45f5e0:	subs	x8, x8, x9
  45f5e4:	ldur	x3, [x29, #-48]
  45f5e8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45f5ec:	add	x0, x0, #0xe77
  45f5f0:	mov	w2, w8
  45f5f4:	bl	401ca0 <printf@plt>
  45f5f8:	ldur	x0, [x29, #-48]
  45f5fc:	ldur	x8, [x29, #-56]
  45f600:	ldur	x9, [x29, #-48]
  45f604:	subs	x1, x8, x9
  45f608:	bl	401940 <strnlen@plt>
  45f60c:	add	x8, x0, #0x1
  45f610:	ldur	x9, [x29, #-48]
  45f614:	add	x8, x9, x8
  45f618:	stur	x8, [x29, #-48]
  45f61c:	b	45fc7c <ferror@plt+0x5df4c>
  45f620:	ldur	x0, [x29, #-48]
  45f624:	ldur	x1, [x29, #-56]
  45f628:	mov	w8, wzr
  45f62c:	mov	w2, w8
  45f630:	add	x3, sp, #0x3bc
  45f634:	add	x4, sp, #0x3b8
  45f638:	bl	44a2a0 <ferror@plt+0x48570>
  45f63c:	str	x0, [sp, #960]
  45f640:	ldr	w8, [sp, #956]
  45f644:	mov	w9, w8
  45f648:	ldur	x10, [x29, #-48]
  45f64c:	add	x9, x10, x9
  45f650:	stur	x9, [x29, #-48]
  45f654:	ldr	x9, [sp, #960]
  45f658:	stur	x9, [x29, #-144]
  45f65c:	ldur	x9, [x29, #-144]
  45f660:	ldr	x10, [sp, #960]
  45f664:	cmp	x9, x10
  45f668:	b.eq	45f678 <ferror@plt+0x5d948>  // b.none
  45f66c:	ldr	w8, [sp, #952]
  45f670:	orr	w8, w8, #0x2
  45f674:	str	w8, [sp, #952]
  45f678:	ldr	w0, [sp, #952]
  45f67c:	bl	45defc <ferror@plt+0x5c1cc>
  45f680:	ldur	x8, [x29, #-48]
  45f684:	stur	x8, [x29, #-152]
  45f688:	ldur	x8, [x29, #-152]
  45f68c:	ldur	x9, [x29, #-56]
  45f690:	cmp	x8, x9
  45f694:	b.cc	45f6b4 <ferror@plt+0x5d984>  // b.lo, b.ul, b.last
  45f698:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45f69c:	add	x0, x0, #0xe7e
  45f6a0:	bl	401cf0 <gettext@plt>
  45f6a4:	bl	4712bc <warn@@Base>
  45f6a8:	stur	xzr, [x29, #-144]
  45f6ac:	ldur	x8, [x29, #-56]
  45f6b0:	stur	x8, [x29, #-152]
  45f6b4:	ldur	x0, [x29, #-152]
  45f6b8:	ldur	x1, [x29, #-144]
  45f6bc:	ldur	x2, [x29, #-56]
  45f6c0:	bl	461830 <ferror@plt+0x5fb00>
  45f6c4:	stur	x0, [x29, #-144]
  45f6c8:	ldur	w8, [x29, #-100]
  45f6cc:	cbz	w8, 45f6e4 <ferror@plt+0x5d9b4>
  45f6d0:	ldur	x8, [x29, #-152]
  45f6d4:	ldur	x9, [x29, #-144]
  45f6d8:	add	x8, x8, x9
  45f6dc:	stur	x8, [x29, #-48]
  45f6e0:	b	45f6fc <ferror@plt+0x5d9cc>
  45f6e4:	ldur	x0, [x29, #-152]
  45f6e8:	ldur	x1, [x29, #-144]
  45f6ec:	ldur	x2, [x29, #-56]
  45f6f0:	ldurb	w3, [x29, #-121]
  45f6f4:	bl	461894 <ferror@plt+0x5fb64>
  45f6f8:	stur	x0, [x29, #-48]
  45f6fc:	b	45fc7c <ferror@plt+0x5df4c>
  45f700:	mov	w8, #0x1                   	// #1
  45f704:	str	w8, [sp, #948]
  45f708:	ldr	w8, [sp, #948]
  45f70c:	mov	w9, w8
  45f710:	mov	x10, #0x8                   	// #8
  45f714:	cmp	x10, x9
  45f718:	b.cs	45f74c <ferror@plt+0x5da1c>  // b.hs, b.nlast
  45f71c:	ldr	w8, [sp, #948]
  45f720:	mov	w2, w8
  45f724:	ldr	x0, [sp, #768]
  45f728:	ldr	x1, [sp, #760]
  45f72c:	bl	4018e0 <ngettext@plt>
  45f730:	ldr	w1, [sp, #948]
  45f734:	mov	w8, #0x8                   	// #8
  45f738:	mov	w2, w8
  45f73c:	str	w8, [sp, #536]
  45f740:	bl	4711a8 <error@@Base>
  45f744:	ldr	w8, [sp, #536]
  45f748:	str	w8, [sp, #948]
  45f74c:	ldur	x8, [x29, #-48]
  45f750:	ldr	w9, [sp, #948]
  45f754:	mov	w10, w9
  45f758:	add	x8, x8, x10
  45f75c:	ldur	x10, [x29, #-56]
  45f760:	cmp	x8, x10
  45f764:	b.cc	45f790 <ferror@plt+0x5da60>  // b.lo, b.ul, b.last
  45f768:	ldur	x8, [x29, #-48]
  45f76c:	ldur	x9, [x29, #-56]
  45f770:	cmp	x8, x9
  45f774:	b.cs	45f78c <ferror@plt+0x5da5c>  // b.hs, b.nlast
  45f778:	ldur	x8, [x29, #-56]
  45f77c:	ldur	x9, [x29, #-48]
  45f780:	subs	x8, x8, x9
  45f784:	str	w8, [sp, #948]
  45f788:	b	45f790 <ferror@plt+0x5da60>
  45f78c:	str	wzr, [sp, #948]
  45f790:	ldr	w8, [sp, #948]
  45f794:	cbz	w8, 45f7a4 <ferror@plt+0x5da74>
  45f798:	ldr	w8, [sp, #948]
  45f79c:	cmp	w8, #0x8
  45f7a0:	b.ls	45f7ac <ferror@plt+0x5da7c>  // b.plast
  45f7a4:	stur	xzr, [x29, #-144]
  45f7a8:	b	45f7c4 <ferror@plt+0x5da94>
  45f7ac:	ldr	x8, [sp, #752]
  45f7b0:	ldr	x9, [x8]
  45f7b4:	ldur	x0, [x29, #-48]
  45f7b8:	ldr	w1, [sp, #948]
  45f7bc:	blr	x9
  45f7c0:	stur	x0, [x29, #-144]
  45f7c4:	ldur	x8, [x29, #-48]
  45f7c8:	add	x8, x8, #0x1
  45f7cc:	stur	x8, [x29, #-48]
  45f7d0:	b	45f680 <ferror@plt+0x5d950>
  45f7d4:	mov	w8, #0x2                   	// #2
  45f7d8:	str	w8, [sp, #944]
  45f7dc:	ldr	w8, [sp, #944]
  45f7e0:	mov	w9, w8
  45f7e4:	mov	x10, #0x8                   	// #8
  45f7e8:	cmp	x10, x9
  45f7ec:	b.cs	45f820 <ferror@plt+0x5daf0>  // b.hs, b.nlast
  45f7f0:	ldr	w8, [sp, #944]
  45f7f4:	mov	w2, w8
  45f7f8:	ldr	x0, [sp, #768]
  45f7fc:	ldr	x1, [sp, #760]
  45f800:	bl	4018e0 <ngettext@plt>
  45f804:	ldr	w1, [sp, #944]
  45f808:	mov	w8, #0x8                   	// #8
  45f80c:	mov	w2, w8
  45f810:	str	w8, [sp, #532]
  45f814:	bl	4711a8 <error@@Base>
  45f818:	ldr	w8, [sp, #532]
  45f81c:	str	w8, [sp, #944]
  45f820:	ldur	x8, [x29, #-48]
  45f824:	ldr	w9, [sp, #944]
  45f828:	mov	w10, w9
  45f82c:	add	x8, x8, x10
  45f830:	ldur	x10, [x29, #-56]
  45f834:	cmp	x8, x10
  45f838:	b.cc	45f864 <ferror@plt+0x5db34>  // b.lo, b.ul, b.last
  45f83c:	ldur	x8, [x29, #-48]
  45f840:	ldur	x9, [x29, #-56]
  45f844:	cmp	x8, x9
  45f848:	b.cs	45f860 <ferror@plt+0x5db30>  // b.hs, b.nlast
  45f84c:	ldur	x8, [x29, #-56]
  45f850:	ldur	x9, [x29, #-48]
  45f854:	subs	x8, x8, x9
  45f858:	str	w8, [sp, #944]
  45f85c:	b	45f864 <ferror@plt+0x5db34>
  45f860:	str	wzr, [sp, #944]
  45f864:	ldr	w8, [sp, #944]
  45f868:	cbz	w8, 45f878 <ferror@plt+0x5db48>
  45f86c:	ldr	w8, [sp, #944]
  45f870:	cmp	w8, #0x8
  45f874:	b.ls	45f880 <ferror@plt+0x5db50>  // b.plast
  45f878:	stur	xzr, [x29, #-144]
  45f87c:	b	45f898 <ferror@plt+0x5db68>
  45f880:	ldr	x8, [sp, #752]
  45f884:	ldr	x9, [x8]
  45f888:	ldur	x0, [x29, #-48]
  45f88c:	ldr	w1, [sp, #944]
  45f890:	blr	x9
  45f894:	stur	x0, [x29, #-144]
  45f898:	ldur	x8, [x29, #-48]
  45f89c:	add	x8, x8, #0x2
  45f8a0:	stur	x8, [x29, #-48]
  45f8a4:	b	45f680 <ferror@plt+0x5d950>
  45f8a8:	mov	w8, #0x4                   	// #4
  45f8ac:	str	w8, [sp, #940]
  45f8b0:	ldr	w8, [sp, #940]
  45f8b4:	mov	w9, w8
  45f8b8:	mov	x10, #0x8                   	// #8
  45f8bc:	cmp	x10, x9
  45f8c0:	b.cs	45f8f4 <ferror@plt+0x5dbc4>  // b.hs, b.nlast
  45f8c4:	ldr	w8, [sp, #940]
  45f8c8:	mov	w2, w8
  45f8cc:	ldr	x0, [sp, #768]
  45f8d0:	ldr	x1, [sp, #760]
  45f8d4:	bl	4018e0 <ngettext@plt>
  45f8d8:	ldr	w1, [sp, #940]
  45f8dc:	mov	w8, #0x8                   	// #8
  45f8e0:	mov	w2, w8
  45f8e4:	str	w8, [sp, #528]
  45f8e8:	bl	4711a8 <error@@Base>
  45f8ec:	ldr	w8, [sp, #528]
  45f8f0:	str	w8, [sp, #940]
  45f8f4:	ldur	x8, [x29, #-48]
  45f8f8:	ldr	w9, [sp, #940]
  45f8fc:	mov	w10, w9
  45f900:	add	x8, x8, x10
  45f904:	ldur	x10, [x29, #-56]
  45f908:	cmp	x8, x10
  45f90c:	b.cc	45f938 <ferror@plt+0x5dc08>  // b.lo, b.ul, b.last
  45f910:	ldur	x8, [x29, #-48]
  45f914:	ldur	x9, [x29, #-56]
  45f918:	cmp	x8, x9
  45f91c:	b.cs	45f934 <ferror@plt+0x5dc04>  // b.hs, b.nlast
  45f920:	ldur	x8, [x29, #-56]
  45f924:	ldur	x9, [x29, #-48]
  45f928:	subs	x8, x8, x9
  45f92c:	str	w8, [sp, #940]
  45f930:	b	45f938 <ferror@plt+0x5dc08>
  45f934:	str	wzr, [sp, #940]
  45f938:	ldr	w8, [sp, #940]
  45f93c:	cbz	w8, 45f94c <ferror@plt+0x5dc1c>
  45f940:	ldr	w8, [sp, #940]
  45f944:	cmp	w8, #0x8
  45f948:	b.ls	45f954 <ferror@plt+0x5dc24>  // b.plast
  45f94c:	stur	xzr, [x29, #-144]
  45f950:	b	45f96c <ferror@plt+0x5dc3c>
  45f954:	ldr	x8, [sp, #752]
  45f958:	ldr	x9, [x8]
  45f95c:	ldur	x0, [x29, #-48]
  45f960:	ldr	w1, [sp, #940]
  45f964:	blr	x9
  45f968:	stur	x0, [x29, #-144]
  45f96c:	ldur	x8, [x29, #-48]
  45f970:	add	x8, x8, #0x4
  45f974:	stur	x8, [x29, #-48]
  45f978:	b	45f680 <ferror@plt+0x5d950>
  45f97c:	ldur	w8, [x29, #-100]
  45f980:	cbnz	w8, 45f9dc <ferror@plt+0x5dcac>
  45f984:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45f988:	add	x0, x0, #0xe96
  45f98c:	bl	401cf0 <gettext@plt>
  45f990:	ldurb	w1, [x29, #-121]
  45f994:	ldur	x8, [x29, #-144]
  45f998:	ldr	x9, [sp, #744]
  45f99c:	str	x0, [sp, #520]
  45f9a0:	mov	x0, x9
  45f9a4:	str	w1, [sp, #516]
  45f9a8:	mov	x1, x8
  45f9ac:	bl	45dad4 <ferror@plt+0x5bda4>
  45f9b0:	ldur	x8, [x29, #-144]
  45f9b4:	str	x0, [sp, #504]
  45f9b8:	mov	x0, x8
  45f9bc:	bl	4619c4 <ferror@plt+0x5fc94>
  45f9c0:	ldr	x1, [sp, #520]
  45f9c4:	str	x0, [sp, #496]
  45f9c8:	mov	x0, x1
  45f9cc:	ldr	w1, [sp, #516]
  45f9d0:	ldr	x2, [sp, #504]
  45f9d4:	ldr	x3, [sp, #496]
  45f9d8:	bl	401ca0 <printf@plt>
  45f9dc:	b	45fc7c <ferror@plt+0x5df4c>
  45f9e0:	ldur	w8, [x29, #-100]
  45f9e4:	cbnz	w8, 45fa40 <ferror@plt+0x5dd10>
  45f9e8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45f9ec:	add	x0, x0, #0xebc
  45f9f0:	bl	401cf0 <gettext@plt>
  45f9f4:	ldurb	w1, [x29, #-121]
  45f9f8:	ldur	x8, [x29, #-144]
  45f9fc:	ldr	x9, [sp, #744]
  45fa00:	str	x0, [sp, #488]
  45fa04:	mov	x0, x9
  45fa08:	str	w1, [sp, #484]
  45fa0c:	mov	x1, x8
  45fa10:	bl	45dad4 <ferror@plt+0x5bda4>
  45fa14:	ldur	x8, [x29, #-144]
  45fa18:	str	x0, [sp, #472]
  45fa1c:	mov	x0, x8
  45fa20:	bl	461ad0 <ferror@plt+0x5fda0>
  45fa24:	ldr	x1, [sp, #488]
  45fa28:	str	x0, [sp, #464]
  45fa2c:	mov	x0, x1
  45fa30:	ldr	w1, [sp, #484]
  45fa34:	ldr	x2, [sp, #472]
  45fa38:	ldr	x3, [sp, #464]
  45fa3c:	bl	401ca0 <printf@plt>
  45fa40:	b	45fc7c <ferror@plt+0x5df4c>
  45fa44:	ldur	w8, [x29, #-100]
  45fa48:	cbnz	w8, 45fb08 <ferror@plt+0x5ddd8>
  45fa4c:	ldur	x8, [x29, #-112]
  45fa50:	ldr	x0, [x8, #16]
  45fa54:	mov	w1, #0x2e                  	// #46
  45fa58:	bl	401b10 <strrchr@plt>
  45fa5c:	str	x0, [sp, #928]
  45fa60:	ldr	x8, [sp, #928]
  45fa64:	mov	w9, #0x0                   	// #0
  45fa68:	str	w9, [sp, #460]
  45fa6c:	cbz	x8, 45fa8c <ferror@plt+0x5dd5c>
  45fa70:	ldr	x0, [sp, #928]
  45fa74:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  45fa78:	add	x1, x1, #0x65e
  45fa7c:	bl	401bb0 <strcmp@plt>
  45fa80:	cmp	w0, #0x0
  45fa84:	cset	w8, eq  // eq = none
  45fa88:	str	w8, [sp, #460]
  45fa8c:	ldr	w8, [sp, #460]
  45fa90:	mov	w9, #0x1                   	// #1
  45fa94:	mov	w10, wzr
  45fa98:	tst	w8, #0x1
  45fa9c:	csel	w8, w9, w10, ne  // ne = any
  45faa0:	str	w8, [sp, #924]
  45faa4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45faa8:	add	x0, x0, #0xee7
  45faac:	bl	401cf0 <gettext@plt>
  45fab0:	ldurb	w1, [x29, #-121]
  45fab4:	ldur	x11, [x29, #-144]
  45fab8:	ldr	x12, [sp, #744]
  45fabc:	str	x0, [sp, #448]
  45fac0:	mov	x0, x12
  45fac4:	str	w1, [sp, #444]
  45fac8:	mov	x1, x11
  45facc:	bl	45dad4 <ferror@plt+0x5bda4>
  45fad0:	ldur	x11, [x29, #-144]
  45fad4:	ldur	x1, [x29, #-120]
  45fad8:	ldur	x2, [x29, #-80]
  45fadc:	ldr	w3, [sp, #924]
  45fae0:	str	x0, [sp, #432]
  45fae4:	mov	x0, x11
  45fae8:	bl	461bdc <ferror@plt+0x5feac>
  45faec:	ldr	x1, [sp, #448]
  45faf0:	str	x0, [sp, #424]
  45faf4:	mov	x0, x1
  45faf8:	ldr	w1, [sp, #444]
  45fafc:	ldr	x2, [sp, #432]
  45fb00:	ldr	x3, [sp, #424]
  45fb04:	bl	401ca0 <printf@plt>
  45fb08:	b	45fc7c <ferror@plt+0x5df4c>
  45fb0c:	ldur	w8, [x29, #-100]
  45fb10:	cbnz	w8, 45fb6c <ferror@plt+0x5de3c>
  45fb14:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45fb18:	add	x0, x0, #0xf04
  45fb1c:	bl	401cf0 <gettext@plt>
  45fb20:	ldurb	w1, [x29, #-121]
  45fb24:	ldur	x8, [x29, #-144]
  45fb28:	ldr	x9, [sp, #744]
  45fb2c:	str	x0, [sp, #416]
  45fb30:	mov	x0, x9
  45fb34:	str	w1, [sp, #412]
  45fb38:	mov	x1, x8
  45fb3c:	bl	45dad4 <ferror@plt+0x5bda4>
  45fb40:	ldur	x8, [x29, #-144]
  45fb44:	str	x0, [sp, #400]
  45fb48:	mov	x0, x8
  45fb4c:	bl	461e7c <ferror@plt+0x6014c>
  45fb50:	ldr	x1, [sp, #416]
  45fb54:	str	x0, [sp, #392]
  45fb58:	mov	x0, x1
  45fb5c:	ldr	w1, [sp, #412]
  45fb60:	ldr	x2, [sp, #400]
  45fb64:	ldr	x3, [sp, #392]
  45fb68:	bl	401ca0 <printf@plt>
  45fb6c:	b	45fc7c <ferror@plt+0x5df4c>
  45fb70:	b	45fc7c <ferror@plt+0x5df4c>
  45fb74:	ldur	w8, [x29, #-100]
  45fb78:	cbnz	w8, 45fbe8 <ferror@plt+0x5deb8>
  45fb7c:	ldur	x8, [x29, #-48]
  45fb80:	add	x8, x8, #0x8
  45fb84:	ldur	x9, [x29, #-56]
  45fb88:	cmp	x8, x9
  45fb8c:	b.hi	45fba4 <ferror@plt+0x5de74>  // b.pmore
  45fb90:	ldur	x0, [x29, #-48]
  45fb94:	add	x1, sp, #0x390
  45fb98:	sub	x2, x29, #0x90
  45fb9c:	bl	471ca8 <warn@@Base+0x9ec>
  45fba0:	b	45fbac <ferror@plt+0x5de7c>
  45fba4:	str	xzr, [sp, #912]
  45fba8:	stur	xzr, [x29, #-144]
  45fbac:	ldurb	w1, [x29, #-121]
  45fbb0:	ldr	x0, [sp, #912]
  45fbb4:	ldur	x8, [x29, #-144]
  45fbb8:	str	w1, [sp, #388]
  45fbbc:	mov	x1, x8
  45fbc0:	add	x2, sp, #0x350
  45fbc4:	mov	w3, #0x40                  	// #64
  45fbc8:	bl	45d830 <ferror@plt+0x5bb00>
  45fbcc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  45fbd0:	add	x8, x8, #0xf2d
  45fbd4:	str	x0, [sp, #376]
  45fbd8:	mov	x0, x8
  45fbdc:	ldr	w1, [sp, #388]
  45fbe0:	ldr	x2, [sp, #376]
  45fbe4:	bl	401ca0 <printf@plt>
  45fbe8:	ldur	x8, [x29, #-48]
  45fbec:	add	x8, x8, #0x8
  45fbf0:	stur	x8, [x29, #-48]
  45fbf4:	b	45fc7c <ferror@plt+0x5df4c>
  45fbf8:	ldur	w8, [x29, #-100]
  45fbfc:	cbnz	w8, 45fc64 <ferror@plt+0x5df34>
  45fc00:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45fc04:	add	x0, x0, #0xf3f
  45fc08:	bl	401cf0 <gettext@plt>
  45fc0c:	ldurb	w1, [x29, #-121]
  45fc10:	ldur	x8, [x29, #-144]
  45fc14:	ldr	x9, [sp, #744]
  45fc18:	str	x0, [sp, #368]
  45fc1c:	mov	x0, x9
  45fc20:	str	w1, [sp, #364]
  45fc24:	mov	x1, x8
  45fc28:	bl	45dad4 <ferror@plt+0x5bda4>
  45fc2c:	ldur	x8, [x29, #-144]
  45fc30:	ldur	x9, [x29, #-72]
  45fc34:	mul	x8, x8, x9
  45fc38:	ldur	x1, [x29, #-72]
  45fc3c:	str	x0, [sp, #352]
  45fc40:	mov	x0, x8
  45fc44:	bl	462010 <ferror@plt+0x602e0>
  45fc48:	ldr	x1, [sp, #368]
  45fc4c:	str	x0, [sp, #344]
  45fc50:	mov	x0, x1
  45fc54:	ldr	w1, [sp, #364]
  45fc58:	ldr	x2, [sp, #352]
  45fc5c:	ldr	x3, [sp, #344]
  45fc60:	bl	401ca0 <printf@plt>
  45fc64:	b	45fc7c <ferror@plt+0x5df4c>
  45fc68:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45fc6c:	add	x0, x0, #0xf58
  45fc70:	bl	401cf0 <gettext@plt>
  45fc74:	ldur	x1, [x29, #-24]
  45fc78:	bl	4712bc <warn@@Base>
  45fc7c:	ldur	w8, [x29, #-100]
  45fc80:	cbnz	w8, 45fca4 <ferror@plt+0x5df74>
  45fc84:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45fc88:	add	x8, x8, #0x52c
  45fc8c:	ldr	w9, [x8]
  45fc90:	cbnz	w9, 45fca4 <ferror@plt+0x5df74>
  45fc94:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  45fc98:	add	x8, x8, #0x550
  45fc9c:	ldr	w9, [x8]
  45fca0:	cbz	w9, 46038c <ferror@plt+0x5e65c>
  45fca4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  45fca8:	add	x8, x8, #0x9c0
  45fcac:	ldr	w9, [x8]
  45fcb0:	cbnz	w9, 46038c <ferror@plt+0x5e65c>
  45fcb4:	ldur	x8, [x29, #-96]
  45fcb8:	cbz	x8, 46038c <ferror@plt+0x5e65c>
  45fcbc:	ldur	x8, [x29, #-16]
  45fcc0:	cmp	x8, #0x2
  45fcc4:	str	x8, [sp, #336]
  45fcc8:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fccc:	b	45fcd0 <ferror@plt+0x5dfa0>
  45fcd0:	ldr	x8, [sp, #336]
  45fcd4:	cmp	x8, #0x11
  45fcd8:	b.eq	460064 <ferror@plt+0x5e334>  // b.none
  45fcdc:	b	45fce0 <ferror@plt+0x5dfb0>
  45fce0:	ldr	x8, [sp, #336]
  45fce4:	cmp	x8, #0x19
  45fce8:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fcec:	b	45fcf0 <ferror@plt+0x5dfc0>
  45fcf0:	ldr	x8, [sp, #336]
  45fcf4:	cmp	x8, #0x1b
  45fcf8:	b.eq	46022c <ferror@plt+0x5e4fc>  // b.none
  45fcfc:	b	45fd00 <ferror@plt+0x5dfd0>
  45fd00:	ldr	x8, [sp, #336]
  45fd04:	cmp	x8, #0x2a
  45fd08:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd0c:	b	45fd10 <ferror@plt+0x5dfe0>
  45fd10:	ldr	x8, [sp, #336]
  45fd14:	cmp	x8, #0x38
  45fd18:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd1c:	b	45fd20 <ferror@plt+0x5dff0>
  45fd20:	ldr	x8, [sp, #336]
  45fd24:	cmp	x8, #0x40
  45fd28:	b.eq	45fe40 <ferror@plt+0x5e110>  // b.none
  45fd2c:	b	45fd30 <ferror@plt+0x5e000>
  45fd30:	ldr	x8, [sp, #336]
  45fd34:	cmp	x8, #0x46
  45fd38:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd3c:	b	45fd40 <ferror@plt+0x5e010>
  45fd40:	ldr	x8, [sp, #336]
  45fd44:	cmp	x8, #0x48
  45fd48:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd4c:	b	45fd50 <ferror@plt+0x5e020>
  45fd50:	ldr	x8, [sp, #336]
  45fd54:	cmp	x8, #0x4a
  45fd58:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd5c:	b	45fd60 <ferror@plt+0x5e030>
  45fd60:	ldr	x8, [sp, #336]
  45fd64:	cmp	x8, #0x4d
  45fd68:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd6c:	b	45fd70 <ferror@plt+0x5e040>
  45fd70:	ldr	x8, [sp, #336]
  45fd74:	cmp	x8, #0x55
  45fd78:	b.eq	4600a4 <ferror@plt+0x5e374>  // b.none
  45fd7c:	b	45fd80 <ferror@plt+0x5e050>
  45fd80:	ldr	x8, [sp, #336]
  45fd84:	cmp	x8, #0x76
  45fd88:	b.eq	460168 <ferror@plt+0x5e438>  // b.none
  45fd8c:	b	45fd90 <ferror@plt+0x5e060>
  45fd90:	ldr	x8, [sp, #336]
  45fd94:	cmp	x8, #0x7e
  45fd98:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fd9c:	b	45fda0 <ferror@plt+0x5e070>
  45fda0:	ldr	x8, [sp, #336]
  45fda4:	subs	x9, x8, #0x83
  45fda8:	cmp	x9, #0x1
  45fdac:	b.ls	45fe4c <ferror@plt+0x5e11c>  // b.plast
  45fdb0:	b	45fdb4 <ferror@plt+0x5e084>
  45fdb4:	ldr	x8, [sp, #336]
  45fdb8:	cmp	x8, #0x86
  45fdbc:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fdc0:	b	45fdc4 <ferror@plt+0x5e094>
  45fdc4:	mov	x8, #0x2111                	// #8465
  45fdc8:	ldr	x9, [sp, #336]
  45fdcc:	subs	x8, x9, x8
  45fdd0:	cmp	x8, #0x3
  45fdd4:	b.ls	45fe4c <ferror@plt+0x5e11c>  // b.plast
  45fdd8:	b	45fddc <ferror@plt+0x5e0ac>
  45fddc:	mov	x8, #0x2130                	// #8496
  45fde0:	ldr	x9, [sp, #336]
  45fde4:	cmp	x9, x8
  45fde8:	b.eq	460168 <ferror@plt+0x5e438>  // b.none
  45fdec:	b	45fdf0 <ferror@plt+0x5e0c0>
  45fdf0:	mov	x8, #0x2131                	// #8497
  45fdf4:	ldr	x9, [sp, #336]
  45fdf8:	cmp	x9, x8
  45fdfc:	b.eq	460310 <ferror@plt+0x5e5e0>  // b.none
  45fe00:	b	45fe04 <ferror@plt+0x5e0d4>
  45fe04:	mov	x8, #0x2132                	// #8498
  45fe08:	ldr	x9, [sp, #336]
  45fe0c:	cmp	x9, x8
  45fe10:	b.eq	460094 <ferror@plt+0x5e364>  // b.none
  45fe14:	b	45fe18 <ferror@plt+0x5e0e8>
  45fe18:	mov	x8, #0x2133                	// #8499
  45fe1c:	ldr	x9, [sp, #336]
  45fe20:	cmp	x9, x8
  45fe24:	b.eq	460084 <ferror@plt+0x5e354>  // b.none
  45fe28:	b	45fe2c <ferror@plt+0x5e0fc>
  45fe2c:	mov	x8, #0x2137                	// #8503
  45fe30:	ldr	x9, [sp, #336]
  45fe34:	cmp	x9, x8
  45fe38:	b.eq	45fe4c <ferror@plt+0x5e11c>  // b.none
  45fe3c:	b	46038c <ferror@plt+0x5e65c>
  45fe40:	mov	w8, #0x1                   	// #1
  45fe44:	ldr	x9, [sp, #720]
  45fe48:	str	w8, [x9]
  45fe4c:	ldur	w8, [x29, #-84]
  45fe50:	cmp	w8, #0x4
  45fe54:	b.ge	45fe70 <ferror@plt+0x5e140>  // b.tcont
  45fe58:	ldur	x8, [x29, #-24]
  45fe5c:	cmp	x8, #0x6
  45fe60:	b.eq	45fe7c <ferror@plt+0x5e14c>  // b.none
  45fe64:	ldur	x8, [x29, #-24]
  45fe68:	cmp	x8, #0x7
  45fe6c:	b.eq	45fe7c <ferror@plt+0x5e14c>  // b.none
  45fe70:	ldur	x8, [x29, #-24]
  45fe74:	cmp	x8, #0x17
  45fe78:	b.ne	460060 <ferror@plt+0x5e330>  // b.any
  45fe7c:	ldur	x8, [x29, #-96]
  45fe80:	ldr	w9, [x8, #76]
  45fe84:	str	w9, [sp, #844]
  45fe88:	ldur	x8, [x29, #-96]
  45fe8c:	ldr	w9, [x8, #72]
  45fe90:	str	w9, [sp, #840]
  45fe94:	ldr	w9, [sp, #844]
  45fe98:	cbz	w9, 45feac <ferror@plt+0x5e17c>
  45fe9c:	ldr	w8, [sp, #840]
  45fea0:	ldr	w9, [sp, #844]
  45fea4:	cmp	w8, w9
  45fea8:	b.cc	45ff2c <ferror@plt+0x5e1fc>  // b.lo, b.ul, b.last
  45feac:	ldr	w8, [sp, #844]
  45feb0:	add	w8, w8, #0x400
  45feb4:	str	w8, [sp, #844]
  45feb8:	ldur	x9, [x29, #-96]
  45febc:	ldr	x0, [x9, #48]
  45fec0:	ldr	w8, [sp, #844]
  45fec4:	mov	w1, w8
  45fec8:	mov	x9, #0x8                   	// #8
  45fecc:	mov	x2, x9
  45fed0:	str	x9, [sp, #328]
  45fed4:	bl	44aa48 <ferror@plt+0x48d18>
  45fed8:	ldur	x9, [x29, #-96]
  45fedc:	str	x0, [x9, #48]
  45fee0:	ldur	x9, [x29, #-96]
  45fee4:	ldr	x0, [x9, #56]
  45fee8:	ldr	w8, [sp, #844]
  45feec:	mov	w1, w8
  45fef0:	ldr	x2, [sp, #328]
  45fef4:	bl	44aa48 <ferror@plt+0x48d18>
  45fef8:	ldur	x9, [x29, #-96]
  45fefc:	str	x0, [x9, #56]
  45ff00:	ldur	x9, [x29, #-96]
  45ff04:	ldr	x0, [x9, #64]
  45ff08:	ldr	w8, [sp, #844]
  45ff0c:	mov	w1, w8
  45ff10:	mov	x2, #0x4                   	// #4
  45ff14:	bl	44aa48 <ferror@plt+0x48d18>
  45ff18:	ldur	x9, [x29, #-96]
  45ff1c:	str	x0, [x9, #64]
  45ff20:	ldr	w8, [sp, #844]
  45ff24:	ldur	x9, [x29, #-96]
  45ff28:	str	w8, [x9, #76]
  45ff2c:	ldur	x8, [x29, #-120]
  45ff30:	cbz	x8, 45ff48 <ferror@plt+0x5e218>
  45ff34:	ldur	x8, [x29, #-120]
  45ff38:	ldr	x8, [x8, #48]
  45ff3c:	ldur	x9, [x29, #-144]
  45ff40:	add	x8, x9, x8
  45ff44:	stur	x8, [x29, #-144]
  45ff48:	ldr	x8, [sp, #720]
  45ff4c:	ldr	w9, [x8]
  45ff50:	ldur	x10, [x29, #-96]
  45ff54:	ldr	x10, [x10, #64]
  45ff58:	ldr	w11, [sp, #840]
  45ff5c:	mov	w12, w11
  45ff60:	str	w9, [x10, x12, lsl #2]
  45ff64:	ldur	x10, [x29, #-16]
  45ff68:	mov	x12, #0x2137                	// #8503
  45ff6c:	cmp	x10, x12
  45ff70:	b.eq	45ffcc <ferror@plt+0x5e29c>  // b.none
  45ff74:	ldur	x8, [x29, #-96]
  45ff78:	ldr	w9, [x8, #72]
  45ff7c:	ldur	x8, [x29, #-96]
  45ff80:	ldr	w10, [x8, #80]
  45ff84:	cmp	w9, w10
  45ff88:	b.ls	45ffa0 <ferror@plt+0x5e270>  // b.plast
  45ff8c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45ff90:	add	x0, x0, #0xf70
  45ff94:	bl	401cf0 <gettext@plt>
  45ff98:	bl	4712bc <warn@@Base>
  45ff9c:	b	45ffc8 <ferror@plt+0x5e298>
  45ffa0:	ldur	x8, [x29, #-144]
  45ffa4:	ldur	x9, [x29, #-96]
  45ffa8:	ldr	x9, [x9, #48]
  45ffac:	ldr	w10, [sp, #840]
  45ffb0:	mov	w11, w10
  45ffb4:	str	x8, [x9, x11, lsl #3]
  45ffb8:	ldur	x8, [x29, #-96]
  45ffbc:	ldr	w10, [x8, #72]
  45ffc0:	add	w10, w10, #0x1
  45ffc4:	str	w10, [x8, #72]
  45ffc8:	b	460060 <ferror@plt+0x5e330>
  45ffcc:	ldur	x8, [x29, #-96]
  45ffd0:	ldr	w9, [x8, #80]
  45ffd4:	ldr	w10, [sp, #840]
  45ffd8:	cmp	w9, w10
  45ffdc:	b.hi	45ffe4 <ferror@plt+0x5e2b4>  // b.pmore
  45ffe0:	b	460004 <ferror@plt+0x5e2d4>
  45ffe4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  45ffe8:	add	x0, x0, #0xfb3
  45ffec:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  45fff0:	add	x1, x1, #0xc4b
  45fff4:	mov	w2, #0x9aa                 	// #2474
  45fff8:	adrp	x3, 4a1000 <warn@@Base+0x2fd44>
  45fffc:	add	x3, x3, #0xfd6
  460000:	bl	401cb0 <__assert_fail@plt>
  460004:	ldur	x8, [x29, #-96]
  460008:	ldr	w9, [x8, #80]
  46000c:	str	w9, [sp, #840]
  460010:	ldr	w9, [sp, #840]
  460014:	ldur	x8, [x29, #-96]
  460018:	ldr	w10, [x8, #72]
  46001c:	cmp	w9, w10
  460020:	b.ls	460038 <ferror@plt+0x5e308>  // b.plast
  460024:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460028:	add	x0, x0, #0xd4
  46002c:	bl	401cf0 <gettext@plt>
  460030:	bl	4712bc <warn@@Base>
  460034:	b	460060 <ferror@plt+0x5e330>
  460038:	ldur	x8, [x29, #-144]
  46003c:	ldur	x9, [x29, #-96]
  460040:	ldr	x9, [x9, #56]
  460044:	ldr	w10, [sp, #840]
  460048:	mov	w11, w10
  46004c:	str	x8, [x9, x11, lsl #3]
  460050:	ldur	x8, [x29, #-96]
  460054:	ldr	w10, [x8, #80]
  460058:	add	w10, w10, #0x1
  46005c:	str	w10, [x8, #80]
  460060:	b	46038c <ferror@plt+0x5e65c>
  460064:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  460068:	add	x8, x8, #0xa20
  46006c:	ldr	w9, [x8]
  460070:	cbz	w9, 460080 <ferror@plt+0x5e350>
  460074:	ldur	x8, [x29, #-144]
  460078:	ldur	x9, [x29, #-96]
  46007c:	str	x8, [x9, #24]
  460080:	b	46038c <ferror@plt+0x5e65c>
  460084:	ldur	x8, [x29, #-144]
  460088:	ldur	x9, [x29, #-96]
  46008c:	str	x8, [x9, #32]
  460090:	b	46038c <ferror@plt+0x5e65c>
  460094:	ldur	x8, [x29, #-144]
  460098:	ldur	x9, [x29, #-96]
  46009c:	str	x8, [x9, #40]
  4600a0:	b	46038c <ferror@plt+0x5e65c>
  4600a4:	ldur	w8, [x29, #-84]
  4600a8:	cmp	w8, #0x4
  4600ac:	b.ge	4600c8 <ferror@plt+0x5e398>  // b.tcont
  4600b0:	ldur	x8, [x29, #-24]
  4600b4:	cmp	x8, #0x6
  4600b8:	b.eq	4600d4 <ferror@plt+0x5e3a4>  // b.none
  4600bc:	ldur	x8, [x29, #-24]
  4600c0:	cmp	x8, #0x7
  4600c4:	b.eq	4600d4 <ferror@plt+0x5e3a4>  // b.none
  4600c8:	ldur	x8, [x29, #-24]
  4600cc:	cmp	x8, #0x17
  4600d0:	b.ne	460164 <ferror@plt+0x5e434>  // b.any
  4600d4:	ldur	x8, [x29, #-96]
  4600d8:	ldr	w9, [x8, #100]
  4600dc:	str	w9, [sp, #836]
  4600e0:	ldur	x8, [x29, #-96]
  4600e4:	ldr	w9, [x8, #96]
  4600e8:	str	w9, [sp, #832]
  4600ec:	ldr	w9, [sp, #836]
  4600f0:	cbz	w9, 460104 <ferror@plt+0x5e3d4>
  4600f4:	ldr	w8, [sp, #832]
  4600f8:	ldr	w9, [sp, #836]
  4600fc:	cmp	w8, w9
  460100:	b.cc	46013c <ferror@plt+0x5e40c>  // b.lo, b.ul, b.last
  460104:	ldr	w8, [sp, #836]
  460108:	add	w8, w8, #0x400
  46010c:	str	w8, [sp, #836]
  460110:	ldur	x9, [x29, #-96]
  460114:	ldr	x0, [x9, #88]
  460118:	ldr	w8, [sp, #836]
  46011c:	mov	w1, w8
  460120:	mov	x2, #0x8                   	// #8
  460124:	bl	44aa48 <ferror@plt+0x48d18>
  460128:	ldur	x9, [x29, #-96]
  46012c:	str	x0, [x9, #88]
  460130:	ldr	w8, [sp, #836]
  460134:	ldur	x9, [x29, #-96]
  460138:	str	w8, [x9, #100]
  46013c:	ldur	x8, [x29, #-144]
  460140:	ldur	x9, [x29, #-96]
  460144:	ldr	x9, [x9, #88]
  460148:	ldr	w10, [sp, #832]
  46014c:	mov	w11, w10
  460150:	str	x8, [x9, x11, lsl #3]
  460154:	ldur	x8, [x29, #-96]
  460158:	ldr	w10, [x8, #96]
  46015c:	add	w10, w10, #0x1
  460160:	str	w10, [x8, #96]
  460164:	b	46038c <ferror@plt+0x5e65c>
  460168:	ldr	x8, [sp, #736]
  46016c:	ldr	w9, [x8]
  460170:	cbz	w9, 460228 <ferror@plt+0x5e4f8>
  460174:	ldur	x8, [x29, #-24]
  460178:	cmp	x8, #0x8
  46017c:	str	x8, [sp, #320]
  460180:	b.eq	4601dc <ferror@plt+0x5e4ac>  // b.none
  460184:	b	460188 <ferror@plt+0x5e458>
  460188:	ldr	x8, [sp, #320]
  46018c:	cmp	x8, #0xe
  460190:	b.eq	4601ac <ferror@plt+0x5e47c>  // b.none
  460194:	b	460198 <ferror@plt+0x5e468>
  460198:	mov	x8, #0x1f02                	// #7938
  46019c:	ldr	x9, [sp, #320]
  4601a0:	cmp	x9, x8
  4601a4:	b.eq	4601bc <ferror@plt+0x5e48c>  // b.none
  4601a8:	b	4601e8 <ferror@plt+0x5e4b8>
  4601ac:	ldur	x0, [x29, #-144]
  4601b0:	bl	4619c4 <ferror@plt+0x5fc94>
  4601b4:	bl	462124 <ferror@plt+0x603f4>
  4601b8:	b	460228 <ferror@plt+0x5e4f8>
  4601bc:	ldur	x0, [x29, #-144]
  4601c0:	ldur	x1, [x29, #-120]
  4601c4:	ldur	x2, [x29, #-80]
  4601c8:	mov	w8, wzr
  4601cc:	mov	w3, w8
  4601d0:	bl	461bdc <ferror@plt+0x5feac>
  4601d4:	bl	462124 <ferror@plt+0x603f4>
  4601d8:	b	460228 <ferror@plt+0x5e4f8>
  4601dc:	ldur	x0, [x29, #-160]
  4601e0:	bl	462124 <ferror@plt+0x603f4>
  4601e4:	b	460228 <ferror@plt+0x5e4f8>
  4601e8:	ldr	x0, [sp, #728]
  4601ec:	bl	401cf0 <gettext@plt>
  4601f0:	ldur	x8, [x29, #-24]
  4601f4:	str	x0, [sp, #312]
  4601f8:	mov	x0, x8
  4601fc:	bl	461734 <ferror@plt+0x5fa04>
  460200:	ldur	x8, [x29, #-16]
  460204:	str	x0, [sp, #304]
  460208:	mov	x0, x8
  46020c:	bl	45e410 <ferror@plt+0x5c6e0>
  460210:	ldr	x1, [sp, #312]
  460214:	str	x0, [sp, #296]
  460218:	mov	x0, x1
  46021c:	ldr	x1, [sp, #304]
  460220:	ldr	x2, [sp, #296]
  460224:	bl	4712bc <warn@@Base>
  460228:	b	46038c <ferror@plt+0x5e65c>
  46022c:	ldr	x8, [sp, #736]
  460230:	ldr	w9, [x8]
  460234:	cbz	w9, 46030c <ferror@plt+0x5e5dc>
  460238:	ldur	x8, [x29, #-24]
  46023c:	cmp	x8, #0x8
  460240:	str	x8, [sp, #288]
  460244:	b.eq	4602c0 <ferror@plt+0x5e590>  // b.none
  460248:	b	46024c <ferror@plt+0x5e51c>
  46024c:	ldr	x8, [sp, #288]
  460250:	cmp	x8, #0xe
  460254:	b.eq	460280 <ferror@plt+0x5e550>  // b.none
  460258:	b	46025c <ferror@plt+0x5e52c>
  46025c:	ldr	x8, [sp, #288]
  460260:	cmp	x8, #0x1f
  460264:	b.eq	460290 <ferror@plt+0x5e560>  // b.none
  460268:	b	46026c <ferror@plt+0x5e53c>
  46026c:	mov	x8, #0x1f02                	// #7938
  460270:	ldr	x9, [sp, #288]
  460274:	cmp	x9, x8
  460278:	b.eq	4602a0 <ferror@plt+0x5e570>  // b.none
  46027c:	b	4602cc <ferror@plt+0x5e59c>
  460280:	ldur	x0, [x29, #-144]
  460284:	bl	4619c4 <ferror@plt+0x5fc94>
  460288:	bl	462150 <ferror@plt+0x60420>
  46028c:	b	46030c <ferror@plt+0x5e5dc>
  460290:	ldur	x0, [x29, #-144]
  460294:	bl	461ad0 <ferror@plt+0x5fda0>
  460298:	bl	462150 <ferror@plt+0x60420>
  46029c:	b	46030c <ferror@plt+0x5e5dc>
  4602a0:	ldur	x0, [x29, #-144]
  4602a4:	ldur	x1, [x29, #-120]
  4602a8:	ldur	x2, [x29, #-80]
  4602ac:	mov	w8, wzr
  4602b0:	mov	w3, w8
  4602b4:	bl	461bdc <ferror@plt+0x5feac>
  4602b8:	bl	462150 <ferror@plt+0x60420>
  4602bc:	b	46030c <ferror@plt+0x5e5dc>
  4602c0:	ldur	x0, [x29, #-160]
  4602c4:	bl	462150 <ferror@plt+0x60420>
  4602c8:	b	46030c <ferror@plt+0x5e5dc>
  4602cc:	ldr	x0, [sp, #728]
  4602d0:	bl	401cf0 <gettext@plt>
  4602d4:	ldur	x8, [x29, #-24]
  4602d8:	str	x0, [sp, #280]
  4602dc:	mov	x0, x8
  4602e0:	bl	461734 <ferror@plt+0x5fa04>
  4602e4:	ldur	x8, [x29, #-16]
  4602e8:	str	x0, [sp, #272]
  4602ec:	mov	x0, x8
  4602f0:	bl	45e410 <ferror@plt+0x5c6e0>
  4602f4:	ldr	x1, [sp, #280]
  4602f8:	str	x0, [sp, #264]
  4602fc:	mov	x0, x1
  460300:	ldr	x1, [sp, #272]
  460304:	ldr	x2, [sp, #264]
  460308:	bl	4712bc <warn@@Base>
  46030c:	b	46038c <ferror@plt+0x5e65c>
  460310:	ldr	x8, [sp, #736]
  460314:	ldr	w9, [x8]
  460318:	cbz	w9, 460388 <ferror@plt+0x5e658>
  46031c:	ldur	x8, [x29, #-24]
  460320:	cmp	x8, #0x7
  460324:	cset	w9, eq  // eq = none
  460328:	eor	w9, w9, #0x1
  46032c:	tbnz	w9, #0, 460348 <ferror@plt+0x5e618>
  460330:	b	460334 <ferror@plt+0x5e604>
  460334:	ldur	x8, [x29, #-48]
  460338:	mov	x9, #0xfffffffffffffff8    	// #-8
  46033c:	add	x0, x8, x9
  460340:	bl	462178 <ferror@plt+0x60448>
  460344:	b	460388 <ferror@plt+0x5e658>
  460348:	ldr	x0, [sp, #728]
  46034c:	bl	401cf0 <gettext@plt>
  460350:	ldur	x8, [x29, #-24]
  460354:	str	x0, [sp, #256]
  460358:	mov	x0, x8
  46035c:	bl	461734 <ferror@plt+0x5fa04>
  460360:	ldur	x8, [x29, #-16]
  460364:	str	x0, [sp, #248]
  460368:	mov	x0, x8
  46036c:	bl	45e410 <ferror@plt+0x5c6e0>
  460370:	ldr	x1, [sp, #256]
  460374:	str	x0, [sp, #240]
  460378:	mov	x0, x1
  46037c:	ldr	x1, [sp, #248]
  460380:	ldr	x2, [sp, #240]
  460384:	bl	4712bc <warn@@Base>
  460388:	b	46038c <ferror@plt+0x5e65c>
  46038c:	ldur	w8, [x29, #-100]
  460390:	cbnz	w8, 46039c <ferror@plt+0x5e66c>
  460394:	ldur	x8, [x29, #-16]
  460398:	cbnz	x8, 4603a8 <ferror@plt+0x5e678>
  46039c:	ldur	x8, [x29, #-48]
  4603a0:	stur	x8, [x29, #-8]
  4603a4:	b	461714 <ferror@plt+0x5f9e4>
  4603a8:	ldur	x8, [x29, #-16]
  4603ac:	cmp	x8, #0x2
  4603b0:	str	x8, [sp, #232]
  4603b4:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  4603b8:	b	4603bc <ferror@plt+0x5e68c>
  4603bc:	ldr	x8, [sp, #232]
  4603c0:	cmp	x8, #0x9
  4603c4:	b.eq	461240 <ferror@plt+0x5f510>  // b.none
  4603c8:	b	4603cc <ferror@plt+0x5e69c>
  4603cc:	ldr	x8, [sp, #232]
  4603d0:	cmp	x8, #0xb
  4603d4:	b.eq	4614e8 <ferror@plt+0x5f7b8>  // b.none
  4603d8:	b	4603dc <ferror@plt+0x5e6ac>
  4603dc:	ldr	x8, [sp, #232]
  4603e0:	cmp	x8, #0xd
  4603e4:	b.eq	4614e8 <ferror@plt+0x5f7b8>  // b.none
  4603e8:	b	4603ec <ferror@plt+0x5e6bc>
  4603ec:	ldr	x8, [sp, #232]
  4603f0:	cmp	x8, #0x13
  4603f4:	b.eq	46073c <ferror@plt+0x5ea0c>  // b.none
  4603f8:	b	4603fc <ferror@plt+0x5e6cc>
  4603fc:	ldr	x8, [sp, #232]
  460400:	cmp	x8, #0x17
  460404:	b.eq	460f30 <ferror@plt+0x5f200>  // b.none
  460408:	b	46040c <ferror@plt+0x5e6dc>
  46040c:	ldr	x8, [sp, #232]
  460410:	cmp	x8, #0x18
  460414:	b.eq	461540 <ferror@plt+0x5f810>  // b.none
  460418:	b	46041c <ferror@plt+0x5e6ec>
  46041c:	ldr	x8, [sp, #232]
  460420:	cmp	x8, #0x19
  460424:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  460428:	b	46042c <ferror@plt+0x5e6fc>
  46042c:	ldr	x8, [sp, #232]
  460430:	cmp	x8, #0x20
  460434:	b.eq	460680 <ferror@plt+0x5e950>  // b.none
  460438:	b	46043c <ferror@plt+0x5e70c>
  46043c:	ldr	x8, [sp, #232]
  460440:	cmp	x8, #0x22
  460444:	b.eq	461470 <ferror@plt+0x5f740>  // b.none
  460448:	b	46044c <ferror@plt+0x5e71c>
  46044c:	ldr	x8, [sp, #232]
  460450:	cmp	x8, #0x2a
  460454:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  460458:	b	46045c <ferror@plt+0x5e72c>
  46045c:	ldr	x8, [sp, #232]
  460460:	cmp	x8, #0x2e
  460464:	b.eq	4614e8 <ferror@plt+0x5f7b8>  // b.none
  460468:	b	46046c <ferror@plt+0x5e73c>
  46046c:	ldr	x8, [sp, #232]
  460470:	cmp	x8, #0x2f
  460474:	b.eq	461470 <ferror@plt+0x5f740>  // b.none
  460478:	b	46047c <ferror@plt+0x5e74c>
  46047c:	ldr	x8, [sp, #232]
  460480:	cmp	x8, #0x32
  460484:	b.eq	460eb0 <ferror@plt+0x5f180>  // b.none
  460488:	b	46048c <ferror@plt+0x5e75c>
  46048c:	ldr	x8, [sp, #232]
  460490:	cmp	x8, #0x36
  460494:	b.eq	46115c <ferror@plt+0x5f42c>  // b.none
  460498:	b	46049c <ferror@plt+0x5e76c>
  46049c:	ldr	x8, [sp, #232]
  4604a0:	cmp	x8, #0x38
  4604a4:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  4604a8:	b	4604ac <ferror@plt+0x5e77c>
  4604ac:	ldr	x8, [sp, #232]
  4604b0:	cmp	x8, #0x3d
  4604b4:	b.eq	4613fc <ferror@plt+0x5f6cc>  // b.none
  4604b8:	b	4604bc <ferror@plt+0x5e78c>
  4604bc:	ldr	x8, [sp, #232]
  4604c0:	cmp	x8, #0x3e
  4604c4:	b.eq	460c9c <ferror@plt+0x5ef6c>  // b.none
  4604c8:	b	4604cc <ferror@plt+0x5e79c>
  4604cc:	ldr	x8, [sp, #232]
  4604d0:	cmp	x8, #0x40
  4604d4:	b.eq	461424 <ferror@plt+0x5f6f4>  // b.none
  4604d8:	b	4604dc <ferror@plt+0x5e7ac>
  4604dc:	ldr	x8, [sp, #232]
  4604e0:	cmp	x8, #0x42
  4604e4:	b.eq	4610d4 <ferror@plt+0x5f3a4>  // b.none
  4604e8:	b	4604ec <ferror@plt+0x5e7bc>
  4604ec:	ldr	x8, [sp, #232]
  4604f0:	cmp	x8, #0x46
  4604f4:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  4604f8:	b	4604fc <ferror@plt+0x5e7cc>
  4604fc:	ldr	x8, [sp, #232]
  460500:	cmp	x8, #0x48
  460504:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  460508:	b	46050c <ferror@plt+0x5e7dc>
  46050c:	ldr	x8, [sp, #232]
  460510:	cmp	x8, #0x49
  460514:	b.eq	460600 <ferror@plt+0x5e8d0>  // b.none
  460518:	b	46051c <ferror@plt+0x5e7ec>
  46051c:	ldr	x8, [sp, #232]
  460520:	cmp	x8, #0x4a
  460524:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  460528:	b	46052c <ferror@plt+0x5e7fc>
  46052c:	ldr	x8, [sp, #232]
  460530:	cmp	x8, #0x4c
  460534:	b.eq	461058 <ferror@plt+0x5f328>  // b.none
  460538:	b	46053c <ferror@plt+0x5e80c>
  46053c:	ldr	x8, [sp, #232]
  460540:	cmp	x8, #0x4d
  460544:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  460548:	b	46054c <ferror@plt+0x5e81c>
  46054c:	ldr	x8, [sp, #232]
  460550:	subs	x9, x8, #0x4e
  460554:	cmp	x9, #0x3
  460558:	b.ls	461470 <ferror@plt+0x5f740>  // b.plast
  46055c:	b	460560 <ferror@plt+0x5e830>
  460560:	ldr	x8, [sp, #232]
  460564:	cmp	x8, #0x5e
  460568:	b.eq	4612c8 <ferror@plt+0x5f598>  // b.none
  46056c:	b	460570 <ferror@plt+0x5e840>
  460570:	ldr	x8, [sp, #232]
  460574:	cmp	x8, #0x65
  460578:	b.eq	460fb0 <ferror@plt+0x5f280>  // b.none
  46057c:	b	460580 <ferror@plt+0x5e850>
  460580:	ldr	x8, [sp, #232]
  460584:	cmp	x8, #0x6b
  460588:	b.eq	4614e8 <ferror@plt+0x5f7b8>  // b.none
  46058c:	b	460590 <ferror@plt+0x5e860>
  460590:	ldr	x8, [sp, #232]
  460594:	subs	x9, x8, #0x6f
  460598:	cmp	x9, #0x1
  46059c:	b.ls	4614e8 <ferror@plt+0x5f7b8>  // b.plast
  4605a0:	b	4605a4 <ferror@plt+0x5e874>
  4605a4:	ldr	x8, [sp, #232]
  4605a8:	cmp	x8, #0x7e
  4605ac:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  4605b0:	b	4605b4 <ferror@plt+0x5e884>
  4605b4:	ldr	x8, [sp, #232]
  4605b8:	subs	x9, x8, #0x83
  4605bc:	cmp	x9, #0x1
  4605c0:	b.ls	461430 <ferror@plt+0x5f700>  // b.plast
  4605c4:	b	4605c8 <ferror@plt+0x5e898>
  4605c8:	ldr	x8, [sp, #232]
  4605cc:	cmp	x8, #0x86
  4605d0:	b.eq	461430 <ferror@plt+0x5f700>  // b.none
  4605d4:	b	4605d8 <ferror@plt+0x5e8a8>
  4605d8:	ldr	x8, [sp, #232]
  4605dc:	cmp	x8, #0x8b
  4605e0:	b.eq	461374 <ferror@plt+0x5f644>  // b.none
  4605e4:	b	4605e8 <ferror@plt+0x5e8b8>
  4605e8:	mov	x8, #0x2111                	// #8465
  4605ec:	ldr	x9, [sp, #232]
  4605f0:	subs	x8, x9, x8
  4605f4:	cmp	x8, #0x3
  4605f8:	b.ls	461430 <ferror@plt+0x5f700>  // b.plast
  4605fc:	b	46170c <ferror@plt+0x5f9dc>
  460600:	ldur	w8, [x29, #-128]
  460604:	cmp	w8, #0x0
  460608:	cset	w8, lt  // lt = tstop
  46060c:	tbnz	w8, #0, 46067c <ferror@plt+0x5e94c>
  460610:	ldur	w8, [x29, #-128]
  460614:	cmp	w8, #0x100
  460618:	b.ge	46067c <ferror@plt+0x5e94c>  // b.tcont
  46061c:	ldur	x8, [x29, #-144]
  460620:	ldur	x9, [x29, #-56]
  460624:	ldur	x10, [x29, #-40]
  460628:	subs	x9, x9, x10
  46062c:	cmp	x8, x9
  460630:	b.cs	46067c <ferror@plt+0x5e94c>  // b.hs, b.nlast
  460634:	add	x6, sp, #0x33c
  460638:	mov	w8, wzr
  46063c:	str	wzr, [sp, #828]
  460640:	ldur	x0, [x29, #-40]
  460644:	ldur	x9, [x29, #-40]
  460648:	ldur	x10, [x29, #-144]
  46064c:	add	x1, x9, x10
  460650:	ldur	x2, [x29, #-56]
  460654:	ldur	x3, [x29, #-72]
  460658:	ldur	x4, [x29, #-80]
  46065c:	ldur	w5, [x29, #-84]
  460660:	mov	w7, w8
  460664:	bl	4621a0 <ferror@plt+0x60470>
  460668:	ldr	w8, [sp, #828]
  46066c:	ldursw	x9, [x29, #-128]
  460670:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  460674:	add	x10, x10, #0xf00
  460678:	str	w8, [x10, x9, lsl #2]
  46067c:	b	46170c <ferror@plt+0x5f9dc>
  460680:	ldr	x0, [sp, #712]
  460684:	bl	401ca0 <printf@plt>
  460688:	ldur	x8, [x29, #-144]
  46068c:	subs	x8, x8, #0x0
  460690:	cmp	x8, #0x3
  460694:	str	x8, [sp, #224]
  460698:	b.hi	460704 <ferror@plt+0x5e9d4>  // b.pmore
  46069c:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  4606a0:	add	x8, x8, #0xc9c
  4606a4:	ldr	x11, [sp, #224]
  4606a8:	ldrsw	x10, [x8, x11, lsl #2]
  4606ac:	add	x9, x8, x10
  4606b0:	br	x9
  4606b4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4606b8:	add	x0, x0, #0x13f
  4606bc:	bl	401cf0 <gettext@plt>
  4606c0:	bl	401ca0 <printf@plt>
  4606c4:	b	460738 <ferror@plt+0x5ea08>
  4606c8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4606cc:	add	x0, x0, #0x14d
  4606d0:	bl	401cf0 <gettext@plt>
  4606d4:	bl	401ca0 <printf@plt>
  4606d8:	b	460738 <ferror@plt+0x5ea08>
  4606dc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4606e0:	add	x0, x0, #0x157
  4606e4:	bl	401cf0 <gettext@plt>
  4606e8:	bl	401ca0 <printf@plt>
  4606ec:	b	460738 <ferror@plt+0x5ea08>
  4606f0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4606f4:	add	x0, x0, #0x178
  4606f8:	bl	401cf0 <gettext@plt>
  4606fc:	bl	401ca0 <printf@plt>
  460700:	b	460738 <ferror@plt+0x5ea08>
  460704:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460708:	add	x0, x0, #0x199
  46070c:	bl	401cf0 <gettext@plt>
  460710:	ldur	x1, [x29, #-144]
  460714:	ldr	x8, [sp, #744]
  460718:	str	x0, [sp, #216]
  46071c:	mov	x0, x8
  460720:	bl	45dad4 <ferror@plt+0x5bda4>
  460724:	ldr	x1, [sp, #216]
  460728:	str	x0, [sp, #208]
  46072c:	mov	x0, x1
  460730:	ldr	x1, [sp, #208]
  460734:	bl	401ca0 <printf@plt>
  460738:	b	46170c <ferror@plt+0x5f9dc>
  46073c:	ldr	x0, [sp, #712]
  460740:	bl	401ca0 <printf@plt>
  460744:	ldur	x8, [x29, #-144]
  460748:	cmp	x8, #0x1
  46074c:	str	x8, [sp, #200]
  460750:	b.eq	4609b0 <ferror@plt+0x5ec80>  // b.none
  460754:	b	460758 <ferror@plt+0x5ea28>
  460758:	ldr	x8, [sp, #200]
  46075c:	cmp	x8, #0x2
  460760:	b.eq	4609c0 <ferror@plt+0x5ec90>  // b.none
  460764:	b	460768 <ferror@plt+0x5ea38>
  460768:	ldr	x8, [sp, #200]
  46076c:	cmp	x8, #0x3
  460770:	b.eq	4609d0 <ferror@plt+0x5eca0>  // b.none
  460774:	b	460778 <ferror@plt+0x5ea48>
  460778:	ldr	x8, [sp, #200]
  46077c:	cmp	x8, #0x4
  460780:	b.eq	4609e0 <ferror@plt+0x5ecb0>  // b.none
  460784:	b	460788 <ferror@plt+0x5ea58>
  460788:	ldr	x8, [sp, #200]
  46078c:	cmp	x8, #0x5
  460790:	b.eq	4609f0 <ferror@plt+0x5ecc0>  // b.none
  460794:	b	460798 <ferror@plt+0x5ea68>
  460798:	ldr	x8, [sp, #200]
  46079c:	cmp	x8, #0x6
  4607a0:	b.eq	460a00 <ferror@plt+0x5ecd0>  // b.none
  4607a4:	b	4607a8 <ferror@plt+0x5ea78>
  4607a8:	ldr	x8, [sp, #200]
  4607ac:	cmp	x8, #0x7
  4607b0:	b.eq	460a10 <ferror@plt+0x5ece0>  // b.none
  4607b4:	b	4607b8 <ferror@plt+0x5ea88>
  4607b8:	ldr	x8, [sp, #200]
  4607bc:	cmp	x8, #0x8
  4607c0:	b.eq	460a20 <ferror@plt+0x5ecf0>  // b.none
  4607c4:	b	4607c8 <ferror@plt+0x5ea98>
  4607c8:	ldr	x8, [sp, #200]
  4607cc:	cmp	x8, #0x9
  4607d0:	b.eq	460a30 <ferror@plt+0x5ed00>  // b.none
  4607d4:	b	4607d8 <ferror@plt+0x5eaa8>
  4607d8:	ldr	x8, [sp, #200]
  4607dc:	cmp	x8, #0xa
  4607e0:	b.eq	460a40 <ferror@plt+0x5ed10>  // b.none
  4607e4:	b	4607e8 <ferror@plt+0x5eab8>
  4607e8:	ldr	x8, [sp, #200]
  4607ec:	cmp	x8, #0xb
  4607f0:	b.eq	460a50 <ferror@plt+0x5ed20>  // b.none
  4607f4:	b	4607f8 <ferror@plt+0x5eac8>
  4607f8:	ldr	x8, [sp, #200]
  4607fc:	cmp	x8, #0xc
  460800:	b.eq	460a60 <ferror@plt+0x5ed30>  // b.none
  460804:	b	460808 <ferror@plt+0x5ead8>
  460808:	ldr	x8, [sp, #200]
  46080c:	cmp	x8, #0xd
  460810:	b.eq	460a70 <ferror@plt+0x5ed40>  // b.none
  460814:	b	460818 <ferror@plt+0x5eae8>
  460818:	ldr	x8, [sp, #200]
  46081c:	cmp	x8, #0xe
  460820:	b.eq	460a80 <ferror@plt+0x5ed50>  // b.none
  460824:	b	460828 <ferror@plt+0x5eaf8>
  460828:	ldr	x8, [sp, #200]
  46082c:	cmp	x8, #0xf
  460830:	b.eq	460a90 <ferror@plt+0x5ed60>  // b.none
  460834:	b	460838 <ferror@plt+0x5eb08>
  460838:	ldr	x8, [sp, #200]
  46083c:	cmp	x8, #0x10
  460840:	b.eq	460aa0 <ferror@plt+0x5ed70>  // b.none
  460844:	b	460848 <ferror@plt+0x5eb18>
  460848:	ldr	x8, [sp, #200]
  46084c:	cmp	x8, #0x11
  460850:	b.eq	460ab0 <ferror@plt+0x5ed80>  // b.none
  460854:	b	460858 <ferror@plt+0x5eb28>
  460858:	ldr	x8, [sp, #200]
  46085c:	cmp	x8, #0x12
  460860:	b.eq	460ac0 <ferror@plt+0x5ed90>  // b.none
  460864:	b	460868 <ferror@plt+0x5eb38>
  460868:	ldr	x8, [sp, #200]
  46086c:	cmp	x8, #0x13
  460870:	b.eq	460ad0 <ferror@plt+0x5eda0>  // b.none
  460874:	b	460878 <ferror@plt+0x5eb48>
  460878:	ldr	x8, [sp, #200]
  46087c:	cmp	x8, #0x14
  460880:	b.eq	460ae0 <ferror@plt+0x5edb0>  // b.none
  460884:	b	460888 <ferror@plt+0x5eb58>
  460888:	ldr	x8, [sp, #200]
  46088c:	cmp	x8, #0x15
  460890:	b.eq	460af0 <ferror@plt+0x5edc0>  // b.none
  460894:	b	460898 <ferror@plt+0x5eb68>
  460898:	ldr	x8, [sp, #200]
  46089c:	cmp	x8, #0x16
  4608a0:	b.eq	460b00 <ferror@plt+0x5edd0>  // b.none
  4608a4:	b	4608a8 <ferror@plt+0x5eb78>
  4608a8:	ldr	x8, [sp, #200]
  4608ac:	cmp	x8, #0x17
  4608b0:	b.eq	460b10 <ferror@plt+0x5ede0>  // b.none
  4608b4:	b	4608b8 <ferror@plt+0x5eb88>
  4608b8:	ldr	x8, [sp, #200]
  4608bc:	cmp	x8, #0x18
  4608c0:	b.eq	460b20 <ferror@plt+0x5edf0>  // b.none
  4608c4:	b	4608c8 <ferror@plt+0x5eb98>
  4608c8:	ldr	x8, [sp, #200]
  4608cc:	cmp	x8, #0x19
  4608d0:	b.eq	460b30 <ferror@plt+0x5ee00>  // b.none
  4608d4:	b	4608d8 <ferror@plt+0x5eba8>
  4608d8:	ldr	x8, [sp, #200]
  4608dc:	cmp	x8, #0x1a
  4608e0:	b.eq	460b40 <ferror@plt+0x5ee10>  // b.none
  4608e4:	b	4608e8 <ferror@plt+0x5ebb8>
  4608e8:	ldr	x8, [sp, #200]
  4608ec:	cmp	x8, #0x1b
  4608f0:	b.eq	460b50 <ferror@plt+0x5ee20>  // b.none
  4608f4:	b	4608f8 <ferror@plt+0x5ebc8>
  4608f8:	ldr	x8, [sp, #200]
  4608fc:	cmp	x8, #0x1c
  460900:	b.eq	460b60 <ferror@plt+0x5ee30>  // b.none
  460904:	b	460908 <ferror@plt+0x5ebd8>
  460908:	ldr	x8, [sp, #200]
  46090c:	cmp	x8, #0x1d
  460910:	b.eq	460b70 <ferror@plt+0x5ee40>  // b.none
  460914:	b	460918 <ferror@plt+0x5ebe8>
  460918:	ldr	x8, [sp, #200]
  46091c:	cmp	x8, #0x1e
  460920:	b.eq	460b80 <ferror@plt+0x5ee50>  // b.none
  460924:	b	460928 <ferror@plt+0x5ebf8>
  460928:	ldr	x8, [sp, #200]
  46092c:	cmp	x8, #0x1f
  460930:	b.eq	460b90 <ferror@plt+0x5ee60>  // b.none
  460934:	b	460938 <ferror@plt+0x5ec08>
  460938:	ldr	x8, [sp, #200]
  46093c:	cmp	x8, #0x20
  460940:	b.eq	460ba0 <ferror@plt+0x5ee70>  // b.none
  460944:	b	460948 <ferror@plt+0x5ec18>
  460948:	ldr	x8, [sp, #200]
  46094c:	cmp	x8, #0x21
  460950:	b.eq	460bb0 <ferror@plt+0x5ee80>  // b.none
  460954:	b	460958 <ferror@plt+0x5ec28>
  460958:	ldr	x8, [sp, #200]
  46095c:	cmp	x8, #0x22
  460960:	b.eq	460bc0 <ferror@plt+0x5ee90>  // b.none
  460964:	b	460968 <ferror@plt+0x5ec38>
  460968:	ldr	x8, [sp, #200]
  46096c:	cmp	x8, #0x23
  460970:	b.eq	460bd0 <ferror@plt+0x5eea0>  // b.none
  460974:	b	460978 <ferror@plt+0x5ec48>
  460978:	ldr	x8, [sp, #200]
  46097c:	cmp	x8, #0x24
  460980:	b.eq	460be0 <ferror@plt+0x5eeb0>  // b.none
  460984:	b	460988 <ferror@plt+0x5ec58>
  460988:	mov	x8, #0x8001                	// #32769
  46098c:	ldr	x9, [sp, #200]
  460990:	cmp	x9, x8
  460994:	b.eq	460bf0 <ferror@plt+0x5eec0>  // b.none
  460998:	b	46099c <ferror@plt+0x5ec6c>
  46099c:	mov	x8, #0x8765                	// #34661
  4609a0:	ldr	x9, [sp, #200]
  4609a4:	cmp	x9, x8
  4609a8:	b.eq	460c00 <ferror@plt+0x5eed0>  // b.none
  4609ac:	b	460c10 <ferror@plt+0x5eee0>
  4609b0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4609b4:	add	x0, x0, #0x1c0
  4609b8:	bl	401ca0 <printf@plt>
  4609bc:	b	460c98 <ferror@plt+0x5ef68>
  4609c0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4609c4:	add	x0, x0, #0x1c9
  4609c8:	bl	401ca0 <printf@plt>
  4609cc:	b	460c98 <ferror@plt+0x5ef68>
  4609d0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4609d4:	add	x0, x0, #0x1d6
  4609d8:	bl	401ca0 <printf@plt>
  4609dc:	b	460c98 <ferror@plt+0x5ef68>
  4609e0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4609e4:	add	x0, x0, #0x1dc
  4609e8:	bl	401ca0 <printf@plt>
  4609ec:	b	460c98 <ferror@plt+0x5ef68>
  4609f0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4609f4:	add	x0, x0, #0x1e2
  4609f8:	bl	401ca0 <printf@plt>
  4609fc:	b	460c98 <ferror@plt+0x5ef68>
  460a00:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a04:	add	x0, x0, #0x1ed
  460a08:	bl	401ca0 <printf@plt>
  460a0c:	b	460c98 <ferror@plt+0x5ef68>
  460a10:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a14:	add	x0, x0, #0x1f8
  460a18:	bl	401ca0 <printf@plt>
  460a1c:	b	460c98 <ferror@plt+0x5ef68>
  460a20:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a24:	add	x0, x0, #0x205
  460a28:	bl	401ca0 <printf@plt>
  460a2c:	b	460c98 <ferror@plt+0x5ef68>
  460a30:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a34:	add	x0, x0, #0x212
  460a38:	bl	401ca0 <printf@plt>
  460a3c:	b	460c98 <ferror@plt+0x5ef68>
  460a40:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a44:	add	x0, x0, #0x220
  460a48:	bl	401ca0 <printf@plt>
  460a4c:	b	460c98 <ferror@plt+0x5ef68>
  460a50:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a54:	add	x0, x0, #0x22b
  460a58:	bl	401ca0 <printf@plt>
  460a5c:	b	460c98 <ferror@plt+0x5ef68>
  460a60:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a64:	add	x0, x0, #0x232
  460a68:	bl	401ca0 <printf@plt>
  460a6c:	b	460c98 <ferror@plt+0x5ef68>
  460a70:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a74:	add	x0, x0, #0x23d
  460a78:	bl	401ca0 <printf@plt>
  460a7c:	b	460c98 <ferror@plt+0x5ef68>
  460a80:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a84:	add	x0, x0, #0x246
  460a88:	bl	401ca0 <printf@plt>
  460a8c:	b	460c98 <ferror@plt+0x5ef68>
  460a90:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460a94:	add	x0, x0, #0x253
  460a98:	bl	401ca0 <printf@plt>
  460a9c:	b	460c98 <ferror@plt+0x5ef68>
  460aa0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460aa4:	add	x0, x0, #0x259
  460aa8:	bl	401ca0 <printf@plt>
  460aac:	b	460c98 <ferror@plt+0x5ef68>
  460ab0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ab4:	add	x0, x0, #0x267
  460ab8:	bl	401ca0 <printf@plt>
  460abc:	b	460c98 <ferror@plt+0x5ef68>
  460ac0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ac4:	add	x0, x0, #0x277
  460ac8:	bl	401ca0 <printf@plt>
  460acc:	b	460c98 <ferror@plt+0x5ef68>
  460ad0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ad4:	add	x0, x0, #0x28c
  460ad8:	bl	401ca0 <printf@plt>
  460adc:	b	460c98 <ferror@plt+0x5ef68>
  460ae0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ae4:	add	x0, x0, #0x290
  460ae8:	bl	401ca0 <printf@plt>
  460aec:	b	460c98 <ferror@plt+0x5ef68>
  460af0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460af4:	add	x0, x0, #0x299
  460af8:	bl	401ca0 <printf@plt>
  460afc:	b	460c98 <ferror@plt+0x5ef68>
  460b00:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b04:	add	x0, x0, #0x2a2
  460b08:	bl	401ca0 <printf@plt>
  460b0c:	b	460c98 <ferror@plt+0x5ef68>
  460b10:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b14:	add	x0, x0, #0x2a7
  460b18:	bl	401ca0 <printf@plt>
  460b1c:	b	460c98 <ferror@plt+0x5ef68>
  460b20:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b24:	add	x0, x0, #0x2b2
  460b28:	bl	401ca0 <printf@plt>
  460b2c:	b	460c98 <ferror@plt+0x5ef68>
  460b30:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b34:	add	x0, x0, #0x2bc
  460b38:	bl	401ca0 <printf@plt>
  460b3c:	b	460c98 <ferror@plt+0x5ef68>
  460b40:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b44:	add	x0, x0, #0x2c4
  460b48:	bl	401ca0 <printf@plt>
  460b4c:	b	460c98 <ferror@plt+0x5ef68>
  460b50:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b54:	add	x0, x0, #0x2cc
  460b58:	bl	401ca0 <printf@plt>
  460b5c:	b	460c98 <ferror@plt+0x5ef68>
  460b60:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b64:	add	x0, x0, #0x2d4
  460b68:	bl	401ca0 <printf@plt>
  460b6c:	b	460c98 <ferror@plt+0x5ef68>
  460b70:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b74:	add	x0, x0, #0x2db
  460b78:	bl	401ca0 <printf@plt>
  460b7c:	b	460c98 <ferror@plt+0x5ef68>
  460b80:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b84:	add	x0, x0, #0x2e1
  460b88:	bl	401ca0 <printf@plt>
  460b8c:	b	460c98 <ferror@plt+0x5ef68>
  460b90:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460b94:	add	x0, x0, #0x2e9
  460b98:	bl	401ca0 <printf@plt>
  460b9c:	b	460c98 <ferror@plt+0x5ef68>
  460ba0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ba4:	add	x0, x0, #0x2f1
  460ba8:	bl	401ca0 <printf@plt>
  460bac:	b	460c98 <ferror@plt+0x5ef68>
  460bb0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460bb4:	add	x0, x0, #0x2f9
  460bb8:	bl	401ca0 <printf@plt>
  460bbc:	b	460c98 <ferror@plt+0x5ef68>
  460bc0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460bc4:	add	x0, x0, #0x301
  460bc8:	bl	401ca0 <printf@plt>
  460bcc:	b	460c98 <ferror@plt+0x5ef68>
  460bd0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460bd4:	add	x0, x0, #0x30e
  460bd8:	bl	401ca0 <printf@plt>
  460bdc:	b	460c98 <ferror@plt+0x5ef68>
  460be0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460be4:	add	x0, x0, #0x31b
  460be8:	bl	401ca0 <printf@plt>
  460bec:	b	460c98 <ferror@plt+0x5ef68>
  460bf0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460bf4:	add	x0, x0, #0x32a
  460bf8:	bl	401ca0 <printf@plt>
  460bfc:	b	460c98 <ferror@plt+0x5ef68>
  460c00:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460c04:	add	x0, x0, #0x277
  460c08:	bl	401ca0 <printf@plt>
  460c0c:	b	460c98 <ferror@plt+0x5ef68>
  460c10:	ldur	x8, [x29, #-144]
  460c14:	cmp	x8, #0x8, lsl #12
  460c18:	b.cc	460c64 <ferror@plt+0x5ef34>  // b.lo, b.ul, b.last
  460c1c:	ldur	x8, [x29, #-144]
  460c20:	mov	x9, #0xffff                	// #65535
  460c24:	cmp	x8, x9
  460c28:	b.hi	460c64 <ferror@plt+0x5ef34>  // b.pmore
  460c2c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460c30:	add	x0, x0, #0x33b
  460c34:	bl	401cf0 <gettext@plt>
  460c38:	ldur	x1, [x29, #-144]
  460c3c:	ldr	x8, [sp, #744]
  460c40:	str	x0, [sp, #192]
  460c44:	mov	x0, x8
  460c48:	bl	45dad4 <ferror@plt+0x5bda4>
  460c4c:	ldr	x1, [sp, #192]
  460c50:	str	x0, [sp, #184]
  460c54:	mov	x0, x1
  460c58:	ldr	x1, [sp, #184]
  460c5c:	bl	401ca0 <printf@plt>
  460c60:	b	460c98 <ferror@plt+0x5ef68>
  460c64:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460c68:	add	x0, x0, #0x358
  460c6c:	bl	401cf0 <gettext@plt>
  460c70:	ldur	x1, [x29, #-144]
  460c74:	ldr	x8, [sp, #744]
  460c78:	str	x0, [sp, #176]
  460c7c:	mov	x0, x8
  460c80:	bl	45dad4 <ferror@plt+0x5bda4>
  460c84:	ldr	x1, [sp, #176]
  460c88:	str	x0, [sp, #168]
  460c8c:	mov	x0, x1
  460c90:	ldr	x1, [sp, #168]
  460c94:	bl	401ca0 <printf@plt>
  460c98:	b	46170c <ferror@plt+0x5f9dc>
  460c9c:	ldr	x0, [sp, #712]
  460ca0:	bl	401ca0 <printf@plt>
  460ca4:	ldur	x8, [x29, #-144]
  460ca8:	subs	x8, x8, #0x0
  460cac:	cmp	x8, #0x86
  460cb0:	str	x8, [sp, #160]
  460cb4:	b.hi	460e70 <ferror@plt+0x5f140>  // b.pmore
  460cb8:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  460cbc:	add	x8, x8, #0xa80
  460cc0:	ldr	x11, [sp, #160]
  460cc4:	ldrsw	x10, [x8, x11, lsl #2]
  460cc8:	add	x9, x8, x10
  460ccc:	br	x9
  460cd0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460cd4:	add	x0, x0, #0x366
  460cd8:	bl	401ca0 <printf@plt>
  460cdc:	b	460eac <ferror@plt+0x5f17c>
  460ce0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ce4:	add	x0, x0, #0x36d
  460ce8:	bl	401ca0 <printf@plt>
  460cec:	b	460eac <ferror@plt+0x5f17c>
  460cf0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460cf4:	add	x0, x0, #0x37f
  460cf8:	bl	401ca0 <printf@plt>
  460cfc:	b	460eac <ferror@plt+0x5f17c>
  460d00:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d04:	add	x0, x0, #0x389
  460d08:	bl	401ca0 <printf@plt>
  460d0c:	b	460eac <ferror@plt+0x5f17c>
  460d10:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d14:	add	x0, x0, #0x399
  460d18:	bl	401ca0 <printf@plt>
  460d1c:	b	460eac <ferror@plt+0x5f17c>
  460d20:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d24:	add	x0, x0, #0xc5f
  460d28:	bl	401ca0 <printf@plt>
  460d2c:	b	460eac <ferror@plt+0x5f17c>
  460d30:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d34:	add	x0, x0, #0x3a1
  460d38:	bl	401ca0 <printf@plt>
  460d3c:	b	460eac <ferror@plt+0x5f17c>
  460d40:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d44:	add	x0, x0, #0xc69
  460d48:	bl	401ca0 <printf@plt>
  460d4c:	b	460eac <ferror@plt+0x5f17c>
  460d50:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d54:	add	x0, x0, #0x3af
  460d58:	bl	401ca0 <printf@plt>
  460d5c:	b	460eac <ferror@plt+0x5f17c>
  460d60:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d64:	add	x0, x0, #0x3bf
  460d68:	bl	401ca0 <printf@plt>
  460d6c:	b	460eac <ferror@plt+0x5f17c>
  460d70:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d74:	add	x0, x0, #0x3d1
  460d78:	bl	401ca0 <printf@plt>
  460d7c:	b	460eac <ferror@plt+0x5f17c>
  460d80:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d84:	add	x0, x0, #0x3e1
  460d88:	bl	401ca0 <printf@plt>
  460d8c:	b	460eac <ferror@plt+0x5f17c>
  460d90:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460d94:	add	x0, x0, #0x3f2
  460d98:	bl	401ca0 <printf@plt>
  460d9c:	b	460eac <ferror@plt+0x5f17c>
  460da0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460da4:	add	x0, x0, #0x403
  460da8:	bl	401ca0 <printf@plt>
  460dac:	b	460eac <ferror@plt+0x5f17c>
  460db0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460db4:	add	x0, x0, #0x40c
  460db8:	bl	401ca0 <printf@plt>
  460dbc:	b	460eac <ferror@plt+0x5f17c>
  460dc0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460dc4:	add	x0, x0, #0x41b
  460dc8:	bl	401ca0 <printf@plt>
  460dcc:	b	460eac <ferror@plt+0x5f17c>
  460dd0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460dd4:	add	x0, x0, #0x42c
  460dd8:	bl	401ca0 <printf@plt>
  460ddc:	b	460eac <ferror@plt+0x5f17c>
  460de0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460de4:	add	x0, x0, #0x43d
  460de8:	bl	401ca0 <printf@plt>
  460dec:	b	460eac <ferror@plt+0x5f17c>
  460df0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460df4:	add	x0, x0, #0x443
  460df8:	bl	401ca0 <printf@plt>
  460dfc:	b	460eac <ferror@plt+0x5f17c>
  460e00:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e04:	add	x0, x0, #0x44b
  460e08:	bl	401ca0 <printf@plt>
  460e0c:	b	460eac <ferror@plt+0x5f17c>
  460e10:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e14:	add	x0, x0, #0x458
  460e18:	bl	401ca0 <printf@plt>
  460e1c:	b	460eac <ferror@plt+0x5f17c>
  460e20:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e24:	add	x0, x0, #0x46d
  460e28:	bl	401ca0 <printf@plt>
  460e2c:	b	460eac <ferror@plt+0x5f17c>
  460e30:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e34:	add	x0, x0, #0x47b
  460e38:	bl	401ca0 <printf@plt>
  460e3c:	b	460eac <ferror@plt+0x5f17c>
  460e40:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e44:	add	x0, x0, #0x491
  460e48:	bl	401ca0 <printf@plt>
  460e4c:	b	460eac <ferror@plt+0x5f17c>
  460e50:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e54:	add	x0, x0, #0x4a3
  460e58:	bl	401ca0 <printf@plt>
  460e5c:	b	460eac <ferror@plt+0x5f17c>
  460e60:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e64:	add	x0, x0, #0x4ba
  460e68:	bl	401ca0 <printf@plt>
  460e6c:	b	460eac <ferror@plt+0x5f17c>
  460e70:	ldur	x8, [x29, #-144]
  460e74:	cmp	x8, #0x80
  460e78:	b.cc	460e9c <ferror@plt+0x5f16c>  // b.lo, b.ul, b.last
  460e7c:	ldur	x8, [x29, #-144]
  460e80:	cmp	x8, #0xff
  460e84:	b.hi	460e9c <ferror@plt+0x5f16c>  // b.pmore
  460e88:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460e8c:	add	x0, x0, #0x4d2
  460e90:	bl	401cf0 <gettext@plt>
  460e94:	bl	401ca0 <printf@plt>
  460e98:	b	460eac <ferror@plt+0x5f17c>
  460e9c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ea0:	add	x0, x0, #0x4e6
  460ea4:	bl	401cf0 <gettext@plt>
  460ea8:	bl	401ca0 <printf@plt>
  460eac:	b	46170c <ferror@plt+0x5f9dc>
  460eb0:	ldr	x0, [sp, #712]
  460eb4:	bl	401ca0 <printf@plt>
  460eb8:	ldur	x8, [x29, #-144]
  460ebc:	cmp	x8, #0x1
  460ec0:	str	x8, [sp, #152]
  460ec4:	b.eq	460eec <ferror@plt+0x5f1bc>  // b.none
  460ec8:	b	460ecc <ferror@plt+0x5f19c>
  460ecc:	ldr	x8, [sp, #152]
  460ed0:	cmp	x8, #0x2
  460ed4:	b.eq	460efc <ferror@plt+0x5f1cc>  // b.none
  460ed8:	b	460edc <ferror@plt+0x5f1ac>
  460edc:	ldr	x8, [sp, #152]
  460ee0:	cmp	x8, #0x3
  460ee4:	b.eq	460f0c <ferror@plt+0x5f1dc>  // b.none
  460ee8:	b	460f1c <ferror@plt+0x5f1ec>
  460eec:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ef0:	add	x0, x0, #0x4f5
  460ef4:	bl	401ca0 <printf@plt>
  460ef8:	b	460f2c <ferror@plt+0x5f1fc>
  460efc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460f00:	add	x0, x0, #0x4fe
  460f04:	bl	401ca0 <printf@plt>
  460f08:	b	460f2c <ferror@plt+0x5f1fc>
  460f0c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460f10:	add	x0, x0, #0x50a
  460f14:	bl	401ca0 <printf@plt>
  460f18:	b	460f2c <ferror@plt+0x5f1fc>
  460f1c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460f20:	add	x0, x0, #0x514
  460f24:	bl	401cf0 <gettext@plt>
  460f28:	bl	401ca0 <printf@plt>
  460f2c:	b	46170c <ferror@plt+0x5f9dc>
  460f30:	ldr	x0, [sp, #712]
  460f34:	bl	401ca0 <printf@plt>
  460f38:	ldur	x8, [x29, #-144]
  460f3c:	cmp	x8, #0x1
  460f40:	str	x8, [sp, #144]
  460f44:	b.eq	460f6c <ferror@plt+0x5f23c>  // b.none
  460f48:	b	460f4c <ferror@plt+0x5f21c>
  460f4c:	ldr	x8, [sp, #144]
  460f50:	cmp	x8, #0x2
  460f54:	b.eq	460f7c <ferror@plt+0x5f24c>  // b.none
  460f58:	b	460f5c <ferror@plt+0x5f22c>
  460f5c:	ldr	x8, [sp, #144]
  460f60:	cmp	x8, #0x3
  460f64:	b.eq	460f8c <ferror@plt+0x5f25c>  // b.none
  460f68:	b	460f9c <ferror@plt+0x5f26c>
  460f6c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460f70:	add	x0, x0, #0x52c
  460f74:	bl	401ca0 <printf@plt>
  460f78:	b	460fac <ferror@plt+0x5f27c>
  460f7c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460f80:	add	x0, x0, #0x534
  460f84:	bl	401ca0 <printf@plt>
  460f88:	b	460fac <ferror@plt+0x5f27c>
  460f8c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460f90:	add	x0, x0, #0x53f
  460f94:	bl	401ca0 <printf@plt>
  460f98:	b	460fac <ferror@plt+0x5f27c>
  460f9c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460fa0:	add	x0, x0, #0x54b
  460fa4:	bl	401cf0 <gettext@plt>
  460fa8:	bl	401ca0 <printf@plt>
  460fac:	b	46170c <ferror@plt+0x5f9dc>
  460fb0:	ldr	x0, [sp, #712]
  460fb4:	bl	401ca0 <printf@plt>
  460fb8:	ldur	x8, [x29, #-144]
  460fbc:	str	x8, [sp, #136]
  460fc0:	cbz	x8, 460fe8 <ferror@plt+0x5f2b8>
  460fc4:	b	460fc8 <ferror@plt+0x5f298>
  460fc8:	ldr	x8, [sp, #136]
  460fcc:	cmp	x8, #0x1
  460fd0:	b.eq	460ff8 <ferror@plt+0x5f2c8>  // b.none
  460fd4:	b	460fd8 <ferror@plt+0x5f2a8>
  460fd8:	ldr	x8, [sp, #136]
  460fdc:	cmp	x8, #0x2
  460fe0:	b.eq	461008 <ferror@plt+0x5f2d8>  // b.none
  460fe4:	b	461018 <ferror@plt+0x5f2e8>
  460fe8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460fec:	add	x0, x0, #0x560
  460ff0:	bl	401ca0 <printf@plt>
  460ff4:	b	461054 <ferror@plt+0x5f324>
  460ff8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  460ffc:	add	x0, x0, #0x56a
  461000:	bl	401ca0 <printf@plt>
  461004:	b	461054 <ferror@plt+0x5f324>
  461008:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46100c:	add	x0, x0, #0x570
  461010:	bl	401ca0 <printf@plt>
  461014:	b	461054 <ferror@plt+0x5f324>
  461018:	ldur	x8, [x29, #-144]
  46101c:	cmp	x8, #0x40
  461020:	b.cc	461044 <ferror@plt+0x5f314>  // b.lo, b.ul, b.last
  461024:	ldur	x8, [x29, #-144]
  461028:	cmp	x8, #0xff
  46102c:	b.hi	461044 <ferror@plt+0x5f314>  // b.pmore
  461030:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461034:	add	x0, x0, #0x579
  461038:	bl	401cf0 <gettext@plt>
  46103c:	bl	401ca0 <printf@plt>
  461040:	b	461054 <ferror@plt+0x5f324>
  461044:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461048:	add	x0, x0, #0x58a
  46104c:	bl	401cf0 <gettext@plt>
  461050:	bl	401ca0 <printf@plt>
  461054:	b	46170c <ferror@plt+0x5f9dc>
  461058:	ldr	x0, [sp, #712]
  46105c:	bl	401ca0 <printf@plt>
  461060:	ldur	x8, [x29, #-144]
  461064:	str	x8, [sp, #128]
  461068:	cbz	x8, 461090 <ferror@plt+0x5f360>
  46106c:	b	461070 <ferror@plt+0x5f340>
  461070:	ldr	x8, [sp, #128]
  461074:	cmp	x8, #0x1
  461078:	b.eq	4610a0 <ferror@plt+0x5f370>  // b.none
  46107c:	b	461080 <ferror@plt+0x5f350>
  461080:	ldr	x8, [sp, #128]
  461084:	cmp	x8, #0x2
  461088:	b.eq	4610b0 <ferror@plt+0x5f380>  // b.none
  46108c:	b	4610c0 <ferror@plt+0x5f390>
  461090:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461094:	add	x0, x0, #0x59e
  461098:	bl	401ca0 <printf@plt>
  46109c:	b	4610d0 <ferror@plt+0x5f3a0>
  4610a0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4610a4:	add	x0, x0, #0x5a5
  4610a8:	bl	401ca0 <printf@plt>
  4610ac:	b	4610d0 <ferror@plt+0x5f3a0>
  4610b0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4610b4:	add	x0, x0, #0x5af
  4610b8:	bl	401ca0 <printf@plt>
  4610bc:	b	4610d0 <ferror@plt+0x5f3a0>
  4610c0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4610c4:	add	x0, x0, #0x5be
  4610c8:	bl	401cf0 <gettext@plt>
  4610cc:	bl	401ca0 <printf@plt>
  4610d0:	b	46170c <ferror@plt+0x5f9dc>
  4610d4:	ldr	x0, [sp, #712]
  4610d8:	bl	401ca0 <printf@plt>
  4610dc:	ldur	x8, [x29, #-144]
  4610e0:	subs	x8, x8, #0x0
  4610e4:	cmp	x8, #0x3
  4610e8:	str	x8, [sp, #120]
  4610ec:	b.hi	461148 <ferror@plt+0x5f418>  // b.pmore
  4610f0:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  4610f4:	add	x8, x8, #0xa70
  4610f8:	ldr	x11, [sp, #120]
  4610fc:	ldrsw	x10, [x8, x11, lsl #2]
  461100:	add	x9, x8, x10
  461104:	br	x9
  461108:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46110c:	add	x0, x0, #0x5d3
  461110:	bl	401ca0 <printf@plt>
  461114:	b	461158 <ferror@plt+0x5f428>
  461118:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46111c:	add	x0, x0, #0x5e4
  461120:	bl	401ca0 <printf@plt>
  461124:	b	461158 <ferror@plt+0x5f428>
  461128:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46112c:	add	x0, x0, #0x5ee
  461130:	bl	401ca0 <printf@plt>
  461134:	b	461158 <ferror@plt+0x5f428>
  461138:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46113c:	add	x0, x0, #0x5fa
  461140:	bl	401ca0 <printf@plt>
  461144:	b	461158 <ferror@plt+0x5f428>
  461148:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46114c:	add	x0, x0, #0x60d
  461150:	bl	401cf0 <gettext@plt>
  461154:	bl	401ca0 <printf@plt>
  461158:	b	46170c <ferror@plt+0x5f9dc>
  46115c:	ldr	x0, [sp, #712]
  461160:	bl	401ca0 <printf@plt>
  461164:	ldur	x8, [x29, #-144]
  461168:	subs	x8, x8, #0x1
  46116c:	cmp	x8, #0x40
  461170:	str	x8, [sp, #112]
  461174:	b.hi	461200 <ferror@plt+0x5f4d0>  // b.pmore
  461178:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  46117c:	add	x8, x8, #0x96c
  461180:	ldr	x11, [sp, #112]
  461184:	ldrsw	x10, [x8, x11, lsl #2]
  461188:	add	x9, x8, x10
  46118c:	br	x9
  461190:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461194:	add	x0, x0, #0x61c
  461198:	bl	401ca0 <printf@plt>
  46119c:	b	46123c <ferror@plt+0x5f50c>
  4611a0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4611a4:	add	x0, x0, #0x625
  4611a8:	bl	401ca0 <printf@plt>
  4611ac:	b	46123c <ferror@plt+0x5f50c>
  4611b0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4611b4:	add	x0, x0, #0x62f
  4611b8:	bl	401ca0 <printf@plt>
  4611bc:	b	46123c <ferror@plt+0x5f50c>
  4611c0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4611c4:	add	x0, x0, #0x638
  4611c8:	bl	401ca0 <printf@plt>
  4611cc:	b	46123c <ferror@plt+0x5f50c>
  4611d0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4611d4:	add	x0, x0, #0x646
  4611d8:	bl	401ca0 <printf@plt>
  4611dc:	b	46123c <ferror@plt+0x5f50c>
  4611e0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4611e4:	add	x0, x0, #0x656
  4611e8:	bl	401ca0 <printf@plt>
  4611ec:	b	46123c <ferror@plt+0x5f50c>
  4611f0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4611f4:	add	x0, x0, #0x662
  4611f8:	bl	401ca0 <printf@plt>
  4611fc:	b	46123c <ferror@plt+0x5f50c>
  461200:	ldur	x8, [x29, #-144]
  461204:	cmp	x8, #0x40
  461208:	b.cc	46122c <ferror@plt+0x5f4fc>  // b.lo, b.ul, b.last
  46120c:	ldur	x8, [x29, #-144]
  461210:	cmp	x8, #0xff
  461214:	b.hi	46122c <ferror@plt+0x5f4fc>  // b.pmore
  461218:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46121c:	add	x0, x0, #0x67a
  461220:	bl	401cf0 <gettext@plt>
  461224:	bl	401ca0 <printf@plt>
  461228:	b	46123c <ferror@plt+0x5f50c>
  46122c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461230:	add	x0, x0, #0x689
  461234:	bl	401cf0 <gettext@plt>
  461238:	bl	401ca0 <printf@plt>
  46123c:	b	46170c <ferror@plt+0x5f9dc>
  461240:	ldr	x0, [sp, #712]
  461244:	bl	401ca0 <printf@plt>
  461248:	ldur	x8, [x29, #-144]
  46124c:	mov	x9, #0xffffffffffffffff    	// #-1
  461250:	cmp	x8, x9
  461254:	str	x8, [sp, #104]
  461258:	b.eq	461294 <ferror@plt+0x5f564>  // b.none
  46125c:	b	461260 <ferror@plt+0x5f530>
  461260:	ldr	x8, [sp, #104]
  461264:	cbz	x8, 4612a8 <ferror@plt+0x5f578>
  461268:	b	46126c <ferror@plt+0x5f53c>
  46126c:	ldr	x8, [sp, #104]
  461270:	cmp	x8, #0x1
  461274:	b.eq	4612b8 <ferror@plt+0x5f588>  // b.none
  461278:	b	46127c <ferror@plt+0x5f54c>
  46127c:	ldr	x8, [sp, #104]
  461280:	cmp	x8, #0xff
  461284:	cset	w9, eq  // eq = none
  461288:	eor	w9, w9, #0x1
  46128c:	tbnz	w9, #0, 4612c4 <ferror@plt+0x5f594>
  461290:	b	461294 <ferror@plt+0x5f564>
  461294:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461298:	add	x0, x0, #0x69e
  46129c:	bl	401cf0 <gettext@plt>
  4612a0:	bl	401ca0 <printf@plt>
  4612a4:	b	4612c4 <ferror@plt+0x5f594>
  4612a8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4612ac:	add	x0, x0, #0x6aa
  4612b0:	bl	401ca0 <printf@plt>
  4612b4:	b	4612c4 <ferror@plt+0x5f594>
  4612b8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4612bc:	add	x0, x0, #0x6b6
  4612c0:	bl	401ca0 <printf@plt>
  4612c4:	b	46170c <ferror@plt+0x5f9dc>
  4612c8:	ldr	x0, [sp, #712]
  4612cc:	bl	401ca0 <printf@plt>
  4612d0:	ldur	x8, [x29, #-144]
  4612d4:	subs	x8, x8, #0x1
  4612d8:	cmp	x8, #0x4
  4612dc:	str	x8, [sp, #96]
  4612e0:	b.hi	461360 <ferror@plt+0x5f630>  // b.pmore
  4612e4:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  4612e8:	add	x8, x8, #0x958
  4612ec:	ldr	x11, [sp, #96]
  4612f0:	ldrsw	x10, [x8, x11, lsl #2]
  4612f4:	add	x9, x8, x10
  4612f8:	br	x9
  4612fc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461300:	add	x0, x0, #0xc69
  461304:	bl	401cf0 <gettext@plt>
  461308:	bl	401ca0 <printf@plt>
  46130c:	b	461370 <ferror@plt+0x5f640>
  461310:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461314:	add	x0, x0, #0x6c5
  461318:	bl	401cf0 <gettext@plt>
  46131c:	bl	401ca0 <printf@plt>
  461320:	b	461370 <ferror@plt+0x5f640>
  461324:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461328:	add	x0, x0, #0x6d9
  46132c:	bl	401cf0 <gettext@plt>
  461330:	bl	401ca0 <printf@plt>
  461334:	b	461370 <ferror@plt+0x5f640>
  461338:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46133c:	add	x0, x0, #0x6ee
  461340:	bl	401cf0 <gettext@plt>
  461344:	bl	401ca0 <printf@plt>
  461348:	b	461370 <ferror@plt+0x5f640>
  46134c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461350:	add	x0, x0, #0x701
  461354:	bl	401cf0 <gettext@plt>
  461358:	bl	401ca0 <printf@plt>
  46135c:	b	461370 <ferror@plt+0x5f640>
  461360:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461364:	add	x0, x0, #0x715
  461368:	bl	401cf0 <gettext@plt>
  46136c:	bl	401ca0 <printf@plt>
  461370:	b	46170c <ferror@plt+0x5f9dc>
  461374:	ldr	x0, [sp, #712]
  461378:	bl	401ca0 <printf@plt>
  46137c:	ldur	x8, [x29, #-144]
  461380:	str	x8, [sp, #88]
  461384:	cbz	x8, 4613ac <ferror@plt+0x5f67c>
  461388:	b	46138c <ferror@plt+0x5f65c>
  46138c:	ldr	x8, [sp, #88]
  461390:	cmp	x8, #0x1
  461394:	b.eq	4613c0 <ferror@plt+0x5f690>  // b.none
  461398:	b	46139c <ferror@plt+0x5f66c>
  46139c:	ldr	x8, [sp, #88]
  4613a0:	cmp	x8, #0x2
  4613a4:	b.eq	4613d4 <ferror@plt+0x5f6a4>  // b.none
  4613a8:	b	4613e8 <ferror@plt+0x5f6b8>
  4613ac:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4613b0:	add	x0, x0, #0x724
  4613b4:	bl	401cf0 <gettext@plt>
  4613b8:	bl	401ca0 <printf@plt>
  4613bc:	b	4613f8 <ferror@plt+0x5f6c8>
  4613c0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4613c4:	add	x0, x0, #0x729
  4613c8:	bl	401cf0 <gettext@plt>
  4613cc:	bl	401ca0 <printf@plt>
  4613d0:	b	4613f8 <ferror@plt+0x5f6c8>
  4613d4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4613d8:	add	x0, x0, #0x734
  4613dc:	bl	401cf0 <gettext@plt>
  4613e0:	bl	401ca0 <printf@plt>
  4613e4:	b	4613f8 <ferror@plt+0x5f6c8>
  4613e8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4613ec:	add	x0, x0, #0x715
  4613f0:	bl	401cf0 <gettext@plt>
  4613f4:	bl	401ca0 <printf@plt>
  4613f8:	b	46170c <ferror@plt+0x5f9dc>
  4613fc:	ldr	x0, [sp, #712]
  461400:	bl	401ca0 <printf@plt>
  461404:	ldur	x8, [x29, #-24]
  461408:	ldur	x1, [x29, #-144]
  46140c:	ldur	x2, [x29, #-48]
  461410:	ldur	x3, [x29, #-56]
  461414:	ldur	w4, [x29, #-128]
  461418:	mov	x0, x8
  46141c:	bl	462444 <ferror@plt+0x60714>
  461420:	b	46170c <ferror@plt+0x5f9dc>
  461424:	mov	w8, #0x1                   	// #1
  461428:	ldr	x9, [sp, #720]
  46142c:	str	w8, [x9]
  461430:	ldur	w8, [x29, #-84]
  461434:	cmp	w8, #0x4
  461438:	b.ge	461454 <ferror@plt+0x5f724>  // b.tcont
  46143c:	ldur	x8, [x29, #-24]
  461440:	cmp	x8, #0x6
  461444:	b.eq	461460 <ferror@plt+0x5f730>  // b.none
  461448:	ldur	x8, [x29, #-24]
  46144c:	cmp	x8, #0x7
  461450:	b.eq	461460 <ferror@plt+0x5f730>  // b.none
  461454:	ldur	x8, [x29, #-24]
  461458:	cmp	x8, #0x17
  46145c:	b.ne	461470 <ferror@plt+0x5f740>  // b.any
  461460:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461464:	add	x0, x0, #0x743
  461468:	bl	401cf0 <gettext@plt>
  46146c:	bl	401ca0 <printf@plt>
  461470:	ldur	x8, [x29, #-152]
  461474:	cbz	x8, 4614e4 <ferror@plt+0x5f7b4>
  461478:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46147c:	add	x0, x0, #0x754
  461480:	bl	401ca0 <printf@plt>
  461484:	ldur	x8, [x29, #-152]
  461488:	ldur	x9, [x29, #-72]
  46148c:	ldur	x10, [x29, #-80]
  461490:	ldur	w3, [x29, #-84]
  461494:	ldur	x4, [x29, #-144]
  461498:	ldur	x5, [x29, #-64]
  46149c:	ldur	x6, [x29, #-112]
  4614a0:	mov	x0, x8
  4614a4:	mov	w1, w9
  4614a8:	mov	w2, w10
  4614ac:	bl	4628f0 <ferror@plt+0x60bc0>
  4614b0:	str	w0, [sp, #824]
  4614b4:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4614b8:	add	x0, x0, #0x201
  4614bc:	bl	401ca0 <printf@plt>
  4614c0:	ldr	w9, [sp, #824]
  4614c4:	cbz	w9, 4614e4 <ferror@plt+0x5f7b4>
  4614c8:	ldr	x8, [sp, #720]
  4614cc:	ldr	w9, [x8]
  4614d0:	cbnz	w9, 4614e4 <ferror@plt+0x5f7b4>
  4614d4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4614d8:	add	x0, x0, #0x757
  4614dc:	bl	401cf0 <gettext@plt>
  4614e0:	bl	401ca0 <printf@plt>
  4614e4:	b	46170c <ferror@plt+0x5f9dc>
  4614e8:	ldur	x8, [x29, #-24]
  4614ec:	cmp	x8, #0x18
  4614f0:	b.ne	46153c <ferror@plt+0x5f80c>  // b.any
  4614f4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4614f8:	add	x0, x0, #0x754
  4614fc:	bl	401ca0 <printf@plt>
  461500:	ldur	x8, [x29, #-152]
  461504:	ldur	x9, [x29, #-72]
  461508:	ldur	x10, [x29, #-80]
  46150c:	ldur	w3, [x29, #-84]
  461510:	ldur	x4, [x29, #-144]
  461514:	ldur	x5, [x29, #-64]
  461518:	ldur	x6, [x29, #-112]
  46151c:	mov	x0, x8
  461520:	mov	w1, w9
  461524:	mov	w2, w10
  461528:	bl	4628f0 <ferror@plt+0x60bc0>
  46152c:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  461530:	add	x8, x8, #0x201
  461534:	mov	x0, x8
  461538:	bl	401ca0 <printf@plt>
  46153c:	b	46170c <ferror@plt+0x5f9dc>
  461540:	ldur	x8, [x29, #-24]
  461544:	cmp	x8, #0x20
  461548:	b.eq	46155c <ferror@plt+0x5f82c>  // b.none
  46154c:	ldur	x8, [x29, #-24]
  461550:	mov	x9, #0x1f20                	// #7968
  461554:	cmp	x8, x9
  461558:	b.ne	461560 <ferror@plt+0x5f830>  // b.any
  46155c:	b	46170c <ferror@plt+0x5f9dc>
  461560:	ldur	x8, [x29, #-24]
  461564:	cmp	x8, #0x11
  461568:	b.eq	461590 <ferror@plt+0x5f860>  // b.none
  46156c:	ldur	x8, [x29, #-24]
  461570:	cmp	x8, #0x12
  461574:	b.eq	461590 <ferror@plt+0x5f860>  // b.none
  461578:	ldur	x8, [x29, #-24]
  46157c:	cmp	x8, #0x13
  461580:	b.eq	461590 <ferror@plt+0x5f860>  // b.none
  461584:	ldur	x8, [x29, #-24]
  461588:	cmp	x8, #0x15
  46158c:	b.ne	4615a0 <ferror@plt+0x5f870>  // b.any
  461590:	ldur	x8, [x29, #-64]
  461594:	ldur	x9, [x29, #-144]
  461598:	add	x8, x9, x8
  46159c:	stur	x8, [x29, #-144]
  4615a0:	ldur	x8, [x29, #-144]
  4615a4:	ldur	x9, [x29, #-112]
  4615a8:	ldr	x9, [x9, #48]
  4615ac:	cmp	x8, x9
  4615b0:	b.cc	4615fc <ferror@plt+0x5f8cc>  // b.lo, b.ul, b.last
  4615b4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4615b8:	add	x0, x0, #0x773
  4615bc:	bl	401cf0 <gettext@plt>
  4615c0:	ldur	x1, [x29, #-144]
  4615c4:	ldr	x8, [sp, #744]
  4615c8:	str	x0, [sp, #80]
  4615cc:	mov	x0, x8
  4615d0:	bl	45dad4 <ferror@plt+0x5bda4>
  4615d4:	ldur	x8, [x29, #-160]
  4615d8:	ldur	x9, [x29, #-112]
  4615dc:	ldr	x9, [x9, #32]
  4615e0:	subs	x2, x8, x9
  4615e4:	ldr	x1, [sp, #80]
  4615e8:	str	x0, [sp, #72]
  4615ec:	mov	x0, x1
  4615f0:	ldr	x1, [sp, #72]
  4615f4:	bl	4712bc <warn@@Base>
  4615f8:	b	461708 <ferror@plt+0x5f9d8>
  4615fc:	ldur	x8, [x29, #-112]
  461600:	ldr	x8, [x8, #32]
  461604:	ldur	x9, [x29, #-144]
  461608:	add	x8, x8, x9
  46160c:	str	x8, [sp, #800]
  461610:	ldr	x0, [sp, #800]
  461614:	ldur	x1, [x29, #-56]
  461618:	mov	w8, wzr
  46161c:	mov	w2, w8
  461620:	add	x3, sp, #0x314
  461624:	add	x4, sp, #0x310
  461628:	bl	44a2a0 <ferror@plt+0x48570>
  46162c:	str	x0, [sp, #792]
  461630:	ldr	w8, [sp, #788]
  461634:	mov	w9, w8
  461638:	ldr	x10, [sp, #800]
  46163c:	add	x9, x10, x9
  461640:	str	x9, [sp, #800]
  461644:	ldr	x9, [sp, #792]
  461648:	str	x9, [sp, #816]
  46164c:	ldr	x9, [sp, #816]
  461650:	ldr	x10, [sp, #792]
  461654:	cmp	x9, x10
  461658:	b.eq	461668 <ferror@plt+0x5f938>  // b.none
  46165c:	ldr	w8, [sp, #784]
  461660:	orr	w8, w8, #0x2
  461664:	str	w8, [sp, #784]
  461668:	ldr	w0, [sp, #784]
  46166c:	bl	45defc <ferror@plt+0x5c1cc>
  461670:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461674:	add	x0, x0, #0x7ca
  461678:	bl	401cf0 <gettext@plt>
  46167c:	ldr	x1, [sp, #816]
  461680:	bl	401ca0 <printf@plt>
  461684:	ldur	x8, [x29, #-24]
  461688:	cmp	x8, #0x10
  46168c:	b.eq	4616fc <ferror@plt+0x5f9cc>  // b.none
  461690:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  461694:	add	x8, x8, #0xa18
  461698:	ldr	x8, [x8]
  46169c:	str	x8, [sp, #808]
  4616a0:	ldr	x8, [sp, #808]
  4616a4:	cbz	x8, 4616d0 <ferror@plt+0x5f9a0>
  4616a8:	ldr	x8, [sp, #808]
  4616ac:	ldr	x8, [x8]
  4616b0:	ldr	x9, [sp, #816]
  4616b4:	cmp	x8, x9
  4616b8:	b.ne	4616c0 <ferror@plt+0x5f990>  // b.any
  4616bc:	b	4616d0 <ferror@plt+0x5f9a0>
  4616c0:	ldr	x8, [sp, #808]
  4616c4:	ldr	x8, [x8, #40]
  4616c8:	str	x8, [sp, #808]
  4616cc:	b	4616a0 <ferror@plt+0x5f970>
  4616d0:	ldr	x8, [sp, #808]
  4616d4:	cbz	x8, 4616fc <ferror@plt+0x5f9cc>
  4616d8:	ldr	x8, [sp, #808]
  4616dc:	ldr	x0, [x8, #8]
  4616e0:	bl	45df54 <ferror@plt+0x5c224>
  4616e4:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  4616e8:	add	x8, x8, #0xeae
  4616ec:	str	x0, [sp, #64]
  4616f0:	mov	x0, x8
  4616f4:	ldr	x1, [sp, #64]
  4616f8:	bl	401ca0 <printf@plt>
  4616fc:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  461700:	add	x0, x0, #0x8d5
  461704:	bl	401ca0 <printf@plt>
  461708:	b	46170c <ferror@plt+0x5f9dc>
  46170c:	ldur	x8, [x29, #-48]
  461710:	stur	x8, [x29, #-8]
  461714:	ldur	x0, [x29, #-8]
  461718:	add	sp, sp, #0x540
  46171c:	ldp	x20, x19, [sp, #64]
  461720:	ldp	x22, x21, [sp, #48]
  461724:	ldp	x24, x23, [sp, #32]
  461728:	ldp	x28, x25, [sp, #16]
  46172c:	ldp	x29, x30, [sp], #80
  461730:	ret
  461734:	sub	sp, sp, #0x40
  461738:	stp	x29, x30, [sp, #48]
  46173c:	add	x29, sp, #0x30
  461740:	stur	x0, [x29, #-16]
  461744:	ldur	x8, [x29, #-16]
  461748:	cbnz	x8, 46175c <ferror@plt+0x5fa2c>
  46174c:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  461750:	add	x8, x8, #0x7df
  461754:	stur	x8, [x29, #-8]
  461758:	b	4617b8 <ferror@plt+0x5fa88>
  46175c:	ldur	x8, [x29, #-16]
  461760:	mov	w0, w8
  461764:	bl	474b78 <warn@@Base+0x38bc>
  461768:	str	x0, [sp, #24]
  46176c:	ldr	x9, [sp, #24]
  461770:	cbnz	x9, 4617b0 <ferror@plt+0x5fa80>
  461774:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461778:	add	x0, x0, #0x7f0
  46177c:	bl	401cf0 <gettext@plt>
  461780:	ldur	x3, [x29, #-16]
  461784:	adrp	x8, 4c0000 <stdout@@GLIBC_2.17+0x2900>
  461788:	add	x8, x8, #0x300
  46178c:	str	x0, [sp, #16]
  461790:	mov	x0, x8
  461794:	mov	x1, #0x64                  	// #100
  461798:	ldr	x2, [sp, #16]
  46179c:	str	x8, [sp, #8]
  4617a0:	bl	4019e0 <snprintf@plt>
  4617a4:	ldr	x8, [sp, #8]
  4617a8:	stur	x8, [x29, #-8]
  4617ac:	b	4617b8 <ferror@plt+0x5fa88>
  4617b0:	ldr	x8, [sp, #24]
  4617b4:	stur	x8, [x29, #-8]
  4617b8:	ldur	x0, [x29, #-8]
  4617bc:	ldp	x29, x30, [sp, #48]
  4617c0:	add	sp, sp, #0x40
  4617c4:	ret
  4617c8:	sub	sp, sp, #0x20
  4617cc:	str	x0, [sp, #24]
  4617d0:	str	x1, [sp, #16]
  4617d4:	str	x2, [sp, #8]
  4617d8:	ldr	x8, [sp, #16]
  4617dc:	ldr	x8, [x8]
  4617e0:	str	x8, [sp]
  4617e4:	ldr	x8, [sp, #8]
  4617e8:	ldr	x9, [sp]
  4617ec:	add	x8, x9, x8
  4617f0:	str	x8, [sp]
  4617f4:	ldr	x8, [sp]
  4617f8:	ldr	x9, [sp, #16]
  4617fc:	ldr	x9, [x9]
  461800:	cmp	x8, x9
  461804:	b.cs	46181c <ferror@plt+0x5faec>  // b.hs, b.nlast
  461808:	ldr	x8, [sp, #24]
  46180c:	ldr	x9, [x8]
  461810:	add	x9, x9, #0x1
  461814:	str	x9, [x8]
  461818:	b	46181c <ferror@plt+0x5faec>
  46181c:	ldr	x8, [sp]
  461820:	ldr	x9, [sp, #16]
  461824:	str	x8, [x9]
  461828:	add	sp, sp, #0x20
  46182c:	ret
  461830:	sub	sp, sp, #0x30
  461834:	stp	x29, x30, [sp, #32]
  461838:	add	x29, sp, #0x20
  46183c:	stur	x0, [x29, #-8]
  461840:	str	x1, [sp, #16]
  461844:	str	x2, [sp, #8]
  461848:	ldr	x8, [sp, #8]
  46184c:	ldur	x9, [x29, #-8]
  461850:	subs	x8, x8, x9
  461854:	str	x8, [sp]
  461858:	ldr	x8, [sp, #16]
  46185c:	ldr	x9, [sp]
  461860:	cmp	x8, x9
  461864:	b.ls	461884 <ferror@plt+0x5fb54>  // b.plast
  461868:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46186c:	add	x0, x0, #0x808
  461870:	bl	401cf0 <gettext@plt>
  461874:	ldr	x1, [sp, #16]
  461878:	bl	4712bc <warn@@Base>
  46187c:	ldr	x8, [sp]
  461880:	str	x8, [sp, #16]
  461884:	ldr	x0, [sp, #16]
  461888:	ldp	x29, x30, [sp, #32]
  46188c:	add	sp, sp, #0x30
  461890:	ret
  461894:	sub	sp, sp, #0x70
  461898:	stp	x29, x30, [sp, #96]
  46189c:	add	x29, sp, #0x60
  4618a0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  4618a4:	add	x8, x8, #0x82d
  4618a8:	adrp	x9, 482000 <warn@@Base+0x10d44>
  4618ac:	add	x9, x9, #0x784
  4618b0:	stur	x0, [x29, #-16]
  4618b4:	stur	x1, [x29, #-24]
  4618b8:	stur	x2, [x29, #-32]
  4618bc:	sturb	w3, [x29, #-33]
  4618c0:	mov	x0, x8
  4618c4:	str	x9, [sp, #40]
  4618c8:	bl	401cf0 <gettext@plt>
  4618cc:	ldurb	w1, [x29, #-33]
  4618d0:	ldur	x8, [x29, #-24]
  4618d4:	ldr	x9, [sp, #40]
  4618d8:	str	x0, [sp, #32]
  4618dc:	mov	x0, x9
  4618e0:	str	w1, [sp, #28]
  4618e4:	mov	x1, x8
  4618e8:	bl	45dad4 <ferror@plt+0x5bda4>
  4618ec:	ldr	x1, [sp, #32]
  4618f0:	str	x0, [sp, #16]
  4618f4:	mov	x0, x1
  4618f8:	ldr	w1, [sp, #28]
  4618fc:	ldr	x2, [sp, #16]
  461900:	bl	401ca0 <printf@plt>
  461904:	ldur	x8, [x29, #-16]
  461908:	ldur	x9, [x29, #-32]
  46190c:	cmp	x8, x9
  461910:	b.ls	461920 <ferror@plt+0x5fbf0>  // b.plast
  461914:	ldur	x8, [x29, #-32]
  461918:	stur	x8, [x29, #-8]
  46191c:	b	4619b4 <ferror@plt+0x5fc84>
  461920:	ldur	x8, [x29, #-32]
  461924:	ldur	x9, [x29, #-16]
  461928:	subs	x8, x8, x9
  46192c:	str	x8, [sp, #48]
  461930:	ldur	x8, [x29, #-24]
  461934:	ldr	x9, [sp, #48]
  461938:	cmp	x8, x9
  46193c:	b.ls	46194c <ferror@plt+0x5fc1c>  // b.plast
  461940:	ldr	x8, [sp, #48]
  461944:	str	x8, [sp, #8]
  461948:	b	461954 <ferror@plt+0x5fc24>
  46194c:	ldur	x8, [x29, #-24]
  461950:	str	x8, [sp, #8]
  461954:	ldr	x8, [sp, #8]
  461958:	stur	x8, [x29, #-24]
  46195c:	ldur	x8, [x29, #-24]
  461960:	subs	x9, x8, #0x1
  461964:	stur	x9, [x29, #-24]
  461968:	cbz	x8, 4619ac <ferror@plt+0x5fc7c>
  46196c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  461970:	add	x8, x8, #0x578
  461974:	ldr	x8, [x8]
  461978:	ldur	x9, [x29, #-16]
  46197c:	add	x10, x9, #0x1
  461980:	stur	x10, [x29, #-16]
  461984:	mov	x0, x9
  461988:	mov	w1, #0x1                   	// #1
  46198c:	blr	x8
  461990:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  461994:	add	x8, x8, #0xf8e
  461998:	str	x0, [sp]
  46199c:	mov	x0, x8
  4619a0:	ldr	x1, [sp]
  4619a4:	bl	401ca0 <printf@plt>
  4619a8:	b	46195c <ferror@plt+0x5fc2c>
  4619ac:	ldur	x8, [x29, #-16]
  4619b0:	stur	x8, [x29, #-8]
  4619b4:	ldur	x0, [x29, #-8]
  4619b8:	ldp	x29, x30, [sp, #96]
  4619bc:	add	sp, sp, #0x70
  4619c0:	ret
  4619c4:	sub	sp, sp, #0x40
  4619c8:	stp	x29, x30, [sp, #48]
  4619cc:	add	x29, sp, #0x30
  4619d0:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  4619d4:	add	x8, x8, #0x400
  4619d8:	add	x8, x8, #0x460
  4619dc:	stur	x0, [x29, #-16]
  4619e0:	str	x8, [sp, #24]
  4619e4:	ldr	x8, [sp, #24]
  4619e8:	ldr	x8, [x8, #32]
  4619ec:	cbnz	x8, 461a04 <ferror@plt+0x5fcd4>
  4619f0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4619f4:	add	x0, x0, #0x83f
  4619f8:	bl	401cf0 <gettext@plt>
  4619fc:	stur	x0, [x29, #-8]
  461a00:	b	461ac0 <ferror@plt+0x5fd90>
  461a04:	ldur	x8, [x29, #-16]
  461a08:	ldr	x9, [sp, #24]
  461a0c:	ldr	x9, [x9, #48]
  461a10:	cmp	x8, x9
  461a14:	b.cc	461a64 <ferror@plt+0x5fd34>  // b.lo, b.ul, b.last
  461a18:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461a1c:	add	x0, x0, #0x857
  461a20:	bl	401cf0 <gettext@plt>
  461a24:	ldur	x1, [x29, #-16]
  461a28:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  461a2c:	add	x8, x8, #0xe28
  461a30:	str	x0, [sp, #8]
  461a34:	mov	x0, x8
  461a38:	bl	45dad4 <ferror@plt+0x5bda4>
  461a3c:	ldr	x1, [sp, #8]
  461a40:	str	x0, [sp]
  461a44:	mov	x0, x1
  461a48:	ldr	x1, [sp]
  461a4c:	bl	4712bc <warn@@Base>
  461a50:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461a54:	add	x0, x0, #0x878
  461a58:	bl	401cf0 <gettext@plt>
  461a5c:	stur	x0, [x29, #-8]
  461a60:	b	461ac0 <ferror@plt+0x5fd90>
  461a64:	ldr	x8, [sp, #24]
  461a68:	ldr	x8, [x8, #32]
  461a6c:	ldur	x9, [x29, #-16]
  461a70:	add	x8, x8, x9
  461a74:	str	x8, [sp, #16]
  461a78:	ldr	x0, [sp, #16]
  461a7c:	ldr	x8, [sp, #24]
  461a80:	ldr	x8, [x8, #48]
  461a84:	ldur	x9, [x29, #-16]
  461a88:	subs	x1, x8, x9
  461a8c:	bl	401940 <strnlen@plt>
  461a90:	ldr	x8, [sp, #24]
  461a94:	ldr	x8, [x8, #48]
  461a98:	ldur	x9, [x29, #-16]
  461a9c:	subs	x8, x8, x9
  461aa0:	cmp	x0, x8
  461aa4:	b.ne	461ab8 <ferror@plt+0x5fd88>  // b.any
  461aa8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461aac:	add	x0, x0, #0x88c
  461ab0:	bl	401cf0 <gettext@plt>
  461ab4:	str	x0, [sp, #16]
  461ab8:	ldr	x8, [sp, #16]
  461abc:	stur	x8, [x29, #-8]
  461ac0:	ldur	x0, [x29, #-8]
  461ac4:	ldp	x29, x30, [sp, #48]
  461ac8:	add	sp, sp, #0x40
  461acc:	ret
  461ad0:	sub	sp, sp, #0x40
  461ad4:	stp	x29, x30, [sp, #48]
  461ad8:	add	x29, sp, #0x30
  461adc:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  461ae0:	add	x8, x8, #0x400
  461ae4:	add	x8, x8, #0x4d0
  461ae8:	stur	x0, [x29, #-16]
  461aec:	str	x8, [sp, #24]
  461af0:	ldr	x8, [sp, #24]
  461af4:	ldr	x8, [x8, #32]
  461af8:	cbnz	x8, 461b10 <ferror@plt+0x5fde0>
  461afc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461b00:	add	x0, x0, #0x8b7
  461b04:	bl	401cf0 <gettext@plt>
  461b08:	stur	x0, [x29, #-8]
  461b0c:	b	461bcc <ferror@plt+0x5fe9c>
  461b10:	ldur	x8, [x29, #-16]
  461b14:	ldr	x9, [sp, #24]
  461b18:	ldr	x9, [x9, #48]
  461b1c:	cmp	x8, x9
  461b20:	b.cc	461b70 <ferror@plt+0x5fe40>  // b.lo, b.ul, b.last
  461b24:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461b28:	add	x0, x0, #0x8d4
  461b2c:	bl	401cf0 <gettext@plt>
  461b30:	ldur	x1, [x29, #-16]
  461b34:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  461b38:	add	x8, x8, #0xe28
  461b3c:	str	x0, [sp, #8]
  461b40:	mov	x0, x8
  461b44:	bl	45dad4 <ferror@plt+0x5bda4>
  461b48:	ldr	x1, [sp, #8]
  461b4c:	str	x0, [sp]
  461b50:	mov	x0, x1
  461b54:	ldr	x1, [sp]
  461b58:	bl	4712bc <warn@@Base>
  461b5c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461b60:	add	x0, x0, #0x878
  461b64:	bl	401cf0 <gettext@plt>
  461b68:	stur	x0, [x29, #-8]
  461b6c:	b	461bcc <ferror@plt+0x5fe9c>
  461b70:	ldr	x8, [sp, #24]
  461b74:	ldr	x8, [x8, #32]
  461b78:	ldur	x9, [x29, #-16]
  461b7c:	add	x8, x8, x9
  461b80:	str	x8, [sp, #16]
  461b84:	ldr	x0, [sp, #16]
  461b88:	ldr	x8, [sp, #24]
  461b8c:	ldr	x8, [x8, #48]
  461b90:	ldur	x9, [x29, #-16]
  461b94:	subs	x1, x8, x9
  461b98:	bl	401940 <strnlen@plt>
  461b9c:	ldr	x8, [sp, #24]
  461ba0:	ldr	x8, [x8, #48]
  461ba4:	ldur	x9, [x29, #-16]
  461ba8:	subs	x8, x8, x9
  461bac:	cmp	x0, x8
  461bb0:	b.ne	461bc4 <ferror@plt+0x5fe94>  // b.any
  461bb4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461bb8:	add	x0, x0, #0x8fa
  461bbc:	bl	401cf0 <gettext@plt>
  461bc0:	str	x0, [sp, #16]
  461bc4:	ldr	x8, [sp, #16]
  461bc8:	stur	x8, [x29, #-8]
  461bcc:	ldur	x0, [x29, #-8]
  461bd0:	ldp	x29, x30, [sp, #48]
  461bd4:	add	sp, sp, #0x40
  461bd8:	ret
  461bdc:	sub	sp, sp, #0xa0
  461be0:	stp	x29, x30, [sp, #144]
  461be4:	add	x29, sp, #0x90
  461be8:	mov	w8, #0x22                  	// #34
  461bec:	mov	w9, #0xa                   	// #10
  461bf0:	mov	w10, #0x24                  	// #36
  461bf4:	mov	w11, #0x23                  	// #35
  461bf8:	adrp	x12, 4bc000 <warn@@Base+0x4ad44>
  461bfc:	add	x12, x12, #0x400
  461c00:	stur	x0, [x29, #-16]
  461c04:	stur	x1, [x29, #-24]
  461c08:	stur	x2, [x29, #-32]
  461c0c:	stur	w3, [x29, #-36]
  461c10:	ldur	w13, [x29, #-36]
  461c14:	cmp	w13, #0x0
  461c18:	csel	w8, w8, w9, ne  // ne = any
  461c1c:	stur	w8, [x29, #-40]
  461c20:	ldur	w8, [x29, #-36]
  461c24:	cmp	w8, #0x0
  461c28:	csel	w8, w10, w11, ne  // ne = any
  461c2c:	stur	w8, [x29, #-44]
  461c30:	ldur	w8, [x29, #-44]
  461c34:	mov	w14, w8
  461c38:	mov	x15, #0x70                  	// #112
  461c3c:	mul	x14, x15, x14
  461c40:	add	x14, x12, x14
  461c44:	stur	x14, [x29, #-56]
  461c48:	ldur	w8, [x29, #-40]
  461c4c:	mov	w14, w8
  461c50:	mul	x14, x15, x14
  461c54:	add	x12, x12, x14
  461c58:	stur	x12, [x29, #-64]
  461c5c:	ldur	x12, [x29, #-16]
  461c60:	ldur	x14, [x29, #-32]
  461c64:	mul	x12, x12, x14
  461c68:	str	x12, [sp, #72]
  461c6c:	ldur	x12, [x29, #-56]
  461c70:	ldr	x12, [x12, #32]
  461c74:	cbnz	x12, 461cb0 <ferror@plt+0x5ff80>
  461c78:	ldur	w8, [x29, #-36]
  461c7c:	cbz	w8, 461c94 <ferror@plt+0x5ff64>
  461c80:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461c84:	add	x0, x0, #0x92a
  461c88:	bl	401cf0 <gettext@plt>
  461c8c:	str	x0, [sp, #48]
  461c90:	b	461ca4 <ferror@plt+0x5ff74>
  461c94:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461c98:	add	x0, x0, #0x94e
  461c9c:	bl	401cf0 <gettext@plt>
  461ca0:	str	x0, [sp, #48]
  461ca4:	ldr	x8, [sp, #48]
  461ca8:	stur	x8, [x29, #-8]
  461cac:	b	461e6c <ferror@plt+0x6013c>
  461cb0:	ldur	x8, [x29, #-24]
  461cb4:	cbz	x8, 461ccc <ferror@plt+0x5ff9c>
  461cb8:	ldur	x8, [x29, #-24]
  461cbc:	ldr	x8, [x8, #56]
  461cc0:	ldr	x9, [sp, #72]
  461cc4:	add	x8, x9, x8
  461cc8:	str	x8, [sp, #72]
  461ccc:	ldr	x8, [sp, #72]
  461cd0:	ldur	x9, [x29, #-56]
  461cd4:	ldr	x9, [x9, #48]
  461cd8:	cmp	x8, x9
  461cdc:	b.cc	461d2c <ferror@plt+0x5fffc>  // b.lo, b.ul, b.last
  461ce0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461ce4:	add	x0, x0, #0x96e
  461ce8:	bl	401cf0 <gettext@plt>
  461cec:	ldr	x1, [sp, #72]
  461cf0:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  461cf4:	add	x8, x8, #0xe28
  461cf8:	str	x0, [sp, #40]
  461cfc:	mov	x0, x8
  461d00:	bl	45dad4 <ferror@plt+0x5bda4>
  461d04:	ldr	x1, [sp, #40]
  461d08:	str	x0, [sp, #32]
  461d0c:	mov	x0, x1
  461d10:	ldr	x1, [sp, #32]
  461d14:	bl	4712bc <warn@@Base>
  461d18:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461d1c:	add	x0, x0, #0x998
  461d20:	bl	401cf0 <gettext@plt>
  461d24:	stur	x0, [x29, #-8]
  461d28:	b	461e6c <ferror@plt+0x6013c>
  461d2c:	ldur	x8, [x29, #-64]
  461d30:	ldr	x8, [x8, #32]
  461d34:	cbnz	x8, 461d70 <ferror@plt+0x60040>
  461d38:	ldur	w8, [x29, #-36]
  461d3c:	cbz	w8, 461d54 <ferror@plt+0x60024>
  461d40:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461d44:	add	x0, x0, #0x9b2
  461d48:	bl	401cf0 <gettext@plt>
  461d4c:	str	x0, [sp, #24]
  461d50:	b	461d64 <ferror@plt+0x60034>
  461d54:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461d58:	add	x0, x0, #0x83f
  461d5c:	bl	401cf0 <gettext@plt>
  461d60:	str	x0, [sp, #24]
  461d64:	ldr	x8, [sp, #24]
  461d68:	stur	x8, [x29, #-8]
  461d6c:	b	461e6c <ferror@plt+0x6013c>
  461d70:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  461d74:	add	x8, x8, #0x578
  461d78:	ldr	x8, [x8]
  461d7c:	ldur	x9, [x29, #-56]
  461d80:	ldr	x9, [x9, #32]
  461d84:	ldr	x10, [sp, #72]
  461d88:	add	x0, x9, x10
  461d8c:	ldur	x9, [x29, #-32]
  461d90:	mov	w1, w9
  461d94:	blr	x8
  461d98:	str	x0, [sp, #64]
  461d9c:	ldur	x8, [x29, #-64]
  461da0:	ldr	x8, [x8, #40]
  461da4:	ldr	x10, [sp, #64]
  461da8:	subs	x8, x10, x8
  461dac:	str	x8, [sp, #64]
  461db0:	ldr	x8, [sp, #64]
  461db4:	ldur	x10, [x29, #-64]
  461db8:	ldr	x10, [x10, #48]
  461dbc:	cmp	x8, x10
  461dc0:	b.cc	461e10 <ferror@plt+0x600e0>  // b.lo, b.ul, b.last
  461dc4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461dc8:	add	x0, x0, #0x9ce
  461dcc:	bl	401cf0 <gettext@plt>
  461dd0:	ldr	x1, [sp, #64]
  461dd4:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  461dd8:	add	x8, x8, #0xe28
  461ddc:	str	x0, [sp, #16]
  461de0:	mov	x0, x8
  461de4:	bl	45dad4 <ferror@plt+0x5bda4>
  461de8:	ldr	x1, [sp, #16]
  461dec:	str	x0, [sp, #8]
  461df0:	mov	x0, x1
  461df4:	ldr	x1, [sp, #8]
  461df8:	bl	4712bc <warn@@Base>
  461dfc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461e00:	add	x0, x0, #0xa01
  461e04:	bl	401cf0 <gettext@plt>
  461e08:	stur	x0, [x29, #-8]
  461e0c:	b	461e6c <ferror@plt+0x6013c>
  461e10:	ldur	x8, [x29, #-64]
  461e14:	ldr	x8, [x8, #32]
  461e18:	ldr	x9, [sp, #64]
  461e1c:	add	x8, x8, x9
  461e20:	str	x8, [sp, #56]
  461e24:	ldr	x0, [sp, #56]
  461e28:	ldur	x8, [x29, #-64]
  461e2c:	ldr	x8, [x8, #48]
  461e30:	ldr	x9, [sp, #64]
  461e34:	subs	x1, x8, x9
  461e38:	bl	401940 <strnlen@plt>
  461e3c:	ldur	x8, [x29, #-64]
  461e40:	ldr	x8, [x8, #48]
  461e44:	ldr	x9, [sp, #64]
  461e48:	subs	x8, x8, x9
  461e4c:	cmp	x0, x8
  461e50:	b.ne	461e64 <ferror@plt+0x60134>  // b.any
  461e54:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461e58:	add	x0, x0, #0xa24
  461e5c:	bl	401cf0 <gettext@plt>
  461e60:	str	x0, [sp, #56]
  461e64:	ldr	x8, [sp, #56]
  461e68:	stur	x8, [x29, #-8]
  461e6c:	ldur	x0, [x29, #-8]
  461e70:	ldp	x29, x30, [sp, #144]
  461e74:	add	sp, sp, #0xa0
  461e78:	ret
  461e7c:	sub	sp, sp, #0x50
  461e80:	stp	x29, x30, [sp, #64]
  461e84:	add	x29, sp, #0x40
  461e88:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  461e8c:	add	x8, x8, #0x534
  461e90:	adrp	x9, 4bc000 <warn@@Base+0x4ad44>
  461e94:	add	x9, x9, #0x400
  461e98:	mov	x10, #0x1260                	// #4704
  461e9c:	add	x9, x9, x10
  461ea0:	stur	x0, [x29, #-16]
  461ea4:	ldr	w11, [x8]
  461ea8:	str	x9, [sp, #16]
  461eac:	cbnz	w11, 461ec0 <ferror@plt+0x60190>
  461eb0:	adrp	x8, 497000 <warn@@Base+0x25d44>
  461eb4:	add	x8, x8, #0x6b8
  461eb8:	stur	x8, [x29, #-8]
  461ebc:	b	462000 <ferror@plt+0x602d0>
  461ec0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  461ec4:	add	x8, x8, #0x988
  461ec8:	ldr	x8, [x8]
  461ecc:	cbnz	x8, 461ee4 <ferror@plt+0x601b4>
  461ed0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461ed4:	add	x0, x0, #0xa44
  461ed8:	bl	401cf0 <gettext@plt>
  461edc:	stur	x0, [x29, #-8]
  461ee0:	b	462000 <ferror@plt+0x602d0>
  461ee4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  461ee8:	add	x8, x8, #0x988
  461eec:	ldr	x8, [x8]
  461ef0:	stur	x8, [x29, #-24]
  461ef4:	ldur	x8, [x29, #-24]
  461ef8:	cbz	x8, 461fb8 <ferror@plt+0x60288>
  461efc:	ldur	x8, [x29, #-24]
  461f00:	ldr	x1, [x8]
  461f04:	mov	w0, #0x2a                  	// #42
  461f08:	bl	401eec <ferror@plt+0x1bc>
  461f0c:	cbnz	w0, 461f14 <ferror@plt+0x601e4>
  461f10:	b	461fa8 <ferror@plt+0x60278>
  461f14:	ldr	x8, [sp, #16]
  461f18:	str	x8, [sp, #32]
  461f1c:	ldr	x9, [sp, #32]
  461f20:	ldr	x9, [x9, #32]
  461f24:	cbnz	x9, 461f2c <ferror@plt+0x601fc>
  461f28:	b	461fa8 <ferror@plt+0x60278>
  461f2c:	ldur	x8, [x29, #-16]
  461f30:	ldr	x9, [sp, #32]
  461f34:	ldr	x9, [x9, #48]
  461f38:	cmp	x8, x9
  461f3c:	b.cc	461f44 <ferror@plt+0x60214>  // b.lo, b.ul, b.last
  461f40:	b	461fa8 <ferror@plt+0x60278>
  461f44:	ldr	x8, [sp, #32]
  461f48:	ldr	x8, [x8, #32]
  461f4c:	ldur	x9, [x29, #-16]
  461f50:	add	x8, x8, x9
  461f54:	str	x8, [sp, #24]
  461f58:	ldr	x0, [sp, #24]
  461f5c:	ldr	x8, [sp, #32]
  461f60:	ldr	x8, [x8, #48]
  461f64:	ldur	x9, [x29, #-16]
  461f68:	subs	x1, x8, x9
  461f6c:	bl	401940 <strnlen@plt>
  461f70:	ldr	x8, [sp, #32]
  461f74:	ldr	x8, [x8, #48]
  461f78:	ldur	x9, [x29, #-16]
  461f7c:	subs	x8, x8, x9
  461f80:	cmp	x0, x8
  461f84:	b.ne	461f9c <ferror@plt+0x6026c>  // b.any
  461f88:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461f8c:	add	x0, x0, #0xa59
  461f90:	bl	401cf0 <gettext@plt>
  461f94:	stur	x0, [x29, #-8]
  461f98:	b	462000 <ferror@plt+0x602d0>
  461f9c:	ldr	x8, [sp, #24]
  461fa0:	stur	x8, [x29, #-8]
  461fa4:	b	462000 <ferror@plt+0x602d0>
  461fa8:	ldur	x8, [x29, #-24]
  461fac:	ldr	x8, [x8, #16]
  461fb0:	stur	x8, [x29, #-24]
  461fb4:	b	461ef4 <ferror@plt+0x601c4>
  461fb8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461fbc:	add	x0, x0, #0xa88
  461fc0:	bl	401cf0 <gettext@plt>
  461fc4:	ldur	x1, [x29, #-16]
  461fc8:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  461fcc:	add	x8, x8, #0xe28
  461fd0:	str	x0, [sp, #8]
  461fd4:	mov	x0, x8
  461fd8:	bl	45dad4 <ferror@plt+0x5bda4>
  461fdc:	ldr	x1, [sp, #8]
  461fe0:	str	x0, [sp]
  461fe4:	mov	x0, x1
  461fe8:	ldr	x1, [sp]
  461fec:	bl	4712bc <warn@@Base>
  461ff0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  461ff4:	add	x0, x0, #0x878
  461ff8:	bl	401cf0 <gettext@plt>
  461ffc:	stur	x0, [x29, #-8]
  462000:	ldur	x0, [x29, #-8]
  462004:	ldp	x29, x30, [sp, #64]
  462008:	add	sp, sp, #0x50
  46200c:	ret
  462010:	sub	sp, sp, #0x50
  462014:	stp	x29, x30, [sp, #64]
  462018:	add	x29, sp, #0x40
  46201c:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  462020:	add	x8, x8, #0x400
  462024:	mov	x9, #0x1030                	// #4144
  462028:	add	x8, x8, x9
  46202c:	stur	x0, [x29, #-16]
  462030:	stur	x1, [x29, #-24]
  462034:	str	x8, [sp, #32]
  462038:	ldr	x8, [sp, #32]
  46203c:	ldr	x8, [x8, #32]
  462040:	cbnz	x8, 462058 <ferror@plt+0x60328>
  462044:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462048:	add	x0, x0, #0xad2
  46204c:	bl	401cf0 <gettext@plt>
  462050:	stur	x0, [x29, #-8]
  462054:	b	462114 <ferror@plt+0x603e4>
  462058:	ldur	x8, [x29, #-16]
  46205c:	ldur	x9, [x29, #-24]
  462060:	add	x8, x8, x9
  462064:	ldr	x9, [sp, #32]
  462068:	ldr	x9, [x9, #48]
  46206c:	cmp	x8, x9
  462070:	b.ls	4620d0 <ferror@plt+0x603a0>  // b.plast
  462074:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462078:	add	x0, x0, #0xaeb
  46207c:	bl	401cf0 <gettext@plt>
  462080:	ldr	x8, [sp, #32]
  462084:	ldr	x1, [x8, #16]
  462088:	ldur	x8, [x29, #-16]
  46208c:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  462090:	add	x9, x9, #0xe28
  462094:	str	x0, [sp, #24]
  462098:	mov	x0, x9
  46209c:	str	x1, [sp, #16]
  4620a0:	mov	x1, x8
  4620a4:	bl	45dad4 <ferror@plt+0x5bda4>
  4620a8:	ldr	x1, [sp, #24]
  4620ac:	str	x0, [sp, #8]
  4620b0:	mov	x0, x1
  4620b4:	ldr	x1, [sp, #16]
  4620b8:	ldr	x2, [sp, #8]
  4620bc:	bl	4712bc <warn@@Base>
  4620c0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  4620c4:	add	x8, x8, #0xb0f
  4620c8:	stur	x8, [x29, #-8]
  4620cc:	b	462114 <ferror@plt+0x603e4>
  4620d0:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4620d4:	add	x8, x8, #0x578
  4620d8:	ldr	x8, [x8]
  4620dc:	ldr	x9, [sp, #32]
  4620e0:	ldr	x9, [x9, #32]
  4620e4:	ldur	x10, [x29, #-16]
  4620e8:	add	x0, x9, x10
  4620ec:	ldur	x9, [x29, #-24]
  4620f0:	mov	w1, w9
  4620f4:	blr	x8
  4620f8:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  4620fc:	add	x8, x8, #0xe28
  462100:	str	x0, [sp]
  462104:	mov	x0, x8
  462108:	ldr	x1, [sp]
  46210c:	bl	45dad4 <ferror@plt+0x5bda4>
  462110:	stur	x0, [x29, #-8]
  462114:	ldur	x0, [x29, #-8]
  462118:	ldp	x29, x30, [sp, #64]
  46211c:	add	sp, sp, #0x50
  462120:	ret
  462124:	sub	sp, sp, #0x20
  462128:	stp	x29, x30, [sp, #16]
  46212c:	add	x29, sp, #0x10
  462130:	mov	w8, wzr
  462134:	str	x0, [sp, #8]
  462138:	ldr	x0, [sp, #8]
  46213c:	mov	w1, w8
  462140:	bl	4651f8 <ferror@plt+0x634c8>
  462144:	ldp	x29, x30, [sp, #16]
  462148:	add	sp, sp, #0x20
  46214c:	ret
  462150:	sub	sp, sp, #0x20
  462154:	stp	x29, x30, [sp, #16]
  462158:	add	x29, sp, #0x10
  46215c:	mov	w1, #0x1                   	// #1
  462160:	str	x0, [sp, #8]
  462164:	ldr	x0, [sp, #8]
  462168:	bl	4651f8 <ferror@plt+0x634c8>
  46216c:	ldp	x29, x30, [sp, #16]
  462170:	add	sp, sp, #0x20
  462174:	ret
  462178:	sub	sp, sp, #0x20
  46217c:	stp	x29, x30, [sp, #16]
  462180:	add	x29, sp, #0x10
  462184:	mov	w1, #0x2                   	// #2
  462188:	str	x0, [sp, #8]
  46218c:	ldr	x0, [sp, #8]
  462190:	bl	4651f8 <ferror@plt+0x634c8>
  462194:	ldp	x29, x30, [sp, #16]
  462198:	add	sp, sp, #0x20
  46219c:	ret
  4621a0:	sub	sp, sp, #0xa0
  4621a4:	stp	x29, x30, [sp, #144]
  4621a8:	add	x29, sp, #0x90
  4621ac:	stur	x0, [x29, #-8]
  4621b0:	stur	x1, [x29, #-16]
  4621b4:	stur	x2, [x29, #-24]
  4621b8:	stur	x3, [x29, #-32]
  4621bc:	stur	x4, [x29, #-40]
  4621c0:	stur	w5, [x29, #-44]
  4621c4:	stur	x6, [x29, #-56]
  4621c8:	stur	w7, [x29, #-60]
  4621cc:	ldur	x8, [x29, #-56]
  4621d0:	str	wzr, [x8]
  4621d4:	ldur	x0, [x29, #-16]
  4621d8:	ldur	x1, [x29, #-24]
  4621dc:	mov	w8, wzr
  4621e0:	mov	w2, w8
  4621e4:	add	x3, sp, #0x2c
  4621e8:	add	x4, sp, #0x28
  4621ec:	bl	44a2a0 <ferror@plt+0x48570>
  4621f0:	str	x0, [sp, #48]
  4621f4:	ldr	w8, [sp, #44]
  4621f8:	mov	w9, w8
  4621fc:	ldur	x10, [x29, #-16]
  462200:	add	x9, x10, x9
  462204:	stur	x9, [x29, #-16]
  462208:	ldr	x9, [sp, #48]
  46220c:	str	x9, [sp, #72]
  462210:	ldr	x9, [sp, #72]
  462214:	ldr	x10, [sp, #48]
  462218:	cmp	x9, x10
  46221c:	b.eq	46222c <ferror@plt+0x604fc>  // b.none
  462220:	ldr	w8, [sp, #40]
  462224:	orr	w8, w8, #0x2
  462228:	str	w8, [sp, #40]
  46222c:	ldr	w0, [sp, #40]
  462230:	bl	45defc <ferror@plt+0x5c1cc>
  462234:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  462238:	add	x8, x8, #0xa18
  46223c:	ldr	x8, [x8]
  462240:	str	x8, [sp, #64]
  462244:	ldr	x8, [sp, #64]
  462248:	mov	w9, #0x0                   	// #0
  46224c:	str	w9, [sp, #28]
  462250:	cbz	x8, 46226c <ferror@plt+0x6053c>
  462254:	ldr	x8, [sp, #64]
  462258:	ldr	x8, [x8]
  46225c:	ldr	x9, [sp, #72]
  462260:	cmp	x8, x9
  462264:	cset	w10, ne  // ne = any
  462268:	str	w10, [sp, #28]
  46226c:	ldr	w8, [sp, #28]
  462270:	tbnz	w8, #0, 462278 <ferror@plt+0x60548>
  462274:	b	462288 <ferror@plt+0x60558>
  462278:	ldr	x8, [sp, #64]
  46227c:	ldr	x8, [x8, #40]
  462280:	str	x8, [sp, #64]
  462284:	b	462244 <ferror@plt+0x60514>
  462288:	ldr	x8, [sp, #64]
  46228c:	cbnz	x8, 462294 <ferror@plt+0x60564>
  462290:	b	462438 <ferror@plt+0x60708>
  462294:	ldr	x8, [sp, #64]
  462298:	ldr	x8, [x8, #24]
  46229c:	str	x8, [sp, #56]
  4622a0:	ldr	x8, [sp, #56]
  4622a4:	mov	w9, #0x0                   	// #0
  4622a8:	str	w9, [sp, #24]
  4622ac:	cbz	x8, 4622c4 <ferror@plt+0x60594>
  4622b0:	ldr	x8, [sp, #56]
  4622b4:	ldr	x8, [x8]
  4622b8:	cmp	x8, #0x0
  4622bc:	cset	w9, ne  // ne = any
  4622c0:	str	w9, [sp, #24]
  4622c4:	ldr	w8, [sp, #24]
  4622c8:	tbnz	w8, #0, 4622d0 <ferror@plt+0x605a0>
  4622cc:	b	462438 <ferror@plt+0x60708>
  4622d0:	add	x6, sp, #0x20
  4622d4:	str	xzr, [sp, #32]
  4622d8:	ldr	x8, [sp, #56]
  4622dc:	ldr	x0, [x8, #8]
  4622e0:	ldur	x1, [x29, #-16]
  4622e4:	ldur	x2, [x29, #-24]
  4622e8:	ldur	x3, [x29, #-32]
  4622ec:	ldur	x4, [x29, #-40]
  4622f0:	ldur	w5, [x29, #-44]
  4622f4:	bl	465264 <ferror@plt+0x63534>
  4622f8:	stur	x0, [x29, #-16]
  4622fc:	ldur	x8, [x29, #-16]
  462300:	cbnz	x8, 462308 <ferror@plt+0x605d8>
  462304:	b	462438 <ferror@plt+0x60708>
  462308:	ldr	x8, [sp, #56]
  46230c:	ldr	x8, [x8]
  462310:	cmp	x8, #0x3e
  462314:	str	x8, [sp, #16]
  462318:	b.eq	462390 <ferror@plt+0x60660>  // b.none
  46231c:	b	462320 <ferror@plt+0x605f0>
  462320:	ldr	x8, [sp, #16]
  462324:	cmp	x8, #0x49
  462328:	cset	w9, eq  // eq = none
  46232c:	eor	w9, w9, #0x1
  462330:	tbnz	w9, #0, 462428 <ferror@plt+0x606f8>
  462334:	b	462338 <ferror@plt+0x60608>
  462338:	ldur	w8, [x29, #-60]
  46233c:	cbz	w8, 462344 <ferror@plt+0x60614>
  462340:	b	462438 <ferror@plt+0x60708>
  462344:	ldr	x8, [sp, #32]
  462348:	ldur	x9, [x29, #-24]
  46234c:	ldur	x10, [x29, #-8]
  462350:	subs	x9, x9, x10
  462354:	cmp	x8, x9
  462358:	b.cc	462360 <ferror@plt+0x60630>  // b.lo, b.ul, b.last
  46235c:	b	462438 <ferror@plt+0x60708>
  462360:	ldur	x0, [x29, #-8]
  462364:	ldur	x8, [x29, #-8]
  462368:	ldr	x9, [sp, #32]
  46236c:	add	x1, x8, x9
  462370:	ldur	x2, [x29, #-24]
  462374:	ldur	x3, [x29, #-32]
  462378:	ldur	x4, [x29, #-40]
  46237c:	ldur	w5, [x29, #-44]
  462380:	ldur	x6, [x29, #-56]
  462384:	mov	w7, #0x1                   	// #1
  462388:	bl	4621a0 <ferror@plt+0x60470>
  46238c:	b	462428 <ferror@plt+0x606f8>
  462390:	ldr	x8, [sp, #32]
  462394:	subs	x9, x8, #0x1
  462398:	cmp	x9, #0x1
  46239c:	str	x8, [sp, #8]
  4623a0:	b.ls	462410 <ferror@plt+0x606e0>  // b.plast
  4623a4:	b	4623a8 <ferror@plt+0x60678>
  4623a8:	ldr	x8, [sp, #8]
  4623ac:	subs	x9, x8, #0x3
  4623b0:	cmp	x9, #0x3
  4623b4:	b.ls	46241c <ferror@plt+0x606ec>  // b.plast
  4623b8:	b	4623bc <ferror@plt+0x6068c>
  4623bc:	ldr	x8, [sp, #8]
  4623c0:	subs	x9, x8, #0x7
  4623c4:	cmp	x9, #0x1
  4623c8:	b.ls	462410 <ferror@plt+0x606e0>  // b.plast
  4623cc:	b	4623d0 <ferror@plt+0x606a0>
  4623d0:	ldr	x8, [sp, #8]
  4623d4:	cmp	x8, #0x9
  4623d8:	b.eq	46241c <ferror@plt+0x606ec>  // b.none
  4623dc:	b	4623e0 <ferror@plt+0x606b0>
  4623e0:	ldr	x8, [sp, #8]
  4623e4:	cmp	x8, #0xd
  4623e8:	b.eq	46241c <ferror@plt+0x606ec>  // b.none
  4623ec:	b	4623f0 <ferror@plt+0x606c0>
  4623f0:	ldr	x8, [sp, #8]
  4623f4:	cmp	x8, #0xe
  4623f8:	b.eq	462410 <ferror@plt+0x606e0>  // b.none
  4623fc:	b	462400 <ferror@plt+0x606d0>
  462400:	ldr	x8, [sp, #8]
  462404:	cmp	x8, #0xf
  462408:	b.eq	46241c <ferror@plt+0x606ec>  // b.none
  46240c:	b	46241c <ferror@plt+0x606ec>
  462410:	ldur	x8, [x29, #-56]
  462414:	str	wzr, [x8]
  462418:	b	462428 <ferror@plt+0x606f8>
  46241c:	ldur	x8, [x29, #-56]
  462420:	mov	w9, #0x1                   	// #1
  462424:	str	w9, [x8]
  462428:	ldr	x8, [sp, #56]
  46242c:	ldr	x8, [x8, #24]
  462430:	str	x8, [sp, #56]
  462434:	b	4622a0 <ferror@plt+0x60570>
  462438:	ldp	x29, x30, [sp, #144]
  46243c:	add	sp, sp, #0xa0
  462440:	ret
  462444:	sub	sp, sp, #0x90
  462448:	stp	x29, x30, [sp, #128]
  46244c:	add	x29, sp, #0x80
  462450:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  462454:	add	x8, x8, #0xc4b
  462458:	adrp	x9, 4a2000 <warn@@Base+0x30d44>
  46245c:	add	x9, x9, #0xb8e
  462460:	adrp	x10, 4a2000 <warn@@Base+0x30d44>
  462464:	add	x10, x10, #0xbf4
  462468:	adrp	x11, 498000 <warn@@Base+0x26d44>
  46246c:	add	x11, x11, #0x7e5
  462470:	stur	x0, [x29, #-8]
  462474:	stur	x1, [x29, #-16]
  462478:	stur	x2, [x29, #-24]
  46247c:	stur	x3, [x29, #-32]
  462480:	stur	w4, [x29, #-36]
  462484:	ldur	x12, [x29, #-16]
  462488:	str	x8, [sp, #64]
  46248c:	str	x9, [sp, #56]
  462490:	str	x10, [sp, #48]
  462494:	str	x11, [sp, #40]
  462498:	cbnz	x12, 4624ac <ferror@plt+0x6077c>
  46249c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4624a0:	add	x0, x0, #0xb20
  4624a4:	bl	401ca0 <printf@plt>
  4624a8:	b	4628e4 <ferror@plt+0x60bb4>
  4624ac:	ldur	x8, [x29, #-8]
  4624b0:	subs	x9, x8, #0x3
  4624b4:	cmp	x9, #0x1
  4624b8:	str	x8, [sp, #32]
  4624bc:	b.ls	4624e0 <ferror@plt+0x607b0>  // b.plast
  4624c0:	b	4624c4 <ferror@plt+0x60794>
  4624c4:	ldr	x8, [sp, #32]
  4624c8:	subs	x9, x8, #0x9
  4624cc:	cmp	x9, #0x1
  4624d0:	cset	w10, ls  // ls = plast
  4624d4:	eor	w10, w10, #0x1
  4624d8:	tbnz	w10, #0, 4624fc <ferror@plt+0x607cc>
  4624dc:	b	4624e0 <ferror@plt+0x607b0>
  4624e0:	ldur	x8, [x29, #-16]
  4624e4:	ldur	x9, [x29, #-24]
  4624e8:	mov	x10, xzr
  4624ec:	subs	x8, x10, x8
  4624f0:	add	x8, x9, x8
  4624f4:	stur	x8, [x29, #-24]
  4624f8:	b	46251c <ferror@plt+0x607ec>
  4624fc:	ldr	x0, [sp, #40]
  462500:	bl	401ca0 <printf@plt>
  462504:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  462508:	add	x8, x8, #0xb2a
  46250c:	mov	x0, x8
  462510:	bl	401cf0 <gettext@plt>
  462514:	bl	4712bc <warn@@Base>
  462518:	b	4628e4 <ferror@plt+0x60bb4>
  46251c:	ldur	x8, [x29, #-16]
  462520:	cmp	x8, #0x2
  462524:	b.cs	462548 <ferror@plt+0x60818>  // b.hs, b.nlast
  462528:	ldr	x0, [sp, #40]
  46252c:	bl	401ca0 <printf@plt>
  462530:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  462534:	add	x8, x8, #0xb57
  462538:	mov	x0, x8
  46253c:	bl	401cf0 <gettext@plt>
  462540:	bl	4712bc <warn@@Base>
  462544:	b	4628e4 <ferror@plt+0x60bb4>
  462548:	ldur	w8, [x29, #-36]
  46254c:	cmp	w8, #0x0
  462550:	cset	w8, le
  462554:	tbnz	w8, #0, 462580 <ferror@plt+0x60850>
  462558:	ldur	w8, [x29, #-36]
  46255c:	cmp	w8, #0x100
  462560:	b.gt	462580 <ferror@plt+0x60850>
  462564:	ldur	w8, [x29, #-36]
  462568:	subs	w8, w8, #0x1
  46256c:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  462570:	add	x9, x9, #0xf00
  462574:	ldr	w8, [x9, w8, sxtw #2]
  462578:	str	w8, [sp, #28]
  46257c:	b	462588 <ferror@plt+0x60858>
  462580:	mov	w8, wzr
  462584:	str	w8, [sp, #28]
  462588:	ldr	w8, [sp, #28]
  46258c:	stur	w8, [x29, #-40]
  462590:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462594:	add	x0, x0, #0x755
  462598:	bl	401ca0 <printf@plt>
  46259c:	ldur	x8, [x29, #-16]
  4625a0:	cbz	x8, 4628c0 <ferror@plt+0x60b90>
  4625a4:	mov	w8, #0x1                   	// #1
  4625a8:	stur	w8, [x29, #-52]
  4625ac:	ldur	w8, [x29, #-52]
  4625b0:	mov	w9, w8
  4625b4:	mov	x10, #0x1                   	// #1
  4625b8:	cmp	x10, x9
  4625bc:	b.cs	4625f8 <ferror@plt+0x608c8>  // b.hs, b.nlast
  4625c0:	ldur	w8, [x29, #-52]
  4625c4:	mov	w2, w8
  4625c8:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  4625cc:	add	x0, x0, #0x2b3
  4625d0:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  4625d4:	add	x1, x1, #0x2fb
  4625d8:	bl	4018e0 <ngettext@plt>
  4625dc:	ldur	w1, [x29, #-52]
  4625e0:	mov	w8, #0x1                   	// #1
  4625e4:	mov	w2, w8
  4625e8:	str	w8, [sp, #24]
  4625ec:	bl	4711a8 <error@@Base>
  4625f0:	ldr	w8, [sp, #24]
  4625f4:	stur	w8, [x29, #-52]
  4625f8:	ldur	x8, [x29, #-24]
  4625fc:	ldur	w9, [x29, #-52]
  462600:	mov	w10, w9
  462604:	add	x8, x8, x10
  462608:	ldur	x10, [x29, #-32]
  46260c:	cmp	x8, x10
  462610:	b.cc	46263c <ferror@plt+0x6090c>  // b.lo, b.ul, b.last
  462614:	ldur	x8, [x29, #-24]
  462618:	ldur	x9, [x29, #-32]
  46261c:	cmp	x8, x9
  462620:	b.cs	462638 <ferror@plt+0x60908>  // b.hs, b.nlast
  462624:	ldur	x8, [x29, #-32]
  462628:	ldur	x9, [x29, #-24]
  46262c:	subs	x8, x8, x9
  462630:	stur	w8, [x29, #-52]
  462634:	b	46263c <ferror@plt+0x6090c>
  462638:	stur	wzr, [x29, #-52]
  46263c:	ldur	w8, [x29, #-52]
  462640:	cbz	w8, 462650 <ferror@plt+0x60920>
  462644:	ldur	w8, [x29, #-52]
  462648:	cmp	w8, #0x8
  46264c:	b.ls	46265c <ferror@plt+0x6092c>  // b.plast
  462650:	mov	w8, #0x0                   	// #0
  462654:	sturb	w8, [x29, #-41]
  462658:	b	462678 <ferror@plt+0x60948>
  46265c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  462660:	add	x8, x8, #0x578
  462664:	ldr	x8, [x8]
  462668:	ldur	x0, [x29, #-24]
  46266c:	ldur	w1, [x29, #-52]
  462670:	blr	x8
  462674:	sturb	w0, [x29, #-41]
  462678:	ldur	x8, [x29, #-16]
  46267c:	subs	x8, x8, #0x1
  462680:	stur	x8, [x29, #-16]
  462684:	ldur	x8, [x29, #-24]
  462688:	add	x8, x8, #0x1
  46268c:	stur	x8, [x29, #-24]
  462690:	ldur	x8, [x29, #-16]
  462694:	cmp	x8, #0x0
  462698:	cset	w9, ls  // ls = plast
  46269c:	tbnz	w9, #0, 4626a4 <ferror@plt+0x60974>
  4626a0:	b	4626bc <ferror@plt+0x6098c>
  4626a4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4626a8:	add	x0, x0, #0xb83
  4626ac:	ldr	x1, [sp, #64]
  4626b0:	mov	w2, #0x811                 	// #2065
  4626b4:	ldr	x3, [sp, #56]
  4626b8:	bl	401cb0 <__assert_fail@plt>
  4626bc:	ldurb	w8, [x29, #-41]
  4626c0:	str	w8, [sp, #20]
  4626c4:	cbz	w8, 4626dc <ferror@plt+0x609ac>
  4626c8:	b	4626cc <ferror@plt+0x6099c>
  4626cc:	ldr	w8, [sp, #20]
  4626d0:	cmp	w8, #0x1
  4626d4:	b.eq	462768 <ferror@plt+0x60a38>  // b.none
  4626d8:	b	462884 <ferror@plt+0x60b54>
  4626dc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4626e0:	add	x0, x0, #0xbed
  4626e4:	bl	401ca0 <printf@plt>
  4626e8:	ldur	x8, [x29, #-24]
  4626ec:	ldur	x2, [x29, #-32]
  4626f0:	ldur	w3, [x29, #-40]
  4626f4:	mov	x0, x8
  4626f8:	sub	x1, x29, #0x30
  4626fc:	bl	466038 <ferror@plt+0x64308>
  462700:	ldur	w9, [x29, #-48]
  462704:	mov	w8, w9
  462708:	ldur	x10, [x29, #-16]
  46270c:	cmp	x8, x10
  462710:	b.hi	462728 <ferror@plt+0x609f8>  // b.pmore
  462714:	ldur	w8, [x29, #-48]
  462718:	cmp	w8, #0x0
  46271c:	cset	w8, ls  // ls = plast
  462720:	tbnz	w8, #0, 462728 <ferror@plt+0x609f8>
  462724:	b	46273c <ferror@plt+0x60a0c>
  462728:	ldr	x0, [sp, #48]
  46272c:	ldr	x1, [sp, #64]
  462730:	mov	w2, #0x817                 	// #2071
  462734:	ldr	x3, [sp, #56]
  462738:	bl	401cb0 <__assert_fail@plt>
  46273c:	ldur	w8, [x29, #-48]
  462740:	mov	w9, w8
  462744:	ldur	x10, [x29, #-16]
  462748:	subs	x9, x10, x9
  46274c:	stur	x9, [x29, #-16]
  462750:	ldur	w8, [x29, #-48]
  462754:	mov	w9, w8
  462758:	ldur	x10, [x29, #-24]
  46275c:	add	x9, x10, x9
  462760:	stur	x9, [x29, #-24]
  462764:	b	4628a8 <ferror@plt+0x60b78>
  462768:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46276c:	add	x0, x0, #0xc1b
  462770:	bl	401ca0 <printf@plt>
  462774:	ldur	x8, [x29, #-24]
  462778:	ldur	x2, [x29, #-32]
  46277c:	ldur	w3, [x29, #-40]
  462780:	mov	x0, x8
  462784:	sub	x1, x29, #0x30
  462788:	bl	466038 <ferror@plt+0x64308>
  46278c:	ldur	w9, [x29, #-48]
  462790:	mov	w8, w9
  462794:	ldur	x10, [x29, #-16]
  462798:	cmp	x8, x10
  46279c:	b.hi	4627b4 <ferror@plt+0x60a84>  // b.pmore
  4627a0:	ldur	w8, [x29, #-48]
  4627a4:	cmp	w8, #0x0
  4627a8:	cset	w8, ls  // ls = plast
  4627ac:	tbnz	w8, #0, 4627b4 <ferror@plt+0x60a84>
  4627b0:	b	4627c8 <ferror@plt+0x60a98>
  4627b4:	ldr	x0, [sp, #48]
  4627b8:	ldr	x1, [sp, #64]
  4627bc:	mov	w2, #0x81f                 	// #2079
  4627c0:	ldr	x3, [sp, #56]
  4627c4:	bl	401cb0 <__assert_fail@plt>
  4627c8:	sub	x1, x29, #0x30
  4627cc:	ldur	w8, [x29, #-48]
  4627d0:	mov	w9, w8
  4627d4:	ldur	x10, [x29, #-16]
  4627d8:	subs	x9, x10, x9
  4627dc:	stur	x9, [x29, #-16]
  4627e0:	ldur	w8, [x29, #-48]
  4627e4:	mov	w9, w8
  4627e8:	ldur	x10, [x29, #-24]
  4627ec:	add	x9, x10, x9
  4627f0:	stur	x9, [x29, #-24]
  4627f4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4627f8:	add	x0, x0, #0xc22
  4627fc:	str	x1, [sp, #8]
  462800:	bl	401ca0 <printf@plt>
  462804:	ldur	x9, [x29, #-24]
  462808:	ldur	x2, [x29, #-32]
  46280c:	ldur	w3, [x29, #-40]
  462810:	mov	x0, x9
  462814:	ldr	x1, [sp, #8]
  462818:	bl	466038 <ferror@plt+0x64308>
  46281c:	ldur	w8, [x29, #-48]
  462820:	mov	w9, w8
  462824:	ldur	x10, [x29, #-16]
  462828:	cmp	x9, x10
  46282c:	b.hi	462844 <ferror@plt+0x60b14>  // b.pmore
  462830:	ldur	w8, [x29, #-48]
  462834:	cmp	w8, #0x0
  462838:	cset	w8, ls  // ls = plast
  46283c:	tbnz	w8, #0, 462844 <ferror@plt+0x60b14>
  462840:	b	462858 <ferror@plt+0x60b28>
  462844:	ldr	x0, [sp, #48]
  462848:	ldr	x1, [sp, #64]
  46284c:	mov	w2, #0x825                 	// #2085
  462850:	ldr	x3, [sp, #56]
  462854:	bl	401cb0 <__assert_fail@plt>
  462858:	ldur	w8, [x29, #-48]
  46285c:	mov	w9, w8
  462860:	ldur	x10, [x29, #-16]
  462864:	subs	x9, x10, x9
  462868:	stur	x9, [x29, #-16]
  46286c:	ldur	w8, [x29, #-48]
  462870:	mov	w9, w8
  462874:	ldur	x10, [x29, #-24]
  462878:	add	x9, x10, x9
  46287c:	stur	x9, [x29, #-24]
  462880:	b	4628a8 <ferror@plt+0x60b78>
  462884:	ldr	x0, [sp, #40]
  462888:	bl	401ca0 <printf@plt>
  46288c:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  462890:	add	x8, x8, #0xc25
  462894:	mov	x0, x8
  462898:	bl	401cf0 <gettext@plt>
  46289c:	ldurb	w1, [x29, #-41]
  4628a0:	bl	4712bc <warn@@Base>
  4628a4:	b	4628e4 <ferror@plt+0x60bb4>
  4628a8:	ldur	x8, [x29, #-16]
  4628ac:	cbz	x8, 4628bc <ferror@plt+0x60b8c>
  4628b0:	adrp	x0, 485000 <warn@@Base+0x13d44>
  4628b4:	add	x0, x0, #0x4f8
  4628b8:	bl	401ca0 <printf@plt>
  4628bc:	b	46259c <ferror@plt+0x6086c>
  4628c0:	ldur	w8, [x29, #-40]
  4628c4:	cbz	w8, 4628d8 <ferror@plt+0x60ba8>
  4628c8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4628cc:	add	x0, x0, #0xc5e
  4628d0:	bl	401ca0 <printf@plt>
  4628d4:	b	4628e4 <ferror@plt+0x60bb4>
  4628d8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4628dc:	add	x0, x0, #0xc68
  4628e0:	bl	401ca0 <printf@plt>
  4628e4:	ldp	x29, x30, [sp, #128]
  4628e8:	add	sp, sp, #0x90
  4628ec:	ret
  4628f0:	stp	x29, x30, [sp, #-32]!
  4628f4:	str	x28, [sp, #16]
  4628f8:	mov	x29, sp
  4628fc:	sub	sp, sp, #0x440
  462900:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  462904:	add	x8, x8, #0x2b3
  462908:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  46290c:	add	x9, x9, #0x2fb
  462910:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  462914:	add	x10, x10, #0x578
  462918:	adrp	x11, 4a4000 <warn@@Base+0x32d44>
  46291c:	add	x11, x11, #0xe28
  462920:	adrp	x12, 482000 <warn@@Base+0x10d44>
  462924:	add	x12, x12, #0x784
  462928:	adrp	x13, 4a4000 <warn@@Base+0x32d44>
  46292c:	add	x13, x13, #0x83e
  462930:	stur	x0, [x29, #-16]
  462934:	stur	w1, [x29, #-20]
  462938:	stur	w2, [x29, #-24]
  46293c:	stur	w3, [x29, #-28]
  462940:	stur	x4, [x29, #-40]
  462944:	stur	x5, [x29, #-48]
  462948:	stur	x6, [x29, #-56]
  46294c:	ldur	x14, [x29, #-16]
  462950:	ldur	x15, [x29, #-40]
  462954:	add	x14, x14, x15
  462958:	stur	x14, [x29, #-88]
  46295c:	stur	wzr, [x29, #-92]
  462960:	str	x8, [sp, #496]
  462964:	str	x9, [sp, #488]
  462968:	str	x10, [sp, #480]
  46296c:	str	x11, [sp, #472]
  462970:	str	x12, [sp, #464]
  462974:	str	x13, [sp, #456]
  462978:	ldur	x8, [x29, #-16]
  46297c:	ldur	x9, [x29, #-88]
  462980:	cmp	x8, x9
  462984:	b.cs	4651dc <ferror@plt+0x634ac>  // b.hs, b.nlast
  462988:	ldur	x8, [x29, #-16]
  46298c:	add	x9, x8, #0x1
  462990:	stur	x9, [x29, #-16]
  462994:	ldrb	w10, [x8]
  462998:	stur	w10, [x29, #-60]
  46299c:	ldur	w10, [x29, #-60]
  4629a0:	subs	w10, w10, #0x3
  4629a4:	mov	w8, w10
  4629a8:	ubfx	x8, x8, #0, #32
  4629ac:	cmp	x8, #0xfa
  4629b0:	str	x8, [sp, #448]
  4629b4:	b.hi	46516c <ferror@plt+0x6343c>  // b.pmore
  4629b8:	adrp	x8, 49d000 <warn@@Base+0x2bd44>
  4629bc:	add	x8, x8, #0xcac
  4629c0:	ldr	x11, [sp, #448]
  4629c4:	ldrsw	x10, [x8, x11, lsl #2]
  4629c8:	add	x9, x8, x10
  4629cc:	br	x9
  4629d0:	ldur	w8, [x29, #-20]
  4629d4:	stur	w8, [x29, #-96]
  4629d8:	ldur	w8, [x29, #-96]
  4629dc:	mov	w9, w8
  4629e0:	mov	x10, #0x8                   	// #8
  4629e4:	cmp	x10, x9
  4629e8:	b.cs	462a1c <ferror@plt+0x60cec>  // b.hs, b.nlast
  4629ec:	ldur	w8, [x29, #-96]
  4629f0:	mov	w2, w8
  4629f4:	ldr	x0, [sp, #496]
  4629f8:	ldr	x1, [sp, #488]
  4629fc:	bl	4018e0 <ngettext@plt>
  462a00:	ldur	w1, [x29, #-96]
  462a04:	mov	w8, #0x8                   	// #8
  462a08:	mov	w2, w8
  462a0c:	str	w8, [sp, #444]
  462a10:	bl	4711a8 <error@@Base>
  462a14:	ldr	w8, [sp, #444]
  462a18:	stur	w8, [x29, #-96]
  462a1c:	ldur	x8, [x29, #-16]
  462a20:	ldur	w9, [x29, #-96]
  462a24:	mov	w10, w9
  462a28:	add	x8, x8, x10
  462a2c:	ldur	x10, [x29, #-88]
  462a30:	cmp	x8, x10
  462a34:	b.cc	462a60 <ferror@plt+0x60d30>  // b.lo, b.ul, b.last
  462a38:	ldur	x8, [x29, #-16]
  462a3c:	ldur	x9, [x29, #-88]
  462a40:	cmp	x8, x9
  462a44:	b.cs	462a5c <ferror@plt+0x60d2c>  // b.hs, b.nlast
  462a48:	ldur	x8, [x29, #-88]
  462a4c:	ldur	x9, [x29, #-16]
  462a50:	subs	x8, x8, x9
  462a54:	stur	w8, [x29, #-96]
  462a58:	b	462a60 <ferror@plt+0x60d30>
  462a5c:	stur	wzr, [x29, #-96]
  462a60:	ldur	w8, [x29, #-96]
  462a64:	cbz	w8, 462a74 <ferror@plt+0x60d44>
  462a68:	ldur	w8, [x29, #-96]
  462a6c:	cmp	w8, #0x8
  462a70:	b.ls	462a7c <ferror@plt+0x60d4c>  // b.plast
  462a74:	stur	xzr, [x29, #-72]
  462a78:	b	462a94 <ferror@plt+0x60d64>
  462a7c:	ldr	x8, [sp, #480]
  462a80:	ldr	x9, [x8]
  462a84:	ldur	x0, [x29, #-16]
  462a88:	ldur	w1, [x29, #-96]
  462a8c:	blr	x9
  462a90:	stur	x0, [x29, #-72]
  462a94:	ldur	w8, [x29, #-20]
  462a98:	mov	w9, w8
  462a9c:	ldur	x10, [x29, #-16]
  462aa0:	add	x9, x10, x9
  462aa4:	stur	x9, [x29, #-16]
  462aa8:	ldur	x1, [x29, #-72]
  462aac:	ldr	x0, [sp, #472]
  462ab0:	bl	45dad4 <ferror@plt+0x5bda4>
  462ab4:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  462ab8:	add	x8, x8, #0xc74
  462abc:	str	x0, [sp, #432]
  462ac0:	mov	x0, x8
  462ac4:	ldr	x1, [sp, #432]
  462ac8:	bl	401ca0 <printf@plt>
  462acc:	b	4651bc <ferror@plt+0x6348c>
  462ad0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462ad4:	add	x0, x0, #0xc83
  462ad8:	bl	401ca0 <printf@plt>
  462adc:	b	4651bc <ferror@plt+0x6348c>
  462ae0:	mov	w8, #0x1                   	// #1
  462ae4:	stur	w8, [x29, #-100]
  462ae8:	ldur	w8, [x29, #-100]
  462aec:	mov	w9, w8
  462af0:	mov	x10, #0x8                   	// #8
  462af4:	cmp	x10, x9
  462af8:	b.cs	462b2c <ferror@plt+0x60dfc>  // b.hs, b.nlast
  462afc:	ldur	w8, [x29, #-100]
  462b00:	mov	w2, w8
  462b04:	ldr	x0, [sp, #496]
  462b08:	ldr	x1, [sp, #488]
  462b0c:	bl	4018e0 <ngettext@plt>
  462b10:	ldur	w1, [x29, #-100]
  462b14:	mov	w8, #0x8                   	// #8
  462b18:	mov	w2, w8
  462b1c:	str	w8, [sp, #428]
  462b20:	bl	4711a8 <error@@Base>
  462b24:	ldr	w8, [sp, #428]
  462b28:	stur	w8, [x29, #-100]
  462b2c:	ldur	x8, [x29, #-16]
  462b30:	ldur	w9, [x29, #-100]
  462b34:	mov	w10, w9
  462b38:	add	x8, x8, x10
  462b3c:	ldur	x10, [x29, #-88]
  462b40:	cmp	x8, x10
  462b44:	b.cc	462b70 <ferror@plt+0x60e40>  // b.lo, b.ul, b.last
  462b48:	ldur	x8, [x29, #-16]
  462b4c:	ldur	x9, [x29, #-88]
  462b50:	cmp	x8, x9
  462b54:	b.cs	462b6c <ferror@plt+0x60e3c>  // b.hs, b.nlast
  462b58:	ldur	x8, [x29, #-88]
  462b5c:	ldur	x9, [x29, #-16]
  462b60:	subs	x8, x8, x9
  462b64:	stur	w8, [x29, #-100]
  462b68:	b	462b70 <ferror@plt+0x60e40>
  462b6c:	stur	wzr, [x29, #-100]
  462b70:	ldur	w8, [x29, #-100]
  462b74:	cbz	w8, 462b84 <ferror@plt+0x60e54>
  462b78:	ldur	w8, [x29, #-100]
  462b7c:	cmp	w8, #0x8
  462b80:	b.ls	462b8c <ferror@plt+0x60e5c>  // b.plast
  462b84:	stur	xzr, [x29, #-72]
  462b88:	b	462ba4 <ferror@plt+0x60e74>
  462b8c:	ldr	x8, [sp, #480]
  462b90:	ldr	x9, [x8]
  462b94:	ldur	x0, [x29, #-16]
  462b98:	ldur	w1, [x29, #-100]
  462b9c:	blr	x9
  462ba0:	stur	x0, [x29, #-72]
  462ba4:	ldur	x8, [x29, #-16]
  462ba8:	add	x8, x8, #0x1
  462bac:	stur	x8, [x29, #-16]
  462bb0:	ldur	x1, [x29, #-72]
  462bb4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462bb8:	add	x0, x0, #0xc8f
  462bbc:	bl	401ca0 <printf@plt>
  462bc0:	b	4651bc <ferror@plt+0x6348c>
  462bc4:	mov	w8, #0x1                   	// #1
  462bc8:	stur	w8, [x29, #-104]
  462bcc:	ldur	x9, [x29, #-16]
  462bd0:	ldur	w8, [x29, #-104]
  462bd4:	mov	w10, w8
  462bd8:	add	x9, x9, x10
  462bdc:	ldur	x10, [x29, #-88]
  462be0:	cmp	x9, x10
  462be4:	b.cc	462c10 <ferror@plt+0x60ee0>  // b.lo, b.ul, b.last
  462be8:	ldur	x8, [x29, #-16]
  462bec:	ldur	x9, [x29, #-88]
  462bf0:	cmp	x8, x9
  462bf4:	b.cs	462c0c <ferror@plt+0x60edc>  // b.hs, b.nlast
  462bf8:	ldur	x8, [x29, #-88]
  462bfc:	ldur	x9, [x29, #-16]
  462c00:	subs	x8, x8, x9
  462c04:	stur	w8, [x29, #-104]
  462c08:	b	462c10 <ferror@plt+0x60ee0>
  462c0c:	stur	wzr, [x29, #-104]
  462c10:	ldur	w8, [x29, #-104]
  462c14:	cbz	w8, 462c2c <ferror@plt+0x60efc>
  462c18:	ldur	x0, [x29, #-16]
  462c1c:	ldur	w1, [x29, #-104]
  462c20:	bl	471bd0 <warn@@Base+0x914>
  462c24:	stur	x0, [x29, #-80]
  462c28:	b	462c30 <ferror@plt+0x60f00>
  462c2c:	stur	xzr, [x29, #-80]
  462c30:	ldur	x8, [x29, #-16]
  462c34:	add	x8, x8, #0x1
  462c38:	stur	x8, [x29, #-16]
  462c3c:	ldur	x1, [x29, #-80]
  462c40:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462c44:	add	x0, x0, #0xca2
  462c48:	bl	401ca0 <printf@plt>
  462c4c:	b	4651bc <ferror@plt+0x6348c>
  462c50:	mov	w8, #0x2                   	// #2
  462c54:	stur	w8, [x29, #-108]
  462c58:	ldur	w8, [x29, #-108]
  462c5c:	mov	w9, w8
  462c60:	mov	x10, #0x8                   	// #8
  462c64:	cmp	x10, x9
  462c68:	b.cs	462c9c <ferror@plt+0x60f6c>  // b.hs, b.nlast
  462c6c:	ldur	w8, [x29, #-108]
  462c70:	mov	w2, w8
  462c74:	ldr	x0, [sp, #496]
  462c78:	ldr	x1, [sp, #488]
  462c7c:	bl	4018e0 <ngettext@plt>
  462c80:	ldur	w1, [x29, #-108]
  462c84:	mov	w8, #0x8                   	// #8
  462c88:	mov	w2, w8
  462c8c:	str	w8, [sp, #424]
  462c90:	bl	4711a8 <error@@Base>
  462c94:	ldr	w8, [sp, #424]
  462c98:	stur	w8, [x29, #-108]
  462c9c:	ldur	x8, [x29, #-16]
  462ca0:	ldur	w9, [x29, #-108]
  462ca4:	mov	w10, w9
  462ca8:	add	x8, x8, x10
  462cac:	ldur	x10, [x29, #-88]
  462cb0:	cmp	x8, x10
  462cb4:	b.cc	462ce0 <ferror@plt+0x60fb0>  // b.lo, b.ul, b.last
  462cb8:	ldur	x8, [x29, #-16]
  462cbc:	ldur	x9, [x29, #-88]
  462cc0:	cmp	x8, x9
  462cc4:	b.cs	462cdc <ferror@plt+0x60fac>  // b.hs, b.nlast
  462cc8:	ldur	x8, [x29, #-88]
  462ccc:	ldur	x9, [x29, #-16]
  462cd0:	subs	x8, x8, x9
  462cd4:	stur	w8, [x29, #-108]
  462cd8:	b	462ce0 <ferror@plt+0x60fb0>
  462cdc:	stur	wzr, [x29, #-108]
  462ce0:	ldur	w8, [x29, #-108]
  462ce4:	cbz	w8, 462cf4 <ferror@plt+0x60fc4>
  462ce8:	ldur	w8, [x29, #-108]
  462cec:	cmp	w8, #0x8
  462cf0:	b.ls	462cfc <ferror@plt+0x60fcc>  // b.plast
  462cf4:	stur	xzr, [x29, #-72]
  462cf8:	b	462d14 <ferror@plt+0x60fe4>
  462cfc:	ldr	x8, [sp, #480]
  462d00:	ldr	x9, [x8]
  462d04:	ldur	x0, [x29, #-16]
  462d08:	ldur	w1, [x29, #-108]
  462d0c:	blr	x9
  462d10:	stur	x0, [x29, #-72]
  462d14:	ldur	x8, [x29, #-16]
  462d18:	add	x8, x8, #0x2
  462d1c:	stur	x8, [x29, #-16]
  462d20:	ldur	x1, [x29, #-72]
  462d24:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462d28:	add	x0, x0, #0xcb5
  462d2c:	bl	401ca0 <printf@plt>
  462d30:	b	4651bc <ferror@plt+0x6348c>
  462d34:	mov	w8, #0x2                   	// #2
  462d38:	stur	w8, [x29, #-112]
  462d3c:	ldur	x9, [x29, #-16]
  462d40:	ldur	w8, [x29, #-112]
  462d44:	mov	w10, w8
  462d48:	add	x9, x9, x10
  462d4c:	ldur	x10, [x29, #-88]
  462d50:	cmp	x9, x10
  462d54:	b.cc	462d80 <ferror@plt+0x61050>  // b.lo, b.ul, b.last
  462d58:	ldur	x8, [x29, #-16]
  462d5c:	ldur	x9, [x29, #-88]
  462d60:	cmp	x8, x9
  462d64:	b.cs	462d7c <ferror@plt+0x6104c>  // b.hs, b.nlast
  462d68:	ldur	x8, [x29, #-88]
  462d6c:	ldur	x9, [x29, #-16]
  462d70:	subs	x8, x8, x9
  462d74:	stur	w8, [x29, #-112]
  462d78:	b	462d80 <ferror@plt+0x61050>
  462d7c:	stur	wzr, [x29, #-112]
  462d80:	ldur	w8, [x29, #-112]
  462d84:	cbz	w8, 462d9c <ferror@plt+0x6106c>
  462d88:	ldur	x0, [x29, #-16]
  462d8c:	ldur	w1, [x29, #-112]
  462d90:	bl	471bd0 <warn@@Base+0x914>
  462d94:	stur	x0, [x29, #-80]
  462d98:	b	462da0 <ferror@plt+0x61070>
  462d9c:	stur	xzr, [x29, #-80]
  462da0:	ldur	x8, [x29, #-16]
  462da4:	add	x8, x8, #0x2
  462da8:	stur	x8, [x29, #-16]
  462dac:	ldur	x1, [x29, #-80]
  462db0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462db4:	add	x0, x0, #0xcc8
  462db8:	bl	401ca0 <printf@plt>
  462dbc:	b	4651bc <ferror@plt+0x6348c>
  462dc0:	mov	w8, #0x4                   	// #4
  462dc4:	stur	w8, [x29, #-116]
  462dc8:	ldur	w8, [x29, #-116]
  462dcc:	mov	w9, w8
  462dd0:	mov	x10, #0x8                   	// #8
  462dd4:	cmp	x10, x9
  462dd8:	b.cs	462e0c <ferror@plt+0x610dc>  // b.hs, b.nlast
  462ddc:	ldur	w8, [x29, #-116]
  462de0:	mov	w2, w8
  462de4:	ldr	x0, [sp, #496]
  462de8:	ldr	x1, [sp, #488]
  462dec:	bl	4018e0 <ngettext@plt>
  462df0:	ldur	w1, [x29, #-116]
  462df4:	mov	w8, #0x8                   	// #8
  462df8:	mov	w2, w8
  462dfc:	str	w8, [sp, #420]
  462e00:	bl	4711a8 <error@@Base>
  462e04:	ldr	w8, [sp, #420]
  462e08:	stur	w8, [x29, #-116]
  462e0c:	ldur	x8, [x29, #-16]
  462e10:	ldur	w9, [x29, #-116]
  462e14:	mov	w10, w9
  462e18:	add	x8, x8, x10
  462e1c:	ldur	x10, [x29, #-88]
  462e20:	cmp	x8, x10
  462e24:	b.cc	462e50 <ferror@plt+0x61120>  // b.lo, b.ul, b.last
  462e28:	ldur	x8, [x29, #-16]
  462e2c:	ldur	x9, [x29, #-88]
  462e30:	cmp	x8, x9
  462e34:	b.cs	462e4c <ferror@plt+0x6111c>  // b.hs, b.nlast
  462e38:	ldur	x8, [x29, #-88]
  462e3c:	ldur	x9, [x29, #-16]
  462e40:	subs	x8, x8, x9
  462e44:	stur	w8, [x29, #-116]
  462e48:	b	462e50 <ferror@plt+0x61120>
  462e4c:	stur	wzr, [x29, #-116]
  462e50:	ldur	w8, [x29, #-116]
  462e54:	cbz	w8, 462e64 <ferror@plt+0x61134>
  462e58:	ldur	w8, [x29, #-116]
  462e5c:	cmp	w8, #0x8
  462e60:	b.ls	462e6c <ferror@plt+0x6113c>  // b.plast
  462e64:	stur	xzr, [x29, #-72]
  462e68:	b	462e84 <ferror@plt+0x61154>
  462e6c:	ldr	x8, [sp, #480]
  462e70:	ldr	x9, [x8]
  462e74:	ldur	x0, [x29, #-16]
  462e78:	ldur	w1, [x29, #-116]
  462e7c:	blr	x9
  462e80:	stur	x0, [x29, #-72]
  462e84:	ldur	x8, [x29, #-16]
  462e88:	add	x8, x8, #0x4
  462e8c:	stur	x8, [x29, #-16]
  462e90:	ldur	x1, [x29, #-72]
  462e94:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462e98:	add	x0, x0, #0xcdb
  462e9c:	bl	401ca0 <printf@plt>
  462ea0:	b	4651bc <ferror@plt+0x6348c>
  462ea4:	mov	w8, #0x4                   	// #4
  462ea8:	stur	w8, [x29, #-120]
  462eac:	ldur	x9, [x29, #-16]
  462eb0:	ldur	w8, [x29, #-120]
  462eb4:	mov	w10, w8
  462eb8:	add	x9, x9, x10
  462ebc:	ldur	x10, [x29, #-88]
  462ec0:	cmp	x9, x10
  462ec4:	b.cc	462ef0 <ferror@plt+0x611c0>  // b.lo, b.ul, b.last
  462ec8:	ldur	x8, [x29, #-16]
  462ecc:	ldur	x9, [x29, #-88]
  462ed0:	cmp	x8, x9
  462ed4:	b.cs	462eec <ferror@plt+0x611bc>  // b.hs, b.nlast
  462ed8:	ldur	x8, [x29, #-88]
  462edc:	ldur	x9, [x29, #-16]
  462ee0:	subs	x8, x8, x9
  462ee4:	stur	w8, [x29, #-120]
  462ee8:	b	462ef0 <ferror@plt+0x611c0>
  462eec:	stur	wzr, [x29, #-120]
  462ef0:	ldur	w8, [x29, #-120]
  462ef4:	cbz	w8, 462f0c <ferror@plt+0x611dc>
  462ef8:	ldur	x0, [x29, #-16]
  462efc:	ldur	w1, [x29, #-120]
  462f00:	bl	471bd0 <warn@@Base+0x914>
  462f04:	stur	x0, [x29, #-80]
  462f08:	b	462f10 <ferror@plt+0x611e0>
  462f0c:	stur	xzr, [x29, #-80]
  462f10:	ldur	x8, [x29, #-16]
  462f14:	add	x8, x8, #0x4
  462f18:	stur	x8, [x29, #-16]
  462f1c:	ldur	x1, [x29, #-80]
  462f20:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  462f24:	add	x0, x0, #0xcee
  462f28:	bl	401ca0 <printf@plt>
  462f2c:	b	4651bc <ferror@plt+0x6348c>
  462f30:	mov	w8, #0x4                   	// #4
  462f34:	stur	w8, [x29, #-124]
  462f38:	ldur	w8, [x29, #-124]
  462f3c:	mov	w9, w8
  462f40:	mov	x10, #0x8                   	// #8
  462f44:	cmp	x10, x9
  462f48:	b.cs	462f7c <ferror@plt+0x6124c>  // b.hs, b.nlast
  462f4c:	ldur	w8, [x29, #-124]
  462f50:	mov	w2, w8
  462f54:	ldr	x0, [sp, #496]
  462f58:	ldr	x1, [sp, #488]
  462f5c:	bl	4018e0 <ngettext@plt>
  462f60:	ldur	w1, [x29, #-124]
  462f64:	mov	w8, #0x8                   	// #8
  462f68:	mov	w2, w8
  462f6c:	str	w8, [sp, #416]
  462f70:	bl	4711a8 <error@@Base>
  462f74:	ldr	w8, [sp, #416]
  462f78:	stur	w8, [x29, #-124]
  462f7c:	ldur	x8, [x29, #-16]
  462f80:	ldur	w9, [x29, #-124]
  462f84:	mov	w10, w9
  462f88:	add	x8, x8, x10
  462f8c:	ldur	x10, [x29, #-88]
  462f90:	cmp	x8, x10
  462f94:	b.cc	462fc0 <ferror@plt+0x61290>  // b.lo, b.ul, b.last
  462f98:	ldur	x8, [x29, #-16]
  462f9c:	ldur	x9, [x29, #-88]
  462fa0:	cmp	x8, x9
  462fa4:	b.cs	462fbc <ferror@plt+0x6128c>  // b.hs, b.nlast
  462fa8:	ldur	x8, [x29, #-88]
  462fac:	ldur	x9, [x29, #-16]
  462fb0:	subs	x8, x8, x9
  462fb4:	stur	w8, [x29, #-124]
  462fb8:	b	462fc0 <ferror@plt+0x61290>
  462fbc:	stur	wzr, [x29, #-124]
  462fc0:	ldur	w8, [x29, #-124]
  462fc4:	cbz	w8, 462fd4 <ferror@plt+0x612a4>
  462fc8:	ldur	w8, [x29, #-124]
  462fcc:	cmp	w8, #0x8
  462fd0:	b.ls	462fdc <ferror@plt+0x612ac>  // b.plast
  462fd4:	stur	xzr, [x29, #-72]
  462fd8:	b	462ff4 <ferror@plt+0x612c4>
  462fdc:	ldr	x8, [sp, #480]
  462fe0:	ldr	x9, [x8]
  462fe4:	ldur	x0, [x29, #-16]
  462fe8:	ldur	w1, [x29, #-124]
  462fec:	blr	x9
  462ff0:	stur	x0, [x29, #-72]
  462ff4:	ldur	x8, [x29, #-16]
  462ff8:	add	x8, x8, #0x4
  462ffc:	stur	x8, [x29, #-16]
  463000:	ldur	x1, [x29, #-72]
  463004:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463008:	add	x0, x0, #0xd01
  46300c:	bl	401ca0 <printf@plt>
  463010:	mov	w8, #0x4                   	// #4
  463014:	stur	w8, [x29, #-128]
  463018:	ldur	w8, [x29, #-128]
  46301c:	mov	w9, w8
  463020:	mov	x10, #0x8                   	// #8
  463024:	cmp	x10, x9
  463028:	b.cs	46305c <ferror@plt+0x6132c>  // b.hs, b.nlast
  46302c:	ldur	w8, [x29, #-128]
  463030:	mov	w2, w8
  463034:	ldr	x0, [sp, #496]
  463038:	ldr	x1, [sp, #488]
  46303c:	bl	4018e0 <ngettext@plt>
  463040:	ldur	w1, [x29, #-128]
  463044:	mov	w8, #0x8                   	// #8
  463048:	mov	w2, w8
  46304c:	str	w8, [sp, #412]
  463050:	bl	4711a8 <error@@Base>
  463054:	ldr	w8, [sp, #412]
  463058:	stur	w8, [x29, #-128]
  46305c:	ldur	x8, [x29, #-16]
  463060:	ldur	w9, [x29, #-128]
  463064:	mov	w10, w9
  463068:	add	x8, x8, x10
  46306c:	ldur	x10, [x29, #-88]
  463070:	cmp	x8, x10
  463074:	b.cc	4630a0 <ferror@plt+0x61370>  // b.lo, b.ul, b.last
  463078:	ldur	x8, [x29, #-16]
  46307c:	ldur	x9, [x29, #-88]
  463080:	cmp	x8, x9
  463084:	b.cs	46309c <ferror@plt+0x6136c>  // b.hs, b.nlast
  463088:	ldur	x8, [x29, #-88]
  46308c:	ldur	x9, [x29, #-16]
  463090:	subs	x8, x8, x9
  463094:	stur	w8, [x29, #-128]
  463098:	b	4630a0 <ferror@plt+0x61370>
  46309c:	stur	wzr, [x29, #-128]
  4630a0:	ldur	w8, [x29, #-128]
  4630a4:	cbz	w8, 4630b4 <ferror@plt+0x61384>
  4630a8:	ldur	w8, [x29, #-128]
  4630ac:	cmp	w8, #0x8
  4630b0:	b.ls	4630bc <ferror@plt+0x6138c>  // b.plast
  4630b4:	stur	xzr, [x29, #-72]
  4630b8:	b	4630d4 <ferror@plt+0x613a4>
  4630bc:	ldr	x8, [sp, #480]
  4630c0:	ldr	x9, [x8]
  4630c4:	ldur	x0, [x29, #-16]
  4630c8:	ldur	w1, [x29, #-128]
  4630cc:	blr	x9
  4630d0:	stur	x0, [x29, #-72]
  4630d4:	ldur	x8, [x29, #-16]
  4630d8:	add	x8, x8, #0x4
  4630dc:	stur	x8, [x29, #-16]
  4630e0:	ldur	x1, [x29, #-72]
  4630e4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  4630e8:	add	x0, x0, #0xb9a
  4630ec:	bl	401ca0 <printf@plt>
  4630f0:	b	4651bc <ferror@plt+0x6348c>
  4630f4:	mov	w8, #0x4                   	// #4
  4630f8:	stur	w8, [x29, #-132]
  4630fc:	ldur	x9, [x29, #-16]
  463100:	ldur	w8, [x29, #-132]
  463104:	mov	w10, w8
  463108:	add	x9, x9, x10
  46310c:	ldur	x10, [x29, #-88]
  463110:	cmp	x9, x10
  463114:	b.cc	463140 <ferror@plt+0x61410>  // b.lo, b.ul, b.last
  463118:	ldur	x8, [x29, #-16]
  46311c:	ldur	x9, [x29, #-88]
  463120:	cmp	x8, x9
  463124:	b.cs	46313c <ferror@plt+0x6140c>  // b.hs, b.nlast
  463128:	ldur	x8, [x29, #-88]
  46312c:	ldur	x9, [x29, #-16]
  463130:	subs	x8, x8, x9
  463134:	stur	w8, [x29, #-132]
  463138:	b	463140 <ferror@plt+0x61410>
  46313c:	stur	wzr, [x29, #-132]
  463140:	ldur	w8, [x29, #-132]
  463144:	cbz	w8, 46315c <ferror@plt+0x6142c>
  463148:	ldur	x0, [x29, #-16]
  46314c:	ldur	w1, [x29, #-132]
  463150:	bl	471bd0 <warn@@Base+0x914>
  463154:	stur	x0, [x29, #-80]
  463158:	b	463160 <ferror@plt+0x61430>
  46315c:	stur	xzr, [x29, #-80]
  463160:	ldur	x8, [x29, #-16]
  463164:	add	x8, x8, #0x4
  463168:	stur	x8, [x29, #-16]
  46316c:	ldur	x1, [x29, #-80]
  463170:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463174:	add	x0, x0, #0xd15
  463178:	bl	401ca0 <printf@plt>
  46317c:	mov	w8, #0x4                   	// #4
  463180:	stur	w8, [x29, #-136]
  463184:	ldur	x9, [x29, #-16]
  463188:	ldur	w8, [x29, #-136]
  46318c:	mov	w10, w8
  463190:	add	x9, x9, x10
  463194:	ldur	x10, [x29, #-88]
  463198:	cmp	x9, x10
  46319c:	b.cc	4631c8 <ferror@plt+0x61498>  // b.lo, b.ul, b.last
  4631a0:	ldur	x8, [x29, #-16]
  4631a4:	ldur	x9, [x29, #-88]
  4631a8:	cmp	x8, x9
  4631ac:	b.cs	4631c4 <ferror@plt+0x61494>  // b.hs, b.nlast
  4631b0:	ldur	x8, [x29, #-88]
  4631b4:	ldur	x9, [x29, #-16]
  4631b8:	subs	x8, x8, x9
  4631bc:	stur	w8, [x29, #-136]
  4631c0:	b	4631c8 <ferror@plt+0x61498>
  4631c4:	stur	wzr, [x29, #-136]
  4631c8:	ldur	w8, [x29, #-136]
  4631cc:	cbz	w8, 4631e4 <ferror@plt+0x614b4>
  4631d0:	ldur	x0, [x29, #-16]
  4631d4:	ldur	w1, [x29, #-136]
  4631d8:	bl	471bd0 <warn@@Base+0x914>
  4631dc:	stur	x0, [x29, #-80]
  4631e0:	b	4631e8 <ferror@plt+0x614b8>
  4631e4:	stur	xzr, [x29, #-80]
  4631e8:	ldur	x8, [x29, #-16]
  4631ec:	add	x8, x8, #0x4
  4631f0:	stur	x8, [x29, #-16]
  4631f4:	ldur	x1, [x29, #-80]
  4631f8:	adrp	x0, 497000 <warn@@Base+0x25d44>
  4631fc:	add	x0, x0, #0x393
  463200:	bl	401ca0 <printf@plt>
  463204:	b	4651bc <ferror@plt+0x6348c>
  463208:	ldur	x0, [x29, #-16]
  46320c:	ldur	x1, [x29, #-88]
  463210:	mov	w8, wzr
  463214:	mov	w2, w8
  463218:	sub	x3, x29, #0x94
  46321c:	sub	x4, x29, #0x98
  463220:	bl	44a2a0 <ferror@plt+0x48570>
  463224:	stur	x0, [x29, #-144]
  463228:	ldur	w8, [x29, #-148]
  46322c:	mov	w9, w8
  463230:	ldur	x10, [x29, #-16]
  463234:	add	x9, x10, x9
  463238:	stur	x9, [x29, #-16]
  46323c:	ldur	x9, [x29, #-144]
  463240:	stur	x9, [x29, #-72]
  463244:	ldur	x9, [x29, #-72]
  463248:	ldur	x10, [x29, #-144]
  46324c:	cmp	x9, x10
  463250:	b.eq	463260 <ferror@plt+0x61530>  // b.none
  463254:	ldur	w8, [x29, #-152]
  463258:	orr	w8, w8, #0x2
  46325c:	stur	w8, [x29, #-152]
  463260:	ldur	w0, [x29, #-152]
  463264:	bl	45defc <ferror@plt+0x5c1cc>
  463268:	ldur	x1, [x29, #-72]
  46326c:	ldr	x0, [sp, #464]
  463270:	bl	45dad4 <ferror@plt+0x5bda4>
  463274:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  463278:	add	x8, x8, #0xd29
  46327c:	str	x0, [sp, #400]
  463280:	mov	x0, x8
  463284:	ldr	x1, [sp, #400]
  463288:	bl	401ca0 <printf@plt>
  46328c:	b	4651bc <ferror@plt+0x6348c>
  463290:	ldur	x0, [x29, #-16]
  463294:	ldur	x1, [x29, #-88]
  463298:	mov	w2, #0x1                   	// #1
  46329c:	sub	x3, x29, #0xa4
  4632a0:	sub	x4, x29, #0xa8
  4632a4:	bl	44a2a0 <ferror@plt+0x48570>
  4632a8:	stur	x0, [x29, #-160]
  4632ac:	ldur	w8, [x29, #-164]
  4632b0:	mov	w9, w8
  4632b4:	ldur	x10, [x29, #-16]
  4632b8:	add	x9, x10, x9
  4632bc:	stur	x9, [x29, #-16]
  4632c0:	ldur	x9, [x29, #-160]
  4632c4:	stur	x9, [x29, #-80]
  4632c8:	ldur	x9, [x29, #-80]
  4632cc:	ldur	x10, [x29, #-160]
  4632d0:	cmp	x9, x10
  4632d4:	b.eq	4632e4 <ferror@plt+0x615b4>  // b.none
  4632d8:	ldur	w8, [x29, #-168]
  4632dc:	orr	w8, w8, #0x2
  4632e0:	stur	w8, [x29, #-168]
  4632e4:	ldur	w0, [x29, #-168]
  4632e8:	bl	45defc <ferror@plt+0x5c1cc>
  4632ec:	ldur	x1, [x29, #-80]
  4632f0:	ldr	x0, [sp, #456]
  4632f4:	bl	45dad4 <ferror@plt+0x5bda4>
  4632f8:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  4632fc:	add	x8, x8, #0xd3a
  463300:	str	x0, [sp, #392]
  463304:	mov	x0, x8
  463308:	ldr	x1, [sp, #392]
  46330c:	bl	401ca0 <printf@plt>
  463310:	b	4651bc <ferror@plt+0x6348c>
  463314:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463318:	add	x0, x0, #0xd4b
  46331c:	bl	401ca0 <printf@plt>
  463320:	b	4651bc <ferror@plt+0x6348c>
  463324:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463328:	add	x0, x0, #0xd55
  46332c:	bl	401ca0 <printf@plt>
  463330:	b	4651bc <ferror@plt+0x6348c>
  463334:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463338:	add	x0, x0, #0xd60
  46333c:	bl	401ca0 <printf@plt>
  463340:	b	4651bc <ferror@plt+0x6348c>
  463344:	mov	w8, #0x1                   	// #1
  463348:	stur	w8, [x29, #-172]
  46334c:	ldur	w8, [x29, #-172]
  463350:	mov	w9, w8
  463354:	mov	x10, #0x8                   	// #8
  463358:	cmp	x10, x9
  46335c:	b.cs	463390 <ferror@plt+0x61660>  // b.hs, b.nlast
  463360:	ldur	w8, [x29, #-172]
  463364:	mov	w2, w8
  463368:	ldr	x0, [sp, #496]
  46336c:	ldr	x1, [sp, #488]
  463370:	bl	4018e0 <ngettext@plt>
  463374:	ldur	w1, [x29, #-172]
  463378:	mov	w8, #0x8                   	// #8
  46337c:	mov	w2, w8
  463380:	str	w8, [sp, #388]
  463384:	bl	4711a8 <error@@Base>
  463388:	ldr	w8, [sp, #388]
  46338c:	stur	w8, [x29, #-172]
  463390:	ldur	x8, [x29, #-16]
  463394:	ldur	w9, [x29, #-172]
  463398:	mov	w10, w9
  46339c:	add	x8, x8, x10
  4633a0:	ldur	x10, [x29, #-88]
  4633a4:	cmp	x8, x10
  4633a8:	b.cc	4633d4 <ferror@plt+0x616a4>  // b.lo, b.ul, b.last
  4633ac:	ldur	x8, [x29, #-16]
  4633b0:	ldur	x9, [x29, #-88]
  4633b4:	cmp	x8, x9
  4633b8:	b.cs	4633d0 <ferror@plt+0x616a0>  // b.hs, b.nlast
  4633bc:	ldur	x8, [x29, #-88]
  4633c0:	ldur	x9, [x29, #-16]
  4633c4:	subs	x8, x8, x9
  4633c8:	stur	w8, [x29, #-172]
  4633cc:	b	4633d4 <ferror@plt+0x616a4>
  4633d0:	stur	wzr, [x29, #-172]
  4633d4:	ldur	w8, [x29, #-172]
  4633d8:	cbz	w8, 4633e8 <ferror@plt+0x616b8>
  4633dc:	ldur	w8, [x29, #-172]
  4633e0:	cmp	w8, #0x8
  4633e4:	b.ls	4633f0 <ferror@plt+0x616c0>  // b.plast
  4633e8:	stur	xzr, [x29, #-72]
  4633ec:	b	463408 <ferror@plt+0x616d8>
  4633f0:	ldr	x8, [sp, #480]
  4633f4:	ldr	x9, [x8]
  4633f8:	ldur	x0, [x29, #-16]
  4633fc:	ldur	w1, [x29, #-172]
  463400:	blr	x9
  463404:	stur	x0, [x29, #-72]
  463408:	ldur	x8, [x29, #-16]
  46340c:	add	x8, x8, #0x1
  463410:	stur	x8, [x29, #-16]
  463414:	ldur	x1, [x29, #-72]
  463418:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46341c:	add	x0, x0, #0xd6b
  463420:	bl	401ca0 <printf@plt>
  463424:	b	4651bc <ferror@plt+0x6348c>
  463428:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46342c:	add	x0, x0, #0xd7b
  463430:	bl	401ca0 <printf@plt>
  463434:	b	4651bc <ferror@plt+0x6348c>
  463438:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46343c:	add	x0, x0, #0xd86
  463440:	bl	401ca0 <printf@plt>
  463444:	b	4651bc <ferror@plt+0x6348c>
  463448:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46344c:	add	x0, x0, #0xd90
  463450:	bl	401ca0 <printf@plt>
  463454:	b	4651bc <ferror@plt+0x6348c>
  463458:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46345c:	add	x0, x0, #0xd9d
  463460:	bl	401ca0 <printf@plt>
  463464:	b	4651bc <ferror@plt+0x6348c>
  463468:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46346c:	add	x0, x0, #0xda7
  463470:	bl	401ca0 <printf@plt>
  463474:	b	4651bc <ferror@plt+0x6348c>
  463478:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46347c:	add	x0, x0, #0xdb1
  463480:	bl	401ca0 <printf@plt>
  463484:	b	4651bc <ferror@plt+0x6348c>
  463488:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46348c:	add	x0, x0, #0xdbb
  463490:	bl	401ca0 <printf@plt>
  463494:	b	4651bc <ferror@plt+0x6348c>
  463498:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46349c:	add	x0, x0, #0xdc7
  4634a0:	bl	401ca0 <printf@plt>
  4634a4:	b	4651bc <ferror@plt+0x6348c>
  4634a8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4634ac:	add	x0, x0, #0xdd1
  4634b0:	bl	401ca0 <printf@plt>
  4634b4:	b	4651bc <ferror@plt+0x6348c>
  4634b8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4634bc:	add	x0, x0, #0xddb
  4634c0:	bl	401ca0 <printf@plt>
  4634c4:	b	4651bc <ferror@plt+0x6348c>
  4634c8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4634cc:	add	x0, x0, #0xde5
  4634d0:	bl	401ca0 <printf@plt>
  4634d4:	b	4651bc <ferror@plt+0x6348c>
  4634d8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4634dc:	add	x0, x0, #0xdef
  4634e0:	bl	401ca0 <printf@plt>
  4634e4:	b	4651bc <ferror@plt+0x6348c>
  4634e8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4634ec:	add	x0, x0, #0xdf8
  4634f0:	bl	401ca0 <printf@plt>
  4634f4:	b	4651bc <ferror@plt+0x6348c>
  4634f8:	ldur	x0, [x29, #-16]
  4634fc:	ldur	x1, [x29, #-88]
  463500:	mov	w8, wzr
  463504:	mov	w2, w8
  463508:	sub	x3, x29, #0xbc
  46350c:	sub	x4, x29, #0xc0
  463510:	bl	44a2a0 <ferror@plt+0x48570>
  463514:	stur	x0, [x29, #-184]
  463518:	ldur	w8, [x29, #-188]
  46351c:	mov	w9, w8
  463520:	ldur	x10, [x29, #-16]
  463524:	add	x9, x10, x9
  463528:	stur	x9, [x29, #-16]
  46352c:	ldur	x9, [x29, #-184]
  463530:	stur	x9, [x29, #-72]
  463534:	ldur	x9, [x29, #-72]
  463538:	ldur	x10, [x29, #-184]
  46353c:	cmp	x9, x10
  463540:	b.eq	463550 <ferror@plt+0x61820>  // b.none
  463544:	ldur	w8, [x29, #-192]
  463548:	orr	w8, w8, #0x2
  46354c:	stur	w8, [x29, #-192]
  463550:	ldur	w0, [x29, #-192]
  463554:	bl	45defc <ferror@plt+0x5c1cc>
  463558:	ldur	x1, [x29, #-72]
  46355c:	ldr	x0, [sp, #464]
  463560:	bl	45dad4 <ferror@plt+0x5bda4>
  463564:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  463568:	add	x8, x8, #0xe03
  46356c:	str	x0, [sp, #376]
  463570:	mov	x0, x8
  463574:	ldr	x1, [sp, #376]
  463578:	bl	401ca0 <printf@plt>
  46357c:	b	4651bc <ferror@plt+0x6348c>
  463580:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463584:	add	x0, x0, #0xe19
  463588:	bl	401ca0 <printf@plt>
  46358c:	b	4651bc <ferror@plt+0x6348c>
  463590:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463594:	add	x0, x0, #0xe23
  463598:	bl	401ca0 <printf@plt>
  46359c:	b	4651bc <ferror@plt+0x6348c>
  4635a0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4635a4:	add	x0, x0, #0xe2d
  4635a8:	bl	401ca0 <printf@plt>
  4635ac:	b	4651bc <ferror@plt+0x6348c>
  4635b0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4635b4:	add	x0, x0, #0xe38
  4635b8:	bl	401ca0 <printf@plt>
  4635bc:	b	4651bc <ferror@plt+0x6348c>
  4635c0:	mov	w8, #0x2                   	// #2
  4635c4:	stur	w8, [x29, #-196]
  4635c8:	ldur	x9, [x29, #-16]
  4635cc:	ldur	w8, [x29, #-196]
  4635d0:	mov	w10, w8
  4635d4:	add	x9, x9, x10
  4635d8:	ldur	x10, [x29, #-88]
  4635dc:	cmp	x9, x10
  4635e0:	b.cc	46360c <ferror@plt+0x618dc>  // b.lo, b.ul, b.last
  4635e4:	ldur	x8, [x29, #-16]
  4635e8:	ldur	x9, [x29, #-88]
  4635ec:	cmp	x8, x9
  4635f0:	b.cs	463608 <ferror@plt+0x618d8>  // b.hs, b.nlast
  4635f4:	ldur	x8, [x29, #-88]
  4635f8:	ldur	x9, [x29, #-16]
  4635fc:	subs	x8, x8, x9
  463600:	stur	w8, [x29, #-196]
  463604:	b	46360c <ferror@plt+0x618dc>
  463608:	stur	wzr, [x29, #-196]
  46360c:	ldur	w8, [x29, #-196]
  463610:	cbz	w8, 463628 <ferror@plt+0x618f8>
  463614:	ldur	x0, [x29, #-16]
  463618:	ldur	w1, [x29, #-196]
  46361c:	bl	471bd0 <warn@@Base+0x914>
  463620:	stur	x0, [x29, #-80]
  463624:	b	46362c <ferror@plt+0x618fc>
  463628:	stur	xzr, [x29, #-80]
  46362c:	ldur	x8, [x29, #-16]
  463630:	add	x8, x8, #0x2
  463634:	stur	x8, [x29, #-16]
  463638:	ldur	x1, [x29, #-80]
  46363c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463640:	add	x0, x0, #0xe42
  463644:	bl	401ca0 <printf@plt>
  463648:	b	4651bc <ferror@plt+0x6348c>
  46364c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463650:	add	x0, x0, #0xe51
  463654:	bl	401ca0 <printf@plt>
  463658:	b	4651bc <ferror@plt+0x6348c>
  46365c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463660:	add	x0, x0, #0xe5a
  463664:	bl	401ca0 <printf@plt>
  463668:	b	4651bc <ferror@plt+0x6348c>
  46366c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463670:	add	x0, x0, #0xe63
  463674:	bl	401ca0 <printf@plt>
  463678:	b	4651bc <ferror@plt+0x6348c>
  46367c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463680:	add	x0, x0, #0xe6c
  463684:	bl	401ca0 <printf@plt>
  463688:	b	4651bc <ferror@plt+0x6348c>
  46368c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463690:	add	x0, x0, #0xe75
  463694:	bl	401ca0 <printf@plt>
  463698:	b	4651bc <ferror@plt+0x6348c>
  46369c:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4636a0:	add	x0, x0, #0xe7e
  4636a4:	bl	401ca0 <printf@plt>
  4636a8:	b	4651bc <ferror@plt+0x6348c>
  4636ac:	mov	w8, #0x2                   	// #2
  4636b0:	stur	w8, [x29, #-200]
  4636b4:	ldur	x9, [x29, #-16]
  4636b8:	ldur	w8, [x29, #-200]
  4636bc:	mov	w10, w8
  4636c0:	add	x9, x9, x10
  4636c4:	ldur	x10, [x29, #-88]
  4636c8:	cmp	x9, x10
  4636cc:	b.cc	4636f8 <ferror@plt+0x619c8>  // b.lo, b.ul, b.last
  4636d0:	ldur	x8, [x29, #-16]
  4636d4:	ldur	x9, [x29, #-88]
  4636d8:	cmp	x8, x9
  4636dc:	b.cs	4636f4 <ferror@plt+0x619c4>  // b.hs, b.nlast
  4636e0:	ldur	x8, [x29, #-88]
  4636e4:	ldur	x9, [x29, #-16]
  4636e8:	subs	x8, x8, x9
  4636ec:	stur	w8, [x29, #-200]
  4636f0:	b	4636f8 <ferror@plt+0x619c8>
  4636f4:	stur	wzr, [x29, #-200]
  4636f8:	ldur	w8, [x29, #-200]
  4636fc:	cbz	w8, 463714 <ferror@plt+0x619e4>
  463700:	ldur	x0, [x29, #-16]
  463704:	ldur	w1, [x29, #-200]
  463708:	bl	471bd0 <warn@@Base+0x914>
  46370c:	stur	x0, [x29, #-80]
  463710:	b	463718 <ferror@plt+0x619e8>
  463714:	stur	xzr, [x29, #-80]
  463718:	ldur	x8, [x29, #-16]
  46371c:	add	x8, x8, #0x2
  463720:	stur	x8, [x29, #-16]
  463724:	ldur	x1, [x29, #-80]
  463728:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46372c:	add	x0, x0, #0xe87
  463730:	bl	401ca0 <printf@plt>
  463734:	b	4651bc <ferror@plt+0x6348c>
  463738:	ldur	w8, [x29, #-60]
  46373c:	subs	w1, w8, #0x30
  463740:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463744:	add	x0, x0, #0xe97
  463748:	bl	401ca0 <printf@plt>
  46374c:	b	4651bc <ferror@plt+0x6348c>
  463750:	ldur	w8, [x29, #-60]
  463754:	subs	w1, w8, #0x50
  463758:	ldur	w8, [x29, #-60]
  46375c:	subs	w0, w8, #0x50
  463760:	mov	w8, #0x1                   	// #1
  463764:	str	w1, [sp, #372]
  463768:	mov	w1, w8
  46376c:	bl	4660cc <ferror@plt+0x6439c>
  463770:	adrp	x9, 4a2000 <warn@@Base+0x30d44>
  463774:	add	x9, x9, #0xea3
  463778:	str	x0, [sp, #360]
  46377c:	mov	x0, x9
  463780:	ldr	w1, [sp, #372]
  463784:	ldr	x2, [sp, #360]
  463788:	bl	401ca0 <printf@plt>
  46378c:	b	4651bc <ferror@plt+0x6348c>
  463790:	ldur	x0, [x29, #-16]
  463794:	ldur	x1, [x29, #-88]
  463798:	mov	w2, #0x1                   	// #1
  46379c:	sub	x3, x29, #0xd4
  4637a0:	sub	x4, x29, #0xd8
  4637a4:	bl	44a2a0 <ferror@plt+0x48570>
  4637a8:	stur	x0, [x29, #-208]
  4637ac:	ldur	w8, [x29, #-212]
  4637b0:	mov	w9, w8
  4637b4:	ldur	x10, [x29, #-16]
  4637b8:	add	x9, x10, x9
  4637bc:	stur	x9, [x29, #-16]
  4637c0:	ldur	x9, [x29, #-208]
  4637c4:	stur	x9, [x29, #-80]
  4637c8:	ldur	x9, [x29, #-80]
  4637cc:	ldur	x10, [x29, #-208]
  4637d0:	cmp	x9, x10
  4637d4:	b.eq	4637e4 <ferror@plt+0x61ab4>  // b.none
  4637d8:	ldur	w8, [x29, #-216]
  4637dc:	orr	w8, w8, #0x2
  4637e0:	stur	w8, [x29, #-216]
  4637e4:	ldur	w0, [x29, #-216]
  4637e8:	bl	45defc <ferror@plt+0x5c1cc>
  4637ec:	ldur	w8, [x29, #-60]
  4637f0:	subs	w1, w8, #0x70
  4637f4:	ldur	w8, [x29, #-60]
  4637f8:	subs	w0, w8, #0x70
  4637fc:	mov	w8, #0x1                   	// #1
  463800:	str	w1, [sp, #356]
  463804:	mov	w1, w8
  463808:	bl	4660cc <ferror@plt+0x6439c>
  46380c:	ldur	x1, [x29, #-80]
  463810:	ldr	x9, [sp, #456]
  463814:	str	x0, [sp, #344]
  463818:	mov	x0, x9
  46381c:	bl	45dad4 <ferror@plt+0x5bda4>
  463820:	adrp	x9, 4a2000 <warn@@Base+0x30d44>
  463824:	add	x9, x9, #0xeb4
  463828:	str	x0, [sp, #336]
  46382c:	mov	x0, x9
  463830:	ldr	w1, [sp, #356]
  463834:	ldr	x2, [sp, #344]
  463838:	ldr	x3, [sp, #336]
  46383c:	bl	401ca0 <printf@plt>
  463840:	b	4651bc <ferror@plt+0x6348c>
  463844:	ldur	x0, [x29, #-16]
  463848:	ldur	x1, [x29, #-88]
  46384c:	mov	w8, wzr
  463850:	mov	w2, w8
  463854:	sub	x3, x29, #0xe4
  463858:	sub	x4, x29, #0xe8
  46385c:	bl	44a2a0 <ferror@plt+0x48570>
  463860:	stur	x0, [x29, #-224]
  463864:	ldur	w8, [x29, #-228]
  463868:	mov	w9, w8
  46386c:	ldur	x10, [x29, #-16]
  463870:	add	x9, x10, x9
  463874:	stur	x9, [x29, #-16]
  463878:	ldur	x9, [x29, #-224]
  46387c:	stur	x9, [x29, #-72]
  463880:	ldur	x9, [x29, #-72]
  463884:	ldur	x10, [x29, #-224]
  463888:	cmp	x9, x10
  46388c:	b.eq	46389c <ferror@plt+0x61b6c>  // b.none
  463890:	ldur	w8, [x29, #-232]
  463894:	orr	w8, w8, #0x2
  463898:	stur	w8, [x29, #-232]
  46389c:	ldur	w0, [x29, #-232]
  4638a0:	bl	45defc <ferror@plt+0x5c1cc>
  4638a4:	ldur	x1, [x29, #-72]
  4638a8:	ldr	x0, [sp, #464]
  4638ac:	bl	45dad4 <ferror@plt+0x5bda4>
  4638b0:	ldur	x8, [x29, #-72]
  4638b4:	str	x0, [sp, #328]
  4638b8:	mov	w0, w8
  4638bc:	mov	w1, #0x1                   	// #1
  4638c0:	bl	4660cc <ferror@plt+0x6439c>
  4638c4:	adrp	x9, 4a2000 <warn@@Base+0x30d44>
  4638c8:	add	x9, x9, #0xeca
  4638cc:	str	x0, [sp, #320]
  4638d0:	mov	x0, x9
  4638d4:	ldr	x1, [sp, #328]
  4638d8:	ldr	x2, [sp, #320]
  4638dc:	bl	401ca0 <printf@plt>
  4638e0:	b	4651bc <ferror@plt+0x6348c>
  4638e4:	mov	w8, #0x1                   	// #1
  4638e8:	stur	w8, [x29, #-92]
  4638ec:	ldur	x0, [x29, #-16]
  4638f0:	ldur	x1, [x29, #-88]
  4638f4:	mov	w2, #0x1                   	// #1
  4638f8:	sub	x3, x29, #0xf4
  4638fc:	sub	x4, x29, #0xf8
  463900:	bl	44a2a0 <ferror@plt+0x48570>
  463904:	stur	x0, [x29, #-240]
  463908:	ldur	w8, [x29, #-244]
  46390c:	mov	w9, w8
  463910:	ldur	x10, [x29, #-16]
  463914:	add	x9, x10, x9
  463918:	stur	x9, [x29, #-16]
  46391c:	ldur	x9, [x29, #-240]
  463920:	stur	x9, [x29, #-80]
  463924:	ldur	x9, [x29, #-80]
  463928:	ldur	x10, [x29, #-240]
  46392c:	cmp	x9, x10
  463930:	b.eq	463940 <ferror@plt+0x61c10>  // b.none
  463934:	ldur	w8, [x29, #-248]
  463938:	orr	w8, w8, #0x2
  46393c:	stur	w8, [x29, #-248]
  463940:	ldur	w0, [x29, #-248]
  463944:	bl	45defc <ferror@plt+0x5c1cc>
  463948:	ldur	x1, [x29, #-80]
  46394c:	ldr	x0, [sp, #456]
  463950:	bl	45dad4 <ferror@plt+0x5bda4>
  463954:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  463958:	add	x8, x8, #0xede
  46395c:	str	x0, [sp, #312]
  463960:	mov	x0, x8
  463964:	ldr	x1, [sp, #312]
  463968:	bl	401ca0 <printf@plt>
  46396c:	b	4651bc <ferror@plt+0x6348c>
  463970:	ldur	x0, [x29, #-16]
  463974:	ldur	x1, [x29, #-88]
  463978:	mov	w8, wzr
  46397c:	mov	w2, w8
  463980:	add	x3, sp, #0x33c
  463984:	add	x4, sp, #0x338
  463988:	bl	44a2a0 <ferror@plt+0x48570>
  46398c:	stur	x0, [x29, #-256]
  463990:	ldr	w8, [sp, #828]
  463994:	mov	w9, w8
  463998:	ldur	x10, [x29, #-16]
  46399c:	add	x9, x10, x9
  4639a0:	stur	x9, [x29, #-16]
  4639a4:	ldur	x9, [x29, #-256]
  4639a8:	stur	x9, [x29, #-72]
  4639ac:	ldur	x9, [x29, #-72]
  4639b0:	ldur	x10, [x29, #-256]
  4639b4:	cmp	x9, x10
  4639b8:	b.eq	4639c8 <ferror@plt+0x61c98>  // b.none
  4639bc:	ldr	w8, [sp, #824]
  4639c0:	orr	w8, w8, #0x2
  4639c4:	str	w8, [sp, #824]
  4639c8:	ldr	w0, [sp, #824]
  4639cc:	bl	45defc <ferror@plt+0x5c1cc>
  4639d0:	ldur	x0, [x29, #-16]
  4639d4:	ldur	x1, [x29, #-88]
  4639d8:	mov	w2, #0x1                   	// #1
  4639dc:	add	x3, sp, #0x32c
  4639e0:	add	x4, sp, #0x328
  4639e4:	bl	44a2a0 <ferror@plt+0x48570>
  4639e8:	str	x0, [sp, #816]
  4639ec:	ldr	w8, [sp, #812]
  4639f0:	mov	w9, w8
  4639f4:	ldur	x10, [x29, #-16]
  4639f8:	add	x9, x10, x9
  4639fc:	stur	x9, [x29, #-16]
  463a00:	ldr	x9, [sp, #816]
  463a04:	stur	x9, [x29, #-80]
  463a08:	ldur	x9, [x29, #-80]
  463a0c:	ldr	x10, [sp, #816]
  463a10:	cmp	x9, x10
  463a14:	b.eq	463a24 <ferror@plt+0x61cf4>  // b.none
  463a18:	ldr	w8, [sp, #808]
  463a1c:	orr	w8, w8, #0x2
  463a20:	str	w8, [sp, #808]
  463a24:	ldr	w0, [sp, #808]
  463a28:	bl	45defc <ferror@plt+0x5c1cc>
  463a2c:	ldur	x1, [x29, #-72]
  463a30:	ldr	x0, [sp, #464]
  463a34:	bl	45dad4 <ferror@plt+0x5bda4>
  463a38:	ldur	x8, [x29, #-72]
  463a3c:	str	x0, [sp, #304]
  463a40:	mov	w0, w8
  463a44:	mov	w1, #0x1                   	// #1
  463a48:	bl	4660cc <ferror@plt+0x6439c>
  463a4c:	ldur	x1, [x29, #-80]
  463a50:	ldr	x9, [sp, #456]
  463a54:	str	x0, [sp, #296]
  463a58:	mov	x0, x9
  463a5c:	bl	45dad4 <ferror@plt+0x5bda4>
  463a60:	adrp	x9, 4a2000 <warn@@Base+0x30d44>
  463a64:	add	x9, x9, #0xeee
  463a68:	str	x0, [sp, #288]
  463a6c:	mov	x0, x9
  463a70:	ldr	x1, [sp, #304]
  463a74:	ldr	x2, [sp, #296]
  463a78:	ldr	x3, [sp, #288]
  463a7c:	bl	401ca0 <printf@plt>
  463a80:	b	4651bc <ferror@plt+0x6348c>
  463a84:	ldur	x0, [x29, #-16]
  463a88:	ldur	x1, [x29, #-88]
  463a8c:	mov	w8, wzr
  463a90:	mov	w2, w8
  463a94:	add	x3, sp, #0x31c
  463a98:	add	x4, sp, #0x318
  463a9c:	bl	44a2a0 <ferror@plt+0x48570>
  463aa0:	str	x0, [sp, #800]
  463aa4:	ldr	w8, [sp, #796]
  463aa8:	mov	w9, w8
  463aac:	ldur	x10, [x29, #-16]
  463ab0:	add	x9, x10, x9
  463ab4:	stur	x9, [x29, #-16]
  463ab8:	ldr	x9, [sp, #800]
  463abc:	stur	x9, [x29, #-72]
  463ac0:	ldur	x9, [x29, #-72]
  463ac4:	ldr	x10, [sp, #800]
  463ac8:	cmp	x9, x10
  463acc:	b.eq	463adc <ferror@plt+0x61dac>  // b.none
  463ad0:	ldr	w8, [sp, #792]
  463ad4:	orr	w8, w8, #0x2
  463ad8:	str	w8, [sp, #792]
  463adc:	ldr	w0, [sp, #792]
  463ae0:	bl	45defc <ferror@plt+0x5c1cc>
  463ae4:	ldur	x1, [x29, #-72]
  463ae8:	ldr	x0, [sp, #464]
  463aec:	bl	45dad4 <ferror@plt+0x5bda4>
  463af0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  463af4:	add	x8, x8, #0xf06
  463af8:	str	x0, [sp, #280]
  463afc:	mov	x0, x8
  463b00:	ldr	x1, [sp, #280]
  463b04:	bl	401ca0 <printf@plt>
  463b08:	b	4651bc <ferror@plt+0x6348c>
  463b0c:	mov	w8, #0x1                   	// #1
  463b10:	str	w8, [sp, #788]
  463b14:	ldr	w8, [sp, #788]
  463b18:	mov	w9, w8
  463b1c:	mov	x10, #0x8                   	// #8
  463b20:	cmp	x10, x9
  463b24:	b.cs	463b58 <ferror@plt+0x61e28>  // b.hs, b.nlast
  463b28:	ldr	w8, [sp, #788]
  463b2c:	mov	w2, w8
  463b30:	ldr	x0, [sp, #496]
  463b34:	ldr	x1, [sp, #488]
  463b38:	bl	4018e0 <ngettext@plt>
  463b3c:	ldr	w1, [sp, #788]
  463b40:	mov	w8, #0x8                   	// #8
  463b44:	mov	w2, w8
  463b48:	str	w8, [sp, #276]
  463b4c:	bl	4711a8 <error@@Base>
  463b50:	ldr	w8, [sp, #276]
  463b54:	str	w8, [sp, #788]
  463b58:	ldur	x8, [x29, #-16]
  463b5c:	ldr	w9, [sp, #788]
  463b60:	mov	w10, w9
  463b64:	add	x8, x8, x10
  463b68:	ldur	x10, [x29, #-88]
  463b6c:	cmp	x8, x10
  463b70:	b.cc	463b9c <ferror@plt+0x61e6c>  // b.lo, b.ul, b.last
  463b74:	ldur	x8, [x29, #-16]
  463b78:	ldur	x9, [x29, #-88]
  463b7c:	cmp	x8, x9
  463b80:	b.cs	463b98 <ferror@plt+0x61e68>  // b.hs, b.nlast
  463b84:	ldur	x8, [x29, #-88]
  463b88:	ldur	x9, [x29, #-16]
  463b8c:	subs	x8, x8, x9
  463b90:	str	w8, [sp, #788]
  463b94:	b	463b9c <ferror@plt+0x61e6c>
  463b98:	str	wzr, [sp, #788]
  463b9c:	ldr	w8, [sp, #788]
  463ba0:	cbz	w8, 463bb0 <ferror@plt+0x61e80>
  463ba4:	ldr	w8, [sp, #788]
  463ba8:	cmp	w8, #0x8
  463bac:	b.ls	463bb8 <ferror@plt+0x61e88>  // b.plast
  463bb0:	stur	xzr, [x29, #-72]
  463bb4:	b	463bd0 <ferror@plt+0x61ea0>
  463bb8:	ldr	x8, [sp, #480]
  463bbc:	ldr	x9, [x8]
  463bc0:	ldur	x0, [x29, #-16]
  463bc4:	ldr	w1, [sp, #788]
  463bc8:	blr	x9
  463bcc:	stur	x0, [x29, #-72]
  463bd0:	ldur	x8, [x29, #-16]
  463bd4:	add	x8, x8, #0x1
  463bd8:	stur	x8, [x29, #-16]
  463bdc:	ldur	x1, [x29, #-72]
  463be0:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463be4:	add	x0, x0, #0xf16
  463be8:	bl	401ca0 <printf@plt>
  463bec:	b	4651bc <ferror@plt+0x6348c>
  463bf0:	mov	w8, #0x1                   	// #1
  463bf4:	str	w8, [sp, #784]
  463bf8:	ldr	w8, [sp, #784]
  463bfc:	mov	w9, w8
  463c00:	mov	x10, #0x8                   	// #8
  463c04:	cmp	x10, x9
  463c08:	b.cs	463c3c <ferror@plt+0x61f0c>  // b.hs, b.nlast
  463c0c:	ldr	w8, [sp, #784]
  463c10:	mov	w2, w8
  463c14:	ldr	x0, [sp, #496]
  463c18:	ldr	x1, [sp, #488]
  463c1c:	bl	4018e0 <ngettext@plt>
  463c20:	ldr	w1, [sp, #784]
  463c24:	mov	w8, #0x8                   	// #8
  463c28:	mov	w2, w8
  463c2c:	str	w8, [sp, #272]
  463c30:	bl	4711a8 <error@@Base>
  463c34:	ldr	w8, [sp, #272]
  463c38:	str	w8, [sp, #784]
  463c3c:	ldur	x8, [x29, #-16]
  463c40:	ldr	w9, [sp, #784]
  463c44:	mov	w10, w9
  463c48:	add	x8, x8, x10
  463c4c:	ldur	x10, [x29, #-88]
  463c50:	cmp	x8, x10
  463c54:	b.cc	463c80 <ferror@plt+0x61f50>  // b.lo, b.ul, b.last
  463c58:	ldur	x8, [x29, #-16]
  463c5c:	ldur	x9, [x29, #-88]
  463c60:	cmp	x8, x9
  463c64:	b.cs	463c7c <ferror@plt+0x61f4c>  // b.hs, b.nlast
  463c68:	ldur	x8, [x29, #-88]
  463c6c:	ldur	x9, [x29, #-16]
  463c70:	subs	x8, x8, x9
  463c74:	str	w8, [sp, #784]
  463c78:	b	463c80 <ferror@plt+0x61f50>
  463c7c:	str	wzr, [sp, #784]
  463c80:	ldr	w8, [sp, #784]
  463c84:	cbz	w8, 463c94 <ferror@plt+0x61f64>
  463c88:	ldr	w8, [sp, #784]
  463c8c:	cmp	w8, #0x8
  463c90:	b.ls	463c9c <ferror@plt+0x61f6c>  // b.plast
  463c94:	stur	xzr, [x29, #-72]
  463c98:	b	463cb4 <ferror@plt+0x61f84>
  463c9c:	ldr	x8, [sp, #480]
  463ca0:	ldr	x9, [x8]
  463ca4:	ldur	x0, [x29, #-16]
  463ca8:	ldr	w1, [sp, #784]
  463cac:	blr	x9
  463cb0:	stur	x0, [x29, #-72]
  463cb4:	ldur	x8, [x29, #-16]
  463cb8:	add	x8, x8, #0x1
  463cbc:	stur	x8, [x29, #-16]
  463cc0:	ldur	x1, [x29, #-72]
  463cc4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463cc8:	add	x0, x0, #0xf2c
  463ccc:	bl	401ca0 <printf@plt>
  463cd0:	b	4651bc <ferror@plt+0x6348c>
  463cd4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463cd8:	add	x0, x0, #0xf43
  463cdc:	bl	401ca0 <printf@plt>
  463ce0:	b	4651bc <ferror@plt+0x6348c>
  463ce4:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463ce8:	add	x0, x0, #0xf4d
  463cec:	bl	401ca0 <printf@plt>
  463cf0:	b	4651bc <ferror@plt+0x6348c>
  463cf4:	mov	w8, #0x2                   	// #2
  463cf8:	str	w8, [sp, #780]
  463cfc:	ldur	x9, [x29, #-16]
  463d00:	ldr	w8, [sp, #780]
  463d04:	mov	w10, w8
  463d08:	add	x9, x9, x10
  463d0c:	ldur	x10, [x29, #-88]
  463d10:	cmp	x9, x10
  463d14:	b.cc	463d40 <ferror@plt+0x62010>  // b.lo, b.ul, b.last
  463d18:	ldur	x8, [x29, #-16]
  463d1c:	ldur	x9, [x29, #-88]
  463d20:	cmp	x8, x9
  463d24:	b.cs	463d3c <ferror@plt+0x6200c>  // b.hs, b.nlast
  463d28:	ldur	x8, [x29, #-88]
  463d2c:	ldur	x9, [x29, #-16]
  463d30:	subs	x8, x8, x9
  463d34:	str	w8, [sp, #780]
  463d38:	b	463d40 <ferror@plt+0x62010>
  463d3c:	str	wzr, [sp, #780]
  463d40:	ldr	w8, [sp, #780]
  463d44:	cbz	w8, 463d5c <ferror@plt+0x6202c>
  463d48:	ldur	x0, [x29, #-16]
  463d4c:	ldr	w1, [sp, #780]
  463d50:	bl	471bd0 <warn@@Base+0x914>
  463d54:	stur	x0, [x29, #-80]
  463d58:	b	463d60 <ferror@plt+0x62030>
  463d5c:	stur	xzr, [x29, #-80]
  463d60:	ldur	x8, [x29, #-16]
  463d64:	add	x8, x8, #0x2
  463d68:	stur	x8, [x29, #-16]
  463d6c:	ldur	x8, [x29, #-80]
  463d70:	ldur	x9, [x29, #-48]
  463d74:	add	x1, x8, x9
  463d78:	ldr	x0, [sp, #472]
  463d7c:	bl	45dad4 <ferror@plt+0x5bda4>
  463d80:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  463d84:	add	x8, x8, #0xf67
  463d88:	str	x0, [sp, #264]
  463d8c:	mov	x0, x8
  463d90:	ldr	x1, [sp, #264]
  463d94:	bl	401ca0 <printf@plt>
  463d98:	b	4651bc <ferror@plt+0x6348c>
  463d9c:	mov	w8, #0x4                   	// #4
  463da0:	str	w8, [sp, #776]
  463da4:	ldur	x9, [x29, #-16]
  463da8:	ldr	w8, [sp, #776]
  463dac:	mov	w10, w8
  463db0:	add	x9, x9, x10
  463db4:	ldur	x10, [x29, #-88]
  463db8:	cmp	x9, x10
  463dbc:	b.cc	463de8 <ferror@plt+0x620b8>  // b.lo, b.ul, b.last
  463dc0:	ldur	x8, [x29, #-16]
  463dc4:	ldur	x9, [x29, #-88]
  463dc8:	cmp	x8, x9
  463dcc:	b.cs	463de4 <ferror@plt+0x620b4>  // b.hs, b.nlast
  463dd0:	ldur	x8, [x29, #-88]
  463dd4:	ldur	x9, [x29, #-16]
  463dd8:	subs	x8, x8, x9
  463ddc:	str	w8, [sp, #776]
  463de0:	b	463de8 <ferror@plt+0x620b8>
  463de4:	str	wzr, [sp, #776]
  463de8:	ldr	w8, [sp, #776]
  463dec:	cbz	w8, 463e04 <ferror@plt+0x620d4>
  463df0:	ldur	x0, [x29, #-16]
  463df4:	ldr	w1, [sp, #776]
  463df8:	bl	471bd0 <warn@@Base+0x914>
  463dfc:	stur	x0, [x29, #-80]
  463e00:	b	463e08 <ferror@plt+0x620d8>
  463e04:	stur	xzr, [x29, #-80]
  463e08:	ldur	x8, [x29, #-16]
  463e0c:	add	x8, x8, #0x4
  463e10:	stur	x8, [x29, #-16]
  463e14:	ldur	x8, [x29, #-80]
  463e18:	ldur	x9, [x29, #-48]
  463e1c:	add	x1, x8, x9
  463e20:	ldr	x0, [sp, #472]
  463e24:	bl	45dad4 <ferror@plt+0x5bda4>
  463e28:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  463e2c:	add	x8, x8, #0xf7b
  463e30:	str	x0, [sp, #256]
  463e34:	mov	x0, x8
  463e38:	ldr	x1, [sp, #256]
  463e3c:	bl	401ca0 <printf@plt>
  463e40:	b	4651bc <ferror@plt+0x6348c>
  463e44:	ldur	w8, [x29, #-28]
  463e48:	mov	w9, #0xffffffff            	// #-1
  463e4c:	cmp	w8, w9
  463e50:	b.ne	463e70 <ferror@plt+0x62140>  // b.any
  463e54:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  463e58:	add	x0, x0, #0xf8f
  463e5c:	bl	401cf0 <gettext@plt>
  463e60:	bl	401ca0 <printf@plt>
  463e64:	ldur	w8, [x29, #-92]
  463e68:	stur	w8, [x29, #-4]
  463e6c:	b	4651e4 <ferror@plt+0x634b4>
  463e70:	ldur	w8, [x29, #-28]
  463e74:	cmp	w8, #0x2
  463e78:	b.ne	463f58 <ferror@plt+0x62228>  // b.any
  463e7c:	ldur	w8, [x29, #-20]
  463e80:	str	w8, [sp, #772]
  463e84:	ldr	w8, [sp, #772]
  463e88:	mov	w9, w8
  463e8c:	mov	x10, #0x8                   	// #8
  463e90:	cmp	x10, x9
  463e94:	b.cs	463ec8 <ferror@plt+0x62198>  // b.hs, b.nlast
  463e98:	ldr	w8, [sp, #772]
  463e9c:	mov	w2, w8
  463ea0:	ldr	x0, [sp, #496]
  463ea4:	ldr	x1, [sp, #488]
  463ea8:	bl	4018e0 <ngettext@plt>
  463eac:	ldr	w1, [sp, #772]
  463eb0:	mov	w8, #0x8                   	// #8
  463eb4:	mov	w2, w8
  463eb8:	str	w8, [sp, #252]
  463ebc:	bl	4711a8 <error@@Base>
  463ec0:	ldr	w8, [sp, #252]
  463ec4:	str	w8, [sp, #772]
  463ec8:	ldur	x8, [x29, #-16]
  463ecc:	ldr	w9, [sp, #772]
  463ed0:	mov	w10, w9
  463ed4:	add	x8, x8, x10
  463ed8:	ldur	x10, [x29, #-88]
  463edc:	cmp	x8, x10
  463ee0:	b.cc	463f0c <ferror@plt+0x621dc>  // b.lo, b.ul, b.last
  463ee4:	ldur	x8, [x29, #-16]
  463ee8:	ldur	x9, [x29, #-88]
  463eec:	cmp	x8, x9
  463ef0:	b.cs	463f08 <ferror@plt+0x621d8>  // b.hs, b.nlast
  463ef4:	ldur	x8, [x29, #-88]
  463ef8:	ldur	x9, [x29, #-16]
  463efc:	subs	x8, x8, x9
  463f00:	str	w8, [sp, #772]
  463f04:	b	463f0c <ferror@plt+0x621dc>
  463f08:	str	wzr, [sp, #772]
  463f0c:	ldr	w8, [sp, #772]
  463f10:	cbz	w8, 463f20 <ferror@plt+0x621f0>
  463f14:	ldr	w8, [sp, #772]
  463f18:	cmp	w8, #0x8
  463f1c:	b.ls	463f28 <ferror@plt+0x621f8>  // b.plast
  463f20:	stur	xzr, [x29, #-72]
  463f24:	b	463f40 <ferror@plt+0x62210>
  463f28:	ldr	x8, [sp, #480]
  463f2c:	ldr	x9, [x8]
  463f30:	ldur	x0, [x29, #-16]
  463f34:	ldr	w1, [sp, #772]
  463f38:	blr	x9
  463f3c:	stur	x0, [x29, #-72]
  463f40:	ldur	w8, [x29, #-20]
  463f44:	mov	w9, w8
  463f48:	ldur	x10, [x29, #-16]
  463f4c:	add	x9, x10, x9
  463f50:	stur	x9, [x29, #-16]
  463f54:	b	464030 <ferror@plt+0x62300>
  463f58:	ldur	w8, [x29, #-24]
  463f5c:	str	w8, [sp, #768]
  463f60:	ldr	w8, [sp, #768]
  463f64:	mov	w9, w8
  463f68:	mov	x10, #0x8                   	// #8
  463f6c:	cmp	x10, x9
  463f70:	b.cs	463fa4 <ferror@plt+0x62274>  // b.hs, b.nlast
  463f74:	ldr	w8, [sp, #768]
  463f78:	mov	w2, w8
  463f7c:	ldr	x0, [sp, #496]
  463f80:	ldr	x1, [sp, #488]
  463f84:	bl	4018e0 <ngettext@plt>
  463f88:	ldr	w1, [sp, #768]
  463f8c:	mov	w8, #0x8                   	// #8
  463f90:	mov	w2, w8
  463f94:	str	w8, [sp, #248]
  463f98:	bl	4711a8 <error@@Base>
  463f9c:	ldr	w8, [sp, #248]
  463fa0:	str	w8, [sp, #768]
  463fa4:	ldur	x8, [x29, #-16]
  463fa8:	ldr	w9, [sp, #768]
  463fac:	mov	w10, w9
  463fb0:	add	x8, x8, x10
  463fb4:	ldur	x10, [x29, #-88]
  463fb8:	cmp	x8, x10
  463fbc:	b.cc	463fe8 <ferror@plt+0x622b8>  // b.lo, b.ul, b.last
  463fc0:	ldur	x8, [x29, #-16]
  463fc4:	ldur	x9, [x29, #-88]
  463fc8:	cmp	x8, x9
  463fcc:	b.cs	463fe4 <ferror@plt+0x622b4>  // b.hs, b.nlast
  463fd0:	ldur	x8, [x29, #-88]
  463fd4:	ldur	x9, [x29, #-16]
  463fd8:	subs	x8, x8, x9
  463fdc:	str	w8, [sp, #768]
  463fe0:	b	463fe8 <ferror@plt+0x622b8>
  463fe4:	str	wzr, [sp, #768]
  463fe8:	ldr	w8, [sp, #768]
  463fec:	cbz	w8, 463ffc <ferror@plt+0x622cc>
  463ff0:	ldr	w8, [sp, #768]
  463ff4:	cmp	w8, #0x8
  463ff8:	b.ls	464004 <ferror@plt+0x622d4>  // b.plast
  463ffc:	stur	xzr, [x29, #-72]
  464000:	b	46401c <ferror@plt+0x622ec>
  464004:	ldr	x8, [sp, #480]
  464008:	ldr	x9, [x8]
  46400c:	ldur	x0, [x29, #-16]
  464010:	ldr	w1, [sp, #768]
  464014:	blr	x9
  464018:	stur	x0, [x29, #-72]
  46401c:	ldur	w8, [x29, #-24]
  464020:	mov	w9, w8
  464024:	ldur	x10, [x29, #-16]
  464028:	add	x9, x10, x9
  46402c:	stur	x9, [x29, #-16]
  464030:	ldur	x1, [x29, #-72]
  464034:	ldr	x0, [sp, #472]
  464038:	bl	45dad4 <ferror@plt+0x5bda4>
  46403c:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  464040:	add	x8, x8, #0xfae
  464044:	str	x0, [sp, #240]
  464048:	mov	x0, x8
  46404c:	ldr	x1, [sp, #240]
  464050:	bl	401ca0 <printf@plt>
  464054:	b	4651bc <ferror@plt+0x6348c>
  464058:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46405c:	add	x0, x0, #0xfc5
  464060:	bl	401ca0 <printf@plt>
  464064:	b	4651bc <ferror@plt+0x6348c>
  464068:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46406c:	add	x0, x0, #0xfdc
  464070:	bl	401ca0 <printf@plt>
  464074:	b	4651bc <ferror@plt+0x6348c>
  464078:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46407c:	add	x0, x0, #0xff1
  464080:	bl	401ca0 <printf@plt>
  464084:	ldur	x0, [x29, #-16]
  464088:	ldur	x1, [x29, #-88]
  46408c:	mov	w8, wzr
  464090:	mov	w2, w8
  464094:	add	x3, sp, #0x2f4
  464098:	add	x4, sp, #0x2f0
  46409c:	bl	44a2a0 <ferror@plt+0x48570>
  4640a0:	str	x0, [sp, #760]
  4640a4:	ldr	w8, [sp, #756]
  4640a8:	mov	w9, w8
  4640ac:	ldur	x10, [x29, #-16]
  4640b0:	add	x9, x10, x9
  4640b4:	stur	x9, [x29, #-16]
  4640b8:	ldr	x9, [sp, #760]
  4640bc:	stur	x9, [x29, #-72]
  4640c0:	ldur	x9, [x29, #-72]
  4640c4:	ldr	x10, [sp, #760]
  4640c8:	cmp	x9, x10
  4640cc:	b.eq	4640dc <ferror@plt+0x623ac>  // b.none
  4640d0:	ldr	w8, [sp, #752]
  4640d4:	orr	w8, w8, #0x2
  4640d8:	str	w8, [sp, #752]
  4640dc:	ldr	w0, [sp, #752]
  4640e0:	bl	45defc <ferror@plt+0x5c1cc>
  4640e4:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4640e8:	add	x0, x0, #0x3
  4640ec:	bl	401cf0 <gettext@plt>
  4640f0:	ldur	x1, [x29, #-72]
  4640f4:	ldr	x8, [sp, #464]
  4640f8:	str	x0, [sp, #232]
  4640fc:	mov	x0, x8
  464100:	bl	45dad4 <ferror@plt+0x5bda4>
  464104:	ldr	x1, [sp, #232]
  464108:	str	x0, [sp, #224]
  46410c:	mov	x0, x1
  464110:	ldr	x1, [sp, #224]
  464114:	bl	401ca0 <printf@plt>
  464118:	ldur	x0, [x29, #-16]
  46411c:	ldur	x1, [x29, #-88]
  464120:	mov	w8, wzr
  464124:	mov	w2, w8
  464128:	add	x3, sp, #0x2e4
  46412c:	add	x4, sp, #0x2e0
  464130:	bl	44a2a0 <ferror@plt+0x48570>
  464134:	str	x0, [sp, #744]
  464138:	ldr	w8, [sp, #740]
  46413c:	mov	w9, w8
  464140:	ldur	x10, [x29, #-16]
  464144:	add	x9, x10, x9
  464148:	stur	x9, [x29, #-16]
  46414c:	ldr	x9, [sp, #744]
  464150:	stur	x9, [x29, #-72]
  464154:	ldur	x9, [x29, #-72]
  464158:	ldr	x10, [sp, #744]
  46415c:	cmp	x9, x10
  464160:	b.eq	464170 <ferror@plt+0x62440>  // b.none
  464164:	ldr	w8, [sp, #736]
  464168:	orr	w8, w8, #0x2
  46416c:	str	w8, [sp, #736]
  464170:	ldr	w0, [sp, #736]
  464174:	bl	45defc <ferror@plt+0x5c1cc>
  464178:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  46417c:	add	x0, x0, #0xd
  464180:	bl	401cf0 <gettext@plt>
  464184:	ldur	x1, [x29, #-72]
  464188:	ldr	x8, [sp, #464]
  46418c:	str	x0, [sp, #216]
  464190:	mov	x0, x8
  464194:	bl	45dad4 <ferror@plt+0x5bda4>
  464198:	ldr	x1, [sp, #216]
  46419c:	str	x0, [sp, #208]
  4641a0:	mov	x0, x1
  4641a4:	ldr	x1, [sp, #208]
  4641a8:	bl	401ca0 <printf@plt>
  4641ac:	b	4651bc <ferror@plt+0x6348c>
  4641b0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4641b4:	add	x0, x0, #0x19
  4641b8:	bl	401ca0 <printf@plt>
  4641bc:	b	4651bc <ferror@plt+0x6348c>
  4641c0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4641c4:	add	x0, x0, #0x2b
  4641c8:	bl	401ca0 <printf@plt>
  4641cc:	ldur	x0, [x29, #-16]
  4641d0:	ldur	x1, [x29, #-88]
  4641d4:	mov	w8, wzr
  4641d8:	mov	w2, w8
  4641dc:	add	x3, sp, #0x2d4
  4641e0:	add	x4, sp, #0x2d0
  4641e4:	bl	44a2a0 <ferror@plt+0x48570>
  4641e8:	str	x0, [sp, #728]
  4641ec:	ldr	w8, [sp, #724]
  4641f0:	mov	w9, w8
  4641f4:	ldur	x10, [x29, #-16]
  4641f8:	add	x9, x10, x9
  4641fc:	stur	x9, [x29, #-16]
  464200:	ldr	x9, [sp, #728]
  464204:	stur	x9, [x29, #-72]
  464208:	ldur	x9, [x29, #-72]
  46420c:	ldr	x10, [sp, #728]
  464210:	cmp	x9, x10
  464214:	b.eq	464224 <ferror@plt+0x624f4>  // b.none
  464218:	ldr	w8, [sp, #720]
  46421c:	orr	w8, w8, #0x2
  464220:	str	w8, [sp, #720]
  464224:	ldr	w0, [sp, #720]
  464228:	bl	45defc <ferror@plt+0x5c1cc>
  46422c:	ldur	x0, [x29, #-16]
  464230:	ldur	x1, [x29, #-72]
  464234:	ldur	x2, [x29, #-88]
  464238:	mov	w3, #0x20                  	// #32
  46423c:	bl	461894 <ferror@plt+0x5fb64>
  464240:	stur	x0, [x29, #-16]
  464244:	b	4651bc <ferror@plt+0x6348c>
  464248:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  46424c:	add	x0, x0, #0x40
  464250:	bl	401cf0 <gettext@plt>
  464254:	bl	401ca0 <printf@plt>
  464258:	b	4651bc <ferror@plt+0x6348c>
  46425c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  464260:	add	x0, x0, #0x6f
  464264:	bl	401ca0 <printf@plt>
  464268:	b	4651bc <ferror@plt+0x6348c>
  46426c:	str	wzr, [sp, #716]
  464270:	ldur	x8, [x29, #-16]
  464274:	ldur	x9, [x29, #-88]
  464278:	cmp	x8, x9
  46427c:	b.cs	464294 <ferror@plt+0x62564>  // b.hs, b.nlast
  464280:	ldur	x8, [x29, #-16]
  464284:	add	x9, x8, #0x1
  464288:	stur	x9, [x29, #-16]
  46428c:	ldrb	w10, [x8]
  464290:	str	w10, [sp, #716]
  464294:	ldr	w1, [sp, #716]
  464298:	ldur	x2, [x29, #-56]
  46429c:	ldur	x3, [x29, #-88]
  4642a0:	sub	x0, x29, #0x10
  4642a4:	bl	466188 <ferror@plt+0x64458>
  4642a8:	str	x0, [sp, #704]
  4642ac:	ldr	w1, [sp, #716]
  4642b0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4642b4:	add	x0, x0, #0x80
  4642b8:	bl	401ca0 <printf@plt>
  4642bc:	ldr	x8, [sp, #704]
  4642c0:	ldur	w1, [x29, #-20]
  4642c4:	mov	x0, x8
  4642c8:	bl	466300 <ferror@plt+0x645d0>
  4642cc:	b	4651bc <ferror@plt+0x6348c>
  4642d0:	ldur	w8, [x29, #-28]
  4642d4:	mov	w9, #0xffffffff            	// #-1
  4642d8:	cmp	w8, w9
  4642dc:	b.ne	464318 <ferror@plt+0x625e8>  // b.any
  4642e0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4642e4:	add	x0, x0, #0xa7
  4642e8:	bl	401cf0 <gettext@plt>
  4642ec:	ldur	w8, [x29, #-60]
  4642f0:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4642f4:	add	x9, x9, #0xd1
  4642f8:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  4642fc:	add	x10, x10, #0xba
  464300:	cmp	w8, #0xa0
  464304:	csel	x1, x10, x9, eq  // eq = none
  464308:	bl	401ca0 <printf@plt>
  46430c:	ldur	w8, [x29, #-92]
  464310:	stur	w8, [x29, #-4]
  464314:	b	4651e4 <ferror@plt+0x634b4>
  464318:	ldur	w8, [x29, #-28]
  46431c:	cmp	w8, #0x2
  464320:	b.ne	464400 <ferror@plt+0x626d0>  // b.any
  464324:	ldur	w8, [x29, #-20]
  464328:	str	w8, [sp, #700]
  46432c:	ldr	w8, [sp, #700]
  464330:	mov	w9, w8
  464334:	mov	x10, #0x8                   	// #8
  464338:	cmp	x10, x9
  46433c:	b.cs	464370 <ferror@plt+0x62640>  // b.hs, b.nlast
  464340:	ldr	w8, [sp, #700]
  464344:	mov	w2, w8
  464348:	ldr	x0, [sp, #496]
  46434c:	ldr	x1, [sp, #488]
  464350:	bl	4018e0 <ngettext@plt>
  464354:	ldr	w1, [sp, #700]
  464358:	mov	w8, #0x8                   	// #8
  46435c:	mov	w2, w8
  464360:	str	w8, [sp, #204]
  464364:	bl	4711a8 <error@@Base>
  464368:	ldr	w8, [sp, #204]
  46436c:	str	w8, [sp, #700]
  464370:	ldur	x8, [x29, #-16]
  464374:	ldr	w9, [sp, #700]
  464378:	mov	w10, w9
  46437c:	add	x8, x8, x10
  464380:	ldur	x10, [x29, #-88]
  464384:	cmp	x8, x10
  464388:	b.cc	4643b4 <ferror@plt+0x62684>  // b.lo, b.ul, b.last
  46438c:	ldur	x8, [x29, #-16]
  464390:	ldur	x9, [x29, #-88]
  464394:	cmp	x8, x9
  464398:	b.cs	4643b0 <ferror@plt+0x62680>  // b.hs, b.nlast
  46439c:	ldur	x8, [x29, #-88]
  4643a0:	ldur	x9, [x29, #-16]
  4643a4:	subs	x8, x8, x9
  4643a8:	str	w8, [sp, #700]
  4643ac:	b	4643b4 <ferror@plt+0x62684>
  4643b0:	str	wzr, [sp, #700]
  4643b4:	ldr	w8, [sp, #700]
  4643b8:	cbz	w8, 4643c8 <ferror@plt+0x62698>
  4643bc:	ldr	w8, [sp, #700]
  4643c0:	cmp	w8, #0x8
  4643c4:	b.ls	4643d0 <ferror@plt+0x626a0>  // b.plast
  4643c8:	stur	xzr, [x29, #-72]
  4643cc:	b	4643e8 <ferror@plt+0x626b8>
  4643d0:	ldr	x8, [sp, #480]
  4643d4:	ldr	x9, [x8]
  4643d8:	ldur	x0, [x29, #-16]
  4643dc:	ldr	w1, [sp, #700]
  4643e0:	blr	x9
  4643e4:	stur	x0, [x29, #-72]
  4643e8:	ldur	w8, [x29, #-20]
  4643ec:	mov	w9, w8
  4643f0:	ldur	x10, [x29, #-16]
  4643f4:	add	x9, x10, x9
  4643f8:	stur	x9, [x29, #-16]
  4643fc:	b	4644d8 <ferror@plt+0x627a8>
  464400:	ldur	w8, [x29, #-24]
  464404:	str	w8, [sp, #696]
  464408:	ldr	w8, [sp, #696]
  46440c:	mov	w9, w8
  464410:	mov	x10, #0x8                   	// #8
  464414:	cmp	x10, x9
  464418:	b.cs	46444c <ferror@plt+0x6271c>  // b.hs, b.nlast
  46441c:	ldr	w8, [sp, #696]
  464420:	mov	w2, w8
  464424:	ldr	x0, [sp, #496]
  464428:	ldr	x1, [sp, #488]
  46442c:	bl	4018e0 <ngettext@plt>
  464430:	ldr	w1, [sp, #696]
  464434:	mov	w8, #0x8                   	// #8
  464438:	mov	w2, w8
  46443c:	str	w8, [sp, #200]
  464440:	bl	4711a8 <error@@Base>
  464444:	ldr	w8, [sp, #200]
  464448:	str	w8, [sp, #696]
  46444c:	ldur	x8, [x29, #-16]
  464450:	ldr	w9, [sp, #696]
  464454:	mov	w10, w9
  464458:	add	x8, x8, x10
  46445c:	ldur	x10, [x29, #-88]
  464460:	cmp	x8, x10
  464464:	b.cc	464490 <ferror@plt+0x62760>  // b.lo, b.ul, b.last
  464468:	ldur	x8, [x29, #-16]
  46446c:	ldur	x9, [x29, #-88]
  464470:	cmp	x8, x9
  464474:	b.cs	46448c <ferror@plt+0x6275c>  // b.hs, b.nlast
  464478:	ldur	x8, [x29, #-88]
  46447c:	ldur	x9, [x29, #-16]
  464480:	subs	x8, x8, x9
  464484:	str	w8, [sp, #696]
  464488:	b	464490 <ferror@plt+0x62760>
  46448c:	str	wzr, [sp, #696]
  464490:	ldr	w8, [sp, #696]
  464494:	cbz	w8, 4644a4 <ferror@plt+0x62774>
  464498:	ldr	w8, [sp, #696]
  46449c:	cmp	w8, #0x8
  4644a0:	b.ls	4644ac <ferror@plt+0x6277c>  // b.plast
  4644a4:	stur	xzr, [x29, #-72]
  4644a8:	b	4644c4 <ferror@plt+0x62794>
  4644ac:	ldr	x8, [sp, #480]
  4644b0:	ldr	x9, [x8]
  4644b4:	ldur	x0, [x29, #-16]
  4644b8:	ldr	w1, [sp, #696]
  4644bc:	blr	x9
  4644c0:	stur	x0, [x29, #-72]
  4644c4:	ldur	w8, [x29, #-24]
  4644c8:	mov	w9, w8
  4644cc:	ldur	x10, [x29, #-16]
  4644d0:	add	x9, x10, x9
  4644d4:	stur	x9, [x29, #-16]
  4644d8:	ldur	x0, [x29, #-16]
  4644dc:	ldur	x1, [x29, #-88]
  4644e0:	mov	w2, #0x1                   	// #1
  4644e4:	add	x3, sp, #0x2ac
  4644e8:	add	x4, sp, #0x2a8
  4644ec:	bl	44a2a0 <ferror@plt+0x48570>
  4644f0:	str	x0, [sp, #688]
  4644f4:	ldr	w8, [sp, #684]
  4644f8:	mov	w9, w8
  4644fc:	ldur	x10, [x29, #-16]
  464500:	add	x9, x10, x9
  464504:	stur	x9, [x29, #-16]
  464508:	ldr	x9, [sp, #688]
  46450c:	stur	x9, [x29, #-80]
  464510:	ldur	x9, [x29, #-80]
  464514:	ldr	x10, [sp, #688]
  464518:	cmp	x9, x10
  46451c:	b.eq	46452c <ferror@plt+0x627fc>  // b.none
  464520:	ldr	w8, [sp, #680]
  464524:	orr	w8, w8, #0x2
  464528:	str	w8, [sp, #680]
  46452c:	ldr	w0, [sp, #680]
  464530:	bl	45defc <ferror@plt+0x5c1cc>
  464534:	ldur	w8, [x29, #-60]
  464538:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  46453c:	add	x9, x9, #0xd1
  464540:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  464544:	add	x10, x10, #0xba
  464548:	cmp	w8, #0xa0
  46454c:	csel	x1, x10, x9, eq  // eq = none
  464550:	ldur	x9, [x29, #-72]
  464554:	ldr	x0, [sp, #472]
  464558:	str	x1, [sp, #192]
  46455c:	mov	x1, x9
  464560:	bl	45dad4 <ferror@plt+0x5bda4>
  464564:	ldur	x1, [x29, #-80]
  464568:	ldr	x9, [sp, #456]
  46456c:	str	x0, [sp, #184]
  464570:	mov	x0, x9
  464574:	bl	45dad4 <ferror@plt+0x5bda4>
  464578:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  46457c:	add	x9, x9, #0xec
  464580:	str	x0, [sp, #176]
  464584:	mov	x0, x9
  464588:	ldr	x1, [sp, #192]
  46458c:	ldr	x2, [sp, #184]
  464590:	ldr	x3, [sp, #176]
  464594:	bl	401ca0 <printf@plt>
  464598:	b	4651bc <ferror@plt+0x6348c>
  46459c:	ldur	x0, [x29, #-16]
  4645a0:	ldur	x1, [x29, #-88]
  4645a4:	mov	w8, wzr
  4645a8:	mov	w2, w8
  4645ac:	add	x3, sp, #0x29c
  4645b0:	add	x4, sp, #0x298
  4645b4:	bl	44a2a0 <ferror@plt+0x48570>
  4645b8:	str	x0, [sp, #672]
  4645bc:	ldr	w8, [sp, #668]
  4645c0:	mov	w9, w8
  4645c4:	ldur	x10, [x29, #-16]
  4645c8:	add	x9, x10, x9
  4645cc:	stur	x9, [x29, #-16]
  4645d0:	ldr	x9, [sp, #672]
  4645d4:	stur	x9, [x29, #-72]
  4645d8:	ldur	x9, [x29, #-72]
  4645dc:	ldr	x10, [sp, #672]
  4645e0:	cmp	x9, x10
  4645e4:	b.eq	4645f4 <ferror@plt+0x628c4>  // b.none
  4645e8:	ldr	w8, [sp, #664]
  4645ec:	orr	w8, w8, #0x2
  4645f0:	str	w8, [sp, #664]
  4645f4:	ldr	w0, [sp, #664]
  4645f8:	bl	45defc <ferror@plt+0x5c1cc>
  4645fc:	ldur	x8, [x29, #-72]
  464600:	ldur	x9, [x29, #-88]
  464604:	ldur	x10, [x29, #-16]
  464608:	subs	x9, x9, x10
  46460c:	cmp	x8, x9
  464610:	b.ls	464624 <ferror@plt+0x628f4>  // b.plast
  464614:	ldur	x8, [x29, #-88]
  464618:	ldur	x9, [x29, #-16]
  46461c:	subs	x8, x8, x9
  464620:	stur	x8, [x29, #-72]
  464624:	ldur	w8, [x29, #-60]
  464628:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  46462c:	add	x9, x9, #0x112
  464630:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  464634:	add	x10, x10, #0x100
  464638:	cmp	w8, #0xa3
  46463c:	csel	x1, x10, x9, eq  // eq = none
  464640:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  464644:	add	x0, x0, #0xfa
  464648:	bl	401ca0 <printf@plt>
  46464c:	ldur	x9, [x29, #-16]
  464650:	ldur	w1, [x29, #-20]
  464654:	ldur	w2, [x29, #-24]
  464658:	ldur	w3, [x29, #-28]
  46465c:	ldur	x4, [x29, #-72]
  464660:	ldur	x5, [x29, #-48]
  464664:	ldur	x6, [x29, #-56]
  464668:	mov	x0, x9
  46466c:	bl	4628f0 <ferror@plt+0x60bc0>
  464670:	cbz	w0, 46467c <ferror@plt+0x6294c>
  464674:	mov	w8, #0x1                   	// #1
  464678:	stur	w8, [x29, #-92]
  46467c:	mov	w0, #0x29                  	// #41
  464680:	bl	401cd0 <putchar@plt>
  464684:	ldur	x8, [x29, #-72]
  464688:	ldur	x9, [x29, #-16]
  46468c:	add	x8, x9, x8
  464690:	stur	x8, [x29, #-16]
  464694:	ldur	x8, [x29, #-16]
  464698:	ldur	x9, [x29, #-88]
  46469c:	cmp	x8, x9
  4646a0:	b.ls	4646ac <ferror@plt+0x6297c>  // b.plast
  4646a4:	ldur	x8, [x29, #-88]
  4646a8:	stur	x8, [x29, #-16]
  4646ac:	b	4651bc <ferror@plt+0x6348c>
  4646b0:	ldur	x0, [x29, #-16]
  4646b4:	ldur	x1, [x29, #-88]
  4646b8:	mov	w8, wzr
  4646bc:	mov	w2, w8
  4646c0:	add	x3, sp, #0x28c
  4646c4:	add	x4, sp, #0x288
  4646c8:	bl	44a2a0 <ferror@plt+0x48570>
  4646cc:	str	x0, [sp, #656]
  4646d0:	ldr	w8, [sp, #652]
  4646d4:	mov	w9, w8
  4646d8:	ldur	x10, [x29, #-16]
  4646dc:	add	x9, x10, x9
  4646e0:	stur	x9, [x29, #-16]
  4646e4:	ldr	x9, [sp, #656]
  4646e8:	stur	x9, [x29, #-72]
  4646ec:	ldur	x9, [x29, #-72]
  4646f0:	ldr	x10, [sp, #656]
  4646f4:	cmp	x9, x10
  4646f8:	b.eq	464708 <ferror@plt+0x629d8>  // b.none
  4646fc:	ldr	w8, [sp, #648]
  464700:	orr	w8, w8, #0x2
  464704:	str	w8, [sp, #648]
  464708:	ldr	w0, [sp, #648]
  46470c:	bl	45defc <ferror@plt+0x5c1cc>
  464710:	ldur	w8, [x29, #-60]
  464714:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  464718:	add	x9, x9, #0x145
  46471c:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  464720:	add	x10, x10, #0x134
  464724:	cmp	w8, #0xa4
  464728:	csel	x1, x10, x9, eq  // eq = none
  46472c:	ldur	x9, [x29, #-48]
  464730:	ldur	x10, [x29, #-72]
  464734:	add	x9, x9, x10
  464738:	ldr	x0, [sp, #472]
  46473c:	str	x1, [sp, #168]
  464740:	mov	x1, x9
  464744:	bl	45dad4 <ferror@plt+0x5bda4>
  464748:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  46474c:	add	x9, x9, #0x128
  464750:	str	x0, [sp, #160]
  464754:	mov	x0, x9
  464758:	ldr	x1, [sp, #168]
  46475c:	ldr	x2, [sp, #160]
  464760:	bl	401ca0 <printf@plt>
  464764:	mov	w8, #0x1                   	// #1
  464768:	str	w8, [sp, #644]
  46476c:	ldr	w8, [sp, #644]
  464770:	mov	w9, w8
  464774:	mov	x10, #0x8                   	// #8
  464778:	cmp	x10, x9
  46477c:	b.cs	4647b0 <ferror@plt+0x62a80>  // b.hs, b.nlast
  464780:	ldr	w8, [sp, #644]
  464784:	mov	w2, w8
  464788:	ldr	x0, [sp, #496]
  46478c:	ldr	x1, [sp, #488]
  464790:	bl	4018e0 <ngettext@plt>
  464794:	ldr	w1, [sp, #644]
  464798:	mov	w8, #0x8                   	// #8
  46479c:	mov	w2, w8
  4647a0:	str	w8, [sp, #156]
  4647a4:	bl	4711a8 <error@@Base>
  4647a8:	ldr	w8, [sp, #156]
  4647ac:	str	w8, [sp, #644]
  4647b0:	ldur	x8, [x29, #-16]
  4647b4:	ldr	w9, [sp, #644]
  4647b8:	mov	w10, w9
  4647bc:	add	x8, x8, x10
  4647c0:	ldur	x10, [x29, #-88]
  4647c4:	cmp	x8, x10
  4647c8:	b.cc	4647f4 <ferror@plt+0x62ac4>  // b.lo, b.ul, b.last
  4647cc:	ldur	x8, [x29, #-16]
  4647d0:	ldur	x9, [x29, #-88]
  4647d4:	cmp	x8, x9
  4647d8:	b.cs	4647f0 <ferror@plt+0x62ac0>  // b.hs, b.nlast
  4647dc:	ldur	x8, [x29, #-88]
  4647e0:	ldur	x9, [x29, #-16]
  4647e4:	subs	x8, x8, x9
  4647e8:	str	w8, [sp, #644]
  4647ec:	b	4647f4 <ferror@plt+0x62ac4>
  4647f0:	str	wzr, [sp, #644]
  4647f4:	ldr	w8, [sp, #644]
  4647f8:	cbz	w8, 464808 <ferror@plt+0x62ad8>
  4647fc:	ldr	w8, [sp, #644]
  464800:	cmp	w8, #0x8
  464804:	b.ls	464810 <ferror@plt+0x62ae0>  // b.plast
  464808:	stur	xzr, [x29, #-72]
  46480c:	b	464828 <ferror@plt+0x62af8>
  464810:	ldr	x8, [sp, #480]
  464814:	ldr	x9, [x8]
  464818:	ldur	x0, [x29, #-16]
  46481c:	ldr	w1, [sp, #644]
  464820:	blr	x9
  464824:	stur	x0, [x29, #-72]
  464828:	ldur	x8, [x29, #-16]
  46482c:	add	x8, x8, #0x1
  464830:	stur	x8, [x29, #-16]
  464834:	ldur	x0, [x29, #-16]
  464838:	ldur	x1, [x29, #-72]
  46483c:	ldur	x2, [x29, #-88]
  464840:	mov	w3, #0x20                  	// #32
  464844:	bl	461894 <ferror@plt+0x5fb64>
  464848:	stur	x0, [x29, #-16]
  46484c:	b	4651bc <ferror@plt+0x6348c>
  464850:	ldur	x0, [x29, #-16]
  464854:	ldur	x1, [x29, #-88]
  464858:	mov	w8, wzr
  46485c:	mov	w2, w8
  464860:	add	x3, sp, #0x274
  464864:	add	x4, sp, #0x270
  464868:	bl	44a2a0 <ferror@plt+0x48570>
  46486c:	str	x0, [sp, #632]
  464870:	ldr	w8, [sp, #628]
  464874:	mov	w9, w8
  464878:	ldur	x10, [x29, #-16]
  46487c:	add	x9, x10, x9
  464880:	stur	x9, [x29, #-16]
  464884:	ldr	x9, [sp, #632]
  464888:	stur	x9, [x29, #-72]
  46488c:	ldur	x9, [x29, #-72]
  464890:	ldr	x10, [sp, #632]
  464894:	cmp	x9, x10
  464898:	b.eq	4648a8 <ferror@plt+0x62b78>  // b.none
  46489c:	ldr	w8, [sp, #624]
  4648a0:	orr	w8, w8, #0x2
  4648a4:	str	w8, [sp, #624]
  4648a8:	ldr	w0, [sp, #624]
  4648ac:	bl	45defc <ferror@plt+0x5c1cc>
  4648b0:	ldur	w8, [x29, #-60]
  4648b4:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  4648b8:	add	x9, x9, #0x178
  4648bc:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  4648c0:	add	x10, x10, #0x166
  4648c4:	cmp	w8, #0xa5
  4648c8:	csel	x1, x10, x9, eq  // eq = none
  4648cc:	ldur	x9, [x29, #-72]
  4648d0:	ldr	x0, [sp, #464]
  4648d4:	str	x1, [sp, #144]
  4648d8:	mov	x1, x9
  4648dc:	bl	45dad4 <ferror@plt+0x5bda4>
  4648e0:	ldur	x9, [x29, #-72]
  4648e4:	str	x0, [sp, #136]
  4648e8:	mov	w0, w9
  4648ec:	mov	w1, #0x1                   	// #1
  4648f0:	bl	4660cc <ferror@plt+0x6439c>
  4648f4:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  4648f8:	add	x10, x10, #0x15a
  4648fc:	str	x0, [sp, #128]
  464900:	mov	x0, x10
  464904:	ldr	x1, [sp, #144]
  464908:	ldr	x2, [sp, #136]
  46490c:	ldr	x3, [sp, #128]
  464910:	bl	401ca0 <printf@plt>
  464914:	ldur	x0, [x29, #-16]
  464918:	ldur	x1, [x29, #-88]
  46491c:	mov	w8, wzr
  464920:	mov	w2, w8
  464924:	add	x3, sp, #0x264
  464928:	add	x4, sp, #0x260
  46492c:	bl	44a2a0 <ferror@plt+0x48570>
  464930:	str	x0, [sp, #616]
  464934:	ldr	w8, [sp, #612]
  464938:	mov	w9, w8
  46493c:	ldur	x10, [x29, #-16]
  464940:	add	x9, x10, x9
  464944:	stur	x9, [x29, #-16]
  464948:	ldr	x9, [sp, #616]
  46494c:	stur	x9, [x29, #-72]
  464950:	ldur	x9, [x29, #-72]
  464954:	ldr	x10, [sp, #616]
  464958:	cmp	x9, x10
  46495c:	b.eq	46496c <ferror@plt+0x62c3c>  // b.none
  464960:	ldr	w8, [sp, #608]
  464964:	orr	w8, w8, #0x2
  464968:	str	w8, [sp, #608]
  46496c:	ldr	w0, [sp, #608]
  464970:	bl	45defc <ferror@plt+0x5c1cc>
  464974:	ldur	x8, [x29, #-48]
  464978:	ldur	x9, [x29, #-72]
  46497c:	add	x1, x8, x9
  464980:	ldr	x0, [sp, #472]
  464984:	bl	45dad4 <ferror@plt+0x5bda4>
  464988:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  46498c:	add	x8, x8, #0xf73
  464990:	str	x0, [sp, #120]
  464994:	mov	x0, x8
  464998:	ldr	x1, [sp, #120]
  46499c:	bl	401ca0 <printf@plt>
  4649a0:	b	4651bc <ferror@plt+0x6348c>
  4649a4:	mov	w8, #0x1                   	// #1
  4649a8:	str	w8, [sp, #604]
  4649ac:	ldr	w8, [sp, #604]
  4649b0:	mov	w9, w8
  4649b4:	mov	x10, #0x8                   	// #8
  4649b8:	cmp	x10, x9
  4649bc:	b.cs	4649f0 <ferror@plt+0x62cc0>  // b.hs, b.nlast
  4649c0:	ldr	w8, [sp, #604]
  4649c4:	mov	w2, w8
  4649c8:	ldr	x0, [sp, #496]
  4649cc:	ldr	x1, [sp, #488]
  4649d0:	bl	4018e0 <ngettext@plt>
  4649d4:	ldr	w1, [sp, #604]
  4649d8:	mov	w8, #0x8                   	// #8
  4649dc:	mov	w2, w8
  4649e0:	str	w8, [sp, #116]
  4649e4:	bl	4711a8 <error@@Base>
  4649e8:	ldr	w8, [sp, #116]
  4649ec:	str	w8, [sp, #604]
  4649f0:	ldur	x8, [x29, #-16]
  4649f4:	ldr	w9, [sp, #604]
  4649f8:	mov	w10, w9
  4649fc:	add	x8, x8, x10
  464a00:	ldur	x10, [x29, #-88]
  464a04:	cmp	x8, x10
  464a08:	b.cc	464a34 <ferror@plt+0x62d04>  // b.lo, b.ul, b.last
  464a0c:	ldur	x8, [x29, #-16]
  464a10:	ldur	x9, [x29, #-88]
  464a14:	cmp	x8, x9
  464a18:	b.cs	464a30 <ferror@plt+0x62d00>  // b.hs, b.nlast
  464a1c:	ldur	x8, [x29, #-88]
  464a20:	ldur	x9, [x29, #-16]
  464a24:	subs	x8, x8, x9
  464a28:	str	w8, [sp, #604]
  464a2c:	b	464a34 <ferror@plt+0x62d04>
  464a30:	str	wzr, [sp, #604]
  464a34:	ldr	w8, [sp, #604]
  464a38:	cbz	w8, 464a48 <ferror@plt+0x62d18>
  464a3c:	ldr	w8, [sp, #604]
  464a40:	cmp	w8, #0x8
  464a44:	b.ls	464a50 <ferror@plt+0x62d20>  // b.plast
  464a48:	stur	xzr, [x29, #-72]
  464a4c:	b	464a68 <ferror@plt+0x62d38>
  464a50:	ldr	x8, [sp, #480]
  464a54:	ldr	x9, [x8]
  464a58:	ldur	x0, [x29, #-16]
  464a5c:	ldr	w1, [sp, #604]
  464a60:	blr	x9
  464a64:	stur	x0, [x29, #-72]
  464a68:	ldur	x8, [x29, #-16]
  464a6c:	add	x8, x8, #0x1
  464a70:	stur	x8, [x29, #-16]
  464a74:	ldur	w8, [x29, #-60]
  464a78:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  464a7c:	add	x9, x9, #0x1a7
  464a80:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  464a84:	add	x10, x10, #0x196
  464a88:	cmp	w8, #0xa6
  464a8c:	csel	x1, x10, x9, eq  // eq = none
  464a90:	ldur	x2, [x29, #-72]
  464a94:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  464a98:	add	x0, x0, #0x18e
  464a9c:	bl	401ca0 <printf@plt>
  464aa0:	ldur	x0, [x29, #-16]
  464aa4:	ldur	x1, [x29, #-88]
  464aa8:	mov	w8, wzr
  464aac:	mov	w2, w8
  464ab0:	add	x3, sp, #0x24c
  464ab4:	add	x4, sp, #0x248
  464ab8:	bl	44a2a0 <ferror@plt+0x48570>
  464abc:	str	x0, [sp, #592]
  464ac0:	ldr	w8, [sp, #588]
  464ac4:	mov	w9, w8
  464ac8:	ldur	x10, [x29, #-16]
  464acc:	add	x9, x10, x9
  464ad0:	stur	x9, [x29, #-16]
  464ad4:	ldr	x9, [sp, #592]
  464ad8:	stur	x9, [x29, #-72]
  464adc:	ldur	x9, [x29, #-72]
  464ae0:	ldr	x10, [sp, #592]
  464ae4:	cmp	x9, x10
  464ae8:	b.eq	464af8 <ferror@plt+0x62dc8>  // b.none
  464aec:	ldr	w8, [sp, #584]
  464af0:	orr	w8, w8, #0x2
  464af4:	str	w8, [sp, #584]
  464af8:	ldr	w0, [sp, #584]
  464afc:	bl	45defc <ferror@plt+0x5c1cc>
  464b00:	ldur	x8, [x29, #-48]
  464b04:	ldur	x9, [x29, #-72]
  464b08:	add	x1, x8, x9
  464b0c:	ldr	x0, [sp, #472]
  464b10:	bl	45dad4 <ferror@plt+0x5bda4>
  464b14:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  464b18:	add	x8, x8, #0xf73
  464b1c:	str	x0, [sp, #104]
  464b20:	mov	x0, x8
  464b24:	ldr	x1, [sp, #104]
  464b28:	bl	401ca0 <printf@plt>
  464b2c:	b	4651bc <ferror@plt+0x6348c>
  464b30:	ldur	x0, [x29, #-16]
  464b34:	ldur	x1, [x29, #-88]
  464b38:	mov	w8, wzr
  464b3c:	mov	w2, w8
  464b40:	add	x3, sp, #0x23c
  464b44:	add	x4, sp, #0x238
  464b48:	bl	44a2a0 <ferror@plt+0x48570>
  464b4c:	str	x0, [sp, #576]
  464b50:	ldr	w8, [sp, #572]
  464b54:	mov	w9, w8
  464b58:	ldur	x10, [x29, #-16]
  464b5c:	add	x9, x10, x9
  464b60:	stur	x9, [x29, #-16]
  464b64:	ldr	x9, [sp, #576]
  464b68:	stur	x9, [x29, #-72]
  464b6c:	ldur	x9, [x29, #-72]
  464b70:	ldr	x10, [sp, #576]
  464b74:	cmp	x9, x10
  464b78:	b.eq	464b88 <ferror@plt+0x62e58>  // b.none
  464b7c:	ldr	w8, [sp, #568]
  464b80:	orr	w8, w8, #0x2
  464b84:	str	w8, [sp, #568]
  464b88:	ldr	w0, [sp, #568]
  464b8c:	bl	45defc <ferror@plt+0x5c1cc>
  464b90:	ldur	w8, [x29, #-60]
  464b94:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  464b98:	add	x9, x9, #0x1d4
  464b9c:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  464ba0:	add	x10, x10, #0x1c6
  464ba4:	cmp	w8, #0xa8
  464ba8:	csel	x1, x10, x9, eq  // eq = none
  464bac:	ldur	x9, [x29, #-72]
  464bb0:	str	x1, [sp, #96]
  464bb4:	cbz	x9, 464bcc <ferror@plt+0x62e9c>
  464bb8:	ldur	x8, [x29, #-48]
  464bbc:	ldur	x9, [x29, #-72]
  464bc0:	add	x8, x8, x9
  464bc4:	str	x8, [sp, #88]
  464bc8:	b	464bd4 <ferror@plt+0x62ea4>
  464bcc:	mov	x8, xzr
  464bd0:	str	x8, [sp, #88]
  464bd4:	ldr	x8, [sp, #88]
  464bd8:	ldr	x0, [sp, #472]
  464bdc:	mov	x1, x8
  464be0:	bl	45dad4 <ferror@plt+0x5bda4>
  464be4:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  464be8:	add	x8, x8, #0x1bc
  464bec:	str	x0, [sp, #80]
  464bf0:	mov	x0, x8
  464bf4:	ldr	x1, [sp, #96]
  464bf8:	ldr	x2, [sp, #80]
  464bfc:	bl	401ca0 <printf@plt>
  464c00:	b	4651bc <ferror@plt+0x6348c>
  464c04:	ldur	x0, [x29, #-16]
  464c08:	ldur	x1, [x29, #-88]
  464c0c:	mov	w8, wzr
  464c10:	mov	w2, w8
  464c14:	add	x3, sp, #0x22c
  464c18:	add	x4, sp, #0x228
  464c1c:	bl	44a2a0 <ferror@plt+0x48570>
  464c20:	str	x0, [sp, #560]
  464c24:	ldr	w8, [sp, #556]
  464c28:	mov	w9, w8
  464c2c:	ldur	x10, [x29, #-16]
  464c30:	add	x9, x10, x9
  464c34:	stur	x9, [x29, #-16]
  464c38:	ldr	x9, [sp, #560]
  464c3c:	stur	x9, [x29, #-72]
  464c40:	ldur	x9, [x29, #-72]
  464c44:	ldr	x10, [sp, #560]
  464c48:	cmp	x9, x10
  464c4c:	b.eq	464c5c <ferror@plt+0x62f2c>  // b.none
  464c50:	ldr	w8, [sp, #552]
  464c54:	orr	w8, w8, #0x2
  464c58:	str	w8, [sp, #552]
  464c5c:	ldr	w0, [sp, #552]
  464c60:	bl	45defc <ferror@plt+0x5c1cc>
  464c64:	ldur	w8, [x29, #-60]
  464c68:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  464c6c:	add	x9, x9, #0x1f8
  464c70:	adrp	x10, 4a3000 <warn@@Base+0x31d44>
  464c74:	add	x10, x10, #0x1e6
  464c78:	cmp	w8, #0xa9
  464c7c:	csel	x1, x10, x9, eq  // eq = none
  464c80:	ldur	x9, [x29, #-72]
  464c84:	str	x1, [sp, #72]
  464c88:	cbz	x9, 464ca0 <ferror@plt+0x62f70>
  464c8c:	ldur	x8, [x29, #-48]
  464c90:	ldur	x9, [x29, #-72]
  464c94:	add	x8, x8, x9
  464c98:	str	x8, [sp, #64]
  464c9c:	b	464ca8 <ferror@plt+0x62f78>
  464ca0:	mov	x8, xzr
  464ca4:	str	x8, [sp, #64]
  464ca8:	ldr	x8, [sp, #64]
  464cac:	ldr	x0, [sp, #472]
  464cb0:	mov	x1, x8
  464cb4:	bl	45dad4 <ferror@plt+0x5bda4>
  464cb8:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  464cbc:	add	x8, x8, #0x1bc
  464cc0:	str	x0, [sp, #56]
  464cc4:	mov	x0, x8
  464cc8:	ldr	x1, [sp, #72]
  464ccc:	ldr	x2, [sp, #56]
  464cd0:	bl	401ca0 <printf@plt>
  464cd4:	b	4651bc <ferror@plt+0x6348c>
  464cd8:	mov	w8, #0x4                   	// #4
  464cdc:	str	w8, [sp, #548]
  464ce0:	ldr	w8, [sp, #548]
  464ce4:	mov	w9, w8
  464ce8:	mov	x10, #0x8                   	// #8
  464cec:	cmp	x10, x9
  464cf0:	b.cs	464d24 <ferror@plt+0x62ff4>  // b.hs, b.nlast
  464cf4:	ldr	w8, [sp, #548]
  464cf8:	mov	w2, w8
  464cfc:	ldr	x0, [sp, #496]
  464d00:	ldr	x1, [sp, #488]
  464d04:	bl	4018e0 <ngettext@plt>
  464d08:	ldr	w1, [sp, #548]
  464d0c:	mov	w8, #0x8                   	// #8
  464d10:	mov	w2, w8
  464d14:	str	w8, [sp, #52]
  464d18:	bl	4711a8 <error@@Base>
  464d1c:	ldr	w8, [sp, #52]
  464d20:	str	w8, [sp, #548]
  464d24:	ldur	x8, [x29, #-16]
  464d28:	ldr	w9, [sp, #548]
  464d2c:	mov	w10, w9
  464d30:	add	x8, x8, x10
  464d34:	ldur	x10, [x29, #-88]
  464d38:	cmp	x8, x10
  464d3c:	b.cc	464d68 <ferror@plt+0x63038>  // b.lo, b.ul, b.last
  464d40:	ldur	x8, [x29, #-16]
  464d44:	ldur	x9, [x29, #-88]
  464d48:	cmp	x8, x9
  464d4c:	b.cs	464d64 <ferror@plt+0x63034>  // b.hs, b.nlast
  464d50:	ldur	x8, [x29, #-88]
  464d54:	ldur	x9, [x29, #-16]
  464d58:	subs	x8, x8, x9
  464d5c:	str	w8, [sp, #548]
  464d60:	b	464d68 <ferror@plt+0x63038>
  464d64:	str	wzr, [sp, #548]
  464d68:	ldr	w8, [sp, #548]
  464d6c:	cbz	w8, 464d7c <ferror@plt+0x6304c>
  464d70:	ldr	w8, [sp, #548]
  464d74:	cmp	w8, #0x8
  464d78:	b.ls	464d84 <ferror@plt+0x63054>  // b.plast
  464d7c:	stur	xzr, [x29, #-72]
  464d80:	b	464d9c <ferror@plt+0x6306c>
  464d84:	ldr	x8, [sp, #480]
  464d88:	ldr	x9, [x8]
  464d8c:	ldur	x0, [x29, #-16]
  464d90:	ldr	w1, [sp, #548]
  464d94:	blr	x9
  464d98:	stur	x0, [x29, #-72]
  464d9c:	ldur	x8, [x29, #-16]
  464da0:	add	x8, x8, #0x4
  464da4:	stur	x8, [x29, #-16]
  464da8:	ldur	x8, [x29, #-48]
  464dac:	ldur	x9, [x29, #-72]
  464db0:	add	x1, x8, x9
  464db4:	ldr	x0, [sp, #472]
  464db8:	bl	45dad4 <ferror@plt+0x5bda4>
  464dbc:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  464dc0:	add	x8, x8, #0x20e
  464dc4:	str	x0, [sp, #40]
  464dc8:	mov	x0, x8
  464dcc:	ldr	x1, [sp, #40]
  464dd0:	bl	401ca0 <printf@plt>
  464dd4:	b	4651bc <ferror@plt+0x6348c>
  464dd8:	ldur	x0, [x29, #-16]
  464ddc:	ldur	x1, [x29, #-88]
  464de0:	mov	w8, wzr
  464de4:	mov	w2, w8
  464de8:	add	x3, sp, #0x214
  464dec:	add	x4, sp, #0x210
  464df0:	bl	44a2a0 <ferror@plt+0x48570>
  464df4:	str	x0, [sp, #536]
  464df8:	ldr	w8, [sp, #532]
  464dfc:	mov	w9, w8
  464e00:	ldur	x10, [x29, #-16]
  464e04:	add	x9, x10, x9
  464e08:	stur	x9, [x29, #-16]
  464e0c:	ldr	x9, [sp, #536]
  464e10:	stur	x9, [x29, #-72]
  464e14:	ldur	x9, [x29, #-72]
  464e18:	ldr	x10, [sp, #536]
  464e1c:	cmp	x9, x10
  464e20:	b.eq	464e30 <ferror@plt+0x63100>  // b.none
  464e24:	ldr	w8, [sp, #528]
  464e28:	orr	w8, w8, #0x2
  464e2c:	str	w8, [sp, #528]
  464e30:	ldr	w0, [sp, #528]
  464e34:	bl	45defc <ferror@plt+0x5c1cc>
  464e38:	ldur	x1, [x29, #-72]
  464e3c:	ldr	x0, [sp, #472]
  464e40:	bl	45dad4 <ferror@plt+0x5bda4>
  464e44:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  464e48:	add	x8, x8, #0x22e
  464e4c:	str	x0, [sp, #32]
  464e50:	mov	x0, x8
  464e54:	ldr	x1, [sp, #32]
  464e58:	bl	401ca0 <printf@plt>
  464e5c:	b	4651bc <ferror@plt+0x6348c>
  464e60:	ldur	x0, [x29, #-16]
  464e64:	ldur	x1, [x29, #-88]
  464e68:	mov	w8, wzr
  464e6c:	mov	w2, w8
  464e70:	add	x3, sp, #0x204
  464e74:	add	x4, sp, #0x200
  464e78:	bl	44a2a0 <ferror@plt+0x48570>
  464e7c:	str	x0, [sp, #520]
  464e80:	ldr	w8, [sp, #516]
  464e84:	mov	w9, w8
  464e88:	ldur	x10, [x29, #-16]
  464e8c:	add	x9, x10, x9
  464e90:	stur	x9, [x29, #-16]
  464e94:	ldr	x9, [sp, #520]
  464e98:	stur	x9, [x29, #-72]
  464e9c:	ldur	x9, [x29, #-72]
  464ea0:	ldr	x10, [sp, #520]
  464ea4:	cmp	x9, x10
  464ea8:	b.eq	464eb8 <ferror@plt+0x63188>  // b.none
  464eac:	ldr	w8, [sp, #512]
  464eb0:	orr	w8, w8, #0x2
  464eb4:	str	w8, [sp, #512]
  464eb8:	ldr	w0, [sp, #512]
  464ebc:	bl	45defc <ferror@plt+0x5c1cc>
  464ec0:	ldur	x1, [x29, #-72]
  464ec4:	ldr	x0, [sp, #472]
  464ec8:	bl	45dad4 <ferror@plt+0x5bda4>
  464ecc:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  464ed0:	add	x8, x8, #0x24a
  464ed4:	str	x0, [sp, #24]
  464ed8:	mov	x0, x8
  464edc:	ldr	x1, [sp, #24]
  464ee0:	bl	401ca0 <printf@plt>
  464ee4:	b	4651bc <ferror@plt+0x6348c>
  464ee8:	ldur	w8, [x29, #-28]
  464eec:	mov	w9, #0xffffffff            	// #-1
  464ef0:	cmp	w8, w9
  464ef4:	b.ne	464f14 <ferror@plt+0x631e4>  // b.any
  464ef8:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  464efc:	add	x0, x0, #0x267
  464f00:	bl	401cf0 <gettext@plt>
  464f04:	bl	401ca0 <printf@plt>
  464f08:	ldur	w8, [x29, #-92]
  464f0c:	stur	w8, [x29, #-4]
  464f10:	b	4651e4 <ferror@plt+0x634b4>
  464f14:	ldur	w8, [x29, #-28]
  464f18:	cmp	w8, #0x2
  464f1c:	b.ne	464ffc <ferror@plt+0x632cc>  // b.any
  464f20:	ldur	w8, [x29, #-20]
  464f24:	str	w8, [sp, #508]
  464f28:	ldr	w8, [sp, #508]
  464f2c:	mov	w9, w8
  464f30:	mov	x10, #0x8                   	// #8
  464f34:	cmp	x10, x9
  464f38:	b.cs	464f6c <ferror@plt+0x6323c>  // b.hs, b.nlast
  464f3c:	ldr	w8, [sp, #508]
  464f40:	mov	w2, w8
  464f44:	ldr	x0, [sp, #496]
  464f48:	ldr	x1, [sp, #488]
  464f4c:	bl	4018e0 <ngettext@plt>
  464f50:	ldr	w1, [sp, #508]
  464f54:	mov	w8, #0x8                   	// #8
  464f58:	mov	w2, w8
  464f5c:	str	w8, [sp, #20]
  464f60:	bl	4711a8 <error@@Base>
  464f64:	ldr	w8, [sp, #20]
  464f68:	str	w8, [sp, #508]
  464f6c:	ldur	x8, [x29, #-16]
  464f70:	ldr	w9, [sp, #508]
  464f74:	mov	w10, w9
  464f78:	add	x8, x8, x10
  464f7c:	ldur	x10, [x29, #-88]
  464f80:	cmp	x8, x10
  464f84:	b.cc	464fb0 <ferror@plt+0x63280>  // b.lo, b.ul, b.last
  464f88:	ldur	x8, [x29, #-16]
  464f8c:	ldur	x9, [x29, #-88]
  464f90:	cmp	x8, x9
  464f94:	b.cs	464fac <ferror@plt+0x6327c>  // b.hs, b.nlast
  464f98:	ldur	x8, [x29, #-88]
  464f9c:	ldur	x9, [x29, #-16]
  464fa0:	subs	x8, x8, x9
  464fa4:	str	w8, [sp, #508]
  464fa8:	b	464fb0 <ferror@plt+0x63280>
  464fac:	str	wzr, [sp, #508]
  464fb0:	ldr	w8, [sp, #508]
  464fb4:	cbz	w8, 464fc4 <ferror@plt+0x63294>
  464fb8:	ldr	w8, [sp, #508]
  464fbc:	cmp	w8, #0x8
  464fc0:	b.ls	464fcc <ferror@plt+0x6329c>  // b.plast
  464fc4:	stur	xzr, [x29, #-72]
  464fc8:	b	464fe4 <ferror@plt+0x632b4>
  464fcc:	ldr	x8, [sp, #480]
  464fd0:	ldr	x9, [x8]
  464fd4:	ldur	x0, [x29, #-16]
  464fd8:	ldr	w1, [sp, #508]
  464fdc:	blr	x9
  464fe0:	stur	x0, [x29, #-72]
  464fe4:	ldur	w8, [x29, #-20]
  464fe8:	mov	w9, w8
  464fec:	ldur	x10, [x29, #-16]
  464ff0:	add	x9, x10, x9
  464ff4:	stur	x9, [x29, #-16]
  464ff8:	b	4650d4 <ferror@plt+0x633a4>
  464ffc:	ldur	w8, [x29, #-24]
  465000:	str	w8, [sp, #504]
  465004:	ldr	w8, [sp, #504]
  465008:	mov	w9, w8
  46500c:	mov	x10, #0x8                   	// #8
  465010:	cmp	x10, x9
  465014:	b.cs	465048 <ferror@plt+0x63318>  // b.hs, b.nlast
  465018:	ldr	w8, [sp, #504]
  46501c:	mov	w2, w8
  465020:	ldr	x0, [sp, #496]
  465024:	ldr	x1, [sp, #488]
  465028:	bl	4018e0 <ngettext@plt>
  46502c:	ldr	w1, [sp, #504]
  465030:	mov	w8, #0x8                   	// #8
  465034:	mov	w2, w8
  465038:	str	w8, [sp, #16]
  46503c:	bl	4711a8 <error@@Base>
  465040:	ldr	w8, [sp, #16]
  465044:	str	w8, [sp, #504]
  465048:	ldur	x8, [x29, #-16]
  46504c:	ldr	w9, [sp, #504]
  465050:	mov	w10, w9
  465054:	add	x8, x8, x10
  465058:	ldur	x10, [x29, #-88]
  46505c:	cmp	x8, x10
  465060:	b.cc	46508c <ferror@plt+0x6335c>  // b.lo, b.ul, b.last
  465064:	ldur	x8, [x29, #-16]
  465068:	ldur	x9, [x29, #-88]
  46506c:	cmp	x8, x9
  465070:	b.cs	465088 <ferror@plt+0x63358>  // b.hs, b.nlast
  465074:	ldur	x8, [x29, #-88]
  465078:	ldur	x9, [x29, #-16]
  46507c:	subs	x8, x8, x9
  465080:	str	w8, [sp, #504]
  465084:	b	46508c <ferror@plt+0x6335c>
  465088:	str	wzr, [sp, #504]
  46508c:	ldr	w8, [sp, #504]
  465090:	cbz	w8, 4650a0 <ferror@plt+0x63370>
  465094:	ldr	w8, [sp, #504]
  465098:	cmp	w8, #0x8
  46509c:	b.ls	4650a8 <ferror@plt+0x63378>  // b.plast
  4650a0:	stur	xzr, [x29, #-72]
  4650a4:	b	4650c0 <ferror@plt+0x63390>
  4650a8:	ldr	x8, [sp, #480]
  4650ac:	ldr	x9, [x8]
  4650b0:	ldur	x0, [x29, #-16]
  4650b4:	ldr	w1, [sp, #504]
  4650b8:	blr	x9
  4650bc:	stur	x0, [x29, #-72]
  4650c0:	ldur	w8, [x29, #-24]
  4650c4:	mov	w9, w8
  4650c8:	ldur	x10, [x29, #-16]
  4650cc:	add	x9, x10, x9
  4650d0:	stur	x9, [x29, #-16]
  4650d4:	ldur	x1, [x29, #-72]
  4650d8:	ldr	x0, [sp, #472]
  4650dc:	bl	45dad4 <ferror@plt+0x5bda4>
  4650e0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4650e4:	add	x8, x8, #0x290
  4650e8:	str	x0, [sp, #8]
  4650ec:	mov	x0, x8
  4650f0:	ldr	x1, [sp, #8]
  4650f4:	bl	401ca0 <printf@plt>
  4650f8:	b	4651bc <ferror@plt+0x6348c>
  4650fc:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465100:	add	x0, x0, #0x2b1
  465104:	bl	401ca0 <printf@plt>
  465108:	b	4651bc <ferror@plt+0x6348c>
  46510c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465110:	add	x0, x0, #0x2c3
  465114:	bl	401ca0 <printf@plt>
  465118:	b	4651bc <ferror@plt+0x6348c>
  46511c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465120:	add	x0, x0, #0x2d6
  465124:	bl	401ca0 <printf@plt>
  465128:	b	4651bc <ferror@plt+0x6348c>
  46512c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465130:	add	x0, x0, #0x2e9
  465134:	bl	401ca0 <printf@plt>
  465138:	b	4651bc <ferror@plt+0x6348c>
  46513c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465140:	add	x0, x0, #0x2fc
  465144:	bl	401ca0 <printf@plt>
  465148:	b	4651bc <ferror@plt+0x6348c>
  46514c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465150:	add	x0, x0, #0x311
  465154:	bl	401ca0 <printf@plt>
  465158:	b	4651bc <ferror@plt+0x6348c>
  46515c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465160:	add	x0, x0, #0x31e
  465164:	bl	401ca0 <printf@plt>
  465168:	b	4651bc <ferror@plt+0x6348c>
  46516c:	ldur	w8, [x29, #-60]
  465170:	cmp	w8, #0xe0
  465174:	b.cc	46519c <ferror@plt+0x6346c>  // b.lo, b.ul, b.last
  465178:	ldur	w8, [x29, #-60]
  46517c:	cmp	w8, #0xff
  465180:	b.hi	46519c <ferror@plt+0x6346c>  // b.pmore
  465184:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  465188:	add	x0, x0, #0x337
  46518c:	bl	401cf0 <gettext@plt>
  465190:	ldur	w1, [x29, #-60]
  465194:	bl	401ca0 <printf@plt>
  465198:	b	4651b0 <ferror@plt+0x63480>
  46519c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4651a0:	add	x0, x0, #0x357
  4651a4:	bl	401cf0 <gettext@plt>
  4651a8:	ldur	w1, [x29, #-60]
  4651ac:	bl	401ca0 <printf@plt>
  4651b0:	ldur	w8, [x29, #-92]
  4651b4:	stur	w8, [x29, #-4]
  4651b8:	b	4651e4 <ferror@plt+0x634b4>
  4651bc:	ldur	x8, [x29, #-16]
  4651c0:	ldur	x9, [x29, #-88]
  4651c4:	cmp	x8, x9
  4651c8:	b.cs	4651d8 <ferror@plt+0x634a8>  // b.hs, b.nlast
  4651cc:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4651d0:	add	x0, x0, #0x372
  4651d4:	bl	401ca0 <printf@plt>
  4651d8:	b	462978 <ferror@plt+0x60c48>
  4651dc:	ldur	w8, [x29, #-92]
  4651e0:	stur	w8, [x29, #-4]
  4651e4:	ldur	w0, [x29, #-4]
  4651e8:	add	sp, sp, #0x440
  4651ec:	ldr	x28, [sp, #16]
  4651f0:	ldp	x29, x30, [sp], #32
  4651f4:	ret
  4651f8:	sub	sp, sp, #0x30
  4651fc:	stp	x29, x30, [sp, #32]
  465200:	add	x29, sp, #0x20
  465204:	mov	x8, #0x18                  	// #24
  465208:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46520c:	add	x9, x9, #0x9b0
  465210:	stur	x0, [x29, #-8]
  465214:	stur	w1, [x29, #-12]
  465218:	mov	x0, x8
  46521c:	str	x9, [sp]
  465220:	bl	47824c <warn@@Base+0x6f90>
  465224:	str	x0, [sp, #8]
  465228:	ldur	w10, [x29, #-12]
  46522c:	ldr	x8, [sp, #8]
  465230:	str	w10, [x8]
  465234:	ldur	x8, [x29, #-8]
  465238:	ldr	x9, [sp, #8]
  46523c:	str	x8, [x9, #8]
  465240:	ldr	x8, [sp]
  465244:	ldr	x9, [x8]
  465248:	ldr	x11, [sp, #8]
  46524c:	str	x9, [x11, #16]
  465250:	ldr	x9, [sp, #8]
  465254:	str	x9, [x8]
  465258:	ldp	x29, x30, [sp, #32]
  46525c:	add	sp, sp, #0x30
  465260:	ret
  465264:	sub	sp, sp, #0x120
  465268:	stp	x29, x30, [sp, #256]
  46526c:	str	x28, [sp, #272]
  465270:	add	x29, sp, #0x100
  465274:	sub	x8, x29, #0x28
  465278:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  46527c:	add	x9, x9, #0x2b3
  465280:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  465284:	add	x10, x10, #0x2fb
  465288:	adrp	x11, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46528c:	add	x11, x11, #0x578
  465290:	str	x0, [x8, #24]
  465294:	str	x1, [x8, #16]
  465298:	str	x2, [x8, #8]
  46529c:	str	x3, [x8]
  4652a0:	stur	x4, [x29, #-48]
  4652a4:	stur	w5, [x29, #-52]
  4652a8:	stur	x6, [x29, #-64]
  4652ac:	stur	xzr, [x29, #-80]
  4652b0:	ldur	x12, [x29, #-64]
  4652b4:	str	xzr, [x12]
  4652b8:	ldr	x12, [x8, #24]
  4652bc:	cmp	x12, #0x1
  4652c0:	str	x8, [sp, #72]
  4652c4:	str	x9, [sp, #64]
  4652c8:	str	x10, [sp, #56]
  4652cc:	str	x11, [sp, #48]
  4652d0:	str	x12, [sp, #40]
  4652d4:	b.eq	4656b4 <ferror@plt+0x63984>  // b.none
  4652d8:	b	4652dc <ferror@plt+0x635ac>
  4652dc:	ldr	x8, [sp, #40]
  4652e0:	cmp	x8, #0x3
  4652e4:	b.eq	465de4 <ferror@plt+0x640b4>  // b.none
  4652e8:	b	4652ec <ferror@plt+0x635bc>
  4652ec:	ldr	x8, [sp, #40]
  4652f0:	cmp	x8, #0x4
  4652f4:	b.eq	465ed4 <ferror@plt+0x641a4>  // b.none
  4652f8:	b	4652fc <ferror@plt+0x635cc>
  4652fc:	ldr	x8, [sp, #40]
  465300:	cmp	x8, #0x5
  465304:	b.eq	465984 <ferror@plt+0x63c54>  // b.none
  465308:	b	46530c <ferror@plt+0x635dc>
  46530c:	ldr	x8, [sp, #40]
  465310:	cmp	x8, #0x6
  465314:	b.eq	465a6c <ferror@plt+0x63d3c>  // b.none
  465318:	b	46531c <ferror@plt+0x635ec>
  46531c:	ldr	x8, [sp, #40]
  465320:	cmp	x8, #0x7
  465324:	b.eq	465c30 <ferror@plt+0x63f00>  // b.none
  465328:	b	46532c <ferror@plt+0x635fc>
  46532c:	ldr	x8, [sp, #40]
  465330:	cmp	x8, #0x8
  465334:	b.eq	465c58 <ferror@plt+0x63f28>  // b.none
  465338:	b	46533c <ferror@plt+0x6360c>
  46533c:	ldr	x8, [sp, #40]
  465340:	cmp	x8, #0x9
  465344:	b.eq	465c88 <ferror@plt+0x63f58>  // b.none
  465348:	b	46534c <ferror@plt+0x6361c>
  46534c:	ldr	x8, [sp, #40]
  465350:	cmp	x8, #0xa
  465354:	b.eq	465cf4 <ferror@plt+0x63fc4>  // b.none
  465358:	b	46535c <ferror@plt+0x6362c>
  46535c:	ldr	x8, [sp, #40]
  465360:	subs	x9, x8, #0xb
  465364:	cmp	x9, #0x1
  465368:	b.ls	46589c <ferror@plt+0x63b6c>  // b.plast
  46536c:	b	465370 <ferror@plt+0x63640>
  465370:	ldr	x8, [sp, #40]
  465374:	cmp	x8, #0xd
  465378:	b.eq	465b54 <ferror@plt+0x63e24>  // b.none
  46537c:	b	465380 <ferror@plt+0x63650>
  465380:	ldr	x8, [sp, #40]
  465384:	cmp	x8, #0xe
  465388:	b.eq	4657a4 <ferror@plt+0x63a74>  // b.none
  46538c:	b	465390 <ferror@plt+0x63660>
  465390:	ldr	x8, [sp, #40]
  465394:	cmp	x8, #0xf
  465398:	b.eq	465bc4 <ferror@plt+0x63e94>  // b.none
  46539c:	b	4653a0 <ferror@plt+0x63670>
  4653a0:	ldr	x8, [sp, #40]
  4653a4:	cmp	x8, #0x10
  4653a8:	b.eq	4654a0 <ferror@plt+0x63770>  // b.none
  4653ac:	b	4653b0 <ferror@plt+0x63680>
  4653b0:	ldr	x8, [sp, #40]
  4653b4:	cmp	x8, #0x11
  4653b8:	b.eq	46589c <ferror@plt+0x63b6c>  // b.none
  4653bc:	b	4653c0 <ferror@plt+0x63690>
  4653c0:	ldr	x8, [sp, #40]
  4653c4:	cmp	x8, #0x12
  4653c8:	b.eq	465984 <ferror@plt+0x63c54>  // b.none
  4653cc:	b	4653d0 <ferror@plt+0x636a0>
  4653d0:	ldr	x8, [sp, #40]
  4653d4:	cmp	x8, #0x13
  4653d8:	b.eq	465a6c <ferror@plt+0x63d3c>  // b.none
  4653dc:	b	4653e0 <ferror@plt+0x636b0>
  4653e0:	ldr	x8, [sp, #40]
  4653e4:	cmp	x8, #0x14
  4653e8:	b.eq	465c30 <ferror@plt+0x63f00>  // b.none
  4653ec:	b	4653f0 <ferror@plt+0x636c0>
  4653f0:	ldr	x8, [sp, #40]
  4653f4:	cmp	x8, #0x15
  4653f8:	b.eq	465bc4 <ferror@plt+0x63e94>  // b.none
  4653fc:	b	465400 <ferror@plt+0x636d0>
  465400:	ldr	x8, [sp, #40]
  465404:	cmp	x8, #0x16
  465408:	b.eq	465fd8 <ferror@plt+0x642a8>  // b.none
  46540c:	b	465410 <ferror@plt+0x636e0>
  465410:	ldr	x8, [sp, #40]
  465414:	cmp	x8, #0x17
  465418:	b.eq	4657a4 <ferror@plt+0x63a74>  // b.none
  46541c:	b	465420 <ferror@plt+0x636f0>
  465420:	ldr	x8, [sp, #40]
  465424:	cmp	x8, #0x18
  465428:	b.eq	465c88 <ferror@plt+0x63f58>  // b.none
  46542c:	b	465430 <ferror@plt+0x63700>
  465430:	ldr	x8, [sp, #40]
  465434:	cmp	x8, #0x19
  465438:	b.eq	465890 <ferror@plt+0x63b60>  // b.none
  46543c:	b	465440 <ferror@plt+0x63710>
  465440:	ldr	x8, [sp, #40]
  465444:	cmp	x8, #0x1e
  465448:	b.eq	465c44 <ferror@plt+0x63f14>  // b.none
  46544c:	b	465450 <ferror@plt+0x63720>
  465450:	ldr	x8, [sp, #40]
  465454:	cmp	x8, #0x1f
  465458:	b.eq	4657a4 <ferror@plt+0x63a74>  // b.none
  46545c:	b	465460 <ferror@plt+0x63730>
  465460:	ldr	x8, [sp, #40]
  465464:	cmp	x8, #0x20
  465468:	b.eq	465fc4 <ferror@plt+0x64294>  // b.none
  46546c:	b	465470 <ferror@plt+0x63740>
  465470:	mov	x8, #0x1f01                	// #7937
  465474:	ldr	x9, [sp, #40]
  465478:	subs	x8, x9, x8
  46547c:	cmp	x8, #0x1
  465480:	b.ls	465bc4 <ferror@plt+0x63e94>  // b.plast
  465484:	b	465488 <ferror@plt+0x63758>
  465488:	mov	x8, #0x1f20                	// #7968
  46548c:	ldr	x9, [sp, #40]
  465490:	subs	x8, x9, x8
  465494:	cmp	x8, #0x1
  465498:	b.ls	4657a4 <ferror@plt+0x63a74>  // b.plast
  46549c:	b	465fd8 <ferror@plt+0x642a8>
  4654a0:	ldur	w8, [x29, #-52]
  4654a4:	cmp	w8, #0x2
  4654a8:	b.ne	46559c <ferror@plt+0x6386c>  // b.any
  4654ac:	ldr	x8, [sp, #72]
  4654b0:	ldr	x9, [x8]
  4654b4:	stur	w9, [x29, #-84]
  4654b8:	ldur	w9, [x29, #-84]
  4654bc:	mov	w10, w9
  4654c0:	mov	x11, #0x8                   	// #8
  4654c4:	cmp	x11, x10
  4654c8:	b.cs	4654fc <ferror@plt+0x637cc>  // b.hs, b.nlast
  4654cc:	ldur	w8, [x29, #-84]
  4654d0:	mov	w2, w8
  4654d4:	ldr	x0, [sp, #64]
  4654d8:	ldr	x1, [sp, #56]
  4654dc:	bl	4018e0 <ngettext@plt>
  4654e0:	ldur	w1, [x29, #-84]
  4654e4:	mov	w8, #0x8                   	// #8
  4654e8:	mov	w2, w8
  4654ec:	str	w8, [sp, #36]
  4654f0:	bl	4711a8 <error@@Base>
  4654f4:	ldr	w8, [sp, #36]
  4654f8:	stur	w8, [x29, #-84]
  4654fc:	ldr	x8, [sp, #72]
  465500:	ldr	x9, [x8, #16]
  465504:	ldur	w10, [x29, #-84]
  465508:	mov	w11, w10
  46550c:	add	x9, x9, x11
  465510:	ldr	x11, [x8, #8]
  465514:	cmp	x9, x11
  465518:	b.cc	46554c <ferror@plt+0x6381c>  // b.lo, b.ul, b.last
  46551c:	ldr	x8, [sp, #72]
  465520:	ldr	x9, [x8, #16]
  465524:	ldr	x10, [x8, #8]
  465528:	cmp	x9, x10
  46552c:	b.cs	465548 <ferror@plt+0x63818>  // b.hs, b.nlast
  465530:	ldr	x8, [sp, #72]
  465534:	ldr	x9, [x8, #8]
  465538:	ldr	x10, [x8, #16]
  46553c:	subs	x9, x9, x10
  465540:	stur	w9, [x29, #-84]
  465544:	b	46554c <ferror@plt+0x6381c>
  465548:	stur	wzr, [x29, #-84]
  46554c:	ldur	w8, [x29, #-84]
  465550:	cbz	w8, 465560 <ferror@plt+0x63830>
  465554:	ldur	w8, [x29, #-84]
  465558:	cmp	w8, #0x8
  46555c:	b.ls	465568 <ferror@plt+0x63838>  // b.plast
  465560:	stur	xzr, [x29, #-80]
  465564:	b	465584 <ferror@plt+0x63854>
  465568:	ldr	x8, [sp, #48]
  46556c:	ldr	x9, [x8]
  465570:	ldr	x10, [sp, #72]
  465574:	ldr	x0, [x10, #16]
  465578:	ldur	w1, [x29, #-84]
  46557c:	blr	x9
  465580:	stur	x0, [x29, #-80]
  465584:	ldr	x8, [sp, #72]
  465588:	ldr	x9, [x8]
  46558c:	ldr	x10, [x8, #16]
  465590:	add	x9, x10, x9
  465594:	str	x9, [x8, #16]
  465598:	b	4656b0 <ferror@plt+0x63980>
  46559c:	ldur	w8, [x29, #-52]
  4655a0:	cmp	w8, #0x3
  4655a4:	b.eq	4655b4 <ferror@plt+0x63884>  // b.none
  4655a8:	ldur	w8, [x29, #-52]
  4655ac:	cmp	w8, #0x4
  4655b0:	b.ne	4656a0 <ferror@plt+0x63970>  // b.any
  4655b4:	ldur	x8, [x29, #-48]
  4655b8:	stur	w8, [x29, #-88]
  4655bc:	ldur	w8, [x29, #-88]
  4655c0:	mov	w9, w8
  4655c4:	mov	x10, #0x8                   	// #8
  4655c8:	cmp	x10, x9
  4655cc:	b.cs	465600 <ferror@plt+0x638d0>  // b.hs, b.nlast
  4655d0:	ldur	w8, [x29, #-88]
  4655d4:	mov	w2, w8
  4655d8:	ldr	x0, [sp, #64]
  4655dc:	ldr	x1, [sp, #56]
  4655e0:	bl	4018e0 <ngettext@plt>
  4655e4:	ldur	w1, [x29, #-88]
  4655e8:	mov	w8, #0x8                   	// #8
  4655ec:	mov	w2, w8
  4655f0:	str	w8, [sp, #32]
  4655f4:	bl	4711a8 <error@@Base>
  4655f8:	ldr	w8, [sp, #32]
  4655fc:	stur	w8, [x29, #-88]
  465600:	ldr	x8, [sp, #72]
  465604:	ldr	x9, [x8, #16]
  465608:	ldur	w10, [x29, #-88]
  46560c:	mov	w11, w10
  465610:	add	x9, x9, x11
  465614:	ldr	x11, [x8, #8]
  465618:	cmp	x9, x11
  46561c:	b.cc	465650 <ferror@plt+0x63920>  // b.lo, b.ul, b.last
  465620:	ldr	x8, [sp, #72]
  465624:	ldr	x9, [x8, #16]
  465628:	ldr	x10, [x8, #8]
  46562c:	cmp	x9, x10
  465630:	b.cs	46564c <ferror@plt+0x6391c>  // b.hs, b.nlast
  465634:	ldr	x8, [sp, #72]
  465638:	ldr	x9, [x8, #8]
  46563c:	ldr	x10, [x8, #16]
  465640:	subs	x9, x9, x10
  465644:	stur	w9, [x29, #-88]
  465648:	b	465650 <ferror@plt+0x63920>
  46564c:	stur	wzr, [x29, #-88]
  465650:	ldur	w8, [x29, #-88]
  465654:	cbz	w8, 465664 <ferror@plt+0x63934>
  465658:	ldur	w8, [x29, #-88]
  46565c:	cmp	w8, #0x8
  465660:	b.ls	46566c <ferror@plt+0x6393c>  // b.plast
  465664:	stur	xzr, [x29, #-80]
  465668:	b	465688 <ferror@plt+0x63958>
  46566c:	ldr	x8, [sp, #48]
  465670:	ldr	x9, [x8]
  465674:	ldr	x10, [sp, #72]
  465678:	ldr	x0, [x10, #16]
  46567c:	ldur	w1, [x29, #-88]
  465680:	blr	x9
  465684:	stur	x0, [x29, #-80]
  465688:	ldur	x8, [x29, #-48]
  46568c:	ldr	x9, [sp, #72]
  465690:	ldr	x10, [x9, #16]
  465694:	add	x8, x10, x8
  465698:	str	x8, [x9, #16]
  46569c:	b	4656b0 <ferror@plt+0x63980>
  4656a0:	mov	x8, xzr
  4656a4:	ldr	x9, [sp, #72]
  4656a8:	str	x8, [x9, #32]
  4656ac:	b	466020 <ferror@plt+0x642f0>
  4656b0:	b	465fe8 <ferror@plt+0x642b8>
  4656b4:	ldr	x8, [sp, #72]
  4656b8:	ldr	x9, [x8]
  4656bc:	stur	w9, [x29, #-92]
  4656c0:	ldur	w9, [x29, #-92]
  4656c4:	mov	w10, w9
  4656c8:	mov	x11, #0x8                   	// #8
  4656cc:	cmp	x11, x10
  4656d0:	b.cs	465704 <ferror@plt+0x639d4>  // b.hs, b.nlast
  4656d4:	ldur	w8, [x29, #-92]
  4656d8:	mov	w2, w8
  4656dc:	ldr	x0, [sp, #64]
  4656e0:	ldr	x1, [sp, #56]
  4656e4:	bl	4018e0 <ngettext@plt>
  4656e8:	ldur	w1, [x29, #-92]
  4656ec:	mov	w8, #0x8                   	// #8
  4656f0:	mov	w2, w8
  4656f4:	str	w8, [sp, #28]
  4656f8:	bl	4711a8 <error@@Base>
  4656fc:	ldr	w8, [sp, #28]
  465700:	stur	w8, [x29, #-92]
  465704:	ldr	x8, [sp, #72]
  465708:	ldr	x9, [x8, #16]
  46570c:	ldur	w10, [x29, #-92]
  465710:	mov	w11, w10
  465714:	add	x9, x9, x11
  465718:	ldr	x11, [x8, #8]
  46571c:	cmp	x9, x11
  465720:	b.cc	465754 <ferror@plt+0x63a24>  // b.lo, b.ul, b.last
  465724:	ldr	x8, [sp, #72]
  465728:	ldr	x9, [x8, #16]
  46572c:	ldr	x10, [x8, #8]
  465730:	cmp	x9, x10
  465734:	b.cs	465750 <ferror@plt+0x63a20>  // b.hs, b.nlast
  465738:	ldr	x8, [sp, #72]
  46573c:	ldr	x9, [x8, #8]
  465740:	ldr	x10, [x8, #16]
  465744:	subs	x9, x9, x10
  465748:	stur	w9, [x29, #-92]
  46574c:	b	465754 <ferror@plt+0x63a24>
  465750:	stur	wzr, [x29, #-92]
  465754:	ldur	w8, [x29, #-92]
  465758:	cbz	w8, 465768 <ferror@plt+0x63a38>
  46575c:	ldur	w8, [x29, #-92]
  465760:	cmp	w8, #0x8
  465764:	b.ls	465770 <ferror@plt+0x63a40>  // b.plast
  465768:	stur	xzr, [x29, #-80]
  46576c:	b	46578c <ferror@plt+0x63a5c>
  465770:	ldr	x8, [sp, #48]
  465774:	ldr	x9, [x8]
  465778:	ldr	x10, [sp, #72]
  46577c:	ldr	x0, [x10, #16]
  465780:	ldur	w1, [x29, #-92]
  465784:	blr	x9
  465788:	stur	x0, [x29, #-80]
  46578c:	ldr	x8, [sp, #72]
  465790:	ldr	x9, [x8]
  465794:	ldr	x10, [x8, #16]
  465798:	add	x9, x10, x9
  46579c:	str	x9, [x8, #16]
  4657a0:	b	465fe8 <ferror@plt+0x642b8>
  4657a4:	ldur	x8, [x29, #-48]
  4657a8:	stur	w8, [x29, #-96]
  4657ac:	ldur	w8, [x29, #-96]
  4657b0:	mov	w9, w8
  4657b4:	mov	x10, #0x8                   	// #8
  4657b8:	cmp	x10, x9
  4657bc:	b.cs	4657f0 <ferror@plt+0x63ac0>  // b.hs, b.nlast
  4657c0:	ldur	w8, [x29, #-96]
  4657c4:	mov	w2, w8
  4657c8:	ldr	x0, [sp, #64]
  4657cc:	ldr	x1, [sp, #56]
  4657d0:	bl	4018e0 <ngettext@plt>
  4657d4:	ldur	w1, [x29, #-96]
  4657d8:	mov	w8, #0x8                   	// #8
  4657dc:	mov	w2, w8
  4657e0:	str	w8, [sp, #24]
  4657e4:	bl	4711a8 <error@@Base>
  4657e8:	ldr	w8, [sp, #24]
  4657ec:	stur	w8, [x29, #-96]
  4657f0:	ldr	x8, [sp, #72]
  4657f4:	ldr	x9, [x8, #16]
  4657f8:	ldur	w10, [x29, #-96]
  4657fc:	mov	w11, w10
  465800:	add	x9, x9, x11
  465804:	ldr	x11, [x8, #8]
  465808:	cmp	x9, x11
  46580c:	b.cc	465840 <ferror@plt+0x63b10>  // b.lo, b.ul, b.last
  465810:	ldr	x8, [sp, #72]
  465814:	ldr	x9, [x8, #16]
  465818:	ldr	x10, [x8, #8]
  46581c:	cmp	x9, x10
  465820:	b.cs	46583c <ferror@plt+0x63b0c>  // b.hs, b.nlast
  465824:	ldr	x8, [sp, #72]
  465828:	ldr	x9, [x8, #8]
  46582c:	ldr	x10, [x8, #16]
  465830:	subs	x9, x9, x10
  465834:	stur	w9, [x29, #-96]
  465838:	b	465840 <ferror@plt+0x63b10>
  46583c:	stur	wzr, [x29, #-96]
  465840:	ldur	w8, [x29, #-96]
  465844:	cbz	w8, 465854 <ferror@plt+0x63b24>
  465848:	ldur	w8, [x29, #-96]
  46584c:	cmp	w8, #0x8
  465850:	b.ls	46585c <ferror@plt+0x63b2c>  // b.plast
  465854:	stur	xzr, [x29, #-80]
  465858:	b	465878 <ferror@plt+0x63b48>
  46585c:	ldr	x8, [sp, #48]
  465860:	ldr	x9, [x8]
  465864:	ldr	x10, [sp, #72]
  465868:	ldr	x0, [x10, #16]
  46586c:	ldur	w1, [x29, #-96]
  465870:	blr	x9
  465874:	stur	x0, [x29, #-80]
  465878:	ldur	x8, [x29, #-48]
  46587c:	ldr	x9, [sp, #72]
  465880:	ldr	x10, [x9, #16]
  465884:	add	x8, x10, x8
  465888:	str	x8, [x9, #16]
  46588c:	b	465fe8 <ferror@plt+0x642b8>
  465890:	mov	x8, #0x1                   	// #1
  465894:	stur	x8, [x29, #-80]
  465898:	b	465fe8 <ferror@plt+0x642b8>
  46589c:	mov	w8, #0x1                   	// #1
  4658a0:	stur	w8, [x29, #-100]
  4658a4:	ldur	w8, [x29, #-100]
  4658a8:	mov	w9, w8
  4658ac:	mov	x10, #0x8                   	// #8
  4658b0:	cmp	x10, x9
  4658b4:	b.cs	4658e8 <ferror@plt+0x63bb8>  // b.hs, b.nlast
  4658b8:	ldur	w8, [x29, #-100]
  4658bc:	mov	w2, w8
  4658c0:	ldr	x0, [sp, #64]
  4658c4:	ldr	x1, [sp, #56]
  4658c8:	bl	4018e0 <ngettext@plt>
  4658cc:	ldur	w1, [x29, #-100]
  4658d0:	mov	w8, #0x8                   	// #8
  4658d4:	mov	w2, w8
  4658d8:	str	w8, [sp, #20]
  4658dc:	bl	4711a8 <error@@Base>
  4658e0:	ldr	w8, [sp, #20]
  4658e4:	stur	w8, [x29, #-100]
  4658e8:	ldr	x8, [sp, #72]
  4658ec:	ldr	x9, [x8, #16]
  4658f0:	ldur	w10, [x29, #-100]
  4658f4:	mov	w11, w10
  4658f8:	add	x9, x9, x11
  4658fc:	ldr	x11, [x8, #8]
  465900:	cmp	x9, x11
  465904:	b.cc	465938 <ferror@plt+0x63c08>  // b.lo, b.ul, b.last
  465908:	ldr	x8, [sp, #72]
  46590c:	ldr	x9, [x8, #16]
  465910:	ldr	x10, [x8, #8]
  465914:	cmp	x9, x10
  465918:	b.cs	465934 <ferror@plt+0x63c04>  // b.hs, b.nlast
  46591c:	ldr	x8, [sp, #72]
  465920:	ldr	x9, [x8, #8]
  465924:	ldr	x10, [x8, #16]
  465928:	subs	x9, x9, x10
  46592c:	stur	w9, [x29, #-100]
  465930:	b	465938 <ferror@plt+0x63c08>
  465934:	stur	wzr, [x29, #-100]
  465938:	ldur	w8, [x29, #-100]
  46593c:	cbz	w8, 46594c <ferror@plt+0x63c1c>
  465940:	ldur	w8, [x29, #-100]
  465944:	cmp	w8, #0x8
  465948:	b.ls	465954 <ferror@plt+0x63c24>  // b.plast
  46594c:	stur	xzr, [x29, #-80]
  465950:	b	465970 <ferror@plt+0x63c40>
  465954:	ldr	x8, [sp, #48]
  465958:	ldr	x9, [x8]
  46595c:	ldr	x10, [sp, #72]
  465960:	ldr	x0, [x10, #16]
  465964:	ldur	w1, [x29, #-100]
  465968:	blr	x9
  46596c:	stur	x0, [x29, #-80]
  465970:	ldr	x8, [sp, #72]
  465974:	ldr	x9, [x8, #16]
  465978:	add	x9, x9, #0x1
  46597c:	str	x9, [x8, #16]
  465980:	b	465fe8 <ferror@plt+0x642b8>
  465984:	mov	w8, #0x2                   	// #2
  465988:	stur	w8, [x29, #-104]
  46598c:	ldur	w8, [x29, #-104]
  465990:	mov	w9, w8
  465994:	mov	x10, #0x8                   	// #8
  465998:	cmp	x10, x9
  46599c:	b.cs	4659d0 <ferror@plt+0x63ca0>  // b.hs, b.nlast
  4659a0:	ldur	w8, [x29, #-104]
  4659a4:	mov	w2, w8
  4659a8:	ldr	x0, [sp, #64]
  4659ac:	ldr	x1, [sp, #56]
  4659b0:	bl	4018e0 <ngettext@plt>
  4659b4:	ldur	w1, [x29, #-104]
  4659b8:	mov	w8, #0x8                   	// #8
  4659bc:	mov	w2, w8
  4659c0:	str	w8, [sp, #16]
  4659c4:	bl	4711a8 <error@@Base>
  4659c8:	ldr	w8, [sp, #16]
  4659cc:	stur	w8, [x29, #-104]
  4659d0:	ldr	x8, [sp, #72]
  4659d4:	ldr	x9, [x8, #16]
  4659d8:	ldur	w10, [x29, #-104]
  4659dc:	mov	w11, w10
  4659e0:	add	x9, x9, x11
  4659e4:	ldr	x11, [x8, #8]
  4659e8:	cmp	x9, x11
  4659ec:	b.cc	465a20 <ferror@plt+0x63cf0>  // b.lo, b.ul, b.last
  4659f0:	ldr	x8, [sp, #72]
  4659f4:	ldr	x9, [x8, #16]
  4659f8:	ldr	x10, [x8, #8]
  4659fc:	cmp	x9, x10
  465a00:	b.cs	465a1c <ferror@plt+0x63cec>  // b.hs, b.nlast
  465a04:	ldr	x8, [sp, #72]
  465a08:	ldr	x9, [x8, #8]
  465a0c:	ldr	x10, [x8, #16]
  465a10:	subs	x9, x9, x10
  465a14:	stur	w9, [x29, #-104]
  465a18:	b	465a20 <ferror@plt+0x63cf0>
  465a1c:	stur	wzr, [x29, #-104]
  465a20:	ldur	w8, [x29, #-104]
  465a24:	cbz	w8, 465a34 <ferror@plt+0x63d04>
  465a28:	ldur	w8, [x29, #-104]
  465a2c:	cmp	w8, #0x8
  465a30:	b.ls	465a3c <ferror@plt+0x63d0c>  // b.plast
  465a34:	stur	xzr, [x29, #-80]
  465a38:	b	465a58 <ferror@plt+0x63d28>
  465a3c:	ldr	x8, [sp, #48]
  465a40:	ldr	x9, [x8]
  465a44:	ldr	x10, [sp, #72]
  465a48:	ldr	x0, [x10, #16]
  465a4c:	ldur	w1, [x29, #-104]
  465a50:	blr	x9
  465a54:	stur	x0, [x29, #-80]
  465a58:	ldr	x8, [sp, #72]
  465a5c:	ldr	x9, [x8, #16]
  465a60:	add	x9, x9, #0x2
  465a64:	str	x9, [x8, #16]
  465a68:	b	465fe8 <ferror@plt+0x642b8>
  465a6c:	mov	w8, #0x4                   	// #4
  465a70:	stur	w8, [x29, #-108]
  465a74:	ldur	w8, [x29, #-108]
  465a78:	mov	w9, w8
  465a7c:	mov	x10, #0x8                   	// #8
  465a80:	cmp	x10, x9
  465a84:	b.cs	465ab8 <ferror@plt+0x63d88>  // b.hs, b.nlast
  465a88:	ldur	w8, [x29, #-108]
  465a8c:	mov	w2, w8
  465a90:	ldr	x0, [sp, #64]
  465a94:	ldr	x1, [sp, #56]
  465a98:	bl	4018e0 <ngettext@plt>
  465a9c:	ldur	w1, [x29, #-108]
  465aa0:	mov	w8, #0x8                   	// #8
  465aa4:	mov	w2, w8
  465aa8:	str	w8, [sp, #12]
  465aac:	bl	4711a8 <error@@Base>
  465ab0:	ldr	w8, [sp, #12]
  465ab4:	stur	w8, [x29, #-108]
  465ab8:	ldr	x8, [sp, #72]
  465abc:	ldr	x9, [x8, #16]
  465ac0:	ldur	w10, [x29, #-108]
  465ac4:	mov	w11, w10
  465ac8:	add	x9, x9, x11
  465acc:	ldr	x11, [x8, #8]
  465ad0:	cmp	x9, x11
  465ad4:	b.cc	465b08 <ferror@plt+0x63dd8>  // b.lo, b.ul, b.last
  465ad8:	ldr	x8, [sp, #72]
  465adc:	ldr	x9, [x8, #16]
  465ae0:	ldr	x10, [x8, #8]
  465ae4:	cmp	x9, x10
  465ae8:	b.cs	465b04 <ferror@plt+0x63dd4>  // b.hs, b.nlast
  465aec:	ldr	x8, [sp, #72]
  465af0:	ldr	x9, [x8, #8]
  465af4:	ldr	x10, [x8, #16]
  465af8:	subs	x9, x9, x10
  465afc:	stur	w9, [x29, #-108]
  465b00:	b	465b08 <ferror@plt+0x63dd8>
  465b04:	stur	wzr, [x29, #-108]
  465b08:	ldur	w8, [x29, #-108]
  465b0c:	cbz	w8, 465b1c <ferror@plt+0x63dec>
  465b10:	ldur	w8, [x29, #-108]
  465b14:	cmp	w8, #0x8
  465b18:	b.ls	465b24 <ferror@plt+0x63df4>  // b.plast
  465b1c:	stur	xzr, [x29, #-80]
  465b20:	b	465b40 <ferror@plt+0x63e10>
  465b24:	ldr	x8, [sp, #48]
  465b28:	ldr	x9, [x8]
  465b2c:	ldr	x10, [sp, #72]
  465b30:	ldr	x0, [x10, #16]
  465b34:	ldur	w1, [x29, #-108]
  465b38:	blr	x9
  465b3c:	stur	x0, [x29, #-80]
  465b40:	ldr	x8, [sp, #72]
  465b44:	ldr	x9, [x8, #16]
  465b48:	add	x9, x9, #0x4
  465b4c:	str	x9, [x8, #16]
  465b50:	b	465fe8 <ferror@plt+0x642b8>
  465b54:	ldr	x8, [sp, #72]
  465b58:	ldr	x0, [x8, #16]
  465b5c:	ldr	x1, [x8, #8]
  465b60:	mov	w2, #0x1                   	// #1
  465b64:	sub	x3, x29, #0x7c
  465b68:	add	x4, sp, #0x80
  465b6c:	bl	44a2a0 <ferror@plt+0x48570>
  465b70:	stur	x0, [x29, #-120]
  465b74:	ldur	w9, [x29, #-124]
  465b78:	mov	w8, w9
  465b7c:	ldr	x10, [sp, #72]
  465b80:	ldr	x11, [x10, #16]
  465b84:	add	x8, x11, x8
  465b88:	str	x8, [x10, #16]
  465b8c:	ldur	x8, [x29, #-120]
  465b90:	stur	x8, [x29, #-72]
  465b94:	ldur	x8, [x29, #-72]
  465b98:	ldur	x11, [x29, #-120]
  465b9c:	cmp	x8, x11
  465ba0:	b.eq	465bb0 <ferror@plt+0x63e80>  // b.none
  465ba4:	ldr	w8, [sp, #128]
  465ba8:	orr	w8, w8, #0x2
  465bac:	str	w8, [sp, #128]
  465bb0:	ldr	w0, [sp, #128]
  465bb4:	bl	45defc <ferror@plt+0x5c1cc>
  465bb8:	ldur	x8, [x29, #-72]
  465bbc:	stur	x8, [x29, #-80]
  465bc0:	b	465fe8 <ferror@plt+0x642b8>
  465bc4:	ldr	x8, [sp, #72]
  465bc8:	ldr	x0, [x8, #16]
  465bcc:	ldr	x1, [x8, #8]
  465bd0:	mov	w9, wzr
  465bd4:	mov	w2, w9
  465bd8:	add	x3, sp, #0x74
  465bdc:	add	x4, sp, #0x70
  465be0:	bl	44a2a0 <ferror@plt+0x48570>
  465be4:	str	x0, [sp, #120]
  465be8:	ldr	w9, [sp, #116]
  465bec:	mov	w8, w9
  465bf0:	ldr	x10, [sp, #72]
  465bf4:	ldr	x11, [x10, #16]
  465bf8:	add	x8, x11, x8
  465bfc:	str	x8, [x10, #16]
  465c00:	ldr	x8, [sp, #120]
  465c04:	stur	x8, [x29, #-80]
  465c08:	ldur	x8, [x29, #-80]
  465c0c:	ldr	x11, [sp, #120]
  465c10:	cmp	x8, x11
  465c14:	b.eq	465c24 <ferror@plt+0x63ef4>  // b.none
  465c18:	ldr	w8, [sp, #112]
  465c1c:	orr	w8, w8, #0x2
  465c20:	str	w8, [sp, #112]
  465c24:	ldr	w0, [sp, #112]
  465c28:	bl	45defc <ferror@plt+0x5c1cc>
  465c2c:	b	465fe8 <ferror@plt+0x642b8>
  465c30:	ldr	x8, [sp, #72]
  465c34:	ldr	x9, [x8, #16]
  465c38:	add	x9, x9, #0x8
  465c3c:	str	x9, [x8, #16]
  465c40:	b	465fe8 <ferror@plt+0x642b8>
  465c44:	ldr	x8, [sp, #72]
  465c48:	ldr	x9, [x8, #16]
  465c4c:	add	x9, x9, #0x10
  465c50:	str	x9, [x8, #16]
  465c54:	b	465fe8 <ferror@plt+0x642b8>
  465c58:	ldr	x8, [sp, #72]
  465c5c:	ldr	x0, [x8, #16]
  465c60:	ldr	x9, [x8, #8]
  465c64:	ldr	x10, [x8, #16]
  465c68:	subs	x1, x9, x10
  465c6c:	bl	401940 <strnlen@plt>
  465c70:	add	x8, x0, #0x1
  465c74:	ldr	x9, [sp, #72]
  465c78:	ldr	x10, [x9, #16]
  465c7c:	add	x8, x10, x8
  465c80:	str	x8, [x9, #16]
  465c84:	b	465fe8 <ferror@plt+0x642b8>
  465c88:	ldr	x8, [sp, #72]
  465c8c:	ldr	x0, [x8, #16]
  465c90:	ldr	x1, [x8, #8]
  465c94:	mov	w9, wzr
  465c98:	mov	w2, w9
  465c9c:	add	x3, sp, #0x64
  465ca0:	add	x4, sp, #0x60
  465ca4:	bl	44a2a0 <ferror@plt+0x48570>
  465ca8:	str	x0, [sp, #104]
  465cac:	ldr	w9, [sp, #100]
  465cb0:	mov	w8, w9
  465cb4:	ldr	x10, [sp, #72]
  465cb8:	ldr	x11, [x10, #16]
  465cbc:	add	x8, x11, x8
  465cc0:	str	x8, [x10, #16]
  465cc4:	ldr	x8, [sp, #104]
  465cc8:	stur	x8, [x29, #-80]
  465ccc:	ldur	x8, [x29, #-80]
  465cd0:	ldr	x11, [sp, #104]
  465cd4:	cmp	x8, x11
  465cd8:	b.eq	465ce8 <ferror@plt+0x63fb8>  // b.none
  465cdc:	ldr	w8, [sp, #96]
  465ce0:	orr	w8, w8, #0x2
  465ce4:	str	w8, [sp, #96]
  465ce8:	ldr	w0, [sp, #96]
  465cec:	bl	45defc <ferror@plt+0x5c1cc>
  465cf0:	b	465fe8 <ferror@plt+0x642b8>
  465cf4:	mov	w8, #0x1                   	// #1
  465cf8:	str	w8, [sp, #92]
  465cfc:	ldr	w8, [sp, #92]
  465d00:	mov	w9, w8
  465d04:	mov	x10, #0x8                   	// #8
  465d08:	cmp	x10, x9
  465d0c:	b.cs	465d40 <ferror@plt+0x64010>  // b.hs, b.nlast
  465d10:	ldr	w8, [sp, #92]
  465d14:	mov	w2, w8
  465d18:	ldr	x0, [sp, #64]
  465d1c:	ldr	x1, [sp, #56]
  465d20:	bl	4018e0 <ngettext@plt>
  465d24:	ldr	w1, [sp, #92]
  465d28:	mov	w8, #0x8                   	// #8
  465d2c:	mov	w2, w8
  465d30:	str	w8, [sp, #8]
  465d34:	bl	4711a8 <error@@Base>
  465d38:	ldr	w8, [sp, #8]
  465d3c:	str	w8, [sp, #92]
  465d40:	ldr	x8, [sp, #72]
  465d44:	ldr	x9, [x8, #16]
  465d48:	ldr	w10, [sp, #92]
  465d4c:	mov	w11, w10
  465d50:	add	x9, x9, x11
  465d54:	ldr	x11, [x8, #8]
  465d58:	cmp	x9, x11
  465d5c:	b.cc	465d90 <ferror@plt+0x64060>  // b.lo, b.ul, b.last
  465d60:	ldr	x8, [sp, #72]
  465d64:	ldr	x9, [x8, #16]
  465d68:	ldr	x10, [x8, #8]
  465d6c:	cmp	x9, x10
  465d70:	b.cs	465d8c <ferror@plt+0x6405c>  // b.hs, b.nlast
  465d74:	ldr	x8, [sp, #72]
  465d78:	ldr	x9, [x8, #8]
  465d7c:	ldr	x10, [x8, #16]
  465d80:	subs	x9, x9, x10
  465d84:	str	w9, [sp, #92]
  465d88:	b	465d90 <ferror@plt+0x64060>
  465d8c:	str	wzr, [sp, #92]
  465d90:	ldr	w8, [sp, #92]
  465d94:	cbz	w8, 465da4 <ferror@plt+0x64074>
  465d98:	ldr	w8, [sp, #92]
  465d9c:	cmp	w8, #0x8
  465da0:	b.ls	465dac <ferror@plt+0x6407c>  // b.plast
  465da4:	stur	xzr, [x29, #-80]
  465da8:	b	465dc8 <ferror@plt+0x64098>
  465dac:	ldr	x8, [sp, #48]
  465db0:	ldr	x9, [x8]
  465db4:	ldr	x10, [sp, #72]
  465db8:	ldr	x0, [x10, #16]
  465dbc:	ldr	w1, [sp, #92]
  465dc0:	blr	x9
  465dc4:	stur	x0, [x29, #-80]
  465dc8:	ldur	x8, [x29, #-80]
  465dcc:	add	x8, x8, #0x1
  465dd0:	ldr	x9, [sp, #72]
  465dd4:	ldr	x10, [x9, #16]
  465dd8:	add	x8, x10, x8
  465ddc:	str	x8, [x9, #16]
  465de0:	b	465fe8 <ferror@plt+0x642b8>
  465de4:	mov	w8, #0x2                   	// #2
  465de8:	str	w8, [sp, #88]
  465dec:	ldr	w8, [sp, #88]
  465df0:	mov	w9, w8
  465df4:	mov	x10, #0x8                   	// #8
  465df8:	cmp	x10, x9
  465dfc:	b.cs	465e30 <ferror@plt+0x64100>  // b.hs, b.nlast
  465e00:	ldr	w8, [sp, #88]
  465e04:	mov	w2, w8
  465e08:	ldr	x0, [sp, #64]
  465e0c:	ldr	x1, [sp, #56]
  465e10:	bl	4018e0 <ngettext@plt>
  465e14:	ldr	w1, [sp, #88]
  465e18:	mov	w8, #0x8                   	// #8
  465e1c:	mov	w2, w8
  465e20:	str	w8, [sp, #4]
  465e24:	bl	4711a8 <error@@Base>
  465e28:	ldr	w8, [sp, #4]
  465e2c:	str	w8, [sp, #88]
  465e30:	ldr	x8, [sp, #72]
  465e34:	ldr	x9, [x8, #16]
  465e38:	ldr	w10, [sp, #88]
  465e3c:	mov	w11, w10
  465e40:	add	x9, x9, x11
  465e44:	ldr	x11, [x8, #8]
  465e48:	cmp	x9, x11
  465e4c:	b.cc	465e80 <ferror@plt+0x64150>  // b.lo, b.ul, b.last
  465e50:	ldr	x8, [sp, #72]
  465e54:	ldr	x9, [x8, #16]
  465e58:	ldr	x10, [x8, #8]
  465e5c:	cmp	x9, x10
  465e60:	b.cs	465e7c <ferror@plt+0x6414c>  // b.hs, b.nlast
  465e64:	ldr	x8, [sp, #72]
  465e68:	ldr	x9, [x8, #8]
  465e6c:	ldr	x10, [x8, #16]
  465e70:	subs	x9, x9, x10
  465e74:	str	w9, [sp, #88]
  465e78:	b	465e80 <ferror@plt+0x64150>
  465e7c:	str	wzr, [sp, #88]
  465e80:	ldr	w8, [sp, #88]
  465e84:	cbz	w8, 465e94 <ferror@plt+0x64164>
  465e88:	ldr	w8, [sp, #88]
  465e8c:	cmp	w8, #0x8
  465e90:	b.ls	465e9c <ferror@plt+0x6416c>  // b.plast
  465e94:	stur	xzr, [x29, #-80]
  465e98:	b	465eb8 <ferror@plt+0x64188>
  465e9c:	ldr	x8, [sp, #48]
  465ea0:	ldr	x9, [x8]
  465ea4:	ldr	x10, [sp, #72]
  465ea8:	ldr	x0, [x10, #16]
  465eac:	ldr	w1, [sp, #88]
  465eb0:	blr	x9
  465eb4:	stur	x0, [x29, #-80]
  465eb8:	ldur	x8, [x29, #-80]
  465ebc:	add	x8, x8, #0x2
  465ec0:	ldr	x9, [sp, #72]
  465ec4:	ldr	x10, [x9, #16]
  465ec8:	add	x8, x10, x8
  465ecc:	str	x8, [x9, #16]
  465ed0:	b	465fe8 <ferror@plt+0x642b8>
  465ed4:	mov	w8, #0x4                   	// #4
  465ed8:	str	w8, [sp, #84]
  465edc:	ldr	w8, [sp, #84]
  465ee0:	mov	w9, w8
  465ee4:	mov	x10, #0x8                   	// #8
  465ee8:	cmp	x10, x9
  465eec:	b.cs	465f20 <ferror@plt+0x641f0>  // b.hs, b.nlast
  465ef0:	ldr	w8, [sp, #84]
  465ef4:	mov	w2, w8
  465ef8:	ldr	x0, [sp, #64]
  465efc:	ldr	x1, [sp, #56]
  465f00:	bl	4018e0 <ngettext@plt>
  465f04:	ldr	w1, [sp, #84]
  465f08:	mov	w8, #0x8                   	// #8
  465f0c:	mov	w2, w8
  465f10:	str	w8, [sp]
  465f14:	bl	4711a8 <error@@Base>
  465f18:	ldr	w8, [sp]
  465f1c:	str	w8, [sp, #84]
  465f20:	ldr	x8, [sp, #72]
  465f24:	ldr	x9, [x8, #16]
  465f28:	ldr	w10, [sp, #84]
  465f2c:	mov	w11, w10
  465f30:	add	x9, x9, x11
  465f34:	ldr	x11, [x8, #8]
  465f38:	cmp	x9, x11
  465f3c:	b.cc	465f70 <ferror@plt+0x64240>  // b.lo, b.ul, b.last
  465f40:	ldr	x8, [sp, #72]
  465f44:	ldr	x9, [x8, #16]
  465f48:	ldr	x10, [x8, #8]
  465f4c:	cmp	x9, x10
  465f50:	b.cs	465f6c <ferror@plt+0x6423c>  // b.hs, b.nlast
  465f54:	ldr	x8, [sp, #72]
  465f58:	ldr	x9, [x8, #8]
  465f5c:	ldr	x10, [x8, #16]
  465f60:	subs	x9, x9, x10
  465f64:	str	w9, [sp, #84]
  465f68:	b	465f70 <ferror@plt+0x64240>
  465f6c:	str	wzr, [sp, #84]
  465f70:	ldr	w8, [sp, #84]
  465f74:	cbz	w8, 465f84 <ferror@plt+0x64254>
  465f78:	ldr	w8, [sp, #84]
  465f7c:	cmp	w8, #0x8
  465f80:	b.ls	465f8c <ferror@plt+0x6425c>  // b.plast
  465f84:	stur	xzr, [x29, #-80]
  465f88:	b	465fa8 <ferror@plt+0x64278>
  465f8c:	ldr	x8, [sp, #48]
  465f90:	ldr	x9, [x8]
  465f94:	ldr	x10, [sp, #72]
  465f98:	ldr	x0, [x10, #16]
  465f9c:	ldr	w1, [sp, #84]
  465fa0:	blr	x9
  465fa4:	stur	x0, [x29, #-80]
  465fa8:	ldur	x8, [x29, #-80]
  465fac:	add	x8, x8, #0x4
  465fb0:	ldr	x9, [sp, #72]
  465fb4:	ldr	x10, [x9, #16]
  465fb8:	add	x8, x10, x8
  465fbc:	str	x8, [x9, #16]
  465fc0:	b	465fe8 <ferror@plt+0x642b8>
  465fc4:	ldr	x8, [sp, #72]
  465fc8:	ldr	x9, [x8, #16]
  465fcc:	add	x9, x9, #0x8
  465fd0:	str	x9, [x8, #16]
  465fd4:	b	465fe8 <ferror@plt+0x642b8>
  465fd8:	mov	x8, xzr
  465fdc:	ldr	x9, [sp, #72]
  465fe0:	str	x8, [x9, #32]
  465fe4:	b	466020 <ferror@plt+0x642f0>
  465fe8:	ldur	x8, [x29, #-80]
  465fec:	ldur	x9, [x29, #-64]
  465ff0:	str	x8, [x9]
  465ff4:	ldr	x8, [sp, #72]
  465ff8:	ldr	x9, [x8, #16]
  465ffc:	ldr	x10, [x8, #8]
  466000:	cmp	x9, x10
  466004:	b.ls	466014 <ferror@plt+0x642e4>  // b.plast
  466008:	ldr	x8, [sp, #72]
  46600c:	ldr	x9, [x8, #8]
  466010:	str	x9, [x8, #16]
  466014:	ldr	x8, [sp, #72]
  466018:	ldr	x9, [x8, #16]
  46601c:	str	x9, [x8, #32]
  466020:	ldr	x8, [sp, #72]
  466024:	ldr	x0, [x8, #32]
  466028:	ldr	x28, [sp, #272]
  46602c:	ldp	x29, x30, [sp, #256]
  466030:	add	sp, sp, #0x120
  466034:	ret
  466038:	sub	sp, sp, #0x40
  46603c:	stp	x29, x30, [sp, #48]
  466040:	add	x29, sp, #0x30
  466044:	add	x4, sp, #0x10
  466048:	stur	x0, [x29, #-8]
  46604c:	stur	x1, [x29, #-16]
  466050:	str	x2, [sp, #24]
  466054:	str	w3, [sp, #20]
  466058:	ldur	x0, [x29, #-8]
  46605c:	ldr	x1, [sp, #24]
  466060:	ldr	w2, [sp, #20]
  466064:	ldur	x3, [x29, #-16]
  466068:	bl	44a2a0 <ferror@plt+0x48570>
  46606c:	str	x0, [sp, #8]
  466070:	ldr	w8, [sp, #16]
  466074:	cbz	w8, 466084 <ferror@plt+0x64354>
  466078:	ldr	w0, [sp, #16]
  46607c:	bl	45defc <ferror@plt+0x5c1cc>
  466080:	b	4660c0 <ferror@plt+0x64390>
  466084:	ldr	w8, [sp, #20]
  466088:	adrp	x9, 482000 <warn@@Base+0x10d44>
  46608c:	add	x9, x9, #0x784
  466090:	adrp	x10, 4a4000 <warn@@Base+0x32d44>
  466094:	add	x10, x10, #0x83e
  466098:	cmp	w8, #0x0
  46609c:	csel	x0, x10, x9, ne  // ne = any
  4660a0:	ldr	x1, [sp, #8]
  4660a4:	bl	45dad4 <ferror@plt+0x5bda4>
  4660a8:	adrp	x9, 49c000 <warn@@Base+0x2ad44>
  4660ac:	add	x9, x9, #0x104
  4660b0:	str	x0, [sp]
  4660b4:	mov	x0, x9
  4660b8:	ldr	x1, [sp]
  4660bc:	bl	401ca0 <printf@plt>
  4660c0:	ldp	x29, x30, [sp, #48]
  4660c4:	add	sp, sp, #0x40
  4660c8:	ret
  4660cc:	sub	sp, sp, #0x30
  4660d0:	stp	x29, x30, [sp, #32]
  4660d4:	add	x29, sp, #0x20
  4660d8:	mov	x8, xzr
  4660dc:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4660e0:	add	x9, x9, #0x998
  4660e4:	adrp	x10, 4c0000 <stdout@@GLIBC_2.17+0x2900>
  4660e8:	add	x10, x10, #0x364
  4660ec:	stur	w0, [x29, #-12]
  4660f0:	str	w1, [sp, #16]
  4660f4:	str	x8, [sp, #8]
  4660f8:	ldr	x8, [x9]
  4660fc:	str	x10, [sp]
  466100:	cbz	x8, 46611c <ferror@plt+0x643ec>
  466104:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  466108:	add	x8, x8, #0x998
  46610c:	ldr	x8, [x8]
  466110:	ldur	w0, [x29, #-12]
  466114:	blr	x8
  466118:	str	x0, [sp, #8]
  46611c:	ldr	x8, [sp, #8]
  466120:	cbz	x8, 466158 <ferror@plt+0x64428>
  466124:	ldr	w8, [sp, #16]
  466128:	cbz	w8, 466138 <ferror@plt+0x64408>
  46612c:	ldr	x8, [sp, #8]
  466130:	stur	x8, [x29, #-8]
  466134:	b	466178 <ferror@plt+0x64448>
  466138:	ldur	w3, [x29, #-12]
  46613c:	ldr	x4, [sp, #8]
  466140:	ldr	x0, [sp]
  466144:	mov	x1, #0x40                  	// #64
  466148:	adrp	x2, 4a3000 <warn@@Base+0x31d44>
  46614c:	add	x2, x2, #0x375
  466150:	bl	4019e0 <snprintf@plt>
  466154:	b	466170 <ferror@plt+0x64440>
  466158:	ldur	w3, [x29, #-12]
  46615c:	ldr	x0, [sp]
  466160:	mov	x1, #0x40                  	// #64
  466164:	adrp	x2, 497000 <warn@@Base+0x25d44>
  466168:	add	x2, x2, #0xdd
  46616c:	bl	4019e0 <snprintf@plt>
  466170:	ldr	x8, [sp]
  466174:	stur	x8, [x29, #-8]
  466178:	ldur	x0, [x29, #-8]
  46617c:	ldp	x29, x30, [sp, #32]
  466180:	add	sp, sp, #0x30
  466184:	ret
  466188:	sub	sp, sp, #0x50
  46618c:	stp	x29, x30, [sp, #64]
  466190:	add	x29, sp, #0x40
  466194:	stur	x0, [x29, #-16]
  466198:	stur	w1, [x29, #-20]
  46619c:	str	x2, [sp, #32]
  4661a0:	str	x3, [sp, #24]
  4661a4:	ldur	x8, [x29, #-16]
  4661a8:	ldr	x8, [x8]
  4661ac:	str	x8, [sp, #16]
  4661b0:	ldur	w0, [x29, #-20]
  4661b4:	bl	466354 <ferror@plt+0x64624>
  4661b8:	str	w0, [sp, #12]
  4661bc:	ldr	x8, [sp, #16]
  4661c0:	ldr	w9, [sp, #12]
  4661c4:	mov	w10, w9
  4661c8:	add	x8, x8, x10
  4661cc:	ldr	x10, [sp, #24]
  4661d0:	cmp	x8, x10
  4661d4:	b.cc	4661fc <ferror@plt+0x644cc>  // b.lo, b.ul, b.last
  4661d8:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4661dc:	add	x0, x0, #0x37e
  4661e0:	bl	401cf0 <gettext@plt>
  4661e4:	bl	4712bc <warn@@Base>
  4661e8:	ldr	x8, [sp, #24]
  4661ec:	ldur	x9, [x29, #-16]
  4661f0:	str	x8, [x9]
  4661f4:	stur	xzr, [x29, #-8]
  4661f8:	b	4662f0 <ferror@plt+0x645c0>
  4661fc:	ldr	w8, [sp, #12]
  466200:	cmp	w8, #0x8
  466204:	b.ls	466230 <ferror@plt+0x64500>  // b.plast
  466208:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  46620c:	add	x0, x0, #0x3a9
  466210:	bl	401cf0 <gettext@plt>
  466214:	ldr	w1, [sp, #12]
  466218:	bl	4712bc <warn@@Base>
  46621c:	ldr	x8, [sp, #24]
  466220:	ldur	x9, [x29, #-16]
  466224:	str	x8, [x9]
  466228:	stur	xzr, [x29, #-8]
  46622c:	b	4662f0 <ferror@plt+0x645c0>
  466230:	ldr	w8, [sp, #12]
  466234:	cbnz	w8, 46625c <ferror@plt+0x6452c>
  466238:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  46623c:	add	x0, x0, #0x3d2
  466240:	bl	401cf0 <gettext@plt>
  466244:	bl	4712bc <warn@@Base>
  466248:	ldr	x8, [sp, #24]
  46624c:	ldur	x9, [x29, #-16]
  466250:	str	x8, [x9]
  466254:	stur	xzr, [x29, #-8]
  466258:	b	4662f0 <ferror@plt+0x645c0>
  46625c:	ldur	w8, [x29, #-20]
  466260:	and	w8, w8, #0x8
  466264:	cbz	w8, 46627c <ferror@plt+0x6454c>
  466268:	ldr	x0, [sp, #16]
  46626c:	ldr	w1, [sp, #12]
  466270:	bl	471bd0 <warn@@Base+0x914>
  466274:	str	x0, [sp]
  466278:	b	466298 <ferror@plt+0x64568>
  46627c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  466280:	add	x8, x8, #0x578
  466284:	ldr	x8, [x8]
  466288:	ldr	x0, [sp, #16]
  46628c:	ldr	w1, [sp, #12]
  466290:	blr	x8
  466294:	str	x0, [sp]
  466298:	ldur	w8, [x29, #-20]
  46629c:	and	w8, w8, #0x70
  4662a0:	cmp	w8, #0x10
  4662a4:	b.ne	4662d0 <ferror@plt+0x645a0>  // b.any
  4662a8:	ldr	x8, [sp, #32]
  4662ac:	ldr	x8, [x8, #40]
  4662b0:	ldr	x9, [sp, #16]
  4662b4:	ldr	x10, [sp, #32]
  4662b8:	ldr	x10, [x10, #32]
  4662bc:	subs	x9, x9, x10
  4662c0:	add	x8, x8, x9
  4662c4:	ldr	x9, [sp]
  4662c8:	add	x8, x9, x8
  4662cc:	str	x8, [sp]
  4662d0:	ldr	x8, [sp, #16]
  4662d4:	ldr	w9, [sp, #12]
  4662d8:	mov	w10, w9
  4662dc:	add	x8, x8, x10
  4662e0:	ldur	x10, [x29, #-16]
  4662e4:	str	x8, [x10]
  4662e8:	ldr	x8, [sp]
  4662ec:	stur	x8, [x29, #-8]
  4662f0:	ldur	x0, [x29, #-8]
  4662f4:	ldp	x29, x30, [sp, #64]
  4662f8:	add	sp, sp, #0x50
  4662fc:	ret
  466300:	sub	sp, sp, #0x30
  466304:	stp	x29, x30, [sp, #32]
  466308:	add	x29, sp, #0x20
  46630c:	mov	x8, xzr
  466310:	adrp	x9, 4a3000 <warn@@Base+0x31d44>
  466314:	add	x9, x9, #0x9
  466318:	stur	x0, [x29, #-8]
  46631c:	stur	w1, [x29, #-12]
  466320:	ldur	x1, [x29, #-8]
  466324:	ldur	w2, [x29, #-12]
  466328:	mov	x0, x8
  46632c:	str	x9, [sp, #8]
  466330:	bl	45e158 <ferror@plt+0x5c428>
  466334:	ldr	x8, [sp, #8]
  466338:	str	x0, [sp]
  46633c:	mov	x0, x8
  466340:	ldr	x1, [sp]
  466344:	bl	401ca0 <printf@plt>
  466348:	ldp	x29, x30, [sp, #32]
  46634c:	add	sp, sp, #0x30
  466350:	ret
  466354:	sub	sp, sp, #0x10
  466358:	str	w0, [sp, #8]
  46635c:	ldr	w8, [sp, #8]
  466360:	and	w8, w8, #0x7
  466364:	subs	w8, w8, #0x0
  466368:	mov	w9, w8
  46636c:	ubfx	x9, x9, #0, #32
  466370:	cmp	x9, #0x4
  466374:	str	x9, [sp]
  466378:	b.hi	466394 <ferror@plt+0x64664>  // b.pmore
  46637c:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  466380:	add	x8, x8, #0x98
  466384:	ldr	x11, [sp]
  466388:	ldrsw	x10, [x8, x11, lsl #2]
  46638c:	add	x9, x8, x10
  466390:	br	x9
  466394:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  466398:	add	x8, x8, #0x544
  46639c:	ldr	w9, [x8]
  4663a0:	str	w9, [sp, #12]
  4663a4:	b	4663c8 <ferror@plt+0x64698>
  4663a8:	mov	w8, #0x2                   	// #2
  4663ac:	str	w8, [sp, #12]
  4663b0:	b	4663c8 <ferror@plt+0x64698>
  4663b4:	mov	w8, #0x4                   	// #4
  4663b8:	str	w8, [sp, #12]
  4663bc:	b	4663c8 <ferror@plt+0x64698>
  4663c0:	mov	w8, #0x8                   	// #8
  4663c4:	str	w8, [sp, #12]
  4663c8:	ldr	w0, [sp, #12]
  4663cc:	add	sp, sp, #0x10
  4663d0:	ret
  4663d4:	sub	sp, sp, #0x30
  4663d8:	stp	x29, x30, [sp, #32]
  4663dc:	add	x29, sp, #0x20
  4663e0:	mov	x8, #0x18                  	// #24
  4663e4:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4663e8:	add	x9, x9, #0x988
  4663ec:	stur	x0, [x29, #-8]
  4663f0:	str	x1, [sp, #16]
  4663f4:	mov	x0, x8
  4663f8:	str	x9, [sp]
  4663fc:	bl	47824c <warn@@Base+0x6f90>
  466400:	str	x0, [sp, #8]
  466404:	ldur	x8, [x29, #-8]
  466408:	ldr	x9, [sp, #8]
  46640c:	str	x8, [x9, #8]
  466410:	ldr	x8, [sp, #16]
  466414:	ldr	x9, [sp, #8]
  466418:	str	x8, [x9]
  46641c:	ldr	x8, [sp]
  466420:	ldr	x9, [x8]
  466424:	ldr	x10, [sp, #8]
  466428:	str	x9, [x10, #16]
  46642c:	ldr	x9, [sp, #8]
  466430:	str	x9, [x8]
  466434:	ldp	x29, x30, [sp, #32]
  466438:	add	sp, sp, #0x30
  46643c:	ret
  466440:	sub	sp, sp, #0x20
  466444:	str	x0, [sp, #24]
  466448:	str	x1, [sp, #16]
  46644c:	str	x2, [sp, #8]
  466450:	ldr	x8, [sp, #24]
  466454:	mvn	x8, x8
  466458:	and	x8, x8, #0xffffffff
  46645c:	str	x8, [sp, #24]
  466460:	ldr	x8, [sp, #16]
  466464:	ldr	x9, [sp, #8]
  466468:	add	x8, x8, x9
  46646c:	str	x8, [sp]
  466470:	ldr	x8, [sp, #16]
  466474:	ldr	x9, [sp]
  466478:	cmp	x8, x9
  46647c:	b.cs	4664c0 <ferror@plt+0x64790>  // b.hs, b.nlast
  466480:	ldr	x8, [sp, #24]
  466484:	ldr	x9, [sp, #16]
  466488:	ldrb	w10, [x9]
  46648c:	mov	w9, w10
  466490:	eor	x8, x8, x9
  466494:	and	x8, x8, #0xff
  466498:	adrp	x9, 49f000 <warn@@Base+0x2dd44>
  46649c:	add	x9, x9, #0x900
  4664a0:	ldr	x8, [x9, x8, lsl #3]
  4664a4:	ldr	x9, [sp, #24]
  4664a8:	eor	x8, x8, x9, lsr #8
  4664ac:	str	x8, [sp, #24]
  4664b0:	ldr	x8, [sp, #16]
  4664b4:	add	x8, x8, #0x1
  4664b8:	str	x8, [sp, #16]
  4664bc:	b	466470 <ferror@plt+0x64740>
  4664c0:	ldr	x8, [sp, #24]
  4664c4:	mvn	x8, x8
  4664c8:	and	x0, x8, #0xffffffff
  4664cc:	add	sp, sp, #0x20
  4664d0:	ret
  4664d4:	sub	sp, sp, #0x40
  4664d8:	stp	x29, x30, [sp, #48]
  4664dc:	add	x29, sp, #0x30
  4664e0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4664e4:	add	x8, x8, #0x9c0
  4664e8:	mov	w9, #0xffffffff            	// #-1
  4664ec:	adrp	x10, 4bc000 <warn@@Base+0x4ad44>
  4664f0:	add	x10, x10, #0x400
  4664f4:	add	x11, x10, #0x150
  4664f8:	add	x10, x10, #0xbd0
  4664fc:	stur	x0, [x29, #-16]
  466500:	ldr	w12, [x8]
  466504:	cmp	w12, w9
  466508:	str	x8, [sp, #24]
  46650c:	str	x11, [sp, #16]
  466510:	str	x10, [sp, #8]
  466514:	b.ne	466520 <ferror@plt+0x647f0>  // b.any
  466518:	stur	wzr, [x29, #-4]
  46651c:	b	4665e0 <ferror@plt+0x648b0>
  466520:	ldr	x8, [sp, #24]
  466524:	ldr	w9, [x8]
  466528:	cmp	w9, #0x0
  46652c:	cset	w9, ls  // ls = plast
  466530:	tbnz	w9, #0, 466544 <ferror@plt+0x64814>
  466534:	ldr	x8, [sp, #24]
  466538:	ldr	w9, [x8]
  46653c:	stur	w9, [x29, #-4]
  466540:	b	4665e0 <ferror@plt+0x648b0>
  466544:	ldur	x0, [x29, #-16]
  466548:	bl	44a89c <ferror@plt+0x48b6c>
  46654c:	ldur	x1, [x29, #-16]
  466550:	mov	w8, #0x3                   	// #3
  466554:	mov	w0, w8
  466558:	bl	45bc18 <ferror@plt+0x59ee8>
  46655c:	cbz	w0, 466590 <ferror@plt+0x64860>
  466560:	ldur	x1, [x29, #-16]
  466564:	ldr	x0, [sp, #16]
  466568:	mov	w8, wzr
  46656c:	mov	w2, w8
  466570:	mov	w3, #0x1                   	// #1
  466574:	mov	w4, w8
  466578:	bl	44ae94 <ferror@plt+0x49164>
  46657c:	cbz	w0, 466590 <ferror@plt+0x64860>
  466580:	ldr	x8, [sp, #24]
  466584:	ldr	w9, [x8]
  466588:	stur	w9, [x29, #-4]
  46658c:	b	4665e0 <ferror@plt+0x648b0>
  466590:	ldur	x1, [x29, #-16]
  466594:	mov	w0, #0x1b                  	// #27
  466598:	bl	45bc18 <ferror@plt+0x59ee8>
  46659c:	cbz	w0, 4665d0 <ferror@plt+0x648a0>
  4665a0:	ldur	x1, [x29, #-16]
  4665a4:	ldr	x0, [sp, #8]
  4665a8:	mov	w2, #0x1c                  	// #28
  4665ac:	mov	w3, #0x1                   	// #1
  4665b0:	mov	w8, wzr
  4665b4:	mov	w4, w8
  4665b8:	bl	44ae94 <ferror@plt+0x49164>
  4665bc:	cbz	w0, 4665d0 <ferror@plt+0x648a0>
  4665c0:	ldr	x8, [sp, #24]
  4665c4:	ldr	w9, [x8]
  4665c8:	stur	w9, [x29, #-4]
  4665cc:	b	4665e0 <ferror@plt+0x648b0>
  4665d0:	mov	w8, #0xffffffff            	// #-1
  4665d4:	ldr	x9, [sp, #24]
  4665d8:	str	w8, [x9]
  4665dc:	stur	wzr, [x29, #-4]
  4665e0:	ldur	w0, [x29, #-4]
  4665e4:	ldp	x29, x30, [sp, #48]
  4665e8:	add	sp, sp, #0x40
  4665ec:	ret
  4665f0:	sub	sp, sp, #0x20
  4665f4:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  4665f8:	add	x8, x8, #0x9c0
  4665fc:	mov	w9, #0xffffffff            	// #-1
  466600:	str	x0, [sp, #16]
  466604:	ldr	w10, [x8]
  466608:	cmp	w10, w9
  46660c:	b.ne	46661c <ferror@plt+0x648ec>  // b.any
  466610:	mov	x8, xzr
  466614:	str	x8, [sp, #24]
  466618:	b	4666a8 <ferror@plt+0x64978>
  46661c:	str	wzr, [sp, #12]
  466620:	ldr	w8, [sp, #12]
  466624:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  466628:	add	x9, x9, #0x9c0
  46662c:	ldr	w10, [x9]
  466630:	cmp	w8, w10
  466634:	b.cs	4666a0 <ferror@plt+0x64970>  // b.hs, b.nlast
  466638:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46663c:	add	x8, x8, #0x9b8
  466640:	ldr	x8, [x8]
  466644:	ldr	w9, [sp, #12]
  466648:	mov	w10, w9
  46664c:	mov	x11, #0x68                  	// #104
  466650:	mul	x10, x11, x10
  466654:	add	x8, x8, x10
  466658:	ldr	x8, [x8, #16]
  46665c:	ldr	x10, [sp, #16]
  466660:	cmp	x8, x10
  466664:	b.ne	466690 <ferror@plt+0x64960>  // b.any
  466668:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46666c:	add	x8, x8, #0x9b8
  466670:	ldr	x8, [x8]
  466674:	ldr	w9, [sp, #12]
  466678:	mov	w10, w9
  46667c:	mov	x11, #0x68                  	// #104
  466680:	mul	x10, x11, x10
  466684:	add	x8, x8, x10
  466688:	str	x8, [sp, #24]
  46668c:	b	4666a8 <ferror@plt+0x64978>
  466690:	ldr	w8, [sp, #12]
  466694:	add	w8, w8, #0x1
  466698:	str	w8, [sp, #12]
  46669c:	b	466620 <ferror@plt+0x648f0>
  4666a0:	mov	x8, xzr
  4666a4:	str	x8, [sp, #24]
  4666a8:	ldr	x0, [sp, #24]
  4666ac:	add	sp, sp, #0x20
  4666b0:	ret
  4666b4:	sub	sp, sp, #0x130
  4666b8:	stp	x29, x30, [sp, #272]
  4666bc:	str	x28, [sp, #288]
  4666c0:	add	x29, sp, #0x110
  4666c4:	mov	x8, xzr
  4666c8:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4666cc:	add	x9, x9, #0x544
  4666d0:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  4666d4:	add	x10, x10, #0x2b3
  4666d8:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  4666dc:	add	x11, x11, #0x2fb
  4666e0:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4666e4:	add	x12, x12, #0x578
  4666e8:	stur	x0, [x29, #-16]
  4666ec:	stur	x1, [x29, #-24]
  4666f0:	stur	x2, [x29, #-32]
  4666f4:	stur	x3, [x29, #-40]
  4666f8:	stur	x4, [x29, #-48]
  4666fc:	stur	x5, [x29, #-56]
  466700:	stur	x8, [x29, #-80]
  466704:	stur	xzr, [x29, #-88]
  466708:	ldur	x13, [x29, #-32]
  46670c:	str	x8, [x13]
  466710:	ldur	x8, [x29, #-16]
  466714:	ldur	x13, [x29, #-24]
  466718:	cmp	x8, x13
  46671c:	str	x9, [sp, #72]
  466720:	str	x10, [sp, #64]
  466724:	str	x11, [sp, #56]
  466728:	str	x12, [sp, #48]
  46672c:	b.cc	46673c <ferror@plt+0x64a0c>  // b.lo, b.ul, b.last
  466730:	ldur	x8, [x29, #-24]
  466734:	stur	x8, [x29, #-8]
  466738:	b	466f48 <ferror@plt+0x65218>
  46673c:	mov	x8, #0x60                  	// #96
  466740:	mov	x0, x8
  466744:	str	x8, [sp, #40]
  466748:	bl	47824c <warn@@Base+0x6f90>
  46674c:	stur	x0, [x29, #-72]
  466750:	ldur	x0, [x29, #-72]
  466754:	mov	w9, wzr
  466758:	mov	w1, w9
  46675c:	ldr	x2, [sp, #40]
  466760:	bl	401a90 <memset@plt>
  466764:	mov	x0, #0x2                   	// #2
  466768:	bl	47824c <warn@@Base+0x6f90>
  46676c:	ldur	x8, [x29, #-72]
  466770:	str	x0, [x8, #24]
  466774:	mov	x0, #0x4                   	// #4
  466778:	bl	47824c <warn@@Base+0x6f90>
  46677c:	ldur	x8, [x29, #-72]
  466780:	str	x0, [x8, #32]
  466784:	ldur	x8, [x29, #-16]
  466788:	add	x10, x8, #0x1
  46678c:	stur	x10, [x29, #-16]
  466790:	ldrb	w9, [x8]
  466794:	stur	w9, [x29, #-60]
  466798:	ldur	x8, [x29, #-16]
  46679c:	ldur	x10, [x29, #-72]
  4667a0:	str	x8, [x10, #40]
  4667a4:	ldur	x8, [x29, #-16]
  4667a8:	ldur	x9, [x29, #-24]
  4667ac:	cmp	x8, x9
  4667b0:	b.cs	4667d0 <ferror@plt+0x64aa0>  // b.hs, b.nlast
  4667b4:	ldur	x8, [x29, #-16]
  4667b8:	add	x9, x8, #0x1
  4667bc:	stur	x9, [x29, #-16]
  4667c0:	ldrb	w10, [x8]
  4667c4:	cbnz	w10, 4667cc <ferror@plt+0x64a9c>
  4667c8:	b	4667d0 <ferror@plt+0x64aa0>
  4667cc:	b	4667a4 <ferror@plt+0x64a74>
  4667d0:	ldur	x8, [x29, #-16]
  4667d4:	ldur	x9, [x29, #-24]
  4667d8:	cmp	x8, x9
  4667dc:	b.ne	4667f4 <ferror@plt+0x64ac4>  // b.any
  4667e0:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4667e4:	add	x0, x0, #0xf5a
  4667e8:	bl	401cf0 <gettext@plt>
  4667ec:	bl	4712bc <warn@@Base>
  4667f0:	b	466f20 <ferror@plt+0x651f0>
  4667f4:	ldur	x8, [x29, #-72]
  4667f8:	ldr	x0, [x8, #40]
  4667fc:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  466800:	add	x1, x1, #0xe0c
  466804:	bl	401bb0 <strcmp@plt>
  466808:	cbnz	w0, 466824 <ferror@plt+0x64af4>
  46680c:	ldr	x8, [sp, #72]
  466810:	ldr	w9, [x8]
  466814:	mov	w10, w9
  466818:	ldur	x11, [x29, #-16]
  46681c:	add	x10, x11, x10
  466820:	stur	x10, [x29, #-16]
  466824:	ldur	w8, [x29, #-60]
  466828:	cmp	w8, #0x4
  46682c:	b.lt	466a80 <ferror@plt+0x64d50>  // b.tstop
  466830:	mov	w8, #0x1                   	// #1
  466834:	stur	w8, [x29, #-92]
  466838:	ldur	w8, [x29, #-92]
  46683c:	mov	w9, w8
  466840:	mov	x10, #0x1                   	// #1
  466844:	cmp	x10, x9
  466848:	b.cs	46687c <ferror@plt+0x64b4c>  // b.hs, b.nlast
  46684c:	ldur	w8, [x29, #-92]
  466850:	mov	w2, w8
  466854:	ldr	x0, [sp, #64]
  466858:	ldr	x1, [sp, #56]
  46685c:	bl	4018e0 <ngettext@plt>
  466860:	ldur	w1, [x29, #-92]
  466864:	mov	w8, #0x1                   	// #1
  466868:	mov	w2, w8
  46686c:	str	w8, [sp, #36]
  466870:	bl	4711a8 <error@@Base>
  466874:	ldr	w8, [sp, #36]
  466878:	stur	w8, [x29, #-92]
  46687c:	ldur	x8, [x29, #-16]
  466880:	ldur	w9, [x29, #-92]
  466884:	mov	w10, w9
  466888:	add	x8, x8, x10
  46688c:	ldur	x10, [x29, #-24]
  466890:	cmp	x8, x10
  466894:	b.cc	4668c0 <ferror@plt+0x64b90>  // b.lo, b.ul, b.last
  466898:	ldur	x8, [x29, #-16]
  46689c:	ldur	x9, [x29, #-24]
  4668a0:	cmp	x8, x9
  4668a4:	b.cs	4668bc <ferror@plt+0x64b8c>  // b.hs, b.nlast
  4668a8:	ldur	x8, [x29, #-24]
  4668ac:	ldur	x9, [x29, #-16]
  4668b0:	subs	x8, x8, x9
  4668b4:	stur	w8, [x29, #-92]
  4668b8:	b	4668c0 <ferror@plt+0x64b90>
  4668bc:	stur	wzr, [x29, #-92]
  4668c0:	ldur	w8, [x29, #-92]
  4668c4:	cbz	w8, 4668d4 <ferror@plt+0x64ba4>
  4668c8:	ldur	w8, [x29, #-92]
  4668cc:	cmp	w8, #0x8
  4668d0:	b.ls	4668e4 <ferror@plt+0x64bb4>  // b.plast
  4668d4:	ldur	x8, [x29, #-72]
  4668d8:	mov	w9, #0x0                   	// #0
  4668dc:	strb	w9, [x8, #94]
  4668e0:	b	466900 <ferror@plt+0x64bd0>
  4668e4:	ldr	x8, [sp, #48]
  4668e8:	ldr	x9, [x8]
  4668ec:	ldur	x0, [x29, #-16]
  4668f0:	ldur	w1, [x29, #-92]
  4668f4:	blr	x9
  4668f8:	ldur	x8, [x29, #-72]
  4668fc:	strb	w0, [x8, #94]
  466900:	ldur	x8, [x29, #-16]
  466904:	add	x8, x8, #0x1
  466908:	stur	x8, [x29, #-16]
  46690c:	ldur	x8, [x29, #-72]
  466910:	ldrb	w9, [x8, #94]
  466914:	cmp	w9, #0x1
  466918:	b.lt	46692c <ferror@plt+0x64bfc>  // b.tstop
  46691c:	ldur	x8, [x29, #-72]
  466920:	ldrb	w9, [x8, #94]
  466924:	cmp	w9, #0x8
  466928:	b.le	466948 <ferror@plt+0x64c18>
  46692c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  466930:	add	x0, x0, #0xf7f
  466934:	bl	401cf0 <gettext@plt>
  466938:	ldur	x8, [x29, #-72]
  46693c:	ldrb	w1, [x8, #94]
  466940:	bl	4712bc <warn@@Base>
  466944:	b	466f20 <ferror@plt+0x651f0>
  466948:	mov	w8, #0x1                   	// #1
  46694c:	stur	w8, [x29, #-96]
  466950:	ldur	w8, [x29, #-96]
  466954:	mov	w9, w8
  466958:	mov	x10, #0x1                   	// #1
  46695c:	cmp	x10, x9
  466960:	b.cs	466994 <ferror@plt+0x64c64>  // b.hs, b.nlast
  466964:	ldur	w8, [x29, #-96]
  466968:	mov	w2, w8
  46696c:	ldr	x0, [sp, #64]
  466970:	ldr	x1, [sp, #56]
  466974:	bl	4018e0 <ngettext@plt>
  466978:	ldur	w1, [x29, #-96]
  46697c:	mov	w8, #0x1                   	// #1
  466980:	mov	w2, w8
  466984:	str	w8, [sp, #32]
  466988:	bl	4711a8 <error@@Base>
  46698c:	ldr	w8, [sp, #32]
  466990:	stur	w8, [x29, #-96]
  466994:	ldur	x8, [x29, #-16]
  466998:	ldur	w9, [x29, #-96]
  46699c:	mov	w10, w9
  4669a0:	add	x8, x8, x10
  4669a4:	ldur	x10, [x29, #-24]
  4669a8:	cmp	x8, x10
  4669ac:	b.cc	4669d8 <ferror@plt+0x64ca8>  // b.lo, b.ul, b.last
  4669b0:	ldur	x8, [x29, #-16]
  4669b4:	ldur	x9, [x29, #-24]
  4669b8:	cmp	x8, x9
  4669bc:	b.cs	4669d4 <ferror@plt+0x64ca4>  // b.hs, b.nlast
  4669c0:	ldur	x8, [x29, #-24]
  4669c4:	ldur	x9, [x29, #-16]
  4669c8:	subs	x8, x8, x9
  4669cc:	stur	w8, [x29, #-96]
  4669d0:	b	4669d8 <ferror@plt+0x64ca8>
  4669d4:	stur	wzr, [x29, #-96]
  4669d8:	ldur	w8, [x29, #-96]
  4669dc:	cbz	w8, 4669ec <ferror@plt+0x64cbc>
  4669e0:	ldur	w8, [x29, #-96]
  4669e4:	cmp	w8, #0x8
  4669e8:	b.ls	4669fc <ferror@plt+0x64ccc>  // b.plast
  4669ec:	ldur	x8, [x29, #-72]
  4669f0:	mov	w9, #0x0                   	// #0
  4669f4:	strb	w9, [x8, #95]
  4669f8:	b	466a18 <ferror@plt+0x64ce8>
  4669fc:	ldr	x8, [sp, #48]
  466a00:	ldr	x9, [x8]
  466a04:	ldur	x0, [x29, #-16]
  466a08:	ldur	w1, [x29, #-96]
  466a0c:	blr	x9
  466a10:	ldur	x8, [x29, #-72]
  466a14:	strb	w0, [x8, #95]
  466a18:	ldur	x8, [x29, #-16]
  466a1c:	add	x8, x8, #0x1
  466a20:	stur	x8, [x29, #-16]
  466a24:	ldur	x8, [x29, #-72]
  466a28:	ldrb	w9, [x8, #95]
  466a2c:	cmp	w9, #0x8
  466a30:	b.gt	466a50 <ferror@plt+0x64d20>
  466a34:	ldur	x8, [x29, #-72]
  466a38:	ldrb	w9, [x8, #95]
  466a3c:	ldur	x8, [x29, #-72]
  466a40:	ldrb	w10, [x8, #94]
  466a44:	add	w9, w9, w10
  466a48:	cmp	w9, #0x8
  466a4c:	b.le	466a6c <ferror@plt+0x64d3c>
  466a50:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  466a54:	add	x0, x0, #0xfa6
  466a58:	bl	401cf0 <gettext@plt>
  466a5c:	ldur	x8, [x29, #-72]
  466a60:	ldrb	w1, [x8, #95]
  466a64:	bl	4712bc <warn@@Base>
  466a68:	b	466f20 <ferror@plt+0x651f0>
  466a6c:	ldur	x8, [x29, #-72]
  466a70:	ldrb	w9, [x8, #94]
  466a74:	ldr	x8, [sp, #72]
  466a78:	str	w9, [x8]
  466a7c:	b	466a9c <ferror@plt+0x64d6c>
  466a80:	ldr	x8, [sp, #72]
  466a84:	ldr	w9, [x8]
  466a88:	ldur	x10, [x29, #-72]
  466a8c:	strb	w9, [x10, #94]
  466a90:	ldur	x10, [x29, #-72]
  466a94:	mov	w9, #0x0                   	// #0
  466a98:	strb	w9, [x10, #95]
  466a9c:	ldur	x0, [x29, #-16]
  466aa0:	ldur	x1, [x29, #-24]
  466aa4:	mov	w8, wzr
  466aa8:	mov	w2, w8
  466aac:	sub	x3, x29, #0x6c
  466ab0:	sub	x4, x29, #0x70
  466ab4:	bl	44a2a0 <ferror@plt+0x48570>
  466ab8:	stur	x0, [x29, #-104]
  466abc:	ldur	w8, [x29, #-108]
  466ac0:	mov	w9, w8
  466ac4:	ldur	x10, [x29, #-16]
  466ac8:	add	x9, x10, x9
  466acc:	stur	x9, [x29, #-16]
  466ad0:	ldur	x9, [x29, #-104]
  466ad4:	ldur	x10, [x29, #-72]
  466ad8:	str	w9, [x10, #48]
  466adc:	ldur	x10, [x29, #-72]
  466ae0:	ldr	w8, [x10, #48]
  466ae4:	mov	w10, w8
  466ae8:	ldur	x11, [x29, #-104]
  466aec:	cmp	x10, x11
  466af0:	b.eq	466b00 <ferror@plt+0x64dd0>  // b.none
  466af4:	ldur	w8, [x29, #-112]
  466af8:	orr	w8, w8, #0x2
  466afc:	stur	w8, [x29, #-112]
  466b00:	ldur	w0, [x29, #-112]
  466b04:	bl	45defc <ferror@plt+0x5c1cc>
  466b08:	ldur	x0, [x29, #-16]
  466b0c:	ldur	x1, [x29, #-24]
  466b10:	mov	w2, #0x1                   	// #1
  466b14:	sub	x3, x29, #0x7c
  466b18:	sub	x4, x29, #0x80
  466b1c:	bl	44a2a0 <ferror@plt+0x48570>
  466b20:	stur	x0, [x29, #-120]
  466b24:	ldur	w8, [x29, #-124]
  466b28:	mov	w9, w8
  466b2c:	ldur	x10, [x29, #-16]
  466b30:	add	x9, x10, x9
  466b34:	stur	x9, [x29, #-16]
  466b38:	ldur	x9, [x29, #-120]
  466b3c:	ldur	x10, [x29, #-72]
  466b40:	str	w9, [x10, #52]
  466b44:	ldur	x10, [x29, #-72]
  466b48:	ldrsw	x10, [x10, #52]
  466b4c:	ldur	x11, [x29, #-120]
  466b50:	cmp	x10, x11
  466b54:	b.eq	466b64 <ferror@plt+0x64e34>  // b.none
  466b58:	ldur	w8, [x29, #-128]
  466b5c:	orr	w8, w8, #0x2
  466b60:	stur	w8, [x29, #-128]
  466b64:	ldur	w0, [x29, #-128]
  466b68:	bl	45defc <ferror@plt+0x5c1cc>
  466b6c:	ldur	w8, [x29, #-60]
  466b70:	cmp	w8, #0x1
  466b74:	b.ne	466c54 <ferror@plt+0x64f24>  // b.any
  466b78:	mov	w8, #0x1                   	// #1
  466b7c:	stur	w8, [x29, #-132]
  466b80:	ldur	w8, [x29, #-132]
  466b84:	mov	w9, w8
  466b88:	mov	x10, #0x4                   	// #4
  466b8c:	cmp	x10, x9
  466b90:	b.cs	466bc4 <ferror@plt+0x64e94>  // b.hs, b.nlast
  466b94:	ldur	w8, [x29, #-132]
  466b98:	mov	w2, w8
  466b9c:	ldr	x0, [sp, #64]
  466ba0:	ldr	x1, [sp, #56]
  466ba4:	bl	4018e0 <ngettext@plt>
  466ba8:	ldur	w1, [x29, #-132]
  466bac:	mov	w8, #0x4                   	// #4
  466bb0:	mov	w2, w8
  466bb4:	str	w8, [sp, #28]
  466bb8:	bl	4711a8 <error@@Base>
  466bbc:	ldr	w8, [sp, #28]
  466bc0:	stur	w8, [x29, #-132]
  466bc4:	ldur	x8, [x29, #-16]
  466bc8:	ldur	w9, [x29, #-132]
  466bcc:	mov	w10, w9
  466bd0:	add	x8, x8, x10
  466bd4:	ldur	x10, [x29, #-24]
  466bd8:	cmp	x8, x10
  466bdc:	b.cc	466c08 <ferror@plt+0x64ed8>  // b.lo, b.ul, b.last
  466be0:	ldur	x8, [x29, #-16]
  466be4:	ldur	x9, [x29, #-24]
  466be8:	cmp	x8, x9
  466bec:	b.cs	466c04 <ferror@plt+0x64ed4>  // b.hs, b.nlast
  466bf0:	ldur	x8, [x29, #-24]
  466bf4:	ldur	x9, [x29, #-16]
  466bf8:	subs	x8, x8, x9
  466bfc:	stur	w8, [x29, #-132]
  466c00:	b	466c08 <ferror@plt+0x64ed8>
  466c04:	stur	wzr, [x29, #-132]
  466c08:	ldur	w8, [x29, #-132]
  466c0c:	cbz	w8, 466c1c <ferror@plt+0x64eec>
  466c10:	ldur	w8, [x29, #-132]
  466c14:	cmp	w8, #0x8
  466c18:	b.ls	466c28 <ferror@plt+0x64ef8>  // b.plast
  466c1c:	ldur	x8, [x29, #-72]
  466c20:	str	wzr, [x8, #88]
  466c24:	b	466c44 <ferror@plt+0x64f14>
  466c28:	ldr	x8, [sp, #48]
  466c2c:	ldr	x9, [x8]
  466c30:	ldur	x0, [x29, #-16]
  466c34:	ldur	w1, [x29, #-132]
  466c38:	blr	x9
  466c3c:	ldur	x8, [x29, #-72]
  466c40:	str	w0, [x8, #88]
  466c44:	ldur	x8, [x29, #-16]
  466c48:	add	x8, x8, #0x1
  466c4c:	stur	x8, [x29, #-16]
  466c50:	b	466cc0 <ferror@plt+0x64f90>
  466c54:	ldur	x0, [x29, #-16]
  466c58:	ldur	x1, [x29, #-24]
  466c5c:	mov	w8, wzr
  466c60:	mov	w2, w8
  466c64:	add	x3, sp, #0x7c
  466c68:	add	x4, sp, #0x78
  466c6c:	bl	44a2a0 <ferror@plt+0x48570>
  466c70:	str	x0, [sp, #128]
  466c74:	ldr	w8, [sp, #124]
  466c78:	mov	w9, w8
  466c7c:	ldur	x10, [x29, #-16]
  466c80:	add	x9, x10, x9
  466c84:	stur	x9, [x29, #-16]
  466c88:	ldr	x9, [sp, #128]
  466c8c:	ldur	x10, [x29, #-72]
  466c90:	str	w9, [x10, #88]
  466c94:	ldur	x10, [x29, #-72]
  466c98:	ldr	w8, [x10, #88]
  466c9c:	mov	w10, w8
  466ca0:	ldr	x11, [sp, #128]
  466ca4:	cmp	x10, x11
  466ca8:	b.eq	466cb8 <ferror@plt+0x64f88>  // b.none
  466cac:	ldr	w8, [sp, #120]
  466cb0:	orr	w8, w8, #0x2
  466cb4:	str	w8, [sp, #120]
  466cb8:	ldr	w0, [sp, #120]
  466cbc:	bl	45defc <ferror@plt+0x5c1cc>
  466cc0:	ldur	x8, [x29, #-72]
  466cc4:	ldr	x8, [x8, #40]
  466cc8:	ldrb	w9, [x8]
  466ccc:	cmp	w9, #0x7a
  466cd0:	b.ne	466dac <ferror@plt+0x6507c>  // b.any
  466cd4:	ldur	x0, [x29, #-16]
  466cd8:	ldur	x1, [x29, #-24]
  466cdc:	mov	w8, wzr
  466ce0:	mov	w2, w8
  466ce4:	add	x3, sp, #0x6c
  466ce8:	add	x4, sp, #0x68
  466cec:	bl	44a2a0 <ferror@plt+0x48570>
  466cf0:	str	x0, [sp, #112]
  466cf4:	ldr	w8, [sp, #108]
  466cf8:	mov	w9, w8
  466cfc:	ldur	x10, [x29, #-16]
  466d00:	add	x9, x10, x9
  466d04:	stur	x9, [x29, #-16]
  466d08:	ldr	x9, [sp, #112]
  466d0c:	stur	x9, [x29, #-88]
  466d10:	ldur	x9, [x29, #-88]
  466d14:	ldr	x10, [sp, #112]
  466d18:	cmp	x9, x10
  466d1c:	b.eq	466d2c <ferror@plt+0x64ffc>  // b.none
  466d20:	ldr	w8, [sp, #104]
  466d24:	orr	w8, w8, #0x2
  466d28:	str	w8, [sp, #104]
  466d2c:	ldr	w0, [sp, #104]
  466d30:	bl	45defc <ferror@plt+0x5c1cc>
  466d34:	ldur	x8, [x29, #-16]
  466d38:	stur	x8, [x29, #-80]
  466d3c:	ldur	x8, [x29, #-88]
  466d40:	ldur	x9, [x29, #-24]
  466d44:	ldur	x10, [x29, #-16]
  466d48:	subs	x9, x9, x10
  466d4c:	cmp	x8, x9
  466d50:	b.ls	466d9c <ferror@plt+0x6506c>  // b.plast
  466d54:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  466d58:	add	x0, x0, #0x9af
  466d5c:	bl	401cf0 <gettext@plt>
  466d60:	ldur	x1, [x29, #-88]
  466d64:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  466d68:	add	x8, x8, #0xe28
  466d6c:	str	x0, [sp, #16]
  466d70:	mov	x0, x8
  466d74:	bl	45dad4 <ferror@plt+0x5bda4>
  466d78:	ldur	x8, [x29, #-24]
  466d7c:	ldur	x9, [x29, #-16]
  466d80:	subs	x2, x8, x9
  466d84:	ldr	x1, [sp, #16]
  466d88:	str	x0, [sp, #8]
  466d8c:	mov	x0, x1
  466d90:	ldr	x1, [sp, #8]
  466d94:	bl	4712bc <warn@@Base>
  466d98:	b	466f20 <ferror@plt+0x651f0>
  466d9c:	ldur	x8, [x29, #-88]
  466da0:	ldur	x9, [x29, #-16]
  466da4:	add	x8, x9, x8
  466da8:	stur	x8, [x29, #-16]
  466dac:	ldur	x8, [x29, #-88]
  466db0:	cbz	x8, 466ed4 <ferror@plt+0x651a4>
  466db4:	ldur	x8, [x29, #-72]
  466db8:	ldr	x8, [x8, #40]
  466dbc:	add	x8, x8, #0x1
  466dc0:	str	x8, [sp, #96]
  466dc4:	ldur	x8, [x29, #-80]
  466dc8:	str	x8, [sp, #88]
  466dcc:	ldr	x8, [sp, #88]
  466dd0:	ldur	x9, [x29, #-88]
  466dd4:	add	x8, x8, x9
  466dd8:	str	x8, [sp, #80]
  466ddc:	ldr	x8, [sp, #96]
  466de0:	ldur	x9, [x29, #-24]
  466de4:	mov	w10, #0x0                   	// #0
  466de8:	cmp	x8, x9
  466dec:	str	w10, [sp, #4]
  466df0:	b.cs	466e08 <ferror@plt+0x650d8>  // b.hs, b.nlast
  466df4:	ldr	x8, [sp, #88]
  466df8:	ldr	x9, [sp, #80]
  466dfc:	cmp	x8, x9
  466e00:	cset	w10, cc  // cc = lo, ul, last
  466e04:	str	w10, [sp, #4]
  466e08:	ldr	w8, [sp, #4]
  466e0c:	tbnz	w8, #0, 466e14 <ferror@plt+0x650e4>
  466e10:	b	466ed4 <ferror@plt+0x651a4>
  466e14:	ldr	x8, [sp, #96]
  466e18:	ldrb	w9, [x8]
  466e1c:	cmp	w9, #0x4c
  466e20:	b.ne	466e34 <ferror@plt+0x65104>  // b.any
  466e24:	ldr	x8, [sp, #88]
  466e28:	add	x8, x8, #0x1
  466e2c:	str	x8, [sp, #88]
  466e30:	b	466ec4 <ferror@plt+0x65194>
  466e34:	ldr	x8, [sp, #96]
  466e38:	ldrb	w9, [x8]
  466e3c:	cmp	w9, #0x50
  466e40:	b.ne	466e6c <ferror@plt+0x6513c>  // b.any
  466e44:	ldr	x8, [sp, #88]
  466e48:	ldrb	w0, [x8]
  466e4c:	bl	466354 <ferror@plt+0x64624>
  466e50:	add	w9, w0, #0x1
  466e54:	ldr	x8, [sp, #88]
  466e58:	mov	w10, w9
  466e5c:	ubfx	x10, x10, #0, #32
  466e60:	add	x8, x8, x10
  466e64:	str	x8, [sp, #88]
  466e68:	b	466ec4 <ferror@plt+0x65194>
  466e6c:	ldr	x8, [sp, #96]
  466e70:	ldrb	w9, [x8]
  466e74:	cmp	w9, #0x52
  466e78:	b.ne	466e98 <ferror@plt+0x65168>  // b.any
  466e7c:	ldr	x8, [sp, #88]
  466e80:	add	x9, x8, #0x1
  466e84:	str	x9, [sp, #88]
  466e88:	ldrb	w10, [x8]
  466e8c:	ldur	x8, [x29, #-72]
  466e90:	strb	w10, [x8, #92]
  466e94:	b	466ec4 <ferror@plt+0x65194>
  466e98:	ldr	x8, [sp, #96]
  466e9c:	ldrb	w9, [x8]
  466ea0:	cmp	w9, #0x53
  466ea4:	b.ne	466eac <ferror@plt+0x6517c>  // b.any
  466ea8:	b	466ec4 <ferror@plt+0x65194>
  466eac:	ldr	x8, [sp, #96]
  466eb0:	ldrb	w9, [x8]
  466eb4:	cmp	w9, #0x42
  466eb8:	b.ne	466ec0 <ferror@plt+0x65190>  // b.any
  466ebc:	b	466ec4 <ferror@plt+0x65194>
  466ec0:	b	466ed4 <ferror@plt+0x651a4>
  466ec4:	ldr	x8, [sp, #96]
  466ec8:	add	x8, x8, #0x1
  466ecc:	str	x8, [sp, #96]
  466ed0:	b	466ddc <ferror@plt+0x650ac>
  466ed4:	ldur	x8, [x29, #-72]
  466ed8:	ldur	x9, [x29, #-32]
  466edc:	str	x8, [x9]
  466ee0:	ldur	x8, [x29, #-40]
  466ee4:	cbz	x8, 466ef4 <ferror@plt+0x651c4>
  466ee8:	ldur	w8, [x29, #-60]
  466eec:	ldur	x9, [x29, #-40]
  466ef0:	str	w8, [x9]
  466ef4:	ldur	x8, [x29, #-48]
  466ef8:	cbz	x8, 466f14 <ferror@plt+0x651e4>
  466efc:	ldur	x8, [x29, #-88]
  466f00:	ldur	x9, [x29, #-48]
  466f04:	str	x8, [x9]
  466f08:	ldur	x8, [x29, #-80]
  466f0c:	ldur	x9, [x29, #-56]
  466f10:	str	x8, [x9]
  466f14:	ldur	x8, [x29, #-16]
  466f18:	stur	x8, [x29, #-8]
  466f1c:	b	466f48 <ferror@plt+0x65218>
  466f20:	ldur	x8, [x29, #-72]
  466f24:	ldr	x0, [x8, #32]
  466f28:	bl	401bd0 <free@plt>
  466f2c:	ldur	x8, [x29, #-72]
  466f30:	ldr	x0, [x8, #24]
  466f34:	bl	401bd0 <free@plt>
  466f38:	ldur	x0, [x29, #-72]
  466f3c:	bl	401bd0 <free@plt>
  466f40:	ldur	x8, [x29, #-24]
  466f44:	stur	x8, [x29, #-8]
  466f48:	ldur	x0, [x29, #-8]
  466f4c:	ldr	x28, [sp, #288]
  466f50:	ldp	x29, x30, [sp, #272]
  466f54:	add	sp, sp, #0x130
  466f58:	ret
  466f5c:	sub	sp, sp, #0x30
  466f60:	stp	x29, x30, [sp, #32]
  466f64:	add	x29, sp, #0x20
  466f68:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  466f6c:	add	x8, x8, #0x9d0
  466f70:	str	x0, [sp, #16]
  466f74:	str	w1, [sp, #12]
  466f78:	ldr	x9, [sp, #16]
  466f7c:	ldr	w10, [x9, #16]
  466f80:	str	w10, [sp, #8]
  466f84:	ldr	w10, [sp, #12]
  466f88:	ldr	x9, [sp, #16]
  466f8c:	ldr	w11, [x9, #16]
  466f90:	cmp	w10, w11
  466f94:	str	x8, [sp]
  466f98:	b.cs	466fa4 <ferror@plt+0x65274>  // b.hs, b.nlast
  466f9c:	stur	wzr, [x29, #-4]
  466fa0:	b	467138 <ferror@plt+0x65408>
  466fa4:	ldr	x8, [sp]
  466fa8:	ldr	w9, [x8]
  466fac:	cmp	w9, #0x0
  466fb0:	cset	w9, ls  // ls = plast
  466fb4:	tbnz	w9, #0, 466fd8 <ferror@plt+0x652a8>
  466fb8:	ldr	w8, [sp, #12]
  466fbc:	ldr	x9, [sp]
  466fc0:	ldr	w10, [x9]
  466fc4:	cmp	w8, w10
  466fc8:	b.ls	466fd8 <ferror@plt+0x652a8>  // b.plast
  466fcc:	mov	w8, #0xffffffff            	// #-1
  466fd0:	stur	w8, [x29, #-4]
  466fd4:	b	467138 <ferror@plt+0x65408>
  466fd8:	ldr	w8, [sp, #12]
  466fdc:	add	w8, w8, #0x1
  466fe0:	ldr	x9, [sp, #16]
  466fe4:	str	w8, [x9, #16]
  466fe8:	ldr	x9, [sp, #16]
  466fec:	ldr	w8, [x9, #16]
  466ff0:	cbnz	w8, 467000 <ferror@plt+0x652d0>
  466ff4:	mov	w8, #0xffffffff            	// #-1
  466ff8:	stur	w8, [x29, #-4]
  466ffc:	b	467138 <ferror@plt+0x65408>
  467000:	ldr	x8, [sp, #16]
  467004:	ldr	w9, [x8, #16]
  467008:	cmp	w9, #0x400
  46700c:	b.ls	467044 <ferror@plt+0x65314>  // b.plast
  467010:	ldr	x8, [sp]
  467014:	ldr	w9, [x8]
  467018:	cbnz	w9, 467044 <ferror@plt+0x65314>
  46701c:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  467020:	add	x0, x0, #0xfcd
  467024:	bl	401cf0 <gettext@plt>
  467028:	ldr	w1, [sp, #12]
  46702c:	bl	4711a8 <error@@Base>
  467030:	ldr	x8, [sp, #16]
  467034:	str	wzr, [x8, #16]
  467038:	mov	w9, #0xffffffff            	// #-1
  46703c:	stur	w9, [x29, #-4]
  467040:	b	467138 <ferror@plt+0x65408>
  467044:	ldr	x8, [sp, #16]
  467048:	ldr	x0, [x8, #24]
  46704c:	ldr	x8, [sp, #16]
  467050:	ldr	w9, [x8, #16]
  467054:	mov	w1, w9
  467058:	mov	x2, #0x2                   	// #2
  46705c:	bl	44aa48 <ferror@plt+0x48d18>
  467060:	ldr	x8, [sp, #16]
  467064:	str	x0, [x8, #24]
  467068:	ldr	x8, [sp, #16]
  46706c:	ldr	x0, [x8, #32]
  467070:	ldr	x8, [sp, #16]
  467074:	ldr	w9, [x8, #16]
  467078:	mov	w1, w9
  46707c:	mov	x2, #0x4                   	// #4
  467080:	bl	44aa48 <ferror@plt+0x48d18>
  467084:	ldr	x8, [sp, #16]
  467088:	str	x0, [x8, #32]
  46708c:	ldr	x8, [sp, #16]
  467090:	ldr	x8, [x8, #24]
  467094:	cbz	x8, 4670a4 <ferror@plt+0x65374>
  467098:	ldr	x8, [sp, #16]
  46709c:	ldr	x8, [x8, #32]
  4670a0:	cbnz	x8, 4670d0 <ferror@plt+0x653a0>
  4670a4:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  4670a8:	add	x0, x0, #0xff3
  4670ac:	bl	401cf0 <gettext@plt>
  4670b0:	ldr	x8, [sp, #16]
  4670b4:	ldr	w1, [x8, #16]
  4670b8:	bl	4711a8 <error@@Base>
  4670bc:	ldr	x8, [sp, #16]
  4670c0:	str	wzr, [x8, #16]
  4670c4:	mov	w9, #0xffffffff            	// #-1
  4670c8:	stur	w9, [x29, #-4]
  4670cc:	b	467138 <ferror@plt+0x65408>
  4670d0:	ldr	w8, [sp, #8]
  4670d4:	ldr	x9, [sp, #16]
  4670d8:	ldr	w10, [x9, #16]
  4670dc:	cmp	w8, w10
  4670e0:	b.cs	467130 <ferror@plt+0x65400>  // b.hs, b.nlast
  4670e4:	ldr	x8, [sp, #16]
  4670e8:	ldr	x8, [x8, #24]
  4670ec:	ldr	w9, [sp, #8]
  4670f0:	mov	w10, w9
  4670f4:	mov	x11, #0x2                   	// #2
  4670f8:	mul	x10, x11, x10
  4670fc:	add	x8, x8, x10
  467100:	mov	w9, #0xffff                	// #65535
  467104:	strh	w9, [x8]
  467108:	ldr	x8, [sp, #16]
  46710c:	ldr	x8, [x8, #32]
  467110:	ldr	w9, [sp, #8]
  467114:	mov	w10, w9
  467118:	mov	w9, wzr
  46711c:	str	w9, [x8, x10, lsl #2]
  467120:	ldr	w9, [sp, #8]
  467124:	add	w9, w9, #0x1
  467128:	str	w9, [sp, #8]
  46712c:	b	4670d0 <ferror@plt+0x653a0>
  467130:	mov	w8, #0x1                   	// #1
  467134:	stur	w8, [x29, #-4]
  467138:	ldur	w0, [x29, #-4]
  46713c:	ldp	x29, x30, [sp, #32]
  467140:	add	sp, sp, #0x30
  467144:	ret
  467148:	sub	sp, sp, #0x30
  46714c:	stp	x29, x30, [sp, #32]
  467150:	add	x29, sp, #0x20
  467154:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467158:	add	x8, x8, #0x2e
  46715c:	stur	x0, [x29, #-8]
  467160:	str	x1, [sp, #16]
  467164:	mov	x0, x8
  467168:	bl	401cf0 <gettext@plt>
  46716c:	bl	401ca0 <printf@plt>
  467170:	mov	w1, w0
  467174:	sxtw	x8, w1
  467178:	str	x8, [sp, #8]
  46717c:	ldr	x0, [sp, #8]
  467180:	ldur	x1, [x29, #-8]
  467184:	ldr	x2, [sp, #16]
  467188:	bl	44cc0c <ferror@plt+0x4aedc>
  46718c:	ldp	x29, x30, [sp, #32]
  467190:	add	sp, sp, #0x30
  467194:	ret
  467198:	sub	sp, sp, #0xb0
  46719c:	stp	x29, x30, [sp, #160]
  4671a0:	add	x29, sp, #0xa0
  4671a4:	stur	x0, [x29, #-8]
  4671a8:	stur	x1, [x29, #-16]
  4671ac:	stur	x2, [x29, #-24]
  4671b0:	ldur	x8, [x29, #-24]
  4671b4:	ldr	w9, [x8]
  4671b8:	ldur	x8, [x29, #-8]
  4671bc:	ldr	w10, [x8, #16]
  4671c0:	cmp	w9, w10
  4671c4:	b.eq	4671d8 <ferror@plt+0x654a8>  // b.none
  4671c8:	ldur	x8, [x29, #-8]
  4671cc:	ldr	w9, [x8, #16]
  4671d0:	ldur	x8, [x29, #-24]
  4671d4:	str	w9, [x8]
  4671d8:	ldur	x8, [x29, #-16]
  4671dc:	ldr	w9, [x8]
  4671e0:	cbz	w9, 4672b4 <ferror@plt+0x65584>
  4671e4:	ldur	x8, [x29, #-16]
  4671e8:	str	wzr, [x8]
  4671ec:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4671f0:	add	x8, x8, #0x544
  4671f4:	ldr	w9, [x8]
  4671f8:	mov	w10, #0x2                   	// #2
  4671fc:	mul	w1, w9, w10
  467200:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  467204:	add	x8, x8, #0x6d8
  467208:	ldr	x2, [x8]
  46720c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467210:	add	x0, x0, #0x4e
  467214:	bl	401ca0 <printf@plt>
  467218:	stur	wzr, [x29, #-28]
  46721c:	ldur	w8, [x29, #-28]
  467220:	ldur	x9, [x29, #-24]
  467224:	ldr	w10, [x9]
  467228:	cmp	w8, w10
  46722c:	b.cs	4672a8 <ferror@plt+0x65578>  // b.hs, b.nlast
  467230:	ldur	x8, [x29, #-8]
  467234:	ldr	x8, [x8, #24]
  467238:	ldur	w9, [x29, #-28]
  46723c:	mov	w10, w9
  467240:	ldrsh	w9, [x8, x10, lsl #1]
  467244:	mov	w11, #0xffffffff            	// #-1
  467248:	cmp	w9, w11
  46724c:	b.eq	467298 <ferror@plt+0x65568>  // b.none
  467250:	ldur	w8, [x29, #-28]
  467254:	ldur	x9, [x29, #-8]
  467258:	ldr	w10, [x9, #88]
  46725c:	cmp	w8, w10
  467260:	b.ne	467274 <ferror@plt+0x65544>  // b.any
  467264:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467268:	add	x0, x0, #0x5d
  46726c:	bl	401ca0 <printf@plt>
  467270:	b	467298 <ferror@plt+0x65568>
  467274:	ldur	w0, [x29, #-28]
  467278:	mov	w1, #0x1                   	// #1
  46727c:	bl	4660cc <ferror@plt+0x6439c>
  467280:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467284:	add	x8, x8, #0x64
  467288:	str	x0, [sp, #24]
  46728c:	mov	x0, x8
  467290:	ldr	x1, [sp, #24]
  467294:	bl	401ca0 <printf@plt>
  467298:	ldur	w8, [x29, #-28]
  46729c:	add	w8, w8, #0x1
  4672a0:	stur	w8, [x29, #-28]
  4672a4:	b	46721c <ferror@plt+0x654ec>
  4672a8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  4672ac:	add	x0, x0, #0xd8f
  4672b0:	bl	401ca0 <printf@plt>
  4672b4:	ldur	x8, [x29, #-8]
  4672b8:	ldr	x0, [x8, #56]
  4672bc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4672c0:	add	x8, x8, #0x544
  4672c4:	ldr	w1, [x8]
  4672c8:	bl	466300 <ferror@plt+0x645d0>
  4672cc:	ldur	x8, [x29, #-8]
  4672d0:	ldrb	w9, [x8, #93]
  4672d4:	cbz	w9, 4672ec <ferror@plt+0x655bc>
  4672d8:	add	x0, sp, #0x20
  4672dc:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  4672e0:	add	x1, x1, #0x81
  4672e4:	bl	401c30 <strcpy@plt>
  4672e8:	b	467324 <ferror@plt+0x655f4>
  4672ec:	ldur	x8, [x29, #-8]
  4672f0:	ldr	w0, [x8, #72]
  4672f4:	mov	w1, #0x1                   	// #1
  4672f8:	bl	4660cc <ferror@plt+0x6439c>
  4672fc:	ldur	x8, [x29, #-8]
  467300:	ldr	x8, [x8, #80]
  467304:	add	x9, sp, #0x20
  467308:	str	x0, [sp, #16]
  46730c:	mov	x0, x9
  467310:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  467314:	add	x1, x1, #0x6a
  467318:	ldr	x2, [sp, #16]
  46731c:	mov	w3, w8
  467320:	bl	401980 <sprintf@plt>
  467324:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467328:	add	x0, x0, #0x70
  46732c:	add	x1, sp, #0x20
  467330:	bl	401ca0 <printf@plt>
  467334:	stur	wzr, [x29, #-28]
  467338:	ldur	w8, [x29, #-28]
  46733c:	ldur	x9, [x29, #-8]
  467340:	ldr	w10, [x9, #16]
  467344:	cmp	w8, w10
  467348:	b.cs	467500 <ferror@plt+0x657d0>  // b.hs, b.nlast
  46734c:	ldur	x8, [x29, #-8]
  467350:	ldr	x8, [x8, #24]
  467354:	ldur	w9, [x29, #-28]
  467358:	mov	w10, w9
  46735c:	ldrsh	w9, [x8, x10, lsl #1]
  467360:	mov	w11, #0xffffffff            	// #-1
  467364:	cmp	w9, w11
  467368:	b.eq	4674f0 <ferror@plt+0x657c0>  // b.none
  46736c:	ldur	x8, [x29, #-8]
  467370:	ldr	x8, [x8, #24]
  467374:	ldur	w9, [x29, #-28]
  467378:	mov	w10, w9
  46737c:	ldrsh	w9, [x8, x10, lsl #1]
  467380:	cmp	w9, #0x7
  467384:	str	w9, [sp, #12]
  467388:	b.eq	4673f0 <ferror@plt+0x656c0>  // b.none
  46738c:	b	467390 <ferror@plt+0x65660>
  467390:	ldr	w8, [sp, #12]
  467394:	cmp	w8, #0x8
  467398:	b.eq	467404 <ferror@plt+0x656d4>  // b.none
  46739c:	b	4673a0 <ferror@plt+0x65670>
  4673a0:	ldr	w8, [sp, #12]
  4673a4:	cmp	w8, #0x9
  4673a8:	b.eq	467468 <ferror@plt+0x65738>  // b.none
  4673ac:	b	4673b0 <ferror@plt+0x65680>
  4673b0:	ldr	w8, [sp, #12]
  4673b4:	cmp	w8, #0x10
  4673b8:	b.eq	4674a8 <ferror@plt+0x65778>  // b.none
  4673bc:	b	4673c0 <ferror@plt+0x65690>
  4673c0:	ldr	w8, [sp, #12]
  4673c4:	cmp	w8, #0x14
  4673c8:	b.eq	467440 <ferror@plt+0x65710>  // b.none
  4673cc:	b	4673d0 <ferror@plt+0x656a0>
  4673d0:	ldr	w8, [sp, #12]
  4673d4:	cmp	w8, #0x16
  4673d8:	b.eq	4674bc <ferror@plt+0x6578c>  // b.none
  4673dc:	b	4673e0 <ferror@plt+0x656b0>
  4673e0:	ldr	w8, [sp, #12]
  4673e4:	cmp	w8, #0x80
  4673e8:	b.eq	467418 <ferror@plt+0x656e8>  // b.none
  4673ec:	b	4674d0 <ferror@plt+0x657a0>
  4673f0:	add	x0, sp, #0x20
  4673f4:	adrp	x1, 482000 <warn@@Base+0x10d44>
  4673f8:	add	x1, x1, #0x784
  4673fc:	bl	401c30 <strcpy@plt>
  467400:	b	4674e0 <ferror@plt+0x657b0>
  467404:	add	x0, sp, #0x20
  467408:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  46740c:	add	x1, x1, #0x105
  467410:	bl	401c30 <strcpy@plt>
  467414:	b	4674e0 <ferror@plt+0x657b0>
  467418:	ldur	x8, [x29, #-8]
  46741c:	ldr	x8, [x8, #32]
  467420:	ldur	w9, [x29, #-28]
  467424:	mov	w10, w9
  467428:	ldr	w2, [x8, x10, lsl #2]
  46742c:	add	x0, sp, #0x20
  467430:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  467434:	add	x1, x1, #0x76
  467438:	bl	401980 <sprintf@plt>
  46743c:	b	4674e0 <ferror@plt+0x657b0>
  467440:	ldur	x8, [x29, #-8]
  467444:	ldr	x8, [x8, #32]
  467448:	ldur	w9, [x29, #-28]
  46744c:	mov	w10, w9
  467450:	ldr	w2, [x8, x10, lsl #2]
  467454:	add	x0, sp, #0x20
  467458:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  46745c:	add	x1, x1, #0x7b
  467460:	bl	401980 <sprintf@plt>
  467464:	b	4674e0 <ferror@plt+0x657b0>
  467468:	ldur	x8, [x29, #-8]
  46746c:	ldr	x8, [x8, #32]
  467470:	ldur	w9, [x29, #-28]
  467474:	mov	w10, w9
  467478:	ldr	w0, [x8, x10, lsl #2]
  46747c:	mov	w9, wzr
  467480:	mov	w1, w9
  467484:	bl	4660cc <ferror@plt+0x6439c>
  467488:	add	x8, sp, #0x20
  46748c:	str	x0, [sp]
  467490:	mov	x0, x8
  467494:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  467498:	add	x1, x1, #0x104
  46749c:	ldr	x2, [sp]
  4674a0:	bl	401980 <sprintf@plt>
  4674a4:	b	4674e0 <ferror@plt+0x657b0>
  4674a8:	add	x0, sp, #0x20
  4674ac:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  4674b0:	add	x1, x1, #0x81
  4674b4:	bl	401c30 <strcpy@plt>
  4674b8:	b	4674e0 <ferror@plt+0x657b0>
  4674bc:	add	x0, sp, #0x20
  4674c0:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  4674c4:	add	x1, x1, #0x80
  4674c8:	bl	401c30 <strcpy@plt>
  4674cc:	b	4674e0 <ferror@plt+0x657b0>
  4674d0:	add	x0, sp, #0x20
  4674d4:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  4674d8:	add	x1, x1, #0x85
  4674dc:	bl	401c30 <strcpy@plt>
  4674e0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4674e4:	add	x0, x0, #0x64
  4674e8:	add	x1, sp, #0x20
  4674ec:	bl	401ca0 <printf@plt>
  4674f0:	ldur	w8, [x29, #-28]
  4674f4:	add	w8, w8, #0x1
  4674f8:	stur	w8, [x29, #-28]
  4674fc:	b	467338 <ferror@plt+0x65608>
  467500:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  467504:	add	x0, x0, #0xd8f
  467508:	bl	401ca0 <printf@plt>
  46750c:	ldp	x29, x30, [sp, #160]
  467510:	add	sp, sp, #0xb0
  467514:	ret
  467518:	stp	x29, x30, [sp, #-32]!
  46751c:	str	x28, [sp, #16]
  467520:	mov	x29, sp
  467524:	sub	sp, sp, #0x330
  467528:	mov	w8, #0x1                   	// #1
  46752c:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  467530:	add	x9, x9, #0x430
  467534:	adrp	x10, 482000 <warn@@Base+0x10d44>
  467538:	add	x10, x10, #0x784
  46753c:	adrp	x11, 498000 <warn@@Base+0x26d44>
  467540:	add	x11, x11, #0xc1f
  467544:	adrp	x12, 4a4000 <warn@@Base+0x32d44>
  467548:	add	x12, x12, #0xe28
  46754c:	adrp	x13, 4a4000 <warn@@Base+0x32d44>
  467550:	add	x13, x13, #0x41f
  467554:	adrp	x14, 4a4000 <warn@@Base+0x32d44>
  467558:	add	x14, x14, #0x83e
  46755c:	adrp	x15, 497000 <warn@@Base+0x25d44>
  467560:	add	x15, x15, #0x6b8
  467564:	stur	x0, [x29, #-16]
  467568:	stur	x1, [x29, #-24]
  46756c:	stur	x2, [x29, #-32]
  467570:	stur	x3, [x29, #-40]
  467574:	ldur	x16, [x29, #-16]
  467578:	ldr	x16, [x16, #32]
  46757c:	stur	x16, [x29, #-48]
  467580:	stur	wzr, [x29, #-52]
  467584:	ldur	x0, [x29, #-16]
  467588:	mov	w1, w8
  46758c:	str	x9, [sp, #464]
  467590:	str	x10, [sp, #456]
  467594:	str	x11, [sp, #448]
  467598:	str	x12, [sp, #440]
  46759c:	str	x13, [sp, #432]
  4675a0:	str	x14, [sp, #424]
  4675a4:	str	x15, [sp, #416]
  4675a8:	bl	45d6a8 <ferror@plt+0x5b978>
  4675ac:	ldur	x8, [x29, #-24]
  4675b0:	ldur	x9, [x29, #-32]
  4675b4:	cmp	x8, x9
  4675b8:	b.cs	468a68 <ferror@plt+0x66d38>  // b.hs, b.nlast
  4675bc:	ldur	x8, [x29, #-16]
  4675c0:	ldr	x0, [x8, #16]
  4675c4:	adrp	x1, 498000 <warn@@Base+0x26d44>
  4675c8:	add	x1, x1, #0x887
  4675cc:	mov	x2, #0xc                   	// #12
  4675d0:	bl	401a50 <strncmp@plt>
  4675d4:	cbnz	w0, 467640 <ferror@plt+0x65910>
  4675d8:	ldur	x8, [x29, #-16]
  4675dc:	ldr	x0, [x8, #16]
  4675e0:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  4675e4:	add	x1, x1, #0x633
  4675e8:	bl	401bb0 <strcmp@plt>
  4675ec:	cbz	w0, 467640 <ferror@plt+0x65910>
  4675f0:	ldur	x8, [x29, #-32]
  4675f4:	stur	x8, [x29, #-112]
  4675f8:	mov	x8, xzr
  4675fc:	stur	x8, [x29, #-104]
  467600:	sub	x0, x29, #0x60
  467604:	adrp	x1, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  467608:	add	x1, x1, #0x408
  46760c:	mov	x2, #0x28                  	// #40
  467610:	bl	4018c0 <memcpy@plt>
  467614:	ldurb	w9, [x29, #-64]
  467618:	cbnz	w9, 467634 <ferror@plt+0x65904>
  46761c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467620:	add	x0, x0, #0x89
  467624:	bl	401cf0 <gettext@plt>
  467628:	bl	4712bc <warn@@Base>
  46762c:	stur	wzr, [x29, #-4]
  467630:	b	468a70 <ferror@plt+0x66d40>
  467634:	ldurb	w0, [x29, #-70]
  467638:	bl	46b384 <ferror@plt+0x69654>
  46763c:	b	467ca0 <ferror@plt+0x65f70>
  467640:	ldur	x0, [x29, #-16]
  467644:	ldur	x1, [x29, #-24]
  467648:	ldur	x2, [x29, #-32]
  46764c:	sub	x3, x29, #0x60
  467650:	sub	x4, x29, #0x70
  467654:	bl	46b3d0 <ferror@plt+0x696a0>
  467658:	stur	x0, [x29, #-128]
  46765c:	cbnz	x0, 467668 <ferror@plt+0x65938>
  467660:	stur	wzr, [x29, #-4]
  467664:	b	468a70 <ferror@plt+0x66d40>
  467668:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46766c:	add	x0, x0, #0xdc
  467670:	bl	401cf0 <gettext@plt>
  467674:	ldur	x8, [x29, #-24]
  467678:	ldur	x9, [x29, #-48]
  46767c:	subs	x1, x8, x9
  467680:	bl	401ca0 <printf@plt>
  467684:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467688:	add	x8, x8, #0x102
  46768c:	mov	x0, x8
  467690:	bl	401cf0 <gettext@plt>
  467694:	ldur	x1, [x29, #-96]
  467698:	bl	401ca0 <printf@plt>
  46769c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  4676a0:	add	x8, x8, #0x126
  4676a4:	mov	x0, x8
  4676a8:	bl	401cf0 <gettext@plt>
  4676ac:	ldurh	w1, [x29, #-88]
  4676b0:	bl	401ca0 <printf@plt>
  4676b4:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  4676b8:	add	x8, x8, #0x149
  4676bc:	mov	x0, x8
  4676c0:	bl	401cf0 <gettext@plt>
  4676c4:	ldur	x8, [x29, #-80]
  4676c8:	mov	w1, w8
  4676cc:	bl	401ca0 <printf@plt>
  4676d0:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  4676d4:	add	x9, x9, #0x16c
  4676d8:	mov	x0, x9
  4676dc:	bl	401cf0 <gettext@plt>
  4676e0:	ldurb	w1, [x29, #-72]
  4676e4:	bl	401ca0 <printf@plt>
  4676e8:	ldurh	w8, [x29, #-88]
  4676ec:	cmp	w8, #0x4
  4676f0:	b.lt	467708 <ferror@plt+0x659d8>  // b.tstop
  4676f4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4676f8:	add	x0, x0, #0x18f
  4676fc:	bl	401cf0 <gettext@plt>
  467700:	ldurb	w1, [x29, #-71]
  467704:	bl	401ca0 <printf@plt>
  467708:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46770c:	add	x0, x0, #0x1b2
  467710:	bl	401cf0 <gettext@plt>
  467714:	ldurb	w1, [x29, #-70]
  467718:	bl	401ca0 <printf@plt>
  46771c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467720:	add	x8, x8, #0x1d5
  467724:	mov	x0, x8
  467728:	bl	401cf0 <gettext@plt>
  46772c:	ldur	w1, [x29, #-68]
  467730:	bl	401ca0 <printf@plt>
  467734:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467738:	add	x8, x8, #0x1f8
  46773c:	mov	x0, x8
  467740:	bl	401cf0 <gettext@plt>
  467744:	ldurb	w1, [x29, #-64]
  467748:	bl	401ca0 <printf@plt>
  46774c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467750:	add	x8, x8, #0x21b
  467754:	mov	x0, x8
  467758:	bl	401cf0 <gettext@plt>
  46775c:	ldurb	w1, [x29, #-63]
  467760:	bl	401ca0 <printf@plt>
  467764:	ldurb	w9, [x29, #-64]
  467768:	cbnz	w9, 467788 <ferror@plt+0x65a58>
  46776c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467770:	add	x0, x0, #0x23e
  467774:	bl	401cf0 <gettext@plt>
  467778:	bl	4712bc <warn@@Base>
  46777c:	sub	x8, x29, #0x60
  467780:	mov	w9, #0x1                   	// #1
  467784:	strb	w9, [x8, #32]
  467788:	ldurb	w0, [x29, #-70]
  46778c:	bl	46b384 <ferror@plt+0x69654>
  467790:	ldur	x8, [x29, #-128]
  467794:	stur	x8, [x29, #-104]
  467798:	ldur	x8, [x29, #-104]
  46779c:	ldurb	w9, [x29, #-63]
  4677a0:	mov	w1, w9
  4677a4:	sxtw	x10, w1
  4677a8:	add	x8, x8, x10
  4677ac:	ldur	x10, [x29, #-32]
  4677b0:	cmp	x8, x10
  4677b4:	b.cc	4677d0 <ferror@plt+0x65aa0>  // b.lo, b.ul, b.last
  4677b8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4677bc:	add	x0, x0, #0x26b
  4677c0:	bl	401cf0 <gettext@plt>
  4677c4:	bl	4712bc <warn@@Base>
  4677c8:	stur	wzr, [x29, #-4]
  4677cc:	b	468a70 <ferror@plt+0x66d40>
  4677d0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4677d4:	add	x0, x0, #0x294
  4677d8:	bl	401cf0 <gettext@plt>
  4677dc:	bl	401ca0 <printf@plt>
  4677e0:	mov	w8, #0x1                   	// #1
  4677e4:	stur	w8, [x29, #-116]
  4677e8:	ldur	w8, [x29, #-116]
  4677ec:	ldurb	w9, [x29, #-63]
  4677f0:	cmp	w8, w9
  4677f4:	b.ge	467848 <ferror@plt+0x65b18>  // b.tcont
  4677f8:	ldur	x8, [x29, #-104]
  4677fc:	ldur	w9, [x29, #-116]
  467800:	subs	w9, w9, #0x1
  467804:	ldrb	w9, [x8, w9, sxtw]
  467808:	mov	w2, w9
  46780c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467810:	add	x0, x0, #0x2a0
  467814:	adrp	x1, 4a4000 <warn@@Base+0x32d44>
  467818:	add	x1, x1, #0x2b8
  46781c:	bl	4018e0 <ngettext@plt>
  467820:	ldur	w1, [x29, #-116]
  467824:	ldur	x8, [x29, #-104]
  467828:	ldur	w9, [x29, #-116]
  46782c:	subs	w9, w9, #0x1
  467830:	ldrb	w2, [x8, w9, sxtw]
  467834:	bl	401ca0 <printf@plt>
  467838:	ldur	w8, [x29, #-116]
  46783c:	add	w8, w8, #0x1
  467840:	stur	w8, [x29, #-116]
  467844:	b	4677e8 <ferror@plt+0x65ab8>
  467848:	ldur	x8, [x29, #-104]
  46784c:	ldurb	w9, [x29, #-63]
  467850:	mov	w0, w9
  467854:	sxtw	x10, w0
  467858:	add	x8, x8, x10
  46785c:	mov	x10, #0xffffffffffffffff    	// #-1
  467860:	add	x8, x8, x10
  467864:	stur	x8, [x29, #-24]
  467868:	ldurh	w9, [x29, #-88]
  46786c:	cmp	w9, #0x5
  467870:	b.lt	4678d4 <ferror@plt+0x65ba4>  // b.tstop
  467874:	ldur	x1, [x29, #-40]
  467878:	mov	w0, #0xb                   	// #11
  46787c:	bl	45bc18 <ferror@plt+0x59ee8>
  467880:	ldur	x8, [x29, #-24]
  467884:	ldur	x1, [x29, #-48]
  467888:	ldur	x2, [x29, #-32]
  46788c:	ldur	x4, [x29, #-16]
  467890:	mov	x0, x8
  467894:	sub	x8, x29, #0x60
  467898:	mov	x3, x8
  46789c:	mov	w5, #0x1                   	// #1
  4678a0:	str	x8, [sp, #408]
  4678a4:	bl	46c060 <ferror@plt+0x6a330>
  4678a8:	stur	x0, [x29, #-24]
  4678ac:	ldur	x0, [x29, #-24]
  4678b0:	ldur	x1, [x29, #-48]
  4678b4:	ldur	x2, [x29, #-32]
  4678b8:	ldur	x4, [x29, #-16]
  4678bc:	ldr	x3, [sp, #408]
  4678c0:	mov	w9, wzr
  4678c4:	mov	w5, w9
  4678c8:	bl	46c060 <ferror@plt+0x6a330>
  4678cc:	stur	x0, [x29, #-24]
  4678d0:	b	467c80 <ferror@plt+0x65f50>
  4678d4:	ldur	x8, [x29, #-24]
  4678d8:	ldrb	w9, [x8]
  4678dc:	cbnz	w9, 4678f4 <ferror@plt+0x65bc4>
  4678e0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4678e4:	add	x0, x0, #0x2d1
  4678e8:	bl	401cf0 <gettext@plt>
  4678ec:	bl	401ca0 <printf@plt>
  4678f0:	b	4679c4 <ferror@plt+0x65c94>
  4678f4:	stur	wzr, [x29, #-132]
  4678f8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4678fc:	add	x0, x0, #0x2f2
  467900:	bl	401cf0 <gettext@plt>
  467904:	ldur	x8, [x29, #-24]
  467908:	ldur	x9, [x29, #-48]
  46790c:	subs	x1, x8, x9
  467910:	bl	401ca0 <printf@plt>
  467914:	ldur	x8, [x29, #-24]
  467918:	ldur	x9, [x29, #-32]
  46791c:	mov	w10, #0x0                   	// #0
  467920:	cmp	x8, x9
  467924:	str	w10, [sp, #404]
  467928:	b.cs	467940 <ferror@plt+0x65c10>  // b.hs, b.nlast
  46792c:	ldur	x8, [x29, #-24]
  467930:	ldrb	w9, [x8]
  467934:	cmp	w9, #0x0
  467938:	cset	w9, ne  // ne = any
  46793c:	str	w9, [sp, #404]
  467940:	ldr	w8, [sp, #404]
  467944:	tbnz	w8, #0, 46794c <ferror@plt+0x65c1c>
  467948:	b	4679a8 <ferror@plt+0x65c78>
  46794c:	ldur	w8, [x29, #-132]
  467950:	add	w8, w8, #0x1
  467954:	stur	w8, [x29, #-132]
  467958:	ldur	x9, [x29, #-32]
  46795c:	ldur	x10, [x29, #-24]
  467960:	subs	x9, x9, x10
  467964:	ldur	x3, [x29, #-24]
  467968:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46796c:	add	x0, x0, #0x319
  467970:	mov	w1, w8
  467974:	mov	w2, w9
  467978:	bl	401ca0 <printf@plt>
  46797c:	ldur	x10, [x29, #-24]
  467980:	ldur	x11, [x29, #-32]
  467984:	ldur	x12, [x29, #-24]
  467988:	subs	x1, x11, x12
  46798c:	mov	x0, x10
  467990:	bl	401940 <strnlen@plt>
  467994:	add	x10, x0, #0x1
  467998:	ldur	x11, [x29, #-24]
  46799c:	add	x10, x11, x10
  4679a0:	stur	x10, [x29, #-24]
  4679a4:	b	467914 <ferror@plt+0x65be4>
  4679a8:	ldur	x8, [x29, #-24]
  4679ac:	ldur	x9, [x29, #-32]
  4679b0:	mov	x10, #0xffffffffffffffff    	// #-1
  4679b4:	add	x9, x9, x10
  4679b8:	cmp	x8, x9
  4679bc:	b.cc	4679c4 <ferror@plt+0x65c94>  // b.lo, b.ul, b.last
  4679c0:	b	468a68 <ferror@plt+0x66d38>
  4679c4:	ldur	x8, [x29, #-24]
  4679c8:	add	x8, x8, #0x1
  4679cc:	stur	x8, [x29, #-24]
  4679d0:	ldur	x8, [x29, #-24]
  4679d4:	ldrb	w9, [x8]
  4679d8:	cbnz	w9, 4679f0 <ferror@plt+0x65cc0>
  4679dc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4679e0:	add	x0, x0, #0x324
  4679e4:	bl	401cf0 <gettext@plt>
  4679e8:	bl	401ca0 <printf@plt>
  4679ec:	b	467c74 <ferror@plt+0x65f44>
  4679f0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4679f4:	add	x0, x0, #0x345
  4679f8:	bl	401cf0 <gettext@plt>
  4679fc:	ldur	x8, [x29, #-24]
  467a00:	ldur	x9, [x29, #-48]
  467a04:	subs	x1, x8, x9
  467a08:	bl	401ca0 <printf@plt>
  467a0c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  467a10:	add	x8, x8, #0x36c
  467a14:	mov	x0, x8
  467a18:	bl	401cf0 <gettext@plt>
  467a1c:	bl	401ca0 <printf@plt>
  467a20:	ldur	x8, [x29, #-24]
  467a24:	ldur	x9, [x29, #-32]
  467a28:	mov	w10, #0x0                   	// #0
  467a2c:	cmp	x8, x9
  467a30:	str	w10, [sp, #400]
  467a34:	b.cs	467a4c <ferror@plt+0x65d1c>  // b.hs, b.nlast
  467a38:	ldur	x8, [x29, #-24]
  467a3c:	ldrb	w9, [x8]
  467a40:	cmp	w9, #0x0
  467a44:	cset	w9, ne  // ne = any
  467a48:	str	w9, [sp, #400]
  467a4c:	ldr	w8, [sp, #400]
  467a50:	tbnz	w8, #0, 467a58 <ferror@plt+0x65d28>
  467a54:	b	467c74 <ferror@plt+0x65f44>
  467a58:	ldr	x8, [sp, #464]
  467a5c:	ldr	w9, [x8, #36]
  467a60:	add	w9, w9, #0x1
  467a64:	str	w9, [x8, #36]
  467a68:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467a6c:	add	x0, x0, #0x93b
  467a70:	mov	w1, w9
  467a74:	bl	401ca0 <printf@plt>
  467a78:	ldur	x8, [x29, #-24]
  467a7c:	stur	x8, [x29, #-144]
  467a80:	ldur	x8, [x29, #-24]
  467a84:	ldur	x10, [x29, #-32]
  467a88:	ldur	x11, [x29, #-24]
  467a8c:	subs	x1, x10, x11
  467a90:	mov	x0, x8
  467a94:	bl	401940 <strnlen@plt>
  467a98:	add	x8, x0, #0x1
  467a9c:	ldur	x10, [x29, #-24]
  467aa0:	add	x8, x10, x8
  467aa4:	stur	x8, [x29, #-24]
  467aa8:	ldur	x0, [x29, #-24]
  467aac:	ldur	x1, [x29, #-32]
  467ab0:	mov	w8, wzr
  467ab4:	mov	w2, w8
  467ab8:	sub	x3, x29, #0xa4
  467abc:	sub	x4, x29, #0xa8
  467ac0:	bl	44a2a0 <ferror@plt+0x48570>
  467ac4:	stur	x0, [x29, #-160]
  467ac8:	ldur	w8, [x29, #-164]
  467acc:	mov	w9, w8
  467ad0:	ldur	x10, [x29, #-24]
  467ad4:	add	x9, x10, x9
  467ad8:	stur	x9, [x29, #-24]
  467adc:	ldur	x9, [x29, #-160]
  467ae0:	stur	x9, [x29, #-152]
  467ae4:	ldur	x9, [x29, #-152]
  467ae8:	ldur	x10, [x29, #-160]
  467aec:	cmp	x9, x10
  467af0:	b.eq	467b00 <ferror@plt+0x65dd0>  // b.none
  467af4:	ldur	w8, [x29, #-168]
  467af8:	orr	w8, w8, #0x2
  467afc:	stur	w8, [x29, #-168]
  467b00:	ldur	w0, [x29, #-168]
  467b04:	bl	45defc <ferror@plt+0x5c1cc>
  467b08:	ldur	x1, [x29, #-152]
  467b0c:	ldr	x0, [sp, #456]
  467b10:	bl	45dad4 <ferror@plt+0x5bda4>
  467b14:	ldr	x8, [sp, #448]
  467b18:	str	x0, [sp, #392]
  467b1c:	mov	x0, x8
  467b20:	ldr	x1, [sp, #392]
  467b24:	bl	401ca0 <printf@plt>
  467b28:	ldur	x0, [x29, #-24]
  467b2c:	ldur	x1, [x29, #-32]
  467b30:	mov	w8, wzr
  467b34:	mov	w2, w8
  467b38:	sub	x3, x29, #0xb4
  467b3c:	sub	x4, x29, #0xb8
  467b40:	bl	44a2a0 <ferror@plt+0x48570>
  467b44:	stur	x0, [x29, #-176]
  467b48:	ldur	w8, [x29, #-180]
  467b4c:	mov	w9, w8
  467b50:	ldur	x10, [x29, #-24]
  467b54:	add	x9, x10, x9
  467b58:	stur	x9, [x29, #-24]
  467b5c:	ldur	x9, [x29, #-176]
  467b60:	stur	x9, [x29, #-152]
  467b64:	ldur	x9, [x29, #-152]
  467b68:	ldur	x10, [x29, #-176]
  467b6c:	cmp	x9, x10
  467b70:	b.eq	467b80 <ferror@plt+0x65e50>  // b.none
  467b74:	ldur	w8, [x29, #-184]
  467b78:	orr	w8, w8, #0x2
  467b7c:	stur	w8, [x29, #-184]
  467b80:	ldur	w0, [x29, #-184]
  467b84:	bl	45defc <ferror@plt+0x5c1cc>
  467b88:	ldur	x1, [x29, #-152]
  467b8c:	ldr	x0, [sp, #456]
  467b90:	bl	45dad4 <ferror@plt+0x5bda4>
  467b94:	ldr	x8, [sp, #448]
  467b98:	str	x0, [sp, #384]
  467b9c:	mov	x0, x8
  467ba0:	ldr	x1, [sp, #384]
  467ba4:	bl	401ca0 <printf@plt>
  467ba8:	ldur	x0, [x29, #-24]
  467bac:	ldur	x1, [x29, #-32]
  467bb0:	mov	w8, wzr
  467bb4:	mov	w2, w8
  467bb8:	sub	x3, x29, #0xc4
  467bbc:	sub	x4, x29, #0xc8
  467bc0:	bl	44a2a0 <ferror@plt+0x48570>
  467bc4:	stur	x0, [x29, #-192]
  467bc8:	ldur	w8, [x29, #-196]
  467bcc:	mov	w9, w8
  467bd0:	ldur	x10, [x29, #-24]
  467bd4:	add	x9, x10, x9
  467bd8:	stur	x9, [x29, #-24]
  467bdc:	ldur	x9, [x29, #-192]
  467be0:	stur	x9, [x29, #-152]
  467be4:	ldur	x9, [x29, #-152]
  467be8:	ldur	x10, [x29, #-192]
  467bec:	cmp	x9, x10
  467bf0:	b.eq	467c00 <ferror@plt+0x65ed0>  // b.none
  467bf4:	ldur	w8, [x29, #-200]
  467bf8:	orr	w8, w8, #0x2
  467bfc:	stur	w8, [x29, #-200]
  467c00:	ldur	w0, [x29, #-200]
  467c04:	bl	45defc <ferror@plt+0x5c1cc>
  467c08:	ldur	x1, [x29, #-152]
  467c0c:	ldr	x0, [sp, #456]
  467c10:	bl	45dad4 <ferror@plt+0x5bda4>
  467c14:	ldr	x8, [sp, #448]
  467c18:	str	x0, [sp, #376]
  467c1c:	mov	x0, x8
  467c20:	ldr	x1, [sp, #376]
  467c24:	bl	401ca0 <printf@plt>
  467c28:	ldur	x8, [x29, #-32]
  467c2c:	ldur	x9, [x29, #-144]
  467c30:	subs	x8, x8, x9
  467c34:	ldur	x2, [x29, #-144]
  467c38:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  467c3c:	add	x9, x9, #0x31e
  467c40:	mov	x0, x9
  467c44:	mov	w1, w8
  467c48:	bl	401ca0 <printf@plt>
  467c4c:	ldur	x9, [x29, #-24]
  467c50:	ldur	x10, [x29, #-32]
  467c54:	cmp	x9, x10
  467c58:	b.ne	467c70 <ferror@plt+0x65f40>  // b.any
  467c5c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467c60:	add	x0, x0, #0x388
  467c64:	bl	401cf0 <gettext@plt>
  467c68:	bl	4712bc <warn@@Base>
  467c6c:	b	467c74 <ferror@plt+0x65f44>
  467c70:	b	467a20 <ferror@plt+0x65cf0>
  467c74:	ldur	x8, [x29, #-24]
  467c78:	add	x8, x8, #0x1
  467c7c:	stur	x8, [x29, #-24]
  467c80:	mov	w0, #0xa                   	// #10
  467c84:	bl	401cd0 <putchar@plt>
  467c88:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  467c8c:	add	x8, x8, #0x408
  467c90:	mov	x0, x8
  467c94:	sub	x1, x29, #0x60
  467c98:	mov	x2, #0x28                  	// #40
  467c9c:	bl	4018c0 <memcpy@plt>
  467ca0:	ldur	x8, [x29, #-24]
  467ca4:	ldur	x9, [x29, #-112]
  467ca8:	cmp	x8, x9
  467cac:	b.cc	467cc4 <ferror@plt+0x65f94>  // b.lo, b.ul, b.last
  467cb0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467cb4:	add	x0, x0, #0x3a7
  467cb8:	bl	401cf0 <gettext@plt>
  467cbc:	bl	401ca0 <printf@plt>
  467cc0:	b	468a64 <ferror@plt+0x66d34>
  467cc4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467cc8:	add	x0, x0, #0x3c4
  467ccc:	bl	401cf0 <gettext@plt>
  467cd0:	bl	401ca0 <printf@plt>
  467cd4:	ldur	x8, [x29, #-24]
  467cd8:	ldur	x9, [x29, #-112]
  467cdc:	cmp	x8, x9
  467ce0:	b.cs	468a5c <ferror@plt+0x66d2c>  // b.hs, b.nlast
  467ce4:	ldur	x8, [x29, #-24]
  467ce8:	ldur	x9, [x29, #-48]
  467cec:	subs	x1, x8, x9
  467cf0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467cf4:	add	x0, x0, #0x3de
  467cf8:	bl	401ca0 <printf@plt>
  467cfc:	ldur	x8, [x29, #-24]
  467d00:	add	x9, x8, #0x1
  467d04:	stur	x9, [x29, #-24]
  467d08:	ldrb	w10, [x8]
  467d0c:	sturb	w10, [x29, #-201]
  467d10:	ldurb	w10, [x29, #-201]
  467d14:	ldurb	w11, [x29, #-63]
  467d18:	cmp	w10, w11
  467d1c:	b.lt	467ffc <ferror@plt+0x662cc>  // b.tstop
  467d20:	ldurb	w8, [x29, #-63]
  467d24:	ldurb	w9, [x29, #-201]
  467d28:	subs	w8, w9, w8
  467d2c:	sturb	w8, [x29, #-201]
  467d30:	ldurb	w8, [x29, #-201]
  467d34:	ldurb	w9, [x29, #-64]
  467d38:	sdiv	w8, w8, w9
  467d3c:	mov	w0, w8
  467d40:	sxtw	x10, w0
  467d44:	stur	x10, [x29, #-224]
  467d48:	ldurb	w8, [x29, #-71]
  467d4c:	cmp	w8, #0x1
  467d50:	b.ne	467e1c <ferror@plt+0x660ec>  // b.any
  467d54:	ldurb	w8, [x29, #-72]
  467d58:	mov	w9, w8
  467d5c:	ldur	x10, [x29, #-224]
  467d60:	mul	x9, x10, x9
  467d64:	stur	x9, [x29, #-224]
  467d68:	ldur	x9, [x29, #-224]
  467d6c:	ldr	x10, [sp, #464]
  467d70:	ldr	x11, [x10]
  467d74:	add	x9, x11, x9
  467d78:	str	x9, [x10]
  467d7c:	ldur	x9, [x29, #-224]
  467d80:	cbz	x9, 467d8c <ferror@plt+0x6605c>
  467d84:	ldr	x8, [sp, #464]
  467d88:	str	wzr, [x8, #8]
  467d8c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467d90:	add	x0, x0, #0x3ea
  467d94:	bl	401cf0 <gettext@plt>
  467d98:	ldurb	w1, [x29, #-201]
  467d9c:	ldur	x8, [x29, #-224]
  467da0:	ldr	x9, [sp, #456]
  467da4:	str	x0, [sp, #368]
  467da8:	mov	x0, x9
  467dac:	str	w1, [sp, #364]
  467db0:	mov	x1, x8
  467db4:	bl	45dad4 <ferror@plt+0x5bda4>
  467db8:	ldr	x8, [sp, #464]
  467dbc:	ldr	x1, [x8]
  467dc0:	ldr	x9, [sp, #440]
  467dc4:	str	x0, [sp, #352]
  467dc8:	mov	x0, x9
  467dcc:	bl	45dad4 <ferror@plt+0x5bda4>
  467dd0:	ldur	w10, [x29, #-52]
  467dd4:	str	x0, [sp, #344]
  467dd8:	cbz	w10, 467df4 <ferror@plt+0x660c4>
  467ddc:	ldur	x8, [x29, #-224]
  467de0:	cbz	x8, 467df4 <ferror@plt+0x660c4>
  467de4:	ldr	x0, [sp, #432]
  467de8:	bl	401cf0 <gettext@plt>
  467dec:	str	x0, [sp, #336]
  467df0:	b	467dfc <ferror@plt+0x660cc>
  467df4:	ldr	x8, [sp, #416]
  467df8:	str	x8, [sp, #336]
  467dfc:	ldr	x8, [sp, #336]
  467e00:	ldr	x0, [sp, #368]
  467e04:	ldr	w1, [sp, #364]
  467e08:	ldr	x2, [sp, #352]
  467e0c:	ldr	x3, [sp, #344]
  467e10:	mov	x4, x8
  467e14:	bl	401ca0 <printf@plt>
  467e18:	b	467f34 <ferror@plt+0x66204>
  467e1c:	ldr	x8, [sp, #464]
  467e20:	ldrb	w9, [x8, #32]
  467e24:	mov	w10, w9
  467e28:	ldur	x11, [x29, #-224]
  467e2c:	add	x10, x10, x11
  467e30:	ldurb	w9, [x29, #-71]
  467e34:	mov	w11, w9
  467e38:	udiv	x10, x10, x11
  467e3c:	ldurb	w9, [x29, #-72]
  467e40:	mov	w11, w9
  467e44:	mul	x10, x10, x11
  467e48:	stur	w10, [x29, #-228]
  467e4c:	ldur	w9, [x29, #-228]
  467e50:	mov	w11, w9
  467e54:	ldr	x12, [x8]
  467e58:	add	x11, x12, x11
  467e5c:	str	x11, [x8]
  467e60:	ldrb	w9, [x8, #32]
  467e64:	mov	w11, w9
  467e68:	ldur	x12, [x29, #-224]
  467e6c:	add	x11, x11, x12
  467e70:	ldurb	w9, [x29, #-71]
  467e74:	mov	w12, w9
  467e78:	udiv	x13, x11, x12
  467e7c:	mul	x12, x13, x12
  467e80:	subs	x11, x11, x12
  467e84:	strb	w11, [x8, #32]
  467e88:	ldur	w9, [x29, #-228]
  467e8c:	cbz	w9, 467e98 <ferror@plt+0x66168>
  467e90:	ldr	x8, [sp, #464]
  467e94:	str	wzr, [x8, #8]
  467e98:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467e9c:	add	x0, x0, #0x42d
  467ea0:	bl	401cf0 <gettext@plt>
  467ea4:	ldurb	w1, [x29, #-201]
  467ea8:	ldur	x8, [x29, #-224]
  467eac:	ldr	x9, [sp, #456]
  467eb0:	str	x0, [sp, #328]
  467eb4:	mov	x0, x9
  467eb8:	str	w1, [sp, #324]
  467ebc:	mov	x1, x8
  467ec0:	bl	45dad4 <ferror@plt+0x5bda4>
  467ec4:	ldr	x8, [sp, #464]
  467ec8:	ldr	x1, [x8]
  467ecc:	ldr	x9, [sp, #440]
  467ed0:	str	x0, [sp, #312]
  467ed4:	mov	x0, x9
  467ed8:	bl	45dad4 <ferror@plt+0x5bda4>
  467edc:	ldr	x8, [sp, #464]
  467ee0:	ldrb	w4, [x8, #32]
  467ee4:	ldur	w10, [x29, #-52]
  467ee8:	str	x0, [sp, #304]
  467eec:	str	w4, [sp, #300]
  467ef0:	cbz	w10, 467f0c <ferror@plt+0x661dc>
  467ef4:	ldur	w8, [x29, #-228]
  467ef8:	cbz	w8, 467f0c <ferror@plt+0x661dc>
  467efc:	ldr	x0, [sp, #432]
  467f00:	bl	401cf0 <gettext@plt>
  467f04:	str	x0, [sp, #288]
  467f08:	b	467f14 <ferror@plt+0x661e4>
  467f0c:	ldr	x8, [sp, #416]
  467f10:	str	x8, [sp, #288]
  467f14:	ldr	x8, [sp, #288]
  467f18:	ldr	x0, [sp, #328]
  467f1c:	ldr	w1, [sp, #324]
  467f20:	ldr	x2, [sp, #312]
  467f24:	ldr	x3, [sp, #304]
  467f28:	ldr	w4, [sp, #300]
  467f2c:	mov	x5, x8
  467f30:	bl	401ca0 <printf@plt>
  467f34:	ldurb	w8, [x29, #-201]
  467f38:	ldurb	w9, [x29, #-64]
  467f3c:	sdiv	w10, w8, w9
  467f40:	mul	w9, w10, w9
  467f44:	subs	w8, w8, w9
  467f48:	ldur	w9, [x29, #-68]
  467f4c:	add	w8, w8, w9
  467f50:	mov	w0, w8
  467f54:	sxtw	x11, w0
  467f58:	stur	x11, [x29, #-216]
  467f5c:	ldur	x11, [x29, #-216]
  467f60:	ldr	x12, [sp, #464]
  467f64:	ldr	w8, [x12, #16]
  467f68:	mov	w13, w8
  467f6c:	add	x11, x13, x11
  467f70:	str	w11, [x12, #16]
  467f74:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467f78:	add	x0, x0, #0x466
  467f7c:	bl	401cf0 <gettext@plt>
  467f80:	ldur	x1, [x29, #-216]
  467f84:	ldr	x12, [sp, #424]
  467f88:	str	x0, [sp, #280]
  467f8c:	mov	x0, x12
  467f90:	bl	45dad4 <ferror@plt+0x5bda4>
  467f94:	ldr	x12, [sp, #464]
  467f98:	ldr	w2, [x12, #16]
  467f9c:	ldr	x1, [sp, #280]
  467fa0:	str	x0, [sp, #272]
  467fa4:	mov	x0, x1
  467fa8:	ldr	x1, [sp, #272]
  467fac:	bl	401ca0 <printf@plt>
  467fb0:	ldur	w8, [x29, #-52]
  467fb4:	cbnz	w8, 467fc4 <ferror@plt+0x66294>
  467fb8:	ldr	x8, [sp, #464]
  467fbc:	ldr	w9, [x8, #8]
  467fc0:	cbz	w9, 467fe0 <ferror@plt+0x662b0>
  467fc4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  467fc8:	add	x0, x0, #0x47c
  467fcc:	bl	401cf0 <gettext@plt>
  467fd0:	ldr	x8, [sp, #464]
  467fd4:	ldr	w1, [x8, #8]
  467fd8:	bl	401ca0 <printf@plt>
  467fdc:	b	467fe8 <ferror@plt+0x662b8>
  467fe0:	mov	w0, #0xa                   	// #10
  467fe4:	bl	401cd0 <putchar@plt>
  467fe8:	ldr	x8, [sp, #464]
  467fec:	ldr	w9, [x8, #8]
  467ff0:	add	w9, w9, #0x1
  467ff4:	str	w9, [x8, #8]
  467ff8:	b	468a58 <ferror@plt+0x66d28>
  467ffc:	ldurb	w8, [x29, #-201]
  468000:	subs	w8, w8, #0x0
  468004:	mov	w9, w8
  468008:	ubfx	x9, x9, #0, #32
  46800c:	cmp	x9, #0xc
  468010:	str	x9, [sp, #264]
  468014:	b.hi	468964 <ferror@plt+0x66c34>  // b.pmore
  468018:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46801c:	add	x8, x8, #0xac
  468020:	ldr	x11, [sp, #264]
  468024:	ldrsw	x10, [x8, x11, lsl #2]
  468028:	add	x9, x8, x10
  46802c:	br	x9
  468030:	ldur	x0, [x29, #-24]
  468034:	ldurb	w1, [x29, #-70]
  468038:	ldur	x2, [x29, #-32]
  46803c:	bl	46c7e8 <ferror@plt+0x6aab8>
  468040:	ldur	x8, [x29, #-24]
  468044:	add	x8, x8, x0
  468048:	stur	x8, [x29, #-24]
  46804c:	b	468a58 <ferror@plt+0x66d28>
  468050:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468054:	add	x0, x0, #0x488
  468058:	bl	401cf0 <gettext@plt>
  46805c:	bl	401ca0 <printf@plt>
  468060:	ldur	w8, [x29, #-52]
  468064:	cbnz	w8, 468074 <ferror@plt+0x66344>
  468068:	ldr	x8, [sp, #464]
  46806c:	ldr	w9, [x8, #8]
  468070:	cbz	w9, 468090 <ferror@plt+0x66360>
  468074:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468078:	add	x0, x0, #0x47c
  46807c:	bl	401cf0 <gettext@plt>
  468080:	ldr	x8, [sp, #464]
  468084:	ldr	w1, [x8, #8]
  468088:	bl	401ca0 <printf@plt>
  46808c:	b	468098 <ferror@plt+0x66368>
  468090:	mov	w0, #0xa                   	// #10
  468094:	bl	401cd0 <putchar@plt>
  468098:	ldr	x8, [sp, #464]
  46809c:	ldr	w9, [x8, #8]
  4680a0:	add	w9, w9, #0x1
  4680a4:	str	w9, [x8, #8]
  4680a8:	b	468a58 <ferror@plt+0x66d28>
  4680ac:	ldur	x0, [x29, #-24]
  4680b0:	ldur	x1, [x29, #-32]
  4680b4:	mov	w8, wzr
  4680b8:	mov	w2, w8
  4680bc:	sub	x3, x29, #0xf4
  4680c0:	sub	x4, x29, #0xf8
  4680c4:	bl	44a2a0 <ferror@plt+0x48570>
  4680c8:	stur	x0, [x29, #-240]
  4680cc:	ldur	w8, [x29, #-244]
  4680d0:	mov	w9, w8
  4680d4:	ldur	x10, [x29, #-24]
  4680d8:	add	x9, x10, x9
  4680dc:	stur	x9, [x29, #-24]
  4680e0:	ldur	x9, [x29, #-240]
  4680e4:	stur	x9, [x29, #-224]
  4680e8:	ldur	x9, [x29, #-224]
  4680ec:	ldur	x10, [x29, #-240]
  4680f0:	cmp	x9, x10
  4680f4:	b.eq	468104 <ferror@plt+0x663d4>  // b.none
  4680f8:	ldur	w8, [x29, #-248]
  4680fc:	orr	w8, w8, #0x2
  468100:	stur	w8, [x29, #-248]
  468104:	ldur	w0, [x29, #-248]
  468108:	bl	45defc <ferror@plt+0x5c1cc>
  46810c:	ldurb	w8, [x29, #-71]
  468110:	cmp	w8, #0x1
  468114:	b.ne	4681d0 <ferror@plt+0x664a0>  // b.any
  468118:	ldurb	w8, [x29, #-72]
  46811c:	mov	w9, w8
  468120:	ldur	x10, [x29, #-224]
  468124:	mul	x9, x10, x9
  468128:	stur	x9, [x29, #-224]
  46812c:	ldur	x9, [x29, #-224]
  468130:	ldr	x10, [sp, #464]
  468134:	ldr	x11, [x10]
  468138:	add	x9, x11, x9
  46813c:	str	x9, [x10]
  468140:	ldur	x9, [x29, #-224]
  468144:	cbz	x9, 468150 <ferror@plt+0x66420>
  468148:	ldr	x8, [sp, #464]
  46814c:	str	wzr, [x8, #8]
  468150:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468154:	add	x0, x0, #0x48f
  468158:	bl	401cf0 <gettext@plt>
  46815c:	ldur	x1, [x29, #-224]
  468160:	ldr	x8, [sp, #456]
  468164:	str	x0, [sp, #256]
  468168:	mov	x0, x8
  46816c:	bl	45dad4 <ferror@plt+0x5bda4>
  468170:	ldr	x8, [sp, #464]
  468174:	ldr	x1, [x8]
  468178:	ldr	x9, [sp, #440]
  46817c:	str	x0, [sp, #248]
  468180:	mov	x0, x9
  468184:	bl	45dad4 <ferror@plt+0x5bda4>
  468188:	ldur	w10, [x29, #-52]
  46818c:	str	x0, [sp, #240]
  468190:	cbz	w10, 4681ac <ferror@plt+0x6647c>
  468194:	ldur	x8, [x29, #-224]
  468198:	cbz	x8, 4681ac <ferror@plt+0x6647c>
  46819c:	ldr	x0, [sp, #432]
  4681a0:	bl	401cf0 <gettext@plt>
  4681a4:	str	x0, [sp, #232]
  4681a8:	b	4681b4 <ferror@plt+0x66484>
  4681ac:	ldr	x8, [sp, #416]
  4681b0:	str	x8, [sp, #232]
  4681b4:	ldr	x8, [sp, #232]
  4681b8:	ldr	x0, [sp, #256]
  4681bc:	ldr	x1, [sp, #248]
  4681c0:	ldr	x2, [sp, #240]
  4681c4:	mov	x3, x8
  4681c8:	bl	401ca0 <printf@plt>
  4681cc:	b	4682d8 <ferror@plt+0x665a8>
  4681d0:	ldr	x8, [sp, #464]
  4681d4:	ldrb	w9, [x8, #32]
  4681d8:	mov	w10, w9
  4681dc:	ldur	x11, [x29, #-224]
  4681e0:	add	x10, x10, x11
  4681e4:	ldurb	w9, [x29, #-71]
  4681e8:	mov	w11, w9
  4681ec:	udiv	x10, x10, x11
  4681f0:	ldurb	w9, [x29, #-72]
  4681f4:	mov	w11, w9
  4681f8:	mul	x10, x10, x11
  4681fc:	stur	w10, [x29, #-252]
  468200:	ldur	w9, [x29, #-252]
  468204:	mov	w11, w9
  468208:	ldr	x12, [x8]
  46820c:	add	x11, x12, x11
  468210:	str	x11, [x8]
  468214:	ldrb	w9, [x8, #32]
  468218:	mov	w11, w9
  46821c:	ldur	x12, [x29, #-224]
  468220:	add	x11, x11, x12
  468224:	ldurb	w9, [x29, #-71]
  468228:	mov	w12, w9
  46822c:	udiv	x13, x11, x12
  468230:	mul	x12, x13, x12
  468234:	subs	x11, x11, x12
  468238:	strb	w11, [x8, #32]
  46823c:	ldur	w9, [x29, #-252]
  468240:	cbz	w9, 46824c <ferror@plt+0x6651c>
  468244:	ldr	x8, [sp, #464]
  468248:	str	wzr, [x8, #8]
  46824c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468250:	add	x0, x0, #0x4ad
  468254:	bl	401cf0 <gettext@plt>
  468258:	ldur	x1, [x29, #-224]
  46825c:	ldr	x8, [sp, #456]
  468260:	str	x0, [sp, #224]
  468264:	mov	x0, x8
  468268:	bl	45dad4 <ferror@plt+0x5bda4>
  46826c:	ldr	x8, [sp, #464]
  468270:	ldr	x1, [x8]
  468274:	ldr	x9, [sp, #440]
  468278:	str	x0, [sp, #216]
  46827c:	mov	x0, x9
  468280:	bl	45dad4 <ferror@plt+0x5bda4>
  468284:	ldr	x8, [sp, #464]
  468288:	ldrb	w3, [x8, #32]
  46828c:	ldur	w10, [x29, #-52]
  468290:	str	x0, [sp, #208]
  468294:	str	w3, [sp, #204]
  468298:	cbz	w10, 4682b4 <ferror@plt+0x66584>
  46829c:	ldur	w8, [x29, #-252]
  4682a0:	cbz	w8, 4682b4 <ferror@plt+0x66584>
  4682a4:	ldr	x0, [sp, #432]
  4682a8:	bl	401cf0 <gettext@plt>
  4682ac:	str	x0, [sp, #192]
  4682b0:	b	4682bc <ferror@plt+0x6658c>
  4682b4:	ldr	x8, [sp, #416]
  4682b8:	str	x8, [sp, #192]
  4682bc:	ldr	x8, [sp, #192]
  4682c0:	ldr	x0, [sp, #224]
  4682c4:	ldr	x1, [sp, #216]
  4682c8:	ldr	x2, [sp, #208]
  4682cc:	ldr	w3, [sp, #204]
  4682d0:	mov	x4, x8
  4682d4:	bl	401ca0 <printf@plt>
  4682d8:	b	468a58 <ferror@plt+0x66d28>
  4682dc:	ldur	x0, [x29, #-24]
  4682e0:	ldur	x1, [x29, #-32]
  4682e4:	mov	w2, #0x1                   	// #1
  4682e8:	add	x3, sp, #0x224
  4682ec:	add	x4, sp, #0x220
  4682f0:	bl	44a2a0 <ferror@plt+0x48570>
  4682f4:	str	x0, [sp, #552]
  4682f8:	ldr	w8, [sp, #548]
  4682fc:	mov	w9, w8
  468300:	ldur	x10, [x29, #-24]
  468304:	add	x9, x10, x9
  468308:	stur	x9, [x29, #-24]
  46830c:	ldr	x9, [sp, #552]
  468310:	stur	x9, [x29, #-216]
  468314:	ldur	x9, [x29, #-216]
  468318:	ldr	x10, [sp, #552]
  46831c:	cmp	x9, x10
  468320:	b.eq	468330 <ferror@plt+0x66600>  // b.none
  468324:	ldr	w8, [sp, #544]
  468328:	orr	w8, w8, #0x2
  46832c:	str	w8, [sp, #544]
  468330:	ldr	w0, [sp, #544]
  468334:	bl	45defc <ferror@plt+0x5c1cc>
  468338:	ldur	x8, [x29, #-216]
  46833c:	ldr	x9, [sp, #464]
  468340:	ldr	w10, [x9, #16]
  468344:	mov	w11, w10
  468348:	add	x8, x11, x8
  46834c:	str	w8, [x9, #16]
  468350:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468354:	add	x0, x0, #0x4cf
  468358:	bl	401cf0 <gettext@plt>
  46835c:	ldur	x1, [x29, #-216]
  468360:	ldr	x9, [sp, #424]
  468364:	str	x0, [sp, #184]
  468368:	mov	x0, x9
  46836c:	bl	45dad4 <ferror@plt+0x5bda4>
  468370:	ldr	x9, [sp, #464]
  468374:	ldr	w2, [x9, #16]
  468378:	ldr	x1, [sp, #184]
  46837c:	str	x0, [sp, #176]
  468380:	mov	x0, x1
  468384:	ldr	x1, [sp, #176]
  468388:	bl	401ca0 <printf@plt>
  46838c:	b	468a58 <ferror@plt+0x66d28>
  468390:	ldur	x0, [x29, #-24]
  468394:	ldur	x1, [x29, #-32]
  468398:	mov	w8, wzr
  46839c:	mov	w2, w8
  4683a0:	add	x3, sp, #0x214
  4683a4:	add	x4, sp, #0x210
  4683a8:	bl	44a2a0 <ferror@plt+0x48570>
  4683ac:	str	x0, [sp, #536]
  4683b0:	ldr	w8, [sp, #532]
  4683b4:	mov	w9, w8
  4683b8:	ldur	x10, [x29, #-24]
  4683bc:	add	x9, x10, x9
  4683c0:	stur	x9, [x29, #-24]
  4683c4:	ldr	x9, [sp, #536]
  4683c8:	stur	x9, [x29, #-224]
  4683cc:	ldur	x9, [x29, #-224]
  4683d0:	ldr	x10, [sp, #536]
  4683d4:	cmp	x9, x10
  4683d8:	b.eq	4683e8 <ferror@plt+0x666b8>  // b.none
  4683dc:	ldr	w8, [sp, #528]
  4683e0:	orr	w8, w8, #0x2
  4683e4:	str	w8, [sp, #528]
  4683e8:	ldr	w0, [sp, #528]
  4683ec:	bl	45defc <ferror@plt+0x5c1cc>
  4683f0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4683f4:	add	x0, x0, #0x4eb
  4683f8:	bl	401cf0 <gettext@plt>
  4683fc:	ldur	x1, [x29, #-224]
  468400:	ldr	x8, [sp, #456]
  468404:	str	x0, [sp, #168]
  468408:	mov	x0, x8
  46840c:	bl	45dad4 <ferror@plt+0x5bda4>
  468410:	ldr	x1, [sp, #168]
  468414:	str	x0, [sp, #160]
  468418:	mov	x0, x1
  46841c:	ldr	x1, [sp, #160]
  468420:	bl	401ca0 <printf@plt>
  468424:	ldur	x8, [x29, #-224]
  468428:	ldr	x9, [sp, #464]
  46842c:	str	w8, [x9, #12]
  468430:	b	468a58 <ferror@plt+0x66d28>
  468434:	ldur	x0, [x29, #-24]
  468438:	ldur	x1, [x29, #-32]
  46843c:	mov	w8, wzr
  468440:	mov	w2, w8
  468444:	add	x3, sp, #0x204
  468448:	add	x4, sp, #0x200
  46844c:	bl	44a2a0 <ferror@plt+0x48570>
  468450:	str	x0, [sp, #520]
  468454:	ldr	w8, [sp, #516]
  468458:	mov	w9, w8
  46845c:	ldur	x10, [x29, #-24]
  468460:	add	x9, x10, x9
  468464:	stur	x9, [x29, #-24]
  468468:	ldr	x9, [sp, #520]
  46846c:	stur	x9, [x29, #-224]
  468470:	ldur	x9, [x29, #-224]
  468474:	ldr	x10, [sp, #520]
  468478:	cmp	x9, x10
  46847c:	b.eq	46848c <ferror@plt+0x6675c>  // b.none
  468480:	ldr	w8, [sp, #512]
  468484:	orr	w8, w8, #0x2
  468488:	str	w8, [sp, #512]
  46848c:	ldr	w0, [sp, #512]
  468490:	bl	45defc <ferror@plt+0x5c1cc>
  468494:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468498:	add	x0, x0, #0x51f
  46849c:	bl	401cf0 <gettext@plt>
  4684a0:	ldur	x1, [x29, #-224]
  4684a4:	ldr	x8, [sp, #456]
  4684a8:	str	x0, [sp, #152]
  4684ac:	mov	x0, x8
  4684b0:	bl	45dad4 <ferror@plt+0x5bda4>
  4684b4:	ldr	x1, [sp, #152]
  4684b8:	str	x0, [sp, #144]
  4684bc:	mov	x0, x1
  4684c0:	ldr	x1, [sp, #144]
  4684c4:	bl	401ca0 <printf@plt>
  4684c8:	ldur	x8, [x29, #-224]
  4684cc:	ldr	x9, [sp, #464]
  4684d0:	str	w8, [x9, #20]
  4684d4:	b	468a58 <ferror@plt+0x66d28>
  4684d8:	ldr	x8, [sp, #464]
  4684dc:	ldrsw	x9, [x8, #24]
  4684e0:	stur	x9, [x29, #-216]
  4684e4:	ldur	x9, [x29, #-216]
  4684e8:	cmp	x9, #0x0
  4684ec:	cset	w10, ne  // ne = any
  4684f0:	eor	w10, w10, #0x1
  4684f4:	and	w10, w10, #0x1
  4684f8:	mov	w0, w10
  4684fc:	sxtw	x9, w0
  468500:	stur	x9, [x29, #-216]
  468504:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468508:	add	x0, x0, #0x533
  46850c:	bl	401cf0 <gettext@plt>
  468510:	ldur	x1, [x29, #-216]
  468514:	ldr	x8, [sp, #424]
  468518:	str	x0, [sp, #136]
  46851c:	mov	x0, x8
  468520:	bl	45dad4 <ferror@plt+0x5bda4>
  468524:	ldr	x1, [sp, #136]
  468528:	str	x0, [sp, #128]
  46852c:	mov	x0, x1
  468530:	ldr	x1, [sp, #128]
  468534:	bl	401ca0 <printf@plt>
  468538:	ldur	x8, [x29, #-216]
  46853c:	ldr	x9, [sp, #464]
  468540:	str	w8, [x9, #24]
  468544:	b	468a58 <ferror@plt+0x66d28>
  468548:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46854c:	add	x0, x0, #0x548
  468550:	bl	401cf0 <gettext@plt>
  468554:	bl	401ca0 <printf@plt>
  468558:	mov	w8, #0x1                   	// #1
  46855c:	ldr	x9, [sp, #464]
  468560:	str	w8, [x9, #28]
  468564:	b	468a58 <ferror@plt+0x66d28>
  468568:	sub	x8, x29, #0x60
  46856c:	ldurb	w9, [x29, #-63]
  468570:	mov	w10, #0xff                  	// #255
  468574:	subs	w9, w10, w9
  468578:	ldurb	w10, [x29, #-64]
  46857c:	sdiv	w9, w9, w10
  468580:	mov	w0, w9
  468584:	sxtw	x11, w0
  468588:	stur	x11, [x29, #-224]
  46858c:	ldrb	w9, [x8, #25]
  468590:	cbz	w9, 46864c <ferror@plt+0x6691c>
  468594:	ldurb	w8, [x29, #-72]
  468598:	mov	w9, w8
  46859c:	ldur	x10, [x29, #-224]
  4685a0:	mul	x9, x10, x9
  4685a4:	stur	x9, [x29, #-224]
  4685a8:	ldur	x9, [x29, #-224]
  4685ac:	ldr	x10, [sp, #464]
  4685b0:	ldr	x11, [x10]
  4685b4:	add	x9, x11, x9
  4685b8:	str	x9, [x10]
  4685bc:	ldur	x9, [x29, #-224]
  4685c0:	cbz	x9, 4685cc <ferror@plt+0x6689c>
  4685c4:	ldr	x8, [sp, #464]
  4685c8:	str	wzr, [x8, #8]
  4685cc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4685d0:	add	x0, x0, #0x55b
  4685d4:	bl	401cf0 <gettext@plt>
  4685d8:	ldur	x1, [x29, #-224]
  4685dc:	ldr	x8, [sp, #456]
  4685e0:	str	x0, [sp, #120]
  4685e4:	mov	x0, x8
  4685e8:	bl	45dad4 <ferror@plt+0x5bda4>
  4685ec:	ldr	x8, [sp, #464]
  4685f0:	ldr	x1, [x8]
  4685f4:	ldr	x9, [sp, #440]
  4685f8:	str	x0, [sp, #112]
  4685fc:	mov	x0, x9
  468600:	bl	45dad4 <ferror@plt+0x5bda4>
  468604:	ldur	w10, [x29, #-52]
  468608:	str	x0, [sp, #104]
  46860c:	cbz	w10, 468628 <ferror@plt+0x668f8>
  468610:	ldur	x8, [x29, #-224]
  468614:	cbz	x8, 468628 <ferror@plt+0x668f8>
  468618:	ldr	x0, [sp, #432]
  46861c:	bl	401cf0 <gettext@plt>
  468620:	str	x0, [sp, #96]
  468624:	b	468630 <ferror@plt+0x66900>
  468628:	ldr	x8, [sp, #416]
  46862c:	str	x8, [sp, #96]
  468630:	ldr	x8, [sp, #96]
  468634:	ldr	x0, [sp, #120]
  468638:	ldr	x1, [sp, #112]
  46863c:	ldr	x2, [sp, #104]
  468640:	mov	x3, x8
  468644:	bl	401ca0 <printf@plt>
  468648:	b	468754 <ferror@plt+0x66a24>
  46864c:	ldr	x8, [sp, #464]
  468650:	ldrb	w9, [x8, #32]
  468654:	mov	w10, w9
  468658:	ldur	x11, [x29, #-224]
  46865c:	add	x10, x10, x11
  468660:	ldurb	w9, [x29, #-71]
  468664:	mov	w11, w9
  468668:	udiv	x10, x10, x11
  46866c:	ldurb	w9, [x29, #-72]
  468670:	mov	w11, w9
  468674:	mul	x10, x10, x11
  468678:	str	w10, [sp, #508]
  46867c:	ldr	w9, [sp, #508]
  468680:	mov	w11, w9
  468684:	ldr	x12, [x8]
  468688:	add	x11, x12, x11
  46868c:	str	x11, [x8]
  468690:	ldrb	w9, [x8, #32]
  468694:	mov	w11, w9
  468698:	ldur	x12, [x29, #-224]
  46869c:	add	x11, x11, x12
  4686a0:	ldurb	w9, [x29, #-71]
  4686a4:	mov	w12, w9
  4686a8:	udiv	x13, x11, x12
  4686ac:	mul	x12, x13, x12
  4686b0:	subs	x11, x11, x12
  4686b4:	strb	w11, [x8, #32]
  4686b8:	ldr	w9, [sp, #508]
  4686bc:	cbz	w9, 4686c8 <ferror@plt+0x66998>
  4686c0:	ldr	x8, [sp, #464]
  4686c4:	str	wzr, [x8, #8]
  4686c8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4686cc:	add	x0, x0, #0x582
  4686d0:	bl	401cf0 <gettext@plt>
  4686d4:	ldur	x1, [x29, #-224]
  4686d8:	ldr	x8, [sp, #456]
  4686dc:	str	x0, [sp, #88]
  4686e0:	mov	x0, x8
  4686e4:	bl	45dad4 <ferror@plt+0x5bda4>
  4686e8:	ldr	x8, [sp, #464]
  4686ec:	ldr	x1, [x8]
  4686f0:	ldr	x9, [sp, #440]
  4686f4:	str	x0, [sp, #80]
  4686f8:	mov	x0, x9
  4686fc:	bl	45dad4 <ferror@plt+0x5bda4>
  468700:	ldr	x8, [sp, #464]
  468704:	ldrb	w3, [x8, #32]
  468708:	ldur	w10, [x29, #-52]
  46870c:	str	x0, [sp, #72]
  468710:	str	w3, [sp, #68]
  468714:	cbz	w10, 468730 <ferror@plt+0x66a00>
  468718:	ldr	w8, [sp, #508]
  46871c:	cbz	w8, 468730 <ferror@plt+0x66a00>
  468720:	ldr	x0, [sp, #432]
  468724:	bl	401cf0 <gettext@plt>
  468728:	str	x0, [sp, #56]
  46872c:	b	468738 <ferror@plt+0x66a08>
  468730:	ldr	x8, [sp, #416]
  468734:	str	x8, [sp, #56]
  468738:	ldr	x8, [sp, #56]
  46873c:	ldr	x0, [sp, #88]
  468740:	ldr	x1, [sp, #80]
  468744:	ldr	x2, [sp, #72]
  468748:	ldr	w3, [sp, #68]
  46874c:	mov	x4, x8
  468750:	bl	401ca0 <printf@plt>
  468754:	b	468a58 <ferror@plt+0x66d28>
  468758:	mov	w8, #0x2                   	// #2
  46875c:	str	w8, [sp, #504]
  468760:	ldr	w8, [sp, #504]
  468764:	mov	w9, w8
  468768:	mov	x10, #0x8                   	// #8
  46876c:	cmp	x10, x9
  468770:	b.cs	4687ac <ferror@plt+0x66a7c>  // b.hs, b.nlast
  468774:	ldr	w8, [sp, #504]
  468778:	mov	w2, w8
  46877c:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  468780:	add	x0, x0, #0x2b3
  468784:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  468788:	add	x1, x1, #0x2fb
  46878c:	bl	4018e0 <ngettext@plt>
  468790:	ldr	w1, [sp, #504]
  468794:	mov	w8, #0x8                   	// #8
  468798:	mov	w2, w8
  46879c:	str	w8, [sp, #52]
  4687a0:	bl	4711a8 <error@@Base>
  4687a4:	ldr	w8, [sp, #52]
  4687a8:	str	w8, [sp, #504]
  4687ac:	ldur	x8, [x29, #-24]
  4687b0:	ldr	w9, [sp, #504]
  4687b4:	mov	w10, w9
  4687b8:	add	x8, x8, x10
  4687bc:	ldur	x10, [x29, #-32]
  4687c0:	cmp	x8, x10
  4687c4:	b.cc	4687f0 <ferror@plt+0x66ac0>  // b.lo, b.ul, b.last
  4687c8:	ldur	x8, [x29, #-24]
  4687cc:	ldur	x9, [x29, #-32]
  4687d0:	cmp	x8, x9
  4687d4:	b.cs	4687ec <ferror@plt+0x66abc>  // b.hs, b.nlast
  4687d8:	ldur	x8, [x29, #-32]
  4687dc:	ldur	x9, [x29, #-24]
  4687e0:	subs	x8, x8, x9
  4687e4:	str	w8, [sp, #504]
  4687e8:	b	4687f0 <ferror@plt+0x66ac0>
  4687ec:	str	wzr, [sp, #504]
  4687f0:	ldr	w8, [sp, #504]
  4687f4:	cbz	w8, 468804 <ferror@plt+0x66ad4>
  4687f8:	ldr	w8, [sp, #504]
  4687fc:	cmp	w8, #0x8
  468800:	b.ls	46880c <ferror@plt+0x66adc>  // b.plast
  468804:	stur	xzr, [x29, #-224]
  468808:	b	468828 <ferror@plt+0x66af8>
  46880c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  468810:	add	x8, x8, #0x578
  468814:	ldr	x8, [x8]
  468818:	ldur	x0, [x29, #-24]
  46881c:	ldr	w1, [sp, #504]
  468820:	blr	x8
  468824:	stur	x0, [x29, #-224]
  468828:	ldur	x8, [x29, #-24]
  46882c:	add	x8, x8, #0x2
  468830:	stur	x8, [x29, #-24]
  468834:	ldur	x8, [x29, #-224]
  468838:	ldr	x9, [sp, #464]
  46883c:	ldr	x10, [x9]
  468840:	add	x8, x10, x8
  468844:	str	x8, [x9]
  468848:	mov	w11, #0x0                   	// #0
  46884c:	strb	w11, [x9, #32]
  468850:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468854:	add	x0, x0, #0x5ad
  468858:	bl	401cf0 <gettext@plt>
  46885c:	ldur	x1, [x29, #-224]
  468860:	ldr	x8, [sp, #456]
  468864:	str	x0, [sp, #40]
  468868:	mov	x0, x8
  46886c:	bl	45dad4 <ferror@plt+0x5bda4>
  468870:	ldr	x8, [sp, #464]
  468874:	ldr	x1, [x8]
  468878:	ldr	x9, [sp, #440]
  46887c:	str	x0, [sp, #32]
  468880:	mov	x0, x9
  468884:	bl	45dad4 <ferror@plt+0x5bda4>
  468888:	ldr	x1, [sp, #40]
  46888c:	str	x0, [sp, #24]
  468890:	mov	x0, x1
  468894:	ldr	x1, [sp, #32]
  468898:	ldr	x2, [sp, #24]
  46889c:	bl	401ca0 <printf@plt>
  4688a0:	b	468a58 <ferror@plt+0x66d28>
  4688a4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4688a8:	add	x0, x0, #0x5db
  4688ac:	bl	401cf0 <gettext@plt>
  4688b0:	bl	401ca0 <printf@plt>
  4688b4:	b	468a58 <ferror@plt+0x66d28>
  4688b8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  4688bc:	add	x0, x0, #0x5f7
  4688c0:	bl	401cf0 <gettext@plt>
  4688c4:	bl	401ca0 <printf@plt>
  4688c8:	b	468a58 <ferror@plt+0x66d28>
  4688cc:	ldur	x0, [x29, #-24]
  4688d0:	ldur	x1, [x29, #-32]
  4688d4:	mov	w8, wzr
  4688d8:	mov	w2, w8
  4688dc:	add	x3, sp, #0x1ec
  4688e0:	add	x4, sp, #0x1e8
  4688e4:	bl	44a2a0 <ferror@plt+0x48570>
  4688e8:	str	x0, [sp, #496]
  4688ec:	ldr	w8, [sp, #492]
  4688f0:	mov	w9, w8
  4688f4:	ldur	x10, [x29, #-24]
  4688f8:	add	x9, x10, x9
  4688fc:	stur	x9, [x29, #-24]
  468900:	ldr	x9, [sp, #496]
  468904:	stur	x9, [x29, #-224]
  468908:	ldur	x9, [x29, #-224]
  46890c:	ldr	x10, [sp, #496]
  468910:	cmp	x9, x10
  468914:	b.eq	468924 <ferror@plt+0x66bf4>  // b.none
  468918:	ldr	w8, [sp, #488]
  46891c:	orr	w8, w8, #0x2
  468920:	str	w8, [sp, #488]
  468924:	ldr	w0, [sp, #488]
  468928:	bl	45defc <ferror@plt+0x5c1cc>
  46892c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468930:	add	x0, x0, #0x615
  468934:	bl	401cf0 <gettext@plt>
  468938:	ldur	x1, [x29, #-224]
  46893c:	ldr	x8, [sp, #456]
  468940:	str	x0, [sp, #16]
  468944:	mov	x0, x8
  468948:	bl	45dad4 <ferror@plt+0x5bda4>
  46894c:	ldr	x1, [sp, #16]
  468950:	str	x0, [sp, #8]
  468954:	mov	x0, x1
  468958:	ldr	x1, [sp, #8]
  46895c:	bl	401ca0 <printf@plt>
  468960:	b	468a58 <ferror@plt+0x66d28>
  468964:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468968:	add	x0, x0, #0x626
  46896c:	bl	401cf0 <gettext@plt>
  468970:	ldurb	w1, [x29, #-201]
  468974:	bl	401ca0 <printf@plt>
  468978:	ldur	x8, [x29, #-104]
  46897c:	cbz	x8, 468a50 <ferror@plt+0x66d20>
  468980:	ldur	x8, [x29, #-104]
  468984:	ldurb	w9, [x29, #-201]
  468988:	subs	w9, w9, #0x1
  46898c:	ldrb	w9, [x8, w9, sxtw]
  468990:	stur	w9, [x29, #-116]
  468994:	ldur	w8, [x29, #-116]
  468998:	cmp	w8, #0x0
  46899c:	cset	w8, le
  4689a0:	tbnz	w8, #0, 468a50 <ferror@plt+0x66d20>
  4689a4:	ldur	x0, [x29, #-24]
  4689a8:	ldur	x1, [x29, #-32]
  4689ac:	mov	w8, wzr
  4689b0:	mov	w2, w8
  4689b4:	add	x3, sp, #0x1dc
  4689b8:	add	x4, sp, #0x1d8
  4689bc:	bl	44a2a0 <ferror@plt+0x48570>
  4689c0:	str	x0, [sp, #480]
  4689c4:	ldr	w8, [sp, #476]
  4689c8:	mov	w9, w8
  4689cc:	ldur	x10, [x29, #-24]
  4689d0:	add	x9, x10, x9
  4689d4:	stur	x9, [x29, #-24]
  4689d8:	ldr	x9, [sp, #480]
  4689dc:	stur	x9, [x29, #-224]
  4689e0:	ldur	x9, [x29, #-224]
  4689e4:	ldr	x10, [sp, #480]
  4689e8:	cmp	x9, x10
  4689ec:	b.eq	4689fc <ferror@plt+0x66ccc>  // b.none
  4689f0:	ldr	w8, [sp, #472]
  4689f4:	orr	w8, w8, #0x2
  4689f8:	str	w8, [sp, #472]
  4689fc:	ldr	w0, [sp, #472]
  468a00:	bl	45defc <ferror@plt+0x5c1cc>
  468a04:	ldur	x1, [x29, #-224]
  468a08:	ldr	x0, [sp, #440]
  468a0c:	bl	45dad4 <ferror@plt+0x5bda4>
  468a10:	ldur	w8, [x29, #-116]
  468a14:	adrp	x9, 485000 <warn@@Base+0x13d44>
  468a18:	add	x9, x9, #0x4f8
  468a1c:	cmp	w8, #0x1
  468a20:	ldr	x10, [sp, #416]
  468a24:	csel	x2, x10, x9, eq  // eq = none
  468a28:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  468a2c:	add	x9, x9, #0x418
  468a30:	str	x0, [sp]
  468a34:	mov	x0, x9
  468a38:	ldr	x1, [sp]
  468a3c:	bl	401ca0 <printf@plt>
  468a40:	ldur	w8, [x29, #-116]
  468a44:	subs	w8, w8, #0x1
  468a48:	stur	w8, [x29, #-116]
  468a4c:	b	468994 <ferror@plt+0x66c64>
  468a50:	mov	w0, #0xa                   	// #10
  468a54:	bl	401cd0 <putchar@plt>
  468a58:	b	467cd4 <ferror@plt+0x65fa4>
  468a5c:	mov	w0, #0xa                   	// #10
  468a60:	bl	401cd0 <putchar@plt>
  468a64:	b	4675ac <ferror@plt+0x6587c>
  468a68:	mov	w8, #0x1                   	// #1
  468a6c:	stur	w8, [x29, #-4]
  468a70:	ldur	w0, [x29, #-4]
  468a74:	add	sp, sp, #0x330
  468a78:	ldr	x28, [sp, #16]
  468a7c:	ldp	x29, x30, [sp], #32
  468a80:	ret
  468a84:	stp	x29, x30, [sp, #-32]!
  468a88:	str	x28, [sp, #16]
  468a8c:	mov	x29, sp
  468a90:	sub	sp, sp, #0x460
  468a94:	add	x8, sp, #0x1b8
  468a98:	mov	w9, wzr
  468a9c:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  468aa0:	add	x10, x10, #0x2b3
  468aa4:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  468aa8:	add	x11, x11, #0x2fb
  468aac:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  468ab0:	add	x12, x12, #0x578
  468ab4:	adrp	x13, 4a4000 <warn@@Base+0x32d44>
  468ab8:	add	x13, x13, #0xbb6
  468abc:	adrp	x14, 4a4000 <warn@@Base+0x32d44>
  468ac0:	add	x14, x14, #0x7dd
  468ac4:	adrp	x15, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  468ac8:	add	x15, x15, #0x540
  468acc:	adrp	x16, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  468ad0:	add	x16, x16, #0x430
  468ad4:	str	x0, [x8, #664]
  468ad8:	str	x1, [x8, #656]
  468adc:	str	x2, [x8, #648]
  468ae0:	str	x3, [x8, #640]
  468ae4:	str	x4, [x8, #632]
  468ae8:	ldr	x0, [x8, #664]
  468aec:	mov	w1, w9
  468af0:	str	x8, [sp, #296]
  468af4:	str	x10, [sp, #288]
  468af8:	str	x11, [sp, #280]
  468afc:	str	x12, [sp, #272]
  468b00:	str	x13, [sp, #264]
  468b04:	str	x14, [sp, #256]
  468b08:	str	x15, [sp, #248]
  468b0c:	str	x16, [sp, #240]
  468b10:	bl	45d6a8 <ferror@plt+0x5b978>
  468b14:	ldr	x8, [sp, #296]
  468b18:	ldr	x9, [x8, #648]
  468b1c:	ldr	x10, [x8, #640]
  468b20:	cmp	x9, x10
  468b24:	b.cs	46b368 <ferror@plt+0x69638>  // b.hs, b.nlast
  468b28:	mov	x8, xzr
  468b2c:	ldr	x9, [sp, #296]
  468b30:	str	x8, [x9, #560]
  468b34:	stur	wzr, [x29, #-124]
  468b38:	str	x8, [x9, #544]
  468b3c:	str	xzr, [x9, #536]
  468b40:	ldr	x8, [x9, #664]
  468b44:	ldr	x0, [x8, #16]
  468b48:	adrp	x1, 498000 <warn@@Base+0x26d44>
  468b4c:	add	x1, x1, #0x887
  468b50:	mov	x2, #0xc                   	// #12
  468b54:	bl	401a50 <strncmp@plt>
  468b58:	cbnz	w0, 468bcc <ferror@plt+0x66e9c>
  468b5c:	ldr	x8, [sp, #296]
  468b60:	ldr	x9, [x8, #664]
  468b64:	ldr	x0, [x9, #16]
  468b68:	adrp	x1, 4a0000 <warn@@Base+0x2ed44>
  468b6c:	add	x1, x1, #0x633
  468b70:	bl	401bb0 <strcmp@plt>
  468b74:	cbz	w0, 468bcc <ferror@plt+0x66e9c>
  468b78:	ldr	x8, [sp, #296]
  468b7c:	ldr	x9, [x8, #640]
  468b80:	str	x9, [x8, #576]
  468b84:	mov	x9, xzr
  468b88:	str	x9, [x8, #584]
  468b8c:	sub	x0, x29, #0x58
  468b90:	adrp	x1, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  468b94:	add	x1, x1, #0x458
  468b98:	mov	x2, #0x28                  	// #40
  468b9c:	bl	4018c0 <memcpy@plt>
  468ba0:	ldurb	w10, [x29, #-56]
  468ba4:	cbnz	w10, 468bc0 <ferror@plt+0x66e90>
  468ba8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468bac:	add	x0, x0, #0x89
  468bb0:	bl	401cf0 <gettext@plt>
  468bb4:	bl	4712bc <warn@@Base>
  468bb8:	stur	wzr, [x29, #-4]
  468bbc:	b	46b370 <ferror@plt+0x69640>
  468bc0:	ldurb	w0, [x29, #-62]
  468bc4:	bl	46b384 <ferror@plt+0x69654>
  468bc8:	b	46a1a0 <ferror@plt+0x68470>
  468bcc:	ldr	x8, [sp, #296]
  468bd0:	ldr	x0, [x8, #664]
  468bd4:	ldr	x1, [x8, #648]
  468bd8:	ldr	x2, [x8, #640]
  468bdc:	sub	x3, x29, #0x58
  468be0:	sub	x4, x29, #0x68
  468be4:	bl	46b3d0 <ferror@plt+0x696a0>
  468be8:	ldr	x8, [sp, #296]
  468bec:	str	x0, [x8, #528]
  468bf0:	cbnz	x0, 468bfc <ferror@plt+0x66ecc>
  468bf4:	stur	wzr, [x29, #-4]
  468bf8:	b	46b370 <ferror@plt+0x69640>
  468bfc:	ldurb	w8, [x29, #-56]
  468c00:	cbnz	w8, 468c20 <ferror@plt+0x66ef0>
  468c04:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468c08:	add	x0, x0, #0x23e
  468c0c:	bl	401cf0 <gettext@plt>
  468c10:	bl	4712bc <warn@@Base>
  468c14:	sub	x8, x29, #0x58
  468c18:	mov	w9, #0x1                   	// #1
  468c1c:	strb	w9, [x8, #32]
  468c20:	ldurb	w0, [x29, #-62]
  468c24:	bl	46b384 <ferror@plt+0x69654>
  468c28:	ldr	x8, [sp, #296]
  468c2c:	ldr	x9, [x8, #528]
  468c30:	str	x9, [x8, #584]
  468c34:	ldr	x9, [x8, #584]
  468c38:	ldurb	w10, [x29, #-55]
  468c3c:	mov	w1, w10
  468c40:	sxtw	x11, w1
  468c44:	add	x9, x9, x11
  468c48:	mov	x11, #0xffffffffffffffff    	// #-1
  468c4c:	add	x9, x9, x11
  468c50:	str	x9, [x8, #648]
  468c54:	ldr	x9, [x8, #648]
  468c58:	ldr	x11, [x8, #640]
  468c5c:	cmp	x9, x11
  468c60:	b.cc	468c80 <ferror@plt+0x66f50>  // b.lo, b.ul, b.last
  468c64:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  468c68:	add	x0, x0, #0xb85
  468c6c:	bl	401cf0 <gettext@plt>
  468c70:	ldurb	w1, [x29, #-55]
  468c74:	bl	4712bc <warn@@Base>
  468c78:	stur	wzr, [x29, #-4]
  468c7c:	b	46b370 <ferror@plt+0x69640>
  468c80:	ldurh	w8, [x29, #-80]
  468c84:	cmp	w8, #0x5
  468c88:	b.lt	469ab4 <ferror@plt+0x67d84>  // b.tstop
  468c8c:	ldr	x8, [sp, #296]
  468c90:	ldr	x1, [x8, #632]
  468c94:	mov	w0, #0xb                   	// #11
  468c98:	bl	45bc18 <ferror@plt+0x59ee8>
  468c9c:	mov	w8, #0x1                   	// #1
  468ca0:	stur	w8, [x29, #-196]
  468ca4:	ldur	w8, [x29, #-196]
  468ca8:	mov	w9, w8
  468cac:	mov	x10, #0x1                   	// #1
  468cb0:	cmp	x10, x9
  468cb4:	b.cs	468ce8 <ferror@plt+0x66fb8>  // b.hs, b.nlast
  468cb8:	ldur	w8, [x29, #-196]
  468cbc:	mov	w2, w8
  468cc0:	ldr	x0, [sp, #288]
  468cc4:	ldr	x1, [sp, #280]
  468cc8:	bl	4018e0 <ngettext@plt>
  468ccc:	ldur	w1, [x29, #-196]
  468cd0:	mov	w8, #0x1                   	// #1
  468cd4:	mov	w2, w8
  468cd8:	str	w8, [sp, #236]
  468cdc:	bl	4711a8 <error@@Base>
  468ce0:	ldr	w8, [sp, #236]
  468ce4:	stur	w8, [x29, #-196]
  468ce8:	ldr	x8, [sp, #296]
  468cec:	ldr	x9, [x8, #648]
  468cf0:	ldur	w10, [x29, #-196]
  468cf4:	mov	w11, w10
  468cf8:	add	x9, x9, x11
  468cfc:	ldr	x11, [x8, #640]
  468d00:	cmp	x9, x11
  468d04:	b.cc	468d38 <ferror@plt+0x67008>  // b.lo, b.ul, b.last
  468d08:	ldr	x8, [sp, #296]
  468d0c:	ldr	x9, [x8, #648]
  468d10:	ldr	x10, [x8, #640]
  468d14:	cmp	x9, x10
  468d18:	b.cs	468d34 <ferror@plt+0x67004>  // b.hs, b.nlast
  468d1c:	ldr	x8, [sp, #296]
  468d20:	ldr	x9, [x8, #640]
  468d24:	ldr	x10, [x8, #648]
  468d28:	subs	x9, x9, x10
  468d2c:	stur	w9, [x29, #-196]
  468d30:	b	468d38 <ferror@plt+0x67008>
  468d34:	stur	wzr, [x29, #-196]
  468d38:	ldur	w8, [x29, #-196]
  468d3c:	cbz	w8, 468d4c <ferror@plt+0x6701c>
  468d40:	ldur	w8, [x29, #-196]
  468d44:	cmp	w8, #0x8
  468d48:	b.ls	468d58 <ferror@plt+0x67028>  // b.plast
  468d4c:	mov	w8, #0x0                   	// #0
  468d50:	sturb	w8, [x29, #-161]
  468d54:	b	468d74 <ferror@plt+0x67044>
  468d58:	ldr	x8, [sp, #272]
  468d5c:	ldr	x9, [x8]
  468d60:	ldr	x10, [sp, #296]
  468d64:	ldr	x0, [x10, #648]
  468d68:	ldur	w1, [x29, #-196]
  468d6c:	blr	x9
  468d70:	sturb	w0, [x29, #-161]
  468d74:	ldr	x8, [sp, #296]
  468d78:	ldr	x9, [x8, #648]
  468d7c:	add	x9, x9, #0x1
  468d80:	str	x9, [x8, #648]
  468d84:	ldr	x8, [sp, #296]
  468d88:	ldr	x9, [x8, #648]
  468d8c:	str	x9, [x8, #520]
  468d90:	str	xzr, [x8, #496]
  468d94:	ldr	x8, [sp, #296]
  468d98:	ldr	x9, [x8, #496]
  468d9c:	ldurb	w10, [x29, #-161]
  468da0:	mov	w11, w10
  468da4:	cmp	x9, x11
  468da8:	b.cs	468e38 <ferror@plt+0x67108>  // b.hs, b.nlast
  468dac:	ldr	x8, [sp, #296]
  468db0:	ldr	x0, [x8, #648]
  468db4:	ldr	x1, [x8, #640]
  468db8:	mov	w9, wzr
  468dbc:	mov	w2, w9
  468dc0:	sub	x3, x29, #0xc8
  468dc4:	mov	x10, xzr
  468dc8:	mov	x4, x10
  468dcc:	bl	44a2a0 <ferror@plt+0x48570>
  468dd0:	ldur	w9, [x29, #-200]
  468dd4:	mov	w8, w9
  468dd8:	ldr	x10, [sp, #296]
  468ddc:	ldr	x11, [x10, #648]
  468de0:	add	x8, x11, x8
  468de4:	str	x8, [x10, #648]
  468de8:	ldr	x8, [sp, #296]
  468dec:	ldr	x0, [x8, #648]
  468df0:	ldr	x1, [x8, #640]
  468df4:	mov	w9, wzr
  468df8:	mov	w2, w9
  468dfc:	sub	x3, x29, #0xcc
  468e00:	mov	x10, xzr
  468e04:	mov	x4, x10
  468e08:	bl	44a2a0 <ferror@plt+0x48570>
  468e0c:	ldur	w9, [x29, #-204]
  468e10:	mov	w8, w9
  468e14:	ldr	x10, [sp, #296]
  468e18:	ldr	x11, [x10, #648]
  468e1c:	add	x8, x11, x8
  468e20:	str	x8, [x10, #648]
  468e24:	ldr	x8, [sp, #296]
  468e28:	ldr	x9, [x8, #496]
  468e2c:	add	x9, x9, #0x1
  468e30:	str	x9, [x8, #496]
  468e34:	b	468d94 <ferror@plt+0x67064>
  468e38:	ldr	x8, [sp, #296]
  468e3c:	ldr	x0, [x8, #648]
  468e40:	ldr	x1, [x8, #640]
  468e44:	mov	w9, wzr
  468e48:	mov	w2, w9
  468e4c:	sub	x3, x29, #0xdc
  468e50:	sub	x4, x29, #0xe0
  468e54:	bl	44a2a0 <ferror@plt+0x48570>
  468e58:	ldr	x8, [sp, #296]
  468e5c:	str	x0, [x8, #464]
  468e60:	ldur	w9, [x29, #-220]
  468e64:	mov	w10, w9
  468e68:	ldr	x11, [x8, #648]
  468e6c:	add	x10, x11, x10
  468e70:	str	x10, [x8, #648]
  468e74:	ldr	x10, [x8, #464]
  468e78:	str	x10, [x8, #536]
  468e7c:	ldr	x10, [x8, #536]
  468e80:	ldr	x11, [x8, #464]
  468e84:	cmp	x10, x11
  468e88:	b.eq	468e98 <ferror@plt+0x67168>  // b.none
  468e8c:	ldur	w8, [x29, #-224]
  468e90:	orr	w8, w8, #0x2
  468e94:	stur	w8, [x29, #-224]
  468e98:	ldur	w0, [x29, #-224]
  468e9c:	bl	45defc <ferror@plt+0x5c1cc>
  468ea0:	ldr	x8, [sp, #296]
  468ea4:	ldr	x9, [x8, #648]
  468ea8:	ldr	x10, [x8, #640]
  468eac:	cmp	x9, x10
  468eb0:	b.ne	468ec4 <ferror@plt+0x67194>  // b.any
  468eb4:	ldr	x0, [sp, #264]
  468eb8:	bl	401cf0 <gettext@plt>
  468ebc:	bl	4712bc <warn@@Base>
  468ec0:	b	46b368 <ferror@plt+0x69638>
  468ec4:	ldr	x8, [sp, #296]
  468ec8:	ldr	x9, [x8, #536]
  468ecc:	mov	x10, #0x8                   	// #8
  468ed0:	mul	x0, x9, x10
  468ed4:	bl	47824c <warn@@Base+0x6f90>
  468ed8:	ldr	x8, [sp, #296]
  468edc:	str	x0, [x8, #544]
  468ee0:	str	xzr, [x8, #488]
  468ee4:	ldr	x8, [sp, #296]
  468ee8:	ldr	x9, [x8, #488]
  468eec:	ldr	x10, [x8, #536]
  468ef0:	cmp	x9, x10
  468ef4:	b.cs	469254 <ferror@plt+0x67524>  // b.hs, b.nlast
  468ef8:	ldr	x8, [sp, #296]
  468efc:	ldr	x9, [x8, #544]
  468f00:	ldr	x10, [x8, #488]
  468f04:	mov	x11, #0x8                   	// #8
  468f08:	mul	x10, x11, x10
  468f0c:	add	x9, x9, x10
  468f10:	str	x9, [x8, #448]
  468f14:	ldr	x9, [x8, #520]
  468f18:	str	x9, [x8, #504]
  468f1c:	str	xzr, [x8, #496]
  468f20:	ldr	x8, [sp, #296]
  468f24:	ldr	x9, [x8, #496]
  468f28:	ldurb	w10, [x29, #-161]
  468f2c:	mov	w11, w10
  468f30:	cmp	x9, x11
  468f34:	b.cs	46921c <ferror@plt+0x674ec>  // b.hs, b.nlast
  468f38:	ldr	x8, [sp, #296]
  468f3c:	ldr	x0, [x8, #504]
  468f40:	ldr	x1, [x8, #640]
  468f44:	mov	w9, wzr
  468f48:	mov	w2, w9
  468f4c:	add	x3, sp, #0x354
  468f50:	add	x4, sp, #0x350
  468f54:	bl	44a2a0 <ferror@plt+0x48570>
  468f58:	ldr	x8, [sp, #296]
  468f5c:	str	x0, [x8, #416]
  468f60:	ldr	w9, [sp, #852]
  468f64:	mov	w10, w9
  468f68:	ldr	x11, [x8, #504]
  468f6c:	add	x10, x11, x10
  468f70:	str	x10, [x8, #504]
  468f74:	ldr	x10, [x8, #416]
  468f78:	str	x10, [x8, #440]
  468f7c:	ldr	x10, [x8, #440]
  468f80:	ldr	x11, [x8, #416]
  468f84:	cmp	x10, x11
  468f88:	b.eq	468f98 <ferror@plt+0x67268>  // b.none
  468f8c:	ldr	w8, [sp, #848]
  468f90:	orr	w8, w8, #0x2
  468f94:	str	w8, [sp, #848]
  468f98:	ldr	w0, [sp, #848]
  468f9c:	bl	45defc <ferror@plt+0x5c1cc>
  468fa0:	ldr	x8, [sp, #296]
  468fa4:	ldr	x0, [x8, #504]
  468fa8:	ldr	x1, [x8, #640]
  468fac:	mov	w9, wzr
  468fb0:	mov	w2, w9
  468fb4:	add	x3, sp, #0x344
  468fb8:	add	x4, sp, #0x340
  468fbc:	bl	44a2a0 <ferror@plt+0x48570>
  468fc0:	ldr	x8, [sp, #296]
  468fc4:	str	x0, [x8, #400]
  468fc8:	ldr	w9, [sp, #836]
  468fcc:	mov	w10, w9
  468fd0:	ldr	x11, [x8, #504]
  468fd4:	add	x10, x11, x10
  468fd8:	str	x10, [x8, #504]
  468fdc:	ldr	x10, [x8, #400]
  468fe0:	str	x10, [x8, #432]
  468fe4:	ldr	x10, [x8, #432]
  468fe8:	ldr	x11, [x8, #400]
  468fec:	cmp	x10, x11
  468ff0:	b.eq	469000 <ferror@plt+0x672d0>  // b.none
  468ff4:	ldr	w8, [sp, #832]
  468ff8:	orr	w8, w8, #0x2
  468ffc:	str	w8, [sp, #832]
  469000:	ldr	w0, [sp, #832]
  469004:	bl	45defc <ferror@plt+0x5c1cc>
  469008:	ldr	x8, [sp, #296]
  46900c:	ldr	x9, [x8, #648]
  469010:	ldr	x10, [x8, #640]
  469014:	cmp	x9, x10
  469018:	b.ne	46902c <ferror@plt+0x672fc>  // b.any
  46901c:	ldr	x0, [sp, #264]
  469020:	bl	401cf0 <gettext@plt>
  469024:	bl	4712bc <warn@@Base>
  469028:	b	46921c <ferror@plt+0x674ec>
  46902c:	ldr	x8, [sp, #296]
  469030:	ldr	x9, [x8, #440]
  469034:	cmp	x9, #0x1
  469038:	cset	w10, eq  // eq = none
  46903c:	eor	w10, w10, #0x1
  469040:	tbnz	w10, #0, 469178 <ferror@plt+0x67448>
  469044:	b	469048 <ferror@plt+0x67318>
  469048:	ldr	x8, [sp, #296]
  46904c:	ldr	x9, [x8, #432]
  469050:	cmp	x9, #0x8
  469054:	str	x9, [sp, #224]
  469058:	b.eq	469070 <ferror@plt+0x67340>  // b.none
  46905c:	b	469060 <ferror@plt+0x67330>
  469060:	ldr	x8, [sp, #224]
  469064:	cmp	x8, #0x1f
  469068:	b.eq	469084 <ferror@plt+0x67354>  // b.none
  46906c:	b	469178 <ferror@plt+0x67448>
  469070:	ldr	x8, [sp, #296]
  469074:	ldr	x9, [x8, #648]
  469078:	ldr	x10, [x8, #448]
  46907c:	str	x9, [x10]
  469080:	b	469178 <ferror@plt+0x67448>
  469084:	ldur	w8, [x29, #-52]
  469088:	str	w8, [sp, #828]
  46908c:	ldr	w8, [sp, #828]
  469090:	mov	w9, w8
  469094:	mov	x10, #0x8                   	// #8
  469098:	cmp	x10, x9
  46909c:	b.cs	4690d0 <ferror@plt+0x673a0>  // b.hs, b.nlast
  4690a0:	ldr	w8, [sp, #828]
  4690a4:	mov	w2, w8
  4690a8:	ldr	x0, [sp, #288]
  4690ac:	ldr	x1, [sp, #280]
  4690b0:	bl	4018e0 <ngettext@plt>
  4690b4:	ldr	w1, [sp, #828]
  4690b8:	mov	w8, #0x8                   	// #8
  4690bc:	mov	w2, w8
  4690c0:	str	w8, [sp, #220]
  4690c4:	bl	4711a8 <error@@Base>
  4690c8:	ldr	w8, [sp, #220]
  4690cc:	str	w8, [sp, #828]
  4690d0:	ldr	x8, [sp, #296]
  4690d4:	ldr	x9, [x8, #648]
  4690d8:	ldr	w10, [sp, #828]
  4690dc:	mov	w11, w10
  4690e0:	add	x9, x9, x11
  4690e4:	ldr	x11, [x8, #640]
  4690e8:	cmp	x9, x11
  4690ec:	b.cc	469120 <ferror@plt+0x673f0>  // b.lo, b.ul, b.last
  4690f0:	ldr	x8, [sp, #296]
  4690f4:	ldr	x9, [x8, #648]
  4690f8:	ldr	x10, [x8, #640]
  4690fc:	cmp	x9, x10
  469100:	b.cs	46911c <ferror@plt+0x673ec>  // b.hs, b.nlast
  469104:	ldr	x8, [sp, #296]
  469108:	ldr	x9, [x8, #640]
  46910c:	ldr	x10, [x8, #648]
  469110:	subs	x9, x9, x10
  469114:	str	w9, [sp, #828]
  469118:	b	469120 <ferror@plt+0x673f0>
  46911c:	str	wzr, [sp, #828]
  469120:	ldr	w8, [sp, #828]
  469124:	cbz	w8, 469134 <ferror@plt+0x67404>
  469128:	ldr	w8, [sp, #828]
  46912c:	cmp	w8, #0x8
  469130:	b.ls	469140 <ferror@plt+0x67410>  // b.plast
  469134:	ldr	x8, [sp, #296]
  469138:	str	xzr, [x8, #424]
  46913c:	b	469160 <ferror@plt+0x67430>
  469140:	ldr	x8, [sp, #272]
  469144:	ldr	x9, [x8]
  469148:	ldr	x10, [sp, #296]
  46914c:	ldr	x0, [x10, #648]
  469150:	ldr	w1, [sp, #828]
  469154:	blr	x9
  469158:	ldr	x8, [sp, #296]
  46915c:	str	x0, [x8, #424]
  469160:	ldr	x8, [sp, #296]
  469164:	ldr	x0, [x8, #424]
  469168:	bl	461ad0 <ferror@plt+0x5fda0>
  46916c:	ldr	x8, [sp, #296]
  469170:	ldr	x9, [x8, #448]
  469174:	str	x0, [x9]
  469178:	ldr	x8, [sp, #296]
  46917c:	ldr	x1, [x8, #432]
  469180:	ldr	x3, [x8, #656]
  469184:	ldr	x4, [x8, #648]
  469188:	ldr	x5, [x8, #640]
  46918c:	ldur	w9, [x29, #-52]
  469190:	mov	w10, w9
  469194:	ldurh	w9, [x29, #-80]
  469198:	ldr	x11, [x8, #664]
  46919c:	mov	x12, xzr
  4691a0:	mov	x0, x12
  4691a4:	mov	x2, x12
  4691a8:	mov	x6, x12
  4691ac:	mov	x7, x12
  4691b0:	mov	x13, sp
  4691b4:	str	x10, [x13]
  4691b8:	mov	x10, sp
  4691bc:	str	w9, [x10, #8]
  4691c0:	mov	x10, sp
  4691c4:	str	x12, [x10, #16]
  4691c8:	mov	x10, sp
  4691cc:	mov	w9, #0x1                   	// #1
  4691d0:	str	w9, [x10, #24]
  4691d4:	mov	x10, sp
  4691d8:	str	x11, [x10, #32]
  4691dc:	mov	x10, sp
  4691e0:	str	x12, [x10, #40]
  4691e4:	mov	x10, sp
  4691e8:	mov	w9, #0x9                   	// #9
  4691ec:	str	w9, [x10, #48]
  4691f0:	mov	x10, sp
  4691f4:	mov	w9, #0xffffffff            	// #-1
  4691f8:	str	w9, [x10, #56]
  4691fc:	bl	45e4c4 <ferror@plt+0x5c794>
  469200:	ldr	x8, [sp, #296]
  469204:	str	x0, [x8, #648]
  469208:	ldr	x8, [sp, #296]
  46920c:	ldr	x9, [x8, #496]
  469210:	add	x9, x9, #0x1
  469214:	str	x9, [x8, #496]
  469218:	b	468f20 <ferror@plt+0x671f0>
  46921c:	ldr	x8, [sp, #296]
  469220:	ldr	x9, [x8, #648]
  469224:	ldr	x10, [x8, #640]
  469228:	cmp	x9, x10
  46922c:	b.ne	469240 <ferror@plt+0x67510>  // b.any
  469230:	ldr	x0, [sp, #264]
  469234:	bl	401cf0 <gettext@plt>
  469238:	bl	4712bc <warn@@Base>
  46923c:	b	469254 <ferror@plt+0x67524>
  469240:	ldr	x8, [sp, #296]
  469244:	ldr	x9, [x8, #488]
  469248:	add	x9, x9, #0x1
  46924c:	str	x9, [x8, #488]
  469250:	b	468ee4 <ferror@plt+0x671b4>
  469254:	mov	w8, #0x1                   	// #1
  469258:	str	w8, [sp, #824]
  46925c:	ldr	w8, [sp, #824]
  469260:	mov	w9, w8
  469264:	mov	x10, #0x1                   	// #1
  469268:	cmp	x10, x9
  46926c:	b.cs	4692a0 <ferror@plt+0x67570>  // b.hs, b.nlast
  469270:	ldr	w8, [sp, #824]
  469274:	mov	w2, w8
  469278:	ldr	x0, [sp, #288]
  46927c:	ldr	x1, [sp, #280]
  469280:	bl	4018e0 <ngettext@plt>
  469284:	ldr	w1, [sp, #824]
  469288:	mov	w8, #0x1                   	// #1
  46928c:	mov	w2, w8
  469290:	str	w8, [sp, #216]
  469294:	bl	4711a8 <error@@Base>
  469298:	ldr	w8, [sp, #216]
  46929c:	str	w8, [sp, #824]
  4692a0:	ldr	x8, [sp, #296]
  4692a4:	ldr	x9, [x8, #648]
  4692a8:	ldr	w10, [sp, #824]
  4692ac:	mov	w11, w10
  4692b0:	add	x9, x9, x11
  4692b4:	ldr	x11, [x8, #640]
  4692b8:	cmp	x9, x11
  4692bc:	b.cc	4692f0 <ferror@plt+0x675c0>  // b.lo, b.ul, b.last
  4692c0:	ldr	x8, [sp, #296]
  4692c4:	ldr	x9, [x8, #648]
  4692c8:	ldr	x10, [x8, #640]
  4692cc:	cmp	x9, x10
  4692d0:	b.cs	4692ec <ferror@plt+0x675bc>  // b.hs, b.nlast
  4692d4:	ldr	x8, [sp, #296]
  4692d8:	ldr	x9, [x8, #640]
  4692dc:	ldr	x10, [x8, #648]
  4692e0:	subs	x9, x9, x10
  4692e4:	str	w9, [sp, #824]
  4692e8:	b	4692f0 <ferror@plt+0x675c0>
  4692ec:	str	wzr, [sp, #824]
  4692f0:	ldr	w8, [sp, #824]
  4692f4:	cbz	w8, 469304 <ferror@plt+0x675d4>
  4692f8:	ldr	w8, [sp, #824]
  4692fc:	cmp	w8, #0x8
  469300:	b.ls	469310 <ferror@plt+0x675e0>  // b.plast
  469304:	mov	w8, #0x0                   	// #0
  469308:	sturb	w8, [x29, #-161]
  46930c:	b	46932c <ferror@plt+0x675fc>
  469310:	ldr	x8, [sp, #272]
  469314:	ldr	x9, [x8]
  469318:	ldr	x10, [sp, #296]
  46931c:	ldr	x0, [x10, #648]
  469320:	ldr	w1, [sp, #824]
  469324:	blr	x9
  469328:	sturb	w0, [x29, #-161]
  46932c:	ldr	x8, [sp, #296]
  469330:	ldr	x9, [x8, #648]
  469334:	add	x9, x9, #0x1
  469338:	str	x9, [x8, #648]
  46933c:	ldr	x8, [sp, #296]
  469340:	ldr	x9, [x8, #648]
  469344:	str	x9, [x8, #520]
  469348:	str	xzr, [x8, #496]
  46934c:	ldr	x8, [sp, #296]
  469350:	ldr	x9, [x8, #496]
  469354:	ldurb	w10, [x29, #-161]
  469358:	mov	w11, w10
  46935c:	cmp	x9, x11
  469360:	b.cs	4693f0 <ferror@plt+0x676c0>  // b.hs, b.nlast
  469364:	ldr	x8, [sp, #296]
  469368:	ldr	x0, [x8, #648]
  46936c:	ldr	x1, [x8, #640]
  469370:	mov	w9, wzr
  469374:	mov	w2, w9
  469378:	add	x3, sp, #0x334
  46937c:	mov	x10, xzr
  469380:	mov	x4, x10
  469384:	bl	44a2a0 <ferror@plt+0x48570>
  469388:	ldr	w9, [sp, #820]
  46938c:	mov	w8, w9
  469390:	ldr	x10, [sp, #296]
  469394:	ldr	x11, [x10, #648]
  469398:	add	x8, x11, x8
  46939c:	str	x8, [x10, #648]
  4693a0:	ldr	x8, [sp, #296]
  4693a4:	ldr	x0, [x8, #648]
  4693a8:	ldr	x1, [x8, #640]
  4693ac:	mov	w9, wzr
  4693b0:	mov	w2, w9
  4693b4:	add	x3, sp, #0x330
  4693b8:	mov	x10, xzr
  4693bc:	mov	x4, x10
  4693c0:	bl	44a2a0 <ferror@plt+0x48570>
  4693c4:	ldr	w9, [sp, #816]
  4693c8:	mov	w8, w9
  4693cc:	ldr	x10, [sp, #296]
  4693d0:	ldr	x11, [x10, #648]
  4693d4:	add	x8, x11, x8
  4693d8:	str	x8, [x10, #648]
  4693dc:	ldr	x8, [sp, #296]
  4693e0:	ldr	x9, [x8, #496]
  4693e4:	add	x9, x9, #0x1
  4693e8:	str	x9, [x8, #496]
  4693ec:	b	46934c <ferror@plt+0x6761c>
  4693f0:	ldr	x8, [sp, #296]
  4693f4:	ldr	x0, [x8, #648]
  4693f8:	ldr	x1, [x8, #640]
  4693fc:	mov	w9, wzr
  469400:	mov	w2, w9
  469404:	add	x3, sp, #0x324
  469408:	add	x4, sp, #0x320
  46940c:	bl	44a2a0 <ferror@plt+0x48570>
  469410:	ldr	x8, [sp, #296]
  469414:	str	x0, [x8, #368]
  469418:	ldr	w9, [sp, #804]
  46941c:	mov	w10, w9
  469420:	ldr	x11, [x8, #648]
  469424:	add	x10, x11, x10
  469428:	str	x10, [x8, #648]
  46942c:	ldr	x10, [x8, #368]
  469430:	stur	w10, [x29, #-124]
  469434:	ldur	w9, [x29, #-124]
  469438:	mov	w11, w9
  46943c:	ldr	x12, [x8, #368]
  469440:	cmp	x11, x12
  469444:	b.eq	469454 <ferror@plt+0x67724>  // b.none
  469448:	ldr	w8, [sp, #800]
  46944c:	orr	w8, w8, #0x2
  469450:	str	w8, [sp, #800]
  469454:	ldr	w0, [sp, #800]
  469458:	bl	45defc <ferror@plt+0x5c1cc>
  46945c:	ldr	x8, [sp, #296]
  469460:	ldr	x9, [x8, #648]
  469464:	ldr	x10, [x8, #640]
  469468:	cmp	x9, x10
  46946c:	b.ne	469480 <ferror@plt+0x67750>  // b.any
  469470:	ldr	x0, [sp, #256]
  469474:	bl	401cf0 <gettext@plt>
  469478:	bl	4712bc <warn@@Base>
  46947c:	b	46b368 <ferror@plt+0x69638>
  469480:	ldur	w8, [x29, #-124]
  469484:	mov	w9, w8
  469488:	mov	x10, #0x18                  	// #24
  46948c:	mul	x1, x9, x10
  469490:	mov	x0, #0x1                   	// #1
  469494:	bl	478298 <warn@@Base+0x6fdc>
  469498:	ldr	x9, [sp, #296]
  46949c:	str	x0, [x9, #560]
  4694a0:	str	xzr, [x9, #488]
  4694a4:	ldr	x8, [sp, #296]
  4694a8:	ldr	x9, [x8, #488]
  4694ac:	ldur	w10, [x29, #-124]
  4694b0:	mov	w11, w10
  4694b4:	cmp	x9, x11
  4694b8:	b.cs	469ab0 <ferror@plt+0x67d80>  // b.hs, b.nlast
  4694bc:	ldr	x8, [sp, #296]
  4694c0:	ldr	x9, [x8, #560]
  4694c4:	ldr	x10, [x8, #488]
  4694c8:	mov	x11, #0x18                  	// #24
  4694cc:	mul	x10, x11, x10
  4694d0:	add	x9, x9, x10
  4694d4:	str	x9, [x8, #352]
  4694d8:	ldr	x9, [x8, #520]
  4694dc:	str	x9, [x8, #504]
  4694e0:	str	xzr, [x8, #496]
  4694e4:	ldr	x8, [sp, #296]
  4694e8:	ldr	x9, [x8, #496]
  4694ec:	ldurb	w10, [x29, #-161]
  4694f0:	mov	w11, w10
  4694f4:	cmp	x9, x11
  4694f8:	b.cs	469a78 <ferror@plt+0x67d48>  // b.hs, b.nlast
  4694fc:	ldr	x8, [sp, #296]
  469500:	ldr	x0, [x8, #504]
  469504:	ldr	x1, [x8, #640]
  469508:	mov	w9, wzr
  46950c:	mov	w2, w9
  469510:	add	x3, sp, #0x2ec
  469514:	add	x4, sp, #0x2e8
  469518:	bl	44a2a0 <ferror@plt+0x48570>
  46951c:	ldr	x8, [sp, #296]
  469520:	str	x0, [x8, #312]
  469524:	ldr	w9, [sp, #748]
  469528:	mov	w10, w9
  46952c:	ldr	x11, [x8, #504]
  469530:	add	x10, x11, x10
  469534:	str	x10, [x8, #504]
  469538:	ldr	x10, [x8, #312]
  46953c:	str	x10, [x8, #344]
  469540:	ldr	x10, [x8, #344]
  469544:	ldr	x11, [x8, #312]
  469548:	cmp	x10, x11
  46954c:	b.eq	46955c <ferror@plt+0x6782c>  // b.none
  469550:	ldr	w8, [sp, #744]
  469554:	orr	w8, w8, #0x2
  469558:	str	w8, [sp, #744]
  46955c:	ldr	w0, [sp, #744]
  469560:	bl	45defc <ferror@plt+0x5c1cc>
  469564:	ldr	x8, [sp, #296]
  469568:	ldr	x0, [x8, #504]
  46956c:	ldr	x1, [x8, #640]
  469570:	mov	w9, wzr
  469574:	mov	w2, w9
  469578:	add	x3, sp, #0x2dc
  46957c:	add	x4, sp, #0x2d8
  469580:	bl	44a2a0 <ferror@plt+0x48570>
  469584:	ldr	x8, [sp, #296]
  469588:	str	x0, [x8, #296]
  46958c:	ldr	w9, [sp, #732]
  469590:	mov	w10, w9
  469594:	ldr	x11, [x8, #504]
  469598:	add	x10, x11, x10
  46959c:	str	x10, [x8, #504]
  4695a0:	ldr	x10, [x8, #296]
  4695a4:	str	x10, [x8, #336]
  4695a8:	ldr	x10, [x8, #336]
  4695ac:	ldr	x11, [x8, #296]
  4695b0:	cmp	x10, x11
  4695b4:	b.eq	4695c4 <ferror@plt+0x67894>  // b.none
  4695b8:	ldr	w8, [sp, #728]
  4695bc:	orr	w8, w8, #0x2
  4695c0:	str	w8, [sp, #728]
  4695c4:	ldr	w0, [sp, #728]
  4695c8:	bl	45defc <ferror@plt+0x5c1cc>
  4695cc:	ldr	x8, [sp, #296]
  4695d0:	ldr	x9, [x8, #648]
  4695d4:	ldr	x10, [x8, #640]
  4695d8:	cmp	x9, x10
  4695dc:	b.ne	4695f0 <ferror@plt+0x678c0>  // b.any
  4695e0:	ldr	x0, [sp, #256]
  4695e4:	bl	401cf0 <gettext@plt>
  4695e8:	bl	4712bc <warn@@Base>
  4695ec:	b	469a78 <ferror@plt+0x67d48>
  4695f0:	ldr	x8, [sp, #296]
  4695f4:	ldr	x9, [x8, #344]
  4695f8:	cmp	x9, #0x1
  4695fc:	str	x9, [sp, #208]
  469600:	b.eq	469618 <ferror@plt+0x678e8>  // b.none
  469604:	b	469608 <ferror@plt+0x678d8>
  469608:	ldr	x8, [sp, #208]
  46960c:	cmp	x8, #0x2
  469610:	b.eq	46974c <ferror@plt+0x67a1c>  // b.none
  469614:	b	4699d4 <ferror@plt+0x67ca4>
  469618:	ldr	x8, [sp, #296]
  46961c:	ldr	x9, [x8, #336]
  469620:	cmp	x9, #0x8
  469624:	str	x9, [sp, #200]
  469628:	b.eq	469640 <ferror@plt+0x67910>  // b.none
  46962c:	b	469630 <ferror@plt+0x67900>
  469630:	ldr	x8, [sp, #200]
  469634:	cmp	x8, #0x1f
  469638:	b.eq	469654 <ferror@plt+0x67924>  // b.none
  46963c:	b	469748 <ferror@plt+0x67a18>
  469640:	ldr	x8, [sp, #296]
  469644:	ldr	x9, [x8, #648]
  469648:	ldr	x10, [x8, #352]
  46964c:	str	x9, [x10]
  469650:	b	469748 <ferror@plt+0x67a18>
  469654:	ldur	w8, [x29, #-52]
  469658:	str	w8, [sp, #724]
  46965c:	ldr	w8, [sp, #724]
  469660:	mov	w9, w8
  469664:	mov	x10, #0x8                   	// #8
  469668:	cmp	x10, x9
  46966c:	b.cs	4696a0 <ferror@plt+0x67970>  // b.hs, b.nlast
  469670:	ldr	w8, [sp, #724]
  469674:	mov	w2, w8
  469678:	ldr	x0, [sp, #288]
  46967c:	ldr	x1, [sp, #280]
  469680:	bl	4018e0 <ngettext@plt>
  469684:	ldr	w1, [sp, #724]
  469688:	mov	w8, #0x8                   	// #8
  46968c:	mov	w2, w8
  469690:	str	w8, [sp, #196]
  469694:	bl	4711a8 <error@@Base>
  469698:	ldr	w8, [sp, #196]
  46969c:	str	w8, [sp, #724]
  4696a0:	ldr	x8, [sp, #296]
  4696a4:	ldr	x9, [x8, #648]
  4696a8:	ldr	w10, [sp, #724]
  4696ac:	mov	w11, w10
  4696b0:	add	x9, x9, x11
  4696b4:	ldr	x11, [x8, #640]
  4696b8:	cmp	x9, x11
  4696bc:	b.cc	4696f0 <ferror@plt+0x679c0>  // b.lo, b.ul, b.last
  4696c0:	ldr	x8, [sp, #296]
  4696c4:	ldr	x9, [x8, #648]
  4696c8:	ldr	x10, [x8, #640]
  4696cc:	cmp	x9, x10
  4696d0:	b.cs	4696ec <ferror@plt+0x679bc>  // b.hs, b.nlast
  4696d4:	ldr	x8, [sp, #296]
  4696d8:	ldr	x9, [x8, #640]
  4696dc:	ldr	x10, [x8, #648]
  4696e0:	subs	x9, x9, x10
  4696e4:	str	w9, [sp, #724]
  4696e8:	b	4696f0 <ferror@plt+0x679c0>
  4696ec:	str	wzr, [sp, #724]
  4696f0:	ldr	w8, [sp, #724]
  4696f4:	cbz	w8, 469704 <ferror@plt+0x679d4>
  4696f8:	ldr	w8, [sp, #724]
  4696fc:	cmp	w8, #0x8
  469700:	b.ls	469710 <ferror@plt+0x679e0>  // b.plast
  469704:	ldr	x8, [sp, #296]
  469708:	str	xzr, [x8, #328]
  46970c:	b	469730 <ferror@plt+0x67a00>
  469710:	ldr	x8, [sp, #272]
  469714:	ldr	x9, [x8]
  469718:	ldr	x10, [sp, #296]
  46971c:	ldr	x0, [x10, #648]
  469720:	ldr	w1, [sp, #724]
  469724:	blr	x9
  469728:	ldr	x8, [sp, #296]
  46972c:	str	x0, [x8, #328]
  469730:	ldr	x8, [sp, #296]
  469734:	ldr	x0, [x8, #328]
  469738:	bl	461ad0 <ferror@plt+0x5fda0>
  46973c:	ldr	x8, [sp, #296]
  469740:	ldr	x9, [x8, #352]
  469744:	str	x0, [x9]
  469748:	b	4699d4 <ferror@plt+0x67ca4>
  46974c:	ldr	x8, [sp, #296]
  469750:	ldr	x9, [x8, #336]
  469754:	cmp	x9, #0x5
  469758:	str	x9, [sp, #184]
  46975c:	b.eq	46986c <ferror@plt+0x67b3c>  // b.none
  469760:	b	469764 <ferror@plt+0x67a34>
  469764:	ldr	x8, [sp, #184]
  469768:	cmp	x8, #0xb
  46976c:	b.eq	469784 <ferror@plt+0x67a54>  // b.none
  469770:	b	469774 <ferror@plt+0x67a44>
  469774:	ldr	x8, [sp, #184]
  469778:	cmp	x8, #0xf
  46977c:	b.eq	469954 <ferror@plt+0x67c24>  // b.none
  469780:	b	4699d4 <ferror@plt+0x67ca4>
  469784:	mov	w8, #0x1                   	// #1
  469788:	str	w8, [sp, #720]
  46978c:	ldr	w8, [sp, #720]
  469790:	mov	w9, w8
  469794:	mov	x10, #0x4                   	// #4
  469798:	cmp	x10, x9
  46979c:	b.cs	4697d0 <ferror@plt+0x67aa0>  // b.hs, b.nlast
  4697a0:	ldr	w8, [sp, #720]
  4697a4:	mov	w2, w8
  4697a8:	ldr	x0, [sp, #288]
  4697ac:	ldr	x1, [sp, #280]
  4697b0:	bl	4018e0 <ngettext@plt>
  4697b4:	ldr	w1, [sp, #720]
  4697b8:	mov	w8, #0x4                   	// #4
  4697bc:	mov	w2, w8
  4697c0:	str	w8, [sp, #180]
  4697c4:	bl	4711a8 <error@@Base>
  4697c8:	ldr	w8, [sp, #180]
  4697cc:	str	w8, [sp, #720]
  4697d0:	ldr	x8, [sp, #296]
  4697d4:	ldr	x9, [x8, #648]
  4697d8:	ldr	w10, [sp, #720]
  4697dc:	mov	w11, w10
  4697e0:	add	x9, x9, x11
  4697e4:	ldr	x11, [x8, #640]
  4697e8:	cmp	x9, x11
  4697ec:	b.cc	469820 <ferror@plt+0x67af0>  // b.lo, b.ul, b.last
  4697f0:	ldr	x8, [sp, #296]
  4697f4:	ldr	x9, [x8, #648]
  4697f8:	ldr	x10, [x8, #640]
  4697fc:	cmp	x9, x10
  469800:	b.cs	46981c <ferror@plt+0x67aec>  // b.hs, b.nlast
  469804:	ldr	x8, [sp, #296]
  469808:	ldr	x9, [x8, #640]
  46980c:	ldr	x10, [x8, #648]
  469810:	subs	x9, x9, x10
  469814:	str	w9, [sp, #720]
  469818:	b	469820 <ferror@plt+0x67af0>
  46981c:	str	wzr, [sp, #720]
  469820:	ldr	w8, [sp, #720]
  469824:	cbz	w8, 469834 <ferror@plt+0x67b04>
  469828:	ldr	w8, [sp, #720]
  46982c:	cmp	w8, #0x8
  469830:	b.ls	469844 <ferror@plt+0x67b14>  // b.plast
  469834:	ldr	x8, [sp, #296]
  469838:	ldr	x9, [x8, #352]
  46983c:	str	wzr, [x9, #8]
  469840:	b	469868 <ferror@plt+0x67b38>
  469844:	ldr	x8, [sp, #272]
  469848:	ldr	x9, [x8]
  46984c:	ldr	x10, [sp, #296]
  469850:	ldr	x0, [x10, #648]
  469854:	ldr	w1, [sp, #720]
  469858:	blr	x9
  46985c:	ldr	x8, [sp, #296]
  469860:	ldr	x9, [x8, #352]
  469864:	str	w0, [x9, #8]
  469868:	b	4699d4 <ferror@plt+0x67ca4>
  46986c:	mov	w8, #0x2                   	// #2
  469870:	str	w8, [sp, #716]
  469874:	ldr	w8, [sp, #716]
  469878:	mov	w9, w8
  46987c:	mov	x10, #0x4                   	// #4
  469880:	cmp	x10, x9
  469884:	b.cs	4698b8 <ferror@plt+0x67b88>  // b.hs, b.nlast
  469888:	ldr	w8, [sp, #716]
  46988c:	mov	w2, w8
  469890:	ldr	x0, [sp, #288]
  469894:	ldr	x1, [sp, #280]
  469898:	bl	4018e0 <ngettext@plt>
  46989c:	ldr	w1, [sp, #716]
  4698a0:	mov	w8, #0x4                   	// #4
  4698a4:	mov	w2, w8
  4698a8:	str	w8, [sp, #176]
  4698ac:	bl	4711a8 <error@@Base>
  4698b0:	ldr	w8, [sp, #176]
  4698b4:	str	w8, [sp, #716]
  4698b8:	ldr	x8, [sp, #296]
  4698bc:	ldr	x9, [x8, #648]
  4698c0:	ldr	w10, [sp, #716]
  4698c4:	mov	w11, w10
  4698c8:	add	x9, x9, x11
  4698cc:	ldr	x11, [x8, #640]
  4698d0:	cmp	x9, x11
  4698d4:	b.cc	469908 <ferror@plt+0x67bd8>  // b.lo, b.ul, b.last
  4698d8:	ldr	x8, [sp, #296]
  4698dc:	ldr	x9, [x8, #648]
  4698e0:	ldr	x10, [x8, #640]
  4698e4:	cmp	x9, x10
  4698e8:	b.cs	469904 <ferror@plt+0x67bd4>  // b.hs, b.nlast
  4698ec:	ldr	x8, [sp, #296]
  4698f0:	ldr	x9, [x8, #640]
  4698f4:	ldr	x10, [x8, #648]
  4698f8:	subs	x9, x9, x10
  4698fc:	str	w9, [sp, #716]
  469900:	b	469908 <ferror@plt+0x67bd8>
  469904:	str	wzr, [sp, #716]
  469908:	ldr	w8, [sp, #716]
  46990c:	cbz	w8, 46991c <ferror@plt+0x67bec>
  469910:	ldr	w8, [sp, #716]
  469914:	cmp	w8, #0x8
  469918:	b.ls	46992c <ferror@plt+0x67bfc>  // b.plast
  46991c:	ldr	x8, [sp, #296]
  469920:	ldr	x9, [x8, #352]
  469924:	str	wzr, [x9, #8]
  469928:	b	469950 <ferror@plt+0x67c20>
  46992c:	ldr	x8, [sp, #272]
  469930:	ldr	x9, [x8]
  469934:	ldr	x10, [sp, #296]
  469938:	ldr	x0, [x10, #648]
  46993c:	ldr	w1, [sp, #716]
  469940:	blr	x9
  469944:	ldr	x8, [sp, #296]
  469948:	ldr	x9, [x8, #352]
  46994c:	str	w0, [x9, #8]
  469950:	b	4699d4 <ferror@plt+0x67ca4>
  469954:	ldr	x8, [sp, #296]
  469958:	ldr	x9, [x8, #648]
  46995c:	str	x9, [x8, #320]
  469960:	ldr	x8, [sp, #296]
  469964:	ldr	x0, [x8, #320]
  469968:	ldr	x1, [x8, #640]
  46996c:	mov	w9, wzr
  469970:	mov	w2, w9
  469974:	add	x3, sp, #0x2bc
  469978:	add	x4, sp, #0x2b8
  46997c:	bl	44a2a0 <ferror@plt+0x48570>
  469980:	ldr	x8, [sp, #296]
  469984:	str	x0, [x8, #264]
  469988:	ldr	w9, [sp, #700]
  46998c:	mov	w10, w9
  469990:	ldr	x11, [x8, #320]
  469994:	add	x10, x11, x10
  469998:	str	x10, [x8, #320]
  46999c:	ldr	x10, [x8, #264]
  4699a0:	ldr	x11, [x8, #352]
  4699a4:	str	w10, [x11, #8]
  4699a8:	ldr	x11, [x8, #352]
  4699ac:	ldr	w9, [x11, #8]
  4699b0:	mov	w11, w9
  4699b4:	ldr	x12, [x8, #264]
  4699b8:	cmp	x11, x12
  4699bc:	b.eq	4699cc <ferror@plt+0x67c9c>  // b.none
  4699c0:	ldr	w8, [sp, #696]
  4699c4:	orr	w8, w8, #0x2
  4699c8:	str	w8, [sp, #696]
  4699cc:	ldr	w0, [sp, #696]
  4699d0:	bl	45defc <ferror@plt+0x5c1cc>
  4699d4:	ldr	x8, [sp, #296]
  4699d8:	ldr	x1, [x8, #336]
  4699dc:	ldr	x3, [x8, #656]
  4699e0:	ldr	x4, [x8, #648]
  4699e4:	ldr	x5, [x8, #640]
  4699e8:	ldur	w9, [x29, #-52]
  4699ec:	mov	w10, w9
  4699f0:	ldurh	w9, [x29, #-80]
  4699f4:	ldr	x11, [x8, #664]
  4699f8:	mov	x12, xzr
  4699fc:	mov	x0, x12
  469a00:	mov	x2, x12
  469a04:	mov	x6, x12
  469a08:	mov	x7, x12
  469a0c:	mov	x13, sp
  469a10:	str	x10, [x13]
  469a14:	mov	x10, sp
  469a18:	str	w9, [x10, #8]
  469a1c:	mov	x10, sp
  469a20:	str	x12, [x10, #16]
  469a24:	mov	x10, sp
  469a28:	mov	w9, #0x1                   	// #1
  469a2c:	str	w9, [x10, #24]
  469a30:	mov	x10, sp
  469a34:	str	x11, [x10, #32]
  469a38:	mov	x10, sp
  469a3c:	str	x12, [x10, #40]
  469a40:	mov	x10, sp
  469a44:	mov	w9, #0x9                   	// #9
  469a48:	str	w9, [x10, #48]
  469a4c:	mov	x10, sp
  469a50:	mov	w9, #0xffffffff            	// #-1
  469a54:	str	w9, [x10, #56]
  469a58:	bl	45e4c4 <ferror@plt+0x5c794>
  469a5c:	ldr	x8, [sp, #296]
  469a60:	str	x0, [x8, #648]
  469a64:	ldr	x8, [sp, #296]
  469a68:	ldr	x9, [x8, #496]
  469a6c:	add	x9, x9, #0x1
  469a70:	str	x9, [x8, #496]
  469a74:	b	4694e4 <ferror@plt+0x677b4>
  469a78:	ldr	x8, [sp, #296]
  469a7c:	ldr	x9, [x8, #648]
  469a80:	ldr	x10, [x8, #640]
  469a84:	cmp	x9, x10
  469a88:	b.ne	469a9c <ferror@plt+0x67d6c>  // b.any
  469a8c:	ldr	x0, [sp, #256]
  469a90:	bl	401cf0 <gettext@plt>
  469a94:	bl	4712bc <warn@@Base>
  469a98:	b	469ab0 <ferror@plt+0x67d80>
  469a9c:	ldr	x8, [sp, #296]
  469aa0:	ldr	x9, [x8, #488]
  469aa4:	add	x9, x9, #0x1
  469aa8:	str	x9, [x8, #488]
  469aac:	b	4694a4 <ferror@plt+0x67774>
  469ab0:	b	469fe8 <ferror@plt+0x682b8>
  469ab4:	ldr	x8, [sp, #296]
  469ab8:	ldr	x9, [x8, #648]
  469abc:	ldrb	w10, [x9]
  469ac0:	cbz	w10, 469c04 <ferror@plt+0x67ed4>
  469ac4:	ldr	x8, [sp, #296]
  469ac8:	ldr	x9, [x8, #648]
  469acc:	str	x9, [x8, #248]
  469ad0:	ldr	x8, [sp, #296]
  469ad4:	ldr	x9, [x8, #648]
  469ad8:	ldr	x10, [x8, #640]
  469adc:	mov	w11, #0x0                   	// #0
  469ae0:	cmp	x9, x10
  469ae4:	str	w11, [sp, #172]
  469ae8:	b.cs	469b04 <ferror@plt+0x67dd4>  // b.hs, b.nlast
  469aec:	ldr	x8, [sp, #296]
  469af0:	ldr	x9, [x8, #648]
  469af4:	ldrb	w10, [x9]
  469af8:	cmp	w10, #0x0
  469afc:	cset	w10, ne  // ne = any
  469b00:	str	w10, [sp, #172]
  469b04:	ldr	w8, [sp, #172]
  469b08:	tbnz	w8, #0, 469b10 <ferror@plt+0x67de0>
  469b0c:	b	469b4c <ferror@plt+0x67e1c>
  469b10:	ldr	x8, [sp, #296]
  469b14:	ldr	x0, [x8, #648]
  469b18:	ldr	x9, [x8, #640]
  469b1c:	ldr	x10, [x8, #648]
  469b20:	subs	x1, x9, x10
  469b24:	bl	401940 <strnlen@plt>
  469b28:	add	x8, x0, #0x1
  469b2c:	ldr	x9, [sp, #296]
  469b30:	ldr	x10, [x9, #648]
  469b34:	add	x8, x10, x8
  469b38:	str	x8, [x9, #648]
  469b3c:	ldr	x8, [x9, #536]
  469b40:	add	x8, x8, #0x1
  469b44:	str	x8, [x9, #536]
  469b48:	b	469ad0 <ferror@plt+0x67da0>
  469b4c:	ldr	x8, [sp, #296]
  469b50:	ldr	x9, [x8, #648]
  469b54:	ldr	x10, [x8, #640]
  469b58:	cmp	x9, x10
  469b5c:	b.cc	469b7c <ferror@plt+0x67e4c>  // b.lo, b.ul, b.last
  469b60:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  469b64:	add	x0, x0, #0xbd0
  469b68:	bl	401cf0 <gettext@plt>
  469b6c:	bl	4712bc <warn@@Base>
  469b70:	ldr	x8, [sp, #296]
  469b74:	str	xzr, [x8, #536]
  469b78:	b	46b368 <ferror@plt+0x69638>
  469b7c:	ldr	x8, [sp, #296]
  469b80:	ldr	x9, [x8, #536]
  469b84:	mov	x10, #0x8                   	// #8
  469b88:	mul	x0, x9, x10
  469b8c:	bl	47824c <warn@@Base+0x6f90>
  469b90:	ldr	x8, [sp, #296]
  469b94:	str	x0, [x8, #544]
  469b98:	stur	wzr, [x29, #-108]
  469b9c:	ldr	x8, [sp, #296]
  469ba0:	ldr	x9, [x8, #248]
  469ba4:	ldrb	w10, [x9]
  469ba8:	cbz	w10, 469c04 <ferror@plt+0x67ed4>
  469bac:	ldr	x8, [sp, #296]
  469bb0:	ldr	x9, [x8, #248]
  469bb4:	ldr	x10, [x8, #544]
  469bb8:	ldursw	x11, [x29, #-108]
  469bbc:	mov	x12, #0x8                   	// #8
  469bc0:	mul	x11, x12, x11
  469bc4:	add	x10, x10, x11
  469bc8:	str	x9, [x10]
  469bcc:	ldr	x0, [x8, #248]
  469bd0:	ldr	x9, [x8, #248]
  469bd4:	ldr	x10, [x8, #640]
  469bd8:	subs	x1, x9, x10
  469bdc:	bl	401940 <strnlen@plt>
  469be0:	add	x8, x0, #0x1
  469be4:	ldr	x9, [sp, #296]
  469be8:	ldr	x10, [x9, #248]
  469bec:	add	x8, x10, x8
  469bf0:	str	x8, [x9, #248]
  469bf4:	ldur	w13, [x29, #-108]
  469bf8:	add	w13, w13, #0x1
  469bfc:	stur	w13, [x29, #-108]
  469c00:	b	469b9c <ferror@plt+0x67e6c>
  469c04:	ldr	x8, [sp, #296]
  469c08:	ldr	x9, [x8, #648]
  469c0c:	add	x9, x9, #0x1
  469c10:	str	x9, [x8, #648]
  469c14:	ldr	x9, [x8, #648]
  469c18:	ldr	x10, [x8, #640]
  469c1c:	cmp	x9, x10
  469c20:	b.cs	469fd8 <ferror@plt+0x682a8>  // b.hs, b.nlast
  469c24:	ldr	x8, [sp, #296]
  469c28:	ldr	x9, [x8, #648]
  469c2c:	ldrb	w10, [x9]
  469c30:	cbz	w10, 469fd8 <ferror@plt+0x682a8>
  469c34:	ldr	x8, [sp, #296]
  469c38:	ldr	x9, [x8, #648]
  469c3c:	str	x9, [x8, #240]
  469c40:	ldr	x8, [sp, #296]
  469c44:	ldr	x9, [x8, #648]
  469c48:	ldr	x10, [x8, #640]
  469c4c:	mov	w11, #0x0                   	// #0
  469c50:	cmp	x9, x10
  469c54:	str	w11, [sp, #168]
  469c58:	b.cs	469c74 <ferror@plt+0x67f44>  // b.hs, b.nlast
  469c5c:	ldr	x8, [sp, #296]
  469c60:	ldr	x9, [x8, #648]
  469c64:	ldrb	w10, [x9]
  469c68:	cmp	w10, #0x0
  469c6c:	cset	w10, ne  // ne = any
  469c70:	str	w10, [sp, #168]
  469c74:	ldr	w8, [sp, #168]
  469c78:	tbnz	w8, #0, 469c80 <ferror@plt+0x67f50>
  469c7c:	b	469d70 <ferror@plt+0x68040>
  469c80:	ldr	x8, [sp, #296]
  469c84:	ldr	x0, [x8, #648]
  469c88:	ldr	x9, [x8, #640]
  469c8c:	ldr	x10, [x8, #648]
  469c90:	subs	x1, x9, x10
  469c94:	bl	401940 <strnlen@plt>
  469c98:	add	x8, x0, #0x1
  469c9c:	ldr	x9, [sp, #296]
  469ca0:	ldr	x10, [x9, #648]
  469ca4:	add	x8, x10, x8
  469ca8:	str	x8, [x9, #648]
  469cac:	ldr	x8, [sp, #296]
  469cb0:	ldr	x0, [x8, #648]
  469cb4:	ldr	x1, [x8, #640]
  469cb8:	mov	w9, wzr
  469cbc:	mov	w2, w9
  469cc0:	add	x3, sp, #0x2a4
  469cc4:	mov	x10, xzr
  469cc8:	mov	x4, x10
  469ccc:	bl	44a2a0 <ferror@plt+0x48570>
  469cd0:	ldr	w9, [sp, #676]
  469cd4:	mov	w8, w9
  469cd8:	ldr	x10, [sp, #296]
  469cdc:	ldr	x11, [x10, #648]
  469ce0:	add	x8, x11, x8
  469ce4:	str	x8, [x10, #648]
  469ce8:	ldr	x8, [sp, #296]
  469cec:	ldr	x0, [x8, #648]
  469cf0:	ldr	x1, [x8, #640]
  469cf4:	mov	w9, wzr
  469cf8:	mov	w2, w9
  469cfc:	add	x3, sp, #0x2a0
  469d00:	mov	x10, xzr
  469d04:	mov	x4, x10
  469d08:	bl	44a2a0 <ferror@plt+0x48570>
  469d0c:	ldr	w9, [sp, #672]
  469d10:	mov	w8, w9
  469d14:	ldr	x10, [sp, #296]
  469d18:	ldr	x11, [x10, #648]
  469d1c:	add	x8, x11, x8
  469d20:	str	x8, [x10, #648]
  469d24:	ldr	x8, [sp, #296]
  469d28:	ldr	x0, [x8, #648]
  469d2c:	ldr	x1, [x8, #640]
  469d30:	mov	w9, wzr
  469d34:	mov	w2, w9
  469d38:	add	x3, sp, #0x29c
  469d3c:	mov	x10, xzr
  469d40:	mov	x4, x10
  469d44:	bl	44a2a0 <ferror@plt+0x48570>
  469d48:	ldr	w9, [sp, #668]
  469d4c:	mov	w8, w9
  469d50:	ldr	x10, [sp, #296]
  469d54:	ldr	x11, [x10, #648]
  469d58:	add	x8, x11, x8
  469d5c:	str	x8, [x10, #648]
  469d60:	ldur	w8, [x29, #-124]
  469d64:	add	w8, w8, #0x1
  469d68:	stur	w8, [x29, #-124]
  469d6c:	b	469c40 <ferror@plt+0x67f10>
  469d70:	ldr	x8, [sp, #296]
  469d74:	ldr	x9, [x8, #648]
  469d78:	ldr	x10, [x8, #640]
  469d7c:	cmp	x9, x10
  469d80:	b.cc	469d9c <ferror@plt+0x6806c>  // b.lo, b.ul, b.last
  469d84:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  469d88:	add	x0, x0, #0xbf3
  469d8c:	bl	401cf0 <gettext@plt>
  469d90:	bl	4712bc <warn@@Base>
  469d94:	stur	wzr, [x29, #-124]
  469d98:	b	46b368 <ferror@plt+0x69638>
  469d9c:	ldur	w8, [x29, #-124]
  469da0:	mov	w9, w8
  469da4:	mov	x10, #0x18                  	// #24
  469da8:	mul	x0, x9, x10
  469dac:	bl	47824c <warn@@Base+0x6f90>
  469db0:	ldr	x9, [sp, #296]
  469db4:	str	x0, [x9, #560]
  469db8:	stur	wzr, [x29, #-108]
  469dbc:	ldr	x8, [sp, #296]
  469dc0:	ldr	x9, [x8, #240]
  469dc4:	ldrb	w10, [x9]
  469dc8:	cbz	w10, 469fd4 <ferror@plt+0x682a4>
  469dcc:	ldr	x8, [sp, #296]
  469dd0:	ldr	x9, [x8, #240]
  469dd4:	ldr	x10, [x8, #560]
  469dd8:	ldursw	x11, [x29, #-108]
  469ddc:	mov	x12, #0x18                  	// #24
  469de0:	mul	x11, x12, x11
  469de4:	add	x10, x10, x11
  469de8:	str	x9, [x10]
  469dec:	ldr	x0, [x8, #240]
  469df0:	ldr	x9, [x8, #640]
  469df4:	ldr	x10, [x8, #240]
  469df8:	subs	x1, x9, x10
  469dfc:	bl	401940 <strnlen@plt>
  469e00:	add	x8, x0, #0x1
  469e04:	ldr	x9, [sp, #296]
  469e08:	ldr	x10, [x9, #240]
  469e0c:	add	x8, x10, x8
  469e10:	str	x8, [x9, #240]
  469e14:	ldr	x8, [sp, #296]
  469e18:	ldr	x0, [x8, #240]
  469e1c:	ldr	x1, [x8, #640]
  469e20:	mov	w9, wzr
  469e24:	mov	w2, w9
  469e28:	add	x3, sp, #0x28c
  469e2c:	add	x4, sp, #0x288
  469e30:	bl	44a2a0 <ferror@plt+0x48570>
  469e34:	ldr	x8, [sp, #296]
  469e38:	str	x0, [x8, #216]
  469e3c:	ldr	w9, [sp, #652]
  469e40:	mov	w10, w9
  469e44:	ldr	x11, [x8, #240]
  469e48:	add	x10, x11, x10
  469e4c:	str	x10, [x8, #240]
  469e50:	ldr	x10, [x8, #216]
  469e54:	ldr	x11, [x8, #560]
  469e58:	ldursw	x12, [x29, #-108]
  469e5c:	mov	x13, #0x18                  	// #24
  469e60:	mul	x12, x13, x12
  469e64:	add	x11, x11, x12
  469e68:	str	w10, [x11, #8]
  469e6c:	ldr	x11, [x8, #560]
  469e70:	ldursw	x12, [x29, #-108]
  469e74:	mul	x12, x13, x12
  469e78:	add	x11, x11, x12
  469e7c:	ldr	w9, [x11, #8]
  469e80:	mov	w11, w9
  469e84:	ldr	x12, [x8, #216]
  469e88:	cmp	x11, x12
  469e8c:	b.eq	469e9c <ferror@plt+0x6816c>  // b.none
  469e90:	ldr	w8, [sp, #648]
  469e94:	orr	w8, w8, #0x2
  469e98:	str	w8, [sp, #648]
  469e9c:	ldr	w0, [sp, #648]
  469ea0:	bl	45defc <ferror@plt+0x5c1cc>
  469ea4:	ldr	x8, [sp, #296]
  469ea8:	ldr	x0, [x8, #240]
  469eac:	ldr	x1, [x8, #640]
  469eb0:	mov	w9, wzr
  469eb4:	mov	w2, w9
  469eb8:	add	x3, sp, #0x27c
  469ebc:	add	x4, sp, #0x278
  469ec0:	bl	44a2a0 <ferror@plt+0x48570>
  469ec4:	ldr	x8, [sp, #296]
  469ec8:	str	x0, [x8, #200]
  469ecc:	ldr	w9, [sp, #636]
  469ed0:	mov	w10, w9
  469ed4:	ldr	x11, [x8, #240]
  469ed8:	add	x10, x11, x10
  469edc:	str	x10, [x8, #240]
  469ee0:	ldr	x10, [x8, #200]
  469ee4:	ldr	x11, [x8, #560]
  469ee8:	ldursw	x12, [x29, #-108]
  469eec:	mov	x13, #0x18                  	// #24
  469ef0:	mul	x12, x13, x12
  469ef4:	add	x11, x11, x12
  469ef8:	str	w10, [x11, #12]
  469efc:	ldr	x11, [x8, #560]
  469f00:	ldursw	x12, [x29, #-108]
  469f04:	mul	x12, x13, x12
  469f08:	add	x11, x11, x12
  469f0c:	ldr	w9, [x11, #12]
  469f10:	mov	w11, w9
  469f14:	ldr	x12, [x8, #200]
  469f18:	cmp	x11, x12
  469f1c:	b.eq	469f2c <ferror@plt+0x681fc>  // b.none
  469f20:	ldr	w8, [sp, #632]
  469f24:	orr	w8, w8, #0x2
  469f28:	str	w8, [sp, #632]
  469f2c:	ldr	w0, [sp, #632]
  469f30:	bl	45defc <ferror@plt+0x5c1cc>
  469f34:	ldr	x8, [sp, #296]
  469f38:	ldr	x0, [x8, #240]
  469f3c:	ldr	x1, [x8, #640]
  469f40:	mov	w9, wzr
  469f44:	mov	w2, w9
  469f48:	add	x3, sp, #0x26c
  469f4c:	add	x4, sp, #0x268
  469f50:	bl	44a2a0 <ferror@plt+0x48570>
  469f54:	ldr	x8, [sp, #296]
  469f58:	str	x0, [x8, #184]
  469f5c:	ldr	w9, [sp, #620]
  469f60:	mov	w10, w9
  469f64:	ldr	x11, [x8, #240]
  469f68:	add	x10, x11, x10
  469f6c:	str	x10, [x8, #240]
  469f70:	ldr	x10, [x8, #184]
  469f74:	ldr	x11, [x8, #560]
  469f78:	ldursw	x12, [x29, #-108]
  469f7c:	mov	x13, #0x18                  	// #24
  469f80:	mul	x12, x13, x12
  469f84:	add	x11, x11, x12
  469f88:	str	w10, [x11, #16]
  469f8c:	ldr	x11, [x8, #560]
  469f90:	ldursw	x12, [x29, #-108]
  469f94:	mul	x12, x13, x12
  469f98:	add	x11, x11, x12
  469f9c:	ldr	w9, [x11, #16]
  469fa0:	mov	w11, w9
  469fa4:	ldr	x12, [x8, #184]
  469fa8:	cmp	x11, x12
  469fac:	b.eq	469fbc <ferror@plt+0x6828c>  // b.none
  469fb0:	ldr	w8, [sp, #616]
  469fb4:	orr	w8, w8, #0x2
  469fb8:	str	w8, [sp, #616]
  469fbc:	ldr	w0, [sp, #616]
  469fc0:	bl	45defc <ferror@plt+0x5c1cc>
  469fc4:	ldur	w8, [x29, #-108]
  469fc8:	add	w8, w8, #0x1
  469fcc:	stur	w8, [x29, #-108]
  469fd0:	b	469dbc <ferror@plt+0x6808c>
  469fd4:	stur	wzr, [x29, #-108]
  469fd8:	ldr	x8, [sp, #296]
  469fdc:	ldr	x9, [x8, #648]
  469fe0:	add	x9, x9, #0x1
  469fe4:	str	x9, [x8, #648]
  469fe8:	ldr	x8, [sp, #296]
  469fec:	ldr	x9, [x8, #560]
  469ff0:	cbnz	x9, 469ff8 <ferror@plt+0x682c8>
  469ff4:	b	46a178 <ferror@plt+0x68448>
  469ff8:	ldr	x8, [sp, #296]
  469ffc:	ldr	x9, [x8, #544]
  46a000:	cbnz	x9, 46a024 <ferror@plt+0x682f4>
  46a004:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46a008:	add	x0, x0, #0xc11
  46a00c:	bl	401cf0 <gettext@plt>
  46a010:	ldr	x8, [sp, #296]
  46a014:	ldr	x9, [x8, #560]
  46a018:	ldr	x1, [x9]
  46a01c:	bl	401ca0 <printf@plt>
  46a020:	b	46a178 <ferror@plt+0x68448>
  46a024:	ldr	x8, [sp, #296]
  46a028:	ldr	x9, [x8, #560]
  46a02c:	ldr	w10, [x9, #8]
  46a030:	str	w10, [sp, #612]
  46a034:	ldr	w10, [sp, #612]
  46a038:	cbnz	w10, 46a050 <ferror@plt+0x68320>
  46a03c:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  46a040:	add	x8, x8, #0xc23
  46a044:	ldr	x9, [sp, #296]
  46a048:	str	x8, [x9, #160]
  46a04c:	b	46a11c <ferror@plt+0x683ec>
  46a050:	ldr	x8, [sp, #296]
  46a054:	ldr	x9, [x8, #536]
  46a058:	cbnz	x9, 46a074 <ferror@plt+0x68344>
  46a05c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  46a060:	add	x0, x0, #0x57b
  46a064:	bl	401cf0 <gettext@plt>
  46a068:	ldr	x8, [sp, #296]
  46a06c:	str	x0, [x8, #160]
  46a070:	b	46a11c <ferror@plt+0x683ec>
  46a074:	ldr	w8, [sp, #612]
  46a078:	mov	w9, w8
  46a07c:	ldr	x10, [sp, #296]
  46a080:	ldr	x11, [x10, #536]
  46a084:	cmp	x9, x11
  46a088:	b.ls	46a0f0 <ferror@plt+0x683c0>  // b.plast
  46a08c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46a090:	add	x0, x0, #0xc1a
  46a094:	bl	401cf0 <gettext@plt>
  46a098:	ldr	w1, [sp, #612]
  46a09c:	ldr	x8, [sp, #296]
  46a0a0:	ldr	x9, [x8, #536]
  46a0a4:	adrp	x10, 482000 <warn@@Base+0x10d44>
  46a0a8:	add	x10, x10, #0x784
  46a0ac:	str	x0, [sp, #160]
  46a0b0:	mov	x0, x10
  46a0b4:	str	w1, [sp, #156]
  46a0b8:	mov	x1, x9
  46a0bc:	bl	45dad4 <ferror@plt+0x5bda4>
  46a0c0:	ldr	x1, [sp, #160]
  46a0c4:	str	x0, [sp, #144]
  46a0c8:	mov	x0, x1
  46a0cc:	ldr	w1, [sp, #156]
  46a0d0:	ldr	x2, [sp, #144]
  46a0d4:	bl	4712bc <warn@@Base>
  46a0d8:	adrp	x0, 480000 <warn@@Base+0xed44>
  46a0dc:	add	x0, x0, #0xaac
  46a0e0:	bl	401cf0 <gettext@plt>
  46a0e4:	ldr	x8, [sp, #296]
  46a0e8:	str	x0, [x8, #160]
  46a0ec:	b	46a11c <ferror@plt+0x683ec>
  46a0f0:	ldr	x8, [sp, #296]
  46a0f4:	ldr	x9, [x8, #544]
  46a0f8:	ldr	w10, [sp, #612]
  46a0fc:	subs	w10, w10, #0x1
  46a100:	mov	w11, w10
  46a104:	ubfx	x11, x11, #0, #32
  46a108:	mov	x12, #0x8                   	// #8
  46a10c:	mul	x11, x12, x11
  46a110:	add	x9, x9, x11
  46a114:	ldr	x9, [x9]
  46a118:	str	x9, [x8, #160]
  46a11c:	ldr	x8, [sp, #248]
  46a120:	ldr	w9, [x8]
  46a124:	cbnz	w9, 46a13c <ferror@plt+0x6840c>
  46a128:	ldr	x8, [sp, #296]
  46a12c:	ldr	x0, [x8, #160]
  46a130:	bl	401900 <strlen@plt>
  46a134:	cmp	x0, #0x4c
  46a138:	b.cs	46a160 <ferror@plt+0x68430>  // b.hs, b.nlast
  46a13c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46a140:	add	x0, x0, #0xc49
  46a144:	bl	401cf0 <gettext@plt>
  46a148:	ldr	x8, [sp, #296]
  46a14c:	ldr	x1, [x8, #160]
  46a150:	ldr	x9, [x8, #560]
  46a154:	ldr	x2, [x9]
  46a158:	bl	401ca0 <printf@plt>
  46a15c:	b	46a178 <ferror@plt+0x68448>
  46a160:	ldr	x8, [sp, #296]
  46a164:	ldr	x9, [x8, #560]
  46a168:	ldr	x1, [x9]
  46a16c:	adrp	x0, 498000 <warn@@Base+0x26d44>
  46a170:	add	x0, x0, #0x9a6
  46a174:	bl	401ca0 <printf@plt>
  46a178:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46a17c:	add	x0, x0, #0xc55
  46a180:	bl	401cf0 <gettext@plt>
  46a184:	bl	401ca0 <printf@plt>
  46a188:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46a18c:	add	x8, x8, #0x458
  46a190:	mov	x0, x8
  46a194:	sub	x1, x29, #0x58
  46a198:	mov	x2, #0x28                  	// #40
  46a19c:	bl	4018c0 <memcpy@plt>
  46a1a0:	ldr	x8, [sp, #296]
  46a1a4:	ldr	x9, [x8, #648]
  46a1a8:	ldr	x10, [x8, #576]
  46a1ac:	cmp	x9, x10
  46a1b0:	b.cs	46b30c <ferror@plt+0x695dc>  // b.hs, b.nlast
  46a1b4:	str	wzr, [sp, #572]
  46a1b8:	ldr	x8, [sp, #296]
  46a1bc:	ldr	x9, [x8, #648]
  46a1c0:	add	x10, x9, #0x1
  46a1c4:	str	x10, [x8, #648]
  46a1c8:	ldrb	w11, [x9]
  46a1cc:	strb	w11, [sp, #599]
  46a1d0:	ldrb	w11, [sp, #599]
  46a1d4:	str	w11, [sp, #592]
  46a1d8:	ldrb	w11, [sp, #599]
  46a1dc:	ldurb	w12, [x29, #-55]
  46a1e0:	cmp	w11, w12
  46a1e4:	b.lt	46a320 <ferror@plt+0x685f0>  // b.tstop
  46a1e8:	ldurb	w8, [x29, #-55]
  46a1ec:	ldrb	w9, [sp, #599]
  46a1f0:	subs	w8, w9, w8
  46a1f4:	strb	w8, [sp, #599]
  46a1f8:	ldrb	w8, [sp, #599]
  46a1fc:	ldurb	w9, [x29, #-56]
  46a200:	sdiv	w8, w8, w9
  46a204:	mov	w0, w8
  46a208:	sxtw	x10, w0
  46a20c:	ldr	x11, [sp, #296]
  46a210:	str	x10, [x11, #136]
  46a214:	ldurb	w8, [x29, #-63]
  46a218:	cmp	w8, #0x1
  46a21c:	b.ne	46a260 <ferror@plt+0x68530>  // b.any
  46a220:	ldurb	w8, [x29, #-64]
  46a224:	mov	w9, w8
  46a228:	ldr	x10, [sp, #296]
  46a22c:	ldr	x11, [x10, #136]
  46a230:	mul	x9, x11, x9
  46a234:	str	x9, [x10, #136]
  46a238:	ldr	x9, [x10, #136]
  46a23c:	ldr	x11, [sp, #240]
  46a240:	ldr	x12, [x11]
  46a244:	add	x9, x12, x9
  46a248:	str	x9, [x11]
  46a24c:	ldr	x9, [x10, #136]
  46a250:	cbz	x9, 46a25c <ferror@plt+0x6852c>
  46a254:	ldr	x8, [sp, #240]
  46a258:	str	wzr, [x8, #8]
  46a25c:	b	46a2e0 <ferror@plt+0x685b0>
  46a260:	ldr	x8, [sp, #240]
  46a264:	ldrb	w9, [x8, #32]
  46a268:	mov	w10, w9
  46a26c:	ldr	x11, [sp, #296]
  46a270:	ldr	x12, [x11, #136]
  46a274:	add	x10, x10, x12
  46a278:	ldurb	w9, [x29, #-63]
  46a27c:	mov	w12, w9
  46a280:	udiv	x10, x10, x12
  46a284:	ldurb	w9, [x29, #-64]
  46a288:	mov	w12, w9
  46a28c:	mul	x10, x10, x12
  46a290:	str	w10, [sp, #568]
  46a294:	ldr	w9, [sp, #568]
  46a298:	mov	w12, w9
  46a29c:	ldr	x13, [x8]
  46a2a0:	add	x12, x13, x12
  46a2a4:	str	x12, [x8]
  46a2a8:	ldrb	w9, [x8, #32]
  46a2ac:	mov	w12, w9
  46a2b0:	ldr	x13, [x11, #136]
  46a2b4:	add	x12, x12, x13
  46a2b8:	ldurb	w9, [x29, #-63]
  46a2bc:	mov	w13, w9
  46a2c0:	udiv	x14, x12, x13
  46a2c4:	mul	x13, x14, x13
  46a2c8:	subs	x12, x12, x13
  46a2cc:	strb	w12, [x8, #32]
  46a2d0:	ldr	w9, [sp, #568]
  46a2d4:	cbz	w9, 46a2e0 <ferror@plt+0x685b0>
  46a2d8:	ldr	x8, [sp, #240]
  46a2dc:	str	wzr, [x8, #8]
  46a2e0:	ldrb	w8, [sp, #599]
  46a2e4:	ldurb	w9, [x29, #-56]
  46a2e8:	sdiv	w10, w8, w9
  46a2ec:	mul	w9, w10, w9
  46a2f0:	subs	w8, w8, w9
  46a2f4:	ldur	w9, [x29, #-60]
  46a2f8:	add	w8, w8, w9
  46a2fc:	str	w8, [sp, #588]
  46a300:	ldr	w8, [sp, #588]
  46a304:	ldr	x11, [sp, #240]
  46a308:	ldr	w9, [x11, #16]
  46a30c:	add	w8, w9, w8
  46a310:	str	w8, [x11, #16]
  46a314:	mov	w8, #0x1                   	// #1
  46a318:	str	w8, [sp, #572]
  46a31c:	b	46b08c <ferror@plt+0x6935c>
  46a320:	ldrb	w8, [sp, #599]
  46a324:	subs	w8, w8, #0x0
  46a328:	mov	w9, w8
  46a32c:	ubfx	x9, x9, #0, #32
  46a330:	cmp	x9, #0xc
  46a334:	str	x9, [sp, #136]
  46a338:	b.hi	46af80 <ferror@plt+0x69250>  // b.pmore
  46a33c:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46a340:	add	x8, x8, #0xe0
  46a344:	ldr	x11, [sp, #136]
  46a348:	ldrsw	x10, [x8, x11, lsl #2]
  46a34c:	add	x9, x8, x10
  46a350:	br	x9
  46a354:	ldr	x8, [sp, #296]
  46a358:	ldr	x9, [x8, #648]
  46a35c:	str	x9, [x8, #104]
  46a360:	ldr	x8, [sp, #296]
  46a364:	ldr	x0, [x8, #104]
  46a368:	ldr	x1, [x8, #576]
  46a36c:	mov	w9, wzr
  46a370:	mov	w2, w9
  46a374:	add	x3, sp, #0x214
  46a378:	add	x4, sp, #0x210
  46a37c:	bl	44a2a0 <ferror@plt+0x48570>
  46a380:	ldr	x8, [sp, #296]
  46a384:	str	x0, [x8, #96]
  46a388:	ldr	w9, [sp, #532]
  46a38c:	mov	w10, w9
  46a390:	ldr	x11, [x8, #104]
  46a394:	add	x10, x11, x10
  46a398:	str	x10, [x8, #104]
  46a39c:	ldr	x10, [x8, #96]
  46a3a0:	str	w10, [sp, #564]
  46a3a4:	ldr	w9, [sp, #564]
  46a3a8:	mov	w11, w9
  46a3ac:	ldr	x12, [x8, #96]
  46a3b0:	cmp	x11, x12
  46a3b4:	b.eq	46a3c4 <ferror@plt+0x68694>  // b.none
  46a3b8:	ldr	w8, [sp, #528]
  46a3bc:	orr	w8, w8, #0x2
  46a3c0:	str	w8, [sp, #528]
  46a3c4:	ldr	w0, [sp, #528]
  46a3c8:	bl	45defc <ferror@plt+0x5c1cc>
  46a3cc:	ldr	x8, [sp, #296]
  46a3d0:	ldr	x9, [x8, #104]
  46a3d4:	ldr	w10, [sp, #564]
  46a3d8:	mov	w11, w10
  46a3dc:	add	x9, x9, x11
  46a3e0:	str	x9, [x8, #112]
  46a3e4:	ldr	w10, [sp, #564]
  46a3e8:	cbz	w10, 46a400 <ferror@plt+0x686d0>
  46a3ec:	ldr	x8, [sp, #296]
  46a3f0:	ldr	x9, [x8, #112]
  46a3f4:	ldr	x10, [x8, #576]
  46a3f8:	cmp	x9, x10
  46a3fc:	b.ls	46a414 <ferror@plt+0x686e4>  // b.plast
  46a400:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46a404:	add	x0, x0, #0x880
  46a408:	bl	401cf0 <gettext@plt>
  46a40c:	bl	4712bc <warn@@Base>
  46a410:	b	46b08c <ferror@plt+0x6935c>
  46a414:	ldr	x8, [sp, #296]
  46a418:	ldr	x9, [x8, #104]
  46a41c:	add	x10, x9, #0x1
  46a420:	str	x10, [x8, #104]
  46a424:	ldrb	w11, [x9]
  46a428:	strb	w11, [sp, #563]
  46a42c:	ldrb	w11, [sp, #563]
  46a430:	str	w11, [sp, #592]
  46a434:	ldr	w11, [sp, #592]
  46a438:	mov	w12, wzr
  46a43c:	subs	w11, w12, w11
  46a440:	str	w11, [sp, #592]
  46a444:	ldrb	w11, [sp, #563]
  46a448:	subs	w11, w11, #0x1
  46a44c:	mov	w9, w11
  46a450:	ubfx	x9, x9, #0, #32
  46a454:	cmp	x9, #0x15
  46a458:	str	x9, [sp, #128]
  46a45c:	b.hi	46a7e0 <ferror@plt+0x68ab0>  // b.pmore
  46a460:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46a464:	add	x8, x8, #0x114
  46a468:	ldr	x11, [sp, #128]
  46a46c:	ldrsw	x10, [x8, x11, lsl #2]
  46a470:	add	x9, x8, x10
  46a474:	br	x9
  46a478:	b	46a804 <ferror@plt+0x68ad4>
  46a47c:	ldr	x8, [sp, #296]
  46a480:	ldr	x9, [x8, #112]
  46a484:	ldr	x10, [x8, #104]
  46a488:	subs	x9, x9, x10
  46a48c:	str	w9, [sp, #524]
  46a490:	ldr	w9, [sp, #524]
  46a494:	mov	w10, w9
  46a498:	mov	x11, #0x8                   	// #8
  46a49c:	cmp	x11, x10
  46a4a0:	b.cs	46a4d4 <ferror@plt+0x687a4>  // b.hs, b.nlast
  46a4a4:	ldr	w8, [sp, #524]
  46a4a8:	mov	w2, w8
  46a4ac:	ldr	x0, [sp, #288]
  46a4b0:	ldr	x1, [sp, #280]
  46a4b4:	bl	4018e0 <ngettext@plt>
  46a4b8:	ldr	w1, [sp, #524]
  46a4bc:	mov	w8, #0x8                   	// #8
  46a4c0:	mov	w2, w8
  46a4c4:	str	w8, [sp, #124]
  46a4c8:	bl	4711a8 <error@@Base>
  46a4cc:	ldr	w8, [sp, #124]
  46a4d0:	str	w8, [sp, #524]
  46a4d4:	ldr	x8, [sp, #296]
  46a4d8:	ldr	x9, [x8, #104]
  46a4dc:	ldr	w10, [sp, #524]
  46a4e0:	mov	w11, w10
  46a4e4:	add	x9, x9, x11
  46a4e8:	ldr	x11, [x8, #112]
  46a4ec:	cmp	x9, x11
  46a4f0:	b.cc	46a524 <ferror@plt+0x687f4>  // b.lo, b.ul, b.last
  46a4f4:	ldr	x8, [sp, #296]
  46a4f8:	ldr	x9, [x8, #104]
  46a4fc:	ldr	x10, [x8, #112]
  46a500:	cmp	x9, x10
  46a504:	b.cs	46a520 <ferror@plt+0x687f0>  // b.hs, b.nlast
  46a508:	ldr	x8, [sp, #296]
  46a50c:	ldr	x9, [x8, #112]
  46a510:	ldr	x10, [x8, #104]
  46a514:	subs	x9, x9, x10
  46a518:	str	w9, [sp, #524]
  46a51c:	b	46a524 <ferror@plt+0x687f4>
  46a520:	str	wzr, [sp, #524]
  46a524:	ldr	w8, [sp, #524]
  46a528:	cbz	w8, 46a538 <ferror@plt+0x68808>
  46a52c:	ldr	w8, [sp, #524]
  46a530:	cmp	w8, #0x8
  46a534:	b.ls	46a544 <ferror@plt+0x68814>  // b.plast
  46a538:	ldr	x8, [sp, #240]
  46a53c:	str	xzr, [x8]
  46a540:	b	46a564 <ferror@plt+0x68834>
  46a544:	ldr	x8, [sp, #272]
  46a548:	ldr	x9, [x8]
  46a54c:	ldr	x10, [sp, #296]
  46a550:	ldr	x0, [x10, #104]
  46a554:	ldr	w1, [sp, #524]
  46a558:	blr	x9
  46a55c:	ldr	x8, [sp, #240]
  46a560:	str	x0, [x8]
  46a564:	ldr	x8, [sp, #296]
  46a568:	ldr	x9, [x8, #112]
  46a56c:	ldr	x10, [x8, #104]
  46a570:	subs	x9, x9, x10
  46a574:	ldr	x10, [x8, #104]
  46a578:	add	x9, x10, x9
  46a57c:	str	x9, [x8, #104]
  46a580:	mov	w8, #0x0                   	// #0
  46a584:	ldr	x9, [sp, #240]
  46a588:	strb	w8, [x9, #32]
  46a58c:	str	wzr, [x9, #8]
  46a590:	b	46a804 <ferror@plt+0x68ad4>
  46a594:	ldr	x8, [sp, #296]
  46a598:	ldr	x0, [x8, #560]
  46a59c:	ldur	w9, [x29, #-124]
  46a5a0:	add	w9, w9, #0x1
  46a5a4:	mov	w10, #0x18                  	// #24
  46a5a8:	umull	x1, w9, w10
  46a5ac:	bl	478300 <warn@@Base+0x7044>
  46a5b0:	ldr	x8, [sp, #296]
  46a5b4:	str	x0, [x8, #560]
  46a5b8:	ldr	x11, [sp, #240]
  46a5bc:	ldr	w9, [x11, #36]
  46a5c0:	add	w9, w9, #0x1
  46a5c4:	str	w9, [x11, #36]
  46a5c8:	ldr	x12, [x8, #104]
  46a5cc:	ldr	x13, [x8, #560]
  46a5d0:	ldur	w9, [x29, #-124]
  46a5d4:	mov	w14, w9
  46a5d8:	mov	x15, #0x18                  	// #24
  46a5dc:	mul	x14, x15, x14
  46a5e0:	add	x13, x13, x14
  46a5e4:	str	x12, [x13]
  46a5e8:	ldr	x0, [x8, #104]
  46a5ec:	bl	401900 <strlen@plt>
  46a5f0:	add	x8, x0, #0x1
  46a5f4:	ldr	x11, [sp, #296]
  46a5f8:	ldr	x12, [x11, #104]
  46a5fc:	add	x8, x12, x8
  46a600:	str	x8, [x11, #104]
  46a604:	ldr	x8, [sp, #296]
  46a608:	ldr	x0, [x8, #104]
  46a60c:	ldr	x1, [x8, #112]
  46a610:	mov	w9, wzr
  46a614:	mov	w2, w9
  46a618:	add	x3, sp, #0x1fc
  46a61c:	add	x4, sp, #0x1f8
  46a620:	bl	44a2a0 <ferror@plt+0x48570>
  46a624:	ldr	x8, [sp, #296]
  46a628:	str	x0, [x8, #72]
  46a62c:	ldr	w9, [sp, #508]
  46a630:	mov	w10, w9
  46a634:	ldr	x11, [x8, #104]
  46a638:	add	x10, x11, x10
  46a63c:	str	x10, [x8, #104]
  46a640:	ldr	x10, [x8, #72]
  46a644:	ldr	x11, [x8, #560]
  46a648:	ldur	w9, [x29, #-124]
  46a64c:	mov	w12, w9
  46a650:	mov	x13, #0x18                  	// #24
  46a654:	mul	x12, x13, x12
  46a658:	add	x11, x11, x12
  46a65c:	str	w10, [x11, #8]
  46a660:	ldr	x11, [x8, #560]
  46a664:	ldur	w9, [x29, #-124]
  46a668:	mov	w12, w9
  46a66c:	mul	x12, x13, x12
  46a670:	add	x11, x11, x12
  46a674:	ldr	w9, [x11, #8]
  46a678:	mov	w11, w9
  46a67c:	ldr	x12, [x8, #72]
  46a680:	cmp	x11, x12
  46a684:	b.eq	46a694 <ferror@plt+0x68964>  // b.none
  46a688:	ldr	w8, [sp, #504]
  46a68c:	orr	w8, w8, #0x2
  46a690:	str	w8, [sp, #504]
  46a694:	ldr	w0, [sp, #504]
  46a698:	bl	45defc <ferror@plt+0x5c1cc>
  46a69c:	ldr	x8, [sp, #296]
  46a6a0:	ldr	x0, [x8, #104]
  46a6a4:	ldr	x1, [x8, #112]
  46a6a8:	mov	w9, wzr
  46a6ac:	mov	w2, w9
  46a6b0:	add	x3, sp, #0x1ec
  46a6b4:	add	x4, sp, #0x1e8
  46a6b8:	bl	44a2a0 <ferror@plt+0x48570>
  46a6bc:	ldr	x8, [sp, #296]
  46a6c0:	str	x0, [x8, #56]
  46a6c4:	ldr	w9, [sp, #492]
  46a6c8:	mov	w10, w9
  46a6cc:	ldr	x11, [x8, #104]
  46a6d0:	add	x10, x11, x10
  46a6d4:	str	x10, [x8, #104]
  46a6d8:	ldr	x10, [x8, #56]
  46a6dc:	ldr	x11, [x8, #560]
  46a6e0:	ldur	w9, [x29, #-124]
  46a6e4:	mov	w12, w9
  46a6e8:	mov	x13, #0x18                  	// #24
  46a6ec:	mul	x12, x13, x12
  46a6f0:	add	x11, x11, x12
  46a6f4:	str	w10, [x11, #12]
  46a6f8:	ldr	x11, [x8, #560]
  46a6fc:	ldur	w9, [x29, #-124]
  46a700:	mov	w12, w9
  46a704:	mul	x12, x13, x12
  46a708:	add	x11, x11, x12
  46a70c:	ldr	w9, [x11, #12]
  46a710:	mov	w11, w9
  46a714:	ldr	x12, [x8, #56]
  46a718:	cmp	x11, x12
  46a71c:	b.eq	46a72c <ferror@plt+0x689fc>  // b.none
  46a720:	ldr	w8, [sp, #488]
  46a724:	orr	w8, w8, #0x2
  46a728:	str	w8, [sp, #488]
  46a72c:	ldr	w0, [sp, #488]
  46a730:	bl	45defc <ferror@plt+0x5c1cc>
  46a734:	ldr	x8, [sp, #296]
  46a738:	ldr	x0, [x8, #104]
  46a73c:	ldr	x1, [x8, #112]
  46a740:	mov	w9, wzr
  46a744:	mov	w2, w9
  46a748:	add	x3, sp, #0x1dc
  46a74c:	add	x4, sp, #0x1d8
  46a750:	bl	44a2a0 <ferror@plt+0x48570>
  46a754:	ldr	x8, [sp, #296]
  46a758:	str	x0, [x8, #40]
  46a75c:	ldr	w9, [sp, #476]
  46a760:	mov	w10, w9
  46a764:	ldr	x11, [x8, #104]
  46a768:	add	x10, x11, x10
  46a76c:	str	x10, [x8, #104]
  46a770:	ldr	x10, [x8, #40]
  46a774:	ldr	x11, [x8, #560]
  46a778:	ldur	w9, [x29, #-124]
  46a77c:	mov	w12, w9
  46a780:	mov	x13, #0x18                  	// #24
  46a784:	mul	x12, x13, x12
  46a788:	add	x11, x11, x12
  46a78c:	str	w10, [x11, #16]
  46a790:	ldr	x11, [x8, #560]
  46a794:	ldur	w9, [x29, #-124]
  46a798:	mov	w12, w9
  46a79c:	mul	x12, x13, x12
  46a7a0:	add	x11, x11, x12
  46a7a4:	ldr	w9, [x11, #16]
  46a7a8:	mov	w11, w9
  46a7ac:	ldr	x12, [x8, #40]
  46a7b0:	cmp	x11, x12
  46a7b4:	b.eq	46a7c4 <ferror@plt+0x68a94>  // b.none
  46a7b8:	ldr	w8, [sp, #472]
  46a7bc:	orr	w8, w8, #0x2
  46a7c0:	str	w8, [sp, #472]
  46a7c4:	ldr	w0, [sp, #472]
  46a7c8:	bl	45defc <ferror@plt+0x5c1cc>
  46a7cc:	ldur	w8, [x29, #-124]
  46a7d0:	add	w8, w8, #0x1
  46a7d4:	stur	w8, [x29, #-124]
  46a7d8:	b	46a804 <ferror@plt+0x68ad4>
  46a7dc:	b	46a804 <ferror@plt+0x68ad4>
  46a7e0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46a7e4:	add	x0, x0, #0xcab
  46a7e8:	bl	401cf0 <gettext@plt>
  46a7ec:	ldrb	w1, [sp, #563]
  46a7f0:	ldr	x8, [sp, #296]
  46a7f4:	ldr	x9, [x8, #104]
  46a7f8:	ldr	x10, [x8, #648]
  46a7fc:	subs	x2, x9, x10
  46a800:	bl	401ca0 <printf@plt>
  46a804:	ldr	x8, [sp, #296]
  46a808:	ldr	x9, [x8, #112]
  46a80c:	str	x9, [x8, #648]
  46a810:	b	46b08c <ferror@plt+0x6935c>
  46a814:	b	46b08c <ferror@plt+0x6935c>
  46a818:	ldr	x8, [sp, #296]
  46a81c:	ldr	x0, [x8, #648]
  46a820:	ldr	x1, [x8, #640]
  46a824:	mov	w9, wzr
  46a828:	mov	w2, w9
  46a82c:	add	x3, sp, #0x1cc
  46a830:	add	x4, sp, #0x1c8
  46a834:	bl	44a2a0 <ferror@plt+0x48570>
  46a838:	ldr	x8, [sp, #296]
  46a83c:	str	x0, [x8, #24]
  46a840:	ldr	w9, [sp, #460]
  46a844:	mov	w10, w9
  46a848:	ldr	x11, [x8, #648]
  46a84c:	add	x10, x11, x10
  46a850:	str	x10, [x8, #648]
  46a854:	ldr	x10, [x8, #24]
  46a858:	str	x10, [x8, #136]
  46a85c:	ldr	x10, [x8, #136]
  46a860:	ldr	x11, [x8, #24]
  46a864:	cmp	x10, x11
  46a868:	b.eq	46a878 <ferror@plt+0x68b48>  // b.none
  46a86c:	ldr	w8, [sp, #456]
  46a870:	orr	w8, w8, #0x2
  46a874:	str	w8, [sp, #456]
  46a878:	ldr	w0, [sp, #456]
  46a87c:	bl	45defc <ferror@plt+0x5c1cc>
  46a880:	ldurb	w8, [x29, #-63]
  46a884:	cmp	w8, #0x1
  46a888:	b.ne	46a8cc <ferror@plt+0x68b9c>  // b.any
  46a88c:	ldurb	w8, [x29, #-64]
  46a890:	mov	w9, w8
  46a894:	ldr	x10, [sp, #296]
  46a898:	ldr	x11, [x10, #136]
  46a89c:	mul	x9, x11, x9
  46a8a0:	str	x9, [x10, #136]
  46a8a4:	ldr	x9, [x10, #136]
  46a8a8:	ldr	x11, [sp, #240]
  46a8ac:	ldr	x12, [x11]
  46a8b0:	add	x9, x12, x9
  46a8b4:	str	x9, [x11]
  46a8b8:	ldr	x9, [x10, #136]
  46a8bc:	cbz	x9, 46a8c8 <ferror@plt+0x68b98>
  46a8c0:	ldr	x8, [sp, #240]
  46a8c4:	str	wzr, [x8, #8]
  46a8c8:	b	46a94c <ferror@plt+0x68c1c>
  46a8cc:	ldr	x8, [sp, #240]
  46a8d0:	ldrb	w9, [x8, #32]
  46a8d4:	mov	w10, w9
  46a8d8:	ldr	x11, [sp, #296]
  46a8dc:	ldr	x12, [x11, #136]
  46a8e0:	add	x10, x10, x12
  46a8e4:	ldurb	w9, [x29, #-63]
  46a8e8:	mov	w12, w9
  46a8ec:	udiv	x10, x10, x12
  46a8f0:	ldurb	w9, [x29, #-64]
  46a8f4:	mov	w12, w9
  46a8f8:	mul	x10, x10, x12
  46a8fc:	str	w10, [sp, #452]
  46a900:	ldr	w9, [sp, #452]
  46a904:	mov	w12, w9
  46a908:	ldr	x13, [x8]
  46a90c:	add	x12, x13, x12
  46a910:	str	x12, [x8]
  46a914:	ldrb	w9, [x8, #32]
  46a918:	mov	w12, w9
  46a91c:	ldr	x13, [x11, #136]
  46a920:	add	x12, x12, x13
  46a924:	ldurb	w9, [x29, #-63]
  46a928:	mov	w13, w9
  46a92c:	udiv	x14, x12, x13
  46a930:	mul	x13, x14, x13
  46a934:	subs	x12, x12, x13
  46a938:	strb	w12, [x8, #32]
  46a93c:	ldr	w9, [sp, #452]
  46a940:	cbz	w9, 46a94c <ferror@plt+0x68c1c>
  46a944:	ldr	x8, [sp, #240]
  46a948:	str	wzr, [x8, #8]
  46a94c:	b	46b08c <ferror@plt+0x6935c>
  46a950:	ldr	x8, [sp, #296]
  46a954:	ldr	x0, [x8, #648]
  46a958:	ldr	x1, [x8, #640]
  46a95c:	mov	w2, #0x1                   	// #1
  46a960:	add	x3, sp, #0x1b4
  46a964:	add	x4, sp, #0x1b0
  46a968:	bl	44a2a0 <ferror@plt+0x48570>
  46a96c:	ldr	x8, [sp, #296]
  46a970:	str	x0, [x8]
  46a974:	ldr	w9, [sp, #436]
  46a978:	mov	w10, w9
  46a97c:	ldr	x11, [x8, #648]
  46a980:	add	x10, x11, x10
  46a984:	str	x10, [x8, #648]
  46a988:	ldr	x10, [x8]
  46a98c:	str	w10, [sp, #588]
  46a990:	ldrsw	x11, [sp, #588]
  46a994:	ldr	x12, [x8]
  46a998:	cmp	x11, x12
  46a99c:	b.eq	46a9ac <ferror@plt+0x68c7c>  // b.none
  46a9a0:	ldr	w8, [sp, #432]
  46a9a4:	orr	w8, w8, #0x2
  46a9a8:	str	w8, [sp, #432]
  46a9ac:	ldr	w0, [sp, #432]
  46a9b0:	bl	45defc <ferror@plt+0x5c1cc>
  46a9b4:	ldr	w8, [sp, #588]
  46a9b8:	ldr	x9, [sp, #240]
  46a9bc:	ldr	w10, [x9, #16]
  46a9c0:	add	w8, w10, w8
  46a9c4:	str	w8, [x9, #16]
  46a9c8:	b	46b08c <ferror@plt+0x6935c>
  46a9cc:	ldr	x8, [sp, #296]
  46a9d0:	ldr	x0, [x8, #648]
  46a9d4:	ldr	x1, [x8, #640]
  46a9d8:	mov	w9, wzr
  46a9dc:	mov	w2, w9
  46a9e0:	add	x3, sp, #0x1a4
  46a9e4:	add	x4, sp, #0x1a0
  46a9e8:	bl	44a2a0 <ferror@plt+0x48570>
  46a9ec:	str	x0, [sp, #424]
  46a9f0:	ldr	w9, [sp, #420]
  46a9f4:	mov	w8, w9
  46a9f8:	ldr	x10, [sp, #296]
  46a9fc:	ldr	x11, [x10, #648]
  46aa00:	add	x8, x11, x8
  46aa04:	str	x8, [x10, #648]
  46aa08:	ldr	x8, [sp, #424]
  46aa0c:	str	x8, [x10, #136]
  46aa10:	ldr	x8, [x10, #136]
  46aa14:	ldr	x11, [sp, #424]
  46aa18:	cmp	x8, x11
  46aa1c:	b.eq	46aa2c <ferror@plt+0x68cfc>  // b.none
  46aa20:	ldr	w8, [sp, #416]
  46aa24:	orr	w8, w8, #0x2
  46aa28:	str	w8, [sp, #416]
  46aa2c:	ldr	w0, [sp, #416]
  46aa30:	bl	45defc <ferror@plt+0x5c1cc>
  46aa34:	ldr	x8, [sp, #296]
  46aa38:	ldr	x9, [x8, #136]
  46aa3c:	ldr	x10, [sp, #240]
  46aa40:	str	w9, [x10, #12]
  46aa44:	ldr	w9, [x10, #12]
  46aa48:	subs	w9, w9, #0x1
  46aa4c:	str	w9, [sp, #412]
  46aa50:	ldr	x11, [x8, #560]
  46aa54:	cbz	x11, 46aa60 <ferror@plt+0x68d30>
  46aa58:	ldur	w8, [x29, #-124]
  46aa5c:	cbnz	w8, 46aa78 <ferror@plt+0x68d48>
  46aa60:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46aa64:	add	x0, x0, #0xcc5
  46aa68:	bl	401cf0 <gettext@plt>
  46aa6c:	ldr	w1, [sp, #412]
  46aa70:	bl	401ca0 <printf@plt>
  46aa74:	b	46ac30 <ferror@plt+0x68f00>
  46aa78:	ldr	w8, [sp, #412]
  46aa7c:	ldur	w9, [x29, #-124]
  46aa80:	cmp	w8, w9
  46aa84:	b.cc	46aabc <ferror@plt+0x68d8c>  // b.lo, b.ul, b.last
  46aa88:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46aa8c:	add	x0, x0, #0xce2
  46aa90:	bl	401cf0 <gettext@plt>
  46aa94:	ldr	w8, [sp, #412]
  46aa98:	add	w1, w8, #0x1
  46aa9c:	ldur	w2, [x29, #-124]
  46aaa0:	bl	4712bc <warn@@Base>
  46aaa4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46aaa8:	add	x0, x0, #0xd06
  46aaac:	bl	401cf0 <gettext@plt>
  46aab0:	ldr	w1, [sp, #412]
  46aab4:	bl	401ca0 <printf@plt>
  46aab8:	b	46ac30 <ferror@plt+0x68f00>
  46aabc:	ldr	x8, [sp, #296]
  46aac0:	ldr	x9, [x8, #560]
  46aac4:	ldr	w10, [sp, #412]
  46aac8:	mov	w11, w10
  46aacc:	mov	x12, #0x18                  	// #24
  46aad0:	mul	x11, x12, x11
  46aad4:	add	x9, x9, x11
  46aad8:	ldr	w10, [x9, #8]
  46aadc:	str	w10, [sp, #408]
  46aae0:	cbnz	w10, 46ab14 <ferror@plt+0x68de4>
  46aae4:	ldr	x8, [sp, #296]
  46aae8:	ldr	x9, [x8, #560]
  46aaec:	ldr	w10, [sp, #412]
  46aaf0:	mov	w11, w10
  46aaf4:	mov	x12, #0x18                  	// #24
  46aaf8:	mul	x11, x12, x11
  46aafc:	add	x9, x9, x11
  46ab00:	ldr	x1, [x9]
  46ab04:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ab08:	add	x0, x0, #0xd29
  46ab0c:	bl	401ca0 <printf@plt>
  46ab10:	b	46ac30 <ferror@plt+0x68f00>
  46ab14:	ldr	x8, [sp, #296]
  46ab18:	ldr	x9, [x8, #544]
  46ab1c:	cbz	x9, 46ab2c <ferror@plt+0x68dfc>
  46ab20:	ldr	x8, [sp, #296]
  46ab24:	ldr	x9, [x8, #536]
  46ab28:	cbnz	x9, 46ab64 <ferror@plt+0x68e34>
  46ab2c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ab30:	add	x0, x0, #0xd35
  46ab34:	bl	401cf0 <gettext@plt>
  46ab38:	ldr	x8, [sp, #296]
  46ab3c:	ldr	x9, [x8, #560]
  46ab40:	ldr	w10, [sp, #412]
  46ab44:	mov	w11, w10
  46ab48:	mov	x12, #0x18                  	// #24
  46ab4c:	mul	x11, x12, x11
  46ab50:	add	x9, x9, x11
  46ab54:	ldr	x1, [x9]
  46ab58:	ldr	w2, [sp, #408]
  46ab5c:	bl	401ca0 <printf@plt>
  46ab60:	b	46ac30 <ferror@plt+0x68f00>
  46ab64:	ldr	w8, [sp, #408]
  46ab68:	mov	w9, w8
  46ab6c:	ldr	x10, [sp, #296]
  46ab70:	ldr	x11, [x10, #536]
  46ab74:	cmp	x9, x11
  46ab78:	b.ls	46abe0 <ferror@plt+0x68eb0>  // b.plast
  46ab7c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ab80:	add	x0, x0, #0xc1a
  46ab84:	bl	401cf0 <gettext@plt>
  46ab88:	ldr	w1, [sp, #408]
  46ab8c:	ldr	x8, [sp, #296]
  46ab90:	ldr	x9, [x8, #536]
  46ab94:	adrp	x10, 482000 <warn@@Base+0x10d44>
  46ab98:	add	x10, x10, #0x784
  46ab9c:	str	x0, [sp, #112]
  46aba0:	mov	x0, x10
  46aba4:	str	w1, [sp, #108]
  46aba8:	mov	x1, x9
  46abac:	bl	45dad4 <ferror@plt+0x5bda4>
  46abb0:	ldr	x1, [sp, #112]
  46abb4:	str	x0, [sp, #96]
  46abb8:	mov	x0, x1
  46abbc:	ldr	w1, [sp, #108]
  46abc0:	ldr	x2, [sp, #96]
  46abc4:	bl	4712bc <warn@@Base>
  46abc8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46abcc:	add	x0, x0, #0xd62
  46abd0:	bl	401cf0 <gettext@plt>
  46abd4:	ldr	w1, [sp, #408]
  46abd8:	bl	401ca0 <printf@plt>
  46abdc:	b	46ac30 <ferror@plt+0x68f00>
  46abe0:	ldr	x8, [sp, #296]
  46abe4:	ldr	x9, [x8, #544]
  46abe8:	ldr	w10, [sp, #408]
  46abec:	subs	w10, w10, #0x1
  46abf0:	mov	w11, w10
  46abf4:	ubfx	x11, x11, #0, #32
  46abf8:	mov	x12, #0x8                   	// #8
  46abfc:	mul	x11, x12, x11
  46ac00:	add	x9, x9, x11
  46ac04:	ldr	x1, [x9]
  46ac08:	ldr	x9, [x8, #560]
  46ac0c:	ldr	w10, [sp, #412]
  46ac10:	mov	w11, w10
  46ac14:	mov	x12, #0x18                  	// #24
  46ac18:	mul	x11, x12, x11
  46ac1c:	add	x9, x9, x11
  46ac20:	ldr	x2, [x9]
  46ac24:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ac28:	add	x0, x0, #0xd8b
  46ac2c:	bl	401ca0 <printf@plt>
  46ac30:	b	46b08c <ferror@plt+0x6935c>
  46ac34:	ldr	x8, [sp, #296]
  46ac38:	ldr	x0, [x8, #648]
  46ac3c:	ldr	x1, [x8, #640]
  46ac40:	mov	w9, wzr
  46ac44:	mov	w2, w9
  46ac48:	add	x3, sp, #0x18c
  46ac4c:	add	x4, sp, #0x188
  46ac50:	bl	44a2a0 <ferror@plt+0x48570>
  46ac54:	str	x0, [sp, #400]
  46ac58:	ldr	w9, [sp, #396]
  46ac5c:	mov	w8, w9
  46ac60:	ldr	x10, [sp, #296]
  46ac64:	ldr	x11, [x10, #648]
  46ac68:	add	x8, x11, x8
  46ac6c:	str	x8, [x10, #648]
  46ac70:	ldr	x8, [sp, #400]
  46ac74:	str	x8, [x10, #136]
  46ac78:	ldr	x8, [x10, #136]
  46ac7c:	ldr	x11, [sp, #400]
  46ac80:	cmp	x8, x11
  46ac84:	b.eq	46ac94 <ferror@plt+0x68f64>  // b.none
  46ac88:	ldr	w8, [sp, #392]
  46ac8c:	orr	w8, w8, #0x2
  46ac90:	str	w8, [sp, #392]
  46ac94:	ldr	w0, [sp, #392]
  46ac98:	bl	45defc <ferror@plt+0x5c1cc>
  46ac9c:	ldr	x8, [sp, #296]
  46aca0:	ldr	x9, [x8, #136]
  46aca4:	ldr	x10, [sp, #240]
  46aca8:	str	w9, [x10, #20]
  46acac:	b	46b08c <ferror@plt+0x6935c>
  46acb0:	ldr	x8, [sp, #240]
  46acb4:	ldr	w9, [x8, #24]
  46acb8:	str	w9, [sp, #588]
  46acbc:	ldr	w9, [sp, #588]
  46acc0:	cmp	w9, #0x0
  46acc4:	cset	w9, ne  // ne = any
  46acc8:	eor	w9, w9, #0x1
  46accc:	and	w9, w9, #0x1
  46acd0:	str	w9, [sp, #588]
  46acd4:	ldr	w9, [sp, #588]
  46acd8:	str	w9, [x8, #24]
  46acdc:	b	46b08c <ferror@plt+0x6935c>
  46ace0:	mov	w8, #0x1                   	// #1
  46ace4:	ldr	x9, [sp, #240]
  46ace8:	str	w8, [x9, #28]
  46acec:	b	46b08c <ferror@plt+0x6935c>
  46acf0:	ldurb	w8, [x29, #-55]
  46acf4:	mov	w9, #0xff                  	// #255
  46acf8:	subs	w8, w9, w8
  46acfc:	ldurb	w9, [x29, #-56]
  46ad00:	sdiv	w8, w8, w9
  46ad04:	mov	w0, w8
  46ad08:	sxtw	x10, w0
  46ad0c:	ldr	x11, [sp, #296]
  46ad10:	str	x10, [x11, #136]
  46ad14:	ldurb	w8, [x29, #-63]
  46ad18:	cmp	w8, #0x1
  46ad1c:	b.ne	46ad60 <ferror@plt+0x69030>  // b.any
  46ad20:	ldurb	w8, [x29, #-64]
  46ad24:	mov	w9, w8
  46ad28:	ldr	x10, [sp, #296]
  46ad2c:	ldr	x11, [x10, #136]
  46ad30:	mul	x9, x11, x9
  46ad34:	str	x9, [x10, #136]
  46ad38:	ldr	x9, [x10, #136]
  46ad3c:	ldr	x11, [sp, #240]
  46ad40:	ldr	x12, [x11]
  46ad44:	add	x9, x12, x9
  46ad48:	str	x9, [x11]
  46ad4c:	ldr	x9, [x10, #136]
  46ad50:	cbz	x9, 46ad5c <ferror@plt+0x6902c>
  46ad54:	ldr	x8, [sp, #240]
  46ad58:	str	wzr, [x8, #8]
  46ad5c:	b	46ade0 <ferror@plt+0x690b0>
  46ad60:	ldr	x8, [sp, #240]
  46ad64:	ldrb	w9, [x8, #32]
  46ad68:	mov	w10, w9
  46ad6c:	ldr	x11, [sp, #296]
  46ad70:	ldr	x12, [x11, #136]
  46ad74:	add	x10, x10, x12
  46ad78:	ldurb	w9, [x29, #-63]
  46ad7c:	mov	w12, w9
  46ad80:	udiv	x10, x10, x12
  46ad84:	ldurb	w9, [x29, #-64]
  46ad88:	mov	w12, w9
  46ad8c:	mul	x10, x10, x12
  46ad90:	str	w10, [sp, #388]
  46ad94:	ldr	w9, [sp, #388]
  46ad98:	mov	w12, w9
  46ad9c:	ldr	x13, [x8]
  46ada0:	add	x12, x13, x12
  46ada4:	str	x12, [x8]
  46ada8:	ldrb	w9, [x8, #32]
  46adac:	mov	w12, w9
  46adb0:	ldr	x13, [x11, #136]
  46adb4:	add	x12, x12, x13
  46adb8:	ldurb	w9, [x29, #-63]
  46adbc:	mov	w13, w9
  46adc0:	udiv	x14, x12, x13
  46adc4:	mul	x13, x14, x13
  46adc8:	subs	x12, x12, x13
  46adcc:	strb	w12, [x8, #32]
  46add0:	ldr	w9, [sp, #388]
  46add4:	cbz	w9, 46ade0 <ferror@plt+0x690b0>
  46add8:	ldr	x8, [sp, #240]
  46addc:	str	wzr, [x8, #8]
  46ade0:	b	46b08c <ferror@plt+0x6935c>
  46ade4:	mov	w8, #0x2                   	// #2
  46ade8:	str	w8, [sp, #384]
  46adec:	ldr	w8, [sp, #384]
  46adf0:	mov	w9, w8
  46adf4:	mov	x10, #0x8                   	// #8
  46adf8:	cmp	x10, x9
  46adfc:	b.cs	46ae30 <ferror@plt+0x69100>  // b.hs, b.nlast
  46ae00:	ldr	w8, [sp, #384]
  46ae04:	mov	w2, w8
  46ae08:	ldr	x0, [sp, #288]
  46ae0c:	ldr	x1, [sp, #280]
  46ae10:	bl	4018e0 <ngettext@plt>
  46ae14:	ldr	w1, [sp, #384]
  46ae18:	mov	w8, #0x8                   	// #8
  46ae1c:	mov	w2, w8
  46ae20:	str	w8, [sp, #92]
  46ae24:	bl	4711a8 <error@@Base>
  46ae28:	ldr	w8, [sp, #92]
  46ae2c:	str	w8, [sp, #384]
  46ae30:	ldr	x8, [sp, #296]
  46ae34:	ldr	x9, [x8, #648]
  46ae38:	ldr	w10, [sp, #384]
  46ae3c:	mov	w11, w10
  46ae40:	add	x9, x9, x11
  46ae44:	ldr	x11, [x8, #640]
  46ae48:	cmp	x9, x11
  46ae4c:	b.cc	46ae80 <ferror@plt+0x69150>  // b.lo, b.ul, b.last
  46ae50:	ldr	x8, [sp, #296]
  46ae54:	ldr	x9, [x8, #648]
  46ae58:	ldr	x10, [x8, #640]
  46ae5c:	cmp	x9, x10
  46ae60:	b.cs	46ae7c <ferror@plt+0x6914c>  // b.hs, b.nlast
  46ae64:	ldr	x8, [sp, #296]
  46ae68:	ldr	x9, [x8, #640]
  46ae6c:	ldr	x10, [x8, #648]
  46ae70:	subs	x9, x9, x10
  46ae74:	str	w9, [sp, #384]
  46ae78:	b	46ae80 <ferror@plt+0x69150>
  46ae7c:	str	wzr, [sp, #384]
  46ae80:	ldr	w8, [sp, #384]
  46ae84:	cbz	w8, 46ae94 <ferror@plt+0x69164>
  46ae88:	ldr	w8, [sp, #384]
  46ae8c:	cmp	w8, #0x8
  46ae90:	b.ls	46aea0 <ferror@plt+0x69170>  // b.plast
  46ae94:	ldr	x8, [sp, #296]
  46ae98:	str	xzr, [x8, #136]
  46ae9c:	b	46aec0 <ferror@plt+0x69190>
  46aea0:	ldr	x8, [sp, #272]
  46aea4:	ldr	x9, [x8]
  46aea8:	ldr	x10, [sp, #296]
  46aeac:	ldr	x0, [x10, #648]
  46aeb0:	ldr	w1, [sp, #384]
  46aeb4:	blr	x9
  46aeb8:	ldr	x8, [sp, #296]
  46aebc:	str	x0, [x8, #136]
  46aec0:	ldr	x8, [sp, #296]
  46aec4:	ldr	x9, [x8, #648]
  46aec8:	add	x9, x9, #0x2
  46aecc:	str	x9, [x8, #648]
  46aed0:	ldr	x8, [sp, #296]
  46aed4:	ldr	x9, [x8, #136]
  46aed8:	ldr	x10, [sp, #240]
  46aedc:	ldr	x11, [x10]
  46aee0:	add	x9, x11, x9
  46aee4:	str	x9, [x10]
  46aee8:	mov	w12, #0x0                   	// #0
  46aeec:	strb	w12, [x10, #32]
  46aef0:	b	46b08c <ferror@plt+0x6935c>
  46aef4:	b	46b08c <ferror@plt+0x6935c>
  46aef8:	b	46b08c <ferror@plt+0x6935c>
  46aefc:	ldr	x8, [sp, #296]
  46af00:	ldr	x0, [x8, #648]
  46af04:	ldr	x1, [x8, #640]
  46af08:	mov	w9, wzr
  46af0c:	mov	w2, w9
  46af10:	add	x3, sp, #0x174
  46af14:	add	x4, sp, #0x170
  46af18:	bl	44a2a0 <ferror@plt+0x48570>
  46af1c:	str	x0, [sp, #376]
  46af20:	ldr	w9, [sp, #372]
  46af24:	mov	w8, w9
  46af28:	ldr	x10, [sp, #296]
  46af2c:	ldr	x11, [x10, #648]
  46af30:	add	x8, x11, x8
  46af34:	str	x8, [x10, #648]
  46af38:	ldr	x8, [sp, #376]
  46af3c:	str	x8, [x10, #136]
  46af40:	ldr	x8, [x10, #136]
  46af44:	ldr	x11, [sp, #376]
  46af48:	cmp	x8, x11
  46af4c:	b.eq	46af5c <ferror@plt+0x6922c>  // b.none
  46af50:	ldr	w8, [sp, #368]
  46af54:	orr	w8, w8, #0x2
  46af58:	str	w8, [sp, #368]
  46af5c:	ldr	w0, [sp, #368]
  46af60:	bl	45defc <ferror@plt+0x5c1cc>
  46af64:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46af68:	add	x0, x0, #0xd94
  46af6c:	bl	401cf0 <gettext@plt>
  46af70:	ldr	x8, [sp, #296]
  46af74:	ldr	x1, [x8, #136]
  46af78:	bl	401ca0 <printf@plt>
  46af7c:	b	46b08c <ferror@plt+0x6935c>
  46af80:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46af84:	add	x0, x0, #0x626
  46af88:	bl	401cf0 <gettext@plt>
  46af8c:	ldrb	w1, [sp, #599]
  46af90:	bl	401ca0 <printf@plt>
  46af94:	ldr	x8, [sp, #296]
  46af98:	ldr	x9, [x8, #584]
  46af9c:	cbz	x9, 46b084 <ferror@plt+0x69354>
  46afa0:	ldr	x8, [sp, #296]
  46afa4:	ldr	x9, [x8, #584]
  46afa8:	ldrb	w10, [sp, #599]
  46afac:	subs	w10, w10, #0x1
  46afb0:	ldrb	w10, [x9, w10, sxtw]
  46afb4:	stur	w10, [x29, #-108]
  46afb8:	ldur	w8, [x29, #-108]
  46afbc:	cmp	w8, #0x0
  46afc0:	cset	w8, le
  46afc4:	tbnz	w8, #0, 46b084 <ferror@plt+0x69354>
  46afc8:	ldr	x8, [sp, #296]
  46afcc:	ldr	x0, [x8, #648]
  46afd0:	ldr	x1, [x8, #640]
  46afd4:	mov	w9, wzr
  46afd8:	mov	w2, w9
  46afdc:	add	x3, sp, #0x15c
  46afe0:	add	x4, sp, #0x158
  46afe4:	bl	44a2a0 <ferror@plt+0x48570>
  46afe8:	str	x0, [sp, #352]
  46afec:	ldr	w9, [sp, #348]
  46aff0:	mov	w8, w9
  46aff4:	ldr	x10, [sp, #296]
  46aff8:	ldr	x11, [x10, #648]
  46affc:	add	x8, x11, x8
  46b000:	str	x8, [x10, #648]
  46b004:	ldr	x8, [sp, #352]
  46b008:	str	x8, [sp, #360]
  46b00c:	ldr	x8, [sp, #360]
  46b010:	ldr	x11, [sp, #352]
  46b014:	cmp	x8, x11
  46b018:	b.eq	46b028 <ferror@plt+0x692f8>  // b.none
  46b01c:	ldr	w8, [sp, #344]
  46b020:	orr	w8, w8, #0x2
  46b024:	str	w8, [sp, #344]
  46b028:	ldr	w0, [sp, #344]
  46b02c:	bl	45defc <ferror@plt+0x5c1cc>
  46b030:	ldr	x1, [sp, #360]
  46b034:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b038:	add	x0, x0, #0xe28
  46b03c:	bl	45dad4 <ferror@plt+0x5bda4>
  46b040:	ldur	w8, [x29, #-108]
  46b044:	adrp	x9, 485000 <warn@@Base+0x13d44>
  46b048:	add	x9, x9, #0x4f8
  46b04c:	adrp	x10, 497000 <warn@@Base+0x25d44>
  46b050:	add	x10, x10, #0x6b8
  46b054:	cmp	w8, #0x1
  46b058:	csel	x2, x10, x9, eq  // eq = none
  46b05c:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  46b060:	add	x9, x9, #0x418
  46b064:	str	x0, [sp, #80]
  46b068:	mov	x0, x9
  46b06c:	ldr	x1, [sp, #80]
  46b070:	bl	401ca0 <printf@plt>
  46b074:	ldur	w8, [x29, #-108]
  46b078:	subs	w8, w8, #0x1
  46b07c:	stur	w8, [x29, #-108]
  46b080:	b	46afb8 <ferror@plt+0x69288>
  46b084:	mov	w0, #0xa                   	// #10
  46b088:	bl	401cd0 <putchar@plt>
  46b08c:	ldr	w8, [sp, #572]
  46b090:	cbnz	w8, 46b0b0 <ferror@plt+0x69380>
  46b094:	ldr	w8, [sp, #592]
  46b098:	mov	w9, #0xffffffff            	// #-1
  46b09c:	cmp	w8, w9
  46b0a0:	b.eq	46b0b0 <ferror@plt+0x69380>  // b.none
  46b0a4:	ldr	w8, [sp, #592]
  46b0a8:	cmp	w8, #0x1
  46b0ac:	b.ne	46b308 <ferror@plt+0x695d8>  // b.any
  46b0b0:	mov	w8, #0x23                  	// #35
  46b0b4:	str	w8, [sp, #340]
  46b0b8:	mov	x9, xzr
  46b0bc:	str	x9, [sp, #320]
  46b0c0:	ldr	x9, [sp, #296]
  46b0c4:	ldr	x10, [x9, #560]
  46b0c8:	cbz	x10, 46b13c <ferror@plt+0x6940c>
  46b0cc:	ldr	x8, [sp, #240]
  46b0d0:	ldr	w9, [x8, #12]
  46b0d4:	subs	w9, w9, #0x1
  46b0d8:	str	w9, [sp, #308]
  46b0dc:	ldr	w9, [sp, #308]
  46b0e0:	ldur	w10, [x29, #-124]
  46b0e4:	cmp	w9, w10
  46b0e8:	b.cc	46b114 <ferror@plt+0x693e4>  // b.lo, b.ul, b.last
  46b0ec:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b0f0:	add	x0, x0, #0xda6
  46b0f4:	bl	401cf0 <gettext@plt>
  46b0f8:	ldr	w1, [sp, #308]
  46b0fc:	bl	4712bc <warn@@Base>
  46b100:	adrp	x0, 480000 <warn@@Base+0xed44>
  46b104:	add	x0, x0, #0xaac
  46b108:	bl	401cf0 <gettext@plt>
  46b10c:	str	x0, [sp, #328]
  46b110:	b	46b138 <ferror@plt+0x69408>
  46b114:	ldr	x8, [sp, #296]
  46b118:	ldr	x9, [x8, #560]
  46b11c:	ldr	w10, [sp, #308]
  46b120:	mov	w11, w10
  46b124:	mov	x12, #0x18                  	// #24
  46b128:	mul	x11, x12, x11
  46b12c:	add	x9, x9, x11
  46b130:	ldr	x9, [x9]
  46b134:	str	x9, [sp, #328]
  46b138:	b	46b14c <ferror@plt+0x6941c>
  46b13c:	adrp	x0, 484000 <warn@@Base+0x12d44>
  46b140:	add	x0, x0, #0x57b
  46b144:	bl	401cf0 <gettext@plt>
  46b148:	str	x0, [sp, #328]
  46b14c:	ldr	x0, [sp, #328]
  46b150:	bl	401900 <strlen@plt>
  46b154:	str	x0, [sp, #312]
  46b158:	ldr	x8, [sp, #312]
  46b15c:	cmp	x8, #0x23
  46b160:	b.ls	46b1a8 <ferror@plt+0x69478>  // b.plast
  46b164:	ldr	x8, [sp, #248]
  46b168:	ldr	w9, [x8]
  46b16c:	cbnz	w9, 46b1a8 <ferror@plt+0x69478>
  46b170:	mov	x8, #0x24                  	// #36
  46b174:	mov	x0, x8
  46b178:	str	x8, [sp, #72]
  46b17c:	bl	47824c <warn@@Base+0x6f90>
  46b180:	str	x0, [sp, #320]
  46b184:	ldr	x0, [sp, #320]
  46b188:	ldr	x8, [sp, #328]
  46b18c:	ldr	x9, [sp, #312]
  46b190:	add	x8, x8, x9
  46b194:	mov	x9, #0xffffffffffffffdd    	// #-35
  46b198:	add	x1, x8, x9
  46b19c:	ldr	x2, [sp, #72]
  46b1a0:	bl	401c80 <strncpy@plt>
  46b1a4:	b	46b1cc <ferror@plt+0x6949c>
  46b1a8:	ldr	x8, [sp, #312]
  46b1ac:	add	x0, x8, #0x1
  46b1b0:	bl	47824c <warn@@Base+0x6f90>
  46b1b4:	str	x0, [sp, #320]
  46b1b8:	ldr	x0, [sp, #320]
  46b1bc:	ldr	x1, [sp, #328]
  46b1c0:	ldr	x8, [sp, #312]
  46b1c4:	add	x2, x8, #0x1
  46b1c8:	bl	401c80 <strncpy@plt>
  46b1cc:	ldr	x8, [sp, #248]
  46b1d0:	ldr	w9, [x8]
  46b1d4:	cbz	w9, 46b1e4 <ferror@plt+0x694b4>
  46b1d8:	ldr	x8, [sp, #312]
  46b1dc:	cmp	x8, #0x23
  46b1e0:	b.hi	46b234 <ferror@plt+0x69504>  // b.pmore
  46b1e4:	ldurb	w8, [x29, #-63]
  46b1e8:	cmp	w8, #0x1
  46b1ec:	b.ne	46b210 <ferror@plt+0x694e0>  // b.any
  46b1f0:	ldr	x1, [sp, #320]
  46b1f4:	ldr	x8, [sp, #240]
  46b1f8:	ldr	w2, [x8, #16]
  46b1fc:	ldr	x3, [x8]
  46b200:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b204:	add	x0, x0, #0xdc9
  46b208:	bl	401ca0 <printf@plt>
  46b20c:	b	46b230 <ferror@plt+0x69500>
  46b210:	ldr	x1, [sp, #320]
  46b214:	ldr	x8, [sp, #240]
  46b218:	ldr	w2, [x8, #16]
  46b21c:	ldr	x3, [x8]
  46b220:	ldrb	w4, [x8, #32]
  46b224:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b228:	add	x0, x0, #0xddd
  46b22c:	bl	401ca0 <printf@plt>
  46b230:	b	46b280 <ferror@plt+0x69550>
  46b234:	ldurb	w8, [x29, #-63]
  46b238:	cmp	w8, #0x1
  46b23c:	b.ne	46b260 <ferror@plt+0x69530>  // b.any
  46b240:	ldr	x1, [sp, #320]
  46b244:	ldr	x8, [sp, #240]
  46b248:	ldr	w2, [x8, #16]
  46b24c:	ldr	x3, [x8]
  46b250:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b254:	add	x0, x0, #0xdf5
  46b258:	bl	401ca0 <printf@plt>
  46b25c:	b	46b280 <ferror@plt+0x69550>
  46b260:	ldr	x1, [sp, #320]
  46b264:	ldr	x8, [sp, #240]
  46b268:	ldr	w2, [x8, #16]
  46b26c:	ldr	x3, [x8]
  46b270:	ldrb	w4, [x8, #32]
  46b274:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b278:	add	x0, x0, #0xe06
  46b27c:	bl	401ca0 <printf@plt>
  46b280:	ldr	x8, [sp, #240]
  46b284:	ldr	w9, [x8, #8]
  46b288:	cbz	w9, 46b2a4 <ferror@plt+0x69574>
  46b28c:	ldr	x8, [sp, #240]
  46b290:	ldr	w1, [x8, #8]
  46b294:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b298:	add	x0, x0, #0xe1b
  46b29c:	bl	401ca0 <printf@plt>
  46b2a0:	b	46b2b0 <ferror@plt+0x69580>
  46b2a4:	adrp	x0, 486000 <warn@@Base+0x14d44>
  46b2a8:	add	x0, x0, #0x290
  46b2ac:	bl	401ca0 <printf@plt>
  46b2b0:	ldr	x8, [sp, #240]
  46b2b4:	ldr	w9, [x8, #24]
  46b2b8:	cbz	w9, 46b2c8 <ferror@plt+0x69598>
  46b2bc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b2c0:	add	x0, x0, #0xe21
  46b2c4:	bl	401ca0 <printf@plt>
  46b2c8:	mov	w0, #0xa                   	// #10
  46b2cc:	bl	401cd0 <putchar@plt>
  46b2d0:	ldr	x8, [sp, #240]
  46b2d4:	ldr	w9, [x8, #8]
  46b2d8:	add	w9, w9, #0x1
  46b2dc:	str	w9, [x8, #8]
  46b2e0:	ldr	w9, [sp, #592]
  46b2e4:	mov	w10, #0xffffffff            	// #-1
  46b2e8:	cmp	w9, w10
  46b2ec:	b.ne	46b300 <ferror@plt+0x695d0>  // b.any
  46b2f0:	ldurb	w0, [x29, #-62]
  46b2f4:	bl	46b384 <ferror@plt+0x69654>
  46b2f8:	mov	w0, #0xa                   	// #10
  46b2fc:	bl	401cd0 <putchar@plt>
  46b300:	ldr	x0, [sp, #320]
  46b304:	bl	401bd0 <free@plt>
  46b308:	b	46a1a0 <ferror@plt+0x68470>
  46b30c:	ldr	x8, [sp, #296]
  46b310:	ldr	x9, [x8, #560]
  46b314:	cbz	x9, 46b334 <ferror@plt+0x69604>
  46b318:	ldr	x8, [sp, #296]
  46b31c:	ldr	x0, [x8, #560]
  46b320:	bl	401bd0 <free@plt>
  46b324:	mov	x8, xzr
  46b328:	ldr	x9, [sp, #296]
  46b32c:	str	x8, [x9, #560]
  46b330:	stur	wzr, [x29, #-124]
  46b334:	ldr	x8, [sp, #296]
  46b338:	ldr	x9, [x8, #544]
  46b33c:	cbz	x9, 46b35c <ferror@plt+0x6962c>
  46b340:	ldr	x8, [sp, #296]
  46b344:	ldr	x0, [x8, #544]
  46b348:	bl	401bd0 <free@plt>
  46b34c:	mov	x8, xzr
  46b350:	ldr	x9, [sp, #296]
  46b354:	str	x8, [x9, #544]
  46b358:	str	xzr, [x9, #536]
  46b35c:	mov	w0, #0xa                   	// #10
  46b360:	bl	401cd0 <putchar@plt>
  46b364:	b	468b14 <ferror@plt+0x66de4>
  46b368:	mov	w8, #0x1                   	// #1
  46b36c:	stur	w8, [x29, #-4]
  46b370:	ldur	w0, [x29, #-4]
  46b374:	add	sp, sp, #0x460
  46b378:	ldr	x28, [sp, #16]
  46b37c:	ldp	x29, x30, [sp], #32
  46b380:	ret
  46b384:	sub	sp, sp, #0x10
  46b388:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46b38c:	add	x8, x8, #0x430
  46b390:	mov	w9, #0x0                   	// #0
  46b394:	mov	w10, #0x1                   	// #1
  46b398:	str	w0, [sp, #12]
  46b39c:	str	xzr, [x8]
  46b3a0:	str	wzr, [x8, #8]
  46b3a4:	strb	w9, [x8, #32]
  46b3a8:	str	w10, [x8, #12]
  46b3ac:	str	w10, [x8, #16]
  46b3b0:	str	wzr, [x8, #20]
  46b3b4:	ldr	w10, [sp, #12]
  46b3b8:	str	w10, [x8, #24]
  46b3bc:	str	wzr, [x8, #28]
  46b3c0:	strb	w9, [x8, #33]
  46b3c4:	str	wzr, [x8, #36]
  46b3c8:	add	sp, sp, #0x10
  46b3cc:	ret
  46b3d0:	sub	sp, sp, #0xe0
  46b3d4:	stp	x29, x30, [sp, #208]
  46b3d8:	add	x29, sp, #0xd0
  46b3dc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  46b3e0:	add	x8, x8, #0x2b3
  46b3e4:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  46b3e8:	add	x9, x9, #0x2fb
  46b3ec:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46b3f0:	add	x10, x10, #0x578
  46b3f4:	stur	x0, [x29, #-16]
  46b3f8:	stur	x1, [x29, #-24]
  46b3fc:	stur	x2, [x29, #-32]
  46b400:	stur	x3, [x29, #-40]
  46b404:	stur	x4, [x29, #-48]
  46b408:	ldur	x11, [x29, #-24]
  46b40c:	stur	x11, [x29, #-56]
  46b410:	str	x8, [sp, #88]
  46b414:	str	x9, [sp, #80]
  46b418:	str	x10, [sp, #72]
  46b41c:	mov	w8, #0x4                   	// #4
  46b420:	stur	w8, [x29, #-68]
  46b424:	ldur	w8, [x29, #-68]
  46b428:	mov	w9, w8
  46b42c:	mov	x10, #0x8                   	// #8
  46b430:	cmp	x10, x9
  46b434:	b.cs	46b468 <ferror@plt+0x69738>  // b.hs, b.nlast
  46b438:	ldur	w8, [x29, #-68]
  46b43c:	mov	w2, w8
  46b440:	ldr	x0, [sp, #88]
  46b444:	ldr	x1, [sp, #80]
  46b448:	bl	4018e0 <ngettext@plt>
  46b44c:	ldur	w1, [x29, #-68]
  46b450:	mov	w8, #0x8                   	// #8
  46b454:	mov	w2, w8
  46b458:	str	w8, [sp, #68]
  46b45c:	bl	4711a8 <error@@Base>
  46b460:	ldr	w8, [sp, #68]
  46b464:	stur	w8, [x29, #-68]
  46b468:	ldur	x8, [x29, #-56]
  46b46c:	ldur	w9, [x29, #-68]
  46b470:	mov	w10, w9
  46b474:	add	x8, x8, x10
  46b478:	ldur	x10, [x29, #-32]
  46b47c:	cmp	x8, x10
  46b480:	b.cc	46b4ac <ferror@plt+0x6977c>  // b.lo, b.ul, b.last
  46b484:	ldur	x8, [x29, #-56]
  46b488:	ldur	x9, [x29, #-32]
  46b48c:	cmp	x8, x9
  46b490:	b.cs	46b4a8 <ferror@plt+0x69778>  // b.hs, b.nlast
  46b494:	ldur	x8, [x29, #-32]
  46b498:	ldur	x9, [x29, #-56]
  46b49c:	subs	x8, x8, x9
  46b4a0:	stur	w8, [x29, #-68]
  46b4a4:	b	46b4ac <ferror@plt+0x6977c>
  46b4a8:	stur	wzr, [x29, #-68]
  46b4ac:	ldur	w8, [x29, #-68]
  46b4b0:	cbz	w8, 46b4c0 <ferror@plt+0x69790>
  46b4b4:	ldur	w8, [x29, #-68]
  46b4b8:	cmp	w8, #0x8
  46b4bc:	b.ls	46b4cc <ferror@plt+0x6979c>  // b.plast
  46b4c0:	ldur	x8, [x29, #-40]
  46b4c4:	str	xzr, [x8]
  46b4c8:	b	46b4e8 <ferror@plt+0x697b8>
  46b4cc:	ldr	x8, [sp, #72]
  46b4d0:	ldr	x9, [x8]
  46b4d4:	ldur	x0, [x29, #-56]
  46b4d8:	ldur	w1, [x29, #-68]
  46b4dc:	blr	x9
  46b4e0:	ldur	x8, [x29, #-40]
  46b4e4:	str	x0, [x8]
  46b4e8:	ldur	x8, [x29, #-56]
  46b4ec:	add	x8, x8, #0x4
  46b4f0:	stur	x8, [x29, #-56]
  46b4f4:	ldur	x8, [x29, #-40]
  46b4f8:	ldr	x8, [x8]
  46b4fc:	mov	x9, #0xffffffff            	// #4294967295
  46b500:	cmp	x8, x9
  46b504:	b.ne	46b5f8 <ferror@plt+0x698c8>  // b.any
  46b508:	mov	w8, #0x8                   	// #8
  46b50c:	stur	w8, [x29, #-72]
  46b510:	ldur	w8, [x29, #-72]
  46b514:	mov	w9, w8
  46b518:	mov	x10, #0x8                   	// #8
  46b51c:	cmp	x10, x9
  46b520:	b.cs	46b554 <ferror@plt+0x69824>  // b.hs, b.nlast
  46b524:	ldur	w8, [x29, #-72]
  46b528:	mov	w2, w8
  46b52c:	ldr	x0, [sp, #88]
  46b530:	ldr	x1, [sp, #80]
  46b534:	bl	4018e0 <ngettext@plt>
  46b538:	ldur	w1, [x29, #-72]
  46b53c:	mov	w8, #0x8                   	// #8
  46b540:	mov	w2, w8
  46b544:	str	w8, [sp, #64]
  46b548:	bl	4711a8 <error@@Base>
  46b54c:	ldr	w8, [sp, #64]
  46b550:	stur	w8, [x29, #-72]
  46b554:	ldur	x8, [x29, #-56]
  46b558:	ldur	w9, [x29, #-72]
  46b55c:	mov	w10, w9
  46b560:	add	x8, x8, x10
  46b564:	ldur	x10, [x29, #-32]
  46b568:	cmp	x8, x10
  46b56c:	b.cc	46b598 <ferror@plt+0x69868>  // b.lo, b.ul, b.last
  46b570:	ldur	x8, [x29, #-56]
  46b574:	ldur	x9, [x29, #-32]
  46b578:	cmp	x8, x9
  46b57c:	b.cs	46b594 <ferror@plt+0x69864>  // b.hs, b.nlast
  46b580:	ldur	x8, [x29, #-32]
  46b584:	ldur	x9, [x29, #-56]
  46b588:	subs	x8, x8, x9
  46b58c:	stur	w8, [x29, #-72]
  46b590:	b	46b598 <ferror@plt+0x69868>
  46b594:	stur	wzr, [x29, #-72]
  46b598:	ldur	w8, [x29, #-72]
  46b59c:	cbz	w8, 46b5ac <ferror@plt+0x6987c>
  46b5a0:	ldur	w8, [x29, #-72]
  46b5a4:	cmp	w8, #0x8
  46b5a8:	b.ls	46b5b8 <ferror@plt+0x69888>  // b.plast
  46b5ac:	ldur	x8, [x29, #-40]
  46b5b0:	str	xzr, [x8]
  46b5b4:	b	46b5d4 <ferror@plt+0x698a4>
  46b5b8:	ldr	x8, [sp, #72]
  46b5bc:	ldr	x9, [x8]
  46b5c0:	ldur	x0, [x29, #-56]
  46b5c4:	ldur	w1, [x29, #-72]
  46b5c8:	blr	x9
  46b5cc:	ldur	x8, [x29, #-40]
  46b5d0:	str	x0, [x8]
  46b5d4:	ldur	x8, [x29, #-56]
  46b5d8:	add	x8, x8, #0x8
  46b5dc:	stur	x8, [x29, #-56]
  46b5e0:	ldur	x8, [x29, #-40]
  46b5e4:	mov	w9, #0x8                   	// #8
  46b5e8:	str	w9, [x8, #36]
  46b5ec:	mov	w9, #0xc                   	// #12
  46b5f0:	stur	w9, [x29, #-60]
  46b5f4:	b	46b608 <ferror@plt+0x698d8>
  46b5f8:	ldur	x8, [x29, #-40]
  46b5fc:	mov	w9, #0x4                   	// #4
  46b600:	str	w9, [x8, #36]
  46b604:	stur	w9, [x29, #-60]
  46b608:	ldur	x8, [x29, #-40]
  46b60c:	ldr	x8, [x8]
  46b610:	ldur	w9, [x29, #-60]
  46b614:	mov	w10, w9
  46b618:	add	x8, x8, x10
  46b61c:	ldur	x10, [x29, #-16]
  46b620:	ldr	x10, [x10, #48]
  46b624:	cmp	x8, x10
  46b628:	b.ls	46b6a0 <ferror@plt+0x69970>  // b.plast
  46b62c:	ldur	x0, [x29, #-16]
  46b630:	ldur	x8, [x29, #-56]
  46b634:	ldur	x9, [x29, #-16]
  46b638:	ldr	x9, [x9, #32]
  46b63c:	subs	x8, x8, x9
  46b640:	ldur	x9, [x29, #-40]
  46b644:	ldr	w10, [x9, #36]
  46b648:	mov	w9, w10
  46b64c:	subs	x1, x8, x9
  46b650:	bl	401e4c <ferror@plt+0x11c>
  46b654:	cbz	w0, 46b67c <ferror@plt+0x6994c>
  46b658:	ldur	x8, [x29, #-32]
  46b65c:	ldur	x9, [x29, #-24]
  46b660:	subs	x8, x8, x9
  46b664:	ldur	w10, [x29, #-60]
  46b668:	mov	w9, w10
  46b66c:	subs	x8, x8, x9
  46b670:	ldur	x9, [x29, #-40]
  46b674:	str	x8, [x9]
  46b678:	b	46b6a0 <ferror@plt+0x69970>
  46b67c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b680:	add	x0, x0, #0x64a
  46b684:	bl	401cf0 <gettext@plt>
  46b688:	ldur	x8, [x29, #-40]
  46b68c:	ldr	x1, [x8]
  46b690:	bl	4712bc <warn@@Base>
  46b694:	mov	x8, xzr
  46b698:	stur	x8, [x29, #-8]
  46b69c:	b	46c050 <ferror@plt+0x6a320>
  46b6a0:	mov	w8, #0x2                   	// #2
  46b6a4:	stur	w8, [x29, #-76]
  46b6a8:	ldur	w8, [x29, #-76]
  46b6ac:	mov	w9, w8
  46b6b0:	mov	x10, #0x2                   	// #2
  46b6b4:	cmp	x10, x9
  46b6b8:	b.cs	46b6ec <ferror@plt+0x699bc>  // b.hs, b.nlast
  46b6bc:	ldur	w8, [x29, #-76]
  46b6c0:	mov	w2, w8
  46b6c4:	ldr	x0, [sp, #88]
  46b6c8:	ldr	x1, [sp, #80]
  46b6cc:	bl	4018e0 <ngettext@plt>
  46b6d0:	ldur	w1, [x29, #-76]
  46b6d4:	mov	w8, #0x2                   	// #2
  46b6d8:	mov	w2, w8
  46b6dc:	str	w8, [sp, #60]
  46b6e0:	bl	4711a8 <error@@Base>
  46b6e4:	ldr	w8, [sp, #60]
  46b6e8:	stur	w8, [x29, #-76]
  46b6ec:	ldur	x8, [x29, #-56]
  46b6f0:	ldur	w9, [x29, #-76]
  46b6f4:	mov	w10, w9
  46b6f8:	add	x8, x8, x10
  46b6fc:	ldur	x10, [x29, #-32]
  46b700:	cmp	x8, x10
  46b704:	b.cc	46b730 <ferror@plt+0x69a00>  // b.lo, b.ul, b.last
  46b708:	ldur	x8, [x29, #-56]
  46b70c:	ldur	x9, [x29, #-32]
  46b710:	cmp	x8, x9
  46b714:	b.cs	46b72c <ferror@plt+0x699fc>  // b.hs, b.nlast
  46b718:	ldur	x8, [x29, #-32]
  46b71c:	ldur	x9, [x29, #-56]
  46b720:	subs	x8, x8, x9
  46b724:	stur	w8, [x29, #-76]
  46b728:	b	46b730 <ferror@plt+0x69a00>
  46b72c:	stur	wzr, [x29, #-76]
  46b730:	ldur	w8, [x29, #-76]
  46b734:	cbz	w8, 46b744 <ferror@plt+0x69a14>
  46b738:	ldur	w8, [x29, #-76]
  46b73c:	cmp	w8, #0x8
  46b740:	b.ls	46b754 <ferror@plt+0x69a24>  // b.plast
  46b744:	ldur	x8, [x29, #-40]
  46b748:	mov	w9, #0x0                   	// #0
  46b74c:	strh	w9, [x8, #8]
  46b750:	b	46b770 <ferror@plt+0x69a40>
  46b754:	ldr	x8, [sp, #72]
  46b758:	ldr	x9, [x8]
  46b75c:	ldur	x0, [x29, #-56]
  46b760:	ldur	w1, [x29, #-76]
  46b764:	blr	x9
  46b768:	ldur	x8, [x29, #-40]
  46b76c:	strh	w0, [x8, #8]
  46b770:	ldur	x8, [x29, #-56]
  46b774:	add	x8, x8, #0x2
  46b778:	stur	x8, [x29, #-56]
  46b77c:	ldur	x8, [x29, #-40]
  46b780:	ldrh	w9, [x8, #8]
  46b784:	cmp	w9, #0x2
  46b788:	b.eq	46b7d8 <ferror@plt+0x69aa8>  // b.none
  46b78c:	ldur	x8, [x29, #-40]
  46b790:	ldrh	w9, [x8, #8]
  46b794:	cmp	w9, #0x3
  46b798:	b.eq	46b7d8 <ferror@plt+0x69aa8>  // b.none
  46b79c:	ldur	x8, [x29, #-40]
  46b7a0:	ldrh	w9, [x8, #8]
  46b7a4:	cmp	w9, #0x4
  46b7a8:	b.eq	46b7d8 <ferror@plt+0x69aa8>  // b.none
  46b7ac:	ldur	x8, [x29, #-40]
  46b7b0:	ldrh	w9, [x8, #8]
  46b7b4:	cmp	w9, #0x5
  46b7b8:	b.eq	46b7d8 <ferror@plt+0x69aa8>  // b.none
  46b7bc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b7c0:	add	x0, x0, #0x6a1
  46b7c4:	bl	401cf0 <gettext@plt>
  46b7c8:	bl	4712bc <warn@@Base>
  46b7cc:	mov	x8, xzr
  46b7d0:	stur	x8, [x29, #-8]
  46b7d4:	b	46c050 <ferror@plt+0x6a320>
  46b7d8:	ldur	x8, [x29, #-40]
  46b7dc:	ldrh	w9, [x8, #8]
  46b7e0:	cmp	w9, #0x5
  46b7e4:	b.lt	46b9c0 <ferror@plt+0x69c90>  // b.tstop
  46b7e8:	mov	w8, #0x1                   	// #1
  46b7ec:	stur	w8, [x29, #-80]
  46b7f0:	ldur	w8, [x29, #-80]
  46b7f4:	mov	w9, w8
  46b7f8:	mov	x10, #0x1                   	// #1
  46b7fc:	cmp	x10, x9
  46b800:	b.cs	46b834 <ferror@plt+0x69b04>  // b.hs, b.nlast
  46b804:	ldur	w8, [x29, #-80]
  46b808:	mov	w2, w8
  46b80c:	ldr	x0, [sp, #88]
  46b810:	ldr	x1, [sp, #80]
  46b814:	bl	4018e0 <ngettext@plt>
  46b818:	ldur	w1, [x29, #-80]
  46b81c:	mov	w8, #0x1                   	// #1
  46b820:	mov	w2, w8
  46b824:	str	w8, [sp, #56]
  46b828:	bl	4711a8 <error@@Base>
  46b82c:	ldr	w8, [sp, #56]
  46b830:	stur	w8, [x29, #-80]
  46b834:	ldur	x8, [x29, #-56]
  46b838:	ldur	w9, [x29, #-80]
  46b83c:	mov	w10, w9
  46b840:	add	x8, x8, x10
  46b844:	ldur	x10, [x29, #-32]
  46b848:	cmp	x8, x10
  46b84c:	b.cc	46b878 <ferror@plt+0x69b48>  // b.lo, b.ul, b.last
  46b850:	ldur	x8, [x29, #-56]
  46b854:	ldur	x9, [x29, #-32]
  46b858:	cmp	x8, x9
  46b85c:	b.cs	46b874 <ferror@plt+0x69b44>  // b.hs, b.nlast
  46b860:	ldur	x8, [x29, #-32]
  46b864:	ldur	x9, [x29, #-56]
  46b868:	subs	x8, x8, x9
  46b86c:	stur	w8, [x29, #-80]
  46b870:	b	46b878 <ferror@plt+0x69b48>
  46b874:	stur	wzr, [x29, #-80]
  46b878:	ldur	w8, [x29, #-80]
  46b87c:	cbz	w8, 46b88c <ferror@plt+0x69b5c>
  46b880:	ldur	w8, [x29, #-80]
  46b884:	cmp	w8, #0x8
  46b888:	b.ls	46b898 <ferror@plt+0x69b68>  // b.plast
  46b88c:	mov	w8, #0x0                   	// #0
  46b890:	sturb	w8, [x29, #-61]
  46b894:	b	46b8b0 <ferror@plt+0x69b80>
  46b898:	ldr	x8, [sp, #72]
  46b89c:	ldr	x9, [x8]
  46b8a0:	ldur	x0, [x29, #-56]
  46b8a4:	ldur	w1, [x29, #-80]
  46b8a8:	blr	x9
  46b8ac:	sturb	w0, [x29, #-61]
  46b8b0:	ldur	x8, [x29, #-56]
  46b8b4:	add	x8, x8, #0x1
  46b8b8:	stur	x8, [x29, #-56]
  46b8bc:	mov	w8, #0x1                   	// #1
  46b8c0:	stur	w8, [x29, #-84]
  46b8c4:	ldur	w8, [x29, #-84]
  46b8c8:	mov	w9, w8
  46b8cc:	mov	x10, #0x1                   	// #1
  46b8d0:	cmp	x10, x9
  46b8d4:	b.cs	46b908 <ferror@plt+0x69bd8>  // b.hs, b.nlast
  46b8d8:	ldur	w8, [x29, #-84]
  46b8dc:	mov	w2, w8
  46b8e0:	ldr	x0, [sp, #88]
  46b8e4:	ldr	x1, [sp, #80]
  46b8e8:	bl	4018e0 <ngettext@plt>
  46b8ec:	ldur	w1, [x29, #-84]
  46b8f0:	mov	w8, #0x1                   	// #1
  46b8f4:	mov	w2, w8
  46b8f8:	str	w8, [sp, #52]
  46b8fc:	bl	4711a8 <error@@Base>
  46b900:	ldr	w8, [sp, #52]
  46b904:	stur	w8, [x29, #-84]
  46b908:	ldur	x8, [x29, #-56]
  46b90c:	ldur	w9, [x29, #-84]
  46b910:	mov	w10, w9
  46b914:	add	x8, x8, x10
  46b918:	ldur	x10, [x29, #-32]
  46b91c:	cmp	x8, x10
  46b920:	b.cc	46b94c <ferror@plt+0x69c1c>  // b.lo, b.ul, b.last
  46b924:	ldur	x8, [x29, #-56]
  46b928:	ldur	x9, [x29, #-32]
  46b92c:	cmp	x8, x9
  46b930:	b.cs	46b948 <ferror@plt+0x69c18>  // b.hs, b.nlast
  46b934:	ldur	x8, [x29, #-32]
  46b938:	ldur	x9, [x29, #-56]
  46b93c:	subs	x8, x8, x9
  46b940:	stur	w8, [x29, #-84]
  46b944:	b	46b94c <ferror@plt+0x69c1c>
  46b948:	stur	wzr, [x29, #-84]
  46b94c:	ldur	w8, [x29, #-84]
  46b950:	cbz	w8, 46b960 <ferror@plt+0x69c30>
  46b954:	ldur	w8, [x29, #-84]
  46b958:	cmp	w8, #0x8
  46b95c:	b.ls	46b96c <ferror@plt+0x69c3c>  // b.plast
  46b960:	mov	w8, #0x0                   	// #0
  46b964:	sturb	w8, [x29, #-62]
  46b968:	b	46b984 <ferror@plt+0x69c54>
  46b96c:	ldr	x8, [sp, #72]
  46b970:	ldr	x9, [x8]
  46b974:	ldur	x0, [x29, #-56]
  46b978:	ldur	w1, [x29, #-84]
  46b97c:	blr	x9
  46b980:	sturb	w0, [x29, #-62]
  46b984:	ldur	x8, [x29, #-56]
  46b988:	add	x8, x8, #0x1
  46b98c:	stur	x8, [x29, #-56]
  46b990:	ldurb	w8, [x29, #-62]
  46b994:	cbz	w8, 46b9c0 <ferror@plt+0x69c90>
  46b998:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46b99c:	add	x0, x0, #0x6e5
  46b9a0:	bl	401cf0 <gettext@plt>
  46b9a4:	ldur	x8, [x29, #-16]
  46b9a8:	ldr	x1, [x8, #16]
  46b9ac:	ldurb	w2, [x29, #-62]
  46b9b0:	bl	4712bc <warn@@Base>
  46b9b4:	mov	x8, xzr
  46b9b8:	stur	x8, [x29, #-8]
  46b9bc:	b	46c050 <ferror@plt+0x6a320>
  46b9c0:	ldur	x8, [x29, #-40]
  46b9c4:	ldr	w9, [x8, #36]
  46b9c8:	stur	w9, [x29, #-88]
  46b9cc:	ldur	w9, [x29, #-88]
  46b9d0:	mov	w8, w9
  46b9d4:	mov	x10, #0x8                   	// #8
  46b9d8:	cmp	x10, x8
  46b9dc:	b.cs	46ba10 <ferror@plt+0x69ce0>  // b.hs, b.nlast
  46b9e0:	ldur	w8, [x29, #-88]
  46b9e4:	mov	w2, w8
  46b9e8:	ldr	x0, [sp, #88]
  46b9ec:	ldr	x1, [sp, #80]
  46b9f0:	bl	4018e0 <ngettext@plt>
  46b9f4:	ldur	w1, [x29, #-88]
  46b9f8:	mov	w8, #0x8                   	// #8
  46b9fc:	mov	w2, w8
  46ba00:	str	w8, [sp, #48]
  46ba04:	bl	4711a8 <error@@Base>
  46ba08:	ldr	w8, [sp, #48]
  46ba0c:	stur	w8, [x29, #-88]
  46ba10:	ldur	x8, [x29, #-56]
  46ba14:	ldur	w9, [x29, #-88]
  46ba18:	mov	w10, w9
  46ba1c:	add	x8, x8, x10
  46ba20:	ldur	x10, [x29, #-32]
  46ba24:	cmp	x8, x10
  46ba28:	b.cc	46ba54 <ferror@plt+0x69d24>  // b.lo, b.ul, b.last
  46ba2c:	ldur	x8, [x29, #-56]
  46ba30:	ldur	x9, [x29, #-32]
  46ba34:	cmp	x8, x9
  46ba38:	b.cs	46ba50 <ferror@plt+0x69d20>  // b.hs, b.nlast
  46ba3c:	ldur	x8, [x29, #-32]
  46ba40:	ldur	x9, [x29, #-56]
  46ba44:	subs	x8, x8, x9
  46ba48:	stur	w8, [x29, #-88]
  46ba4c:	b	46ba54 <ferror@plt+0x69d24>
  46ba50:	stur	wzr, [x29, #-88]
  46ba54:	ldur	w8, [x29, #-88]
  46ba58:	cbz	w8, 46ba68 <ferror@plt+0x69d38>
  46ba5c:	ldur	w8, [x29, #-88]
  46ba60:	cmp	w8, #0x8
  46ba64:	b.ls	46ba74 <ferror@plt+0x69d44>  // b.plast
  46ba68:	ldur	x8, [x29, #-40]
  46ba6c:	str	xzr, [x8, #16]
  46ba70:	b	46ba90 <ferror@plt+0x69d60>
  46ba74:	ldr	x8, [sp, #72]
  46ba78:	ldr	x9, [x8]
  46ba7c:	ldur	x0, [x29, #-56]
  46ba80:	ldur	w1, [x29, #-88]
  46ba84:	blr	x9
  46ba88:	ldur	x8, [x29, #-40]
  46ba8c:	str	x0, [x8, #16]
  46ba90:	ldur	x8, [x29, #-40]
  46ba94:	ldr	w9, [x8, #36]
  46ba98:	mov	w8, w9
  46ba9c:	ldur	x10, [x29, #-56]
  46baa0:	add	x8, x10, x8
  46baa4:	stur	x8, [x29, #-56]
  46baa8:	mov	w8, #0x1                   	// #1
  46baac:	stur	w8, [x29, #-92]
  46bab0:	ldur	w8, [x29, #-92]
  46bab4:	mov	w9, w8
  46bab8:	mov	x10, #0x1                   	// #1
  46babc:	cmp	x10, x9
  46bac0:	b.cs	46baf4 <ferror@plt+0x69dc4>  // b.hs, b.nlast
  46bac4:	ldur	w8, [x29, #-92]
  46bac8:	mov	w2, w8
  46bacc:	ldr	x0, [sp, #88]
  46bad0:	ldr	x1, [sp, #80]
  46bad4:	bl	4018e0 <ngettext@plt>
  46bad8:	ldur	w1, [x29, #-92]
  46badc:	mov	w8, #0x1                   	// #1
  46bae0:	mov	w2, w8
  46bae4:	str	w8, [sp, #44]
  46bae8:	bl	4711a8 <error@@Base>
  46baec:	ldr	w8, [sp, #44]
  46baf0:	stur	w8, [x29, #-92]
  46baf4:	ldur	x8, [x29, #-56]
  46baf8:	ldur	w9, [x29, #-92]
  46bafc:	mov	w10, w9
  46bb00:	add	x8, x8, x10
  46bb04:	ldur	x10, [x29, #-32]
  46bb08:	cmp	x8, x10
  46bb0c:	b.cc	46bb38 <ferror@plt+0x69e08>  // b.lo, b.ul, b.last
  46bb10:	ldur	x8, [x29, #-56]
  46bb14:	ldur	x9, [x29, #-32]
  46bb18:	cmp	x8, x9
  46bb1c:	b.cs	46bb34 <ferror@plt+0x69e04>  // b.hs, b.nlast
  46bb20:	ldur	x8, [x29, #-32]
  46bb24:	ldur	x9, [x29, #-56]
  46bb28:	subs	x8, x8, x9
  46bb2c:	stur	w8, [x29, #-92]
  46bb30:	b	46bb38 <ferror@plt+0x69e08>
  46bb34:	stur	wzr, [x29, #-92]
  46bb38:	ldur	w8, [x29, #-92]
  46bb3c:	cbz	w8, 46bb4c <ferror@plt+0x69e1c>
  46bb40:	ldur	w8, [x29, #-92]
  46bb44:	cmp	w8, #0x8
  46bb48:	b.ls	46bb5c <ferror@plt+0x69e2c>  // b.plast
  46bb4c:	ldur	x8, [x29, #-40]
  46bb50:	mov	w9, #0x0                   	// #0
  46bb54:	strb	w9, [x8, #24]
  46bb58:	b	46bb78 <ferror@plt+0x69e48>
  46bb5c:	ldr	x8, [sp, #72]
  46bb60:	ldr	x9, [x8]
  46bb64:	ldur	x0, [x29, #-56]
  46bb68:	ldur	w1, [x29, #-92]
  46bb6c:	blr	x9
  46bb70:	ldur	x8, [x29, #-40]
  46bb74:	strb	w0, [x8, #24]
  46bb78:	ldur	x8, [x29, #-56]
  46bb7c:	add	x8, x8, #0x1
  46bb80:	stur	x8, [x29, #-56]
  46bb84:	ldur	x8, [x29, #-40]
  46bb88:	ldrh	w9, [x8, #8]
  46bb8c:	cmp	w9, #0x4
  46bb90:	b.lt	46bc9c <ferror@plt+0x69f6c>  // b.tstop
  46bb94:	mov	w8, #0x1                   	// #1
  46bb98:	stur	w8, [x29, #-96]
  46bb9c:	ldur	w8, [x29, #-96]
  46bba0:	mov	w9, w8
  46bba4:	mov	x10, #0x1                   	// #1
  46bba8:	cmp	x10, x9
  46bbac:	b.cs	46bbe0 <ferror@plt+0x69eb0>  // b.hs, b.nlast
  46bbb0:	ldur	w8, [x29, #-96]
  46bbb4:	mov	w2, w8
  46bbb8:	ldr	x0, [sp, #88]
  46bbbc:	ldr	x1, [sp, #80]
  46bbc0:	bl	4018e0 <ngettext@plt>
  46bbc4:	ldur	w1, [x29, #-96]
  46bbc8:	mov	w8, #0x1                   	// #1
  46bbcc:	mov	w2, w8
  46bbd0:	str	w8, [sp, #40]
  46bbd4:	bl	4711a8 <error@@Base>
  46bbd8:	ldr	w8, [sp, #40]
  46bbdc:	stur	w8, [x29, #-96]
  46bbe0:	ldur	x8, [x29, #-56]
  46bbe4:	ldur	w9, [x29, #-96]
  46bbe8:	mov	w10, w9
  46bbec:	add	x8, x8, x10
  46bbf0:	ldur	x10, [x29, #-32]
  46bbf4:	cmp	x8, x10
  46bbf8:	b.cc	46bc24 <ferror@plt+0x69ef4>  // b.lo, b.ul, b.last
  46bbfc:	ldur	x8, [x29, #-56]
  46bc00:	ldur	x9, [x29, #-32]
  46bc04:	cmp	x8, x9
  46bc08:	b.cs	46bc20 <ferror@plt+0x69ef0>  // b.hs, b.nlast
  46bc0c:	ldur	x8, [x29, #-32]
  46bc10:	ldur	x9, [x29, #-56]
  46bc14:	subs	x8, x8, x9
  46bc18:	stur	w8, [x29, #-96]
  46bc1c:	b	46bc24 <ferror@plt+0x69ef4>
  46bc20:	stur	wzr, [x29, #-96]
  46bc24:	ldur	w8, [x29, #-96]
  46bc28:	cbz	w8, 46bc38 <ferror@plt+0x69f08>
  46bc2c:	ldur	w8, [x29, #-96]
  46bc30:	cmp	w8, #0x8
  46bc34:	b.ls	46bc48 <ferror@plt+0x69f18>  // b.plast
  46bc38:	ldur	x8, [x29, #-40]
  46bc3c:	mov	w9, #0x0                   	// #0
  46bc40:	strb	w9, [x8, #25]
  46bc44:	b	46bc64 <ferror@plt+0x69f34>
  46bc48:	ldr	x8, [sp, #72]
  46bc4c:	ldr	x9, [x8]
  46bc50:	ldur	x0, [x29, #-56]
  46bc54:	ldur	w1, [x29, #-96]
  46bc58:	blr	x9
  46bc5c:	ldur	x8, [x29, #-40]
  46bc60:	strb	w0, [x8, #25]
  46bc64:	ldur	x8, [x29, #-56]
  46bc68:	add	x8, x8, #0x1
  46bc6c:	stur	x8, [x29, #-56]
  46bc70:	ldur	x8, [x29, #-40]
  46bc74:	ldrb	w9, [x8, #25]
  46bc78:	cbnz	w9, 46bc98 <ferror@plt+0x69f68>
  46bc7c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46bc80:	add	x0, x0, #0x725
  46bc84:	bl	401cf0 <gettext@plt>
  46bc88:	bl	4712bc <warn@@Base>
  46bc8c:	mov	x8, xzr
  46bc90:	stur	x8, [x29, #-8]
  46bc94:	b	46c050 <ferror@plt+0x6a320>
  46bc98:	b	46bca8 <ferror@plt+0x69f78>
  46bc9c:	ldur	x8, [x29, #-40]
  46bca0:	mov	w9, #0x1                   	// #1
  46bca4:	strb	w9, [x8, #25]
  46bca8:	mov	w8, #0x1                   	// #1
  46bcac:	stur	w8, [x29, #-100]
  46bcb0:	ldur	w8, [x29, #-100]
  46bcb4:	mov	w9, w8
  46bcb8:	mov	x10, #0x1                   	// #1
  46bcbc:	cmp	x10, x9
  46bcc0:	b.cs	46bcf4 <ferror@plt+0x69fc4>  // b.hs, b.nlast
  46bcc4:	ldur	w8, [x29, #-100]
  46bcc8:	mov	w2, w8
  46bccc:	ldr	x0, [sp, #88]
  46bcd0:	ldr	x1, [sp, #80]
  46bcd4:	bl	4018e0 <ngettext@plt>
  46bcd8:	ldur	w1, [x29, #-100]
  46bcdc:	mov	w8, #0x1                   	// #1
  46bce0:	mov	w2, w8
  46bce4:	str	w8, [sp, #36]
  46bce8:	bl	4711a8 <error@@Base>
  46bcec:	ldr	w8, [sp, #36]
  46bcf0:	stur	w8, [x29, #-100]
  46bcf4:	ldur	x8, [x29, #-56]
  46bcf8:	ldur	w9, [x29, #-100]
  46bcfc:	mov	w10, w9
  46bd00:	add	x8, x8, x10
  46bd04:	ldur	x10, [x29, #-32]
  46bd08:	cmp	x8, x10
  46bd0c:	b.cc	46bd38 <ferror@plt+0x6a008>  // b.lo, b.ul, b.last
  46bd10:	ldur	x8, [x29, #-56]
  46bd14:	ldur	x9, [x29, #-32]
  46bd18:	cmp	x8, x9
  46bd1c:	b.cs	46bd34 <ferror@plt+0x6a004>  // b.hs, b.nlast
  46bd20:	ldur	x8, [x29, #-32]
  46bd24:	ldur	x9, [x29, #-56]
  46bd28:	subs	x8, x8, x9
  46bd2c:	stur	w8, [x29, #-100]
  46bd30:	b	46bd38 <ferror@plt+0x6a008>
  46bd34:	stur	wzr, [x29, #-100]
  46bd38:	ldur	w8, [x29, #-100]
  46bd3c:	cbz	w8, 46bd4c <ferror@plt+0x6a01c>
  46bd40:	ldur	w8, [x29, #-100]
  46bd44:	cmp	w8, #0x8
  46bd48:	b.ls	46bd5c <ferror@plt+0x6a02c>  // b.plast
  46bd4c:	ldur	x8, [x29, #-40]
  46bd50:	mov	w9, #0x0                   	// #0
  46bd54:	strb	w9, [x8, #26]
  46bd58:	b	46bd78 <ferror@plt+0x6a048>
  46bd5c:	ldr	x8, [sp, #72]
  46bd60:	ldr	x9, [x8]
  46bd64:	ldur	x0, [x29, #-56]
  46bd68:	ldur	w1, [x29, #-100]
  46bd6c:	blr	x9
  46bd70:	ldur	x8, [x29, #-40]
  46bd74:	strb	w0, [x8, #26]
  46bd78:	ldur	x8, [x29, #-56]
  46bd7c:	add	x8, x8, #0x1
  46bd80:	stur	x8, [x29, #-56]
  46bd84:	mov	w8, #0x1                   	// #1
  46bd88:	str	w8, [sp, #104]
  46bd8c:	ldur	x9, [x29, #-56]
  46bd90:	ldr	w8, [sp, #104]
  46bd94:	mov	w10, w8
  46bd98:	add	x9, x9, x10
  46bd9c:	ldur	x10, [x29, #-32]
  46bda0:	cmp	x9, x10
  46bda4:	b.cc	46bdd0 <ferror@plt+0x6a0a0>  // b.lo, b.ul, b.last
  46bda8:	ldur	x8, [x29, #-56]
  46bdac:	ldur	x9, [x29, #-32]
  46bdb0:	cmp	x8, x9
  46bdb4:	b.cs	46bdcc <ferror@plt+0x6a09c>  // b.hs, b.nlast
  46bdb8:	ldur	x8, [x29, #-32]
  46bdbc:	ldur	x9, [x29, #-56]
  46bdc0:	subs	x8, x8, x9
  46bdc4:	str	w8, [sp, #104]
  46bdc8:	b	46bdd0 <ferror@plt+0x6a0a0>
  46bdcc:	str	wzr, [sp, #104]
  46bdd0:	ldr	w8, [sp, #104]
  46bdd4:	cbz	w8, 46bdf0 <ferror@plt+0x6a0c0>
  46bdd8:	ldur	x0, [x29, #-56]
  46bddc:	ldr	w1, [sp, #104]
  46bde0:	bl	471bd0 <warn@@Base+0x914>
  46bde4:	ldur	x8, [x29, #-40]
  46bde8:	str	w0, [x8, #28]
  46bdec:	b	46bdf8 <ferror@plt+0x6a0c8>
  46bdf0:	ldur	x8, [x29, #-40]
  46bdf4:	str	wzr, [x8, #28]
  46bdf8:	ldur	x8, [x29, #-56]
  46bdfc:	add	x8, x8, #0x1
  46be00:	stur	x8, [x29, #-56]
  46be04:	mov	w8, #0x1                   	// #1
  46be08:	str	w8, [sp, #100]
  46be0c:	ldr	w8, [sp, #100]
  46be10:	mov	w9, w8
  46be14:	mov	x10, #0x1                   	// #1
  46be18:	cmp	x10, x9
  46be1c:	b.cs	46be50 <ferror@plt+0x6a120>  // b.hs, b.nlast
  46be20:	ldr	w8, [sp, #100]
  46be24:	mov	w2, w8
  46be28:	ldr	x0, [sp, #88]
  46be2c:	ldr	x1, [sp, #80]
  46be30:	bl	4018e0 <ngettext@plt>
  46be34:	ldr	w1, [sp, #100]
  46be38:	mov	w8, #0x1                   	// #1
  46be3c:	mov	w2, w8
  46be40:	str	w8, [sp, #32]
  46be44:	bl	4711a8 <error@@Base>
  46be48:	ldr	w8, [sp, #32]
  46be4c:	str	w8, [sp, #100]
  46be50:	ldur	x8, [x29, #-56]
  46be54:	ldr	w9, [sp, #100]
  46be58:	mov	w10, w9
  46be5c:	add	x8, x8, x10
  46be60:	ldur	x10, [x29, #-32]
  46be64:	cmp	x8, x10
  46be68:	b.cc	46be94 <ferror@plt+0x6a164>  // b.lo, b.ul, b.last
  46be6c:	ldur	x8, [x29, #-56]
  46be70:	ldur	x9, [x29, #-32]
  46be74:	cmp	x8, x9
  46be78:	b.cs	46be90 <ferror@plt+0x6a160>  // b.hs, b.nlast
  46be7c:	ldur	x8, [x29, #-32]
  46be80:	ldur	x9, [x29, #-56]
  46be84:	subs	x8, x8, x9
  46be88:	str	w8, [sp, #100]
  46be8c:	b	46be94 <ferror@plt+0x6a164>
  46be90:	str	wzr, [sp, #100]
  46be94:	ldr	w8, [sp, #100]
  46be98:	cbz	w8, 46bea8 <ferror@plt+0x6a178>
  46be9c:	ldr	w8, [sp, #100]
  46bea0:	cmp	w8, #0x8
  46bea4:	b.ls	46beb8 <ferror@plt+0x6a188>  // b.plast
  46bea8:	ldur	x8, [x29, #-40]
  46beac:	mov	w9, #0x0                   	// #0
  46beb0:	strb	w9, [x8, #32]
  46beb4:	b	46bed4 <ferror@plt+0x6a1a4>
  46beb8:	ldr	x8, [sp, #72]
  46bebc:	ldr	x9, [x8]
  46bec0:	ldur	x0, [x29, #-56]
  46bec4:	ldr	w1, [sp, #100]
  46bec8:	blr	x9
  46becc:	ldur	x8, [x29, #-40]
  46bed0:	strb	w0, [x8, #32]
  46bed4:	ldur	x8, [x29, #-56]
  46bed8:	add	x8, x8, #0x1
  46bedc:	stur	x8, [x29, #-56]
  46bee0:	mov	w8, #0x1                   	// #1
  46bee4:	str	w8, [sp, #96]
  46bee8:	ldr	w8, [sp, #96]
  46beec:	mov	w9, w8
  46bef0:	mov	x10, #0x1                   	// #1
  46bef4:	cmp	x10, x9
  46bef8:	b.cs	46bf2c <ferror@plt+0x6a1fc>  // b.hs, b.nlast
  46befc:	ldr	w8, [sp, #96]
  46bf00:	mov	w2, w8
  46bf04:	ldr	x0, [sp, #88]
  46bf08:	ldr	x1, [sp, #80]
  46bf0c:	bl	4018e0 <ngettext@plt>
  46bf10:	ldr	w1, [sp, #96]
  46bf14:	mov	w8, #0x1                   	// #1
  46bf18:	mov	w2, w8
  46bf1c:	str	w8, [sp, #28]
  46bf20:	bl	4711a8 <error@@Base>
  46bf24:	ldr	w8, [sp, #28]
  46bf28:	str	w8, [sp, #96]
  46bf2c:	ldur	x8, [x29, #-56]
  46bf30:	ldr	w9, [sp, #96]
  46bf34:	mov	w10, w9
  46bf38:	add	x8, x8, x10
  46bf3c:	ldur	x10, [x29, #-32]
  46bf40:	cmp	x8, x10
  46bf44:	b.cc	46bf70 <ferror@plt+0x6a240>  // b.lo, b.ul, b.last
  46bf48:	ldur	x8, [x29, #-56]
  46bf4c:	ldur	x9, [x29, #-32]
  46bf50:	cmp	x8, x9
  46bf54:	b.cs	46bf6c <ferror@plt+0x6a23c>  // b.hs, b.nlast
  46bf58:	ldur	x8, [x29, #-32]
  46bf5c:	ldur	x9, [x29, #-56]
  46bf60:	subs	x8, x8, x9
  46bf64:	str	w8, [sp, #96]
  46bf68:	b	46bf70 <ferror@plt+0x6a240>
  46bf6c:	str	wzr, [sp, #96]
  46bf70:	ldr	w8, [sp, #96]
  46bf74:	cbz	w8, 46bf84 <ferror@plt+0x6a254>
  46bf78:	ldr	w8, [sp, #96]
  46bf7c:	cmp	w8, #0x8
  46bf80:	b.ls	46bf94 <ferror@plt+0x6a264>  // b.plast
  46bf84:	ldur	x8, [x29, #-40]
  46bf88:	mov	w9, #0x0                   	// #0
  46bf8c:	strb	w9, [x8, #33]
  46bf90:	b	46bfb0 <ferror@plt+0x6a280>
  46bf94:	ldr	x8, [sp, #72]
  46bf98:	ldr	x9, [x8]
  46bf9c:	ldur	x0, [x29, #-56]
  46bfa0:	ldr	w1, [sp, #96]
  46bfa4:	blr	x9
  46bfa8:	ldur	x8, [x29, #-40]
  46bfac:	strb	w0, [x8, #33]
  46bfb0:	ldur	x8, [x29, #-56]
  46bfb4:	add	x8, x8, #0x1
  46bfb8:	stur	x8, [x29, #-56]
  46bfbc:	ldur	x8, [x29, #-24]
  46bfc0:	ldur	x9, [x29, #-40]
  46bfc4:	ldr	x9, [x9]
  46bfc8:	add	x8, x8, x9
  46bfcc:	ldur	w10, [x29, #-60]
  46bfd0:	mov	w9, w10
  46bfd4:	add	x8, x8, x9
  46bfd8:	ldur	x9, [x29, #-48]
  46bfdc:	str	x8, [x9]
  46bfe0:	ldur	x8, [x29, #-48]
  46bfe4:	ldr	x8, [x8]
  46bfe8:	ldur	x9, [x29, #-32]
  46bfec:	cmp	x8, x9
  46bff0:	b.ls	46c048 <ferror@plt+0x6a318>  // b.plast
  46bff4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46bff8:	add	x0, x0, #0x74b
  46bffc:	bl	401cf0 <gettext@plt>
  46c000:	ldur	x8, [x29, #-40]
  46c004:	ldr	x1, [x8]
  46c008:	adrp	x8, 482000 <warn@@Base+0x10d44>
  46c00c:	add	x8, x8, #0x784
  46c010:	str	x0, [sp, #16]
  46c014:	mov	x0, x8
  46c018:	bl	45dad4 <ferror@plt+0x5bda4>
  46c01c:	ldr	x1, [sp, #16]
  46c020:	str	x0, [sp, #8]
  46c024:	mov	x0, x1
  46c028:	ldr	x1, [sp, #8]
  46c02c:	bl	4712bc <warn@@Base>
  46c030:	ldur	x8, [x29, #-32]
  46c034:	ldur	x9, [x29, #-48]
  46c038:	str	x8, [x9]
  46c03c:	mov	x8, xzr
  46c040:	stur	x8, [x29, #-8]
  46c044:	b	46c050 <ferror@plt+0x6a320>
  46c048:	ldur	x8, [x29, #-56]
  46c04c:	stur	x8, [x29, #-8]
  46c050:	ldur	x0, [x29, #-8]
  46c054:	ldp	x29, x30, [sp, #208]
  46c058:	add	sp, sp, #0xe0
  46c05c:	ret
  46c060:	sub	sp, sp, #0x170
  46c064:	stp	x29, x30, [sp, #336]
  46c068:	str	x28, [sp, #352]
  46c06c:	add	x29, sp, #0x150
  46c070:	stur	x0, [x29, #-16]
  46c074:	stur	x1, [x29, #-24]
  46c078:	stur	x2, [x29, #-32]
  46c07c:	stur	x3, [x29, #-40]
  46c080:	stur	x4, [x29, #-48]
  46c084:	stur	w5, [x29, #-52]
  46c088:	stur	wzr, [x29, #-112]
  46c08c:	mov	w8, #0x1                   	// #1
  46c090:	stur	w8, [x29, #-116]
  46c094:	ldur	w8, [x29, #-116]
  46c098:	mov	w9, w8
  46c09c:	mov	x10, #0x1                   	// #1
  46c0a0:	cmp	x10, x9
  46c0a4:	b.cs	46c0e0 <ferror@plt+0x6a3b0>  // b.hs, b.nlast
  46c0a8:	ldur	w8, [x29, #-116]
  46c0ac:	mov	w2, w8
  46c0b0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  46c0b4:	add	x0, x0, #0x2b3
  46c0b8:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  46c0bc:	add	x1, x1, #0x2fb
  46c0c0:	bl	4018e0 <ngettext@plt>
  46c0c4:	ldur	w1, [x29, #-116]
  46c0c8:	mov	w8, #0x1                   	// #1
  46c0cc:	mov	w2, w8
  46c0d0:	str	w8, [sp, #100]
  46c0d4:	bl	4711a8 <error@@Base>
  46c0d8:	ldr	w8, [sp, #100]
  46c0dc:	stur	w8, [x29, #-116]
  46c0e0:	ldur	x8, [x29, #-16]
  46c0e4:	ldur	w9, [x29, #-116]
  46c0e8:	mov	w10, w9
  46c0ec:	add	x8, x8, x10
  46c0f0:	ldur	x10, [x29, #-32]
  46c0f4:	cmp	x8, x10
  46c0f8:	b.cc	46c124 <ferror@plt+0x6a3f4>  // b.lo, b.ul, b.last
  46c0fc:	ldur	x8, [x29, #-16]
  46c100:	ldur	x9, [x29, #-32]
  46c104:	cmp	x8, x9
  46c108:	b.cs	46c120 <ferror@plt+0x6a3f0>  // b.hs, b.nlast
  46c10c:	ldur	x8, [x29, #-32]
  46c110:	ldur	x9, [x29, #-16]
  46c114:	subs	x8, x8, x9
  46c118:	stur	w8, [x29, #-116]
  46c11c:	b	46c124 <ferror@plt+0x6a3f4>
  46c120:	stur	wzr, [x29, #-116]
  46c124:	ldur	w8, [x29, #-116]
  46c128:	cbz	w8, 46c138 <ferror@plt+0x6a408>
  46c12c:	ldur	w8, [x29, #-116]
  46c130:	cmp	w8, #0x8
  46c134:	b.ls	46c144 <ferror@plt+0x6a414>  // b.plast
  46c138:	mov	w8, #0x0                   	// #0
  46c13c:	sturb	w8, [x29, #-65]
  46c140:	b	46c160 <ferror@plt+0x6a430>
  46c144:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46c148:	add	x8, x8, #0x578
  46c14c:	ldr	x8, [x8]
  46c150:	ldur	x0, [x29, #-16]
  46c154:	ldur	w1, [x29, #-116]
  46c158:	blr	x8
  46c15c:	sturb	w0, [x29, #-65]
  46c160:	ldur	x8, [x29, #-16]
  46c164:	add	x8, x8, #0x1
  46c168:	stur	x8, [x29, #-16]
  46c16c:	ldur	x8, [x29, #-16]
  46c170:	stur	x8, [x29, #-64]
  46c174:	mov	w9, #0x0                   	// #0
  46c178:	sturb	w9, [x29, #-81]
  46c17c:	ldurb	w8, [x29, #-81]
  46c180:	ldurb	w9, [x29, #-65]
  46c184:	cmp	w8, w9
  46c188:	b.ge	46c24c <ferror@plt+0x6a51c>  // b.tcont
  46c18c:	ldur	x0, [x29, #-16]
  46c190:	ldur	x1, [x29, #-32]
  46c194:	mov	w8, wzr
  46c198:	mov	w2, w8
  46c19c:	sub	x3, x29, #0x78
  46c1a0:	mov	x9, xzr
  46c1a4:	mov	x4, x9
  46c1a8:	bl	44a2a0 <ferror@plt+0x48570>
  46c1ac:	ldur	w8, [x29, #-120]
  46c1b0:	mov	w9, w8
  46c1b4:	ldur	x10, [x29, #-16]
  46c1b8:	add	x9, x10, x9
  46c1bc:	stur	x9, [x29, #-16]
  46c1c0:	ldur	x0, [x29, #-16]
  46c1c4:	ldur	x1, [x29, #-32]
  46c1c8:	mov	w8, wzr
  46c1cc:	mov	w2, w8
  46c1d0:	sub	x3, x29, #0x7c
  46c1d4:	mov	x9, xzr
  46c1d8:	mov	x4, x9
  46c1dc:	bl	44a2a0 <ferror@plt+0x48570>
  46c1e0:	ldur	w8, [x29, #-124]
  46c1e4:	mov	w9, w8
  46c1e8:	ldur	x10, [x29, #-16]
  46c1ec:	add	x9, x10, x9
  46c1f0:	stur	x9, [x29, #-16]
  46c1f4:	ldur	x8, [x29, #-16]
  46c1f8:	ldur	x9, [x29, #-32]
  46c1fc:	cmp	x8, x9
  46c200:	b.ne	46c23c <ferror@plt+0x6a50c>  // b.any
  46c204:	ldur	w8, [x29, #-52]
  46c208:	cbz	w8, 46c220 <ferror@plt+0x6a4f0>
  46c20c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c210:	add	x0, x0, #0x779
  46c214:	bl	401cf0 <gettext@plt>
  46c218:	bl	4712bc <warn@@Base>
  46c21c:	b	46c230 <ferror@plt+0x6a500>
  46c220:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c224:	add	x0, x0, #0x79f
  46c228:	bl	401cf0 <gettext@plt>
  46c22c:	bl	4712bc <warn@@Base>
  46c230:	ldur	x8, [x29, #-16]
  46c234:	stur	x8, [x29, #-8]
  46c238:	b	46c7d4 <ferror@plt+0x6aaa4>
  46c23c:	ldurb	w8, [x29, #-81]
  46c240:	add	w8, w8, #0x1
  46c244:	sturb	w8, [x29, #-81]
  46c248:	b	46c17c <ferror@plt+0x6a44c>
  46c24c:	ldur	x0, [x29, #-16]
  46c250:	ldur	x1, [x29, #-32]
  46c254:	mov	w8, wzr
  46c258:	mov	w2, w8
  46c25c:	sub	x3, x29, #0x8c
  46c260:	sub	x4, x29, #0x90
  46c264:	bl	44a2a0 <ferror@plt+0x48570>
  46c268:	stur	x0, [x29, #-136]
  46c26c:	ldur	w8, [x29, #-140]
  46c270:	mov	w9, w8
  46c274:	ldur	x10, [x29, #-16]
  46c278:	add	x9, x10, x9
  46c27c:	stur	x9, [x29, #-16]
  46c280:	ldur	x9, [x29, #-136]
  46c284:	stur	x9, [x29, #-96]
  46c288:	ldur	x9, [x29, #-96]
  46c28c:	ldur	x10, [x29, #-136]
  46c290:	cmp	x9, x10
  46c294:	b.eq	46c2a4 <ferror@plt+0x6a574>  // b.none
  46c298:	ldur	w8, [x29, #-144]
  46c29c:	orr	w8, w8, #0x2
  46c2a0:	stur	w8, [x29, #-144]
  46c2a4:	ldur	w0, [x29, #-144]
  46c2a8:	bl	45defc <ferror@plt+0x5c1cc>
  46c2ac:	ldur	x8, [x29, #-16]
  46c2b0:	ldur	x9, [x29, #-32]
  46c2b4:	cmp	x8, x9
  46c2b8:	b.ne	46c2f4 <ferror@plt+0x6a5c4>  // b.any
  46c2bc:	ldur	w8, [x29, #-52]
  46c2c0:	cbz	w8, 46c2d8 <ferror@plt+0x6a5a8>
  46c2c4:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c2c8:	add	x0, x0, #0x7c5
  46c2cc:	bl	401cf0 <gettext@plt>
  46c2d0:	bl	4712bc <warn@@Base>
  46c2d4:	b	46c2e8 <ferror@plt+0x6a5b8>
  46c2d8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c2dc:	add	x0, x0, #0x7dd
  46c2e0:	bl	401cf0 <gettext@plt>
  46c2e4:	bl	4712bc <warn@@Base>
  46c2e8:	ldur	x8, [x29, #-16]
  46c2ec:	stur	x8, [x29, #-8]
  46c2f0:	b	46c7d4 <ferror@plt+0x6aaa4>
  46c2f4:	ldur	x8, [x29, #-96]
  46c2f8:	cbnz	x8, 46c334 <ferror@plt+0x6a604>
  46c2fc:	ldur	w8, [x29, #-52]
  46c300:	cbz	w8, 46c318 <ferror@plt+0x6a5e8>
  46c304:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c308:	add	x0, x0, #0x2d1
  46c30c:	bl	401cf0 <gettext@plt>
  46c310:	bl	401ca0 <printf@plt>
  46c314:	b	46c328 <ferror@plt+0x6a5f8>
  46c318:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c31c:	add	x0, x0, #0x324
  46c320:	bl	401cf0 <gettext@plt>
  46c324:	bl	401ca0 <printf@plt>
  46c328:	ldur	x8, [x29, #-16]
  46c32c:	stur	x8, [x29, #-8]
  46c330:	b	46c7d4 <ferror@plt+0x6aaa4>
  46c334:	ldur	w8, [x29, #-52]
  46c338:	cbz	w8, 46c35c <ferror@plt+0x6a62c>
  46c33c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c340:	add	x0, x0, #0x2f2
  46c344:	bl	401cf0 <gettext@plt>
  46c348:	ldur	x8, [x29, #-16]
  46c34c:	ldur	x9, [x29, #-24]
  46c350:	subs	x1, x8, x9
  46c354:	bl	401ca0 <printf@plt>
  46c358:	b	46c378 <ferror@plt+0x6a648>
  46c35c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c360:	add	x0, x0, #0x345
  46c364:	bl	401cf0 <gettext@plt>
  46c368:	ldur	x8, [x29, #-16]
  46c36c:	ldur	x9, [x29, #-24]
  46c370:	subs	x1, x8, x9
  46c374:	bl	401ca0 <printf@plt>
  46c378:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c37c:	add	x0, x0, #0x7f5
  46c380:	bl	401cf0 <gettext@plt>
  46c384:	bl	401ca0 <printf@plt>
  46c388:	stur	wzr, [x29, #-108]
  46c38c:	ldur	w8, [x29, #-108]
  46c390:	cmp	w8, #0x2
  46c394:	b.cs	46c55c <ferror@plt+0x6a82c>  // b.hs, b.nlast
  46c398:	ldur	x8, [x29, #-64]
  46c39c:	stur	x8, [x29, #-80]
  46c3a0:	mov	w9, #0x0                   	// #0
  46c3a4:	sturb	w9, [x29, #-81]
  46c3a8:	ldurb	w8, [x29, #-81]
  46c3ac:	ldurb	w9, [x29, #-65]
  46c3b0:	cmp	w8, w9
  46c3b4:	b.ge	46c54c <ferror@plt+0x6a81c>  // b.tcont
  46c3b8:	ldur	x0, [x29, #-80]
  46c3bc:	ldur	x1, [x29, #-32]
  46c3c0:	mov	w8, wzr
  46c3c4:	mov	w2, w8
  46c3c8:	sub	x3, x29, #0xa4
  46c3cc:	add	x4, sp, #0xa8
  46c3d0:	bl	44a2a0 <ferror@plt+0x48570>
  46c3d4:	stur	x0, [x29, #-160]
  46c3d8:	ldur	w8, [x29, #-164]
  46c3dc:	mov	w9, w8
  46c3e0:	ldur	x10, [x29, #-80]
  46c3e4:	add	x9, x10, x9
  46c3e8:	stur	x9, [x29, #-80]
  46c3ec:	ldur	x9, [x29, #-160]
  46c3f0:	stur	x9, [x29, #-152]
  46c3f4:	ldur	x9, [x29, #-152]
  46c3f8:	ldur	x10, [x29, #-160]
  46c3fc:	cmp	x9, x10
  46c400:	b.eq	46c410 <ferror@plt+0x6a6e0>  // b.none
  46c404:	ldr	w8, [sp, #168]
  46c408:	orr	w8, w8, #0x2
  46c40c:	str	w8, [sp, #168]
  46c410:	ldr	w0, [sp, #168]
  46c414:	bl	45defc <ferror@plt+0x5c1cc>
  46c418:	ldur	x8, [x29, #-152]
  46c41c:	cmp	x8, #0x1
  46c420:	cset	w9, eq  // eq = none
  46c424:	and	w9, w9, #0x1
  46c428:	ldur	w10, [x29, #-108]
  46c42c:	cmp	w10, #0x1
  46c430:	cset	w10, eq  // eq = none
  46c434:	and	w10, w10, #0x1
  46c438:	cmp	w9, w10
  46c43c:	b.ne	46c508 <ferror@plt+0x6a7d8>  // b.any
  46c440:	ldur	x8, [x29, #-152]
  46c444:	subs	x8, x8, #0x1
  46c448:	cmp	x8, #0x4
  46c44c:	str	x8, [sp, #88]
  46c450:	b.hi	46c4d0 <ferror@plt+0x6a7a0>  // b.pmore
  46c454:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46c458:	add	x8, x8, #0x16c
  46c45c:	ldr	x11, [sp, #88]
  46c460:	ldrsw	x10, [x8, x11, lsl #2]
  46c464:	add	x9, x8, x10
  46c468:	br	x9
  46c46c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c470:	add	x0, x0, #0x7fd
  46c474:	bl	401cf0 <gettext@plt>
  46c478:	bl	401ca0 <printf@plt>
  46c47c:	b	46c508 <ferror@plt+0x6a7d8>
  46c480:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c484:	add	x0, x0, #0x803
  46c488:	bl	401cf0 <gettext@plt>
  46c48c:	bl	401ca0 <printf@plt>
  46c490:	b	46c508 <ferror@plt+0x6a7d8>
  46c494:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c498:	add	x0, x0, #0x808
  46c49c:	bl	401cf0 <gettext@plt>
  46c4a0:	bl	401ca0 <printf@plt>
  46c4a4:	b	46c508 <ferror@plt+0x6a7d8>
  46c4a8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c4ac:	add	x0, x0, #0x80e
  46c4b0:	bl	401cf0 <gettext@plt>
  46c4b4:	bl	401ca0 <printf@plt>
  46c4b8:	b	46c508 <ferror@plt+0x6a7d8>
  46c4bc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c4c0:	add	x0, x0, #0x814
  46c4c4:	bl	401cf0 <gettext@plt>
  46c4c8:	bl	401ca0 <printf@plt>
  46c4cc:	b	46c508 <ferror@plt+0x6a7d8>
  46c4d0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c4d4:	add	x0, x0, #0x819
  46c4d8:	bl	401cf0 <gettext@plt>
  46c4dc:	ldur	x1, [x29, #-152]
  46c4e0:	adrp	x8, 482000 <warn@@Base+0x10d44>
  46c4e4:	add	x8, x8, #0x784
  46c4e8:	str	x0, [sp, #80]
  46c4ec:	mov	x0, x8
  46c4f0:	bl	45dad4 <ferror@plt+0x5bda4>
  46c4f4:	ldr	x1, [sp, #80]
  46c4f8:	str	x0, [sp, #72]
  46c4fc:	mov	x0, x1
  46c500:	ldr	x1, [sp, #72]
  46c504:	bl	401ca0 <printf@plt>
  46c508:	ldur	x0, [x29, #-80]
  46c50c:	ldur	x1, [x29, #-32]
  46c510:	mov	w8, wzr
  46c514:	mov	w2, w8
  46c518:	add	x3, sp, #0xa4
  46c51c:	mov	x9, xzr
  46c520:	mov	x4, x9
  46c524:	bl	44a2a0 <ferror@plt+0x48570>
  46c528:	ldr	w8, [sp, #164]
  46c52c:	mov	w9, w8
  46c530:	ldur	x10, [x29, #-80]
  46c534:	add	x9, x10, x9
  46c538:	stur	x9, [x29, #-80]
  46c53c:	ldurb	w8, [x29, #-81]
  46c540:	add	w8, w8, #0x1
  46c544:	sturb	w8, [x29, #-81]
  46c548:	b	46c3a8 <ferror@plt+0x6a678>
  46c54c:	ldur	w8, [x29, #-108]
  46c550:	add	w8, w8, #0x1
  46c554:	stur	w8, [x29, #-108]
  46c558:	b	46c38c <ferror@plt+0x6a65c>
  46c55c:	mov	w0, #0xa                   	// #10
  46c560:	bl	401cd0 <putchar@plt>
  46c564:	stur	xzr, [x29, #-104]
  46c568:	ldur	x8, [x29, #-104]
  46c56c:	ldur	x9, [x29, #-96]
  46c570:	cmp	x8, x9
  46c574:	b.cs	46c7cc <ferror@plt+0x6aa9c>  // b.hs, b.nlast
  46c578:	ldur	x8, [x29, #-16]
  46c57c:	str	x8, [sp, #152]
  46c580:	ldur	w9, [x29, #-112]
  46c584:	add	w10, w9, #0x1
  46c588:	stur	w10, [x29, #-112]
  46c58c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c590:	add	x0, x0, #0x83b
  46c594:	mov	w1, w9
  46c598:	bl	401ca0 <printf@plt>
  46c59c:	stur	wzr, [x29, #-108]
  46c5a0:	ldur	w8, [x29, #-108]
  46c5a4:	cmp	w8, #0x2
  46c5a8:	b.cs	46c76c <ferror@plt+0x6aa3c>  // b.hs, b.nlast
  46c5ac:	ldur	x8, [x29, #-64]
  46c5b0:	stur	x8, [x29, #-80]
  46c5b4:	ldr	x8, [sp, #152]
  46c5b8:	stur	x8, [x29, #-16]
  46c5bc:	mov	w9, #0x0                   	// #0
  46c5c0:	sturb	w9, [x29, #-81]
  46c5c4:	ldurb	w8, [x29, #-81]
  46c5c8:	ldurb	w9, [x29, #-65]
  46c5cc:	cmp	w8, w9
  46c5d0:	b.ge	46c75c <ferror@plt+0x6aa2c>  // b.tcont
  46c5d4:	ldur	x0, [x29, #-80]
  46c5d8:	ldur	x1, [x29, #-32]
  46c5dc:	mov	w8, wzr
  46c5e0:	mov	w2, w8
  46c5e4:	add	x3, sp, #0x7c
  46c5e8:	add	x4, sp, #0x78
  46c5ec:	bl	44a2a0 <ferror@plt+0x48570>
  46c5f0:	str	x0, [sp, #128]
  46c5f4:	ldr	w8, [sp, #124]
  46c5f8:	mov	w9, w8
  46c5fc:	ldur	x10, [x29, #-80]
  46c600:	add	x9, x10, x9
  46c604:	stur	x9, [x29, #-80]
  46c608:	ldr	x9, [sp, #128]
  46c60c:	str	x9, [sp, #144]
  46c610:	ldr	x9, [sp, #144]
  46c614:	ldr	x10, [sp, #128]
  46c618:	cmp	x9, x10
  46c61c:	b.eq	46c62c <ferror@plt+0x6a8fc>  // b.none
  46c620:	ldr	w8, [sp, #120]
  46c624:	orr	w8, w8, #0x2
  46c628:	str	w8, [sp, #120]
  46c62c:	ldr	w0, [sp, #120]
  46c630:	bl	45defc <ferror@plt+0x5c1cc>
  46c634:	ldur	x0, [x29, #-80]
  46c638:	ldur	x1, [x29, #-32]
  46c63c:	mov	w8, wzr
  46c640:	mov	w2, w8
  46c644:	add	x3, sp, #0x6c
  46c648:	add	x4, sp, #0x68
  46c64c:	bl	44a2a0 <ferror@plt+0x48570>
  46c650:	str	x0, [sp, #112]
  46c654:	ldr	w8, [sp, #108]
  46c658:	mov	w9, w8
  46c65c:	ldur	x10, [x29, #-80]
  46c660:	add	x9, x10, x9
  46c664:	stur	x9, [x29, #-80]
  46c668:	ldr	x9, [sp, #112]
  46c66c:	str	x9, [sp, #136]
  46c670:	ldr	x9, [sp, #136]
  46c674:	ldr	x10, [sp, #112]
  46c678:	cmp	x9, x10
  46c67c:	b.eq	46c68c <ferror@plt+0x6a95c>  // b.none
  46c680:	ldr	w8, [sp, #104]
  46c684:	orr	w8, w8, #0x2
  46c688:	str	w8, [sp, #104]
  46c68c:	ldr	w0, [sp, #104]
  46c690:	bl	45defc <ferror@plt+0x5c1cc>
  46c694:	ldr	x1, [sp, #136]
  46c698:	ldur	x3, [x29, #-24]
  46c69c:	ldur	x4, [x29, #-16]
  46c6a0:	ldur	x5, [x29, #-32]
  46c6a4:	ldur	x8, [x29, #-40]
  46c6a8:	ldr	w9, [x8, #36]
  46c6ac:	mov	w8, w9
  46c6b0:	ldur	x10, [x29, #-40]
  46c6b4:	ldrh	w9, [x10, #8]
  46c6b8:	ldr	x10, [sp, #144]
  46c6bc:	cmp	x10, #0x1
  46c6c0:	cset	w11, eq  // eq = none
  46c6c4:	and	w11, w11, #0x1
  46c6c8:	ldur	w12, [x29, #-108]
  46c6cc:	cmp	w12, #0x1
  46c6d0:	cset	w12, eq  // eq = none
  46c6d4:	and	w12, w12, #0x1
  46c6d8:	cmp	w11, w12
  46c6dc:	cset	w11, ne  // ne = any
  46c6e0:	and	w11, w11, #0x1
  46c6e4:	ldur	x10, [x29, #-48]
  46c6e8:	mov	x13, xzr
  46c6ec:	mov	x0, x13
  46c6f0:	mov	x2, x13
  46c6f4:	mov	x6, x13
  46c6f8:	mov	x7, x13
  46c6fc:	mov	x14, sp
  46c700:	str	x8, [x14]
  46c704:	mov	x8, sp
  46c708:	str	w9, [x8, #8]
  46c70c:	mov	x8, sp
  46c710:	str	x13, [x8, #16]
  46c714:	mov	x8, sp
  46c718:	str	w11, [x8, #24]
  46c71c:	mov	x8, sp
  46c720:	str	x10, [x8, #32]
  46c724:	mov	x8, sp
  46c728:	str	x13, [x8, #40]
  46c72c:	mov	x8, sp
  46c730:	mov	w9, #0x9                   	// #9
  46c734:	str	w9, [x8, #48]
  46c738:	mov	x8, sp
  46c73c:	mov	w9, #0xffffffff            	// #-1
  46c740:	str	w9, [x8, #56]
  46c744:	bl	45e4c4 <ferror@plt+0x5c794>
  46c748:	stur	x0, [x29, #-16]
  46c74c:	ldurb	w8, [x29, #-81]
  46c750:	add	w8, w8, #0x1
  46c754:	sturb	w8, [x29, #-81]
  46c758:	b	46c5c4 <ferror@plt+0x6a894>
  46c75c:	ldur	w8, [x29, #-108]
  46c760:	add	w8, w8, #0x1
  46c764:	stur	w8, [x29, #-108]
  46c768:	b	46c5a0 <ferror@plt+0x6a870>
  46c76c:	ldur	x8, [x29, #-16]
  46c770:	ldur	x9, [x29, #-32]
  46c774:	cmp	x8, x9
  46c778:	b.ne	46c7b4 <ferror@plt+0x6aa84>  // b.any
  46c77c:	ldur	w8, [x29, #-52]
  46c780:	cbz	w8, 46c798 <ferror@plt+0x6aa68>
  46c784:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c788:	add	x0, x0, #0x840
  46c78c:	bl	401cf0 <gettext@plt>
  46c790:	bl	4712bc <warn@@Base>
  46c794:	b	46c7a8 <ferror@plt+0x6aa78>
  46c798:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c79c:	add	x0, x0, #0x860
  46c7a0:	bl	401cf0 <gettext@plt>
  46c7a4:	bl	4712bc <warn@@Base>
  46c7a8:	ldur	x8, [x29, #-16]
  46c7ac:	stur	x8, [x29, #-8]
  46c7b0:	b	46c7d4 <ferror@plt+0x6aaa4>
  46c7b4:	mov	w0, #0xa                   	// #10
  46c7b8:	bl	401cd0 <putchar@plt>
  46c7bc:	ldur	x8, [x29, #-104]
  46c7c0:	add	x8, x8, #0x1
  46c7c4:	stur	x8, [x29, #-104]
  46c7c8:	b	46c568 <ferror@plt+0x6a838>
  46c7cc:	ldur	x8, [x29, #-16]
  46c7d0:	stur	x8, [x29, #-8]
  46c7d4:	ldur	x0, [x29, #-8]
  46c7d8:	ldr	x28, [sp, #352]
  46c7dc:	ldp	x29, x30, [sp, #336]
  46c7e0:	add	sp, sp, #0x170
  46c7e4:	ret
  46c7e8:	sub	sp, sp, #0x1d0
  46c7ec:	stp	x29, x30, [sp, #432]
  46c7f0:	str	x28, [sp, #448]
  46c7f4:	add	x29, sp, #0x1b0
  46c7f8:	sub	x8, x29, #0x90
  46c7fc:	adrp	x9, 482000 <warn@@Base+0x10d44>
  46c800:	add	x9, x9, #0x784
  46c804:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46c808:	add	x10, x10, #0x430
  46c80c:	adrp	x11, 498000 <warn@@Base+0x26d44>
  46c810:	add	x11, x11, #0xc1f
  46c814:	str	x0, [x8, #128]
  46c818:	stur	w1, [x29, #-20]
  46c81c:	str	x2, [x8, #112]
  46c820:	ldr	x12, [x8, #128]
  46c824:	str	x12, [x8, #72]
  46c828:	str	x8, [sp, #136]
  46c82c:	str	x9, [sp, #128]
  46c830:	str	x10, [sp, #120]
  46c834:	str	x11, [sp, #112]
  46c838:	ldr	x8, [sp, #136]
  46c83c:	ldr	x0, [x8, #128]
  46c840:	ldr	x1, [x8, #112]
  46c844:	mov	w9, wzr
  46c848:	mov	w2, w9
  46c84c:	sub	x3, x29, #0x64
  46c850:	sub	x4, x29, #0x68
  46c854:	bl	44a2a0 <ferror@plt+0x48570>
  46c858:	ldr	x8, [sp, #136]
  46c85c:	str	x0, [x8, #48]
  46c860:	ldur	w9, [x29, #-100]
  46c864:	mov	w10, w9
  46c868:	ldr	x11, [x8, #128]
  46c86c:	add	x10, x11, x10
  46c870:	str	x10, [x8, #128]
  46c874:	ldr	x10, [x8, #48]
  46c878:	str	x10, [x8, #96]
  46c87c:	ldr	x10, [x8, #96]
  46c880:	ldr	x11, [x8, #48]
  46c884:	cmp	x10, x11
  46c888:	b.eq	46c898 <ferror@plt+0x6ab68>  // b.none
  46c88c:	ldur	w8, [x29, #-104]
  46c890:	orr	w8, w8, #0x2
  46c894:	stur	w8, [x29, #-104]
  46c898:	ldur	w0, [x29, #-104]
  46c89c:	bl	45defc <ferror@plt+0x5c1cc>
  46c8a0:	ldr	x8, [sp, #136]
  46c8a4:	ldr	x9, [x8, #128]
  46c8a8:	ldr	x10, [x8, #72]
  46c8ac:	subs	x9, x9, x10
  46c8b0:	str	x9, [x8, #88]
  46c8b4:	ldr	x9, [x8, #96]
  46c8b8:	cbz	x9, 46c8ec <ferror@plt+0x6abbc>
  46c8bc:	ldr	x8, [sp, #136]
  46c8c0:	ldr	x9, [x8, #128]
  46c8c4:	ldr	x10, [x8, #112]
  46c8c8:	cmp	x9, x10
  46c8cc:	b.eq	46c8ec <ferror@plt+0x6abbc>  // b.none
  46c8d0:	ldr	x8, [sp, #136]
  46c8d4:	ldr	x9, [x8, #96]
  46c8d8:	ldr	x10, [x8, #112]
  46c8dc:	ldr	x11, [x8, #128]
  46c8e0:	subs	x10, x10, x11
  46c8e4:	cmp	x9, x10
  46c8e8:	b.ls	46c90c <ferror@plt+0x6abdc>  // b.plast
  46c8ec:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c8f0:	add	x0, x0, #0x880
  46c8f4:	bl	401cf0 <gettext@plt>
  46c8f8:	bl	4712bc <warn@@Base>
  46c8fc:	ldr	x8, [sp, #136]
  46c900:	ldr	x9, [x8, #88]
  46c904:	str	x9, [x8, #136]
  46c908:	b	46d304 <ferror@plt+0x6b5d4>
  46c90c:	ldr	x8, [sp, #136]
  46c910:	ldr	x9, [x8, #128]
  46c914:	add	x10, x9, #0x1
  46c918:	str	x10, [x8, #128]
  46c91c:	ldrb	w11, [x9]
  46c920:	sturb	w11, [x29, #-33]
  46c924:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c928:	add	x0, x0, #0x8ac
  46c92c:	bl	401cf0 <gettext@plt>
  46c930:	ldurb	w1, [x29, #-33]
  46c934:	bl	401ca0 <printf@plt>
  46c938:	ldurb	w11, [x29, #-33]
  46c93c:	subs	w11, w11, #0x1
  46c940:	mov	w8, w11
  46c944:	ubfx	x8, x8, #0, #32
  46c948:	cmp	x8, #0x7f
  46c94c:	str	x8, [sp, #104]
  46c950:	b.hi	46d258 <ferror@plt+0x6b528>  // b.pmore
  46c954:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46c958:	add	x8, x8, #0x180
  46c95c:	ldr	x11, [sp, #104]
  46c960:	ldrsw	x10, [x8, x11, lsl #2]
  46c964:	add	x9, x8, x10
  46c968:	br	x9
  46c96c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c970:	add	x0, x0, #0x8c3
  46c974:	bl	401cf0 <gettext@plt>
  46c978:	bl	401ca0 <printf@plt>
  46c97c:	ldur	w8, [x29, #-20]
  46c980:	mov	w0, w8
  46c984:	bl	46b384 <ferror@plt+0x69654>
  46c988:	b	46d2f0 <ferror@plt+0x6b5c0>
  46c98c:	ldr	x8, [sp, #136]
  46c990:	ldr	x9, [x8, #96]
  46c994:	subs	x9, x9, #0x1
  46c998:	cmp	x9, #0x8
  46c99c:	b.ls	46c9c8 <ferror@plt+0x6ac98>  // b.plast
  46c9a0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46c9a4:	add	x0, x0, #0x8d5
  46c9a8:	bl	401cf0 <gettext@plt>
  46c9ac:	ldr	x8, [sp, #136]
  46c9b0:	ldr	x9, [x8, #96]
  46c9b4:	subs	x1, x9, #0x1
  46c9b8:	bl	4712bc <warn@@Base>
  46c9bc:	ldr	x8, [sp, #136]
  46c9c0:	str	xzr, [x8, #64]
  46c9c4:	b	46cab8 <ferror@plt+0x6ad88>
  46c9c8:	ldr	x8, [sp, #136]
  46c9cc:	ldr	x9, [x8, #96]
  46c9d0:	subs	x9, x9, #0x1
  46c9d4:	stur	w9, [x29, #-108]
  46c9d8:	ldur	w9, [x29, #-108]
  46c9dc:	mov	w10, w9
  46c9e0:	mov	x11, #0x8                   	// #8
  46c9e4:	cmp	x11, x10
  46c9e8:	b.cs	46ca24 <ferror@plt+0x6acf4>  // b.hs, b.nlast
  46c9ec:	ldur	w8, [x29, #-108]
  46c9f0:	mov	w2, w8
  46c9f4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  46c9f8:	add	x0, x0, #0x2b3
  46c9fc:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  46ca00:	add	x1, x1, #0x2fb
  46ca04:	bl	4018e0 <ngettext@plt>
  46ca08:	ldur	w1, [x29, #-108]
  46ca0c:	mov	w8, #0x8                   	// #8
  46ca10:	mov	w2, w8
  46ca14:	str	w8, [sp, #100]
  46ca18:	bl	4711a8 <error@@Base>
  46ca1c:	ldr	w8, [sp, #100]
  46ca20:	stur	w8, [x29, #-108]
  46ca24:	ldr	x8, [sp, #136]
  46ca28:	ldr	x9, [x8, #128]
  46ca2c:	ldur	w10, [x29, #-108]
  46ca30:	mov	w11, w10
  46ca34:	add	x9, x9, x11
  46ca38:	ldr	x11, [x8, #112]
  46ca3c:	cmp	x9, x11
  46ca40:	b.cc	46ca74 <ferror@plt+0x6ad44>  // b.lo, b.ul, b.last
  46ca44:	ldr	x8, [sp, #136]
  46ca48:	ldr	x9, [x8, #128]
  46ca4c:	ldr	x10, [x8, #112]
  46ca50:	cmp	x9, x10
  46ca54:	b.cs	46ca70 <ferror@plt+0x6ad40>  // b.hs, b.nlast
  46ca58:	ldr	x8, [sp, #136]
  46ca5c:	ldr	x9, [x8, #112]
  46ca60:	ldr	x10, [x8, #128]
  46ca64:	subs	x9, x9, x10
  46ca68:	stur	w9, [x29, #-108]
  46ca6c:	b	46ca74 <ferror@plt+0x6ad44>
  46ca70:	stur	wzr, [x29, #-108]
  46ca74:	ldur	w8, [x29, #-108]
  46ca78:	cbz	w8, 46ca88 <ferror@plt+0x6ad58>
  46ca7c:	ldur	w8, [x29, #-108]
  46ca80:	cmp	w8, #0x8
  46ca84:	b.ls	46ca94 <ferror@plt+0x6ad64>  // b.plast
  46ca88:	ldr	x8, [sp, #136]
  46ca8c:	str	xzr, [x8, #64]
  46ca90:	b	46cab8 <ferror@plt+0x6ad88>
  46ca94:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46ca98:	add	x8, x8, #0x578
  46ca9c:	ldr	x8, [x8]
  46caa0:	ldr	x9, [sp, #136]
  46caa4:	ldr	x0, [x9, #128]
  46caa8:	ldur	w1, [x29, #-108]
  46caac:	blr	x8
  46cab0:	ldr	x8, [sp, #136]
  46cab4:	str	x0, [x8, #64]
  46cab8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cabc:	add	x0, x0, #0x908
  46cac0:	bl	401cf0 <gettext@plt>
  46cac4:	ldr	x8, [sp, #136]
  46cac8:	ldr	x1, [x8, #64]
  46cacc:	adrp	x9, 4a4000 <warn@@Base+0x32d44>
  46cad0:	add	x9, x9, #0xe28
  46cad4:	str	x0, [sp, #88]
  46cad8:	mov	x0, x9
  46cadc:	bl	45dad4 <ferror@plt+0x5bda4>
  46cae0:	ldr	x1, [sp, #88]
  46cae4:	str	x0, [sp, #80]
  46cae8:	mov	x0, x1
  46caec:	ldr	x1, [sp, #80]
  46caf0:	bl	401ca0 <printf@plt>
  46caf4:	ldr	x8, [sp, #136]
  46caf8:	ldr	x9, [x8, #64]
  46cafc:	ldr	x10, [sp, #120]
  46cb00:	str	x9, [x10]
  46cb04:	str	wzr, [x10, #8]
  46cb08:	mov	w11, #0x0                   	// #0
  46cb0c:	strb	w11, [x10, #32]
  46cb10:	b	46d2f0 <ferror@plt+0x6b5c0>
  46cb14:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cb18:	add	x0, x0, #0x91d
  46cb1c:	bl	401cf0 <gettext@plt>
  46cb20:	bl	401ca0 <printf@plt>
  46cb24:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46cb28:	add	x8, x8, #0x36c
  46cb2c:	mov	x0, x8
  46cb30:	bl	401cf0 <gettext@plt>
  46cb34:	bl	401ca0 <printf@plt>
  46cb38:	ldr	x8, [sp, #120]
  46cb3c:	ldr	w9, [x8, #36]
  46cb40:	add	w9, w9, #0x1
  46cb44:	str	w9, [x8, #36]
  46cb48:	adrp	x10, 4a4000 <warn@@Base+0x32d44>
  46cb4c:	add	x10, x10, #0x93a
  46cb50:	mov	x0, x10
  46cb54:	mov	w1, w9
  46cb58:	bl	401ca0 <printf@plt>
  46cb5c:	ldr	x8, [sp, #136]
  46cb60:	ldr	x10, [x8, #128]
  46cb64:	str	x10, [x8, #80]
  46cb68:	ldr	x10, [x8, #128]
  46cb6c:	ldr	x11, [x8, #112]
  46cb70:	ldr	x12, [x8, #128]
  46cb74:	subs	x1, x11, x12
  46cb78:	mov	x0, x10
  46cb7c:	bl	401940 <strnlen@plt>
  46cb80:	ldr	x8, [sp, #136]
  46cb84:	str	x0, [x8, #24]
  46cb88:	ldr	x10, [x8, #24]
  46cb8c:	add	x10, x10, #0x1
  46cb90:	ldr	x11, [x8, #128]
  46cb94:	add	x10, x11, x10
  46cb98:	str	x10, [x8, #128]
  46cb9c:	ldr	x8, [sp, #136]
  46cba0:	ldr	x0, [x8, #128]
  46cba4:	ldr	x1, [x8, #112]
  46cba8:	mov	w9, wzr
  46cbac:	mov	w2, w9
  46cbb0:	sub	x3, x29, #0x84
  46cbb4:	sub	x4, x29, #0x88
  46cbb8:	bl	44a2a0 <ferror@plt+0x48570>
  46cbbc:	ldr	x8, [sp, #136]
  46cbc0:	str	x0, [x8, #16]
  46cbc4:	ldur	w9, [x29, #-132]
  46cbc8:	mov	w10, w9
  46cbcc:	ldr	x11, [x8, #128]
  46cbd0:	add	x10, x11, x10
  46cbd4:	str	x10, [x8, #128]
  46cbd8:	ldr	x10, [x8, #16]
  46cbdc:	str	x10, [x8, #56]
  46cbe0:	ldr	x10, [x8, #56]
  46cbe4:	ldr	x11, [x8, #16]
  46cbe8:	cmp	x10, x11
  46cbec:	b.eq	46cbfc <ferror@plt+0x6aecc>  // b.none
  46cbf0:	ldur	w8, [x29, #-136]
  46cbf4:	orr	w8, w8, #0x2
  46cbf8:	stur	w8, [x29, #-136]
  46cbfc:	ldur	w0, [x29, #-136]
  46cc00:	bl	45defc <ferror@plt+0x5c1cc>
  46cc04:	ldr	x8, [sp, #136]
  46cc08:	ldr	x1, [x8, #56]
  46cc0c:	ldr	x0, [sp, #128]
  46cc10:	bl	45dad4 <ferror@plt+0x5bda4>
  46cc14:	ldr	x8, [sp, #112]
  46cc18:	str	x0, [sp, #72]
  46cc1c:	mov	x0, x8
  46cc20:	ldr	x1, [sp, #72]
  46cc24:	bl	401ca0 <printf@plt>
  46cc28:	ldr	x8, [sp, #136]
  46cc2c:	ldr	x0, [x8, #128]
  46cc30:	ldr	x1, [x8, #112]
  46cc34:	mov	w9, wzr
  46cc38:	mov	w2, w9
  46cc3c:	sub	x3, x29, #0x94
  46cc40:	sub	x4, x29, #0x98
  46cc44:	bl	44a2a0 <ferror@plt+0x48570>
  46cc48:	ldr	x8, [sp, #136]
  46cc4c:	str	x0, [x8]
  46cc50:	ldur	w9, [x29, #-148]
  46cc54:	mov	w10, w9
  46cc58:	ldr	x11, [x8, #128]
  46cc5c:	add	x10, x11, x10
  46cc60:	str	x10, [x8, #128]
  46cc64:	ldr	x10, [x8]
  46cc68:	str	x10, [x8, #56]
  46cc6c:	ldr	x10, [x8, #56]
  46cc70:	ldr	x11, [x8]
  46cc74:	cmp	x10, x11
  46cc78:	b.eq	46cc88 <ferror@plt+0x6af58>  // b.none
  46cc7c:	ldur	w8, [x29, #-152]
  46cc80:	orr	w8, w8, #0x2
  46cc84:	stur	w8, [x29, #-152]
  46cc88:	ldur	w0, [x29, #-152]
  46cc8c:	bl	45defc <ferror@plt+0x5c1cc>
  46cc90:	ldr	x8, [sp, #136]
  46cc94:	ldr	x1, [x8, #56]
  46cc98:	ldr	x0, [sp, #128]
  46cc9c:	bl	45dad4 <ferror@plt+0x5bda4>
  46cca0:	ldr	x8, [sp, #112]
  46cca4:	str	x0, [sp, #64]
  46cca8:	mov	x0, x8
  46ccac:	ldr	x1, [sp, #64]
  46ccb0:	bl	401ca0 <printf@plt>
  46ccb4:	ldr	x8, [sp, #136]
  46ccb8:	ldr	x0, [x8, #128]
  46ccbc:	ldr	x1, [x8, #112]
  46ccc0:	mov	w9, wzr
  46ccc4:	mov	w2, w9
  46ccc8:	sub	x3, x29, #0xa4
  46cccc:	sub	x4, x29, #0xa8
  46ccd0:	bl	44a2a0 <ferror@plt+0x48570>
  46ccd4:	stur	x0, [x29, #-160]
  46ccd8:	ldur	w9, [x29, #-164]
  46ccdc:	mov	w8, w9
  46cce0:	ldr	x10, [sp, #136]
  46cce4:	ldr	x11, [x10, #128]
  46cce8:	add	x8, x11, x8
  46ccec:	str	x8, [x10, #128]
  46ccf0:	ldur	x8, [x29, #-160]
  46ccf4:	str	x8, [x10, #56]
  46ccf8:	ldr	x8, [x10, #56]
  46ccfc:	ldur	x11, [x29, #-160]
  46cd00:	cmp	x8, x11
  46cd04:	b.eq	46cd14 <ferror@plt+0x6afe4>  // b.none
  46cd08:	ldur	w8, [x29, #-168]
  46cd0c:	orr	w8, w8, #0x2
  46cd10:	stur	w8, [x29, #-168]
  46cd14:	ldur	w0, [x29, #-168]
  46cd18:	bl	45defc <ferror@plt+0x5c1cc>
  46cd1c:	ldr	x8, [sp, #136]
  46cd20:	ldr	x1, [x8, #56]
  46cd24:	ldr	x0, [sp, #128]
  46cd28:	bl	45dad4 <ferror@plt+0x5bda4>
  46cd2c:	ldr	x8, [sp, #112]
  46cd30:	str	x0, [sp, #56]
  46cd34:	mov	x0, x8
  46cd38:	ldr	x1, [sp, #56]
  46cd3c:	bl	401ca0 <printf@plt>
  46cd40:	ldr	x8, [sp, #136]
  46cd44:	ldr	x9, [x8, #24]
  46cd48:	ldr	x2, [x8, #80]
  46cd4c:	adrp	x10, 4a4000 <warn@@Base+0x32d44>
  46cd50:	add	x10, x10, #0x941
  46cd54:	mov	x0, x10
  46cd58:	mov	w1, w9
  46cd5c:	bl	401ca0 <printf@plt>
  46cd60:	ldr	x8, [sp, #136]
  46cd64:	ldr	x10, [x8, #128]
  46cd68:	ldr	x11, [x8, #72]
  46cd6c:	subs	x10, x10, x11
  46cd70:	ldr	x11, [x8, #96]
  46cd74:	ldr	x12, [x8, #88]
  46cd78:	add	x11, x11, x12
  46cd7c:	cmp	x10, x11
  46cd80:	b.ne	46cd98 <ferror@plt+0x6b068>  // b.any
  46cd84:	ldr	x8, [sp, #136]
  46cd88:	ldr	x9, [x8, #128]
  46cd8c:	ldr	x10, [x8, #112]
  46cd90:	cmp	x9, x10
  46cd94:	b.ne	46cda8 <ferror@plt+0x6b078>  // b.any
  46cd98:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cd9c:	add	x0, x0, #0x948
  46cda0:	bl	401cf0 <gettext@plt>
  46cda4:	bl	4712bc <warn@@Base>
  46cda8:	b	46d2f0 <ferror@plt+0x6b5c0>
  46cdac:	ldr	x8, [sp, #136]
  46cdb0:	ldr	x0, [x8, #128]
  46cdb4:	ldr	x1, [x8, #112]
  46cdb8:	mov	w9, wzr
  46cdbc:	mov	w2, w9
  46cdc0:	sub	x3, x29, #0xb4
  46cdc4:	sub	x4, x29, #0xb8
  46cdc8:	bl	44a2a0 <ferror@plt+0x48570>
  46cdcc:	stur	x0, [x29, #-176]
  46cdd0:	ldur	w9, [x29, #-180]
  46cdd4:	mov	w8, w9
  46cdd8:	ldr	x10, [sp, #136]
  46cddc:	ldr	x11, [x10, #128]
  46cde0:	add	x8, x11, x8
  46cde4:	str	x8, [x10, #128]
  46cde8:	ldur	x8, [x29, #-176]
  46cdec:	str	x8, [x10, #56]
  46cdf0:	ldr	x8, [x10, #56]
  46cdf4:	ldur	x11, [x29, #-176]
  46cdf8:	cmp	x8, x11
  46cdfc:	b.eq	46ce0c <ferror@plt+0x6b0dc>  // b.none
  46ce00:	ldur	w8, [x29, #-184]
  46ce04:	orr	w8, w8, #0x2
  46ce08:	stur	w8, [x29, #-184]
  46ce0c:	ldur	w0, [x29, #-184]
  46ce10:	bl	45defc <ferror@plt+0x5c1cc>
  46ce14:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ce18:	add	x0, x0, #0x96f
  46ce1c:	bl	401cf0 <gettext@plt>
  46ce20:	ldr	x8, [sp, #136]
  46ce24:	ldr	x1, [x8, #56]
  46ce28:	ldr	x9, [sp, #128]
  46ce2c:	str	x0, [sp, #48]
  46ce30:	mov	x0, x9
  46ce34:	bl	45dad4 <ferror@plt+0x5bda4>
  46ce38:	ldr	x1, [sp, #48]
  46ce3c:	str	x0, [sp, #40]
  46ce40:	mov	x0, x1
  46ce44:	ldr	x1, [sp, #40]
  46ce48:	bl	401ca0 <printf@plt>
  46ce4c:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ce50:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ce54:	add	x0, x0, #0x988
  46ce58:	bl	401ca0 <printf@plt>
  46ce5c:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ce60:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ce64:	add	x0, x0, #0x9a7
  46ce68:	bl	401ca0 <printf@plt>
  46ce6c:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ce70:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ce74:	add	x0, x0, #0x9bf
  46ce78:	bl	401ca0 <printf@plt>
  46ce7c:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ce80:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ce84:	add	x0, x0, #0x9d6
  46ce88:	bl	401ca0 <printf@plt>
  46ce8c:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ce90:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ce94:	add	x0, x0, #0x9f6
  46ce98:	bl	401ca0 <printf@plt>
  46ce9c:	b	46d2f0 <ferror@plt+0x6b5c0>
  46cea0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cea4:	add	x0, x0, #0xa12
  46cea8:	bl	401ca0 <printf@plt>
  46ceac:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ceb0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ceb4:	add	x0, x0, #0xa2a
  46ceb8:	bl	401ca0 <printf@plt>
  46cebc:	b	46d2f0 <ferror@plt+0x6b5c0>
  46cec0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cec4:	add	x0, x0, #0xa4b
  46cec8:	bl	401ca0 <printf@plt>
  46cecc:	b	46d2f0 <ferror@plt+0x6b5c0>
  46ced0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46ced4:	add	x0, x0, #0xa6b
  46ced8:	bl	401ca0 <printf@plt>
  46cedc:	b	46d2f0 <ferror@plt+0x6b5c0>
  46cee0:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cee4:	add	x0, x0, #0xa8f
  46cee8:	bl	401ca0 <printf@plt>
  46ceec:	b	46d2f0 <ferror@plt+0x6b5c0>
  46cef0:	ldr	x8, [sp, #136]
  46cef4:	ldr	x9, [x8, #128]
  46cef8:	ldr	x10, [x8, #96]
  46cefc:	add	x9, x9, x10
  46cf00:	mov	x10, #0xffffffffffffffff    	// #-1
  46cf04:	add	x9, x9, x10
  46cf08:	stur	x9, [x29, #-192]
  46cf0c:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cf10:	add	x0, x0, #0xaa6
  46cf14:	bl	401ca0 <printf@plt>
  46cf18:	ldr	x8, [sp, #136]
  46cf1c:	ldr	x9, [x8, #128]
  46cf20:	ldur	x10, [x29, #-192]
  46cf24:	cmp	x9, x10
  46cf28:	b.cs	46d254 <ferror@plt+0x6b524>  // b.hs, b.nlast
  46cf2c:	ldr	x8, [sp, #136]
  46cf30:	ldr	x0, [x8, #128]
  46cf34:	ldur	x1, [x29, #-192]
  46cf38:	mov	w9, wzr
  46cf3c:	mov	w2, w9
  46cf40:	sub	x3, x29, #0xd4
  46cf44:	add	x4, sp, #0xd8
  46cf48:	bl	44a2a0 <ferror@plt+0x48570>
  46cf4c:	stur	x0, [x29, #-208]
  46cf50:	ldur	w9, [x29, #-212]
  46cf54:	mov	w8, w9
  46cf58:	ldr	x10, [sp, #136]
  46cf5c:	ldr	x11, [x10, #128]
  46cf60:	add	x8, x11, x8
  46cf64:	str	x8, [x10, #128]
  46cf68:	ldur	x8, [x29, #-208]
  46cf6c:	stur	w8, [x29, #-196]
  46cf70:	ldur	w8, [x29, #-196]
  46cf74:	mov	w11, w8
  46cf78:	ldur	x12, [x29, #-208]
  46cf7c:	cmp	x11, x12
  46cf80:	b.eq	46cf90 <ferror@plt+0x6b260>  // b.none
  46cf84:	ldr	w8, [sp, #216]
  46cf88:	orr	w8, w8, #0x2
  46cf8c:	str	w8, [sp, #216]
  46cf90:	ldr	w0, [sp, #216]
  46cf94:	bl	45defc <ferror@plt+0x5c1cc>
  46cf98:	ldur	w8, [x29, #-196]
  46cf9c:	cmp	w8, #0x1
  46cfa0:	str	w8, [sp, #36]
  46cfa4:	b.eq	46cfcc <ferror@plt+0x6b29c>  // b.none
  46cfa8:	b	46cfac <ferror@plt+0x6b27c>
  46cfac:	ldr	w8, [sp, #36]
  46cfb0:	cmp	w8, #0x2
  46cfb4:	b.eq	46cfdc <ferror@plt+0x6b2ac>  // b.none
  46cfb8:	b	46cfbc <ferror@plt+0x6b28c>
  46cfbc:	ldr	w8, [sp, #36]
  46cfc0:	cmp	w8, #0x3
  46cfc4:	b.eq	46d070 <ferror@plt+0x6b340>  // b.none
  46cfc8:	b	46d230 <ferror@plt+0x6b500>
  46cfcc:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46cfd0:	add	x0, x0, #0xac9
  46cfd4:	bl	401ca0 <printf@plt>
  46cfd8:	b	46d250 <ferror@plt+0x6b520>
  46cfdc:	ldr	x8, [sp, #136]
  46cfe0:	ldr	x0, [x8, #128]
  46cfe4:	ldur	x1, [x29, #-192]
  46cfe8:	mov	w9, wzr
  46cfec:	mov	w2, w9
  46cff0:	add	x3, sp, #0xcc
  46cff4:	add	x4, sp, #0xc8
  46cff8:	bl	44a2a0 <ferror@plt+0x48570>
  46cffc:	str	x0, [sp, #208]
  46d000:	ldr	w9, [sp, #204]
  46d004:	mov	w8, w9
  46d008:	ldr	x10, [sp, #136]
  46d00c:	ldr	x11, [x10, #128]
  46d010:	add	x8, x11, x8
  46d014:	str	x8, [x10, #128]
  46d018:	ldr	x8, [sp, #208]
  46d01c:	str	x8, [x10, #56]
  46d020:	ldr	x8, [x10, #56]
  46d024:	ldr	x11, [sp, #208]
  46d028:	cmp	x8, x11
  46d02c:	b.eq	46d03c <ferror@plt+0x6b30c>  // b.none
  46d030:	ldr	w8, [sp, #200]
  46d034:	orr	w8, w8, #0x2
  46d038:	str	w8, [sp, #200]
  46d03c:	ldr	w0, [sp, #200]
  46d040:	bl	45defc <ferror@plt+0x5c1cc>
  46d044:	ldr	x8, [sp, #136]
  46d048:	ldr	x1, [x8, #56]
  46d04c:	ldr	x0, [sp, #128]
  46d050:	bl	45dad4 <ferror@plt+0x5bda4>
  46d054:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d058:	add	x8, x8, #0xae5
  46d05c:	str	x0, [sp, #24]
  46d060:	mov	x0, x8
  46d064:	ldr	x1, [sp, #24]
  46d068:	bl	401ca0 <printf@plt>
  46d06c:	b	46d250 <ferror@plt+0x6b520>
  46d070:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d074:	add	x0, x0, #0xb0e
  46d078:	bl	401ca0 <printf@plt>
  46d07c:	ldr	x8, [sp, #136]
  46d080:	ldr	x0, [x8, #128]
  46d084:	ldur	x1, [x29, #-192]
  46d088:	mov	w9, wzr
  46d08c:	mov	w2, w9
  46d090:	add	x3, sp, #0xbc
  46d094:	add	x4, sp, #0xb8
  46d098:	bl	44a2a0 <ferror@plt+0x48570>
  46d09c:	str	x0, [sp, #192]
  46d0a0:	ldr	w9, [sp, #188]
  46d0a4:	mov	w8, w9
  46d0a8:	ldr	x10, [sp, #136]
  46d0ac:	ldr	x11, [x10, #128]
  46d0b0:	add	x8, x11, x8
  46d0b4:	str	x8, [x10, #128]
  46d0b8:	ldr	x8, [sp, #192]
  46d0bc:	str	x8, [x10, #56]
  46d0c0:	ldr	x8, [x10, #56]
  46d0c4:	ldr	x11, [sp, #192]
  46d0c8:	cmp	x8, x11
  46d0cc:	b.eq	46d0dc <ferror@plt+0x6b3ac>  // b.none
  46d0d0:	ldr	w8, [sp, #184]
  46d0d4:	orr	w8, w8, #0x2
  46d0d8:	str	w8, [sp, #184]
  46d0dc:	ldr	w0, [sp, #184]
  46d0e0:	bl	45defc <ferror@plt+0x5c1cc>
  46d0e4:	ldr	x8, [sp, #136]
  46d0e8:	ldr	x1, [x8, #56]
  46d0ec:	ldr	x0, [sp, #128]
  46d0f0:	bl	45dad4 <ferror@plt+0x5bda4>
  46d0f4:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d0f8:	add	x8, x8, #0xb2b
  46d0fc:	str	x0, [sp, #16]
  46d100:	mov	x0, x8
  46d104:	ldr	x1, [sp, #16]
  46d108:	bl	401ca0 <printf@plt>
  46d10c:	ldr	x8, [sp, #136]
  46d110:	ldr	x0, [x8, #128]
  46d114:	ldur	x1, [x29, #-192]
  46d118:	mov	w9, wzr
  46d11c:	mov	w2, w9
  46d120:	add	x3, sp, #0xac
  46d124:	add	x4, sp, #0xa8
  46d128:	bl	44a2a0 <ferror@plt+0x48570>
  46d12c:	str	x0, [sp, #176]
  46d130:	ldr	w9, [sp, #172]
  46d134:	mov	w8, w9
  46d138:	ldr	x10, [sp, #136]
  46d13c:	ldr	x11, [x10, #128]
  46d140:	add	x8, x11, x8
  46d144:	str	x8, [x10, #128]
  46d148:	ldr	x8, [sp, #176]
  46d14c:	str	x8, [x10, #56]
  46d150:	ldr	x8, [x10, #56]
  46d154:	ldr	x11, [sp, #176]
  46d158:	cmp	x8, x11
  46d15c:	b.eq	46d16c <ferror@plt+0x6b43c>  // b.none
  46d160:	ldr	w8, [sp, #168]
  46d164:	orr	w8, w8, #0x2
  46d168:	str	w8, [sp, #168]
  46d16c:	ldr	w0, [sp, #168]
  46d170:	bl	45defc <ferror@plt+0x5c1cc>
  46d174:	ldr	x8, [sp, #136]
  46d178:	ldr	x1, [x8, #56]
  46d17c:	ldr	x0, [sp, #128]
  46d180:	bl	45dad4 <ferror@plt+0x5bda4>
  46d184:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d188:	add	x8, x8, #0xb2f
  46d18c:	str	x0, [sp, #8]
  46d190:	mov	x0, x8
  46d194:	ldr	x1, [sp, #8]
  46d198:	bl	401ca0 <printf@plt>
  46d19c:	ldr	x8, [sp, #136]
  46d1a0:	ldr	x0, [x8, #128]
  46d1a4:	ldur	x1, [x29, #-192]
  46d1a8:	mov	w9, wzr
  46d1ac:	mov	w2, w9
  46d1b0:	add	x3, sp, #0x9c
  46d1b4:	add	x4, sp, #0x98
  46d1b8:	bl	44a2a0 <ferror@plt+0x48570>
  46d1bc:	str	x0, [sp, #160]
  46d1c0:	ldr	w9, [sp, #156]
  46d1c4:	mov	w8, w9
  46d1c8:	ldr	x10, [sp, #136]
  46d1cc:	ldr	x11, [x10, #128]
  46d1d0:	add	x8, x11, x8
  46d1d4:	str	x8, [x10, #128]
  46d1d8:	ldr	x8, [sp, #160]
  46d1dc:	str	x8, [x10, #56]
  46d1e0:	ldr	x8, [x10, #56]
  46d1e4:	ldr	x11, [sp, #160]
  46d1e8:	cmp	x8, x11
  46d1ec:	b.eq	46d1fc <ferror@plt+0x6b4cc>  // b.none
  46d1f0:	ldr	w8, [sp, #152]
  46d1f4:	orr	w8, w8, #0x2
  46d1f8:	str	w8, [sp, #152]
  46d1fc:	ldr	w0, [sp, #152]
  46d200:	bl	45defc <ferror@plt+0x5c1cc>
  46d204:	ldr	x8, [sp, #136]
  46d208:	ldr	x1, [x8, #56]
  46d20c:	ldr	x0, [sp, #128]
  46d210:	bl	45dad4 <ferror@plt+0x5bda4>
  46d214:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d218:	add	x8, x8, #0xb33
  46d21c:	str	x0, [sp]
  46d220:	mov	x0, x8
  46d224:	ldr	x1, [sp]
  46d228:	bl	401ca0 <printf@plt>
  46d22c:	b	46d250 <ferror@plt+0x6b520>
  46d230:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d234:	add	x0, x0, #0xb39
  46d238:	bl	401cf0 <gettext@plt>
  46d23c:	ldur	w1, [x29, #-196]
  46d240:	bl	401ca0 <printf@plt>
  46d244:	ldur	x8, [x29, #-192]
  46d248:	ldr	x9, [sp, #136]
  46d24c:	str	x8, [x9, #128]
  46d250:	b	46cf18 <ferror@plt+0x6b1e8>
  46d254:	b	46d2f0 <ferror@plt+0x6b5c0>
  46d258:	ldr	x8, [sp, #136]
  46d25c:	ldr	x9, [x8, #96]
  46d260:	subs	x9, x9, #0x1
  46d264:	str	w9, [sp, #148]
  46d268:	ldurb	w9, [x29, #-33]
  46d26c:	cmp	w9, #0x80
  46d270:	b.lt	46d288 <ferror@plt+0x6b558>  // b.tstop
  46d274:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d278:	add	x0, x0, #0xb60
  46d27c:	bl	401cf0 <gettext@plt>
  46d280:	bl	401ca0 <printf@plt>
  46d284:	b	46d298 <ferror@plt+0x6b568>
  46d288:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d28c:	add	x0, x0, #0xb6f
  46d290:	bl	401cf0 <gettext@plt>
  46d294:	bl	401ca0 <printf@plt>
  46d298:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d29c:	add	x0, x0, #0xb79
  46d2a0:	bl	401cf0 <gettext@plt>
  46d2a4:	ldr	w1, [sp, #148]
  46d2a8:	bl	401ca0 <printf@plt>
  46d2ac:	ldr	w8, [sp, #148]
  46d2b0:	cbz	w8, 46d2e4 <ferror@plt+0x6b5b4>
  46d2b4:	ldr	x8, [sp, #136]
  46d2b8:	ldr	x9, [x8, #128]
  46d2bc:	add	x10, x9, #0x1
  46d2c0:	str	x10, [x8, #128]
  46d2c4:	ldrb	w1, [x9]
  46d2c8:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  46d2cc:	add	x0, x0, #0x3fa
  46d2d0:	bl	401ca0 <printf@plt>
  46d2d4:	ldr	w8, [sp, #148]
  46d2d8:	subs	w8, w8, #0x1
  46d2dc:	str	w8, [sp, #148]
  46d2e0:	b	46d2ac <ferror@plt+0x6b57c>
  46d2e4:	adrp	x0, 497000 <warn@@Base+0x25d44>
  46d2e8:	add	x0, x0, #0x1d
  46d2ec:	bl	401ca0 <printf@plt>
  46d2f0:	ldr	x8, [sp, #136]
  46d2f4:	ldr	x9, [x8, #96]
  46d2f8:	ldr	x10, [x8, #88]
  46d2fc:	add	x9, x9, x10
  46d300:	str	x9, [x8, #136]
  46d304:	ldr	x8, [sp, #136]
  46d308:	ldr	x0, [x8, #136]
  46d30c:	ldr	x28, [sp, #448]
  46d310:	ldp	x29, x30, [sp, #432]
  46d314:	add	sp, sp, #0x1d0
  46d318:	ret
  46d31c:	sub	sp, sp, #0x140
  46d320:	stp	x29, x30, [sp, #288]
  46d324:	str	x28, [sp, #304]
  46d328:	add	x29, sp, #0x120
  46d32c:	mov	w8, wzr
  46d330:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  46d334:	add	x9, x9, #0x2b3
  46d338:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  46d33c:	add	x10, x10, #0x2fb
  46d340:	adrp	x11, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46d344:	add	x11, x11, #0x578
  46d348:	stur	x0, [x29, #-8]
  46d34c:	stur	x1, [x29, #-16]
  46d350:	stur	w2, [x29, #-20]
  46d354:	ldur	x12, [x29, #-8]
  46d358:	ldr	x12, [x12, #32]
  46d35c:	stur	x12, [x29, #-64]
  46d360:	ldur	x12, [x29, #-64]
  46d364:	ldur	x13, [x29, #-8]
  46d368:	ldr	x13, [x13, #48]
  46d36c:	add	x12, x12, x13
  46d370:	stur	x12, [x29, #-72]
  46d374:	ldur	x0, [x29, #-16]
  46d378:	str	w8, [sp, #116]
  46d37c:	str	x9, [sp, #104]
  46d380:	str	x10, [sp, #96]
  46d384:	str	x11, [sp, #88]
  46d388:	bl	4664d4 <ferror@plt+0x647a4>
  46d38c:	ldur	x9, [x29, #-8]
  46d390:	mov	x0, x9
  46d394:	ldr	w1, [sp, #116]
  46d398:	bl	45d6a8 <ferror@plt+0x5b978>
  46d39c:	ldur	x8, [x29, #-64]
  46d3a0:	ldur	x9, [x29, #-72]
  46d3a4:	cmp	x8, x9
  46d3a8:	b.cs	46dcd8 <ferror@plt+0x6bfa8>  // b.hs, b.nlast
  46d3ac:	mov	w8, #0x4                   	// #4
  46d3b0:	stur	w8, [x29, #-100]
  46d3b4:	ldur	w8, [x29, #-100]
  46d3b8:	mov	w9, w8
  46d3bc:	mov	x10, #0x8                   	// #8
  46d3c0:	cmp	x10, x9
  46d3c4:	b.cs	46d3f8 <ferror@plt+0x6b6c8>  // b.hs, b.nlast
  46d3c8:	ldur	w8, [x29, #-100]
  46d3cc:	mov	w2, w8
  46d3d0:	ldr	x0, [sp, #104]
  46d3d4:	ldr	x1, [sp, #96]
  46d3d8:	bl	4018e0 <ngettext@plt>
  46d3dc:	ldur	w1, [x29, #-100]
  46d3e0:	mov	w8, #0x8                   	// #8
  46d3e4:	mov	w2, w8
  46d3e8:	str	w8, [sp, #84]
  46d3ec:	bl	4711a8 <error@@Base>
  46d3f0:	ldr	w8, [sp, #84]
  46d3f4:	stur	w8, [x29, #-100]
  46d3f8:	ldur	x8, [x29, #-64]
  46d3fc:	ldur	w9, [x29, #-100]
  46d400:	mov	w10, w9
  46d404:	add	x8, x8, x10
  46d408:	ldur	x10, [x29, #-72]
  46d40c:	cmp	x8, x10
  46d410:	b.cc	46d43c <ferror@plt+0x6b70c>  // b.lo, b.ul, b.last
  46d414:	ldur	x8, [x29, #-64]
  46d418:	ldur	x9, [x29, #-72]
  46d41c:	cmp	x8, x9
  46d420:	b.cs	46d438 <ferror@plt+0x6b708>  // b.hs, b.nlast
  46d424:	ldur	x8, [x29, #-72]
  46d428:	ldur	x9, [x29, #-64]
  46d42c:	subs	x8, x8, x9
  46d430:	stur	w8, [x29, #-100]
  46d434:	b	46d43c <ferror@plt+0x6b70c>
  46d438:	stur	wzr, [x29, #-100]
  46d43c:	ldur	w8, [x29, #-100]
  46d440:	cbz	w8, 46d450 <ferror@plt+0x6b720>
  46d444:	ldur	w8, [x29, #-100]
  46d448:	cmp	w8, #0x8
  46d44c:	b.ls	46d458 <ferror@plt+0x6b728>  // b.plast
  46d450:	stur	xzr, [x29, #-56]
  46d454:	b	46d470 <ferror@plt+0x6b740>
  46d458:	ldr	x8, [sp, #88]
  46d45c:	ldr	x9, [x8]
  46d460:	ldur	x0, [x29, #-64]
  46d464:	ldur	w1, [x29, #-100]
  46d468:	blr	x9
  46d46c:	stur	x0, [x29, #-56]
  46d470:	ldur	x8, [x29, #-64]
  46d474:	add	x8, x8, #0x4
  46d478:	stur	x8, [x29, #-64]
  46d47c:	ldur	x8, [x29, #-56]
  46d480:	mov	x9, #0xffffffff            	// #4294967295
  46d484:	cmp	x8, x9
  46d488:	b.ne	46d570 <ferror@plt+0x6b840>  // b.any
  46d48c:	mov	w8, #0x8                   	// #8
  46d490:	stur	w8, [x29, #-104]
  46d494:	ldur	w8, [x29, #-104]
  46d498:	mov	w9, w8
  46d49c:	mov	x10, #0x8                   	// #8
  46d4a0:	cmp	x10, x9
  46d4a4:	b.cs	46d4d8 <ferror@plt+0x6b7a8>  // b.hs, b.nlast
  46d4a8:	ldur	w8, [x29, #-104]
  46d4ac:	mov	w2, w8
  46d4b0:	ldr	x0, [sp, #104]
  46d4b4:	ldr	x1, [sp, #96]
  46d4b8:	bl	4018e0 <ngettext@plt>
  46d4bc:	ldur	w1, [x29, #-104]
  46d4c0:	mov	w8, #0x8                   	// #8
  46d4c4:	mov	w2, w8
  46d4c8:	str	w8, [sp, #80]
  46d4cc:	bl	4711a8 <error@@Base>
  46d4d0:	ldr	w8, [sp, #80]
  46d4d4:	stur	w8, [x29, #-104]
  46d4d8:	ldur	x8, [x29, #-64]
  46d4dc:	ldur	w9, [x29, #-104]
  46d4e0:	mov	w10, w9
  46d4e4:	add	x8, x8, x10
  46d4e8:	ldur	x10, [x29, #-72]
  46d4ec:	cmp	x8, x10
  46d4f0:	b.cc	46d51c <ferror@plt+0x6b7ec>  // b.lo, b.ul, b.last
  46d4f4:	ldur	x8, [x29, #-64]
  46d4f8:	ldur	x9, [x29, #-72]
  46d4fc:	cmp	x8, x9
  46d500:	b.cs	46d518 <ferror@plt+0x6b7e8>  // b.hs, b.nlast
  46d504:	ldur	x8, [x29, #-72]
  46d508:	ldur	x9, [x29, #-64]
  46d50c:	subs	x8, x8, x9
  46d510:	stur	w8, [x29, #-104]
  46d514:	b	46d51c <ferror@plt+0x6b7ec>
  46d518:	stur	wzr, [x29, #-104]
  46d51c:	ldur	w8, [x29, #-104]
  46d520:	cbz	w8, 46d530 <ferror@plt+0x6b800>
  46d524:	ldur	w8, [x29, #-104]
  46d528:	cmp	w8, #0x8
  46d52c:	b.ls	46d538 <ferror@plt+0x6b808>  // b.plast
  46d530:	stur	xzr, [x29, #-56]
  46d534:	b	46d550 <ferror@plt+0x6b820>
  46d538:	ldr	x8, [sp, #88]
  46d53c:	ldr	x9, [x8]
  46d540:	ldur	x0, [x29, #-64]
  46d544:	ldur	w1, [x29, #-104]
  46d548:	blr	x9
  46d54c:	stur	x0, [x29, #-56]
  46d550:	ldur	x8, [x29, #-64]
  46d554:	add	x8, x8, #0x8
  46d558:	stur	x8, [x29, #-64]
  46d55c:	mov	w8, #0x8                   	// #8
  46d560:	stur	w8, [x29, #-92]
  46d564:	mov	w8, #0xc                   	// #12
  46d568:	stur	w8, [x29, #-96]
  46d56c:	b	46d57c <ferror@plt+0x6b84c>
  46d570:	mov	w8, #0x4                   	// #4
  46d574:	stur	w8, [x29, #-92]
  46d578:	stur	w8, [x29, #-96]
  46d57c:	ldur	x8, [x29, #-64]
  46d580:	ldur	x9, [x29, #-8]
  46d584:	ldr	x9, [x9, #32]
  46d588:	subs	x8, x8, x9
  46d58c:	stur	x8, [x29, #-88]
  46d590:	ldur	x8, [x29, #-88]
  46d594:	ldur	x9, [x29, #-56]
  46d598:	add	x8, x8, x9
  46d59c:	ldur	x9, [x29, #-88]
  46d5a0:	cmp	x8, x9
  46d5a4:	b.cc	46d5c4 <ferror@plt+0x6b894>  // b.lo, b.ul, b.last
  46d5a8:	ldur	x8, [x29, #-88]
  46d5ac:	ldur	x9, [x29, #-56]
  46d5b0:	add	x8, x8, x9
  46d5b4:	ldur	x9, [x29, #-8]
  46d5b8:	ldr	x9, [x9, #48]
  46d5bc:	cmp	x8, x9
  46d5c0:	b.ls	46d62c <ferror@plt+0x6b8fc>  // b.plast
  46d5c4:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  46d5c8:	add	x0, x0, #0x973
  46d5cc:	bl	401cf0 <gettext@plt>
  46d5d0:	ldur	x8, [x29, #-8]
  46d5d4:	ldr	x1, [x8, #16]
  46d5d8:	ldur	x8, [x29, #-88]
  46d5dc:	ldur	w9, [x29, #-96]
  46d5e0:	mov	w10, w9
  46d5e4:	subs	x2, x8, x10
  46d5e8:	ldur	x8, [x29, #-56]
  46d5ec:	adrp	x10, 4a4000 <warn@@Base+0x32d44>
  46d5f0:	add	x10, x10, #0xe28
  46d5f4:	str	x0, [sp, #72]
  46d5f8:	mov	x0, x10
  46d5fc:	str	x1, [sp, #64]
  46d600:	mov	x1, x8
  46d604:	str	x2, [sp, #56]
  46d608:	bl	45dad4 <ferror@plt+0x5bda4>
  46d60c:	ldr	x1, [sp, #72]
  46d610:	str	x0, [sp, #48]
  46d614:	mov	x0, x1
  46d618:	ldr	x1, [sp, #64]
  46d61c:	ldr	x2, [sp, #56]
  46d620:	ldr	x3, [sp, #48]
  46d624:	bl	4712bc <warn@@Base>
  46d628:	b	46dcd8 <ferror@plt+0x6bfa8>
  46d62c:	ldur	x8, [x29, #-64]
  46d630:	stur	x8, [x29, #-80]
  46d634:	ldur	x8, [x29, #-56]
  46d638:	ldur	x9, [x29, #-64]
  46d63c:	add	x8, x9, x8
  46d640:	stur	x8, [x29, #-64]
  46d644:	mov	w8, #0x2                   	// #2
  46d648:	stur	w8, [x29, #-108]
  46d64c:	ldur	w8, [x29, #-108]
  46d650:	mov	w9, w8
  46d654:	mov	x10, #0x2                   	// #2
  46d658:	cmp	x10, x9
  46d65c:	b.cs	46d690 <ferror@plt+0x6b960>  // b.hs, b.nlast
  46d660:	ldur	w8, [x29, #-108]
  46d664:	mov	w2, w8
  46d668:	ldr	x0, [sp, #104]
  46d66c:	ldr	x1, [sp, #96]
  46d670:	bl	4018e0 <ngettext@plt>
  46d674:	ldur	w1, [x29, #-108]
  46d678:	mov	w8, #0x2                   	// #2
  46d67c:	mov	w2, w8
  46d680:	str	w8, [sp, #44]
  46d684:	bl	4711a8 <error@@Base>
  46d688:	ldr	w8, [sp, #44]
  46d68c:	stur	w8, [x29, #-108]
  46d690:	ldur	x8, [x29, #-80]
  46d694:	ldur	w9, [x29, #-108]
  46d698:	mov	w10, w9
  46d69c:	add	x8, x8, x10
  46d6a0:	ldur	x10, [x29, #-72]
  46d6a4:	cmp	x8, x10
  46d6a8:	b.cc	46d6d4 <ferror@plt+0x6b9a4>  // b.lo, b.ul, b.last
  46d6ac:	ldur	x8, [x29, #-80]
  46d6b0:	ldur	x9, [x29, #-72]
  46d6b4:	cmp	x8, x9
  46d6b8:	b.cs	46d6d0 <ferror@plt+0x6b9a0>  // b.hs, b.nlast
  46d6bc:	ldur	x8, [x29, #-72]
  46d6c0:	ldur	x9, [x29, #-80]
  46d6c4:	subs	x8, x8, x9
  46d6c8:	stur	w8, [x29, #-108]
  46d6cc:	b	46d6d4 <ferror@plt+0x6b9a4>
  46d6d0:	stur	wzr, [x29, #-108]
  46d6d4:	ldur	w8, [x29, #-108]
  46d6d8:	cbz	w8, 46d6e8 <ferror@plt+0x6b9b8>
  46d6dc:	ldur	w8, [x29, #-108]
  46d6e0:	cmp	w8, #0x8
  46d6e4:	b.ls	46d6f8 <ferror@plt+0x6b9c8>  // b.plast
  46d6e8:	sub	x8, x29, #0x38
  46d6ec:	mov	w9, #0x0                   	// #0
  46d6f0:	strh	w9, [x8, #8]
  46d6f4:	b	46d714 <ferror@plt+0x6b9e4>
  46d6f8:	ldr	x8, [sp, #88]
  46d6fc:	ldr	x9, [x8]
  46d700:	ldur	x0, [x29, #-80]
  46d704:	ldur	w1, [x29, #-108]
  46d708:	blr	x9
  46d70c:	sub	x8, x29, #0x38
  46d710:	strh	w0, [x8, #8]
  46d714:	ldur	x8, [x29, #-80]
  46d718:	add	x8, x8, #0x2
  46d71c:	stur	x8, [x29, #-80]
  46d720:	ldur	w8, [x29, #-92]
  46d724:	stur	w8, [x29, #-112]
  46d728:	ldur	w8, [x29, #-112]
  46d72c:	mov	w9, w8
  46d730:	mov	x10, #0x8                   	// #8
  46d734:	cmp	x10, x9
  46d738:	b.cs	46d76c <ferror@plt+0x6ba3c>  // b.hs, b.nlast
  46d73c:	ldur	w8, [x29, #-112]
  46d740:	mov	w2, w8
  46d744:	ldr	x0, [sp, #104]
  46d748:	ldr	x1, [sp, #96]
  46d74c:	bl	4018e0 <ngettext@plt>
  46d750:	ldur	w1, [x29, #-112]
  46d754:	mov	w8, #0x8                   	// #8
  46d758:	mov	w2, w8
  46d75c:	str	w8, [sp, #40]
  46d760:	bl	4711a8 <error@@Base>
  46d764:	ldr	w8, [sp, #40]
  46d768:	stur	w8, [x29, #-112]
  46d76c:	ldur	x8, [x29, #-80]
  46d770:	ldur	w9, [x29, #-112]
  46d774:	mov	w10, w9
  46d778:	add	x8, x8, x10
  46d77c:	ldur	x10, [x29, #-72]
  46d780:	cmp	x8, x10
  46d784:	b.cc	46d7b0 <ferror@plt+0x6ba80>  // b.lo, b.ul, b.last
  46d788:	ldur	x8, [x29, #-80]
  46d78c:	ldur	x9, [x29, #-72]
  46d790:	cmp	x8, x9
  46d794:	b.cs	46d7ac <ferror@plt+0x6ba7c>  // b.hs, b.nlast
  46d798:	ldur	x8, [x29, #-72]
  46d79c:	ldur	x9, [x29, #-80]
  46d7a0:	subs	x8, x8, x9
  46d7a4:	stur	w8, [x29, #-112]
  46d7a8:	b	46d7b0 <ferror@plt+0x6ba80>
  46d7ac:	stur	wzr, [x29, #-112]
  46d7b0:	ldur	w8, [x29, #-112]
  46d7b4:	cbz	w8, 46d7c4 <ferror@plt+0x6ba94>
  46d7b8:	ldur	w8, [x29, #-112]
  46d7bc:	cmp	w8, #0x8
  46d7c0:	b.ls	46d7cc <ferror@plt+0x6ba9c>  // b.plast
  46d7c4:	stur	xzr, [x29, #-40]
  46d7c8:	b	46d7e4 <ferror@plt+0x6bab4>
  46d7cc:	ldr	x8, [sp, #88]
  46d7d0:	ldr	x9, [x8]
  46d7d4:	ldur	x0, [x29, #-80]
  46d7d8:	ldur	w1, [x29, #-112]
  46d7dc:	blr	x9
  46d7e0:	stur	x0, [x29, #-40]
  46d7e4:	ldur	w8, [x29, #-92]
  46d7e8:	mov	w9, w8
  46d7ec:	ldur	x10, [x29, #-80]
  46d7f0:	add	x9, x10, x9
  46d7f4:	stur	x9, [x29, #-80]
  46d7f8:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46d7fc:	add	x8, x8, #0x9c0
  46d800:	ldr	w9, [x8]
  46d804:	mov	w10, #0xffffffff            	// #-1
  46d808:	cmp	w9, w10
  46d80c:	b.eq	46d850 <ferror@plt+0x6bb20>  // b.none
  46d810:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46d814:	add	x8, x8, #0x9c0
  46d818:	ldr	w9, [x8]
  46d81c:	cmp	w9, #0x0
  46d820:	cset	w9, ls  // ls = plast
  46d824:	tbnz	w9, #0, 46d850 <ferror@plt+0x6bb20>
  46d828:	ldur	x0, [x29, #-40]
  46d82c:	bl	4665f0 <ferror@plt+0x648c0>
  46d830:	cbnz	x0, 46d850 <ferror@plt+0x6bb20>
  46d834:	adrp	x0, 4a3000 <warn@@Base+0x31d44>
  46d838:	add	x0, x0, #0x621
  46d83c:	bl	401cf0 <gettext@plt>
  46d840:	ldur	x1, [x29, #-40]
  46d844:	ldur	x8, [x29, #-8]
  46d848:	ldr	x2, [x8, #16]
  46d84c:	bl	4712bc <warn@@Base>
  46d850:	ldur	w8, [x29, #-92]
  46d854:	stur	w8, [x29, #-116]
  46d858:	ldur	w8, [x29, #-116]
  46d85c:	mov	w9, w8
  46d860:	mov	x10, #0x8                   	// #8
  46d864:	cmp	x10, x9
  46d868:	b.cs	46d89c <ferror@plt+0x6bb6c>  // b.hs, b.nlast
  46d86c:	ldur	w8, [x29, #-116]
  46d870:	mov	w2, w8
  46d874:	ldr	x0, [sp, #104]
  46d878:	ldr	x1, [sp, #96]
  46d87c:	bl	4018e0 <ngettext@plt>
  46d880:	ldur	w1, [x29, #-116]
  46d884:	mov	w8, #0x8                   	// #8
  46d888:	mov	w2, w8
  46d88c:	str	w8, [sp, #36]
  46d890:	bl	4711a8 <error@@Base>
  46d894:	ldr	w8, [sp, #36]
  46d898:	stur	w8, [x29, #-116]
  46d89c:	ldur	x8, [x29, #-80]
  46d8a0:	ldur	w9, [x29, #-116]
  46d8a4:	mov	w10, w9
  46d8a8:	add	x8, x8, x10
  46d8ac:	ldur	x10, [x29, #-72]
  46d8b0:	cmp	x8, x10
  46d8b4:	b.cc	46d8e0 <ferror@plt+0x6bbb0>  // b.lo, b.ul, b.last
  46d8b8:	ldur	x8, [x29, #-80]
  46d8bc:	ldur	x9, [x29, #-72]
  46d8c0:	cmp	x8, x9
  46d8c4:	b.cs	46d8dc <ferror@plt+0x6bbac>  // b.hs, b.nlast
  46d8c8:	ldur	x8, [x29, #-72]
  46d8cc:	ldur	x9, [x29, #-80]
  46d8d0:	subs	x8, x8, x9
  46d8d4:	stur	w8, [x29, #-116]
  46d8d8:	b	46d8e0 <ferror@plt+0x6bbb0>
  46d8dc:	stur	wzr, [x29, #-116]
  46d8e0:	ldur	w8, [x29, #-116]
  46d8e4:	cbz	w8, 46d8f4 <ferror@plt+0x6bbc4>
  46d8e8:	ldur	w8, [x29, #-116]
  46d8ec:	cmp	w8, #0x8
  46d8f0:	b.ls	46d8fc <ferror@plt+0x6bbcc>  // b.plast
  46d8f4:	stur	xzr, [x29, #-32]
  46d8f8:	b	46d914 <ferror@plt+0x6bbe4>
  46d8fc:	ldr	x8, [sp, #88]
  46d900:	ldr	x9, [x8]
  46d904:	ldur	x0, [x29, #-80]
  46d908:	ldur	w1, [x29, #-116]
  46d90c:	blr	x9
  46d910:	stur	x0, [x29, #-32]
  46d914:	ldur	w8, [x29, #-92]
  46d918:	mov	w9, w8
  46d91c:	ldur	x10, [x29, #-80]
  46d920:	add	x9, x10, x9
  46d924:	stur	x9, [x29, #-80]
  46d928:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d92c:	add	x0, x0, #0xe2a
  46d930:	bl	401cf0 <gettext@plt>
  46d934:	ldur	x1, [x29, #-56]
  46d938:	bl	401ca0 <printf@plt>
  46d93c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d940:	add	x8, x8, #0xe56
  46d944:	mov	x0, x8
  46d948:	bl	401cf0 <gettext@plt>
  46d94c:	ldurh	w1, [x29, #-48]
  46d950:	bl	401ca0 <printf@plt>
  46d954:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d958:	add	x8, x8, #0xe81
  46d95c:	mov	x0, x8
  46d960:	bl	401cf0 <gettext@plt>
  46d964:	ldur	x1, [x29, #-40]
  46d968:	bl	401ca0 <printf@plt>
  46d96c:	adrp	x8, 4a4000 <warn@@Base+0x32d44>
  46d970:	add	x8, x8, #0xeaf
  46d974:	mov	x0, x8
  46d978:	bl	401cf0 <gettext@plt>
  46d97c:	ldur	x1, [x29, #-32]
  46d980:	bl	401ca0 <printf@plt>
  46d984:	ldurh	w9, [x29, #-48]
  46d988:	cmp	w9, #0x2
  46d98c:	b.eq	46d9d0 <ferror@plt+0x6bca0>  // b.none
  46d990:	ldurh	w8, [x29, #-48]
  46d994:	cmp	w8, #0x3
  46d998:	b.eq	46d9d0 <ferror@plt+0x6bca0>  // b.none
  46d99c:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46d9a0:	add	x8, x8, #0x480
  46d9a4:	ldr	w9, [x8]
  46d9a8:	cbnz	w9, 46d9cc <ferror@plt+0x6bc9c>
  46d9ac:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d9b0:	add	x0, x0, #0xedb
  46d9b4:	bl	401cf0 <gettext@plt>
  46d9b8:	bl	4712bc <warn@@Base>
  46d9bc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46d9c0:	add	x8, x8, #0x480
  46d9c4:	mov	w9, #0x1                   	// #1
  46d9c8:	str	w9, [x8]
  46d9cc:	b	46d39c <ferror@plt+0x6b66c>
  46d9d0:	ldur	w8, [x29, #-20]
  46d9d4:	cbz	w8, 46d9ec <ferror@plt+0x6bcbc>
  46d9d8:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d9dc:	add	x0, x0, #0xf10
  46d9e0:	bl	401cf0 <gettext@plt>
  46d9e4:	bl	401ca0 <printf@plt>
  46d9e8:	b	46d9fc <ferror@plt+0x6bccc>
  46d9ec:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46d9f0:	add	x0, x0, #0xf31
  46d9f4:	bl	401cf0 <gettext@plt>
  46d9f8:	bl	401ca0 <printf@plt>
  46d9fc:	ldur	w8, [x29, #-92]
  46da00:	stur	w8, [x29, #-140]
  46da04:	ldur	w8, [x29, #-140]
  46da08:	mov	w9, w8
  46da0c:	mov	x10, #0x8                   	// #8
  46da10:	cmp	x10, x9
  46da14:	b.cs	46da48 <ferror@plt+0x6bd18>  // b.hs, b.nlast
  46da18:	ldur	w8, [x29, #-140]
  46da1c:	mov	w2, w8
  46da20:	ldr	x0, [sp, #104]
  46da24:	ldr	x1, [sp, #96]
  46da28:	bl	4018e0 <ngettext@plt>
  46da2c:	ldur	w1, [x29, #-140]
  46da30:	mov	w8, #0x8                   	// #8
  46da34:	mov	w2, w8
  46da38:	str	w8, [sp, #32]
  46da3c:	bl	4711a8 <error@@Base>
  46da40:	ldr	w8, [sp, #32]
  46da44:	stur	w8, [x29, #-140]
  46da48:	ldur	x8, [x29, #-80]
  46da4c:	ldur	w9, [x29, #-140]
  46da50:	mov	w10, w9
  46da54:	add	x8, x8, x10
  46da58:	ldur	x10, [x29, #-72]
  46da5c:	cmp	x8, x10
  46da60:	b.cc	46da8c <ferror@plt+0x6bd5c>  // b.lo, b.ul, b.last
  46da64:	ldur	x8, [x29, #-80]
  46da68:	ldur	x9, [x29, #-72]
  46da6c:	cmp	x8, x9
  46da70:	b.cs	46da88 <ferror@plt+0x6bd58>  // b.hs, b.nlast
  46da74:	ldur	x8, [x29, #-72]
  46da78:	ldur	x9, [x29, #-80]
  46da7c:	subs	x8, x8, x9
  46da80:	stur	w8, [x29, #-140]
  46da84:	b	46da8c <ferror@plt+0x6bd5c>
  46da88:	stur	wzr, [x29, #-140]
  46da8c:	ldur	w8, [x29, #-140]
  46da90:	cbz	w8, 46daa0 <ferror@plt+0x6bd70>
  46da94:	ldur	w8, [x29, #-140]
  46da98:	cmp	w8, #0x8
  46da9c:	b.ls	46daa8 <ferror@plt+0x6bd78>  // b.plast
  46daa0:	stur	xzr, [x29, #-136]
  46daa4:	b	46dac0 <ferror@plt+0x6bd90>
  46daa8:	ldr	x8, [sp, #88]
  46daac:	ldr	x9, [x8]
  46dab0:	ldur	x0, [x29, #-80]
  46dab4:	ldur	w1, [x29, #-140]
  46dab8:	blr	x9
  46dabc:	stur	x0, [x29, #-136]
  46dac0:	ldur	x8, [x29, #-136]
  46dac4:	cbnz	x8, 46dacc <ferror@plt+0x6bd9c>
  46dac8:	b	46dcd4 <ferror@plt+0x6bfa4>
  46dacc:	ldur	w8, [x29, #-92]
  46dad0:	mov	w9, w8
  46dad4:	ldur	x10, [x29, #-80]
  46dad8:	add	x9, x10, x9
  46dadc:	stur	x9, [x29, #-80]
  46dae0:	ldur	x9, [x29, #-80]
  46dae4:	ldur	x10, [x29, #-72]
  46dae8:	cmp	x9, x10
  46daec:	b.cc	46daf4 <ferror@plt+0x6bdc4>  // b.lo, b.ul, b.last
  46daf0:	b	46dcd4 <ferror@plt+0x6bfa4>
  46daf4:	ldur	x8, [x29, #-72]
  46daf8:	ldur	x9, [x29, #-80]
  46dafc:	subs	x8, x8, x9
  46db00:	subs	x8, x8, #0x1
  46db04:	stur	x8, [x29, #-128]
  46db08:	ldur	w10, [x29, #-20]
  46db0c:	cbz	w10, 46dc84 <ferror@plt+0x6bf54>
  46db10:	mov	w8, #0x1                   	// #1
  46db14:	str	w8, [sp, #120]
  46db18:	ldr	w8, [sp, #120]
  46db1c:	mov	w9, w8
  46db20:	mov	x10, #0x4                   	// #4
  46db24:	cmp	x10, x9
  46db28:	b.cs	46db5c <ferror@plt+0x6be2c>  // b.hs, b.nlast
  46db2c:	ldr	w8, [sp, #120]
  46db30:	mov	w2, w8
  46db34:	ldr	x0, [sp, #104]
  46db38:	ldr	x1, [sp, #96]
  46db3c:	bl	4018e0 <ngettext@plt>
  46db40:	ldr	w1, [sp, #120]
  46db44:	mov	w8, #0x4                   	// #4
  46db48:	mov	w2, w8
  46db4c:	str	w8, [sp, #28]
  46db50:	bl	4711a8 <error@@Base>
  46db54:	ldr	w8, [sp, #28]
  46db58:	str	w8, [sp, #120]
  46db5c:	ldur	x8, [x29, #-80]
  46db60:	ldr	w9, [sp, #120]
  46db64:	mov	w10, w9
  46db68:	add	x8, x8, x10
  46db6c:	ldur	x10, [x29, #-72]
  46db70:	cmp	x8, x10
  46db74:	b.cc	46dba0 <ferror@plt+0x6be70>  // b.lo, b.ul, b.last
  46db78:	ldur	x8, [x29, #-80]
  46db7c:	ldur	x9, [x29, #-72]
  46db80:	cmp	x8, x9
  46db84:	b.cs	46db9c <ferror@plt+0x6be6c>  // b.hs, b.nlast
  46db88:	ldur	x8, [x29, #-72]
  46db8c:	ldur	x9, [x29, #-80]
  46db90:	subs	x8, x8, x9
  46db94:	str	w8, [sp, #120]
  46db98:	b	46dba0 <ferror@plt+0x6be70>
  46db9c:	str	wzr, [sp, #120]
  46dba0:	ldr	w8, [sp, #120]
  46dba4:	cbz	w8, 46dbb4 <ferror@plt+0x6be84>
  46dba8:	ldr	w8, [sp, #120]
  46dbac:	cmp	w8, #0x8
  46dbb0:	b.ls	46dbbc <ferror@plt+0x6be8c>  // b.plast
  46dbb4:	str	wzr, [sp, #144]
  46dbb8:	b	46dbd4 <ferror@plt+0x6bea4>
  46dbbc:	ldr	x8, [sp, #88]
  46dbc0:	ldr	x9, [x8]
  46dbc4:	ldur	x0, [x29, #-80]
  46dbc8:	ldr	w1, [sp, #120]
  46dbcc:	blr	x9
  46dbd0:	str	w0, [sp, #144]
  46dbd4:	ldur	x8, [x29, #-80]
  46dbd8:	add	x8, x8, #0x1
  46dbdc:	stur	x8, [x29, #-80]
  46dbe0:	ldur	x8, [x29, #-128]
  46dbe4:	subs	x8, x8, #0x1
  46dbe8:	stur	x8, [x29, #-128]
  46dbec:	ldr	w9, [sp, #144]
  46dbf0:	lsl	w9, w9, #24
  46dbf4:	str	w9, [sp, #144]
  46dbf8:	ldr	w9, [sp, #144]
  46dbfc:	lsr	w9, w9, #28
  46dc00:	and	w9, w9, #0x7
  46dc04:	str	w9, [sp, #140]
  46dc08:	ldr	w0, [sp, #140]
  46dc0c:	bl	46dcfc <ferror@plt+0x6bfcc>
  46dc10:	str	x0, [sp, #128]
  46dc14:	ldr	w9, [sp, #144]
  46dc18:	lsr	w9, w9, #31
  46dc1c:	and	w9, w9, #0x1
  46dc20:	str	w9, [sp, #124]
  46dc24:	ldur	x1, [x29, #-136]
  46dc28:	ldr	w9, [sp, #124]
  46dc2c:	str	x1, [sp, #16]
  46dc30:	cbz	w9, 46dc48 <ferror@plt+0x6bf18>
  46dc34:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  46dc38:	add	x0, x0, #0x105
  46dc3c:	bl	401cf0 <gettext@plt>
  46dc40:	str	x0, [sp, #8]
  46dc44:	b	46dc58 <ferror@plt+0x6bf28>
  46dc48:	adrp	x0, 484000 <warn@@Base+0x12d44>
  46dc4c:	add	x0, x0, #0x813
  46dc50:	bl	401cf0 <gettext@plt>
  46dc54:	str	x0, [sp, #8]
  46dc58:	ldr	x8, [sp, #8]
  46dc5c:	ldr	x3, [sp, #128]
  46dc60:	ldur	x9, [x29, #-128]
  46dc64:	ldur	x5, [x29, #-80]
  46dc68:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46dc6c:	add	x0, x0, #0xf43
  46dc70:	ldr	x1, [sp, #16]
  46dc74:	mov	x2, x8
  46dc78:	mov	w4, w9
  46dc7c:	bl	401ca0 <printf@plt>
  46dc80:	b	46dca0 <ferror@plt+0x6bf70>
  46dc84:	ldur	x1, [x29, #-136]
  46dc88:	ldur	x8, [x29, #-128]
  46dc8c:	ldur	x3, [x29, #-80]
  46dc90:	adrp	x0, 4a4000 <warn@@Base+0x32d44>
  46dc94:	add	x0, x0, #0xf5e
  46dc98:	mov	w2, w8
  46dc9c:	bl	401ca0 <printf@plt>
  46dca0:	ldur	x0, [x29, #-80]
  46dca4:	ldur	x1, [x29, #-128]
  46dca8:	bl	401940 <strnlen@plt>
  46dcac:	add	x8, x0, #0x1
  46dcb0:	ldur	x9, [x29, #-80]
  46dcb4:	add	x8, x9, x8
  46dcb8:	stur	x8, [x29, #-80]
  46dcbc:	ldur	x8, [x29, #-80]
  46dcc0:	ldur	x9, [x29, #-72]
  46dcc4:	cmp	x8, x9
  46dcc8:	b.cc	46dcd0 <ferror@plt+0x6bfa0>  // b.lo, b.ul, b.last
  46dccc:	b	46dcd4 <ferror@plt+0x6bfa4>
  46dcd0:	b	46d9fc <ferror@plt+0x6bccc>
  46dcd4:	b	46d39c <ferror@plt+0x6b66c>
  46dcd8:	adrp	x0, 49c000 <warn@@Base+0x2ad44>
  46dcdc:	add	x0, x0, #0xd8f
  46dce0:	bl	401ca0 <printf@plt>
  46dce4:	mov	w8, #0x1                   	// #1
  46dce8:	mov	w0, w8
  46dcec:	ldr	x28, [sp, #304]
  46dcf0:	ldp	x29, x30, [sp, #288]
  46dcf4:	add	sp, sp, #0x140
  46dcf8:	ret
  46dcfc:	sub	sp, sp, #0x20
  46dd00:	stp	x29, x30, [sp, #16]
  46dd04:	add	x29, sp, #0x10
  46dd08:	adrp	x8, 4a0000 <warn@@Base+0x2ed44>
  46dd0c:	add	x8, x8, #0x100
  46dd10:	stur	w0, [x29, #-4]
  46dd14:	ldur	w9, [x29, #-4]
  46dd18:	mov	w10, w9
  46dd1c:	mov	x11, #0x8                   	// #8
  46dd20:	mul	x10, x11, x10
  46dd24:	add	x8, x8, x10
  46dd28:	ldr	x0, [x8]
  46dd2c:	bl	401cf0 <gettext@plt>
  46dd30:	ldp	x29, x30, [sp, #16]
  46dd34:	add	sp, sp, #0x20
  46dd38:	ret
  46dd3c:	sub	sp, sp, #0xe0
  46dd40:	stp	x29, x30, [sp, #208]
  46dd44:	add	x29, sp, #0xd0
  46dd48:	adrp	x8, 4bc000 <warn@@Base+0x4ad44>
  46dd4c:	add	x8, x8, #0x400
  46dd50:	add	x8, x8, #0x1c0
  46dd54:	mov	x9, xzr
  46dd58:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  46dd5c:	add	x10, x10, #0x2b3
  46dd60:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  46dd64:	add	x11, x11, #0x2fb
  46dd68:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46dd6c:	add	x12, x12, #0x578
  46dd70:	stur	x0, [x29, #-16]
  46dd74:	stur	x1, [x29, #-24]
  46dd78:	stur	x2, [x29, #-32]
  46dd7c:	stur	x8, [x29, #-40]
  46dd80:	ldur	x8, [x29, #-32]
  46dd84:	str	x9, [x8]
  46dd88:	ldur	x8, [x29, #-40]
  46dd8c:	ldr	x8, [x8, #32]
  46dd90:	str	x10, [sp, #48]
  46dd94:	str	x11, [sp, #40]
  46dd98:	str	x12, [sp, #32]
  46dd9c:	cbz	x8, 46ddbc <ferror@plt+0x6c08c>
  46dda0:	ldur	x8, [x29, #-16]
  46dda4:	ldur	x9, [x29, #-40]
  46dda8:	ldr	x9, [x9, #48]
  46ddac:	cmp	x8, x9
  46ddb0:	b.cs	46ddbc <ferror@plt+0x6c08c>  // b.hs, b.nlast
  46ddb4:	ldur	x8, [x29, #-24]
  46ddb8:	cbnz	x8, 46ddc8 <ferror@plt+0x6c098>
  46ddbc:	mov	x8, xzr
  46ddc0:	stur	x8, [x29, #-8]
  46ddc4:	b	46e580 <ferror@plt+0x6c850>
  46ddc8:	ldur	x8, [x29, #-40]
  46ddcc:	ldr	x8, [x8, #32]
  46ddd0:	ldur	x9, [x29, #-16]
  46ddd4:	add	x8, x8, x9
  46ddd8:	stur	x8, [x29, #-48]
  46dddc:	ldur	x8, [x29, #-40]
  46dde0:	ldr	x8, [x8, #32]
  46dde4:	ldur	x9, [x29, #-40]
  46dde8:	ldr	x9, [x9, #48]
  46ddec:	add	x8, x8, x9
  46ddf0:	str	x8, [sp, #104]
  46ddf4:	mov	w8, #0x4                   	// #4
  46ddf8:	str	w8, [sp, #100]
  46ddfc:	ldr	w8, [sp, #100]
  46de00:	mov	w9, w8
  46de04:	mov	x10, #0x8                   	// #8
  46de08:	cmp	x10, x9
  46de0c:	b.cs	46de40 <ferror@plt+0x6c110>  // b.hs, b.nlast
  46de10:	ldr	w8, [sp, #100]
  46de14:	mov	w2, w8
  46de18:	ldr	x0, [sp, #48]
  46de1c:	ldr	x1, [sp, #40]
  46de20:	bl	4018e0 <ngettext@plt>
  46de24:	ldr	w1, [sp, #100]
  46de28:	mov	w8, #0x8                   	// #8
  46de2c:	mov	w2, w8
  46de30:	str	w8, [sp, #28]
  46de34:	bl	4711a8 <error@@Base>
  46de38:	ldr	w8, [sp, #28]
  46de3c:	str	w8, [sp, #100]
  46de40:	ldur	x8, [x29, #-48]
  46de44:	ldr	w9, [sp, #100]
  46de48:	mov	w10, w9
  46de4c:	add	x8, x8, x10
  46de50:	ldr	x10, [sp, #104]
  46de54:	cmp	x8, x10
  46de58:	b.cc	46de84 <ferror@plt+0x6c154>  // b.lo, b.ul, b.last
  46de5c:	ldur	x8, [x29, #-48]
  46de60:	ldr	x9, [sp, #104]
  46de64:	cmp	x8, x9
  46de68:	b.cs	46de80 <ferror@plt+0x6c150>  // b.hs, b.nlast
  46de6c:	ldr	x8, [sp, #104]
  46de70:	ldur	x9, [x29, #-48]
  46de74:	subs	x8, x8, x9
  46de78:	str	w8, [sp, #100]
  46de7c:	b	46de84 <ferror@plt+0x6c154>
  46de80:	str	wzr, [sp, #100]
  46de84:	ldr	w8, [sp, #100]
  46de88:	cbz	w8, 46de98 <ferror@plt+0x6c168>
  46de8c:	ldr	w8, [sp, #100]
  46de90:	cmp	w8, #0x8
  46de94:	b.ls	46dea0 <ferror@plt+0x6c170>  // b.plast
  46de98:	stur	xzr, [x29, #-88]
  46de9c:	b	46deb8 <ferror@plt+0x6c188>
  46dea0:	ldr	x8, [sp, #32]
  46dea4:	ldr	x9, [x8]
  46dea8:	ldur	x0, [x29, #-48]
  46deac:	ldr	w1, [sp, #100]
  46deb0:	blr	x9
  46deb4:	stur	x0, [x29, #-88]
  46deb8:	ldur	x8, [x29, #-48]
  46debc:	add	x8, x8, #0x4
  46dec0:	stur	x8, [x29, #-48]
  46dec4:	ldur	x8, [x29, #-88]
  46dec8:	mov	x9, #0xffffffff            	// #4294967295
  46decc:	cmp	x8, x9
  46ded0:	b.ne	46dfb8 <ferror@plt+0x6c288>  // b.any
  46ded4:	mov	w8, #0x8                   	// #8
  46ded8:	str	w8, [sp, #96]
  46dedc:	ldr	w8, [sp, #96]
  46dee0:	mov	w9, w8
  46dee4:	mov	x10, #0x8                   	// #8
  46dee8:	cmp	x10, x9
  46deec:	b.cs	46df20 <ferror@plt+0x6c1f0>  // b.hs, b.nlast
  46def0:	ldr	w8, [sp, #96]
  46def4:	mov	w2, w8
  46def8:	ldr	x0, [sp, #48]
  46defc:	ldr	x1, [sp, #40]
  46df00:	bl	4018e0 <ngettext@plt>
  46df04:	ldr	w1, [sp, #96]
  46df08:	mov	w8, #0x8                   	// #8
  46df0c:	mov	w2, w8
  46df10:	str	w8, [sp, #24]
  46df14:	bl	4711a8 <error@@Base>
  46df18:	ldr	w8, [sp, #24]
  46df1c:	str	w8, [sp, #96]
  46df20:	ldur	x8, [x29, #-48]
  46df24:	ldr	w9, [sp, #96]
  46df28:	mov	w10, w9
  46df2c:	add	x8, x8, x10
  46df30:	ldr	x10, [sp, #104]
  46df34:	cmp	x8, x10
  46df38:	b.cc	46df64 <ferror@plt+0x6c234>  // b.lo, b.ul, b.last
  46df3c:	ldur	x8, [x29, #-48]
  46df40:	ldr	x9, [sp, #104]
  46df44:	cmp	x8, x9
  46df48:	b.cs	46df60 <ferror@plt+0x6c230>  // b.hs, b.nlast
  46df4c:	ldr	x8, [sp, #104]
  46df50:	ldur	x9, [x29, #-48]
  46df54:	subs	x8, x8, x9
  46df58:	str	w8, [sp, #96]
  46df5c:	b	46df64 <ferror@plt+0x6c234>
  46df60:	str	wzr, [sp, #96]
  46df64:	ldr	w8, [sp, #96]
  46df68:	cbz	w8, 46df78 <ferror@plt+0x6c248>
  46df6c:	ldr	w8, [sp, #96]
  46df70:	cmp	w8, #0x8
  46df74:	b.ls	46df80 <ferror@plt+0x6c250>  // b.plast
  46df78:	stur	xzr, [x29, #-88]
  46df7c:	b	46df98 <ferror@plt+0x6c268>
  46df80:	ldr	x8, [sp, #32]
  46df84:	ldr	x9, [x8]
  46df88:	ldur	x0, [x29, #-48]
  46df8c:	ldr	w1, [sp, #96]
  46df90:	blr	x9
  46df94:	stur	x0, [x29, #-88]
  46df98:	ldur	x8, [x29, #-48]
  46df9c:	add	x8, x8, #0x8
  46dfa0:	stur	x8, [x29, #-48]
  46dfa4:	mov	w8, #0x8                   	// #8
  46dfa8:	stur	w8, [x29, #-68]
  46dfac:	mov	w8, #0xc                   	// #12
  46dfb0:	stur	w8, [x29, #-72]
  46dfb4:	b	46dfc4 <ferror@plt+0x6c294>
  46dfb8:	mov	w8, #0x4                   	// #4
  46dfbc:	stur	w8, [x29, #-68]
  46dfc0:	stur	w8, [x29, #-72]
  46dfc4:	ldur	x8, [x29, #-88]
  46dfc8:	ldur	w9, [x29, #-72]
  46dfcc:	mov	w10, w9
  46dfd0:	add	x8, x8, x10
  46dfd4:	ldur	x10, [x29, #-88]
  46dfd8:	cmp	x8, x10
  46dfdc:	b.cc	46e000 <ferror@plt+0x6c2d0>  // b.lo, b.ul, b.last
  46dfe0:	ldur	x8, [x29, #-88]
  46dfe4:	ldur	w9, [x29, #-72]
  46dfe8:	mov	w10, w9
  46dfec:	add	x8, x8, x10
  46dff0:	ldur	x10, [x29, #-40]
  46dff4:	ldr	x10, [x10, #48]
  46dff8:	cmp	x8, x10
  46dffc:	b.ls	46e00c <ferror@plt+0x6c2dc>  // b.plast
  46e000:	mov	x8, xzr
  46e004:	stur	x8, [x29, #-8]
  46e008:	b	46e580 <ferror@plt+0x6c850>
  46e00c:	mov	w8, #0x2                   	// #2
  46e010:	str	w8, [sp, #92]
  46e014:	ldr	w8, [sp, #92]
  46e018:	mov	w9, w8
  46e01c:	mov	x10, #0x4                   	// #4
  46e020:	cmp	x10, x9
  46e024:	b.cs	46e058 <ferror@plt+0x6c328>  // b.hs, b.nlast
  46e028:	ldr	w8, [sp, #92]
  46e02c:	mov	w2, w8
  46e030:	ldr	x0, [sp, #48]
  46e034:	ldr	x1, [sp, #40]
  46e038:	bl	4018e0 <ngettext@plt>
  46e03c:	ldr	w1, [sp, #92]
  46e040:	mov	w8, #0x4                   	// #4
  46e044:	mov	w2, w8
  46e048:	str	w8, [sp, #20]
  46e04c:	bl	4711a8 <error@@Base>
  46e050:	ldr	w8, [sp, #20]
  46e054:	str	w8, [sp, #92]
  46e058:	ldur	x8, [x29, #-48]
  46e05c:	ldr	w9, [sp, #92]
  46e060:	mov	w10, w9
  46e064:	add	x8, x8, x10
  46e068:	ldr	x10, [sp, #104]
  46e06c:	cmp	x8, x10
  46e070:	b.cc	46e09c <ferror@plt+0x6c36c>  // b.lo, b.ul, b.last
  46e074:	ldur	x8, [x29, #-48]
  46e078:	ldr	x9, [sp, #104]
  46e07c:	cmp	x8, x9
  46e080:	b.cs	46e098 <ferror@plt+0x6c368>  // b.hs, b.nlast
  46e084:	ldr	x8, [sp, #104]
  46e088:	ldur	x9, [x29, #-48]
  46e08c:	subs	x8, x8, x9
  46e090:	str	w8, [sp, #92]
  46e094:	b	46e09c <ferror@plt+0x6c36c>
  46e098:	str	wzr, [sp, #92]
  46e09c:	ldr	w8, [sp, #92]
  46e0a0:	cbz	w8, 46e0b0 <ferror@plt+0x6c380>
  46e0a4:	ldr	w8, [sp, #92]
  46e0a8:	cmp	w8, #0x8
  46e0ac:	b.ls	46e0b8 <ferror@plt+0x6c388>  // b.plast
  46e0b0:	stur	wzr, [x29, #-76]
  46e0b4:	b	46e0d0 <ferror@plt+0x6c3a0>
  46e0b8:	ldr	x8, [sp, #32]
  46e0bc:	ldr	x9, [x8]
  46e0c0:	ldur	x0, [x29, #-48]
  46e0c4:	ldr	w1, [sp, #92]
  46e0c8:	blr	x9
  46e0cc:	stur	w0, [x29, #-76]
  46e0d0:	ldur	x8, [x29, #-48]
  46e0d4:	add	x8, x8, #0x2
  46e0d8:	stur	x8, [x29, #-48]
  46e0dc:	ldur	w8, [x29, #-76]
  46e0e0:	cmp	w8, #0x2
  46e0e4:	b.eq	46e10c <ferror@plt+0x6c3dc>  // b.none
  46e0e8:	ldur	w8, [x29, #-76]
  46e0ec:	cmp	w8, #0x3
  46e0f0:	b.eq	46e10c <ferror@plt+0x6c3dc>  // b.none
  46e0f4:	ldur	w8, [x29, #-76]
  46e0f8:	cmp	w8, #0x4
  46e0fc:	b.eq	46e10c <ferror@plt+0x6c3dc>  // b.none
  46e100:	mov	x8, xzr
  46e104:	stur	x8, [x29, #-8]
  46e108:	b	46e580 <ferror@plt+0x6c850>
  46e10c:	ldur	w8, [x29, #-68]
  46e110:	add	w8, w8, #0x1
  46e114:	ldur	x9, [x29, #-48]
  46e118:	mov	w10, w8
  46e11c:	ubfx	x10, x10, #0, #32
  46e120:	add	x9, x9, x10
  46e124:	stur	x9, [x29, #-48]
  46e128:	ldur	w8, [x29, #-76]
  46e12c:	cmp	w8, #0x4
  46e130:	b.cc	46e140 <ferror@plt+0x6c410>  // b.lo, b.ul, b.last
  46e134:	ldur	x8, [x29, #-48]
  46e138:	add	x8, x8, #0x1
  46e13c:	stur	x8, [x29, #-48]
  46e140:	ldur	x8, [x29, #-48]
  46e144:	add	x8, x8, #0x3
  46e148:	stur	x8, [x29, #-48]
  46e14c:	mov	w8, #0x1                   	// #1
  46e150:	str	w8, [sp, #88]
  46e154:	ldr	w8, [sp, #88]
  46e158:	mov	w9, w8
  46e15c:	mov	x10, #0x4                   	// #4
  46e160:	cmp	x10, x9
  46e164:	b.cs	46e198 <ferror@plt+0x6c468>  // b.hs, b.nlast
  46e168:	ldr	w8, [sp, #88]
  46e16c:	mov	w2, w8
  46e170:	ldr	x0, [sp, #48]
  46e174:	ldr	x1, [sp, #40]
  46e178:	bl	4018e0 <ngettext@plt>
  46e17c:	ldr	w1, [sp, #88]
  46e180:	mov	w8, #0x4                   	// #4
  46e184:	mov	w2, w8
  46e188:	str	w8, [sp, #16]
  46e18c:	bl	4711a8 <error@@Base>
  46e190:	ldr	w8, [sp, #16]
  46e194:	str	w8, [sp, #88]
  46e198:	ldur	x8, [x29, #-48]
  46e19c:	ldr	w9, [sp, #88]
  46e1a0:	mov	w10, w9
  46e1a4:	add	x8, x8, x10
  46e1a8:	ldr	x10, [sp, #104]
  46e1ac:	cmp	x8, x10
  46e1b0:	b.cc	46e1dc <ferror@plt+0x6c4ac>  // b.lo, b.ul, b.last
  46e1b4:	ldur	x8, [x29, #-48]
  46e1b8:	ldr	x9, [sp, #104]
  46e1bc:	cmp	x8, x9
  46e1c0:	b.cs	46e1d8 <ferror@plt+0x6c4a8>  // b.hs, b.nlast
  46e1c4:	ldr	x8, [sp, #104]
  46e1c8:	ldur	x9, [x29, #-48]
  46e1cc:	subs	x8, x8, x9
  46e1d0:	str	w8, [sp, #88]
  46e1d4:	b	46e1dc <ferror@plt+0x6c4ac>
  46e1d8:	str	wzr, [sp, #88]
  46e1dc:	ldr	w8, [sp, #88]
  46e1e0:	cbz	w8, 46e1f0 <ferror@plt+0x6c4c0>
  46e1e4:	ldr	w8, [sp, #88]
  46e1e8:	cmp	w8, #0x8
  46e1ec:	b.ls	46e1f8 <ferror@plt+0x6c4c8>  // b.plast
  46e1f0:	stur	wzr, [x29, #-80]
  46e1f4:	b	46e210 <ferror@plt+0x6c4e0>
  46e1f8:	ldr	x8, [sp, #32]
  46e1fc:	ldr	x9, [x8]
  46e200:	ldur	x0, [x29, #-48]
  46e204:	ldr	w1, [sp, #88]
  46e208:	blr	x9
  46e20c:	stur	w0, [x29, #-80]
  46e210:	ldur	x8, [x29, #-48]
  46e214:	add	x8, x8, #0x1
  46e218:	stur	x8, [x29, #-48]
  46e21c:	ldur	w8, [x29, #-80]
  46e220:	cbnz	w8, 46e230 <ferror@plt+0x6c500>
  46e224:	mov	x8, xzr
  46e228:	stur	x8, [x29, #-8]
  46e22c:	b	46e580 <ferror@plt+0x6c850>
  46e230:	ldur	w8, [x29, #-80]
  46e234:	subs	w8, w8, #0x1
  46e238:	ldur	x9, [x29, #-48]
  46e23c:	mov	w10, w8
  46e240:	ubfx	x10, x10, #0, #32
  46e244:	add	x9, x9, x10
  46e248:	stur	x9, [x29, #-48]
  46e24c:	ldur	x9, [x29, #-48]
  46e250:	ldr	x10, [sp, #104]
  46e254:	cmp	x9, x10
  46e258:	b.cc	46e268 <ferror@plt+0x6c538>  // b.lo, b.ul, b.last
  46e25c:	mov	x8, xzr
  46e260:	stur	x8, [x29, #-8]
  46e264:	b	46e580 <ferror@plt+0x6c850>
  46e268:	ldur	x8, [x29, #-48]
  46e26c:	stur	x8, [x29, #-56]
  46e270:	ldur	x8, [x29, #-48]
  46e274:	ldrb	w9, [x8]
  46e278:	cbz	w9, 46e2c0 <ferror@plt+0x6c590>
  46e27c:	ldur	x0, [x29, #-48]
  46e280:	ldr	x8, [sp, #104]
  46e284:	ldur	x9, [x29, #-48]
  46e288:	subs	x1, x8, x9
  46e28c:	bl	401940 <strnlen@plt>
  46e290:	add	x8, x0, #0x1
  46e294:	ldur	x9, [x29, #-48]
  46e298:	add	x8, x9, x8
  46e29c:	stur	x8, [x29, #-48]
  46e2a0:	ldur	x8, [x29, #-48]
  46e2a4:	ldr	x9, [sp, #104]
  46e2a8:	cmp	x8, x9
  46e2ac:	b.cc	46e2bc <ferror@plt+0x6c58c>  // b.lo, b.ul, b.last
  46e2b0:	mov	x8, xzr
  46e2b4:	stur	x8, [x29, #-8]
  46e2b8:	b	46e580 <ferror@plt+0x6c850>
  46e2bc:	b	46e270 <ferror@plt+0x6c540>
  46e2c0:	ldur	x8, [x29, #-48]
  46e2c4:	add	x8, x8, #0x1
  46e2c8:	stur	x8, [x29, #-48]
  46e2cc:	ldur	x8, [x29, #-48]
  46e2d0:	ldr	x9, [sp, #104]
  46e2d4:	mov	w10, #0x0                   	// #0
  46e2d8:	cmp	x8, x9
  46e2dc:	str	w10, [sp, #12]
  46e2e0:	b.cs	46e308 <ferror@plt+0x6c5d8>  // b.hs, b.nlast
  46e2e4:	ldur	x8, [x29, #-48]
  46e2e8:	ldrb	w9, [x8]
  46e2ec:	mov	w10, #0x0                   	// #0
  46e2f0:	str	w10, [sp, #12]
  46e2f4:	cbz	w9, 46e308 <ferror@plt+0x6c5d8>
  46e2f8:	ldur	x8, [x29, #-24]
  46e2fc:	cmp	x8, #0x1
  46e300:	cset	w9, hi  // hi = pmore
  46e304:	str	w9, [sp, #12]
  46e308:	ldr	w8, [sp, #12]
  46e30c:	tbnz	w8, #0, 46e314 <ferror@plt+0x6c5e4>
  46e310:	b	46e3e4 <ferror@plt+0x6c6b4>
  46e314:	ldur	x0, [x29, #-48]
  46e318:	ldr	x8, [sp, #104]
  46e31c:	ldur	x9, [x29, #-48]
  46e320:	subs	x1, x8, x9
  46e324:	bl	401940 <strnlen@plt>
  46e328:	add	x8, x0, #0x1
  46e32c:	ldur	x9, [x29, #-48]
  46e330:	add	x8, x9, x8
  46e334:	stur	x8, [x29, #-48]
  46e338:	ldur	x0, [x29, #-48]
  46e33c:	ldr	x1, [sp, #104]
  46e340:	mov	w8, wzr
  46e344:	mov	w2, w8
  46e348:	add	x3, sp, #0x54
  46e34c:	mov	x9, xzr
  46e350:	mov	x4, x9
  46e354:	bl	44a2a0 <ferror@plt+0x48570>
  46e358:	ldr	w8, [sp, #84]
  46e35c:	mov	w9, w8
  46e360:	ldur	x10, [x29, #-48]
  46e364:	add	x9, x10, x9
  46e368:	stur	x9, [x29, #-48]
  46e36c:	ldur	x0, [x29, #-48]
  46e370:	ldr	x1, [sp, #104]
  46e374:	mov	w8, wzr
  46e378:	mov	w2, w8
  46e37c:	add	x3, sp, #0x50
  46e380:	mov	x9, xzr
  46e384:	mov	x4, x9
  46e388:	bl	44a2a0 <ferror@plt+0x48570>
  46e38c:	ldr	w8, [sp, #80]
  46e390:	mov	w9, w8
  46e394:	ldur	x10, [x29, #-48]
  46e398:	add	x9, x10, x9
  46e39c:	stur	x9, [x29, #-48]
  46e3a0:	ldur	x0, [x29, #-48]
  46e3a4:	ldr	x1, [sp, #104]
  46e3a8:	mov	w8, wzr
  46e3ac:	mov	w2, w8
  46e3b0:	add	x3, sp, #0x4c
  46e3b4:	mov	x9, xzr
  46e3b8:	mov	x4, x9
  46e3bc:	bl	44a2a0 <ferror@plt+0x48570>
  46e3c0:	ldr	w8, [sp, #76]
  46e3c4:	mov	w9, w8
  46e3c8:	ldur	x10, [x29, #-48]
  46e3cc:	add	x9, x10, x9
  46e3d0:	stur	x9, [x29, #-48]
  46e3d4:	ldur	x8, [x29, #-24]
  46e3d8:	subs	x8, x8, #0x1
  46e3dc:	stur	x8, [x29, #-24]
  46e3e0:	b	46e2cc <ferror@plt+0x6c59c>
  46e3e4:	ldur	x8, [x29, #-48]
  46e3e8:	ldr	x9, [sp, #104]
  46e3ec:	cmp	x8, x9
  46e3f0:	b.cs	46e400 <ferror@plt+0x6c6d0>  // b.hs, b.nlast
  46e3f4:	ldur	x8, [x29, #-48]
  46e3f8:	ldrb	w9, [x8]
  46e3fc:	cbnz	w9, 46e40c <ferror@plt+0x6c6dc>
  46e400:	mov	x8, xzr
  46e404:	stur	x8, [x29, #-8]
  46e408:	b	46e580 <ferror@plt+0x6c850>
  46e40c:	ldur	x8, [x29, #-48]
  46e410:	stur	x8, [x29, #-64]
  46e414:	ldur	x0, [x29, #-48]
  46e418:	ldr	x8, [sp, #104]
  46e41c:	ldur	x9, [x29, #-48]
  46e420:	subs	x1, x8, x9
  46e424:	bl	401940 <strnlen@plt>
  46e428:	add	x8, x0, #0x1
  46e42c:	ldur	x9, [x29, #-48]
  46e430:	add	x8, x9, x8
  46e434:	stur	x8, [x29, #-48]
  46e438:	ldur	x8, [x29, #-48]
  46e43c:	ldr	x9, [sp, #104]
  46e440:	cmp	x8, x9
  46e444:	b.cc	46e454 <ferror@plt+0x6c724>  // b.lo, b.ul, b.last
  46e448:	mov	x8, xzr
  46e44c:	stur	x8, [x29, #-8]
  46e450:	b	46e580 <ferror@plt+0x6c850>
  46e454:	ldur	x0, [x29, #-48]
  46e458:	ldr	x1, [sp, #104]
  46e45c:	mov	w8, wzr
  46e460:	mov	w2, w8
  46e464:	add	x3, sp, #0x3c
  46e468:	add	x4, sp, #0x38
  46e46c:	bl	44a2a0 <ferror@plt+0x48570>
  46e470:	str	x0, [sp, #64]
  46e474:	ldr	w8, [sp, #60]
  46e478:	mov	w9, w8
  46e47c:	ldur	x10, [x29, #-48]
  46e480:	add	x9, x10, x9
  46e484:	stur	x9, [x29, #-48]
  46e488:	ldr	x9, [sp, #64]
  46e48c:	stur	x9, [x29, #-96]
  46e490:	ldur	x9, [x29, #-96]
  46e494:	ldr	x10, [sp, #64]
  46e498:	cmp	x9, x10
  46e49c:	b.eq	46e4ac <ferror@plt+0x6c77c>  // b.none
  46e4a0:	ldr	w8, [sp, #56]
  46e4a4:	orr	w8, w8, #0x2
  46e4a8:	str	w8, [sp, #56]
  46e4ac:	ldr	w0, [sp, #56]
  46e4b0:	bl	45defc <ferror@plt+0x5c1cc>
  46e4b4:	ldur	x8, [x29, #-96]
  46e4b8:	cbnz	x8, 46e4c8 <ferror@plt+0x6c798>
  46e4bc:	ldur	x8, [x29, #-64]
  46e4c0:	stur	x8, [x29, #-8]
  46e4c4:	b	46e580 <ferror@plt+0x6c850>
  46e4c8:	ldur	x8, [x29, #-56]
  46e4cc:	ldr	x9, [sp, #104]
  46e4d0:	mov	w10, #0x0                   	// #0
  46e4d4:	cmp	x8, x9
  46e4d8:	str	w10, [sp, #8]
  46e4dc:	b.cs	46e504 <ferror@plt+0x6c7d4>  // b.hs, b.nlast
  46e4e0:	ldur	x8, [x29, #-56]
  46e4e4:	ldrb	w9, [x8]
  46e4e8:	mov	w10, #0x0                   	// #0
  46e4ec:	str	w10, [sp, #8]
  46e4f0:	cbz	w9, 46e504 <ferror@plt+0x6c7d4>
  46e4f4:	ldur	x8, [x29, #-96]
  46e4f8:	cmp	x8, #0x1
  46e4fc:	cset	w9, hi  // hi = pmore
  46e500:	str	w9, [sp, #8]
  46e504:	ldr	w8, [sp, #8]
  46e508:	tbnz	w8, #0, 46e510 <ferror@plt+0x6c7e0>
  46e50c:	b	46e544 <ferror@plt+0x6c814>
  46e510:	ldur	x0, [x29, #-56]
  46e514:	ldr	x8, [sp, #104]
  46e518:	ldur	x9, [x29, #-56]
  46e51c:	subs	x1, x8, x9
  46e520:	bl	401940 <strnlen@plt>
  46e524:	add	x8, x0, #0x1
  46e528:	ldur	x9, [x29, #-56]
  46e52c:	add	x8, x9, x8
  46e530:	stur	x8, [x29, #-56]
  46e534:	ldur	x8, [x29, #-96]
  46e538:	subs	x8, x8, #0x1
  46e53c:	stur	x8, [x29, #-96]
  46e540:	b	46e4c8 <ferror@plt+0x6c798>
  46e544:	ldur	x8, [x29, #-56]
  46e548:	ldr	x9, [sp, #104]
  46e54c:	cmp	x8, x9
  46e550:	b.cs	46e560 <ferror@plt+0x6c830>  // b.hs, b.nlast
  46e554:	ldur	x8, [x29, #-56]
  46e558:	ldrb	w9, [x8]
  46e55c:	cbnz	w9, 46e56c <ferror@plt+0x6c83c>
  46e560:	mov	x8, xzr
  46e564:	stur	x8, [x29, #-8]
  46e568:	b	46e580 <ferror@plt+0x6c850>
  46e56c:	ldur	x8, [x29, #-56]
  46e570:	ldur	x9, [x29, #-32]
  46e574:	str	x8, [x9]
  46e578:	ldur	x8, [x29, #-64]
  46e57c:	stur	x8, [x29, #-8]
  46e580:	ldur	x0, [x29, #-8]
  46e584:	ldp	x29, x30, [sp, #208]
  46e588:	add	sp, sp, #0xe0
  46e58c:	ret
  46e590:	sub	sp, sp, #0x30
  46e594:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46e598:	add	x8, x8, #0x488
  46e59c:	str	x0, [sp, #32]
  46e5a0:	str	x1, [sp, #24]
  46e5a4:	ldr	x9, [x8]
  46e5a8:	ldr	x10, [sp, #32]
  46e5ac:	ldr	w11, [x10]
  46e5b0:	mov	w10, w11
  46e5b4:	ldr	x9, [x9, x10, lsl #3]
  46e5b8:	str	x9, [sp, #16]
  46e5bc:	ldr	x8, [x8]
  46e5c0:	ldr	x9, [sp, #24]
  46e5c4:	ldr	w11, [x9]
  46e5c8:	mov	w9, w11
  46e5cc:	ldr	x8, [x8, x9, lsl #3]
  46e5d0:	str	x8, [sp, #8]
  46e5d4:	ldr	x8, [sp, #16]
  46e5d8:	ldr	x9, [sp, #8]
  46e5dc:	cmp	x8, x9
  46e5e0:	cset	w11, hi  // hi = pmore
  46e5e4:	and	w11, w11, #0x1
  46e5e8:	ldr	x8, [sp, #8]
  46e5ec:	ldr	x9, [sp, #16]
  46e5f0:	cmp	x8, x9
  46e5f4:	cset	w12, hi  // hi = pmore
  46e5f8:	and	w12, w12, #0x1
  46e5fc:	subs	w11, w11, w12
  46e600:	str	w11, [sp, #4]
  46e604:	ldr	w11, [sp, #4]
  46e608:	cbz	w11, 46e618 <ferror@plt+0x6c8e8>
  46e60c:	ldr	w8, [sp, #4]
  46e610:	str	w8, [sp, #44]
  46e614:	b	46e688 <ferror@plt+0x6c958>
  46e618:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46e61c:	add	x8, x8, #0x490
  46e620:	ldr	x9, [x8]
  46e624:	ldr	x10, [sp, #32]
  46e628:	ldr	w11, [x10]
  46e62c:	mov	w10, w11
  46e630:	ldr	x9, [x9, x10, lsl #3]
  46e634:	str	x9, [sp, #16]
  46e638:	ldr	x8, [x8]
  46e63c:	ldr	x9, [sp, #24]
  46e640:	ldr	w11, [x9]
  46e644:	mov	w9, w11
  46e648:	ldr	x8, [x8, x9, lsl #3]
  46e64c:	str	x8, [sp, #8]
  46e650:	ldr	x8, [sp, #16]
  46e654:	ldr	x9, [sp, #8]
  46e658:	cmp	x8, x9
  46e65c:	cset	w11, hi  // hi = pmore
  46e660:	and	w11, w11, #0x1
  46e664:	ldr	x8, [sp, #8]
  46e668:	ldr	x9, [sp, #16]
  46e66c:	cmp	x8, x9
  46e670:	cset	w12, hi  // hi = pmore
  46e674:	and	w12, w12, #0x1
  46e678:	subs	w11, w11, w12
  46e67c:	str	w11, [sp, #4]
  46e680:	ldr	w11, [sp, #4]
  46e684:	str	w11, [sp, #44]
  46e688:	ldr	w0, [sp, #44]
  46e68c:	add	sp, sp, #0x30
  46e690:	ret
  46e694:	sub	sp, sp, #0x90
  46e698:	stp	x29, x30, [sp, #128]
  46e69c:	add	x29, sp, #0x80
  46e6a0:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46e6a4:	add	x8, x8, #0x9b8
  46e6a8:	stur	x0, [x29, #-8]
  46e6ac:	stur	x1, [x29, #-16]
  46e6b0:	stur	w2, [x29, #-20]
  46e6b4:	stur	x3, [x29, #-32]
  46e6b8:	ldur	x9, [x29, #-16]
  46e6bc:	ldr	x9, [x9]
  46e6c0:	stur	x9, [x29, #-40]
  46e6c4:	ldur	x9, [x29, #-8]
  46e6c8:	ldr	x9, [x9, #32]
  46e6cc:	ldur	x10, [x29, #-8]
  46e6d0:	ldr	x10, [x10, #48]
  46e6d4:	add	x9, x9, x10
  46e6d8:	stur	x9, [x29, #-48]
  46e6dc:	ldr	x8, [x8]
  46e6e0:	ldur	w11, [x29, #-20]
  46e6e4:	mov	w9, w11
  46e6e8:	mov	x10, #0x68                  	// #104
  46e6ec:	mul	x9, x10, x9
  46e6f0:	ldr	w11, [x8, x9]
  46e6f4:	stur	w11, [x29, #-52]
  46e6f8:	ldur	x8, [x29, #-32]
  46e6fc:	ldur	x9, [x29, #-48]
  46e700:	cmp	x8, x9
  46e704:	b.cs	46e710 <ferror@plt+0x6c9e0>  // b.hs, b.nlast
  46e708:	ldur	x8, [x29, #-32]
  46e70c:	stur	x8, [x29, #-48]
  46e710:	mov	w0, #0xa                   	// #10
  46e714:	bl	401cd0 <putchar@plt>
  46e718:	ldur	x8, [x29, #-40]
  46e71c:	ldur	x9, [x29, #-48]
  46e720:	cmp	x8, x9
  46e724:	b.cs	46e860 <ferror@plt+0x6cb30>  // b.hs, b.nlast
  46e728:	ldur	x8, [x29, #-40]
  46e72c:	ldur	x9, [x29, #-8]
  46e730:	ldr	x9, [x9, #32]
  46e734:	subs	x8, x8, x9
  46e738:	str	x8, [sp, #64]
  46e73c:	ldur	x0, [x29, #-40]
  46e740:	ldur	x1, [x29, #-48]
  46e744:	mov	w8, wzr
  46e748:	mov	w2, w8
  46e74c:	add	x3, sp, #0x24
  46e750:	add	x4, sp, #0x20
  46e754:	bl	44a2a0 <ferror@plt+0x48570>
  46e758:	str	x0, [sp, #40]
  46e75c:	ldr	w8, [sp, #36]
  46e760:	mov	w9, w8
  46e764:	ldur	x10, [x29, #-40]
  46e768:	add	x9, x10, x9
  46e76c:	stur	x9, [x29, #-40]
  46e770:	ldr	x9, [sp, #40]
  46e774:	str	x9, [sp, #56]
  46e778:	ldr	x9, [sp, #56]
  46e77c:	ldr	x10, [sp, #40]
  46e780:	cmp	x9, x10
  46e784:	b.eq	46e794 <ferror@plt+0x6ca64>  // b.none
  46e788:	ldr	w8, [sp, #32]
  46e78c:	orr	w8, w8, #0x2
  46e790:	str	w8, [sp, #32]
  46e794:	ldr	w0, [sp, #32]
  46e798:	bl	45defc <ferror@plt+0x5c1cc>
  46e79c:	ldur	x8, [x29, #-40]
  46e7a0:	ldur	x9, [x29, #-48]
  46e7a4:	cmp	x8, x9
  46e7a8:	b.ne	46e7b0 <ferror@plt+0x6ca80>  // b.any
  46e7ac:	b	46e860 <ferror@plt+0x6cb30>
  46e7b0:	ldur	x0, [x29, #-40]
  46e7b4:	ldur	x1, [x29, #-48]
  46e7b8:	mov	w8, wzr
  46e7bc:	mov	w2, w8
  46e7c0:	add	x3, sp, #0x14
  46e7c4:	add	x4, sp, #0x10
  46e7c8:	bl	44a2a0 <ferror@plt+0x48570>
  46e7cc:	str	x0, [sp, #24]
  46e7d0:	ldr	w8, [sp, #20]
  46e7d4:	mov	w9, w8
  46e7d8:	ldur	x10, [x29, #-40]
  46e7dc:	add	x9, x10, x9
  46e7e0:	stur	x9, [x29, #-40]
  46e7e4:	ldr	x9, [sp, #24]
  46e7e8:	str	x9, [sp, #48]
  46e7ec:	ldr	x9, [sp, #48]
  46e7f0:	ldr	x10, [sp, #24]
  46e7f4:	cmp	x9, x10
  46e7f8:	b.eq	46e808 <ferror@plt+0x6cad8>  // b.none
  46e7fc:	ldr	w8, [sp, #16]
  46e800:	orr	w8, w8, #0x2
  46e804:	str	w8, [sp, #16]
  46e808:	ldr	w0, [sp, #16]
  46e80c:	bl	45defc <ferror@plt+0x5c1cc>
  46e810:	ldr	x1, [sp, #64]
  46e814:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46e818:	add	x0, x0, #0x78d
  46e81c:	bl	401ca0 <printf@plt>
  46e820:	ldr	x8, [sp, #56]
  46e824:	ldur	w1, [x29, #-52]
  46e828:	mov	x0, x8
  46e82c:	mov	w9, #0x1                   	// #1
  46e830:	mov	w2, w9
  46e834:	str	w9, [sp, #12]
  46e838:	bl	4704e8 <ferror@plt+0x6e7b8>
  46e83c:	ldr	x0, [sp, #48]
  46e840:	ldur	w1, [x29, #-52]
  46e844:	ldr	w2, [sp, #12]
  46e848:	bl	4704e8 <ferror@plt+0x6e7b8>
  46e84c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46e850:	add	x0, x0, #0x799
  46e854:	bl	401cf0 <gettext@plt>
  46e858:	bl	401ca0 <printf@plt>
  46e85c:	b	46e718 <ferror@plt+0x6c9e8>
  46e860:	mov	w0, #0xa                   	// #10
  46e864:	bl	401cd0 <putchar@plt>
  46e868:	ldur	x8, [x29, #-40]
  46e86c:	ldur	x9, [x29, #-16]
  46e870:	str	x8, [x9]
  46e874:	ldp	x29, x30, [sp, #128]
  46e878:	add	sp, sp, #0x90
  46e87c:	ret
  46e880:	sub	sp, sp, #0x160
  46e884:	stp	x29, x30, [sp, #320]
  46e888:	str	x28, [sp, #336]
  46e88c:	add	x29, sp, #0x140
  46e890:	adrp	x8, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46e894:	add	x8, x8, #0x9c0
  46e898:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46e89c:	add	x9, x9, #0x9b8
  46e8a0:	adrp	x10, 4a1000 <warn@@Base+0x2fd44>
  46e8a4:	add	x10, x10, #0x2b3
  46e8a8:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  46e8ac:	add	x11, x11, #0x2fb
  46e8b0:	adrp	x12, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46e8b4:	add	x12, x12, #0x578
  46e8b8:	adrp	x13, 4a5000 <warn@@Base+0x33d44>
  46e8bc:	add	x13, x13, #0x8f7
  46e8c0:	adrp	x14, 4a5000 <warn@@Base+0x33d44>
  46e8c4:	add	x14, x14, #0x86f
  46e8c8:	stur	x0, [x29, #-8]
  46e8cc:	stur	x1, [x29, #-16]
  46e8d0:	stur	w2, [x29, #-20]
  46e8d4:	stur	x3, [x29, #-32]
  46e8d8:	stur	x4, [x29, #-40]
  46e8dc:	stur	w5, [x29, #-44]
  46e8e0:	ldur	x15, [x29, #-16]
  46e8e4:	ldr	x15, [x15]
  46e8e8:	stur	x15, [x29, #-56]
  46e8ec:	ldur	x15, [x29, #-40]
  46e8f0:	ldr	x15, [x15]
  46e8f4:	stur	x15, [x29, #-64]
  46e8f8:	ldur	x15, [x29, #-8]
  46e8fc:	ldr	x15, [x15, #32]
  46e900:	ldur	x16, [x29, #-8]
  46e904:	ldr	x16, [x16, #48]
  46e908:	add	x15, x15, x16
  46e90c:	stur	x15, [x29, #-72]
  46e910:	ldur	w17, [x29, #-20]
  46e914:	ldr	w18, [x8]
  46e918:	cmp	w17, w18
  46e91c:	str	x9, [sp, #72]
  46e920:	str	x10, [sp, #64]
  46e924:	str	x11, [sp, #56]
  46e928:	str	x12, [sp, #48]
  46e92c:	str	x13, [sp, #40]
  46e930:	str	x14, [sp, #32]
  46e934:	b.cc	46e950 <ferror@plt+0x6cc20>  // b.lo, b.ul, b.last
  46e938:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46e93c:	add	x0, x0, #0x808
  46e940:	bl	401cf0 <gettext@plt>
  46e944:	ldur	w1, [x29, #-20]
  46e948:	bl	4712bc <warn@@Base>
  46e94c:	b	46f350 <ferror@plt+0x6d620>
  46e950:	ldr	x8, [sp, #72]
  46e954:	ldr	x9, [x8]
  46e958:	ldur	w10, [x29, #-20]
  46e95c:	mov	w11, w10
  46e960:	mov	x12, #0x68                  	// #104
  46e964:	mul	x11, x12, x11
  46e968:	add	x9, x9, x11
  46e96c:	ldr	x9, [x9, #16]
  46e970:	stur	x9, [x29, #-80]
  46e974:	ldr	x9, [x8]
  46e978:	ldur	w10, [x29, #-20]
  46e97c:	mov	w11, w10
  46e980:	mul	x11, x12, x11
  46e984:	ldr	w10, [x9, x11]
  46e988:	stur	w10, [x29, #-84]
  46e98c:	ldr	x9, [x8]
  46e990:	ldur	w10, [x29, #-20]
  46e994:	mov	w11, w10
  46e998:	mul	x11, x12, x11
  46e99c:	add	x9, x9, x11
  46e9a0:	ldr	w10, [x9, #4]
  46e9a4:	stur	w10, [x29, #-88]
  46e9a8:	ldr	x9, [x8]
  46e9ac:	ldur	w10, [x29, #-20]
  46e9b0:	mov	w11, w10
  46e9b4:	mul	x11, x12, x11
  46e9b8:	add	x9, x9, x11
  46e9bc:	ldr	w10, [x9, #8]
  46e9c0:	stur	w10, [x29, #-92]
  46e9c4:	ldur	w10, [x29, #-84]
  46e9c8:	cmp	w10, #0x2
  46e9cc:	b.cc	46e9dc <ferror@plt+0x6ccac>  // b.lo, b.ul, b.last
  46e9d0:	ldur	w8, [x29, #-84]
  46e9d4:	cmp	w8, #0x8
  46e9d8:	b.ls	46e9f8 <ferror@plt+0x6ccc8>  // b.plast
  46e9dc:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46e9e0:	add	x0, x0, #0x839
  46e9e4:	bl	401cf0 <gettext@plt>
  46e9e8:	ldur	w1, [x29, #-84]
  46e9ec:	ldur	w2, [x29, #-20]
  46e9f0:	bl	4712bc <warn@@Base>
  46e9f4:	b	46f350 <ferror@plt+0x6d620>
  46e9f8:	ldur	x8, [x29, #-32]
  46e9fc:	ldur	x9, [x29, #-56]
  46ea00:	ldur	x10, [x29, #-16]
  46ea04:	ldr	x10, [x10]
  46ea08:	subs	x9, x9, x10
  46ea0c:	add	x1, x8, x9
  46ea10:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46ea14:	add	x0, x0, #0x78d
  46ea18:	bl	401ca0 <printf@plt>
  46ea1c:	ldur	x8, [x29, #-56]
  46ea20:	ldur	x9, [x29, #-72]
  46ea24:	cmp	x8, x9
  46ea28:	b.cc	46ea40 <ferror@plt+0x6cd10>  // b.lo, b.ul, b.last
  46ea2c:	ldr	x0, [sp, #32]
  46ea30:	bl	401cf0 <gettext@plt>
  46ea34:	ldur	x1, [x29, #-32]
  46ea38:	bl	4712bc <warn@@Base>
  46ea3c:	b	46f338 <ferror@plt+0x6d608>
  46ea40:	mov	w8, #0x1                   	// #1
  46ea44:	stur	w8, [x29, #-112]
  46ea48:	ldur	w8, [x29, #-112]
  46ea4c:	mov	w9, w8
  46ea50:	mov	x10, #0x4                   	// #4
  46ea54:	cmp	x10, x9
  46ea58:	b.cs	46ea8c <ferror@plt+0x6cd5c>  // b.hs, b.nlast
  46ea5c:	ldur	w8, [x29, #-112]
  46ea60:	mov	w2, w8
  46ea64:	ldr	x0, [sp, #64]
  46ea68:	ldr	x1, [sp, #56]
  46ea6c:	bl	4018e0 <ngettext@plt>
  46ea70:	ldur	w1, [x29, #-112]
  46ea74:	mov	w8, #0x4                   	// #4
  46ea78:	mov	w2, w8
  46ea7c:	str	w8, [sp, #28]
  46ea80:	bl	4711a8 <error@@Base>
  46ea84:	ldr	w8, [sp, #28]
  46ea88:	stur	w8, [x29, #-112]
  46ea8c:	ldur	x8, [x29, #-56]
  46ea90:	ldur	w9, [x29, #-112]
  46ea94:	mov	w10, w9
  46ea98:	add	x8, x8, x10
  46ea9c:	ldur	x10, [x29, #-72]
  46eaa0:	cmp	x8, x10
  46eaa4:	b.cc	46ead0 <ferror@plt+0x6cda0>  // b.lo, b.ul, b.last
  46eaa8:	ldur	x8, [x29, #-56]
  46eaac:	ldur	x9, [x29, #-72]
  46eab0:	cmp	x8, x9
  46eab4:	b.cs	46eacc <ferror@plt+0x6cd9c>  // b.hs, b.nlast
  46eab8:	ldur	x8, [x29, #-72]
  46eabc:	ldur	x9, [x29, #-56]
  46eac0:	subs	x8, x8, x9
  46eac4:	stur	w8, [x29, #-112]
  46eac8:	b	46ead0 <ferror@plt+0x6cda0>
  46eacc:	stur	wzr, [x29, #-112]
  46ead0:	ldur	w8, [x29, #-112]
  46ead4:	cbz	w8, 46eae4 <ferror@plt+0x6cdb4>
  46ead8:	ldur	w8, [x29, #-112]
  46eadc:	cmp	w8, #0x8
  46eae0:	b.ls	46eaec <ferror@plt+0x6cdbc>  // b.plast
  46eae4:	stur	wzr, [x29, #-96]
  46eae8:	b	46eb04 <ferror@plt+0x6cdd4>
  46eaec:	ldr	x8, [sp, #48]
  46eaf0:	ldr	x9, [x8]
  46eaf4:	ldur	x0, [x29, #-56]
  46eaf8:	ldur	w1, [x29, #-112]
  46eafc:	blr	x9
  46eb00:	stur	w0, [x29, #-96]
  46eb04:	ldur	x8, [x29, #-56]
  46eb08:	add	x8, x8, #0x1
  46eb0c:	stur	x8, [x29, #-56]
  46eb10:	ldur	x8, [x29, #-64]
  46eb14:	cbz	x8, 46ec54 <ferror@plt+0x6cf24>
  46eb18:	ldur	w8, [x29, #-96]
  46eb1c:	subs	w8, w8, #0x2
  46eb20:	cmp	w8, #0x2
  46eb24:	b.ls	46eb30 <ferror@plt+0x6ce00>  // b.plast
  46eb28:	b	46eb2c <ferror@plt+0x6cdfc>
  46eb2c:	b	46ec54 <ferror@plt+0x6cf24>
  46eb30:	ldur	x8, [x29, #-32]
  46eb34:	ldur	x9, [x29, #-64]
  46eb38:	ldur	x10, [x29, #-16]
  46eb3c:	ldr	x10, [x10]
  46eb40:	subs	x9, x9, x10
  46eb44:	add	x8, x8, x9
  46eb48:	stur	x8, [x29, #-128]
  46eb4c:	ldur	x0, [x29, #-64]
  46eb50:	ldur	x1, [x29, #-72]
  46eb54:	mov	w8, wzr
  46eb58:	mov	w2, w8
  46eb5c:	sub	x3, x29, #0x8c
  46eb60:	sub	x4, x29, #0x90
  46eb64:	bl	44a2a0 <ferror@plt+0x48570>
  46eb68:	stur	x0, [x29, #-136]
  46eb6c:	ldur	w8, [x29, #-140]
  46eb70:	mov	w9, w8
  46eb74:	ldur	x10, [x29, #-64]
  46eb78:	add	x9, x10, x9
  46eb7c:	stur	x9, [x29, #-64]
  46eb80:	ldur	x9, [x29, #-136]
  46eb84:	stur	x9, [x29, #-120]
  46eb88:	ldur	x9, [x29, #-120]
  46eb8c:	ldur	x10, [x29, #-136]
  46eb90:	cmp	x9, x10
  46eb94:	b.eq	46eba4 <ferror@plt+0x6ce74>  // b.none
  46eb98:	ldur	w8, [x29, #-144]
  46eb9c:	orr	w8, w8, #0x2
  46eba0:	stur	w8, [x29, #-144]
  46eba4:	ldur	w0, [x29, #-144]
  46eba8:	bl	45defc <ferror@plt+0x5c1cc>
  46ebac:	ldur	x0, [x29, #-120]
  46ebb0:	mov	w1, #0x8                   	// #8
  46ebb4:	mov	w2, #0x1                   	// #1
  46ebb8:	bl	4704e8 <ferror@plt+0x6e7b8>
  46ebbc:	ldur	x0, [x29, #-64]
  46ebc0:	ldur	x1, [x29, #-72]
  46ebc4:	mov	w8, wzr
  46ebc8:	mov	w2, w8
  46ebcc:	sub	x3, x29, #0x9c
  46ebd0:	add	x4, sp, #0xa0
  46ebd4:	bl	44a2a0 <ferror@plt+0x48570>
  46ebd8:	stur	x0, [x29, #-152]
  46ebdc:	ldur	w8, [x29, #-156]
  46ebe0:	mov	w9, w8
  46ebe4:	ldur	x10, [x29, #-64]
  46ebe8:	add	x9, x10, x9
  46ebec:	stur	x9, [x29, #-64]
  46ebf0:	ldur	x9, [x29, #-152]
  46ebf4:	stur	x9, [x29, #-120]
  46ebf8:	ldur	x9, [x29, #-120]
  46ebfc:	ldur	x10, [x29, #-152]
  46ec00:	cmp	x9, x10
  46ec04:	b.eq	46ec14 <ferror@plt+0x6cee4>  // b.none
  46ec08:	ldr	w8, [sp, #160]
  46ec0c:	orr	w8, w8, #0x2
  46ec10:	str	w8, [sp, #160]
  46ec14:	ldr	w0, [sp, #160]
  46ec18:	bl	45defc <ferror@plt+0x5c1cc>
  46ec1c:	ldur	x0, [x29, #-120]
  46ec20:	mov	w8, #0x8                   	// #8
  46ec24:	mov	w1, w8
  46ec28:	mov	w2, #0x1                   	// #1
  46ec2c:	str	w8, [sp, #24]
  46ec30:	bl	4704e8 <ferror@plt+0x6e7b8>
  46ec34:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46ec38:	add	x0, x0, #0x8aa
  46ec3c:	bl	401cf0 <gettext@plt>
  46ec40:	ldur	x1, [x29, #-128]
  46ec44:	ldr	w2, [sp, #24]
  46ec48:	adrp	x3, 497000 <warn@@Base+0x25d44>
  46ec4c:	add	x3, x3, #0x6b8
  46ec50:	bl	401ca0 <printf@plt>
  46ec54:	ldur	w8, [x29, #-96]
  46ec58:	subs	w8, w8, #0x0
  46ec5c:	mov	w9, w8
  46ec60:	ubfx	x9, x9, #0, #32
  46ec64:	cmp	x9, #0x4
  46ec68:	str	x9, [sp, #16]
  46ec6c:	b.hi	46f158 <ferror@plt+0x6d428>  // b.pmore
  46ec70:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46ec74:	add	x8, x8, #0x380
  46ec78:	ldr	x11, [sp, #16]
  46ec7c:	ldrsw	x10, [x8, x11, lsl #2]
  46ec80:	add	x9, x8, x10
  46ec84:	br	x9
  46ec88:	ldur	x8, [x29, #-56]
  46ec8c:	ldur	x9, [x29, #-16]
  46ec90:	str	x8, [x9]
  46ec94:	ldur	x8, [x29, #-64]
  46ec98:	ldur	x9, [x29, #-40]
  46ec9c:	str	x8, [x9]
  46eca0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46eca4:	add	x0, x0, #0x8c8
  46eca8:	bl	401cf0 <gettext@plt>
  46ecac:	bl	401ca0 <printf@plt>
  46ecb0:	b	46f350 <ferror@plt+0x6d620>
  46ecb4:	ldur	x0, [x29, #-56]
  46ecb8:	ldur	x1, [x29, #-72]
  46ecbc:	mov	w8, wzr
  46ecc0:	mov	w2, w8
  46ecc4:	add	x3, sp, #0x94
  46ecc8:	add	x4, sp, #0x90
  46eccc:	bl	44a2a0 <ferror@plt+0x48570>
  46ecd0:	str	x0, [sp, #152]
  46ecd4:	ldr	w8, [sp, #148]
  46ecd8:	mov	w9, w8
  46ecdc:	ldur	x10, [x29, #-56]
  46ece0:	add	x9, x10, x9
  46ece4:	stur	x9, [x29, #-56]
  46ece8:	ldr	x9, [sp, #152]
  46ecec:	stur	w9, [x29, #-108]
  46ecf0:	ldur	w8, [x29, #-108]
  46ecf4:	mov	w10, w8
  46ecf8:	ldr	x11, [sp, #152]
  46ecfc:	cmp	x10, x11
  46ed00:	b.eq	46ed10 <ferror@plt+0x6cfe0>  // b.none
  46ed04:	ldr	w8, [sp, #144]
  46ed08:	orr	w8, w8, #0x2
  46ed0c:	str	w8, [sp, #144]
  46ed10:	ldr	w0, [sp, #144]
  46ed14:	bl	45defc <ferror@plt+0x5c1cc>
  46ed18:	ldur	w0, [x29, #-108]
  46ed1c:	mov	w1, #0x8                   	// #8
  46ed20:	bl	4705ac <ferror@plt+0x6e87c>
  46ed24:	ldur	x8, [x29, #-64]
  46ed28:	mov	w9, #0xc                   	// #12
  46ed2c:	mov	w10, wzr
  46ed30:	cmp	x8, #0x0
  46ed34:	csel	w9, w9, w10, ne  // ne = any
  46ed38:	add	w1, w9, #0x9
  46ed3c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  46ed40:	add	x0, x0, #0xb0f
  46ed44:	adrp	x2, 497000 <warn@@Base+0x25d44>
  46ed48:	add	x2, x2, #0x6b8
  46ed4c:	bl	401ca0 <printf@plt>
  46ed50:	adrp	x8, 4a5000 <warn@@Base+0x33d44>
  46ed54:	add	x8, x8, #0x8d7
  46ed58:	mov	x0, x8
  46ed5c:	bl	401cf0 <gettext@plt>
  46ed60:	bl	401ca0 <printf@plt>
  46ed64:	b	46e9f8 <ferror@plt+0x6ccc8>
  46ed68:	ldur	x0, [x29, #-56]
  46ed6c:	ldur	x1, [x29, #-72]
  46ed70:	mov	w8, wzr
  46ed74:	mov	w2, w8
  46ed78:	add	x3, sp, #0x84
  46ed7c:	add	x4, sp, #0x80
  46ed80:	bl	44a2a0 <ferror@plt+0x48570>
  46ed84:	str	x0, [sp, #136]
  46ed88:	ldr	w8, [sp, #132]
  46ed8c:	mov	w9, w8
  46ed90:	ldur	x10, [x29, #-56]
  46ed94:	add	x9, x10, x9
  46ed98:	stur	x9, [x29, #-56]
  46ed9c:	ldr	x9, [sp, #136]
  46eda0:	stur	w9, [x29, #-108]
  46eda4:	ldur	w8, [x29, #-108]
  46eda8:	mov	w10, w8
  46edac:	ldr	x11, [sp, #136]
  46edb0:	cmp	x10, x11
  46edb4:	b.eq	46edc4 <ferror@plt+0x6d094>  // b.none
  46edb8:	ldr	w8, [sp, #128]
  46edbc:	orr	w8, w8, #0x2
  46edc0:	str	w8, [sp, #128]
  46edc4:	ldr	w0, [sp, #128]
  46edc8:	bl	45defc <ferror@plt+0x5c1cc>
  46edcc:	ldur	w0, [x29, #-108]
  46edd0:	mov	w1, #0x8                   	// #8
  46edd4:	bl	4705ac <ferror@plt+0x6e87c>
  46edd8:	ldur	x0, [x29, #-56]
  46eddc:	ldur	x1, [x29, #-72]
  46ede0:	mov	w8, wzr
  46ede4:	mov	w2, w8
  46ede8:	add	x3, sp, #0x74
  46edec:	add	x4, sp, #0x70
  46edf0:	bl	44a2a0 <ferror@plt+0x48570>
  46edf4:	str	x0, [sp, #120]
  46edf8:	ldr	w8, [sp, #116]
  46edfc:	mov	w9, w8
  46ee00:	ldur	x10, [x29, #-56]
  46ee04:	add	x9, x10, x9
  46ee08:	stur	x9, [x29, #-56]
  46ee0c:	ldr	x9, [sp, #120]
  46ee10:	stur	w9, [x29, #-108]
  46ee14:	ldur	w8, [x29, #-108]
  46ee18:	mov	w10, w8
  46ee1c:	ldr	x11, [sp, #120]
  46ee20:	cmp	x10, x11
  46ee24:	b.eq	46ee34 <ferror@plt+0x6d104>  // b.none
  46ee28:	ldr	w8, [sp, #112]
  46ee2c:	orr	w8, w8, #0x2
  46ee30:	str	w8, [sp, #112]
  46ee34:	ldr	w0, [sp, #112]
  46ee38:	bl	45defc <ferror@plt+0x5c1cc>
  46ee3c:	ldur	w0, [x29, #-108]
  46ee40:	mov	w1, #0x8                   	// #8
  46ee44:	bl	4705ac <ferror@plt+0x6e87c>
  46ee48:	b	46f188 <ferror@plt+0x6d458>
  46ee4c:	ldur	x0, [x29, #-56]
  46ee50:	ldur	x1, [x29, #-72]
  46ee54:	mov	w8, wzr
  46ee58:	mov	w2, w8
  46ee5c:	add	x3, sp, #0x64
  46ee60:	add	x4, sp, #0x60
  46ee64:	bl	44a2a0 <ferror@plt+0x48570>
  46ee68:	str	x0, [sp, #104]
  46ee6c:	ldr	w8, [sp, #100]
  46ee70:	mov	w9, w8
  46ee74:	ldur	x10, [x29, #-56]
  46ee78:	add	x9, x10, x9
  46ee7c:	stur	x9, [x29, #-56]
  46ee80:	ldr	x9, [sp, #104]
  46ee84:	stur	w9, [x29, #-108]
  46ee88:	ldur	w8, [x29, #-108]
  46ee8c:	mov	w10, w8
  46ee90:	ldr	x11, [sp, #104]
  46ee94:	cmp	x10, x11
  46ee98:	b.eq	46eea8 <ferror@plt+0x6d178>  // b.none
  46ee9c:	ldr	w8, [sp, #96]
  46eea0:	orr	w8, w8, #0x2
  46eea4:	str	w8, [sp, #96]
  46eea8:	ldr	w0, [sp, #96]
  46eeac:	bl	45defc <ferror@plt+0x5c1cc>
  46eeb0:	ldur	w0, [x29, #-108]
  46eeb4:	mov	w1, #0x8                   	// #8
  46eeb8:	bl	4705ac <ferror@plt+0x6e87c>
  46eebc:	mov	w8, #0x4                   	// #4
  46eec0:	str	w8, [sp, #92]
  46eec4:	ldr	w8, [sp, #92]
  46eec8:	mov	w9, w8
  46eecc:	mov	x10, #0x4                   	// #4
  46eed0:	cmp	x10, x9
  46eed4:	b.cs	46ef08 <ferror@plt+0x6d1d8>  // b.hs, b.nlast
  46eed8:	ldr	w8, [sp, #92]
  46eedc:	mov	w2, w8
  46eee0:	ldr	x0, [sp, #64]
  46eee4:	ldr	x1, [sp, #56]
  46eee8:	bl	4018e0 <ngettext@plt>
  46eeec:	ldr	w1, [sp, #92]
  46eef0:	mov	w8, #0x4                   	// #4
  46eef4:	mov	w2, w8
  46eef8:	str	w8, [sp, #12]
  46eefc:	bl	4711a8 <error@@Base>
  46ef00:	ldr	w8, [sp, #12]
  46ef04:	str	w8, [sp, #92]
  46ef08:	ldur	x8, [x29, #-56]
  46ef0c:	ldr	w9, [sp, #92]
  46ef10:	mov	w10, w9
  46ef14:	add	x8, x8, x10
  46ef18:	ldur	x10, [x29, #-72]
  46ef1c:	cmp	x8, x10
  46ef20:	b.cc	46ef4c <ferror@plt+0x6d21c>  // b.lo, b.ul, b.last
  46ef24:	ldur	x8, [x29, #-56]
  46ef28:	ldur	x9, [x29, #-72]
  46ef2c:	cmp	x8, x9
  46ef30:	b.cs	46ef48 <ferror@plt+0x6d218>  // b.hs, b.nlast
  46ef34:	ldur	x8, [x29, #-72]
  46ef38:	ldur	x9, [x29, #-56]
  46ef3c:	subs	x8, x8, x9
  46ef40:	str	w8, [sp, #92]
  46ef44:	b	46ef4c <ferror@plt+0x6d21c>
  46ef48:	str	wzr, [sp, #92]
  46ef4c:	ldr	w8, [sp, #92]
  46ef50:	cbz	w8, 46ef60 <ferror@plt+0x6d230>
  46ef54:	ldr	w8, [sp, #92]
  46ef58:	cmp	w8, #0x8
  46ef5c:	b.ls	46ef68 <ferror@plt+0x6d238>  // b.plast
  46ef60:	stur	wzr, [x29, #-108]
  46ef64:	b	46ef80 <ferror@plt+0x6d250>
  46ef68:	ldr	x8, [sp, #48]
  46ef6c:	ldr	x9, [x8]
  46ef70:	ldur	x0, [x29, #-56]
  46ef74:	ldr	w1, [sp, #92]
  46ef78:	blr	x9
  46ef7c:	stur	w0, [x29, #-108]
  46ef80:	ldur	x8, [x29, #-56]
  46ef84:	add	x8, x8, #0x4
  46ef88:	stur	x8, [x29, #-56]
  46ef8c:	ldur	w1, [x29, #-108]
  46ef90:	ldr	x0, [sp, #40]
  46ef94:	bl	401ca0 <printf@plt>
  46ef98:	b	46f188 <ferror@plt+0x6d458>
  46ef9c:	mov	w8, #0x4                   	// #4
  46efa0:	str	w8, [sp, #88]
  46efa4:	ldr	w8, [sp, #88]
  46efa8:	mov	w9, w8
  46efac:	mov	x10, #0x4                   	// #4
  46efb0:	cmp	x10, x9
  46efb4:	b.cs	46efe8 <ferror@plt+0x6d2b8>  // b.hs, b.nlast
  46efb8:	ldr	w8, [sp, #88]
  46efbc:	mov	w2, w8
  46efc0:	ldr	x0, [sp, #64]
  46efc4:	ldr	x1, [sp, #56]
  46efc8:	bl	4018e0 <ngettext@plt>
  46efcc:	ldr	w1, [sp, #88]
  46efd0:	mov	w8, #0x4                   	// #4
  46efd4:	mov	w2, w8
  46efd8:	str	w8, [sp, #8]
  46efdc:	bl	4711a8 <error@@Base>
  46efe0:	ldr	w8, [sp, #8]
  46efe4:	str	w8, [sp, #88]
  46efe8:	ldur	x8, [x29, #-56]
  46efec:	ldr	w9, [sp, #88]
  46eff0:	mov	w10, w9
  46eff4:	add	x8, x8, x10
  46eff8:	ldur	x10, [x29, #-72]
  46effc:	cmp	x8, x10
  46f000:	b.cc	46f02c <ferror@plt+0x6d2fc>  // b.lo, b.ul, b.last
  46f004:	ldur	x8, [x29, #-56]
  46f008:	ldur	x9, [x29, #-72]
  46f00c:	cmp	x8, x9
  46f010:	b.cs	46f028 <ferror@plt+0x6d2f8>  // b.hs, b.nlast
  46f014:	ldur	x8, [x29, #-72]
  46f018:	ldur	x9, [x29, #-56]
  46f01c:	subs	x8, x8, x9
  46f020:	str	w8, [sp, #88]
  46f024:	b	46f02c <ferror@plt+0x6d2fc>
  46f028:	str	wzr, [sp, #88]
  46f02c:	ldr	w8, [sp, #88]
  46f030:	cbz	w8, 46f040 <ferror@plt+0x6d310>
  46f034:	ldr	w8, [sp, #88]
  46f038:	cmp	w8, #0x8
  46f03c:	b.ls	46f048 <ferror@plt+0x6d318>  // b.plast
  46f040:	stur	wzr, [x29, #-108]
  46f044:	b	46f060 <ferror@plt+0x6d330>
  46f048:	ldr	x8, [sp, #48]
  46f04c:	ldr	x9, [x8]
  46f050:	ldur	x0, [x29, #-56]
  46f054:	ldr	w1, [sp, #88]
  46f058:	blr	x9
  46f05c:	stur	w0, [x29, #-108]
  46f060:	ldur	x8, [x29, #-56]
  46f064:	add	x8, x8, #0x4
  46f068:	stur	x8, [x29, #-56]
  46f06c:	ldur	w1, [x29, #-108]
  46f070:	ldr	x0, [sp, #40]
  46f074:	bl	401ca0 <printf@plt>
  46f078:	mov	w8, #0x4                   	// #4
  46f07c:	str	w8, [sp, #84]
  46f080:	ldr	w8, [sp, #84]
  46f084:	mov	w9, w8
  46f088:	mov	x10, #0x4                   	// #4
  46f08c:	cmp	x10, x9
  46f090:	b.cs	46f0c4 <ferror@plt+0x6d394>  // b.hs, b.nlast
  46f094:	ldr	w8, [sp, #84]
  46f098:	mov	w2, w8
  46f09c:	ldr	x0, [sp, #64]
  46f0a0:	ldr	x1, [sp, #56]
  46f0a4:	bl	4018e0 <ngettext@plt>
  46f0a8:	ldr	w1, [sp, #84]
  46f0ac:	mov	w8, #0x4                   	// #4
  46f0b0:	mov	w2, w8
  46f0b4:	str	w8, [sp, #4]
  46f0b8:	bl	4711a8 <error@@Base>
  46f0bc:	ldr	w8, [sp, #4]
  46f0c0:	str	w8, [sp, #84]
  46f0c4:	ldur	x8, [x29, #-56]
  46f0c8:	ldr	w9, [sp, #84]
  46f0cc:	mov	w10, w9
  46f0d0:	add	x8, x8, x10
  46f0d4:	ldur	x10, [x29, #-72]
  46f0d8:	cmp	x8, x10
  46f0dc:	b.cc	46f108 <ferror@plt+0x6d3d8>  // b.lo, b.ul, b.last
  46f0e0:	ldur	x8, [x29, #-56]
  46f0e4:	ldur	x9, [x29, #-72]
  46f0e8:	cmp	x8, x9
  46f0ec:	b.cs	46f104 <ferror@plt+0x6d3d4>  // b.hs, b.nlast
  46f0f0:	ldur	x8, [x29, #-72]
  46f0f4:	ldur	x9, [x29, #-56]
  46f0f8:	subs	x8, x8, x9
  46f0fc:	str	w8, [sp, #84]
  46f100:	b	46f108 <ferror@plt+0x6d3d8>
  46f104:	str	wzr, [sp, #84]
  46f108:	ldr	w8, [sp, #84]
  46f10c:	cbz	w8, 46f11c <ferror@plt+0x6d3ec>
  46f110:	ldr	w8, [sp, #84]
  46f114:	cmp	w8, #0x8
  46f118:	b.ls	46f124 <ferror@plt+0x6d3f4>  // b.plast
  46f11c:	stur	wzr, [x29, #-108]
  46f120:	b	46f13c <ferror@plt+0x6d40c>
  46f124:	ldr	x8, [sp, #48]
  46f128:	ldr	x9, [x8]
  46f12c:	ldur	x0, [x29, #-56]
  46f130:	ldr	w1, [sp, #84]
  46f134:	blr	x9
  46f138:	stur	w0, [x29, #-108]
  46f13c:	ldur	x8, [x29, #-56]
  46f140:	add	x8, x8, #0x4
  46f144:	stur	x8, [x29, #-56]
  46f148:	ldur	w1, [x29, #-108]
  46f14c:	ldr	x0, [sp, #40]
  46f150:	bl	401ca0 <printf@plt>
  46f154:	b	46f188 <ferror@plt+0x6d458>
  46f158:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f15c:	add	x0, x0, #0x8fd
  46f160:	bl	401cf0 <gettext@plt>
  46f164:	ldur	w1, [x29, #-96]
  46f168:	bl	4712bc <warn@@Base>
  46f16c:	ldur	x8, [x29, #-56]
  46f170:	ldur	x9, [x29, #-16]
  46f174:	str	x8, [x9]
  46f178:	ldur	x8, [x29, #-64]
  46f17c:	ldur	x9, [x29, #-40]
  46f180:	str	x8, [x9]
  46f184:	b	46f350 <ferror@plt+0x6d620>
  46f188:	ldur	x8, [x29, #-56]
  46f18c:	add	x8, x8, #0x2
  46f190:	ldur	x9, [x29, #-72]
  46f194:	cmp	x8, x9
  46f198:	b.ls	46f1b0 <ferror@plt+0x6d480>  // b.plast
  46f19c:	ldr	x0, [sp, #32]
  46f1a0:	bl	401cf0 <gettext@plt>
  46f1a4:	ldur	x1, [x29, #-32]
  46f1a8:	bl	4712bc <warn@@Base>
  46f1ac:	b	46f338 <ferror@plt+0x6d608>
  46f1b0:	mov	w8, #0x2                   	// #2
  46f1b4:	str	w8, [sp, #80]
  46f1b8:	ldr	w8, [sp, #80]
  46f1bc:	mov	w9, w8
  46f1c0:	mov	x10, #0x2                   	// #2
  46f1c4:	cmp	x10, x9
  46f1c8:	b.cs	46f1fc <ferror@plt+0x6d4cc>  // b.hs, b.nlast
  46f1cc:	ldr	w8, [sp, #80]
  46f1d0:	mov	w2, w8
  46f1d4:	ldr	x0, [sp, #64]
  46f1d8:	ldr	x1, [sp, #56]
  46f1dc:	bl	4018e0 <ngettext@plt>
  46f1e0:	ldr	w1, [sp, #80]
  46f1e4:	mov	w8, #0x2                   	// #2
  46f1e8:	mov	w2, w8
  46f1ec:	str	w8, [sp]
  46f1f0:	bl	4711a8 <error@@Base>
  46f1f4:	ldr	w8, [sp]
  46f1f8:	str	w8, [sp, #80]
  46f1fc:	ldur	x8, [x29, #-56]
  46f200:	ldr	w9, [sp, #80]
  46f204:	mov	w10, w9
  46f208:	add	x8, x8, x10
  46f20c:	ldur	x10, [x29, #-72]
  46f210:	cmp	x8, x10
  46f214:	b.cc	46f240 <ferror@plt+0x6d510>  // b.lo, b.ul, b.last
  46f218:	ldur	x8, [x29, #-56]
  46f21c:	ldur	x9, [x29, #-72]
  46f220:	cmp	x8, x9
  46f224:	b.cs	46f23c <ferror@plt+0x6d50c>  // b.hs, b.nlast
  46f228:	ldur	x8, [x29, #-72]
  46f22c:	ldur	x9, [x29, #-56]
  46f230:	subs	x8, x8, x9
  46f234:	str	w8, [sp, #80]
  46f238:	b	46f240 <ferror@plt+0x6d510>
  46f23c:	str	wzr, [sp, #80]
  46f240:	ldr	w8, [sp, #80]
  46f244:	cbz	w8, 46f254 <ferror@plt+0x6d524>
  46f248:	ldr	w8, [sp, #80]
  46f24c:	cmp	w8, #0x8
  46f250:	b.ls	46f260 <ferror@plt+0x6d530>  // b.plast
  46f254:	mov	w8, #0x0                   	// #0
  46f258:	sturh	w8, [x29, #-98]
  46f25c:	b	46f278 <ferror@plt+0x6d548>
  46f260:	ldr	x8, [sp, #48]
  46f264:	ldr	x9, [x8]
  46f268:	ldur	x0, [x29, #-56]
  46f26c:	ldr	w1, [sp, #80]
  46f270:	blr	x9
  46f274:	sturh	w0, [x29, #-98]
  46f278:	ldur	x8, [x29, #-56]
  46f27c:	add	x8, x8, #0x2
  46f280:	stur	x8, [x29, #-56]
  46f284:	ldur	x8, [x29, #-56]
  46f288:	ldurh	w9, [x29, #-98]
  46f28c:	mov	w0, w9
  46f290:	sxtw	x10, w0
  46f294:	add	x8, x8, x10
  46f298:	ldur	x10, [x29, #-72]
  46f29c:	cmp	x8, x10
  46f2a0:	b.ls	46f2b8 <ferror@plt+0x6d588>  // b.plast
  46f2a4:	ldr	x0, [sp, #32]
  46f2a8:	bl	401cf0 <gettext@plt>
  46f2ac:	ldur	x1, [x29, #-32]
  46f2b0:	bl	4712bc <warn@@Base>
  46f2b4:	b	46f338 <ferror@plt+0x6d608>
  46f2b8:	mov	w0, #0x28                  	// #40
  46f2bc:	bl	401cd0 <putchar@plt>
  46f2c0:	ldur	x8, [x29, #-56]
  46f2c4:	ldur	w1, [x29, #-84]
  46f2c8:	ldur	w2, [x29, #-88]
  46f2cc:	ldur	w3, [x29, #-92]
  46f2d0:	ldurh	w9, [x29, #-98]
  46f2d4:	mov	w4, w9
  46f2d8:	ldur	x5, [x29, #-80]
  46f2dc:	ldur	x6, [x29, #-8]
  46f2e0:	mov	x0, x8
  46f2e4:	bl	4628f0 <ferror@plt+0x60bc0>
  46f2e8:	stur	w0, [x29, #-104]
  46f2ec:	mov	w0, #0x29                  	// #41
  46f2f0:	bl	401cd0 <putchar@plt>
  46f2f4:	ldur	w9, [x29, #-104]
  46f2f8:	cbz	w9, 46f314 <ferror@plt+0x6d5e4>
  46f2fc:	ldur	w8, [x29, #-44]
  46f300:	cbnz	w8, 46f314 <ferror@plt+0x6d5e4>
  46f304:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46f308:	add	x0, x0, #0x757
  46f30c:	bl	401cf0 <gettext@plt>
  46f310:	bl	401ca0 <printf@plt>
  46f314:	mov	w0, #0xa                   	// #10
  46f318:	bl	401cd0 <putchar@plt>
  46f31c:	ldurh	w8, [x29, #-98]
  46f320:	ldur	x9, [x29, #-56]
  46f324:	mov	w1, w8
  46f328:	sxtw	x10, w1
  46f32c:	add	x9, x9, x10
  46f330:	stur	x9, [x29, #-56]
  46f334:	b	46e9f8 <ferror@plt+0x6ccc8>
  46f338:	ldur	x8, [x29, #-56]
  46f33c:	ldur	x9, [x29, #-16]
  46f340:	str	x8, [x9]
  46f344:	ldur	x8, [x29, #-64]
  46f348:	ldur	x9, [x29, #-40]
  46f34c:	str	x8, [x9]
  46f350:	ldr	x28, [sp, #336]
  46f354:	ldp	x29, x30, [sp, #320]
  46f358:	add	sp, sp, #0x160
  46f35c:	ret
  46f360:	sub	sp, sp, #0x130
  46f364:	stp	x29, x30, [sp, #272]
  46f368:	str	x28, [sp, #288]
  46f36c:	add	x29, sp, #0x110
  46f370:	sub	x8, x29, #0x40
  46f374:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46f378:	add	x9, x9, #0x9c0
  46f37c:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46f380:	add	x10, x10, #0x9b8
  46f384:	adrp	x11, 4a1000 <warn@@Base+0x2fd44>
  46f388:	add	x11, x11, #0x2b3
  46f38c:	adrp	x12, 4a1000 <warn@@Base+0x2fd44>
  46f390:	add	x12, x12, #0x2fb
  46f394:	adrp	x13, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46f398:	add	x13, x13, #0x578
  46f39c:	adrp	x14, 4a5000 <warn@@Base+0x33d44>
  46f3a0:	add	x14, x14, #0x86f
  46f3a4:	str	x0, [x8, #56]
  46f3a8:	str	x1, [x8, #48]
  46f3ac:	stur	w2, [x29, #-20]
  46f3b0:	str	x3, [x8, #32]
  46f3b4:	str	x4, [x8, #24]
  46f3b8:	str	x5, [x8, #16]
  46f3bc:	stur	w6, [x29, #-52]
  46f3c0:	ldr	x15, [x8, #48]
  46f3c4:	ldr	x15, [x15]
  46f3c8:	str	x15, [x8]
  46f3cc:	ldr	x15, [x8, #16]
  46f3d0:	ldr	x15, [x15]
  46f3d4:	stur	x15, [x29, #-72]
  46f3d8:	ldr	x15, [x8, #56]
  46f3dc:	ldr	x15, [x15, #32]
  46f3e0:	ldr	x16, [x8, #56]
  46f3e4:	ldr	x16, [x16, #48]
  46f3e8:	add	x15, x15, x16
  46f3ec:	stur	x15, [x29, #-80]
  46f3f0:	ldur	w17, [x29, #-20]
  46f3f4:	ldr	w18, [x9]
  46f3f8:	cmp	w17, w18
  46f3fc:	str	x8, [sp, #64]
  46f400:	str	x10, [sp, #56]
  46f404:	str	x11, [sp, #48]
  46f408:	str	x12, [sp, #40]
  46f40c:	str	x13, [sp, #32]
  46f410:	str	x14, [sp, #24]
  46f414:	b.cc	46f430 <ferror@plt+0x6d700>  // b.lo, b.ul, b.last
  46f418:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f41c:	add	x0, x0, #0x925
  46f420:	bl	401cf0 <gettext@plt>
  46f424:	ldur	w1, [x29, #-20]
  46f428:	bl	4712bc <warn@@Base>
  46f42c:	b	46fbb8 <ferror@plt+0x6de88>
  46f430:	ldr	x8, [sp, #56]
  46f434:	ldr	x9, [x8]
  46f438:	ldur	w10, [x29, #-20]
  46f43c:	mov	w11, w10
  46f440:	mov	x12, #0x68                  	// #104
  46f444:	mul	x11, x12, x11
  46f448:	add	x9, x9, x11
  46f44c:	ldr	x9, [x9, #16]
  46f450:	stur	x9, [x29, #-88]
  46f454:	ldr	x9, [x8]
  46f458:	ldur	w10, [x29, #-20]
  46f45c:	mov	w11, w10
  46f460:	mul	x11, x12, x11
  46f464:	ldr	w10, [x9, x11]
  46f468:	stur	w10, [x29, #-92]
  46f46c:	ldr	x9, [x8]
  46f470:	ldur	w10, [x29, #-20]
  46f474:	mov	w11, w10
  46f478:	mul	x11, x12, x11
  46f47c:	add	x9, x9, x11
  46f480:	ldr	w10, [x9, #4]
  46f484:	stur	w10, [x29, #-96]
  46f488:	ldr	x9, [x8]
  46f48c:	ldur	w10, [x29, #-20]
  46f490:	mov	w11, w10
  46f494:	mul	x11, x12, x11
  46f498:	add	x9, x9, x11
  46f49c:	ldr	w10, [x9, #8]
  46f4a0:	stur	w10, [x29, #-100]
  46f4a4:	ldur	w10, [x29, #-92]
  46f4a8:	cmp	w10, #0x2
  46f4ac:	b.cc	46f4bc <ferror@plt+0x6d78c>  // b.lo, b.ul, b.last
  46f4b0:	ldur	w8, [x29, #-92]
  46f4b4:	cmp	w8, #0x8
  46f4b8:	b.ls	46f4d8 <ferror@plt+0x6d7a8>  // b.plast
  46f4bc:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f4c0:	add	x0, x0, #0x839
  46f4c4:	bl	401cf0 <gettext@plt>
  46f4c8:	ldur	w1, [x29, #-92]
  46f4cc:	ldur	w2, [x29, #-20]
  46f4d0:	bl	4712bc <warn@@Base>
  46f4d4:	b	46fbb8 <ferror@plt+0x6de88>
  46f4d8:	ldr	x8, [sp, #64]
  46f4dc:	ldr	x9, [x8, #32]
  46f4e0:	ldr	x10, [x8]
  46f4e4:	ldr	x11, [x8, #48]
  46f4e8:	ldr	x11, [x11]
  46f4ec:	subs	x10, x10, x11
  46f4f0:	add	x9, x9, x10
  46f4f4:	str	x9, [sp, #136]
  46f4f8:	mov	x9, #0xffffffffffffffff    	// #-1
  46f4fc:	str	x9, [sp, #128]
  46f500:	str	x9, [sp, #120]
  46f504:	ldr	x9, [x8]
  46f508:	ldur	w12, [x29, #-92]
  46f50c:	mov	w13, #0x2                   	// #2
  46f510:	mul	w12, w13, w12
  46f514:	mov	w10, w12
  46f518:	ubfx	x10, x10, #0, #32
  46f51c:	add	x9, x9, x10
  46f520:	ldur	x10, [x29, #-80]
  46f524:	cmp	x9, x10
  46f528:	b.ls	46f544 <ferror@plt+0x6d814>  // b.plast
  46f52c:	ldr	x0, [sp, #24]
  46f530:	bl	401cf0 <gettext@plt>
  46f534:	ldr	x8, [sp, #64]
  46f538:	ldr	x1, [x8, #32]
  46f53c:	bl	4712bc <warn@@Base>
  46f540:	b	46fb9c <ferror@plt+0x6de6c>
  46f544:	ldr	x1, [sp, #136]
  46f548:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f54c:	add	x0, x0, #0x78d
  46f550:	bl	401ca0 <printf@plt>
  46f554:	ldur	w8, [x29, #-92]
  46f558:	str	w8, [sp, #116]
  46f55c:	ldr	w8, [sp, #116]
  46f560:	mov	w9, w8
  46f564:	mov	x10, #0x8                   	// #8
  46f568:	cmp	x10, x9
  46f56c:	b.cs	46f5a0 <ferror@plt+0x6d870>  // b.hs, b.nlast
  46f570:	ldr	w8, [sp, #116]
  46f574:	mov	w2, w8
  46f578:	ldr	x0, [sp, #48]
  46f57c:	ldr	x1, [sp, #40]
  46f580:	bl	4018e0 <ngettext@plt>
  46f584:	ldr	w1, [sp, #116]
  46f588:	mov	w8, #0x8                   	// #8
  46f58c:	mov	w2, w8
  46f590:	str	w8, [sp, #20]
  46f594:	bl	4711a8 <error@@Base>
  46f598:	ldr	w8, [sp, #20]
  46f59c:	str	w8, [sp, #116]
  46f5a0:	ldr	x8, [sp, #64]
  46f5a4:	ldr	x9, [x8]
  46f5a8:	ldr	w10, [sp, #116]
  46f5ac:	mov	w11, w10
  46f5b0:	add	x9, x9, x11
  46f5b4:	ldur	x11, [x29, #-80]
  46f5b8:	cmp	x9, x11
  46f5bc:	b.cc	46f5f0 <ferror@plt+0x6d8c0>  // b.lo, b.ul, b.last
  46f5c0:	ldr	x8, [sp, #64]
  46f5c4:	ldr	x9, [x8]
  46f5c8:	ldur	x10, [x29, #-80]
  46f5cc:	cmp	x9, x10
  46f5d0:	b.cs	46f5ec <ferror@plt+0x6d8bc>  // b.hs, b.nlast
  46f5d4:	ldur	x8, [x29, #-80]
  46f5d8:	ldr	x9, [sp, #64]
  46f5dc:	ldr	x10, [x9]
  46f5e0:	subs	x8, x8, x10
  46f5e4:	str	w8, [sp, #116]
  46f5e8:	b	46f5f0 <ferror@plt+0x6d8c0>
  46f5ec:	str	wzr, [sp, #116]
  46f5f0:	ldr	w8, [sp, #116]
  46f5f4:	cbz	w8, 46f604 <ferror@plt+0x6d8d4>
  46f5f8:	ldr	w8, [sp, #116]
  46f5fc:	cmp	w8, #0x8
  46f600:	b.ls	46f60c <ferror@plt+0x6d8dc>  // b.plast
  46f604:	stur	xzr, [x29, #-112]
  46f608:	b	46f628 <ferror@plt+0x6d8f8>
  46f60c:	ldr	x8, [sp, #32]
  46f610:	ldr	x9, [x8]
  46f614:	ldr	x10, [sp, #64]
  46f618:	ldr	x0, [x10]
  46f61c:	ldr	w1, [sp, #116]
  46f620:	blr	x9
  46f624:	stur	x0, [x29, #-112]
  46f628:	ldur	w8, [x29, #-92]
  46f62c:	mov	w9, w8
  46f630:	ldr	x10, [sp, #64]
  46f634:	ldr	x11, [x10]
  46f638:	add	x9, x11, x9
  46f63c:	str	x9, [x10]
  46f640:	ldur	w8, [x29, #-92]
  46f644:	str	w8, [sp, #112]
  46f648:	ldr	w8, [sp, #112]
  46f64c:	mov	w9, w8
  46f650:	mov	x10, #0x8                   	// #8
  46f654:	cmp	x10, x9
  46f658:	b.cs	46f68c <ferror@plt+0x6d95c>  // b.hs, b.nlast
  46f65c:	ldr	w8, [sp, #112]
  46f660:	mov	w2, w8
  46f664:	ldr	x0, [sp, #48]
  46f668:	ldr	x1, [sp, #40]
  46f66c:	bl	4018e0 <ngettext@plt>
  46f670:	ldr	w1, [sp, #112]
  46f674:	mov	w8, #0x8                   	// #8
  46f678:	mov	w2, w8
  46f67c:	str	w8, [sp, #16]
  46f680:	bl	4711a8 <error@@Base>
  46f684:	ldr	w8, [sp, #16]
  46f688:	str	w8, [sp, #112]
  46f68c:	ldr	x8, [sp, #64]
  46f690:	ldr	x9, [x8]
  46f694:	ldr	w10, [sp, #112]
  46f698:	mov	w11, w10
  46f69c:	add	x9, x9, x11
  46f6a0:	ldur	x11, [x29, #-80]
  46f6a4:	cmp	x9, x11
  46f6a8:	b.cc	46f6dc <ferror@plt+0x6d9ac>  // b.lo, b.ul, b.last
  46f6ac:	ldr	x8, [sp, #64]
  46f6b0:	ldr	x9, [x8]
  46f6b4:	ldur	x10, [x29, #-80]
  46f6b8:	cmp	x9, x10
  46f6bc:	b.cs	46f6d8 <ferror@plt+0x6d9a8>  // b.hs, b.nlast
  46f6c0:	ldur	x8, [x29, #-80]
  46f6c4:	ldr	x9, [sp, #64]
  46f6c8:	ldr	x10, [x9]
  46f6cc:	subs	x8, x8, x10
  46f6d0:	str	w8, [sp, #112]
  46f6d4:	b	46f6dc <ferror@plt+0x6d9ac>
  46f6d8:	str	wzr, [sp, #112]
  46f6dc:	ldr	w8, [sp, #112]
  46f6e0:	cbz	w8, 46f6f0 <ferror@plt+0x6d9c0>
  46f6e4:	ldr	w8, [sp, #112]
  46f6e8:	cmp	w8, #0x8
  46f6ec:	b.ls	46f6f8 <ferror@plt+0x6d9c8>  // b.plast
  46f6f0:	stur	xzr, [x29, #-120]
  46f6f4:	b	46f714 <ferror@plt+0x6d9e4>
  46f6f8:	ldr	x8, [sp, #32]
  46f6fc:	ldr	x9, [x8]
  46f700:	ldr	x10, [sp, #64]
  46f704:	ldr	x0, [x10]
  46f708:	ldr	w1, [sp, #112]
  46f70c:	blr	x9
  46f710:	stur	x0, [x29, #-120]
  46f714:	ldur	w8, [x29, #-92]
  46f718:	mov	w9, w8
  46f71c:	ldr	x10, [sp, #64]
  46f720:	ldr	x11, [x10]
  46f724:	add	x9, x11, x9
  46f728:	str	x9, [x10]
  46f72c:	ldur	x8, [x29, #-112]
  46f730:	cbnz	x8, 46f784 <ferror@plt+0x6da54>
  46f734:	ldur	x8, [x29, #-120]
  46f738:	cbnz	x8, 46f784 <ferror@plt+0x6da54>
  46f73c:	ldr	x8, [sp, #64]
  46f740:	ldr	x0, [x8, #56]
  46f744:	ldr	x1, [sp, #136]
  46f748:	bl	401e4c <ferror@plt+0x11c>
  46f74c:	cbnz	w0, 46f784 <ferror@plt+0x6da54>
  46f750:	ldr	x8, [sp, #64]
  46f754:	ldr	x0, [x8, #56]
  46f758:	ldr	x9, [sp, #136]
  46f75c:	ldur	w10, [x29, #-92]
  46f760:	mov	w11, w10
  46f764:	add	x1, x9, x11
  46f768:	bl	401e4c <ferror@plt+0x11c>
  46f76c:	cbnz	w0, 46f784 <ferror@plt+0x6da54>
  46f770:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f774:	add	x0, x0, #0x8c8
  46f778:	bl	401cf0 <gettext@plt>
  46f77c:	bl	401ca0 <printf@plt>
  46f780:	b	46fb9c <ferror@plt+0x6de6c>
  46f784:	ldur	x0, [x29, #-112]
  46f788:	ldur	w1, [x29, #-92]
  46f78c:	bl	470614 <ferror@plt+0x6e8e4>
  46f790:	cbz	w0, 46f7dc <ferror@plt+0x6daac>
  46f794:	ldur	x0, [x29, #-120]
  46f798:	ldur	w1, [x29, #-92]
  46f79c:	bl	470614 <ferror@plt+0x6e8e4>
  46f7a0:	cbnz	w0, 46f7dc <ferror@plt+0x6daac>
  46f7a4:	ldur	x8, [x29, #-120]
  46f7a8:	ldr	x9, [sp, #64]
  46f7ac:	str	x8, [x9, #24]
  46f7b0:	ldur	x0, [x29, #-112]
  46f7b4:	ldur	w1, [x29, #-92]
  46f7b8:	bl	466300 <ferror@plt+0x645d0>
  46f7bc:	ldur	x0, [x29, #-120]
  46f7c0:	ldur	w1, [x29, #-92]
  46f7c4:	bl	466300 <ferror@plt+0x645d0>
  46f7c8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f7cc:	add	x0, x0, #0x960
  46f7d0:	bl	401cf0 <gettext@plt>
  46f7d4:	bl	401ca0 <printf@plt>
  46f7d8:	b	46f4d8 <ferror@plt+0x6d7a8>
  46f7dc:	ldur	x8, [x29, #-72]
  46f7e0:	cbz	x8, 46f904 <ferror@plt+0x6dbd4>
  46f7e4:	ldr	x8, [sp, #64]
  46f7e8:	ldr	x9, [x8, #32]
  46f7ec:	ldur	x10, [x29, #-72]
  46f7f0:	ldr	x11, [x8, #48]
  46f7f4:	ldr	x11, [x11]
  46f7f8:	subs	x10, x10, x11
  46f7fc:	add	x9, x9, x10
  46f800:	str	x9, [sp, #136]
  46f804:	ldur	x0, [x29, #-72]
  46f808:	ldur	x1, [x29, #-80]
  46f80c:	mov	w8, wzr
  46f810:	mov	w2, w8
  46f814:	add	x3, sp, #0x64
  46f818:	add	x4, sp, #0x60
  46f81c:	bl	44a2a0 <ferror@plt+0x48570>
  46f820:	str	x0, [sp, #104]
  46f824:	ldr	w8, [sp, #100]
  46f828:	mov	w9, w8
  46f82c:	ldur	x10, [x29, #-72]
  46f830:	add	x9, x10, x9
  46f834:	stur	x9, [x29, #-72]
  46f838:	ldr	x9, [sp, #104]
  46f83c:	str	x9, [sp, #128]
  46f840:	ldr	x9, [sp, #128]
  46f844:	ldr	x10, [sp, #104]
  46f848:	cmp	x9, x10
  46f84c:	b.eq	46f85c <ferror@plt+0x6db2c>  // b.none
  46f850:	ldr	w8, [sp, #96]
  46f854:	orr	w8, w8, #0x2
  46f858:	str	w8, [sp, #96]
  46f85c:	ldr	w0, [sp, #96]
  46f860:	bl	45defc <ferror@plt+0x5c1cc>
  46f864:	ldr	x0, [sp, #128]
  46f868:	ldur	w1, [x29, #-92]
  46f86c:	mov	w2, #0x1                   	// #1
  46f870:	bl	4704e8 <ferror@plt+0x6e7b8>
  46f874:	ldur	x0, [x29, #-72]
  46f878:	ldur	x1, [x29, #-80]
  46f87c:	mov	w8, wzr
  46f880:	mov	w2, w8
  46f884:	add	x3, sp, #0x54
  46f888:	add	x4, sp, #0x50
  46f88c:	bl	44a2a0 <ferror@plt+0x48570>
  46f890:	str	x0, [sp, #88]
  46f894:	ldr	w8, [sp, #84]
  46f898:	mov	w9, w8
  46f89c:	ldur	x10, [x29, #-72]
  46f8a0:	add	x9, x10, x9
  46f8a4:	stur	x9, [x29, #-72]
  46f8a8:	ldr	x9, [sp, #88]
  46f8ac:	str	x9, [sp, #120]
  46f8b0:	ldr	x9, [sp, #120]
  46f8b4:	ldr	x10, [sp, #88]
  46f8b8:	cmp	x9, x10
  46f8bc:	b.eq	46f8cc <ferror@plt+0x6db9c>  // b.none
  46f8c0:	ldr	w8, [sp, #80]
  46f8c4:	orr	w8, w8, #0x2
  46f8c8:	str	w8, [sp, #80]
  46f8cc:	ldr	w0, [sp, #80]
  46f8d0:	bl	45defc <ferror@plt+0x5c1cc>
  46f8d4:	ldr	x0, [sp, #120]
  46f8d8:	ldur	w1, [x29, #-92]
  46f8dc:	mov	w2, #0x1                   	// #1
  46f8e0:	bl	4704e8 <ferror@plt+0x6e7b8>
  46f8e4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46f8e8:	add	x0, x0, #0x8aa
  46f8ec:	bl	401cf0 <gettext@plt>
  46f8f0:	ldr	x1, [sp, #136]
  46f8f4:	mov	w2, #0x8                   	// #8
  46f8f8:	adrp	x3, 497000 <warn@@Base+0x25d44>
  46f8fc:	add	x3, x3, #0x6b8
  46f900:	bl	401ca0 <printf@plt>
  46f904:	ldr	x8, [sp, #64]
  46f908:	ldr	x9, [x8]
  46f90c:	add	x9, x9, #0x2
  46f910:	ldur	x10, [x29, #-80]
  46f914:	cmp	x9, x10
  46f918:	b.ls	46f934 <ferror@plt+0x6dc04>  // b.plast
  46f91c:	ldr	x0, [sp, #24]
  46f920:	bl	401cf0 <gettext@plt>
  46f924:	ldr	x8, [sp, #64]
  46f928:	ldr	x1, [x8, #32]
  46f92c:	bl	4712bc <warn@@Base>
  46f930:	b	46fb9c <ferror@plt+0x6de6c>
  46f934:	mov	w8, #0x2                   	// #2
  46f938:	str	w8, [sp, #76]
  46f93c:	ldr	w8, [sp, #76]
  46f940:	mov	w9, w8
  46f944:	mov	x10, #0x2                   	// #2
  46f948:	cmp	x10, x9
  46f94c:	b.cs	46f980 <ferror@plt+0x6dc50>  // b.hs, b.nlast
  46f950:	ldr	w8, [sp, #76]
  46f954:	mov	w2, w8
  46f958:	ldr	x0, [sp, #48]
  46f95c:	ldr	x1, [sp, #40]
  46f960:	bl	4018e0 <ngettext@plt>
  46f964:	ldr	w1, [sp, #76]
  46f968:	mov	w8, #0x2                   	// #2
  46f96c:	mov	w2, w8
  46f970:	str	w8, [sp, #12]
  46f974:	bl	4711a8 <error@@Base>
  46f978:	ldr	w8, [sp, #12]
  46f97c:	str	w8, [sp, #76]
  46f980:	ldr	x8, [sp, #64]
  46f984:	ldr	x9, [x8]
  46f988:	ldr	w10, [sp, #76]
  46f98c:	mov	w11, w10
  46f990:	add	x9, x9, x11
  46f994:	ldur	x11, [x29, #-80]
  46f998:	cmp	x9, x11
  46f99c:	b.cc	46f9d0 <ferror@plt+0x6dca0>  // b.lo, b.ul, b.last
  46f9a0:	ldr	x8, [sp, #64]
  46f9a4:	ldr	x9, [x8]
  46f9a8:	ldur	x10, [x29, #-80]
  46f9ac:	cmp	x9, x10
  46f9b0:	b.cs	46f9cc <ferror@plt+0x6dc9c>  // b.hs, b.nlast
  46f9b4:	ldur	x8, [x29, #-80]
  46f9b8:	ldr	x9, [sp, #64]
  46f9bc:	ldr	x10, [x9]
  46f9c0:	subs	x8, x8, x10
  46f9c4:	str	w8, [sp, #76]
  46f9c8:	b	46f9d0 <ferror@plt+0x6dca0>
  46f9cc:	str	wzr, [sp, #76]
  46f9d0:	ldr	w8, [sp, #76]
  46f9d4:	cbz	w8, 46f9e4 <ferror@plt+0x6dcb4>
  46f9d8:	ldr	w8, [sp, #76]
  46f9dc:	cmp	w8, #0x8
  46f9e0:	b.ls	46f9f0 <ferror@plt+0x6dcc0>  // b.plast
  46f9e4:	mov	w8, #0x0                   	// #0
  46f9e8:	sturh	w8, [x29, #-122]
  46f9ec:	b	46fa0c <ferror@plt+0x6dcdc>
  46f9f0:	ldr	x8, [sp, #32]
  46f9f4:	ldr	x9, [x8]
  46f9f8:	ldr	x10, [sp, #64]
  46f9fc:	ldr	x0, [x10]
  46fa00:	ldr	w1, [sp, #76]
  46fa04:	blr	x9
  46fa08:	sturh	w0, [x29, #-122]
  46fa0c:	ldr	x8, [sp, #64]
  46fa10:	ldr	x9, [x8]
  46fa14:	add	x9, x9, #0x2
  46fa18:	str	x9, [x8]
  46fa1c:	ldr	x8, [sp, #64]
  46fa20:	ldr	x9, [x8]
  46fa24:	ldurh	w10, [x29, #-122]
  46fa28:	mov	w0, w10
  46fa2c:	sxtw	x11, w0
  46fa30:	add	x9, x9, x11
  46fa34:	ldur	x11, [x29, #-80]
  46fa38:	cmp	x9, x11
  46fa3c:	b.ls	46fa58 <ferror@plt+0x6dd28>  // b.plast
  46fa40:	ldr	x0, [sp, #24]
  46fa44:	bl	401cf0 <gettext@plt>
  46fa48:	ldr	x8, [sp, #64]
  46fa4c:	ldr	x1, [x8, #32]
  46fa50:	bl	4712bc <warn@@Base>
  46fa54:	b	46fb9c <ferror@plt+0x6de6c>
  46fa58:	ldur	x8, [x29, #-112]
  46fa5c:	ldr	x9, [sp, #64]
  46fa60:	ldr	x10, [x9, #24]
  46fa64:	add	x0, x8, x10
  46fa68:	ldur	w1, [x29, #-92]
  46fa6c:	bl	466300 <ferror@plt+0x645d0>
  46fa70:	ldur	x8, [x29, #-120]
  46fa74:	ldr	x9, [sp, #64]
  46fa78:	ldr	x10, [x9, #24]
  46fa7c:	add	x0, x8, x10
  46fa80:	ldur	w1, [x29, #-92]
  46fa84:	bl	466300 <ferror@plt+0x645d0>
  46fa88:	mov	w0, #0x28                  	// #40
  46fa8c:	bl	401cd0 <putchar@plt>
  46fa90:	ldr	x8, [sp, #64]
  46fa94:	ldr	x9, [x8]
  46fa98:	ldur	w1, [x29, #-92]
  46fa9c:	ldur	w2, [x29, #-96]
  46faa0:	ldur	w3, [x29, #-100]
  46faa4:	ldurh	w11, [x29, #-122]
  46faa8:	mov	w4, w11
  46faac:	ldur	x5, [x29, #-88]
  46fab0:	ldr	x6, [x8, #56]
  46fab4:	mov	x0, x9
  46fab8:	bl	4628f0 <ferror@plt+0x60bc0>
  46fabc:	stur	w0, [x29, #-128]
  46fac0:	mov	w0, #0x29                  	// #41
  46fac4:	bl	401cd0 <putchar@plt>
  46fac8:	ldur	w11, [x29, #-128]
  46facc:	cbz	w11, 46fae8 <ferror@plt+0x6ddb8>
  46fad0:	ldur	w8, [x29, #-52]
  46fad4:	cbnz	w8, 46fae8 <ferror@plt+0x6ddb8>
  46fad8:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  46fadc:	add	x0, x0, #0x757
  46fae0:	bl	401cf0 <gettext@plt>
  46fae4:	bl	401ca0 <printf@plt>
  46fae8:	ldur	x8, [x29, #-112]
  46faec:	ldur	x9, [x29, #-120]
  46faf0:	cmp	x8, x9
  46faf4:	b.ne	46fb28 <ferror@plt+0x6ddf8>  // b.any
  46faf8:	ldr	x8, [sp, #128]
  46fafc:	ldr	x9, [sp, #120]
  46fb00:	cmp	x8, x9
  46fb04:	b.ne	46fb28 <ferror@plt+0x6ddf8>  // b.any
  46fb08:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46fb0c:	add	x0, x0, #0x970
  46fb10:	bl	401cf0 <gettext@plt>
  46fb14:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  46fb18:	add	x8, x8, #0x700
  46fb1c:	ldr	x1, [x8]
  46fb20:	bl	401910 <fputs@plt>
  46fb24:	b	46fb74 <ferror@plt+0x6de44>
  46fb28:	ldur	x8, [x29, #-112]
  46fb2c:	ldur	x9, [x29, #-120]
  46fb30:	cmp	x8, x9
  46fb34:	b.hi	46fb58 <ferror@plt+0x6de28>  // b.pmore
  46fb38:	ldur	x8, [x29, #-112]
  46fb3c:	ldur	x9, [x29, #-120]
  46fb40:	cmp	x8, x9
  46fb44:	b.ne	46fb74 <ferror@plt+0x6de44>  // b.any
  46fb48:	ldr	x8, [sp, #128]
  46fb4c:	ldr	x9, [sp, #120]
  46fb50:	cmp	x8, x9
  46fb54:	b.ls	46fb74 <ferror@plt+0x6de44>  // b.plast
  46fb58:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46fb5c:	add	x0, x0, #0x980
  46fb60:	bl	401cf0 <gettext@plt>
  46fb64:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  46fb68:	add	x8, x8, #0x700
  46fb6c:	ldr	x1, [x8]
  46fb70:	bl	401910 <fputs@plt>
  46fb74:	mov	w0, #0xa                   	// #10
  46fb78:	bl	401cd0 <putchar@plt>
  46fb7c:	ldurh	w8, [x29, #-122]
  46fb80:	ldr	x9, [sp, #64]
  46fb84:	ldr	x10, [x9]
  46fb88:	mov	w1, w8
  46fb8c:	sxtw	x11, w1
  46fb90:	add	x10, x10, x11
  46fb94:	str	x10, [x9]
  46fb98:	b	46f4d8 <ferror@plt+0x6d7a8>
  46fb9c:	ldr	x8, [sp, #64]
  46fba0:	ldr	x9, [x8]
  46fba4:	ldr	x10, [x8, #48]
  46fba8:	str	x9, [x10]
  46fbac:	ldur	x9, [x29, #-72]
  46fbb0:	ldr	x10, [x8, #16]
  46fbb4:	str	x9, [x10]
  46fbb8:	ldr	x28, [sp, #288]
  46fbbc:	ldp	x29, x30, [sp, #272]
  46fbc0:	add	sp, sp, #0x130
  46fbc4:	ret
  46fbc8:	sub	sp, sp, #0x160
  46fbcc:	stp	x29, x30, [sp, #320]
  46fbd0:	str	x28, [sp, #336]
  46fbd4:	add	x29, sp, #0x140
  46fbd8:	mov	x8, #0xffffffffffffffff    	// #-1
  46fbdc:	adrp	x9, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46fbe0:	add	x9, x9, #0x9c0
  46fbe4:	adrp	x10, 4bf000 <stdout@@GLIBC_2.17+0x1900>
  46fbe8:	add	x10, x10, #0x9b8
  46fbec:	stur	x0, [x29, #-8]
  46fbf0:	stur	x1, [x29, #-16]
  46fbf4:	stur	w2, [x29, #-20]
  46fbf8:	stur	x3, [x29, #-32]
  46fbfc:	stur	x4, [x29, #-40]
  46fc00:	stur	x5, [x29, #-48]
  46fc04:	stur	w6, [x29, #-52]
  46fc08:	ldur	x11, [x29, #-16]
  46fc0c:	ldr	x11, [x11]
  46fc10:	stur	x11, [x29, #-64]
  46fc14:	ldur	x11, [x29, #-48]
  46fc18:	ldr	x11, [x11]
  46fc1c:	stur	x11, [x29, #-72]
  46fc20:	ldur	x11, [x29, #-8]
  46fc24:	ldr	x11, [x11, #32]
  46fc28:	ldur	x12, [x29, #-8]
  46fc2c:	ldr	x12, [x12, #48]
  46fc30:	add	x11, x11, x12
  46fc34:	stur	x11, [x29, #-80]
  46fc38:	stur	x8, [x29, #-112]
  46fc3c:	stur	x8, [x29, #-120]
  46fc40:	stur	x8, [x29, #-128]
  46fc44:	stur	x8, [x29, #-136]
  46fc48:	ldur	w13, [x29, #-20]
  46fc4c:	ldr	w14, [x9]
  46fc50:	cmp	w13, w14
  46fc54:	str	x10, [sp, #24]
  46fc58:	b.cc	46fc74 <ferror@plt+0x6df44>  // b.lo, b.ul, b.last
  46fc5c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46fc60:	add	x0, x0, #0x98f
  46fc64:	bl	401cf0 <gettext@plt>
  46fc68:	ldur	w1, [x29, #-20]
  46fc6c:	bl	4712bc <warn@@Base>
  46fc70:	b	4704d8 <ferror@plt+0x6e7a8>
  46fc74:	ldr	x8, [sp, #24]
  46fc78:	ldr	x9, [x8]
  46fc7c:	ldur	w10, [x29, #-20]
  46fc80:	mov	w11, w10
  46fc84:	mov	x12, #0x68                  	// #104
  46fc88:	mul	x11, x12, x11
  46fc8c:	add	x9, x9, x11
  46fc90:	ldr	x9, [x9, #16]
  46fc94:	stur	x9, [x29, #-88]
  46fc98:	ldr	x9, [x8]
  46fc9c:	ldur	w10, [x29, #-20]
  46fca0:	mov	w11, w10
  46fca4:	mul	x11, x12, x11
  46fca8:	ldr	w10, [x9, x11]
  46fcac:	stur	w10, [x29, #-92]
  46fcb0:	ldr	x9, [x8]
  46fcb4:	ldur	w10, [x29, #-20]
  46fcb8:	mov	w11, w10
  46fcbc:	mul	x11, x12, x11
  46fcc0:	add	x9, x9, x11
  46fcc4:	ldr	w10, [x9, #4]
  46fcc8:	stur	w10, [x29, #-96]
  46fccc:	ldr	x9, [x8]
  46fcd0:	ldur	w10, [x29, #-20]
  46fcd4:	mov	w11, w10
  46fcd8:	mul	x11, x12, x11
  46fcdc:	add	x9, x9, x11
  46fce0:	ldr	w10, [x9, #8]
  46fce4:	stur	w10, [x29, #-100]
  46fce8:	ldur	w10, [x29, #-92]
  46fcec:	cmp	w10, #0x2
  46fcf0:	b.cc	46fd00 <ferror@plt+0x6dfd0>  // b.lo, b.ul, b.last
  46fcf4:	ldur	w8, [x29, #-92]
  46fcf8:	cmp	w8, #0x8
  46fcfc:	b.ls	46fd1c <ferror@plt+0x6dfec>  // b.plast
  46fd00:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46fd04:	add	x0, x0, #0x839
  46fd08:	bl	401cf0 <gettext@plt>
  46fd0c:	ldur	w1, [x29, #-92]
  46fd10:	ldur	w2, [x29, #-20]
  46fd14:	bl	4712bc <warn@@Base>
  46fd18:	b	4704d8 <ferror@plt+0x6e7a8>
  46fd1c:	ldur	x8, [x29, #-32]
  46fd20:	ldur	x9, [x29, #-64]
  46fd24:	ldur	x10, [x29, #-16]
  46fd28:	ldr	x10, [x10]
  46fd2c:	subs	x9, x9, x10
  46fd30:	add	x8, x8, x9
  46fd34:	str	x8, [sp, #160]
  46fd38:	ldur	x8, [x29, #-64]
  46fd3c:	add	x8, x8, #0x1
  46fd40:	ldur	x9, [x29, #-80]
  46fd44:	cmp	x8, x9
  46fd48:	b.ls	46fd64 <ferror@plt+0x6e034>  // b.plast
  46fd4c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46fd50:	add	x0, x0, #0x86f
  46fd54:	bl	401cf0 <gettext@plt>
  46fd58:	ldur	x1, [x29, #-32]
  46fd5c:	bl	4712bc <warn@@Base>
  46fd60:	b	470490 <ferror@plt+0x6e760>
  46fd64:	ldr	x1, [sp, #160]
  46fd68:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46fd6c:	add	x0, x0, #0x78d
  46fd70:	bl	401ca0 <printf@plt>
  46fd74:	mov	w8, #0x1                   	// #1
  46fd78:	str	w8, [sp, #152]
  46fd7c:	ldr	w8, [sp, #152]
  46fd80:	mov	w9, w8
  46fd84:	mov	x10, #0x4                   	// #4
  46fd88:	cmp	x10, x9
  46fd8c:	b.cs	46fdc8 <ferror@plt+0x6e098>  // b.hs, b.nlast
  46fd90:	ldr	w8, [sp, #152]
  46fd94:	mov	w2, w8
  46fd98:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  46fd9c:	add	x0, x0, #0x2b3
  46fda0:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  46fda4:	add	x1, x1, #0x2fb
  46fda8:	bl	4018e0 <ngettext@plt>
  46fdac:	ldr	w1, [sp, #152]
  46fdb0:	mov	w8, #0x4                   	// #4
  46fdb4:	mov	w2, w8
  46fdb8:	str	w8, [sp, #20]
  46fdbc:	bl	4711a8 <error@@Base>
  46fdc0:	ldr	w8, [sp, #20]
  46fdc4:	str	w8, [sp, #152]
  46fdc8:	ldur	x8, [x29, #-64]
  46fdcc:	ldr	w9, [sp, #152]
  46fdd0:	mov	w10, w9
  46fdd4:	add	x8, x8, x10
  46fdd8:	ldur	x10, [x29, #-80]
  46fddc:	cmp	x8, x10
  46fde0:	b.cc	46fe0c <ferror@plt+0x6e0dc>  // b.lo, b.ul, b.last
  46fde4:	ldur	x8, [x29, #-64]
  46fde8:	ldur	x9, [x29, #-80]
  46fdec:	cmp	x8, x9
  46fdf0:	b.cs	46fe08 <ferror@plt+0x6e0d8>  // b.hs, b.nlast
  46fdf4:	ldur	x8, [x29, #-80]
  46fdf8:	ldur	x9, [x29, #-64]
  46fdfc:	subs	x8, x8, x9
  46fe00:	str	w8, [sp, #152]
  46fe04:	b	46fe0c <ferror@plt+0x6e0dc>
  46fe08:	str	wzr, [sp, #152]
  46fe0c:	ldr	w8, [sp, #152]
  46fe10:	cbz	w8, 46fe20 <ferror@plt+0x6e0f0>
  46fe14:	ldr	w8, [sp, #152]
  46fe18:	cmp	w8, #0x8
  46fe1c:	b.ls	46fe28 <ferror@plt+0x6e0f8>  // b.plast
  46fe20:	str	wzr, [sp, #156]
  46fe24:	b	46fe44 <ferror@plt+0x6e114>
  46fe28:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  46fe2c:	add	x8, x8, #0x578
  46fe30:	ldr	x8, [x8]
  46fe34:	ldur	x0, [x29, #-64]
  46fe38:	ldr	w1, [sp, #152]
  46fe3c:	blr	x8
  46fe40:	str	w0, [sp, #156]
  46fe44:	ldur	x8, [x29, #-64]
  46fe48:	add	x8, x8, #0x1
  46fe4c:	stur	x8, [x29, #-64]
  46fe50:	ldur	x8, [x29, #-72]
  46fe54:	cbz	x8, 46ff80 <ferror@plt+0x6e250>
  46fe58:	ldr	w8, [sp, #156]
  46fe5c:	cmp	w8, #0x4
  46fe60:	b.ne	46ff80 <ferror@plt+0x6e250>  // b.any
  46fe64:	ldur	x8, [x29, #-32]
  46fe68:	ldur	x9, [x29, #-72]
  46fe6c:	ldur	x10, [x29, #-16]
  46fe70:	ldr	x10, [x10]
  46fe74:	subs	x9, x9, x10
  46fe78:	add	x8, x8, x9
  46fe7c:	str	x8, [sp, #160]
  46fe80:	ldur	x0, [x29, #-72]
  46fe84:	ldur	x1, [x29, #-80]
  46fe88:	mov	w8, wzr
  46fe8c:	mov	w2, w8
  46fe90:	add	x3, sp, #0x8c
  46fe94:	add	x4, sp, #0x88
  46fe98:	bl	44a2a0 <ferror@plt+0x48570>
  46fe9c:	str	x0, [sp, #144]
  46fea0:	ldr	w8, [sp, #140]
  46fea4:	mov	w9, w8
  46fea8:	ldur	x10, [x29, #-72]
  46feac:	add	x9, x10, x9
  46feb0:	stur	x9, [x29, #-72]
  46feb4:	ldr	x9, [sp, #144]
  46feb8:	stur	x9, [x29, #-120]
  46febc:	ldur	x9, [x29, #-120]
  46fec0:	ldr	x10, [sp, #144]
  46fec4:	cmp	x9, x10
  46fec8:	b.eq	46fed8 <ferror@plt+0x6e1a8>  // b.none
  46fecc:	ldr	w8, [sp, #136]
  46fed0:	orr	w8, w8, #0x2
  46fed4:	str	w8, [sp, #136]
  46fed8:	ldr	w0, [sp, #136]
  46fedc:	bl	45defc <ferror@plt+0x5c1cc>
  46fee0:	ldur	x0, [x29, #-120]
  46fee4:	ldur	w1, [x29, #-92]
  46fee8:	mov	w2, #0x1                   	// #1
  46feec:	bl	4704e8 <ferror@plt+0x6e7b8>
  46fef0:	ldur	x0, [x29, #-72]
  46fef4:	ldur	x1, [x29, #-80]
  46fef8:	mov	w8, wzr
  46fefc:	mov	w2, w8
  46ff00:	add	x3, sp, #0x7c
  46ff04:	add	x4, sp, #0x78
  46ff08:	bl	44a2a0 <ferror@plt+0x48570>
  46ff0c:	str	x0, [sp, #128]
  46ff10:	ldr	w8, [sp, #124]
  46ff14:	mov	w9, w8
  46ff18:	ldur	x10, [x29, #-72]
  46ff1c:	add	x9, x10, x9
  46ff20:	stur	x9, [x29, #-72]
  46ff24:	ldr	x9, [sp, #128]
  46ff28:	stur	x9, [x29, #-136]
  46ff2c:	ldur	x9, [x29, #-136]
  46ff30:	ldr	x10, [sp, #128]
  46ff34:	cmp	x9, x10
  46ff38:	b.eq	46ff48 <ferror@plt+0x6e218>  // b.none
  46ff3c:	ldr	w8, [sp, #120]
  46ff40:	orr	w8, w8, #0x2
  46ff44:	str	w8, [sp, #120]
  46ff48:	ldr	w0, [sp, #120]
  46ff4c:	bl	45defc <ferror@plt+0x5c1cc>
  46ff50:	ldur	x0, [x29, #-136]
  46ff54:	ldur	w1, [x29, #-92]
  46ff58:	mov	w2, #0x1                   	// #1
  46ff5c:	bl	4704e8 <ferror@plt+0x6e7b8>
  46ff60:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46ff64:	add	x0, x0, #0x8aa
  46ff68:	bl	401cf0 <gettext@plt>
  46ff6c:	ldr	x1, [sp, #160]
  46ff70:	mov	w2, #0x8                   	// #8
  46ff74:	adrp	x3, 497000 <warn@@Base+0x25d44>
  46ff78:	add	x3, x3, #0x6b8
  46ff7c:	bl	401ca0 <printf@plt>
  46ff80:	ldr	w8, [sp, #156]
  46ff84:	subs	w8, w8, #0x0
  46ff88:	mov	w9, w8
  46ff8c:	ubfx	x9, x9, #0, #32
  46ff90:	cmp	x9, #0x9
  46ff94:	str	x9, [sp, #8]
  46ff98:	b.hi	47029c <ferror@plt+0x6e56c>  // b.pmore
  46ff9c:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  46ffa0:	add	x8, x8, #0x394
  46ffa4:	ldr	x11, [sp, #8]
  46ffa8:	ldrsw	x10, [x8, x11, lsl #2]
  46ffac:	add	x9, x8, x10
  46ffb0:	br	x9
  46ffb4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  46ffb8:	add	x0, x0, #0x8c8
  46ffbc:	bl	401cf0 <gettext@plt>
  46ffc0:	bl	401ca0 <printf@plt>
  46ffc4:	b	4702b4 <ferror@plt+0x6e584>
  46ffc8:	ldur	x0, [x29, #-64]
  46ffcc:	ldur	x1, [x29, #-80]
  46ffd0:	mov	w8, wzr
  46ffd4:	mov	w2, w8
  46ffd8:	add	x3, sp, #0x6c
  46ffdc:	add	x4, sp, #0x68
  46ffe0:	bl	44a2a0 <ferror@plt+0x48570>
  46ffe4:	str	x0, [sp, #112]
  46ffe8:	ldr	w8, [sp, #108]
  46ffec:	mov	w9, w8
  46fff0:	ldur	x10, [x29, #-64]
  46fff4:	add	x9, x10, x9
  46fff8:	stur	x9, [x29, #-64]
  46fffc:	ldr	x9, [sp, #112]
  470000:	stur	x9, [x29, #-112]
  470004:	ldur	x9, [x29, #-112]
  470008:	ldr	x10, [sp, #112]
  47000c:	cmp	x9, x10
  470010:	b.eq	470020 <ferror@plt+0x6e2f0>  // b.none
  470014:	ldr	w8, [sp, #104]
  470018:	orr	w8, w8, #0x2
  47001c:	str	w8, [sp, #104]
  470020:	ldr	w0, [sp, #104]
  470024:	bl	45defc <ferror@plt+0x5c1cc>
  470028:	ldur	x0, [x29, #-64]
  47002c:	ldur	x1, [x29, #-80]
  470030:	mov	w8, wzr
  470034:	mov	w2, w8
  470038:	add	x3, sp, #0x5c
  47003c:	add	x4, sp, #0x58
  470040:	bl	44a2a0 <ferror@plt+0x48570>
  470044:	str	x0, [sp, #96]
  470048:	ldr	w8, [sp, #92]
  47004c:	mov	w9, w8
  470050:	ldur	x10, [x29, #-64]
  470054:	add	x9, x10, x9
  470058:	stur	x9, [x29, #-64]
  47005c:	ldr	x9, [sp, #96]
  470060:	stur	x9, [x29, #-128]
  470064:	ldur	x9, [x29, #-128]
  470068:	ldr	x10, [sp, #96]
  47006c:	cmp	x9, x10
  470070:	b.eq	470080 <ferror@plt+0x6e350>  // b.none
  470074:	ldr	w8, [sp, #88]
  470078:	orr	w8, w8, #0x2
  47007c:	str	w8, [sp, #88]
  470080:	ldr	w0, [sp, #88]
  470084:	bl	45defc <ferror@plt+0x5c1cc>
  470088:	b	4702b4 <ferror@plt+0x6e584>
  47008c:	ldur	w8, [x29, #-92]
  470090:	str	w8, [sp, #84]
  470094:	ldr	w8, [sp, #84]
  470098:	mov	w9, w8
  47009c:	mov	x10, #0x8                   	// #8
  4700a0:	cmp	x10, x9
  4700a4:	b.cs	4700e0 <ferror@plt+0x6e3b0>  // b.hs, b.nlast
  4700a8:	ldr	w8, [sp, #84]
  4700ac:	mov	w2, w8
  4700b0:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  4700b4:	add	x0, x0, #0x2b3
  4700b8:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  4700bc:	add	x1, x1, #0x2fb
  4700c0:	bl	4018e0 <ngettext@plt>
  4700c4:	ldr	w1, [sp, #84]
  4700c8:	mov	w8, #0x8                   	// #8
  4700cc:	mov	w2, w8
  4700d0:	str	w8, [sp, #4]
  4700d4:	bl	4711a8 <error@@Base>
  4700d8:	ldr	w8, [sp, #4]
  4700dc:	str	w8, [sp, #84]
  4700e0:	ldur	x8, [x29, #-64]
  4700e4:	ldr	w9, [sp, #84]
  4700e8:	mov	w10, w9
  4700ec:	add	x8, x8, x10
  4700f0:	ldur	x10, [x29, #-80]
  4700f4:	cmp	x8, x10
  4700f8:	b.cc	470124 <ferror@plt+0x6e3f4>  // b.lo, b.ul, b.last
  4700fc:	ldur	x8, [x29, #-64]
  470100:	ldur	x9, [x29, #-80]
  470104:	cmp	x8, x9
  470108:	b.cs	470120 <ferror@plt+0x6e3f0>  // b.hs, b.nlast
  47010c:	ldur	x8, [x29, #-80]
  470110:	ldur	x9, [x29, #-64]
  470114:	subs	x8, x8, x9
  470118:	str	w8, [sp, #84]
  47011c:	b	470124 <ferror@plt+0x6e3f4>
  470120:	str	wzr, [sp, #84]
  470124:	ldr	w8, [sp, #84]
  470128:	cbz	w8, 470138 <ferror@plt+0x6e408>
  47012c:	ldr	w8, [sp, #84]
  470130:	cmp	w8, #0x8
  470134:	b.ls	470140 <ferror@plt+0x6e410>  // b.plast
  470138:	stur	xzr, [x29, #-40]
  47013c:	b	47015c <ferror@plt+0x6e42c>
  470140:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  470144:	add	x8, x8, #0x578
  470148:	ldr	x8, [x8]
  47014c:	ldur	x0, [x29, #-64]
  470150:	ldr	w1, [sp, #84]
  470154:	blr	x8
  470158:	stur	x0, [x29, #-40]
  47015c:	ldur	w8, [x29, #-92]
  470160:	mov	w9, w8
  470164:	ldur	x10, [x29, #-64]
  470168:	add	x9, x10, x9
  47016c:	stur	x9, [x29, #-64]
  470170:	ldur	x0, [x29, #-40]
  470174:	ldur	w1, [x29, #-92]
  470178:	bl	466300 <ferror@plt+0x645d0>
  47017c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470180:	add	x0, x0, #0x960
  470184:	bl	401cf0 <gettext@plt>
  470188:	bl	401ca0 <printf@plt>
  47018c:	b	4702b4 <ferror@plt+0x6e584>
  470190:	ldur	x8, [x29, #-72]
  470194:	cbz	x8, 4701a8 <ferror@plt+0x6e478>
  470198:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  47019c:	add	x0, x0, #0x9cf
  4701a0:	bl	401cf0 <gettext@plt>
  4701a4:	bl	401ca0 <printf@plt>
  4701a8:	ldur	x0, [x29, #-64]
  4701ac:	ldur	x1, [x29, #-80]
  4701b0:	mov	w8, wzr
  4701b4:	mov	w2, w8
  4701b8:	add	x3, sp, #0x44
  4701bc:	add	x4, sp, #0x40
  4701c0:	bl	44a2a0 <ferror@plt+0x48570>
  4701c4:	str	x0, [sp, #72]
  4701c8:	ldr	w8, [sp, #68]
  4701cc:	mov	w9, w8
  4701d0:	ldur	x10, [x29, #-64]
  4701d4:	add	x9, x10, x9
  4701d8:	stur	x9, [x29, #-64]
  4701dc:	ldr	x9, [sp, #72]
  4701e0:	stur	x9, [x29, #-120]
  4701e4:	ldur	x9, [x29, #-120]
  4701e8:	ldr	x10, [sp, #72]
  4701ec:	cmp	x9, x10
  4701f0:	b.eq	470200 <ferror@plt+0x6e4d0>  // b.none
  4701f4:	ldr	w8, [sp, #64]
  4701f8:	orr	w8, w8, #0x2
  4701fc:	str	w8, [sp, #64]
  470200:	ldr	w0, [sp, #64]
  470204:	bl	45defc <ferror@plt+0x5c1cc>
  470208:	ldur	x0, [x29, #-120]
  47020c:	ldur	w1, [x29, #-92]
  470210:	mov	w2, #0x1                   	// #1
  470214:	bl	4704e8 <ferror@plt+0x6e7b8>
  470218:	ldur	x0, [x29, #-64]
  47021c:	ldur	x1, [x29, #-80]
  470220:	mov	w8, wzr
  470224:	mov	w2, w8
  470228:	add	x3, sp, #0x34
  47022c:	add	x4, sp, #0x30
  470230:	bl	44a2a0 <ferror@plt+0x48570>
  470234:	str	x0, [sp, #56]
  470238:	ldr	w8, [sp, #52]
  47023c:	mov	w9, w8
  470240:	ldur	x10, [x29, #-64]
  470244:	add	x9, x10, x9
  470248:	stur	x9, [x29, #-64]
  47024c:	ldr	x9, [sp, #56]
  470250:	stur	x9, [x29, #-136]
  470254:	ldur	x9, [x29, #-136]
  470258:	ldr	x10, [sp, #56]
  47025c:	cmp	x9, x10
  470260:	b.eq	470270 <ferror@plt+0x6e540>  // b.none
  470264:	ldr	w8, [sp, #48]
  470268:	orr	w8, w8, #0x2
  47026c:	str	w8, [sp, #48]
  470270:	ldr	w0, [sp, #48]
  470274:	bl	45defc <ferror@plt+0x5c1cc>
  470278:	ldur	x0, [x29, #-136]
  47027c:	ldur	w1, [x29, #-92]
  470280:	mov	w2, #0x1                   	// #1
  470284:	bl	4704e8 <ferror@plt+0x6e7b8>
  470288:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  47028c:	add	x0, x0, #0xa03
  470290:	bl	401cf0 <gettext@plt>
  470294:	bl	401ca0 <printf@plt>
  470298:	b	46fd1c <ferror@plt+0x6dfec>
  47029c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4702a0:	add	x0, x0, #0xa0f
  4702a4:	bl	401cf0 <gettext@plt>
  4702a8:	ldr	w1, [sp, #156]
  4702ac:	bl	4711a8 <error@@Base>
  4702b0:	b	4704d8 <ferror@plt+0x6e7a8>
  4702b4:	ldr	w8, [sp, #156]
  4702b8:	cbnz	w8, 4702c0 <ferror@plt+0x6e590>
  4702bc:	b	470490 <ferror@plt+0x6e760>
  4702c0:	ldr	w8, [sp, #156]
  4702c4:	cmp	w8, #0x4
  4702c8:	b.eq	4702d0 <ferror@plt+0x6e5a0>  // b.none
  4702cc:	b	46fd1c <ferror@plt+0x6dfec>
  4702d0:	ldur	x8, [x29, #-64]
  4702d4:	add	x8, x8, #0x2
  4702d8:	ldur	x9, [x29, #-80]
  4702dc:	cmp	x8, x9
  4702e0:	b.ls	4702fc <ferror@plt+0x6e5cc>  // b.plast
  4702e4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4702e8:	add	x0, x0, #0x86f
  4702ec:	bl	401cf0 <gettext@plt>
  4702f0:	ldur	x1, [x29, #-32]
  4702f4:	bl	4712bc <warn@@Base>
  4702f8:	b	470490 <ferror@plt+0x6e760>
  4702fc:	ldur	x0, [x29, #-64]
  470300:	ldur	x1, [x29, #-80]
  470304:	mov	w8, wzr
  470308:	mov	w2, w8
  47030c:	add	x3, sp, #0x24
  470310:	add	x4, sp, #0x20
  470314:	bl	44a2a0 <ferror@plt+0x48570>
  470318:	str	x0, [sp, #40]
  47031c:	ldr	w8, [sp, #36]
  470320:	mov	w9, w8
  470324:	ldur	x10, [x29, #-64]
  470328:	add	x9, x10, x9
  47032c:	stur	x9, [x29, #-64]
  470330:	ldr	x9, [sp, #40]
  470334:	stur	x9, [x29, #-144]
  470338:	ldur	x9, [x29, #-144]
  47033c:	ldr	x10, [sp, #40]
  470340:	cmp	x9, x10
  470344:	b.eq	470354 <ferror@plt+0x6e624>  // b.none
  470348:	ldr	w8, [sp, #32]
  47034c:	orr	w8, w8, #0x2
  470350:	str	w8, [sp, #32]
  470354:	ldr	w0, [sp, #32]
  470358:	bl	45defc <ferror@plt+0x5c1cc>
  47035c:	ldur	x8, [x29, #-112]
  470360:	ldur	x9, [x29, #-40]
  470364:	add	x0, x8, x9
  470368:	ldur	w1, [x29, #-92]
  47036c:	bl	466300 <ferror@plt+0x645d0>
  470370:	ldur	x8, [x29, #-128]
  470374:	ldur	x9, [x29, #-40]
  470378:	add	x0, x8, x9
  47037c:	ldur	w1, [x29, #-92]
  470380:	bl	466300 <ferror@plt+0x645d0>
  470384:	mov	w0, #0x28                  	// #40
  470388:	bl	401cd0 <putchar@plt>
  47038c:	ldur	x8, [x29, #-64]
  470390:	ldur	w1, [x29, #-92]
  470394:	ldur	w2, [x29, #-96]
  470398:	ldur	w3, [x29, #-100]
  47039c:	ldur	x4, [x29, #-144]
  4703a0:	ldur	x5, [x29, #-88]
  4703a4:	ldur	x6, [x29, #-8]
  4703a8:	mov	x0, x8
  4703ac:	bl	4628f0 <ferror@plt+0x60bc0>
  4703b0:	stur	w0, [x29, #-148]
  4703b4:	mov	w0, #0x29                  	// #41
  4703b8:	bl	401cd0 <putchar@plt>
  4703bc:	ldur	w10, [x29, #-148]
  4703c0:	cbz	w10, 4703dc <ferror@plt+0x6e6ac>
  4703c4:	ldur	w8, [x29, #-52]
  4703c8:	cbnz	w8, 4703dc <ferror@plt+0x6e6ac>
  4703cc:	adrp	x0, 4a2000 <warn@@Base+0x30d44>
  4703d0:	add	x0, x0, #0x757
  4703d4:	bl	401cf0 <gettext@plt>
  4703d8:	bl	401ca0 <printf@plt>
  4703dc:	ldur	x8, [x29, #-112]
  4703e0:	ldur	x9, [x29, #-128]
  4703e4:	cmp	x8, x9
  4703e8:	b.ne	47041c <ferror@plt+0x6e6ec>  // b.any
  4703ec:	ldur	x8, [x29, #-120]
  4703f0:	ldur	x9, [x29, #-136]
  4703f4:	cmp	x8, x9
  4703f8:	b.ne	47041c <ferror@plt+0x6e6ec>  // b.any
  4703fc:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470400:	add	x0, x0, #0x970
  470404:	bl	401cf0 <gettext@plt>
  470408:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  47040c:	add	x8, x8, #0x700
  470410:	ldr	x1, [x8]
  470414:	bl	401910 <fputs@plt>
  470418:	b	470468 <ferror@plt+0x6e738>
  47041c:	ldur	x8, [x29, #-112]
  470420:	ldur	x9, [x29, #-128]
  470424:	cmp	x8, x9
  470428:	b.hi	47044c <ferror@plt+0x6e71c>  // b.pmore
  47042c:	ldur	x8, [x29, #-112]
  470430:	ldur	x9, [x29, #-128]
  470434:	cmp	x8, x9
  470438:	b.ne	470468 <ferror@plt+0x6e738>  // b.any
  47043c:	ldur	x8, [x29, #-120]
  470440:	ldur	x9, [x29, #-136]
  470444:	cmp	x8, x9
  470448:	b.ls	470468 <ferror@plt+0x6e738>  // b.plast
  47044c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470450:	add	x0, x0, #0x980
  470454:	bl	401cf0 <gettext@plt>
  470458:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  47045c:	add	x8, x8, #0x700
  470460:	ldr	x1, [x8]
  470464:	bl	401910 <fputs@plt>
  470468:	mov	w0, #0xa                   	// #10
  47046c:	bl	401cd0 <putchar@plt>
  470470:	ldur	x8, [x29, #-144]
  470474:	ldur	x9, [x29, #-64]
  470478:	add	x8, x9, x8
  47047c:	stur	x8, [x29, #-64]
  470480:	mov	x8, #0xffffffffffffffff    	// #-1
  470484:	stur	x8, [x29, #-136]
  470488:	stur	x8, [x29, #-120]
  47048c:	b	46fd1c <ferror@plt+0x6dfec>
  470490:	ldur	x8, [x29, #-120]
  470494:	mov	x9, #0xffffffffffffffff    	// #-1
  470498:	cmp	x8, x9
  47049c:	b.ne	4704b0 <ferror@plt+0x6e780>  // b.any
  4704a0:	ldur	x8, [x29, #-136]
  4704a4:	mov	x9, #0xffffffffffffffff    	// #-1
  4704a8:	cmp	x8, x9
  4704ac:	b.eq	4704c0 <ferror@plt+0x6e790>  // b.none
  4704b0:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4704b4:	add	x0, x0, #0xa34
  4704b8:	bl	401cf0 <gettext@plt>
  4704bc:	bl	401ca0 <printf@plt>
  4704c0:	ldur	x8, [x29, #-64]
  4704c4:	ldur	x9, [x29, #-16]
  4704c8:	str	x8, [x9]
  4704cc:	ldur	x8, [x29, #-72]
  4704d0:	ldur	x9, [x29, #-48]
  4704d4:	str	x8, [x9]
  4704d8:	ldr	x28, [sp, #336]
  4704dc:	ldp	x29, x30, [sp, #320]
  4704e0:	add	sp, sp, #0x160
  4704e4:	ret
  4704e8:	sub	sp, sp, #0x30
  4704ec:	stp	x29, x30, [sp, #32]
  4704f0:	add	x29, sp, #0x20
  4704f4:	stur	x0, [x29, #-8]
  4704f8:	stur	w1, [x29, #-12]
  4704fc:	str	w2, [sp, #16]
  470500:	ldur	w8, [x29, #-12]
  470504:	cbnz	w8, 470514 <ferror@plt+0x6e7e4>
  470508:	mov	w8, #0x4                   	// #4
  47050c:	str	w8, [sp, #12]
  470510:	b	470524 <ferror@plt+0x6e7f4>
  470514:	ldur	w8, [x29, #-12]
  470518:	mov	w9, #0x2                   	// #2
  47051c:	mul	w8, w8, w9
  470520:	str	w8, [sp, #12]
  470524:	ldur	x8, [x29, #-8]
  470528:	ldur	x9, [x29, #-8]
  47052c:	cmp	x8, x9
  470530:	b.ne	470538 <ferror@plt+0x6e808>  // b.any
  470534:	b	470558 <ferror@plt+0x6e828>
  470538:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  47053c:	add	x0, x0, #0x7ad
  470540:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  470544:	add	x1, x1, #0xc4b
  470548:	mov	w2, #0x127                 	// #295
  47054c:	adrp	x3, 4a5000 <warn@@Base+0x33d44>
  470550:	add	x3, x3, #0x7cc
  470554:	bl	401cb0 <__assert_fail@plt>
  470558:	ldur	x8, [x29, #-8]
  47055c:	cbnz	x8, 470568 <ferror@plt+0x6e838>
  470560:	ldr	w8, [sp, #16]
  470564:	cbz	w8, 470584 <ferror@plt+0x6e854>
  470568:	ldr	w8, [sp, #12]
  47056c:	subs	w1, w8, #0x1
  470570:	ldur	x2, [x29, #-8]
  470574:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470578:	add	x0, x0, #0x800
  47057c:	bl	401ca0 <printf@plt>
  470580:	b	4705a0 <ferror@plt+0x6e870>
  470584:	ldr	w8, [sp, #12]
  470588:	add	w1, w8, #0x1
  47058c:	adrp	x0, 486000 <warn@@Base+0x14d44>
  470590:	add	x0, x0, #0xb0f
  470594:	adrp	x2, 497000 <warn@@Base+0x25d44>
  470598:	add	x2, x2, #0x6b8
  47059c:	bl	401ca0 <printf@plt>
  4705a0:	ldp	x29, x30, [sp, #32]
  4705a4:	add	sp, sp, #0x30
  4705a8:	ret
  4705ac:	sub	sp, sp, #0x30
  4705b0:	stp	x29, x30, [sp, #32]
  4705b4:	add	x29, sp, #0x20
  4705b8:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4705bc:	add	x8, x8, #0x498
  4705c0:	mov	x9, #0xf                   	// #15
  4705c4:	adrp	x2, 4a4000 <warn@@Base+0x32d44>
  4705c8:	add	x2, x2, #0xe16
  4705cc:	adrp	x10, 4a5000 <warn@@Base+0x33d44>
  4705d0:	add	x10, x10, #0x8c3
  4705d4:	stur	w0, [x29, #-4]
  4705d8:	stur	w1, [x29, #-8]
  4705dc:	ldur	w3, [x29, #-4]
  4705e0:	mov	x0, x8
  4705e4:	mov	x1, x9
  4705e8:	str	x8, [sp, #16]
  4705ec:	str	x10, [sp, #8]
  4705f0:	bl	4019e0 <snprintf@plt>
  4705f4:	ldur	w1, [x29, #-8]
  4705f8:	ldr	x8, [sp, #8]
  4705fc:	mov	x0, x8
  470600:	ldr	x2, [sp, #16]
  470604:	bl	401ca0 <printf@plt>
  470608:	ldp	x29, x30, [sp, #32]
  47060c:	add	sp, sp, #0x30
  470610:	ret
  470614:	sub	sp, sp, #0x20
  470618:	mov	w8, #0x8                   	// #8
  47061c:	mov	x9, #0xfffffffffffffffe    	// #-2
  470620:	str	x0, [sp, #24]
  470624:	str	w1, [sp, #20]
  470628:	ldr	w10, [sp, #20]
  47062c:	mul	w8, w10, w8
  470630:	subs	w8, w8, #0x1
  470634:	mov	w11, w8
  470638:	lsl	x9, x9, x11
  47063c:	mvn	x9, x9
  470640:	str	x9, [sp, #8]
  470644:	ldr	x9, [sp, #24]
  470648:	ldr	x11, [sp, #8]
  47064c:	and	x9, x9, x11
  470650:	ldr	x11, [sp, #8]
  470654:	cmp	x9, x11
  470658:	cset	w8, eq  // eq = none
  47065c:	and	w0, w8, #0x1
  470660:	add	sp, sp, #0x20
  470664:	ret
  470668:	sub	sp, sp, #0x30
  47066c:	str	x0, [sp, #40]
  470670:	str	x1, [sp, #32]
  470674:	ldr	x8, [sp, #40]
  470678:	str	x8, [sp, #24]
  47067c:	ldr	x8, [sp, #32]
  470680:	str	x8, [sp, #16]
  470684:	ldr	x8, [sp, #24]
  470688:	ldr	x8, [x8]
  47068c:	str	x8, [sp, #8]
  470690:	ldr	x8, [sp, #16]
  470694:	ldr	x8, [x8]
  470698:	str	x8, [sp]
  47069c:	ldr	x8, [sp, #8]
  4706a0:	ldr	x9, [sp]
  4706a4:	cmp	x8, x9
  4706a8:	cset	w10, hi  // hi = pmore
  4706ac:	and	w10, w10, #0x1
  4706b0:	ldr	x8, [sp]
  4706b4:	ldr	x9, [sp, #8]
  4706b8:	cmp	x8, x9
  4706bc:	cset	w11, hi  // hi = pmore
  4706c0:	and	w11, w11, #0x1
  4706c4:	subs	w0, w10, w11
  4706c8:	add	sp, sp, #0x30
  4706cc:	ret
  4706d0:	sub	sp, sp, #0xf0
  4706d4:	stp	x29, x30, [sp, #224]
  4706d8:	add	x29, sp, #0xe0
  4706dc:	adrp	x8, 4a1000 <warn@@Base+0x2fd44>
  4706e0:	add	x8, x8, #0x2b3
  4706e4:	adrp	x9, 4a1000 <warn@@Base+0x2fd44>
  4706e8:	add	x9, x9, #0x2fb
  4706ec:	adrp	x10, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4706f0:	add	x10, x10, #0x578
  4706f4:	stur	x0, [x29, #-8]
  4706f8:	stur	x1, [x29, #-16]
  4706fc:	stur	w2, [x29, #-20]
  470700:	stur	x3, [x29, #-32]
  470704:	stur	x4, [x29, #-40]
  470708:	ldur	x11, [x29, #-8]
  47070c:	stur	x11, [x29, #-48]
  470710:	str	x8, [sp, #56]
  470714:	str	x9, [sp, #48]
  470718:	str	x10, [sp, #40]
  47071c:	ldur	x8, [x29, #-32]
  470720:	ldur	x9, [x29, #-8]
  470724:	ldur	x10, [x29, #-48]
  470728:	subs	x9, x9, x10
  47072c:	add	x8, x8, x9
  470730:	stur	x8, [x29, #-56]
  470734:	mov	x8, #0xffffffffffffffff    	// #-1
  470738:	stur	x8, [x29, #-72]
  47073c:	stur	x8, [x29, #-88]
  470740:	ldur	x8, [x29, #-8]
  470744:	add	x8, x8, #0x1
  470748:	ldur	x9, [x29, #-16]
  47074c:	cmp	x8, x9
  470750:	b.ls	47076c <ferror@plt+0x6ea3c>  // b.plast
  470754:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470758:	add	x0, x0, #0xc6d
  47075c:	bl	401cf0 <gettext@plt>
  470760:	ldur	x1, [x29, #-32]
  470764:	bl	4712bc <warn@@Base>
  470768:	b	470e14 <ferror@plt+0x6f0e4>
  47076c:	ldur	x1, [x29, #-56]
  470770:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470774:	add	x0, x0, #0x78d
  470778:	bl	401ca0 <printf@plt>
  47077c:	mov	w8, #0x1                   	// #1
  470780:	stur	w8, [x29, #-92]
  470784:	ldur	w8, [x29, #-92]
  470788:	mov	w9, w8
  47078c:	mov	x10, #0x4                   	// #4
  470790:	cmp	x10, x9
  470794:	b.cs	4707c8 <ferror@plt+0x6ea98>  // b.hs, b.nlast
  470798:	ldur	w8, [x29, #-92]
  47079c:	mov	w2, w8
  4707a0:	ldr	x0, [sp, #56]
  4707a4:	ldr	x1, [sp, #48]
  4707a8:	bl	4018e0 <ngettext@plt>
  4707ac:	ldur	w1, [x29, #-92]
  4707b0:	mov	w8, #0x4                   	// #4
  4707b4:	mov	w2, w8
  4707b8:	str	w8, [sp, #36]
  4707bc:	bl	4711a8 <error@@Base>
  4707c0:	ldr	w8, [sp, #36]
  4707c4:	stur	w8, [x29, #-92]
  4707c8:	ldur	x8, [x29, #-8]
  4707cc:	ldur	w9, [x29, #-92]
  4707d0:	mov	w10, w9
  4707d4:	add	x8, x8, x10
  4707d8:	ldur	x10, [x29, #-16]
  4707dc:	cmp	x8, x10
  4707e0:	b.cc	47080c <ferror@plt+0x6eadc>  // b.lo, b.ul, b.last
  4707e4:	ldur	x8, [x29, #-8]
  4707e8:	ldur	x9, [x29, #-16]
  4707ec:	cmp	x8, x9
  4707f0:	b.cs	470808 <ferror@plt+0x6ead8>  // b.hs, b.nlast
  4707f4:	ldur	x8, [x29, #-16]
  4707f8:	ldur	x9, [x29, #-8]
  4707fc:	subs	x8, x8, x9
  470800:	stur	w8, [x29, #-92]
  470804:	b	47080c <ferror@plt+0x6eadc>
  470808:	stur	wzr, [x29, #-92]
  47080c:	ldur	w8, [x29, #-92]
  470810:	cbz	w8, 470820 <ferror@plt+0x6eaf0>
  470814:	ldur	w8, [x29, #-92]
  470818:	cmp	w8, #0x8
  47081c:	b.ls	470828 <ferror@plt+0x6eaf8>  // b.plast
  470820:	stur	wzr, [x29, #-60]
  470824:	b	470840 <ferror@plt+0x6eb10>
  470828:	ldr	x8, [sp, #40]
  47082c:	ldr	x9, [x8]
  470830:	ldur	x0, [x29, #-8]
  470834:	ldur	w1, [x29, #-92]
  470838:	blr	x9
  47083c:	stur	w0, [x29, #-60]
  470840:	ldur	x8, [x29, #-8]
  470844:	add	x8, x8, #0x1
  470848:	stur	x8, [x29, #-8]
  47084c:	ldur	w8, [x29, #-60]
  470850:	subs	w8, w8, #0x0
  470854:	mov	w9, w8
  470858:	ubfx	x9, x9, #0, #32
  47085c:	cmp	x9, #0x7
  470860:	str	x9, [sp, #24]
  470864:	b.hi	470d50 <ferror@plt+0x6f020>  // b.pmore
  470868:	adrp	x8, 49e000 <warn@@Base+0x2cd44>
  47086c:	add	x8, x8, #0x3bc
  470870:	ldr	x11, [sp, #24]
  470874:	ldrsw	x10, [x8, x11, lsl #2]
  470878:	add	x9, x8, x10
  47087c:	br	x9
  470880:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470884:	add	x0, x0, #0x8c8
  470888:	bl	401cf0 <gettext@plt>
  47088c:	bl	401ca0 <printf@plt>
  470890:	b	470d68 <ferror@plt+0x6f038>
  470894:	ldur	w8, [x29, #-20]
  470898:	stur	w8, [x29, #-96]
  47089c:	ldur	w8, [x29, #-96]
  4708a0:	mov	w9, w8
  4708a4:	mov	x10, #0x8                   	// #8
  4708a8:	cmp	x10, x9
  4708ac:	b.cs	4708e0 <ferror@plt+0x6ebb0>  // b.hs, b.nlast
  4708b0:	ldur	w8, [x29, #-96]
  4708b4:	mov	w2, w8
  4708b8:	ldr	x0, [sp, #56]
  4708bc:	ldr	x1, [sp, #48]
  4708c0:	bl	4018e0 <ngettext@plt>
  4708c4:	ldur	w1, [x29, #-96]
  4708c8:	mov	w8, #0x8                   	// #8
  4708cc:	mov	w2, w8
  4708d0:	str	w8, [sp, #20]
  4708d4:	bl	4711a8 <error@@Base>
  4708d8:	ldr	w8, [sp, #20]
  4708dc:	stur	w8, [x29, #-96]
  4708e0:	ldur	x8, [x29, #-8]
  4708e4:	ldur	w9, [x29, #-96]
  4708e8:	mov	w10, w9
  4708ec:	add	x8, x8, x10
  4708f0:	ldur	x10, [x29, #-16]
  4708f4:	cmp	x8, x10
  4708f8:	b.cc	470924 <ferror@plt+0x6ebf4>  // b.lo, b.ul, b.last
  4708fc:	ldur	x8, [x29, #-8]
  470900:	ldur	x9, [x29, #-16]
  470904:	cmp	x8, x9
  470908:	b.cs	470920 <ferror@plt+0x6ebf0>  // b.hs, b.nlast
  47090c:	ldur	x8, [x29, #-16]
  470910:	ldur	x9, [x29, #-8]
  470914:	subs	x8, x8, x9
  470918:	stur	w8, [x29, #-96]
  47091c:	b	470924 <ferror@plt+0x6ebf4>
  470920:	stur	wzr, [x29, #-96]
  470924:	ldur	w8, [x29, #-96]
  470928:	cbz	w8, 470938 <ferror@plt+0x6ec08>
  47092c:	ldur	w8, [x29, #-96]
  470930:	cmp	w8, #0x8
  470934:	b.ls	470940 <ferror@plt+0x6ec10>  // b.plast
  470938:	stur	xzr, [x29, #-40]
  47093c:	b	470958 <ferror@plt+0x6ec28>
  470940:	ldr	x8, [sp, #40]
  470944:	ldr	x9, [x8]
  470948:	ldur	x0, [x29, #-8]
  47094c:	ldur	w1, [x29, #-96]
  470950:	blr	x9
  470954:	stur	x0, [x29, #-40]
  470958:	ldur	w8, [x29, #-20]
  47095c:	mov	w9, w8
  470960:	ldur	x10, [x29, #-8]
  470964:	add	x9, x10, x9
  470968:	stur	x9, [x29, #-8]
  47096c:	ldur	x0, [x29, #-40]
  470970:	ldur	w1, [x29, #-20]
  470974:	bl	466300 <ferror@plt+0x645d0>
  470978:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  47097c:	add	x0, x0, #0x960
  470980:	bl	401cf0 <gettext@plt>
  470984:	bl	401ca0 <printf@plt>
  470988:	b	470d68 <ferror@plt+0x6f038>
  47098c:	ldur	w8, [x29, #-20]
  470990:	stur	w8, [x29, #-100]
  470994:	ldur	w8, [x29, #-100]
  470998:	mov	w9, w8
  47099c:	mov	x10, #0x8                   	// #8
  4709a0:	cmp	x10, x9
  4709a4:	b.cs	4709d8 <ferror@plt+0x6eca8>  // b.hs, b.nlast
  4709a8:	ldur	w8, [x29, #-100]
  4709ac:	mov	w2, w8
  4709b0:	ldr	x0, [sp, #56]
  4709b4:	ldr	x1, [sp, #48]
  4709b8:	bl	4018e0 <ngettext@plt>
  4709bc:	ldur	w1, [x29, #-100]
  4709c0:	mov	w8, #0x8                   	// #8
  4709c4:	mov	w2, w8
  4709c8:	str	w8, [sp, #16]
  4709cc:	bl	4711a8 <error@@Base>
  4709d0:	ldr	w8, [sp, #16]
  4709d4:	stur	w8, [x29, #-100]
  4709d8:	ldur	x8, [x29, #-8]
  4709dc:	ldur	w9, [x29, #-100]
  4709e0:	mov	w10, w9
  4709e4:	add	x8, x8, x10
  4709e8:	ldur	x10, [x29, #-16]
  4709ec:	cmp	x8, x10
  4709f0:	b.cc	470a1c <ferror@plt+0x6ecec>  // b.lo, b.ul, b.last
  4709f4:	ldur	x8, [x29, #-8]
  4709f8:	ldur	x9, [x29, #-16]
  4709fc:	cmp	x8, x9
  470a00:	b.cs	470a18 <ferror@plt+0x6ece8>  // b.hs, b.nlast
  470a04:	ldur	x8, [x29, #-16]
  470a08:	ldur	x9, [x29, #-8]
  470a0c:	subs	x8, x8, x9
  470a10:	stur	w8, [x29, #-100]
  470a14:	b	470a1c <ferror@plt+0x6ecec>
  470a18:	stur	wzr, [x29, #-100]
  470a1c:	ldur	w8, [x29, #-100]
  470a20:	cbz	w8, 470a30 <ferror@plt+0x6ed00>
  470a24:	ldur	w8, [x29, #-100]
  470a28:	cmp	w8, #0x8
  470a2c:	b.ls	470a38 <ferror@plt+0x6ed08>  // b.plast
  470a30:	stur	xzr, [x29, #-72]
  470a34:	b	470a50 <ferror@plt+0x6ed20>
  470a38:	ldr	x8, [sp, #40]
  470a3c:	ldr	x9, [x8]
  470a40:	ldur	x0, [x29, #-8]
  470a44:	ldur	w1, [x29, #-100]
  470a48:	blr	x9
  470a4c:	stur	x0, [x29, #-72]
  470a50:	ldur	w8, [x29, #-20]
  470a54:	mov	w9, w8
  470a58:	ldur	x10, [x29, #-8]
  470a5c:	add	x9, x10, x9
  470a60:	stur	x9, [x29, #-8]
  470a64:	ldur	x0, [x29, #-8]
  470a68:	ldur	x1, [x29, #-16]
  470a6c:	mov	w8, wzr
  470a70:	mov	w2, w8
  470a74:	add	x3, sp, #0x6c
  470a78:	add	x4, sp, #0x68
  470a7c:	bl	44a2a0 <ferror@plt+0x48570>
  470a80:	str	x0, [sp, #112]
  470a84:	ldr	w8, [sp, #108]
  470a88:	mov	w9, w8
  470a8c:	ldur	x10, [x29, #-8]
  470a90:	add	x9, x10, x9
  470a94:	stur	x9, [x29, #-8]
  470a98:	ldr	x9, [sp, #112]
  470a9c:	stur	x9, [x29, #-80]
  470aa0:	ldur	x9, [x29, #-80]
  470aa4:	ldr	x10, [sp, #112]
  470aa8:	cmp	x9, x10
  470aac:	b.eq	470abc <ferror@plt+0x6ed8c>  // b.none
  470ab0:	ldr	w8, [sp, #104]
  470ab4:	orr	w8, w8, #0x2
  470ab8:	str	w8, [sp, #104]
  470abc:	ldr	w0, [sp, #104]
  470ac0:	bl	45defc <ferror@plt+0x5c1cc>
  470ac4:	ldur	x8, [x29, #-72]
  470ac8:	ldur	x9, [x29, #-80]
  470acc:	add	x8, x8, x9
  470ad0:	stur	x8, [x29, #-88]
  470ad4:	b	470d68 <ferror@plt+0x6f038>
  470ad8:	ldur	x0, [x29, #-8]
  470adc:	ldur	x1, [x29, #-16]
  470ae0:	mov	w8, wzr
  470ae4:	mov	w2, w8
  470ae8:	add	x3, sp, #0x5c
  470aec:	add	x4, sp, #0x58
  470af0:	bl	44a2a0 <ferror@plt+0x48570>
  470af4:	str	x0, [sp, #96]
  470af8:	ldr	w8, [sp, #92]
  470afc:	mov	w9, w8
  470b00:	ldur	x10, [x29, #-8]
  470b04:	add	x9, x10, x9
  470b08:	stur	x9, [x29, #-8]
  470b0c:	ldr	x9, [sp, #96]
  470b10:	stur	x9, [x29, #-72]
  470b14:	ldur	x9, [x29, #-72]
  470b18:	ldr	x10, [sp, #96]
  470b1c:	cmp	x9, x10
  470b20:	b.eq	470b30 <ferror@plt+0x6ee00>  // b.none
  470b24:	ldr	w8, [sp, #88]
  470b28:	orr	w8, w8, #0x2
  470b2c:	str	w8, [sp, #88]
  470b30:	ldr	w0, [sp, #88]
  470b34:	bl	45defc <ferror@plt+0x5c1cc>
  470b38:	ldur	x0, [x29, #-8]
  470b3c:	ldur	x1, [x29, #-16]
  470b40:	mov	w8, wzr
  470b44:	mov	w2, w8
  470b48:	add	x3, sp, #0x4c
  470b4c:	add	x4, sp, #0x48
  470b50:	bl	44a2a0 <ferror@plt+0x48570>
  470b54:	str	x0, [sp, #80]
  470b58:	ldr	w8, [sp, #76]
  470b5c:	mov	w9, w8
  470b60:	ldur	x10, [x29, #-8]
  470b64:	add	x9, x10, x9
  470b68:	stur	x9, [x29, #-8]
  470b6c:	ldr	x9, [sp, #80]
  470b70:	stur	x9, [x29, #-88]
  470b74:	ldur	x9, [x29, #-88]
  470b78:	ldr	x10, [sp, #80]
  470b7c:	cmp	x9, x10
  470b80:	b.eq	470b90 <ferror@plt+0x6ee60>  // b.none
  470b84:	ldr	w8, [sp, #72]
  470b88:	orr	w8, w8, #0x2
  470b8c:	str	w8, [sp, #72]
  470b90:	ldr	w0, [sp, #72]
  470b94:	bl	45defc <ferror@plt+0x5c1cc>
  470b98:	b	470d68 <ferror@plt+0x6f038>
  470b9c:	ldur	w8, [x29, #-20]
  470ba0:	str	w8, [sp, #68]
  470ba4:	ldr	w8, [sp, #68]
  470ba8:	mov	w9, w8
  470bac:	mov	x10, #0x8                   	// #8
  470bb0:	cmp	x10, x9
  470bb4:	b.cs	470be8 <ferror@plt+0x6eeb8>  // b.hs, b.nlast
  470bb8:	ldr	w8, [sp, #68]
  470bbc:	mov	w2, w8
  470bc0:	ldr	x0, [sp, #56]
  470bc4:	ldr	x1, [sp, #48]
  470bc8:	bl	4018e0 <ngettext@plt>
  470bcc:	ldr	w1, [sp, #68]
  470bd0:	mov	w8, #0x8                   	// #8
  470bd4:	mov	w2, w8
  470bd8:	str	w8, [sp, #12]
  470bdc:	bl	4711a8 <error@@Base>
  470be0:	ldr	w8, [sp, #12]
  470be4:	str	w8, [sp, #68]
  470be8:	ldur	x8, [x29, #-8]
  470bec:	ldr	w9, [sp, #68]
  470bf0:	mov	w10, w9
  470bf4:	add	x8, x8, x10
  470bf8:	ldur	x10, [x29, #-16]
  470bfc:	cmp	x8, x10
  470c00:	b.cc	470c2c <ferror@plt+0x6eefc>  // b.lo, b.ul, b.last
  470c04:	ldur	x8, [x29, #-8]
  470c08:	ldur	x9, [x29, #-16]
  470c0c:	cmp	x8, x9
  470c10:	b.cs	470c28 <ferror@plt+0x6eef8>  // b.hs, b.nlast
  470c14:	ldur	x8, [x29, #-16]
  470c18:	ldur	x9, [x29, #-8]
  470c1c:	subs	x8, x8, x9
  470c20:	str	w8, [sp, #68]
  470c24:	b	470c2c <ferror@plt+0x6eefc>
  470c28:	str	wzr, [sp, #68]
  470c2c:	ldr	w8, [sp, #68]
  470c30:	cbz	w8, 470c40 <ferror@plt+0x6ef10>
  470c34:	ldr	w8, [sp, #68]
  470c38:	cmp	w8, #0x8
  470c3c:	b.ls	470c48 <ferror@plt+0x6ef18>  // b.plast
  470c40:	stur	xzr, [x29, #-72]
  470c44:	b	470c60 <ferror@plt+0x6ef30>
  470c48:	ldr	x8, [sp, #40]
  470c4c:	ldr	x9, [x8]
  470c50:	ldur	x0, [x29, #-8]
  470c54:	ldr	w1, [sp, #68]
  470c58:	blr	x9
  470c5c:	stur	x0, [x29, #-72]
  470c60:	ldur	w8, [x29, #-20]
  470c64:	mov	w9, w8
  470c68:	ldur	x10, [x29, #-8]
  470c6c:	add	x9, x10, x9
  470c70:	stur	x9, [x29, #-8]
  470c74:	ldur	w8, [x29, #-20]
  470c78:	str	w8, [sp, #64]
  470c7c:	ldr	w8, [sp, #64]
  470c80:	mov	w9, w8
  470c84:	mov	x10, #0x8                   	// #8
  470c88:	cmp	x10, x9
  470c8c:	b.cs	470cc0 <ferror@plt+0x6ef90>  // b.hs, b.nlast
  470c90:	ldr	w8, [sp, #64]
  470c94:	mov	w2, w8
  470c98:	ldr	x0, [sp, #56]
  470c9c:	ldr	x1, [sp, #48]
  470ca0:	bl	4018e0 <ngettext@plt>
  470ca4:	ldr	w1, [sp, #64]
  470ca8:	mov	w8, #0x8                   	// #8
  470cac:	mov	w2, w8
  470cb0:	str	w8, [sp, #8]
  470cb4:	bl	4711a8 <error@@Base>
  470cb8:	ldr	w8, [sp, #8]
  470cbc:	str	w8, [sp, #64]
  470cc0:	ldur	x8, [x29, #-8]
  470cc4:	ldr	w9, [sp, #64]
  470cc8:	mov	w10, w9
  470ccc:	add	x8, x8, x10
  470cd0:	ldur	x10, [x29, #-16]
  470cd4:	cmp	x8, x10
  470cd8:	b.cc	470d04 <ferror@plt+0x6efd4>  // b.lo, b.ul, b.last
  470cdc:	ldur	x8, [x29, #-8]
  470ce0:	ldur	x9, [x29, #-16]
  470ce4:	cmp	x8, x9
  470ce8:	b.cs	470d00 <ferror@plt+0x6efd0>  // b.hs, b.nlast
  470cec:	ldur	x8, [x29, #-16]
  470cf0:	ldur	x9, [x29, #-8]
  470cf4:	subs	x8, x8, x9
  470cf8:	str	w8, [sp, #64]
  470cfc:	b	470d04 <ferror@plt+0x6efd4>
  470d00:	str	wzr, [sp, #64]
  470d04:	ldr	w8, [sp, #64]
  470d08:	cbz	w8, 470d18 <ferror@plt+0x6efe8>
  470d0c:	ldr	w8, [sp, #64]
  470d10:	cmp	w8, #0x8
  470d14:	b.ls	470d20 <ferror@plt+0x6eff0>  // b.plast
  470d18:	stur	xzr, [x29, #-88]
  470d1c:	b	470d38 <ferror@plt+0x6f008>
  470d20:	ldr	x8, [sp, #40]
  470d24:	ldr	x9, [x8]
  470d28:	ldur	x0, [x29, #-8]
  470d2c:	ldr	w1, [sp, #64]
  470d30:	blr	x9
  470d34:	stur	x0, [x29, #-88]
  470d38:	ldur	w8, [x29, #-20]
  470d3c:	mov	w9, w8
  470d40:	ldur	x10, [x29, #-8]
  470d44:	add	x9, x10, x9
  470d48:	stur	x9, [x29, #-8]
  470d4c:	b	470d68 <ferror@plt+0x6f038>
  470d50:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470d54:	add	x0, x0, #0xca5
  470d58:	bl	401cf0 <gettext@plt>
  470d5c:	ldur	w1, [x29, #-60]
  470d60:	bl	4711a8 <error@@Base>
  470d64:	stur	wzr, [x29, #-60]
  470d68:	ldur	w8, [x29, #-60]
  470d6c:	cbnz	w8, 470d74 <ferror@plt+0x6f044>
  470d70:	b	470e14 <ferror@plt+0x6f0e4>
  470d74:	ldur	w8, [x29, #-60]
  470d78:	cmp	w8, #0x5
  470d7c:	b.ne	470d84 <ferror@plt+0x6f054>  // b.any
  470d80:	b	47071c <ferror@plt+0x6e9ec>
  470d84:	ldur	x8, [x29, #-72]
  470d88:	ldur	x9, [x29, #-40]
  470d8c:	add	x0, x8, x9
  470d90:	ldur	w1, [x29, #-20]
  470d94:	bl	466300 <ferror@plt+0x645d0>
  470d98:	ldur	x8, [x29, #-88]
  470d9c:	ldur	x9, [x29, #-40]
  470da0:	add	x0, x8, x9
  470da4:	ldur	w1, [x29, #-20]
  470da8:	bl	466300 <ferror@plt+0x645d0>
  470dac:	ldur	x8, [x29, #-72]
  470db0:	ldur	x9, [x29, #-88]
  470db4:	cmp	x8, x9
  470db8:	b.ne	470ddc <ferror@plt+0x6f0ac>  // b.any
  470dbc:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470dc0:	add	x0, x0, #0x971
  470dc4:	bl	401cf0 <gettext@plt>
  470dc8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  470dcc:	add	x8, x8, #0x700
  470dd0:	ldr	x1, [x8]
  470dd4:	bl	401910 <fputs@plt>
  470dd8:	b	470e08 <ferror@plt+0x6f0d8>
  470ddc:	ldur	x8, [x29, #-72]
  470de0:	ldur	x9, [x29, #-88]
  470de4:	cmp	x8, x9
  470de8:	b.ls	470e08 <ferror@plt+0x6f0d8>  // b.plast
  470dec:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470df0:	add	x0, x0, #0x981
  470df4:	bl	401cf0 <gettext@plt>
  470df8:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  470dfc:	add	x8, x8, #0x700
  470e00:	ldr	x1, [x8]
  470e04:	bl	401910 <fputs@plt>
  470e08:	mov	w0, #0xa                   	// #10
  470e0c:	bl	401cd0 <putchar@plt>
  470e10:	b	47071c <ferror@plt+0x6e9ec>
  470e14:	ldp	x29, x30, [sp, #224]
  470e18:	add	sp, sp, #0xf0
  470e1c:	ret
  470e20:	sub	sp, sp, #0x60
  470e24:	stp	x29, x30, [sp, #80]
  470e28:	add	x29, sp, #0x50
  470e2c:	stur	x0, [x29, #-8]
  470e30:	stur	x1, [x29, #-16]
  470e34:	stur	w2, [x29, #-20]
  470e38:	stur	x3, [x29, #-32]
  470e3c:	str	x4, [sp, #40]
  470e40:	ldur	x8, [x29, #-8]
  470e44:	ldur	x9, [x29, #-16]
  470e48:	cmp	x8, x9
  470e4c:	b.cs	4710dc <ferror@plt+0x6f3ac>  // b.hs, b.nlast
  470e50:	ldur	w8, [x29, #-20]
  470e54:	str	w8, [sp, #20]
  470e58:	ldr	w8, [sp, #20]
  470e5c:	mov	w9, w8
  470e60:	mov	x10, #0x8                   	// #8
  470e64:	cmp	x10, x9
  470e68:	b.cs	470ea4 <ferror@plt+0x6f174>  // b.hs, b.nlast
  470e6c:	ldr	w8, [sp, #20]
  470e70:	mov	w2, w8
  470e74:	adrp	x0, 4a1000 <warn@@Base+0x2fd44>
  470e78:	add	x0, x0, #0x2b3
  470e7c:	adrp	x1, 4a1000 <warn@@Base+0x2fd44>
  470e80:	add	x1, x1, #0x2fb
  470e84:	bl	4018e0 <ngettext@plt>
  470e88:	ldr	w1, [sp, #20]
  470e8c:	mov	w8, #0x8                   	// #8
  470e90:	mov	w2, w8
  470e94:	str	w8, [sp, #12]
  470e98:	bl	4711a8 <error@@Base>
  470e9c:	ldr	w8, [sp, #12]
  470ea0:	str	w8, [sp, #20]
  470ea4:	ldur	x8, [x29, #-8]
  470ea8:	ldr	w9, [sp, #20]
  470eac:	mov	w10, w9
  470eb0:	add	x8, x8, x10
  470eb4:	ldur	x10, [x29, #-16]
  470eb8:	cmp	x8, x10
  470ebc:	b.cc	470ee8 <ferror@plt+0x6f1b8>  // b.lo, b.ul, b.last
  470ec0:	ldur	x8, [x29, #-8]
  470ec4:	ldur	x9, [x29, #-16]
  470ec8:	cmp	x8, x9
  470ecc:	b.cs	470ee4 <ferror@plt+0x6f1b4>  // b.hs, b.nlast
  470ed0:	ldur	x8, [x29, #-16]
  470ed4:	ldur	x9, [x29, #-8]
  470ed8:	subs	x8, x8, x9
  470edc:	str	w8, [sp, #20]
  470ee0:	b	470ee8 <ferror@plt+0x6f1b8>
  470ee4:	str	wzr, [sp, #20]
  470ee8:	ldr	w8, [sp, #20]
  470eec:	cbz	w8, 470efc <ferror@plt+0x6f1cc>
  470ef0:	ldr	w8, [sp, #20]
  470ef4:	cmp	w8, #0x8
  470ef8:	b.ls	470f04 <ferror@plt+0x6f1d4>  // b.plast
  470efc:	str	xzr, [sp, #32]
  470f00:	b	470f20 <ferror@plt+0x6f1f0>
  470f04:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  470f08:	add	x8, x8, #0x578
  470f0c:	ldr	x8, [x8]
  470f10:	ldur	x0, [x29, #-8]
  470f14:	ldr	w1, [sp, #20]
  470f18:	blr	x8
  470f1c:	str	x0, [sp, #32]
  470f20:	ldur	w8, [x29, #-20]
  470f24:	mov	w9, w8
  470f28:	ldur	x10, [x29, #-8]
  470f2c:	add	x9, x10, x9
  470f30:	stur	x9, [x29, #-8]
  470f34:	ldur	x8, [x29, #-8]
  470f38:	ldur	x9, [x29, #-16]
  470f3c:	cmp	x8, x9
  470f40:	b.cc	470f48 <ferror@plt+0x6f218>  // b.lo, b.ul, b.last
  470f44:	b	4710dc <ferror@plt+0x6f3ac>
  470f48:	ldur	w8, [x29, #-20]
  470f4c:	str	w8, [sp, #16]
  470f50:	ldur	x9, [x29, #-8]
  470f54:	ldr	w8, [sp, #16]
  470f58:	mov	w10, w8
  470f5c:	add	x9, x9, x10
  470f60:	ldur	x10, [x29, #-16]
  470f64:	cmp	x9, x10
  470f68:	b.cc	470f94 <ferror@plt+0x6f264>  // b.lo, b.ul, b.last
  470f6c:	ldur	x8, [x29, #-8]
  470f70:	ldur	x9, [x29, #-16]
  470f74:	cmp	x8, x9
  470f78:	b.cs	470f90 <ferror@plt+0x6f260>  // b.hs, b.nlast
  470f7c:	ldur	x8, [x29, #-16]
  470f80:	ldur	x9, [x29, #-8]
  470f84:	subs	x8, x8, x9
  470f88:	str	w8, [sp, #16]
  470f8c:	b	470f94 <ferror@plt+0x6f264>
  470f90:	str	wzr, [sp, #16]
  470f94:	ldr	w8, [sp, #16]
  470f98:	cbz	w8, 470fb0 <ferror@plt+0x6f280>
  470f9c:	ldur	x0, [x29, #-8]
  470fa0:	ldr	w1, [sp, #16]
  470fa4:	bl	471bd0 <warn@@Base+0x914>
  470fa8:	str	x0, [sp, #24]
  470fac:	b	470fb4 <ferror@plt+0x6f284>
  470fb0:	str	xzr, [sp, #24]
  470fb4:	ldur	w8, [x29, #-20]
  470fb8:	mov	w9, w8
  470fbc:	ldur	x10, [x29, #-8]
  470fc0:	add	x9, x10, x9
  470fc4:	stur	x9, [x29, #-8]
  470fc8:	ldur	x1, [x29, #-32]
  470fcc:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470fd0:	add	x0, x0, #0x78d
  470fd4:	bl	401ca0 <printf@plt>
  470fd8:	ldr	x8, [sp, #32]
  470fdc:	cbnz	x8, 470ffc <ferror@plt+0x6f2cc>
  470fe0:	ldr	x8, [sp, #24]
  470fe4:	cbnz	x8, 470ffc <ferror@plt+0x6f2cc>
  470fe8:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  470fec:	add	x0, x0, #0x8c8
  470ff0:	bl	401cf0 <gettext@plt>
  470ff4:	bl	401ca0 <printf@plt>
  470ff8:	b	4710dc <ferror@plt+0x6f3ac>
  470ffc:	ldr	x0, [sp, #32]
  471000:	ldur	w1, [x29, #-20]
  471004:	bl	470614 <ferror@plt+0x6e8e4>
  471008:	cbz	w0, 47104c <ferror@plt+0x6f31c>
  47100c:	ldr	x0, [sp, #24]
  471010:	ldur	w1, [x29, #-20]
  471014:	bl	470614 <ferror@plt+0x6e8e4>
  471018:	cbnz	w0, 47104c <ferror@plt+0x6f31c>
  47101c:	ldr	x8, [sp, #24]
  471020:	str	x8, [sp, #40]
  471024:	ldr	x0, [sp, #32]
  471028:	ldur	w1, [x29, #-20]
  47102c:	bl	466300 <ferror@plt+0x645d0>
  471030:	ldr	x0, [sp, #24]
  471034:	ldur	w1, [x29, #-20]
  471038:	bl	466300 <ferror@plt+0x645d0>
  47103c:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  471040:	add	x0, x0, #0x960
  471044:	bl	401ca0 <printf@plt>
  471048:	b	470e40 <ferror@plt+0x6f110>
  47104c:	ldr	x8, [sp, #32]
  471050:	ldr	x9, [sp, #40]
  471054:	add	x0, x8, x9
  471058:	ldur	w1, [x29, #-20]
  47105c:	bl	466300 <ferror@plt+0x645d0>
  471060:	ldr	x8, [sp, #24]
  471064:	ldr	x9, [sp, #40]
  471068:	add	x0, x8, x9
  47106c:	ldur	w1, [x29, #-20]
  471070:	bl	466300 <ferror@plt+0x645d0>
  471074:	ldr	x8, [sp, #32]
  471078:	ldr	x9, [sp, #24]
  47107c:	cmp	x8, x9
  471080:	b.ne	4710a4 <ferror@plt+0x6f374>  // b.any
  471084:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  471088:	add	x0, x0, #0x971
  47108c:	bl	401cf0 <gettext@plt>
  471090:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  471094:	add	x8, x8, #0x700
  471098:	ldr	x1, [x8]
  47109c:	bl	401910 <fputs@plt>
  4710a0:	b	4710d0 <ferror@plt+0x6f3a0>
  4710a4:	ldr	x8, [sp, #32]
  4710a8:	ldr	x9, [sp, #24]
  4710ac:	cmp	x8, x9
  4710b0:	b.ls	4710d0 <ferror@plt+0x6f3a0>  // b.plast
  4710b4:	adrp	x0, 4a5000 <warn@@Base+0x33d44>
  4710b8:	add	x0, x0, #0x981
  4710bc:	bl	401cf0 <gettext@plt>
  4710c0:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  4710c4:	add	x8, x8, #0x700
  4710c8:	ldr	x1, [x8]
  4710cc:	bl	401910 <fputs@plt>
  4710d0:	mov	w0, #0xa                   	// #10
  4710d4:	bl	401cd0 <putchar@plt>
  4710d8:	b	470e40 <ferror@plt+0x6f110>
  4710dc:	ldp	x29, x30, [sp, #80]
  4710e0:	add	sp, sp, #0x60
  4710e4:	ret
  4710e8:	sub	sp, sp, #0x40
  4710ec:	stp	x29, x30, [sp, #48]
  4710f0:	add	x29, sp, #0x30
  4710f4:	stur	x0, [x29, #-16]
  4710f8:	ldur	x8, [x29, #-16]
  4710fc:	mov	w0, w8
  471100:	bl	477e44 <warn@@Base+0x6b88>
  471104:	str	x0, [sp, #24]
  471108:	ldr	x9, [sp, #24]
  47110c:	cbnz	x9, 47114c <ferror@plt+0x6f41c>
  471110:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  471114:	add	x0, x0, #0x438
  471118:	bl	401cf0 <gettext@plt>
  47111c:	ldur	x3, [x29, #-16]
  471120:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  471124:	add	x8, x8, #0x4a7
  471128:	str	x0, [sp, #16]
  47112c:	mov	x0, x8
  471130:	mov	x1, #0x64                  	// #100
  471134:	ldr	x2, [sp, #16]
  471138:	str	x8, [sp, #8]
  47113c:	bl	4019e0 <snprintf@plt>
  471140:	ldr	x8, [sp, #8]
  471144:	stur	x8, [x29, #-8]
  471148:	b	471154 <ferror@plt+0x6f424>
  47114c:	ldr	x8, [sp, #24]
  471150:	stur	x8, [x29, #-8]
  471154:	ldur	x0, [x29, #-8]
  471158:	ldp	x29, x30, [sp, #48]
  47115c:	add	sp, sp, #0x40
  471160:	ret
  471164:	sub	sp, sp, #0x20
  471168:	str	x0, [sp, #24]
  47116c:	str	x1, [sp, #16]
  471170:	ldr	x8, [sp, #24]
  471174:	ldr	x8, [x8]
  471178:	str	x8, [sp, #8]
  47117c:	ldr	x8, [sp, #16]
  471180:	ldr	x8, [x8]
  471184:	str	x8, [sp]
  471188:	ldr	x8, [sp, #8]
  47118c:	ldr	x8, [x8, #32]
  471190:	ldr	x9, [sp]
  471194:	ldr	x9, [x9, #32]
  471198:	subs	x8, x8, x9
  47119c:	mov	w0, w8
  4711a0:	add	sp, sp, #0x20
  4711a4:	ret

00000000004711a8 <error@@Base>:
  4711a8:	sub	sp, sp, #0x160
  4711ac:	stp	x29, x30, [sp, #320]
  4711b0:	str	x28, [sp, #336]
  4711b4:	add	x29, sp, #0x140
  4711b8:	sub	x8, x29, #0x28
  4711bc:	str	q7, [sp, #160]
  4711c0:	str	q6, [sp, #144]
  4711c4:	str	q5, [sp, #128]
  4711c8:	str	q4, [sp, #112]
  4711cc:	str	q3, [sp, #96]
  4711d0:	str	q2, [sp, #80]
  4711d4:	str	q1, [sp, #64]
  4711d8:	str	q0, [sp, #48]
  4711dc:	stur	x7, [x29, #-88]
  4711e0:	stur	x6, [x29, #-96]
  4711e4:	stur	x5, [x29, #-104]
  4711e8:	stur	x4, [x29, #-112]
  4711ec:	stur	x3, [x29, #-120]
  4711f0:	stur	x2, [x29, #-128]
  4711f4:	stur	x1, [x29, #-136]
  4711f8:	stur	x0, [x29, #-8]
  4711fc:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  471200:	ldr	x0, [x9, #1792]
  471204:	str	x8, [sp, #40]
  471208:	bl	401c20 <fflush@plt>
  47120c:	mov	w10, #0xffffff80            	// #-128
  471210:	stur	w10, [x29, #-12]
  471214:	mov	w10, #0xffffffc8            	// #-56
  471218:	stur	w10, [x29, #-16]
  47121c:	add	x8, sp, #0x30
  471220:	add	x8, x8, #0x80
  471224:	stur	x8, [x29, #-24]
  471228:	sub	x8, x29, #0x88
  47122c:	add	x8, x8, #0x38
  471230:	stur	x8, [x29, #-32]
  471234:	add	x8, x29, #0x20
  471238:	stur	x8, [x29, #-40]
  47123c:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  471240:	ldr	x9, [x8, #1768]
  471244:	adrp	x11, 4a6000 <warn@@Base+0x34d44>
  471248:	add	x11, x11, #0x658
  47124c:	str	w0, [sp, #36]
  471250:	mov	x0, x11
  471254:	str	x8, [sp, #24]
  471258:	str	x9, [sp, #16]
  47125c:	bl	401cf0 <gettext@plt>
  471260:	adrp	x8, 4bb000 <warn@@Base+0x49d44>
  471264:	ldr	x2, [x8, #600]
  471268:	ldr	x8, [sp, #16]
  47126c:	str	x0, [sp, #8]
  471270:	mov	x0, x8
  471274:	ldr	x1, [sp, #8]
  471278:	bl	401d10 <fprintf@plt>
  47127c:	ldr	x8, [sp, #24]
  471280:	ldr	x9, [x8, #1768]
  471284:	ldur	x1, [x29, #-8]
  471288:	ldr	x11, [sp, #40]
  47128c:	ldr	q0, [x11]
  471290:	ldr	q1, [x11, #16]
  471294:	stur	q1, [x29, #-64]
  471298:	stur	q0, [x29, #-80]
  47129c:	sub	x2, x29, #0x50
  4712a0:	str	w0, [sp, #4]
  4712a4:	mov	x0, x9
  4712a8:	bl	401c90 <vfprintf@plt>
  4712ac:	ldr	x28, [sp, #336]
  4712b0:	ldp	x29, x30, [sp, #320]
  4712b4:	add	sp, sp, #0x160
  4712b8:	ret

00000000004712bc <warn@@Base>:
  4712bc:	sub	sp, sp, #0x160
  4712c0:	stp	x29, x30, [sp, #320]
  4712c4:	str	x28, [sp, #336]
  4712c8:	add	x29, sp, #0x140
  4712cc:	sub	x8, x29, #0x28
  4712d0:	str	q7, [sp, #160]
  4712d4:	str	q6, [sp, #144]
  4712d8:	str	q5, [sp, #128]
  4712dc:	str	q4, [sp, #112]
  4712e0:	str	q3, [sp, #96]
  4712e4:	str	q2, [sp, #80]
  4712e8:	str	q1, [sp, #64]
  4712ec:	str	q0, [sp, #48]
  4712f0:	stur	x7, [x29, #-88]
  4712f4:	stur	x6, [x29, #-96]
  4712f8:	stur	x5, [x29, #-104]
  4712fc:	stur	x4, [x29, #-112]
  471300:	stur	x3, [x29, #-120]
  471304:	stur	x2, [x29, #-128]
  471308:	stur	x1, [x29, #-136]
  47130c:	stur	x0, [x29, #-8]
  471310:	adrp	x9, 4bd000 <warn@@Base+0x4bd44>
  471314:	ldr	x0, [x9, #1792]
  471318:	str	x8, [sp, #40]
  47131c:	bl	401c20 <fflush@plt>
  471320:	mov	w10, #0xffffff80            	// #-128
  471324:	stur	w10, [x29, #-12]
  471328:	mov	w10, #0xffffffc8            	// #-56
  47132c:	stur	w10, [x29, #-16]
  471330:	add	x8, sp, #0x30
  471334:	add	x8, x8, #0x80
  471338:	stur	x8, [x29, #-24]
  47133c:	sub	x8, x29, #0x88
  471340:	add	x8, x8, #0x38
  471344:	stur	x8, [x29, #-32]
  471348:	add	x8, x29, #0x20
  47134c:	stur	x8, [x29, #-40]
  471350:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  471354:	ldr	x9, [x8, #1768]
  471358:	adrp	x11, 4a6000 <warn@@Base+0x34d44>
  47135c:	add	x11, x11, #0x664
  471360:	str	w0, [sp, #36]
  471364:	mov	x0, x11
  471368:	str	x8, [sp, #24]
  47136c:	str	x9, [sp, #16]
  471370:	bl	401cf0 <gettext@plt>
  471374:	adrp	x8, 4bb000 <warn@@Base+0x49d44>
  471378:	ldr	x2, [x8, #600]
  47137c:	ldr	x8, [sp, #16]
  471380:	str	x0, [sp, #8]
  471384:	mov	x0, x8
  471388:	ldr	x1, [sp, #8]
  47138c:	bl	401d10 <fprintf@plt>
  471390:	ldr	x8, [sp, #24]
  471394:	ldr	x9, [x8, #1768]
  471398:	ldur	x1, [x29, #-8]
  47139c:	ldr	x11, [sp, #40]
  4713a0:	ldr	q0, [x11]
  4713a4:	ldr	q1, [x11, #16]
  4713a8:	stur	q1, [x29, #-64]
  4713ac:	stur	q0, [x29, #-80]
  4713b0:	sub	x2, x29, #0x50
  4713b4:	str	w0, [sp, #4]
  4713b8:	mov	x0, x9
  4713bc:	bl	401c90 <vfprintf@plt>
  4713c0:	ldr	x28, [sp, #336]
  4713c4:	ldp	x29, x30, [sp, #320]
  4713c8:	add	sp, sp, #0x160
  4713cc:	ret
  4713d0:	sub	sp, sp, #0x30
  4713d4:	stp	x29, x30, [sp, #32]
  4713d8:	add	x29, sp, #0x20
  4713dc:	stur	x0, [x29, #-8]
  4713e0:	str	x1, [sp, #16]
  4713e4:	str	w2, [sp, #12]
  4713e8:	ldr	w8, [sp, #12]
  4713ec:	subs	w8, w8, #0x1
  4713f0:	mov	w9, w8
  4713f4:	ubfx	x9, x9, #0, #32
  4713f8:	cmp	x9, #0x7
  4713fc:	str	x9, [sp]
  471400:	b.hi	4714d0 <warn@@Base+0x214>  // b.pmore
  471404:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  471408:	add	x8, x8, #0x5b8
  47140c:	ldr	x11, [sp]
  471410:	ldrsw	x10, [x8, x11, lsl #2]
  471414:	add	x9, x8, x10
  471418:	br	x9
  47141c:	ldr	x8, [sp, #16]
  471420:	lsr	x8, x8, #24
  471424:	lsr	x8, x8, #24
  471428:	lsr	x8, x8, #8
  47142c:	and	x8, x8, #0xff
  471430:	ldur	x9, [x29, #-8]
  471434:	strb	w8, [x9, #7]
  471438:	ldr	x9, [sp, #16]
  47143c:	lsr	x9, x9, #24
  471440:	lsr	x9, x9, #24
  471444:	and	x9, x9, #0xff
  471448:	ldur	x10, [x29, #-8]
  47144c:	strb	w9, [x10, #6]
  471450:	ldr	x10, [sp, #16]
  471454:	lsr	x10, x10, #24
  471458:	lsr	x10, x10, #16
  47145c:	and	x10, x10, #0xff
  471460:	ldur	x11, [x29, #-8]
  471464:	strb	w10, [x11, #5]
  471468:	ldr	x11, [sp, #16]
  47146c:	lsr	x11, x11, #24
  471470:	lsr	x11, x11, #8
  471474:	and	x11, x11, #0xff
  471478:	ldur	x12, [x29, #-8]
  47147c:	strb	w11, [x12, #4]
  471480:	ldr	x8, [sp, #16]
  471484:	lsr	x8, x8, #24
  471488:	and	x8, x8, #0xff
  47148c:	ldur	x9, [x29, #-8]
  471490:	strb	w8, [x9, #3]
  471494:	ldr	x8, [sp, #16]
  471498:	lsr	x8, x8, #16
  47149c:	and	x8, x8, #0xff
  4714a0:	ldur	x9, [x29, #-8]
  4714a4:	strb	w8, [x9, #2]
  4714a8:	ldr	x8, [sp, #16]
  4714ac:	lsr	x8, x8, #8
  4714b0:	and	x8, x8, #0xff
  4714b4:	ldur	x9, [x29, #-8]
  4714b8:	strb	w8, [x9, #1]
  4714bc:	ldr	x8, [sp, #16]
  4714c0:	and	x8, x8, #0xff
  4714c4:	ldur	x9, [x29, #-8]
  4714c8:	strb	w8, [x9]
  4714cc:	b	4714e8 <warn@@Base+0x22c>
  4714d0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4714d4:	add	x0, x0, #0x672
  4714d8:	bl	401cf0 <gettext@plt>
  4714dc:	ldr	w1, [sp, #12]
  4714e0:	bl	4711a8 <error@@Base>
  4714e4:	bl	401b40 <abort@plt>
  4714e8:	ldp	x29, x30, [sp, #32]
  4714ec:	add	sp, sp, #0x30
  4714f0:	ret
  4714f4:	sub	sp, sp, #0x30
  4714f8:	stp	x29, x30, [sp, #32]
  4714fc:	add	x29, sp, #0x20
  471500:	stur	x0, [x29, #-8]
  471504:	str	x1, [sp, #16]
  471508:	str	w2, [sp, #12]
  47150c:	ldr	w8, [sp, #12]
  471510:	subs	w8, w8, #0x1
  471514:	mov	w9, w8
  471518:	ubfx	x9, x9, #0, #32
  47151c:	cmp	x9, #0x7
  471520:	str	x9, [sp]
  471524:	b.hi	47160c <warn@@Base+0x350>  // b.pmore
  471528:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  47152c:	add	x8, x8, #0x5d8
  471530:	ldr	x11, [sp]
  471534:	ldrsw	x10, [x8, x11, lsl #2]
  471538:	add	x9, x8, x10
  47153c:	br	x9
  471540:	ldr	x8, [sp, #16]
  471544:	and	x8, x8, #0xff
  471548:	ldur	x9, [x29, #-8]
  47154c:	strb	w8, [x9, #7]
  471550:	ldr	x9, [sp, #16]
  471554:	lsr	x9, x9, #8
  471558:	and	x9, x9, #0xff
  47155c:	ldur	x10, [x29, #-8]
  471560:	strb	w9, [x10, #6]
  471564:	ldr	x10, [sp, #16]
  471568:	lsr	x10, x10, #16
  47156c:	and	x10, x10, #0xff
  471570:	ldur	x11, [x29, #-8]
  471574:	strb	w10, [x11, #5]
  471578:	ldr	x11, [sp, #16]
  47157c:	lsr	x11, x11, #24
  471580:	and	x11, x11, #0xff
  471584:	ldur	x12, [x29, #-8]
  471588:	strb	w11, [x12, #4]
  47158c:	ldr	x12, [sp, #16]
  471590:	lsr	x12, x12, #16
  471594:	str	x12, [sp, #16]
  471598:	ldr	x12, [sp, #16]
  47159c:	lsr	x12, x12, #16
  4715a0:	str	x12, [sp, #16]
  4715a4:	ldr	x8, [sp, #16]
  4715a8:	and	x8, x8, #0xff
  4715ac:	ldur	x9, [x29, #-8]
  4715b0:	strb	w8, [x9, #3]
  4715b4:	ldr	x9, [sp, #16]
  4715b8:	lsr	x9, x9, #8
  4715bc:	str	x9, [sp, #16]
  4715c0:	ldr	x8, [sp, #16]
  4715c4:	and	x8, x8, #0xff
  4715c8:	ldur	x9, [x29, #-8]
  4715cc:	strb	w8, [x9, #2]
  4715d0:	ldr	x9, [sp, #16]
  4715d4:	lsr	x9, x9, #8
  4715d8:	str	x9, [sp, #16]
  4715dc:	ldr	x8, [sp, #16]
  4715e0:	and	x8, x8, #0xff
  4715e4:	ldur	x9, [x29, #-8]
  4715e8:	strb	w8, [x9, #1]
  4715ec:	ldr	x9, [sp, #16]
  4715f0:	lsr	x9, x9, #8
  4715f4:	str	x9, [sp, #16]
  4715f8:	ldr	x8, [sp, #16]
  4715fc:	and	x8, x8, #0xff
  471600:	ldur	x9, [x29, #-8]
  471604:	strb	w8, [x9]
  471608:	b	471624 <warn@@Base+0x368>
  47160c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  471610:	add	x0, x0, #0x672
  471614:	bl	401cf0 <gettext@plt>
  471618:	ldr	w1, [sp, #12]
  47161c:	bl	4711a8 <error@@Base>
  471620:	bl	401b40 <abort@plt>
  471624:	ldp	x29, x30, [sp, #32]
  471628:	add	sp, sp, #0x30
  47162c:	ret
  471630:	sub	sp, sp, #0x30
  471634:	stp	x29, x30, [sp, #32]
  471638:	add	x29, sp, #0x20
  47163c:	str	x0, [sp, #16]
  471640:	str	w1, [sp, #12]
  471644:	ldr	w8, [sp, #12]
  471648:	subs	w8, w8, #0x1
  47164c:	mov	w9, w8
  471650:	ubfx	x9, x9, #0, #32
  471654:	cmp	x9, #0x7
  471658:	str	x9, [sp]
  47165c:	b.hi	4718d8 <warn@@Base+0x61c>  // b.pmore
  471660:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  471664:	add	x8, x8, #0x5f8
  471668:	ldr	x11, [sp]
  47166c:	ldrsw	x10, [x8, x11, lsl #2]
  471670:	add	x9, x8, x10
  471674:	br	x9
  471678:	ldr	x8, [sp, #16]
  47167c:	ldrb	w9, [x8]
  471680:	mov	w8, w9
  471684:	stur	x8, [x29, #-8]
  471688:	b	4718f0 <warn@@Base+0x634>
  47168c:	ldr	x8, [sp, #16]
  471690:	ldrb	w9, [x8]
  471694:	ldr	x8, [sp, #16]
  471698:	ldrb	w10, [x8, #1]
  47169c:	orr	w9, w9, w10, lsl #8
  4716a0:	mov	w8, w9
  4716a4:	ubfx	x8, x8, #0, #32
  4716a8:	stur	x8, [x29, #-8]
  4716ac:	b	4718f0 <warn@@Base+0x634>
  4716b0:	ldr	x8, [sp, #16]
  4716b4:	ldrb	w9, [x8]
  4716b8:	mov	w8, w9
  4716bc:	ldr	x10, [sp, #16]
  4716c0:	ldrb	w9, [x10, #1]
  4716c4:	mov	w10, w9
  4716c8:	orr	x8, x8, x10, lsl #8
  4716cc:	ldr	x10, [sp, #16]
  4716d0:	ldrb	w9, [x10, #2]
  4716d4:	mov	w10, w9
  4716d8:	orr	x8, x8, x10, lsl #16
  4716dc:	stur	x8, [x29, #-8]
  4716e0:	b	4718f0 <warn@@Base+0x634>
  4716e4:	ldr	x8, [sp, #16]
  4716e8:	ldrb	w9, [x8]
  4716ec:	mov	w8, w9
  4716f0:	ldr	x10, [sp, #16]
  4716f4:	ldrb	w9, [x10, #1]
  4716f8:	mov	w10, w9
  4716fc:	orr	x8, x8, x10, lsl #8
  471700:	ldr	x10, [sp, #16]
  471704:	ldrb	w9, [x10, #2]
  471708:	mov	w10, w9
  47170c:	orr	x8, x8, x10, lsl #16
  471710:	ldr	x10, [sp, #16]
  471714:	ldrb	w9, [x10, #3]
  471718:	mov	w10, w9
  47171c:	orr	x8, x8, x10, lsl #24
  471720:	stur	x8, [x29, #-8]
  471724:	b	4718f0 <warn@@Base+0x634>
  471728:	ldr	x8, [sp, #16]
  47172c:	ldrb	w9, [x8]
  471730:	mov	w8, w9
  471734:	ldr	x10, [sp, #16]
  471738:	ldrb	w9, [x10, #1]
  47173c:	mov	w10, w9
  471740:	orr	x8, x8, x10, lsl #8
  471744:	ldr	x10, [sp, #16]
  471748:	ldrb	w9, [x10, #2]
  47174c:	mov	w10, w9
  471750:	orr	x8, x8, x10, lsl #16
  471754:	ldr	x10, [sp, #16]
  471758:	ldrb	w9, [x10, #3]
  47175c:	mov	w10, w9
  471760:	orr	x8, x8, x10, lsl #24
  471764:	ldr	x10, [sp, #16]
  471768:	ldrb	w9, [x10, #4]
  47176c:	mov	w10, w9
  471770:	orr	x8, x8, x10, lsl #32
  471774:	stur	x8, [x29, #-8]
  471778:	b	4718f0 <warn@@Base+0x634>
  47177c:	ldr	x8, [sp, #16]
  471780:	ldrb	w9, [x8]
  471784:	mov	w8, w9
  471788:	ldr	x10, [sp, #16]
  47178c:	ldrb	w9, [x10, #1]
  471790:	mov	w10, w9
  471794:	orr	x8, x8, x10, lsl #8
  471798:	ldr	x10, [sp, #16]
  47179c:	ldrb	w9, [x10, #2]
  4717a0:	mov	w10, w9
  4717a4:	orr	x8, x8, x10, lsl #16
  4717a8:	ldr	x10, [sp, #16]
  4717ac:	ldrb	w9, [x10, #3]
  4717b0:	mov	w10, w9
  4717b4:	orr	x8, x8, x10, lsl #24
  4717b8:	ldr	x10, [sp, #16]
  4717bc:	ldrb	w9, [x10, #4]
  4717c0:	mov	w10, w9
  4717c4:	orr	x8, x8, x10, lsl #32
  4717c8:	ldr	x10, [sp, #16]
  4717cc:	ldrb	w9, [x10, #5]
  4717d0:	mov	w10, w9
  4717d4:	orr	x8, x8, x10, lsl #40
  4717d8:	stur	x8, [x29, #-8]
  4717dc:	b	4718f0 <warn@@Base+0x634>
  4717e0:	ldr	x8, [sp, #16]
  4717e4:	ldrb	w9, [x8]
  4717e8:	mov	w8, w9
  4717ec:	ldr	x10, [sp, #16]
  4717f0:	ldrb	w9, [x10, #1]
  4717f4:	mov	w10, w9
  4717f8:	orr	x8, x8, x10, lsl #8
  4717fc:	ldr	x10, [sp, #16]
  471800:	ldrb	w9, [x10, #2]
  471804:	mov	w10, w9
  471808:	orr	x8, x8, x10, lsl #16
  47180c:	ldr	x10, [sp, #16]
  471810:	ldrb	w9, [x10, #3]
  471814:	mov	w10, w9
  471818:	orr	x8, x8, x10, lsl #24
  47181c:	ldr	x10, [sp, #16]
  471820:	ldrb	w9, [x10, #4]
  471824:	mov	w10, w9
  471828:	orr	x8, x8, x10, lsl #32
  47182c:	ldr	x10, [sp, #16]
  471830:	ldrb	w9, [x10, #5]
  471834:	mov	w10, w9
  471838:	orr	x8, x8, x10, lsl #40
  47183c:	ldr	x10, [sp, #16]
  471840:	ldrb	w9, [x10, #6]
  471844:	mov	w10, w9
  471848:	orr	x8, x8, x10, lsl #48
  47184c:	stur	x8, [x29, #-8]
  471850:	b	4718f0 <warn@@Base+0x634>
  471854:	ldr	x8, [sp, #16]
  471858:	ldrb	w9, [x8]
  47185c:	mov	w8, w9
  471860:	ldr	x10, [sp, #16]
  471864:	ldrb	w9, [x10, #1]
  471868:	mov	w10, w9
  47186c:	orr	x8, x8, x10, lsl #8
  471870:	ldr	x10, [sp, #16]
  471874:	ldrb	w9, [x10, #2]
  471878:	mov	w10, w9
  47187c:	orr	x8, x8, x10, lsl #16
  471880:	ldr	x10, [sp, #16]
  471884:	ldrb	w9, [x10, #3]
  471888:	mov	w10, w9
  47188c:	orr	x8, x8, x10, lsl #24
  471890:	ldr	x10, [sp, #16]
  471894:	ldrb	w9, [x10, #4]
  471898:	mov	w10, w9
  47189c:	orr	x8, x8, x10, lsl #32
  4718a0:	ldr	x10, [sp, #16]
  4718a4:	ldrb	w9, [x10, #5]
  4718a8:	mov	w10, w9
  4718ac:	orr	x8, x8, x10, lsl #40
  4718b0:	ldr	x10, [sp, #16]
  4718b4:	ldrb	w9, [x10, #6]
  4718b8:	mov	w10, w9
  4718bc:	orr	x8, x8, x10, lsl #48
  4718c0:	ldr	x10, [sp, #16]
  4718c4:	ldrb	w9, [x10, #7]
  4718c8:	mov	w10, w9
  4718cc:	orr	x8, x8, x10, lsl #56
  4718d0:	stur	x8, [x29, #-8]
  4718d4:	b	4718f0 <warn@@Base+0x634>
  4718d8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4718dc:	add	x0, x0, #0x672
  4718e0:	bl	401cf0 <gettext@plt>
  4718e4:	ldr	w1, [sp, #12]
  4718e8:	bl	4711a8 <error@@Base>
  4718ec:	bl	401b40 <abort@plt>
  4718f0:	ldur	x0, [x29, #-8]
  4718f4:	ldp	x29, x30, [sp, #32]
  4718f8:	add	sp, sp, #0x30
  4718fc:	ret
  471900:	sub	sp, sp, #0x30
  471904:	stp	x29, x30, [sp, #32]
  471908:	add	x29, sp, #0x20
  47190c:	str	x0, [sp, #16]
  471910:	str	w1, [sp, #12]
  471914:	ldr	w8, [sp, #12]
  471918:	subs	w8, w8, #0x1
  47191c:	mov	w9, w8
  471920:	ubfx	x9, x9, #0, #32
  471924:	cmp	x9, #0x7
  471928:	str	x9, [sp]
  47192c:	b.hi	471ba8 <warn@@Base+0x8ec>  // b.pmore
  471930:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  471934:	add	x8, x8, #0x618
  471938:	ldr	x11, [sp]
  47193c:	ldrsw	x10, [x8, x11, lsl #2]
  471940:	add	x9, x8, x10
  471944:	br	x9
  471948:	ldr	x8, [sp, #16]
  47194c:	ldrb	w9, [x8]
  471950:	mov	w8, w9
  471954:	stur	x8, [x29, #-8]
  471958:	b	471bc0 <warn@@Base+0x904>
  47195c:	ldr	x8, [sp, #16]
  471960:	ldrb	w9, [x8, #1]
  471964:	ldr	x8, [sp, #16]
  471968:	ldrb	w10, [x8]
  47196c:	orr	w9, w9, w10, lsl #8
  471970:	mov	w8, w9
  471974:	ubfx	x8, x8, #0, #32
  471978:	stur	x8, [x29, #-8]
  47197c:	b	471bc0 <warn@@Base+0x904>
  471980:	ldr	x8, [sp, #16]
  471984:	ldrb	w9, [x8, #2]
  471988:	mov	w8, w9
  47198c:	ldr	x10, [sp, #16]
  471990:	ldrb	w9, [x10, #1]
  471994:	mov	w10, w9
  471998:	orr	x8, x8, x10, lsl #8
  47199c:	ldr	x10, [sp, #16]
  4719a0:	ldrb	w9, [x10]
  4719a4:	mov	w10, w9
  4719a8:	orr	x8, x8, x10, lsl #16
  4719ac:	stur	x8, [x29, #-8]
  4719b0:	b	471bc0 <warn@@Base+0x904>
  4719b4:	ldr	x8, [sp, #16]
  4719b8:	ldrb	w9, [x8, #3]
  4719bc:	mov	w8, w9
  4719c0:	ldr	x10, [sp, #16]
  4719c4:	ldrb	w9, [x10, #2]
  4719c8:	mov	w10, w9
  4719cc:	orr	x8, x8, x10, lsl #8
  4719d0:	ldr	x10, [sp, #16]
  4719d4:	ldrb	w9, [x10, #1]
  4719d8:	mov	w10, w9
  4719dc:	orr	x8, x8, x10, lsl #16
  4719e0:	ldr	x10, [sp, #16]
  4719e4:	ldrb	w9, [x10]
  4719e8:	mov	w10, w9
  4719ec:	orr	x8, x8, x10, lsl #24
  4719f0:	stur	x8, [x29, #-8]
  4719f4:	b	471bc0 <warn@@Base+0x904>
  4719f8:	ldr	x8, [sp, #16]
  4719fc:	ldrb	w9, [x8, #4]
  471a00:	mov	w8, w9
  471a04:	ldr	x10, [sp, #16]
  471a08:	ldrb	w9, [x10, #3]
  471a0c:	mov	w10, w9
  471a10:	orr	x8, x8, x10, lsl #8
  471a14:	ldr	x10, [sp, #16]
  471a18:	ldrb	w9, [x10, #2]
  471a1c:	mov	w10, w9
  471a20:	orr	x8, x8, x10, lsl #16
  471a24:	ldr	x10, [sp, #16]
  471a28:	ldrb	w9, [x10, #1]
  471a2c:	mov	w10, w9
  471a30:	orr	x8, x8, x10, lsl #24
  471a34:	ldr	x10, [sp, #16]
  471a38:	ldrb	w9, [x10]
  471a3c:	mov	w10, w9
  471a40:	orr	x8, x8, x10, lsl #32
  471a44:	stur	x8, [x29, #-8]
  471a48:	b	471bc0 <warn@@Base+0x904>
  471a4c:	ldr	x8, [sp, #16]
  471a50:	ldrb	w9, [x8, #5]
  471a54:	mov	w8, w9
  471a58:	ldr	x10, [sp, #16]
  471a5c:	ldrb	w9, [x10, #4]
  471a60:	mov	w10, w9
  471a64:	orr	x8, x8, x10, lsl #8
  471a68:	ldr	x10, [sp, #16]
  471a6c:	ldrb	w9, [x10, #3]
  471a70:	mov	w10, w9
  471a74:	orr	x8, x8, x10, lsl #16
  471a78:	ldr	x10, [sp, #16]
  471a7c:	ldrb	w9, [x10, #2]
  471a80:	mov	w10, w9
  471a84:	orr	x8, x8, x10, lsl #24
  471a88:	ldr	x10, [sp, #16]
  471a8c:	ldrb	w9, [x10, #1]
  471a90:	mov	w10, w9
  471a94:	orr	x8, x8, x10, lsl #32
  471a98:	ldr	x10, [sp, #16]
  471a9c:	ldrb	w9, [x10]
  471aa0:	mov	w10, w9
  471aa4:	orr	x8, x8, x10, lsl #40
  471aa8:	stur	x8, [x29, #-8]
  471aac:	b	471bc0 <warn@@Base+0x904>
  471ab0:	ldr	x8, [sp, #16]
  471ab4:	ldrb	w9, [x8, #6]
  471ab8:	mov	w8, w9
  471abc:	ldr	x10, [sp, #16]
  471ac0:	ldrb	w9, [x10, #5]
  471ac4:	mov	w10, w9
  471ac8:	orr	x8, x8, x10, lsl #8
  471acc:	ldr	x10, [sp, #16]
  471ad0:	ldrb	w9, [x10, #4]
  471ad4:	mov	w10, w9
  471ad8:	orr	x8, x8, x10, lsl #16
  471adc:	ldr	x10, [sp, #16]
  471ae0:	ldrb	w9, [x10, #3]
  471ae4:	mov	w10, w9
  471ae8:	orr	x8, x8, x10, lsl #24
  471aec:	ldr	x10, [sp, #16]
  471af0:	ldrb	w9, [x10, #2]
  471af4:	mov	w10, w9
  471af8:	orr	x8, x8, x10, lsl #32
  471afc:	ldr	x10, [sp, #16]
  471b00:	ldrb	w9, [x10, #1]
  471b04:	mov	w10, w9
  471b08:	orr	x8, x8, x10, lsl #40
  471b0c:	ldr	x10, [sp, #16]
  471b10:	ldrb	w9, [x10]
  471b14:	mov	w10, w9
  471b18:	orr	x8, x8, x10, lsl #48
  471b1c:	stur	x8, [x29, #-8]
  471b20:	b	471bc0 <warn@@Base+0x904>
  471b24:	ldr	x8, [sp, #16]
  471b28:	ldrb	w9, [x8, #7]
  471b2c:	mov	w8, w9
  471b30:	ldr	x10, [sp, #16]
  471b34:	ldrb	w9, [x10, #6]
  471b38:	mov	w10, w9
  471b3c:	orr	x8, x8, x10, lsl #8
  471b40:	ldr	x10, [sp, #16]
  471b44:	ldrb	w9, [x10, #5]
  471b48:	mov	w10, w9
  471b4c:	orr	x8, x8, x10, lsl #16
  471b50:	ldr	x10, [sp, #16]
  471b54:	ldrb	w9, [x10, #4]
  471b58:	mov	w10, w9
  471b5c:	orr	x8, x8, x10, lsl #24
  471b60:	ldr	x10, [sp, #16]
  471b64:	ldrb	w9, [x10, #3]
  471b68:	mov	w10, w9
  471b6c:	orr	x8, x8, x10, lsl #32
  471b70:	ldr	x10, [sp, #16]
  471b74:	ldrb	w9, [x10, #2]
  471b78:	mov	w10, w9
  471b7c:	orr	x8, x8, x10, lsl #40
  471b80:	ldr	x10, [sp, #16]
  471b84:	ldrb	w9, [x10, #1]
  471b88:	mov	w10, w9
  471b8c:	orr	x8, x8, x10, lsl #48
  471b90:	ldr	x10, [sp, #16]
  471b94:	ldrb	w9, [x10]
  471b98:	mov	w10, w9
  471b9c:	orr	x8, x8, x10, lsl #56
  471ba0:	stur	x8, [x29, #-8]
  471ba4:	b	471bc0 <warn@@Base+0x904>
  471ba8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  471bac:	add	x0, x0, #0x672
  471bb0:	bl	401cf0 <gettext@plt>
  471bb4:	ldr	w1, [sp, #12]
  471bb8:	bl	4711a8 <error@@Base>
  471bbc:	bl	401b40 <abort@plt>
  471bc0:	ldur	x0, [x29, #-8]
  471bc4:	ldp	x29, x30, [sp, #32]
  471bc8:	add	sp, sp, #0x30
  471bcc:	ret
  471bd0:	sub	sp, sp, #0x40
  471bd4:	stp	x29, x30, [sp, #48]
  471bd8:	add	x29, sp, #0x30
  471bdc:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  471be0:	add	x8, x8, #0x578
  471be4:	stur	x0, [x29, #-16]
  471be8:	stur	w1, [x29, #-20]
  471bec:	ldr	x8, [x8]
  471bf0:	ldur	x0, [x29, #-16]
  471bf4:	ldur	w1, [x29, #-20]
  471bf8:	blr	x8
  471bfc:	str	x0, [sp, #16]
  471c00:	ldur	w9, [x29, #-20]
  471c04:	subs	w9, w9, #0x1
  471c08:	mov	w8, w9
  471c0c:	ubfx	x8, x8, #0, #32
  471c10:	cmp	x8, #0x7
  471c14:	str	x8, [sp, #8]
  471c18:	b.hi	471c94 <warn@@Base+0x9d8>  // b.pmore
  471c1c:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  471c20:	add	x8, x8, #0x638
  471c24:	ldr	x11, [sp, #8]
  471c28:	ldrsw	x10, [x8, x11, lsl #2]
  471c2c:	add	x9, x8, x10
  471c30:	br	x9
  471c34:	ldr	x8, [sp, #16]
  471c38:	eor	x8, x8, #0x80
  471c3c:	subs	x8, x8, #0x80
  471c40:	stur	x8, [x29, #-8]
  471c44:	b	471c98 <warn@@Base+0x9dc>
  471c48:	ldr	x8, [sp, #16]
  471c4c:	eor	x8, x8, #0x8000
  471c50:	subs	x8, x8, #0x8, lsl #12
  471c54:	stur	x8, [x29, #-8]
  471c58:	b	471c98 <warn@@Base+0x9dc>
  471c5c:	ldr	x8, [sp, #16]
  471c60:	eor	x8, x8, #0x800000
  471c64:	subs	x8, x8, #0x800, lsl #12
  471c68:	stur	x8, [x29, #-8]
  471c6c:	b	471c98 <warn@@Base+0x9dc>
  471c70:	ldr	x8, [sp, #16]
  471c74:	mov	x9, #0x80000000            	// #2147483648
  471c78:	eor	x8, x8, #0x80000000
  471c7c:	subs	x8, x8, x9
  471c80:	stur	x8, [x29, #-8]
  471c84:	b	471c98 <warn@@Base+0x9dc>
  471c88:	ldr	x8, [sp, #16]
  471c8c:	stur	x8, [x29, #-8]
  471c90:	b	471c98 <warn@@Base+0x9dc>
  471c94:	bl	401b40 <abort@plt>
  471c98:	ldur	x0, [x29, #-8]
  471c9c:	ldp	x29, x30, [sp, #48]
  471ca0:	add	sp, sp, #0x40
  471ca4:	ret
  471ca8:	sub	sp, sp, #0x30
  471cac:	stp	x29, x30, [sp, #32]
  471cb0:	add	x29, sp, #0x20
  471cb4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  471cb8:	add	x8, x8, #0x578
  471cbc:	adrp	x9, 471000 <ferror@plt+0x6f2d0>
  471cc0:	add	x9, x9, #0x900
  471cc4:	stur	x0, [x29, #-8]
  471cc8:	str	x1, [sp, #16]
  471ccc:	str	x2, [sp, #8]
  471cd0:	ldr	x8, [x8]
  471cd4:	cmp	x8, x9
  471cd8:	b.ne	471d14 <warn@@Base+0xa58>  // b.any
  471cdc:	ldur	x0, [x29, #-8]
  471ce0:	mov	w8, #0x4                   	// #4
  471ce4:	mov	w1, w8
  471ce8:	str	w8, [sp, #4]
  471cec:	bl	471900 <warn@@Base+0x644>
  471cf0:	ldr	x9, [sp, #16]
  471cf4:	str	x0, [x9]
  471cf8:	ldur	x9, [x29, #-8]
  471cfc:	add	x0, x9, #0x4
  471d00:	ldr	w1, [sp, #4]
  471d04:	bl	471900 <warn@@Base+0x644>
  471d08:	ldr	x9, [sp, #8]
  471d0c:	str	x0, [x9]
  471d10:	b	471d48 <warn@@Base+0xa8c>
  471d14:	ldur	x8, [x29, #-8]
  471d18:	add	x0, x8, #0x4
  471d1c:	mov	w9, #0x4                   	// #4
  471d20:	mov	w1, w9
  471d24:	str	w9, [sp]
  471d28:	bl	471630 <warn@@Base+0x374>
  471d2c:	ldr	x8, [sp, #16]
  471d30:	str	x0, [x8]
  471d34:	ldur	x0, [x29, #-8]
  471d38:	ldr	w1, [sp]
  471d3c:	bl	471630 <warn@@Base+0x374>
  471d40:	ldr	x8, [sp, #8]
  471d44:	str	x0, [x8]
  471d48:	ldp	x29, x30, [sp, #32]
  471d4c:	add	sp, sp, #0x30
  471d50:	ret
  471d54:	sub	sp, sp, #0x60
  471d58:	stp	x29, x30, [sp, #80]
  471d5c:	add	x29, sp, #0x50
  471d60:	mov	w8, #0x0                   	// #0
  471d64:	stur	x0, [x29, #-16]
  471d68:	stur	x1, [x29, #-24]
  471d6c:	stur	x2, [x29, #-32]
  471d70:	ldur	x0, [x29, #-16]
  471d74:	str	w8, [sp, #12]
  471d78:	bl	478088 <warn@@Base+0x6dcc>
  471d7c:	str	x0, [sp, #32]
  471d80:	ldur	x9, [x29, #-24]
  471d84:	ldrb	w8, [x9]
  471d88:	cmp	w8, #0x2f
  471d8c:	b.eq	471ddc <warn@@Base+0xb20>  // b.none
  471d90:	ldur	x8, [x29, #-24]
  471d94:	ldrb	w9, [x8]
  471d98:	cmp	w9, #0x5c
  471d9c:	b.ne	471da8 <warn@@Base+0xaec>  // b.any
  471da0:	ldr	w8, [sp, #12]
  471da4:	tbnz	w8, #0, 471ddc <warn@@Base+0xb20>
  471da8:	ldur	x8, [x29, #-24]
  471dac:	ldrb	w9, [x8]
  471db0:	cbz	w9, 471dcc <warn@@Base+0xb10>
  471db4:	ldur	x8, [x29, #-24]
  471db8:	ldrb	w9, [x8, #1]
  471dbc:	cmp	w9, #0x3a
  471dc0:	b.ne	471dcc <warn@@Base+0xb10>  // b.any
  471dc4:	ldr	w8, [sp, #12]
  471dc8:	tbnz	w8, #0, 471ddc <warn@@Base+0xb20>
  471dcc:	ldr	x8, [sp, #32]
  471dd0:	ldur	x9, [x29, #-16]
  471dd4:	cmp	x8, x9
  471dd8:	b.ne	471e54 <warn@@Base+0xb98>  // b.any
  471ddc:	ldur	x8, [x29, #-32]
  471de0:	add	x8, x8, #0x1
  471de4:	str	x8, [sp, #24]
  471de8:	ldr	x8, [sp, #24]
  471dec:	cbnz	x8, 471dfc <warn@@Base+0xb40>
  471df0:	mov	x8, xzr
  471df4:	stur	x8, [x29, #-8]
  471df8:	b	471f34 <warn@@Base+0xc78>
  471dfc:	ldr	x0, [sp, #24]
  471e00:	bl	401a30 <malloc@plt>
  471e04:	str	x0, [sp, #40]
  471e08:	ldr	x8, [sp, #40]
  471e0c:	cbnz	x8, 471e2c <warn@@Base+0xb70>
  471e10:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  471e14:	add	x0, x0, #0x68d
  471e18:	bl	401cf0 <gettext@plt>
  471e1c:	bl	4711a8 <error@@Base>
  471e20:	mov	x8, xzr
  471e24:	stur	x8, [x29, #-8]
  471e28:	b	471f34 <warn@@Base+0xc78>
  471e2c:	ldr	x0, [sp, #40]
  471e30:	ldur	x1, [x29, #-24]
  471e34:	ldur	x2, [x29, #-32]
  471e38:	bl	4018c0 <memcpy@plt>
  471e3c:	ldr	x8, [sp, #40]
  471e40:	ldur	x9, [x29, #-32]
  471e44:	add	x8, x8, x9
  471e48:	mov	w10, #0x0                   	// #0
  471e4c:	strb	w10, [x8]
  471e50:	b	471f2c <warn@@Base+0xc70>
  471e54:	ldr	x8, [sp, #32]
  471e58:	ldur	x9, [x29, #-16]
  471e5c:	subs	x8, x8, x9
  471e60:	str	x8, [sp, #16]
  471e64:	ldr	x8, [sp, #16]
  471e68:	ldur	x9, [x29, #-32]
  471e6c:	add	x8, x8, x9
  471e70:	add	x8, x8, #0x1
  471e74:	str	x8, [sp, #24]
  471e78:	ldr	x8, [sp, #24]
  471e7c:	ldr	x9, [sp, #16]
  471e80:	cmp	x8, x9
  471e84:	b.cc	471e98 <warn@@Base+0xbdc>  // b.lo, b.ul, b.last
  471e88:	ldr	x8, [sp, #24]
  471e8c:	ldur	x9, [x29, #-32]
  471e90:	cmp	x8, x9
  471e94:	b.cs	471eb8 <warn@@Base+0xbfc>  // b.hs, b.nlast
  471e98:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  471e9c:	add	x0, x0, #0x69c
  471ea0:	bl	401cf0 <gettext@plt>
  471ea4:	ldur	x1, [x29, #-32]
  471ea8:	bl	4711a8 <error@@Base>
  471eac:	mov	x8, xzr
  471eb0:	stur	x8, [x29, #-8]
  471eb4:	b	471f34 <warn@@Base+0xc78>
  471eb8:	ldr	x0, [sp, #24]
  471ebc:	bl	401a30 <malloc@plt>
  471ec0:	str	x0, [sp, #40]
  471ec4:	ldr	x8, [sp, #40]
  471ec8:	cbnz	x8, 471ee8 <warn@@Base+0xc2c>
  471ecc:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  471ed0:	add	x0, x0, #0x68d
  471ed4:	bl	401cf0 <gettext@plt>
  471ed8:	bl	4711a8 <error@@Base>
  471edc:	mov	x8, xzr
  471ee0:	stur	x8, [x29, #-8]
  471ee4:	b	471f34 <warn@@Base+0xc78>
  471ee8:	ldr	x0, [sp, #40]
  471eec:	ldur	x1, [x29, #-16]
  471ef0:	ldr	x2, [sp, #16]
  471ef4:	bl	4018c0 <memcpy@plt>
  471ef8:	ldr	x8, [sp, #40]
  471efc:	ldr	x9, [sp, #16]
  471f00:	add	x0, x8, x9
  471f04:	ldur	x1, [x29, #-24]
  471f08:	ldur	x2, [x29, #-32]
  471f0c:	bl	4018c0 <memcpy@plt>
  471f10:	ldr	x8, [sp, #40]
  471f14:	ldr	x9, [sp, #16]
  471f18:	ldur	x10, [x29, #-32]
  471f1c:	add	x9, x9, x10
  471f20:	add	x8, x8, x9
  471f24:	mov	w11, #0x0                   	// #0
  471f28:	strb	w11, [x8]
  471f2c:	ldr	x8, [sp, #40]
  471f30:	stur	x8, [x29, #-8]
  471f34:	ldur	x0, [x29, #-8]
  471f38:	ldp	x29, x30, [sp, #80]
  471f3c:	add	sp, sp, #0x60
  471f40:	ret
  471f44:	sub	sp, sp, #0x60
  471f48:	stp	x29, x30, [sp, #80]
  471f4c:	add	x29, sp, #0x50
  471f50:	mov	x8, xzr
  471f54:	mov	w9, wzr
  471f58:	mov	x10, #0x8                   	// #8
  471f5c:	stur	x0, [x29, #-16]
  471f60:	stur	x1, [x29, #-24]
  471f64:	stur	x2, [x29, #-32]
  471f68:	stur	w3, [x29, #-36]
  471f6c:	str	w4, [sp, #40]
  471f70:	ldur	x0, [x29, #-24]
  471f74:	str	x8, [sp, #16]
  471f78:	str	w9, [sp, #12]
  471f7c:	str	x10, [sp]
  471f80:	bl	401af0 <strdup@plt>
  471f84:	ldur	x8, [x29, #-16]
  471f88:	str	x0, [x8]
  471f8c:	ldur	x8, [x29, #-32]
  471f90:	ldur	x10, [x29, #-16]
  471f94:	str	x8, [x10, #8]
  471f98:	ldur	x8, [x29, #-16]
  471f9c:	str	xzr, [x8, #16]
  471fa0:	ldur	x8, [x29, #-16]
  471fa4:	ldr	x10, [sp, #16]
  471fa8:	str	x10, [x8, #24]
  471fac:	ldur	x8, [x29, #-16]
  471fb0:	str	x10, [x8, #32]
  471fb4:	ldur	x8, [x29, #-16]
  471fb8:	str	xzr, [x8, #40]
  471fbc:	ldur	x8, [x29, #-16]
  471fc0:	str	x10, [x8, #48]
  471fc4:	ldur	x8, [x29, #-16]
  471fc8:	str	xzr, [x8, #56]
  471fcc:	ldur	x8, [x29, #-16]
  471fd0:	str	xzr, [x8, #64]
  471fd4:	ldur	w9, [x29, #-36]
  471fd8:	ldur	x8, [x29, #-16]
  471fdc:	str	w9, [x8, #80]
  471fe0:	ldur	x8, [x29, #-16]
  471fe4:	str	wzr, [x8, #84]
  471fe8:	ldur	x8, [x29, #-16]
  471fec:	ldr	x11, [sp]
  471ff0:	str	x11, [x8, #72]
  471ff4:	ldur	x0, [x29, #-32]
  471ff8:	mov	x1, x11
  471ffc:	ldr	w2, [sp, #12]
  472000:	bl	401b30 <fseek@plt>
  472004:	cbz	w0, 472028 <warn@@Base+0xd6c>
  472008:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  47200c:	add	x0, x0, #0x6ce
  472010:	bl	401cf0 <gettext@plt>
  472014:	ldur	x1, [x29, #-24]
  472018:	bl	4711a8 <error@@Base>
  47201c:	mov	w8, #0x1                   	// #1
  472020:	stur	w8, [x29, #-4]
  472024:	b	4722ec <warn@@Base+0x1030>
  472028:	ldur	x8, [x29, #-16]
  47202c:	add	x0, x8, #0x58
  472030:	ldur	x3, [x29, #-32]
  472034:	mov	x1, #0x1                   	// #1
  472038:	mov	x2, #0x3c                  	// #60
  47203c:	bl	401bc0 <fread@plt>
  472040:	str	x0, [sp, #32]
  472044:	ldr	x8, [sp, #32]
  472048:	cmp	x8, #0x3c
  47204c:	b.eq	472080 <warn@@Base+0xdc4>  // b.none
  472050:	ldr	x8, [sp, #32]
  472054:	cbnz	x8, 472060 <warn@@Base+0xda4>
  472058:	stur	wzr, [x29, #-4]
  47205c:	b	4722ec <warn@@Base+0x1030>
  472060:	adrp	x0, 482000 <warn@@Base+0x10d44>
  472064:	add	x0, x0, #0x31d
  472068:	bl	401cf0 <gettext@plt>
  47206c:	ldur	x1, [x29, #-24]
  472070:	bl	4711a8 <error@@Base>
  472074:	mov	w8, #0x1                   	// #1
  472078:	stur	w8, [x29, #-4]
  47207c:	b	4722ec <warn@@Base+0x1030>
  472080:	ldur	x8, [x29, #-16]
  472084:	add	x0, x8, #0x58
  472088:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  47208c:	add	x1, x1, #0x6fa
  472090:	mov	x2, #0x10                  	// #16
  472094:	bl	401a50 <strncmp@plt>
  472098:	cbnz	w0, 4720c0 <warn@@Base+0xe04>
  47209c:	ldur	x0, [x29, #-16]
  4720a0:	ldr	w2, [sp, #40]
  4720a4:	mov	w1, #0x4                   	// #4
  4720a8:	bl	4722fc <warn@@Base+0x1040>
  4720ac:	cbnz	w0, 4720bc <warn@@Base+0xe00>
  4720b0:	mov	w8, #0x1                   	// #1
  4720b4:	stur	w8, [x29, #-4]
  4720b8:	b	4722ec <warn@@Base+0x1030>
  4720bc:	b	472128 <warn@@Base+0xe6c>
  4720c0:	ldur	x8, [x29, #-16]
  4720c4:	add	x0, x8, #0x58
  4720c8:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  4720cc:	add	x1, x1, #0x70b
  4720d0:	mov	x2, #0x10                  	// #16
  4720d4:	bl	401a50 <strncmp@plt>
  4720d8:	cbnz	w0, 47210c <warn@@Base+0xe50>
  4720dc:	ldur	x8, [x29, #-16]
  4720e0:	mov	w9, #0x1                   	// #1
  4720e4:	str	w9, [x8, #84]
  4720e8:	ldur	x0, [x29, #-16]
  4720ec:	ldr	w2, [sp, #40]
  4720f0:	mov	w1, #0x8                   	// #8
  4720f4:	bl	4722fc <warn@@Base+0x1040>
  4720f8:	cbnz	w0, 472108 <warn@@Base+0xe4c>
  4720fc:	mov	w8, #0x1                   	// #1
  472100:	stur	w8, [x29, #-4]
  472104:	b	4722ec <warn@@Base+0x1030>
  472108:	b	472128 <warn@@Base+0xe6c>
  47210c:	ldr	w8, [sp, #40]
  472110:	cbz	w8, 472128 <warn@@Base+0xe6c>
  472114:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472118:	add	x0, x0, #0x71c
  47211c:	bl	401cf0 <gettext@plt>
  472120:	ldur	x1, [x29, #-24]
  472124:	bl	401ca0 <printf@plt>
  472128:	ldur	x8, [x29, #-16]
  47212c:	add	x0, x8, #0x58
  472130:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  472134:	add	x1, x1, #0x735
  472138:	mov	x2, #0x10                  	// #16
  47213c:	bl	401a50 <strncmp@plt>
  472140:	cbnz	w0, 4722e8 <warn@@Base+0x102c>
  472144:	ldur	x8, [x29, #-16]
  472148:	ldrb	w9, [x8, #146]
  47214c:	strb	w9, [sp, #31]
  472150:	ldur	x8, [x29, #-16]
  472154:	mov	w9, #0x0                   	// #0
  472158:	strb	w9, [x8, #146]
  47215c:	ldur	x8, [x29, #-16]
  472160:	add	x0, x8, #0x88
  472164:	mov	x8, xzr
  472168:	mov	x1, x8
  47216c:	mov	w2, #0xa                   	// #10
  472170:	bl	4018f0 <strtoul@plt>
  472174:	ldur	x8, [x29, #-16]
  472178:	str	x0, [x8, #56]
  47217c:	ldrb	w9, [sp, #31]
  472180:	ldur	x8, [x29, #-16]
  472184:	strb	w9, [x8, #146]
  472188:	ldur	x8, [x29, #-16]
  47218c:	ldr	x8, [x8, #56]
  472190:	cmp	x8, #0x8
  472194:	b.cs	4721c0 <warn@@Base+0xf04>  // b.hs, b.nlast
  472198:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  47219c:	add	x0, x0, #0x746
  4721a0:	bl	401cf0 <gettext@plt>
  4721a4:	ldur	x1, [x29, #-24]
  4721a8:	ldur	x8, [x29, #-16]
  4721ac:	ldr	x2, [x8, #56]
  4721b0:	bl	4711a8 <error@@Base>
  4721b4:	mov	w9, #0x1                   	// #1
  4721b8:	stur	w9, [x29, #-4]
  4721bc:	b	4722ec <warn@@Base+0x1030>
  4721c0:	ldur	x8, [x29, #-16]
  4721c4:	ldr	x8, [x8, #56]
  4721c8:	cmp	x8, #0x0
  4721cc:	cset	w9, ge  // ge = tcont
  4721d0:	tbnz	w9, #0, 4721fc <warn@@Base+0xf40>
  4721d4:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4721d8:	add	x0, x0, #0x776
  4721dc:	bl	401cf0 <gettext@plt>
  4721e0:	ldur	x1, [x29, #-24]
  4721e4:	ldur	x8, [x29, #-16]
  4721e8:	ldr	x2, [x8, #56]
  4721ec:	bl	4711a8 <error@@Base>
  4721f0:	mov	w9, #0x1                   	// #1
  4721f4:	stur	w9, [x29, #-4]
  4721f8:	b	4722ec <warn@@Base+0x1030>
  4721fc:	ldur	x8, [x29, #-16]
  472200:	ldr	x8, [x8, #56]
  472204:	add	x8, x8, #0x3c
  472208:	ldur	x9, [x29, #-16]
  47220c:	ldr	x10, [x9, #72]
  472210:	add	x8, x10, x8
  472214:	str	x8, [x9, #72]
  472218:	ldur	x8, [x29, #-16]
  47221c:	ldr	x8, [x8, #56]
  472220:	add	x0, x8, #0x1
  472224:	bl	401a30 <malloc@plt>
  472228:	ldur	x8, [x29, #-16]
  47222c:	str	x0, [x8, #48]
  472230:	ldur	x8, [x29, #-16]
  472234:	ldr	x8, [x8, #48]
  472238:	cbnz	x8, 472258 <warn@@Base+0xf9c>
  47223c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472240:	add	x0, x0, #0x7a6
  472244:	bl	401cf0 <gettext@plt>
  472248:	bl	4711a8 <error@@Base>
  47224c:	mov	w8, #0x1                   	// #1
  472250:	stur	w8, [x29, #-4]
  472254:	b	4722ec <warn@@Base+0x1030>
  472258:	ldur	x8, [x29, #-16]
  47225c:	ldr	x0, [x8, #48]
  472260:	ldur	x8, [x29, #-16]
  472264:	ldr	x1, [x8, #56]
  472268:	ldur	x3, [x29, #-32]
  47226c:	mov	x2, #0x1                   	// #1
  472270:	bl	401bc0 <fread@plt>
  472274:	cmp	x0, #0x1
  472278:	b.eq	4722b4 <warn@@Base+0xff8>  // b.none
  47227c:	ldur	x8, [x29, #-16]
  472280:	ldr	x0, [x8, #48]
  472284:	bl	401bd0 <free@plt>
  472288:	ldur	x8, [x29, #-16]
  47228c:	mov	x9, xzr
  472290:	str	x9, [x8, #48]
  472294:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472298:	add	x0, x0, #0x7da
  47229c:	bl	401cf0 <gettext@plt>
  4722a0:	ldur	x1, [x29, #-24]
  4722a4:	bl	4711a8 <error@@Base>
  4722a8:	mov	w10, #0x1                   	// #1
  4722ac:	stur	w10, [x29, #-4]
  4722b0:	b	4722ec <warn@@Base+0x1030>
  4722b4:	ldur	x8, [x29, #-16]
  4722b8:	ldr	x8, [x8, #56]
  4722bc:	and	x8, x8, #0x1
  4722c0:	cbz	x8, 4722cc <warn@@Base+0x1010>
  4722c4:	ldur	x0, [x29, #-32]
  4722c8:	bl	401ae0 <getc@plt>
  4722cc:	ldur	x8, [x29, #-16]
  4722d0:	ldr	x8, [x8, #48]
  4722d4:	ldur	x9, [x29, #-16]
  4722d8:	ldr	x9, [x9, #56]
  4722dc:	add	x8, x8, x9
  4722e0:	mov	w10, #0x0                   	// #0
  4722e4:	strb	w10, [x8]
  4722e8:	stur	wzr, [x29, #-4]
  4722ec:	ldur	w0, [x29, #-4]
  4722f0:	ldp	x29, x30, [sp, #80]
  4722f4:	add	sp, sp, #0x60
  4722f8:	ret
  4722fc:	sub	sp, sp, #0x60
  472300:	stp	x29, x30, [sp, #80]
  472304:	add	x29, sp, #0x50
  472308:	mov	w8, #0x0                   	// #0
  47230c:	mov	x9, xzr
  472310:	mov	w10, #0xa                   	// #10
  472314:	stur	x0, [x29, #-16]
  472318:	stur	w1, [x29, #-20]
  47231c:	stur	w2, [x29, #-24]
  472320:	ldur	x11, [x29, #-16]
  472324:	ldrb	w12, [x11, #146]
  472328:	strb	w12, [sp, #39]
  47232c:	ldur	x11, [x29, #-16]
  472330:	strb	w8, [x11, #146]
  472334:	ldur	x11, [x29, #-16]
  472338:	add	x0, x11, #0x88
  47233c:	mov	x1, x9
  472340:	mov	w2, w10
  472344:	bl	4018f0 <strtoul@plt>
  472348:	str	x0, [sp, #40]
  47234c:	ldrb	w8, [sp, #39]
  472350:	ldur	x9, [x29, #-16]
  472354:	strb	w8, [x9, #146]
  472358:	ldr	x9, [sp, #40]
  47235c:	cmp	x9, #0x0
  472360:	cset	w8, ge  // ge = tcont
  472364:	tbnz	w8, #0, 47238c <warn@@Base+0x10d0>
  472368:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  47236c:	add	x0, x0, #0x8e5
  472370:	bl	401cf0 <gettext@plt>
  472374:	ldur	x8, [x29, #-16]
  472378:	ldr	x1, [x8]
  47237c:	ldr	x2, [sp, #40]
  472380:	bl	4711a8 <error@@Base>
  472384:	stur	wzr, [x29, #-4]
  472388:	b	4727c0 <warn@@Base+0x1504>
  47238c:	ldr	x8, [sp, #40]
  472390:	ldr	x9, [sp, #40]
  472394:	and	x9, x9, #0x1
  472398:	add	x8, x8, x9
  47239c:	str	x8, [sp, #40]
  4723a0:	ldr	x8, [sp, #40]
  4723a4:	add	x8, x8, #0x3c
  4723a8:	ldur	x9, [x29, #-16]
  4723ac:	ldr	x10, [x9, #72]
  4723b0:	add	x8, x10, x8
  4723b4:	str	x8, [x9, #72]
  4723b8:	ldur	w11, [x29, #-24]
  4723bc:	cbnz	w11, 4723fc <warn@@Base+0x1140>
  4723c0:	ldur	x8, [x29, #-16]
  4723c4:	ldr	x0, [x8, #8]
  4723c8:	ldr	x1, [sp, #40]
  4723cc:	mov	w2, #0x1                   	// #1
  4723d0:	bl	401b30 <fseek@plt>
  4723d4:	cbz	w0, 4723f8 <warn@@Base+0x113c>
  4723d8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4723dc:	add	x0, x0, #0x90b
  4723e0:	bl	401cf0 <gettext@plt>
  4723e4:	ldur	x8, [x29, #-16]
  4723e8:	ldr	x1, [x8]
  4723ec:	bl	4711a8 <error@@Base>
  4723f0:	stur	wzr, [x29, #-4]
  4723f4:	b	4727c0 <warn@@Base+0x1504>
  4723f8:	b	472764 <warn@@Base+0x14a8>
  4723fc:	ldur	w8, [x29, #-20]
  472400:	mov	w9, w8
  472404:	cmp	x9, #0x8
  472408:	b.hi	472410 <warn@@Base+0x1154>  // b.pmore
  47240c:	b	472430 <warn@@Base+0x1174>
  472410:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472414:	add	x0, x0, #0x934
  472418:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  47241c:	add	x1, x1, #0x95d
  472420:	mov	w2, #0x1f9                 	// #505
  472424:	adrp	x3, 4a6000 <warn@@Base+0x34d44>
  472428:	add	x3, x3, #0x976
  47242c:	bl	401cb0 <__assert_fail@plt>
  472430:	ldr	x8, [sp, #40]
  472434:	ldur	w9, [x29, #-20]
  472438:	mov	w10, w9
  47243c:	cmp	x8, x10
  472440:	b.cs	472464 <warn@@Base+0x11a8>  // b.hs, b.nlast
  472444:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472448:	add	x0, x0, #0x9d6
  47244c:	bl	401cf0 <gettext@plt>
  472450:	ldur	x8, [x29, #-16]
  472454:	ldr	x1, [x8]
  472458:	bl	4711a8 <error@@Base>
  47245c:	stur	wzr, [x29, #-4]
  472460:	b	4727c0 <warn@@Base+0x1504>
  472464:	ldur	w8, [x29, #-20]
  472468:	mov	w2, w8
  47246c:	ldur	x9, [x29, #-16]
  472470:	ldr	x3, [x9, #8]
  472474:	add	x0, sp, #0x10
  472478:	mov	x1, #0x1                   	// #1
  47247c:	bl	401bc0 <fread@plt>
  472480:	stur	x0, [x29, #-32]
  472484:	ldur	x9, [x29, #-32]
  472488:	ldur	w8, [x29, #-20]
  47248c:	mov	w10, w8
  472490:	cmp	x9, x10
  472494:	b.eq	4724b8 <warn@@Base+0x11fc>  // b.none
  472498:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  47249c:	add	x0, x0, #0x9f6
  4724a0:	bl	401cf0 <gettext@plt>
  4724a4:	ldur	x8, [x29, #-16]
  4724a8:	ldr	x1, [x8]
  4724ac:	bl	4711a8 <error@@Base>
  4724b0:	stur	wzr, [x29, #-4]
  4724b4:	b	4727c0 <warn@@Base+0x1504>
  4724b8:	ldur	w1, [x29, #-20]
  4724bc:	add	x0, sp, #0x10
  4724c0:	bl	471900 <warn@@Base+0x644>
  4724c4:	ldur	x8, [x29, #-16]
  4724c8:	str	x0, [x8, #16]
  4724cc:	ldur	w9, [x29, #-20]
  4724d0:	mov	w8, w9
  4724d4:	ldr	x10, [sp, #40]
  4724d8:	subs	x8, x10, x8
  4724dc:	str	x8, [sp, #40]
  4724e0:	ldr	x8, [sp, #40]
  4724e4:	ldur	x10, [x29, #-16]
  4724e8:	ldr	x10, [x10, #16]
  4724ec:	ldur	w9, [x29, #-20]
  4724f0:	mov	w11, w9
  4724f4:	mul	x10, x10, x11
  4724f8:	cmp	x8, x10
  4724fc:	b.cc	472514 <warn@@Base+0x1258>  // b.lo, b.ul, b.last
  472500:	ldr	x8, [sp, #40]
  472504:	ldur	x9, [x29, #-16]
  472508:	ldr	x9, [x9, #16]
  47250c:	cmp	x8, x9
  472510:	b.cs	472544 <warn@@Base+0x1288>  // b.hs, b.nlast
  472514:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472518:	add	x0, x0, #0xa18
  47251c:	bl	401cf0 <gettext@plt>
  472520:	ldur	x8, [x29, #-16]
  472524:	ldr	x1, [x8]
  472528:	ldur	x8, [x29, #-16]
  47252c:	ldr	x2, [x8, #16]
  472530:	ldur	w3, [x29, #-20]
  472534:	ldr	x4, [sp, #40]
  472538:	bl	4711a8 <error@@Base>
  47253c:	stur	wzr, [x29, #-4]
  472540:	b	4727c0 <warn@@Base+0x1504>
  472544:	ldur	x8, [x29, #-16]
  472548:	ldr	x8, [x8, #16]
  47254c:	ldur	w9, [x29, #-20]
  472550:	mov	w10, w9
  472554:	mul	x0, x8, x10
  472558:	bl	401a30 <malloc@plt>
  47255c:	str	x0, [sp, #8]
  472560:	ldr	x8, [sp, #8]
  472564:	cbnz	x8, 472580 <warn@@Base+0x12c4>
  472568:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  47256c:	add	x0, x0, #0xa79
  472570:	bl	401cf0 <gettext@plt>
  472574:	bl	4711a8 <error@@Base>
  472578:	stur	wzr, [x29, #-4]
  47257c:	b	4727c0 <warn@@Base+0x1504>
  472580:	ldr	x0, [sp, #8]
  472584:	ldur	w8, [x29, #-20]
  472588:	mov	w1, w8
  47258c:	ldur	x9, [x29, #-16]
  472590:	ldr	x2, [x9, #16]
  472594:	ldur	x9, [x29, #-16]
  472598:	ldr	x3, [x9, #8]
  47259c:	bl	401bc0 <fread@plt>
  4725a0:	stur	x0, [x29, #-32]
  4725a4:	ldur	x9, [x29, #-32]
  4725a8:	ldur	x10, [x29, #-16]
  4725ac:	ldr	x10, [x10, #16]
  4725b0:	cmp	x9, x10
  4725b4:	b.eq	4725e0 <warn@@Base+0x1324>  // b.none
  4725b8:	ldr	x0, [sp, #8]
  4725bc:	bl	401bd0 <free@plt>
  4725c0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4725c4:	add	x0, x0, #0x9f6
  4725c8:	bl	401cf0 <gettext@plt>
  4725cc:	ldur	x8, [x29, #-16]
  4725d0:	ldr	x1, [x8]
  4725d4:	bl	4711a8 <error@@Base>
  4725d8:	stur	wzr, [x29, #-4]
  4725dc:	b	4727c0 <warn@@Base+0x1504>
  4725e0:	ldur	x8, [x29, #-16]
  4725e4:	ldr	x8, [x8, #16]
  4725e8:	ldur	w9, [x29, #-20]
  4725ec:	mov	w10, w9
  4725f0:	mul	x8, x8, x10
  4725f4:	ldr	x10, [sp, #40]
  4725f8:	subs	x8, x10, x8
  4725fc:	str	x8, [sp, #40]
  472600:	ldur	x8, [x29, #-16]
  472604:	ldr	x8, [x8, #16]
  472608:	mov	x10, #0x8                   	// #8
  47260c:	mul	x0, x8, x10
  472610:	bl	401a30 <malloc@plt>
  472614:	ldur	x8, [x29, #-16]
  472618:	str	x0, [x8, #24]
  47261c:	ldur	x8, [x29, #-16]
  472620:	ldr	x8, [x8, #24]
  472624:	cbnz	x8, 472648 <warn@@Base+0x138c>
  472628:	ldr	x0, [sp, #8]
  47262c:	bl	401bd0 <free@plt>
  472630:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472634:	add	x0, x0, #0xab3
  472638:	bl	401cf0 <gettext@plt>
  47263c:	bl	4711a8 <error@@Base>
  472640:	stur	wzr, [x29, #-4]
  472644:	b	4727c0 <warn@@Base+0x1504>
  472648:	str	xzr, [sp, #24]
  47264c:	ldr	x8, [sp, #24]
  472650:	ldur	x9, [x29, #-16]
  472654:	ldr	x9, [x9, #16]
  472658:	cmp	x8, x9
  47265c:	b.cs	4726a0 <warn@@Base+0x13e4>  // b.hs, b.nlast
  472660:	ldr	x8, [sp, #8]
  472664:	ldr	x9, [sp, #24]
  472668:	ldur	w10, [x29, #-20]
  47266c:	mov	w11, w10
  472670:	mul	x9, x9, x11
  472674:	add	x0, x8, x9
  472678:	ldur	w1, [x29, #-20]
  47267c:	bl	471900 <warn@@Base+0x644>
  472680:	ldur	x8, [x29, #-16]
  472684:	ldr	x8, [x8, #24]
  472688:	ldr	x9, [sp, #24]
  47268c:	str	x0, [x8, x9, lsl #3]
  472690:	ldr	x8, [sp, #24]
  472694:	add	x8, x8, #0x1
  472698:	str	x8, [sp, #24]
  47269c:	b	47264c <warn@@Base+0x1390>
  4726a0:	ldr	x0, [sp, #8]
  4726a4:	bl	401bd0 <free@plt>
  4726a8:	ldr	x8, [sp, #40]
  4726ac:	cmp	x8, #0x1
  4726b0:	b.cs	4726d4 <warn@@Base+0x1418>  // b.hs, b.nlast
  4726b4:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4726b8:	add	x0, x0, #0xaf4
  4726bc:	bl	401cf0 <gettext@plt>
  4726c0:	ldur	x8, [x29, #-16]
  4726c4:	ldr	x1, [x8]
  4726c8:	bl	4711a8 <error@@Base>
  4726cc:	stur	wzr, [x29, #-4]
  4726d0:	b	4727c0 <warn@@Base+0x1504>
  4726d4:	ldr	x0, [sp, #40]
  4726d8:	bl	401a30 <malloc@plt>
  4726dc:	ldur	x8, [x29, #-16]
  4726e0:	str	x0, [x8, #32]
  4726e4:	ldur	x8, [x29, #-16]
  4726e8:	ldr	x8, [x8, #32]
  4726ec:	cbnz	x8, 472708 <warn@@Base+0x144c>
  4726f0:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4726f4:	add	x0, x0, #0xb21
  4726f8:	bl	401cf0 <gettext@plt>
  4726fc:	bl	4711a8 <error@@Base>
  472700:	stur	wzr, [x29, #-4]
  472704:	b	4727c0 <warn@@Base+0x1504>
  472708:	ldr	x8, [sp, #40]
  47270c:	ldur	x9, [x29, #-16]
  472710:	str	x8, [x9, #40]
  472714:	ldur	x8, [x29, #-16]
  472718:	ldr	x0, [x8, #32]
  47271c:	ldr	x2, [sp, #40]
  472720:	ldur	x8, [x29, #-16]
  472724:	ldr	x3, [x8, #8]
  472728:	mov	x1, #0x1                   	// #1
  47272c:	bl	401bc0 <fread@plt>
  472730:	stur	x0, [x29, #-32]
  472734:	ldur	x8, [x29, #-32]
  472738:	ldr	x9, [sp, #40]
  47273c:	cmp	x8, x9
  472740:	b.eq	472764 <warn@@Base+0x14a8>  // b.none
  472744:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472748:	add	x0, x0, #0xb61
  47274c:	bl	401cf0 <gettext@plt>
  472750:	ldur	x8, [x29, #-16]
  472754:	ldr	x1, [x8]
  472758:	bl	4711a8 <error@@Base>
  47275c:	stur	wzr, [x29, #-4]
  472760:	b	4727c0 <warn@@Base+0x1504>
  472764:	ldur	x8, [x29, #-16]
  472768:	add	x0, x8, #0x58
  47276c:	ldur	x8, [x29, #-16]
  472770:	ldr	x3, [x8, #8]
  472774:	mov	x1, #0x1                   	// #1
  472778:	mov	x2, #0x3c                  	// #60
  47277c:	bl	401bc0 <fread@plt>
  472780:	stur	x0, [x29, #-32]
  472784:	ldur	x8, [x29, #-32]
  472788:	cmp	x8, #0x3c
  47278c:	b.eq	4727b8 <warn@@Base+0x14fc>  // b.none
  472790:	ldur	x8, [x29, #-32]
  472794:	cbz	x8, 4727b8 <warn@@Base+0x14fc>
  472798:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  47279c:	add	x0, x0, #0xb90
  4727a0:	bl	401cf0 <gettext@plt>
  4727a4:	ldur	x8, [x29, #-16]
  4727a8:	ldr	x1, [x8]
  4727ac:	bl	4711a8 <error@@Base>
  4727b0:	stur	wzr, [x29, #-4]
  4727b4:	b	4727c0 <warn@@Base+0x1504>
  4727b8:	mov	w8, #0x1                   	// #1
  4727bc:	stur	w8, [x29, #-4]
  4727c0:	ldur	w0, [x29, #-4]
  4727c4:	ldp	x29, x30, [sp, #80]
  4727c8:	add	sp, sp, #0x60
  4727cc:	ret
  4727d0:	sub	sp, sp, #0x30
  4727d4:	stp	x29, x30, [sp, #32]
  4727d8:	add	x29, sp, #0x20
  4727dc:	str	x0, [sp, #16]
  4727e0:	str	x1, [sp, #8]
  4727e4:	ldr	x8, [sp, #16]
  4727e8:	ldr	x8, [x8]
  4727ec:	cbz	x8, 47280c <warn@@Base+0x1550>
  4727f0:	ldr	x8, [sp, #16]
  4727f4:	ldr	x0, [x8]
  4727f8:	ldr	x1, [sp, #8]
  4727fc:	bl	401bb0 <strcmp@plt>
  472800:	cbnz	w0, 47280c <warn@@Base+0x1550>
  472804:	stur	wzr, [x29, #-4]
  472808:	b	472874 <warn@@Base+0x15b8>
  47280c:	ldr	x8, [sp, #16]
  472810:	ldr	x8, [x8, #8]
  472814:	cbz	x8, 472824 <warn@@Base+0x1568>
  472818:	ldr	x8, [sp, #16]
  47281c:	ldr	x0, [x8, #8]
  472820:	bl	401a10 <fclose@plt>
  472824:	ldr	x0, [sp, #16]
  472828:	bl	472884 <warn@@Base+0x15c8>
  47282c:	ldr	x0, [sp, #8]
  472830:	adrp	x1, 49c000 <warn@@Base+0x2ad44>
  472834:	add	x1, x1, #0xd5d
  472838:	bl	401a20 <fopen@plt>
  47283c:	str	x0, [sp]
  472840:	ldr	x8, [sp]
  472844:	cbnz	x8, 472854 <warn@@Base+0x1598>
  472848:	mov	w8, #0x1                   	// #1
  47284c:	stur	w8, [x29, #-4]
  472850:	b	472874 <warn@@Base+0x15b8>
  472854:	ldr	x0, [sp, #16]
  472858:	ldr	x1, [sp, #8]
  47285c:	ldr	x2, [sp]
  472860:	mov	w8, wzr
  472864:	mov	w3, w8
  472868:	mov	w4, w8
  47286c:	bl	471f44 <warn@@Base+0xc88>
  472870:	stur	w0, [x29, #-4]
  472874:	ldur	w0, [x29, #-4]
  472878:	ldp	x29, x30, [sp, #32]
  47287c:	add	sp, sp, #0x30
  472880:	ret
  472884:	sub	sp, sp, #0x20
  472888:	stp	x29, x30, [sp, #16]
  47288c:	add	x29, sp, #0x10
  472890:	str	x0, [sp, #8]
  472894:	ldr	x8, [sp, #8]
  472898:	ldr	x8, [x8]
  47289c:	cbz	x8, 4728ac <warn@@Base+0x15f0>
  4728a0:	ldr	x8, [sp, #8]
  4728a4:	ldr	x0, [x8]
  4728a8:	bl	401bd0 <free@plt>
  4728ac:	ldr	x8, [sp, #8]
  4728b0:	ldr	x8, [x8, #24]
  4728b4:	cbz	x8, 4728c4 <warn@@Base+0x1608>
  4728b8:	ldr	x8, [sp, #8]
  4728bc:	ldr	x0, [x8, #24]
  4728c0:	bl	401bd0 <free@plt>
  4728c4:	ldr	x8, [sp, #8]
  4728c8:	ldr	x8, [x8, #32]
  4728cc:	cbz	x8, 4728dc <warn@@Base+0x1620>
  4728d0:	ldr	x8, [sp, #8]
  4728d4:	ldr	x0, [x8, #32]
  4728d8:	bl	401bd0 <free@plt>
  4728dc:	ldr	x8, [sp, #8]
  4728e0:	ldr	x8, [x8, #48]
  4728e4:	cbz	x8, 4728f4 <warn@@Base+0x1638>
  4728e8:	ldr	x8, [sp, #8]
  4728ec:	ldr	x0, [x8, #48]
  4728f0:	bl	401bd0 <free@plt>
  4728f4:	ldp	x29, x30, [sp, #16]
  4728f8:	add	sp, sp, #0x20
  4728fc:	ret
  472900:	sub	sp, sp, #0x70
  472904:	stp	x29, x30, [sp, #96]
  472908:	add	x29, sp, #0x60
  47290c:	stur	x0, [x29, #-16]
  472910:	stur	x1, [x29, #-24]
  472914:	ldur	x8, [x29, #-16]
  472918:	ldrb	w9, [x8, #88]
  47291c:	cmp	w9, #0x2f
  472920:	b.ne	472bf4 <warn@@Base+0x1938>  // b.any
  472924:	ldur	x8, [x29, #-16]
  472928:	ldr	x8, [x8, #48]
  47292c:	cbz	x8, 47293c <warn@@Base+0x1680>
  472930:	ldur	x8, [x29, #-16]
  472934:	ldr	x8, [x8, #56]
  472938:	cbnz	x8, 472958 <warn@@Base+0x169c>
  47293c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472940:	add	x0, x0, #0x80c
  472944:	bl	401cf0 <gettext@plt>
  472948:	bl	4711a8 <error@@Base>
  47294c:	mov	x8, xzr
  472950:	stur	x8, [x29, #-8]
  472954:	b	472c84 <warn@@Base+0x19c8>
  472958:	ldur	x8, [x29, #-16]
  47295c:	str	xzr, [x8, #64]
  472960:	ldur	x8, [x29, #-16]
  472964:	ldrb	w9, [x8, #146]
  472968:	strb	w9, [sp, #31]
  47296c:	ldur	x8, [x29, #-16]
  472970:	mov	w9, #0x0                   	// #0
  472974:	strb	w9, [x8, #146]
  472978:	ldur	x8, [x29, #-16]
  47297c:	add	x0, x8, #0x59
  472980:	add	x1, sp, #0x30
  472984:	mov	w2, #0xa                   	// #10
  472988:	bl	4018f0 <strtoul@plt>
  47298c:	stur	x0, [x29, #-32]
  472990:	stur	x0, [x29, #-40]
  472994:	ldur	x8, [x29, #-16]
  472998:	ldr	w9, [x8, #80]
  47299c:	cbz	w9, 4729d8 <warn@@Base+0x171c>
  4729a0:	ldr	x8, [sp, #48]
  4729a4:	cbz	x8, 4729d8 <warn@@Base+0x171c>
  4729a8:	ldr	x8, [sp, #48]
  4729ac:	ldrb	w9, [x8]
  4729b0:	cmp	w9, #0x3a
  4729b4:	b.ne	4729d8 <warn@@Base+0x171c>  // b.any
  4729b8:	ldr	x8, [sp, #48]
  4729bc:	add	x0, x8, #0x1
  4729c0:	mov	x8, xzr
  4729c4:	mov	x1, x8
  4729c8:	mov	w2, #0xa                   	// #10
  4729cc:	bl	4018f0 <strtoul@plt>
  4729d0:	ldur	x8, [x29, #-16]
  4729d4:	str	x0, [x8, #64]
  4729d8:	ldrb	w8, [sp, #31]
  4729dc:	ldur	x9, [x29, #-16]
  4729e0:	strb	w8, [x9, #146]
  4729e4:	ldur	x9, [x29, #-32]
  4729e8:	ldur	x10, [x29, #-16]
  4729ec:	ldr	x10, [x10, #56]
  4729f0:	cmp	x9, x10
  4729f4:	b.ls	472a18 <warn@@Base+0x175c>  // b.plast
  4729f8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  4729fc:	add	x0, x0, #0x849
  472a00:	bl	401cf0 <gettext@plt>
  472a04:	ldur	x1, [x29, #-32]
  472a08:	bl	4711a8 <error@@Base>
  472a0c:	mov	x8, xzr
  472a10:	stur	x8, [x29, #-8]
  472a14:	b	472c84 <warn@@Base+0x19c8>
  472a18:	ldur	x8, [x29, #-32]
  472a1c:	ldur	x9, [x29, #-16]
  472a20:	ldr	x9, [x9, #56]
  472a24:	mov	w10, #0x0                   	// #0
  472a28:	cmp	x8, x9
  472a2c:	str	w10, [sp, #12]
  472a30:	b.cs	472a70 <warn@@Base+0x17b4>  // b.hs, b.nlast
  472a34:	ldur	x8, [x29, #-16]
  472a38:	ldr	x8, [x8, #48]
  472a3c:	ldur	x9, [x29, #-32]
  472a40:	ldrb	w10, [x8, x9]
  472a44:	mov	w11, #0x0                   	// #0
  472a48:	cmp	w10, #0xa
  472a4c:	str	w11, [sp, #12]
  472a50:	b.eq	472a70 <warn@@Base+0x17b4>  // b.none
  472a54:	ldur	x8, [x29, #-16]
  472a58:	ldr	x8, [x8, #48]
  472a5c:	ldur	x9, [x29, #-32]
  472a60:	ldrb	w10, [x8, x9]
  472a64:	cmp	w10, #0x0
  472a68:	cset	w10, ne  // ne = any
  472a6c:	str	w10, [sp, #12]
  472a70:	ldr	w8, [sp, #12]
  472a74:	tbnz	w8, #0, 472a7c <warn@@Base+0x17c0>
  472a78:	b	472a8c <warn@@Base+0x17d0>
  472a7c:	ldur	x8, [x29, #-32]
  472a80:	add	x8, x8, #0x1
  472a84:	stur	x8, [x29, #-32]
  472a88:	b	472a18 <warn@@Base+0x175c>
  472a8c:	ldur	x8, [x29, #-32]
  472a90:	cmp	x8, #0x0
  472a94:	cset	w9, ls  // ls = plast
  472a98:	tbnz	w9, #0, 472ac4 <warn@@Base+0x1808>
  472a9c:	ldur	x8, [x29, #-16]
  472aa0:	ldr	x8, [x8, #48]
  472aa4:	ldur	x9, [x29, #-32]
  472aa8:	subs	x9, x9, #0x1
  472aac:	ldrb	w10, [x8, x9]
  472ab0:	cmp	w10, #0x2f
  472ab4:	b.ne	472ac4 <warn@@Base+0x1808>  // b.any
  472ab8:	ldur	x8, [x29, #-32]
  472abc:	subs	x8, x8, #0x1
  472ac0:	stur	x8, [x29, #-32]
  472ac4:	ldur	x8, [x29, #-32]
  472ac8:	ldur	x9, [x29, #-16]
  472acc:	ldr	x9, [x9, #56]
  472ad0:	cmp	x8, x9
  472ad4:	b.ls	472ae4 <warn@@Base+0x1828>  // b.plast
  472ad8:	ldur	x8, [x29, #-16]
  472adc:	ldr	x8, [x8, #56]
  472ae0:	stur	x8, [x29, #-32]
  472ae4:	ldur	x8, [x29, #-16]
  472ae8:	ldr	x8, [x8, #48]
  472aec:	ldur	x9, [x29, #-32]
  472af0:	add	x8, x8, x9
  472af4:	mov	w10, #0x0                   	// #0
  472af8:	strb	w10, [x8]
  472afc:	ldur	x8, [x29, #-16]
  472b00:	ldr	w10, [x8, #80]
  472b04:	cbz	w10, 472b14 <warn@@Base+0x1858>
  472b08:	ldur	x8, [x29, #-16]
  472b0c:	ldr	x8, [x8, #64]
  472b10:	cbnz	x8, 472b2c <warn@@Base+0x1870>
  472b14:	ldur	x8, [x29, #-16]
  472b18:	ldr	x8, [x8, #48]
  472b1c:	ldur	x9, [x29, #-40]
  472b20:	add	x8, x8, x9
  472b24:	stur	x8, [x29, #-8]
  472b28:	b	472c84 <warn@@Base+0x19c8>
  472b2c:	ldur	x8, [x29, #-40]
  472b30:	ldur	x9, [x29, #-32]
  472b34:	cmp	x8, x9
  472b38:	b.cc	472b58 <warn@@Base+0x189c>  // b.lo, b.ul, b.last
  472b3c:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472b40:	add	x0, x0, #0x884
  472b44:	bl	401cf0 <gettext@plt>
  472b48:	bl	4711a8 <error@@Base>
  472b4c:	mov	x8, xzr
  472b50:	stur	x8, [x29, #-8]
  472b54:	b	472c84 <warn@@Base+0x19c8>
  472b58:	ldur	x8, [x29, #-16]
  472b5c:	ldr	x0, [x8]
  472b60:	ldur	x8, [x29, #-16]
  472b64:	ldr	x8, [x8, #48]
  472b68:	ldur	x9, [x29, #-40]
  472b6c:	add	x1, x8, x9
  472b70:	ldur	x8, [x29, #-32]
  472b74:	ldur	x9, [x29, #-40]
  472b78:	subs	x2, x8, x9
  472b7c:	bl	471d54 <warn@@Base+0xa98>
  472b80:	str	x0, [sp, #40]
  472b84:	ldr	x8, [sp, #40]
  472b88:	cbz	x8, 472bd4 <warn@@Base+0x1918>
  472b8c:	ldur	x0, [x29, #-24]
  472b90:	ldr	x1, [sp, #40]
  472b94:	bl	4727d0 <warn@@Base+0x1514>
  472b98:	cbnz	w0, 472bd4 <warn@@Base+0x1918>
  472b9c:	ldur	x0, [x29, #-24]
  472ba0:	ldur	x8, [x29, #-16]
  472ba4:	ldr	x1, [x8, #64]
  472ba8:	mov	x8, xzr
  472bac:	mov	x2, x8
  472bb0:	bl	472c94 <warn@@Base+0x19d8>
  472bb4:	str	x0, [sp, #32]
  472bb8:	ldr	x8, [sp, #32]
  472bbc:	cbz	x8, 472bd4 <warn@@Base+0x1918>
  472bc0:	ldr	x0, [sp, #40]
  472bc4:	bl	401bd0 <free@plt>
  472bc8:	ldr	x8, [sp, #32]
  472bcc:	stur	x8, [x29, #-8]
  472bd0:	b	472c84 <warn@@Base+0x19c8>
  472bd4:	ldr	x0, [sp, #40]
  472bd8:	bl	401bd0 <free@plt>
  472bdc:	ldur	x8, [x29, #-16]
  472be0:	ldr	x8, [x8, #48]
  472be4:	ldur	x9, [x29, #-40]
  472be8:	add	x8, x8, x9
  472bec:	stur	x8, [x29, #-8]
  472bf0:	b	472c84 <warn@@Base+0x19c8>
  472bf4:	stur	xzr, [x29, #-32]
  472bf8:	ldur	x8, [x29, #-32]
  472bfc:	cmp	x8, #0x10
  472c00:	b.cs	472c54 <warn@@Base+0x1998>  // b.hs, b.nlast
  472c04:	ldur	x8, [x29, #-16]
  472c08:	add	x8, x8, #0x58
  472c0c:	ldur	x9, [x29, #-32]
  472c10:	ldrb	w10, [x8, x9]
  472c14:	cmp	w10, #0x2f
  472c18:	b.ne	472c44 <warn@@Base+0x1988>  // b.any
  472c1c:	ldur	x8, [x29, #-16]
  472c20:	add	x8, x8, #0x58
  472c24:	ldur	x9, [x29, #-32]
  472c28:	add	x8, x8, x9
  472c2c:	mov	w10, #0x0                   	// #0
  472c30:	strb	w10, [x8]
  472c34:	ldur	x8, [x29, #-16]
  472c38:	add	x8, x8, #0x58
  472c3c:	stur	x8, [x29, #-8]
  472c40:	b	472c84 <warn@@Base+0x19c8>
  472c44:	ldur	x8, [x29, #-32]
  472c48:	add	x8, x8, #0x1
  472c4c:	stur	x8, [x29, #-32]
  472c50:	b	472bf8 <warn@@Base+0x193c>
  472c54:	mov	x0, #0x11                  	// #17
  472c58:	bl	47824c <warn@@Base+0x6f90>
  472c5c:	str	x0, [sp, #16]
  472c60:	ldr	x8, [sp, #16]
  472c64:	ldur	x9, [x29, #-16]
  472c68:	ldur	q0, [x9, #88]
  472c6c:	str	q0, [x8]
  472c70:	ldr	x8, [sp, #16]
  472c74:	mov	w10, #0x0                   	// #0
  472c78:	strb	w10, [x8, #16]
  472c7c:	ldr	x8, [sp, #16]
  472c80:	stur	x8, [x29, #-8]
  472c84:	ldur	x0, [x29, #-8]
  472c88:	ldp	x29, x30, [sp, #96]
  472c8c:	add	sp, sp, #0x70
  472c90:	ret
  472c94:	sub	sp, sp, #0x40
  472c98:	stp	x29, x30, [sp, #48]
  472c9c:	add	x29, sp, #0x30
  472ca0:	mov	w8, wzr
  472ca4:	stur	x0, [x29, #-16]
  472ca8:	str	x1, [sp, #24]
  472cac:	str	x2, [sp, #16]
  472cb0:	ldur	x9, [x29, #-16]
  472cb4:	ldr	x0, [x9, #8]
  472cb8:	ldr	x1, [sp, #24]
  472cbc:	mov	w2, w8
  472cc0:	bl	401b30 <fseek@plt>
  472cc4:	cbz	w0, 472cec <warn@@Base+0x1a30>
  472cc8:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472ccc:	add	x0, x0, #0x8a6
  472cd0:	bl	401cf0 <gettext@plt>
  472cd4:	ldur	x8, [x29, #-16]
  472cd8:	ldr	x1, [x8]
  472cdc:	bl	4711a8 <error@@Base>
  472ce0:	mov	x8, xzr
  472ce4:	stur	x8, [x29, #-8]
  472ce8:	b	472d8c <warn@@Base+0x1ad0>
  472cec:	ldur	x8, [x29, #-16]
  472cf0:	add	x0, x8, #0x58
  472cf4:	ldur	x8, [x29, #-16]
  472cf8:	ldr	x3, [x8, #8]
  472cfc:	mov	x1, #0x1                   	// #1
  472d00:	mov	x2, #0x3c                  	// #60
  472d04:	bl	401bc0 <fread@plt>
  472d08:	str	x0, [sp, #8]
  472d0c:	ldr	x8, [sp, #8]
  472d10:	cmp	x8, #0x3c
  472d14:	b.eq	472d3c <warn@@Base+0x1a80>  // b.none
  472d18:	adrp	x0, 482000 <warn@@Base+0x10d44>
  472d1c:	add	x0, x0, #0x31d
  472d20:	bl	401cf0 <gettext@plt>
  472d24:	ldur	x8, [x29, #-16]
  472d28:	ldr	x1, [x8]
  472d2c:	bl	4711a8 <error@@Base>
  472d30:	mov	x8, xzr
  472d34:	stur	x8, [x29, #-8]
  472d38:	b	472d8c <warn@@Base+0x1ad0>
  472d3c:	ldur	x8, [x29, #-16]
  472d40:	add	x0, x8, #0x92
  472d44:	adrp	x1, 482000 <warn@@Base+0x10d44>
  472d48:	add	x1, x1, #0x340
  472d4c:	mov	x2, #0x2                   	// #2
  472d50:	bl	401b80 <memcmp@plt>
  472d54:	cbz	w0, 472d7c <warn@@Base+0x1ac0>
  472d58:	adrp	x0, 482000 <warn@@Base+0x10d44>
  472d5c:	add	x0, x0, #0x343
  472d60:	bl	401cf0 <gettext@plt>
  472d64:	ldur	x8, [x29, #-16]
  472d68:	ldr	x1, [x8]
  472d6c:	bl	4711a8 <error@@Base>
  472d70:	mov	x8, xzr
  472d74:	stur	x8, [x29, #-8]
  472d78:	b	472d8c <warn@@Base+0x1ad0>
  472d7c:	ldur	x0, [x29, #-16]
  472d80:	ldr	x1, [sp, #16]
  472d84:	bl	472900 <warn@@Base+0x1644>
  472d88:	stur	x0, [x29, #-8]
  472d8c:	ldur	x0, [x29, #-8]
  472d90:	ldp	x29, x30, [sp, #48]
  472d94:	add	sp, sp, #0x40
  472d98:	ret
  472d9c:	sub	sp, sp, #0x50
  472da0:	stp	x29, x30, [sp, #64]
  472da4:	add	x29, sp, #0x40
  472da8:	adrp	x8, 480000 <warn@@Base+0xed44>
  472dac:	add	x8, x8, #0xaac
  472db0:	stur	x0, [x29, #-16]
  472db4:	stur	x1, [x29, #-24]
  472db8:	str	x2, [sp, #32]
  472dbc:	mov	x0, x8
  472dc0:	bl	401cf0 <gettext@plt>
  472dc4:	str	x0, [sp, #24]
  472dc8:	ldur	x8, [x29, #-16]
  472dcc:	ldr	x0, [x8]
  472dd0:	bl	401900 <strlen@plt>
  472dd4:	ldr	x8, [sp, #32]
  472dd8:	str	x0, [sp]
  472ddc:	mov	x0, x8
  472de0:	bl	401900 <strlen@plt>
  472de4:	ldr	x8, [sp]
  472de8:	add	x9, x8, x0
  472dec:	add	x9, x9, #0x3
  472df0:	str	x9, [sp, #16]
  472df4:	ldur	x9, [x29, #-16]
  472df8:	ldr	w10, [x9, #80]
  472dfc:	cbz	w10, 472e50 <warn@@Base+0x1b94>
  472e00:	ldur	x8, [x29, #-16]
  472e04:	ldr	x8, [x8, #64]
  472e08:	cbz	x8, 472e50 <warn@@Base+0x1b94>
  472e0c:	ldur	x8, [x29, #-24]
  472e10:	ldr	x8, [x8]
  472e14:	cbz	x8, 472e38 <warn@@Base+0x1b7c>
  472e18:	ldur	x8, [x29, #-24]
  472e1c:	ldr	x0, [x8]
  472e20:	bl	401900 <strlen@plt>
  472e24:	add	x8, x0, #0x2
  472e28:	ldr	x9, [sp, #16]
  472e2c:	add	x8, x9, x8
  472e30:	str	x8, [sp, #16]
  472e34:	b	472e50 <warn@@Base+0x1b94>
  472e38:	ldr	x0, [sp, #24]
  472e3c:	bl	401900 <strlen@plt>
  472e40:	add	x8, x0, #0x2
  472e44:	ldr	x9, [sp, #16]
  472e48:	add	x8, x9, x8
  472e4c:	str	x8, [sp, #16]
  472e50:	ldr	x0, [sp, #16]
  472e54:	bl	401a30 <malloc@plt>
  472e58:	str	x0, [sp, #8]
  472e5c:	ldr	x8, [sp, #8]
  472e60:	cbnz	x8, 472e80 <warn@@Base+0x1bc4>
  472e64:	adrp	x0, 4a6000 <warn@@Base+0x34d44>
  472e68:	add	x0, x0, #0x68d
  472e6c:	bl	401cf0 <gettext@plt>
  472e70:	bl	4711a8 <error@@Base>
  472e74:	mov	x8, xzr
  472e78:	stur	x8, [x29, #-8]
  472e7c:	b	472f50 <warn@@Base+0x1c94>
  472e80:	ldur	x8, [x29, #-16]
  472e84:	ldr	w9, [x8, #80]
  472e88:	cbz	w9, 472ef8 <warn@@Base+0x1c3c>
  472e8c:	ldur	x8, [x29, #-16]
  472e90:	ldr	x8, [x8, #64]
  472e94:	cbz	x8, 472ef8 <warn@@Base+0x1c3c>
  472e98:	ldur	x8, [x29, #-24]
  472e9c:	ldr	x8, [x8]
  472ea0:	cbz	x8, 472ed0 <warn@@Base+0x1c14>
  472ea4:	ldr	x0, [sp, #8]
  472ea8:	ldr	x1, [sp, #16]
  472eac:	ldur	x8, [x29, #-16]
  472eb0:	ldr	x3, [x8]
  472eb4:	ldur	x8, [x29, #-24]
  472eb8:	ldr	x4, [x8]
  472ebc:	ldr	x5, [sp, #32]
  472ec0:	adrp	x2, 4a6000 <warn@@Base+0x34d44>
  472ec4:	add	x2, x2, #0x8cc
  472ec8:	bl	4019e0 <snprintf@plt>
  472ecc:	b	472ef4 <warn@@Base+0x1c38>
  472ed0:	ldr	x0, [sp, #8]
  472ed4:	ldr	x1, [sp, #16]
  472ed8:	ldur	x8, [x29, #-16]
  472edc:	ldr	x3, [x8]
  472ee0:	ldr	x4, [sp, #24]
  472ee4:	ldr	x5, [sp, #32]
  472ee8:	adrp	x2, 4a6000 <warn@@Base+0x34d44>
  472eec:	add	x2, x2, #0x8cc
  472ef0:	bl	4019e0 <snprintf@plt>
  472ef4:	b	472f48 <warn@@Base+0x1c8c>
  472ef8:	ldur	x8, [x29, #-16]
  472efc:	ldr	w9, [x8, #80]
  472f00:	cbz	w9, 472f28 <warn@@Base+0x1c6c>
  472f04:	ldr	x0, [sp, #8]
  472f08:	ldr	x1, [sp, #16]
  472f0c:	ldur	x8, [x29, #-16]
  472f10:	ldr	x3, [x8]
  472f14:	ldr	x4, [sp, #32]
  472f18:	adrp	x2, 4a6000 <warn@@Base+0x34d44>
  472f1c:	add	x2, x2, #0x8d7
  472f20:	bl	4019e0 <snprintf@plt>
  472f24:	b	472f48 <warn@@Base+0x1c8c>
  472f28:	ldr	x0, [sp, #8]
  472f2c:	ldr	x1, [sp, #16]
  472f30:	ldur	x8, [x29, #-16]
  472f34:	ldr	x3, [x8]
  472f38:	ldr	x4, [sp, #32]
  472f3c:	adrp	x2, 4a6000 <warn@@Base+0x34d44>
  472f40:	add	x2, x2, #0x8de
  472f44:	bl	4019e0 <snprintf@plt>
  472f48:	ldr	x8, [sp, #8]
  472f4c:	stur	x8, [x29, #-8]
  472f50:	ldur	x0, [x29, #-8]
  472f54:	ldp	x29, x30, [sp, #64]
  472f58:	add	sp, sp, #0x50
  472f5c:	ret
  472f60:	sub	sp, sp, #0x40
  472f64:	stp	x29, x30, [sp, #48]
  472f68:	add	x29, sp, #0x30
  472f6c:	stur	x0, [x29, #-16]
  472f70:	ldur	x8, [x29, #-16]
  472f74:	cbnz	x8, 472f84 <warn@@Base+0x1cc8>
  472f78:	mov	x8, xzr
  472f7c:	stur	x8, [x29, #-8]
  472f80:	b	473058 <warn@@Base+0x1d9c>
  472f84:	stur	wzr, [x29, #-20]
  472f88:	ldur	x8, [x29, #-16]
  472f8c:	ldursw	x9, [x29, #-20]
  472f90:	mov	x10, #0x8                   	// #8
  472f94:	mul	x9, x10, x9
  472f98:	add	x8, x8, x9
  472f9c:	ldr	x8, [x8]
  472fa0:	cbz	x8, 472fb4 <warn@@Base+0x1cf8>
  472fa4:	ldur	w8, [x29, #-20]
  472fa8:	add	w8, w8, #0x1
  472fac:	stur	w8, [x29, #-20]
  472fb0:	b	472f88 <warn@@Base+0x1ccc>
  472fb4:	ldur	w8, [x29, #-20]
  472fb8:	add	w8, w8, #0x1
  472fbc:	mov	w9, #0x8                   	// #8
  472fc0:	smull	x0, w8, w9
  472fc4:	bl	47824c <warn@@Base+0x6f90>
  472fc8:	str	x0, [sp, #16]
  472fcc:	stur	wzr, [x29, #-20]
  472fd0:	ldur	x8, [x29, #-16]
  472fd4:	ldursw	x9, [x29, #-20]
  472fd8:	mov	x10, #0x8                   	// #8
  472fdc:	mul	x9, x10, x9
  472fe0:	add	x8, x8, x9
  472fe4:	ldr	x8, [x8]
  472fe8:	cbz	x8, 473034 <warn@@Base+0x1d78>
  472fec:	ldur	x8, [x29, #-16]
  472ff0:	ldursw	x9, [x29, #-20]
  472ff4:	mov	x10, #0x8                   	// #8
  472ff8:	mul	x9, x10, x9
  472ffc:	add	x8, x8, x9
  473000:	ldr	x0, [x8]
  473004:	str	x10, [sp, #8]
  473008:	bl	47836c <warn@@Base+0x70b0>
  47300c:	ldr	x8, [sp, #16]
  473010:	ldursw	x9, [x29, #-20]
  473014:	ldr	x10, [sp, #8]
  473018:	mul	x9, x10, x9
  47301c:	add	x8, x8, x9
  473020:	str	x0, [x8]
  473024:	ldur	w8, [x29, #-20]
  473028:	add	w8, w8, #0x1
  47302c:	stur	w8, [x29, #-20]
  473030:	b	472fd0 <warn@@Base+0x1d14>
  473034:	ldr	x8, [sp, #16]
  473038:	ldursw	x9, [x29, #-20]
  47303c:	mov	x10, #0x8                   	// #8
  473040:	mul	x9, x10, x9
  473044:	add	x8, x8, x9
  473048:	mov	x9, xzr
  47304c:	str	x9, [x8]
  473050:	ldr	x8, [sp, #16]
  473054:	stur	x8, [x29, #-8]
  473058:	ldur	x0, [x29, #-8]
  47305c:	ldp	x29, x30, [sp, #48]
  473060:	add	sp, sp, #0x40
  473064:	ret
  473068:	sub	sp, sp, #0x20
  47306c:	stp	x29, x30, [sp, #16]
  473070:	add	x29, sp, #0x10
  473074:	str	x0, [sp, #8]
  473078:	ldr	x8, [sp, #8]
  47307c:	cbz	x8, 4730b8 <warn@@Base+0x1dfc>
  473080:	ldr	x8, [sp, #8]
  473084:	str	x8, [sp]
  473088:	ldr	x8, [sp]
  47308c:	ldr	x8, [x8]
  473090:	cbz	x8, 4730b0 <warn@@Base+0x1df4>
  473094:	ldr	x8, [sp]
  473098:	ldr	x0, [x8]
  47309c:	bl	401bd0 <free@plt>
  4730a0:	ldr	x8, [sp]
  4730a4:	add	x8, x8, #0x8
  4730a8:	str	x8, [sp]
  4730ac:	b	473088 <warn@@Base+0x1dcc>
  4730b0:	ldr	x0, [sp, #8]
  4730b4:	bl	401bd0 <free@plt>
  4730b8:	ldp	x29, x30, [sp, #16]
  4730bc:	add	sp, sp, #0x20
  4730c0:	ret
  4730c4:	sub	sp, sp, #0x50
  4730c8:	stp	x29, x30, [sp, #64]
  4730cc:	add	x29, sp, #0x40
  4730d0:	mov	x8, xzr
  4730d4:	stur	x0, [x29, #-8]
  4730d8:	stur	wzr, [x29, #-28]
  4730dc:	str	wzr, [sp, #32]
  4730e0:	str	wzr, [sp, #28]
  4730e4:	str	wzr, [sp, #24]
  4730e8:	str	wzr, [sp, #20]
  4730ec:	str	x8, [sp, #8]
  4730f0:	ldur	x8, [x29, #-8]
  4730f4:	cbz	x8, 47337c <warn@@Base+0x20c0>
  4730f8:	ldur	x0, [x29, #-8]
  4730fc:	bl	401900 <strlen@plt>
  473100:	add	x0, x0, #0x1
  473104:	bl	47824c <warn@@Base+0x6f90>
  473108:	stur	x0, [x29, #-24]
  47310c:	sub	x0, x29, #0x8
  473110:	bl	47338c <warn@@Base+0x20d0>
  473114:	ldr	w8, [sp, #20]
  473118:	cbz	w8, 473130 <warn@@Base+0x1e74>
  47311c:	ldr	w8, [sp, #24]
  473120:	ldr	w9, [sp, #20]
  473124:	subs	w9, w9, #0x1
  473128:	cmp	w8, w9
  47312c:	b.lt	4731a4 <warn@@Base+0x1ee8>  // b.tstop
  473130:	ldr	x8, [sp, #8]
  473134:	cbnz	x8, 473158 <warn@@Base+0x1e9c>
  473138:	mov	w8, #0x8                   	// #8
  47313c:	str	w8, [sp, #20]
  473140:	ldrsw	x9, [sp, #20]
  473144:	mov	x10, #0x8                   	// #8
  473148:	mul	x0, x9, x10
  47314c:	bl	47824c <warn@@Base+0x6f90>
  473150:	str	x0, [sp]
  473154:	b	473180 <warn@@Base+0x1ec4>
  473158:	ldr	w8, [sp, #20]
  47315c:	mov	w9, #0x2                   	// #2
  473160:	mul	w8, w8, w9
  473164:	str	w8, [sp, #20]
  473168:	ldr	x0, [sp, #8]
  47316c:	ldrsw	x10, [sp, #20]
  473170:	mov	x11, #0x8                   	// #8
  473174:	mul	x1, x10, x11
  473178:	bl	478300 <warn@@Base+0x7044>
  47317c:	str	x0, [sp]
  473180:	ldr	x8, [sp]
  473184:	str	x8, [sp, #8]
  473188:	ldr	x8, [sp, #8]
  47318c:	ldrsw	x9, [sp, #24]
  473190:	mov	x10, #0x8                   	// #8
  473194:	mul	x9, x10, x9
  473198:	add	x8, x8, x9
  47319c:	mov	x9, xzr
  4731a0:	str	x9, [x8]
  4731a4:	ldur	x8, [x29, #-24]
  4731a8:	stur	x8, [x29, #-16]
  4731ac:	ldur	x8, [x29, #-8]
  4731b0:	ldrb	w9, [x8]
  4731b4:	cbz	w9, 473310 <warn@@Base+0x2054>
  4731b8:	ldur	x8, [x29, #-8]
  4731bc:	ldrb	w9, [x8]
  4731c0:	and	w9, w9, #0xff
  4731c4:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  4731c8:	ldr	x8, [x8, #4032]
  4731cc:	ldrh	w9, [x8, w9, sxtw #1]
  4731d0:	and	w9, w9, #0x40
  4731d4:	cbz	w9, 4731f4 <warn@@Base+0x1f38>
  4731d8:	ldur	w8, [x29, #-28]
  4731dc:	cbnz	w8, 4731f4 <warn@@Base+0x1f38>
  4731e0:	ldr	w8, [sp, #32]
  4731e4:	cbnz	w8, 4731f4 <warn@@Base+0x1f38>
  4731e8:	ldr	w8, [sp, #28]
  4731ec:	cbnz	w8, 4731f4 <warn@@Base+0x1f38>
  4731f0:	b	473310 <warn@@Base+0x2054>
  4731f4:	ldr	w8, [sp, #28]
  4731f8:	cbz	w8, 47321c <warn@@Base+0x1f60>
  4731fc:	str	wzr, [sp, #28]
  473200:	ldur	x8, [x29, #-8]
  473204:	ldrb	w9, [x8]
  473208:	ldur	x8, [x29, #-16]
  47320c:	add	x10, x8, #0x1
  473210:	stur	x10, [x29, #-16]
  473214:	strb	w9, [x8]
  473218:	b	473300 <warn@@Base+0x2044>
  47321c:	ldur	x8, [x29, #-8]
  473220:	ldrb	w9, [x8]
  473224:	cmp	w9, #0x5c
  473228:	b.ne	473238 <warn@@Base+0x1f7c>  // b.any
  47322c:	mov	w8, #0x1                   	// #1
  473230:	str	w8, [sp, #28]
  473234:	b	473300 <warn@@Base+0x2044>
  473238:	ldur	w8, [x29, #-28]
  47323c:	cbz	w8, 473274 <warn@@Base+0x1fb8>
  473240:	ldur	x8, [x29, #-8]
  473244:	ldrb	w9, [x8]
  473248:	cmp	w9, #0x27
  47324c:	b.ne	473258 <warn@@Base+0x1f9c>  // b.any
  473250:	stur	wzr, [x29, #-28]
  473254:	b	473270 <warn@@Base+0x1fb4>
  473258:	ldur	x8, [x29, #-8]
  47325c:	ldrb	w9, [x8]
  473260:	ldur	x8, [x29, #-16]
  473264:	add	x10, x8, #0x1
  473268:	stur	x10, [x29, #-16]
  47326c:	strb	w9, [x8]
  473270:	b	473300 <warn@@Base+0x2044>
  473274:	ldr	w8, [sp, #32]
  473278:	cbz	w8, 4732b0 <warn@@Base+0x1ff4>
  47327c:	ldur	x8, [x29, #-8]
  473280:	ldrb	w9, [x8]
  473284:	cmp	w9, #0x22
  473288:	b.ne	473294 <warn@@Base+0x1fd8>  // b.any
  47328c:	str	wzr, [sp, #32]
  473290:	b	4732ac <warn@@Base+0x1ff0>
  473294:	ldur	x8, [x29, #-8]
  473298:	ldrb	w9, [x8]
  47329c:	ldur	x8, [x29, #-16]
  4732a0:	add	x10, x8, #0x1
  4732a4:	stur	x10, [x29, #-16]
  4732a8:	strb	w9, [x8]
  4732ac:	b	473300 <warn@@Base+0x2044>
  4732b0:	ldur	x8, [x29, #-8]
  4732b4:	ldrb	w9, [x8]
  4732b8:	cmp	w9, #0x27
  4732bc:	b.ne	4732cc <warn@@Base+0x2010>  // b.any
  4732c0:	mov	w8, #0x1                   	// #1
  4732c4:	stur	w8, [x29, #-28]
  4732c8:	b	473300 <warn@@Base+0x2044>
  4732cc:	ldur	x8, [x29, #-8]
  4732d0:	ldrb	w9, [x8]
  4732d4:	cmp	w9, #0x22
  4732d8:	b.ne	4732e8 <warn@@Base+0x202c>  // b.any
  4732dc:	mov	w8, #0x1                   	// #1
  4732e0:	str	w8, [sp, #32]
  4732e4:	b	473300 <warn@@Base+0x2044>
  4732e8:	ldur	x8, [x29, #-8]
  4732ec:	ldrb	w9, [x8]
  4732f0:	ldur	x8, [x29, #-16]
  4732f4:	add	x10, x8, #0x1
  4732f8:	stur	x10, [x29, #-16]
  4732fc:	strb	w9, [x8]
  473300:	ldur	x8, [x29, #-8]
  473304:	add	x8, x8, #0x1
  473308:	stur	x8, [x29, #-8]
  47330c:	b	4731ac <warn@@Base+0x1ef0>
  473310:	ldur	x8, [x29, #-16]
  473314:	mov	w9, #0x0                   	// #0
  473318:	strb	w9, [x8]
  47331c:	ldur	x0, [x29, #-24]
  473320:	bl	47836c <warn@@Base+0x70b0>
  473324:	ldr	x8, [sp, #8]
  473328:	ldrsw	x10, [sp, #24]
  47332c:	mov	x11, #0x8                   	// #8
  473330:	mul	x10, x11, x10
  473334:	add	x8, x8, x10
  473338:	str	x0, [x8]
  47333c:	ldr	w9, [sp, #24]
  473340:	add	w9, w9, #0x1
  473344:	str	w9, [sp, #24]
  473348:	ldr	x8, [sp, #8]
  47334c:	ldrsw	x10, [sp, #24]
  473350:	mul	x10, x11, x10
  473354:	add	x8, x8, x10
  473358:	mov	x10, xzr
  47335c:	str	x10, [x8]
  473360:	sub	x0, x29, #0x8
  473364:	bl	47338c <warn@@Base+0x20d0>
  473368:	ldur	x8, [x29, #-8]
  47336c:	ldrb	w9, [x8]
  473370:	cbnz	w9, 47310c <warn@@Base+0x1e50>
  473374:	ldur	x0, [x29, #-24]
  473378:	bl	401bd0 <free@plt>
  47337c:	ldr	x0, [sp, #8]
  473380:	ldp	x29, x30, [sp, #64]
  473384:	add	sp, sp, #0x50
  473388:	ret
  47338c:	sub	sp, sp, #0x10
  473390:	str	x0, [sp, #8]
  473394:	ldr	x8, [sp, #8]
  473398:	ldr	x8, [x8]
  47339c:	ldrb	w9, [x8]
  4733a0:	and	w9, w9, #0xff
  4733a4:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  4733a8:	ldr	x8, [x8, #4032]
  4733ac:	ldrh	w9, [x8, w9, sxtw #1]
  4733b0:	and	w9, w9, #0x40
  4733b4:	cbz	w9, 4733cc <warn@@Base+0x2110>
  4733b8:	ldr	x8, [sp, #8]
  4733bc:	ldr	x9, [x8]
  4733c0:	add	x9, x9, #0x1
  4733c4:	str	x9, [x8]
  4733c8:	b	473394 <warn@@Base+0x20d8>
  4733cc:	add	sp, sp, #0x10
  4733d0:	ret
  4733d4:	sub	sp, sp, #0x40
  4733d8:	stp	x29, x30, [sp, #48]
  4733dc:	add	x29, sp, #0x30
  4733e0:	stur	x0, [x29, #-16]
  4733e4:	str	x1, [sp, #24]
  4733e8:	str	wzr, [sp, #20]
  4733ec:	ldr	x8, [sp, #24]
  4733f0:	cbnz	x8, 473400 <warn@@Base+0x2144>
  4733f4:	mov	w8, #0x1                   	// #1
  4733f8:	stur	w8, [x29, #-4]
  4733fc:	b	473504 <warn@@Base+0x2248>
  473400:	ldur	x8, [x29, #-16]
  473404:	ldr	x8, [x8]
  473408:	cbz	x8, 4734fc <warn@@Base+0x2240>
  47340c:	ldur	x8, [x29, #-16]
  473410:	ldr	x8, [x8]
  473414:	str	x8, [sp, #8]
  473418:	ldr	x8, [sp, #8]
  47341c:	ldrb	w9, [x8]
  473420:	cbz	w9, 4734c8 <warn@@Base+0x220c>
  473424:	ldr	x8, [sp, #8]
  473428:	ldrb	w9, [x8]
  47342c:	strb	w9, [sp, #7]
  473430:	ldrb	w9, [sp, #7]
  473434:	and	w9, w9, #0xff
  473438:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  47343c:	ldr	x8, [x8, #4032]
  473440:	ldrh	w9, [x8, w9, sxtw #1]
  473444:	and	w9, w9, #0x40
  473448:	cbnz	w9, 473470 <warn@@Base+0x21b4>
  47344c:	ldrb	w8, [sp, #7]
  473450:	cmp	w8, #0x5c
  473454:	b.eq	473470 <warn@@Base+0x21b4>  // b.none
  473458:	ldrb	w8, [sp, #7]
  47345c:	cmp	w8, #0x27
  473460:	b.eq	473470 <warn@@Base+0x21b4>  // b.none
  473464:	ldrb	w8, [sp, #7]
  473468:	cmp	w8, #0x22
  47346c:	b.ne	473494 <warn@@Base+0x21d8>  // b.any
  473470:	ldr	x1, [sp, #24]
  473474:	mov	w0, #0x5c                  	// #92
  473478:	bl	4019a0 <fputc@plt>
  47347c:	mov	w8, #0xffffffff            	// #-1
  473480:	cmp	w8, w0
  473484:	b.ne	473494 <warn@@Base+0x21d8>  // b.any
  473488:	mov	w8, #0x1                   	// #1
  47348c:	str	w8, [sp, #20]
  473490:	b	4734fc <warn@@Base+0x2240>
  473494:	ldrb	w0, [sp, #7]
  473498:	ldr	x1, [sp, #24]
  47349c:	bl	4019a0 <fputc@plt>
  4734a0:	mov	w8, #0xffffffff            	// #-1
  4734a4:	cmp	w8, w0
  4734a8:	b.ne	4734b8 <warn@@Base+0x21fc>  // b.any
  4734ac:	mov	w8, #0x1                   	// #1
  4734b0:	str	w8, [sp, #20]
  4734b4:	b	4734fc <warn@@Base+0x2240>
  4734b8:	ldr	x8, [sp, #8]
  4734bc:	add	x8, x8, #0x1
  4734c0:	str	x8, [sp, #8]
  4734c4:	b	473418 <warn@@Base+0x215c>
  4734c8:	ldr	x1, [sp, #24]
  4734cc:	mov	w0, #0xa                   	// #10
  4734d0:	bl	4019a0 <fputc@plt>
  4734d4:	mov	w8, #0xffffffff            	// #-1
  4734d8:	cmp	w8, w0
  4734dc:	b.ne	4734ec <warn@@Base+0x2230>  // b.any
  4734e0:	mov	w8, #0x1                   	// #1
  4734e4:	str	w8, [sp, #20]
  4734e8:	b	4734fc <warn@@Base+0x2240>
  4734ec:	ldur	x8, [x29, #-16]
  4734f0:	add	x8, x8, #0x8
  4734f4:	stur	x8, [x29, #-16]
  4734f8:	b	473400 <warn@@Base+0x2144>
  4734fc:	ldr	w8, [sp, #20]
  473500:	stur	w8, [x29, #-4]
  473504:	ldur	w0, [x29, #-4]
  473508:	ldp	x29, x30, [sp, #48]
  47350c:	add	sp, sp, #0x40
  473510:	ret
  473514:	sub	sp, sp, #0x120
  473518:	stp	x29, x30, [sp, #256]
  47351c:	str	x28, [sp, #272]
  473520:	add	x29, sp, #0x100
  473524:	mov	w8, #0x7d0                 	// #2000
  473528:	stur	x0, [x29, #-8]
  47352c:	stur	x1, [x29, #-16]
  473530:	stur	wzr, [x29, #-20]
  473534:	ldur	x9, [x29, #-16]
  473538:	ldr	x9, [x9]
  47353c:	stur	x9, [x29, #-32]
  473540:	stur	w8, [x29, #-36]
  473544:	ldur	w8, [x29, #-20]
  473548:	add	w8, w8, #0x1
  47354c:	stur	w8, [x29, #-20]
  473550:	ldur	x9, [x29, #-8]
  473554:	ldr	w10, [x9]
  473558:	cmp	w8, w10
  47355c:	b.ge	4738dc <warn@@Base+0x2620>  // b.tcont
  473560:	ldur	x8, [x29, #-16]
  473564:	ldr	x8, [x8]
  473568:	ldursw	x9, [x29, #-20]
  47356c:	mov	x10, #0x8                   	// #8
  473570:	mul	x9, x10, x9
  473574:	add	x8, x8, x9
  473578:	ldr	x8, [x8]
  47357c:	stur	x8, [x29, #-48]
  473580:	ldur	x8, [x29, #-48]
  473584:	ldrb	w11, [x8]
  473588:	cmp	w11, #0x40
  47358c:	b.eq	473594 <warn@@Base+0x22d8>  // b.none
  473590:	b	473544 <warn@@Base+0x2288>
  473594:	ldur	w8, [x29, #-36]
  473598:	subs	w8, w8, #0x1
  47359c:	stur	w8, [x29, #-36]
  4735a0:	cbnz	w8, 4735d4 <warn@@Base+0x2318>
  4735a4:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  4735a8:	ldr	x8, [x8, #4024]
  4735ac:	ldr	x0, [x8]
  4735b0:	ldur	x8, [x29, #-16]
  4735b4:	ldr	x8, [x8]
  4735b8:	ldr	x2, [x8]
  4735bc:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  4735c0:	add	x1, x1, #0xbcb
  4735c4:	bl	401d10 <fprintf@plt>
  4735c8:	mov	w9, #0x1                   	// #1
  4735cc:	mov	w0, w9
  4735d0:	bl	478100 <warn@@Base+0x6e44>
  4735d4:	ldur	x8, [x29, #-48]
  4735d8:	add	x0, x8, #0x1
  4735dc:	add	x1, sp, #0x20
  4735e0:	bl	478458 <warn@@Base+0x719c>
  4735e4:	cmp	w0, #0x0
  4735e8:	cset	w9, ge  // ge = tcont
  4735ec:	tbnz	w9, #0, 4735f4 <warn@@Base+0x2338>
  4735f0:	b	473544 <warn@@Base+0x2288>
  4735f4:	ldr	w8, [sp, #48]
  4735f8:	and	w8, w8, #0xf000
  4735fc:	cmp	w8, #0x4, lsl #12
  473600:	b.ne	473634 <warn@@Base+0x2378>  // b.any
  473604:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  473608:	ldr	x8, [x8, #4024]
  47360c:	ldr	x0, [x8]
  473610:	ldur	x8, [x29, #-16]
  473614:	ldr	x8, [x8]
  473618:	ldr	x2, [x8]
  47361c:	adrp	x1, 4a6000 <warn@@Base+0x34d44>
  473620:	add	x1, x1, #0xbf4
  473624:	bl	401d10 <fprintf@plt>
  473628:	mov	w9, #0x1                   	// #1
  47362c:	mov	w0, w9
  473630:	bl	478100 <warn@@Base+0x6e44>
  473634:	ldur	x8, [x29, #-48]
  473638:	add	x8, x8, #0x1
  47363c:	stur	x8, [x29, #-48]
  473640:	mov	x0, x8
  473644:	adrp	x1, 484000 <warn@@Base+0x12d44>
  473648:	add	x1, x1, #0xb0
  47364c:	bl	401a20 <fopen@plt>
  473650:	stur	x0, [x29, #-56]
  473654:	ldur	x8, [x29, #-56]
  473658:	cbnz	x8, 473660 <warn@@Base+0x23a4>
  47365c:	b	473544 <warn@@Base+0x2288>
  473660:	ldur	x0, [x29, #-56]
  473664:	mov	x8, xzr
  473668:	mov	x1, x8
  47366c:	mov	w2, #0x2                   	// #2
  473670:	bl	401b30 <fseek@plt>
  473674:	mov	w9, #0xffffffff            	// #-1
  473678:	cmp	w0, w9
  47367c:	b.ne	473684 <warn@@Base+0x23c8>  // b.any
  473680:	b	4738d0 <warn@@Base+0x2614>
  473684:	ldur	x0, [x29, #-56]
  473688:	bl	401970 <ftell@plt>
  47368c:	stur	x0, [x29, #-64]
  473690:	ldur	x8, [x29, #-64]
  473694:	mov	x9, #0xffffffffffffffff    	// #-1
  473698:	cmp	x8, x9
  47369c:	b.ne	4736a4 <warn@@Base+0x23e8>  // b.any
  4736a0:	b	4738d0 <warn@@Base+0x2614>
  4736a4:	ldur	x0, [x29, #-56]
  4736a8:	mov	x8, xzr
  4736ac:	mov	x1, x8
  4736b0:	mov	w9, wzr
  4736b4:	mov	w2, w9
  4736b8:	bl	401b30 <fseek@plt>
  4736bc:	mov	w9, #0xffffffff            	// #-1
  4736c0:	cmp	w0, w9
  4736c4:	b.ne	4736cc <warn@@Base+0x2410>  // b.any
  4736c8:	b	4738d0 <warn@@Base+0x2614>
  4736cc:	ldur	x8, [x29, #-64]
  4736d0:	mov	x9, #0x1                   	// #1
  4736d4:	mul	x8, x8, x9
  4736d8:	add	x0, x8, #0x1
  4736dc:	str	x9, [sp, #24]
  4736e0:	bl	47824c <warn@@Base+0x6f90>
  4736e4:	stur	x0, [x29, #-80]
  4736e8:	ldur	x0, [x29, #-80]
  4736ec:	ldur	x2, [x29, #-64]
  4736f0:	ldur	x3, [x29, #-56]
  4736f4:	ldr	x1, [sp, #24]
  4736f8:	bl	401bc0 <fread@plt>
  4736fc:	stur	x0, [x29, #-72]
  473700:	ldur	x8, [x29, #-72]
  473704:	ldur	x9, [x29, #-64]
  473708:	cmp	x8, x9
  47370c:	b.eq	473720 <warn@@Base+0x2464>  // b.none
  473710:	ldur	x0, [x29, #-56]
  473714:	bl	401d30 <ferror@plt>
  473718:	cbz	w0, 473720 <warn@@Base+0x2464>
  47371c:	b	4738d0 <warn@@Base+0x2614>
  473720:	ldur	x8, [x29, #-80]
  473724:	ldur	x9, [x29, #-72]
  473728:	add	x8, x8, x9
  47372c:	mov	w10, #0x0                   	// #0
  473730:	strb	w10, [x8]
  473734:	ldur	x0, [x29, #-80]
  473738:	bl	4738ec <warn@@Base+0x2630>
  47373c:	cbz	w0, 47375c <warn@@Base+0x24a0>
  473740:	mov	x0, #0x8                   	// #8
  473744:	bl	47824c <warn@@Base+0x6f90>
  473748:	stur	x0, [x29, #-88]
  47374c:	ldur	x8, [x29, #-88]
  473750:	mov	x9, xzr
  473754:	str	x9, [x8]
  473758:	b	473768 <warn@@Base+0x24ac>
  47375c:	ldur	x0, [x29, #-80]
  473760:	bl	4730c4 <warn@@Base+0x1e08>
  473764:	stur	x0, [x29, #-88]
  473768:	ldur	x8, [x29, #-16]
  47376c:	ldr	x8, [x8]
  473770:	ldur	x9, [x29, #-32]
  473774:	cmp	x8, x9
  473778:	b.ne	473790 <warn@@Base+0x24d4>  // b.any
  47377c:	ldur	x8, [x29, #-16]
  473780:	ldr	x0, [x8]
  473784:	bl	472f60 <warn@@Base+0x1ca4>
  473788:	ldur	x8, [x29, #-16]
  47378c:	str	x0, [x8]
  473790:	stur	xzr, [x29, #-96]
  473794:	ldur	x8, [x29, #-88]
  473798:	ldur	x9, [x29, #-96]
  47379c:	mov	x10, #0x8                   	// #8
  4737a0:	mul	x9, x10, x9
  4737a4:	add	x8, x8, x9
  4737a8:	ldr	x8, [x8]
  4737ac:	cbz	x8, 4737c0 <warn@@Base+0x2504>
  4737b0:	ldur	x8, [x29, #-96]
  4737b4:	add	x8, x8, #0x1
  4737b8:	stur	x8, [x29, #-96]
  4737bc:	b	473794 <warn@@Base+0x24d8>
  4737c0:	ldur	x8, [x29, #-16]
  4737c4:	ldr	x8, [x8]
  4737c8:	ldursw	x9, [x29, #-20]
  4737cc:	mov	x10, #0x8                   	// #8
  4737d0:	mul	x9, x10, x9
  4737d4:	add	x8, x8, x9
  4737d8:	ldr	x0, [x8]
  4737dc:	str	x10, [sp, #16]
  4737e0:	bl	401bd0 <free@plt>
  4737e4:	ldur	x8, [x29, #-16]
  4737e8:	ldr	x0, [x8]
  4737ec:	ldur	x8, [x29, #-8]
  4737f0:	ldrsw	x8, [x8]
  4737f4:	ldur	x9, [x29, #-96]
  4737f8:	add	x8, x8, x9
  4737fc:	add	x8, x8, #0x1
  473800:	mov	x9, #0x8                   	// #8
  473804:	mul	x1, x8, x9
  473808:	str	x9, [sp, #8]
  47380c:	bl	478300 <warn@@Base+0x7044>
  473810:	ldur	x8, [x29, #-16]
  473814:	str	x0, [x8]
  473818:	ldur	x8, [x29, #-16]
  47381c:	ldr	x8, [x8]
  473820:	ldursw	x9, [x29, #-20]
  473824:	ldr	x10, [sp, #16]
  473828:	mul	x9, x10, x9
  47382c:	add	x8, x8, x9
  473830:	ldur	x9, [x29, #-96]
  473834:	mul	x9, x10, x9
  473838:	add	x0, x8, x9
  47383c:	ldur	x8, [x29, #-16]
  473840:	ldr	x8, [x8]
  473844:	ldursw	x9, [x29, #-20]
  473848:	mul	x9, x10, x9
  47384c:	add	x8, x8, x9
  473850:	add	x1, x8, #0x8
  473854:	ldur	x8, [x29, #-8]
  473858:	ldr	w11, [x8]
  47385c:	ldur	w12, [x29, #-20]
  473860:	subs	w11, w11, w12
  473864:	mov	w12, #0x8                   	// #8
  473868:	smull	x2, w11, w12
  47386c:	bl	4018d0 <memmove@plt>
  473870:	ldur	x8, [x29, #-16]
  473874:	ldr	x8, [x8]
  473878:	ldursw	x9, [x29, #-20]
  47387c:	ldr	x10, [sp, #16]
  473880:	mul	x9, x10, x9
  473884:	add	x0, x8, x9
  473888:	ldur	x1, [x29, #-88]
  47388c:	ldur	x8, [x29, #-96]
  473890:	ldr	x9, [sp, #8]
  473894:	mul	x2, x8, x9
  473898:	bl	4018c0 <memcpy@plt>
  47389c:	ldur	x8, [x29, #-96]
  4738a0:	subs	x8, x8, #0x1
  4738a4:	ldur	x9, [x29, #-8]
  4738a8:	ldrsw	x10, [x9]
  4738ac:	add	x8, x10, x8
  4738b0:	str	w8, [x9]
  4738b4:	ldur	x0, [x29, #-88]
  4738b8:	bl	401bd0 <free@plt>
  4738bc:	ldur	x0, [x29, #-80]
  4738c0:	bl	401bd0 <free@plt>
  4738c4:	ldur	w8, [x29, #-20]
  4738c8:	subs	w8, w8, #0x1
  4738cc:	stur	w8, [x29, #-20]
  4738d0:	ldur	x0, [x29, #-56]
  4738d4:	bl	401a10 <fclose@plt>
  4738d8:	b	473544 <warn@@Base+0x2288>
  4738dc:	ldr	x28, [sp, #272]
  4738e0:	ldp	x29, x30, [sp, #256]
  4738e4:	add	sp, sp, #0x120
  4738e8:	ret
  4738ec:	sub	sp, sp, #0x10
  4738f0:	str	x0, [sp, #8]
  4738f4:	ldr	x8, [sp, #8]
  4738f8:	ldrb	w9, [x8]
  4738fc:	mov	w10, #0x0                   	// #0
  473900:	str	w10, [sp, #4]
  473904:	cbz	w9, 47392c <warn@@Base+0x2670>
  473908:	ldr	x8, [sp, #8]
  47390c:	ldrb	w9, [x8]
  473910:	and	w9, w9, #0xff
  473914:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  473918:	ldr	x8, [x8, #4032]
  47391c:	ldrh	w9, [x8, w9, sxtw #1]
  473920:	tst	w9, #0x40
  473924:	cset	w9, ne  // ne = any
  473928:	str	w9, [sp, #4]
  47392c:	ldr	w8, [sp, #4]
  473930:	tbnz	w8, #0, 473938 <warn@@Base+0x267c>
  473934:	b	473948 <warn@@Base+0x268c>
  473938:	ldr	x8, [sp, #8]
  47393c:	add	x8, x8, #0x1
  473940:	str	x8, [sp, #8]
  473944:	b	4738f4 <warn@@Base+0x2638>
  473948:	ldr	x8, [sp, #8]
  47394c:	ldrb	w9, [x8]
  473950:	cmp	w9, #0x0
  473954:	cset	w9, eq  // eq = none
  473958:	and	w0, w9, #0x1
  47395c:	add	sp, sp, #0x10
  473960:	ret
  473964:	sub	sp, sp, #0x20
  473968:	str	x0, [sp, #16]
  47396c:	ldr	x8, [sp, #16]
  473970:	cbnz	x8, 47397c <warn@@Base+0x26c0>
  473974:	str	wzr, [sp, #28]
  473978:	b	4739b4 <warn@@Base+0x26f8>
  47397c:	str	wzr, [sp, #12]
  473980:	ldr	x8, [sp, #16]
  473984:	ldrsw	x9, [sp, #12]
  473988:	mov	x10, #0x8                   	// #8
  47398c:	mul	x9, x10, x9
  473990:	add	x8, x8, x9
  473994:	ldr	x8, [x8]
  473998:	cbz	x8, 4739ac <warn@@Base+0x26f0>
  47399c:	ldr	w8, [sp, #12]
  4739a0:	add	w8, w8, #0x1
  4739a4:	str	w8, [sp, #12]
  4739a8:	b	473980 <warn@@Base+0x26c4>
  4739ac:	ldr	w8, [sp, #12]
  4739b0:	str	w8, [sp, #28]
  4739b4:	ldr	w0, [sp, #28]
  4739b8:	add	sp, sp, #0x20
  4739bc:	ret
  4739c0:	sub	sp, sp, #0x130
  4739c4:	stp	x29, x30, [sp, #272]
  4739c8:	str	x28, [sp, #288]
  4739cc:	add	x29, sp, #0x110
  4739d0:	str	q7, [sp, #112]
  4739d4:	str	q6, [sp, #96]
  4739d8:	str	q5, [sp, #80]
  4739dc:	str	q4, [sp, #64]
  4739e0:	str	q3, [sp, #48]
  4739e4:	str	q2, [sp, #32]
  4739e8:	str	q1, [sp, #16]
  4739ec:	str	q0, [sp]
  4739f0:	str	x7, [sp, #184]
  4739f4:	str	x6, [sp, #176]
  4739f8:	str	x5, [sp, #168]
  4739fc:	str	x4, [sp, #160]
  473a00:	str	x3, [sp, #152]
  473a04:	str	x2, [sp, #144]
  473a08:	str	x1, [sp, #136]
  473a0c:	stur	x0, [x29, #-8]
  473a10:	mov	w8, #0xffffff80            	// #-128
  473a14:	stur	w8, [x29, #-20]
  473a18:	mov	w8, #0xffffffc8            	// #-56
  473a1c:	stur	w8, [x29, #-24]
  473a20:	mov	x9, sp
  473a24:	add	x9, x9, #0x80
  473a28:	stur	x9, [x29, #-32]
  473a2c:	add	x9, sp, #0x88
  473a30:	add	x9, x9, #0x38
  473a34:	stur	x9, [x29, #-40]
  473a38:	add	x9, x29, #0x20
  473a3c:	stur	x9, [x29, #-48]
  473a40:	ldur	x0, [x29, #-8]
  473a44:	ldur	q0, [x29, #-48]
  473a48:	ldur	q1, [x29, #-32]
  473a4c:	stur	q1, [x29, #-64]
  473a50:	stur	q0, [x29, #-80]
  473a54:	sub	x1, x29, #0x50
  473a58:	bl	473a74 <warn@@Base+0x27b8>
  473a5c:	stur	x0, [x29, #-16]
  473a60:	ldur	x0, [x29, #-16]
  473a64:	ldr	x28, [sp, #288]
  473a68:	ldp	x29, x30, [sp, #272]
  473a6c:	add	sp, sp, #0x130
  473a70:	ret
  473a74:	sub	sp, sp, #0x40
  473a78:	stp	x29, x30, [sp, #48]
  473a7c:	add	x29, sp, #0x30
  473a80:	stur	x0, [x29, #-8]
  473a84:	stur	xzr, [x29, #-16]
  473a88:	ldur	x8, [x29, #-8]
  473a8c:	str	x8, [sp, #24]
  473a90:	str	x1, [sp, #16]
  473a94:	ldr	x8, [sp, #24]
  473a98:	cbz	x8, 473b24 <warn@@Base+0x2868>
  473a9c:	ldr	x0, [sp, #24]
  473aa0:	bl	401900 <strlen@plt>
  473aa4:	ldur	x8, [x29, #-16]
  473aa8:	add	x8, x8, x0
  473aac:	stur	x8, [x29, #-16]
  473ab0:	ldr	x8, [sp, #16]
  473ab4:	ldrsw	x9, [x8, #24]
  473ab8:	mov	w10, w9
  473abc:	cmp	w10, #0x0
  473ac0:	cset	w10, ge  // ge = tcont
  473ac4:	str	x9, [sp, #8]
  473ac8:	tbnz	w10, #0, 473b00 <warn@@Base+0x2844>
  473acc:	ldr	x8, [sp, #8]
  473ad0:	add	w8, w8, #0x8
  473ad4:	ldr	x9, [sp, #16]
  473ad8:	str	w8, [x9, #24]
  473adc:	cmp	w8, #0x0
  473ae0:	cset	w8, gt
  473ae4:	tbnz	w8, #0, 473b00 <warn@@Base+0x2844>
  473ae8:	ldr	x8, [sp, #16]
  473aec:	ldr	x9, [x8, #8]
  473af0:	ldr	x10, [sp, #8]
  473af4:	add	x9, x9, x10
  473af8:	str	x9, [sp]
  473afc:	b	473b14 <warn@@Base+0x2858>
  473b00:	ldr	x8, [sp, #16]
  473b04:	ldr	x9, [x8]
  473b08:	add	x10, x9, #0x8
  473b0c:	str	x10, [x8]
  473b10:	str	x9, [sp]
  473b14:	ldr	x8, [sp]
  473b18:	ldr	x8, [x8]
  473b1c:	str	x8, [sp, #24]
  473b20:	b	473a94 <warn@@Base+0x27d8>
  473b24:	ldur	x0, [x29, #-16]
  473b28:	ldp	x29, x30, [sp, #48]
  473b2c:	add	sp, sp, #0x40
  473b30:	ret
  473b34:	sub	sp, sp, #0x140
  473b38:	stp	x29, x30, [sp, #288]
  473b3c:	str	x28, [sp, #304]
  473b40:	add	x29, sp, #0x120
  473b44:	sub	x8, x29, #0x38
  473b48:	str	q7, [sp, #128]
  473b4c:	str	q6, [sp, #112]
  473b50:	str	q5, [sp, #96]
  473b54:	str	q4, [sp, #80]
  473b58:	str	q3, [sp, #64]
  473b5c:	str	q2, [sp, #48]
  473b60:	str	q1, [sp, #32]
  473b64:	str	q0, [sp, #16]
  473b68:	str	x7, [sp, #184]
  473b6c:	str	x6, [sp, #176]
  473b70:	str	x5, [sp, #168]
  473b74:	str	x4, [sp, #160]
  473b78:	str	x3, [sp, #152]
  473b7c:	str	x2, [sp, #144]
  473b80:	stur	x0, [x29, #-8]
  473b84:	stur	x1, [x29, #-16]
  473b88:	mov	w9, #0xffffff80            	// #-128
  473b8c:	stur	w9, [x29, #-28]
  473b90:	mov	w9, #0xffffffd0            	// #-48
  473b94:	stur	w9, [x29, #-32]
  473b98:	add	x10, sp, #0x10
  473b9c:	add	x10, x10, #0x80
  473ba0:	stur	x10, [x29, #-40]
  473ba4:	add	x10, sp, #0x90
  473ba8:	add	x10, x10, #0x30
  473bac:	stur	x10, [x29, #-48]
  473bb0:	add	x10, x29, #0x20
  473bb4:	stur	x10, [x29, #-56]
  473bb8:	ldur	x0, [x29, #-8]
  473bbc:	ldur	x1, [x29, #-16]
  473bc0:	ldr	q0, [x8]
  473bc4:	ldr	q1, [x8, #16]
  473bc8:	stur	q1, [x29, #-80]
  473bcc:	stur	q0, [x29, #-96]
  473bd0:	sub	x2, x29, #0x60
  473bd4:	bl	473bfc <warn@@Base+0x2940>
  473bd8:	ldur	x8, [x29, #-8]
  473bdc:	stur	x8, [x29, #-24]
  473be0:	ldur	x8, [x29, #-24]
  473be4:	str	x0, [sp, #8]
  473be8:	mov	x0, x8
  473bec:	ldr	x28, [sp, #304]
  473bf0:	ldp	x29, x30, [sp, #288]
  473bf4:	add	sp, sp, #0x140
  473bf8:	ret
  473bfc:	sub	sp, sp, #0x50
  473c00:	stp	x29, x30, [sp, #64]
  473c04:	add	x29, sp, #0x40
  473c08:	stur	x0, [x29, #-8]
  473c0c:	stur	x1, [x29, #-16]
  473c10:	ldur	x8, [x29, #-8]
  473c14:	stur	x8, [x29, #-24]
  473c18:	ldur	x8, [x29, #-16]
  473c1c:	str	x8, [sp, #32]
  473c20:	str	x2, [sp, #16]
  473c24:	ldr	x8, [sp, #32]
  473c28:	cbz	x8, 473ccc <warn@@Base+0x2a10>
  473c2c:	ldr	x0, [sp, #32]
  473c30:	bl	401900 <strlen@plt>
  473c34:	str	x0, [sp, #24]
  473c38:	ldur	x0, [x29, #-24]
  473c3c:	ldr	x1, [sp, #32]
  473c40:	ldr	x2, [sp, #24]
  473c44:	bl	4018c0 <memcpy@plt>
  473c48:	ldr	x8, [sp, #24]
  473c4c:	ldur	x9, [x29, #-24]
  473c50:	add	x8, x9, x8
  473c54:	stur	x8, [x29, #-24]
  473c58:	ldr	x8, [sp, #16]
  473c5c:	ldrsw	x9, [x8, #24]
  473c60:	mov	w10, w9
  473c64:	cmp	w10, #0x0
  473c68:	cset	w10, ge  // ge = tcont
  473c6c:	str	x9, [sp, #8]
  473c70:	tbnz	w10, #0, 473ca8 <warn@@Base+0x29ec>
  473c74:	ldr	x8, [sp, #8]
  473c78:	add	w8, w8, #0x8
  473c7c:	ldr	x9, [sp, #16]
  473c80:	str	w8, [x9, #24]
  473c84:	cmp	w8, #0x0
  473c88:	cset	w8, gt
  473c8c:	tbnz	w8, #0, 473ca8 <warn@@Base+0x29ec>
  473c90:	ldr	x8, [sp, #16]
  473c94:	ldr	x9, [x8, #8]
  473c98:	ldr	x10, [sp, #8]
  473c9c:	add	x9, x9, x10
  473ca0:	str	x9, [sp]
  473ca4:	b	473cbc <warn@@Base+0x2a00>
  473ca8:	ldr	x8, [sp, #16]
  473cac:	ldr	x9, [x8]
  473cb0:	add	x10, x9, #0x8
  473cb4:	str	x10, [x8]
  473cb8:	str	x9, [sp]
  473cbc:	ldr	x8, [sp]
  473cc0:	ldr	x8, [x8]
  473cc4:	str	x8, [sp, #32]
  473cc8:	b	473c24 <warn@@Base+0x2968>
  473ccc:	ldur	x8, [x29, #-24]
  473cd0:	mov	w9, #0x0                   	// #0
  473cd4:	strb	w9, [x8]
  473cd8:	ldur	x0, [x29, #-8]
  473cdc:	ldp	x29, x30, [sp, #64]
  473ce0:	add	sp, sp, #0x50
  473ce4:	ret
  473ce8:	sub	sp, sp, #0x140
  473cec:	stp	x29, x30, [sp, #288]
  473cf0:	str	x28, [sp, #304]
  473cf4:	add	x29, sp, #0x120
  473cf8:	sub	x8, x29, #0x28
  473cfc:	str	q7, [sp, #128]
  473d00:	str	q6, [sp, #112]
  473d04:	str	q5, [sp, #96]
  473d08:	str	q4, [sp, #80]
  473d0c:	str	q3, [sp, #64]
  473d10:	str	q2, [sp, #48]
  473d14:	str	q1, [sp, #32]
  473d18:	str	q0, [sp, #16]
  473d1c:	stur	x7, [x29, #-88]
  473d20:	stur	x6, [x29, #-96]
  473d24:	stur	x5, [x29, #-104]
  473d28:	stur	x4, [x29, #-112]
  473d2c:	stur	x3, [x29, #-120]
  473d30:	stur	x2, [x29, #-128]
  473d34:	stur	x1, [x29, #-136]
  473d38:	stur	x0, [x29, #-8]
  473d3c:	mov	w9, #0xffffff80            	// #-128
  473d40:	stur	w9, [x29, #-12]
  473d44:	mov	w9, #0xffffffc8            	// #-56
  473d48:	stur	w9, [x29, #-16]
  473d4c:	add	x10, sp, #0x10
  473d50:	add	x10, x10, #0x80
  473d54:	stur	x10, [x29, #-24]
  473d58:	sub	x10, x29, #0x88
  473d5c:	add	x10, x10, #0x38
  473d60:	stur	x10, [x29, #-32]
  473d64:	add	x10, x29, #0x20
  473d68:	stur	x10, [x29, #-40]
  473d6c:	adrp	x10, 4ba000 <warn@@Base+0x48d44>
  473d70:	ldr	x10, [x10, #4040]
  473d74:	ldr	x0, [x10]
  473d78:	ldur	x1, [x29, #-8]
  473d7c:	ldr	q0, [x8]
  473d80:	ldr	q1, [x8, #16]
  473d84:	stur	q1, [x29, #-64]
  473d88:	stur	q0, [x29, #-80]
  473d8c:	sub	x2, x29, #0x50
  473d90:	str	x10, [sp, #8]
  473d94:	bl	473bfc <warn@@Base+0x2940>
  473d98:	ldr	x8, [sp, #8]
  473d9c:	ldr	x10, [x8]
  473da0:	str	x0, [sp]
  473da4:	mov	x0, x10
  473da8:	ldr	x28, [sp, #304]
  473dac:	ldp	x29, x30, [sp, #288]
  473db0:	add	sp, sp, #0x140
  473db4:	ret
  473db8:	sub	sp, sp, #0x180
  473dbc:	stp	x29, x30, [sp, #352]
  473dc0:	str	x28, [sp, #368]
  473dc4:	add	x29, sp, #0x160
  473dc8:	str	q7, [sp, #160]
  473dcc:	str	q6, [sp, #144]
  473dd0:	str	q5, [sp, #128]
  473dd4:	str	q4, [sp, #112]
  473dd8:	str	q3, [sp, #96]
  473ddc:	str	q2, [sp, #80]
  473de0:	str	q1, [sp, #64]
  473de4:	str	q0, [sp, #48]
  473de8:	stur	x7, [x29, #-120]
  473dec:	stur	x6, [x29, #-128]
  473df0:	stur	x5, [x29, #-136]
  473df4:	stur	x4, [x29, #-144]
  473df8:	stur	x3, [x29, #-152]
  473dfc:	stur	x2, [x29, #-160]
  473e00:	stur	x1, [x29, #-168]
  473e04:	stur	x0, [x29, #-8]
  473e08:	mov	w8, #0xffffff80            	// #-128
  473e0c:	stur	w8, [x29, #-20]
  473e10:	mov	w9, #0xffffffc8            	// #-56
  473e14:	stur	w9, [x29, #-24]
  473e18:	add	x10, sp, #0x30
  473e1c:	add	x10, x10, #0x80
  473e20:	stur	x10, [x29, #-32]
  473e24:	sub	x11, x29, #0xa8
  473e28:	add	x11, x11, #0x38
  473e2c:	stur	x11, [x29, #-40]
  473e30:	add	x12, x29, #0x20
  473e34:	stur	x12, [x29, #-48]
  473e38:	ldur	x0, [x29, #-8]
  473e3c:	ldur	q0, [x29, #-48]
  473e40:	ldur	q1, [x29, #-32]
  473e44:	stur	q1, [x29, #-64]
  473e48:	stur	q0, [x29, #-80]
  473e4c:	sub	x1, x29, #0x50
  473e50:	str	w8, [sp, #44]
  473e54:	str	w9, [sp, #40]
  473e58:	str	x10, [sp, #32]
  473e5c:	str	x11, [sp, #24]
  473e60:	str	x12, [sp, #16]
  473e64:	bl	473a74 <warn@@Base+0x27b8>
  473e68:	add	x0, x0, #0x1
  473e6c:	bl	47824c <warn@@Base+0x6f90>
  473e70:	stur	x0, [x29, #-16]
  473e74:	ldr	w8, [sp, #44]
  473e78:	stur	w8, [x29, #-20]
  473e7c:	ldr	w9, [sp, #40]
  473e80:	stur	w9, [x29, #-24]
  473e84:	ldr	x10, [sp, #32]
  473e88:	stur	x10, [x29, #-32]
  473e8c:	ldr	x11, [sp, #24]
  473e90:	stur	x11, [x29, #-40]
  473e94:	ldr	x12, [sp, #16]
  473e98:	stur	x12, [x29, #-48]
  473e9c:	ldur	x0, [x29, #-16]
  473ea0:	ldur	x1, [x29, #-8]
  473ea4:	ldur	q0, [x29, #-48]
  473ea8:	ldur	q1, [x29, #-32]
  473eac:	stur	q1, [x29, #-96]
  473eb0:	stur	q0, [x29, #-112]
  473eb4:	sub	x2, x29, #0x70
  473eb8:	bl	473bfc <warn@@Base+0x2940>
  473ebc:	ldur	x10, [x29, #-16]
  473ec0:	str	x0, [sp, #8]
  473ec4:	mov	x0, x10
  473ec8:	ldr	x28, [sp, #368]
  473ecc:	ldp	x29, x30, [sp, #352]
  473ed0:	add	sp, sp, #0x180
  473ed4:	ret
  473ed8:	sub	sp, sp, #0x180
  473edc:	stp	x29, x30, [sp, #352]
  473ee0:	str	x28, [sp, #368]
  473ee4:	add	x29, sp, #0x160
  473ee8:	sub	x8, x29, #0x38
  473eec:	str	q7, [sp, #160]
  473ef0:	str	q6, [sp, #144]
  473ef4:	str	q5, [sp, #128]
  473ef8:	str	q4, [sp, #112]
  473efc:	str	q3, [sp, #96]
  473f00:	str	q2, [sp, #80]
  473f04:	str	q1, [sp, #64]
  473f08:	str	q0, [sp, #48]
  473f0c:	str	x7, [sp, #216]
  473f10:	str	x6, [sp, #208]
  473f14:	str	x5, [sp, #200]
  473f18:	str	x4, [sp, #192]
  473f1c:	str	x3, [sp, #184]
  473f20:	str	x2, [sp, #176]
  473f24:	stur	x0, [x29, #-8]
  473f28:	stur	x1, [x29, #-16]
  473f2c:	mov	w9, #0xffffff80            	// #-128
  473f30:	stur	w9, [x29, #-28]
  473f34:	mov	w10, #0xffffffd0            	// #-48
  473f38:	stur	w10, [x29, #-32]
  473f3c:	add	x11, sp, #0x30
  473f40:	add	x11, x11, #0x80
  473f44:	stur	x11, [x29, #-40]
  473f48:	add	x12, sp, #0xb0
  473f4c:	add	x12, x12, #0x30
  473f50:	stur	x12, [x29, #-48]
  473f54:	add	x13, x29, #0x20
  473f58:	stur	x13, [x29, #-56]
  473f5c:	ldur	x0, [x29, #-16]
  473f60:	ldr	q0, [x8]
  473f64:	ldr	q1, [x8, #16]
  473f68:	stur	q1, [x29, #-80]
  473f6c:	stur	q0, [x29, #-96]
  473f70:	sub	x1, x29, #0x60
  473f74:	str	x8, [sp, #40]
  473f78:	str	w9, [sp, #36]
  473f7c:	str	w10, [sp, #32]
  473f80:	str	x11, [sp, #24]
  473f84:	str	x12, [sp, #16]
  473f88:	str	x13, [sp, #8]
  473f8c:	bl	473a74 <warn@@Base+0x27b8>
  473f90:	add	x0, x0, #0x1
  473f94:	bl	47824c <warn@@Base+0x6f90>
  473f98:	stur	x0, [x29, #-24]
  473f9c:	ldr	w9, [sp, #36]
  473fa0:	stur	w9, [x29, #-28]
  473fa4:	ldr	w10, [sp, #32]
  473fa8:	stur	w10, [x29, #-32]
  473fac:	ldr	x8, [sp, #24]
  473fb0:	stur	x8, [x29, #-40]
  473fb4:	ldr	x11, [sp, #16]
  473fb8:	stur	x11, [x29, #-48]
  473fbc:	ldr	x12, [sp, #8]
  473fc0:	stur	x12, [x29, #-56]
  473fc4:	ldur	x0, [x29, #-24]
  473fc8:	ldur	x1, [x29, #-16]
  473fcc:	ldr	x13, [sp, #40]
  473fd0:	ldr	q0, [x13]
  473fd4:	ldr	q1, [x13, #16]
  473fd8:	stur	q1, [x29, #-112]
  473fdc:	stur	q0, [x29, #-128]
  473fe0:	sub	x2, x29, #0x80
  473fe4:	bl	473bfc <warn@@Base+0x2940>
  473fe8:	ldur	x8, [x29, #-8]
  473fec:	cbz	x8, 474000 <warn@@Base+0x2d44>
  473ff0:	b	473ff4 <warn@@Base+0x2d38>
  473ff4:	ldur	x0, [x29, #-8]
  473ff8:	bl	401bd0 <free@plt>
  473ffc:	b	474000 <warn@@Base+0x2d44>
  474000:	ldur	x0, [x29, #-24]
  474004:	ldr	x28, [sp, #368]
  474008:	ldp	x29, x30, [sp, #352]
  47400c:	add	sp, sp, #0x180
  474010:	ret
  474014:	sub	sp, sp, #0x10
  474018:	str	w0, [sp, #4]
  47401c:	ldr	w8, [sp, #4]
  474020:	str	w8, [sp]
  474024:	cbz	w8, 4745e4 <warn@@Base+0x3328>
  474028:	b	47402c <warn@@Base+0x2d70>
  47402c:	ldr	w8, [sp]
  474030:	cmp	w8, #0x1
  474034:	b.eq	4745f4 <warn@@Base+0x3338>  // b.none
  474038:	b	47403c <warn@@Base+0x2d80>
  47403c:	ldr	w8, [sp]
  474040:	cmp	w8, #0x2
  474044:	b.eq	474604 <warn@@Base+0x3348>  // b.none
  474048:	b	47404c <warn@@Base+0x2d90>
  47404c:	ldr	w8, [sp]
  474050:	cmp	w8, #0x3
  474054:	b.eq	474614 <warn@@Base+0x3358>  // b.none
  474058:	b	47405c <warn@@Base+0x2da0>
  47405c:	ldr	w8, [sp]
  474060:	cmp	w8, #0x4
  474064:	b.eq	474624 <warn@@Base+0x3368>  // b.none
  474068:	b	47406c <warn@@Base+0x2db0>
  47406c:	ldr	w8, [sp]
  474070:	cmp	w8, #0x5
  474074:	b.eq	474634 <warn@@Base+0x3378>  // b.none
  474078:	b	47407c <warn@@Base+0x2dc0>
  47407c:	ldr	w8, [sp]
  474080:	cmp	w8, #0x8
  474084:	b.eq	474644 <warn@@Base+0x3388>  // b.none
  474088:	b	47408c <warn@@Base+0x2dd0>
  47408c:	ldr	w8, [sp]
  474090:	cmp	w8, #0xa
  474094:	b.eq	474654 <warn@@Base+0x3398>  // b.none
  474098:	b	47409c <warn@@Base+0x2de0>
  47409c:	ldr	w8, [sp]
  4740a0:	cmp	w8, #0xb
  4740a4:	b.eq	474664 <warn@@Base+0x33a8>  // b.none
  4740a8:	b	4740ac <warn@@Base+0x2df0>
  4740ac:	ldr	w8, [sp]
  4740b0:	cmp	w8, #0xd
  4740b4:	b.eq	474674 <warn@@Base+0x33b8>  // b.none
  4740b8:	b	4740bc <warn@@Base+0x2e00>
  4740bc:	ldr	w8, [sp]
  4740c0:	cmp	w8, #0xf
  4740c4:	b.eq	474684 <warn@@Base+0x33c8>  // b.none
  4740c8:	b	4740cc <warn@@Base+0x2e10>
  4740cc:	ldr	w8, [sp]
  4740d0:	cmp	w8, #0x10
  4740d4:	b.eq	474694 <warn@@Base+0x33d8>  // b.none
  4740d8:	b	4740dc <warn@@Base+0x2e20>
  4740dc:	ldr	w8, [sp]
  4740e0:	cmp	w8, #0x11
  4740e4:	b.eq	4746a4 <warn@@Base+0x33e8>  // b.none
  4740e8:	b	4740ec <warn@@Base+0x2e30>
  4740ec:	ldr	w8, [sp]
  4740f0:	cmp	w8, #0x12
  4740f4:	b.eq	4746b4 <warn@@Base+0x33f8>  // b.none
  4740f8:	b	4740fc <warn@@Base+0x2e40>
  4740fc:	ldr	w8, [sp]
  474100:	cmp	w8, #0x13
  474104:	b.eq	4746c4 <warn@@Base+0x3408>  // b.none
  474108:	b	47410c <warn@@Base+0x2e50>
  47410c:	ldr	w8, [sp]
  474110:	cmp	w8, #0x15
  474114:	b.eq	4746d4 <warn@@Base+0x3418>  // b.none
  474118:	b	47411c <warn@@Base+0x2e60>
  47411c:	ldr	w8, [sp]
  474120:	cmp	w8, #0x16
  474124:	b.eq	4746e4 <warn@@Base+0x3428>  // b.none
  474128:	b	47412c <warn@@Base+0x2e70>
  47412c:	ldr	w8, [sp]
  474130:	cmp	w8, #0x17
  474134:	b.eq	4746f4 <warn@@Base+0x3438>  // b.none
  474138:	b	47413c <warn@@Base+0x2e80>
  47413c:	ldr	w8, [sp]
  474140:	cmp	w8, #0x18
  474144:	b.eq	474704 <warn@@Base+0x3448>  // b.none
  474148:	b	47414c <warn@@Base+0x2e90>
  47414c:	ldr	w8, [sp]
  474150:	cmp	w8, #0x19
  474154:	b.eq	474714 <warn@@Base+0x3458>  // b.none
  474158:	b	47415c <warn@@Base+0x2ea0>
  47415c:	ldr	w8, [sp]
  474160:	cmp	w8, #0x1a
  474164:	b.eq	474724 <warn@@Base+0x3468>  // b.none
  474168:	b	47416c <warn@@Base+0x2eb0>
  47416c:	ldr	w8, [sp]
  474170:	cmp	w8, #0x1b
  474174:	b.eq	474734 <warn@@Base+0x3478>  // b.none
  474178:	b	47417c <warn@@Base+0x2ec0>
  47417c:	ldr	w8, [sp]
  474180:	cmp	w8, #0x1c
  474184:	b.eq	474744 <warn@@Base+0x3488>  // b.none
  474188:	b	47418c <warn@@Base+0x2ed0>
  47418c:	ldr	w8, [sp]
  474190:	cmp	w8, #0x1d
  474194:	b.eq	474754 <warn@@Base+0x3498>  // b.none
  474198:	b	47419c <warn@@Base+0x2ee0>
  47419c:	ldr	w8, [sp]
  4741a0:	cmp	w8, #0x1e
  4741a4:	b.eq	474764 <warn@@Base+0x34a8>  // b.none
  4741a8:	b	4741ac <warn@@Base+0x2ef0>
  4741ac:	ldr	w8, [sp]
  4741b0:	cmp	w8, #0x1f
  4741b4:	b.eq	474774 <warn@@Base+0x34b8>  // b.none
  4741b8:	b	4741bc <warn@@Base+0x2f00>
  4741bc:	ldr	w8, [sp]
  4741c0:	cmp	w8, #0x20
  4741c4:	b.eq	474784 <warn@@Base+0x34c8>  // b.none
  4741c8:	b	4741cc <warn@@Base+0x2f10>
  4741cc:	ldr	w8, [sp]
  4741d0:	cmp	w8, #0x21
  4741d4:	b.eq	474794 <warn@@Base+0x34d8>  // b.none
  4741d8:	b	4741dc <warn@@Base+0x2f20>
  4741dc:	ldr	w8, [sp]
  4741e0:	cmp	w8, #0x22
  4741e4:	b.eq	4747a4 <warn@@Base+0x34e8>  // b.none
  4741e8:	b	4741ec <warn@@Base+0x2f30>
  4741ec:	ldr	w8, [sp]
  4741f0:	cmp	w8, #0x23
  4741f4:	b.eq	4747b4 <warn@@Base+0x34f8>  // b.none
  4741f8:	b	4741fc <warn@@Base+0x2f40>
  4741fc:	ldr	w8, [sp]
  474200:	cmp	w8, #0x24
  474204:	b.eq	4747c4 <warn@@Base+0x3508>  // b.none
  474208:	b	47420c <warn@@Base+0x2f50>
  47420c:	ldr	w8, [sp]
  474210:	cmp	w8, #0x25
  474214:	b.eq	4747d4 <warn@@Base+0x3518>  // b.none
  474218:	b	47421c <warn@@Base+0x2f60>
  47421c:	ldr	w8, [sp]
  474220:	cmp	w8, #0x26
  474224:	b.eq	4747e4 <warn@@Base+0x3528>  // b.none
  474228:	b	47422c <warn@@Base+0x2f70>
  47422c:	ldr	w8, [sp]
  474230:	cmp	w8, #0x27
  474234:	b.eq	4747f4 <warn@@Base+0x3538>  // b.none
  474238:	b	47423c <warn@@Base+0x2f80>
  47423c:	ldr	w8, [sp]
  474240:	cmp	w8, #0x28
  474244:	b.eq	474804 <warn@@Base+0x3548>  // b.none
  474248:	b	47424c <warn@@Base+0x2f90>
  47424c:	ldr	w8, [sp]
  474250:	cmp	w8, #0x29
  474254:	b.eq	474814 <warn@@Base+0x3558>  // b.none
  474258:	b	47425c <warn@@Base+0x2fa0>
  47425c:	ldr	w8, [sp]
  474260:	cmp	w8, #0x2a
  474264:	b.eq	474824 <warn@@Base+0x3568>  // b.none
  474268:	b	47426c <warn@@Base+0x2fb0>
  47426c:	ldr	w8, [sp]
  474270:	cmp	w8, #0x2b
  474274:	b.eq	474834 <warn@@Base+0x3578>  // b.none
  474278:	b	47427c <warn@@Base+0x2fc0>
  47427c:	ldr	w8, [sp]
  474280:	cmp	w8, #0x2c
  474284:	b.eq	474844 <warn@@Base+0x3588>  // b.none
  474288:	b	47428c <warn@@Base+0x2fd0>
  47428c:	ldr	w8, [sp]
  474290:	cmp	w8, #0x2d
  474294:	b.eq	474854 <warn@@Base+0x3598>  // b.none
  474298:	b	47429c <warn@@Base+0x2fe0>
  47429c:	ldr	w8, [sp]
  4742a0:	cmp	w8, #0x2e
  4742a4:	b.eq	474864 <warn@@Base+0x35a8>  // b.none
  4742a8:	b	4742ac <warn@@Base+0x2ff0>
  4742ac:	ldr	w8, [sp]
  4742b0:	cmp	w8, #0x2f
  4742b4:	b.eq	474874 <warn@@Base+0x35b8>  // b.none
  4742b8:	b	4742bc <warn@@Base+0x3000>
  4742bc:	ldr	w8, [sp]
  4742c0:	cmp	w8, #0x30
  4742c4:	b.eq	474884 <warn@@Base+0x35c8>  // b.none
  4742c8:	b	4742cc <warn@@Base+0x3010>
  4742cc:	ldr	w8, [sp]
  4742d0:	cmp	w8, #0x31
  4742d4:	b.eq	474894 <warn@@Base+0x35d8>  // b.none
  4742d8:	b	4742dc <warn@@Base+0x3020>
  4742dc:	ldr	w8, [sp]
  4742e0:	cmp	w8, #0x32
  4742e4:	b.eq	4748a4 <warn@@Base+0x35e8>  // b.none
  4742e8:	b	4742ec <warn@@Base+0x3030>
  4742ec:	ldr	w8, [sp]
  4742f0:	cmp	w8, #0x33
  4742f4:	b.eq	4748b4 <warn@@Base+0x35f8>  // b.none
  4742f8:	b	4742fc <warn@@Base+0x3040>
  4742fc:	ldr	w8, [sp]
  474300:	cmp	w8, #0x34
  474304:	b.eq	4748c4 <warn@@Base+0x3608>  // b.none
  474308:	b	47430c <warn@@Base+0x3050>
  47430c:	ldr	w8, [sp]
  474310:	cmp	w8, #0x35
  474314:	b.eq	4748d4 <warn@@Base+0x3618>  // b.none
  474318:	b	47431c <warn@@Base+0x3060>
  47431c:	ldr	w8, [sp]
  474320:	cmp	w8, #0x36
  474324:	b.eq	4748e4 <warn@@Base+0x3628>  // b.none
  474328:	b	47432c <warn@@Base+0x3070>
  47432c:	ldr	w8, [sp]
  474330:	cmp	w8, #0x37
  474334:	b.eq	4748f4 <warn@@Base+0x3638>  // b.none
  474338:	b	47433c <warn@@Base+0x3080>
  47433c:	ldr	w8, [sp]
  474340:	cmp	w8, #0x38
  474344:	b.eq	474904 <warn@@Base+0x3648>  // b.none
  474348:	b	47434c <warn@@Base+0x3090>
  47434c:	ldr	w8, [sp]
  474350:	cmp	w8, #0x39
  474354:	b.eq	474914 <warn@@Base+0x3658>  // b.none
  474358:	b	47435c <warn@@Base+0x30a0>
  47435c:	ldr	w8, [sp]
  474360:	cmp	w8, #0x3a
  474364:	b.eq	474924 <warn@@Base+0x3668>  // b.none
  474368:	b	47436c <warn@@Base+0x30b0>
  47436c:	ldr	w8, [sp]
  474370:	cmp	w8, #0x3b
  474374:	b.eq	474934 <warn@@Base+0x3678>  // b.none
  474378:	b	47437c <warn@@Base+0x30c0>
  47437c:	ldr	w8, [sp]
  474380:	cmp	w8, #0x3c
  474384:	b.eq	474944 <warn@@Base+0x3688>  // b.none
  474388:	b	47438c <warn@@Base+0x30d0>
  47438c:	ldr	w8, [sp]
  474390:	cmp	w8, #0x3d
  474394:	b.eq	474954 <warn@@Base+0x3698>  // b.none
  474398:	b	47439c <warn@@Base+0x30e0>
  47439c:	ldr	w8, [sp]
  4743a0:	cmp	w8, #0x3f
  4743a4:	b.eq	474964 <warn@@Base+0x36a8>  // b.none
  4743a8:	b	4743ac <warn@@Base+0x30f0>
  4743ac:	ldr	w8, [sp]
  4743b0:	cmp	w8, #0x40
  4743b4:	b.eq	474974 <warn@@Base+0x36b8>  // b.none
  4743b8:	b	4743bc <warn@@Base+0x3100>
  4743bc:	ldr	w8, [sp]
  4743c0:	cmp	w8, #0x41
  4743c4:	b.eq	474984 <warn@@Base+0x36c8>  // b.none
  4743c8:	b	4743cc <warn@@Base+0x3110>
  4743cc:	ldr	w8, [sp]
  4743d0:	cmp	w8, #0x42
  4743d4:	b.eq	474994 <warn@@Base+0x36d8>  // b.none
  4743d8:	b	4743dc <warn@@Base+0x3120>
  4743dc:	ldr	w8, [sp]
  4743e0:	cmp	w8, #0x43
  4743e4:	b.eq	4749a4 <warn@@Base+0x36e8>  // b.none
  4743e8:	b	4743ec <warn@@Base+0x3130>
  4743ec:	ldr	w8, [sp]
  4743f0:	cmp	w8, #0x44
  4743f4:	b.eq	4749b4 <warn@@Base+0x36f8>  // b.none
  4743f8:	b	4743fc <warn@@Base+0x3140>
  4743fc:	ldr	w8, [sp]
  474400:	cmp	w8, #0x45
  474404:	b.eq	4749c4 <warn@@Base+0x3708>  // b.none
  474408:	b	47440c <warn@@Base+0x3150>
  47440c:	ldr	w8, [sp]
  474410:	cmp	w8, #0x46
  474414:	b.eq	4749d4 <warn@@Base+0x3718>  // b.none
  474418:	b	47441c <warn@@Base+0x3160>
  47441c:	ldr	w8, [sp]
  474420:	cmp	w8, #0x47
  474424:	b.eq	4749e4 <warn@@Base+0x3728>  // b.none
  474428:	b	47442c <warn@@Base+0x3170>
  47442c:	ldr	w8, [sp]
  474430:	cmp	w8, #0x48
  474434:	b.eq	4749f4 <warn@@Base+0x3738>  // b.none
  474438:	b	47443c <warn@@Base+0x3180>
  47443c:	ldr	w8, [sp]
  474440:	cmp	w8, #0x49
  474444:	b.eq	474a04 <warn@@Base+0x3748>  // b.none
  474448:	b	47444c <warn@@Base+0x3190>
  47444c:	ldr	w8, [sp]
  474450:	cmp	w8, #0x4a
  474454:	b.eq	474a14 <warn@@Base+0x3758>  // b.none
  474458:	b	47445c <warn@@Base+0x31a0>
  47445c:	ldr	w8, [sp]
  474460:	cmp	w8, #0x4b
  474464:	b.eq	474a24 <warn@@Base+0x3768>  // b.none
  474468:	b	47446c <warn@@Base+0x31b0>
  47446c:	mov	w8, #0x4081                	// #16513
  474470:	ldr	w9, [sp]
  474474:	cmp	w9, w8
  474478:	b.eq	474a34 <warn@@Base+0x3778>  // b.none
  47447c:	b	474480 <warn@@Base+0x31c4>
  474480:	mov	w8, #0x4090                	// #16528
  474484:	ldr	w9, [sp]
  474488:	cmp	w9, w8
  47448c:	b.eq	474a44 <warn@@Base+0x3788>  // b.none
  474490:	b	474494 <warn@@Base+0x31d8>
  474494:	mov	w8, #0x4091                	// #16529
  474498:	ldr	w9, [sp]
  47449c:	cmp	w9, w8
  4744a0:	b.eq	474a54 <warn@@Base+0x3798>  // b.none
  4744a4:	b	4744a8 <warn@@Base+0x31ec>
  4744a8:	mov	w8, #0x4092                	// #16530
  4744ac:	ldr	w9, [sp]
  4744b0:	cmp	w9, w8
  4744b4:	b.eq	474a64 <warn@@Base+0x37a8>  // b.none
  4744b8:	b	4744bc <warn@@Base+0x3200>
  4744bc:	mov	w8, #0x4101                	// #16641
  4744c0:	ldr	w9, [sp]
  4744c4:	cmp	w9, w8
  4744c8:	b.eq	474a74 <warn@@Base+0x37b8>  // b.none
  4744cc:	b	4744d0 <warn@@Base+0x3214>
  4744d0:	mov	w8, #0x4102                	// #16642
  4744d4:	ldr	w9, [sp]
  4744d8:	cmp	w9, w8
  4744dc:	b.eq	474a84 <warn@@Base+0x37c8>  // b.none
  4744e0:	b	4744e4 <warn@@Base+0x3228>
  4744e4:	mov	w8, #0x4103                	// #16643
  4744e8:	ldr	w9, [sp]
  4744ec:	cmp	w9, w8
  4744f0:	b.eq	474a94 <warn@@Base+0x37d8>  // b.none
  4744f4:	b	4744f8 <warn@@Base+0x323c>
  4744f8:	mov	w8, #0x4104                	// #16644
  4744fc:	ldr	w9, [sp]
  474500:	cmp	w9, w8
  474504:	b.eq	474aa4 <warn@@Base+0x37e8>  // b.none
  474508:	b	47450c <warn@@Base+0x3250>
  47450c:	mov	w8, #0x4105                	// #16645
  474510:	ldr	w9, [sp]
  474514:	cmp	w9, w8
  474518:	b.eq	474ab4 <warn@@Base+0x37f8>  // b.none
  47451c:	b	474520 <warn@@Base+0x3264>
  474520:	mov	w8, #0x4106                	// #16646
  474524:	ldr	w9, [sp]
  474528:	cmp	w9, w8
  47452c:	b.eq	474ac4 <warn@@Base+0x3808>  // b.none
  474530:	b	474534 <warn@@Base+0x3278>
  474534:	mov	w8, #0x4107                	// #16647
  474538:	ldr	w9, [sp]
  47453c:	cmp	w9, w8
  474540:	b.eq	474ad4 <warn@@Base+0x3818>  // b.none
  474544:	b	474548 <warn@@Base+0x328c>
  474548:	mov	w8, #0x4108                	// #16648
  47454c:	ldr	w9, [sp]
  474550:	cmp	w9, w8
  474554:	b.eq	474ae4 <warn@@Base+0x3828>  // b.none
  474558:	b	47455c <warn@@Base+0x32a0>
  47455c:	mov	w8, #0x4109                	// #16649
  474560:	ldr	w9, [sp]
  474564:	cmp	w9, w8
  474568:	b.eq	474af4 <warn@@Base+0x3838>  // b.none
  47456c:	b	474570 <warn@@Base+0x32b4>
  474570:	mov	w8, #0x410a                	// #16650
  474574:	ldr	w9, [sp]
  474578:	cmp	w9, w8
  47457c:	b.eq	474b04 <warn@@Base+0x3848>  // b.none
  474580:	b	474584 <warn@@Base+0x32c8>
  474584:	mov	w8, #0x8765                	// #34661
  474588:	ldr	w9, [sp]
  47458c:	cmp	w9, w8
  474590:	b.eq	474b14 <warn@@Base+0x3858>  // b.none
  474594:	b	474598 <warn@@Base+0x32dc>
  474598:	mov	w8, #0x8766                	// #34662
  47459c:	ldr	w9, [sp]
  4745a0:	cmp	w9, w8
  4745a4:	b.eq	474b24 <warn@@Base+0x3868>  // b.none
  4745a8:	b	4745ac <warn@@Base+0x32f0>
  4745ac:	mov	w8, #0x8767                	// #34663
  4745b0:	ldr	w9, [sp]
  4745b4:	cmp	w9, w8
  4745b8:	b.eq	474b34 <warn@@Base+0x3878>  // b.none
  4745bc:	b	4745c0 <warn@@Base+0x3304>
  4745c0:	ldr	w8, [sp]
  4745c4:	cmp	w8, #0xa, lsl #12
  4745c8:	b.eq	474b44 <warn@@Base+0x3888>  // b.none
  4745cc:	b	4745d0 <warn@@Base+0x3314>
  4745d0:	mov	w8, #0xa020                	// #40992
  4745d4:	ldr	w9, [sp]
  4745d8:	cmp	w9, w8
  4745dc:	b.eq	474b54 <warn@@Base+0x3898>  // b.none
  4745e0:	b	474b64 <warn@@Base+0x38a8>
  4745e4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4745e8:	add	x8, x8, #0x554
  4745ec:	str	x8, [sp, #8]
  4745f0:	b	474b6c <warn@@Base+0x38b0>
  4745f4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4745f8:	add	x8, x8, #0x563
  4745fc:	str	x8, [sp, #8]
  474600:	b	474b6c <warn@@Base+0x38b0>
  474604:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474608:	add	x8, x8, #0x575
  47460c:	str	x8, [sp, #8]
  474610:	b	474b6c <warn@@Base+0x38b0>
  474614:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474618:	add	x8, x8, #0x587
  47461c:	str	x8, [sp, #8]
  474620:	b	474b6c <warn@@Base+0x38b0>
  474624:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474628:	add	x8, x8, #0x59a
  47462c:	str	x8, [sp, #8]
  474630:	b	474b6c <warn@@Base+0x38b0>
  474634:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474638:	add	x8, x8, #0x5b2
  47463c:	str	x8, [sp, #8]
  474640:	b	474b6c <warn@@Base+0x38b0>
  474644:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474648:	add	x8, x8, #0x5ca
  47464c:	str	x8, [sp, #8]
  474650:	b	474b6c <warn@@Base+0x38b0>
  474654:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474658:	add	x8, x8, #0x5e6
  47465c:	str	x8, [sp, #8]
  474660:	b	474b6c <warn@@Base+0x38b0>
  474664:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474668:	add	x8, x8, #0x5f3
  47466c:	str	x8, [sp, #8]
  474670:	b	474b6c <warn@@Base+0x38b0>
  474674:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474678:	add	x8, x8, #0x608
  47467c:	str	x8, [sp, #8]
  474680:	b	474b6c <warn@@Base+0x38b0>
  474684:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474688:	add	x8, x8, #0x616
  47468c:	str	x8, [sp, #8]
  474690:	b	474b6c <warn@@Base+0x38b0>
  474694:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474698:	add	x8, x8, #0x62a
  47469c:	str	x8, [sp, #8]
  4746a0:	b	474b6c <warn@@Base+0x38b0>
  4746a4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4746a8:	add	x8, x8, #0x640
  4746ac:	str	x8, [sp, #8]
  4746b0:	b	474b6c <warn@@Base+0x38b0>
  4746b4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4746b8:	add	x8, x8, #0x654
  4746bc:	str	x8, [sp, #8]
  4746c0:	b	474b6c <warn@@Base+0x38b0>
  4746c4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4746c8:	add	x8, x8, #0x667
  4746cc:	str	x8, [sp, #8]
  4746d0:	b	474b6c <warn@@Base+0x38b0>
  4746d4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4746d8:	add	x8, x8, #0x67d
  4746dc:	str	x8, [sp, #8]
  4746e0:	b	474b6c <warn@@Base+0x38b0>
  4746e4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4746e8:	add	x8, x8, #0x694
  4746ec:	str	x8, [sp, #8]
  4746f0:	b	474b6c <warn@@Base+0x38b0>
  4746f4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4746f8:	add	x8, x8, #0x6a3
  4746fc:	str	x8, [sp, #8]
  474700:	b	474b6c <warn@@Base+0x38b0>
  474704:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474708:	add	x8, x8, #0x6b5
  47470c:	str	x8, [sp, #8]
  474710:	b	474b6c <warn@@Base+0x38b0>
  474714:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474718:	add	x8, x8, #0x6d3
  47471c:	str	x8, [sp, #8]
  474720:	b	474b6c <warn@@Base+0x38b0>
  474724:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474728:	add	x8, x8, #0x6e2
  47472c:	str	x8, [sp, #8]
  474730:	b	474b6c <warn@@Base+0x38b0>
  474734:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474738:	add	x8, x8, #0x6f6
  47473c:	str	x8, [sp, #8]
  474740:	b	474b6c <warn@@Base+0x38b0>
  474744:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474748:	add	x8, x8, #0x70e
  47474c:	str	x8, [sp, #8]
  474750:	b	474b6c <warn@@Base+0x38b0>
  474754:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474758:	add	x8, x8, #0x721
  47475c:	str	x8, [sp, #8]
  474760:	b	474b6c <warn@@Base+0x38b0>
  474764:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474768:	add	x8, x8, #0x73b
  47476c:	str	x8, [sp, #8]
  474770:	b	474b6c <warn@@Base+0x38b0>
  474774:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474778:	add	x8, x8, #0x749
  47477c:	str	x8, [sp, #8]
  474780:	b	474b6c <warn@@Base+0x38b0>
  474784:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474788:	add	x8, x8, #0x763
  47478c:	str	x8, [sp, #8]
  474790:	b	474b6c <warn@@Base+0x38b0>
  474794:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474798:	add	x8, x8, #0x773
  47479c:	str	x8, [sp, #8]
  4747a0:	b	474b6c <warn@@Base+0x38b0>
  4747a4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4747a8:	add	x8, x8, #0x788
  4747ac:	str	x8, [sp, #8]
  4747b0:	b	474b6c <warn@@Base+0x38b0>
  4747b4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4747b8:	add	x8, x8, #0x799
  4747bc:	str	x8, [sp, #8]
  4747c0:	b	474b6c <warn@@Base+0x38b0>
  4747c4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4747c8:	add	x8, x8, #0x7b3
  4747cc:	str	x8, [sp, #8]
  4747d0:	b	474b6c <warn@@Base+0x38b0>
  4747d4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4747d8:	add	x8, x8, #0x7c4
  4747dc:	str	x8, [sp, #8]
  4747e0:	b	474b6c <warn@@Base+0x38b0>
  4747e4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4747e8:	add	x8, x8, #0x7d7
  4747ec:	str	x8, [sp, #8]
  4747f0:	b	474b6c <warn@@Base+0x38b0>
  4747f4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4747f8:	add	x8, x8, #0x7e9
  4747fc:	str	x8, [sp, #8]
  474800:	b	474b6c <warn@@Base+0x38b0>
  474804:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474808:	add	x8, x8, #0x7f9
  47480c:	str	x8, [sp, #8]
  474810:	b	474b6c <warn@@Base+0x38b0>
  474814:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474818:	add	x8, x8, #0x80b
  47481c:	str	x8, [sp, #8]
  474820:	b	474b6c <warn@@Base+0x38b0>
  474824:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474828:	add	x8, x8, #0x81c
  47482c:	str	x8, [sp, #8]
  474830:	b	474b6c <warn@@Base+0x38b0>
  474834:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474838:	add	x8, x8, #0x82a
  47483c:	str	x8, [sp, #8]
  474840:	b	474b6c <warn@@Base+0x38b0>
  474844:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474848:	add	x8, x8, #0x83a
  47484c:	str	x8, [sp, #8]
  474850:	b	474b6c <warn@@Base+0x38b0>
  474854:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474858:	add	x8, x8, #0x84f
  47485c:	str	x8, [sp, #8]
  474860:	b	474b6c <warn@@Base+0x38b0>
  474864:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474868:	add	x8, x8, #0x862
  47486c:	str	x8, [sp, #8]
  474870:	b	474b6c <warn@@Base+0x38b0>
  474874:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474878:	add	x8, x8, #0x874
  47487c:	str	x8, [sp, #8]
  474880:	b	474b6c <warn@@Base+0x38b0>
  474884:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474888:	add	x8, x8, #0x88f
  47488c:	str	x8, [sp, #8]
  474890:	b	474b6c <warn@@Base+0x38b0>
  474894:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474898:	add	x8, x8, #0x8ab
  47489c:	str	x8, [sp, #8]
  4748a0:	b	474b6c <warn@@Base+0x38b0>
  4748a4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4748a8:	add	x8, x8, #0x8be
  4748ac:	str	x8, [sp, #8]
  4748b0:	b	474b6c <warn@@Base+0x38b0>
  4748b4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4748b8:	add	x8, x8, #0x8cf
  4748bc:	str	x8, [sp, #8]
  4748c0:	b	474b6c <warn@@Base+0x38b0>
  4748c4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4748c8:	add	x8, x8, #0x8e3
  4748cc:	str	x8, [sp, #8]
  4748d0:	b	474b6c <warn@@Base+0x38b0>
  4748d4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4748d8:	add	x8, x8, #0x8f3
  4748dc:	str	x8, [sp, #8]
  4748e0:	b	474b6c <warn@@Base+0x38b0>
  4748e4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4748e8:	add	x8, x8, #0x908
  4748ec:	str	x8, [sp, #8]
  4748f0:	b	474b6c <warn@@Base+0x38b0>
  4748f4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4748f8:	add	x8, x8, #0x91f
  4748fc:	str	x8, [sp, #8]
  474900:	b	474b6c <warn@@Base+0x38b0>
  474904:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474908:	add	x8, x8, #0x934
  47490c:	str	x8, [sp, #8]
  474910:	b	474b6c <warn@@Base+0x38b0>
  474914:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474918:	add	x8, x8, #0x94a
  47491c:	str	x8, [sp, #8]
  474920:	b	474b6c <warn@@Base+0x38b0>
  474924:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474928:	add	x8, x8, #0x95b
  47492c:	str	x8, [sp, #8]
  474930:	b	474b6c <warn@@Base+0x38b0>
  474934:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474938:	add	x8, x8, #0x972
  47493c:	str	x8, [sp, #8]
  474940:	b	474b6c <warn@@Base+0x38b0>
  474944:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474948:	add	x8, x8, #0x98a
  47494c:	str	x8, [sp, #8]
  474950:	b	474b6c <warn@@Base+0x38b0>
  474954:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474958:	add	x8, x8, #0x99e
  47495c:	str	x8, [sp, #8]
  474960:	b	474b6c <warn@@Base+0x38b0>
  474964:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474968:	add	x8, x8, #0x9b3
  47496c:	str	x8, [sp, #8]
  474970:	b	474b6c <warn@@Base+0x38b0>
  474974:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474978:	add	x8, x8, #0x9c4
  47497c:	str	x8, [sp, #8]
  474980:	b	474b6c <warn@@Base+0x38b0>
  474984:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474988:	add	x8, x8, #0x9d7
  47498c:	str	x8, [sp, #8]
  474990:	b	474b6c <warn@@Base+0x38b0>
  474994:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474998:	add	x8, x8, #0x9e8
  47499c:	str	x8, [sp, #8]
  4749a0:	b	474b6c <warn@@Base+0x38b0>
  4749a4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4749a8:	add	x8, x8, #0xa05
  4749ac:	str	x8, [sp, #8]
  4749b0:	b	474b6c <warn@@Base+0x38b0>
  4749b4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4749b8:	add	x8, x8, #0xa1b
  4749bc:	str	x8, [sp, #8]
  4749c0:	b	474b6c <warn@@Base+0x38b0>
  4749c4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4749c8:	add	x8, x8, #0xa2f
  4749cc:	str	x8, [sp, #8]
  4749d0:	b	474b6c <warn@@Base+0x38b0>
  4749d4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4749d8:	add	x8, x8, #0xa47
  4749dc:	str	x8, [sp, #8]
  4749e0:	b	474b6c <warn@@Base+0x38b0>
  4749e4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4749e8:	add	x8, x8, #0xa5b
  4749ec:	str	x8, [sp, #8]
  4749f0:	b	474b6c <warn@@Base+0x38b0>
  4749f4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4749f8:	add	x8, x8, #0xa6e
  4749fc:	str	x8, [sp, #8]
  474a00:	b	474b6c <warn@@Base+0x38b0>
  474a04:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a08:	add	x8, x8, #0xa7f
  474a0c:	str	x8, [sp, #8]
  474a10:	b	474b6c <warn@@Base+0x38b0>
  474a14:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a18:	add	x8, x8, #0xa9a
  474a1c:	str	x8, [sp, #8]
  474a20:	b	474b6c <warn@@Base+0x38b0>
  474a24:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a28:	add	x8, x8, #0xaaf
  474a2c:	str	x8, [sp, #8]
  474a30:	b	474b6c <warn@@Base+0x38b0>
  474a34:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a38:	add	x8, x8, #0xac5
  474a3c:	str	x8, [sp, #8]
  474a40:	b	474b6c <warn@@Base+0x38b0>
  474a44:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a48:	add	x8, x8, #0xad6
  474a4c:	str	x8, [sp, #8]
  474a50:	b	474b6c <warn@@Base+0x38b0>
  474a54:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a58:	add	x8, x8, #0xaf1
  474a5c:	str	x8, [sp, #8]
  474a60:	b	474b6c <warn@@Base+0x38b0>
  474a64:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a68:	add	x8, x8, #0xb07
  474a6c:	str	x8, [sp, #8]
  474a70:	b	474b6c <warn@@Base+0x38b0>
  474a74:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a78:	add	x8, x8, #0xb21
  474a7c:	str	x8, [sp, #8]
  474a80:	b	474b6c <warn@@Base+0x38b0>
  474a84:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a88:	add	x8, x8, #0xb35
  474a8c:	str	x8, [sp, #8]
  474a90:	b	474b6c <warn@@Base+0x38b0>
  474a94:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474a98:	add	x8, x8, #0xb4e
  474a9c:	str	x8, [sp, #8]
  474aa0:	b	474b6c <warn@@Base+0x38b0>
  474aa4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474aa8:	add	x8, x8, #0xb64
  474aac:	str	x8, [sp, #8]
  474ab0:	b	474b6c <warn@@Base+0x38b0>
  474ab4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ab8:	add	x8, x8, #0xb75
  474abc:	str	x8, [sp, #8]
  474ac0:	b	474b6c <warn@@Base+0x38b0>
  474ac4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ac8:	add	x8, x8, #0xb86
  474acc:	str	x8, [sp, #8]
  474ad0:	b	474b6c <warn@@Base+0x38b0>
  474ad4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ad8:	add	x8, x8, #0xba9
  474adc:	str	x8, [sp, #8]
  474ae0:	b	474b6c <warn@@Base+0x38b0>
  474ae4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ae8:	add	x8, x8, #0xbcc
  474aec:	str	x8, [sp, #8]
  474af0:	b	474b6c <warn@@Base+0x38b0>
  474af4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474af8:	add	x8, x8, #0xbed
  474afc:	str	x8, [sp, #8]
  474b00:	b	474b6c <warn@@Base+0x38b0>
  474b04:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474b08:	add	x8, x8, #0xc02
  474b0c:	str	x8, [sp, #8]
  474b10:	b	474b6c <warn@@Base+0x38b0>
  474b14:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474b18:	add	x8, x8, #0xc21
  474b1c:	str	x8, [sp, #8]
  474b20:	b	474b6c <warn@@Base+0x38b0>
  474b24:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474b28:	add	x8, x8, #0xc38
  474b2c:	str	x8, [sp, #8]
  474b30:	b	474b6c <warn@@Base+0x38b0>
  474b34:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474b38:	add	x8, x8, #0xc4f
  474b3c:	str	x8, [sp, #8]
  474b40:	b	474b6c <warn@@Base+0x38b0>
  474b44:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474b48:	add	x8, x8, #0xc67
  474b4c:	str	x8, [sp, #8]
  474b50:	b	474b6c <warn@@Base+0x38b0>
  474b54:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474b58:	add	x8, x8, #0xc7d
  474b5c:	str	x8, [sp, #8]
  474b60:	b	474b6c <warn@@Base+0x38b0>
  474b64:	mov	x8, xzr
  474b68:	str	x8, [sp, #8]
  474b6c:	ldr	x0, [sp, #8]
  474b70:	add	sp, sp, #0x10
  474b74:	ret
  474b78:	sub	sp, sp, #0x10
  474b7c:	str	w0, [sp, #4]
  474b80:	ldr	w8, [sp, #4]
  474b84:	cmp	w8, #0x1
  474b88:	str	w8, [sp]
  474b8c:	b.eq	474e84 <warn@@Base+0x3bc8>  // b.none
  474b90:	b	474b94 <warn@@Base+0x38d8>
  474b94:	ldr	w8, [sp]
  474b98:	cmp	w8, #0x3
  474b9c:	b.eq	474e94 <warn@@Base+0x3bd8>  // b.none
  474ba0:	b	474ba4 <warn@@Base+0x38e8>
  474ba4:	ldr	w8, [sp]
  474ba8:	cmp	w8, #0x4
  474bac:	b.eq	474ea4 <warn@@Base+0x3be8>  // b.none
  474bb0:	b	474bb4 <warn@@Base+0x38f8>
  474bb4:	ldr	w8, [sp]
  474bb8:	cmp	w8, #0x5
  474bbc:	b.eq	474eb4 <warn@@Base+0x3bf8>  // b.none
  474bc0:	b	474bc4 <warn@@Base+0x3908>
  474bc4:	ldr	w8, [sp]
  474bc8:	cmp	w8, #0x6
  474bcc:	b.eq	474ec4 <warn@@Base+0x3c08>  // b.none
  474bd0:	b	474bd4 <warn@@Base+0x3918>
  474bd4:	ldr	w8, [sp]
  474bd8:	cmp	w8, #0x7
  474bdc:	b.eq	474ed4 <warn@@Base+0x3c18>  // b.none
  474be0:	b	474be4 <warn@@Base+0x3928>
  474be4:	ldr	w8, [sp]
  474be8:	cmp	w8, #0x8
  474bec:	b.eq	474ee4 <warn@@Base+0x3c28>  // b.none
  474bf0:	b	474bf4 <warn@@Base+0x3938>
  474bf4:	ldr	w8, [sp]
  474bf8:	cmp	w8, #0x9
  474bfc:	b.eq	474ef4 <warn@@Base+0x3c38>  // b.none
  474c00:	b	474c04 <warn@@Base+0x3948>
  474c04:	ldr	w8, [sp]
  474c08:	cmp	w8, #0xa
  474c0c:	b.eq	474f04 <warn@@Base+0x3c48>  // b.none
  474c10:	b	474c14 <warn@@Base+0x3958>
  474c14:	ldr	w8, [sp]
  474c18:	cmp	w8, #0xb
  474c1c:	b.eq	474f14 <warn@@Base+0x3c58>  // b.none
  474c20:	b	474c24 <warn@@Base+0x3968>
  474c24:	ldr	w8, [sp]
  474c28:	cmp	w8, #0xc
  474c2c:	b.eq	474f24 <warn@@Base+0x3c68>  // b.none
  474c30:	b	474c34 <warn@@Base+0x3978>
  474c34:	ldr	w8, [sp]
  474c38:	cmp	w8, #0xd
  474c3c:	b.eq	474f34 <warn@@Base+0x3c78>  // b.none
  474c40:	b	474c44 <warn@@Base+0x3988>
  474c44:	ldr	w8, [sp]
  474c48:	cmp	w8, #0xe
  474c4c:	b.eq	474f44 <warn@@Base+0x3c88>  // b.none
  474c50:	b	474c54 <warn@@Base+0x3998>
  474c54:	ldr	w8, [sp]
  474c58:	cmp	w8, #0xf
  474c5c:	b.eq	474f54 <warn@@Base+0x3c98>  // b.none
  474c60:	b	474c64 <warn@@Base+0x39a8>
  474c64:	ldr	w8, [sp]
  474c68:	cmp	w8, #0x10
  474c6c:	b.eq	474f64 <warn@@Base+0x3ca8>  // b.none
  474c70:	b	474c74 <warn@@Base+0x39b8>
  474c74:	ldr	w8, [sp]
  474c78:	cmp	w8, #0x11
  474c7c:	b.eq	474f74 <warn@@Base+0x3cb8>  // b.none
  474c80:	b	474c84 <warn@@Base+0x39c8>
  474c84:	ldr	w8, [sp]
  474c88:	cmp	w8, #0x12
  474c8c:	b.eq	474f84 <warn@@Base+0x3cc8>  // b.none
  474c90:	b	474c94 <warn@@Base+0x39d8>
  474c94:	ldr	w8, [sp]
  474c98:	cmp	w8, #0x13
  474c9c:	b.eq	474f94 <warn@@Base+0x3cd8>  // b.none
  474ca0:	b	474ca4 <warn@@Base+0x39e8>
  474ca4:	ldr	w8, [sp]
  474ca8:	cmp	w8, #0x14
  474cac:	b.eq	474fa4 <warn@@Base+0x3ce8>  // b.none
  474cb0:	b	474cb4 <warn@@Base+0x39f8>
  474cb4:	ldr	w8, [sp]
  474cb8:	cmp	w8, #0x15
  474cbc:	b.eq	474fb4 <warn@@Base+0x3cf8>  // b.none
  474cc0:	b	474cc4 <warn@@Base+0x3a08>
  474cc4:	ldr	w8, [sp]
  474cc8:	cmp	w8, #0x16
  474ccc:	b.eq	474fc4 <warn@@Base+0x3d08>  // b.none
  474cd0:	b	474cd4 <warn@@Base+0x3a18>
  474cd4:	ldr	w8, [sp]
  474cd8:	cmp	w8, #0x17
  474cdc:	b.eq	474fd4 <warn@@Base+0x3d18>  // b.none
  474ce0:	b	474ce4 <warn@@Base+0x3a28>
  474ce4:	ldr	w8, [sp]
  474ce8:	cmp	w8, #0x18
  474cec:	b.eq	474fe4 <warn@@Base+0x3d28>  // b.none
  474cf0:	b	474cf4 <warn@@Base+0x3a38>
  474cf4:	ldr	w8, [sp]
  474cf8:	cmp	w8, #0x19
  474cfc:	b.eq	474ff4 <warn@@Base+0x3d38>  // b.none
  474d00:	b	474d04 <warn@@Base+0x3a48>
  474d04:	ldr	w8, [sp]
  474d08:	cmp	w8, #0x1a
  474d0c:	b.eq	475014 <warn@@Base+0x3d58>  // b.none
  474d10:	b	474d14 <warn@@Base+0x3a58>
  474d14:	ldr	w8, [sp]
  474d18:	cmp	w8, #0x1b
  474d1c:	b.eq	475024 <warn@@Base+0x3d68>  // b.none
  474d20:	b	474d24 <warn@@Base+0x3a68>
  474d24:	ldr	w8, [sp]
  474d28:	cmp	w8, #0x1c
  474d2c:	b.eq	475034 <warn@@Base+0x3d78>  // b.none
  474d30:	b	474d34 <warn@@Base+0x3a78>
  474d34:	ldr	w8, [sp]
  474d38:	cmp	w8, #0x1d
  474d3c:	b.eq	475044 <warn@@Base+0x3d88>  // b.none
  474d40:	b	474d44 <warn@@Base+0x3a88>
  474d44:	ldr	w8, [sp]
  474d48:	cmp	w8, #0x1e
  474d4c:	b.eq	475054 <warn@@Base+0x3d98>  // b.none
  474d50:	b	474d54 <warn@@Base+0x3a98>
  474d54:	ldr	w8, [sp]
  474d58:	cmp	w8, #0x1f
  474d5c:	b.eq	475064 <warn@@Base+0x3da8>  // b.none
  474d60:	b	474d64 <warn@@Base+0x3aa8>
  474d64:	ldr	w8, [sp]
  474d68:	cmp	w8, #0x20
  474d6c:	b.eq	475004 <warn@@Base+0x3d48>  // b.none
  474d70:	b	474d74 <warn@@Base+0x3ab8>
  474d74:	ldr	w8, [sp]
  474d78:	cmp	w8, #0x21
  474d7c:	b.eq	475074 <warn@@Base+0x3db8>  // b.none
  474d80:	b	474d84 <warn@@Base+0x3ac8>
  474d84:	ldr	w8, [sp]
  474d88:	cmp	w8, #0x22
  474d8c:	b.eq	475084 <warn@@Base+0x3dc8>  // b.none
  474d90:	b	474d94 <warn@@Base+0x3ad8>
  474d94:	ldr	w8, [sp]
  474d98:	cmp	w8, #0x23
  474d9c:	b.eq	475094 <warn@@Base+0x3dd8>  // b.none
  474da0:	b	474da4 <warn@@Base+0x3ae8>
  474da4:	ldr	w8, [sp]
  474da8:	cmp	w8, #0x24
  474dac:	b.eq	4750a4 <warn@@Base+0x3de8>  // b.none
  474db0:	b	474db4 <warn@@Base+0x3af8>
  474db4:	ldr	w8, [sp]
  474db8:	cmp	w8, #0x25
  474dbc:	b.eq	4750b4 <warn@@Base+0x3df8>  // b.none
  474dc0:	b	474dc4 <warn@@Base+0x3b08>
  474dc4:	ldr	w8, [sp]
  474dc8:	cmp	w8, #0x26
  474dcc:	b.eq	4750c4 <warn@@Base+0x3e08>  // b.none
  474dd0:	b	474dd4 <warn@@Base+0x3b18>
  474dd4:	ldr	w8, [sp]
  474dd8:	cmp	w8, #0x27
  474ddc:	b.eq	4750d4 <warn@@Base+0x3e18>  // b.none
  474de0:	b	474de4 <warn@@Base+0x3b28>
  474de4:	ldr	w8, [sp]
  474de8:	cmp	w8, #0x28
  474dec:	b.eq	4750e4 <warn@@Base+0x3e28>  // b.none
  474df0:	b	474df4 <warn@@Base+0x3b38>
  474df4:	ldr	w8, [sp]
  474df8:	cmp	w8, #0x29
  474dfc:	b.eq	4750f4 <warn@@Base+0x3e38>  // b.none
  474e00:	b	474e04 <warn@@Base+0x3b48>
  474e04:	ldr	w8, [sp]
  474e08:	cmp	w8, #0x2a
  474e0c:	b.eq	475104 <warn@@Base+0x3e48>  // b.none
  474e10:	b	474e14 <warn@@Base+0x3b58>
  474e14:	ldr	w8, [sp]
  474e18:	cmp	w8, #0x2b
  474e1c:	b.eq	475114 <warn@@Base+0x3e58>  // b.none
  474e20:	b	474e24 <warn@@Base+0x3b68>
  474e24:	ldr	w8, [sp]
  474e28:	cmp	w8, #0x2c
  474e2c:	b.eq	475124 <warn@@Base+0x3e68>  // b.none
  474e30:	b	474e34 <warn@@Base+0x3b78>
  474e34:	mov	w8, #0x1f01                	// #7937
  474e38:	ldr	w9, [sp]
  474e3c:	cmp	w9, w8
  474e40:	b.eq	475134 <warn@@Base+0x3e78>  // b.none
  474e44:	b	474e48 <warn@@Base+0x3b8c>
  474e48:	mov	w8, #0x1f02                	// #7938
  474e4c:	ldr	w9, [sp]
  474e50:	cmp	w9, w8
  474e54:	b.eq	475144 <warn@@Base+0x3e88>  // b.none
  474e58:	b	474e5c <warn@@Base+0x3ba0>
  474e5c:	mov	w8, #0x1f20                	// #7968
  474e60:	ldr	w9, [sp]
  474e64:	cmp	w9, w8
  474e68:	b.eq	475154 <warn@@Base+0x3e98>  // b.none
  474e6c:	b	474e70 <warn@@Base+0x3bb4>
  474e70:	mov	w8, #0x1f21                	// #7969
  474e74:	ldr	w9, [sp]
  474e78:	cmp	w9, w8
  474e7c:	b.eq	475164 <warn@@Base+0x3ea8>  // b.none
  474e80:	b	475174 <warn@@Base+0x3eb8>
  474e84:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474e88:	add	x8, x8, #0xc98
  474e8c:	str	x8, [sp, #8]
  474e90:	b	47517c <warn@@Base+0x3ec0>
  474e94:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474e98:	add	x8, x8, #0xca5
  474e9c:	str	x8, [sp, #8]
  474ea0:	b	47517c <warn@@Base+0x3ec0>
  474ea4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ea8:	add	x8, x8, #0xcb4
  474eac:	str	x8, [sp, #8]
  474eb0:	b	47517c <warn@@Base+0x3ec0>
  474eb4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474eb8:	add	x8, x8, #0xcc3
  474ebc:	str	x8, [sp, #8]
  474ec0:	b	47517c <warn@@Base+0x3ec0>
  474ec4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ec8:	add	x8, x8, #0xcd1
  474ecc:	str	x8, [sp, #8]
  474ed0:	b	47517c <warn@@Base+0x3ec0>
  474ed4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ed8:	add	x8, x8, #0xcdf
  474edc:	str	x8, [sp, #8]
  474ee0:	b	47517c <warn@@Base+0x3ec0>
  474ee4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ee8:	add	x8, x8, #0xced
  474eec:	str	x8, [sp, #8]
  474ef0:	b	47517c <warn@@Base+0x3ec0>
  474ef4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ef8:	add	x8, x8, #0xcfc
  474efc:	str	x8, [sp, #8]
  474f00:	b	47517c <warn@@Base+0x3ec0>
  474f04:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f08:	add	x8, x8, #0xd0a
  474f0c:	str	x8, [sp, #8]
  474f10:	b	47517c <warn@@Base+0x3ec0>
  474f14:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f18:	add	x8, x8, #0xd19
  474f1c:	str	x8, [sp, #8]
  474f20:	b	47517c <warn@@Base+0x3ec0>
  474f24:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f28:	add	x8, x8, #0xd27
  474f2c:	str	x8, [sp, #8]
  474f30:	b	47517c <warn@@Base+0x3ec0>
  474f34:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f38:	add	x8, x8, #0xd34
  474f3c:	str	x8, [sp, #8]
  474f40:	b	47517c <warn@@Base+0x3ec0>
  474f44:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f48:	add	x8, x8, #0xd42
  474f4c:	str	x8, [sp, #8]
  474f50:	b	47517c <warn@@Base+0x3ec0>
  474f54:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f58:	add	x8, x8, #0xd4f
  474f5c:	str	x8, [sp, #8]
  474f60:	b	47517c <warn@@Base+0x3ec0>
  474f64:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f68:	add	x8, x8, #0xd5d
  474f6c:	str	x8, [sp, #8]
  474f70:	b	47517c <warn@@Base+0x3ec0>
  474f74:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f78:	add	x8, x8, #0xd6e
  474f7c:	str	x8, [sp, #8]
  474f80:	b	47517c <warn@@Base+0x3ec0>
  474f84:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f88:	add	x8, x8, #0xd7b
  474f8c:	str	x8, [sp, #8]
  474f90:	b	47517c <warn@@Base+0x3ec0>
  474f94:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474f98:	add	x8, x8, #0xd88
  474f9c:	str	x8, [sp, #8]
  474fa0:	b	47517c <warn@@Base+0x3ec0>
  474fa4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474fa8:	add	x8, x8, #0xd95
  474fac:	str	x8, [sp, #8]
  474fb0:	b	47517c <warn@@Base+0x3ec0>
  474fb4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474fb8:	add	x8, x8, #0xda2
  474fbc:	str	x8, [sp, #8]
  474fc0:	b	47517c <warn@@Base+0x3ec0>
  474fc4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474fc8:	add	x8, x8, #0xdb4
  474fcc:	str	x8, [sp, #8]
  474fd0:	b	47517c <warn@@Base+0x3ec0>
  474fd4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474fd8:	add	x8, x8, #0xdc5
  474fdc:	str	x8, [sp, #8]
  474fe0:	b	47517c <warn@@Base+0x3ec0>
  474fe4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474fe8:	add	x8, x8, #0xdd8
  474fec:	str	x8, [sp, #8]
  474ff0:	b	47517c <warn@@Base+0x3ec0>
  474ff4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  474ff8:	add	x8, x8, #0xde8
  474ffc:	str	x8, [sp, #8]
  475000:	b	47517c <warn@@Base+0x3ec0>
  475004:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475008:	add	x8, x8, #0xdfd
  47500c:	str	x8, [sp, #8]
  475010:	b	47517c <warn@@Base+0x3ec0>
  475014:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475018:	add	x8, x8, #0xe0e
  47501c:	str	x8, [sp, #8]
  475020:	b	47517c <warn@@Base+0x3ec0>
  475024:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475028:	add	x8, x8, #0xe1b
  47502c:	str	x8, [sp, #8]
  475030:	b	47517c <warn@@Base+0x3ec0>
  475034:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475038:	add	x8, x8, #0xe29
  47503c:	str	x8, [sp, #8]
  475040:	b	47517c <warn@@Base+0x3ec0>
  475044:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475048:	add	x8, x8, #0xe3a
  47504c:	str	x8, [sp, #8]
  475050:	b	47517c <warn@@Base+0x3ec0>
  475054:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475058:	add	x8, x8, #0xe4b
  47505c:	str	x8, [sp, #8]
  475060:	b	47517c <warn@@Base+0x3ec0>
  475064:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475068:	add	x8, x8, #0xe5a
  47506c:	str	x8, [sp, #8]
  475070:	b	47517c <warn@@Base+0x3ec0>
  475074:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475078:	add	x8, x8, #0xe6c
  47507c:	str	x8, [sp, #8]
  475080:	b	47517c <warn@@Base+0x3ec0>
  475084:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475088:	add	x8, x8, #0xe83
  47508c:	str	x8, [sp, #8]
  475090:	b	47517c <warn@@Base+0x3ec0>
  475094:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475098:	add	x8, x8, #0xe94
  47509c:	str	x8, [sp, #8]
  4750a0:	b	47517c <warn@@Base+0x3ec0>
  4750a4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4750a8:	add	x8, x8, #0xea5
  4750ac:	str	x8, [sp, #8]
  4750b0:	b	47517c <warn@@Base+0x3ec0>
  4750b4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4750b8:	add	x8, x8, #0xeb6
  4750bc:	str	x8, [sp, #8]
  4750c0:	b	47517c <warn@@Base+0x3ec0>
  4750c4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4750c8:	add	x8, x8, #0xec4
  4750cc:	str	x8, [sp, #8]
  4750d0:	b	47517c <warn@@Base+0x3ec0>
  4750d4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4750d8:	add	x8, x8, #0xed2
  4750dc:	str	x8, [sp, #8]
  4750e0:	b	47517c <warn@@Base+0x3ec0>
  4750e4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4750e8:	add	x8, x8, #0xee0
  4750ec:	str	x8, [sp, #8]
  4750f0:	b	47517c <warn@@Base+0x3ec0>
  4750f4:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4750f8:	add	x8, x8, #0xeee
  4750fc:	str	x8, [sp, #8]
  475100:	b	47517c <warn@@Base+0x3ec0>
  475104:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475108:	add	x8, x8, #0xefd
  47510c:	str	x8, [sp, #8]
  475110:	b	47517c <warn@@Base+0x3ec0>
  475114:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475118:	add	x8, x8, #0xf0c
  47511c:	str	x8, [sp, #8]
  475120:	b	47517c <warn@@Base+0x3ec0>
  475124:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475128:	add	x8, x8, #0xf1b
  47512c:	str	x8, [sp, #8]
  475130:	b	47517c <warn@@Base+0x3ec0>
  475134:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475138:	add	x8, x8, #0xf2a
  47513c:	str	x8, [sp, #8]
  475140:	b	47517c <warn@@Base+0x3ec0>
  475144:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475148:	add	x8, x8, #0xf41
  47514c:	str	x8, [sp, #8]
  475150:	b	47517c <warn@@Base+0x3ec0>
  475154:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475158:	add	x8, x8, #0xf57
  47515c:	str	x8, [sp, #8]
  475160:	b	47517c <warn@@Base+0x3ec0>
  475164:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  475168:	add	x8, x8, #0xf6b
  47516c:	str	x8, [sp, #8]
  475170:	b	47517c <warn@@Base+0x3ec0>
  475174:	mov	x8, xzr
  475178:	str	x8, [sp, #8]
  47517c:	ldr	x0, [sp, #8]
  475180:	add	sp, sp, #0x10
  475184:	ret
  475188:	sub	sp, sp, #0x10
  47518c:	str	w0, [sp, #4]
  475190:	ldr	w8, [sp, #4]
  475194:	cmp	w8, #0x1
  475198:	str	w8, [sp]
  47519c:	b.eq	476030 <warn@@Base+0x4d74>  // b.none
  4751a0:	b	4751a4 <warn@@Base+0x3ee8>
  4751a4:	ldr	w8, [sp]
  4751a8:	cmp	w8, #0x2
  4751ac:	b.eq	476040 <warn@@Base+0x4d84>  // b.none
  4751b0:	b	4751b4 <warn@@Base+0x3ef8>
  4751b4:	ldr	w8, [sp]
  4751b8:	cmp	w8, #0x3
  4751bc:	b.eq	476050 <warn@@Base+0x4d94>  // b.none
  4751c0:	b	4751c4 <warn@@Base+0x3f08>
  4751c4:	ldr	w8, [sp]
  4751c8:	cmp	w8, #0x9
  4751cc:	b.eq	476060 <warn@@Base+0x4da4>  // b.none
  4751d0:	b	4751d4 <warn@@Base+0x3f18>
  4751d4:	ldr	w8, [sp]
  4751d8:	cmp	w8, #0xa
  4751dc:	b.eq	476070 <warn@@Base+0x4db4>  // b.none
  4751e0:	b	4751e4 <warn@@Base+0x3f28>
  4751e4:	ldr	w8, [sp]
  4751e8:	cmp	w8, #0xb
  4751ec:	b.eq	476080 <warn@@Base+0x4dc4>  // b.none
  4751f0:	b	4751f4 <warn@@Base+0x3f38>
  4751f4:	ldr	w8, [sp]
  4751f8:	cmp	w8, #0xc
  4751fc:	b.eq	476090 <warn@@Base+0x4dd4>  // b.none
  475200:	b	475204 <warn@@Base+0x3f48>
  475204:	ldr	w8, [sp]
  475208:	cmp	w8, #0xd
  47520c:	b.eq	4760a0 <warn@@Base+0x4de4>  // b.none
  475210:	b	475214 <warn@@Base+0x3f58>
  475214:	ldr	w8, [sp]
  475218:	cmp	w8, #0xf
  47521c:	b.eq	4760b0 <warn@@Base+0x4df4>  // b.none
  475220:	b	475224 <warn@@Base+0x3f68>
  475224:	ldr	w8, [sp]
  475228:	cmp	w8, #0x10
  47522c:	b.eq	4760c0 <warn@@Base+0x4e04>  // b.none
  475230:	b	475234 <warn@@Base+0x3f78>
  475234:	ldr	w8, [sp]
  475238:	cmp	w8, #0x11
  47523c:	b.eq	4760d0 <warn@@Base+0x4e14>  // b.none
  475240:	b	475244 <warn@@Base+0x3f88>
  475244:	ldr	w8, [sp]
  475248:	cmp	w8, #0x12
  47524c:	b.eq	4760e0 <warn@@Base+0x4e24>  // b.none
  475250:	b	475254 <warn@@Base+0x3f98>
  475254:	ldr	w8, [sp]
  475258:	cmp	w8, #0x13
  47525c:	b.eq	4760f0 <warn@@Base+0x4e34>  // b.none
  475260:	b	475264 <warn@@Base+0x3fa8>
  475264:	ldr	w8, [sp]
  475268:	cmp	w8, #0x14
  47526c:	b.eq	476100 <warn@@Base+0x4e44>  // b.none
  475270:	b	475274 <warn@@Base+0x3fb8>
  475274:	ldr	w8, [sp]
  475278:	cmp	w8, #0x15
  47527c:	b.eq	476110 <warn@@Base+0x4e54>  // b.none
  475280:	b	475284 <warn@@Base+0x3fc8>
  475284:	ldr	w8, [sp]
  475288:	cmp	w8, #0x16
  47528c:	b.eq	476120 <warn@@Base+0x4e64>  // b.none
  475290:	b	475294 <warn@@Base+0x3fd8>
  475294:	ldr	w8, [sp]
  475298:	cmp	w8, #0x17
  47529c:	b.eq	476130 <warn@@Base+0x4e74>  // b.none
  4752a0:	b	4752a4 <warn@@Base+0x3fe8>
  4752a4:	ldr	w8, [sp]
  4752a8:	cmp	w8, #0x18
  4752ac:	b.eq	476140 <warn@@Base+0x4e84>  // b.none
  4752b0:	b	4752b4 <warn@@Base+0x3ff8>
  4752b4:	ldr	w8, [sp]
  4752b8:	cmp	w8, #0x19
  4752bc:	b.eq	476150 <warn@@Base+0x4e94>  // b.none
  4752c0:	b	4752c4 <warn@@Base+0x4008>
  4752c4:	ldr	w8, [sp]
  4752c8:	cmp	w8, #0x1a
  4752cc:	b.eq	476160 <warn@@Base+0x4ea4>  // b.none
  4752d0:	b	4752d4 <warn@@Base+0x4018>
  4752d4:	ldr	w8, [sp]
  4752d8:	cmp	w8, #0x1b
  4752dc:	b.eq	476170 <warn@@Base+0x4eb4>  // b.none
  4752e0:	b	4752e4 <warn@@Base+0x4028>
  4752e4:	ldr	w8, [sp]
  4752e8:	cmp	w8, #0x1c
  4752ec:	b.eq	476180 <warn@@Base+0x4ec4>  // b.none
  4752f0:	b	4752f4 <warn@@Base+0x4038>
  4752f4:	ldr	w8, [sp]
  4752f8:	cmp	w8, #0x1d
  4752fc:	b.eq	476190 <warn@@Base+0x4ed4>  // b.none
  475300:	b	475304 <warn@@Base+0x4048>
  475304:	ldr	w8, [sp]
  475308:	cmp	w8, #0x1e
  47530c:	b.eq	4761a0 <warn@@Base+0x4ee4>  // b.none
  475310:	b	475314 <warn@@Base+0x4058>
  475314:	ldr	w8, [sp]
  475318:	cmp	w8, #0x20
  47531c:	b.eq	4761b0 <warn@@Base+0x4ef4>  // b.none
  475320:	b	475324 <warn@@Base+0x4068>
  475324:	ldr	w8, [sp]
  475328:	cmp	w8, #0x21
  47532c:	b.eq	4761c0 <warn@@Base+0x4f04>  // b.none
  475330:	b	475334 <warn@@Base+0x4078>
  475334:	ldr	w8, [sp]
  475338:	cmp	w8, #0x22
  47533c:	b.eq	4761d0 <warn@@Base+0x4f14>  // b.none
  475340:	b	475344 <warn@@Base+0x4088>
  475344:	ldr	w8, [sp]
  475348:	cmp	w8, #0x25
  47534c:	b.eq	4761e0 <warn@@Base+0x4f24>  // b.none
  475350:	b	475354 <warn@@Base+0x4098>
  475354:	ldr	w8, [sp]
  475358:	cmp	w8, #0x27
  47535c:	b.eq	4761f0 <warn@@Base+0x4f34>  // b.none
  475360:	b	475364 <warn@@Base+0x40a8>
  475364:	ldr	w8, [sp]
  475368:	cmp	w8, #0x2a
  47536c:	b.eq	476200 <warn@@Base+0x4f44>  // b.none
  475370:	b	475374 <warn@@Base+0x40b8>
  475374:	ldr	w8, [sp]
  475378:	cmp	w8, #0x2c
  47537c:	b.eq	476210 <warn@@Base+0x4f54>  // b.none
  475380:	b	475384 <warn@@Base+0x40c8>
  475384:	ldr	w8, [sp]
  475388:	cmp	w8, #0x2e
  47538c:	b.eq	476220 <warn@@Base+0x4f64>  // b.none
  475390:	b	475394 <warn@@Base+0x40d8>
  475394:	ldr	w8, [sp]
  475398:	cmp	w8, #0x2f
  47539c:	b.eq	476230 <warn@@Base+0x4f74>  // b.none
  4753a0:	b	4753a4 <warn@@Base+0x40e8>
  4753a4:	ldr	w8, [sp]
  4753a8:	cmp	w8, #0x31
  4753ac:	b.eq	476240 <warn@@Base+0x4f84>  // b.none
  4753b0:	b	4753b4 <warn@@Base+0x40f8>
  4753b4:	ldr	w8, [sp]
  4753b8:	cmp	w8, #0x32
  4753bc:	b.eq	476250 <warn@@Base+0x4f94>  // b.none
  4753c0:	b	4753c4 <warn@@Base+0x4108>
  4753c4:	ldr	w8, [sp]
  4753c8:	cmp	w8, #0x33
  4753cc:	b.eq	476260 <warn@@Base+0x4fa4>  // b.none
  4753d0:	b	4753d4 <warn@@Base+0x4118>
  4753d4:	ldr	w8, [sp]
  4753d8:	cmp	w8, #0x34
  4753dc:	b.eq	476270 <warn@@Base+0x4fb4>  // b.none
  4753e0:	b	4753e4 <warn@@Base+0x4128>
  4753e4:	ldr	w8, [sp]
  4753e8:	cmp	w8, #0x35
  4753ec:	b.eq	476280 <warn@@Base+0x4fc4>  // b.none
  4753f0:	b	4753f4 <warn@@Base+0x4138>
  4753f4:	ldr	w8, [sp]
  4753f8:	cmp	w8, #0x36
  4753fc:	b.eq	476290 <warn@@Base+0x4fd4>  // b.none
  475400:	b	475404 <warn@@Base+0x4148>
  475404:	ldr	w8, [sp]
  475408:	cmp	w8, #0x37
  47540c:	b.eq	4762a0 <warn@@Base+0x4fe4>  // b.none
  475410:	b	475414 <warn@@Base+0x4158>
  475414:	ldr	w8, [sp]
  475418:	cmp	w8, #0x38
  47541c:	b.eq	4762b0 <warn@@Base+0x4ff4>  // b.none
  475420:	b	475424 <warn@@Base+0x4168>
  475424:	ldr	w8, [sp]
  475428:	cmp	w8, #0x39
  47542c:	b.eq	4762c0 <warn@@Base+0x5004>  // b.none
  475430:	b	475434 <warn@@Base+0x4178>
  475434:	ldr	w8, [sp]
  475438:	cmp	w8, #0x3a
  47543c:	b.eq	4762d0 <warn@@Base+0x5014>  // b.none
  475440:	b	475444 <warn@@Base+0x4188>
  475444:	ldr	w8, [sp]
  475448:	cmp	w8, #0x3b
  47544c:	b.eq	4762e0 <warn@@Base+0x5024>  // b.none
  475450:	b	475454 <warn@@Base+0x4198>
  475454:	ldr	w8, [sp]
  475458:	cmp	w8, #0x3c
  47545c:	b.eq	4762f0 <warn@@Base+0x5034>  // b.none
  475460:	b	475464 <warn@@Base+0x41a8>
  475464:	ldr	w8, [sp]
  475468:	cmp	w8, #0x3d
  47546c:	b.eq	476300 <warn@@Base+0x5044>  // b.none
  475470:	b	475474 <warn@@Base+0x41b8>
  475474:	ldr	w8, [sp]
  475478:	cmp	w8, #0x3e
  47547c:	b.eq	476310 <warn@@Base+0x5054>  // b.none
  475480:	b	475484 <warn@@Base+0x41c8>
  475484:	ldr	w8, [sp]
  475488:	cmp	w8, #0x3f
  47548c:	b.eq	476320 <warn@@Base+0x5064>  // b.none
  475490:	b	475494 <warn@@Base+0x41d8>
  475494:	ldr	w8, [sp]
  475498:	cmp	w8, #0x40
  47549c:	b.eq	476330 <warn@@Base+0x5074>  // b.none
  4754a0:	b	4754a4 <warn@@Base+0x41e8>
  4754a4:	ldr	w8, [sp]
  4754a8:	cmp	w8, #0x41
  4754ac:	b.eq	476340 <warn@@Base+0x5084>  // b.none
  4754b0:	b	4754b4 <warn@@Base+0x41f8>
  4754b4:	ldr	w8, [sp]
  4754b8:	cmp	w8, #0x42
  4754bc:	b.eq	476350 <warn@@Base+0x5094>  // b.none
  4754c0:	b	4754c4 <warn@@Base+0x4208>
  4754c4:	ldr	w8, [sp]
  4754c8:	cmp	w8, #0x43
  4754cc:	b.eq	476360 <warn@@Base+0x50a4>  // b.none
  4754d0:	b	4754d4 <warn@@Base+0x4218>
  4754d4:	ldr	w8, [sp]
  4754d8:	cmp	w8, #0x44
  4754dc:	b.eq	476370 <warn@@Base+0x50b4>  // b.none
  4754e0:	b	4754e4 <warn@@Base+0x4228>
  4754e4:	ldr	w8, [sp]
  4754e8:	cmp	w8, #0x45
  4754ec:	b.eq	476380 <warn@@Base+0x50c4>  // b.none
  4754f0:	b	4754f4 <warn@@Base+0x4238>
  4754f4:	ldr	w8, [sp]
  4754f8:	cmp	w8, #0x46
  4754fc:	b.eq	476390 <warn@@Base+0x50d4>  // b.none
  475500:	b	475504 <warn@@Base+0x4248>
  475504:	ldr	w8, [sp]
  475508:	cmp	w8, #0x47
  47550c:	b.eq	4763a0 <warn@@Base+0x50e4>  // b.none
  475510:	b	475514 <warn@@Base+0x4258>
  475514:	ldr	w8, [sp]
  475518:	cmp	w8, #0x48
  47551c:	b.eq	4763b0 <warn@@Base+0x50f4>  // b.none
  475520:	b	475524 <warn@@Base+0x4268>
  475524:	ldr	w8, [sp]
  475528:	cmp	w8, #0x49
  47552c:	b.eq	4763c0 <warn@@Base+0x5104>  // b.none
  475530:	b	475534 <warn@@Base+0x4278>
  475534:	ldr	w8, [sp]
  475538:	cmp	w8, #0x4a
  47553c:	b.eq	4763d0 <warn@@Base+0x5114>  // b.none
  475540:	b	475544 <warn@@Base+0x4288>
  475544:	ldr	w8, [sp]
  475548:	cmp	w8, #0x4b
  47554c:	b.eq	4763e0 <warn@@Base+0x5124>  // b.none
  475550:	b	475554 <warn@@Base+0x4298>
  475554:	ldr	w8, [sp]
  475558:	cmp	w8, #0x4c
  47555c:	b.eq	4763f0 <warn@@Base+0x5134>  // b.none
  475560:	b	475564 <warn@@Base+0x42a8>
  475564:	ldr	w8, [sp]
  475568:	cmp	w8, #0x4d
  47556c:	b.eq	476400 <warn@@Base+0x5144>  // b.none
  475570:	b	475574 <warn@@Base+0x42b8>
  475574:	ldr	w8, [sp]
  475578:	cmp	w8, #0x4e
  47557c:	b.eq	476410 <warn@@Base+0x5154>  // b.none
  475580:	b	475584 <warn@@Base+0x42c8>
  475584:	ldr	w8, [sp]
  475588:	cmp	w8, #0x4f
  47558c:	b.eq	476420 <warn@@Base+0x5164>  // b.none
  475590:	b	475594 <warn@@Base+0x42d8>
  475594:	ldr	w8, [sp]
  475598:	cmp	w8, #0x50
  47559c:	b.eq	476430 <warn@@Base+0x5174>  // b.none
  4755a0:	b	4755a4 <warn@@Base+0x42e8>
  4755a4:	ldr	w8, [sp]
  4755a8:	cmp	w8, #0x51
  4755ac:	b.eq	476440 <warn@@Base+0x5184>  // b.none
  4755b0:	b	4755b4 <warn@@Base+0x42f8>
  4755b4:	ldr	w8, [sp]
  4755b8:	cmp	w8, #0x52
  4755bc:	b.eq	476450 <warn@@Base+0x5194>  // b.none
  4755c0:	b	4755c4 <warn@@Base+0x4308>
  4755c4:	ldr	w8, [sp]
  4755c8:	cmp	w8, #0x53
  4755cc:	b.eq	476460 <warn@@Base+0x51a4>  // b.none
  4755d0:	b	4755d4 <warn@@Base+0x4318>
  4755d4:	ldr	w8, [sp]
  4755d8:	cmp	w8, #0x54
  4755dc:	b.eq	476470 <warn@@Base+0x51b4>  // b.none
  4755e0:	b	4755e4 <warn@@Base+0x4328>
  4755e4:	ldr	w8, [sp]
  4755e8:	cmp	w8, #0x55
  4755ec:	b.eq	476480 <warn@@Base+0x51c4>  // b.none
  4755f0:	b	4755f4 <warn@@Base+0x4338>
  4755f4:	ldr	w8, [sp]
  4755f8:	cmp	w8, #0x56
  4755fc:	b.eq	476490 <warn@@Base+0x51d4>  // b.none
  475600:	b	475604 <warn@@Base+0x4348>
  475604:	ldr	w8, [sp]
  475608:	cmp	w8, #0x57
  47560c:	b.eq	4764a0 <warn@@Base+0x51e4>  // b.none
  475610:	b	475614 <warn@@Base+0x4358>
  475614:	ldr	w8, [sp]
  475618:	cmp	w8, #0x58
  47561c:	b.eq	4764b0 <warn@@Base+0x51f4>  // b.none
  475620:	b	475624 <warn@@Base+0x4368>
  475624:	ldr	w8, [sp]
  475628:	cmp	w8, #0x59
  47562c:	b.eq	4764c0 <warn@@Base+0x5204>  // b.none
  475630:	b	475634 <warn@@Base+0x4378>
  475634:	ldr	w8, [sp]
  475638:	cmp	w8, #0x5a
  47563c:	b.eq	4764d0 <warn@@Base+0x5214>  // b.none
  475640:	b	475644 <warn@@Base+0x4388>
  475644:	ldr	w8, [sp]
  475648:	cmp	w8, #0x5b
  47564c:	b.eq	4764e0 <warn@@Base+0x5224>  // b.none
  475650:	b	475654 <warn@@Base+0x4398>
  475654:	ldr	w8, [sp]
  475658:	cmp	w8, #0x5c
  47565c:	b.eq	4764f0 <warn@@Base+0x5234>  // b.none
  475660:	b	475664 <warn@@Base+0x43a8>
  475664:	ldr	w8, [sp]
  475668:	cmp	w8, #0x5d
  47566c:	b.eq	476500 <warn@@Base+0x5244>  // b.none
  475670:	b	475674 <warn@@Base+0x43b8>
  475674:	ldr	w8, [sp]
  475678:	cmp	w8, #0x5e
  47567c:	b.eq	476510 <warn@@Base+0x5254>  // b.none
  475680:	b	475684 <warn@@Base+0x43c8>
  475684:	ldr	w8, [sp]
  475688:	cmp	w8, #0x5f
  47568c:	b.eq	476520 <warn@@Base+0x5264>  // b.none
  475690:	b	475694 <warn@@Base+0x43d8>
  475694:	ldr	w8, [sp]
  475698:	cmp	w8, #0x60
  47569c:	b.eq	476530 <warn@@Base+0x5274>  // b.none
  4756a0:	b	4756a4 <warn@@Base+0x43e8>
  4756a4:	ldr	w8, [sp]
  4756a8:	cmp	w8, #0x61
  4756ac:	b.eq	476540 <warn@@Base+0x5284>  // b.none
  4756b0:	b	4756b4 <warn@@Base+0x43f8>
  4756b4:	ldr	w8, [sp]
  4756b8:	cmp	w8, #0x62
  4756bc:	b.eq	476550 <warn@@Base+0x5294>  // b.none
  4756c0:	b	4756c4 <warn@@Base+0x4408>
  4756c4:	ldr	w8, [sp]
  4756c8:	cmp	w8, #0x63
  4756cc:	b.eq	476560 <warn@@Base+0x52a4>  // b.none
  4756d0:	b	4756d4 <warn@@Base+0x4418>
  4756d4:	ldr	w8, [sp]
  4756d8:	cmp	w8, #0x64
  4756dc:	b.eq	476570 <warn@@Base+0x52b4>  // b.none
  4756e0:	b	4756e4 <warn@@Base+0x4428>
  4756e4:	ldr	w8, [sp]
  4756e8:	cmp	w8, #0x65
  4756ec:	b.eq	476580 <warn@@Base+0x52c4>  // b.none
  4756f0:	b	4756f4 <warn@@Base+0x4438>
  4756f4:	ldr	w8, [sp]
  4756f8:	cmp	w8, #0x66
  4756fc:	b.eq	476590 <warn@@Base+0x52d4>  // b.none
  475700:	b	475704 <warn@@Base+0x4448>
  475704:	ldr	w8, [sp]
  475708:	cmp	w8, #0x67
  47570c:	b.eq	4765a0 <warn@@Base+0x52e4>  // b.none
  475710:	b	475714 <warn@@Base+0x4458>
  475714:	ldr	w8, [sp]
  475718:	cmp	w8, #0x68
  47571c:	b.eq	4765b0 <warn@@Base+0x52f4>  // b.none
  475720:	b	475724 <warn@@Base+0x4468>
  475724:	ldr	w8, [sp]
  475728:	cmp	w8, #0x69
  47572c:	b.eq	4765c0 <warn@@Base+0x5304>  // b.none
  475730:	b	475734 <warn@@Base+0x4478>
  475734:	ldr	w8, [sp]
  475738:	cmp	w8, #0x6a
  47573c:	b.eq	4765d0 <warn@@Base+0x5314>  // b.none
  475740:	b	475744 <warn@@Base+0x4488>
  475744:	ldr	w8, [sp]
  475748:	cmp	w8, #0x6b
  47574c:	b.eq	4765e0 <warn@@Base+0x5324>  // b.none
  475750:	b	475754 <warn@@Base+0x4498>
  475754:	ldr	w8, [sp]
  475758:	cmp	w8, #0x6c
  47575c:	b.eq	4765f0 <warn@@Base+0x5334>  // b.none
  475760:	b	475764 <warn@@Base+0x44a8>
  475764:	ldr	w8, [sp]
  475768:	cmp	w8, #0x6d
  47576c:	b.eq	476600 <warn@@Base+0x5344>  // b.none
  475770:	b	475774 <warn@@Base+0x44b8>
  475774:	ldr	w8, [sp]
  475778:	cmp	w8, #0x6e
  47577c:	b.eq	476610 <warn@@Base+0x5354>  // b.none
  475780:	b	475784 <warn@@Base+0x44c8>
  475784:	ldr	w8, [sp]
  475788:	cmp	w8, #0x6f
  47578c:	b.eq	476620 <warn@@Base+0x5364>  // b.none
  475790:	b	475794 <warn@@Base+0x44d8>
  475794:	ldr	w8, [sp]
  475798:	cmp	w8, #0x70
  47579c:	b.eq	476630 <warn@@Base+0x5374>  // b.none
  4757a0:	b	4757a4 <warn@@Base+0x44e8>
  4757a4:	ldr	w8, [sp]
  4757a8:	cmp	w8, #0x71
  4757ac:	b.eq	476640 <warn@@Base+0x5384>  // b.none
  4757b0:	b	4757b4 <warn@@Base+0x44f8>
  4757b4:	ldr	w8, [sp]
  4757b8:	cmp	w8, #0x72
  4757bc:	b.eq	476650 <warn@@Base+0x5394>  // b.none
  4757c0:	b	4757c4 <warn@@Base+0x4508>
  4757c4:	ldr	w8, [sp]
  4757c8:	cmp	w8, #0x73
  4757cc:	b.eq	476660 <warn@@Base+0x53a4>  // b.none
  4757d0:	b	4757d4 <warn@@Base+0x4518>
  4757d4:	ldr	w8, [sp]
  4757d8:	cmp	w8, #0x74
  4757dc:	b.eq	476670 <warn@@Base+0x53b4>  // b.none
  4757e0:	b	4757e4 <warn@@Base+0x4528>
  4757e4:	ldr	w8, [sp]
  4757e8:	cmp	w8, #0x76
  4757ec:	b.eq	476680 <warn@@Base+0x53c4>  // b.none
  4757f0:	b	4757f4 <warn@@Base+0x4538>
  4757f4:	ldr	w8, [sp]
  4757f8:	cmp	w8, #0x77
  4757fc:	b.eq	476690 <warn@@Base+0x53d4>  // b.none
  475800:	b	475804 <warn@@Base+0x4548>
  475804:	ldr	w8, [sp]
  475808:	cmp	w8, #0x78
  47580c:	b.eq	4766a0 <warn@@Base+0x53e4>  // b.none
  475810:	b	475814 <warn@@Base+0x4558>
  475814:	ldr	w8, [sp]
  475818:	cmp	w8, #0x79
  47581c:	b.eq	4766b0 <warn@@Base+0x53f4>  // b.none
  475820:	b	475824 <warn@@Base+0x4568>
  475824:	ldr	w8, [sp]
  475828:	cmp	w8, #0x7a
  47582c:	b.eq	4766c0 <warn@@Base+0x5404>  // b.none
  475830:	b	475834 <warn@@Base+0x4578>
  475834:	ldr	w8, [sp]
  475838:	cmp	w8, #0x7b
  47583c:	b.eq	4766d0 <warn@@Base+0x5414>  // b.none
  475840:	b	475844 <warn@@Base+0x4588>
  475844:	ldr	w8, [sp]
  475848:	cmp	w8, #0x7c
  47584c:	b.eq	4766e0 <warn@@Base+0x5424>  // b.none
  475850:	b	475854 <warn@@Base+0x4598>
  475854:	ldr	w8, [sp]
  475858:	cmp	w8, #0x7d
  47585c:	b.eq	4766f0 <warn@@Base+0x5434>  // b.none
  475860:	b	475864 <warn@@Base+0x45a8>
  475864:	ldr	w8, [sp]
  475868:	cmp	w8, #0x7e
  47586c:	b.eq	476700 <warn@@Base+0x5444>  // b.none
  475870:	b	475874 <warn@@Base+0x45b8>
  475874:	ldr	w8, [sp]
  475878:	cmp	w8, #0x7f
  47587c:	b.eq	476710 <warn@@Base+0x5454>  // b.none
  475880:	b	475884 <warn@@Base+0x45c8>
  475884:	ldr	w8, [sp]
  475888:	cmp	w8, #0x80
  47588c:	b.eq	476720 <warn@@Base+0x5464>  // b.none
  475890:	b	475894 <warn@@Base+0x45d8>
  475894:	ldr	w8, [sp]
  475898:	cmp	w8, #0x81
  47589c:	b.eq	476730 <warn@@Base+0x5474>  // b.none
  4758a0:	b	4758a4 <warn@@Base+0x45e8>
  4758a4:	ldr	w8, [sp]
  4758a8:	cmp	w8, #0x82
  4758ac:	b.eq	476740 <warn@@Base+0x5484>  // b.none
  4758b0:	b	4758b4 <warn@@Base+0x45f8>
  4758b4:	ldr	w8, [sp]
  4758b8:	cmp	w8, #0x83
  4758bc:	b.eq	476750 <warn@@Base+0x5494>  // b.none
  4758c0:	b	4758c4 <warn@@Base+0x4608>
  4758c4:	ldr	w8, [sp]
  4758c8:	cmp	w8, #0x84
  4758cc:	b.eq	476760 <warn@@Base+0x54a4>  // b.none
  4758d0:	b	4758d4 <warn@@Base+0x4618>
  4758d4:	ldr	w8, [sp]
  4758d8:	cmp	w8, #0x85
  4758dc:	b.eq	476770 <warn@@Base+0x54b4>  // b.none
  4758e0:	b	4758e4 <warn@@Base+0x4628>
  4758e4:	ldr	w8, [sp]
  4758e8:	cmp	w8, #0x86
  4758ec:	b.eq	476780 <warn@@Base+0x54c4>  // b.none
  4758f0:	b	4758f4 <warn@@Base+0x4638>
  4758f4:	ldr	w8, [sp]
  4758f8:	cmp	w8, #0x87
  4758fc:	b.eq	476790 <warn@@Base+0x54d4>  // b.none
  475900:	b	475904 <warn@@Base+0x4648>
  475904:	ldr	w8, [sp]
  475908:	cmp	w8, #0x88
  47590c:	b.eq	4767a0 <warn@@Base+0x54e4>  // b.none
  475910:	b	475914 <warn@@Base+0x4658>
  475914:	ldr	w8, [sp]
  475918:	cmp	w8, #0x89
  47591c:	b.eq	4767b0 <warn@@Base+0x54f4>  // b.none
  475920:	b	475924 <warn@@Base+0x4668>
  475924:	ldr	w8, [sp]
  475928:	cmp	w8, #0x8a
  47592c:	b.eq	4767c0 <warn@@Base+0x5504>  // b.none
  475930:	b	475934 <warn@@Base+0x4678>
  475934:	ldr	w8, [sp]
  475938:	cmp	w8, #0x8b
  47593c:	b.eq	4767d0 <warn@@Base+0x5514>  // b.none
  475940:	b	475944 <warn@@Base+0x4688>
  475944:	ldr	w8, [sp]
  475948:	cmp	w8, #0x8c
  47594c:	b.eq	4767e0 <warn@@Base+0x5524>  // b.none
  475950:	b	475954 <warn@@Base+0x4698>
  475954:	ldr	w8, [sp]
  475958:	cmp	w8, #0x2, lsl #12
  47595c:	b.eq	4768a0 <warn@@Base+0x55e4>  // b.none
  475960:	b	475964 <warn@@Base+0x46a8>
  475964:	mov	w8, #0x2001                	// #8193
  475968:	ldr	w9, [sp]
  47596c:	cmp	w9, w8
  475970:	b.eq	4767f0 <warn@@Base+0x5534>  // b.none
  475974:	b	475978 <warn@@Base+0x46bc>
  475978:	mov	w8, #0x2002                	// #8194
  47597c:	ldr	w9, [sp]
  475980:	cmp	w9, w8
  475984:	b.eq	476800 <warn@@Base+0x5544>  // b.none
  475988:	b	47598c <warn@@Base+0x46d0>
  47598c:	mov	w8, #0x2003                	// #8195
  475990:	ldr	w9, [sp]
  475994:	cmp	w9, w8
  475998:	b.eq	476810 <warn@@Base+0x5554>  // b.none
  47599c:	b	4759a0 <warn@@Base+0x46e4>
  4759a0:	mov	w8, #0x2004                	// #8196
  4759a4:	ldr	w9, [sp]
  4759a8:	cmp	w9, w8
  4759ac:	b.eq	476820 <warn@@Base+0x5564>  // b.none
  4759b0:	b	4759b4 <warn@@Base+0x46f8>
  4759b4:	mov	w8, #0x2005                	// #8197
  4759b8:	ldr	w9, [sp]
  4759bc:	cmp	w9, w8
  4759c0:	b.eq	476830 <warn@@Base+0x5574>  // b.none
  4759c4:	b	4759c8 <warn@@Base+0x470c>
  4759c8:	mov	w8, #0x2006                	// #8198
  4759cc:	ldr	w9, [sp]
  4759d0:	cmp	w9, w8
  4759d4:	b.eq	476840 <warn@@Base+0x5584>  // b.none
  4759d8:	b	4759dc <warn@@Base+0x4720>
  4759dc:	mov	w8, #0x2007                	// #8199
  4759e0:	ldr	w9, [sp]
  4759e4:	cmp	w9, w8
  4759e8:	b.eq	476850 <warn@@Base+0x5594>  // b.none
  4759ec:	b	4759f0 <warn@@Base+0x4734>
  4759f0:	mov	w8, #0x2008                	// #8200
  4759f4:	ldr	w9, [sp]
  4759f8:	cmp	w9, w8
  4759fc:	b.eq	476860 <warn@@Base+0x55a4>  // b.none
  475a00:	b	475a04 <warn@@Base+0x4748>
  475a04:	mov	w8, #0x2009                	// #8201
  475a08:	ldr	w9, [sp]
  475a0c:	cmp	w9, w8
  475a10:	b.eq	476870 <warn@@Base+0x55b4>  // b.none
  475a14:	b	475a18 <warn@@Base+0x475c>
  475a18:	mov	w8, #0x200a                	// #8202
  475a1c:	ldr	w9, [sp]
  475a20:	cmp	w9, w8
  475a24:	b.eq	476880 <warn@@Base+0x55c4>  // b.none
  475a28:	b	475a2c <warn@@Base+0x4770>
  475a2c:	mov	w8, #0x200b                	// #8203
  475a30:	ldr	w9, [sp]
  475a34:	cmp	w9, w8
  475a38:	b.eq	476890 <warn@@Base+0x55d4>  // b.none
  475a3c:	b	475a40 <warn@@Base+0x4784>
  475a40:	mov	w8, #0x2010                	// #8208
  475a44:	ldr	w9, [sp]
  475a48:	cmp	w9, w8
  475a4c:	b.eq	4768b0 <warn@@Base+0x55f4>  // b.none
  475a50:	b	475a54 <warn@@Base+0x4798>
  475a54:	mov	w8, #0x2011                	// #8209
  475a58:	ldr	w9, [sp]
  475a5c:	cmp	w9, w8
  475a60:	b.eq	4768c0 <warn@@Base+0x5604>  // b.none
  475a64:	b	475a68 <warn@@Base+0x47ac>
  475a68:	mov	w8, #0x2012                	// #8210
  475a6c:	ldr	w9, [sp]
  475a70:	cmp	w9, w8
  475a74:	b.eq	4768d0 <warn@@Base+0x5614>  // b.none
  475a78:	b	475a7c <warn@@Base+0x47c0>
  475a7c:	mov	w8, #0x2013                	// #8211
  475a80:	ldr	w9, [sp]
  475a84:	cmp	w9, w8
  475a88:	b.eq	4768e0 <warn@@Base+0x5624>  // b.none
  475a8c:	b	475a90 <warn@@Base+0x47d4>
  475a90:	mov	w8, #0x2014                	// #8212
  475a94:	ldr	w9, [sp]
  475a98:	cmp	w9, w8
  475a9c:	b.eq	4768f0 <warn@@Base+0x5634>  // b.none
  475aa0:	b	475aa4 <warn@@Base+0x47e8>
  475aa4:	mov	w8, #0x2015                	// #8213
  475aa8:	ldr	w9, [sp]
  475aac:	cmp	w9, w8
  475ab0:	b.eq	476900 <warn@@Base+0x5644>  // b.none
  475ab4:	b	475ab8 <warn@@Base+0x47fc>
  475ab8:	mov	w8, #0x2016                	// #8214
  475abc:	ldr	w9, [sp]
  475ac0:	cmp	w9, w8
  475ac4:	b.eq	476910 <warn@@Base+0x5654>  // b.none
  475ac8:	b	475acc <warn@@Base+0x4810>
  475acc:	mov	w8, #0x2017                	// #8215
  475ad0:	ldr	w9, [sp]
  475ad4:	cmp	w9, w8
  475ad8:	b.eq	476920 <warn@@Base+0x5664>  // b.none
  475adc:	b	475ae0 <warn@@Base+0x4824>
  475ae0:	mov	w8, #0x2018                	// #8216
  475ae4:	ldr	w9, [sp]
  475ae8:	cmp	w9, w8
  475aec:	b.eq	476930 <warn@@Base+0x5674>  // b.none
  475af0:	b	475af4 <warn@@Base+0x4838>
  475af4:	mov	w8, #0x2019                	// #8217
  475af8:	ldr	w9, [sp]
  475afc:	cmp	w9, w8
  475b00:	b.eq	476940 <warn@@Base+0x5684>  // b.none
  475b04:	b	475b08 <warn@@Base+0x484c>
  475b08:	mov	w8, #0x201a                	// #8218
  475b0c:	ldr	w9, [sp]
  475b10:	cmp	w9, w8
  475b14:	b.eq	476950 <warn@@Base+0x5694>  // b.none
  475b18:	b	475b1c <warn@@Base+0x4860>
  475b1c:	mov	w8, #0x201b                	// #8219
  475b20:	ldr	w9, [sp]
  475b24:	cmp	w9, w8
  475b28:	b.eq	476960 <warn@@Base+0x56a4>  // b.none
  475b2c:	b	475b30 <warn@@Base+0x4874>
  475b30:	mov	w8, #0x201f                	// #8223
  475b34:	ldr	w9, [sp]
  475b38:	cmp	w9, w8
  475b3c:	b.eq	476970 <warn@@Base+0x56b4>  // b.none
  475b40:	b	475b44 <warn@@Base+0x4888>
  475b44:	mov	w8, #0x2020                	// #8224
  475b48:	ldr	w9, [sp]
  475b4c:	cmp	w9, w8
  475b50:	b.eq	476980 <warn@@Base+0x56c4>  // b.none
  475b54:	b	475b58 <warn@@Base+0x489c>
  475b58:	mov	w8, #0x2021                	// #8225
  475b5c:	ldr	w9, [sp]
  475b60:	cmp	w9, w8
  475b64:	b.eq	476990 <warn@@Base+0x56d4>  // b.none
  475b68:	b	475b6c <warn@@Base+0x48b0>
  475b6c:	mov	w8, #0x2022                	// #8226
  475b70:	ldr	w9, [sp]
  475b74:	cmp	w9, w8
  475b78:	b.eq	4769a0 <warn@@Base+0x56e4>  // b.none
  475b7c:	b	475b80 <warn@@Base+0x48c4>
  475b80:	mov	w8, #0x2023                	// #8227
  475b84:	ldr	w9, [sp]
  475b88:	cmp	w9, w8
  475b8c:	b.eq	4769b0 <warn@@Base+0x56f4>  // b.none
  475b90:	b	475b94 <warn@@Base+0x48d8>
  475b94:	mov	w8, #0x2029                	// #8233
  475b98:	ldr	w9, [sp]
  475b9c:	cmp	w9, w8
  475ba0:	b.eq	4769c0 <warn@@Base+0x5704>  // b.none
  475ba4:	b	475ba8 <warn@@Base+0x48ec>
  475ba8:	mov	w8, #0x2101                	// #8449
  475bac:	ldr	w9, [sp]
  475bb0:	cmp	w9, w8
  475bb4:	b.eq	4769d0 <warn@@Base+0x5714>  // b.none
  475bb8:	b	475bbc <warn@@Base+0x4900>
  475bbc:	mov	w8, #0x2102                	// #8450
  475bc0:	ldr	w9, [sp]
  475bc4:	cmp	w9, w8
  475bc8:	b.eq	4769e0 <warn@@Base+0x5724>  // b.none
  475bcc:	b	475bd0 <warn@@Base+0x4914>
  475bd0:	mov	w8, #0x2103                	// #8451
  475bd4:	ldr	w9, [sp]
  475bd8:	cmp	w9, w8
  475bdc:	b.eq	4769f0 <warn@@Base+0x5734>  // b.none
  475be0:	b	475be4 <warn@@Base+0x4928>
  475be4:	mov	w8, #0x2104                	// #8452
  475be8:	ldr	w9, [sp]
  475bec:	cmp	w9, w8
  475bf0:	b.eq	476a00 <warn@@Base+0x5744>  // b.none
  475bf4:	b	475bf8 <warn@@Base+0x493c>
  475bf8:	mov	w8, #0x2105                	// #8453
  475bfc:	ldr	w9, [sp]
  475c00:	cmp	w9, w8
  475c04:	b.eq	476a10 <warn@@Base+0x5754>  // b.none
  475c08:	b	475c0c <warn@@Base+0x4950>
  475c0c:	mov	w8, #0x2106                	// #8454
  475c10:	ldr	w9, [sp]
  475c14:	cmp	w9, w8
  475c18:	b.eq	476a20 <warn@@Base+0x5764>  // b.none
  475c1c:	b	475c20 <warn@@Base+0x4964>
  475c20:	mov	w8, #0x2107                	// #8455
  475c24:	ldr	w9, [sp]
  475c28:	cmp	w9, w8
  475c2c:	b.eq	476a30 <warn@@Base+0x5774>  // b.none
  475c30:	b	475c34 <warn@@Base+0x4978>
  475c34:	mov	w8, #0x2108                	// #8456
  475c38:	ldr	w9, [sp]
  475c3c:	cmp	w9, w8
  475c40:	b.eq	476a40 <warn@@Base+0x5784>  // b.none
  475c44:	b	475c48 <warn@@Base+0x498c>
  475c48:	mov	w8, #0x2109                	// #8457
  475c4c:	ldr	w9, [sp]
  475c50:	cmp	w9, w8
  475c54:	b.eq	476a50 <warn@@Base+0x5794>  // b.none
  475c58:	b	475c5c <warn@@Base+0x49a0>
  475c5c:	mov	w8, #0x210a                	// #8458
  475c60:	ldr	w9, [sp]
  475c64:	cmp	w9, w8
  475c68:	b.eq	476a60 <warn@@Base+0x57a4>  // b.none
  475c6c:	b	475c70 <warn@@Base+0x49b4>
  475c70:	mov	w8, #0x210b                	// #8459
  475c74:	ldr	w9, [sp]
  475c78:	cmp	w9, w8
  475c7c:	b.eq	476a70 <warn@@Base+0x57b4>  // b.none
  475c80:	b	475c84 <warn@@Base+0x49c8>
  475c84:	mov	w8, #0x210c                	// #8460
  475c88:	ldr	w9, [sp]
  475c8c:	cmp	w9, w8
  475c90:	b.eq	476a80 <warn@@Base+0x57c4>  // b.none
  475c94:	b	475c98 <warn@@Base+0x49dc>
  475c98:	mov	w8, #0x210d                	// #8461
  475c9c:	ldr	w9, [sp]
  475ca0:	cmp	w9, w8
  475ca4:	b.eq	476a90 <warn@@Base+0x57d4>  // b.none
  475ca8:	b	475cac <warn@@Base+0x49f0>
  475cac:	mov	w8, #0x210e                	// #8462
  475cb0:	ldr	w9, [sp]
  475cb4:	cmp	w9, w8
  475cb8:	b.eq	476aa0 <warn@@Base+0x57e4>  // b.none
  475cbc:	b	475cc0 <warn@@Base+0x4a04>
  475cc0:	mov	w8, #0x210f                	// #8463
  475cc4:	ldr	w9, [sp]
  475cc8:	cmp	w9, w8
  475ccc:	b.eq	476ab0 <warn@@Base+0x57f4>  // b.none
  475cd0:	b	475cd4 <warn@@Base+0x4a18>
  475cd4:	mov	w8, #0x2110                	// #8464
  475cd8:	ldr	w9, [sp]
  475cdc:	cmp	w9, w8
  475ce0:	b.eq	476ac0 <warn@@Base+0x5804>  // b.none
  475ce4:	b	475ce8 <warn@@Base+0x4a2c>
  475ce8:	mov	w8, #0x2111                	// #8465
  475cec:	ldr	w9, [sp]
  475cf0:	cmp	w9, w8
  475cf4:	b.eq	476ad0 <warn@@Base+0x5814>  // b.none
  475cf8:	b	475cfc <warn@@Base+0x4a40>
  475cfc:	mov	w8, #0x2112                	// #8466
  475d00:	ldr	w9, [sp]
  475d04:	cmp	w9, w8
  475d08:	b.eq	476ae0 <warn@@Base+0x5824>  // b.none
  475d0c:	b	475d10 <warn@@Base+0x4a54>
  475d10:	mov	w8, #0x2113                	// #8467
  475d14:	ldr	w9, [sp]
  475d18:	cmp	w9, w8
  475d1c:	b.eq	476af0 <warn@@Base+0x5834>  // b.none
  475d20:	b	475d24 <warn@@Base+0x4a68>
  475d24:	mov	w8, #0x2114                	// #8468
  475d28:	ldr	w9, [sp]
  475d2c:	cmp	w9, w8
  475d30:	b.eq	476b00 <warn@@Base+0x5844>  // b.none
  475d34:	b	475d38 <warn@@Base+0x4a7c>
  475d38:	mov	w8, #0x2115                	// #8469
  475d3c:	ldr	w9, [sp]
  475d40:	cmp	w9, w8
  475d44:	b.eq	476b10 <warn@@Base+0x5854>  // b.none
  475d48:	b	475d4c <warn@@Base+0x4a90>
  475d4c:	mov	w8, #0x2116                	// #8470
  475d50:	ldr	w9, [sp]
  475d54:	cmp	w9, w8
  475d58:	b.eq	476b20 <warn@@Base+0x5864>  // b.none
  475d5c:	b	475d60 <warn@@Base+0x4aa4>
  475d60:	mov	w8, #0x2117                	// #8471
  475d64:	ldr	w9, [sp]
  475d68:	cmp	w9, w8
  475d6c:	b.eq	476b30 <warn@@Base+0x5874>  // b.none
  475d70:	b	475d74 <warn@@Base+0x4ab8>
  475d74:	mov	w8, #0x2118                	// #8472
  475d78:	ldr	w9, [sp]
  475d7c:	cmp	w9, w8
  475d80:	b.eq	476b40 <warn@@Base+0x5884>  // b.none
  475d84:	b	475d88 <warn@@Base+0x4acc>
  475d88:	mov	w8, #0x2119                	// #8473
  475d8c:	ldr	w9, [sp]
  475d90:	cmp	w9, w8
  475d94:	b.eq	476b50 <warn@@Base+0x5894>  // b.none
  475d98:	b	475d9c <warn@@Base+0x4ae0>
  475d9c:	mov	w8, #0x211a                	// #8474
  475da0:	ldr	w9, [sp]
  475da4:	cmp	w9, w8
  475da8:	b.eq	476b60 <warn@@Base+0x58a4>  // b.none
  475dac:	b	475db0 <warn@@Base+0x4af4>
  475db0:	mov	w8, #0x2130                	// #8496
  475db4:	ldr	w9, [sp]
  475db8:	cmp	w9, w8
  475dbc:	b.eq	476b70 <warn@@Base+0x58b4>  // b.none
  475dc0:	b	475dc4 <warn@@Base+0x4b08>
  475dc4:	mov	w8, #0x2131                	// #8497
  475dc8:	ldr	w9, [sp]
  475dcc:	cmp	w9, w8
  475dd0:	b.eq	476b80 <warn@@Base+0x58c4>  // b.none
  475dd4:	b	475dd8 <warn@@Base+0x4b1c>
  475dd8:	mov	w8, #0x2132                	// #8498
  475ddc:	ldr	w9, [sp]
  475de0:	cmp	w9, w8
  475de4:	b.eq	476b90 <warn@@Base+0x58d4>  // b.none
  475de8:	b	475dec <warn@@Base+0x4b30>
  475dec:	mov	w8, #0x2133                	// #8499
  475df0:	ldr	w9, [sp]
  475df4:	cmp	w9, w8
  475df8:	b.eq	476ba0 <warn@@Base+0x58e4>  // b.none
  475dfc:	b	475e00 <warn@@Base+0x4b44>
  475e00:	mov	w8, #0x2134                	// #8500
  475e04:	ldr	w9, [sp]
  475e08:	cmp	w9, w8
  475e0c:	b.eq	476bb0 <warn@@Base+0x58f4>  // b.none
  475e10:	b	475e14 <warn@@Base+0x4b58>
  475e14:	mov	w8, #0x2135                	// #8501
  475e18:	ldr	w9, [sp]
  475e1c:	cmp	w9, w8
  475e20:	b.eq	476bc0 <warn@@Base+0x5904>  // b.none
  475e24:	b	475e28 <warn@@Base+0x4b6c>
  475e28:	mov	w8, #0x2136                	// #8502
  475e2c:	ldr	w9, [sp]
  475e30:	cmp	w9, w8
  475e34:	b.eq	476bd0 <warn@@Base+0x5914>  // b.none
  475e38:	b	475e3c <warn@@Base+0x4b80>
  475e3c:	mov	w8, #0x2137                	// #8503
  475e40:	ldr	w9, [sp]
  475e44:	cmp	w9, w8
  475e48:	b.eq	476be0 <warn@@Base+0x5924>  // b.none
  475e4c:	b	475e50 <warn@@Base+0x4b94>
  475e50:	mov	w8, #0x2138                	// #8504
  475e54:	ldr	w9, [sp]
  475e58:	cmp	w9, w8
  475e5c:	b.eq	476bf0 <warn@@Base+0x5934>  // b.none
  475e60:	b	475e64 <warn@@Base+0x4ba8>
  475e64:	mov	w8, #0x2201                	// #8705
  475e68:	ldr	w9, [sp]
  475e6c:	cmp	w9, w8
  475e70:	b.eq	476c00 <warn@@Base+0x5944>  // b.none
  475e74:	b	475e78 <warn@@Base+0x4bbc>
  475e78:	mov	w8, #0x2301                	// #8961
  475e7c:	ldr	w9, [sp]
  475e80:	cmp	w9, w8
  475e84:	b.eq	476c10 <warn@@Base+0x5954>  // b.none
  475e88:	b	475e8c <warn@@Base+0x4bd0>
  475e8c:	mov	w8, #0x2302                	// #8962
  475e90:	ldr	w9, [sp]
  475e94:	cmp	w9, w8
  475e98:	b.eq	476c20 <warn@@Base+0x5964>  // b.none
  475e9c:	b	475ea0 <warn@@Base+0x4be4>
  475ea0:	mov	w8, #0x2303                	// #8963
  475ea4:	ldr	w9, [sp]
  475ea8:	cmp	w9, w8
  475eac:	b.eq	476c30 <warn@@Base+0x5974>  // b.none
  475eb0:	b	475eb4 <warn@@Base+0x4bf8>
  475eb4:	mov	w8, #0x2304                	// #8964
  475eb8:	ldr	w9, [sp]
  475ebc:	cmp	w9, w8
  475ec0:	b.eq	476c40 <warn@@Base+0x5984>  // b.none
  475ec4:	b	475ec8 <warn@@Base+0x4c0c>
  475ec8:	mov	w8, #0x2305                	// #8965
  475ecc:	ldr	w9, [sp]
  475ed0:	cmp	w9, w8
  475ed4:	b.eq	476c50 <warn@@Base+0x5994>  // b.none
  475ed8:	b	475edc <warn@@Base+0x4c20>
  475edc:	mov	w8, #0x3210                	// #12816
  475ee0:	ldr	w9, [sp]
  475ee4:	cmp	w9, w8
  475ee8:	b.eq	476c60 <warn@@Base+0x59a4>  // b.none
  475eec:	b	475ef0 <warn@@Base+0x4c34>
  475ef0:	mov	w8, #0x3a00                	// #14848
  475ef4:	ldr	w9, [sp]
  475ef8:	cmp	w9, w8
  475efc:	b.eq	476c70 <warn@@Base+0x59b4>  // b.none
  475f00:	b	475f04 <warn@@Base+0x4c48>
  475f04:	mov	w8, #0x3a01                	// #14849
  475f08:	ldr	w9, [sp]
  475f0c:	cmp	w9, w8
  475f10:	b.eq	476c80 <warn@@Base+0x59c4>  // b.none
  475f14:	b	475f18 <warn@@Base+0x4c5c>
  475f18:	mov	w8, #0x3a02                	// #14850
  475f1c:	ldr	w9, [sp]
  475f20:	cmp	w9, w8
  475f24:	b.eq	476c90 <warn@@Base+0x59d4>  // b.none
  475f28:	b	475f2c <warn@@Base+0x4c70>
  475f2c:	mov	w8, #0x3fe1                	// #16353
  475f30:	ldr	w9, [sp]
  475f34:	cmp	w9, w8
  475f38:	b.eq	476ca0 <warn@@Base+0x59e4>  // b.none
  475f3c:	b	475f40 <warn@@Base+0x4c84>
  475f40:	mov	w8, #0x3fe2                	// #16354
  475f44:	ldr	w9, [sp]
  475f48:	cmp	w9, w8
  475f4c:	b.eq	476cb0 <warn@@Base+0x59f4>  // b.none
  475f50:	b	475f54 <warn@@Base+0x4c98>
  475f54:	mov	w8, #0x3fe3                	// #16355
  475f58:	ldr	w9, [sp]
  475f5c:	cmp	w9, w8
  475f60:	b.eq	476cc0 <warn@@Base+0x5a04>  // b.none
  475f64:	b	475f68 <warn@@Base+0x4cac>
  475f68:	mov	w8, #0x3fe4                	// #16356
  475f6c:	ldr	w9, [sp]
  475f70:	cmp	w9, w8
  475f74:	b.eq	476cd0 <warn@@Base+0x5a14>  // b.none
  475f78:	b	475f7c <warn@@Base+0x4cc0>
  475f7c:	mov	w8, #0x3fe5                	// #16357
  475f80:	ldr	w9, [sp]
  475f84:	cmp	w9, w8
  475f88:	b.eq	476ce0 <warn@@Base+0x5a24>  // b.none
  475f8c:	b	475f90 <warn@@Base+0x4cd4>
  475f90:	mov	w8, #0x3fe6                	// #16358
  475f94:	ldr	w9, [sp]
  475f98:	cmp	w9, w8
  475f9c:	b.eq	476cf0 <warn@@Base+0x5a34>  // b.none
  475fa0:	b	475fa4 <warn@@Base+0x4ce8>
  475fa4:	mov	w8, #0x3fe7                	// #16359
  475fa8:	ldr	w9, [sp]
  475fac:	cmp	w9, w8
  475fb0:	b.eq	476d00 <warn@@Base+0x5a44>  // b.none
  475fb4:	b	475fb8 <warn@@Base+0x4cfc>
  475fb8:	mov	w8, #0x3fe8                	// #16360
  475fbc:	ldr	w9, [sp]
  475fc0:	cmp	w9, w8
  475fc4:	b.eq	476d10 <warn@@Base+0x5a54>  // b.none
  475fc8:	b	475fcc <warn@@Base+0x4d10>
  475fcc:	mov	w8, #0x3fe9                	// #16361
  475fd0:	ldr	w9, [sp]
  475fd4:	cmp	w9, w8
  475fd8:	b.eq	476d20 <warn@@Base+0x5a64>  // b.none
  475fdc:	b	475fe0 <warn@@Base+0x4d24>
  475fe0:	mov	w8, #0x3fea                	// #16362
  475fe4:	ldr	w9, [sp]
  475fe8:	cmp	w9, w8
  475fec:	b.eq	476d30 <warn@@Base+0x5a74>  // b.none
  475ff0:	b	475ff4 <warn@@Base+0x4d38>
  475ff4:	mov	w8, #0x3feb                	// #16363
  475ff8:	ldr	w9, [sp]
  475ffc:	cmp	w9, w8
  476000:	b.eq	476d40 <warn@@Base+0x5a84>  // b.none
  476004:	b	476008 <warn@@Base+0x4d4c>
  476008:	mov	w8, #0x3fec                	// #16364
  47600c:	ldr	w9, [sp]
  476010:	cmp	w9, w8
  476014:	b.eq	476d50 <warn@@Base+0x5a94>  // b.none
  476018:	b	47601c <warn@@Base+0x4d60>
  47601c:	mov	w8, #0x3fed                	// #16365
  476020:	ldr	w9, [sp]
  476024:	cmp	w9, w8
  476028:	b.eq	476d60 <warn@@Base+0x5aa4>  // b.none
  47602c:	b	476d70 <warn@@Base+0x5ab4>
  476030:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476034:	add	x8, x8, #0xf80
  476038:	str	x8, [sp, #8]
  47603c:	b	476d78 <warn@@Base+0x5abc>
  476040:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476044:	add	x8, x8, #0xf8e
  476048:	str	x8, [sp, #8]
  47604c:	b	476d78 <warn@@Base+0x5abc>
  476050:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476054:	add	x8, x8, #0xf9d
  476058:	str	x8, [sp, #8]
  47605c:	b	476d78 <warn@@Base+0x5abc>
  476060:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476064:	add	x8, x8, #0xfa8
  476068:	str	x8, [sp, #8]
  47606c:	b	476d78 <warn@@Base+0x5abc>
  476070:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476074:	add	x8, x8, #0xfb7
  476078:	str	x8, [sp, #8]
  47607c:	b	476d78 <warn@@Base+0x5abc>
  476080:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476084:	add	x8, x8, #0xfc9
  476088:	str	x8, [sp, #8]
  47608c:	b	476d78 <warn@@Base+0x5abc>
  476090:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  476094:	add	x8, x8, #0xfd9
  476098:	str	x8, [sp, #8]
  47609c:	b	476d78 <warn@@Base+0x5abc>
  4760a0:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4760a4:	add	x8, x8, #0xfea
  4760a8:	str	x8, [sp, #8]
  4760ac:	b	476d78 <warn@@Base+0x5abc>
  4760b0:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  4760b4:	add	x8, x8, #0xff9
  4760b8:	str	x8, [sp, #8]
  4760bc:	b	476d78 <warn@@Base+0x5abc>
  4760c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4760c4:	add	x8, x8, #0xc
  4760c8:	str	x8, [sp, #8]
  4760cc:	b	476d78 <warn@@Base+0x5abc>
  4760d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4760d4:	add	x8, x8, #0x1c
  4760d8:	str	x8, [sp, #8]
  4760dc:	b	476d78 <warn@@Base+0x5abc>
  4760e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4760e4:	add	x8, x8, #0x29
  4760e8:	str	x8, [sp, #8]
  4760ec:	b	476d78 <warn@@Base+0x5abc>
  4760f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4760f4:	add	x8, x8, #0x37
  4760f8:	str	x8, [sp, #8]
  4760fc:	b	476d78 <warn@@Base+0x5abc>
  476100:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476104:	add	x8, x8, #0x46
  476108:	str	x8, [sp, #8]
  47610c:	b	476d78 <warn@@Base+0x5abc>
  476110:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476114:	add	x8, x8, #0x53
  476118:	str	x8, [sp, #8]
  47611c:	b	476d78 <warn@@Base+0x5abc>
  476120:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476124:	add	x8, x8, #0x5f
  476128:	str	x8, [sp, #8]
  47612c:	b	476d78 <warn@@Base+0x5abc>
  476130:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476134:	add	x8, x8, #0x71
  476138:	str	x8, [sp, #8]
  47613c:	b	476d78 <warn@@Base+0x5abc>
  476140:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476144:	add	x8, x8, #0x82
  476148:	str	x8, [sp, #8]
  47614c:	b	476d78 <warn@@Base+0x5abc>
  476150:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476154:	add	x8, x8, #0x8f
  476158:	str	x8, [sp, #8]
  47615c:	b	476d78 <warn@@Base+0x5abc>
  476160:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476164:	add	x8, x8, #0xa3
  476168:	str	x8, [sp, #8]
  47616c:	b	476d78 <warn@@Base+0x5abc>
  476170:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476174:	add	x8, x8, #0xba
  476178:	str	x8, [sp, #8]
  47617c:	b	476d78 <warn@@Base+0x5abc>
  476180:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476184:	add	x8, x8, #0xc9
  476188:	str	x8, [sp, #8]
  47618c:	b	476d78 <warn@@Base+0x5abc>
  476190:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476194:	add	x8, x8, #0xdb
  476198:	str	x8, [sp, #8]
  47619c:	b	476d78 <warn@@Base+0x5abc>
  4761a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4761a4:	add	x8, x8, #0xf1
  4761a8:	str	x8, [sp, #8]
  4761ac:	b	476d78 <warn@@Base+0x5abc>
  4761b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4761b4:	add	x8, x8, #0x105
  4761b8:	str	x8, [sp, #8]
  4761bc:	b	476d78 <warn@@Base+0x5abc>
  4761c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4761c4:	add	x8, x8, #0x112
  4761c8:	str	x8, [sp, #8]
  4761cc:	b	476d78 <warn@@Base+0x5abc>
  4761d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4761d4:	add	x8, x8, #0x124
  4761d8:	str	x8, [sp, #8]
  4761dc:	b	476d78 <warn@@Base+0x5abc>
  4761e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4761e4:	add	x8, x8, #0x136
  4761e8:	str	x8, [sp, #8]
  4761ec:	b	476d78 <warn@@Base+0x5abc>
  4761f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4761f4:	add	x8, x8, #0x145
  4761f8:	str	x8, [sp, #8]
  4761fc:	b	476d78 <warn@@Base+0x5abc>
  476200:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476204:	add	x8, x8, #0x156
  476208:	str	x8, [sp, #8]
  47620c:	b	476d78 <warn@@Base+0x5abc>
  476210:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476214:	add	x8, x8, #0x168
  476218:	str	x8, [sp, #8]
  47621c:	b	476d78 <warn@@Base+0x5abc>
  476220:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476224:	add	x8, x8, #0x17a
  476228:	str	x8, [sp, #8]
  47622c:	b	476d78 <warn@@Base+0x5abc>
  476230:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476234:	add	x8, x8, #0x18b
  476238:	str	x8, [sp, #8]
  47623c:	b	476d78 <warn@@Base+0x5abc>
  476240:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476244:	add	x8, x8, #0x19d
  476248:	str	x8, [sp, #8]
  47624c:	b	476d78 <warn@@Base+0x5abc>
  476250:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476254:	add	x8, x8, #0x1b3
  476258:	str	x8, [sp, #8]
  47625c:	b	476d78 <warn@@Base+0x5abc>
  476260:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476264:	add	x8, x8, #0x1c7
  476268:	str	x8, [sp, #8]
  47626c:	b	476d78 <warn@@Base+0x5abc>
  476270:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476274:	add	x8, x8, #0x1db
  476278:	str	x8, [sp, #8]
  47627c:	b	476d78 <warn@@Base+0x5abc>
  476280:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476284:	add	x8, x8, #0x1ec
  476288:	str	x8, [sp, #8]
  47628c:	b	476d78 <warn@@Base+0x5abc>
  476290:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476294:	add	x8, x8, #0x1fd
  476298:	str	x8, [sp, #8]
  47629c:	b	476d78 <warn@@Base+0x5abc>
  4762a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4762a4:	add	x8, x8, #0x216
  4762a8:	str	x8, [sp, #8]
  4762ac:	b	476d78 <warn@@Base+0x5abc>
  4762b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4762b4:	add	x8, x8, #0x222
  4762b8:	str	x8, [sp, #8]
  4762bc:	b	476d78 <warn@@Base+0x5abc>
  4762c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4762c4:	add	x8, x8, #0x23d
  4762c8:	str	x8, [sp, #8]
  4762cc:	b	476d78 <warn@@Base+0x5abc>
  4762d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4762d4:	add	x8, x8, #0x24f
  4762d8:	str	x8, [sp, #8]
  4762dc:	b	476d78 <warn@@Base+0x5abc>
  4762e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4762e4:	add	x8, x8, #0x25f
  4762e8:	str	x8, [sp, #8]
  4762ec:	b	476d78 <warn@@Base+0x5abc>
  4762f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4762f4:	add	x8, x8, #0x26f
  4762f8:	str	x8, [sp, #8]
  4762fc:	b	476d78 <warn@@Base+0x5abc>
  476300:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476304:	add	x8, x8, #0x281
  476308:	str	x8, [sp, #8]
  47630c:	b	476d78 <warn@@Base+0x5abc>
  476310:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476314:	add	x8, x8, #0x292
  476318:	str	x8, [sp, #8]
  47631c:	b	476d78 <warn@@Base+0x5abc>
  476320:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476324:	add	x8, x8, #0x2a1
  476328:	str	x8, [sp, #8]
  47632c:	b	476d78 <warn@@Base+0x5abc>
  476330:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476334:	add	x8, x8, #0x2b0
  476338:	str	x8, [sp, #8]
  47633c:	b	476d78 <warn@@Base+0x5abc>
  476340:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476344:	add	x8, x8, #0x2c1
  476348:	str	x8, [sp, #8]
  47634c:	b	476d78 <warn@@Base+0x5abc>
  476350:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476354:	add	x8, x8, #0x2ce
  476358:	str	x8, [sp, #8]
  47635c:	b	476d78 <warn@@Base+0x5abc>
  476360:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476364:	add	x8, x8, #0x2e4
  476368:	str	x8, [sp, #8]
  47636c:	b	476d78 <warn@@Base+0x5abc>
  476370:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476374:	add	x8, x8, #0x2f5
  476378:	str	x8, [sp, #8]
  47637c:	b	476d78 <warn@@Base+0x5abc>
  476380:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476384:	add	x8, x8, #0x30a
  476388:	str	x8, [sp, #8]
  47638c:	b	476d78 <warn@@Base+0x5abc>
  476390:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476394:	add	x8, x8, #0x319
  476398:	str	x8, [sp, #8]
  47639c:	b	476d78 <warn@@Base+0x5abc>
  4763a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4763a4:	add	x8, x8, #0x327
  4763a8:	str	x8, [sp, #8]
  4763ac:	b	476d78 <warn@@Base+0x5abc>
  4763b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4763b4:	add	x8, x8, #0x33b
  4763b8:	str	x8, [sp, #8]
  4763bc:	b	476d78 <warn@@Base+0x5abc>
  4763c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4763c4:	add	x8, x8, #0x34d
  4763c8:	str	x8, [sp, #8]
  4763cc:	b	476d78 <warn@@Base+0x5abc>
  4763d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4763d4:	add	x8, x8, #0x358
  4763d8:	str	x8, [sp, #8]
  4763dc:	b	476d78 <warn@@Base+0x5abc>
  4763e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4763e4:	add	x8, x8, #0x36b
  4763e8:	str	x8, [sp, #8]
  4763ec:	b	476d78 <warn@@Base+0x5abc>
  4763f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4763f4:	add	x8, x8, #0x384
  4763f8:	str	x8, [sp, #8]
  4763fc:	b	476d78 <warn@@Base+0x5abc>
  476400:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476404:	add	x8, x8, #0x395
  476408:	str	x8, [sp, #8]
  47640c:	b	476d78 <warn@@Base+0x5abc>
  476410:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476414:	add	x8, x8, #0x3b0
  476418:	str	x8, [sp, #8]
  47641c:	b	476d78 <warn@@Base+0x5abc>
  476420:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476424:	add	x8, x8, #0x3c0
  476428:	str	x8, [sp, #8]
  47642c:	b	476d78 <warn@@Base+0x5abc>
  476430:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476434:	add	x8, x8, #0x3d1
  476438:	str	x8, [sp, #8]
  47643c:	b	476d78 <warn@@Base+0x5abc>
  476440:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476444:	add	x8, x8, #0x3e5
  476448:	str	x8, [sp, #8]
  47644c:	b	476d78 <warn@@Base+0x5abc>
  476450:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476454:	add	x8, x8, #0x3f7
  476458:	str	x8, [sp, #8]
  47645c:	b	476d78 <warn@@Base+0x5abc>
  476460:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476464:	add	x8, x8, #0x406
  476468:	str	x8, [sp, #8]
  47646c:	b	476d78 <warn@@Base+0x5abc>
  476470:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476474:	add	x8, x8, #0x415
  476478:	str	x8, [sp, #8]
  47647c:	b	476d78 <warn@@Base+0x5abc>
  476480:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476484:	add	x8, x8, #0x425
  476488:	str	x8, [sp, #8]
  47648c:	b	476d78 <warn@@Base+0x5abc>
  476490:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476494:	add	x8, x8, #0x432
  476498:	str	x8, [sp, #8]
  47649c:	b	476d78 <warn@@Base+0x5abc>
  4764a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4764a4:	add	x8, x8, #0x443
  4764a8:	str	x8, [sp, #8]
  4764ac:	b	476d78 <warn@@Base+0x5abc>
  4764b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4764b4:	add	x8, x8, #0x455
  4764b8:	str	x8, [sp, #8]
  4764bc:	b	476d78 <warn@@Base+0x5abc>
  4764c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4764c4:	add	x8, x8, #0x465
  4764c8:	str	x8, [sp, #8]
  4764cc:	b	476d78 <warn@@Base+0x5abc>
  4764d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4764d4:	add	x8, x8, #0x475
  4764d8:	str	x8, [sp, #8]
  4764dc:	b	476d78 <warn@@Base+0x5abc>
  4764e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4764e4:	add	x8, x8, #0x487
  4764e8:	str	x8, [sp, #8]
  4764ec:	b	476d78 <warn@@Base+0x5abc>
  4764f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4764f4:	add	x8, x8, #0x49a
  4764f8:	str	x8, [sp, #8]
  4764fc:	b	476d78 <warn@@Base+0x5abc>
  476500:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476504:	add	x8, x8, #0x4ae
  476508:	str	x8, [sp, #8]
  47650c:	b	476d78 <warn@@Base+0x5abc>
  476510:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476514:	add	x8, x8, #0x4ba
  476518:	str	x8, [sp, #8]
  47651c:	b	476d78 <warn@@Base+0x5abc>
  476520:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476524:	add	x8, x8, #0x4cd
  476528:	str	x8, [sp, #8]
  47652c:	b	476d78 <warn@@Base+0x5abc>
  476530:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476534:	add	x8, x8, #0x4df
  476538:	str	x8, [sp, #8]
  47653c:	b	476d78 <warn@@Base+0x5abc>
  476540:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476544:	add	x8, x8, #0x4f4
  476548:	str	x8, [sp, #8]
  47654c:	b	476d78 <warn@@Base+0x5abc>
  476550:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476554:	add	x8, x8, #0x502
  476558:	str	x8, [sp, #8]
  47655c:	b	476d78 <warn@@Base+0x5abc>
  476560:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476564:	add	x8, x8, #0x517
  476568:	str	x8, [sp, #8]
  47656c:	b	476d78 <warn@@Base+0x5abc>
  476570:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476574:	add	x8, x8, #0x526
  476578:	str	x8, [sp, #8]
  47657c:	b	476d78 <warn@@Base+0x5abc>
  476580:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476584:	add	x8, x8, #0x53b
  476588:	str	x8, [sp, #8]
  47658c:	b	476d78 <warn@@Base+0x5abc>
  476590:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476594:	add	x8, x8, #0x54b
  476598:	str	x8, [sp, #8]
  47659c:	b	476d78 <warn@@Base+0x5abc>
  4765a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4765a4:	add	x8, x8, #0x55b
  4765a8:	str	x8, [sp, #8]
  4765ac:	b	476d78 <warn@@Base+0x5abc>
  4765b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4765b4:	add	x8, x8, #0x566
  4765b8:	str	x8, [sp, #8]
  4765bc:	b	476d78 <warn@@Base+0x5abc>
  4765c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4765c4:	add	x8, x8, #0x576
  4765c8:	str	x8, [sp, #8]
  4765cc:	b	476d78 <warn@@Base+0x5abc>
  4765d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4765d4:	add	x8, x8, #0x586
  4765d8:	str	x8, [sp, #8]
  4765dc:	b	476d78 <warn@@Base+0x5abc>
  4765e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4765e4:	add	x8, x8, #0x59c
  4765e8:	str	x8, [sp, #8]
  4765ec:	b	476d78 <warn@@Base+0x5abc>
  4765f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4765f4:	add	x8, x8, #0x5b2
  4765f8:	str	x8, [sp, #8]
  4765fc:	b	476d78 <warn@@Base+0x5abc>
  476600:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476604:	add	x8, x8, #0x5c3
  476608:	str	x8, [sp, #8]
  47660c:	b	476d78 <warn@@Base+0x5abc>
  476610:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476614:	add	x8, x8, #0x5d4
  476618:	str	x8, [sp, #8]
  47661c:	b	476d78 <warn@@Base+0x5abc>
  476620:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476624:	add	x8, x8, #0x5e7
  476628:	str	x8, [sp, #8]
  47662c:	b	476d78 <warn@@Base+0x5abc>
  476630:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476634:	add	x8, x8, #0x604
  476638:	str	x8, [sp, #8]
  47663c:	b	476d78 <warn@@Base+0x5abc>
  476640:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476644:	add	x8, x8, #0x622
  476648:	str	x8, [sp, #8]
  47664c:	b	476d78 <warn@@Base+0x5abc>
  476650:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476654:	add	x8, x8, #0x62d
  476658:	str	x8, [sp, #8]
  47665c:	b	476d78 <warn@@Base+0x5abc>
  476660:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476664:	add	x8, x8, #0x644
  476668:	str	x8, [sp, #8]
  47666c:	b	476d78 <warn@@Base+0x5abc>
  476670:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476674:	add	x8, x8, #0x654
  476678:	str	x8, [sp, #8]
  47667c:	b	476d78 <warn@@Base+0x5abc>
  476680:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476684:	add	x8, x8, #0x668
  476688:	str	x8, [sp, #8]
  47668c:	b	476d78 <warn@@Base+0x5abc>
  476690:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476694:	add	x8, x8, #0x677
  476698:	str	x8, [sp, #8]
  47669c:	b	476d78 <warn@@Base+0x5abc>
  4766a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4766a4:	add	x8, x8, #0x687
  4766a8:	str	x8, [sp, #8]
  4766ac:	b	476d78 <warn@@Base+0x5abc>
  4766b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4766b4:	add	x8, x8, #0x69e
  4766b8:	str	x8, [sp, #8]
  4766bc:	b	476d78 <warn@@Base+0x5abc>
  4766c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4766c4:	add	x8, x8, #0x6ab
  4766c8:	str	x8, [sp, #8]
  4766cc:	b	476d78 <warn@@Base+0x5abc>
  4766d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4766d4:	add	x8, x8, #0x6c0
  4766d8:	str	x8, [sp, #8]
  4766dc:	b	476d78 <warn@@Base+0x5abc>
  4766e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4766e4:	add	x8, x8, #0x6dc
  4766e8:	str	x8, [sp, #8]
  4766ec:	b	476d78 <warn@@Base+0x5abc>
  4766f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4766f4:	add	x8, x8, #0x6f6
  4766f8:	str	x8, [sp, #8]
  4766fc:	b	476d78 <warn@@Base+0x5abc>
  476700:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476704:	add	x8, x8, #0x70b
  476708:	str	x8, [sp, #8]
  47670c:	b	476d78 <warn@@Base+0x5abc>
  476710:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476714:	add	x8, x8, #0x71c
  476718:	str	x8, [sp, #8]
  47671c:	b	476d78 <warn@@Base+0x5abc>
  476720:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476724:	add	x8, x8, #0x72e
  476728:	str	x8, [sp, #8]
  47672c:	b	476d78 <warn@@Base+0x5abc>
  476730:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476734:	add	x8, x8, #0x743
  476738:	str	x8, [sp, #8]
  47673c:	b	476d78 <warn@@Base+0x5abc>
  476740:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476744:	add	x8, x8, #0x751
  476748:	str	x8, [sp, #8]
  47674c:	b	476d78 <warn@@Base+0x5abc>
  476750:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476754:	add	x8, x8, #0x766
  476758:	str	x8, [sp, #8]
  47675c:	b	476d78 <warn@@Base+0x5abc>
  476760:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476764:	add	x8, x8, #0x778
  476768:	str	x8, [sp, #8]
  47676c:	b	476d78 <warn@@Base+0x5abc>
  476770:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476774:	add	x8, x8, #0x794
  476778:	str	x8, [sp, #8]
  47677c:	b	476d78 <warn@@Base+0x5abc>
  476780:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476784:	add	x8, x8, #0x7ad
  476788:	str	x8, [sp, #8]
  47678c:	b	476d78 <warn@@Base+0x5abc>
  476790:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476794:	add	x8, x8, #0x7c3
  476798:	str	x8, [sp, #8]
  47679c:	b	476d78 <warn@@Base+0x5abc>
  4767a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4767a4:	add	x8, x8, #0x7d2
  4767a8:	str	x8, [sp, #8]
  4767ac:	b	476d78 <warn@@Base+0x5abc>
  4767b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4767b4:	add	x8, x8, #0x7e2
  4767b8:	str	x8, [sp, #8]
  4767bc:	b	476d78 <warn@@Base+0x5abc>
  4767c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4767c4:	add	x8, x8, #0x7f7
  4767c8:	str	x8, [sp, #8]
  4767cc:	b	476d78 <warn@@Base+0x5abc>
  4767d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4767d4:	add	x8, x8, #0x805
  4767d8:	str	x8, [sp, #8]
  4767dc:	b	476d78 <warn@@Base+0x5abc>
  4767e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4767e4:	add	x8, x8, #0x815
  4767e8:	str	x8, [sp, #8]
  4767ec:	b	476d78 <warn@@Base+0x5abc>
  4767f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4767f4:	add	x8, x8, #0x829
  4767f8:	str	x8, [sp, #8]
  4767fc:	b	476d78 <warn@@Base+0x5abc>
  476800:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476804:	add	x8, x8, #0x838
  476808:	str	x8, [sp, #8]
  47680c:	b	476d78 <warn@@Base+0x5abc>
  476810:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476814:	add	x8, x8, #0x84e
  476818:	str	x8, [sp, #8]
  47681c:	b	476d78 <warn@@Base+0x5abc>
  476820:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476824:	add	x8, x8, #0x869
  476828:	str	x8, [sp, #8]
  47682c:	b	476d78 <warn@@Base+0x5abc>
  476830:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476834:	add	x8, x8, #0x881
  476838:	str	x8, [sp, #8]
  47683c:	b	476d78 <warn@@Base+0x5abc>
  476840:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476844:	add	x8, x8, #0x89f
  476848:	str	x8, [sp, #8]
  47684c:	b	476d78 <warn@@Base+0x5abc>
  476850:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476854:	add	x8, x8, #0x8c2
  476858:	str	x8, [sp, #8]
  47685c:	b	476d78 <warn@@Base+0x5abc>
  476860:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476864:	add	x8, x8, #0x8da
  476868:	str	x8, [sp, #8]
  47686c:	b	476d78 <warn@@Base+0x5abc>
  476870:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476874:	add	x8, x8, #0x8ec
  476878:	str	x8, [sp, #8]
  47687c:	b	476d78 <warn@@Base+0x5abc>
  476880:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476884:	add	x8, x8, #0x905
  476888:	str	x8, [sp, #8]
  47688c:	b	476d78 <warn@@Base+0x5abc>
  476890:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476894:	add	x8, x8, #0x91d
  476898:	str	x8, [sp, #8]
  47689c:	b	476d78 <warn@@Base+0x5abc>
  4768a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4768a4:	add	x8, x8, #0x934
  4768a8:	str	x8, [sp, #8]
  4768ac:	b	476d78 <warn@@Base+0x5abc>
  4768b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4768b4:	add	x8, x8, #0x949
  4768b8:	str	x8, [sp, #8]
  4768bc:	b	476d78 <warn@@Base+0x5abc>
  4768c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4768c4:	add	x8, x8, #0x964
  4768c8:	str	x8, [sp, #8]
  4768cc:	b	476d78 <warn@@Base+0x5abc>
  4768d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4768d4:	add	x8, x8, #0x97e
  4768d8:	str	x8, [sp, #8]
  4768dc:	b	476d78 <warn@@Base+0x5abc>
  4768e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4768e4:	add	x8, x8, #0x994
  4768e8:	str	x8, [sp, #8]
  4768ec:	b	476d78 <warn@@Base+0x5abc>
  4768f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4768f4:	add	x8, x8, #0x9af
  4768f8:	str	x8, [sp, #8]
  4768fc:	b	476d78 <warn@@Base+0x5abc>
  476900:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476904:	add	x8, x8, #0x9c2
  476908:	str	x8, [sp, #8]
  47690c:	b	476d78 <warn@@Base+0x5abc>
  476910:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476914:	add	x8, x8, #0x9db
  476918:	str	x8, [sp, #8]
  47691c:	b	476d78 <warn@@Base+0x5abc>
  476920:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476924:	add	x8, x8, #0x9ee
  476928:	str	x8, [sp, #8]
  47692c:	b	476d78 <warn@@Base+0x5abc>
  476930:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476934:	add	x8, x8, #0xa0a
  476938:	str	x8, [sp, #8]
  47693c:	b	476d78 <warn@@Base+0x5abc>
  476940:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476944:	add	x8, x8, #0xa27
  476948:	str	x8, [sp, #8]
  47694c:	b	476d78 <warn@@Base+0x5abc>
  476950:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476954:	add	x8, x8, #0xa49
  476958:	str	x8, [sp, #8]
  47695c:	b	476d78 <warn@@Base+0x5abc>
  476960:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476964:	add	x8, x8, #0xa5f
  476968:	str	x8, [sp, #8]
  47696c:	b	476d78 <warn@@Base+0x5abc>
  476970:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476974:	add	x8, x8, #0xa73
  476978:	str	x8, [sp, #8]
  47697c:	b	476d78 <warn@@Base+0x5abc>
  476980:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476984:	add	x8, x8, #0xa86
  476988:	str	x8, [sp, #8]
  47698c:	b	476d78 <warn@@Base+0x5abc>
  476990:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476994:	add	x8, x8, #0xa99
  476998:	str	x8, [sp, #8]
  47699c:	b	476d78 <warn@@Base+0x5abc>
  4769a0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4769a4:	add	x8, x8, #0xab4
  4769a8:	str	x8, [sp, #8]
  4769ac:	b	476d78 <warn@@Base+0x5abc>
  4769b0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4769b4:	add	x8, x8, #0xacf
  4769b8:	str	x8, [sp, #8]
  4769bc:	b	476d78 <warn@@Base+0x5abc>
  4769c0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4769c4:	add	x8, x8, #0xae9
  4769c8:	str	x8, [sp, #8]
  4769cc:	b	476d78 <warn@@Base+0x5abc>
  4769d0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4769d4:	add	x8, x8, #0xb02
  4769d8:	str	x8, [sp, #8]
  4769dc:	b	476d78 <warn@@Base+0x5abc>
  4769e0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4769e4:	add	x8, x8, #0xb11
  4769e8:	str	x8, [sp, #8]
  4769ec:	b	476d78 <warn@@Base+0x5abc>
  4769f0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  4769f4:	add	x8, x8, #0xb20
  4769f8:	str	x8, [sp, #8]
  4769fc:	b	476d78 <warn@@Base+0x5abc>
  476a00:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a04:	add	x8, x8, #0xb2f
  476a08:	str	x8, [sp, #8]
  476a0c:	b	476d78 <warn@@Base+0x5abc>
  476a10:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a14:	add	x8, x8, #0xb40
  476a18:	str	x8, [sp, #8]
  476a1c:	b	476d78 <warn@@Base+0x5abc>
  476a20:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a24:	add	x8, x8, #0xb51
  476a28:	str	x8, [sp, #8]
  476a2c:	b	476d78 <warn@@Base+0x5abc>
  476a30:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a34:	add	x8, x8, #0xb60
  476a38:	str	x8, [sp, #8]
  476a3c:	b	476d78 <warn@@Base+0x5abc>
  476a40:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a44:	add	x8, x8, #0xb71
  476a48:	str	x8, [sp, #8]
  476a4c:	b	476d78 <warn@@Base+0x5abc>
  476a50:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a54:	add	x8, x8, #0xb86
  476a58:	str	x8, [sp, #8]
  476a5c:	b	476d78 <warn@@Base+0x5abc>
  476a60:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a64:	add	x8, x8, #0xb9e
  476a68:	str	x8, [sp, #8]
  476a6c:	b	476d78 <warn@@Base+0x5abc>
  476a70:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a74:	add	x8, x8, #0xbb0
  476a78:	str	x8, [sp, #8]
  476a7c:	b	476d78 <warn@@Base+0x5abc>
  476a80:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a84:	add	x8, x8, #0xbc5
  476a88:	str	x8, [sp, #8]
  476a8c:	b	476d78 <warn@@Base+0x5abc>
  476a90:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476a94:	add	x8, x8, #0xbde
  476a98:	str	x8, [sp, #8]
  476a9c:	b	476d78 <warn@@Base+0x5abc>
  476aa0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476aa4:	add	x8, x8, #0xc01
  476aa8:	str	x8, [sp, #8]
  476aac:	b	476d78 <warn@@Base+0x5abc>
  476ab0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ab4:	add	x8, x8, #0xc21
  476ab8:	str	x8, [sp, #8]
  476abc:	b	476d78 <warn@@Base+0x5abc>
  476ac0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ac4:	add	x8, x8, #0xc39
  476ac8:	str	x8, [sp, #8]
  476acc:	b	476d78 <warn@@Base+0x5abc>
  476ad0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ad4:	add	x8, x8, #0xc51
  476ad8:	str	x8, [sp, #8]
  476adc:	b	476d78 <warn@@Base+0x5abc>
  476ae0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ae4:	add	x8, x8, #0xc6b
  476ae8:	str	x8, [sp, #8]
  476aec:	b	476d78 <warn@@Base+0x5abc>
  476af0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476af4:	add	x8, x8, #0xc8a
  476af8:	str	x8, [sp, #8]
  476afc:	b	476d78 <warn@@Base+0x5abc>
  476b00:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b04:	add	x8, x8, #0xca5
  476b08:	str	x8, [sp, #8]
  476b0c:	b	476d78 <warn@@Base+0x5abc>
  476b10:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b14:	add	x8, x8, #0xcca
  476b18:	str	x8, [sp, #8]
  476b1c:	b	476d78 <warn@@Base+0x5abc>
  476b20:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b24:	add	x8, x8, #0xcde
  476b28:	str	x8, [sp, #8]
  476b2c:	b	476d78 <warn@@Base+0x5abc>
  476b30:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b34:	add	x8, x8, #0xcfc
  476b38:	str	x8, [sp, #8]
  476b3c:	b	476d78 <warn@@Base+0x5abc>
  476b40:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b44:	add	x8, x8, #0xd15
  476b48:	str	x8, [sp, #8]
  476b4c:	b	476d78 <warn@@Base+0x5abc>
  476b50:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b54:	add	x8, x8, #0xd35
  476b58:	str	x8, [sp, #8]
  476b5c:	b	476d78 <warn@@Base+0x5abc>
  476b60:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b64:	add	x8, x8, #0xd46
  476b68:	str	x8, [sp, #8]
  476b6c:	b	476d78 <warn@@Base+0x5abc>
  476b70:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b74:	add	x8, x8, #0xd58
  476b78:	str	x8, [sp, #8]
  476b7c:	b	476d78 <warn@@Base+0x5abc>
  476b80:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b84:	add	x8, x8, #0xd6b
  476b88:	str	x8, [sp, #8]
  476b8c:	b	476d78 <warn@@Base+0x5abc>
  476b90:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476b94:	add	x8, x8, #0xd7c
  476b98:	str	x8, [sp, #8]
  476b9c:	b	476d78 <warn@@Base+0x5abc>
  476ba0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ba4:	add	x8, x8, #0xd92
  476ba8:	str	x8, [sp, #8]
  476bac:	b	476d78 <warn@@Base+0x5abc>
  476bb0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476bb4:	add	x8, x8, #0xda6
  476bb8:	str	x8, [sp, #8]
  476bbc:	b	476d78 <warn@@Base+0x5abc>
  476bc0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476bc4:	add	x8, x8, #0xdb9
  476bc8:	str	x8, [sp, #8]
  476bcc:	b	476d78 <warn@@Base+0x5abc>
  476bd0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476bd4:	add	x8, x8, #0xdcc
  476bd8:	str	x8, [sp, #8]
  476bdc:	b	476d78 <warn@@Base+0x5abc>
  476be0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476be4:	add	x8, x8, #0xde4
  476be8:	str	x8, [sp, #8]
  476bec:	b	476d78 <warn@@Base+0x5abc>
  476bf0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476bf4:	add	x8, x8, #0xdf7
  476bf8:	str	x8, [sp, #8]
  476bfc:	b	476d78 <warn@@Base+0x5abc>
  476c00:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c04:	add	x8, x8, #0xe0c
  476c08:	str	x8, [sp, #8]
  476c0c:	b	476d78 <warn@@Base+0x5abc>
  476c10:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c14:	add	x8, x8, #0xe28
  476c18:	str	x8, [sp, #8]
  476c1c:	b	476d78 <warn@@Base+0x5abc>
  476c20:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c24:	add	x8, x8, #0xe48
  476c28:	str	x8, [sp, #8]
  476c2c:	b	476d78 <warn@@Base+0x5abc>
  476c30:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c34:	add	x8, x8, #0xe64
  476c38:	str	x8, [sp, #8]
  476c3c:	b	476d78 <warn@@Base+0x5abc>
  476c40:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c44:	add	x8, x8, #0xe78
  476c48:	str	x8, [sp, #8]
  476c4c:	b	476d78 <warn@@Base+0x5abc>
  476c50:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c54:	add	x8, x8, #0xe8e
  476c58:	str	x8, [sp, #8]
  476c5c:	b	476d78 <warn@@Base+0x5abc>
  476c60:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c64:	add	x8, x8, #0xe9d
  476c68:	str	x8, [sp, #8]
  476c6c:	b	476d78 <warn@@Base+0x5abc>
  476c70:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c74:	add	x8, x8, #0xeb6
  476c78:	str	x8, [sp, #8]
  476c7c:	b	476d78 <warn@@Base+0x5abc>
  476c80:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c84:	add	x8, x8, #0xec6
  476c88:	str	x8, [sp, #8]
  476c8c:	b	476d78 <warn@@Base+0x5abc>
  476c90:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476c94:	add	x8, x8, #0xed8
  476c98:	str	x8, [sp, #8]
  476c9c:	b	476d78 <warn@@Base+0x5abc>
  476ca0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ca4:	add	x8, x8, #0xeea
  476ca8:	str	x8, [sp, #8]
  476cac:	b	476d78 <warn@@Base+0x5abc>
  476cb0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476cb4:	add	x8, x8, #0xf00
  476cb8:	str	x8, [sp, #8]
  476cbc:	b	476d78 <warn@@Base+0x5abc>
  476cc0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476cc4:	add	x8, x8, #0xf12
  476cc8:	str	x8, [sp, #8]
  476ccc:	b	476d78 <warn@@Base+0x5abc>
  476cd0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476cd4:	add	x8, x8, #0xf22
  476cd8:	str	x8, [sp, #8]
  476cdc:	b	476d78 <warn@@Base+0x5abc>
  476ce0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476ce4:	add	x8, x8, #0xf34
  476ce8:	str	x8, [sp, #8]
  476cec:	b	476d78 <warn@@Base+0x5abc>
  476cf0:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476cf4:	add	x8, x8, #0xf53
  476cf8:	str	x8, [sp, #8]
  476cfc:	b	476d78 <warn@@Base+0x5abc>
  476d00:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476d04:	add	x8, x8, #0xf6d
  476d08:	str	x8, [sp, #8]
  476d0c:	b	476d78 <warn@@Base+0x5abc>
  476d10:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476d14:	add	x8, x8, #0xf88
  476d18:	str	x8, [sp, #8]
  476d1c:	b	476d78 <warn@@Base+0x5abc>
  476d20:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476d24:	add	x8, x8, #0xfa2
  476d28:	str	x8, [sp, #8]
  476d2c:	b	476d78 <warn@@Base+0x5abc>
  476d30:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476d34:	add	x8, x8, #0xfbe
  476d38:	str	x8, [sp, #8]
  476d3c:	b	476d78 <warn@@Base+0x5abc>
  476d40:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476d44:	add	x8, x8, #0xfda
  476d48:	str	x8, [sp, #8]
  476d4c:	b	476d78 <warn@@Base+0x5abc>
  476d50:	adrp	x8, 4a8000 <warn@@Base+0x36d44>
  476d54:	add	x8, x8, #0xff9
  476d58:	str	x8, [sp, #8]
  476d5c:	b	476d78 <warn@@Base+0x5abc>
  476d60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476d64:	add	x8, x8, #0x18
  476d68:	str	x8, [sp, #8]
  476d6c:	b	476d78 <warn@@Base+0x5abc>
  476d70:	mov	x8, xzr
  476d74:	str	x8, [sp, #8]
  476d78:	ldr	x0, [sp, #8]
  476d7c:	add	sp, sp, #0x10
  476d80:	ret
  476d84:	sub	sp, sp, #0x20
  476d88:	str	w0, [sp, #20]
  476d8c:	ldr	w8, [sp, #20]
  476d90:	subs	w8, w8, #0x3
  476d94:	mov	w9, w8
  476d98:	ubfx	x9, x9, #0, #32
  476d9c:	cmp	x9, #0xfa
  476da0:	str	x9, [sp, #8]
  476da4:	b.hi	477960 <warn@@Base+0x66a4>  // b.pmore
  476da8:	adrp	x8, 4a6000 <warn@@Base+0x34d44>
  476dac:	add	x8, x8, #0xc20
  476db0:	ldr	x11, [sp, #8]
  476db4:	ldrsw	x10, [x8, x11, lsl #2]
  476db8:	add	x9, x8, x10
  476dbc:	br	x9
  476dc0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476dc4:	add	x8, x8, #0x2d
  476dc8:	str	x8, [sp, #24]
  476dcc:	b	477968 <warn@@Base+0x66ac>
  476dd0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476dd4:	add	x8, x8, #0xc83
  476dd8:	str	x8, [sp, #24]
  476ddc:	b	477968 <warn@@Base+0x66ac>
  476de0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476de4:	add	x8, x8, #0x38
  476de8:	str	x8, [sp, #24]
  476dec:	b	477968 <warn@@Base+0x66ac>
  476df0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476df4:	add	x8, x8, #0x46
  476df8:	str	x8, [sp, #24]
  476dfc:	b	477968 <warn@@Base+0x66ac>
  476e00:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e04:	add	x8, x8, #0x54
  476e08:	str	x8, [sp, #24]
  476e0c:	b	477968 <warn@@Base+0x66ac>
  476e10:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e14:	add	x8, x8, #0x62
  476e18:	str	x8, [sp, #24]
  476e1c:	b	477968 <warn@@Base+0x66ac>
  476e20:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e24:	add	x8, x8, #0x70
  476e28:	str	x8, [sp, #24]
  476e2c:	b	477968 <warn@@Base+0x66ac>
  476e30:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e34:	add	x8, x8, #0x7e
  476e38:	str	x8, [sp, #24]
  476e3c:	b	477968 <warn@@Base+0x66ac>
  476e40:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e44:	add	x8, x8, #0x8c
  476e48:	str	x8, [sp, #24]
  476e4c:	b	477968 <warn@@Base+0x66ac>
  476e50:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e54:	add	x8, x8, #0x9a
  476e58:	str	x8, [sp, #24]
  476e5c:	b	477968 <warn@@Base+0x66ac>
  476e60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e64:	add	x8, x8, #0xa8
  476e68:	str	x8, [sp, #24]
  476e6c:	b	477968 <warn@@Base+0x66ac>
  476e70:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476e74:	add	x8, x8, #0xb5
  476e78:	str	x8, [sp, #24]
  476e7c:	b	477968 <warn@@Base+0x66ac>
  476e80:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476e84:	add	x8, x8, #0xd4b
  476e88:	str	x8, [sp, #24]
  476e8c:	b	477968 <warn@@Base+0x66ac>
  476e90:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476e94:	add	x8, x8, #0xd55
  476e98:	str	x8, [sp, #24]
  476e9c:	b	477968 <warn@@Base+0x66ac>
  476ea0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476ea4:	add	x8, x8, #0xd60
  476ea8:	str	x8, [sp, #24]
  476eac:	b	477968 <warn@@Base+0x66ac>
  476eb0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476eb4:	add	x8, x8, #0xc2
  476eb8:	str	x8, [sp, #24]
  476ebc:	b	477968 <warn@@Base+0x66ac>
  476ec0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476ec4:	add	x8, x8, #0xd7b
  476ec8:	str	x8, [sp, #24]
  476ecc:	b	477968 <warn@@Base+0x66ac>
  476ed0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476ed4:	add	x8, x8, #0xd86
  476ed8:	str	x8, [sp, #24]
  476edc:	b	477968 <warn@@Base+0x66ac>
  476ee0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476ee4:	add	x8, x8, #0xd90
  476ee8:	str	x8, [sp, #24]
  476eec:	b	477968 <warn@@Base+0x66ac>
  476ef0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476ef4:	add	x8, x8, #0xd9d
  476ef8:	str	x8, [sp, #24]
  476efc:	b	477968 <warn@@Base+0x66ac>
  476f00:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f04:	add	x8, x8, #0xda7
  476f08:	str	x8, [sp, #24]
  476f0c:	b	477968 <warn@@Base+0x66ac>
  476f10:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f14:	add	x8, x8, #0xdb1
  476f18:	str	x8, [sp, #24]
  476f1c:	b	477968 <warn@@Base+0x66ac>
  476f20:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f24:	add	x8, x8, #0xdbb
  476f28:	str	x8, [sp, #24]
  476f2c:	b	477968 <warn@@Base+0x66ac>
  476f30:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f34:	add	x8, x8, #0xdc7
  476f38:	str	x8, [sp, #24]
  476f3c:	b	477968 <warn@@Base+0x66ac>
  476f40:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f44:	add	x8, x8, #0xdd1
  476f48:	str	x8, [sp, #24]
  476f4c:	b	477968 <warn@@Base+0x66ac>
  476f50:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f54:	add	x8, x8, #0xddb
  476f58:	str	x8, [sp, #24]
  476f5c:	b	477968 <warn@@Base+0x66ac>
  476f60:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f64:	add	x8, x8, #0xde5
  476f68:	str	x8, [sp, #24]
  476f6c:	b	477968 <warn@@Base+0x66ac>
  476f70:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f74:	add	x8, x8, #0xdef
  476f78:	str	x8, [sp, #24]
  476f7c:	b	477968 <warn@@Base+0x66ac>
  476f80:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476f84:	add	x8, x8, #0xdf8
  476f88:	str	x8, [sp, #24]
  476f8c:	b	477968 <warn@@Base+0x66ac>
  476f90:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476f94:	add	x8, x8, #0xcd
  476f98:	str	x8, [sp, #24]
  476f9c:	b	477968 <warn@@Base+0x66ac>
  476fa0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476fa4:	add	x8, x8, #0xe19
  476fa8:	str	x8, [sp, #24]
  476fac:	b	477968 <warn@@Base+0x66ac>
  476fb0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476fb4:	add	x8, x8, #0xe23
  476fb8:	str	x8, [sp, #24]
  476fbc:	b	477968 <warn@@Base+0x66ac>
  476fc0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476fc4:	add	x8, x8, #0xe2d
  476fc8:	str	x8, [sp, #24]
  476fcc:	b	477968 <warn@@Base+0x66ac>
  476fd0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476fd4:	add	x8, x8, #0xe38
  476fd8:	str	x8, [sp, #24]
  476fdc:	b	477968 <warn@@Base+0x66ac>
  476fe0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  476fe4:	add	x8, x8, #0xdf
  476fe8:	str	x8, [sp, #24]
  476fec:	b	477968 <warn@@Base+0x66ac>
  476ff0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  476ff4:	add	x8, x8, #0xe51
  476ff8:	str	x8, [sp, #24]
  476ffc:	b	477968 <warn@@Base+0x66ac>
  477000:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477004:	add	x8, x8, #0xe5a
  477008:	str	x8, [sp, #24]
  47700c:	b	477968 <warn@@Base+0x66ac>
  477010:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477014:	add	x8, x8, #0xe63
  477018:	str	x8, [sp, #24]
  47701c:	b	477968 <warn@@Base+0x66ac>
  477020:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477024:	add	x8, x8, #0xe6c
  477028:	str	x8, [sp, #24]
  47702c:	b	477968 <warn@@Base+0x66ac>
  477030:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477034:	add	x8, x8, #0xe75
  477038:	str	x8, [sp, #24]
  47703c:	b	477968 <warn@@Base+0x66ac>
  477040:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477044:	add	x8, x8, #0xe7e
  477048:	str	x8, [sp, #24]
  47704c:	b	477968 <warn@@Base+0x66ac>
  477050:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477054:	add	x8, x8, #0xe9
  477058:	str	x8, [sp, #24]
  47705c:	b	477968 <warn@@Base+0x66ac>
  477060:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477064:	add	x8, x8, #0xf4
  477068:	str	x8, [sp, #24]
  47706c:	b	477968 <warn@@Base+0x66ac>
  477070:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477074:	add	x8, x8, #0xff
  477078:	str	x8, [sp, #24]
  47707c:	b	477968 <warn@@Base+0x66ac>
  477080:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477084:	add	x8, x8, #0x10a
  477088:	str	x8, [sp, #24]
  47708c:	b	477968 <warn@@Base+0x66ac>
  477090:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477094:	add	x8, x8, #0x115
  477098:	str	x8, [sp, #24]
  47709c:	b	477968 <warn@@Base+0x66ac>
  4770a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4770a4:	add	x8, x8, #0x120
  4770a8:	str	x8, [sp, #24]
  4770ac:	b	477968 <warn@@Base+0x66ac>
  4770b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4770b4:	add	x8, x8, #0x12b
  4770b8:	str	x8, [sp, #24]
  4770bc:	b	477968 <warn@@Base+0x66ac>
  4770c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4770c4:	add	x8, x8, #0x136
  4770c8:	str	x8, [sp, #24]
  4770cc:	b	477968 <warn@@Base+0x66ac>
  4770d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4770d4:	add	x8, x8, #0x141
  4770d8:	str	x8, [sp, #24]
  4770dc:	b	477968 <warn@@Base+0x66ac>
  4770e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4770e4:	add	x8, x8, #0x14c
  4770e8:	str	x8, [sp, #24]
  4770ec:	b	477968 <warn@@Base+0x66ac>
  4770f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4770f4:	add	x8, x8, #0x157
  4770f8:	str	x8, [sp, #24]
  4770fc:	b	477968 <warn@@Base+0x66ac>
  477100:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477104:	add	x8, x8, #0x162
  477108:	str	x8, [sp, #24]
  47710c:	b	477968 <warn@@Base+0x66ac>
  477110:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477114:	add	x8, x8, #0x16e
  477118:	str	x8, [sp, #24]
  47711c:	b	477968 <warn@@Base+0x66ac>
  477120:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477124:	add	x8, x8, #0x17a
  477128:	str	x8, [sp, #24]
  47712c:	b	477968 <warn@@Base+0x66ac>
  477130:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477134:	add	x8, x8, #0x186
  477138:	str	x8, [sp, #24]
  47713c:	b	477968 <warn@@Base+0x66ac>
  477140:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477144:	add	x8, x8, #0x192
  477148:	str	x8, [sp, #24]
  47714c:	b	477968 <warn@@Base+0x66ac>
  477150:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477154:	add	x8, x8, #0x19e
  477158:	str	x8, [sp, #24]
  47715c:	b	477968 <warn@@Base+0x66ac>
  477160:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477164:	add	x8, x8, #0x1aa
  477168:	str	x8, [sp, #24]
  47716c:	b	477968 <warn@@Base+0x66ac>
  477170:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477174:	add	x8, x8, #0x1b6
  477178:	str	x8, [sp, #24]
  47717c:	b	477968 <warn@@Base+0x66ac>
  477180:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477184:	add	x8, x8, #0x1c2
  477188:	str	x8, [sp, #24]
  47718c:	b	477968 <warn@@Base+0x66ac>
  477190:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477194:	add	x8, x8, #0x1ce
  477198:	str	x8, [sp, #24]
  47719c:	b	477968 <warn@@Base+0x66ac>
  4771a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4771a4:	add	x8, x8, #0x1da
  4771a8:	str	x8, [sp, #24]
  4771ac:	b	477968 <warn@@Base+0x66ac>
  4771b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4771b4:	add	x8, x8, #0x1e6
  4771b8:	str	x8, [sp, #24]
  4771bc:	b	477968 <warn@@Base+0x66ac>
  4771c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4771c4:	add	x8, x8, #0x1f2
  4771c8:	str	x8, [sp, #24]
  4771cc:	b	477968 <warn@@Base+0x66ac>
  4771d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4771d4:	add	x8, x8, #0x1fe
  4771d8:	str	x8, [sp, #24]
  4771dc:	b	477968 <warn@@Base+0x66ac>
  4771e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4771e4:	add	x8, x8, #0x20a
  4771e8:	str	x8, [sp, #24]
  4771ec:	b	477968 <warn@@Base+0x66ac>
  4771f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4771f4:	add	x8, x8, #0x216
  4771f8:	str	x8, [sp, #24]
  4771fc:	b	477968 <warn@@Base+0x66ac>
  477200:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477204:	add	x8, x8, #0x222
  477208:	str	x8, [sp, #24]
  47720c:	b	477968 <warn@@Base+0x66ac>
  477210:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477214:	add	x8, x8, #0x22e
  477218:	str	x8, [sp, #24]
  47721c:	b	477968 <warn@@Base+0x66ac>
  477220:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477224:	add	x8, x8, #0x23a
  477228:	str	x8, [sp, #24]
  47722c:	b	477968 <warn@@Base+0x66ac>
  477230:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477234:	add	x8, x8, #0x246
  477238:	str	x8, [sp, #24]
  47723c:	b	477968 <warn@@Base+0x66ac>
  477240:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477244:	add	x8, x8, #0x252
  477248:	str	x8, [sp, #24]
  47724c:	b	477968 <warn@@Base+0x66ac>
  477250:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477254:	add	x8, x8, #0x25e
  477258:	str	x8, [sp, #24]
  47725c:	b	477968 <warn@@Base+0x66ac>
  477260:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477264:	add	x8, x8, #0x26a
  477268:	str	x8, [sp, #24]
  47726c:	b	477968 <warn@@Base+0x66ac>
  477270:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477274:	add	x8, x8, #0x275
  477278:	str	x8, [sp, #24]
  47727c:	b	477968 <warn@@Base+0x66ac>
  477280:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477284:	add	x8, x8, #0x280
  477288:	str	x8, [sp, #24]
  47728c:	b	477968 <warn@@Base+0x66ac>
  477290:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477294:	add	x8, x8, #0x28b
  477298:	str	x8, [sp, #24]
  47729c:	b	477968 <warn@@Base+0x66ac>
  4772a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4772a4:	add	x8, x8, #0x296
  4772a8:	str	x8, [sp, #24]
  4772ac:	b	477968 <warn@@Base+0x66ac>
  4772b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4772b4:	add	x8, x8, #0x2a1
  4772b8:	str	x8, [sp, #24]
  4772bc:	b	477968 <warn@@Base+0x66ac>
  4772c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4772c4:	add	x8, x8, #0x2ac
  4772c8:	str	x8, [sp, #24]
  4772cc:	b	477968 <warn@@Base+0x66ac>
  4772d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4772d4:	add	x8, x8, #0x2b7
  4772d8:	str	x8, [sp, #24]
  4772dc:	b	477968 <warn@@Base+0x66ac>
  4772e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4772e4:	add	x8, x8, #0x2c2
  4772e8:	str	x8, [sp, #24]
  4772ec:	b	477968 <warn@@Base+0x66ac>
  4772f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4772f4:	add	x8, x8, #0x2cd
  4772f8:	str	x8, [sp, #24]
  4772fc:	b	477968 <warn@@Base+0x66ac>
  477300:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477304:	add	x8, x8, #0x2d8
  477308:	str	x8, [sp, #24]
  47730c:	b	477968 <warn@@Base+0x66ac>
  477310:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477314:	add	x8, x8, #0x2e4
  477318:	str	x8, [sp, #24]
  47731c:	b	477968 <warn@@Base+0x66ac>
  477320:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477324:	add	x8, x8, #0x2f0
  477328:	str	x8, [sp, #24]
  47732c:	b	477968 <warn@@Base+0x66ac>
  477330:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477334:	add	x8, x8, #0x2fc
  477338:	str	x8, [sp, #24]
  47733c:	b	477968 <warn@@Base+0x66ac>
  477340:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477344:	add	x8, x8, #0x308
  477348:	str	x8, [sp, #24]
  47734c:	b	477968 <warn@@Base+0x66ac>
  477350:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477354:	add	x8, x8, #0x314
  477358:	str	x8, [sp, #24]
  47735c:	b	477968 <warn@@Base+0x66ac>
  477360:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477364:	add	x8, x8, #0x320
  477368:	str	x8, [sp, #24]
  47736c:	b	477968 <warn@@Base+0x66ac>
  477370:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477374:	add	x8, x8, #0x32c
  477378:	str	x8, [sp, #24]
  47737c:	b	477968 <warn@@Base+0x66ac>
  477380:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477384:	add	x8, x8, #0x338
  477388:	str	x8, [sp, #24]
  47738c:	b	477968 <warn@@Base+0x66ac>
  477390:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477394:	add	x8, x8, #0x344
  477398:	str	x8, [sp, #24]
  47739c:	b	477968 <warn@@Base+0x66ac>
  4773a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4773a4:	add	x8, x8, #0x350
  4773a8:	str	x8, [sp, #24]
  4773ac:	b	477968 <warn@@Base+0x66ac>
  4773b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4773b4:	add	x8, x8, #0x35c
  4773b8:	str	x8, [sp, #24]
  4773bc:	b	477968 <warn@@Base+0x66ac>
  4773c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4773c4:	add	x8, x8, #0x368
  4773c8:	str	x8, [sp, #24]
  4773cc:	b	477968 <warn@@Base+0x66ac>
  4773d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4773d4:	add	x8, x8, #0x374
  4773d8:	str	x8, [sp, #24]
  4773dc:	b	477968 <warn@@Base+0x66ac>
  4773e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4773e4:	add	x8, x8, #0x380
  4773e8:	str	x8, [sp, #24]
  4773ec:	b	477968 <warn@@Base+0x66ac>
  4773f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4773f4:	add	x8, x8, #0x38c
  4773f8:	str	x8, [sp, #24]
  4773fc:	b	477968 <warn@@Base+0x66ac>
  477400:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477404:	add	x8, x8, #0x398
  477408:	str	x8, [sp, #24]
  47740c:	b	477968 <warn@@Base+0x66ac>
  477410:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477414:	add	x8, x8, #0x3a4
  477418:	str	x8, [sp, #24]
  47741c:	b	477968 <warn@@Base+0x66ac>
  477420:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477424:	add	x8, x8, #0x3b0
  477428:	str	x8, [sp, #24]
  47742c:	b	477968 <warn@@Base+0x66ac>
  477430:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477434:	add	x8, x8, #0x3bc
  477438:	str	x8, [sp, #24]
  47743c:	b	477968 <warn@@Base+0x66ac>
  477440:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477444:	add	x8, x8, #0x3c8
  477448:	str	x8, [sp, #24]
  47744c:	b	477968 <warn@@Base+0x66ac>
  477450:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477454:	add	x8, x8, #0x3d4
  477458:	str	x8, [sp, #24]
  47745c:	b	477968 <warn@@Base+0x66ac>
  477460:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477464:	add	x8, x8, #0x3e0
  477468:	str	x8, [sp, #24]
  47746c:	b	477968 <warn@@Base+0x66ac>
  477470:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477474:	add	x8, x8, #0x3ec
  477478:	str	x8, [sp, #24]
  47747c:	b	477968 <warn@@Base+0x66ac>
  477480:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477484:	add	x8, x8, #0x3f8
  477488:	str	x8, [sp, #24]
  47748c:	b	477968 <warn@@Base+0x66ac>
  477490:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477494:	add	x8, x8, #0x404
  477498:	str	x8, [sp, #24]
  47749c:	b	477968 <warn@@Base+0x66ac>
  4774a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4774a4:	add	x8, x8, #0x410
  4774a8:	str	x8, [sp, #24]
  4774ac:	b	477968 <warn@@Base+0x66ac>
  4774b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4774b4:	add	x8, x8, #0x41c
  4774b8:	str	x8, [sp, #24]
  4774bc:	b	477968 <warn@@Base+0x66ac>
  4774c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4774c4:	add	x8, x8, #0x428
  4774c8:	str	x8, [sp, #24]
  4774cc:	b	477968 <warn@@Base+0x66ac>
  4774d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4774d4:	add	x8, x8, #0x434
  4774d8:	str	x8, [sp, #24]
  4774dc:	b	477968 <warn@@Base+0x66ac>
  4774e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4774e4:	add	x8, x8, #0x440
  4774e8:	str	x8, [sp, #24]
  4774ec:	b	477968 <warn@@Base+0x66ac>
  4774f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4774f4:	add	x8, x8, #0x44c
  4774f8:	str	x8, [sp, #24]
  4774fc:	b	477968 <warn@@Base+0x66ac>
  477500:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477504:	add	x8, x8, #0x458
  477508:	str	x8, [sp, #24]
  47750c:	b	477968 <warn@@Base+0x66ac>
  477510:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477514:	add	x8, x8, #0x465
  477518:	str	x8, [sp, #24]
  47751c:	b	477968 <warn@@Base+0x66ac>
  477520:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477524:	add	x8, x8, #0x472
  477528:	str	x8, [sp, #24]
  47752c:	b	477968 <warn@@Base+0x66ac>
  477530:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477534:	add	x8, x8, #0x47f
  477538:	str	x8, [sp, #24]
  47753c:	b	477968 <warn@@Base+0x66ac>
  477540:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477544:	add	x8, x8, #0x48c
  477548:	str	x8, [sp, #24]
  47754c:	b	477968 <warn@@Base+0x66ac>
  477550:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477554:	add	x8, x8, #0x499
  477558:	str	x8, [sp, #24]
  47755c:	b	477968 <warn@@Base+0x66ac>
  477560:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477564:	add	x8, x8, #0x4a6
  477568:	str	x8, [sp, #24]
  47756c:	b	477968 <warn@@Base+0x66ac>
  477570:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477574:	add	x8, x8, #0x4b3
  477578:	str	x8, [sp, #24]
  47757c:	b	477968 <warn@@Base+0x66ac>
  477580:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477584:	add	x8, x8, #0x4c0
  477588:	str	x8, [sp, #24]
  47758c:	b	477968 <warn@@Base+0x66ac>
  477590:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477594:	add	x8, x8, #0x4cd
  477598:	str	x8, [sp, #24]
  47759c:	b	477968 <warn@@Base+0x66ac>
  4775a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4775a4:	add	x8, x8, #0x4da
  4775a8:	str	x8, [sp, #24]
  4775ac:	b	477968 <warn@@Base+0x66ac>
  4775b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4775b4:	add	x8, x8, #0x4e7
  4775b8:	str	x8, [sp, #24]
  4775bc:	b	477968 <warn@@Base+0x66ac>
  4775c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4775c4:	add	x8, x8, #0x4f4
  4775c8:	str	x8, [sp, #24]
  4775cc:	b	477968 <warn@@Base+0x66ac>
  4775d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4775d4:	add	x8, x8, #0x501
  4775d8:	str	x8, [sp, #24]
  4775dc:	b	477968 <warn@@Base+0x66ac>
  4775e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4775e4:	add	x8, x8, #0x50e
  4775e8:	str	x8, [sp, #24]
  4775ec:	b	477968 <warn@@Base+0x66ac>
  4775f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4775f4:	add	x8, x8, #0x51b
  4775f8:	str	x8, [sp, #24]
  4775fc:	b	477968 <warn@@Base+0x66ac>
  477600:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477604:	add	x8, x8, #0x528
  477608:	str	x8, [sp, #24]
  47760c:	b	477968 <warn@@Base+0x66ac>
  477610:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477614:	add	x8, x8, #0x535
  477618:	str	x8, [sp, #24]
  47761c:	b	477968 <warn@@Base+0x66ac>
  477620:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477624:	add	x8, x8, #0x542
  477628:	str	x8, [sp, #24]
  47762c:	b	477968 <warn@@Base+0x66ac>
  477630:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477634:	add	x8, x8, #0x54f
  477638:	str	x8, [sp, #24]
  47763c:	b	477968 <warn@@Base+0x66ac>
  477640:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477644:	add	x8, x8, #0x55c
  477648:	str	x8, [sp, #24]
  47764c:	b	477968 <warn@@Base+0x66ac>
  477650:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477654:	add	x8, x8, #0x569
  477658:	str	x8, [sp, #24]
  47765c:	b	477968 <warn@@Base+0x66ac>
  477660:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477664:	add	x8, x8, #0x576
  477668:	str	x8, [sp, #24]
  47766c:	b	477968 <warn@@Base+0x66ac>
  477670:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477674:	add	x8, x8, #0x581
  477678:	str	x8, [sp, #24]
  47767c:	b	477968 <warn@@Base+0x66ac>
  477680:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477684:	add	x8, x8, #0x58d
  477688:	str	x8, [sp, #24]
  47768c:	b	477968 <warn@@Base+0x66ac>
  477690:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477694:	add	x8, x8, #0x599
  477698:	str	x8, [sp, #24]
  47769c:	b	477968 <warn@@Base+0x66ac>
  4776a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4776a4:	add	x8, x8, #0x5a5
  4776a8:	str	x8, [sp, #24]
  4776ac:	b	477968 <warn@@Base+0x66ac>
  4776b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4776b4:	add	x8, x8, #0x5b6
  4776b8:	str	x8, [sp, #24]
  4776bc:	b	477968 <warn@@Base+0x66ac>
  4776c0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  4776c4:	add	x8, x8, #0xf43
  4776c8:	str	x8, [sp, #24]
  4776cc:	b	477968 <warn@@Base+0x66ac>
  4776d0:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  4776d4:	add	x8, x8, #0xf4d
  4776d8:	str	x8, [sp, #24]
  4776dc:	b	477968 <warn@@Base+0x66ac>
  4776e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4776e4:	add	x8, x8, #0x5c8
  4776e8:	str	x8, [sp, #24]
  4776ec:	b	477968 <warn@@Base+0x66ac>
  4776f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4776f4:	add	x8, x8, #0x5d4
  4776f8:	str	x8, [sp, #24]
  4776fc:	b	477968 <warn@@Base+0x66ac>
  477700:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477704:	add	x8, x8, #0x5e0
  477708:	str	x8, [sp, #24]
  47770c:	b	477968 <warn@@Base+0x66ac>
  477710:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477714:	add	x8, x8, #0xfc5
  477718:	str	x8, [sp, #24]
  47771c:	b	477968 <warn@@Base+0x66ac>
  477720:	adrp	x8, 4a2000 <warn@@Base+0x30d44>
  477724:	add	x8, x8, #0xfdc
  477728:	str	x8, [sp, #24]
  47772c:	b	477968 <warn@@Base+0x66ac>
  477730:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477734:	add	x8, x8, #0x5ef
  477738:	str	x8, [sp, #24]
  47773c:	b	477968 <warn@@Base+0x66ac>
  477740:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477744:	add	x8, x8, #0x2b
  477748:	str	x8, [sp, #24]
  47774c:	b	477968 <warn@@Base+0x66ac>
  477750:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477754:	add	x8, x8, #0x19
  477758:	str	x8, [sp, #24]
  47775c:	b	477968 <warn@@Base+0x66ac>
  477760:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477764:	add	x8, x8, #0xba
  477768:	str	x8, [sp, #24]
  47776c:	b	477968 <warn@@Base+0x66ac>
  477770:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477774:	add	x8, x8, #0x5ff
  477778:	str	x8, [sp, #24]
  47777c:	b	477968 <warn@@Base+0x66ac>
  477780:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477784:	add	x8, x8, #0x60b
  477788:	str	x8, [sp, #24]
  47778c:	b	477968 <warn@@Base+0x66ac>
  477790:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477794:	add	x8, x8, #0x100
  477798:	str	x8, [sp, #24]
  47779c:	b	477968 <warn@@Base+0x66ac>
  4777a0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4777a4:	add	x8, x8, #0x134
  4777a8:	str	x8, [sp, #24]
  4777ac:	b	477968 <warn@@Base+0x66ac>
  4777b0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4777b4:	add	x8, x8, #0x166
  4777b8:	str	x8, [sp, #24]
  4777bc:	b	477968 <warn@@Base+0x66ac>
  4777c0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4777c4:	add	x8, x8, #0x196
  4777c8:	str	x8, [sp, #24]
  4777cc:	b	477968 <warn@@Base+0x66ac>
  4777d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4777d4:	add	x8, x8, #0x618
  4777d8:	str	x8, [sp, #24]
  4777dc:	b	477968 <warn@@Base+0x66ac>
  4777e0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4777e4:	add	x8, x8, #0x1c6
  4777e8:	str	x8, [sp, #24]
  4777ec:	b	477968 <warn@@Base+0x66ac>
  4777f0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4777f4:	add	x8, x8, #0x1e6
  4777f8:	str	x8, [sp, #24]
  4777fc:	b	477968 <warn@@Base+0x66ac>
  477800:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477804:	add	x8, x8, #0x62a
  477808:	str	x8, [sp, #24]
  47780c:	b	477968 <warn@@Base+0x66ac>
  477810:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477814:	add	x8, x8, #0x6f
  477818:	str	x8, [sp, #24]
  47781c:	b	477968 <warn@@Base+0x66ac>
  477820:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477824:	add	x8, x8, #0x645
  477828:	str	x8, [sp, #24]
  47782c:	b	477968 <warn@@Base+0x66ac>
  477830:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477834:	add	x8, x8, #0xd1
  477838:	str	x8, [sp, #24]
  47783c:	b	477968 <warn@@Base+0x66ac>
  477840:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477844:	add	x8, x8, #0x112
  477848:	str	x8, [sp, #24]
  47784c:	b	477968 <warn@@Base+0x66ac>
  477850:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477854:	add	x8, x8, #0x145
  477858:	str	x8, [sp, #24]
  47785c:	b	477968 <warn@@Base+0x66ac>
  477860:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477864:	add	x8, x8, #0x178
  477868:	str	x8, [sp, #24]
  47786c:	b	477968 <warn@@Base+0x66ac>
  477870:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477874:	add	x8, x8, #0x1a7
  477878:	str	x8, [sp, #24]
  47787c:	b	477968 <warn@@Base+0x66ac>
  477880:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477884:	add	x8, x8, #0x1d4
  477888:	str	x8, [sp, #24]
  47788c:	b	477968 <warn@@Base+0x66ac>
  477890:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477894:	add	x8, x8, #0x1f8
  477898:	str	x8, [sp, #24]
  47789c:	b	477968 <warn@@Base+0x66ac>
  4778a0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4778a4:	add	x8, x8, #0x65c
  4778a8:	str	x8, [sp, #24]
  4778ac:	b	477968 <warn@@Base+0x66ac>
  4778b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4778b4:	add	x8, x8, #0x674
  4778b8:	str	x8, [sp, #24]
  4778bc:	b	477968 <warn@@Base+0x66ac>
  4778c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4778c4:	add	x8, x8, #0x689
  4778c8:	str	x8, [sp, #24]
  4778cc:	b	477968 <warn@@Base+0x66ac>
  4778d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4778d4:	add	x8, x8, #0x69f
  4778d8:	str	x8, [sp, #24]
  4778dc:	b	477968 <warn@@Base+0x66ac>
  4778e0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4778e4:	add	x8, x8, #0x2b1
  4778e8:	str	x8, [sp, #24]
  4778ec:	b	477968 <warn@@Base+0x66ac>
  4778f0:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  4778f4:	add	x8, x8, #0x2c3
  4778f8:	str	x8, [sp, #24]
  4778fc:	b	477968 <warn@@Base+0x66ac>
  477900:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477904:	add	x8, x8, #0x2d6
  477908:	str	x8, [sp, #24]
  47790c:	b	477968 <warn@@Base+0x66ac>
  477910:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477914:	add	x8, x8, #0x2e9
  477918:	str	x8, [sp, #24]
  47791c:	b	477968 <warn@@Base+0x66ac>
  477920:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477924:	add	x8, x8, #0x2fc
  477928:	str	x8, [sp, #24]
  47792c:	b	477968 <warn@@Base+0x66ac>
  477930:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477934:	add	x8, x8, #0x311
  477938:	str	x8, [sp, #24]
  47793c:	b	477968 <warn@@Base+0x66ac>
  477940:	adrp	x8, 4a3000 <warn@@Base+0x31d44>
  477944:	add	x8, x8, #0x31e
  477948:	str	x8, [sp, #24]
  47794c:	b	477968 <warn@@Base+0x66ac>
  477950:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477954:	add	x8, x8, #0x6b8
  477958:	str	x8, [sp, #24]
  47795c:	b	477968 <warn@@Base+0x66ac>
  477960:	mov	x8, xzr
  477964:	str	x8, [sp, #24]
  477968:	ldr	x0, [sp, #24]
  47796c:	add	sp, sp, #0x20
  477970:	ret
  477974:	sub	sp, sp, #0x20
  477978:	str	w0, [sp, #20]
  47797c:	ldr	w8, [sp, #20]
  477980:	subs	w8, w8, #0x0
  477984:	mov	w9, w8
  477988:	ubfx	x9, x9, #0, #32
  47798c:	cmp	x9, #0x90
  477990:	str	x9, [sp, #8]
  477994:	b.hi	477be0 <warn@@Base+0x6924>  // b.pmore
  477998:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  47799c:	add	x8, x8, #0xc
  4779a0:	ldr	x11, [sp, #8]
  4779a4:	ldrsw	x10, [x8, x11, lsl #2]
  4779a8:	add	x9, x8, x10
  4779ac:	br	x9
  4779b0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4779b4:	add	x8, x8, #0x6d0
  4779b8:	str	x8, [sp, #24]
  4779bc:	b	477be8 <warn@@Base+0x692c>
  4779c0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4779c4:	add	x8, x8, #0x6dc
  4779c8:	str	x8, [sp, #24]
  4779cc:	b	477be8 <warn@@Base+0x692c>
  4779d0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4779d4:	add	x8, x8, #0x6eb
  4779d8:	str	x8, [sp, #24]
  4779dc:	b	477be8 <warn@@Base+0x692c>
  4779e0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4779e4:	add	x8, x8, #0x6fa
  4779e8:	str	x8, [sp, #24]
  4779ec:	b	477be8 <warn@@Base+0x692c>
  4779f0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  4779f4:	add	x8, x8, #0x70f
  4779f8:	str	x8, [sp, #24]
  4779fc:	b	477be8 <warn@@Base+0x692c>
  477a00:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a04:	add	x8, x8, #0x71c
  477a08:	str	x8, [sp, #24]
  477a0c:	b	477be8 <warn@@Base+0x692c>
  477a10:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a14:	add	x8, x8, #0x72a
  477a18:	str	x8, [sp, #24]
  477a1c:	b	477be8 <warn@@Base+0x692c>
  477a20:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a24:	add	x8, x8, #0x73d
  477a28:	str	x8, [sp, #24]
  477a2c:	b	477be8 <warn@@Base+0x692c>
  477a30:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a34:	add	x8, x8, #0x74d
  477a38:	str	x8, [sp, #24]
  477a3c:	b	477be8 <warn@@Base+0x692c>
  477a40:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a44:	add	x8, x8, #0x762
  477a48:	str	x8, [sp, #24]
  477a4c:	b	477be8 <warn@@Base+0x692c>
  477a50:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a54:	add	x8, x8, #0x779
  477a58:	str	x8, [sp, #24]
  477a5c:	b	477be8 <warn@@Base+0x692c>
  477a60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a64:	add	x8, x8, #0x78f
  477a68:	str	x8, [sp, #24]
  477a6c:	b	477be8 <warn@@Base+0x692c>
  477a70:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a74:	add	x8, x8, #0x7a5
  477a78:	str	x8, [sp, #24]
  477a7c:	b	477be8 <warn@@Base+0x692c>
  477a80:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a84:	add	x8, x8, #0x7b3
  477a88:	str	x8, [sp, #24]
  477a8c:	b	477be8 <warn@@Base+0x692c>
  477a90:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477a94:	add	x8, x8, #0x7c7
  477a98:	str	x8, [sp, #24]
  477a9c:	b	477be8 <warn@@Base+0x692c>
  477aa0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477aa4:	add	x8, x8, #0x7dd
  477aa8:	str	x8, [sp, #24]
  477aac:	b	477be8 <warn@@Base+0x692c>
  477ab0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ab4:	add	x8, x8, #0x7f2
  477ab8:	str	x8, [sp, #24]
  477abc:	b	477be8 <warn@@Base+0x692c>
  477ac0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ac4:	add	x8, x8, #0x7fd
  477ac8:	str	x8, [sp, #24]
  477acc:	b	477be8 <warn@@Base+0x692c>
  477ad0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ad4:	add	x8, x8, #0x808
  477ad8:	str	x8, [sp, #24]
  477adc:	b	477be8 <warn@@Base+0x692c>
  477ae0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ae4:	add	x8, x8, #0x815
  477ae8:	str	x8, [sp, #24]
  477aec:	b	477be8 <warn@@Base+0x692c>
  477af0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477af4:	add	x8, x8, #0x827
  477af8:	str	x8, [sp, #24]
  477afc:	b	477be8 <warn@@Base+0x692c>
  477b00:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b04:	add	x8, x8, #0x841
  477b08:	str	x8, [sp, #24]
  477b0c:	b	477be8 <warn@@Base+0x692c>
  477b10:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b14:	add	x8, x8, #0x854
  477b18:	str	x8, [sp, #24]
  477b1c:	b	477be8 <warn@@Base+0x692c>
  477b20:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b24:	add	x8, x8, #0x86f
  477b28:	str	x8, [sp, #24]
  477b2c:	b	477be8 <warn@@Base+0x692c>
  477b30:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b34:	add	x8, x8, #0x886
  477b38:	str	x8, [sp, #24]
  477b3c:	b	477be8 <warn@@Base+0x692c>
  477b40:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b44:	add	x8, x8, #0x8a2
  477b48:	str	x8, [sp, #24]
  477b4c:	b	477be8 <warn@@Base+0x692c>
  477b50:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b54:	add	x8, x8, #0x8bf
  477b58:	str	x8, [sp, #24]
  477b5c:	b	477be8 <warn@@Base+0x692c>
  477b60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b64:	add	x8, x8, #0x8d3
  477b68:	str	x8, [sp, #24]
  477b6c:	b	477be8 <warn@@Base+0x692c>
  477b70:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b74:	add	x8, x8, #0x8e9
  477b78:	str	x8, [sp, #24]
  477b7c:	b	477be8 <warn@@Base+0x692c>
  477b80:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b84:	add	x8, x8, #0x902
  477b88:	str	x8, [sp, #24]
  477b8c:	b	477be8 <warn@@Base+0x692c>
  477b90:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477b94:	add	x8, x8, #0x91a
  477b98:	str	x8, [sp, #24]
  477b9c:	b	477be8 <warn@@Base+0x692c>
  477ba0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ba4:	add	x8, x8, #0x92b
  477ba8:	str	x8, [sp, #24]
  477bac:	b	477be8 <warn@@Base+0x692c>
  477bb0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477bb4:	add	x8, x8, #0x942
  477bb8:	str	x8, [sp, #24]
  477bbc:	b	477be8 <warn@@Base+0x692c>
  477bc0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477bc4:	add	x8, x8, #0x95b
  477bc8:	str	x8, [sp, #24]
  477bcc:	b	477be8 <warn@@Base+0x692c>
  477bd0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477bd4:	add	x8, x8, #0x977
  477bd8:	str	x8, [sp, #24]
  477bdc:	b	477be8 <warn@@Base+0x692c>
  477be0:	mov	x8, xzr
  477be4:	str	x8, [sp, #24]
  477be8:	ldr	x0, [sp, #24]
  477bec:	add	sp, sp, #0x20
  477bf0:	ret
  477bf4:	sub	sp, sp, #0x20
  477bf8:	str	w0, [sp, #20]
  477bfc:	ldr	w8, [sp, #20]
  477c00:	subs	w8, w8, #0x0
  477c04:	mov	w9, w8
  477c08:	ubfx	x9, x9, #0, #32
  477c0c:	cmp	x9, #0xc0
  477c10:	str	x9, [sp, #8]
  477c14:	b.hi	477e30 <warn@@Base+0x6b74>  // b.pmore
  477c18:	adrp	x8, 4a7000 <warn@@Base+0x35d44>
  477c1c:	add	x8, x8, #0x250
  477c20:	ldr	x11, [sp, #8]
  477c24:	ldrsw	x10, [x8, x11, lsl #2]
  477c28:	add	x9, x8, x10
  477c2c:	br	x9
  477c30:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c34:	add	x8, x8, #0x995
  477c38:	str	x8, [sp, #24]
  477c3c:	b	477e38 <warn@@Base+0x6b7c>
  477c40:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c44:	add	x8, x8, #0x9a8
  477c48:	str	x8, [sp, #24]
  477c4c:	b	477e38 <warn@@Base+0x6b7c>
  477c50:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c54:	add	x8, x8, #0x9b6
  477c58:	str	x8, [sp, #24]
  477c5c:	b	477e38 <warn@@Base+0x6b7c>
  477c60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c64:	add	x8, x8, #0x9c5
  477c68:	str	x8, [sp, #24]
  477c6c:	b	477e38 <warn@@Base+0x6b7c>
  477c70:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c74:	add	x8, x8, #0x9d0
  477c78:	str	x8, [sp, #24]
  477c7c:	b	477e38 <warn@@Base+0x6b7c>
  477c80:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c84:	add	x8, x8, #0x9df
  477c88:	str	x8, [sp, #24]
  477c8c:	b	477e38 <warn@@Base+0x6b7c>
  477c90:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477c94:	add	x8, x8, #0x9f3
  477c98:	str	x8, [sp, #24]
  477c9c:	b	477e38 <warn@@Base+0x6b7c>
  477ca0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ca4:	add	x8, x8, #0xa07
  477ca8:	str	x8, [sp, #24]
  477cac:	b	477e38 <warn@@Base+0x6b7c>
  477cb0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477cb4:	add	x8, x8, #0xa1b
  477cb8:	str	x8, [sp, #24]
  477cbc:	b	477e38 <warn@@Base+0x6b7c>
  477cc0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477cc4:	add	x8, x8, #0xa32
  477cc8:	str	x8, [sp, #24]
  477ccc:	b	477e38 <warn@@Base+0x6b7c>
  477cd0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477cd4:	add	x8, x8, #0xa4a
  477cd8:	str	x8, [sp, #24]
  477cdc:	b	477e38 <warn@@Base+0x6b7c>
  477ce0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477ce4:	add	x8, x8, #0xa5b
  477ce8:	str	x8, [sp, #24]
  477cec:	b	477e38 <warn@@Base+0x6b7c>
  477cf0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477cf4:	add	x8, x8, #0xa6d
  477cf8:	str	x8, [sp, #24]
  477cfc:	b	477e38 <warn@@Base+0x6b7c>
  477d00:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d04:	add	x8, x8, #0xa7d
  477d08:	str	x8, [sp, #24]
  477d0c:	b	477e38 <warn@@Base+0x6b7c>
  477d10:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d14:	add	x8, x8, #0xa93
  477d18:	str	x8, [sp, #24]
  477d1c:	b	477e38 <warn@@Base+0x6b7c>
  477d20:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d24:	add	x8, x8, #0xaa8
  477d28:	str	x8, [sp, #24]
  477d2c:	b	477e38 <warn@@Base+0x6b7c>
  477d30:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d34:	add	x8, x8, #0xab7
  477d38:	str	x8, [sp, #24]
  477d3c:	b	477e38 <warn@@Base+0x6b7c>
  477d40:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d44:	add	x8, x8, #0xacf
  477d48:	str	x8, [sp, #24]
  477d4c:	b	477e38 <warn@@Base+0x6b7c>
  477d50:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d54:	add	x8, x8, #0xae5
  477d58:	str	x8, [sp, #24]
  477d5c:	b	477e38 <warn@@Base+0x6b7c>
  477d60:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d64:	add	x8, x8, #0xaff
  477d68:	str	x8, [sp, #24]
  477d6c:	b	477e38 <warn@@Base+0x6b7c>
  477d70:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d74:	add	x8, x8, #0xb11
  477d78:	str	x8, [sp, #24]
  477d7c:	b	477e38 <warn@@Base+0x6b7c>
  477d80:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d84:	add	x8, x8, #0xb2b
  477d88:	str	x8, [sp, #24]
  477d8c:	b	477e38 <warn@@Base+0x6b7c>
  477d90:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477d94:	add	x8, x8, #0xb3d
  477d98:	str	x8, [sp, #24]
  477d9c:	b	477e38 <warn@@Base+0x6b7c>
  477da0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477da4:	add	x8, x8, #0xb56
  477da8:	str	x8, [sp, #24]
  477dac:	b	477e38 <warn@@Base+0x6b7c>
  477db0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477db4:	add	x8, x8, #0xb68
  477db8:	str	x8, [sp, #24]
  477dbc:	b	477e38 <warn@@Base+0x6b7c>
  477dc0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477dc4:	add	x8, x8, #0xb7d
  477dc8:	str	x8, [sp, #24]
  477dcc:	b	477e38 <warn@@Base+0x6b7c>
  477dd0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477dd4:	add	x8, x8, #0xb93
  477dd8:	str	x8, [sp, #24]
  477ddc:	b	477e38 <warn@@Base+0x6b7c>
  477de0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477de4:	add	x8, x8, #0xba2
  477de8:	str	x8, [sp, #24]
  477dec:	b	477e38 <warn@@Base+0x6b7c>
  477df0:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477df4:	add	x8, x8, #0xbb1
  477df8:	str	x8, [sp, #24]
  477dfc:	b	477e38 <warn@@Base+0x6b7c>
  477e00:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477e04:	add	x8, x8, #0xbca
  477e08:	str	x8, [sp, #24]
  477e0c:	b	477e38 <warn@@Base+0x6b7c>
  477e10:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477e14:	add	x8, x8, #0xbe1
  477e18:	str	x8, [sp, #24]
  477e1c:	b	477e38 <warn@@Base+0x6b7c>
  477e20:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477e24:	add	x8, x8, #0xbf6
  477e28:	str	x8, [sp, #24]
  477e2c:	b	477e38 <warn@@Base+0x6b7c>
  477e30:	mov	x8, xzr
  477e34:	str	x8, [sp, #24]
  477e38:	ldr	x0, [sp, #24]
  477e3c:	add	sp, sp, #0x20
  477e40:	ret
  477e44:	sub	sp, sp, #0x10
  477e48:	str	w0, [sp, #4]
  477e4c:	ldr	w8, [sp, #4]
  477e50:	cmp	w8, #0x1
  477e54:	str	w8, [sp]
  477e58:	b.eq	477ed8 <warn@@Base+0x6c1c>  // b.none
  477e5c:	b	477e60 <warn@@Base+0x6ba4>
  477e60:	ldr	w8, [sp]
  477e64:	cmp	w8, #0x2
  477e68:	b.eq	477ee8 <warn@@Base+0x6c2c>  // b.none
  477e6c:	b	477e70 <warn@@Base+0x6bb4>
  477e70:	ldr	w8, [sp]
  477e74:	cmp	w8, #0x3
  477e78:	b.eq	477ef8 <warn@@Base+0x6c3c>  // b.none
  477e7c:	b	477e80 <warn@@Base+0x6bc4>
  477e80:	ldr	w8, [sp]
  477e84:	cmp	w8, #0x4
  477e88:	b.eq	477f08 <warn@@Base+0x6c4c>  // b.none
  477e8c:	b	477e90 <warn@@Base+0x6bd4>
  477e90:	ldr	w8, [sp]
  477e94:	cmp	w8, #0x5
  477e98:	b.eq	477f18 <warn@@Base+0x6c5c>  // b.none
  477e9c:	b	477ea0 <warn@@Base+0x6be4>
  477ea0:	ldr	w8, [sp]
  477ea4:	cmp	w8, #0x2, lsl #12
  477ea8:	b.eq	477f38 <warn@@Base+0x6c7c>  // b.none
  477eac:	b	477eb0 <warn@@Base+0x6bf4>
  477eb0:	mov	w8, #0x2001                	// #8193
  477eb4:	ldr	w9, [sp]
  477eb8:	cmp	w9, w8
  477ebc:	b.eq	477f48 <warn@@Base+0x6c8c>  // b.none
  477ec0:	b	477ec4 <warn@@Base+0x6c08>
  477ec4:	mov	w8, #0x3fff                	// #16383
  477ec8:	ldr	w9, [sp]
  477ecc:	cmp	w9, w8
  477ed0:	b.eq	477f28 <warn@@Base+0x6c6c>  // b.none
  477ed4:	b	477f58 <warn@@Base+0x6c9c>
  477ed8:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477edc:	add	x8, x8, #0xc1a
  477ee0:	str	x8, [sp, #8]
  477ee4:	b	477f60 <warn@@Base+0x6ca4>
  477ee8:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477eec:	add	x8, x8, #0xc2e
  477ef0:	str	x8, [sp, #8]
  477ef4:	b	477f60 <warn@@Base+0x6ca4>
  477ef8:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477efc:	add	x8, x8, #0xc3f
  477f00:	str	x8, [sp, #8]
  477f04:	b	477f60 <warn@@Base+0x6ca4>
  477f08:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477f0c:	add	x8, x8, #0xc51
  477f10:	str	x8, [sp, #8]
  477f14:	b	477f60 <warn@@Base+0x6ca4>
  477f18:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477f1c:	add	x8, x8, #0xc5f
  477f20:	str	x8, [sp, #8]
  477f24:	b	477f60 <warn@@Base+0x6ca4>
  477f28:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477f2c:	add	x8, x8, #0xc70
  477f30:	str	x8, [sp, #8]
  477f34:	b	477f60 <warn@@Base+0x6ca4>
  477f38:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477f3c:	add	x8, x8, #0xc7f
  477f40:	str	x8, [sp, #8]
  477f44:	b	477f60 <warn@@Base+0x6ca4>
  477f48:	adrp	x8, 4a9000 <warn@@Base+0x37d44>
  477f4c:	add	x8, x8, #0xc93
  477f50:	str	x8, [sp, #8]
  477f54:	b	477f60 <warn@@Base+0x6ca4>
  477f58:	mov	x8, xzr
  477f5c:	str	x8, [sp, #8]
  477f60:	ldr	x0, [sp, #8]
  477f64:	add	sp, sp, #0x10
  477f68:	ret
  477f6c:	sub	sp, sp, #0x20
  477f70:	mov	w8, #0x0                   	// #0
  477f74:	str	x0, [sp, #24]
  477f78:	ldr	x9, [sp, #24]
  477f7c:	str	x9, [sp, #16]
  477f80:	str	w8, [sp, #12]
  477f84:	ldr	x8, [sp, #24]
  477f88:	ldrb	w9, [x8]
  477f8c:	cbz	w9, 477fd8 <warn@@Base+0x6d1c>
  477f90:	ldr	x8, [sp, #24]
  477f94:	ldrb	w9, [x8]
  477f98:	cmp	w9, #0x2f
  477f9c:	b.eq	477fbc <warn@@Base+0x6d00>  // b.none
  477fa0:	ldr	x8, [sp, #24]
  477fa4:	ldrb	w9, [x8]
  477fa8:	cmp	w9, #0x5c
  477fac:	b.ne	477fc8 <warn@@Base+0x6d0c>  // b.any
  477fb0:	ldr	w8, [sp, #12]
  477fb4:	tbnz	w8, #0, 477fbc <warn@@Base+0x6d00>
  477fb8:	b	477fc8 <warn@@Base+0x6d0c>
  477fbc:	ldr	x8, [sp, #24]
  477fc0:	add	x8, x8, #0x1
  477fc4:	str	x8, [sp, #16]
  477fc8:	ldr	x8, [sp, #24]
  477fcc:	add	x8, x8, #0x1
  477fd0:	str	x8, [sp, #24]
  477fd4:	b	477f84 <warn@@Base+0x6cc8>
  477fd8:	ldr	x0, [sp, #16]
  477fdc:	add	sp, sp, #0x20
  477fe0:	ret
  477fe4:	sub	sp, sp, #0x10
  477fe8:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  477fec:	ldr	x8, [x8, #4032]
  477ff0:	mov	w9, #0x88                  	// #136
  477ff4:	str	x0, [sp, #8]
  477ff8:	ldr	x10, [sp, #8]
  477ffc:	ldrb	w11, [x10]
  478000:	and	w11, w11, #0xff
  478004:	ldrh	w11, [x8, w11, sxtw #1]
  478008:	and	w9, w11, w9
  47800c:	cbz	w9, 47802c <warn@@Base+0x6d70>
  478010:	ldr	x8, [sp, #8]
  478014:	ldrb	w9, [x8, #1]
  478018:	cmp	w9, #0x3a
  47801c:	b.ne	47802c <warn@@Base+0x6d70>  // b.any
  478020:	ldr	x8, [sp, #8]
  478024:	add	x8, x8, #0x2
  478028:	str	x8, [sp, #8]
  47802c:	ldr	x8, [sp, #8]
  478030:	str	x8, [sp]
  478034:	ldr	x8, [sp, #8]
  478038:	ldrb	w9, [x8]
  47803c:	cbz	w9, 47807c <warn@@Base+0x6dc0>
  478040:	ldr	x8, [sp, #8]
  478044:	ldrb	w9, [x8]
  478048:	cmp	w9, #0x2f
  47804c:	b.eq	478060 <warn@@Base+0x6da4>  // b.none
  478050:	ldr	x8, [sp, #8]
  478054:	ldrb	w9, [x8]
  478058:	cmp	w9, #0x5c
  47805c:	b.ne	47806c <warn@@Base+0x6db0>  // b.any
  478060:	ldr	x8, [sp, #8]
  478064:	add	x8, x8, #0x1
  478068:	str	x8, [sp]
  47806c:	ldr	x8, [sp, #8]
  478070:	add	x8, x8, #0x1
  478074:	str	x8, [sp, #8]
  478078:	b	478034 <warn@@Base+0x6d78>
  47807c:	ldr	x0, [sp]
  478080:	add	sp, sp, #0x10
  478084:	ret
  478088:	sub	sp, sp, #0x20
  47808c:	stp	x29, x30, [sp, #16]
  478090:	add	x29, sp, #0x10
  478094:	str	x0, [sp, #8]
  478098:	ldr	x0, [sp, #8]
  47809c:	bl	477f6c <warn@@Base+0x6cb0>
  4780a0:	ldp	x29, x30, [sp, #16]
  4780a4:	add	sp, sp, #0x20
  4780a8:	ret
  4780ac:	stp	x29, x30, [sp, #-32]!
  4780b0:	str	x28, [sp, #16]
  4780b4:	mov	x29, sp
  4780b8:	sub	sp, sp, #0x1, lsl #12
  4780bc:	sub	sp, sp, #0x20
  4780c0:	add	x1, sp, #0x18
  4780c4:	stur	x0, [x29, #-8]
  4780c8:	ldur	x0, [x29, #-8]
  4780cc:	bl	401c70 <realpath@plt>
  4780d0:	str	x0, [sp, #16]
  4780d4:	ldr	x8, [sp, #16]
  4780d8:	cbnz	x8, 4780e4 <warn@@Base+0x6e28>
  4780dc:	ldur	x8, [x29, #-8]
  4780e0:	str	x8, [sp, #16]
  4780e4:	ldr	x0, [sp, #16]
  4780e8:	bl	401af0 <strdup@plt>
  4780ec:	add	sp, sp, #0x1, lsl #12
  4780f0:	add	sp, sp, #0x20
  4780f4:	ldr	x28, [sp, #16]
  4780f8:	ldp	x29, x30, [sp], #32
  4780fc:	ret
  478100:	sub	sp, sp, #0x20
  478104:	stp	x29, x30, [sp, #16]
  478108:	add	x29, sp, #0x10
  47810c:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  478110:	ldr	x8, [x8, #4056]
  478114:	stur	w0, [x29, #-4]
  478118:	ldr	x8, [x8]
  47811c:	cbz	x8, 478130 <warn@@Base+0x6e74>
  478120:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  478124:	ldr	x8, [x8, #4056]
  478128:	ldr	x8, [x8]
  47812c:	blr	x8
  478130:	ldur	w0, [x29, #-4]
  478134:	bl	401920 <exit@plt>
  478138:	sub	sp, sp, #0x20
  47813c:	stp	x29, x30, [sp, #16]
  478140:	add	x29, sp, #0x10
  478144:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  478148:	add	x8, x8, #0x6e0
  47814c:	adrp	x9, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  478150:	add	x9, x9, #0x510
  478154:	str	x0, [sp, #8]
  478158:	ldr	x10, [sp, #8]
  47815c:	str	x10, [x8]
  478160:	ldr	x8, [x9]
  478164:	cbnz	x8, 478180 <warn@@Base+0x6ec4>
  478168:	mov	x8, xzr
  47816c:	mov	x0, x8
  478170:	bl	401930 <sbrk@plt>
  478174:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  478178:	add	x8, x8, #0x510
  47817c:	str	x0, [x8]
  478180:	ldp	x29, x30, [sp, #16]
  478184:	add	sp, sp, #0x20
  478188:	ret
  47818c:	sub	sp, sp, #0x30
  478190:	stp	x29, x30, [sp, #32]
  478194:	add	x29, sp, #0x20
  478198:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  47819c:	add	x8, x8, #0x510
  4781a0:	adrp	x9, 4ba000 <warn@@Base+0x48d44>
  4781a4:	ldr	x9, [x9, #4064]
  4781a8:	stur	x0, [x29, #-8]
  4781ac:	ldr	x8, [x8]
  4781b0:	str	x9, [sp, #8]
  4781b4:	cbz	x8, 4781dc <warn@@Base+0x6f20>
  4781b8:	mov	x8, xzr
  4781bc:	mov	x0, x8
  4781c0:	bl	401930 <sbrk@plt>
  4781c4:	adrp	x8, 4c2000 <stdout@@GLIBC_2.17+0x4900>
  4781c8:	add	x8, x8, #0x510
  4781cc:	ldr	x8, [x8]
  4781d0:	subs	x8, x0, x8
  4781d4:	str	x8, [sp, #16]
  4781d8:	b	4781f4 <warn@@Base+0x6f38>
  4781dc:	mov	x8, xzr
  4781e0:	mov	x0, x8
  4781e4:	bl	401930 <sbrk@plt>
  4781e8:	ldr	x8, [sp, #8]
  4781ec:	subs	x9, x0, x8
  4781f0:	str	x9, [sp, #16]
  4781f4:	adrp	x8, 4ba000 <warn@@Base+0x48d44>
  4781f8:	ldr	x8, [x8, #4024]
  4781fc:	ldr	x0, [x8]
  478200:	adrp	x8, 4bd000 <warn@@Base+0x4bd44>
  478204:	add	x8, x8, #0x6e0
  478208:	ldr	x2, [x8]
  47820c:	ldr	x8, [x8]
  478210:	ldrb	w9, [x8]
  478214:	adrp	x8, 497000 <warn@@Base+0x25d44>
  478218:	add	x8, x8, #0x6b8
  47821c:	adrp	x10, 499000 <warn@@Base+0x27d44>
  478220:	add	x10, x10, #0xc55
  478224:	cmp	w9, #0x0
  478228:	csel	x3, x10, x8, ne  // ne = any
  47822c:	ldur	x4, [x29, #-8]
  478230:	ldr	x5, [sp, #16]
  478234:	adrp	x1, 4aa000 <warn@@Base+0x38d44>
  478238:	add	x1, x1, #0xa8
  47823c:	bl	401d10 <fprintf@plt>
  478240:	mov	w9, #0x1                   	// #1
  478244:	mov	w0, w9
  478248:	bl	478100 <warn@@Base+0x6e44>
  47824c:	sub	sp, sp, #0x20
  478250:	stp	x29, x30, [sp, #16]
  478254:	add	x29, sp, #0x10
  478258:	str	x0, [sp, #8]
  47825c:	ldr	x8, [sp, #8]
  478260:	cbnz	x8, 47826c <warn@@Base+0x6fb0>
  478264:	mov	x8, #0x1                   	// #1
  478268:	str	x8, [sp, #8]
  47826c:	ldr	x0, [sp, #8]
  478270:	bl	401a30 <malloc@plt>
  478274:	str	x0, [sp]
  478278:	ldr	x8, [sp]
  47827c:	cbnz	x8, 478288 <warn@@Base+0x6fcc>
  478280:	ldr	x0, [sp, #8]
  478284:	bl	47818c <warn@@Base+0x6ed0>
  478288:	ldr	x0, [sp]
  47828c:	ldp	x29, x30, [sp, #16]
  478290:	add	sp, sp, #0x20
  478294:	ret
  478298:	sub	sp, sp, #0x30
  47829c:	stp	x29, x30, [sp, #32]
  4782a0:	add	x29, sp, #0x20
  4782a4:	stur	x0, [x29, #-8]
  4782a8:	str	x1, [sp, #16]
  4782ac:	ldur	x8, [x29, #-8]
  4782b0:	cbz	x8, 4782bc <warn@@Base+0x7000>
  4782b4:	ldr	x8, [sp, #16]
  4782b8:	cbnz	x8, 4782c8 <warn@@Base+0x700c>
  4782bc:	mov	x8, #0x1                   	// #1
  4782c0:	str	x8, [sp, #16]
  4782c4:	stur	x8, [x29, #-8]
  4782c8:	ldur	x0, [x29, #-8]
  4782cc:	ldr	x1, [sp, #16]
  4782d0:	bl	401aa0 <calloc@plt>
  4782d4:	str	x0, [sp, #8]
  4782d8:	ldr	x8, [sp, #8]
  4782dc:	cbnz	x8, 4782f0 <warn@@Base+0x7034>
  4782e0:	ldur	x8, [x29, #-8]
  4782e4:	ldr	x9, [sp, #16]
  4782e8:	mul	x0, x8, x9
  4782ec:	bl	47818c <warn@@Base+0x6ed0>
  4782f0:	ldr	x0, [sp, #8]
  4782f4:	ldp	x29, x30, [sp, #32]
  4782f8:	add	sp, sp, #0x30
  4782fc:	ret
  478300:	sub	sp, sp, #0x30
  478304:	stp	x29, x30, [sp, #32]
  478308:	add	x29, sp, #0x20
  47830c:	stur	x0, [x29, #-8]
  478310:	str	x1, [sp, #16]
  478314:	ldr	x8, [sp, #16]
  478318:	cbnz	x8, 478324 <warn@@Base+0x7068>
  47831c:	mov	x8, #0x1                   	// #1
  478320:	str	x8, [sp, #16]
  478324:	ldur	x8, [x29, #-8]
  478328:	cbnz	x8, 47833c <warn@@Base+0x7080>
  47832c:	ldr	x0, [sp, #16]
  478330:	bl	401a30 <malloc@plt>
  478334:	str	x0, [sp, #8]
  478338:	b	47834c <warn@@Base+0x7090>
  47833c:	ldur	x0, [x29, #-8]
  478340:	ldr	x1, [sp, #16]
  478344:	bl	401ac0 <realloc@plt>
  478348:	str	x0, [sp, #8]
  47834c:	ldr	x8, [sp, #8]
  478350:	cbnz	x8, 47835c <warn@@Base+0x70a0>
  478354:	ldr	x0, [sp, #16]
  478358:	bl	47818c <warn@@Base+0x6ed0>
  47835c:	ldr	x0, [sp, #8]
  478360:	ldp	x29, x30, [sp, #32]
  478364:	add	sp, sp, #0x30
  478368:	ret
  47836c:	sub	sp, sp, #0x40
  478370:	stp	x29, x30, [sp, #48]
  478374:	add	x29, sp, #0x30
  478378:	mov	x8, #0x1                   	// #1
  47837c:	stur	x0, [x29, #-8]
  478380:	ldur	x0, [x29, #-8]
  478384:	str	x8, [sp, #16]
  478388:	bl	401900 <strlen@plt>
  47838c:	add	x8, x0, #0x1
  478390:	stur	x8, [x29, #-16]
  478394:	ldur	x8, [x29, #-16]
  478398:	ldr	x9, [sp, #16]
  47839c:	mul	x0, x9, x8
  4783a0:	bl	47824c <warn@@Base+0x6f90>
  4783a4:	str	x0, [sp, #24]
  4783a8:	ldr	x8, [sp, #24]
  4783ac:	ldur	x1, [x29, #-8]
  4783b0:	ldur	x2, [x29, #-16]
  4783b4:	mov	x0, x8
  4783b8:	str	x8, [sp, #8]
  4783bc:	bl	4018c0 <memcpy@plt>
  4783c0:	ldr	x0, [sp, #8]
  4783c4:	ldp	x29, x30, [sp, #48]
  4783c8:	add	sp, sp, #0x40
  4783cc:	ret
  4783d0:	stp	x29, x30, [sp, #-64]!
  4783d4:	mov	x29, sp
  4783d8:	stp	x19, x20, [sp, #16]
  4783dc:	adrp	x20, 4ba000 <warn@@Base+0x48d44>
  4783e0:	add	x20, x20, #0xd98
  4783e4:	stp	x21, x22, [sp, #32]
  4783e8:	adrp	x21, 4ba000 <warn@@Base+0x48d44>
  4783ec:	add	x21, x21, #0xd90
  4783f0:	sub	x20, x20, x21
  4783f4:	mov	w22, w0
  4783f8:	stp	x23, x24, [sp, #48]
  4783fc:	mov	x23, x1
  478400:	mov	x24, x2
  478404:	bl	401878 <mbrtowc@plt-0x38>
  478408:	cmp	xzr, x20, asr #3
  47840c:	b.eq	478438 <warn@@Base+0x717c>  // b.none
  478410:	asr	x20, x20, #3
  478414:	mov	x19, #0x0                   	// #0
  478418:	ldr	x3, [x21, x19, lsl #3]
  47841c:	mov	x2, x24
  478420:	add	x19, x19, #0x1
  478424:	mov	x1, x23
  478428:	mov	w0, w22
  47842c:	blr	x3
  478430:	cmp	x20, x19
  478434:	b.ne	478418 <warn@@Base+0x715c>  // b.any
  478438:	ldp	x19, x20, [sp, #16]
  47843c:	ldp	x21, x22, [sp, #32]
  478440:	ldp	x23, x24, [sp, #48]
  478444:	ldp	x29, x30, [sp], #64
  478448:	ret
  47844c:	nop
  478450:	ret
  478454:	nop
  478458:	mov	x2, x1
  47845c:	mov	x1, x0
  478460:	mov	w0, #0x0                   	// #0
  478464:	b	401ce0 <__xstat@plt>

Disassembly of section .fini:

0000000000478468 <.fini>:
  478468:	stp	x29, x30, [sp, #-16]!
  47846c:	mov	x29, sp
  478470:	ldp	x29, x30, [sp], #16
  478474:	ret
