{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767978361718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767978361718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  9 12:06:01 2026 " "Processing started: Fri Jan  9 12:06:01 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767978361718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978361718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_intro_workshop -c fpga_intro_workshop " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_intro_workshop -c fpga_intro_workshop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978361718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767978365610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767978365611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978396175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978396175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beginner_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beginner_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beginner_top-Behavioral " "Found design unit 1: beginner_top-Behavioral" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397589 ""} { "Info" "ISGN_ENTITY_NAME" "1 beginner_top " "Found entity 1: beginner_top" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978397589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_1-Behavioral " "Found design unit 1: activity_1-Behavioral" {  } { { "activity_1.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397590 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_1 " "Found entity 1: activity_1" {  } { { "activity_1.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978397590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_2-Behavioral " "Found design unit 1: activity_2-Behavioral" {  } { { "activity_2.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397593 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_2 " "Found entity 1: activity_2" {  } { { "activity_2.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978397593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_3-Behavioral " "Found design unit 1: activity_3-Behavioral" {  } { { "activity_3.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397594 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_3 " "Found entity 1: activity_3" {  } { { "activity_3.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767978397594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978397594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beginner_top " "Elaborating entity \"beginner_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767978397667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activity_1 activity_1:ACT1 " "Elaborating entity \"activity_1\" for hierarchy \"activity_1:ACT1\"" {  } { { "beginner_top.vhd" "ACT1" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767978397697 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED activity_1.vhd(11) " "VHDL Signal Declaration warning at activity_1.vhd(11): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_1.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_1.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767978397701 "|beginner_top|activity_1:ACT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activity_2 activity_2:ACT2 " "Elaborating entity \"activity_2\" for hierarchy \"activity_2:ACT2\"" {  } { { "beginner_top.vhd" "ACT2" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767978397721 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 activity_2.vhd(8) " "VHDL Signal Declaration warning at activity_2.vhd(8): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_2.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767978397721 "|beginner_top|activity_2:ACT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "activity_3 activity_3:ACT3 " "Elaborating entity \"activity_3\" for hierarchy \"activity_3:ACT3\"" {  } { { "beginner_top.vhd" "ACT3" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767978397727 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 activity_3.vhd(12) " "VHDL Signal Declaration warning at activity_3.vhd(12): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_3.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/activity_3.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767978397727 "|beginner_top|activity_3:ACT3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767978398508 "|beginner_top|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767978398508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767978398806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767978398806 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "beginner_top.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activities_1-3/beginner_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767978398907 "|beginner_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767978398907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767978398909 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767978398909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767978398909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767978398946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  9 12:06:38 2026 " "Processing ended: Fri Jan  9 12:06:38 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767978398946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767978398946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767978398946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767978398946 ""}
