# Assassyn å…¥é—¨æ•™ç¨‹ï¼šä» Python åˆ°ç¡¬ä»¶è®¾è®¡

> **ç›®æ ‡è¯»è€…ï¼š** ä¼š Pythonï¼Œä½†ä¸å®Œå…¨ç†è§£ä½“ç³»ç»“æ„/RTLï¼Œæ²¡å†™è¿‡ Verilog/VHDLï¼Œå®Œå…¨ä¸äº†è§£ Assassyn çš„å¼€å‘è€…

> **å­¦ä¹ ç›®æ ‡ï¼š** ç†è§£ Assassyn çš„åŸºæœ¬å»ºæ¨¡æ€æƒ³ï¼Œæ­£ç¡®åŒºåˆ†çŠ¶æ€ä¸è®¡ç®—ï¼Œå†™å‡ºä¸€ä¸ªå¯è¿è¡Œã€è¡Œä¸ºç¬¦åˆé¢„æœŸçš„ Assassyn æ¨¡å‹

> **ğŸ’¡ å¿«é€Ÿå¼€å§‹ï¼š** å¦‚æœä½ æƒ³å¿«é€Ÿäº†è§£åŸºæœ¬è¯­æ³•ï¼Œå¯ä»¥å…ˆæŸ¥çœ‹ [`assassynåŸºæœ¬è¯­æ³•é€ŸæŸ¥.md`](assassynåŸºæœ¬è¯­æ³•é€ŸæŸ¥.md)ï¼Œç„¶åå†å›æ¥æ·±å…¥å­¦ä¹ æ¦‚å¿µã€‚

---

## 1ï¸âƒ£ ä½¿ç”¨ Assassyn å‰å¿…é¡»ç†è§£çš„æœ€å°‘æ¦‚å¿µ

### ä»€ä¹ˆæ˜¯"çŠ¶æ€/å¯„å­˜å™¨"ï¼Ÿ

åœ¨æ™®é€š Python ä¸­ï¼Œæˆ‘ä»¬ä¹ æƒ¯äºå˜é‡å¯ä»¥éšæ—¶ä¿®æ”¹ï¼š

```python
# æ™®é€š Python ä»£ç 
counter = 0
counter = counter + 1  # ç«‹å³ç”Ÿæ•ˆ
print(counter)  # è¾“å‡º: 1
```

ä½†åœ¨ Assassyn ä¸­ï¼Œ**å¯„å­˜å™¨ï¼ˆçŠ¶æ€ï¼‰** å®Œå…¨ä¸åŒï¼š

```python
# Assassyn ä»£ç 
cnt = RegArray(UInt(32), 1)  # åˆ›å»ºä¸€ä¸ª32ä½å¯„å­˜å™¨
v = cnt[0] + UInt(32)(1)     # è¯»å–å½“å‰å€¼å¹¶è®¡ç®—æ–°å€¼
(cnt & self)[0] <= v         # å®‰æ’åœ¨ä¸‹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸæ›´æ–°
```

**æœ¬è´¨åŒºåˆ«ï¼š**
- æ™®é€š Python å˜é‡ï¼šç«‹å³ä¿®æ”¹ï¼Œç«‹å³ç”Ÿæ•ˆ
- Assassyn å¯„å­˜å™¨ï¼š**å½“å‰å‘¨æœŸè¯»å–ï¼Œä¸‹ä¸€ä¸ªå‘¨æœŸæ‰æ›´æ–°**

```mermaid
timeline
    title Python å˜é‡ vs Assassyn å¯„å­˜å™¨
    section Python å˜é‡
        å‘¨æœŸ N : counter = 0
        å‘¨æœŸ N : counter = counter + 1  (ç«‹å³ç”Ÿæ•ˆ)
        å‘¨æœŸ N : print(counter)  (è¾“å‡º: 1)
    section Assassyn å¯„å­˜å™¨
        å‘¨æœŸ N : cnt[0] = 0
        å‘¨æœŸ N : (cnt & self)[0] <= cnt[0] + 1  (å®‰æ’æ›´æ–°)
        å‘¨æœŸ N : print(cnt[0])  (è¾“å‡º: 0ï¼Œè¿˜æ˜¯æ—§å€¼)
        å‘¨æœŸ N+1 : cnt[0] = 1  (æ–°å€¼ç”Ÿæ•ˆ)
```

**å¦‚æœæ²¡è¿™æ ·ç†è§£ï¼Œä»£ç ä¼šå†™é”™åœ¨å“ªé‡Œï¼Ÿ**
```python
# é”™è¯¯ç†è§£ï¼šä»¥ä¸ºä¼šç«‹å³ç”Ÿæ•ˆ
(cnt & self)[0] <= cnt[0] + UInt(32)(1)
result = cnt[0]  # é”™è¯¯ï¼è¿™é‡Œè¯»çš„è¿˜æ˜¯æ—§å€¼ï¼Œä¸æ˜¯åˆšåˆš+1åçš„å€¼

# æ­£ç¡®ç†è§£ï¼šä¿å­˜è®¡ç®—å€¼
new_value = cnt[0] + UInt(32)(1)
(cnt & self)[0] <= new_value
result = new_value  # ä½¿ç”¨è®¡ç®—å€¼
```

### ä»€ä¹ˆæ˜¯"å‘¨æœŸ/tick"ï¼Ÿ

**å‘¨æœŸ**æ˜¯ç¡¬ä»¶ä¸–ç•Œçš„åŸºæœ¬æ—¶é—´å•ä½ã€‚æ¯ä¸ªå‘¨æœŸå†…ï¼š
1. æ‰€æœ‰å¯„å­˜å™¨**åŒæ—¶**è¯»å–ä¸Šä¸€å‘¨æœŸçš„å€¼
2. æ‰€æœ‰ç»„åˆé€»è¾‘**å¹¶è¡Œ**è®¡ç®—
3. è®¡ç®—ç»“æœ**åŒæ—¶**å†™å…¥å¯„å­˜å™¨ï¼ˆä¸‹ä¸€å‘¨æœŸå¯è§ï¼‰

```mermaid
flowchart LR
    subgraph å‘¨æœŸ N
        A["è¯»å–å¯„å­˜å™¨<br>cnt = 5"] --> B["ç»„åˆé€»è¾‘è®¡ç®—<br>v = 5 + 1 = 6"]
        B --> C["å®‰æ’æ›´æ–°<br>(cnt & self)[0] <= 6"]
    end
    
    subgraph å‘¨æœŸ N+1
        D["å¯„å­˜å™¨æ›´æ–°<br>cnt = 6"] --> E["ç»„åˆé€»è¾‘è®¡ç®—<br>new_v = 6 + 1 = 7"]
    end
    
    C --> D
```

```python
# å‘¨æœŸ Nï¼šè¯»å– cnt = 5
v = cnt[0] + UInt(32)(1)  # è®¡ç®— v = 6
(cnt & self)[0] <= v        # å®‰æ’æ›´æ–°

# å‘¨æœŸ N+1ï¼šcnt ç°åœ¨æ˜¯ 6
new_v = cnt[0] + UInt(32)(1)  # è®¡ç®— new_v = 7
```

**å¦‚æœæ²¡è¿™æ ·ç†è§£ï¼Œä»£ç ä¼šå†™é”™åœ¨å“ªé‡Œï¼Ÿ**
```python
# é”™è¯¯ï¼šä»¥ä¸ºå¯ä»¥é“¾å¼æ›´æ–°
(cnt & self)[0] <= cnt[0] + UInt(32)(1)  # 5 -> 6
(cnt & self)[0] <= cnt[0] + UInt(32)(2)  # ä»¥ä¸ºèƒ½ 6 -> 8ï¼Œå®é™…è¿˜æ˜¯ 5 -> 7
```

### ä»€ä¹ˆæ˜¯"ç»„åˆé€»è¾‘"ï¼Ÿ

**ç»„åˆé€»è¾‘**æ˜¯"æ¯ä¸ªå‘¨æœŸé‡Œåå¤è®¡ç®—çš„è§„åˆ™"ï¼Œå°±åƒæ•°å­¦å‡½æ•°ï¼š

```python
# ç»„åˆé€»è¾‘ï¼šè¾“å…¥ç¡®å®šï¼Œè¾“å‡ºå°±ç¡®å®š
def add(a, b):
    return a + b  # çº¯è®¡ç®—ï¼Œæ²¡æœ‰çŠ¶æ€
```

åœ¨ Assassyn ä¸­ï¼Œç»„åˆé€»è¾‘å†™åœ¨ `@module.combinational` è£…é¥°çš„å‡½æ•°é‡Œï¼š

```python
@module.combinational
def build(self):
    a, b = self.pop_all_ports(True)  # è¯»å–è¾“å…¥
    c = a + b                       # ç»„åˆé€»è¾‘è®¡ç®—
    log("a + b = {}", c)            # è¾“å‡ºç»“æœ
```

**ç»„åˆé€»è¾‘çš„ç‰¹ç‚¹ï¼š**
- æ²¡æœ‰è®°å¿†åŠŸèƒ½
- è¾“å…¥ç›¸åŒï¼Œè¾“å‡ºä¸€å®šç›¸åŒ
- åœ¨ä¸€ä¸ªå‘¨æœŸå†…å®Œæˆè®¡ç®—

**å¦‚æœæ²¡è¿™æ ·ç†è§£ï¼Œä»£ç ä¼šå†™é”™åœ¨å“ªé‡Œï¼Ÿ**
```python
# é”™è¯¯ï¼šåœ¨ç»„åˆé€»è¾‘ä¸­è¯•å›¾ä¿å­˜çŠ¶æ€
@module.combinational
def build(self):
    if self.some_condition:  # é”™è¯¯ï¼ç»„åˆé€»è¾‘ä¸åº”è¯¥æœ‰"è®°å¿†"
        self.counter = self.counter + 1
```

---

## 2ï¸âƒ£ Assassyn ä¸­ä½ æ˜¯å¦‚ä½•"å†™ä¸€ä¸ªç³»ç»Ÿ"çš„

### Assassyn ä»£ç å¤§è‡´é•¿ä»€ä¹ˆæ ·

ä¸€ä¸ªå®Œæ•´çš„ Assassyn ç³»ç»Ÿé€šå¸¸åŒ…å«ï¼š

```mermaid
flowchart TD
    A[å¯¼å…¥æ¨¡å—] --> B[å®šä¹‰ç¡¬ä»¶æ¨¡å—]
    B --> C[æ„å»ºç³»ç»Ÿ]
    C --> D[ç”Ÿæˆä»¿çœŸå™¨]
    D --> E[è¿è¡Œä»¿çœŸ]
```

```python
# 1. å¯¼å…¥å¿…è¦æ¨¡å—
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

# 2. å®šä¹‰ç¡¬ä»¶æ¨¡å—
class MyModule(Module):
    def __init__(self):
        super().__init__(ports={})  # å®šä¹‰ç«¯å£
        
    @module.combinational
    def build(self):
        # ç»„åˆé€»è¾‘å’ŒçŠ¶æ€æ›´æ–°
        pass

# 3. æ„å»ºç³»ç»Ÿ
def test_my_system():
    sys = SysBuilder('my_system')
    with sys:
        module = MyModule()
        module.build()
    
    # 4. ç”Ÿæˆä»¿çœŸå™¨å¹¶è¿è¡Œ
    simulator_path, verilator_path = elaborate(sys, verilog=utils.has_verilator())
    raw = utils.run_simulator(simulator_path)
    print(raw)
```

### å“ªäº›éƒ¨åˆ†æ˜¯"é•¿æœŸå­˜åœ¨çš„çŠ¶æ€"

**çŠ¶æ€**é€šè¿‡ `RegArray` å®šä¹‰ï¼Œé•¿æœŸå­˜åœ¨ï¼š

```python
class Counter(Module):
    @module.combinational
    def build(self):
        # è¿™äº›æ˜¯é•¿æœŸå­˜åœ¨çš„çŠ¶æ€
        cnt = RegArray(UInt(32), 1)        # è®¡æ•°å™¨
        flag = RegArray(Bits(1), 1)        # æ ‡å¿—ä½
        history = RegArray(UInt(32), 10)   # å†å²è®°å½•
        
        # çŠ¶æ€æ›´æ–°
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
```

**çŠ¶æ€çš„ç‰¹ç‚¹ï¼š**
- ä½¿ç”¨ `RegArray` å£°æ˜
- é€šè¿‡ `(reg & self)[index] <= value` æ›´æ–°
- åœ¨ä¸‹ä¸€ä¸ªå‘¨æœŸæ‰å¯è§æ–°å€¼

### å“ªäº›éƒ¨åˆ†æ˜¯"æ¯ä¸ªå‘¨æœŸéƒ½ä¼šé‡æ–°è®¡ç®—çš„è§„åˆ™"

**ç»„åˆé€»è¾‘**æ¯ä¸ªå‘¨æœŸé‡æ–°è®¡ç®—ï¼š

```python
@module.combinational
def build(self):
    cnt = RegArray(UInt(32), 1)
    
    # è¿™äº›æ˜¯æ¯ä¸ªå‘¨æœŸé‡æ–°è®¡ç®—çš„è§„åˆ™
    current_value = cnt[0]                    # è¯»å–å½“å‰çŠ¶æ€
    doubled = current_value * UInt(32)(2)     # è®¡ç®—
    is_even = (current_value & UInt(32)(1)) == UInt(32)(0)  # åˆ¤æ–­
    
    # æ¡ä»¶æ‰§è¡Œ
    with Condition(is_even):
        log("å¶æ•°: {}", current_value)
```

### å‘¨æœŸæ˜¯å¦‚ä½•æ¨åŠ¨ç³»ç»Ÿå‰è¿›çš„

**Driver æ¨¡å—**æ˜¯ç³»ç»Ÿçš„å¼•æ“ï¼š

```mermaid
flowchart LR
    subgraph æ¯ä¸ªå‘¨æœŸ
        A[Driver æ‰§è¡Œ] --> B[è¯»å–çŠ¶æ€]
        B --> C[è®¡ç®—æ–°å€¼]
        C --> D[æ›´æ–°çŠ¶æ€]
        D --> E[è°ƒç”¨å…¶ä»–æ¨¡å—]
    end
    
    subgraph å‘¨æœŸæ¨è¿›
        F[å‘¨æœŸ N] --> G[å‘¨æœŸ N+1]
        G --> H[å‘¨æœŸ N+2]
    end
    
    E --> F
```

```python
class Driver(Module):
    def __init__(self):
        super().__init__(ports={})  # Driver é€šå¸¸æ²¡æœ‰ç«¯å£
        
    @module.combinational
    def build(self):
        # Driver æ¯ä¸ªå‘¨æœŸéƒ½ä¼šè¢«æ‰§è¡Œ
        cnt = RegArray(UInt(32), 1)
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        
        # æ¨åŠ¨å…¶ä»–æ¨¡å—
        with Condition(cnt[0] < UInt(32)(100)):
            self.other_module.async_called(data=cnt[0])
```

**Driver çš„ç‰¹ç‚¹ï¼š**
- æ²¡æœ‰ç«¯å£ï¼ˆé€šå¸¸ï¼‰
- æ¯ä¸ªå‘¨æœŸæ— æ¡ä»¶æ‰§è¡Œ
- è´Ÿè´£é©±åŠ¨æ•´ä¸ªç³»ç»Ÿ

---

## 3ï¸âƒ£ ä» examples ä¸­å­¦åˆ°çš„çœŸå®ä½¿ç”¨æ–¹å¼

### ä¸€ä¸ªå¯è¿è¡Œçš„ Assassyn æ¨¡å‹é€šå¸¸ç”±å“ªäº›éƒ¨åˆ†ç»„æˆï¼Ÿ

åˆ†æ examples ç›®å½•ï¼Œæˆ‘ä»¬å‘ç°ä¸€ä¸ªå®Œæ•´æ¨¡å‹åŒ…å«ï¼š

1. **çŠ¶æ€å®šä¹‰**ï¼šä½¿ç”¨ `RegArray` å®šä¹‰å¯„å­˜å™¨
2. **ç»„åˆé€»è¾‘**ï¼šåœ¨ `@module.combinational` å‡½æ•°ä¸­
3. **æ¨¡å—é—´é€šä¿¡**ï¼šé€šè¿‡ `async_called` å’Œç«¯å£
4. **ç³»ç»Ÿæ„å»º**ï¼šä½¿ç”¨ `SysBuilder` ç»„ç»‡æ¨¡å—
5. **ä»¿çœŸè¿è¡Œ**ï¼šè°ƒç”¨ `elaborate` å’Œ `utils.run_simulator`

```python
# å…¸å‹ç»“æ„ï¼ˆæ¥è‡ª examples/asic_axbplusc.pyï¼‰
class PlusC(Module):
    def __init__(self):
        super().__init__(ports={
            'a': Port(Int(32)),
            'b': Port(Int(32)),
            'c': Port(Int(64)),
            'axb': Port(Int(64)),
            'cnt': Port(Int(32))
        })
        
    @module.combinational
    def build(self, stage4_reg: Array):
        a, b, c, axb, cnt = self.pop_all_ports(True)
        stage4_reg[0] = axb + c  # çŠ¶æ€æ›´æ–°
        with Condition(cnt == Int(32)(37)):
            log("The result of {:?} * {:?} + {:?} = {:?}", a, b, c, stage4_reg[0])
```

### å¤šæ¨¡å—ä¹‹é—´çš„äº’ç›¸è°ƒç”¨ï¼ˆå¼‚æ­¥è°ƒç”¨ï¼‰

åœ¨ Assassyn ä¸­ï¼Œæ¨¡å—é—´é€šè¿‡ `async_called` è¿›è¡Œå¼‚æ­¥é€šä¿¡ï¼š

```python
# è°ƒç”¨è€…æ¨¡å—
class Driver(Module):
    @module.combinational
    def build(self, target: TargetModule):
        # å‡†å¤‡æ•°æ®
        data = some_calculation()
        
        # å¼‚æ­¥è°ƒç”¨ç›®æ ‡æ¨¡å—
        target.async_called(param1=data, param2=other_value)
        
        # è°ƒç”¨ä¼šå»¶è¿Ÿä¸€ä¸ªå‘¨æœŸæ‰§è¡Œ
        log("å‘é€æ•°æ®åˆ°ç›®æ ‡æ¨¡å—: {}", data)

# è¢«è°ƒç”¨æ¨¡å—
class TargetModule(Module):
    def __init__(self):
        super().__init__(ports={
            'param1': Port(Int(32)),
            'param2': Port(Int(32))
        })
    
    @module.combinational
    def build(self):
        # æ¥æ”¶è°ƒç”¨å‚æ•°
        param1, param2 = self.pop_all_ports(True)
        
        # æ‰§è¡Œå¤„ç†é€»è¾‘
        result = param1 + param2
        
        log("æ¥æ”¶åˆ°æ•°æ®: {} + {} = {}", param1, param2, result)
```

**å…³é”®ç‰¹ç‚¹ï¼š**
- è°ƒç”¨è€…ä½¿ç”¨ `target.async_called(...)` å‘èµ·è°ƒç”¨
- è¢«è°ƒç”¨è€…é€šè¿‡ `self.pop_all_ports(True)` æ¥æ”¶å‚æ•°
- è°ƒç”¨ä¼šåœ¨ä¸‹ä¸€ä¸ªå‘¨æœŸæ‰§è¡Œï¼Œå½¢æˆæµæ°´çº¿

### åˆå­¦è€…æœ€å®¹æ˜“çŠ¯çš„é”™è¯¯æœ‰å“ªäº›ï¼Ÿ

1. **æ··æ·†ç«‹å³æ›´æ–°å’Œå»¶è¿Ÿæ›´æ–°**
```python
# é”™è¯¯ï¼šä»¥ä¸ºç«‹å³ç”Ÿæ•ˆ
(cnt & self)[0] <= cnt[0] + 1
result = cnt[0]  # é”™è¯¯ï¼è¯»çš„æ˜¯æ—§å€¼

# æ­£ç¡®ï¼šç†è§£å»¶è¿Ÿ
v = cnt[0] + 1
(cnt & self)[0] <= v
result = v  # ä½¿ç”¨è®¡ç®—å€¼
```

```mermaid
timeline
    title é”™è¯¯ vs æ­£ç¡®çš„å¯„å­˜å™¨æ›´æ–°
    section é”™è¯¯æ–¹å¼
        å‘¨æœŸ N : (cnt & self)[0] <= cnt[0] + 1
        å‘¨æœŸ N : result = cnt[0]  (é”™è¯¯ï¼è¯»æ—§å€¼)
    section æ­£ç¡®æ–¹å¼
        å‘¨æœŸ N : v = cnt[0] + 1
        å‘¨æœŸ N : (cnt & self)[0] <= v
        å‘¨æœŸ N : result = v  (æ­£ç¡®ï¼ç”¨è®¡ç®—å€¼)
```

2. **åœ¨ç»„åˆé€»è¾‘ä¸­è¯•å›¾ä¿å­˜çŠ¶æ€**
```python
# é”™è¯¯ï¼šç»„åˆé€»è¾‘ä¸­ä¸åº”è¯¥æœ‰çŠ¶æ€
@module.combinational
def build(self):
    if some_condition:
        self.state = self.state + 1  # é”™è¯¯ï¼

# æ­£ç¡®ï¼šä½¿ç”¨å¯„å­˜å™¨
@module.combinational
def build(self):
    state = RegArray(UInt(32), 1)
    with Condition(some_condition):
        (state & self)[0] <= state[0] + UInt(32)(1)
```

3. **ç«¯å£ä½¿ç”¨é”™è¯¯**
```python
# é”™è¯¯ï¼šç›´æ¥è®¿é—®ç«¯å£
def build(self):
    a = self.a  # é”™è¯¯ï¼

# æ­£ç¡®ï¼šé€šè¿‡ pop_all_ports
def build(self):
    a, b = self.pop_all_ports(True)
```

### tutorials æ²¡æ˜è¯´ã€ä½† examples å®é™…ä¾èµ–çš„é‡è¦çº¦å®š

1. **æ¨¡å—å‘½åçº¦å®š**
```python
# Driver ä½œä¸ºå…¥å£æ¨¡å—
class Driver(Module):
    pass

# å…¶ä»–åŠŸèƒ½æ¨¡å—æœ‰æè¿°æ€§åç§°
class Adder(Module):
    pass

class MemoryController(Module):
    pass
```

2. **çŠ¶æ€æ›´æ–°æ¨¡å¼**
```python
# é›†ä¸­æ›´æ–°çŠ¶æ€
@module.combinational
def build(self):
    cnt = RegArray(UInt(32), 1)
    addr = RegArray(UInt(32), 1)
    
    # å…ˆè®¡ç®—æ‰€æœ‰æ–°å€¼
    new_cnt = cnt[0] + 1
    new_addr = addr[0] + 4
    
    # ç„¶åé›†ä¸­æ›´æ–°
    (cnt & self)[0] <= new_cnt
    (addr & self)[0] <= new_addr
```

3. **æ¡ä»¶æ‰§è¡Œæ¨¡å¼**
```python
# ä½¿ç”¨ with Condition
with Condition(enable):
    # æ¡ä»¶ä¸ºçœŸæ—¶æ‰§è¡Œçš„é€»è¾‘
    self.target.async_called(data=value)

# è€Œä¸æ˜¯ if-else
if enable:  # é”™è¯¯ï¼è¿™æ˜¯ Python çš„ ifï¼Œä¸æ˜¯ç¡¬ä»¶çš„æ¡ä»¶
    self.target.async_called(data=value)
```

---

## 4ï¸âƒ£ ä¸ºä»€ä¹ˆ Assassyn è¦"çœ‹èµ·æ¥åƒ RTL"ï¼ˆå¼±ç†è®ºç‰ˆï¼‰

### ä¸ºä»€ä¹ˆ Assassyn å¼ºè°ƒ"å¯„å­˜å™¨ + å‘¨æœŸ"

**ç¡¬ä»¶çš„æœ¬è´¨**æ˜¯ï¼š
- æœ‰é™çš„çŠ¶æ€å­˜å‚¨ï¼ˆå¯„å­˜å™¨ï¼‰
- ç¦»æ•£çš„æ—¶é—´æ¨è¿›ï¼ˆæ—¶é’Ÿå‘¨æœŸï¼‰
- å¹¶è¡Œçš„ç»„åˆé€»è¾‘è®¡ç®—

Assassyn çš„è®¾è®¡ç›´æ¥åæ˜ äº†è¿™ä¸ªæœ¬è´¨ï¼š

```python
# å¯„å­˜å™¨ï¼ˆçŠ¶æ€å­˜å‚¨ï¼‰
cnt = RegArray(UInt(32), 1)

# å‘¨æœŸï¼ˆç¦»æ•£æ—¶é—´ï¼‰
# æ¯ä¸ª build() è°ƒç”¨ä»£è¡¨ä¸€ä¸ªå‘¨æœŸ

# ç»„åˆé€»è¾‘ï¼ˆå¹¶è¡Œè®¡ç®—ï¼‰
result = cnt[0] * UInt(32)(2)
```

### ä¸ºä»€ä¹ˆä¸èƒ½åƒæ™®é€š Python ä¸€æ ·éšæ„æ”¹çŠ¶æ€

**ç¡¬ä»¶çš„é™åˆ¶**ï¼š
- æ‰€æœ‰å¯„å­˜å™¨åŒæ—¶æ›´æ–°ï¼Œä¸èƒ½æœ‰å…ˆåé¡ºåº
- ç»„åˆé€»è¾‘æ²¡æœ‰è®°å¿†ï¼Œä¸èƒ½ä¾èµ–å†å²
- æ—¶åºå¿…é¡»æ˜ç¡®ï¼Œä¸èƒ½æœ‰éšå¼ä¾èµ–

```python
# Python é£æ ¼ï¼šé¡ºåºæ‰§è¡Œ
a = a + 1
b = a * 2  # b ä½¿ç”¨æ›´æ–°åçš„ a

# RTL é£æ ¼ï¼šå¹¶è¡Œæ‰§è¡Œ
new_a = a + 1
new_b = a * 2  # b ä½¿ç”¨åŸæ¥çš„ a
(a & self)[0] <= new_a
(b & self)[0] <= new_b
```

### è¿™ç§å†™æ³•ç›¸æ¯”æ™®é€š Python æ¨¡æ‹Ÿå¸¦æ¥çš„å¥½å¤„æ˜¯ä»€ä¹ˆ

1. **å¯ç»¼åˆ**ï¼šèƒ½è½¬æ¢æˆçœŸå®çš„ç¡¬ä»¶ç”µè·¯
2. **æ€§èƒ½å¯é¢„æµ‹**ï¼šæ¯ä¸ªå‘¨æœŸçš„è¡Œä¸ºç¡®å®š
3. **å¹¶è¡Œæ€§æ˜ç¡®**ï¼šå¤©ç„¶æ”¯æŒç¡¬ä»¶å¹¶è¡Œ
4. **æ—¶åºç²¾ç¡®**ï¼šèƒ½å‡†ç¡®å»ºæ¨¡ç¡¬ä»¶æ—¶åº

```mermaid
flowchart LR
    subgraph Assassyn ä»£ç 
        A["cnt = RegArray(UInt(32), 1)"] --> B["doubled = cnt[0] * 2"]
        B --> C["(cnt & self)[0] <= doubled"]
    end
    
    subgraph å¯¹åº”ç¡¬ä»¶
        D["32ä½å¯„å­˜å™¨"] --> E["ç»„åˆé€»è¾‘ä¹˜æ³•å™¨"]
        E --> F["å¯„å­˜å™¨æ›´æ–°"]
    end
    
    A -.-> D
    B -.-> E
    C -.-> F
```

```python
# Assassyn ä»£ç ç›´æ¥å¯¹åº”ç¡¬ä»¶
cnt = RegArray(UInt(32), 1)           # 32ä½å¯„å­˜å™¨
doubled = cnt[0] * UInt(32)(2)        # ç»„åˆé€»è¾‘ä¹˜æ³•å™¨
(cnt & self)[0] <= doubled            # å¯„å­˜å™¨æ›´æ–°
```

---

## 5ï¸âƒ£ å®é™…ä¸Šæ‰‹æŒ‡å—ï¼ˆHow-toï¼‰

### æ­¥éª¤1ï¼šæ˜ç¡®ä½ è¦å»ºæ¨¡çš„çŠ¶æ€æ˜¯ä»€ä¹ˆ

**æ€è€ƒé—®é¢˜**ï¼šä½ çš„ç³»ç»Ÿéœ€è¦è®°ä½ä»€ä¹ˆä¿¡æ¯ï¼Ÿ

```mermaid
mindmap
  root((ç³»ç»ŸçŠ¶æ€))
    è®¡æ•°å™¨
      å½“å‰å€¼
    FIFO
      å­˜å‚¨æ•°æ®
      è¯»æŒ‡é’ˆ
      å†™æŒ‡é’ˆ
    çŠ¶æ€æœº
      å½“å‰çŠ¶æ€
      è®¡æ—¶å™¨
    ç¼“å­˜
      æœ‰æ•ˆä½
      æ ‡ç­¾
      æ•°æ®
```

**ç¤ºä¾‹**ï¼šè®¡æ•°å™¨éœ€è¦è®°ä½å½“å‰è®¡æ•°å€¼
```python
# çŠ¶æ€ï¼šå½“å‰è®¡æ•°å€¼
cnt = RegArray(UInt(32), 1)
```

**ç¤ºä¾‹**ï¼šFIFO éœ€è¦è®°ä½å­˜å‚¨çš„æ•°æ®å’Œè¯»å†™æŒ‡é’ˆ
```python
# çŠ¶æ€ï¼šå­˜å‚¨æ•°ç»„ã€è¯»æŒ‡é’ˆã€å†™æŒ‡é’ˆ
data = RegArray(UInt(32), 16)
read_ptr = RegArray(UInt(4), 1)
write_ptr = RegArray(UInt(4), 1)
```

### SRAMï¼ˆé™æ€éšæœºå­˜å–å­˜å‚¨å™¨ï¼‰

SRAM æ˜¯ Assassyn ä¸­ç”¨äºå¤§å®¹é‡å­˜å‚¨çš„ç»„ä»¶ï¼š

```python
# åˆ›å»º SRAM
sram = SRAM(width=32, depth=512, init_file="data.hex")

# SRAM æ¥å£
sram.build(
    we,           # å†™ä½¿èƒ½ (Bits(1))
    re,           # è¯»ä½¿èƒ½ (Bits(1))
    addr,          # åœ°å€ (Int(9))
    wdata          # å†™æ•°æ® (Bits(32))
)

# è¯»å– SRAM æ•°æ®ï¼ˆé€šè¿‡ä¸‹æ¸¸æ¨¡å—ï¼‰
class MemUser(Module):
    def __init__(self):
        super().__init__(ports={'rdata': Port(Bits(32))})
        
    @module.combinational
    def build(self):
        rdata = self.pop_all_ports(False)  # è¯»å– SRAM è¾“å‡º
        # å¤„ç†è¯»å–çš„æ•°æ®
        processed = rdata + UInt(32)(1)
        log("SRAM æ•°æ®: {} -> {}", rdata, processed)
```

**SRAM çš„ç‰¹ç‚¹ï¼š**
- å¤§å®¹é‡å­˜å‚¨ï¼ˆé€šå¸¸æ¯” RegArray å¤§ï¼‰
- åŒæ­¥è¯»å–ï¼šè¯»æ•°æ®å»¶è¿Ÿä¸€ä¸ªå‘¨æœŸ
- éœ€è¦æ§åˆ¶ä¿¡å·ï¼šå†™ä½¿èƒ½ã€è¯»ä½¿èƒ½ã€åœ°å€
- å¯é€‰åˆå§‹åŒ–æ–‡ä»¶

### FIFOï¼ˆå…ˆè¿›å…ˆå‡ºé˜Ÿåˆ—ï¼‰

FIFO æ˜¯å¸¸ç”¨çš„æ•°æ®ç»“æ„ï¼Œåœ¨ Assassyn ä¸­å¯ä»¥è¿™æ ·å®ç°ï¼š

```python
class FIFO(Module):
    def __init__(self, width=32, depth=16):
        super().__init__(ports={
            'data_in': Port(Bits(width)),
            'read_en': Port(Bits(1))
        })
        
        # FIFO çŠ¶æ€
        self.buffer = RegArray(Bits(width), depth)
        self.read_ptr = RegArray(UInt(log2(depth)), 1)
        self.write_ptr = RegArray(UInt(log2(depth)), 1)
        self.count = RegArray(UInt(log2(depth)+1), 1)
    
    @module.combinational
    def build(self):
        data_in, read_en = self.pop_all_ports(True)
        
        # å†™å…¥é€»è¾‘
        with Condition(~self.is_full()):
            self.buffer[self.write_ptr[0]] <= data_in
            self.write_ptr[0] <= self.write_ptr[0] + 1
            self.count[0] <= self.count[0] + 1
        
        # è¯»å–é€»è¾‘
        with Condition(read_en & ~self.is_empty()):
            output_data = self.buffer[self.read_ptr[0]]
            self.read_ptr[0] <= self.read_ptr[0] + 1
            self.count[0] <= self.count[0] - 1
        
        # çŠ¶æ€æŸ¥è¯¢è¾…åŠ©æ–¹æ³•
        def is_full():
            return self.count[0] == UInt(depth)(0)
        
        def is_empty():
            return self.count[0] == UInt(0)(0)
```

**FIFO çš„ç‰¹ç‚¹ï¼š**
- å…ˆè¿›å…ˆå‡ºçš„æ•°æ®ç®¡ç†
- éœ€è¦ç®¡ç†è¯»å†™æŒ‡é’ˆå’Œè®¡æ•°
- éœ€è¦å¤„ç†ç©º/æ»¡çŠ¶æ€
- å¸¸ç”¨äºæ¨¡å—é—´æ•°æ®ç¼“å†²

### æ­¥éª¤2ï¼šç”¨ Assassyn å®šä¹‰è¿™äº›çŠ¶æ€

**åŸºæœ¬æ¨¡å¼**ï¼š
```python
class MyModule(Module):
    @module.combinational
    def build(self):
        # å®šä¹‰çŠ¶æ€
        state1 = RegArray(Type1, size1)
        state2 = RegArray(Type2, size2)
        # ...
```

**å¸¸è§çŠ¶æ€ç±»å‹**ï¼š
```python
# è®¡æ•°å™¨
counter = RegArray(UInt(32), 1)

# æ ‡å¿—ä½
flags = RegArray(Bits(1), 4)

# æ•°æ®ç¼“å†²åŒº
buffer = RegArray(UInt(8), 256)

# çŠ¶æ€æœº
fsm_state = RegArray(Bits(2), 1)
```

### æ­¥éª¤3ï¼šå†™å‡ºæ¯ä¸ªå‘¨æœŸæ›´æ–°çŠ¶æ€çš„è§„åˆ™

**åŸºæœ¬æ¨¡å¼**ï¼š
```python
@module.combinational
def build(self):
    # è¯»å–å½“å‰çŠ¶æ€
    current = self.state[0]
    
    # è®¡ç®—æ–°å€¼
    new_value = some_calculation(current)
    
    # æ›´æ–°çŠ¶æ€ï¼ˆä¸‹ä¸€å‘¨æœŸç”Ÿæ•ˆï¼‰
    (self.state & self)[0] <= new_value
```

**ç¤ºä¾‹ï¼šå¸¦æ¡ä»¶çš„çŠ¶æ€æ›´æ–°**
```python
@module.combinational
def build(self):
    cnt = RegArray(UInt(32), 1)
    current = cnt[0]
    
    # è®¡ç®—æ–°å€¼
    incremented = current + UInt(32)(1)
    
    # æ¡ä»¶æ›´æ–°
    with Condition(current < UInt(32)(100)):
        (cnt & self)[0] <= incremented
```

### æ­¥éª¤4ï¼šé©±åŠ¨ä»¿çœŸå¹¶è§‚å¯Ÿè¡Œä¸º

**åŸºæœ¬æ¨¡å¼**ï¼š
```python
def test_my_system():
    # æ„å»ºç³»ç»Ÿ
    sys = SysBuilder('my_system')
    with sys:
        module = MyModule()
        module.build()
    
    # ç”Ÿæˆä»¿çœŸå™¨
    simulator_path, verilator_path = elaborate(sys, verilog=utils.has_verilator())
    
    # è¿è¡Œä»¿çœŸ
    raw = utils.run_simulator(simulator_path)
    print(raw)
```

**æ·»åŠ æ—¥å¿—è§‚å¯Ÿè¡Œä¸º**ï¼š
```python
@module.combinational
def build(self):
    cnt = RegArray(UInt(32), 1)
    current = cnt[0]
    
    # æ·»åŠ æ—¥å¿—
    log("å½“å‰è®¡æ•°: {}", current)
    
    # æ›´æ–°çŠ¶æ€
    (cnt & self)[0] <= current + UInt(32)(1)
```

### å¦‚æœç»“æœä¸å¯¹ï¼Œåº”è¯¥ä¼˜å…ˆæ£€æŸ¥å“ªä¸€ç±»é—®é¢˜

1. **æ—¶åºé—®é¢˜**ï¼šæ˜¯å¦æ··æ·†äº†å½“å‰å€¼å’Œä¸‹ä¸€å‘¨æœŸå€¼ï¼Ÿ
```python
# æ£€æŸ¥ï¼šæ˜¯å¦åœ¨æ›´æ–°åç«‹å³è¯»å–ï¼Ÿ
(cnt & self)[0] <= new_value
result = self.state[0]  # é”™è¯¯ï¼è¿™é‡Œè¿˜æ˜¯æ—§å€¼
```

2. **æ¡ä»¶é—®é¢˜**ï¼šæ¡ä»¶æ˜¯å¦æ­£ç¡®ï¼Ÿ
```python
# æ£€æŸ¥ï¼šæ¡ä»¶æ˜¯å¦å†™åäº†ï¼Ÿ
with Condition(cnt < UInt(32)(100)):  # åº”è¯¥æ˜¯ > è¿˜æ˜¯ <ï¼Ÿ
    # ...
```

3. **ç«¯å£é—®é¢˜**ï¼šæ˜¯å¦æ­£ç¡®ä½¿ç”¨ç«¯å£ï¼Ÿ
```python
# æ£€æŸ¥ï¼šæ˜¯å¦ç›´æ¥è®¿é—®ç«¯å£ï¼Ÿ
a = self.port_a  # é”™è¯¯ï¼
a, b = self.pop_all_ports(True)  # æ­£ç¡®
```

---

## 6ï¸âƒ£ åˆå­¦è€…çœŸæ­£éœ€è¦çŸ¥é“çš„æ¥å£ï¼ˆæœ€å°é›†åˆï¼‰

### çŠ¶æ€ï¼ˆå¯„å­˜å™¨ï¼‰ç›¸å…³æ¥å£

```python
# åˆ›å»ºå¯„å­˜å™¨
cnt = RegArray(UInt(32), 1)           # 32ä½è®¡æ•°å™¨
flags = RegArray(Bits(1), 4)          # 4ä¸ªæ ‡å¿—ä½
buffer = RegArray(UInt(8), 256)       # 256å­—èŠ‚ç¼“å†²åŒº

# è¯»å–å¯„å­˜å™¨
current_value = cnt[0]                # è¯»å–è®¡æ•°å™¨å½“å‰å€¼
flag_bit = flags[2]                    # è¯»å–ç¬¬2ä¸ªæ ‡å¿—ä½

# æ›´æ–°å¯„å­˜å™¨
(cnt & self)[0] <= new_value          # ä¸‹ä¸€å‘¨æœŸæ›´æ–°è®¡æ•°å™¨
(flags & self)[2] <= Bits(1)(1)       # ä¸‹ä¸€å‘¨æœŸè®¾ç½®æ ‡å¿—ä½
```

### è®¡ç®—è§„åˆ™ï¼ˆç»„åˆé€»è¾‘ï¼‰ç›¸å…³æ¥å£

```python
# åŸºæœ¬è¿ç®—
sum = a + b                          # åŠ æ³•
diff = a - b                          # å‡æ³•
product = a * b                       # ä¹˜æ³•

# ä½è¿ç®—
and_result = a & b                    # æŒ‰ä½ä¸
or_result = a | b                     # æŒ‰ä½æˆ–
shifted = a << 2                      # å·¦ç§»

# æ¯”è¾ƒè¿ç®—
is_equal = (a == b)                  # ç›¸ç­‰æ¯”è¾ƒ
is_greater = (a > b)                  # å¤§äºæ¯”è¾ƒ

# ç±»å‹è½¬æ¢
bits_val = int_val.bitcast(Bits(32))   # æ•´æ•°è½¬ä½å‘é‡
int_val = bits_val.bitcast(Int(32))    # ä½å‘é‡è½¬æ•´æ•°

# é€‰æ‹©æ“ä½œ
result = condition.select(true_val, false_val)  # ä¸‰å…ƒé€‰æ‹©
```

### å‘¨æœŸæ¨è¿›/ä»¿çœŸé©±åŠ¨ç›¸å…³æ¥å£

```python
# æ¨¡å—å®šä¹‰
class MyModule(Module):
    def __init__(self):
        super().__init__(ports={})      # å®šä¹‰ç«¯å£
        
    @module.combinational
    def build(self):
        # ç»„åˆé€»è¾‘
        pass

# æ¨¡å—é—´é€šä¿¡
target.async_called(arg1=value1, arg2=value2)  # å¼‚æ­¥è°ƒç”¨å…¶ä»–æ¨¡å—

# æ¡ä»¶æ‰§è¡Œ
with Condition(some_condition):
    # æ¡ä»¶ä¸ºçœŸæ—¶æ‰§è¡Œçš„é€»è¾‘
    pass

# æ—¥å¿—è¾“å‡º
log("è°ƒè¯•ä¿¡æ¯: {}", value)              # æ‰“å°è°ƒè¯•ä¿¡æ¯

# ç³»ç»Ÿæ„å»º
sys = SysBuilder('system_name')         # åˆ›å»ºç³»ç»Ÿæ„å»ºå™¨
with sys:
    # åœ¨è¿™é‡Œå®ä¾‹åŒ–å’Œè¿æ¥æ¨¡å—
    pass

# ä»¿çœŸè¿è¡Œ
simulator_path, verilator_path = elaborate(sys, verilog=utils.has_verilator())
raw = utils.run_simulator(simulator_path)  # è¿è¡Œä»¿çœŸ
```

### å®Œæ•´ç¤ºä¾‹ï¼šå¤šæ¨¡å—è°ƒç”¨ + SRAM + FIFO

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

# æ•°æ®ç”Ÿäº§è€…
class DataProducer(Module):
    def __init__(self):
        super().__init__(ports={})
        
    @module.combinational
    def build(self, fifo, sram):
        cnt = RegArray(UInt(32), 1)
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        
        # ç”Ÿæˆæµ‹è¯•æ•°æ®
        test_data = cnt[0] * UInt(32)(2)
        
        # å†™å…¥ SRAM
        addr = cnt[0] & UInt(32)(15)  # ä½¿ç”¨ä½4ä½ä½œä¸ºåœ°å€
        sram.build(
            we=UInt(1)(1),           # å†™ä½¿èƒ½
            re=UInt(1)(0),           # è¯»ä½¿èƒ½
            addr=addr,                 # åœ°å€
            wdata=test_data.bitcast(Bits(32)),  # æ•°æ®
            user=None                   # æ— ä¸‹æ¸¸æ¨¡å—
        )
        
        log("ç”Ÿäº§è€…: å†™å…¥æ•°æ® {} åˆ°åœ°å€ {}", test_data, addr)

# FIFO å®ç°
class SimpleFIFO(Module):
    def __init__(self):
        super().__init__(ports={
            'data_in': Port(Bits(32))
        })
        
        # FIFO çŠ¶æ€
        self.buffer = RegArray(Bits(32), 16)
        self.read_ptr = RegArray(UInt(5), 1)  # 0-31
        self.write_ptr = RegArray(UInt(5), 1) # 0-31
        self.count = RegArray(UInt(6), 1)  # 0-32
        
    @module.combinational
    def build(self):
        data_in = self.pop_all_ports(True)
        
        # å†™å…¥é€»è¾‘
        with Condition(~self.is_full()):
            self.buffer[self.write_ptr[0]] <= data_in
            self.write_ptr[0] <= self.write_ptr[0] + UInt(5)(1)
            self.count[0] <= self.count[0] + UInt(6)(1)
        
        # è¯»å–é€»è¾‘ï¼ˆè¿™é‡Œç®€åŒ–ä¸ºç›´æ¥è¾“å‡ºï¼‰
        with Condition(~self.is_empty()):
            output_data = self.buffer[self.read_ptr[0]]
            self.read_ptr[0] <= self.read_ptr[0] + UInt(5)(1)
            self.count[0] <= self.count[0] - UInt(6)(1)
            log("FIFO è¾“å‡º: {}", output_data)
        
        # è¾…åŠ©æ–¹æ³•
        def is_full(self):
            return self.count[0] == UInt(6)(16)
        
        def is_empty(self):
            return self.count[0] == UInt(6)(0)

# æ•°æ®æ¶ˆè´¹è€…
class DataConsumer(Module):
    def __init__(self):
        super().__init__(ports={})
        
    @module.combinational
    def build(self):
        cnt = RegArray(UInt(32), 1)
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        
        # è¿™é‡Œç®€åŒ–å¤„ç†ï¼Œå®é™…ä¸­å¯ä»¥é€šè¿‡ async_called æ¥æ”¶ FIFO æ•°æ®
        log("æ¶ˆè´¹è€…å¤„ç†å‘¨æœŸ: {}", cnt[0])

def test_complex_system():
    sys = SysBuilder('complex_system')
    with sys:
        # åˆ›å»º SRAM
        sram = SRAM(32, 16, None)  # 16ä¸ª32ä½å­—çš„å­˜å‚¨
        
        # åˆ›å»º FIFO
        fifo = SimpleFIFO()
        fifo.build()
        
        # åˆ›å»ºç”Ÿäº§è€…å’Œæ¶ˆè´¹è€…
        producer = DataProducer()
        producer.build(fifo, sram)
        
        consumer = DataConsumer()
        consumer.build()
        
        # æš´éœ²é¡¶å±‚ä¿¡å·
        sys.expose_on_top(sram.dout)
    
    # ç”Ÿæˆä»¿çœŸå™¨å¹¶è¿è¡Œ
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test_complex_system()
```

è¿™ä¸ªå®Œæ•´ç¤ºä¾‹å±•ç¤ºäº†ï¼š
1. **å¤šæ¨¡å—åä½œ**ï¼šç”Ÿäº§è€…ã€FIFOã€æ¶ˆè´¹è€…
2. **SRAM ä½¿ç”¨**ï¼šè¯»å†™æ“ä½œã€åœ°å€æ§åˆ¶
3. **FIFO å®ç°**ï¼šæŒ‡é’ˆç®¡ç†ã€æ»¡/ç©ºæ£€æµ‹
4. **ç³»ç»Ÿæ„å»º**ï¼šæ¨¡å—å®ä¾‹åŒ–å’Œè¿æ¥

### æœ€å°å¯ç”¨ç¤ºä¾‹

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

class SimpleCounter(Module):
    def __init__(self):
        super().__init__(ports={})
        
    @module.combinational
    def build(self):
        # çŠ¶æ€
        cnt = RegArray(UInt(32), 1)
        
        # è¯»å–å½“å‰å€¼
        current = cnt[0]
        
        # è®¡ç®—æ–°å€¼
        new_value = current + UInt(32)(1)
        
        # æ—¥å¿—
        log("è®¡æ•°: {}", current)
        
        # æ›´æ–°çŠ¶æ€
        (cnt & self)[0] <= new_value

def test_counter():
    sys = SysBuilder('counter')
    with sys:
        counter = SimpleCounter()
        counter.build()
    
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test_counter()
```

è¿™ä¸ªæœ€å°ç¤ºä¾‹åŒ…å«äº†åˆå­¦è€…éœ€è¦æŒæ¡çš„æ‰€æœ‰æ ¸å¿ƒæ¦‚å¿µï¼š
- çŠ¶æ€å®šä¹‰ï¼ˆ`RegArray`ï¼‰
- ç»„åˆé€»è¾‘ï¼ˆ`@module.combinational`ï¼‰
- çŠ¶æ€æ›´æ–°ï¼ˆ`(reg & self)[index] <= value`ï¼‰
- ç³»ç»Ÿæ„å»ºï¼ˆ`SysBuilder`ï¼‰
- ä»¿çœŸè¿è¡Œï¼ˆ`elaborate` + `run_simulator`ï¼‰

```mermaid
flowchart TD
    A["SimpleCounter æ¨¡å—"] --> B["çŠ¶æ€: cnt å¯„å­˜å™¨"]
    B --> C["è¯»å–å½“å‰å€¼"]
    C --> D["è®¡ç®—æ–°å€¼ = å½“å‰å€¼ + 1"]
    D --> E["è¾“å‡ºæ—¥å¿—"]
    E --> F["æ›´æ–°å¯„å­˜å™¨"]
    F --> G["ä¸‹ä¸€å‘¨æœŸ"]
    G --> C
```

æŒæ¡äº†è¿™äº›ï¼Œä½ å°±èƒ½å¤Ÿå¼€å§‹ç¼–å†™è‡ªå·±çš„ Assassyn æ¨¡å‹äº†ï¼

---

## ç»“è¯­

é€šè¿‡æœ¬æ•™ç¨‹ï¼Œæˆ‘ä»¬å­¦ä¹ äº†ï¼š

1. **æ ¸å¿ƒæ¦‚å¿µ**ï¼šå¯„å­˜å™¨ï¼ˆçŠ¶æ€ï¼‰ã€å‘¨æœŸï¼ˆæ—¶é—´ï¼‰ã€ç»„åˆé€»è¾‘ï¼ˆè®¡ç®—ï¼‰
2. **ç³»ç»Ÿç»“æ„**ï¼šå¦‚ä½•ç»„ç»‡æ¨¡å—ã€çŠ¶æ€å’Œé€»è¾‘
3. **å®é™…æ¨¡å¼**ï¼šä» examples ä¸­å­¦åˆ°çš„æœ€ä½³å®è·µ
4. **è®¾è®¡ç†å¿µ**ï¼šä¸ºä»€ä¹ˆ Assassyn é‡‡ç”¨ RTL é£æ ¼
5. **ä¸Šæ‰‹æµç¨‹**ï¼šä»éœ€æ±‚åˆ°å¯è¿è¡Œæ¨¡å‹çš„æ­¥éª¤
6. **æœ€å°æ¥å£**ï¼šåˆå­¦è€…å¿…é¡»æŒæ¡çš„æ ¸å¿ƒ API

ç°åœ¨ä½ åº”è¯¥èƒ½å¤Ÿï¼š
- ç†è§£ Assassyn çš„åŸºæœ¬å»ºæ¨¡æ€æƒ³
- æ­£ç¡®åŒºåˆ†çŠ¶æ€ä¸è®¡ç®—
- å†™å‡ºä¸€ä¸ªå¯è¿è¡Œã€è¡Œä¸ºç¬¦åˆé¢„æœŸçš„ Assassyn æ¨¡å‹

**ä¸‹ä¸€æ­¥å»ºè®®**ï¼š
1. å°è¯•ä¿®æ”¹æ•™ç¨‹ä¸­çš„ç¤ºä¾‹ä»£ç 
2. é˜…è¯» `tutorials/` ç›®å½•ä¸­çš„æ›´å¤šæ•™ç¨‹
3. æŸ¥çœ‹ `examples/` ç›®å½•ä¸­çš„å®é™…åº”ç”¨
4. å¼€å§‹ç¼–å†™è‡ªå·±çš„ç¬¬ä¸€ä¸ª Assassyn æ¨¡å‹

ç¥ä½ å­¦ä¹ æ„‰å¿«ï¼