
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 14.93

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[1041]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[1041]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ regs[1041]$_DFF_P_/CK (DFF_X1)
     5    5.13    0.01    0.08    0.08 v regs[1041]$_DFF_P_/Q (DFF_X1)
                                         regs[1041] (net)
                  0.01    0.00    0.08 v _38584_/A1 (NAND2_X1)
     1    1.67    0.01    0.01    0.10 ^ _38584_/ZN (NAND2_X1)
                                         _11063_ (net)
                  0.01    0.00    0.10 ^ _38632_/A (OAI21_X1)
     1    1.06    0.01    0.01    0.11 v _38632_/ZN (OAI21_X1)
                                         regs_nxt[1041] (net)
                  0.01    0.00    0.11 v regs[1041]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ regs[1041]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_addr[2] (input port clocked by clk)
Endpoint: mask[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
   321  552.76    0.00    0.00    6.00 ^ wr_addr[2] (in)
                                         wr_addr[2] (net)
                  0.00    0.00    6.00 ^ _35805_/A2 (OR2_X1)
   248  425.11    0.97    1.04    7.04 ^ _35805_/ZN (OR2_X1)
                                         _08362_ (net)
                  0.97    0.00    7.04 ^ _35811_/A3 (NOR3_X1)
    97  164.33    0.72    1.56    8.60 v _35811_/ZN (NOR3_X1)
                                         _08368_ (net)
                  0.72    0.00    8.60 v _35815_/A2 (NAND2_X1)
    16   30.72    0.24    0.41    9.02 ^ _35815_/ZN (NAND2_X1)
                                         _08371_ (net)
                  0.24    0.00    9.02 ^ _35817_/S (MUX2_X1)
     1    0.00    0.02    0.06    9.07 v _35817_/Z (MUX2_X1)
                                         mask[10] (net)
                  0.02    0.00    9.07 v mask[10] (out)
                                  9.07   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -9.07   data arrival time
-----------------------------------------------------------------------------
                                 14.93   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_addr[2] (input port clocked by clk)
Endpoint: mask[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
   321  552.76    0.00    0.00    6.00 ^ wr_addr[2] (in)
                                         wr_addr[2] (net)
                  0.00    0.00    6.00 ^ _35805_/A2 (OR2_X1)
   248  425.11    0.97    1.04    7.04 ^ _35805_/ZN (OR2_X1)
                                         _08362_ (net)
                  0.97    0.00    7.04 ^ _35811_/A3 (NOR3_X1)
    97  164.33    0.72    1.56    8.60 v _35811_/ZN (NOR3_X1)
                                         _08368_ (net)
                  0.72    0.00    8.60 v _35815_/A2 (NAND2_X1)
    16   30.72    0.24    0.41    9.02 ^ _35815_/ZN (NAND2_X1)
                                         _08371_ (net)
                  0.24    0.00    9.02 ^ _35817_/S (MUX2_X1)
     1    0.00    0.02    0.06    9.07 v _35817_/Z (MUX2_X1)
                                         mask[10] (net)
                  0.02    0.00    9.07 v mask[10] (out)
                                  9.07   data arrival time

                  0.00   30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock network delay (ideal)
                          0.00   30.00   clock reconvergence pessimism
                         -6.00   24.00   output external delay
                                 24.00   data required time
-----------------------------------------------------------------------------
                                 24.00   data required time
                                 -9.07   data arrival time
-----------------------------------------------------------------------------
                                 14.93   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-03   2.82e-04   3.24e-04   1.98e-03  43.3%
Combinational          1.41e-03   4.17e-04   7.74e-04   2.60e-03  56.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.79e-03   6.98e-04   1.10e-03   4.58e-03 100.0%
                          60.8%      15.2%      24.0%
