{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/internalStateType"},"abstract":[{"type":"text","text":"Get the type of the "},{"type":"codeVoice","code":"internalState"},{"type":"text","text":" variable."}],"schemaVersion":{"patch":0,"major":0,"minor":3},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"internalStateType"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Type","preciseIdentifier":"s:11VHDLParsing4TypeO"},{"kind":"text","text":"? { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/internalstatetype"]}],"kind":"symbol","metadata":{"roleHeading":"Instance Property","modules":[{"relatedModules":["VHDLMachines"],"name":"Utilities"}],"extendedModule":"VHDLMachines","title":"internalStateType","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"internalStateType","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing4TypeO","text":"Type","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"externalID":"s:12VHDLMachines24MachineVHDLRepresentableP9UtilitiesE17internalStateType11VHDLParsing0G0OSgvp","role":"symbol","symbolKind":"property"},"sections":[],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable"]]},"references":{"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable":{"fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineVHDLRepresentable","kind":"identifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"navigatorTitle":[{"text":"MachineVHDLRepresentable","kind":"identifier"}],"abstract":[{"text":"Add helper properties.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable","type":"topic","title":"MachineVHDLRepresentable","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable","kind":"symbol","role":"symbol"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLMachines/MachineVHDLRepresentable/internalStateType":{"kind":"symbol","url":"\/documentation\/utilities\/vhdlmachines\/machinevhdlrepresentable\/internalstatetype","abstract":[{"text":"Get the type of the ","type":"text"},{"code":"internalState","type":"codeVoice"},{"text":" variable.","type":"text"}],"title":"internalStateType","role":"symbol","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines\/MachineVHDLRepresentable\/internalStateType","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"internalStateType","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing4TypeO","text":"Type","kind":"typeIdentifier"},{"text":"?","kind":"text"}]},"doc://Utilities/documentation/Utilities/VHDLMachines":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLMachines","kind":"symbol","title":"VHDLMachines","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlmachines","role":"collection"}}}