// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "03/13/2024 16:55:08"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module two_boards_DE10_Lite_wr (
	MAX10_CLK1_50,
	SW,
	KEY,
	ARDUINO_IO,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	MAX10_CLK1_50;
input 	[9:0] SW;
input 	[1:0] KEY;
output 	[9:0] ARDUINO_IO;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \KEY[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ARDUINO_IO[2]~output_o ;
wire \ARDUINO_IO[3]~output_o ;
wire \ARDUINO_IO[4]~output_o ;
wire \ARDUINO_IO[5]~output_o ;
wire \ARDUINO_IO[6]~output_o ;
wire \ARDUINO_IO[7]~output_o ;
wire \ARDUINO_IO[8]~output_o ;
wire \ARDUINO_IO[9]~output_o ;
wire \ARDUINO_IO[0]~output_o ;
wire \ARDUINO_IO[1]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \BOARD1|I_BAUDGEN|baudRateReg[0]~16_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[0]~feeder_combout ;
wire \~GND~combout ;
wire \KEY[0]~input_o ;
wire \BOARD1|I_BAUDGEN|baudRateReg[0]~17 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[1]~18_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[1]~feeder_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[1]~19 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[2]~20_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[2]~21 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[3]~22_combout ;
wire \BOARD1|I_BAUDGEN|Equal0~0_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[3]~23 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[4]~24_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[4]~25 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[5]~26_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[5]~27 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[6]~28_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[6]~29 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[7]~30_combout ;
wire \BOARD1|I_BAUDGEN|Equal0~1_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[7]~31 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[8]~32_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[8]~33 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[9]~34_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[9]~35 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[10]~36_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[10]~37 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[11]~38_combout ;
wire \BOARD1|I_BAUDGEN|Equal0~2_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[11]~39 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[12]~40_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[12]~41 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[13]~42_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[13]~43 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[14]~44_combout ;
wire \BOARD1|I_BAUDGEN|baudRateReg[14]~45 ;
wire \BOARD1|I_BAUDGEN|baudRateReg[15]~46_combout ;
wire \BOARD1|I_BAUDGEN|Equal0~3_combout ;
wire \BOARD1|I_BAUDGEN|Equal0~combout ;
wire \BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ;
wire \BOARD1|I_RS232TX|R_edge[0]~feeder_combout ;
wire \BOARD1|I_RS232TX|R_edge[1]~feeder_combout ;
wire \BOARD1|I_RS232TX|D_edge~combout ;
wire \BOARD1|I_RS232TX|Add1~0_combout ;
wire \BOARD1|I_RS232TX|LessThan0~1_combout ;
wire \BOARD1|I_RS232TX|Bit[4]~0_combout ;
wire \BOARD1|I_RS232TX|Bit[4]~1_combout ;
wire \BOARD1|I_RS232TX|Add1~1 ;
wire \BOARD1|I_RS232TX|Add1~2_combout ;
wire \BOARD1|I_RS232TX|Add1~3 ;
wire \BOARD1|I_RS232TX|Add1~4_combout ;
wire \BOARD1|I_RS232TX|Add1~5 ;
wire \BOARD1|I_RS232TX|Add1~6_combout ;
wire \BOARD1|I_RS232TX|Bit[3]~2_combout ;
wire \BOARD1|I_RS232TX|Add1~7 ;
wire \BOARD1|I_RS232TX|Add1~8_combout ;
wire \BOARD1|I_RS232TX|LessThan0~0_combout ;
wire \BOARD1|I_RS232TX|stop_bit~0_combout ;
wire \BOARD1|I_RS232TX|stop_bit~q ;
wire \BOARD1|I_RS232TX|always3~4_combout ;
wire \BOARD1|I_RS232TX|TxDone~0_combout ;
wire \BOARD1|I_RS232TX|TxDone~q ;
wire \BOARD1|I_RS232TX|TxDone~_wirecell_combout ;
wire \BOARD1|I_RS232TX|State~q ;
wire \BOARD1|I_RS232TX|start_bit~0_combout ;
wire \BOARD1|I_RS232TX|start_bit~q ;
wire \BOARD1|I_RS232TX|always3~3_combout ;
wire \BOARD1|I_RS232TX|counter[0]~3_combout ;
wire \BOARD1|I_RS232TX|counter~2_combout ;
wire \BOARD1|I_RS232TX|Add0~1_combout ;
wire \BOARD1|I_RS232TX|counter~1_combout ;
wire \BOARD1|I_RS232TX|Add0~0_combout ;
wire \BOARD1|I_RS232TX|counter~0_combout ;
wire \BOARD1|I_RS232TX|Equal1~0_combout ;
wire \BOARD1|I_RS232TX|always3~5_combout ;
wire \SW[0]~input_o ;
wire \SW[9]~input_o ;
wire \data_transmit~0_combout ;
wire \SW[1]~input_o ;
wire \data_transmit~1_combout ;
wire \SW[2]~input_o ;
wire \data_transmit~2_combout ;
wire \SW[5]~input_o ;
wire \data_transmit~5_combout ;
wire \SW[6]~input_o ;
wire \data_transmit~6_combout ;
wire \SW[7]~input_o ;
wire \data_transmit~7_combout ;
wire \BOARD1|I_RS232TX|always3~2_combout ;
wire \BOARD1|I_RS232TX|in_data~2_combout ;
wire \BOARD1|I_RS232TX|in_data~10_combout ;
wire \BOARD1|I_RS232TX|in_data~9_combout ;
wire \BOARD1|I_RS232TX|in_data[0]~11_combout ;
wire \BOARD1|I_RS232TX|in_data~8_combout ;
wire \SW[4]~input_o ;
wire \data_transmit~4_combout ;
wire \BOARD1|I_RS232TX|in_data~7_combout ;
wire \SW[3]~input_o ;
wire \data_transmit~3_combout ;
wire \BOARD1|I_RS232TX|in_data~6_combout ;
wire \BOARD1|I_RS232TX|in_data~5_combout ;
wire \BOARD1|I_RS232TX|in_data~4_combout ;
wire \BOARD1|I_RS232TX|in_data~3_combout ;
wire \BOARD1|I_RS232TX|Tx~0_combout ;
wire \BOARD1|I_RS232TX|Tx~1_combout ;
wire \BOARD1|I_RS232TX|Tx~q ;
wire \BOARD2|I_BAUDGEN|baudRateReg[0]~16_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[0]~feeder_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[0]~17 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[1]~18_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[1]~feeder_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[1]~19 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[2]~20_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[2]~21 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[3]~22_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[3]~23 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[4]~24_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[4]~25 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[5]~26_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[5]~27 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[6]~28_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[6]~29 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[7]~30_combout ;
wire \BOARD2|I_BAUDGEN|Equal0~1_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[7]~31 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[8]~32_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[8]~33 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[9]~34_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[9]~35 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[10]~36_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[10]~37 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[11]~38_combout ;
wire \BOARD2|I_BAUDGEN|Equal0~2_combout ;
wire \BOARD2|I_BAUDGEN|Equal0~0_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[11]~39 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[12]~40_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[12]~41 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[13]~42_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[13]~43 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[14]~44_combout ;
wire \BOARD2|I_BAUDGEN|baudRateReg[14]~45 ;
wire \BOARD2|I_BAUDGEN|baudRateReg[15]~46_combout ;
wire \BOARD2|I_BAUDGEN|Equal0~3_combout ;
wire \BOARD2|I_BAUDGEN|Equal0~combout ;
wire \BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ;
wire \ARDUINO_IO[1]~input_o ;
wire \BOARD2|I_RS232RX|Read_data[7]~feeder_combout ;
wire \BOARD2|I_RS232RX|counter~6_combout ;
wire \BOARD2|I_RS232RX|Add1~0_combout ;
wire \BOARD2|I_RS232RX|Add1~7 ;
wire \BOARD2|I_RS232RX|Add1~8_combout ;
wire \BOARD2|I_RS232RX|always3~0_combout ;
wire \BOARD2|I_RS232RX|always3~2_combout ;
wire \BOARD2|I_RS232RX|Bit[0]~0_combout ;
wire \BOARD2|I_RS232RX|Bit[0]~2_combout ;
wire \BOARD2|I_RS232RX|Add1~1 ;
wire \BOARD2|I_RS232RX|Add1~2_combout ;
wire \BOARD2|I_RS232RX|Add1~3 ;
wire \BOARD2|I_RS232RX|Add1~4_combout ;
wire \BOARD2|I_RS232RX|Add1~5 ;
wire \BOARD2|I_RS232RX|Add1~6_combout ;
wire \BOARD2|I_RS232RX|Bit[3]~1_combout ;
wire \BOARD2|I_RS232RX|always3~3_combout ;
wire \BOARD2|I_RS232RX|always3~4_combout ;
wire \BOARD2|I_RS232RX|RxDone~q ;
wire \BOARD2|I_RS232RX|Next.READ~0_combout ;
wire \BOARD2|I_RS232RX|State.READ~feeder_combout ;
wire \BOARD2|I_RS232RX|State.READ~q ;
wire \BOARD2|I_RS232RX|counter~3_combout ;
wire \BOARD2|I_RS232RX|counter~4_combout ;
wire \BOARD2|I_RS232RX|always3~5_combout ;
wire \BOARD2|I_RS232RX|counter~5_combout ;
wire \BOARD2|I_RS232RX|counter~0_combout ;
wire \BOARD2|I_RS232RX|counter~1_combout ;
wire \BOARD2|I_RS232RX|counter~2_combout ;
wire \BOARD2|I_RS232RX|start_bit~0_combout ;
wire \BOARD2|I_RS232RX|start_bit~q ;
wire \BOARD2|I_RS232RX|always3~1_combout ;
wire \BOARD2|I_RS232RX|Read_data[7]~0_combout ;
wire \BOARD2|I_RS232RX|Read_data[6]~feeder_combout ;
wire \BOARD2|I_RS232RX|Read_data[5]~feeder_combout ;
wire \BOARD2|I_RS232RX|Read_data[4]~feeder_combout ;
wire \BOARD2|I_RS232RX|Read_data[3]~feeder_combout ;
wire \BOARD2|I_RS232RX|Read_data[2]~feeder_combout ;
wire \BOARD2|I_RS232RX|RxData[7]~feeder_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \BOARD2|I_RS232RX|Read_data[1]~feeder_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \RECEIVER_DISPLAY1|data_segmentos_out[0]~0_combout ;
wire \RECEIVER_DISPLAY1|WideOr5~0_combout ;
wire \RECEIVER_DISPLAY1|WideOr4~0_combout ;
wire \RECEIVER_DISPLAY1|WideOr3~0_combout ;
wire \RECEIVER_DISPLAY1|WideOr2~0_combout ;
wire \RECEIVER_DISPLAY1|WideOr1~0_combout ;
wire \RECEIVER_DISPLAY1|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \RECEIVER_DISPLAY2|data_segmentos_out[0]~0_combout ;
wire \RECEIVER_DISPLAY2|WideOr5~0_combout ;
wire \RECEIVER_DISPLAY2|WideOr4~0_combout ;
wire \RECEIVER_DISPLAY2|WideOr3~0_combout ;
wire \RECEIVER_DISPLAY2|WideOr2~0_combout ;
wire \RECEIVER_DISPLAY2|WideOr1~0_combout ;
wire \RECEIVER_DISPLAY2|WideOr0~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \RECEIVER_DISPLAY3|data_segmentos_out[0]~0_combout ;
wire \RECEIVER_DISPLAY3|Decoder0~0_combout ;
wire \RECEIVER_DISPLAY3|WideOr1~0_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \TRANSMITER_DISPLAY1|data_segmentos_out[0]~0_combout ;
wire \TRANSMITER_DISPLAY1|WideOr5~0_combout ;
wire \TRANSMITER_DISPLAY1|WideOr4~0_combout ;
wire \TRANSMITER_DISPLAY1|WideOr3~0_combout ;
wire \TRANSMITER_DISPLAY1|WideOr2~0_combout ;
wire \TRANSMITER_DISPLAY1|WideOr1~0_combout ;
wire \TRANSMITER_DISPLAY1|WideOr0~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \TRANSMITER_DISPLAY2|data_segmentos_out[0]~0_combout ;
wire \TRANSMITER_DISPLAY2|WideOr5~0_combout ;
wire \TRANSMITER_DISPLAY2|WideOr4~0_combout ;
wire \TRANSMITER_DISPLAY2|WideOr3~0_combout ;
wire \TRANSMITER_DISPLAY2|WideOr2~0_combout ;
wire \TRANSMITER_DISPLAY2|WideOr1~0_combout ;
wire \TRANSMITER_DISPLAY2|WideOr0~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \TRANSMITER_DISPLAY3|data_segmentos_out[0]~0_combout ;
wire \TRANSMITER_DISPLAY3|Decoder0~0_combout ;
wire \TRANSMITER_DISPLAY3|WideOr1~0_combout ;
wire [15:0] \BOARD2|I_BAUDGEN|baudRateReg ;
wire [7:0] \BOARD2|I_RS232RX|Read_data ;
wire [15:0] \BOARD1|I_BAUDGEN|baudRateReg ;
wire [7:0] \BOARD2|I_RS232RX|RxData ;
wire [7:0] \BOARD1|I_RS232TX|in_data ;
wire [3:0] \BOARD2|I_RS232RX|counter ;
wire [4:0] \BOARD2|I_RS232RX|Bit ;
wire [3:0] \BOARD1|I_RS232TX|counter ;
wire [4:0] \BOARD1|I_RS232TX|Bit ;
wire [7:0] data_transmit;
wire [1:0] \BOARD1|I_RS232TX|R_edge ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(\BOARD1|I_RS232TX|Tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\RECEIVER_DISPLAY1|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\RECEIVER_DISPLAY1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\RECEIVER_DISPLAY1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\RECEIVER_DISPLAY1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\RECEIVER_DISPLAY1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\RECEIVER_DISPLAY1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\RECEIVER_DISPLAY1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\RECEIVER_DISPLAY2|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\RECEIVER_DISPLAY2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\RECEIVER_DISPLAY2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\RECEIVER_DISPLAY2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\RECEIVER_DISPLAY2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\RECEIVER_DISPLAY2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\RECEIVER_DISPLAY2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\RECEIVER_DISPLAY3|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\RECEIVER_DISPLAY3|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\RECEIVER_DISPLAY3|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\RECEIVER_DISPLAY3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\TRANSMITER_DISPLAY1|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\TRANSMITER_DISPLAY1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\TRANSMITER_DISPLAY1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\TRANSMITER_DISPLAY1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\TRANSMITER_DISPLAY1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\TRANSMITER_DISPLAY1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\TRANSMITER_DISPLAY1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\TRANSMITER_DISPLAY2|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\TRANSMITER_DISPLAY2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\TRANSMITER_DISPLAY2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\TRANSMITER_DISPLAY2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\TRANSMITER_DISPLAY2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\TRANSMITER_DISPLAY2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\TRANSMITER_DISPLAY2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\TRANSMITER_DISPLAY3|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\TRANSMITER_DISPLAY3|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\TRANSMITER_DISPLAY3|data_segmentos_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(!\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\TRANSMITER_DISPLAY3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N0
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[0]~16 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[0]~16_combout  = !\BOARD1|I_BAUDGEN|baudRateReg [0]
// \BOARD1|I_BAUDGEN|baudRateReg[0]~17  = CARRY(!\BOARD1|I_BAUDGEN|baudRateReg [0])

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[0]~16_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[0]~17 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[0]~16 .lut_mask = 16'h3333;
defparam \BOARD1|I_BAUDGEN|baudRateReg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N26
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[0]~feeder (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[0]~feeder_combout  = \BOARD1|I_BAUDGEN|baudRateReg[0]~16_combout 

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg[0]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[0]~feeder .lut_mask = 16'hAAAA;
defparam \BOARD1|I_BAUDGEN|baudRateReg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N28
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y5_N27
dffeas \BOARD1|I_BAUDGEN|baudRateReg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[0] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N2
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[1]~18 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[1]~18_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [1] & (!\BOARD1|I_BAUDGEN|baudRateReg[0]~17 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [1] & ((\BOARD1|I_BAUDGEN|baudRateReg[0]~17 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[1]~19  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[0]~17 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [1]))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[0]~17 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[1]~18_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[1]~19 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[1]~18 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N20
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[1]~feeder (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[1]~feeder_combout  = \BOARD1|I_BAUDGEN|baudRateReg[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD1|I_BAUDGEN|baudRateReg[1]~18_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[1]~feeder .lut_mask = 16'hFF00;
defparam \BOARD1|I_BAUDGEN|baudRateReg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y5_N21
dffeas \BOARD1|I_BAUDGEN|baudRateReg[1] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[1] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N4
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[2]~20 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[2]~20_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [2] & (\BOARD1|I_BAUDGEN|baudRateReg[1]~19  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [2] & (!\BOARD1|I_BAUDGEN|baudRateReg[1]~19  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[2]~21  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [2] & !\BOARD1|I_BAUDGEN|baudRateReg[1]~19 ))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[1]~19 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[2]~20_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[2]~21 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[2]~20 .lut_mask = 16'hC30C;
defparam \BOARD1|I_BAUDGEN|baudRateReg[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \BOARD1|I_BAUDGEN|baudRateReg[2] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[2] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N6
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[3]~22 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[3]~22_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [3] & (!\BOARD1|I_BAUDGEN|baudRateReg[2]~21 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [3] & ((\BOARD1|I_BAUDGEN|baudRateReg[2]~21 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[3]~23  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[2]~21 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [3]))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[2]~21 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[3]~22_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[3]~23 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[3]~22 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \BOARD1|I_BAUDGEN|baudRateReg[3] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[3] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N22
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|Equal0~0 (
// Equation(s):
// \BOARD1|I_BAUDGEN|Equal0~0_combout  = (!\BOARD1|I_BAUDGEN|baudRateReg [0] & (!\BOARD1|I_BAUDGEN|baudRateReg [3] & (\BOARD1|I_BAUDGEN|baudRateReg [2] & !\BOARD1|I_BAUDGEN|baudRateReg [1])))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [0]),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [3]),
	.datac(\BOARD1|I_BAUDGEN|baudRateReg [2]),
	.datad(\BOARD1|I_BAUDGEN|baudRateReg [1]),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|Equal0~0 .lut_mask = 16'h0010;
defparam \BOARD1|I_BAUDGEN|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N8
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[4]~24 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[4]~24_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [4] & (\BOARD1|I_BAUDGEN|baudRateReg[3]~23  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [4] & (!\BOARD1|I_BAUDGEN|baudRateReg[3]~23  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[4]~25  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [4] & !\BOARD1|I_BAUDGEN|baudRateReg[3]~23 ))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[3]~23 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[4]~24_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[4]~25 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[4]~24 .lut_mask = 16'hC30C;
defparam \BOARD1|I_BAUDGEN|baudRateReg[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N9
dffeas \BOARD1|I_BAUDGEN|baudRateReg[4] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[4] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N10
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[5]~26 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[5]~26_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [5] & (!\BOARD1|I_BAUDGEN|baudRateReg[4]~25 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [5] & ((\BOARD1|I_BAUDGEN|baudRateReg[4]~25 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[5]~27  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[4]~25 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [5]))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[4]~25 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[5]~26_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[5]~27 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[5]~26 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \BOARD1|I_BAUDGEN|baudRateReg[5] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[5] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N12
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[6]~28 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[6]~28_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [6] & (\BOARD1|I_BAUDGEN|baudRateReg[5]~27  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [6] & (!\BOARD1|I_BAUDGEN|baudRateReg[5]~27  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[6]~29  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [6] & !\BOARD1|I_BAUDGEN|baudRateReg[5]~27 ))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[5]~27 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[6]~28_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[6]~29 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[6]~28 .lut_mask = 16'hA50A;
defparam \BOARD1|I_BAUDGEN|baudRateReg[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N13
dffeas \BOARD1|I_BAUDGEN|baudRateReg[6] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[6]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[6] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N14
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[7]~30 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[7]~30_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [7] & (!\BOARD1|I_BAUDGEN|baudRateReg[6]~29 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [7] & ((\BOARD1|I_BAUDGEN|baudRateReg[6]~29 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[7]~31  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[6]~29 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [7]))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[6]~29 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[7]~30_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[7]~31 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[7]~30 .lut_mask = 16'h3C3F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N15
dffeas \BOARD1|I_BAUDGEN|baudRateReg[7] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[7]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[7] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N18
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|Equal0~1 (
// Equation(s):
// \BOARD1|I_BAUDGEN|Equal0~1_combout  = (!\BOARD1|I_BAUDGEN|baudRateReg [5] & (!\BOARD1|I_BAUDGEN|baudRateReg [4] & (\BOARD1|I_BAUDGEN|baudRateReg [6] & !\BOARD1|I_BAUDGEN|baudRateReg [7])))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [5]),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [4]),
	.datac(\BOARD1|I_BAUDGEN|baudRateReg [6]),
	.datad(\BOARD1|I_BAUDGEN|baudRateReg [7]),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|Equal0~1 .lut_mask = 16'h0010;
defparam \BOARD1|I_BAUDGEN|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N16
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[8]~32 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[8]~32_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [8] & (\BOARD1|I_BAUDGEN|baudRateReg[7]~31  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [8] & (!\BOARD1|I_BAUDGEN|baudRateReg[7]~31  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[8]~33  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [8] & !\BOARD1|I_BAUDGEN|baudRateReg[7]~31 ))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[7]~31 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[8]~32_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[8]~33 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[8]~32 .lut_mask = 16'hC30C;
defparam \BOARD1|I_BAUDGEN|baudRateReg[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \BOARD1|I_BAUDGEN|baudRateReg[8] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[8] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N18
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[9]~34 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[9]~34_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [9] & (!\BOARD1|I_BAUDGEN|baudRateReg[8]~33 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [9] & ((\BOARD1|I_BAUDGEN|baudRateReg[8]~33 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[9]~35  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[8]~33 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [9]))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[8]~33 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[9]~34_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[9]~35 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[9]~34 .lut_mask = 16'h3C3F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \BOARD1|I_BAUDGEN|baudRateReg[9] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[9] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N20
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[10]~36 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[10]~36_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [10] & (\BOARD1|I_BAUDGEN|baudRateReg[9]~35  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [10] & (!\BOARD1|I_BAUDGEN|baudRateReg[9]~35  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[10]~37  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [10] & !\BOARD1|I_BAUDGEN|baudRateReg[9]~35 ))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[9]~35 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[10]~36_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[10]~37 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[10]~36 .lut_mask = 16'hC30C;
defparam \BOARD1|I_BAUDGEN|baudRateReg[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N21
dffeas \BOARD1|I_BAUDGEN|baudRateReg[10] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[10]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[10] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N22
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[11]~38 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[11]~38_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [11] & (!\BOARD1|I_BAUDGEN|baudRateReg[10]~37 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [11] & ((\BOARD1|I_BAUDGEN|baudRateReg[10]~37 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[11]~39  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[10]~37 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [11]))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[10]~37 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[11]~38_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[11]~39 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[11]~38 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \BOARD1|I_BAUDGEN|baudRateReg[11] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[11]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[11] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N14
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|Equal0~2 (
// Equation(s):
// \BOARD1|I_BAUDGEN|Equal0~2_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [8] & (!\BOARD1|I_BAUDGEN|baudRateReg [10] & (!\BOARD1|I_BAUDGEN|baudRateReg [11] & !\BOARD1|I_BAUDGEN|baudRateReg [9])))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [8]),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [10]),
	.datac(\BOARD1|I_BAUDGEN|baudRateReg [11]),
	.datad(\BOARD1|I_BAUDGEN|baudRateReg [9]),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|Equal0~2 .lut_mask = 16'h0002;
defparam \BOARD1|I_BAUDGEN|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N24
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[12]~40 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[12]~40_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [12] & (\BOARD1|I_BAUDGEN|baudRateReg[11]~39  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [12] & (!\BOARD1|I_BAUDGEN|baudRateReg[11]~39  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[12]~41  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [12] & !\BOARD1|I_BAUDGEN|baudRateReg[11]~39 ))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[11]~39 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[12]~40_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[12]~41 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[12]~40 .lut_mask = 16'hC30C;
defparam \BOARD1|I_BAUDGEN|baudRateReg[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \BOARD1|I_BAUDGEN|baudRateReg[12] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[12] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N26
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[13]~42 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[13]~42_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [13] & (!\BOARD1|I_BAUDGEN|baudRateReg[12]~41 )) # (!\BOARD1|I_BAUDGEN|baudRateReg [13] & ((\BOARD1|I_BAUDGEN|baudRateReg[12]~41 ) # (GND)))
// \BOARD1|I_BAUDGEN|baudRateReg[13]~43  = CARRY((!\BOARD1|I_BAUDGEN|baudRateReg[12]~41 ) # (!\BOARD1|I_BAUDGEN|baudRateReg [13]))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[12]~41 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[13]~42_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[13]~43 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[13]~42 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_BAUDGEN|baudRateReg[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N27
dffeas \BOARD1|I_BAUDGEN|baudRateReg[13] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[13]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[13] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N28
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[14]~44 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[14]~44_combout  = (\BOARD1|I_BAUDGEN|baudRateReg [14] & (\BOARD1|I_BAUDGEN|baudRateReg[13]~43  $ (GND))) # (!\BOARD1|I_BAUDGEN|baudRateReg [14] & (!\BOARD1|I_BAUDGEN|baudRateReg[13]~43  & VCC))
// \BOARD1|I_BAUDGEN|baudRateReg[14]~45  = CARRY((\BOARD1|I_BAUDGEN|baudRateReg [14] & !\BOARD1|I_BAUDGEN|baudRateReg[13]~43 ))

	.dataa(gnd),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[13]~43 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[14]~44_combout ),
	.cout(\BOARD1|I_BAUDGEN|baudRateReg[14]~45 ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[14]~44 .lut_mask = 16'hC30C;
defparam \BOARD1|I_BAUDGEN|baudRateReg[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N29
dffeas \BOARD1|I_BAUDGEN|baudRateReg[14] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[14]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[14] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y5_N30
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|baudRateReg[15]~46 (
// Equation(s):
// \BOARD1|I_BAUDGEN|baudRateReg[15]~46_combout  = \BOARD1|I_BAUDGEN|baudRateReg [15] $ (\BOARD1|I_BAUDGEN|baudRateReg[14]~45 )

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BOARD1|I_BAUDGEN|baudRateReg[14]~45 ),
	.combout(\BOARD1|I_BAUDGEN|baudRateReg[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[15]~46 .lut_mask = 16'h5A5A;
defparam \BOARD1|I_BAUDGEN|baudRateReg[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \BOARD1|I_BAUDGEN|baudRateReg[15] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD1|I_BAUDGEN|baudRateReg[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_BAUDGEN|baudRateReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|baudRateReg[15] .is_wysiwyg = "true";
defparam \BOARD1|I_BAUDGEN|baudRateReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N24
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|Equal0~3 (
// Equation(s):
// \BOARD1|I_BAUDGEN|Equal0~3_combout  = (!\BOARD1|I_BAUDGEN|baudRateReg [13] & (!\BOARD1|I_BAUDGEN|baudRateReg [14] & (!\BOARD1|I_BAUDGEN|baudRateReg [12] & !\BOARD1|I_BAUDGEN|baudRateReg [15])))

	.dataa(\BOARD1|I_BAUDGEN|baudRateReg [13]),
	.datab(\BOARD1|I_BAUDGEN|baudRateReg [14]),
	.datac(\BOARD1|I_BAUDGEN|baudRateReg [12]),
	.datad(\BOARD1|I_BAUDGEN|baudRateReg [15]),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|Equal0~3 .lut_mask = 16'h0001;
defparam \BOARD1|I_BAUDGEN|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y5_N30
fiftyfivenm_lcell_comb \BOARD1|I_BAUDGEN|Equal0 (
// Equation(s):
// \BOARD1|I_BAUDGEN|Equal0~combout  = LCELL((\BOARD1|I_BAUDGEN|Equal0~0_combout  & (\BOARD1|I_BAUDGEN|Equal0~1_combout  & (\BOARD1|I_BAUDGEN|Equal0~2_combout  & \BOARD1|I_BAUDGEN|Equal0~3_combout ))))

	.dataa(\BOARD1|I_BAUDGEN|Equal0~0_combout ),
	.datab(\BOARD1|I_BAUDGEN|Equal0~1_combout ),
	.datac(\BOARD1|I_BAUDGEN|Equal0~2_combout ),
	.datad(\BOARD1|I_BAUDGEN|Equal0~3_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_BAUDGEN|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|Equal0 .lut_mask = 16'h8000;
defparam \BOARD1|I_BAUDGEN|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \BOARD1|I_BAUDGEN|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD1|I_BAUDGEN|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \BOARD1|I_BAUDGEN|Equal0~clkctrl .clock_type = "global clock";
defparam \BOARD1|I_BAUDGEN|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|R_edge[0]~feeder (
// Equation(s):
// \BOARD1|I_RS232TX|R_edge[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|R_edge[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|R_edge[0]~feeder .lut_mask = 16'hFFFF;
defparam \BOARD1|I_RS232TX|R_edge[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N19
dffeas \BOARD1|I_RS232TX|R_edge[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|R_edge[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|R_edge [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|R_edge[0] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|R_edge[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|R_edge[1]~feeder (
// Equation(s):
// \BOARD1|I_RS232TX|R_edge[1]~feeder_combout  = \BOARD1|I_RS232TX|R_edge [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|R_edge [0]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|R_edge[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|R_edge[1]~feeder .lut_mask = 16'hFF00;
defparam \BOARD1|I_RS232TX|R_edge[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N17
dffeas \BOARD1|I_RS232TX|R_edge[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|R_edge[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|R_edge [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|R_edge[1] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|R_edge[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|D_edge (
// Equation(s):
// \BOARD1|I_RS232TX|D_edge~combout  = (!\BOARD1|I_RS232TX|R_edge [1] & \BOARD1|I_RS232TX|R_edge [0])

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|R_edge [1]),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|R_edge [0]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|D_edge~combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|D_edge .lut_mask = 16'h3300;
defparam \BOARD1|I_RS232TX|D_edge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add1~0 (
// Equation(s):
// \BOARD1|I_RS232TX|Add1~0_combout  = \BOARD1|I_RS232TX|Bit [0] $ (VCC)
// \BOARD1|I_RS232TX|Add1~1  = CARRY(\BOARD1|I_RS232TX|Bit [0])

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|Bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Add1~0_combout ),
	.cout(\BOARD1|I_RS232TX|Add1~1 ));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add1~0 .lut_mask = 16'h33CC;
defparam \BOARD1|I_RS232TX|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|LessThan0~1 (
// Equation(s):
// \BOARD1|I_RS232TX|LessThan0~1_combout  = (\BOARD1|I_RS232TX|Bit [2] & (\BOARD1|I_RS232TX|Bit [1] & \BOARD1|I_RS232TX|Bit [0]))

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|Bit [2]),
	.datac(\BOARD1|I_RS232TX|Bit [1]),
	.datad(\BOARD1|I_RS232TX|Bit [0]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|LessThan0~1 .lut_mask = 16'hC000;
defparam \BOARD1|I_RS232TX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Bit[4]~0 (
// Equation(s):
// \BOARD1|I_RS232TX|Bit[4]~0_combout  = (\BOARD1|I_RS232TX|LessThan0~1_combout  & ((\BOARD1|I_RS232TX|stop_bit~q ))) # (!\BOARD1|I_RS232TX|LessThan0~1_combout  & (\BOARD1|I_RS232TX|start_bit~q ))

	.dataa(\BOARD1|I_RS232TX|start_bit~q ),
	.datab(gnd),
	.datac(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.datad(\BOARD1|I_RS232TX|stop_bit~q ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Bit[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[4]~0 .lut_mask = 16'hFA0A;
defparam \BOARD1|I_RS232TX|Bit[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Bit[4]~1 (
// Equation(s):
// \BOARD1|I_RS232TX|Bit[4]~1_combout  = (\BOARD1|I_RS232TX|Equal1~0_combout  & (\BOARD1|I_RS232TX|LessThan0~0_combout  & (\BOARD1|I_RS232TX|Bit[4]~0_combout  & \BOARD1|I_RS232TX|State~q )))

	.dataa(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.datab(\BOARD1|I_RS232TX|LessThan0~0_combout ),
	.datac(\BOARD1|I_RS232TX|Bit[4]~0_combout ),
	.datad(\BOARD1|I_RS232TX|State~q ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Bit[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[4]~1 .lut_mask = 16'h8000;
defparam \BOARD1|I_RS232TX|Bit[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N21
dffeas \BOARD1|I_RS232TX|Bit[0] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|Bit[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|Bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[0] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|Bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add1~2 (
// Equation(s):
// \BOARD1|I_RS232TX|Add1~2_combout  = (\BOARD1|I_RS232TX|Bit [1] & (!\BOARD1|I_RS232TX|Add1~1 )) # (!\BOARD1|I_RS232TX|Bit [1] & ((\BOARD1|I_RS232TX|Add1~1 ) # (GND)))
// \BOARD1|I_RS232TX|Add1~3  = CARRY((!\BOARD1|I_RS232TX|Add1~1 ) # (!\BOARD1|I_RS232TX|Bit [1]))

	.dataa(\BOARD1|I_RS232TX|Bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_RS232TX|Add1~1 ),
	.combout(\BOARD1|I_RS232TX|Add1~2_combout ),
	.cout(\BOARD1|I_RS232TX|Add1~3 ));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add1~2 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_RS232TX|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N23
dffeas \BOARD1|I_RS232TX|Bit[1] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|Bit[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|Bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[1] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|Bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add1~4 (
// Equation(s):
// \BOARD1|I_RS232TX|Add1~4_combout  = (\BOARD1|I_RS232TX|Bit [2] & (\BOARD1|I_RS232TX|Add1~3  $ (GND))) # (!\BOARD1|I_RS232TX|Bit [2] & (!\BOARD1|I_RS232TX|Add1~3  & VCC))
// \BOARD1|I_RS232TX|Add1~5  = CARRY((\BOARD1|I_RS232TX|Bit [2] & !\BOARD1|I_RS232TX|Add1~3 ))

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|Bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_RS232TX|Add1~3 ),
	.combout(\BOARD1|I_RS232TX|Add1~4_combout ),
	.cout(\BOARD1|I_RS232TX|Add1~5 ));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add1~4 .lut_mask = 16'hC30C;
defparam \BOARD1|I_RS232TX|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \BOARD1|I_RS232TX|Bit[2] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|Bit[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|Bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[2] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|Bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add1~6 (
// Equation(s):
// \BOARD1|I_RS232TX|Add1~6_combout  = (\BOARD1|I_RS232TX|Bit [3] & (!\BOARD1|I_RS232TX|Add1~5 )) # (!\BOARD1|I_RS232TX|Bit [3] & ((\BOARD1|I_RS232TX|Add1~5 ) # (GND)))
// \BOARD1|I_RS232TX|Add1~7  = CARRY((!\BOARD1|I_RS232TX|Add1~5 ) # (!\BOARD1|I_RS232TX|Bit [3]))

	.dataa(\BOARD1|I_RS232TX|Bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD1|I_RS232TX|Add1~5 ),
	.combout(\BOARD1|I_RS232TX|Add1~6_combout ),
	.cout(\BOARD1|I_RS232TX|Add1~7 ));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add1~6 .lut_mask = 16'h5A5F;
defparam \BOARD1|I_RS232TX|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Bit[3]~2 (
// Equation(s):
// \BOARD1|I_RS232TX|Bit[3]~2_combout  = (\BOARD1|I_RS232TX|Bit [3]) # ((\BOARD1|I_RS232TX|Add1~6_combout  & (!\BOARD1|I_RS232TX|always3~4_combout  & \BOARD1|I_RS232TX|Bit[4]~1_combout )))

	.dataa(\BOARD1|I_RS232TX|Add1~6_combout ),
	.datab(\BOARD1|I_RS232TX|always3~4_combout ),
	.datac(\BOARD1|I_RS232TX|Bit [3]),
	.datad(\BOARD1|I_RS232TX|Bit[4]~1_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Bit[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[3]~2 .lut_mask = 16'hF2F0;
defparam \BOARD1|I_RS232TX|Bit[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N13
dffeas \BOARD1|I_RS232TX|Bit[3] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|Bit[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|Bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[3] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|Bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add1~8 (
// Equation(s):
// \BOARD1|I_RS232TX|Add1~8_combout  = \BOARD1|I_RS232TX|Add1~7  $ (!\BOARD1|I_RS232TX|Bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|Bit [4]),
	.cin(\BOARD1|I_RS232TX|Add1~7 ),
	.combout(\BOARD1|I_RS232TX|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add1~8 .lut_mask = 16'hF00F;
defparam \BOARD1|I_RS232TX|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N29
dffeas \BOARD1|I_RS232TX|Bit[4] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|Bit[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|Bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Bit[4] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|Bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|LessThan0~0 (
// Equation(s):
// \BOARD1|I_RS232TX|LessThan0~0_combout  = (!\BOARD1|I_RS232TX|Bit [4] & !\BOARD1|I_RS232TX|Bit [3])

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|Bit [4]),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|Bit [3]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|LessThan0~0 .lut_mask = 16'h0033;
defparam \BOARD1|I_RS232TX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|stop_bit~0 (
// Equation(s):
// \BOARD1|I_RS232TX|stop_bit~0_combout  = (\BOARD1|I_RS232TX|stop_bit~q ) # ((\BOARD1|I_RS232TX|LessThan0~0_combout  & (\BOARD1|I_RS232TX|Equal1~0_combout  & \BOARD1|I_RS232TX|LessThan0~1_combout )))

	.dataa(\BOARD1|I_RS232TX|LessThan0~0_combout ),
	.datab(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.datac(\BOARD1|I_RS232TX|stop_bit~q ),
	.datad(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|stop_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|stop_bit~0 .lut_mask = 16'hF8F0;
defparam \BOARD1|I_RS232TX|stop_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N17
dffeas \BOARD1|I_RS232TX|stop_bit (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|stop_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BOARD1|I_RS232TX|State~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|stop_bit .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|always3~4 (
// Equation(s):
// \BOARD1|I_RS232TX|always3~4_combout  = (\BOARD1|I_RS232TX|stop_bit~q  & (\BOARD1|I_RS232TX|LessThan0~0_combout  & (\BOARD1|I_RS232TX|LessThan0~1_combout  & \BOARD1|I_RS232TX|Equal1~0_combout )))

	.dataa(\BOARD1|I_RS232TX|stop_bit~q ),
	.datab(\BOARD1|I_RS232TX|LessThan0~0_combout ),
	.datac(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.datad(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|always3~4 .lut_mask = 16'h8000;
defparam \BOARD1|I_RS232TX|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|TxDone~0 (
// Equation(s):
// \BOARD1|I_RS232TX|TxDone~0_combout  = (\BOARD1|I_RS232TX|TxDone~q ) # (\BOARD1|I_RS232TX|always3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD1|I_RS232TX|TxDone~q ),
	.datad(\BOARD1|I_RS232TX|always3~4_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|TxDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|TxDone~0 .lut_mask = 16'hFFF0;
defparam \BOARD1|I_RS232TX|TxDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N1
dffeas \BOARD1|I_RS232TX|TxDone (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|TxDone~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BOARD1|I_RS232TX|State~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|TxDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|TxDone .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|TxDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|TxDone~_wirecell (
// Equation(s):
// \BOARD1|I_RS232TX|TxDone~_wirecell_combout  = !\BOARD1|I_RS232TX|TxDone~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|TxDone~q ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|TxDone~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|TxDone~_wirecell .lut_mask = 16'h00FF;
defparam \BOARD1|I_RS232TX|TxDone~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N25
dffeas \BOARD1|I_RS232TX|State (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|D_edge~combout ),
	.asdata(\BOARD1|I_RS232TX|TxDone~_wirecell_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD1|I_RS232TX|State~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|State~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|State .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|State .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|start_bit~0 (
// Equation(s):
// \BOARD1|I_RS232TX|start_bit~0_combout  = (\BOARD1|I_RS232TX|State~q  & ((\BOARD1|I_RS232TX|Equal1~0_combout ) # (\BOARD1|I_RS232TX|start_bit~q )))

	.dataa(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.datab(gnd),
	.datac(\BOARD1|I_RS232TX|start_bit~q ),
	.datad(\BOARD1|I_RS232TX|State~q ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|start_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|start_bit~0 .lut_mask = 16'hFA00;
defparam \BOARD1|I_RS232TX|start_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N31
dffeas \BOARD1|I_RS232TX|start_bit (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|start_bit .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|always3~3 (
// Equation(s):
// \BOARD1|I_RS232TX|always3~3_combout  = (\BOARD1|I_RS232TX|start_bit~q  & (\BOARD1|I_RS232TX|Equal1~0_combout  & (\BOARD1|I_RS232TX|LessThan0~0_combout  & !\BOARD1|I_RS232TX|LessThan0~1_combout )))

	.dataa(\BOARD1|I_RS232TX|start_bit~q ),
	.datab(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.datac(\BOARD1|I_RS232TX|LessThan0~0_combout ),
	.datad(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|always3~3 .lut_mask = 16'h0080;
defparam \BOARD1|I_RS232TX|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|counter[0]~3 (
// Equation(s):
// \BOARD1|I_RS232TX|counter[0]~3_combout  = !\BOARD1|I_RS232TX|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD1|I_RS232TX|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter[0]~3 .lut_mask = 16'h0F0F;
defparam \BOARD1|I_RS232TX|counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N3
dffeas \BOARD1|I_RS232TX|counter[0] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|State~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter[0] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|counter~2 (
// Equation(s):
// \BOARD1|I_RS232TX|counter~2_combout  = \BOARD1|I_RS232TX|counter [0] $ (\BOARD1|I_RS232TX|counter [1])

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|counter [0]),
	.datac(\BOARD1|I_RS232TX|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter~2 .lut_mask = 16'h3C3C;
defparam \BOARD1|I_RS232TX|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N9
dffeas \BOARD1|I_RS232TX|counter[1] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|State~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter[1] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add0~1 (
// Equation(s):
// \BOARD1|I_RS232TX|Add0~1_combout  = \BOARD1|I_RS232TX|counter [2] $ (((\BOARD1|I_RS232TX|counter [1] & \BOARD1|I_RS232TX|counter [0])))

	.dataa(\BOARD1|I_RS232TX|counter [1]),
	.datab(gnd),
	.datac(\BOARD1|I_RS232TX|counter [0]),
	.datad(\BOARD1|I_RS232TX|counter [2]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add0~1 .lut_mask = 16'h5FA0;
defparam \BOARD1|I_RS232TX|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|counter~1 (
// Equation(s):
// \BOARD1|I_RS232TX|counter~1_combout  = (!\BOARD1|I_RS232TX|always3~3_combout  & (\BOARD1|I_RS232TX|Add0~1_combout  & !\BOARD1|I_RS232TX|always3~5_combout ))

	.dataa(\BOARD1|I_RS232TX|always3~3_combout ),
	.datab(\BOARD1|I_RS232TX|Add0~1_combout ),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|always3~5_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter~1 .lut_mask = 16'h0044;
defparam \BOARD1|I_RS232TX|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \BOARD1|I_RS232TX|counter[2] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|State~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter[2] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Add0~0 (
// Equation(s):
// \BOARD1|I_RS232TX|Add0~0_combout  = \BOARD1|I_RS232TX|counter [3] $ (((\BOARD1|I_RS232TX|counter [1] & (\BOARD1|I_RS232TX|counter [0] & \BOARD1|I_RS232TX|counter [2]))))

	.dataa(\BOARD1|I_RS232TX|counter [1]),
	.datab(\BOARD1|I_RS232TX|counter [3]),
	.datac(\BOARD1|I_RS232TX|counter [0]),
	.datad(\BOARD1|I_RS232TX|counter [2]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Add0~0 .lut_mask = 16'h6CCC;
defparam \BOARD1|I_RS232TX|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|counter~0 (
// Equation(s):
// \BOARD1|I_RS232TX|counter~0_combout  = (!\BOARD1|I_RS232TX|always3~3_combout  & (\BOARD1|I_RS232TX|Add0~0_combout  & !\BOARD1|I_RS232TX|always3~5_combout ))

	.dataa(\BOARD1|I_RS232TX|always3~3_combout ),
	.datab(gnd),
	.datac(\BOARD1|I_RS232TX|Add0~0_combout ),
	.datad(\BOARD1|I_RS232TX|always3~5_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter~0 .lut_mask = 16'h0050;
defparam \BOARD1|I_RS232TX|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N23
dffeas \BOARD1|I_RS232TX|counter[3] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|State~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|counter[3] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Equal1~0 (
// Equation(s):
// \BOARD1|I_RS232TX|Equal1~0_combout  = (\BOARD1|I_RS232TX|counter [3] & (\BOARD1|I_RS232TX|counter [2] & (\BOARD1|I_RS232TX|counter [1] & \BOARD1|I_RS232TX|counter [0])))

	.dataa(\BOARD1|I_RS232TX|counter [3]),
	.datab(\BOARD1|I_RS232TX|counter [2]),
	.datac(\BOARD1|I_RS232TX|counter [1]),
	.datad(\BOARD1|I_RS232TX|counter [0]),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Equal1~0 .lut_mask = 16'h8000;
defparam \BOARD1|I_RS232TX|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|always3~5 (
// Equation(s):
// \BOARD1|I_RS232TX|always3~5_combout  = (\BOARD1|I_RS232TX|Equal1~0_combout  & (!\BOARD1|I_RS232TX|Bit [4] & (!\BOARD1|I_RS232TX|Bit [3] & \BOARD1|I_RS232TX|LessThan0~1_combout )))

	.dataa(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.datab(\BOARD1|I_RS232TX|Bit [4]),
	.datac(\BOARD1|I_RS232TX|Bit [3]),
	.datad(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|always3~5 .lut_mask = 16'h0200;
defparam \BOARD1|I_RS232TX|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
fiftyfivenm_lcell_comb \data_transmit~0 (
// Equation(s):
// \data_transmit~0_combout  = (\SW[0]~input_o  & \SW[9]~input_o )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~0 .lut_mask = 16'hAA00;
defparam \data_transmit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N29
dffeas \data_transmit[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[0] .is_wysiwyg = "true";
defparam \data_transmit[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
fiftyfivenm_lcell_comb \data_transmit~1 (
// Equation(s):
// \data_transmit~1_combout  = (\SW[1]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~1 .lut_mask = 16'hF000;
defparam \data_transmit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N25
dffeas \data_transmit[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[1] .is_wysiwyg = "true";
defparam \data_transmit[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
fiftyfivenm_lcell_comb \data_transmit~2 (
// Equation(s):
// \data_transmit~2_combout  = (\SW[2]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~2 .lut_mask = 16'hCC00;
defparam \data_transmit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N13
dffeas \data_transmit[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[2] .is_wysiwyg = "true";
defparam \data_transmit[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
fiftyfivenm_lcell_comb \data_transmit~5 (
// Equation(s):
// \data_transmit~5_combout  = (\SW[5]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~5 .lut_mask = 16'hF000;
defparam \data_transmit~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N21
dffeas \data_transmit[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[5] .is_wysiwyg = "true";
defparam \data_transmit[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
fiftyfivenm_lcell_comb \data_transmit~6 (
// Equation(s):
// \data_transmit~6_combout  = (\SW[6]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~6 .lut_mask = 16'hF000;
defparam \data_transmit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \data_transmit[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_transmit~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[6] .is_wysiwyg = "true";
defparam \data_transmit[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
fiftyfivenm_lcell_comb \data_transmit~7 (
// Equation(s):
// \data_transmit~7_combout  = (\SW[7]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~7 .lut_mask = 16'hF000;
defparam \data_transmit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N27
dffeas \data_transmit[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[7] .is_wysiwyg = "true";
defparam \data_transmit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|always3~2 (
// Equation(s):
// \BOARD1|I_RS232TX|always3~2_combout  = (\BOARD1|I_RS232TX|stop_bit~q ) # (\BOARD1|I_RS232TX|start_bit~q )

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|stop_bit~q ),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|start_bit~q ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|always3~2 .lut_mask = 16'hFFCC;
defparam \BOARD1|I_RS232TX|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~2 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~2_combout  = (\BOARD1|I_RS232TX|Equal1~0_combout  & (((\BOARD1|I_RS232TX|LessThan0~0_combout  & !\BOARD1|I_RS232TX|LessThan0~1_combout )) # (!\BOARD1|I_RS232TX|start_bit~q )))

	.dataa(\BOARD1|I_RS232TX|start_bit~q ),
	.datab(\BOARD1|I_RS232TX|LessThan0~0_combout ),
	.datac(\BOARD1|I_RS232TX|LessThan0~1_combout ),
	.datad(\BOARD1|I_RS232TX|Equal1~0_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~2 .lut_mask = 16'h5D00;
defparam \BOARD1|I_RS232TX|in_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~10 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~10_combout  = (!\BOARD1|I_RS232TX|in_data~2_combout  & ((\BOARD1|I_RS232TX|always3~2_combout  & ((\BOARD1|I_RS232TX|in_data [7]))) # (!\BOARD1|I_RS232TX|always3~2_combout  & (data_transmit[7]))))

	.dataa(data_transmit[7]),
	.datab(\BOARD1|I_RS232TX|always3~2_combout ),
	.datac(\BOARD1|I_RS232TX|in_data [7]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~10 .lut_mask = 16'h00E2;
defparam \BOARD1|I_RS232TX|in_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N15
dffeas \BOARD1|I_RS232TX|in_data[7] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|State~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[7] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~9 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~9_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & ((\BOARD1|I_RS232TX|in_data [7]))) # (!\BOARD1|I_RS232TX|in_data~2_combout  & (data_transmit[6]))

	.dataa(gnd),
	.datab(data_transmit[6]),
	.datac(\BOARD1|I_RS232TX|in_data [7]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~9 .lut_mask = 16'hF0CC;
defparam \BOARD1|I_RS232TX|in_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data[0]~11 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data[0]~11_combout  = (\BOARD1|I_RS232TX|State~q  & ((\BOARD1|I_RS232TX|in_data~2_combout ) # ((!\BOARD1|I_RS232TX|start_bit~q  & !\BOARD1|I_RS232TX|stop_bit~q ))))

	.dataa(\BOARD1|I_RS232TX|start_bit~q ),
	.datab(\BOARD1|I_RS232TX|stop_bit~q ),
	.datac(\BOARD1|I_RS232TX|in_data~2_combout ),
	.datad(\BOARD1|I_RS232TX|State~q ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[0]~11 .lut_mask = 16'hF100;
defparam \BOARD1|I_RS232TX|in_data[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N23
dffeas \BOARD1|I_RS232TX|in_data[6] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[6] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~8 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~8_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & ((\BOARD1|I_RS232TX|in_data [6]))) # (!\BOARD1|I_RS232TX|in_data~2_combout  & (data_transmit[5]))

	.dataa(gnd),
	.datab(data_transmit[5]),
	.datac(\BOARD1|I_RS232TX|in_data [6]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~8 .lut_mask = 16'hF0CC;
defparam \BOARD1|I_RS232TX|in_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N11
dffeas \BOARD1|I_RS232TX|in_data[5] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[5] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
fiftyfivenm_lcell_comb \data_transmit~4 (
// Equation(s):
// \data_transmit~4_combout  = (\SW[4]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~4 .lut_mask = 16'hCC00;
defparam \data_transmit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N9
dffeas \data_transmit[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[4] .is_wysiwyg = "true";
defparam \data_transmit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~7 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~7_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & (\BOARD1|I_RS232TX|in_data [5])) # (!\BOARD1|I_RS232TX|in_data~2_combout  & ((data_transmit[4])))

	.dataa(\BOARD1|I_RS232TX|in_data [5]),
	.datab(gnd),
	.datac(data_transmit[4]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~7 .lut_mask = 16'hAAF0;
defparam \BOARD1|I_RS232TX|in_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N7
dffeas \BOARD1|I_RS232TX|in_data[4] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[4] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
fiftyfivenm_lcell_comb \data_transmit~3 (
// Equation(s):
// \data_transmit~3_combout  = (\SW[3]~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\data_transmit~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_transmit~3 .lut_mask = 16'hCC00;
defparam \data_transmit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N5
dffeas \data_transmit[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\data_transmit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_transmit[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_transmit[3] .is_wysiwyg = "true";
defparam \data_transmit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~6 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~6_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & (\BOARD1|I_RS232TX|in_data [4])) # (!\BOARD1|I_RS232TX|in_data~2_combout  & ((data_transmit[3])))

	.dataa(\BOARD1|I_RS232TX|in_data [4]),
	.datab(gnd),
	.datac(data_transmit[3]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~6 .lut_mask = 16'hAAF0;
defparam \BOARD1|I_RS232TX|in_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N19
dffeas \BOARD1|I_RS232TX|in_data[3] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[3] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~5 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~5_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & ((\BOARD1|I_RS232TX|in_data [3]))) # (!\BOARD1|I_RS232TX|in_data~2_combout  & (data_transmit[2]))

	.dataa(data_transmit[2]),
	.datab(\BOARD1|I_RS232TX|in_data [3]),
	.datac(gnd),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~5 .lut_mask = 16'hCCAA;
defparam \BOARD1|I_RS232TX|in_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N31
dffeas \BOARD1|I_RS232TX|in_data[2] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[2] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~4 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~4_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & ((\BOARD1|I_RS232TX|in_data [2]))) # (!\BOARD1|I_RS232TX|in_data~2_combout  & (data_transmit[1]))

	.dataa(gnd),
	.datab(data_transmit[1]),
	.datac(\BOARD1|I_RS232TX|in_data [2]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~4 .lut_mask = 16'hF0CC;
defparam \BOARD1|I_RS232TX|in_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N15
dffeas \BOARD1|I_RS232TX|in_data[1] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[1] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|in_data~3 (
// Equation(s):
// \BOARD1|I_RS232TX|in_data~3_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & ((\BOARD1|I_RS232TX|in_data [1]))) # (!\BOARD1|I_RS232TX|in_data~2_combout  & (data_transmit[0]))

	.dataa(gnd),
	.datab(data_transmit[0]),
	.datac(\BOARD1|I_RS232TX|in_data [1]),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|in_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data~3 .lut_mask = 16'hF0CC;
defparam \BOARD1|I_RS232TX|in_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N17
dffeas \BOARD1|I_RS232TX|in_data[0] (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|in_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|in_data[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|in_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|in_data[0] .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|in_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Tx~0 (
// Equation(s):
// \BOARD1|I_RS232TX|Tx~0_combout  = (\BOARD1|I_RS232TX|in_data~2_combout  & (\BOARD1|I_RS232TX|in_data [0])) # (!\BOARD1|I_RS232TX|in_data~2_combout  & (((\BOARD1|I_RS232TX|always3~2_combout  & \BOARD1|I_RS232TX|Tx~q ))))

	.dataa(\BOARD1|I_RS232TX|in_data [0]),
	.datab(\BOARD1|I_RS232TX|always3~2_combout ),
	.datac(\BOARD1|I_RS232TX|Tx~q ),
	.datad(\BOARD1|I_RS232TX|in_data~2_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Tx~0 .lut_mask = 16'hAAC0;
defparam \BOARD1|I_RS232TX|Tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
fiftyfivenm_lcell_comb \BOARD1|I_RS232TX|Tx~1 (
// Equation(s):
// \BOARD1|I_RS232TX|Tx~1_combout  = (\BOARD1|I_RS232TX|Tx~0_combout ) # ((\BOARD1|I_RS232TX|always3~5_combout  & !\BOARD1|I_RS232TX|stop_bit~q ))

	.dataa(gnd),
	.datab(\BOARD1|I_RS232TX|always3~5_combout ),
	.datac(\BOARD1|I_RS232TX|stop_bit~q ),
	.datad(\BOARD1|I_RS232TX|Tx~0_combout ),
	.cin(gnd),
	.combout(\BOARD1|I_RS232TX|Tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Tx~1 .lut_mask = 16'hFF0C;
defparam \BOARD1|I_RS232TX|Tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N31
dffeas \BOARD1|I_RS232TX|Tx (
	.clk(\BOARD1|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD1|I_RS232TX|Tx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD1|I_RS232TX|State~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD1|I_RS232TX|Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD1|I_RS232TX|Tx .is_wysiwyg = "true";
defparam \BOARD1|I_RS232TX|Tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N0
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[0]~16 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[0]~16_combout  = !\BOARD2|I_BAUDGEN|baudRateReg [0]
// \BOARD2|I_BAUDGEN|baudRateReg[0]~17  = CARRY(!\BOARD2|I_BAUDGEN|baudRateReg [0])

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[0]~16_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[0]~17 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[0]~16 .lut_mask = 16'h5555;
defparam \BOARD2|I_BAUDGEN|baudRateReg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N22
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[0]~feeder (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[0]~feeder_combout  = \BOARD2|I_BAUDGEN|baudRateReg[0]~16_combout 

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg[0]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[0]~feeder .lut_mask = 16'hCCCC;
defparam \BOARD2|I_BAUDGEN|baudRateReg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N23
dffeas \BOARD2|I_BAUDGEN|baudRateReg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[0] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N2
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[1]~18 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[1]~18_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [1] & (!\BOARD2|I_BAUDGEN|baudRateReg[0]~17 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [1] & ((\BOARD2|I_BAUDGEN|baudRateReg[0]~17 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[1]~19  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[0]~17 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [1]))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[0]~17 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[1]~18_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[1]~19 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[1]~18 .lut_mask = 16'h3C3F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N24
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[1]~feeder (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[1]~feeder_combout  = \BOARD2|I_BAUDGEN|baudRateReg[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_BAUDGEN|baudRateReg[1]~18_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[1]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_BAUDGEN|baudRateReg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \BOARD2|I_BAUDGEN|baudRateReg[1] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[1] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N4
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[2]~20 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[2]~20_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [2] & (\BOARD2|I_BAUDGEN|baudRateReg[1]~19  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [2] & (!\BOARD2|I_BAUDGEN|baudRateReg[1]~19  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[2]~21  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [2] & !\BOARD2|I_BAUDGEN|baudRateReg[1]~19 ))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[1]~19 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[2]~20_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[2]~21 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[2]~20 .lut_mask = 16'hC30C;
defparam \BOARD2|I_BAUDGEN|baudRateReg[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \BOARD2|I_BAUDGEN|baudRateReg[2] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[2] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N6
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[3]~22 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[3]~22_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [3] & (!\BOARD2|I_BAUDGEN|baudRateReg[2]~21 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [3] & ((\BOARD2|I_BAUDGEN|baudRateReg[2]~21 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[3]~23  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[2]~21 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [3]))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[2]~21 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[3]~22_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[3]~23 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[3]~22 .lut_mask = 16'h5A5F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N7
dffeas \BOARD2|I_BAUDGEN|baudRateReg[3] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[3] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N8
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[4]~24 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[4]~24_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [4] & (\BOARD2|I_BAUDGEN|baudRateReg[3]~23  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [4] & (!\BOARD2|I_BAUDGEN|baudRateReg[3]~23  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[4]~25  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [4] & !\BOARD2|I_BAUDGEN|baudRateReg[3]~23 ))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[3]~23 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[4]~24_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[4]~25 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[4]~24 .lut_mask = 16'hC30C;
defparam \BOARD2|I_BAUDGEN|baudRateReg[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N9
dffeas \BOARD2|I_BAUDGEN|baudRateReg[4] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[4] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N10
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[5]~26 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[5]~26_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [5] & (!\BOARD2|I_BAUDGEN|baudRateReg[4]~25 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [5] & ((\BOARD2|I_BAUDGEN|baudRateReg[4]~25 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[5]~27  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[4]~25 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [5]))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[4]~25 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[5]~26_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[5]~27 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[5]~26 .lut_mask = 16'h5A5F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N11
dffeas \BOARD2|I_BAUDGEN|baudRateReg[5] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[5] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N12
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[6]~28 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[6]~28_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [6] & (\BOARD2|I_BAUDGEN|baudRateReg[5]~27  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [6] & (!\BOARD2|I_BAUDGEN|baudRateReg[5]~27  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[6]~29  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [6] & !\BOARD2|I_BAUDGEN|baudRateReg[5]~27 ))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[5]~27 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[6]~28_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[6]~29 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[6]~28 .lut_mask = 16'hA50A;
defparam \BOARD2|I_BAUDGEN|baudRateReg[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N13
dffeas \BOARD2|I_BAUDGEN|baudRateReg[6] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[6]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[6] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N14
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[7]~30 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[7]~30_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [7] & (!\BOARD2|I_BAUDGEN|baudRateReg[6]~29 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [7] & ((\BOARD2|I_BAUDGEN|baudRateReg[6]~29 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[7]~31  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[6]~29 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [7]))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[6]~29 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[7]~30_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[7]~31 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[7]~30 .lut_mask = 16'h3C3F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N15
dffeas \BOARD2|I_BAUDGEN|baudRateReg[7] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[7]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[7] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N12
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|Equal0~1 (
// Equation(s):
// \BOARD2|I_BAUDGEN|Equal0~1_combout  = (!\BOARD2|I_BAUDGEN|baudRateReg [4] & (\BOARD2|I_BAUDGEN|baudRateReg [6] & (!\BOARD2|I_BAUDGEN|baudRateReg [7] & !\BOARD2|I_BAUDGEN|baudRateReg [5])))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [4]),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [6]),
	.datac(\BOARD2|I_BAUDGEN|baudRateReg [7]),
	.datad(\BOARD2|I_BAUDGEN|baudRateReg [5]),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|Equal0~1 .lut_mask = 16'h0004;
defparam \BOARD2|I_BAUDGEN|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N16
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[8]~32 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[8]~32_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [8] & (\BOARD2|I_BAUDGEN|baudRateReg[7]~31  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [8] & (!\BOARD2|I_BAUDGEN|baudRateReg[7]~31  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[8]~33  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [8] & !\BOARD2|I_BAUDGEN|baudRateReg[7]~31 ))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[7]~31 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[8]~32_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[8]~33 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[8]~32 .lut_mask = 16'hC30C;
defparam \BOARD2|I_BAUDGEN|baudRateReg[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas \BOARD2|I_BAUDGEN|baudRateReg[8] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[8] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N18
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[9]~34 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[9]~34_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [9] & (!\BOARD2|I_BAUDGEN|baudRateReg[8]~33 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [9] & ((\BOARD2|I_BAUDGEN|baudRateReg[8]~33 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[9]~35  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[8]~33 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [9]))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[8]~33 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[9]~34_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[9]~35 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[9]~34 .lut_mask = 16'h3C3F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N19
dffeas \BOARD2|I_BAUDGEN|baudRateReg[9] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[9] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N20
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[10]~36 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[10]~36_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [10] & (\BOARD2|I_BAUDGEN|baudRateReg[9]~35  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [10] & (!\BOARD2|I_BAUDGEN|baudRateReg[9]~35  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[10]~37  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [10] & !\BOARD2|I_BAUDGEN|baudRateReg[9]~35 ))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[9]~35 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[10]~36_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[10]~37 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[10]~36 .lut_mask = 16'hC30C;
defparam \BOARD2|I_BAUDGEN|baudRateReg[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N21
dffeas \BOARD2|I_BAUDGEN|baudRateReg[10] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[10]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[10] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N22
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[11]~38 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[11]~38_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [11] & (!\BOARD2|I_BAUDGEN|baudRateReg[10]~37 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [11] & ((\BOARD2|I_BAUDGEN|baudRateReg[10]~37 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[11]~39  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[10]~37 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [11]))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[10]~37 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[11]~38_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[11]~39 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[11]~38 .lut_mask = 16'h5A5F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N23
dffeas \BOARD2|I_BAUDGEN|baudRateReg[11] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[11]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[11] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N16
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|Equal0~2 (
// Equation(s):
// \BOARD2|I_BAUDGEN|Equal0~2_combout  = (!\BOARD2|I_BAUDGEN|baudRateReg [10] & (!\BOARD2|I_BAUDGEN|baudRateReg [9] & (!\BOARD2|I_BAUDGEN|baudRateReg [11] & \BOARD2|I_BAUDGEN|baudRateReg [8])))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [10]),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [9]),
	.datac(\BOARD2|I_BAUDGEN|baudRateReg [11]),
	.datad(\BOARD2|I_BAUDGEN|baudRateReg [8]),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|Equal0~2 .lut_mask = 16'h0100;
defparam \BOARD2|I_BAUDGEN|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N14
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|Equal0~0 (
// Equation(s):
// \BOARD2|I_BAUDGEN|Equal0~0_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [2] & (!\BOARD2|I_BAUDGEN|baudRateReg [1] & (!\BOARD2|I_BAUDGEN|baudRateReg [0] & !\BOARD2|I_BAUDGEN|baudRateReg [3])))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [2]),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [1]),
	.datac(\BOARD2|I_BAUDGEN|baudRateReg [0]),
	.datad(\BOARD2|I_BAUDGEN|baudRateReg [3]),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|Equal0~0 .lut_mask = 16'h0002;
defparam \BOARD2|I_BAUDGEN|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N24
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[12]~40 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[12]~40_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [12] & (\BOARD2|I_BAUDGEN|baudRateReg[11]~39  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [12] & (!\BOARD2|I_BAUDGEN|baudRateReg[11]~39  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[12]~41  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [12] & !\BOARD2|I_BAUDGEN|baudRateReg[11]~39 ))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[11]~39 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[12]~40_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[12]~41 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[12]~40 .lut_mask = 16'hC30C;
defparam \BOARD2|I_BAUDGEN|baudRateReg[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \BOARD2|I_BAUDGEN|baudRateReg[12] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[12] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N26
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[13]~42 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[13]~42_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [13] & (!\BOARD2|I_BAUDGEN|baudRateReg[12]~41 )) # (!\BOARD2|I_BAUDGEN|baudRateReg [13] & ((\BOARD2|I_BAUDGEN|baudRateReg[12]~41 ) # (GND)))
// \BOARD2|I_BAUDGEN|baudRateReg[13]~43  = CARRY((!\BOARD2|I_BAUDGEN|baudRateReg[12]~41 ) # (!\BOARD2|I_BAUDGEN|baudRateReg [13]))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[12]~41 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[13]~42_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[13]~43 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[13]~42 .lut_mask = 16'h5A5F;
defparam \BOARD2|I_BAUDGEN|baudRateReg[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N27
dffeas \BOARD2|I_BAUDGEN|baudRateReg[13] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[13]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[13] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N28
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[14]~44 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[14]~44_combout  = (\BOARD2|I_BAUDGEN|baudRateReg [14] & (\BOARD2|I_BAUDGEN|baudRateReg[13]~43  $ (GND))) # (!\BOARD2|I_BAUDGEN|baudRateReg [14] & (!\BOARD2|I_BAUDGEN|baudRateReg[13]~43  & VCC))
// \BOARD2|I_BAUDGEN|baudRateReg[14]~45  = CARRY((\BOARD2|I_BAUDGEN|baudRateReg [14] & !\BOARD2|I_BAUDGEN|baudRateReg[13]~43 ))

	.dataa(gnd),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[13]~43 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[14]~44_combout ),
	.cout(\BOARD2|I_BAUDGEN|baudRateReg[14]~45 ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[14]~44 .lut_mask = 16'hC30C;
defparam \BOARD2|I_BAUDGEN|baudRateReg[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N29
dffeas \BOARD2|I_BAUDGEN|baudRateReg[14] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[14]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[14] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N30
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|baudRateReg[15]~46 (
// Equation(s):
// \BOARD2|I_BAUDGEN|baudRateReg[15]~46_combout  = \BOARD2|I_BAUDGEN|baudRateReg [15] $ (\BOARD2|I_BAUDGEN|baudRateReg[14]~45 )

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BOARD2|I_BAUDGEN|baudRateReg[14]~45 ),
	.combout(\BOARD2|I_BAUDGEN|baudRateReg[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[15]~46 .lut_mask = 16'h5A5A;
defparam \BOARD2|I_BAUDGEN|baudRateReg[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N31
dffeas \BOARD2|I_BAUDGEN|baudRateReg[15] (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\BOARD2|I_BAUDGEN|baudRateReg[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_BAUDGEN|baudRateReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|baudRateReg[15] .is_wysiwyg = "true";
defparam \BOARD2|I_BAUDGEN|baudRateReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N20
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|Equal0~3 (
// Equation(s):
// \BOARD2|I_BAUDGEN|Equal0~3_combout  = (!\BOARD2|I_BAUDGEN|baudRateReg [15] & (!\BOARD2|I_BAUDGEN|baudRateReg [12] & (!\BOARD2|I_BAUDGEN|baudRateReg [13] & !\BOARD2|I_BAUDGEN|baudRateReg [14])))

	.dataa(\BOARD2|I_BAUDGEN|baudRateReg [15]),
	.datab(\BOARD2|I_BAUDGEN|baudRateReg [12]),
	.datac(\BOARD2|I_BAUDGEN|baudRateReg [13]),
	.datad(\BOARD2|I_BAUDGEN|baudRateReg [14]),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|Equal0~3 .lut_mask = 16'h0001;
defparam \BOARD2|I_BAUDGEN|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N26
fiftyfivenm_lcell_comb \BOARD2|I_BAUDGEN|Equal0 (
// Equation(s):
// \BOARD2|I_BAUDGEN|Equal0~combout  = LCELL((\BOARD2|I_BAUDGEN|Equal0~1_combout  & (\BOARD2|I_BAUDGEN|Equal0~2_combout  & (\BOARD2|I_BAUDGEN|Equal0~0_combout  & \BOARD2|I_BAUDGEN|Equal0~3_combout ))))

	.dataa(\BOARD2|I_BAUDGEN|Equal0~1_combout ),
	.datab(\BOARD2|I_BAUDGEN|Equal0~2_combout ),
	.datac(\BOARD2|I_BAUDGEN|Equal0~0_combout ),
	.datad(\BOARD2|I_BAUDGEN|Equal0~3_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_BAUDGEN|Equal0~combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|Equal0 .lut_mask = 16'h8000;
defparam \BOARD2|I_BAUDGEN|Equal0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \BOARD2|I_BAUDGEN|Equal0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD2|I_BAUDGEN|Equal0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ));
// synopsys translate_off
defparam \BOARD2|I_BAUDGEN|Equal0~clkctrl .clock_type = "global clock";
defparam \BOARD2|I_BAUDGEN|Equal0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N10
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[7]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[7]~feeder_combout  = \ARDUINO_IO[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ARDUINO_IO[1]~input_o ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[7]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|Read_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N12
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~6 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~6_combout  = \BOARD2|I_RS232RX|counter [0] $ (\BOARD2|I_RS232RX|counter [1])

	.dataa(\BOARD2|I_RS232RX|counter [0]),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~6 .lut_mask = 16'h5A5A;
defparam \BOARD2|I_RS232RX|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N6
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Add1~0 (
// Equation(s):
// \BOARD2|I_RS232RX|Add1~0_combout  = \BOARD2|I_RS232RX|Bit [0] $ (VCC)
// \BOARD2|I_RS232RX|Add1~1  = CARRY(\BOARD2|I_RS232RX|Bit [0])

	.dataa(\BOARD2|I_RS232RX|Bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Add1~0_combout ),
	.cout(\BOARD2|I_RS232RX|Add1~1 ));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Add1~0 .lut_mask = 16'h55AA;
defparam \BOARD2|I_RS232RX|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N12
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Add1~6 (
// Equation(s):
// \BOARD2|I_RS232RX|Add1~6_combout  = (\BOARD2|I_RS232RX|Bit [3] & (!\BOARD2|I_RS232RX|Add1~5 )) # (!\BOARD2|I_RS232RX|Bit [3] & ((\BOARD2|I_RS232RX|Add1~5 ) # (GND)))
// \BOARD2|I_RS232RX|Add1~7  = CARRY((!\BOARD2|I_RS232RX|Add1~5 ) # (!\BOARD2|I_RS232RX|Bit [3]))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|Bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_RS232RX|Add1~5 ),
	.combout(\BOARD2|I_RS232RX|Add1~6_combout ),
	.cout(\BOARD2|I_RS232RX|Add1~7 ));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Add1~6 .lut_mask = 16'h3C3F;
defparam \BOARD2|I_RS232RX|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N14
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Add1~8 (
// Equation(s):
// \BOARD2|I_RS232RX|Add1~8_combout  = \BOARD2|I_RS232RX|Bit [4] $ (!\BOARD2|I_RS232RX|Add1~7 )

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|Bit [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\BOARD2|I_RS232RX|Add1~7 ),
	.combout(\BOARD2|I_RS232RX|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Add1~8 .lut_mask = 16'hC3C3;
defparam \BOARD2|I_RS232RX|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y48_N15
dffeas \BOARD2|I_RS232RX|Bit[4] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Bit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[4] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N14
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|always3~0 (
// Equation(s):
// \BOARD2|I_RS232RX|always3~0_combout  = (\BOARD2|I_RS232RX|counter [1] & (\BOARD2|I_RS232RX|counter [2] & (\BOARD2|I_RS232RX|counter [0] & !\BOARD2|I_RS232RX|Bit [4])))

	.dataa(\BOARD2|I_RS232RX|counter [1]),
	.datab(\BOARD2|I_RS232RX|counter [2]),
	.datac(\BOARD2|I_RS232RX|counter [0]),
	.datad(\BOARD2|I_RS232RX|Bit [4]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|always3~0 .lut_mask = 16'h0080;
defparam \BOARD2|I_RS232RX|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N30
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|always3~2 (
// Equation(s):
// \BOARD2|I_RS232RX|always3~2_combout  = (\BOARD2|I_RS232RX|counter [3] & (!\BOARD2|I_RS232RX|Bit [3] & (\BOARD2|I_RS232RX|always3~0_combout  & \BOARD2|I_RS232RX|start_bit~q )))

	.dataa(\BOARD2|I_RS232RX|counter [3]),
	.datab(\BOARD2|I_RS232RX|Bit [3]),
	.datac(\BOARD2|I_RS232RX|always3~0_combout ),
	.datad(\BOARD2|I_RS232RX|start_bit~q ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|always3~2 .lut_mask = 16'h2000;
defparam \BOARD2|I_RS232RX|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N16
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Bit[0]~0 (
// Equation(s):
// \BOARD2|I_RS232RX|Bit[0]~0_combout  = (\BOARD2|I_RS232RX|State.READ~q  & ((\BOARD2|I_RS232RX|always3~2_combout ) # (\BOARD2|I_RS232RX|always3~4_combout )))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|State.READ~q ),
	.datac(\BOARD2|I_RS232RX|always3~2_combout ),
	.datad(\BOARD2|I_RS232RX|always3~4_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[0]~0 .lut_mask = 16'hCCC0;
defparam \BOARD2|I_RS232RX|Bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N30
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Bit[0]~2 (
// Equation(s):
// \BOARD2|I_RS232RX|Bit[0]~2_combout  = (\BOARD2|I_RS232RX|Bit[0]~0_combout  & (\BOARD2|I_RS232RX|Add1~0_combout  & (!\BOARD2|I_RS232RX|always3~4_combout ))) # (!\BOARD2|I_RS232RX|Bit[0]~0_combout  & (((\BOARD2|I_RS232RX|Bit [0]))))

	.dataa(\BOARD2|I_RS232RX|Add1~0_combout ),
	.datab(\BOARD2|I_RS232RX|always3~4_combout ),
	.datac(\BOARD2|I_RS232RX|Bit [0]),
	.datad(\BOARD2|I_RS232RX|Bit[0]~0_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Bit[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[0]~2 .lut_mask = 16'h22F0;
defparam \BOARD2|I_RS232RX|Bit[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N31
dffeas \BOARD2|I_RS232RX|Bit[0] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Bit[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[0] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N8
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Add1~2 (
// Equation(s):
// \BOARD2|I_RS232RX|Add1~2_combout  = (\BOARD2|I_RS232RX|Bit [1] & (!\BOARD2|I_RS232RX|Add1~1 )) # (!\BOARD2|I_RS232RX|Bit [1] & ((\BOARD2|I_RS232RX|Add1~1 ) # (GND)))
// \BOARD2|I_RS232RX|Add1~3  = CARRY((!\BOARD2|I_RS232RX|Add1~1 ) # (!\BOARD2|I_RS232RX|Bit [1]))

	.dataa(\BOARD2|I_RS232RX|Bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_RS232RX|Add1~1 ),
	.combout(\BOARD2|I_RS232RX|Add1~2_combout ),
	.cout(\BOARD2|I_RS232RX|Add1~3 ));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Add1~2 .lut_mask = 16'h5A5F;
defparam \BOARD2|I_RS232RX|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y48_N9
dffeas \BOARD2|I_RS232RX|Bit[1] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Bit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[1] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N10
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Add1~4 (
// Equation(s):
// \BOARD2|I_RS232RX|Add1~4_combout  = (\BOARD2|I_RS232RX|Bit [2] & (\BOARD2|I_RS232RX|Add1~3  $ (GND))) # (!\BOARD2|I_RS232RX|Bit [2] & (!\BOARD2|I_RS232RX|Add1~3  & VCC))
// \BOARD2|I_RS232RX|Add1~5  = CARRY((\BOARD2|I_RS232RX|Bit [2] & !\BOARD2|I_RS232RX|Add1~3 ))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|Bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BOARD2|I_RS232RX|Add1~3 ),
	.combout(\BOARD2|I_RS232RX|Add1~4_combout ),
	.cout(\BOARD2|I_RS232RX|Add1~5 ));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Add1~4 .lut_mask = 16'hC30C;
defparam \BOARD2|I_RS232RX|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y48_N11
dffeas \BOARD2|I_RS232RX|Bit[2] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Bit[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[2] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Bit[3]~1 (
// Equation(s):
// \BOARD2|I_RS232RX|Bit[3]~1_combout  = (\BOARD2|I_RS232RX|Bit[0]~0_combout  & (\BOARD2|I_RS232RX|Add1~6_combout  & (!\BOARD2|I_RS232RX|always3~4_combout ))) # (!\BOARD2|I_RS232RX|Bit[0]~0_combout  & (((\BOARD2|I_RS232RX|Bit [3]))))

	.dataa(\BOARD2|I_RS232RX|Add1~6_combout ),
	.datab(\BOARD2|I_RS232RX|always3~4_combout ),
	.datac(\BOARD2|I_RS232RX|Bit [3]),
	.datad(\BOARD2|I_RS232RX|Bit[0]~0_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[3]~1 .lut_mask = 16'h22F0;
defparam \BOARD2|I_RS232RX|Bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N25
dffeas \BOARD2|I_RS232RX|Bit[3] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Bit[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Bit[3] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N20
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|always3~3 (
// Equation(s):
// \BOARD2|I_RS232RX|always3~3_combout  = (!\BOARD2|I_RS232RX|Bit [0] & (\ARDUINO_IO[1]~input_o  & (!\BOARD2|I_RS232RX|Bit [1] & !\BOARD2|I_RS232RX|Bit [2])))

	.dataa(\BOARD2|I_RS232RX|Bit [0]),
	.datab(\ARDUINO_IO[1]~input_o ),
	.datac(\BOARD2|I_RS232RX|Bit [1]),
	.datad(\BOARD2|I_RS232RX|Bit [2]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|always3~3 .lut_mask = 16'h0004;
defparam \BOARD2|I_RS232RX|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N28
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|always3~4 (
// Equation(s):
// \BOARD2|I_RS232RX|always3~4_combout  = (\BOARD2|I_RS232RX|counter [3] & (\BOARD2|I_RS232RX|Bit [3] & (\BOARD2|I_RS232RX|always3~0_combout  & \BOARD2|I_RS232RX|always3~3_combout )))

	.dataa(\BOARD2|I_RS232RX|counter [3]),
	.datab(\BOARD2|I_RS232RX|Bit [3]),
	.datac(\BOARD2|I_RS232RX|always3~0_combout ),
	.datad(\BOARD2|I_RS232RX|always3~3_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|always3~4 .lut_mask = 16'h8000;
defparam \BOARD2|I_RS232RX|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N3
dffeas \BOARD2|I_RS232RX|RxDone (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|always3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BOARD2|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxDone .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N0
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Next.READ~0 (
// Equation(s):
// \BOARD2|I_RS232RX|Next.READ~0_combout  = (\BOARD2|I_RS232RX|State.READ~q  & ((!\BOARD2|I_RS232RX|RxDone~q ))) # (!\BOARD2|I_RS232RX|State.READ~q  & (!\ARDUINO_IO[1]~input_o ))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|State.READ~q ),
	.datac(\ARDUINO_IO[1]~input_o ),
	.datad(\BOARD2|I_RS232RX|RxDone~q ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Next.READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Next.READ~0 .lut_mask = 16'h03CF;
defparam \BOARD2|I_RS232RX|Next.READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N16
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|State.READ~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|State.READ~feeder_combout  = \BOARD2|I_RS232RX|Next.READ~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Next.READ~0_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|State.READ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|State.READ~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|State.READ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N17
dffeas \BOARD2|I_RS232RX|State.READ (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|State.READ~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|State.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|State.READ .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|State.READ .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y48_N13
dffeas \BOARD2|I_RS232RX|counter[1] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter[1] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N10
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~3 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~3_combout  = (\BOARD2|I_RS232RX|always3~2_combout ) # ((\BOARD2|I_RS232RX|always3~4_combout ) # ((\BOARD2|I_RS232RX|always3~5_combout  & \BOARD2|I_RS232RX|counter [3])))

	.dataa(\BOARD2|I_RS232RX|always3~5_combout ),
	.datab(\BOARD2|I_RS232RX|counter [3]),
	.datac(\BOARD2|I_RS232RX|always3~2_combout ),
	.datad(\BOARD2|I_RS232RX|always3~4_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~3 .lut_mask = 16'hFFF8;
defparam \BOARD2|I_RS232RX|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N4
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~4 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~4_combout  = (!\BOARD2|I_RS232RX|counter~3_combout  & (\BOARD2|I_RS232RX|counter [2] $ (((\BOARD2|I_RS232RX|counter [1] & \BOARD2|I_RS232RX|counter [0])))))

	.dataa(\BOARD2|I_RS232RX|counter [1]),
	.datab(\BOARD2|I_RS232RX|counter [0]),
	.datac(\BOARD2|I_RS232RX|counter [2]),
	.datad(\BOARD2|I_RS232RX|counter~3_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~4 .lut_mask = 16'h0078;
defparam \BOARD2|I_RS232RX|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N5
dffeas \BOARD2|I_RS232RX|counter[2] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter[2] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N22
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|always3~5 (
// Equation(s):
// \BOARD2|I_RS232RX|always3~5_combout  = (!\BOARD2|I_RS232RX|start_bit~q  & (!\BOARD2|I_RS232RX|counter [2] & (!\BOARD2|I_RS232RX|counter [0] & !\BOARD2|I_RS232RX|counter [1])))

	.dataa(\BOARD2|I_RS232RX|start_bit~q ),
	.datab(\BOARD2|I_RS232RX|counter [2]),
	.datac(\BOARD2|I_RS232RX|counter [0]),
	.datad(\BOARD2|I_RS232RX|counter [1]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|always3~5 .lut_mask = 16'h0001;
defparam \BOARD2|I_RS232RX|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N18
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~5 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~5_combout  = (!\BOARD2|I_RS232RX|counter [0] & ((!\BOARD2|I_RS232RX|counter [3]) # (!\BOARD2|I_RS232RX|always3~5_combout )))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|always3~5_combout ),
	.datac(\BOARD2|I_RS232RX|counter [0]),
	.datad(\BOARD2|I_RS232RX|counter [3]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~5 .lut_mask = 16'h030F;
defparam \BOARD2|I_RS232RX|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N19
dffeas \BOARD2|I_RS232RX|counter[0] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter[0] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N2
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~0 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~0_combout  = ((!\BOARD2|I_RS232RX|counter [1]) # (!\BOARD2|I_RS232RX|counter [2])) # (!\BOARD2|I_RS232RX|counter [0])

	.dataa(\BOARD2|I_RS232RX|counter [0]),
	.datab(\BOARD2|I_RS232RX|counter [2]),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|counter [1]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~0 .lut_mask = 16'h77FF;
defparam \BOARD2|I_RS232RX|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N24
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~1 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~1_combout  = (\BOARD2|I_RS232RX|counter~0_combout  & (!\BOARD2|I_RS232RX|always3~5_combout  & \BOARD2|I_RS232RX|counter [3])) # (!\BOARD2|I_RS232RX|counter~0_combout  & ((!\BOARD2|I_RS232RX|counter [3])))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|counter~0_combout ),
	.datac(\BOARD2|I_RS232RX|always3~5_combout ),
	.datad(\BOARD2|I_RS232RX|counter [3]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~1 .lut_mask = 16'h0C33;
defparam \BOARD2|I_RS232RX|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N6
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|counter~2 (
// Equation(s):
// \BOARD2|I_RS232RX|counter~2_combout  = (\BOARD2|I_RS232RX|counter~1_combout  & (!\BOARD2|I_RS232RX|always3~2_combout  & !\BOARD2|I_RS232RX|always3~4_combout ))

	.dataa(\BOARD2|I_RS232RX|counter~1_combout ),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|always3~2_combout ),
	.datad(\BOARD2|I_RS232RX|always3~4_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter~2 .lut_mask = 16'h000A;
defparam \BOARD2|I_RS232RX|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N7
dffeas \BOARD2|I_RS232RX|counter[3] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|counter[3] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N8
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|start_bit~0 (
// Equation(s):
// \BOARD2|I_RS232RX|start_bit~0_combout  = (!\BOARD2|I_RS232RX|always3~4_combout  & ((\BOARD2|I_RS232RX|start_bit~q ) # ((\BOARD2|I_RS232RX|counter [3] & \BOARD2|I_RS232RX|always3~5_combout ))))

	.dataa(\BOARD2|I_RS232RX|counter [3]),
	.datab(\BOARD2|I_RS232RX|always3~4_combout ),
	.datac(\BOARD2|I_RS232RX|start_bit~q ),
	.datad(\BOARD2|I_RS232RX|always3~5_combout ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|start_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|start_bit~0 .lut_mask = 16'h3230;
defparam \BOARD2|I_RS232RX|start_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N9
dffeas \BOARD2|I_RS232RX|start_bit (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|State.READ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|start_bit .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N26
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|always3~1 (
// Equation(s):
// \BOARD2|I_RS232RX|always3~1_combout  = (\BOARD2|I_RS232RX|start_bit~q  & !\BOARD2|I_RS232RX|Bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|start_bit~q ),
	.datad(\BOARD2|I_RS232RX|Bit [3]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|always3~1 .lut_mask = 16'h00F0;
defparam \BOARD2|I_RS232RX|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N20
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[7]~0 (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[7]~0_combout  = (\BOARD2|I_RS232RX|always3~1_combout  & (\BOARD2|I_RS232RX|counter [3] & (\BOARD2|I_RS232RX|always3~0_combout  & \BOARD2|I_RS232RX|State.READ~q )))

	.dataa(\BOARD2|I_RS232RX|always3~1_combout ),
	.datab(\BOARD2|I_RS232RX|counter [3]),
	.datac(\BOARD2|I_RS232RX|always3~0_combout ),
	.datad(\BOARD2|I_RS232RX|State.READ~q ),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[7]~0 .lut_mask = 16'h8000;
defparam \BOARD2|I_RS232RX|Read_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N11
dffeas \BOARD2|I_RS232RX|Read_data[7] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[7] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N14
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[6]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[6]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Read_data [7]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[6]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|Read_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N15
dffeas \BOARD2|I_RS232RX|Read_data[6] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[6] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[5]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[5]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|Read_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \BOARD2|I_RS232RX|Read_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N27
dffeas \BOARD2|I_RS232RX|Read_data[5] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[5] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[4]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[4]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Read_data [5]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[4]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|Read_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N23
dffeas \BOARD2|I_RS232RX|Read_data[4] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[4] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[3]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[3]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Read_data [4]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[3]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|Read_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N9
dffeas \BOARD2|I_RS232RX|Read_data[3] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[3] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[2]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[2]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Read_data [3]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[2]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|Read_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N31
dffeas \BOARD2|I_RS232RX|Read_data[2] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[2] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \BOARD2|I_RS232RX|RxData[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[2] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N8
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|RxData[7]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|RxData[7]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Read_data [7]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|RxData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[7]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|RxData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N9
dffeas \BOARD2|I_RS232RX|RxData[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|RxData[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[7] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N5
dffeas \BOARD2|I_RS232RX|RxData[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[6] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N13
dffeas \BOARD2|I_RS232RX|RxData[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[5] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \BOARD2|I_RS232RX|RxData [5] $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\BOARD2|I_RS232RX|RxData [5])

	.dataa(\BOARD2|I_RS232RX|RxData [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\BOARD2|I_RS232RX|RxData [6] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\BOARD2|I_RS232RX|RxData [6] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\BOARD2|I_RS232RX|RxData [6] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\BOARD2|I_RS232RX|RxData [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\BOARD2|I_RS232RX|RxData [7] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\BOARD2|I_RS232RX|RxData [7] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\BOARD2|I_RS232RX|RxData [7] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \BOARD2|I_RS232RX|RxData [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [7]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \BOARD2|I_RS232RX|RxData [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [6]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\BOARD2|I_RS232RX|RxData [5] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\BOARD2|I_RS232RX|RxData [5]),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N29
dffeas \BOARD2|I_RS232RX|RxData[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[4] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \BOARD2|I_RS232RX|RxData [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \BOARD2|I_RS232RX|RxData [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\BOARD2|I_RS232RX|RxData [6]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [6]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hE020;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\BOARD2|I_RS232RX|RxData [5])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\BOARD2|I_RS232RX|RxData [5]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hB080;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \BOARD2|I_RS232RX|RxData [4])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|RxData [4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N21
dffeas \BOARD2|I_RS232RX|RxData[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[3] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \BOARD2|I_RS232RX|RxData [3])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|RxData [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \BOARD2|I_RS232RX|RxData [3])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|RxData [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\BOARD2|I_RS232RX|RxData [2] & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\BOARD2|I_RS232RX|RxData [2] & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hC0C8;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\BOARD2|I_RS232RX|RxData [4]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hC840;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\BOARD2|I_RS232RX|RxData [3] & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [3]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\BOARD2|I_RS232RX|RxData [2] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
fiftyfivenm_lcell_comb \BOARD2|I_RS232RX|Read_data[1]~feeder (
// Equation(s):
// \BOARD2|I_RS232RX|Read_data[1]~feeder_combout  = \BOARD2|I_RS232RX|Read_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|Read_data [2]),
	.cin(gnd),
	.combout(\BOARD2|I_RS232RX|Read_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[1]~feeder .lut_mask = 16'hFF00;
defparam \BOARD2|I_RS232RX|Read_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N5
dffeas \BOARD2|I_RS232RX|Read_data[1] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(\BOARD2|I_RS232RX|Read_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[1] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N1
dffeas \BOARD2|I_RS232RX|RxData[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[1] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\BOARD2|I_RS232RX|RxData [1] & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\BOARD2|I_RS232RX|RxData [1] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hF020;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\BOARD2|I_RS232RX|RxData [3]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\BOARD2|I_RS232RX|RxData [3]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hE400;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hFCAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\BOARD2|I_RS232RX|RxData [1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\BOARD2|I_RS232RX|RxData [1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hF0CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hFACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N11
dffeas \BOARD2|I_RS232RX|Read_data[0] (
	.clk(\BOARD2|I_BAUDGEN|Equal0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BOARD2|I_RS232RX|Read_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|Read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|Read_data[0] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|Read_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N19
dffeas \BOARD2|I_RS232RX|RxData[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BOARD2|I_RS232RX|Read_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BOARD2|I_RS232RX|RxData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BOARD2|I_RS232RX|RxData[0] .is_wysiwyg = "true";
defparam \BOARD2|I_RS232RX|RxData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|data_segmentos_out[0]~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|data_segmentos_out[0]~0_combout  = (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ 
// (\BOARD2|I_RS232RX|RxData [0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|data_segmentos_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|data_segmentos_out[0]~0 .lut_mask = 16'h0102;
defparam \RECEIVER_DISPLAY1|data_segmentos_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N22
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|WideOr5~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|WideOr5~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ 
// (\BOARD2|I_RS232RX|RxData [0])))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|WideOr5~0 .lut_mask = 16'hE2E8;
defparam \RECEIVER_DISPLAY1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|WideOr4~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|WideOr4~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # (!\BOARD2|I_RS232RX|RxData [0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|WideOr4~0 .lut_mask = 16'hE0E4;
defparam \RECEIVER_DISPLAY1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N6
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|WideOr3~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|WideOr3~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ 
// (!\BOARD2|I_RS232RX|RxData [0])))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\BOARD2|I_RS232RX|RxData [0])))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|WideOr3~0 .lut_mask = 16'hF9E2;
defparam \RECEIVER_DISPLAY1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|WideOr2~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|WideOr2~0_combout  = (\BOARD2|I_RS232RX|RxData [0]) # ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|WideOr2~0 .lut_mask = 16'hFFE2;
defparam \RECEIVER_DISPLAY1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N8
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|WideOr1~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|WideOr1~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// \BOARD2|I_RS232RX|RxData [0])))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// \BOARD2|I_RS232RX|RxData [0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|WideOr1~0 .lut_mask = 16'hEDE4;
defparam \RECEIVER_DISPLAY1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N30
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY1|WideOr0~0 (
// Equation(s):
// \RECEIVER_DISPLAY1|WideOr0~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((!\BOARD2|I_RS232RX|RxData [0]) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ 
// ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [0]),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY1|WideOr0~0 .lut_mask = 16'h161E;
defparam \RECEIVER_DISPLAY1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \BOARD2|I_RS232RX|RxData [5] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\BOARD2|I_RS232RX|RxData [5])

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\BOARD2|I_RS232RX|RxData [6] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\BOARD2|I_RS232RX|RxData [6] & 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\BOARD2|I_RS232RX|RxData [6] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\BOARD2|I_RS232RX|RxData [7] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\BOARD2|I_RS232RX|RxData [7] & 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\BOARD2|I_RS232RX|RxData [7] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\BOARD2|I_RS232RX|RxData [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\BOARD2|I_RS232RX|RxData [7] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [7]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N8
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \BOARD2|I_RS232RX|RxData [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [6]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \BOARD2|I_RS232RX|RxData [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [5]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\BOARD2|I_RS232RX|RxData [4] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [4]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\BOARD2|I_RS232RX|RxData [4] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [4]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N22
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N6
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\BOARD2|I_RS232RX|RxData [6]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\BOARD2|I_RS232RX|RxData [6]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hE200;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N30
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\BOARD2|I_RS232RX|RxData [5])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\BOARD2|I_RS232RX|RxData [5]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'h8C80;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \BOARD2|I_RS232RX|RxData [4])

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|RxData [4]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \BOARD2|I_RS232RX|RxData [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [3]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \BOARD2|I_RS232RX|RxData [3])

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\BOARD2|I_RS232RX|RxData [3]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N18
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N22
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hA0E0;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\BOARD2|I_RS232RX|RxData [4])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\BOARD2|I_RS232RX|RxData [4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hA280;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\BOARD2|I_RS232RX|RxData [3] & \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [3]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\BOARD2|I_RS232RX|RxData [2] & \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [2]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\BOARD2|I_RS232RX|RxData [2] & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [2]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N6
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N8
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N12
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N30
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h0A0A;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N10
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N28
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N14
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N18
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N22
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'hFCAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 16'hFACC;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N30
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFACC;
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hCE00;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\BOARD2|I_RS232RX|RxData [3]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\BOARD2|I_RS232RX|RxData [3]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hE200;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N30
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\BOARD2|I_RS232RX|RxData [2] & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [2]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\BOARD2|I_RS232RX|RxData [1] & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (\BOARD2|I_RS232RX|RxData [1] & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BOARD2|I_RS232RX|RxData [1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N28
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 16'h3F0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N24
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|data_segmentos_out[0]~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|data_segmentos_out[0]~0_combout  = (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|data_segmentos_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|data_segmentos_out[0]~0 .lut_mask = 16'h0104;
defparam \RECEIVER_DISPLAY2|data_segmentos_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N10
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|WideOr5~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|WideOr5~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|WideOr5~0 .lut_mask = 16'hE4E8;
defparam \RECEIVER_DISPLAY2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N28
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|WideOr4~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|WideOr4~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|WideOr4~0 .lut_mask = 16'hE0E4;
defparam \RECEIVER_DISPLAY2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N4
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|WideOr3~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|WideOr3~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )) # (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|WideOr3~0 .lut_mask = 16'hF9E4;
defparam \RECEIVER_DISPLAY2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|WideOr2~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|WideOr2~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|WideOr2~0 .lut_mask = 16'hFFE4;
defparam \RECEIVER_DISPLAY2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N12
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|WideOr1~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|WideOr1~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & \Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|WideOr1~0 .lut_mask = 16'hEBE2;
defparam \RECEIVER_DISPLAY2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N22
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY2|WideOr0~0 (
// Equation(s):
// \RECEIVER_DISPLAY2|WideOr0~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ 
// ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY2|WideOr0~0 .lut_mask = 16'h161E;
defparam \RECEIVER_DISPLAY2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \BOARD2|I_RS232RX|RxData [3] $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\BOARD2|I_RS232RX|RxData [3])

	.dataa(\BOARD2|I_RS232RX|RxData [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\BOARD2|I_RS232RX|RxData [4] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\BOARD2|I_RS232RX|RxData [4] & 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\BOARD2|I_RS232RX|RxData [4] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\BOARD2|I_RS232RX|RxData [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\BOARD2|I_RS232RX|RxData [5] & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\BOARD2|I_RS232RX|RxData [5] & 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\BOARD2|I_RS232RX|RxData [5]) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\BOARD2|I_RS232RX|RxData [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\BOARD2|I_RS232RX|RxData [6] & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\BOARD2|I_RS232RX|RxData [6] & 
// ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\BOARD2|I_RS232RX|RxData [6]))

	.dataa(\BOARD2|I_RS232RX|RxData [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\BOARD2|I_RS232RX|RxData [7] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\BOARD2|I_RS232RX|RxData [7] & 
// (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\BOARD2|I_RS232RX|RxData [7] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\BOARD2|I_RS232RX|RxData [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (\BOARD2|I_RS232RX|RxData [7] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\BOARD2|I_RS232RX|RxData [7]),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hA0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h0A0A;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \BOARD2|I_RS232RX|RxData [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [6]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \BOARD2|I_RS232RX|RxData [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [5]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \BOARD2|I_RS232RX|RxData [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [4]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N20
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \BOARD2|I_RS232RX|RxData [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [3]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \BOARD2|I_RS232RX|RxData [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\BOARD2|I_RS232RX|RxData [2]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\BOARD2|I_RS232RX|RxData [2] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\BOARD2|I_RS232RX|RxData [2]),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hA0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~4_combout  & !\Div1|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY3|data_segmentos_out[0]~0 (
// Equation(s):
// \RECEIVER_DISPLAY3|data_segmentos_out[0]~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY3|data_segmentos_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY3|data_segmentos_out[0]~0 .lut_mask = 16'h00AA;
defparam \RECEIVER_DISPLAY3|data_segmentos_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY3|Decoder0~0 (
// Equation(s):
// \RECEIVER_DISPLAY3|Decoder0~0_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY3|Decoder0~0 .lut_mask = 16'h0F00;
defparam \RECEIVER_DISPLAY3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N12
fiftyfivenm_lcell_comb \RECEIVER_DISPLAY3|WideOr1~0 (
// Equation(s):
// \RECEIVER_DISPLAY3|WideOr1~0_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RECEIVER_DISPLAY3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RECEIVER_DISPLAY3|WideOr1~0 .lut_mask = 16'h3F3F;
defparam \RECEIVER_DISPLAY3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \SW[5]~input_o  $ (VCC)
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\SW[5]~input_o )

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\SW[6]~input_o  & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\SW[6]~input_o  & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\SW[6]~input_o  & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\SW[7]~input_o  & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\SW[7]~input_o  & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3  
// & VCC))
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\SW[7]~input_o  & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[15]~43_combout  = (\SW[4]~input_o  & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[15]~42_combout  = (\SW[4]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[18]~36_combout  = (\SW[7]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[17]~38_combout  = (\SW[6]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h5500;
defparam \Mod3|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[16]~40_combout  = (\SW[5]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod3|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Mod3|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[23]~67_combout  = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\SW[6]~input_o )) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hD080;
defparam \Mod3|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Mod3|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[22]~68_combout  = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\SW[5]~input_o )) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\SW[5]~input_o ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hA0C0;
defparam \Mod3|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \Mod3|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[21]~46_combout  = (\SW[4]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \Mod3|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \Mod3|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[20]~49_combout  = (\SW[3]~input_o  & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0A0A;
defparam \Mod3|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[20]~48_combout  = (\SW[3]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hA0A0;
defparam \Mod3|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod3|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\Mod3|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[23]~67_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\SW[4]~input_o )) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hAC00;
defparam \Mod3|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[28]~65_combout  = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hAE00;
defparam \Mod3|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h5500;
defparam \Mod3|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[26]~52_combout  = (\SW[3]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[25]~54_combout  = (\SW[2]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[25]~55_combout  = (\SW[2]~input_o  & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod3|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\Mod3|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[28]~65_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hA0E0;
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[33]~58_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[32]~70_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\SW[3]~input_o )) # 
// (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\SW[3]~input_o ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hA0C0;
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[32]~59_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h00CC;
defparam \Mod3|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[31]~60_combout  = (\SW[2]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hCC00;
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[31]~61_combout  = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h00CC;
defparam \Mod3|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[30]~57_combout  = (\SW[1]~input_o  & !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00F0;
defparam \Mod3|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[30]~56_combout  = (\SW[1]~input_o  & \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \Mod3|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod3|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod3|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// (\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\SW[1]~input_o )) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hCFC0;
defparam \Mod3|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// ((\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hFCB8;
defparam \Mod3|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
fiftyfivenm_lcell_comb \Mod3|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \Mod3|auto_generated|divider|divider|StageOut[38]~64_combout  = (\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ) # 
// ((\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod3|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hEFE0;
defparam \Mod3|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|data_segmentos_out[0]~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|data_segmentos_out[0]~0_combout  = (!\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout  & (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  $ 
// (\SW[0]~input_o ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|data_segmentos_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|data_segmentos_out[0]~0 .lut_mask = 16'h0014;
defparam \TRANSMITER_DISPLAY1|data_segmentos_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|WideOr5~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|WideOr5~0_combout  = (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  $ (\SW[0]~input_o 
// )))) # (!\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & (\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|WideOr5~0 .lut_mask = 16'hEE48;
defparam \TRANSMITER_DISPLAY1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|WideOr4~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|WideOr4~0_combout  = (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & (((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout )))) # (!\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ) # (!\SW[0]~input_o ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|WideOr4~0 .lut_mask = 16'hEE02;
defparam \TRANSMITER_DISPLAY1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|WideOr3~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|WideOr3~0_combout  = (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ) # (\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  $ (!\SW[0]~input_o 
// )))) # (!\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ))) # 
// (!\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & (\SW[0]~input_o ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|WideOr3~0 .lut_mask = 16'hFE94;
defparam \TRANSMITER_DISPLAY1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|WideOr2~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|WideOr2~0_combout  = (\SW[0]~input_o ) # ((\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ))) # 
// (!\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout )))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|WideOr2~0 .lut_mask = 16'hFEF4;
defparam \TRANSMITER_DISPLAY1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|WideOr1~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|WideOr1~0_combout  = (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ) # ((\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & \SW[0]~input_o 
// )))) # (!\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ) # ((\SW[0]~input_o  & !\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|WideOr1~0 .lut_mask = 16'hEEB2;
defparam \TRANSMITER_DISPLAY1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY1|WideOr0~0 (
// Equation(s):
// \TRANSMITER_DISPLAY1|WideOr0~0_combout  = (\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout  & ((!\SW[0]~input_o ) # 
// (!\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout )))) # (!\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout  & (\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout  $ 
// (((\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout )))))

	.dataa(\Mod3|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod3|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mod3|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY1|WideOr0~0 .lut_mask = 16'h116E;
defparam \TRANSMITER_DISPLAY1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \SW[5]~input_o  $ (VCC)
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\SW[5]~input_o )

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N2
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\SW[6]~input_o  & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\SW[6]~input_o  & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\SW[6]~input_o  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\SW[7]~input_o  & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\SW[7]~input_o  & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  
// & VCC))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\SW[7]~input_o  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~36_combout  = (\SW[7]~input_o  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N30
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~38_combout  = (\SW[6]~input_o  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h5500;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~40_combout  = (\SW[5]~input_o  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~43_combout  = (\SW[4]~input_o  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00AA;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~42_combout  = (\SW[4]~input_o  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hAA00;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div2|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Div2|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Div2|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div2|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div2|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Div2|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div2|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div2|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div2|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Div2|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N10
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[23]~64_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\SW[6]~input_o )) # 
// (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h8A80;
defparam \Div2|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N16
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N28
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[22]~65_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\SW[5]~input_o ))) # 
// (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hA820;
defparam \Div2|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~46_combout  = (\SW[4]~input_o  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \Div2|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N24
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[20]~49_combout  = (\SW[3]~input_o  & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[20]~48_combout  = (\SW[3]~input_o  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N0
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div2|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div2|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div2|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N2
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div2|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div2|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\Div2|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N4
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div2|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div2|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div2|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N6
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\Div2|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N8
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N0
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N2
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N4
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N6
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N8
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N10
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[31]~5_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N4
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[31]~4_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N20
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~62_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hD0C0;
defparam \Div2|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N22
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h3030;
defparam \Div2|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N10
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N18
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~66_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\SW[4]~input_o )) # 
// (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hD080;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N26
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~52_combout  = (\SW[3]~input_o  & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N24
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N30
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~54_combout  = (\SW[2]~input_o  & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N28
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~55_combout  = (\SW[2]~input_o  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N12
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Div2|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Div2|auto_generated|divider|divider|StageOut[25]~55_combout )))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~54_combout ) # (\Div2|auto_generated|divider|divider|StageOut[25]~55_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N14
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Div2|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Div2|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Div2|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Div2|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N16
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Div2|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Div2|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Div2|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N18
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\Div2|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N20
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N12
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[30]~6_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h3030;
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N28
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N14
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N16
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[30]~7_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[30]~7_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N18
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// (!\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N20
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[33]~1_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N2
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[33]~0_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N26
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N0
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[32]~2_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N20
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout )))))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N22
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[33]~1_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[33]~0_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N24
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N8
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// ((\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 16'hFACC;
defparam \Mod4|auto_generated|divider|divider|StageOut[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N6
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// ((\Mod4|auto_generated|divider|divider|StageOut[30]~7_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'hFACC;
defparam \Mod4|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N30
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[38]~11_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFCAA;
defparam \Mod4|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[33]~63_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hA0E0;
defparam \Div2|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[33]~56_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[32]~57_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N22
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[32]~67_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\SW[3]~input_o ))) # 
// (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hE400;
defparam \Div2|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[31]~58_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[31]~59_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[30]~60_combout  = (\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\Div2|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\Div2|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~58_combout  & (!\Div2|auto_generated|divider|divider|StageOut[31]~59_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\Div2|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~63_combout  & (!\Div2|auto_generated|divider|divider|StageOut[33]~56_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
fiftyfivenm_lcell_comb \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N12
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h0F0F;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N10
fiftyfivenm_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[35]~8_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # 
// (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datab(gnd),
	.datac(\Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 16'h5F0A;
defparam \Mod4|auto_generated|divider|divider|StageOut[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N4
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|data_segmentos_out[0]~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|data_segmentos_out[0]~0_combout  = (!\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout  & (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  $ 
// (\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|data_segmentos_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|data_segmentos_out[0]~0 .lut_mask = 16'h0102;
defparam \TRANSMITER_DISPLAY2|data_segmentos_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N6
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|WideOr5~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|WideOr5~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  $ 
// (\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|WideOr5~0 .lut_mask = 16'hE2E8;
defparam \TRANSMITER_DISPLAY2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N24
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|WideOr4~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|WideOr4~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & (((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout )))) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ) # (!\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|WideOr4~0 .lut_mask = 16'hE0E4;
defparam \TRANSMITER_DISPLAY2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N22
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|WideOr3~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|WideOr3~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  $ 
// (!\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout )) # (!\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout )))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|WideOr3~0 .lut_mask = 16'hF9E2;
defparam \TRANSMITER_DISPLAY2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N0
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|WideOr2~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|WideOr2~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ) # ((\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ))) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|WideOr2~0 .lut_mask = 16'hFFE2;
defparam \TRANSMITER_DISPLAY2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N18
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|WideOr1~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|WideOr1~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ) # ((\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// \Mod4|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ) # 
// ((!\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout  & \Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|WideOr1~0 .lut_mask = 16'hEDE4;
defparam \TRANSMITER_DISPLAY2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N28
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY2|WideOr0~0 (
// Equation(s):
// \TRANSMITER_DISPLAY2|WideOr0~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout  & ((!\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout )))) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout  $ 
// ((\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY2|WideOr0~0 .lut_mask = 16'h161E;
defparam \TRANSMITER_DISPLAY2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N8
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \SW[3]~input_o  $ (VCC)
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\SW[3]~input_o )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\SW[4]~input_o  & (\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\SW[4]~input_o  & (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\SW[4]~input_o  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\SW[5]~input_o  & ((GND) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\SW[5]~input_o  & 
// (\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\SW[5]~input_o ) # (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\SW[6]~input_o  & (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\SW[6]~input_o  & ((\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # 
// (GND)))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\SW[6]~input_o ))

	.dataa(\SW[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N16
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\SW[7]~input_o  & (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\SW[7]~input_o  & (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7  
// & VCC))
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\SW[7]~input_o  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[54]~0_combout  = (\SW[7]~input_o  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[54]~1_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h3300;
defparam \Div3|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[53]~3_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N26
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[53]~2_combout  = (\SW[6]~input_o  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N20
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[52]~5_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h3300;
defparam \Div3|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N22
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[52]~4_combout  = (\SW[5]~input_o  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N2
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[51]~6_combout  = (\SW[4]~input_o  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(gnd),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hCC00;
defparam \Div3|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h3300;
defparam \Div3|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[50]~8_combout  = (\SW[3]~input_o  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hCC00;
defparam \Div3|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[49]~10_combout  = (\SW[2]~input_o  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF000;
defparam \Div3|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[49]~11_combout  = (\SW[2]~input_o  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h00F0;
defparam \Div3|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\Div3|auto_generated|divider|divider|StageOut[49]~10_combout ) # (\Div3|auto_generated|divider|divider|StageOut[49]~11_combout ))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\Div3|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\Div3|auto_generated|divider|divider|StageOut[51]~6_combout ) # ((\Div3|auto_generated|divider|divider|StageOut[51]~7_combout ) # 
// (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[52]~5_combout  & !\Div3|auto_generated|divider|divider|StageOut[52]~4_combout )) # 
// (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\Div3|auto_generated|divider|divider|StageOut[53]~3_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[53]~2_combout ))))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div3|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\Div3|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\Div3|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\Div3|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
fiftyfivenm_lcell_comb \Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY3|data_segmentos_out[0]~0 (
// Equation(s):
// \TRANSMITER_DISPLAY3|data_segmentos_out[0]~0_combout  = (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY3|data_segmentos_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY3|data_segmentos_out[0]~0 .lut_mask = 16'h0F00;
defparam \TRANSMITER_DISPLAY3|data_segmentos_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY3|Decoder0~0 (
// Equation(s):
// \TRANSMITER_DISPLAY3|Decoder0~0_combout  = (\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & !\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY3|Decoder0~0 .lut_mask = 16'h00F0;
defparam \TRANSMITER_DISPLAY3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
fiftyfivenm_lcell_comb \TRANSMITER_DISPLAY3|WideOr1~0 (
// Equation(s):
// \TRANSMITER_DISPLAY3|WideOr1~0_combout  = (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ) # (!\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\TRANSMITER_DISPLAY3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TRANSMITER_DISPLAY3|WideOr1~0 .lut_mask = 16'h0FFF;
defparam \TRANSMITER_DISPLAY3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign ARDUINO_IO[2] = \ARDUINO_IO[2]~output_o ;

assign ARDUINO_IO[3] = \ARDUINO_IO[3]~output_o ;

assign ARDUINO_IO[4] = \ARDUINO_IO[4]~output_o ;

assign ARDUINO_IO[5] = \ARDUINO_IO[5]~output_o ;

assign ARDUINO_IO[6] = \ARDUINO_IO[6]~output_o ;

assign ARDUINO_IO[7] = \ARDUINO_IO[7]~output_o ;

assign ARDUINO_IO[8] = \ARDUINO_IO[8]~output_o ;

assign ARDUINO_IO[9] = \ARDUINO_IO[9]~output_o ;

assign ARDUINO_IO[0] = \ARDUINO_IO[0]~output_o ;

assign ARDUINO_IO[1] = \ARDUINO_IO[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
