// Seed: 1677085143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_5 = 1; 1; id_2 = id_3 - id_4) begin : LABEL_0
    wire id_6;
    assign id_6 = id_5;
  end
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_6);
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2;
  generate
  endgenerate
  assign module_0.id_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(id_19 or negedge id_31);
  module_2 modCall_1 ();
endmodule
