#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555b81bbffe0 .scope module, "tb_sistema" "tb_sistema" 2 3;
 .timescale -9 -12;
v0x555b81be8740_0 .var "Clock", 0 0;
v0x555b81be8800_0 .var "Multiplicador", 7 0;
v0x555b81be88c0_0 .var "Multiplicando", 7 0;
v0x555b81be8960_0 .net "Producto", 16 0, v0x555b81be7470_0;  1 drivers
v0x555b81be8a70_0 .net "Ready", 0 0, v0x555b81be1050_0;  1 drivers
v0x555b81be8bb0_0 .var "Reset", 0 0;
v0x555b81be8ca0_0 .var "Start", 0 0;
E_0x555b81b9d440 .event negedge, v0x555b81bbd340_0;
S_0x555b81bc06e0 .scope module, "DUT" "Sistema" 2 15, 3 5 0, S_0x555b81bbffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Start"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 8 "Multiplicando"
    .port_info 4 /INPUT 8 "Multiplicador"
    .port_info 5 /OUTPUT 17 "Producto"
    .port_info 6 /OUTPUT 1 "Ready"
v0x555b81be7ba0_0 .net "Add_regs", 0 0, v0x555b81bbf760_0;  1 drivers
v0x555b81be7c60_0 .net "Clock", 0 0, v0x555b81be8740_0;  1 drivers
v0x555b81be7d20_0 .net "Decr_P", 0 0, v0x555b81bc04d0_0;  1 drivers
v0x555b81be7e10_0 .net "Load_regs", 0 0, v0x555b81bc0180_0;  1 drivers
v0x555b81be7f00_0 .net "Multiplicador", 7 0, v0x555b81be8800_0;  1 drivers
v0x555b81be8040_0 .net "Multiplicando", 7 0, v0x555b81be88c0_0;  1 drivers
v0x555b81be8130_0 .net "Producto", 16 0, v0x555b81be7470_0;  alias, 1 drivers
v0x555b81be81f0_0 .net "Q0", 0 0, v0x555b81be7550_0;  1 drivers
v0x555b81be82e0_0 .net "Ready", 0 0, v0x555b81be1050_0;  alias, 1 drivers
v0x555b81be8410_0 .net "Reset", 0 0, v0x555b81be8bb0_0;  1 drivers
v0x555b81be84b0_0 .net "Shift_regs", 0 0, v0x555b81be11d0_0;  1 drivers
v0x555b81be8550_0 .net "Start", 0 0, v0x555b81be8ca0_0;  1 drivers
v0x555b81be85f0_0 .net "Zero", 0 0, v0x555b81be7820_0;  1 drivers
S_0x555b81ba6360 .scope module, "TheController" "Controller" 3 23, 4 4 0, S_0x555b81bc06e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Ready"
    .port_info 6 /OUTPUT 1 "Load_regs"
    .port_info 7 /OUTPUT 1 "Shift_regs"
    .port_info 8 /OUTPUT 1 "Add_regs"
    .port_info 9 /OUTPUT 1 "Decr_P"
P_0x555b81b99770 .param/l "ADD" 0 4 15, C4<011>;
P_0x555b81b997b0 .param/l "DECR" 0 4 15, C4<101>;
P_0x555b81b997f0 .param/l "LOAD_DATA" 0 4 15, C4<001>;
P_0x555b81b99830 .param/l "Q0_ONE" 0 4 15, C4<010>;
P_0x555b81b99870 .param/l "READY" 0 4 15, C4<111>;
P_0x555b81b998b0 .param/l "SHIFT" 0 4 15, C4<100>;
P_0x555b81b998f0 .param/l "SLEEP" 0 4 15, C4<000>;
P_0x555b81b99930 .param/l "ZERO" 0 4 15, C4<110>;
v0x555b81bbf760_0 .var "Add_regs", 0 0;
v0x555b81bbd340_0 .net "Clock", 0 0, v0x555b81be8740_0;  alias, 1 drivers
v0x555b81bba340_0 .var "Current_State", 2 0;
v0x555b81bc04d0_0 .var "Decr_P", 0 0;
v0x555b81bc0180_0 .var "Load_regs", 0 0;
v0x555b81bbe330_0 .var "Next_State", 2 0;
v0x555b81bbdfe0_0 .net "Q0", 0 0, v0x555b81be7550_0;  alias, 1 drivers
v0x555b81be1050_0 .var "Ready", 0 0;
v0x555b81be1110_0 .net "Reset", 0 0, v0x555b81be8bb0_0;  alias, 1 drivers
v0x555b81be11d0_0 .var "Shift_regs", 0 0;
v0x555b81be1290_0 .net "Start", 0 0, v0x555b81be8ca0_0;  alias, 1 drivers
v0x555b81be1350_0 .net "Zero", 0 0, v0x555b81be7820_0;  alias, 1 drivers
E_0x555b81b9d650 .event edge, v0x555b81bba340_0;
E_0x555b81b9da30 .event edge, v0x555b81bba340_0, v0x555b81be1290_0, v0x555b81bbdfe0_0, v0x555b81be1350_0;
E_0x555b81bc33a0 .event posedge, v0x555b81bbd340_0;
S_0x555b81be1550 .scope module, "TheDatapath" "Datapath" 3 37, 5 3 0, S_0x555b81bc06e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load_regs"
    .port_info 2 /INPUT 1 "Shift_regs"
    .port_info 3 /INPUT 1 "Add_regs"
    .port_info 4 /INPUT 1 "Decr_P"
    .port_info 5 /INPUT 8 "Multiplicando"
    .port_info 6 /INPUT 8 "Multiplicador"
    .port_info 7 /OUTPUT 17 "Producto"
    .port_info 8 /OUTPUT 1 "Zero"
    .port_info 9 /OUTPUT 1 "Q_Cero"
P_0x555b81be16f0 .param/l "ANCHO" 0 5 3, +C4<00000000000000000000000000001000>;
v0x555b81be6a10_0 .net "Add_regs", 0 0, v0x555b81bbf760_0;  alias, 1 drivers
v0x555b81be6b00_0 .net "Contador", 3 0, v0x555b81be4780_0;  1 drivers
v0x555b81be6bd0_0 .var "Control", 1 0;
v0x555b81be6ca0_0 .net "Decr_P", 0 0, v0x555b81bc04d0_0;  alias, 1 drivers
v0x555b81be6d70_0 .net "Load_regs", 0 0, v0x555b81bc0180_0;  alias, 1 drivers
v0x555b81be6e60_0 .net "Multiplicador", 7 0, v0x555b81be8800_0;  alias, 1 drivers
v0x555b81be6f30_0 .net "Multiplicando", 7 0, v0x555b81be88c0_0;  alias, 1 drivers
v0x555b81be7000_0 .net "OUT_REGA_IN_SUMA", 7 0, v0x555b81be2510_0;  1 drivers
v0x555b81be70f0_0 .net "OUT_REGB_IN_SUMA", 7 0, v0x555b81be3650_0;  1 drivers
v0x555b81be7190_0 .net "OUT_REGQ", 7 0, v0x555b81be59d0_0;  1 drivers
v0x555b81be7280_0 .net "OUT_SUMADOR_IN_REGA", 7 0, v0x555b81be67a0_0;  1 drivers
v0x555b81be7390_0 .var "PaseAControl", 3 0;
v0x555b81be7470_0 .var "Producto", 16 0;
v0x555b81be7550_0 .var "Q_Cero", 0 0;
o0x7f275a9afc48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b81be75f0_0 .net "REGA_LSB", 0 0, o0x7f275a9afc48;  0 drivers
v0x555b81be7690_0 .net "Shift_regs", 0 0, v0x555b81be11d0_0;  alias, 1 drivers
v0x555b81be7730_0 .net "Suma_MSB", 0 0, v0x555b81be66b0_0;  1 drivers
v0x555b81be7820_0 .var "Zero", 0 0;
L_0x7f275a966060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555b81be78c0_0 .net *"_s5", 5 0, L_0x7f275a966060;  1 drivers
v0x555b81be7960_0 .net "clk", 0 0, v0x555b81be8740_0;  alias, 1 drivers
o0x7f275a9af558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b81be7a00_0 .net "rst", 0 0, o0x7f275a9af558;  0 drivers
E_0x555b81bc38a0 .event edge, v0x555b81be4780_0;
E_0x555b81be18b0/0 .event edge, v0x555b81bbf760_0, v0x555b81be11d0_0, v0x555b81bc04d0_0, v0x555b81bc0180_0;
E_0x555b81be18b0/1 .event edge, v0x555b81be7390_0;
E_0x555b81be18b0 .event/or E_0x555b81be18b0/0, E_0x555b81be18b0/1;
L_0x555b81be8d90 .concat [ 2 6 0 0], v0x555b81be6bd0_0, L_0x7f275a966060;
S_0x555b81be1920 .scope module, "REGISTRO_A" "RegistroUniversal" 5 37, 6 3 0, S_0x555b81be1550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x555b81be1b10 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x555b81be1b50 .param/l "Add_regs" 0 6 13, C4<00>;
P_0x555b81be1b90 .param/l "Decr_P" 0 6 14, C4<10>;
P_0x555b81be1bd0 .param/l "Load_regs" 0 6 14, C4<11>;
P_0x555b81be1c10 .param/l "Shift_regs" 0 6 13, C4<01>;
v0x555b81be21b0_0 .net "Control", 1 0, v0x555b81be6bd0_0;  1 drivers
L_0x7f275a9660a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555b81be22b0_0 .net "EntradaParalela", 7 0, L_0x7f275a9660a8;  1 drivers
v0x555b81be2390_0 .net "InHaciaDerecha", 0 0, v0x555b81be66b0_0;  alias, 1 drivers
v0x555b81be2430_0 .net "ResultadoSuma", 7 0, v0x555b81be67a0_0;  alias, 1 drivers
v0x555b81be2510_0 .var "Salida", 7 0;
v0x555b81be2640_0 .net "clk", 0 0, v0x555b81be8740_0;  alias, 1 drivers
v0x555b81be26e0_0 .var "next_state", 7 0;
v0x555b81be27a0_0 .net "rst", 0 0, o0x7f275a9af558;  alias, 0 drivers
v0x555b81be2860_0 .var "state", 7 0;
E_0x555b81be1ed0 .event edge, v0x555b81be2860_0;
S_0x555b81be1f30 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x555b81be1920;
 .timescale -9 -12;
E_0x555b81be2120/0 .event edge, v0x555b81be21b0_0, v0x555b81be2430_0, v0x555b81be2390_0, v0x555b81be2860_0;
E_0x555b81be2120/1 .event edge, v0x555b81be22b0_0;
E_0x555b81be2120 .event/or E_0x555b81be2120/0, E_0x555b81be2120/1;
S_0x555b81be2a60 .scope module, "REGISTRO_B" "RegistroUniversal" 5 57, 6 3 0, S_0x555b81be1550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x555b81be2c00 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x555b81be2c40 .param/l "Add_regs" 0 6 13, C4<00>;
P_0x555b81be2c80 .param/l "Decr_P" 0 6 14, C4<10>;
P_0x555b81be2cc0 .param/l "Load_regs" 0 6 14, C4<11>;
P_0x555b81be2d00 .param/l "Shift_regs" 0 6 13, C4<01>;
L_0x7f275a9660f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555b81be32f0_0 .net "Control", 1 0, L_0x7f275a9660f0;  1 drivers
v0x555b81be33f0_0 .net "EntradaParalela", 7 0, v0x555b81be88c0_0;  alias, 1 drivers
L_0x7f275a966138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b81be34d0_0 .net "InHaciaDerecha", 0 0, L_0x7f275a966138;  1 drivers
L_0x7f275a966210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555b81be3570_0 .net "ResultadoSuma", 7 0, L_0x7f275a966210;  1 drivers
v0x555b81be3650_0 .var "Salida", 7 0;
v0x555b81be3780_0 .net "clk", 0 0, v0x555b81be8740_0;  alias, 1 drivers
v0x555b81be3870_0 .var "next_state", 7 0;
v0x555b81be3950_0 .net "rst", 0 0, o0x7f275a9af558;  alias, 0 drivers
v0x555b81be39f0_0 .var "state", 7 0;
E_0x555b81be3010 .event edge, v0x555b81be39f0_0;
S_0x555b81be3070 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x555b81be2a60;
 .timescale -9 -12;
E_0x555b81be3260/0 .event edge, v0x555b81be32f0_0, v0x555b81be3570_0, v0x555b81be34d0_0, v0x555b81be39f0_0;
E_0x555b81be3260/1 .event edge, v0x555b81be33f0_0;
E_0x555b81be3260 .event/or E_0x555b81be3260/0, E_0x555b81be3260/1;
S_0x555b81be3bd0 .scope module, "REGISTRO_P" "RegistroUniversal" 5 67, 6 3 0, S_0x555b81be1550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 4 "ResultadoSuma"
    .port_info 5 /INPUT 4 "EntradaParalela"
    .port_info 6 /OUTPUT 4 "Salida"
P_0x555b81be3d50 .param/l "ANCHO" 0 6 3, +C4<000000000000000000000000000000100>;
P_0x555b81be3d90 .param/l "Add_regs" 0 6 13, C4<00>;
P_0x555b81be3dd0 .param/l "Decr_P" 0 6 14, C4<10>;
P_0x555b81be3e10 .param/l "Load_regs" 0 6 14, C4<11>;
P_0x555b81be3e50 .param/l "Shift_regs" 0 6 13, C4<01>;
v0x555b81be4430_0 .net "Control", 1 0, v0x555b81be6bd0_0;  alias, 1 drivers
L_0x7f275a9661c8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x555b81be4510_0 .net "EntradaParalela", 3 0, L_0x7f275a9661c8;  1 drivers
L_0x7f275a966180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b81be45d0_0 .net "InHaciaDerecha", 0 0, L_0x7f275a966180;  1 drivers
L_0x7f275a966258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555b81be46a0_0 .net "ResultadoSuma", 3 0, L_0x7f275a966258;  1 drivers
v0x555b81be4780_0 .var "Salida", 3 0;
v0x555b81be48b0_0 .net "clk", 0 0, v0x555b81be8740_0;  alias, 1 drivers
v0x555b81be4950_0 .var "next_state", 3 0;
v0x555b81be4a30_0 .net "rst", 0 0, o0x7f275a9af558;  alias, 0 drivers
v0x555b81be4b20_0 .var "state", 3 0;
E_0x555b81be4160 .event edge, v0x555b81be4b20_0;
S_0x555b81be41c0 .scope generate, "genblk1" "genblk1" 6 22, 6 22 0, S_0x555b81be3bd0;
 .timescale -9 -12;
E_0x555b81be43b0 .event edge, v0x555b81be21b0_0, v0x555b81be4b20_0, v0x555b81be4510_0;
S_0x555b81be4d20 .scope module, "REGISTRO_Q" "RegistroUniversal" 5 47, 6 3 0, S_0x555b81be1550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "Control"
    .port_info 3 /INPUT 1 "InHaciaDerecha"
    .port_info 4 /INPUT 8 "ResultadoSuma"
    .port_info 5 /INPUT 8 "EntradaParalela"
    .port_info 6 /OUTPUT 8 "Salida"
P_0x555b81be4ea0 .param/l "ANCHO" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x555b81be4ee0 .param/l "Add_regs" 0 6 13, C4<00>;
P_0x555b81be4f20 .param/l "Decr_P" 0 6 14, C4<10>;
P_0x555b81be4f60 .param/l "Load_regs" 0 6 14, C4<11>;
P_0x555b81be4fa0 .param/l "Shift_regs" 0 6 13, C4<01>;
v0x555b81be5640_0 .net "Control", 1 0, v0x555b81be6bd0_0;  alias, 1 drivers
v0x555b81be5770_0 .net "EntradaParalela", 7 0, v0x555b81be8800_0;  alias, 1 drivers
v0x555b81be5850_0 .net "InHaciaDerecha", 0 0, o0x7f275a9afc48;  alias, 0 drivers
v0x555b81be58f0_0 .net "ResultadoSuma", 7 0, v0x555b81be59d0_0;  alias, 1 drivers
v0x555b81be59d0_0 .var "Salida", 7 0;
v0x555b81be5ae0_0 .net "clk", 0 0, v0x555b81be8740_0;  alias, 1 drivers
v0x555b81be5b80_0 .var "next_state", 7 0;
v0x555b81be5c40_0 .net "rst", 0 0, o0x7f275a9af558;  alias, 0 drivers
v0x555b81be5ce0_0 .var "state", 7 0;
E_0x555b81be5360 .event edge, v0x555b81be5ce0_0;
S_0x555b81be53c0 .scope generate, "genblk2" "genblk2" 6 22, 6 22 0, S_0x555b81be4d20;
 .timescale -9 -12;
E_0x555b81be55b0/0 .event edge, v0x555b81be21b0_0, v0x555b81be58f0_0, v0x555b81be5850_0, v0x555b81be5ce0_0;
E_0x555b81be55b0/1 .event edge, v0x555b81be5770_0;
E_0x555b81be55b0 .event/or E_0x555b81be55b0/0, E_0x555b81be55b0/1;
S_0x555b81be5f70 .scope module, "SUMA" "Sumador" 5 35, 7 3 0, S_0x555b81be1550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 8 "Control"
    .port_info 4 /OUTPUT 8 "sum"
    .port_info 5 /OUTPUT 1 "cout"
P_0x555b81be60f0 .param/l "ANCHO" 0 7 3, +C4<00000000000000000000000000001000>;
v0x555b81be6350_0 .net "Control", 7 0, L_0x555b81be8d90;  1 drivers
v0x555b81be6450_0 .net "a", 7 0, v0x555b81be2510_0;  alias, 1 drivers
v0x555b81be6510_0 .net "b", 7 0, v0x555b81be3650_0;  alias, 1 drivers
L_0x7f275a966018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b81be6610_0 .net "cin", 0 0, L_0x7f275a966018;  1 drivers
v0x555b81be66b0_0 .var "cout", 0 0;
v0x555b81be67a0_0 .var "sum", 7 0;
v0x555b81be6870_0 .var "sumita", 8 0;
E_0x555b81be62c0 .event edge, v0x555b81be2510_0, v0x555b81be3650_0, v0x555b81be6350_0, v0x555b81be6870_0;
    .scope S_0x555b81ba6360;
T_0 ;
    %wait E_0x555b81bc33a0;
    %load/vec4 v0x555b81be1110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555b81bba340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555b81bbe330_0;
    %assign/vec4 v0x555b81bba340_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555b81ba6360;
T_1 ;
    %wait E_0x555b81b9da30;
    %load/vec4 v0x555b81bba340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x555b81be1290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
T_1.10 ;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x555b81bbdfe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
T_1.13 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x555b81be1350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555b81bbe330_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555b81ba6360;
T_2 ;
    %wait E_0x555b81b9d650;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81bc0180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be11d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81bbf760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81bc04d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be1050_0, 0, 1;
    %load/vec4 v0x555b81bba340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81bc0180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be1050_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81bbf760_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81be11d0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81bc04d0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81be1050_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555b81be5f70;
T_3 ;
    %wait E_0x555b81be62c0;
    %load/vec4 v0x555b81be6450_0;
    %pad/u 9;
    %load/vec4 v0x555b81be6510_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x555b81be6870_0, 0, 9;
    %load/vec4 v0x555b81be6350_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x555b81be6870_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555b81be67a0_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x555b81be6870_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x555b81be66b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555b81be1f30;
T_4 ;
    %wait E_0x555b81be2120;
    %load/vec4 v0x555b81be21b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x555b81be2430_0;
    %store/vec4 v0x555b81be26e0_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x555b81be2390_0;
    %load/vec4 v0x555b81be2860_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b81be26e0_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x555b81be2860_0;
    %store/vec4 v0x555b81be26e0_0, 0, 8;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x555b81be22b0_0;
    %store/vec4 v0x555b81be26e0_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555b81be1920;
T_5 ;
    %wait E_0x555b81bc33a0;
    %load/vec4 v0x555b81be27a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b81be2860_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555b81be26e0_0;
    %assign/vec4 v0x555b81be2860_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555b81be1920;
T_6 ;
    %wait E_0x555b81be1ed0;
    %load/vec4 v0x555b81be2860_0;
    %store/vec4 v0x555b81be2510_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555b81be53c0;
T_7 ;
    %wait E_0x555b81be55b0;
    %load/vec4 v0x555b81be5640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x555b81be58f0_0;
    %store/vec4 v0x555b81be5b80_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x555b81be5850_0;
    %load/vec4 v0x555b81be5ce0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b81be5b80_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x555b81be5ce0_0;
    %store/vec4 v0x555b81be5b80_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x555b81be5770_0;
    %store/vec4 v0x555b81be5b80_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555b81be4d20;
T_8 ;
    %wait E_0x555b81bc33a0;
    %load/vec4 v0x555b81be5c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b81be5ce0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555b81be5b80_0;
    %assign/vec4 v0x555b81be5ce0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555b81be4d20;
T_9 ;
    %wait E_0x555b81be5360;
    %load/vec4 v0x555b81be5ce0_0;
    %store/vec4 v0x555b81be59d0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555b81be3070;
T_10 ;
    %wait E_0x555b81be3260;
    %load/vec4 v0x555b81be32f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x555b81be3570_0;
    %store/vec4 v0x555b81be3870_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x555b81be34d0_0;
    %load/vec4 v0x555b81be39f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b81be3870_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x555b81be39f0_0;
    %store/vec4 v0x555b81be3870_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x555b81be33f0_0;
    %store/vec4 v0x555b81be3870_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555b81be2a60;
T_11 ;
    %wait E_0x555b81bc33a0;
    %load/vec4 v0x555b81be3950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b81be39f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555b81be3870_0;
    %assign/vec4 v0x555b81be39f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555b81be2a60;
T_12 ;
    %wait E_0x555b81be3010;
    %load/vec4 v0x555b81be39f0_0;
    %store/vec4 v0x555b81be3650_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555b81be41c0;
T_13 ;
    %wait E_0x555b81be43b0;
    %load/vec4 v0x555b81be4430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x555b81be4b20_0;
    %store/vec4 v0x555b81be4950_0, 0, 4;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x555b81be4b20_0;
    %store/vec4 v0x555b81be4950_0, 0, 4;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x555b81be4b20_0;
    %subi 1, 0, 4;
    %store/vec4 v0x555b81be4950_0, 0, 4;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x555b81be4510_0;
    %store/vec4 v0x555b81be4950_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555b81be3bd0;
T_14 ;
    %wait E_0x555b81bc33a0;
    %load/vec4 v0x555b81be4a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b81be4b20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555b81be4950_0;
    %assign/vec4 v0x555b81be4b20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555b81be3bd0;
T_15 ;
    %wait E_0x555b81be4160;
    %load/vec4 v0x555b81be4b20_0;
    %store/vec4 v0x555b81be4780_0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555b81be1550;
T_16 ;
    %wait E_0x555b81be18b0;
    %load/vec4 v0x555b81be6a10_0;
    %load/vec4 v0x555b81be7690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b81be6ca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b81be6d70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b81be7390_0, 0, 4;
    %load/vec4 v0x555b81be7390_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555b81be6bd0_0, 0, 2;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555b81be6bd0_0, 0, 2;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555b81be6bd0_0, 0, 2;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555b81be6bd0_0, 0, 2;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555b81be1550;
T_17 ;
    %wait E_0x555b81bc38a0;
    %load/vec4 v0x555b81be7730_0;
    %load/vec4 v0x555b81be7000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b81be7190_0;
    %concat/vec4; draw_concat_vec4
    %cassign/vec4 v0x555b81be7470_0;
    %load/vec4 v0x555b81be7190_0;
    %parti/s 1, 0, 2;
    %cassign/vec4 v0x555b81be7550_0;
    %load/vec4 v0x555b81be6b00_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81be7820_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be7820_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555b81bbffe0;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "sistema.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555b81bbffe0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x555b81bbffe0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be8740_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x555b81bbffe0;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x555b81be8740_0;
    %inv;
    %store/vec4 v0x555b81be8740_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x555b81bbffe0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be8bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be8ca0_0, 0, 1;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0x555b81be8800_0, 0, 8;
    %pushi/vec4 215, 0, 8;
    %store/vec4 v0x555b81be88c0_0, 0, 8;
    %wait E_0x555b81b9d440;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81be8bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b81be8ca0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b81be8ca0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_sistema.v";
    "sistema.v";
    "controller.v";
    "Datapath.v";
    "RegistroUniversal.v";
    "Sumador.v";
