; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
;
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
;
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
;
;/*
; * Copyright (c) 2011-2012, Freescale Semiconductor, Inc.
; * All rights reserved.
; *
; * Redistribution and use in source and binary forms, with or without modification,
; * are permitted provided that the following conditions are met:
; *
; * o Redistributions of source code must retain the above copyright notice, this list
; *   of conditions and the following disclaimer.
; *
; * o Redistributions in binary form must reproduce the above copyright notice, this
; *   list of conditions and the following disclaimer in the documentation and/or
; *   other materials provided with the distribution.
; *
; * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
; *   contributors may be used to endorse or promote products derived from this
; *   software without specific prior written permission.
; *
; * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
; * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
; * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
; * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
; * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
; * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
; * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
; * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
; */

        [       :LNOT: :DEF: __HAL_SOC_REGISTERS__
        GBLL    __HAL_SOC_REGISTERS__

;
; PL310 L2 cache controller
;
PL310_ACTLR             * PL310_BASE_ADDR + 0x104
;
; IOMUXC_GPR*
;
IOMUXC_GPR0             * IOMUXC_BASE_ADDR + 0x000
IOMUXC_GPR1             * IOMUXC_BASE_ADDR + 0x004
IOMUXC_GPR2             * IOMUXC_BASE_ADDR + 0x008
IOMUXC_GPR3             * IOMUXC_BASE_ADDR + 0x00C
IOMUXC_GPR4             * IOMUXC_BASE_ADDR + 0x010
IOMUXC_GPR5             * IOMUXC_BASE_ADDR + 0x014
IOMUXC_GPR6             * IOMUXC_BASE_ADDR + 0x018
IOMUXC_GPR7             * IOMUXC_BASE_ADDR + 0x01C
IOMUXC_GPR8             * IOMUXC_BASE_ADDR + 0x020
IOMUXC_GPR9             * IOMUXC_BASE_ADDR + 0x024
IOMUXC_GPR10            * IOMUXC_BASE_ADDR + 0x028
IOMUXC_GPR11            * IOMUXC_BASE_ADDR + 0x02C
IOMUXC_GPR12            * IOMUXC_BASE_ADDR + 0x030
IOMUXC_GPR13            * IOMUXC_BASE_ADDR + 0x034

;
; IOMUXC_OBSERVE_MUX_*
;
IOMUXC_OBSERVE_MUX_0    * IOMUXC_BASE_ADDR + 0x038
IOMUXC_OBSERVE_MUX_1    * IOMUXC_BASE_ADDR + 0x03C
IOMUXC_OBSERVE_MUX_2    * IOMUXC_BASE_ADDR + 0x040
IOMUXC_OBSERVE_MUX_3    * IOMUXC_BASE_ADDR + 0x044
IOMUXC_OBSERVE_MUX_4    * IOMUXC_BASE_ADDR + 0x048

;
; IOMUXC_SW_MUX_CTL_PAD_*
;
IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1          * IOMUXC_BASE_ADDR + 0x04C
IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2          * IOMUXC_BASE_ADDR + 0x050
IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0          * IOMUXC_BASE_ADDR + 0x054
IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC         * IOMUXC_BASE_ADDR + 0x058
IOMUXC_SW_MUX_CTL_PAD_RGMII_TD0         * IOMUXC_BASE_ADDR + 0x05C
IOMUXC_SW_MUX_CTL_PAD_RGMII_TD1         * IOMUXC_BASE_ADDR + 0x060
IOMUXC_SW_MUX_CTL_PAD_RGMII_TD2         * IOMUXC_BASE_ADDR + 0x064
IOMUXC_SW_MUX_CTL_PAD_RGMII_TD3         * IOMUXC_BASE_ADDR + 0x068
IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL      * IOMUXC_BASE_ADDR + 0x06C
IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0         * IOMUXC_BASE_ADDR + 0x070
IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL      * IOMUXC_BASE_ADDR + 0x074
IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1         * IOMUXC_BASE_ADDR + 0x078
IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2         * IOMUXC_BASE_ADDR + 0x07C
IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3         * IOMUXC_BASE_ADDR + 0x080
IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC         * IOMUXC_BASE_ADDR + 0x084
IOMUXC_SW_MUX_CTL_PAD_EIM_A25           * IOMUXC_BASE_ADDR + 0x088
IOMUXC_SW_MUX_CTL_PAD_EIM_EB2           * IOMUXC_BASE_ADDR + 0x08C
IOMUXC_SW_MUX_CTL_PAD_EIM_D16           * IOMUXC_BASE_ADDR + 0x090
IOMUXC_SW_MUX_CTL_PAD_EIM_D17           * IOMUXC_BASE_ADDR + 0x094
IOMUXC_SW_MUX_CTL_PAD_EIM_D18           * IOMUXC_BASE_ADDR + 0x098
IOMUXC_SW_MUX_CTL_PAD_EIM_D19           * IOMUXC_BASE_ADDR + 0x09C
IOMUXC_SW_MUX_CTL_PAD_EIM_D20           * IOMUXC_BASE_ADDR + 0x0A0
IOMUXC_SW_MUX_CTL_PAD_EIM_D21           * IOMUXC_BASE_ADDR + 0x0A4
IOMUXC_SW_MUX_CTL_PAD_EIM_D22           * IOMUXC_BASE_ADDR + 0x0A8
IOMUXC_SW_MUX_CTL_PAD_EIM_D23           * IOMUXC_BASE_ADDR + 0x0AC
IOMUXC_SW_MUX_CTL_PAD_EIM_EB3           * IOMUXC_BASE_ADDR + 0x0B0
IOMUXC_SW_MUX_CTL_PAD_EIM_D24           * IOMUXC_BASE_ADDR + 0x0B4
IOMUXC_SW_MUX_CTL_PAD_EIM_D25           * IOMUXC_BASE_ADDR + 0x0B8
IOMUXC_SW_MUX_CTL_PAD_EIM_D26           * IOMUXC_BASE_ADDR + 0x0BC
IOMUXC_SW_MUX_CTL_PAD_EIM_D27           * IOMUXC_BASE_ADDR + 0x0C0
IOMUXC_SW_MUX_CTL_PAD_EIM_D28           * IOMUXC_BASE_ADDR + 0x0C4
IOMUXC_SW_MUX_CTL_PAD_EIM_D29           * IOMUXC_BASE_ADDR + 0x0C8
IOMUXC_SW_MUX_CTL_PAD_EIM_D30           * IOMUXC_BASE_ADDR + 0x0CC
IOMUXC_SW_MUX_CTL_PAD_EIM_D31           * IOMUXC_BASE_ADDR + 0x0D0
IOMUXC_SW_MUX_CTL_PAD_EIM_A24           * IOMUXC_BASE_ADDR + 0x0D4
IOMUXC_SW_MUX_CTL_PAD_EIM_A23           * IOMUXC_BASE_ADDR + 0x0D8
IOMUXC_SW_MUX_CTL_PAD_EIM_A22           * IOMUXC_BASE_ADDR + 0x0DC
IOMUXC_SW_MUX_CTL_PAD_EIM_A21           * IOMUXC_BASE_ADDR + 0x0E0
IOMUXC_SW_MUX_CTL_PAD_EIM_A20           * IOMUXC_BASE_ADDR + 0x0E4
IOMUXC_SW_MUX_CTL_PAD_EIM_A19           * IOMUXC_BASE_ADDR + 0x0E8
IOMUXC_SW_MUX_CTL_PAD_EIM_A18           * IOMUXC_BASE_ADDR + 0x0EC
IOMUXC_SW_MUX_CTL_PAD_EIM_A17           * IOMUXC_BASE_ADDR + 0x0F0
IOMUXC_SW_MUX_CTL_PAD_EIM_A16           * IOMUXC_BASE_ADDR + 0x0F4
IOMUXC_SW_MUX_CTL_PAD_EIM_CS0           * IOMUXC_BASE_ADDR + 0x0F8
IOMUXC_SW_MUX_CTL_PAD_EIM_CS1           * IOMUXC_BASE_ADDR + 0x0FC
IOMUXC_SW_MUX_CTL_PAD_EIM_OE            * IOMUXC_BASE_ADDR + 0x100
IOMUXC_SW_MUX_CTL_PAD_EIM_RW            * IOMUXC_BASE_ADDR + 0x104
IOMUXC_SW_MUX_CTL_PAD_EIM_LBA           * IOMUXC_BASE_ADDR + 0x108
IOMUXC_SW_MUX_CTL_PAD_EIM_EB0           * IOMUXC_BASE_ADDR + 0x10C
IOMUXC_SW_MUX_CTL_PAD_EIM_EB1           * IOMUXC_BASE_ADDR + 0x110
IOMUXC_SW_MUX_CTL_PAD_EIM_DA0           * IOMUXC_BASE_ADDR + 0x114
IOMUXC_SW_MUX_CTL_PAD_EIM_DA1           * IOMUXC_BASE_ADDR + 0x118
IOMUXC_SW_MUX_CTL_PAD_EIM_DA2           * IOMUXC_BASE_ADDR + 0x11C
IOMUXC_SW_MUX_CTL_PAD_EIM_DA3           * IOMUXC_BASE_ADDR + 0x120
IOMUXC_SW_MUX_CTL_PAD_EIM_DA4           * IOMUXC_BASE_ADDR + 0x124
IOMUXC_SW_MUX_CTL_PAD_EIM_DA5           * IOMUXC_BASE_ADDR + 0x128
IOMUXC_SW_MUX_CTL_PAD_EIM_DA6           * IOMUXC_BASE_ADDR + 0x12C
IOMUXC_SW_MUX_CTL_PAD_EIM_DA7           * IOMUXC_BASE_ADDR + 0x130
IOMUXC_SW_MUX_CTL_PAD_EIM_DA8           * IOMUXC_BASE_ADDR + 0x134
IOMUXC_SW_MUX_CTL_PAD_EIM_DA9           * IOMUXC_BASE_ADDR + 0x138
IOMUXC_SW_MUX_CTL_PAD_EIM_DA10          * IOMUXC_BASE_ADDR + 0x13C
IOMUXC_SW_MUX_CTL_PAD_EIM_DA11          * IOMUXC_BASE_ADDR + 0x140
IOMUXC_SW_MUX_CTL_PAD_EIM_DA12          * IOMUXC_BASE_ADDR + 0x144
IOMUXC_SW_MUX_CTL_PAD_EIM_DA13          * IOMUXC_BASE_ADDR + 0x148
IOMUXC_SW_MUX_CTL_PAD_EIM_DA14          * IOMUXC_BASE_ADDR + 0x14C
IOMUXC_SW_MUX_CTL_PAD_EIM_DA15          * IOMUXC_BASE_ADDR + 0x150
IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT          * IOMUXC_BASE_ADDR + 0x154
IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK          * IOMUXC_BASE_ADDR + 0x158
IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK      * IOMUXC_BASE_ADDR + 0x15C
IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15         * IOMUXC_BASE_ADDR + 0x160
IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2          * IOMUXC_BASE_ADDR + 0x164
IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3          * IOMUXC_BASE_ADDR + 0x168
IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4          * IOMUXC_BASE_ADDR + 0x16C
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT0        * IOMUXC_BASE_ADDR + 0x170
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT1        * IOMUXC_BASE_ADDR + 0x174
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT2        * IOMUXC_BASE_ADDR + 0x178
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT3        * IOMUXC_BASE_ADDR + 0x17C
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT4        * IOMUXC_BASE_ADDR + 0x180
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT5        * IOMUXC_BASE_ADDR + 0x184
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT6        * IOMUXC_BASE_ADDR + 0x188
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT7        * IOMUXC_BASE_ADDR + 0x18C
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT8        * IOMUXC_BASE_ADDR + 0x190
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT9        * IOMUXC_BASE_ADDR + 0x194
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT10       * IOMUXC_BASE_ADDR + 0x198
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT11       * IOMUXC_BASE_ADDR + 0x19C
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT12       * IOMUXC_BASE_ADDR + 0x1A0
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT13       * IOMUXC_BASE_ADDR + 0x1A4
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT14       * IOMUXC_BASE_ADDR + 0x1A8
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT15       * IOMUXC_BASE_ADDR + 0x1AC
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT16       * IOMUXC_BASE_ADDR + 0x1B0
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT17       * IOMUXC_BASE_ADDR + 0x1B4
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT18       * IOMUXC_BASE_ADDR + 0x1B8
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT19       * IOMUXC_BASE_ADDR + 0x1BC
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20       * IOMUXC_BASE_ADDR + 0x1C0
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21       * IOMUXC_BASE_ADDR + 0x1C4
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22       * IOMUXC_BASE_ADDR + 0x1C8
IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23       * IOMUXC_BASE_ADDR + 0x1CC
IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO         * IOMUXC_BASE_ADDR + 0x1D0
IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK      * IOMUXC_BASE_ADDR + 0x1D4
IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER        * IOMUXC_BASE_ADDR + 0x1D8
IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV       * IOMUXC_BASE_ADDR + 0x1DC
IOMUXC_SW_MUX_CTL_PAD_ENET_RXD1         * IOMUXC_BASE_ADDR + 0x1E0
IOMUXC_SW_MUX_CTL_PAD_ENET_RXD0         * IOMUXC_BASE_ADDR + 0x1E4
IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN        * IOMUXC_BASE_ADDR + 0x1E8
IOMUXC_SW_MUX_CTL_PAD_ENET_TXD1         * IOMUXC_BASE_ADDR + 0x1EC
IOMUXC_SW_MUX_CTL_PAD_ENET_TXD0         * IOMUXC_BASE_ADDR + 0x1F0
IOMUXC_SW_MUX_CTL_PAD_ENET_MDC          * IOMUXC_BASE_ADDR + 0x1F4
IOMUXC_SW_MUX_CTL_PAD_KEY_COL0          * IOMUXC_BASE_ADDR + 0x1F8
IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0          * IOMUXC_BASE_ADDR + 0x1FC
IOMUXC_SW_MUX_CTL_PAD_KEY_COL1          * IOMUXC_BASE_ADDR + 0x200
IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1          * IOMUXC_BASE_ADDR + 0x204
IOMUXC_SW_MUX_CTL_PAD_KEY_COL2          * IOMUXC_BASE_ADDR + 0x208
IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2          * IOMUXC_BASE_ADDR + 0x20C
IOMUXC_SW_MUX_CTL_PAD_KEY_COL3          * IOMUXC_BASE_ADDR + 0x210
IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3          * IOMUXC_BASE_ADDR + 0x214
IOMUXC_SW_MUX_CTL_PAD_KEY_COL4          * IOMUXC_BASE_ADDR + 0x218
IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4          * IOMUXC_BASE_ADDR + 0x21C
IOMUXC_SW_MUX_CTL_PAD_GPIO_0            * IOMUXC_BASE_ADDR + 0x220
IOMUXC_SW_MUX_CTL_PAD_GPIO_1            * IOMUXC_BASE_ADDR + 0x224
IOMUXC_SW_MUX_CTL_PAD_GPIO_9            * IOMUXC_BASE_ADDR + 0x228
IOMUXC_SW_MUX_CTL_PAD_GPIO_3            * IOMUXC_BASE_ADDR + 0x22C
IOMUXC_SW_MUX_CTL_PAD_GPIO_6            * IOMUXC_BASE_ADDR + 0x230
IOMUXC_SW_MUX_CTL_PAD_GPIO_2            * IOMUXC_BASE_ADDR + 0x234
IOMUXC_SW_MUX_CTL_PAD_GPIO_4            * IOMUXC_BASE_ADDR + 0x238
IOMUXC_SW_MUX_CTL_PAD_GPIO_5            * IOMUXC_BASE_ADDR + 0x23C
IOMUXC_SW_MUX_CTL_PAD_GPIO_7            * IOMUXC_BASE_ADDR + 0x240
IOMUXC_SW_MUX_CTL_PAD_GPIO_8            * IOMUXC_BASE_ADDR + 0x244
IOMUXC_SW_MUX_CTL_PAD_GPIO_16           * IOMUXC_BASE_ADDR + 0x248
IOMUXC_SW_MUX_CTL_PAD_GPIO_17           * IOMUXC_BASE_ADDR + 0x24C
IOMUXC_SW_MUX_CTL_PAD_GPIO_18           * IOMUXC_BASE_ADDR + 0x250
IOMUXC_SW_MUX_CTL_PAD_GPIO_19           * IOMUXC_BASE_ADDR + 0x254
IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK       * IOMUXC_BASE_ADDR + 0x258
IOMUXC_SW_MUX_CTL_PAD_CSI0_MCLK         * IOMUXC_BASE_ADDR + 0x25C
IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN      * IOMUXC_BASE_ADDR + 0x260
IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC        * IOMUXC_BASE_ADDR + 0x264
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT4         * IOMUXC_BASE_ADDR + 0x268
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT5         * IOMUXC_BASE_ADDR + 0x26C
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT6         * IOMUXC_BASE_ADDR + 0x270
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT7         * IOMUXC_BASE_ADDR + 0x274
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT8         * IOMUXC_BASE_ADDR + 0x278
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT9         * IOMUXC_BASE_ADDR + 0x27C
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT10        * IOMUXC_BASE_ADDR + 0x280
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT11        * IOMUXC_BASE_ADDR + 0x284
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT12        * IOMUXC_BASE_ADDR + 0x288
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT13        * IOMUXC_BASE_ADDR + 0x28C
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT14        * IOMUXC_BASE_ADDR + 0x290
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT15        * IOMUXC_BASE_ADDR + 0x294
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT16        * IOMUXC_BASE_ADDR + 0x298
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT17        * IOMUXC_BASE_ADDR + 0x29C
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT18        * IOMUXC_BASE_ADDR + 0x2A0
IOMUXC_SW_MUX_CTL_PAD_CSI0_DAT19        * IOMUXC_BASE_ADDR + 0x2A4
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7          * IOMUXC_BASE_ADDR + 0x2A8
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6          * IOMUXC_BASE_ADDR + 0x2AC
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5          * IOMUXC_BASE_ADDR + 0x2B0
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4          * IOMUXC_BASE_ADDR + 0x2B4
IOMUXC_SW_MUX_CTL_PAD_SD3_CMD           * IOMUXC_BASE_ADDR + 0x2B8
IOMUXC_SW_MUX_CTL_PAD_SD3_CLK           * IOMUXC_BASE_ADDR + 0x2BC
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0          * IOMUXC_BASE_ADDR + 0x2C0
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1          * IOMUXC_BASE_ADDR + 0x2C4
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2          * IOMUXC_BASE_ADDR + 0x2C8
IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3          * IOMUXC_BASE_ADDR + 0x2CC
IOMUXC_SW_MUX_CTL_PAD_SD3_RST           * IOMUXC_BASE_ADDR + 0x2D0
IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE         * IOMUXC_BASE_ADDR + 0x2D4
IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE         * IOMUXC_BASE_ADDR + 0x2D8
IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B        * IOMUXC_BASE_ADDR + 0x2DC
IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0         * IOMUXC_BASE_ADDR + 0x2E0
IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0         * IOMUXC_BASE_ADDR + 0x2E4
IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1         * IOMUXC_BASE_ADDR + 0x2E8
IOMUXC_SW_MUX_CTL_PAD_NANDF_CS2         * IOMUXC_BASE_ADDR + 0x2EC
IOMUXC_SW_MUX_CTL_PAD_NANDF_CS3         * IOMUXC_BASE_ADDR + 0x2F0
IOMUXC_SW_MUX_CTL_PAD_SD4_CMD           * IOMUXC_BASE_ADDR + 0x2F4
IOMUXC_SW_MUX_CTL_PAD_SD4_CLK           * IOMUXC_BASE_ADDR + 0x2F8
IOMUXC_SW_MUX_CTL_PAD_NANDF_D0          * IOMUXC_BASE_ADDR + 0x2FC
IOMUXC_SW_MUX_CTL_PAD_NANDF_D1          * IOMUXC_BASE_ADDR + 0x300
IOMUXC_SW_MUX_CTL_PAD_NANDF_D2          * IOMUXC_BASE_ADDR + 0x304
IOMUXC_SW_MUX_CTL_PAD_NANDF_D3          * IOMUXC_BASE_ADDR + 0x308
IOMUXC_SW_MUX_CTL_PAD_NANDF_D4          * IOMUXC_BASE_ADDR + 0x30C
IOMUXC_SW_MUX_CTL_PAD_NANDF_D5          * IOMUXC_BASE_ADDR + 0x310
IOMUXC_SW_MUX_CTL_PAD_NANDF_D6          * IOMUXC_BASE_ADDR + 0x314
IOMUXC_SW_MUX_CTL_PAD_NANDF_D7          * IOMUXC_BASE_ADDR + 0x318
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0          * IOMUXC_BASE_ADDR + 0x31C
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1          * IOMUXC_BASE_ADDR + 0x320
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2          * IOMUXC_BASE_ADDR + 0x324
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3          * IOMUXC_BASE_ADDR + 0x328
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4          * IOMUXC_BASE_ADDR + 0x32C
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5          * IOMUXC_BASE_ADDR + 0x330
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6          * IOMUXC_BASE_ADDR + 0x334
IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7          * IOMUXC_BASE_ADDR + 0x338
IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1          * IOMUXC_BASE_ADDR + 0x33C
IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0          * IOMUXC_BASE_ADDR + 0x340
IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3          * IOMUXC_BASE_ADDR + 0x344
IOMUXC_SW_MUX_CTL_PAD_SD1_CMD           * IOMUXC_BASE_ADDR + 0x348
IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2          * IOMUXC_BASE_ADDR + 0x34C
IOMUXC_SW_MUX_CTL_PAD_SD1_CLK           * IOMUXC_BASE_ADDR + 0x350
IOMUXC_SW_MUX_CTL_PAD_SD2_CLK           * IOMUXC_BASE_ADDR + 0x354
IOMUXC_SW_MUX_CTL_PAD_SD2_CMD           * IOMUXC_BASE_ADDR + 0x358
IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3          * IOMUXC_BASE_ADDR + 0x35C

;
; IOMUXC_SW_PAD_CTL_PAD_*
; IOMUXC_SW_PAD_CTL_GRP_*
;
IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1          * IOMUXC_BASE_ADDR + 0x360
IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2          * IOMUXC_BASE_ADDR + 0x364
IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0          * IOMUXC_BASE_ADDR + 0x368
IOMUXC_SW_PAD_CTL_PAD_RGMII_TXC         * IOMUXC_BASE_ADDR + 0x36C
IOMUXC_SW_PAD_CTL_PAD_RGMII_TD0         * IOMUXC_BASE_ADDR + 0x370
IOMUXC_SW_PAD_CTL_PAD_RGMII_TD1         * IOMUXC_BASE_ADDR + 0x374
IOMUXC_SW_PAD_CTL_PAD_RGMII_TD2         * IOMUXC_BASE_ADDR + 0x378
IOMUXC_SW_PAD_CTL_PAD_RGMII_TD3         * IOMUXC_BASE_ADDR + 0x37C
IOMUXC_SW_PAD_CTL_PAD_RGMII_RX_CTL      * IOMUXC_BASE_ADDR + 0x380
IOMUXC_SW_PAD_CTL_PAD_RGMII_RD0         * IOMUXC_BASE_ADDR + 0x384
IOMUXC_SW_PAD_CTL_PAD_RGMII_TX_CTL      * IOMUXC_BASE_ADDR + 0x388
IOMUXC_SW_PAD_CTL_PAD_RGMII_RD1         * IOMUXC_BASE_ADDR + 0x38C
IOMUXC_SW_PAD_CTL_PAD_RGMII_RD2         * IOMUXC_BASE_ADDR + 0x390
IOMUXC_SW_PAD_CTL_PAD_RGMII_RD3         * IOMUXC_BASE_ADDR + 0x394
IOMUXC_SW_PAD_CTL_PAD_RGMII_RXC         * IOMUXC_BASE_ADDR + 0x398
IOMUXC_SW_PAD_CTL_PAD_EIM_A25           * IOMUXC_BASE_ADDR + 0x39C
IOMUXC_SW_PAD_CTL_PAD_EIM_EB2           * IOMUXC_BASE_ADDR + 0x3A0
IOMUXC_SW_PAD_CTL_PAD_EIM_D16           * IOMUXC_BASE_ADDR + 0x3A4
IOMUXC_SW_PAD_CTL_PAD_EIM_D17           * IOMUXC_BASE_ADDR + 0x3A8
IOMUXC_SW_PAD_CTL_PAD_EIM_D18           * IOMUXC_BASE_ADDR + 0x3AC
IOMUXC_SW_PAD_CTL_PAD_EIM_D19           * IOMUXC_BASE_ADDR + 0x3B0
IOMUXC_SW_PAD_CTL_PAD_EIM_D20           * IOMUXC_BASE_ADDR + 0x3B4
IOMUXC_SW_PAD_CTL_PAD_EIM_D21           * IOMUXC_BASE_ADDR + 0x3B8
IOMUXC_SW_PAD_CTL_PAD_EIM_D22           * IOMUXC_BASE_ADDR + 0x3BC
IOMUXC_SW_PAD_CTL_PAD_EIM_D23           * IOMUXC_BASE_ADDR + 0x3C0
IOMUXC_SW_PAD_CTL_PAD_EIM_EB3           * IOMUXC_BASE_ADDR + 0x3C4
IOMUXC_SW_PAD_CTL_PAD_EIM_D24           * IOMUXC_BASE_ADDR + 0x3C8
IOMUXC_SW_PAD_CTL_PAD_EIM_D25           * IOMUXC_BASE_ADDR + 0x3CC
IOMUXC_SW_PAD_CTL_PAD_EIM_D26           * IOMUXC_BASE_ADDR + 0x3D0
IOMUXC_SW_PAD_CTL_PAD_EIM_D27           * IOMUXC_BASE_ADDR + 0x3D4
IOMUXC_SW_PAD_CTL_PAD_EIM_D28           * IOMUXC_BASE_ADDR + 0x3D8
IOMUXC_SW_PAD_CTL_PAD_EIM_D29           * IOMUXC_BASE_ADDR + 0x3DC
IOMUXC_SW_PAD_CTL_PAD_EIM_D30           * IOMUXC_BASE_ADDR + 0x3E0
IOMUXC_SW_PAD_CTL_PAD_EIM_D31           * IOMUXC_BASE_ADDR + 0x3E4
IOMUXC_SW_PAD_CTL_PAD_EIM_A24           * IOMUXC_BASE_ADDR + 0x3E8
IOMUXC_SW_PAD_CTL_PAD_EIM_A23           * IOMUXC_BASE_ADDR + 0x3EC
IOMUXC_SW_PAD_CTL_PAD_EIM_A22           * IOMUXC_BASE_ADDR + 0x3F0
IOMUXC_SW_PAD_CTL_PAD_EIM_A21           * IOMUXC_BASE_ADDR + 0x3F4
IOMUXC_SW_PAD_CTL_PAD_EIM_A20           * IOMUXC_BASE_ADDR + 0x3F8
IOMUXC_SW_PAD_CTL_PAD_EIM_A19           * IOMUXC_BASE_ADDR + 0x3FC
IOMUXC_SW_PAD_CTL_PAD_EIM_A18           * IOMUXC_BASE_ADDR + 0x400
IOMUXC_SW_PAD_CTL_PAD_EIM_A17           * IOMUXC_BASE_ADDR + 0x404
IOMUXC_SW_PAD_CTL_PAD_EIM_A16           * IOMUXC_BASE_ADDR + 0x408
IOMUXC_SW_PAD_CTL_PAD_EIM_CS0           * IOMUXC_BASE_ADDR + 0x40C
IOMUXC_SW_PAD_CTL_PAD_EIM_CS1           * IOMUXC_BASE_ADDR + 0x410
IOMUXC_SW_PAD_CTL_PAD_EIM_OE            * IOMUXC_BASE_ADDR + 0x414
IOMUXC_SW_PAD_CTL_PAD_EIM_RW            * IOMUXC_BASE_ADDR + 0x418
IOMUXC_SW_PAD_CTL_PAD_EIM_LBA           * IOMUXC_BASE_ADDR + 0x41C
IOMUXC_SW_PAD_CTL_PAD_EIM_EB0           * IOMUXC_BASE_ADDR + 0x420
IOMUXC_SW_PAD_CTL_PAD_EIM_EB1           * IOMUXC_BASE_ADDR + 0x424
IOMUXC_SW_PAD_CTL_PAD_EIM_DA0           * IOMUXC_BASE_ADDR + 0x428
IOMUXC_SW_PAD_CTL_PAD_EIM_DA1           * IOMUXC_BASE_ADDR + 0x42C
IOMUXC_SW_PAD_CTL_PAD_EIM_DA2           * IOMUXC_BASE_ADDR + 0x430
IOMUXC_SW_PAD_CTL_PAD_EIM_DA3           * IOMUXC_BASE_ADDR + 0x434
IOMUXC_SW_PAD_CTL_PAD_EIM_DA4           * IOMUXC_BASE_ADDR + 0x438
IOMUXC_SW_PAD_CTL_PAD_EIM_DA5           * IOMUXC_BASE_ADDR + 0x43C
IOMUXC_SW_PAD_CTL_PAD_EIM_DA6           * IOMUXC_BASE_ADDR + 0x440
IOMUXC_SW_PAD_CTL_PAD_EIM_DA7           * IOMUXC_BASE_ADDR + 0x444
IOMUXC_SW_PAD_CTL_PAD_EIM_DA8           * IOMUXC_BASE_ADDR + 0x448
IOMUXC_SW_PAD_CTL_PAD_EIM_DA9           * IOMUXC_BASE_ADDR + 0x44C
IOMUXC_SW_PAD_CTL_PAD_EIM_DA10          * IOMUXC_BASE_ADDR + 0x450
IOMUXC_SW_PAD_CTL_PAD_EIM_DA11          * IOMUXC_BASE_ADDR + 0x454
IOMUXC_SW_PAD_CTL_PAD_EIM_DA12          * IOMUXC_BASE_ADDR + 0x458
IOMUXC_SW_PAD_CTL_PAD_EIM_DA13          * IOMUXC_BASE_ADDR + 0x45C
IOMUXC_SW_PAD_CTL_PAD_EIM_DA14          * IOMUXC_BASE_ADDR + 0x460
IOMUXC_SW_PAD_CTL_PAD_EIM_DA15          * IOMUXC_BASE_ADDR + 0x464
IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT          * IOMUXC_BASE_ADDR + 0x468
IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK          * IOMUXC_BASE_ADDR + 0x46C
IOMUXC_SW_PAD_CTL_PAD_DI0_DISP_CLK      * IOMUXC_BASE_ADDR + 0x470
IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15         * IOMUXC_BASE_ADDR + 0x474
IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2          * IOMUXC_BASE_ADDR + 0x478
IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3          * IOMUXC_BASE_ADDR + 0x47C
IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4          * IOMUXC_BASE_ADDR + 0x480
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT0        * IOMUXC_BASE_ADDR + 0x484
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT1        * IOMUXC_BASE_ADDR + 0x488
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT2        * IOMUXC_BASE_ADDR + 0x48C
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT3        * IOMUXC_BASE_ADDR + 0x490
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT4        * IOMUXC_BASE_ADDR + 0x494
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT5        * IOMUXC_BASE_ADDR + 0x498
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT6        * IOMUXC_BASE_ADDR + 0x49C
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT7        * IOMUXC_BASE_ADDR + 0x4A0
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT8        * IOMUXC_BASE_ADDR + 0x4A4
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT9        * IOMUXC_BASE_ADDR + 0x4A8
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT10       * IOMUXC_BASE_ADDR + 0x4AC
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT11       * IOMUXC_BASE_ADDR + 0x4B0
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT12       * IOMUXC_BASE_ADDR + 0x4B4
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT13       * IOMUXC_BASE_ADDR + 0x4B8
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT14       * IOMUXC_BASE_ADDR + 0x4BC
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT15       * IOMUXC_BASE_ADDR + 0x4C0
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT16       * IOMUXC_BASE_ADDR + 0x4C4
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT17       * IOMUXC_BASE_ADDR + 0x4C8
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT18       * IOMUXC_BASE_ADDR + 0x4CC
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT19       * IOMUXC_BASE_ADDR + 0x4D0
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20       * IOMUXC_BASE_ADDR + 0x4D4
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21       * IOMUXC_BASE_ADDR + 0x4D8
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22       * IOMUXC_BASE_ADDR + 0x4DC
IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23       * IOMUXC_BASE_ADDR + 0x4E0
IOMUXC_SW_PAD_CTL_PAD_ENET_MDIO         * IOMUXC_BASE_ADDR + 0x4E4
IOMUXC_SW_PAD_CTL_PAD_ENET_REF_CLK      * IOMUXC_BASE_ADDR + 0x4E8
IOMUXC_SW_PAD_CTL_PAD_ENET_RX_ER        * IOMUXC_BASE_ADDR + 0x4EC
IOMUXC_SW_PAD_CTL_PAD_ENET_CRS_DV       * IOMUXC_BASE_ADDR + 0x4F0
IOMUXC_SW_PAD_CTL_PAD_ENET_RXD1         * IOMUXC_BASE_ADDR + 0x4F4
IOMUXC_SW_PAD_CTL_PAD_ENET_RXD0         * IOMUXC_BASE_ADDR + 0x4F8
IOMUXC_SW_PAD_CTL_PAD_ENET_TX_EN        * IOMUXC_BASE_ADDR + 0x4FC
IOMUXC_SW_PAD_CTL_PAD_ENET_TXD1         * IOMUXC_BASE_ADDR + 0x500
IOMUXC_SW_PAD_CTL_PAD_ENET_TXD0         * IOMUXC_BASE_ADDR + 0x504
IOMUXC_SW_PAD_CTL_PAD_ENET_MDC          * IOMUXC_BASE_ADDR + 0x508
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5        * IOMUXC_BASE_ADDR + 0x50C
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5         * IOMUXC_BASE_ADDR + 0x510
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4         * IOMUXC_BASE_ADDR + 0x514
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4        * IOMUXC_BASE_ADDR + 0x518
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3        * IOMUXC_BASE_ADDR + 0x51C
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3         * IOMUXC_BASE_ADDR + 0x520
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2        * IOMUXC_BASE_ADDR + 0x524
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2         * IOMUXC_BASE_ADDR + 0x528
IOMUXC_SW_PAD_CTL_PAD_DRAM_A0           * IOMUXC_BASE_ADDR + 0x52C
IOMUXC_SW_PAD_CTL_PAD_DRAM_A1           * IOMUXC_BASE_ADDR + 0x530
IOMUXC_SW_PAD_CTL_PAD_DRAM_A2           * IOMUXC_BASE_ADDR + 0x534
IOMUXC_SW_PAD_CTL_PAD_DRAM_A3           * IOMUXC_BASE_ADDR + 0x538
IOMUXC_SW_PAD_CTL_PAD_DRAM_A4           * IOMUXC_BASE_ADDR + 0x53C
IOMUXC_SW_PAD_CTL_PAD_DRAM_A5           * IOMUXC_BASE_ADDR + 0x540
IOMUXC_SW_PAD_CTL_PAD_DRAM_A6           * IOMUXC_BASE_ADDR + 0x544
IOMUXC_SW_PAD_CTL_PAD_DRAM_A7           * IOMUXC_BASE_ADDR + 0x548
IOMUXC_SW_PAD_CTL_PAD_DRAM_A8           * IOMUXC_BASE_ADDR + 0x54C
IOMUXC_SW_PAD_CTL_PAD_DRAM_A9           * IOMUXC_BASE_ADDR + 0x550
IOMUXC_SW_PAD_CTL_PAD_DRAM_A10          * IOMUXC_BASE_ADDR + 0x554
IOMUXC_SW_PAD_CTL_PAD_DRAM_A11          * IOMUXC_BASE_ADDR + 0x558
IOMUXC_SW_PAD_CTL_PAD_DRAM_A12          * IOMUXC_BASE_ADDR + 0x55C
IOMUXC_SW_PAD_CTL_PAD_DRAM_A13          * IOMUXC_BASE_ADDR + 0x560
IOMUXC_SW_PAD_CTL_PAD_DRAM_A14          * IOMUXC_BASE_ADDR + 0x564
IOMUXC_SW_PAD_CTL_PAD_DRAM_A15          * IOMUXC_BASE_ADDR + 0x568
IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS          * IOMUXC_BASE_ADDR + 0x56C
IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0          * IOMUXC_BASE_ADDR + 0x570
IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1          * IOMUXC_BASE_ADDR + 0x574
IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS          * IOMUXC_BASE_ADDR + 0x578
IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET        * IOMUXC_BASE_ADDR + 0x57C
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0        * IOMUXC_BASE_ADDR + 0x580
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1        * IOMUXC_BASE_ADDR + 0x584
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0      * IOMUXC_BASE_ADDR + 0x588
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2        * IOMUXC_BASE_ADDR + 0x58C
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0       * IOMUXC_BASE_ADDR + 0x590
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1      * IOMUXC_BASE_ADDR + 0x594
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1       * IOMUXC_BASE_ADDR + 0x598
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0       * IOMUXC_BASE_ADDR + 0x59C
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1       * IOMUXC_BASE_ADDR + 0x5A0
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE         * IOMUXC_BASE_ADDR + 0x5A4
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0        * IOMUXC_BASE_ADDR + 0x5A8
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0         * IOMUXC_BASE_ADDR + 0x5AC
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1        * IOMUXC_BASE_ADDR + 0x5B0
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1         * IOMUXC_BASE_ADDR + 0x5B4
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6        * IOMUXC_BASE_ADDR + 0x5B8
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6         * IOMUXC_BASE_ADDR + 0x5BC
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7        * IOMUXC_BASE_ADDR + 0x5C0
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7         * IOMUXC_BASE_ADDR + 0x5C4
IOMUXC_SW_PAD_CTL_PAD_KEY_COL0          * IOMUXC_BASE_ADDR + 0x5C8
IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0          * IOMUXC_BASE_ADDR + 0x5CC
IOMUXC_SW_PAD_CTL_PAD_KEY_COL1          * IOMUXC_BASE_ADDR + 0x5D0
IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1          * IOMUXC_BASE_ADDR + 0x5D4
IOMUXC_SW_PAD_CTL_PAD_KEY_COL2          * IOMUXC_BASE_ADDR + 0x5D8
IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2          * IOMUXC_BASE_ADDR + 0x5DC
IOMUXC_SW_PAD_CTL_PAD_KEY_COL3          * IOMUXC_BASE_ADDR + 0x5E0
IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3          * IOMUXC_BASE_ADDR + 0x5E4
IOMUXC_SW_PAD_CTL_PAD_KEY_COL4          * IOMUXC_BASE_ADDR + 0x5E8
IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4          * IOMUXC_BASE_ADDR + 0x5EC
IOMUXC_SW_PAD_CTL_PAD_GPIO_0            * IOMUXC_BASE_ADDR + 0x5F0
IOMUXC_SW_PAD_CTL_PAD_GPIO_1            * IOMUXC_BASE_ADDR + 0x5F4
IOMUXC_SW_PAD_CTL_PAD_GPIO_9            * IOMUXC_BASE_ADDR + 0x5F8
IOMUXC_SW_PAD_CTL_PAD_GPIO_3            * IOMUXC_BASE_ADDR + 0x5FC
IOMUXC_SW_PAD_CTL_PAD_GPIO_6            * IOMUXC_BASE_ADDR + 0x600
IOMUXC_SW_PAD_CTL_PAD_GPIO_2            * IOMUXC_BASE_ADDR + 0x604
IOMUXC_SW_PAD_CTL_PAD_GPIO_4            * IOMUXC_BASE_ADDR + 0x608
IOMUXC_SW_PAD_CTL_PAD_GPIO_5            * IOMUXC_BASE_ADDR + 0x60C
IOMUXC_SW_PAD_CTL_PAD_GPIO_7            * IOMUXC_BASE_ADDR + 0x610
IOMUXC_SW_PAD_CTL_PAD_GPIO_8            * IOMUXC_BASE_ADDR + 0x614
IOMUXC_SW_PAD_CTL_PAD_GPIO_16           * IOMUXC_BASE_ADDR + 0x618
IOMUXC_SW_PAD_CTL_PAD_GPIO_17           * IOMUXC_BASE_ADDR + 0x61C
IOMUXC_SW_PAD_CTL_PAD_GPIO_18           * IOMUXC_BASE_ADDR + 0x620
IOMUXC_SW_PAD_CTL_PAD_GPIO_19           * IOMUXC_BASE_ADDR + 0x624
IOMUXC_SW_PAD_CTL_PAD_CSI0_PIXCLK       * IOMUXC_BASE_ADDR + 0x628
IOMUXC_SW_PAD_CTL_PAD_CSI0_MCLK         * IOMUXC_BASE_ADDR + 0x62C
IOMUXC_SW_PAD_CTL_PAD_CSI0_DATA_EN      * IOMUXC_BASE_ADDR + 0x630
IOMUXC_SW_PAD_CTL_PAD_CSI0_VSYNC        * IOMUXC_BASE_ADDR + 0x634
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT4         * IOMUXC_BASE_ADDR + 0x638
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT5         * IOMUXC_BASE_ADDR + 0x63C
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT6         * IOMUXC_BASE_ADDR + 0x640
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT7         * IOMUXC_BASE_ADDR + 0x644
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT8         * IOMUXC_BASE_ADDR + 0x648
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT9         * IOMUXC_BASE_ADDR + 0x64C
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT10        * IOMUXC_BASE_ADDR + 0x650
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT11        * IOMUXC_BASE_ADDR + 0x654
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT12        * IOMUXC_BASE_ADDR + 0x658
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT13        * IOMUXC_BASE_ADDR + 0x65C
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT14        * IOMUXC_BASE_ADDR + 0x660
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT15        * IOMUXC_BASE_ADDR + 0x664
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT16        * IOMUXC_BASE_ADDR + 0x668
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT17        * IOMUXC_BASE_ADDR + 0x66C
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT18        * IOMUXC_BASE_ADDR + 0x670
IOMUXC_SW_PAD_CTL_PAD_CSI0_DAT19        * IOMUXC_BASE_ADDR + 0x674
IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS          * IOMUXC_BASE_ADDR + 0x678
IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD          * IOMUXC_BASE_ADDR + 0x67C
IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB        * IOMUXC_BASE_ADDR + 0x680
IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI          * IOMUXC_BASE_ADDR + 0x684
IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK          * IOMUXC_BASE_ADDR + 0x688
IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO          * IOMUXC_BASE_ADDR + 0x68C
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7          * IOMUXC_BASE_ADDR + 0x690
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6          * IOMUXC_BASE_ADDR + 0x694
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5          * IOMUXC_BASE_ADDR + 0x698
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4          * IOMUXC_BASE_ADDR + 0x69C
IOMUXC_SW_PAD_CTL_PAD_SD3_CMD           * IOMUXC_BASE_ADDR + 0x6A0
IOMUXC_SW_PAD_CTL_PAD_SD3_CLK           * IOMUXC_BASE_ADDR + 0x6A4
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0          * IOMUXC_BASE_ADDR + 0x6A8
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1          * IOMUXC_BASE_ADDR + 0x6AC
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2          * IOMUXC_BASE_ADDR + 0x6B0
IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3          * IOMUXC_BASE_ADDR + 0x6B4
IOMUXC_SW_PAD_CTL_PAD_SD3_RST           * IOMUXC_BASE_ADDR + 0x6B8
IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE         * IOMUXC_BASE_ADDR + 0x6BC
IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE         * IOMUXC_BASE_ADDR + 0x6C0
IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B        * IOMUXC_BASE_ADDR + 0x6C4
IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0         * IOMUXC_BASE_ADDR + 0x6C8
IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0         * IOMUXC_BASE_ADDR + 0x6CC
IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1         * IOMUXC_BASE_ADDR + 0x6D0
IOMUXC_SW_PAD_CTL_PAD_NANDF_CS2         * IOMUXC_BASE_ADDR + 0x6D4
IOMUXC_SW_PAD_CTL_PAD_NANDF_CS3         * IOMUXC_BASE_ADDR + 0x6D8
IOMUXC_SW_PAD_CTL_PAD_SD4_CMD           * IOMUXC_BASE_ADDR + 0x6DC
IOMUXC_SW_PAD_CTL_PAD_SD4_CLK           * IOMUXC_BASE_ADDR + 0x6E0
IOMUXC_SW_PAD_CTL_PAD_NANDF_D0          * IOMUXC_BASE_ADDR + 0x6E4
IOMUXC_SW_PAD_CTL_PAD_NANDF_D1          * IOMUXC_BASE_ADDR + 0x6E8
IOMUXC_SW_PAD_CTL_PAD_NANDF_D2          * IOMUXC_BASE_ADDR + 0x6EC
IOMUXC_SW_PAD_CTL_PAD_NANDF_D3          * IOMUXC_BASE_ADDR + 0x6F0
IOMUXC_SW_PAD_CTL_PAD_NANDF_D4          * IOMUXC_BASE_ADDR + 0x6F4
IOMUXC_SW_PAD_CTL_PAD_NANDF_D5          * IOMUXC_BASE_ADDR + 0x6F8
IOMUXC_SW_PAD_CTL_PAD_NANDF_D6          * IOMUXC_BASE_ADDR + 0x6FC
IOMUXC_SW_PAD_CTL_PAD_NANDF_D7          * IOMUXC_BASE_ADDR + 0x700
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0          * IOMUXC_BASE_ADDR + 0x704
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1          * IOMUXC_BASE_ADDR + 0x708
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2          * IOMUXC_BASE_ADDR + 0x70C
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3          * IOMUXC_BASE_ADDR + 0x710
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4          * IOMUXC_BASE_ADDR + 0x714
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5          * IOMUXC_BASE_ADDR + 0x718
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6          * IOMUXC_BASE_ADDR + 0x71C
IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7          * IOMUXC_BASE_ADDR + 0x720
IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1          * IOMUXC_BASE_ADDR + 0x724
IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0          * IOMUXC_BASE_ADDR + 0x728
IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3          * IOMUXC_BASE_ADDR + 0x72C
IOMUXC_SW_PAD_CTL_PAD_SD1_CMD           * IOMUXC_BASE_ADDR + 0x730
IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2          * IOMUXC_BASE_ADDR + 0x734
IOMUXC_SW_PAD_CTL_PAD_SD1_CLK           * IOMUXC_BASE_ADDR + 0x738
IOMUXC_SW_PAD_CTL_PAD_SD2_CLK           * IOMUXC_BASE_ADDR + 0x73C
IOMUXC_SW_PAD_CTL_PAD_SD2_CMD           * IOMUXC_BASE_ADDR + 0x740
IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3          * IOMUXC_BASE_ADDR + 0x744
IOMUXC_SW_PAD_CTL_GRP_B7DS              * IOMUXC_BASE_ADDR + 0x748
IOMUXC_SW_PAD_CTL_GRP_ADDDS             * IOMUXC_BASE_ADDR + 0x74C
IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL       * IOMUXC_BASE_ADDR + 0x750
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0         * IOMUXC_BASE_ADDR + 0x754
IOMUXC_SW_PAD_CTL_GRP_DDRPKE            * IOMUXC_BASE_ADDR + 0x758
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1         * IOMUXC_BASE_ADDR + 0x75C
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2         * IOMUXC_BASE_ADDR + 0x760
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3         * IOMUXC_BASE_ADDR + 0x764
IOMUXC_SW_PAD_CTL_GRP_DDRPK             * IOMUXC_BASE_ADDR + 0x768
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4         * IOMUXC_BASE_ADDR + 0x76C
IOMUXC_SW_PAD_CTL_GRP_DDRHYS            * IOMUXC_BASE_ADDR + 0x770
IOMUXC_SW_PAD_CTL_GRP_DDRMODE           * IOMUXC_BASE_ADDR + 0x774
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5         * IOMUXC_BASE_ADDR + 0x778
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6         * IOMUXC_BASE_ADDR + 0x77C
IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7         * IOMUXC_BASE_ADDR + 0x780
IOMUXC_SW_PAD_CTL_GRP_B0DS              * IOMUXC_BASE_ADDR + 0x784
IOMUXC_SW_PAD_CTL_GRP_B1DS              * IOMUXC_BASE_ADDR + 0x788
IOMUXC_SW_PAD_CTL_GRP_CTLDS             * IOMUXC_BASE_ADDR + 0x78C
IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_RGMII    * IOMUXC_BASE_ADDR + 0x790
IOMUXC_SW_PAD_CTL_GRP_B2DS              * IOMUXC_BASE_ADDR + 0x794
IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE          * IOMUXC_BASE_ADDR + 0x798
IOMUXC_SW_PAD_CTL_GRP_B3DS              * IOMUXC_BASE_ADDR + 0x79C
IOMUXC_SW_PAD_CTL_GRP_B4DS              * IOMUXC_BASE_ADDR + 0x7A0
IOMUXC_SW_PAD_CTL_GRP_B5DS              * IOMUXC_BASE_ADDR + 0x7A4
IOMUXC_SW_PAD_CTL_GRP_B6DS              * IOMUXC_BASE_ADDR + 0x7A8
IOMUXC_SW_PAD_CTL_GRP_RGMII_TERM        * IOMUXC_BASE_ADDR + 0x7AC

;
; IOMUXC_*_SELECT_INPUT
;
IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT                  * IOMUXC_BASE_ADDR + 0x7B0
IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x7B4
IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x7B8
IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT           * IOMUXC_BASE_ADDR + 0x7BC
IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT            * IOMUXC_BASE_ADDR + 0x7C0
IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT           * IOMUXC_BASE_ADDR + 0x7C4
IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT            * IOMUXC_BASE_ADDR + 0x7C8
IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x7CC
IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x7D0
IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT           * IOMUXC_BASE_ADDR + 0x7D4
IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT            * IOMUXC_BASE_ADDR + 0x7D8
IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT           * IOMUXC_BASE_ADDR + 0x7DC
IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT            * IOMUXC_BASE_ADDR + 0x7E0
IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT                  * IOMUXC_BASE_ADDR + 0x7E4
IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT                  * IOMUXC_BASE_ADDR + 0x7E8
IOMUXC_CCM_IPP_DI1_CLK_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x7EC
IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT           * IOMUXC_BASE_ADDR + 0x7F0
IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x7F4
IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT                 * IOMUXC_BASE_ADDR + 0x7F8
IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT                 * IOMUXC_BASE_ADDR + 0x7FC
IOMUXC_ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x800
IOMUXC_ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x804
IOMUXC_ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x808
IOMUXC_ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x80C
IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x810
IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT                 * IOMUXC_BASE_ADDR + 0x814
IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT                 * IOMUXC_BASE_ADDR + 0x818
IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x81C
IOMUXC_ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x820
IOMUXC_ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x824
IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x828
IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT                 * IOMUXC_BASE_ADDR + 0x82C
IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT                 * IOMUXC_BASE_ADDR + 0x830
IOMUXC_ECSPI5_IPP_IND_SS_B_0_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x834
IOMUXC_ECSPI5_IPP_IND_SS_B_1_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x838
IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x83C
IOMUXC_ENET_IPP_IND_MAC0_MDIO_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x840
IOMUXC_ENET_IPP_IND_MAC0_RXCLK_SELECT_INPUT             * IOMUXC_BASE_ADDR + 0x844
IOMUXC_ENET_IPP_IND_MAC0_RXDATA_0_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x848
IOMUXC_ENET_IPP_IND_MAC0_RXDATA_1_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x84C
IOMUXC_ENET_IPP_IND_MAC0_RXDATA_2_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x850
IOMUXC_ENET_IPP_IND_MAC0_RXDATA_3_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x854
IOMUXC_ENET_IPP_IND_MAC0_RXEN_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x858
IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT                    * IOMUXC_BASE_ADDR + 0x85C
IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT                    * IOMUXC_BASE_ADDR + 0x860
IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x864
IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x868
IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x86C
IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x870
IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x874
IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x878
IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x87C
IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x880
IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x884
IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x888
IOMUXC_HDMI_TX_ICECIN_SELECT_INPUT                      * IOMUXC_BASE_ADDR + 0x88C
IOMUXC_HDMI_TX_II2C_MSTH13TDDC_SCLIN_SELECT_INPUT       * IOMUXC_BASE_ADDR + 0x890
IOMUXC_HDMI_TX_II2C_MSTH13TDDC_SDAIN_SELECT_INPUT       * IOMUXC_BASE_ADDR + 0x894
IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x898
IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x89C
IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x8A0
IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x8A4
IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x8A8
IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x8AC
IOMUXC_IPU2_IPP_IND_SENS1_DATA_10_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8B0
IOMUXC_IPU2_IPP_IND_SENS1_DATA_11_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8B4
IOMUXC_IPU2_IPP_IND_SENS1_DATA_12_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8B8
IOMUXC_IPU2_IPP_IND_SENS1_DATA_13_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8BC
IOMUXC_IPU2_IPP_IND_SENS1_DATA_14_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8C0
IOMUXC_IPU2_IPP_IND_SENS1_DATA_15_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8C4
IOMUXC_IPU2_IPP_IND_SENS1_DATA_16_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8C8
IOMUXC_IPU2_IPP_IND_SENS1_DATA_17_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8CC
IOMUXC_IPU2_IPP_IND_SENS1_DATA_18_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8D0
IOMUXC_IPU2_IPP_IND_SENS1_DATA_19_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8D4
IOMUXC_IPU2_IPP_IND_SENS1_DATA_EN_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8D8
IOMUXC_IPU2_IPP_IND_SENS1_HSYNC_SELECT_INPUT            * IOMUXC_BASE_ADDR + 0x8DC
IOMUXC_IPU2_IPP_IND_SENS1_PIX_CLK_SELECT_INPUT          * IOMUXC_BASE_ADDR + 0x8E0
IOMUXC_IPU2_IPP_IND_SENS1_VSYNC_SELECT_INPUT            * IOMUXC_BASE_ADDR + 0x8E4
IOMUXC_KPP_IPP_IND_COL_5_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x8E8
IOMUXC_KPP_IPP_IND_COL_6_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x8EC
IOMUXC_KPP_IPP_IND_COL_7_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x8F0
IOMUXC_KPP_IPP_IND_ROW_5_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x8F4
IOMUXC_KPP_IPP_IND_ROW_6_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x8F8
IOMUXC_KPP_IPP_IND_ROW_7_SELECT_INPUT                   * IOMUXC_BASE_ADDR + 0x8FC
IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT                      * IOMUXC_BASE_ADDR + 0x900
IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x904
IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT                      * IOMUXC_BASE_ADDR + 0x908
IOMUXC_SDMA_EVENTS_14_SELECT_INPUT                      * IOMUXC_BASE_ADDR + 0x90C
IOMUXC_SDMA_EVENTS_15_SELECT_INPUT                      * IOMUXC_BASE_ADDR + 0x910
IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT                     * IOMUXC_BASE_ADDR + 0x914
IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT                       * IOMUXC_BASE_ADDR + 0x918
IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT                * IOMUXC_BASE_ADDR + 0x91C
IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x920
IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT                * IOMUXC_BASE_ADDR + 0x924
IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x928
IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT                * IOMUXC_BASE_ADDR + 0x92C
IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x930
IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT                * IOMUXC_BASE_ADDR + 0x934
IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x938
IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT                * IOMUXC_BASE_ADDR + 0x93C
IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT              * IOMUXC_BASE_ADDR + 0x940
IOMUXC_USBOH3_IPP_IND_OTG_OC_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x944
IOMUXC_USBOH3_IPP_IND_UH1_OC_SELECT_INPUT               * IOMUXC_BASE_ADDR + 0x948
IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT                    * IOMUXC_BASE_ADDR + 0x94C

;#################################################
;#
;# Description:
;#   This file lists instances offset memory location
;#
;#################################################


;#########################################
;# Many registers have set/clr/toggle
;#  specific addresses..
;#########################################
Set_Offset * 4
Clr_Offset * 8
Tog_Offset * 12

;#########################################
;# ARM PLATFORM INTERNALS - SCU REGISTERS
;#########################################
SCU_CONTROL     *           SCU_BASE_ADDR   ;  SCU Control Register
SCU_CONFIG      *           SCU_BASE_ADDR+0x04  ;  SCU Control Register
SCU_CPU_PWR_STAT *      SCU_BASE_ADDR+0x08  ;  SCU Control Register
SCU_INVAL_SECURE *      SCU_BASE_ADDR+0x0C  ;  SCU Control Register
SCU_FILTERSTART *    SCU_BASE_ADDR+0x40  ;  Filtering Start Address Register
SCU_FILTEREND   *    SCU_BASE_ADDR+0x44  ;  Filtering End Address Register
SCU_SAC         *    SCU_BASE_ADDR+0x50  ;
SCU_SNSAC       *    SCU_BASE_ADDR+0x54

;#########################################
;# BOOT ROM
;#########################################
BOOTROM1_ADDR_BOT_OFFSET *  0x00000000  ;  boot rom section 1 bottom address
;#########################################
;# WDOG
;#########################################
WDOG_WCR_OFFSET * 0x00    ;  16bit watchdog control reg
WDOG_WSR_OFFSET * 0x02    ;  16bit watchdog service reg
WDOG_WRSR_OFFSET      * 0x04    ;  16bit watchdog reset status reg
WDOG_WICR_OFFSET      * 0x06    ; Watchdog Interrupt Control Register
WDOG_WMCR_OFFSET      * 0x08    ; Watchdog Misc Control Register
;#########################################
;# GPT
;#########################################
GPT_GPTCR_OFFSET * 0x00    ;  32bit timer 1 control reg
GPT_GPTPR_OFFSET * 0x04    ;  32bit timer 1 prescaler reg
GPT_GPTSR_OFFSET * 0x08    ;  32bit timer 1 compare reg
GPT_GPTIR_OFFSET * 0x0C    ;  32bit timer 1 capture reg
GPT_GPTOCR1_OFFSET * 0x10    ;  32bit timer 1 counter reg
GPT_GPTOCR2_OFFSET * 0x14    ;  32bit timer 1 status reg
GPT_GPTOCR3_OFFSET * 0x18    ; 32 bit read & write
GPT_GPTICR1_OFFSET * 0x1C    ; 32 bit read
GPT_GPTICR2_OFFSET * 0x20    ; 32 bit read
GPT_GPTCNT_OFFSET * 0x24    ; 32 bit read
;#########################################
;# EPIT
;#########################################
EPITCR_OFFSET * 0x00    ;  32bit timer 3 control reg
EPITSR_OFFSET * 0x04    ;  32bit timer 3 prescaler reg
EPITLR_OFFSET * 0x08    ;  32bit timer 3 compare reg
EPITCMPR_OFFSET * 0x0C    ;  32bit timer 3 capture reg
EPITCNR_OFFSET * 0x10    ;  32bit timer 3 counter reg
;#########################################
;# PWM
;#########################################
PWM_PWMCR_OFFSET * 0x00    ;  32bit pwm control reg
PWM_PWMSR_OFFSET * 0x04    ;  32bit pwm sample reg
PWM_PWMIR_OFFSET * 0x08    ;  32bit pwm period reg
PWM_PWMSAR_OFFSET * 0x0C    ;  32bit pwm counter reg
PWM_PWMPR_OFFSET * 0x10    ;  32bit pwm test reg
PWM_PWMCNR_OFFSET * 0x14
;#########################################
;# KPP
;#########################################
KPP_KPCR_OFFSET * 0x00    ;  16bit kpp keypad control reg
KPP_KPSR_OFFSET * 0x02    ;  16bit kpp keypad status reg
KPP_KDDR_OFFSET * 0x04    ;  16bit kpp keypad data directon reg
KPP_KPDR_OFFSET * 0x06    ;  16bit kpp keypad data reg
;#########################################
;# I2C
;#########################################
I2C_IADR_OFFSET * 0x00    ;  16bit i2c address reg
I2C_IFDR_OFFSET * 0x04    ;  16bit i2c frequency divider reg
I2C_I2CR_OFFSET * 0x08    ;  16bit i2c control reg
I2C_I2SR_OFFSET * 0x0C    ;  16bit i2c status reg
I2C_I2DR_OFFSET * 0x10    ;  16bit i2c data i/o reg
;#########################################
;# GPIO
;#########################################
GPIO_DR_OFFSET  * 0x00    ;  32bit gpio pta data direction reg
GPIO_GDIR_OFFSET    * 0x04    ;  32bit gpio pta output config 1 reg
GPIO_PSR_OFFSET * 0x08    ;  32bit gpio pta output config 2 reg
GPIO_ICR1_OFFSET * 0x0C    ;  32bit gpio pta input config A1 reg
GPIO_ICR2_OFFSET * 0x10    ;  32bit gpio pta input config A2 reg
GPIO_IMR_OFFSET * 0x14    ;  32bit gpio pta input config B1 reg
GPIO_ISR_OFFSET * 0x18    ; GPIO Interrupt Status Register
GPIO_EDGE_SEL_OFFSET * 0x1C    ; GPIO Edge Detect Register

;#########################################
;# ESAI
;#########################################
ESAI_ETDR_OFFSET           * 0x00
ESAI_ERDR_OFFSET           * 0x04
ESAI_ECR_OFFSET            * 0x08
ESAI_ESR_OFFSET            * 0x0c
ESAI_TFCR_OFFSET           * 0x10
ESAI_TFSR_OFFSET           * 0x14
ESAI_RFCR_OFFSET           * 0x18
ESAI_RFSR_OFFSET           * 0x1c
ESAI_TX0_OFFSET            * 0x80
ESAI_TX1_OFFSET            * 0x84
ESAI_TX2_OFFSET            * 0x88
ESAI_TX3_OFFSET            * 0x8c
ESAI_TX4_OFFSET            * 0x90
ESAI_TX5_OFFSET            * 0x94
ESAI_TSR_OFFSET            * 0x98
ESAI_RX0_OFFSET            * 0xA0
ESAI_RX1_OFFSET            * 0xA4
ESAI_RX2_OFFSET            * 0xA8
ESAI_RX3_OFFSET            * 0xAC
ESAI_SAISR_OFFSET          * 0xCC
ESAI_SAICR_OFFSET          * 0xD0
ESAI_TCR_OFFSET            * 0xD4
ESAI_TCCR_OFFSET           * 0xD8
ESAI_RCR_OFFSET            * 0xDC
ESAI_RCCR_OFFSET           * 0xE0
ESAI_TSMA_OFFSET           * 0xE4
ESAI_TSMB_OFFSET           * 0xE8
ESAI_RSMA_OFFSET           * 0xEC
ESAI_RSMB_OFFSET           * 0xF0
ESAI_PDRC_OFFSET           * 0xF4
ESAI_PRRC_OFFSET           * 0xF8
ESAI_PCRC_OFFSET           * 0xFC

;#########################################
;# ECSPI
;#########################################
ECSPI_RXDATA_OFFSET * 0x00    ;  32bit CSPI receive data reg
ECSPI_TXDATA_OFFSET * 0x04    ;  32bit CSPI transmit data reg
ECSPI_CONREG_OFFSET * 0x08    ;  32bit CSPI control reg
ECSPI_CONFIG_OFFSET * 0x0C
ECSPI_INTREG_OFFSET * 0x10    ;  32bit CSPI interrupt stat/ctr reg
ECSPI_DMAREG_OFFSET * 0x14    ;  32bit CSPI test reg
ECSPI_STATREG_OFFSET * 0x18    ;  32bit CSPI sample period ctrl reg
ECSPI_PERIODREG_OFFSET * 0x1C    ;  32bit CSPI dma ctrl reg
ECSPI_TESTREG_OFFSET * 0x20    ;  32bit CSPI soft reset reg
ECSPI_MSG0REG_OFFSET * 0x24
ECSPI_MSG1REG_OFFSET * 0x28
ECSPI_MSG2REG_OFFSET * 0x2c
ECSPI_MSG3REG_OFFSET * 0x30
ECSPI_MSG4REG_OFFSET * 0x34
ECSPI_MSG5REG_OFFSET * 0x38
ECSPI_MSG6REG_OFFSET * 0x3c
ECSPI_MSG7REG_OFFSET * 0x40
ECSPI_MSG8REG_OFFSET * 0x44
ECSPI_MSG9REG_OFFSET * 0x48
ECSPI_MSG10REG_OFFSET * 0x4c
ECSPI_MSG11REG_OFFSET * 0x50
ECSPI_MSG12REG_OFFSET * 0x54
ECSPI_MSG13REG_OFFSET * 0x58
ECSPI_MSG14REG_OFFSET * 0x5c
ECSPI_MSG15REG_OFFSET * 0x60
;#########################################
;# PERFMON 1/2/3
;#########################################
HW_PERFMON_CTRL_OFFSET                   * 0x00
HW_PERFMON_CTRL_SET_OFFSET               * 0x04
HW_PERFMON_CTRL_CLR_OFFSET               * 0x08
HW_PERFMON_CTRL_TOG_OFFSET               * 0x0C
HW_PERFMON_MASTER_ON_OFFSET      * 0x10
HW_PERFMON_TRAP_ADDR_LOW_OFFSET  * 0x20
HW_PERFMON_TRAP_ADDR_HIGH_OFFSET * 0x30
HW_PERFMON_LAT_THRESHOLD_OFFSET  * 0x40
HW_PERFMON_ACTIVE_CYCLE_OFFSET   * 0x50
HW_PERFMON_TRANSFER_COUNT_OFFSET * 0x60
HW_PERFMON_TOTAL_LATENCY_OFFSET  * 0x70
HW_PERFMON_DATA_COUNT_OFFSET     * 0x80
HW_PERFMON_MAX_LATENCY_OFFSET    * 0x90
HW_PERFMON_DEBUG_OFFSET              * 0xA0
HW_PERFMON_VERSION_OFFSET                * 0xB0

;#########################################
;# uSDHC
;#########################################
USDHC_DSADDR_OFFSET * 0x00    ;  32bit SDHC control reg
USDHC_BLKATTR_OFFSET * 0x04    ;  32bit SDHC status reg
USDHC_CMDARG_OFFSET * 0x08    ;  32bit SDHC clock rate reg
USDHC_XFERTYP_OFFSET * 0x0C    ;  32bit SDHC cmd/data control reg
USDHC_CMDRSP0_OFFSET * 0x10    ;  32bit SDHC response time out reg
USDHC_CMDRSP1_OFFSET * 0x14    ;  32bit SDHC read time out reg
USDHC_CMDRSP2_OFFSET * 0x18    ;  32bit SDHC block length reg
USDHC_CMDRSP3_OFFSET * 0x1C    ;  32bit SDHC number of blocks reg
USDHC_DATPORT_OFFSET * 0x20    ;  32bit SDHC revision number reg
USDHC_PRSSTATE_OFFSET * 0x24    ;  32bit SDHC interrupt mask reg
USDHC_PROCTL_OFFSET * 0x28    ;  32bit SDHC command code reg
USDHC_SYSCTRL_OFFSET * 0x2C    ;  32bit SDHC argument (high+low) reg
USDHC_IRQSTAT_OFFSET * 0x30    ;  32bit SDHC response fifo reg
USDHC_IRQSTATEN_OFFSET * 0x34    ;  32bit SDHC buffer access reg
USDHC_IRQSIGEN_OFFSET * 0x38    ;  32bit SDHC remaining NUM reg
USDHC_AUTOC12ERR_OFFSET * 0x3C    ;  32bit SDHC remaining block bytes  reg
USDHC_HOSTCAPBLT_OFFSET * 0x40
USDHC_WML_OFFSET * 0x44
USDHC_MIXCTRL_OFFSET * 0x48
USDHC_FEVTR_OFFSET * 0x50
USDHC_HOSTVER_OFFSET * 0xfc

;#########################################
;# SSI
;#########################################
SSI_STX0_OFFSET * 0x00    ;  32bit SSI tx reg 0
SSI_STX1_OFFSET * 0x04    ;  32bit SSI tx reg 1
SSI_SRX0_OFFSET * 0x08    ;  32bit SSI rx reg 0
SSI_SRX1_OFFSET * 0x0C    ;  32bit SSI rx reg 1
SSI_SCR_OFFSET * 0x10    ;  32bit SSI control reg
SSI_SISR_OFFSET * 0x14    ;  32bit SSI intr status reg
SSI_SIER_OFFSET * 0x18    ;  32bit SSI intr enable reg
SSI_STCR_OFFSET * 0x1C    ;  32bit SSI tx config reg
SSI_SRCR_OFFSET * 0x20    ;  32bit SSI rx config reg
SSI_STCCR_OFFSET * 0x24    ;  32bit SSI tx clock control reg
SSI_SRCCR_OFFSET * 0x28    ;  32bit SSI rx clock control reg
SSI_SFCSR_OFFSET * 0x2C    ;  32bit SSI fifo control/status reg
SSI_STR_OFFSET * 0x30    ;  32bit SSI test reg
SSI_SOR_OFFSET * 0x34    ;  32bit SSI option reg
SSI_SACNT_OFFSET * 0x38    ;  32bit SSI ac97 control reg
SSI_SACADD_OFFSET * 0x3C    ;  32bit SSI ac97 cmd addr reg
SSI_SACDAT_OFFSET * 0x40    ;  32bit SSI ac97 cmd data reg
SSI_SATAG_OFFSET * 0x44    ;  32bit SSI ac97 tag reg
SSI_STMSK_OFFSET * 0x48    ;  32bit SSI tx time slot mask reg
SSI_SRMSK_OFFSET * 0x4C    ;  32bit SSI rx time slot mask reg
SSI_SACCST_OFFSET * 0x50
SSI_SACCEN_OFFSET * 0x54
SSI_SACCDIS_OFFSET * 0x58
;#########################################
;# UART
;#########################################
UART_URXD_OFFSET * 0x00    ;  32bit UART receiver reg
UART_UTXD_OFFSET * 0x40    ;  32bit UART transmitter reg
UART_UCR1_OFFSET * 0x80    ;  32bit UART control 1 reg
UART_UCR2_OFFSET * 0x84    ;  32bit UART control 2 reg
UART_UCR3_OFFSET * 0x88    ;  32bit UART control 3 reg
UART_UCR4_OFFSET * 0x8C    ;  32bit UART control 4 reg
UART_UFCR_OFFSET * 0x90    ;  32bit UART fifo control reg
UART_USR1_OFFSET * 0x94    ;  32bit UART status 1 reg
UART_USR2_OFFSET * 0x98    ;  32bit UART status 2 reg
UART_UESC_OFFSET * 0x9C    ;  32bit UART escape char reg
UART_UTIM_OFFSET * 0xA0    ;  32bit UART escape timer reg
UART_UBIR_OFFSET * 0xA4    ;  32bit UART BRM incremental reg
UART_UBMR_OFFSET * 0xA8    ;  32bit UART BRM modulator reg
UART_UBRC_OFFSET * 0xAC    ;  32bit UART baud rate count reg
UART_ONEMS_OFFSET * 0xB0   ;  32bit UART one ms reg
UART_UTS_OFFSET  * 0xB4    ;  32bit UART test reg
UART_UMCR_OFFSET * 0xB8    ;  32bit UART rs-485 ctrl reg
;#########################################
;# AUDMUX
;#########################################
AUDMUX_PTCR1_OFFSET * 0x00    ; Port Timing Control Register 1
AUDMUX_PDCR1_OFFSET * 0x04    ; Port Data Control Register 1
AUDMUX_PTCR2_OFFSET * 0x08    ; Port Timing Control Register 2
AUDMUX_PDCR2_OFFSET * 0x0C    ; Port Data Control Register 2
AUDMUX_PTCR3_OFFSET * 0x10    ; Port Timing Control Register 3
AUDMUX_PDCR3_OFFSET * 0x14    ; Port Data Control Register 3
AUDMUX_PTCR4_OFFSET * 0x18    ; Port Timing Control Register 4
AUDMUX_PDCR4_OFFSET * 0x1C    ; Port Data Control Register 4
AUDMUX_PTCR5_OFFSET * 0x20    ; Port Timing Control Register 5
AUDMUX_PDCR5_OFFSET * 0x24    ; Port Data Control Register 5
AUDMUX_PTCR6_OFFSET * 0x28    ; Port Timing Control Register 6
AUDMUX_PDCR6_OFFSET * 0x2C    ; Port Data Control Register 6
AUDMUX_PTCR7_OFFSET * 0x30    ; Port Timing Control Register 7
AUDMUX_PDCR7_OFFSET * 0x34    ; Port Data Control Register 7
AUDMUX_CNMCR_OFFSET * 0x38    ; CE Bus Network Mode Control Register
;#########################################
;# SPBA
;#########################################
SPBA_PER0_START_ADDR_OFFSET * 0x00    ;  32bit gpio pta data direction reg
SPBA_PER1_START_ADDR_OFFSET * 0x4000  ;  32bit gpio pta output config 1 reg
SPBA_PER2_START_ADDR_OFFSET * 0x8000  ;  32bit gpio pta output config 2 reg
SPBA_PER3_START_ADDR_OFFSET * 0xC000
SPBA_PER4_START_ADDR_OFFSET * 0x10000
SPBA_PER5_START_ADDR_OFFSET * 0x14000
SPBA_PER6_START_ADDR_OFFSET * 0x18000
SPBA_PER7_START_ADDR_OFFSET * 0x1C000
SPBA_PER8_START_ADDR_OFFSET * 0x20000
SPBA_PER9_START_ADDR_OFFSET * 0x24000
SPBA_PER10_START_ADDR_OFFSET * 0x28000
SPBA_PER11_START_ADDR_OFFSET * 0x2C000
SPBA_PER12_START_ADDR_OFFSET * 0x30000
SPBA_PER13_START_ADDR_OFFSET * 0x34000
SPBA_PER14_START_ADDR_OFFSET * 0x38000
SPBA_REG_ADDR_OFFSET * 0x3C000
SPBA_PRR0_OFFSET * 0x00
SPBA_PRR1_OFFSET * 0x04
SPBA_PRR2_OFFSET * 0x08
SPBA_PRR3_OFFSET * 0x0C
SPBA_PRR4_OFFSET * 0x10
SPBA_PRR5_OFFSET * 0x14
SPBA_PRR6_OFFSET * 0x18
SPBA_PRR7_OFFSET * 0x1C
SPBA_PRR8_OFFSET * 0x20
SPBA_PRR9_OFFSET * 0x24
SPBA_PRR10_OFFSET * 0x28
SPBA_PRR11_OFFSET * 0x2C
SPBA_PRR12_OFFSET * 0x30
SPBA_PRR13_OFFSET * 0x34
SPBA_PRR14_OFFSET * 0x38

;#########################################
;# DCIC
;#########################################
DCICC_REG_OFFSET      * 0x0   ;DCICC
DCICIC_REG_OFFSET     * 0x4   ;DCICIC
DCICS_REG_OFFSET      * 0x8   ;DCICS
DCI_RES_C_REG_OFFSET  * 0xc   ;RESERVED
DCICRC0_REG_OFFSET    * 0x10  ;DCICRCm
DCICRS0_REG_OFFSET    * 0x14  ;DCICRSm
DCICRRS0_REG_OFFSET   * 0x18  ;DCICRRSm
DCICRCS0_REG_OFFSET   * 0x1c  ;DCICRCSm
DCICRC1_REG_OFFSET    * 0x20  ;DCICRCm
DCICRS1_REG_OFFSET    * 0x24  ;DCICRSm
DCICRRS1_REG_OFFSET   * 0x28  ;DCICRRSm
DCICRCS1_REG_OFFSET   * 0x2c  ;DCICRCSm
DCICRC2_REG_OFFSET    * 0x30  ;DCICRCm
DCICRS2_REG_OFFSET    * 0x34  ;DCICRSm
DCICRRS2_REG_OFFSET   * 0x38  ;DCICRRSm
DCICRCS2_REG_OFFSET   * 0x3c  ;DCICRCSm
DCICRC3_REG_OFFSET    * 0x40  ;DCICRCm
DCICRS3_REG_OFFSET    * 0x44  ;DCICRSm
DCICRRS3_REG_OFFSET   * 0x48  ;DCICRRSm
DCICRCS3_REG_OFFSET   * 0x4c  ;DCICRCSm
DCICRC4_REG_OFFSET    * 0x50  ;DCICRCm
DCICRS4_REG_OFFSET    * 0x54  ;DCICRSm
DCICRRS4_REG_OFFSET   * 0x58  ;DCICRRSm
DCICRCS4_REG_OFFSET   * 0x5c  ;DCICRCSm
DCICRC5_REG_OFFSET    * 0x60  ;DCICRCm
DCICRS5_REG_OFFSET    * 0x64  ;DCICRSm
DCICRRS5_REG_OFFSET   * 0x68  ;DCICRRSm
DCICRCS5_REG_OFFSET   * 0x6c  ;DCICRCSm
DCICRC6_REG_OFFSET    * 0x70  ;DCICRCm
DCICRS6_REG_OFFSET    * 0x74  ;DCICRSm
DCICRRS6_REG_OFFSET   * 0x78  ;DCICRRSm
DCICRCS6_REG_OFFSET   * 0x7c  ;DCICRCSm
DCICRC7_REG_OFFSET    * 0x80  ;DCICRCm
DCICRS7_REG_OFFSET    * 0x84  ;DCICRSm
DCICRRS7_REG_OFFSET   * 0x88  ;DCICRRSm
DCICRCS7_REG_OFFSET   * 0x8c  ;DCICRCSm
DCICRC8_REG_OFFSET    * 0x90  ;DCICRCm
DCICRS8_REG_OFFSET    * 0x94  ;DCICRSm
DCICRRS8_REG_OFFSET   * 0x98  ;DCICRRSm
DCICRCS8_REG_OFFSET   * 0x9c  ;DCICRCSm
DCICRC9_REG_OFFSET    * 0xa0  ;DCICRCm
DCICRS9_REG_OFFSET    * 0xa4  ;DCICRSm
DCICRRS9_REG_OFFSET   * 0xa8  ;DCICRRSm
DCICRCS9_REG_OFFSET   * 0xac  ;DCICRCSm
DCICRC10_REG_OFFSET   * 0xb0  ;DCICRCm
DCICRS10_REG_OFFSET   * 0xb4  ;DCICRSm
DCICRRS10_REG_OFFSET  * 0xb8  ;DCICRRSm
DCICRCS10_REG_OFFSET  * 0xbc  ;DCICRCSm
DCICRC11_REG_OFFSET   * 0xc0  ;DCICRCm
DCICRS11_REG_OFFSET   * 0xc4  ;DCICRSm
DCICRRS11_REG_OFFSET  * 0xc8  ;DCICRRSm
DCICRCS11_REG_OFFSET  * 0xcc  ;DCICRCSm
DCICRC12_REG_OFFSET   * 0xd0  ;DCICRCm
DCICRS12_REG_OFFSET   * 0xd4  ;DCICRSm
DCICRRS12_REG_OFFSET  * 0xd8  ;DCICRRSm
DCICRCS12_REG_OFFSET  * 0xdc  ;DCICRCSm
DCICRC13_REG_OFFSET   * 0xe0  ;DCICRCm
DCICRS13_REG_OFFSET   * 0xe4  ;DCICRSm
DCICRRS13_REG_OFFSET  * 0xe8  ;DCICRRSm
DCICRCS13_REG_OFFSET  * 0xec  ;DCICRCSm
DCICRC14_REG_OFFSET   * 0xf0  ;DCICRCm
DCICRS14_REG_OFFSET   * 0xf4  ;DCICRSm
DCICRRS14_REG_OFFSET  * 0xf8  ;DCICRRSm
DCICRCS14_REG_OFFSET  * 0xfc  ;DCICRCSm
DCICRC15_REG_OFFSET   * 0x100 ;DCICRCm
DCICRS15_REG_OFFSET   * 0x104 ;DCICRSm
DCICRRS15_REG_OFFSET  * 0x108 ;DCICRRSm
DCICRCS15_REG_OFFSET  * 0x10c ;DCICRCSm

;#########################################
;# CCM Analog   Offsets
;#########################################
HW_CCM_ANALOG_PLL_ARM_ADDR              * 0x000
HW_CCM_ANALOG_PLL_ARM_ADDR_SET          * 0x004
HW_CCM_ANALOG_PLL_ARM_ADDR_CLR          * 0x008
HW_CCM_ANALOG_PLL_ARM_ADDR_TOG          * 0x00c
HW_CCM_ANALOG_PLL_USB1_ADDR             * 0x010
HW_CCM_ANALOG_PLL_USB1_ADDR_SET         * 0x014
HW_CCM_ANALOG_PLL_USB1_ADDR_CLR         * 0x018
HW_CCM_ANALOG_PLL_USB1_ADDR_TOG         * 0x01c
HW_CCM_ANALOG_PLL_USB2_ADDR             * 0x020
HW_CCM_ANALOG_PLL_USB2_ADDR_SET         * 0x024
HW_CCM_ANALOG_PLL_USB2_ADDR_CLR         * 0x028
HW_CCM_ANALOG_PLL_USB2_ADDR_TOG         * 0x02c
HW_CCM_ANALOG_PLL_SYS_ADDR              * 0x030
HW_CCM_ANALOG_PLL_SYS_ADDR_SET          * 0x034
HW_CCM_ANALOG_PLL_SYS_ADDR_CLR          * 0x038
HW_CCM_ANALOG_PLL_SYS_ADDR_TOG          * 0x03c
HW_CCM_ANALOG_PLL_SYS_SS_ADDR           * 0x040
HW_CCM_ANALOG_PLL_SYS_NUM_ADDR          * 0x050
HW_CCM_ANALOG_PLL_SYS_DENOM_ADDR        * 0x060
HW_CCM_ANALOG_PLL_AUDIO_ADDR            * 0x070
HW_CCM_ANALOG_PLL_AUDIO_ADDR_SET        * 0x074
HW_CCM_ANALOG_PLL_AUDIO_ADDR_CLR        * 0x078
HW_CCM_ANALOG_PLL_AUDIO_ADDR_TOG        * 0x07c
HW_CCM_ANALOG_PLL_AUDIO_NUM_ADDR        * 0x080
HW_CCM_ANALOG_PLL_AUDIO_DENOM_ADDR      * 0x090
HW_CCM_ANALOG_PLL_VIDEO_ADDR            * 0x0a0
HW_CCM_ANALOG_PLL_VIDEO_ADDR_SET        * 0x0a4
HW_CCM_ANALOG_PLL_VIDEO_ADDR_CLR        * 0x0a8
HW_CCM_ANALOG_PLL_VIDEO_ADDR_TOG        * 0x0ac
HW_CCM_ANALOG_PLL_VIDEO_NUM_ADDR        * 0x0b0
HW_CCM_ANALOG_PLL_VIDEO_DENOM_ADDR      * 0x0c0
HW_CCM_ANALOG_PLL_MLB_ADDR              * 0x0d0
HW_CCM_ANALOG_PLL_MLB_ADDR_SET          * 0x0d4
HW_CCM_ANALOG_PLL_MLB_ADDR_CLR          * 0x0d8
HW_CCM_ANALOG_PLL_MLB_ADDR_TOG          * 0x0dc
HW_CCM_ANALOG_PLL_ENET_ADDR             * 0x0e0
HW_CCM_ANALOG_PLL_ENET_ADDR_SET         * 0x0e4
HW_CCM_ANALOG_PLL_ENET_ADDR_CLR         * 0x0e8
HW_CCM_ANALOG_PLL_ENET_ADDR_TOG         * 0x0ec
HW_CCM_ANALOG_PFD_480_ADDR              * 0x0f0
HW_CCM_ANALOG_PFD_480_ADDR_SET          * 0x0f4
HW_CCM_ANALOG_PFD_480_ADDR_CLR          * 0x0f8
HW_CCM_ANALOG_PFD_480_ADDR_TOG          * 0x0fc
HW_CCM_ANALOG_PFD_528_ADDR              * 0x100
HW_CCM_ANALOG_PFD_528_ADDR_SET          * 0x104
HW_CCM_ANALOG_PFD_528_ADDR_CLR          * 0x108
HW_CCM_ANALOG_PFD_528_ADDR_TOG          * 0x10c
HW_CCM_PMU_REG_CORE_ADDR                     * 0x140
HW_CCM_ANALOG_MISC0_ADDR                * 0x150
HW_CCM_ANALOG_MISC0_ADDR_SET            * 0x154
HW_CCM_ANALOG_MISC0_ADDR_CLR            * 0x158
HW_CCM_ANALOG_MISC0_ADDR_TOG            * 0x15c
HW_CCM_ANALOG_MISC1_ADDR                * 0x160
HW_CCM_ANALOG_MISC1_ADDR_SET            * 0x164
HW_CCM_ANALOG_MISC1_ADDR_CLR            * 0x168
HW_CCM_ANALOG_MISC1_ADDR_TOG            * 0x16c
HW_CCM_ANALOG_MISC2_ADDR                * 0x170
HW_CCM_ANALOG_MISC2_ADDR_SET            * 0x174
HW_CCM_ANALOG_MISC2_ADDR_CLR            * 0x178
HW_CCM_ANALOG_MISC2_ADDR_TOG            * 0x17c
; with usb phy analog following
HW_USB_ANALOG_USB1_VBUS_DETECT_OFFSET      *  0x1a0
HW_USB_ANALOG_USB1_CHRG_DETECT_OFFSET      *  0x1b0
HW_USB_ANALOG_USB1_VBUS_DETECT_STAT_OFFSET *  0x1c0
HW_USB_ANALOG_USB1_CHRG_DETECT_STAT_OFFSET *  0x1d0
HW_USB_ANALOG_USB1_MISC_OFFSET             *  0x1f0
HW_USB_ANALOG_USB2_VBUS_DETECT_OFFSET      *  0x200
HW_USB_ANALOG_USB2_CHRG_DETECT_OFFSET      *  0x210
HW_USB_ANALOG_USB2_VBUS_DETECT_STAT_OFFSET *  0x220
HW_USB_ANALOG_USB2_CHRG_DETECT_STAT_OFFSET *  0x230
HW_USB_ANALOG_USB2_MISC_OFFSET             *  0x250
HW_USB_ANALOG_DIGPROG_OFFSET               *  0x260


;#########################################
;# IPU
;#########################################
IPU_REGISTERS_OFFSET            * 0x00200000
IPU_MEMORY_OFFSET               * IPU_REGISTERS_OFFSET + 0x00100000
IPU_IPU_CONF_OFFSET             * IPU_REGISTERS_OFFSET + 0x00000000
IPU_SISG_CTRL0_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000004
IPU_SISG_CTRL1_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000008
IPU_SISG_SET_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x0000000C
IPU_SISG_SET_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000010
IPU_SISG_SET_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000014
IPU_SISG_SET_4_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000018
IPU_SISG_SET_5_OFFSET           * IPU_REGISTERS_OFFSET + 0x0000001C
IPU_SISG_SET_6_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000020
IPU_SISG_CLR_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000024
IPU_SISG_CLR_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000028
IPU_SISG_CLR_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x0000002C
IPU_SISG_CLR_4_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000030
IPU_SISG_CLR_5_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000034
IPU_SISG_CLR_6_OFFSET           * IPU_REGISTERS_OFFSET + 0x00000038
IPU_IPU_INT_CTRL_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x0000003C
IPU_IPU_INT_CTRL_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000040
IPU_IPU_INT_CTRL_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000044
IPU_IPU_INT_CTRL_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000048
IPU_IPU_INT_CTRL_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x0000004C
IPU_IPU_INT_CTRL_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000050
IPU_IPU_INT_CTRL_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000054
IPU_IPU_INT_CTRL_8_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000058
IPU_IPU_INT_CTRL_9_OFFSET       * IPU_REGISTERS_OFFSET + 0x0000005C
IPU_IPU_INT_CTRL_10_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000060
IPU_IPU_INT_CTRL_11_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000064
IPU_IPU_INT_CTRL_12_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000068
IPU_IPU_INT_CTRL_13_OFFSET      * IPU_REGISTERS_OFFSET + 0x0000006C
IPU_IPU_INT_CTRL_14_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000070
IPU_IPU_INT_CTRL_15_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000074
IPU_IPU_SDMA_EVENT_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000078
IPU_IPU_SDMA_EVENT_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000007C
IPU_IPU_SDMA_EVENT_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000080
IPU_IPU_SDMA_EVENT_4_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000084
IPU_IPU_SDMA_EVENT_5_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000088
IPU_IPU_SDMA_EVENT_6_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000008C
IPU_IPU_SDMA_EVENT_7_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000090
IPU_IPU_SDMA_EVENT_8_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000094
IPU_IPU_SDMA_EVENT_9_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000098
IPU_IPU_SDMA_EVENT_10_OFFSET    * IPU_REGISTERS_OFFSET + 0x0000009C
IPU_IPU_SRM_PRI1_OFFSET         * IPU_REGISTERS_OFFSET + 0x000000A0
IPU_IPU_SRM_PRI2_OFFSET         * IPU_REGISTERS_OFFSET + 0x000000A4
IPU_IPU_FS_PROC_FLOW1_OFFSET    * IPU_REGISTERS_OFFSET + 0x000000A8
IPU_IPU_FS_PROC_FLOW2_OFFSET    * IPU_REGISTERS_OFFSET + 0x000000AC
IPU_IPU_FS_PROC_FLOW3_OFFSET    * IPU_REGISTERS_OFFSET + 0x000000B0
IPU_IPU_FS_DISP_FLOW1_OFFSET    * IPU_REGISTERS_OFFSET + 0x000000B4
IPU_IPU_FS_DISP_FLOW2_OFFSET    * IPU_REGISTERS_OFFSET + 0x000000B8
IPU_IPU_SKIP_OFFSET             * IPU_REGISTERS_OFFSET + 0x000000BC
IPU_IPU_DISP_ALT_CONF_OFFSET    * IPU_REGISTERS_OFFSET + 0x000000C0

IPU_IPU_DISP_GEN_OFFSET         * IPU_REGISTERS_OFFSET + 0x000000C4
IPU_IPU_DISP_ALT1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000000C8
IPU_IPU_DISP_ALT2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000000CC
IPU_IPU_DISP_ALT3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000000D0
IPU_IPU_DISP_ALT4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000000D4
IPU_IPU_SNOOP_OFFSET            * IPU_REGISTERS_OFFSET + 0x000000D8
IPU_IPU_MEM_RST_OFFSET          * IPU_REGISTERS_OFFSET + 0x000000DC
IPU_IPU_PM_OFFSET               * IPU_REGISTERS_OFFSET + 0x000000E0
IPU_IPU_GPR_OFFSET              * IPU_REGISTERS_OFFSET + 0x000000E4

IPU_IPU_CH_DB_MODE_SEL_0_OFFSET * IPU_REGISTERS_OFFSET + 0x00000150
IPU_IPU_CH_DB_MODE_SEL_1_OFFSET * IPU_REGISTERS_OFFSET + 0x00000154
IPU_IPU_ALT_CH_DB_MODE_SEL_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000168
IPU_IPU_ALT_CH_DB_MODE_SEL_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000016C
IPU_IPU_ALT_CH_TDB_MODE_SEL_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x00000178

IPU_IPU_INT_STAT_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000200
IPU_IPU_INT_STAT_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000204
IPU_IPU_INT_STAT_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000208
IPU_IPU_INT_STAT_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x0000020C
IPU_IPU_INT_STAT_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000210
IPU_IPU_INT_STAT_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000214
IPU_IPU_INT_STAT_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000218
IPU_IPU_INT_STAT_8_OFFSET       * IPU_REGISTERS_OFFSET + 0x0000021C
IPU_IPU_INT_STAT_9_OFFSET       * IPU_REGISTERS_OFFSET + 0x00000220
IPU_IPU_INT_STAT_10_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000224
IPU_IPU_INT_STAT_11_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000228
IPU_IPU_INT_STAT_12_OFFSET      * IPU_REGISTERS_OFFSET + 0x0000022C
IPU_IPU_INT_STAT_13_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000230
IPU_IPU_INT_STAT_14_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000234
IPU_IPU_INT_STAT_15_OFFSET      * IPU_REGISTERS_OFFSET + 0x00000238
IPU_IPU_CUR_BUF_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0000023C
IPU_IPU_CUR_BUF_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00000240
IPU_IPU_ALT_CUR_BUF_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x00000244
IPU_IPU_ALT_CUR_BUF_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x00000248
IPU_IPU_SRM_STAT_OFFSET         * IPU_REGISTERS_OFFSET + 0x0000024C
IPU_IPU_PROC_TASKS_STAT_OFFSET  * IPU_REGISTERS_OFFSET + 0x00000250
IPU_IPU_DISP_TASKS_STAT_OFFSET  * IPU_REGISTERS_OFFSET + 0x00000254
IPU_IPU_TRIPLE_CUR_BUF_0_OFFSET * IPU_REGISTERS_OFFSET + 0x00000258
IPU_IPU_TRIPLE_CUR_BUF_1_OFFSET * IPU_REGISTERS_OFFSET + 0x0000025C
IPU_IPU_CH_BUF0_RDY0_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000268
IPU_IPU_CH_BUF0_RDY1_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000026C
IPU_IPU_CH_BUF1_RDY0_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000270
IPU_IPU_CH_BUF1_RDY1_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000274
IPU_IPU_ALT_CH_BUF0_RDY0_OFFSET * IPU_REGISTERS_OFFSET + 0x00000278
IPU_IPU_ALT_CH_BUF0_RDY1_OFFSET * IPU_REGISTERS_OFFSET + 0x0000027C
IPU_IPU_ALT_CH_BUF1_RDY0_OFFSET * IPU_REGISTERS_OFFSET + 0x00000280
IPU_IPU_ALT_CH_BUF1_RDY1_OFFSET * IPU_REGISTERS_OFFSET + 0x00000284
IPU_IPU_CH_BUF3_RDY0_OFFSET     * IPU_REGISTERS_OFFSET + 0x00000288
IPU_IPU_CH_BUF3_RDY1_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000028C

IPU_IDMAC_CONF_OFFSET           * IPU_REGISTERS_OFFSET + 0x00008000
IPU_IDMAC_CH_EN_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00008004
IPU_IDMAC_CH_EN_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00008008
IPU_IDMAC_SEP_ALPHA_OFFSET      * IPU_REGISTERS_OFFSET + 0x0000800C
IPU_IDMAC_ALT_SEP_ALPHA_OFFSET  * IPU_REGISTERS_OFFSET + 0x00008010
IPU_IDMAC_CH_PRI_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00008014
IPU_IDMAC_CH_PRI_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00008018
IPU_IDMAC_WM_EN_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0000801C
IPU_IDMAC_WM_EN_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00008020
IPU_IDMAC_LOCK_EN_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00008024
IPU_IDMAC_LOCK_EN_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x00008028
IPU_IDMAC_SUB_ADDR_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000802C
IPU_IDMAC_SUB_ADDR_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x00008030
IPU_IDMAC_SUB_ADDR_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x00008034
IPU_IDMAC_SUB_ADDR_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x00008038
IPU_IDMAC_SUB_ADDR_4_OFFSET     * IPU_REGISTERS_OFFSET + 0x0000803C
IPU_IDMAC_BNDM_EN_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00008040
IPU_IDMAC_BNDM_EN_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x00008044
IPU_IDMAC_SC_CORD_OFFSET        * IPU_REGISTERS_OFFSET + 0x00008048
IPU_IDMAC_SC_CORD_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x0000804C
IPU_IDMAC_CH_BUSY_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00008100
IPU_IDMAC_CH_BUSY_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x00008104

IPU_ISP_C0_OFFSET               * IPU_REGISTERS_OFFSET + 0x00010000
IPU_ISP_C1_OFFSET               * IPU_REGISTERS_OFFSET + 0x00010004
IPU_ISP_FS_OFFSET               * IPU_REGISTERS_OFFSET + 0x00010008
IPU_ISP_BI_OFFSET               * IPU_REGISTERS_OFFSET + 0x0001000C
IPU_ISP_OCO_OFFSET              * IPU_REGISTERS_OFFSET + 0x00010010
IPU_ISP_BPR1_OFFSET             * IPU_REGISTERS_OFFSET + 0x00010014
IPU_ISP_BPR2_OFFSET             * IPU_REGISTERS_OFFSET + 0x00010018
IPU_ISP_BPR3_OFFSET             * IPU_REGISTERS_OFFSET + 0x0001001C
IPU_ISP_CG_0_OFFSET             * IPU_REGISTERS_OFFSET + 0x00010020
IPU_ISP_CG_1_OFFSET             * IPU_REGISTERS_OFFSET + 0x00010024
IPU_ISP_ROC_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010028
IPU_ISP_ROC_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001002C
IPU_ISP_ROC_2_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010030
IPU_ISP_RRO_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010034
IPU_ISP_RRO_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010038
IPU_ISP_RRO_2_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001003C
IPU_ISP_RRO_3_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010040
IPU_ISP_RRO_4_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010044
IPU_ISP_RRO_5_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010048
IPU_ISP_RRO_6_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001004C
IPU_ISP_RRO_7_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010050
IPU_ISP_GRO_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010054
IPU_ISP_GRO_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010058
IPU_ISP_GRO_2_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001005C
IPU_ISP_GRO_3_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010060
IPU_ISP_GRO_4_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010064
IPU_ISP_GRO_5_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010068
IPU_ISP_GRO_6_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001006C
IPU_ISP_GRO_7_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010070
IPU_ISP_BRO_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010074
IPU_ISP_BRO_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010078
IPU_ISP_BRO_2_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001007C
IPU_ISP_BRO_3_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010080
IPU_ISP_BRO_4_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010084
IPU_ISP_BRO_5_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010088
IPU_ISP_BRO_6_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001008C
IPU_ISP_BRO_7_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010090
IPU_ISP_GAMMA_C_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00010094
IPU_ISP_GAMMA_C_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00010098
IPU_ISP_GAMMA_C_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x0001009C
IPU_ISP_GAMMA_C_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100A0
IPU_ISP_GAMMA_C_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100A4
IPU_ISP_GAMMA_C_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100A8
IPU_ISP_GAMMA_C_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100AC
IPU_ISP_GAMMA_C_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100B0
IPU_ISP_GAMMA_S_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100B4
IPU_ISP_GAMMA_S_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100B8
IPU_ISP_GAMMA_S_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100BC
IPU_ISP_GAMMA_S_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000100C0
IPU_ISP_CSCA_0_OFFSET           * IPU_REGISTERS_OFFSET + 0x000100C4
IPU_ISP_CSCA_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x000100C8
IPU_ISP_CSCA_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x000100CC
IPU_ISP_CSCA_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x000100D0
IPU_ISP_CSC_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x000100D4
IPU_ISP_CSC_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x000100D8
IPU_ISP_CNS_C_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100DC
IPU_ISP_CNS_C_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100E0
IPU_ISP_CNS_C_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100E4
IPU_ISP_CNS_C_3_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100E8
IPU_ISP_CNS_C_4_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100EC
IPU_ISP_CNS_C_5_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100F0
IPU_ISP_CNS_C_6_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100F4
IPU_ISP_CNS_C_7_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100F8
IPU_ISP_CNS_S_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x000100FC
IPU_ISP_CNS_S_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010100
IPU_ISP_CNS_S_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010104
IPU_ISP_CNS_S_3_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010108
IPU_ISP_MTF_ROC_C_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x0001010C
IPU_ISP_MTF_ROC_C_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00010110
IPU_ISP_MTF_ROC_C_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x00010114
IPU_ISP_MTF_ROC_C_3_OFFSET      * IPU_REGISTERS_OFFSET + 0x00010118
IPU_ISP_MTF_ROC_S_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x0001011C
IPU_ISP_MTF_ROC_S_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00010120
IPU_ISP_HFE_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010124
IPU_ISP_HFE_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010128
IPU_ISP_HFE_2_OFFSET            * IPU_REGISTERS_OFFSET + 0x0001012C
IPU_ISP_HFE_S_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010130
IPU_ISP_HFE_S_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010134
IPU_ISP_HFE_S_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010138
IPU_ISP_HFE_S_3_OFFSET          * IPU_REGISTERS_OFFSET + 0x0001013C
IPU_ISP_HFE_C_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010140
IPU_ISP_HFE_C_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010144
IPU_ISP_HFE_C_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010148
IPU_ISP_HFE_C_3_OFFSET          * IPU_REGISTERS_OFFSET + 0x0001014C
IPU_ISP_STC_0_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010150
IPU_ISP_STC_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x00010154
IPU_ISP_FC_0_OFFSET             * IPU_REGISTERS_OFFSET + 0x00010158
IPU_ISP_FC_1_OFFSET             * IPU_REGISTERS_OFFSET + 0x0001015C
IPU_ISP_FS_SWSX_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010160
IPU_ISP_FS_SYSZ_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010164
IPU_ISP_FS_CWCX_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010168
IPU_ISP_FS_CYCZ_OFFSET          * IPU_REGISTERS_OFFSET + 0x0001016C
IPU_ISP_FS_MWMX_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010170
IPU_ISP_FS_MYMZ_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010174
IPU_ISP_FS_BPRS_OFFSET          * IPU_REGISTERS_OFFSET + 0x00010178

IPU_DP_COM_CONF_SYNC_OFFSET     * IPU_REGISTERS_OFFSET + 0x00018000
IPU_DP_GRAPH_WIND_CTRL_SYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x00018004
IPU_DP_FG_POS_SYNC_OFFSET       * IPU_REGISTERS_OFFSET + 0x00018008
IPU_DP_CUR_POS_SYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x0001800C
IPU_DP_CUR_MAP_SYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x00018010
IPU_DP_GAMMA_C_SYNC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018014
IPU_DP_GAMMA_C_SYNC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018018
IPU_DP_GAMMA_C_SYNC_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x0001801C
IPU_DP_GAMMA_C_SYNC_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018020
IPU_DP_GAMMA_C_SYNC_4_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018024
IPU_DP_GAMMA_C_SYNC_5_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018028
IPU_DP_GAMMA_C_SYNC_6_OFFSET    * IPU_REGISTERS_OFFSET + 0x0001802C
IPU_DP_GAMMA_C_SYNC_7_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018030
IPU_DP_GAMMA_S_SYNC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018034
IPU_DP_GAMMA_S_SYNC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018038
IPU_DP_GAMMA_S_SYNC_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x0001803C
IPU_DP_GAMMA_S_SYNC_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018040
IPU_DP_CSCA_SYNC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x00018044
IPU_DP_CSCA_SYNC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00018048
IPU_DP_CSCA_SYNC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x0001804C
IPU_DP_CSCA_SYNC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00018050
IPU_DP_SCS_SYNC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00018054
IPU_DP_SCS_SYNC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00018058
IPU_DP_CUR_POS_ALT_OFFSET       * IPU_REGISTERS_OFFSET + 0x0001805C
IPU_DP_COM_CONF_ASYNC_OFFSET    * IPU_REGISTERS_OFFSET + 0x00018060
IPU_DP_GRAPH_WIND_CTRL_ASYNC_OFFSET     * IPU_REGISTERS_OFFSET + 0x00018064
IPU_DP_FG_POS_ASYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x00018068
IPU_DP_CUR_POS_ASYNC_OFFSET     * IPU_REGISTERS_OFFSET + 0x0001806C
IPU_DP_CUR_MAP_ASYNC_OFFSET     * IPU_REGISTERS_OFFSET + 0x00018070
IPU_DP_GAMMA_C_ASYNC_0_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018074
IPU_DP_GAMMA_C_ASYNC_1_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018078
IPU_DP_GAMMA_C_ASYNC_2_OFFSET   * IPU_REGISTERS_OFFSET + 0x0001807C
IPU_DP_GAMMA_C_ASYNC_3_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018080
IPU_DP_GAMMA_C_ASYNC_4_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018084
IPU_DP_GAMMA_C_ASYNC_5_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018088
IPU_DP_GAMMA_C_ASYNC_6_OFFSET   * IPU_REGISTERS_OFFSET + 0x0001808C
IPU_DP_GAMMA_C_ASYNC_7_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018090
IPU_DP_GAMMA_S_ASYNC_0_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018094
IPU_DP_GAMMA_S_ASYNC_1_OFFSET   * IPU_REGISTERS_OFFSET + 0x00018098
IPU_DP_GAMMA_S_ASYNC_2_OFFSET   * IPU_REGISTERS_OFFSET + 0x0001809C
IPU_DP_GAMMA_S_ASYNC_3_OFFSET   * IPU_REGISTERS_OFFSET + 0x000180A0
IPU_DP_CSCA_ASYNC_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x000180A4
IPU_DP_CSCA_ASYNC_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x000180A8
IPU_DP_CSCA_ASYNC_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x000180AC
IPU_DP_CSCA_ASYNC_3_OFFSET      * IPU_REGISTERS_OFFSET + 0x000180B0
IPU_DP_CSC_ASYNC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x000180B4
IPU_DP_CSC_ASYNC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x000180B8
IPU_DP_DEBUG_CNT_OFFSET         * IPU_REGISTERS_OFFSET + 0x000180BC
IPU_DP_DEBUG_STAT_OFFSET        * IPU_REGISTERS_OFFSET + 0x000180C0
IPU_DP_FG_POS_ASYNC1_OFFSET     * IPU_REGISTERS_OFFSET + 0x000180C4
IPU_DP_CUR_POS_ASYNC1_OFFSET    * IPU_REGISTERS_OFFSET + 0x000180C8
IPU_DP_CUR_MAP_ASYNC1_OFFSET    * IPU_REGISTERS_OFFSET + 0x000180CC
IPU_DP_GAMMA_C_ASYNC1_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180D0
IPU_DP_GAMMA_C_ASYNC1_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180D4
IPU_DP_GAMMA_C_ASYNC1_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180D8
IPU_DP_GAMMA_C_ASYNC1_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180DC
IPU_DP_GAMMA_C_ASYNC1_4_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180E0
IPU_DP_GAMMA_C_ASYNC1_5_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180E4
IPU_DP_GAMMA_C_ASYNC1_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180E8
IPU_DP_GAMMA_C_ASYNC1_7_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180EC
IPU_DP_GAMMA_S_ASYNC1_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180F0
IPU_DP_GAMMA_S_ASYNC1_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180F4
IPU_DP_GAMMA_S_ASYNC1_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180F8
IPU_DP_GAMMA_S_ASYNC1_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x000180FC
IPU_DP_CSCA_ASYNC1_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x00018100
IPU_DP_CSCA_ASYNC1_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x00018104
IPU_DP_CSCA_ASYNC1_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x00018108
IPU_DP_CSCA_ASYNC1_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x0001810C
IPU_DP_CSC_ASYNC1_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x00018110
IPU_DP_CSC_ASYNC1_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00018114

IPU_IC_CONF_OFFSET              * IPU_REGISTERS_OFFSET + 0x00020000
IPU_IC_PRP_ENC_RSC_OFFSET       * IPU_REGISTERS_OFFSET + 0x00020004
IPU_IC_PRP_VF_RSC_OFFSET        * IPU_REGISTERS_OFFSET + 0x00020008
IPU_IC_PP_RSC_OFFSET            * IPU_REGISTERS_OFFSET + 0x0002000C
IPU_IC_CMBP_1_OFFSET            * IPU_REGISTERS_OFFSET + 0x00020010
IPU_IC_CMBP_2_OFFSET            * IPU_REGISTERS_OFFSET + 0x00020014
IPU_IC_IDMAC_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x00020018
IPU_IC_IDMAC_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x0002001C
IPU_IC_IDMAC_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x00020020
IPU_IC_IDMAC_4_OFFSET           * IPU_REGISTERS_OFFSET + 0x00020024

IPU_CSI0_SENS_CONF_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030000
IPU_CSI0_SENS_FRM_SIZE_OFFSET   * IPU_REGISTERS_OFFSET + 0x00030004
IPU_CSI0_ACT_FRM_SIZE_OFFSET    * IPU_REGISTERS_OFFSET + 0x00030008
IPU_CSI0_OUT_FRM_CTRL_OFFSET    * IPU_REGISTERS_OFFSET + 0x0003000C
IPU_CSI0_TST_CTRL_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030010
IPU_CSI0_CCIR_CODE_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x00030014
IPU_CSI0_CCIR_CODE_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x00030018
IPU_CSI0_CCIR_CODE_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x0003001C
IPU_CSI0_DI_OFFSET              * IPU_REGISTERS_OFFSET + 0x00030020
IPU_CSI0_SKIP_OFFSET            * IPU_REGISTERS_OFFSET + 0x00030024
IPU_CSI0_CPD_CTRL_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030028
IPU_CSI0_CPD_RC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0003002C
IPU_CSI0_CPD_RC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030030
IPU_CSI0_CPD_RC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030034
IPU_CSI0_CPD_RC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030038
IPU_CSI0_CPD_RC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0003003C
IPU_CSI0_CPD_RC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030040
IPU_CSI0_CPD_RC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030044
IPU_CSI0_CPD_RC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030048
IPU_CSI0_CPD_RS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0003004C
IPU_CSI0_CPD_RS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030050
IPU_CSI0_CPD_RS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030054
IPU_CSI0_CPD_RS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00030058
IPU_CSI0_CPD_GRC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003005C
IPU_CSI0_CPD_GRC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030060
IPU_CSI0_CPD_GRC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030064
IPU_CSI0_CPD_GRC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030068
IPU_CSI0_CPD_GRC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003006C
IPU_CSI0_CPD_GRC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030070
IPU_CSI0_CPD_GRC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030074
IPU_CSI0_CPD_GRC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030078
IPU_CSI0_CPD_GRS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003007C
IPU_CSI0_CPD_GRS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030080
IPU_CSI0_CPD_GRS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030084
IPU_CSI0_CPD_GRS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030088
IPU_CSI0_CPD_GBC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003008C
IPU_CSI0_CPD_GBC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030090
IPU_CSI0_CPD_GBC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030094
IPU_CSI0_CPD_GBC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00030098
IPU_CSI0_CPD_GBC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003009C
IPU_CSI0_CPD_GBC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300A0
IPU_CSI0_CPD_GBC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300A4
IPU_CSI0_CPD_GBC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300A8
IPU_CSI0_CPD_GBS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300AC
IPU_CSI0_CPD_GBS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300B0
IPU_CSI0_CPD_GBS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300B4
IPU_CSI0_CPD_GBS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x000300B8
IPU_CSI0_CPD_BC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300BC
IPU_CSI0_CPD_BC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300C0
IPU_CSI0_CPD_BC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300C4
IPU_CSI0_CPD_BC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300C8
IPU_CSI0_CPD_BC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300CC
IPU_CSI0_CPD_BC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300D0
IPU_CSI0_CPD_BC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300D4
IPU_CSI0_CPD_BC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300D8
IPU_CSI0_CPD_BS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300DC
IPU_CSI0_CPD_BS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300E0
IPU_CSI0_CPD_BS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300E4
IPU_CSI0_CPD_BS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000300E8
IPU_CSI0_CPD_OFFSET1_OFFSET     * IPU_REGISTERS_OFFSET + 0x000300EC
IPU_CSI0_CPD_OFFSET2_OFFSET     * IPU_REGISTERS_OFFSET + 0x000300F0

IPU_CSI1_SENS_CONF_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038000
IPU_CSI1_SENS_FRM_SIZE_OFFSET   * IPU_REGISTERS_OFFSET + 0x00038004
IPU_CSI1_ACT_FRM_SIZE_OFFSET    * IPU_REGISTERS_OFFSET + 0x00038008
IPU_CSI1_OUT_FRM_CTRL_OFFSET    * IPU_REGISTERS_OFFSET + 0x0003800C
IPU_CSI1_TST_CTRL_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038010
IPU_CSI1_CCIR_CODE_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x00038014
IPU_CSI1_CCIR_CODE_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x00038018
IPU_CSI1_CCIR_CODE_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x0003801C
IPU_CSI1_DI_OFFSET              * IPU_REGISTERS_OFFSET + 0x00038020
IPU_CSI1_SKIP_OFFSET            * IPU_REGISTERS_OFFSET + 0x00038024
IPU_CSI1_CPD_CTRL_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038028
IPU_CSI1_CPD_RC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0003802C
IPU_CSI1_CPD_RC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038030
IPU_CSI1_CPD_RC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038034
IPU_CSI1_CPD_RC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038038
IPU_CSI1_CPD_RC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0003803C
IPU_CSI1_CPD_RC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038040
IPU_CSI1_CPD_RC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038044
IPU_CSI1_CPD_RC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038048
IPU_CSI1_CPD_RS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0003804C
IPU_CSI1_CPD_RS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038050
IPU_CSI1_CPD_RS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038054
IPU_CSI1_CPD_RS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00038058
IPU_CSI1_CPD_GRC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003805C
IPU_CSI1_CPD_GRC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038060
IPU_CSI1_CPD_GRC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038064
IPU_CSI1_CPD_GRC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038068
IPU_CSI1_CPD_GRC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003806C
IPU_CSI1_CPD_GRC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038070
IPU_CSI1_CPD_GRC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038074
IPU_CSI1_CPD_GRC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038078
IPU_CSI1_CPD_GRS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003807C
IPU_CSI1_CPD_GRS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038080
IPU_CSI1_CPD_GRS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038084
IPU_CSI1_CPD_GRS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038088
IPU_CSI1_CPD_GBC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003808C
IPU_CSI1_CPD_GBC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038090
IPU_CSI1_CPD_GBC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038094
IPU_CSI1_CPD_GBC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x00038098
IPU_CSI1_CPD_GBC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x0003809C
IPU_CSI1_CPD_GBC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380A0
IPU_CSI1_CPD_GBC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380A4
IPU_CSI1_CPD_GBC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380A8
IPU_CSI1_CPD_GBS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380AC
IPU_CSI1_CPD_GBS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380B0
IPU_CSI1_CPD_GBS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380B4
IPU_CSI1_CPD_GBS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x000380B8
IPU_CSI1_CPD_BC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380BC
IPU_CSI1_CPD_BC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380C0
IPU_CSI1_CPD_BC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380C4
IPU_CSI1_CPD_BC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380C8
IPU_CSI1_CPD_BC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380CC
IPU_CSI1_CPD_BC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380D0
IPU_CSI1_CPD_BC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380D4
IPU_CSI1_CPD_BC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380D8
IPU_CSI1_CPD_BS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380DC
IPU_CSI1_CPD_BS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380E0
IPU_CSI1_CPD_BS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380E4
IPU_CSI1_CPD_BS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000380E8
IPU_CSI1_CPD_OFFSET1_OFFSET     * IPU_REGISTERS_OFFSET + 0x000380EC
IPU_CSI1_CPD_OFFSET2_OFFSET     * IPU_REGISTERS_OFFSET + 0x000380F0

IPU_DI0_GENERAL_OFFSET          * IPU_REGISTERS_OFFSET + 0x00040000
IPU_DI0_BS_CLKGEN0_OFFSET       * IPU_REGISTERS_OFFSET + 0x00040004
IPU_DI0_BS_CLKGEN1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00040008
IPU_DI0_SW_GEN0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004000C
IPU_DI0_SW_GEN0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040010
IPU_DI0_SW_GEN0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040014
IPU_DI0_SW_GEN0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040018
IPU_DI0_SW_GEN0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004001C
IPU_DI0_SW_GEN0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040020
IPU_DI0_SW_GEN0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040024
IPU_DI0_SW_GEN0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040028
IPU_DI0_SW_GEN0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004002C
IPU_DI0_SW_GEN1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040030
IPU_DI0_SW_GEN1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040034
IPU_DI0_SW_GEN1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040038
IPU_DI0_SW_GEN1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004003C
IPU_DI0_SW_GEN1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040040
IPU_DI0_SW_GEN1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040044
IPU_DI0_SW_GEN1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040048
IPU_DI0_SW_GEN1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004004C
IPU_DI0_SW_GEN1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040050
IPU_DI0_SYNC_AS_GEN_OFFSET      * IPU_REGISTERS_OFFSET + 0x00040054
IPU_DI0_DW_GEN_0_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040058
IPU_DI0_DW_GEN_1_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004005C
IPU_DI0_DW_GEN_2_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040060
IPU_DI0_DW_GEN_3_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040064
IPU_DI0_DW_GEN_4_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040068
IPU_DI0_DW_GEN_5_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004006C
IPU_DI0_DW_GEN_6_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040070
IPU_DI0_DW_GEN_7_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040074
IPU_DI0_DW_GEN_8_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040078
IPU_DI0_DW_GEN_9_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004007C
IPU_DI0_DW_GEN_10_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040080
IPU_DI0_DW_GEN_11_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040084
IPU_DI0_DW_SET0_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040088
IPU_DI0_DW_SET0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004008C
IPU_DI0_DW_SET0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040090
IPU_DI0_DW_SET0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040094
IPU_DI0_DW_SET0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040098
IPU_DI0_DW_SET0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004009C
IPU_DI0_DW_SET0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400A0
IPU_DI0_DW_SET0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400A4
IPU_DI0_DW_SET0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400A8
IPU_DI0_DW_SET0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400AC
IPU_DI0_DW_SET0_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x000400B0
IPU_DI0_DW_SET0_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x000400B4
IPU_DI0_DW_SET1_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400B8
IPU_DI0_DW_SET1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400BC
IPU_DI0_DW_SET1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400C0
IPU_DI0_DW_SET1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400C4
IPU_DI0_DW_SET1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400C8
IPU_DI0_DW_SET1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400CC
IPU_DI0_DW_SET1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400D0
IPU_DI0_DW_SET1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400D4
IPU_DI0_DW_SET1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400D8
IPU_DI0_DW_SET1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400DC
IPU_DI0_DW_SET1_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x000400E0
IPU_DI0_DW_SET1_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x000400E4
IPU_DI0_DW_SET2_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400E8
IPU_DI0_DW_SET2_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400EC
IPU_DI0_DW_SET2_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400F0
IPU_DI0_DW_SET2_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400F4
IPU_DI0_DW_SET2_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400F8
IPU_DI0_DW_SET2_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000400FC
IPU_DI0_DW_SET2_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040100
IPU_DI0_DW_SET2_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040104
IPU_DI0_DW_SET2_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040108
IPU_DI0_DW_SET2_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004010C
IPU_DI0_DW_SET2_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x00040110
IPU_DI0_DW_SET2_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x00040114
IPU_DI0_DW_SET3_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040118
IPU_DI0_DW_SET3_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004011C
IPU_DI0_DW_SET3_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040120
IPU_DI0_DW_SET3_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040124
IPU_DI0_DW_SET3_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040128
IPU_DI0_DW_SET3_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004012C
IPU_DI0_DW_SET3_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040130
IPU_DI0_DW_SET3_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040134
IPU_DI0_DW_SET3_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040138
IPU_DI0_DW_SET3_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004013C
IPU_DI0_DW_SET3_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x00040140
IPU_DI0_DW_SET3_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x00040144
IPU_DI0_STP_REP_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040148
IPU_DI0_STP_REP_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004014C
IPU_DI0_STP_REP_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040150
IPU_DI0_STP_REP_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040154
IPU_DI0_STP_REP_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x00040158
IPU_DI0_SER_CONF_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004015C
IPU_DI0_SSC_OFFSET              * IPU_REGISTERS_OFFSET + 0x00040160
IPU_DI0_POL_OFFSET              * IPU_REGISTERS_OFFSET + 0x00040164
IPU_DI0_AW0_OFFSET              * IPU_REGISTERS_OFFSET + 0x00040168
IPU_DI0_AW1_OFFSET              * IPU_REGISTERS_OFFSET + 0x0004016C
IPU_DI0_SCR_CONF_OFFSET         * IPU_REGISTERS_OFFSET + 0x00040170
IPU_DI0_STAT_OFFSET             * IPU_REGISTERS_OFFSET + 0x00040174

IPU_DI1_GENERAL_OFFSET          * IPU_REGISTERS_OFFSET + 0x00048000
IPU_DI1_BS_CLKGEN0_OFFSET       * IPU_REGISTERS_OFFSET + 0x00048004
IPU_DI1_BS_CLKGEN1_OFFSET       * IPU_REGISTERS_OFFSET + 0x00048008
IPU_DI1_SW_GEN0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004800C
IPU_DI1_SW_GEN0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048010
IPU_DI1_SW_GEN0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048014
IPU_DI1_SW_GEN0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048018
IPU_DI1_SW_GEN0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004801C
IPU_DI1_SW_GEN0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048020
IPU_DI1_SW_GEN0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048024
IPU_DI1_SW_GEN0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048028
IPU_DI1_SW_GEN0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004802C
IPU_DI1_SW_GEN1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048030
IPU_DI1_SW_GEN1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048034
IPU_DI1_SW_GEN1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048038
IPU_DI1_SW_GEN1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004803C
IPU_DI1_SW_GEN1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048040
IPU_DI1_SW_GEN1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048044
IPU_DI1_SW_GEN1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048048
IPU_DI1_SW_GEN1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004804C
IPU_DI1_SW_GEN1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048050
IPU_DI1_SYNC_AS_GEN_OFFSET      * IPU_REGISTERS_OFFSET + 0x00048054
IPU_DI1_DW_GEN_0_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048058
IPU_DI1_DW_GEN_1_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004805C
IPU_DI1_DW_GEN_2_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048060
IPU_DI1_DW_GEN_3_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048064
IPU_DI1_DW_GEN_4_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048068
IPU_DI1_DW_GEN_5_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004806C
IPU_DI1_DW_GEN_6_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048070
IPU_DI1_DW_GEN_7_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048074
IPU_DI1_DW_GEN_8_OFFSET         * IPU_REGISTERS_OFFSET + 0x00048078
IPU_DI1_DW_GEN_9_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004807C
IPU_DI1_DW_GEN_10_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048080
IPU_DI1_DW_GEN_11_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048084
IPU_DI1_DW_SET0_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048088
IPU_DI1_DW_SET0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004808C
IPU_DI1_DW_SET0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048090
IPU_DI1_DW_SET0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048094
IPU_DI1_DW_SET0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048098
IPU_DI1_DW_SET0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004809C
IPU_DI1_DW_SET0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480A0
IPU_DI1_DW_SET0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480A4
IPU_DI1_DW_SET0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480A8
IPU_DI1_DW_SET0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480AC
IPU_DI1_DW_SET0_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x000480B0
IPU_DI1_DW_SET0_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x000480B4
IPU_DI1_DW_SET1_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480B8
IPU_DI1_DW_SET1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480BC
IPU_DI1_DW_SET1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480C0
IPU_DI1_DW_SET1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480C4
IPU_DI1_DW_SET1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480C8
IPU_DI1_DW_SET1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480CC
IPU_DI1_DW_SET1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480D0
IPU_DI1_DW_SET1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480D4
IPU_DI1_DW_SET1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480D8
IPU_DI1_DW_SET1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480DC
IPU_DI1_DW_SET1_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x000480E0
IPU_DI1_DW_SET1_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x000480E4
IPU_DI1_DW_SET2_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480E8
IPU_DI1_DW_SET2_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480EC
IPU_DI1_DW_SET2_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480F0
IPU_DI1_DW_SET2_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480F4
IPU_DI1_DW_SET2_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480F8
IPU_DI1_DW_SET2_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x000480FC
IPU_DI1_DW_SET2_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048100
IPU_DI1_DW_SET2_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048104
IPU_DI1_DW_SET2_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048108
IPU_DI1_DW_SET2_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004810C
IPU_DI1_DW_SET2_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x00048110
IPU_DI1_DW_SET2_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x00048114
IPU_DI1_DW_SET3_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048118
IPU_DI1_DW_SET3_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004811C
IPU_DI1_DW_SET3_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048120
IPU_DI1_DW_SET3_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048124
IPU_DI1_DW_SET3_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048128
IPU_DI1_DW_SET3_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004812C
IPU_DI1_DW_SET3_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048130
IPU_DI1_DW_SET3_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048134
IPU_DI1_DW_SET3_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048138
IPU_DI1_DW_SET3_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004813C
IPU_DI1_DW_SET3_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x00048140
IPU_DI1_DW_SET3_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x00048144
IPU_DI1_STP_REP_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048148
IPU_DI1_STP_REP_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x0004814C
IPU_DI1_STP_REP_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048150
IPU_DI1_STP_REP_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048154
IPU_DI1_STP_REP_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x00048158
IPU_DI1_SCR_CONF_OFFSET         * IPU_REGISTERS_OFFSET + 0x0004815C
IPU_DI1_SSC_OFFSET              * IPU_REGISTERS_OFFSET + 0x00048160
IPU_DI1_POL_OFFSET              * IPU_REGISTERS_OFFSET + 0x00048164
IPU_DI1_AW0_OFFSET              * IPU_REGISTERS_OFFSET + 0x00048168
IPU_DI1_AW1_OFFSET              * IPU_REGISTERS_OFFSET + 0x0004816C

IPU_SMFC_MAP_OFFSET             * IPU_REGISTERS_OFFSET + 0x00050000
IPU_SMFC_WMC_OFFSET             * IPU_REGISTERS_OFFSET + 0x00050004
IPU_SMFC_BS_OFFSET              * IPU_REGISTERS_OFFSET + 0x00050008

IPU_DC_READ_CH_CONF_OFFSET      * IPU_REGISTERS_OFFSET + 0x00058000
IPU_DC_READ_CH_ADDR_OFFSET      * IPU_REGISTERS_OFFSET + 0x00058004
IPU_DC_RL0_CH_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058008
IPU_DC_RL1_CH_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x0005800C
IPU_DC_RL2_CH_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058010
IPU_DC_RL3_CH_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058014
IPU_DC_RL4_CH_0_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058018
IPU_DC_WR_CH_CONF_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x0005801C
IPU_DC_WR_CH_ADDR_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x00058020
IPU_DC_RL0_CH_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058024
IPU_DC_RL1_CH_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058028
IPU_DC_RL2_CH_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x0005802C
IPU_DC_RL3_CH_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058030
IPU_DC_RL4_CH_1_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058034
IPU_DC_WR_CH_CONF_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x00058038
IPU_DC_WR_CH_ADDR_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x0005803C
IPU_DC_RL0_CH_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058040
IPU_DC_RL1_CH_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058044
IPU_DC_RL2_CH_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058048
IPU_DC_RL3_CH_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x0005804C
IPU_DC_RL4_CH_2_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058050
IPU_DC_CMD_CH_CONF_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x00058054
IPU_DC_CMD_CH_CONF_4_OFFSET     * IPU_REGISTERS_OFFSET + 0x00058058
IPU_DC_WR_CH_CONF_5_OFFSET      * IPU_REGISTERS_OFFSET + 0x0005805C
IPU_DC_WR_CH_ADDR_5_OFFSET      * IPU_REGISTERS_OFFSET + 0x00058060
IPU_DC_RL0_CH_5_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058064
IPU_DC_RL1_CH_5_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058068
IPU_DC_RL2_CH_5_OFFSET          * IPU_REGISTERS_OFFSET + 0x0005806C
IPU_DC_RL3_CH_5_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058070
IPU_DC_RL4_CH_5_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058074
IPU_DC_WR_CH_CONF_6_OFFSET      * IPU_REGISTERS_OFFSET + 0x00058078
IPU_DC_WR_CH_ADDR_6_OFFSET      * IPU_REGISTERS_OFFSET + 0x0005807C
IPU_DC_RL0_CH_6_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058080
IPU_DC_RL1_CH_6_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058084
IPU_DC_RL2_CH_6_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058088
IPU_DC_RL3_CH_6_OFFSET          * IPU_REGISTERS_OFFSET + 0x0005808C
IPU_DC_RL4_CH_6_OFFSET          * IPU_REGISTERS_OFFSET + 0x00058090
IPU_DC_WR_CH_CONF1_8_OFFSET     * IPU_REGISTERS_OFFSET + 0x00058094
IPU_DC_WR_CH_CONF2_8_OFFSET     * IPU_REGISTERS_OFFSET + 0x00058098
IPU_DC_RL1_CH_8_OFFSET          * IPU_REGISTERS_OFFSET + 0x0005809C
IPU_DC_RL2_CH_8_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580A0
IPU_DC_RL3_CH_8_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580A4
IPU_DC_RL4_CH_8_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580A8
IPU_DC_RL5_CH_8_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580AC
IPU_DC_RL6_CH_8_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580B0
IPU_DC_WR_CH_CONF1_9_OFFSET     * IPU_REGISTERS_OFFSET + 0x000580B4
IPU_DC_WR_CH_CONF2_9_OFFSET     * IPU_REGISTERS_OFFSET + 0x000580B8
IPU_DC_RL1_CH_9_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580BC
IPU_DC_RL2_CH_9_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580C0
IPU_DC_RL3_CH_9_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580C4
IPU_DC_RL4_CH_9_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580C8
IPU_DC_RL5_CH_9_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580CC
IPU_DC_RL6_CH_9_OFFSET          * IPU_REGISTERS_OFFSET + 0x000580D0
IPU_DC_GEN_OFFSET               * IPU_REGISTERS_OFFSET + 0x000580D4
IPU_DC_DISP_CONF1_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580D8
IPU_DC_DISP_CONF1_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580DC
IPU_DC_DISP_CONF1_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580E0
IPU_DC_DISP_CONF1_3_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580E4
IPU_DC_DISP_CONF2_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580E8
IPU_DC_DISP_CONF2_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580EC
IPU_DC_DISP_CONF2_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580F0
IPU_DC_DISP_CONF2_3_OFFSET      * IPU_REGISTERS_OFFSET + 0x000580F4
IPU_DC_DI0_CONF_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x000580F8
IPU_DC_DI0_CONF_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x000580FC
IPU_DC_DI1_CONF_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058100
IPU_DC_DI1_CONF_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058104
IPU_DC_MAP_CONF_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058108
IPU_DC_MAP_CONF_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0005810C
IPU_DC_MAP_CONF_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058110
IPU_DC_MAP_CONF_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058114
IPU_DC_MAP_CONF_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058118
IPU_DC_MAP_CONF_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0005811C
IPU_DC_MAP_CONF_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058120
IPU_DC_MAP_CONF_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058124
IPU_DC_MAP_CONF_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x00058128
IPU_DC_MAP_CONF_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0005812C
IPU_DC_MAP_CONF_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058130
IPU_DC_MAP_CONF_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058134
IPU_DC_MAP_CONF_12_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058138
IPU_DC_MAP_CONF_13_OFFSET       * IPU_REGISTERS_OFFSET + 0x0005813C
IPU_DC_MAP_CONF_14_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058140
IPU_DC_MAP_CONF_15_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058144
IPU_DC_MAP_CONF_16_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058148
IPU_DC_MAP_CONF_17_OFFSET       * IPU_REGISTERS_OFFSET + 0x0005814C
IPU_DC_MAP_CONF_18_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058150
IPU_DC_MAP_CONF_19_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058154
IPU_DC_MAP_CONF_20_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058158
IPU_DC_MAP_CONF_21_OFFSET       * IPU_REGISTERS_OFFSET + 0x0005815C
IPU_DC_MAP_CONF_22_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058160
IPU_DC_MAP_CONF_23_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058164
IPU_DC_MAP_CONF_24_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058168
IPU_DC_MAP_CONF_25_OFFSET       * IPU_REGISTERS_OFFSET + 0x0005816C
IPU_DC_MAP_CONF_26_OFFSET       * IPU_REGISTERS_OFFSET + 0x00058170
IPU_DC_UGDE0_0_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058174
IPU_DC_UGDE0_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058178
IPU_DC_UGDE0_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x0005817C
IPU_DC_UGDE0_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058180
IPU_DC_UGDE1_0_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058184
IPU_DC_UGDE1_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058188
IPU_DC_UGDE1_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x0005818C
IPU_DC_UGDE1_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058190
IPU_DC_UGDE2_0_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058194
IPU_DC_UGDE2_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x00058198
IPU_DC_UGDE2_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x0005819C
IPU_DC_UGDE2_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x000581A0
IPU_DC_UGDE3_0_OFFSET           * IPU_REGISTERS_OFFSET + 0x000581A4
IPU_DC_UGDE3_1_OFFSET           * IPU_REGISTERS_OFFSET + 0x000581A8
IPU_DC_UGDE3_2_OFFSET           * IPU_REGISTERS_OFFSET + 0x000581AC
IPU_DC_UGDE3_3_OFFSET           * IPU_REGISTERS_OFFSET + 0x000581B0
IPU_DC_LLA0_OFFSET              * IPU_REGISTERS_OFFSET + 0x000581B4
IPU_DC_LLA1_OFFSET              * IPU_REGISTERS_OFFSET + 0x000581B8
IPU_DC_R_LLA0_OFFSET            * IPU_REGISTERS_OFFSET + 0x000581BC
IPU_DC_R_LLA1_OFFSET            * IPU_REGISTERS_OFFSET + 0x000581C0
IPU_DC_WR_CH_ADDR_5_ALT_OFFSET  * IPU_REGISTERS_OFFSET + 0x000581C4
IPU_DC_STAT_OFFSET              * IPU_REGISTERS_OFFSET + 0x000581C8

IPU_DMFC_RD_CHAN_OFFSET         * IPU_REGISTERS_OFFSET + 0x00060000
IPU_DMFC_WR_CHAN_OFFSET         * IPU_REGISTERS_OFFSET + 0x00060004
IPU_DMFC_WR_CHAN_DEF_OFFSET     * IPU_REGISTERS_OFFSET + 0x00060008
IPU_DMFC_DP_CHAN_OFFSET         * IPU_REGISTERS_OFFSET + 0x0006000C
IPU_DMFC_DP_CHAN_DEF_OFFSET     * IPU_REGISTERS_OFFSET + 0x00060010
IPU_DMFC_GENERAL1_OFFSET        * IPU_REGISTERS_OFFSET + 0x00060014
IPU_DMFC_GENERAL2_OFFSET        * IPU_REGISTERS_OFFSET + 0x00060018
IPU_DMFC_IC_CTRL_OFFSET         * IPU_REGISTERS_OFFSET + 0x0006001C
IPU_DMFC_WR_CHAN_ALT_OFFSET     * IPU_REGISTERS_OFFSET + 0x00060020
IPU_DMFC_WR_CHAN_DEF_ALT_OFFSET * IPU_REGISTERS_OFFSET + 0x00060024
IPU_DMFC_DP_CHAN_ALT_OFFSET     * IPU_REGISTERS_OFFSET + 0x00060028
IPU_DMFC_DP_CHAN_DEF_ALT_OFFSET * IPU_REGISTERS_OFFSET + 0x0006002C
IPU_DMFC_GENERAL1_ALT_OFFSET    * IPU_REGISTERS_OFFSET + 0x00060030
IPU_DMFC_STAT_OFFSET            * IPU_REGISTERS_OFFSET + 0x00060034

CPMEM_WORD0_DATA0_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000000
CPMEM_WORD0_DATA1_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000004
CPMEM_WORD0_DATA2_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000008
CPMEM_WORD0_DATA3_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x0100000C
CPMEM_WORD0_DATA4_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000010
CPMEM_WORD0_DATA0_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000000
CPMEM_WORD0_DATA1_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000004
CPMEM_WORD0_DATA2_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000008
CPMEM_WORD0_DATA3_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x0100000C
CPMEM_WORD0_DATA4_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000010
CPMEM_WORD1_DATA0_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000020
CPMEM_WORD1_DATA1_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000024
CPMEM_WORD1_DATA2_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000028
CPMEM_WORD1_DATA3_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x0100002C
CPMEM_WORD1_DATA4_INT_OFFSET    * IPU_REGISTERS_OFFSET + 0x01000030
CPMEM_WORD1_DATA0_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000020
CPMEM_WORD1_DATA1_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000024
CPMEM_WORD1_DATA2_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000028
CPMEM_WORD1_DATA3_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x0100002C
CPMEM_WORD1_DATA4_N_INT_OFFSET  * IPU_REGISTERS_OFFSET + 0x01000030
IPU_IC_TPMEM_ENC_CSC1_WORD0_OFFSET      * IPU_REGISTERS_OFFSET + 0x01061688
IPU_IC_TPMEM_ENC_CSC1_WORD1_OFFSET      * IPU_REGISTERS_OFFSET + 0x0106168C
IPU_IC_TPMEM_ENC_CSC1_WORD2_OFFSET      * IPU_REGISTERS_OFFSET + 0x01061690
IPU_IC_TPMEM_ENC_CSC1_WORD3_OFFSET      * IPU_REGISTERS_OFFSET + 0x01061694
IPU_IC_TPMEM_ENC_CSC1_WORD4_OFFSET      * IPU_REGISTERS_OFFSET + 0x01061698
IPU_IC_TPMEM_ENC_CSC1_WORD5_OFFSET      * IPU_REGISTERS_OFFSET + 0x0106169c
IPU_IC_TPMEM_VIEW_CSC1_WORD0_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D28
IPU_IC_TPMEM_VIEW_CSC1_WORD1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D2C
IPU_IC_TPMEM_VIEW_CSC1_WORD2_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D30
IPU_IC_TPMEM_VIEW_CSC1_WORD3_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D34
IPU_IC_TPMEM_VIEW_CSC1_WORD4_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D38
IPU_IC_TPMEM_VIEW_CSC1_WORD5_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D3C
IPU_IC_TPMEM_VIEW_CSC2_WORD0_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D40
IPU_IC_TPMEM_VIEW_CSC2_WORD1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D44
IPU_IC_TPMEM_VIEW_CSC2_WORD2_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D48
IPU_IC_TPMEM_VIEW_CSC2_WORD3_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D4C
IPU_IC_TPMEM_VIEW_CSC2_WORD4_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D50
IPU_IC_TPMEM_VIEW_CSC2_WORD5_OFFSET     * IPU_REGISTERS_OFFSET + 0x01062D54
IPU_IC_TPMEM_POST_CSC1_WORD0_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643E0
IPU_IC_TPMEM_POST_CSC1_WORD1_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643E4
IPU_IC_TPMEM_POST_CSC1_WORD2_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643E8
IPU_IC_TPMEM_POST_CSC1_WORD3_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643EC
IPU_IC_TPMEM_POST_CSC1_WORD4_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643F0
IPU_IC_TPMEM_POST_CSC1_WORD5_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643F4
IPU_IC_TPMEM_POST_CSC2_WORD0_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643F8
IPU_IC_TPMEM_POST_CSC2_WORD1_OFFSET     * IPU_REGISTERS_OFFSET + 0x010643FC
IPU_IC_TPMEM_POST_CSC2_WORD2_OFFSET     * IPU_REGISTERS_OFFSET + 0x01064400
IPU_IC_TPMEM_POST_CSC2_WORD3_OFFSET     * IPU_REGISTERS_OFFSET + 0x01064404
IPU_IC_TPMEM_POST_CSC2_WORD4_OFFSET     * IPU_REGISTERS_OFFSET + 0x01064408
IPU_IC_TPMEM_POST_CSC2_WORD5_OFFSET     * IPU_REGISTERS_OFFSET + 0x0106440C
SRM_DP_COM_CONF_SYNC_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040000
SRM_DP_GRAPH_WIND_CTRL_SYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040004
SRM_DP_FG_POS_SYNC_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040008
SRM_DP_CUR_POS_SYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x0104000C
SRM_DP_CUR_MAP_SYNC_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040010
SRM_DP_GAMMA_C_SYNC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040014
SRM_DP_GAMMA_C_SYNC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040018
SRM_DP_GAMMA_C_SYNC_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104001C
SRM_DP_GAMMA_C_SYNC_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040020
SRM_DP_GAMMA_C_SYNC_4_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040024
SRM_DP_GAMMA_C_SYNC_5_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040028
SRM_DP_GAMMA_C_SYNC_6_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104002C
SRM_DP_GAMMA_C_SYNC_7_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040030
SRM_DP_GAMMA_S_SYNC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040034
SRM_DP_GAMMA_S_SYNC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040038
SRM_DP_GAMMA_S_SYNC_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104003C
SRM_DP_GAMMA_S_SYNC_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040040
SRM_DP_CSCA_SYNC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040044
SRM_DP_CSCA_SYNC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040048
SRM_DP_CSCA_SYNC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x0104004C
SRM_DP_CSCA_SYNC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040050
SRM_DP_CSC_SYNC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040054
SRM_DP_CSC_SYNC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040058
SRM_DP_COM_CONF_ASYNC0_OFFSET   * IPU_REGISTERS_OFFSET + 0x0104005C
SRM_DP_GRAPH_WIND_CTRL_ASYNC0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040060
SRM_DP_FG_POS_ASYNC0_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040064
SRM_DP_CUR_POS_ASYNC0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040068
SRM_DP_CUR_MAP_ASYNC0_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104006C
SRM_DP_GAMMA_C_ASYNC0_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040070
SRM_DP_GAMMA_C_ASYNC0_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040074
SRM_DP_GAMMA_C_ASYNC0_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040078
SRM_DP_GAMMA_C_ASYNC0_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104007C
SRM_DP_GAMMA_C_ASYNC0_4_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040080
SRM_DP_GAMMA_C_ASYNC0_5_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040084
SRM_DP_GAMMA_C_ASYNC0_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040088
SRM_DP_GAMMA_C_ASYNC0_7_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104008C
SRM_DP_GAMMA_S_ASYNC0_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040090
SRM_DP_GAMMA_S_ASYNC0_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040094
SRM_DP_GAMMA_S_ASYNC0_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040098
SRM_DP_GAMMA_S_ASYNC0_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104009C
SRM_DP_CSCA_ASYNC0_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x010400A0
SRM_DP_CSCA_ASYNC0_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x010400A4
SRM_DP_CSCA_ASYNC0_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x010400A8
SRM_DP_CSCA_ASYNC0_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x010400AC
SRM_DP_CSC_ASYNC0_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x010400B0
SRM_DP_CSC_ASYNC0_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x010400B4
SRM_DP_COM_CONF_ASYNC1_OFFSET   * IPU_REGISTERS_OFFSET + 0x010400B8
SRM_DP_GRAPH_WIND_CTRL_ASYNC1_OFFSET    * IPU_REGISTERS_OFFSET + 0x010400BC
SRM_DP_FG_POS_ASYNC1_OFFSET     * IPU_REGISTERS_OFFSET + 0x010400C0
SRM_DP_CUR_POS_ASYNC1_OFFSET    * IPU_REGISTERS_OFFSET + 0x010400C4
SRM_DP_CUR_MAP_ASYNC1_OFFSET    * IPU_REGISTERS_OFFSET + 0x010400C8
SRM_DP_GAMMA_C_ASYNC1_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400CC
SRM_DP_GAMMA_C_ASYNC1_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400D0
SRM_DP_GAMMA_C_ASYNC1_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400D4
SRM_DP_GAMMA_C_ASYNC1_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400D8
SRM_DP_GAMMA_C_ASYNC1_4_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400DC
SRM_DP_GAMMA_C_ASYNC1_5_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400E0
SRM_DP_GAMMA_C_ASYNC1_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400E4
SRM_DP_GAMMA_C_ASYNC1_7_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400E8
SRM_DP_GAMMA_S_ASYNC1_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400EC
SRM_DP_GAMMA_S_ASYNC1_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400F0
SRM_DP_GAMMA_S_ASYNC1_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400F4
SRM_DP_GAMMA_S_ASYNC1_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x010400F8
SRM_DP_CSCA_ASYNC1_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x010400FC
SRM_DP_CSCA_ASYNC1_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040100
SRM_DP_CSCA_ASYNC1_2_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040104
SRM_DP_CSCA_ASYNC1_3_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040108
SRM_DP_CSC_ASYNC1_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x0104010C
SRM_DP_CSC_ASYNC1_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040110
SRM_ISP_C0_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040114
SRM_ISP_C1_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040118
SRM_ISP_FS_OFFSET       * IPU_REGISTERS_OFFSET + 0x0104011C
SRM_ISP_BI_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040120
SRM_ISP_OCO_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040128
SRM_ISP_BPR1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040128
SRM_ISP_BPR2_OFFSET     * IPU_REGISTERS_OFFSET + 0x0104012C
SRM_ISP_BPR3_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040130
SRM_ISP_CG_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040134
SRM_ISP_CG_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040138
SRM_ISP_ROC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104013C
SRM_ISP_ROC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040140
SRM_ISP_ROC_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040144
SRM_ISP_RRO_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040148
SRM_ISP_RRO_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104014C
SRM_ISP_RRO_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040150
SRM_ISP_RRO_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040154
SRM_ISP_RRO_4_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040158
SRM_ISP_RRO_5_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104015C
SRM_ISP_RRO_6_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040160
SRM_ISP_RRO_7_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040164
SRM_ISP_GRO_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040168
SRM_ISP_GRO_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104016C
SRM_ISP_GRO_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040170
SRM_ISP_GRO_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040174
SRM_ISP_GRO_4_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040178
SRM_ISP_GRO_5_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104017C
SRM_ISP_GRO_6_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040180
SRM_ISP_GRO_7_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040184
SRM_ISP_BRO_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040188
SRM_ISP_BRO_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104018C
SRM_ISP_BRO_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040190
SRM_ISP_BRO_3_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040194
SRM_ISP_BRO_4_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040198
SRM_ISP_BRO_5_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104019C
SRM_ISP_BRO_6_OFFSET    * IPU_REGISTERS_OFFSET + 0x010401A0
SRM_ISP_BRO_7_OFFSET    * IPU_REGISTERS_OFFSET + 0x010401A4
SRM_ISP_GAMMA_C_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401A8
SRM_ISP_GAMMA_C_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401AC
SRM_ISP_GAMMA_C_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401B0
SRM_ISP_GAMMA_C_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401B4
SRM_ISP_GAMMA_C_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401B8
SRM_ISP_GAMMA_C_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401BC
SRM_ISP_GAMMA_C_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401C0
SRM_ISP_GAMMA_C_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401C4
SRM_ISP_GAMMA_S_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401C8
SRM_ISP_GAMMA_S_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401CC
SRM_ISP_GAMMA_S_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401D0
SRM_ISP_GAMMA_S_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010401D4
SRM_ISP_CSCA_0_OFFSET   * IPU_REGISTERS_OFFSET + 0x010401D8
SRM_ISP_CSCA_1_OFFSET   * IPU_REGISTERS_OFFSET + 0x010401DC
SRM_ISP_CSCA_2_OFFSET   * IPU_REGISTERS_OFFSET + 0x010401E0
SRM_ISP_CSCA_3_OFFSET   * IPU_REGISTERS_OFFSET + 0x010401E4
SRM_ISP_CSC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x010401E8
SRM_ISP_CSC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x010401EC
SRM_ISP_CNS_C_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x010401F0
SRM_ISP_CNS_C_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x010401F4
SRM_ISP_CNS_C_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x010401F8
SRM_ISP_CNS_C_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x010401FC
SRM_ISP_CNS_C_4_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040200
SRM_ISP_CNS_C_5_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040204
SRM_ISP_CNS_C_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040208
SRM_ISP_CNS_C_7_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104020C
SRM_ISP_CNS_S_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040210
SRM_ISP_CNS_S_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040214
SRM_ISP_CNS_S_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040218
SRM_ISP_CNS_S_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104021C
SRM_ISP_MTF_ROC_C_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040220
SRM_ISP_MTF_ROC_C_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040224
SRM_ISP_MTF_ROC_C_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040228
SRM_ISP_MTF_ROC_C_3_OFFSET      * IPU_REGISTERS_OFFSET + 0x0104022C
SRM_ISP_MTF_ROC_S_0_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040230
SRM_ISP_MTF_ROC_S_1_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040234
SRM_ISP_HFE_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040238
SRM_ISP_HFE_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x0104023C
SRM_ISP_HFE_2_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040240
SRM_ISP_HFE_S_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040244
SRM_ISP_HFE_S_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040248
SRM_ISP_HFE_S_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104024C
SRM_ISP_HFE_S_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040250
SRM_ISP_HFE_C_0_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040254
SRM_ISP_HFE_C_1_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040258
SRM_ISP_HFE_C_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104025C
SRM_ISP_HFE_C_3_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040260
SRM_ISP_STC_0_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040264
SRM_ISP_STC_1_OFFSET    * IPU_REGISTERS_OFFSET + 0x01040268
SRM_ISP_FC_0_OFFSET     * IPU_REGISTERS_OFFSET + 0x0104026C
SRM_ISP_FC_1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040270
SRM_CSI0_CPD_CTRL_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040274
SRM_CSI0_CPD_RC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040278
SRM_CSI0_CPD_RC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104027C
SRM_CSI0_CPD_RC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040280
SRM_CSI0_CPD_RC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040284
SRM_CSI0_CPD_RC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040288
SRM_CSI0_CPD_RC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104028C
SRM_CSI0_CPD_RC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040290
SRM_CSI0_CPD_RC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040294
SRM_CSI0_CPD_RS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040298
SRM_CSI0_CPD_RS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104029C
SRM_CSI0_CPD_RS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010402A0
SRM_CSI0_CPD_RS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010402A4
SRM_CSI0_CPD_GRC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402A8
SRM_CSI0_CPD_GRC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402AC
SRM_CSI0_CPD_GRC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402B0
SRM_CSI0_CPD_GRC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402B4
SRM_CSI0_CPD_GRC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402B8
SRM_CSI0_CPD_GRC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402BC
SRM_CSI0_CPD_GRC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402C0
SRM_CSI0_CPD_GRC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402C4
SRM_CSI0_CPD_GRS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402C8
SRM_CSI0_CPD_GRS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402CC
SRM_CSI0_CPD_GRS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402D0
SRM_CSI0_CPD_GRS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402D4
SRM_CSI0_CPD_GBC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402D8
SRM_CSI0_CPD_GBC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402DC
SRM_CSI0_CPD_GBC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402E0
SRM_CSI0_CPD_GBC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402E4
SRM_CSI0_CPD_GBC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402E8
SRM_CSI0_CPD_GBC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402EC
SRM_CSI0_CPD_GBC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402F0
SRM_CSI0_CPD_GBC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402F4
SRM_CSI0_CPD_GBS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402F8
SRM_CSI0_CPD_GBS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010402FC
SRM_CSI0_CPD_GBS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040300
SRM_CSI0_CPD_GBS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040304
SRM_CSI0_CPD_BC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040308
SRM_CSI0_CPD_BC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104030C
SRM_CSI0_CPD_BC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040310
SRM_CSI0_CPD_BC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040314
SRM_CSI0_CPD_BC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040318
SRM_CSI0_CPD_BC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104031C
SRM_CSI0_CPD_BC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040320
SRM_CSI0_CPD_BC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040324
SRM_CSI0_CPD_BS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040328
SRM_CSI0_CPD_BS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104032C
SRM_CSI0_CPD_BS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040330
SRM_CSI0_CPD_BS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040334
SRM_CSI0_CPD_OFFSET1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040338
SRM_CSI0_CPD_OFFSET2_OFFSET     * IPU_REGISTERS_OFFSET + 0x0104033C
SRM_CSI1_CPD_CTRL_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040340
SRM_CSI1_CPD_RC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040344
SRM_CSI1_CPD_RC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040348
SRM_CSI1_CPD_RC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104034C
SRM_CSI1_CPD_RC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040350
SRM_CSI1_CPD_RC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040354
SRM_CSI1_CPD_RC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040358
SRM_CSI1_CPD_RC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104035C
SRM_CSI1_CPD_RC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040360
SRM_CSI1_CPD_RS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040364
SRM_CSI1_CPD_RS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040368
SRM_CSI1_CPD_RS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104036C
SRM_CSI1_CPD_RS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040370
SRM_CSI1_CPD_GRC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040374
SRM_CSI1_CPD_GRC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040378
SRM_CSI1_CPD_GRC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x0104037C
SRM_CSI1_CPD_GRC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040380
SRM_CSI1_CPD_GRC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040384
SRM_CSI1_CPD_GRC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040388
SRM_CSI1_CPD_GRC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x0104038C
SRM_CSI1_CPD_GRC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040390
SRM_CSI1_CPD_GRS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040394
SRM_CSI1_CPD_GRS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040398
SRM_CSI1_CPD_GRS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x0104039C
SRM_CSI1_CPD_GRS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403A0
SRM_CSI1_CPD_GBC_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403A4
SRM_CSI1_CPD_GBC_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403A8
SRM_CSI1_CPD_GBC_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403AC
SRM_CSI1_CPD_GBC_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403B0
SRM_CSI1_CPD_GBC_4_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403B4
SRM_CSI1_CPD_GBC_5_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403B8
SRM_CSI1_CPD_GBC_6_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403BC
SRM_CSI1_CPD_GBC_7_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403C0
SRM_CSI1_CPD_GBS_0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403C4
SRM_CSI1_CPD_GBS_1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403C8
SRM_CSI1_CPD_GBS_2_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403CC
SRM_CSI1_CPD_GBS_3_OFFSET       * IPU_REGISTERS_OFFSET + 0x010403D0
SRM_CSI1_CPD_BC_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403D4
SRM_CSI1_CPD_BC_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403D8
SRM_CSI1_CPD_BC_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403DC
SRM_CSI1_CPD_BC_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403E0
SRM_CSI1_CPD_BC_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403E4
SRM_CSI1_CPD_BC_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403E8
SRM_CSI1_CPD_BC_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403EC
SRM_CSI1_CPD_BC_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403F0
SRM_CSI1_CPD_BS_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403F4
SRM_CSI1_CPD_BS_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403F8
SRM_CSI1_CPD_BS_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010403FC
SRM_CSI1_CPD_BS_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040400
SRM_CSI1_CPD_OFFSET1_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040404
SRM_CSI1_CPD_OFFSET2_OFFSET     * IPU_REGISTERS_OFFSET + 0x01040408
SRM_DI0_GENERAL_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040444
SRM_DI0_BS_CLKGEN0_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040448
SRM_DI0_BS_CLKGEN1_OFFSET       * IPU_REGISTERS_OFFSET + 0x0104044C
SRM_DI0_SW_GEN0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040450
SRM_DI0_SW_GEN0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040454
SRM_DI0_SW_GEN0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040458
SRM_DI0_SW_GEN0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104045C
SRM_DI0_SW_GEN0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040460
SRM_DI0_SW_GEN0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040464
SRM_DI0_SW_GEN0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040468
SRM_DI0_SW_GEN0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104046C
SRM_DI0_SW_GEN0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040470
SRM_DI0_SW_GEN1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040474
SRM_DI0_SW_GEN1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040478
SRM_DI0_SW_GEN1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104047C
SRM_DI0_SW_GEN1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040480
SRM_DI0_SW_GEN1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040484
SRM_DI0_SW_GEN1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040488
SRM_DI0_SW_GEN1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104048C
SRM_DI0_SW_GEN1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040490
SRM_DI0_SW_GEN1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040494
SRM_DI0_SYNC_AS_GEN_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040498
SRM_DI0_DW_GEN_0_OFFSET * IPU_REGISTERS_OFFSET + 0x0104049C
SRM_DI0_DW_GEN_1_OFFSET * IPU_REGISTERS_OFFSET + 0x010404A0
SRM_DI0_DW_GEN_2_OFFSET * IPU_REGISTERS_OFFSET + 0x010404A4
SRM_DI0_DW_GEN_3_OFFSET * IPU_REGISTERS_OFFSET + 0x010404A8
SRM_DI0_DW_GEN_4_OFFSET * IPU_REGISTERS_OFFSET + 0x010404AC
SRM_DI0_DW_GEN_5_OFFSET * IPU_REGISTERS_OFFSET + 0x010404B0
SRM_DI0_DW_GEN_6_OFFSET * IPU_REGISTERS_OFFSET + 0x010404B4
SRM_DI0_DW_GEN_7_OFFSET * IPU_REGISTERS_OFFSET + 0x010404B8
SRM_DI0_DW_GEN_8_OFFSET * IPU_REGISTERS_OFFSET + 0x010404BC
SRM_DI0_DW_GEN_9_OFFSET * IPU_REGISTERS_OFFSET + 0x010404C0
SRM_DI0_DW_GEN_10_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404C4
SRM_DI0_DW_GEN_11_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404C8
SRM_DI0_DW_SET0_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404CC
SRM_DI0_DW_SET0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404D0
SRM_DI0_DW_SET0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404D4
SRM_DI0_DW_SET0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404D8
SRM_DI0_DW_SET0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404DC
SRM_DI0_DW_SET0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404E0
SRM_DI0_DW_SET0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404E4
SRM_DI0_DW_SET0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404E8
SRM_DI0_DW_SET0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404EC
SRM_DI0_DW_SET0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404F0
SRM_DI0_DW_SET0_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x010404F4
SRM_DI0_DW_SET0_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x010404F8
SRM_DI0_DW_SET1_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010404FC
SRM_DI0_DW_SET1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040500
SRM_DI0_DW_SET1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040504
SRM_DI0_DW_SET1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040508
SRM_DI0_DW_SET1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104050C
SRM_DI0_DW_SET1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040510
SRM_DI0_DW_SET1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040514
SRM_DI0_DW_SET1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040518
SRM_DI0_DW_SET1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104051C
SRM_DI0_DW_SET1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040520
SRM_DI0_DW_SET1_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040524
SRM_DI0_DW_SET1_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040528
SRM_DI0_DW_SET2_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104052C
SRM_DI0_DW_SET2_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040530
SRM_DI0_DW_SET2_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040534
SRM_DI0_DW_SET2_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040538
SRM_DI0_DW_SET2_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104053C
SRM_DI0_DW_SET2_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040540
SRM_DI0_DW_SET2_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040544
SRM_DI0_DW_SET2_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040548
SRM_DI0_DW_SET2_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104054C
SRM_DI0_DW_SET2_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040550
SRM_DI0_DW_SET2_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040554
SRM_DI0_DW_SET2_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040558
SRM_DI0_DW_SET3_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104055C
SRM_DI0_DW_SET3_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040560
SRM_DI0_DW_SET3_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040564
SRM_DI0_DW_SET3_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040568
SRM_DI0_DW_SET3_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104056C
SRM_DI0_DW_SET3_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040570
SRM_DI0_DW_SET3_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040574
SRM_DI0_DW_SET3_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040578
SRM_DI0_DW_SET3_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104057C
SRM_DI0_DW_SET3_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040580
SRM_DI0_DW_SET3_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040584
SRM_DI0_DW_SET3_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040588
SRM_DI0_STP_REP_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104058C
SRM_DI0_STP_REP_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040590
SRM_DI0_STP_REP_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040594
SRM_DI0_STP_REP_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040598
SRM_DI0_STP_REP_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104059C
SRM_DI0_SER_CONF_OFFSET * IPU_REGISTERS_OFFSET + 0x010405A0
SRM_DI0_SSC_OFFSET      * IPU_REGISTERS_OFFSET + 0x010405A4
SRM_DI0_POL_OFFSET      * IPU_REGISTERS_OFFSET + 0x010405A8
SRM_DI0_AW0_OFFSET      * IPU_REGISTERS_OFFSET + 0x010405AC
SRM_DI0_AW1_OFFSET      * IPU_REGISTERS_OFFSET + 0x010405B0
SRM_DI1_GENERAL_OFFSET  * IPU_REGISTERS_OFFSET + 0x010405B4
SRM_DI1_BS_CLKGEN0_OFFSET       * IPU_REGISTERS_OFFSET + 0x010405B8
SRM_DI1_BS_CLKGEN1_OFFSET       * IPU_REGISTERS_OFFSET + 0x010405BC
SRM_DI1_SW_GEN0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405C0
SRM_DI1_SW_GEN0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405C4
SRM_DI1_SW_GEN0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405C8
SRM_DI1_SW_GEN0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405CC
SRM_DI1_SW_GEN0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405D0
SRM_DI1_SW_GEN0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405D4
SRM_DI1_SW_GEN0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405D8
SRM_DI1_SW_GEN0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405DC
SRM_DI1_SW_GEN0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405E0
SRM_DI1_SW_GEN1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405E4
SRM_DI1_SW_GEN1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405E8
SRM_DI1_SW_GEN1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405EC
SRM_DI1_SW_GEN1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405F0
SRM_DI1_SW_GEN1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405F4
SRM_DI1_SW_GEN1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405F8
SRM_DI1_SW_GEN1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010405FC
SRM_DI1_SW_GEN1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040600
SRM_DI1_SW_GEN1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040604
SRM_DI1_SYNC_AS_GEN_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040608
SRM_DI1_DW_GEN_0_OFFSET * IPU_REGISTERS_OFFSET + 0x0104060C
SRM_DI1_DW_GEN_1_OFFSET * IPU_REGISTERS_OFFSET + 0x01040610
SRM_DI1_DW_GEN_2_OFFSET * IPU_REGISTERS_OFFSET + 0x01040614
SRM_DI1_DW_GEN_3_OFFSET * IPU_REGISTERS_OFFSET + 0x01040618
SRM_DI1_DW_GEN_4_OFFSET * IPU_REGISTERS_OFFSET + 0x0104061C
SRM_DI1_DW_GEN_5_OFFSET * IPU_REGISTERS_OFFSET + 0x01040620
SRM_DI1_DW_GEN_6_OFFSET * IPU_REGISTERS_OFFSET + 0x01040624
SRM_DI1_DW_GEN_7_OFFSET * IPU_REGISTERS_OFFSET + 0x01040628
SRM_DI1_DW_GEN_8_OFFSET * IPU_REGISTERS_OFFSET + 0x0104062C
SRM_DI1_DW_GEN_9_OFFSET * IPU_REGISTERS_OFFSET + 0x01040630
SRM_DI1_DW_GEN_10_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040634
SRM_DI1_DW_GEN_11_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040638
SRM_DI1_DW_SET0_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104063C
SRM_DI1_DW_SET0_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040640
SRM_DI1_DW_SET0_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040644
SRM_DI1_DW_SET0_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040648
SRM_DI1_DW_SET0_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104064C
SRM_DI1_DW_SET0_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040650
SRM_DI1_DW_SET0_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040654
SRM_DI1_DW_SET0_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040658
SRM_DI1_DW_SET0_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104065C
SRM_DI1_DW_SET0_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040660
SRM_DI1_DW_SET0_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040664
SRM_DI1_DW_SET0_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040668
SRM_DI1_DW_SET1_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104066C
SRM_DI1_DW_SET1_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040670
SRM_DI1_DW_SET1_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040674
SRM_DI1_DW_SET1_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040678
SRM_DI1_DW_SET1_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104067C
SRM_DI1_DW_SET1_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040680
SRM_DI1_DW_SET1_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040684
SRM_DI1_DW_SET1_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040688
SRM_DI1_DW_SET1_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104068C
SRM_DI1_DW_SET1_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040690
SRM_DI1_DW_SET1_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040694
SRM_DI1_DW_SET1_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x01040698
SRM_DI1_DW_SET2_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104069C
SRM_DI1_DW_SET2_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406A0
SRM_DI1_DW_SET2_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406A4
SRM_DI1_DW_SET2_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406A8
SRM_DI1_DW_SET2_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406AC
SRM_DI1_DW_SET2_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406B0
SRM_DI1_DW_SET2_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406B4
SRM_DI1_DW_SET2_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406B8
SRM_DI1_DW_SET2_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406BC
SRM_DI1_DW_SET2_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406C0
SRM_DI1_DW_SET2_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x010406C4
SRM_DI1_DW_SET2_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x010406C8
SRM_DI1_DW_SET3_0_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406CC
SRM_DI1_DW_SET3_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406D0
SRM_DI1_DW_SET3_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406D4
SRM_DI1_DW_SET3_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406D8
SRM_DI1_DW_SET3_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406DC
SRM_DI1_DW_SET3_5_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406E0
SRM_DI1_DW_SET3_6_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406E4
SRM_DI1_DW_SET3_7_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406E8
SRM_DI1_DW_SET3_8_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406EC
SRM_DI1_DW_SET3_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406F0
SRM_DI1_DW_SET3_10_OFFSET       * IPU_REGISTERS_OFFSET + 0x010406F4
SRM_DI1_DW_SET3_11_OFFSET       * IPU_REGISTERS_OFFSET + 0x010406F8
SRM_DI1_STP_REP_1_OFFSET        * IPU_REGISTERS_OFFSET + 0x010406FC
SRM_DI1_STP_REP_2_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040700
SRM_DI1_STP_REP_3_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040704
SRM_DI1_STP_REP_4_OFFSET        * IPU_REGISTERS_OFFSET + 0x01040708
SRM_DI1_STP_REP_9_OFFSET        * IPU_REGISTERS_OFFSET + 0x0104070C
SRM_DI1_SER_CONF_OFFSET * IPU_REGISTERS_OFFSET + 0x01040710
SRM_DI1_SSC_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040714
SRM_DI1_POL_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040718
SRM_DI1_AW0_OFFSET      * IPU_REGISTERS_OFFSET + 0x0104071C
SRM_DI1_AW1_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040720
SRM_DC_WR_CH_CONF_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x0104040C
SRM_DC_WR_CH_ADDR_2_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040410
SRM_DC_RL0_CH_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040414
SRM_DC_RL1_CH_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040418
SRM_DC_RL2_CH_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104041C
SRM_DC_RL3_CH_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040420
SRM_DC_RL4_CH_2_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040424
SRM_DC_WR_CH_CONF_6_OFFSET      * IPU_REGISTERS_OFFSET + 0x01040428
SRM_DC_WR_CH_ADDR_6_OFFSET      * IPU_REGISTERS_OFFSET + 0x0104042C
SRM_DC_RL0_CH_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040430
SRM_DC_RL1_CH_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040434
SRM_DC_RL2_CH_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040438
SRM_DC_RL3_CH_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x0104043C
SRM_DC_RL4_CH_6_OFFSET  * IPU_REGISTERS_OFFSET + 0x01040440
IPU_ISP_TBPR_0_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0000
IPU_ISP_TBPR_1_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0004
IPU_ISP_TBPR_2_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0008
IPU_ISP_TBPR_3_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C000C
IPU_ISP_TBPR_4_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0010
IPU_ISP_TBPR_5_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0014
IPU_ISP_TBPR_6_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0018
IPU_ISP_TBPR_7_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C001C
IPU_ISP_TBPR_8_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0020
IPU_ISP_TBPR_9_OFFSET   * IPU_REGISTERS_OFFSET + 0x010C0024
IPU_ISP_TBPR_10_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0028
IPU_ISP_TBPR_11_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C002C
IPU_ISP_TBPR_12_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0030
IPU_ISP_TBPR_13_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0034
IPU_ISP_TBPR_14_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0038
IPU_ISP_TBPR_15_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C003C
IPU_ISP_TBPR_16_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0040
IPU_ISP_TBPR_17_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0044
IPU_ISP_TBPR_18_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0048
IPU_ISP_TBPR_19_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C004C
IPU_ISP_TBPR_20_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0050
IPU_ISP_TBPR_21_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0054
IPU_ISP_TBPR_22_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0058
IPU_ISP_TBPR_23_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C005C
IPU_ISP_TBPR_24_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0060
IPU_ISP_TBPR_25_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0064
IPU_ISP_TBPR_26_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0068
IPU_ISP_TBPR_27_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C006C
IPU_ISP_TBPR_28_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0070
IPU_ISP_TBPR_29_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0074
IPU_ISP_TBPR_30_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0078
IPU_ISP_TBPR_31_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C007C
IPU_ISP_TBPR_32_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0080
IPU_ISP_TBPR_33_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0084
IPU_ISP_TBPR_34_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0088
IPU_ISP_TBPR_35_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C008C
IPU_ISP_TBPR_36_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0090
IPU_ISP_TBPR_37_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0094
IPU_ISP_TBPR_38_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C0098
IPU_ISP_TBPR_39_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C009C
IPU_ISP_TBPR_40_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00A0
IPU_ISP_TBPR_41_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00A4
IPU_ISP_TBPR_42_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00A8
IPU_ISP_TBPR_43_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00AC
IPU_ISP_TBPR_44_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00B0
IPU_ISP_TBPR_45_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00B4
IPU_ISP_TBPR_46_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00B8
IPU_ISP_TBPR_47_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00BC
IPU_ISP_TBPR_48_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00C0
IPU_ISP_TBPR_49_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00C4
IPU_ISP_TBPR_50_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00C8
IPU_ISP_TBPR_51_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00CC
IPU_ISP_TBPR_52_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00D0
IPU_ISP_TBPR_53_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00D4
IPU_ISP_TBPR_54_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00D8
IPU_ISP_TBPR_55_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00DC
IPU_ISP_TBPR_56_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00E0
IPU_ISP_TBPR_57_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00E4
IPU_ISP_TBPR_58_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00E8
IPU_ISP_TBPR_59_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00EC
IPU_ISP_TBPR_60_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00F0
IPU_ISP_TBPR_61_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00F4
IPU_ISP_TBPR_62_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00F8
IPU_ISP_TBPR_63_OFFSET  * IPU_REGISTERS_OFFSET + 0x010C00FC

; various control bits
IPU_IPU_CONF__CSI_SEL           * &80000000
IPU_IPU_CONF__IC_INPUT          * &40000000
IPU_IPU_CONF__CSI1_DATA_SOURCE  * &20000000
IPU_IPU_CONF__CSI0_DATA_SOURCE  * &10000000
IPU_IPU_CONF__VDI_DMFC_SYNC     * &08000000
IPU_IPU_CONF__IC_DMFC_SYNC      * &04000000
IPU_IPU_CONF__IC_DMFC_SEL       * &02000000
IPU_IPU_CONF__IDMAC_DISABLE     * &00400000
IPU_IPU_CONF__IPU_DIAGBUS_ON    * &00200000
IPU_IPU_CONF__IPU_DIAGBUS_MODE  * &001F0000
IPU_IPU_CONF__VDI_EN            * &00001000
IPU_IPU_CONF__SISG_EN           * &00000800
IPU_IPU_CONF__DMFC_EN           * &00000400
IPU_IPU_CONF__DC_EN             * &00000200
IPU_IPU_CONF__SMFC_EN           * &00000100
IPU_IPU_CONF__DI1_EN            * &00000080
IPU_IPU_CONF__DI0_EN            * &00000040
IPU_IPU_CONF__DP_EN             * &00000020
IPU_IPU_CONF__IRT_EN            * &00000008
IPU_IPU_CONF__IC_EN             * &00000004
IPU_IPU_CONF__CSI1_EN           * &00000002
IPU_IPU_CONF__CSI0_EN           * &00000001

;#########################################
;# GPU                                       1
;#########################################
GPU3D_BASE_ADDRESS_OFFSET * GPU_3D_BASE_ADDR
GMEM_BASE_ADDRESS_OFFSET  * GPU_MEM_BASE_ADDR
; registers as extracted from SDK ; these are GPU ID/Features stuff
HW_GPU3D_AQH_CLK_CTRL_OFFSET      * (0x0)   ;  AQHiClockControl
HW_GPU3D_AQH_IDLE_OFFSET          * (0x4)   ;  AQHIdle
HW_GPU3D_AQA_CFG_OFFSET           * (0x8)   ;  AQAxiConfig
HW_GPU3D_AQA_STATUS_OFFSET        * (0xc)   ;  AQAxiStatus
HW_GPU3D_AQI_ACK_OFFSET           * (0x10)  ;  AQIntrAcknowledge
HW_GPU3D_AQI_ENBL_OFFSET          * (0x14)  ;  AQIntrEnbl
HW_GPU3D_AQIDENT_OFFSET           * (0x18)  ;  AQIdent
HW_GPU3D_GC_FEAT_OFFSET           * (0x1c)  ;  GCFeatures
HW_GPU3D_GCC_ID_OFFSET            * (0x20)  ;  GCChipId
HW_GPU3D_GCC_REV_OFFSET           * (0x24)  ;  GCChipRev
HW_GPU3D_GCC_DATE_OFFSET          * (0x28)  ;  GCChipDate
HW_GPU3D_GCC_TIME_OFFSET          * (0x2c)  ;  GCChipTime
HW_GPU3D_GCC_CUST_OFFSET          * (0x30)  ;  GCChipCustomer
HW_GPU3D_GCM_FEAT_0_OFFSET        * (0x34)  ;  GCMinorFeatures0
HW_GPU3D_GCC_CRTL_OFFSET          * (0x38)  ;  GCCacheControl
HW_GPU3D_GCR_MEM_CTRS_OFFSET      * (0x3c)  ;  GCResetMemCounters
HW_GPU3D_GCT_READS_OFFSET         * (0x40)  ;  gcTotalReads
HW_GPU3D_GCT_WRITES_OFFSET        * (0x44)  ;  gcTotalWrites
HW_GPU3D_GCC_SPECS_OFFSET         * (0x48)  ;  gcChipSpecs
HW_GPU3D_GCT_WRITE_BURSTS_OFFSET  * (0x4c)  ;  gcTotalWriteBursts
HW_GPU3D_GCT_WRITE_REQS_OFFSET    * (0x50)  ;  gcTotalWriteReqs
HW_GPU3D_GCT_WRITE_LASTS_OFFSET   * (0x54)  ;  gcTotalWriteLasts
HW_GPU3D_GCT_READ_BURSTS_OFFSET   * (0x58)  ;  gcTotalReadBursts
HW_GPU3D_GCT_READ_REQS_OFFSET     * (0x5c);(0x60)  ;  gcTotalReadReqs
HW_GPU3D_GCT_READ_LASTS_OFFSET    * (0x60);(0x64)  ;  gcTotalReadLasts
HW_GPU3D_GCGPO_0_OFFSET           * (0x64);(0x68)  ;  gcGpOut0
HW_GPU3D_GCGPO_1_OFFSET           * (0x68);(0x6c)  ;  gcGpOut1
HW_GPU3D_GCGPO_2_OFFSET           * (0x6c);(0x70)  ;  gcGpOut2
HW_GPU3D_GCA_CRTL_OFFSET          * (0x70);(0x74)  ;  gcAxiControl
HW_GPU3D_GCM_FEAT_1_OFFSET        * (0x74);(0x78)  ;  GCMinorFeatures1
HW_GPU3D_GCT_CYCLES_OFFSET        * (0x78);(0x7c)  ;  gcTotalCycles
HW_GPU3D_GCT_IDLE_CYCLES_OFFSET   * (0x7c);(0x80)  ;  gcTotalIdleCycles

; other register stuff.. reliability unknown
GPU3D_RBBM_RTL_RELEASE_OFFSET                    * 0x0
GPU3D_RBBM_PATCH_RELEASE_OFFSET                  * 0x4
GPU3D_RBBM_AUXILIARY_CONFIG_OFFSET               * 0x8
GPU3D_GPU3D_GPIO_REG_OFFSET                      * 0x1FFFE
GPU3D_BIOS_0_SCRATCH_OFFSET                      * 0x10
GPU3D_BIOS_1_SCRATCH_OFFSET                      * 0x14
GPU3D_BIOS_2_SCRATCH_OFFSET                      * 0x18
GPU3D_BIOS_3_SCRATCH_OFFSET                      * 0x1C
GPU3D_BIOS_4_SCRATCH_OFFSET                      * 0x20
GPU3D_BIOS_5_SCRATCH_OFFSET                      * 0x24
GPU3D_BIOS_6_SCRATCH_OFFSET                      * 0x28
GPU3D_BIOS_7_SCRATCH_OFFSET                      * 0x2C
GPU3D_RBBM_CNTL_OFFSET                           * 0xEC
GPU3D_RBBM_SOFT_RESET_OFFSET                     * 0xF0
GPU3D_RBBM_SKEW_CNTL_OFFSET                      * 0xF4
GPU3D_MH_MMU_CONFIG_OFFSET                       * 0x100
GPU3D_MH_MMU_VA_RANGE_OFFSET                     * 0x104
GPU3D_MH_MMU_PT_BASE_OFFSET                      * 0x108
GPU3D_MH_MMU_PAGE_FAULT_OFFSET                   * 0x10C
GPU3D_MH_MMU_TRAN_ERROR_OFFSET                   * 0x110
GPU3D_MH_MMU_INVALIDATE_OFFSET                   * 0x114
GPU3D_MH_MMU_MPU_BASE_OFFSET                     * 0x118
GPU3D_MH_MMU_MPU_END_OFFSET                      * 0x11C
GPU3D_CP_PFP_UCODE_ADDR_OFFSET                   * 0x300
GPU3D_CP_PFP_UCODE_DATA_OFFSET                   * 0x304
GPU3D_CP_RB_BASE_OFFSET                          * 0x700
GPU3D_CP_RB_CNTL_OFFSET                          * 0x704
GPU3D_CP_RB_RPTR_ADDR_OFFSET                     * 0x70C
GPU3D_CP_RB_RPTR_OFFSET                          * 0x710
GPU3D_CP_RB_WPTR_OFFSET                          * 0x714
GPU3D_CP_RB_WPTR_DELAY_OFFSET                    * 0x718
GPU3D_CP_RB_RPTR_WR_OFFSET                       * 0x71C
GPU3D_CP_RB_WPTR_BASE_OFFSET                     * 0x720
GPU3D_CP_QUEUE_THRESHOLDS_OFFSET                 * 0x754
GPU3D_CP_MEQ_THRESHOLDS_OFFSET                   * 0x758
GPU3D_CP_CSQ_AVAIL_OFFSET                        * 0x75C
GPU3D_CP_STQ_AVAIL_OFFSET                        * 0x760
GPU3D_CP_MEQ_AVAIL_OFFSET                        * 0x764
GPU3D_CP_CMD_INDEX_OFFSET                        * 0x768
GPU3D_CP_CMD_DATA_OFFSET                         * 0x76C
GPU3D_SCRATCH_UMSK_OFFSET                        * 0x770
GPU3D_SCRATCH_ADDR_OFFSET                        * 0x774
GPU3D_CP_ME_RDADDR_OFFSET                        * 0x7A8
GPU3D_CP_STATE_DEBUG_INDEX_OFFSET                * 0x7B0
GPU3D_CP_STATE_DEBUG_DATA_OFFSET                 * 0x7B4
GPU3D_CP_NV_FLAGS_0_OFFSET                       * 0x7B8
GPU3D_CP_NV_FLAGS_1_OFFSET                       * 0x7BC
GPU3D_CP_NV_FLAGS_2_OFFSET                       * 0x7C0
GPU3D_CP_NV_FLAGS_3_OFFSET                       * 0x7C4
GPU3D_CP_INT_CNTL_OFFSET                         * 0x7C8
GPU3D_CP_INT_STATUS_OFFSET                       * 0x7CC
GPU3D_CP_INT_ACK_OFFSET                          * 0x7D0
GPU3D_CP_ME_CNTL_OFFSET                          * 0x7D8
GPU3D_CP_ME_STATUS_OFFSET                        * 0x7DC
GPU3D_CP_ME_RAM_WADDR_OFFSET                     * 0x7E0
GPU3D_CP_ME_RAM_RADDR_OFFSET                     * 0x7E4
GPU3D_CP_ME_RAM_DATA_OFFSET                      * 0x7E8
GPU3D_CP_DEBUG_OFFSET                            * 0x7F0
GPU3D_CP_CSQ_RB_STAT_OFFSET                      * 0x7F4
GPU3D_CP_CSQ_IB1_STAT_OFFSET                     * 0x7F8
GPU3D_CP_CSQ_IB2_STAT_OFFSET                     * 0x7FC
GPU3D_RBBM_DSPLY_OFFSET                          * 0xE44
GPU3D_RBBM_RENDER_LATEST_OFFSET                  * 0xE48
GPU3D_NQWAIT_UNTIL_OFFSET                        * 0xE50
GPU3D_RBBM_PERFCOUNTER1_SELECT_OFFSET            * 0xE54
GPU3D_RBBM_PERFCOUNTER1_LO_OFFSET                * 0xE5C
GPU3D_RBBM_PERFCOUNTER1_HI_OFFSET                * 0xE60
GPU3D_RBBM_DEBUG_OFFSET                          * 0xE6C
GPU3D_RBBM_PM_OVERRIDE1_OFFSET                   * 0xE70
GPU3D_RBBM_PM_OVERRIDE2_OFFSET                   * 0xE74
GPU3D_GC_SYS_IDLE_OFFSET                         * 0xE78
GPU3D_RBBM_DEBUG_OUT_OFFSET                      * 0xE80
GPU3D_RBBM_DEBUG_CNTL_OFFSET                     * 0xE84
GPU3D_RBBM_WAIT_IDLE_CLOCKS_OFFSET               * 0xEC8
GPU3D_RBBM_READ_ERROR_OFFSET                     * 0xECC
GPU3D_RBBM_INT_CNTL_OFFSET                       * 0xED0
GPU3D_RBBM_INT_STATUS_OFFSET                     * 0xED4
GPU3D_RBBM_INT_ACK_OFFSET                        * 0xED8
GPU3D_MASTER_INT_SIGNAL_OFFSET                   * 0xEDC
GPU3D_RBBM_PERIPHID0_OFFSET                      * 0xFE0
GPU3D_RBBM_PERIPHID1_OFFSET                      * 0xFE4
GPU3D_RBBM_PERIPHID2_OFFSET                      * 0xFE8
GPU3D_RBBM_PERIPHID3_OFFSET                      * 0xFEC
GPU3D_CP_NON_PREFETCH_CNTRS_OFFSET               * 0x1100
GPU3D_CP_STQ_ST_STAT_OFFSET                      * 0x110C
GPU3D_CP_PERFMON_CNTL_OFFSET                     * 0x1110
GPU3D_CP_PERFCOUNTER_SELECT_OFFSET               * 0x1114
GPU3D_CP_PERFCOUNTER_LO_OFFSET                   * 0x1118
GPU3D_CP_PERFCOUNTER_HI_OFFSET                   * 0x111C
GPU3D_CP_PROG_COUNTER_OFFSET                     * 0x112C
GPU3D_CP_ST_BASE_OFFSET                          * 0x1134
GPU3D_CP_ST_BUFSZ_OFFSET                         * 0x1138
GPU3D_CP_MEQ_STAT_OFFSET                         * 0x113C
GPU3D_CP_MIU_TAG_STAT_OFFSET                     * 0x1148
GPU3D_CP_BIN_MASK_LO_OFFSET                      * 0x1150
GPU3D_CP_BIN_MASK_HI_OFFSET                      * 0x1154
GPU3D_CP_BIN_SELECT_LO_OFFSET                    * 0x1158
GPU3D_CP_BIN_SELECT_HI_OFFSET                    * 0x115C
GPU3D_CP_IB1_BASE_OFFSET                         * 0x1160
GPU3D_CP_IB1_BUFSZ_OFFSET                        * 0x1164
GPU3D_CP_IB2_BASE_OFFSET                         * 0x1168
GPU3D_CP_IB2_BUFSZ_OFFSET                        * 0x116C
GPU3D_CP_STAT_OFFSET                             * 0x11FC
GPU3D_SCRATCH_REG0_OFFSET                        * 0x15E0
GPU3D_SCRATCH_REG1_OFFSET                        * 0x15E4
GPU3D_SCRATCH_REG2_OFFSET                        * 0x15E8
GPU3D_SCRATCH_REG3_OFFSET                        * 0x15EC
GPU3D_SCRATCH_REG4_OFFSET                        * 0x15F0
GPU3D_SCRATCH_REG5_OFFSET                        * 0x15F4
GPU3D_SCRATCH_REG6_OFFSET                        * 0x15F8
GPU3D_SCRATCH_REG7_OFFSET                        * 0x15FC
GPU3D_BIOS_8_SCRATCH_OFFSET                      * 0x1600
GPU3D_BIOS_9_SCRATCH_OFFSET                      * 0x1604
GPU3D_BIOS_10_SCRATCH_OFFSET                     * 0x1608
GPU3D_BIOS_11_SCRATCH_OFFSET                     * 0x160C
GPU3D_BIOS_12_SCRATCH_OFFSET                     * 0x1610
GPU3D_BIOS_13_SCRATCH_OFFSET                     * 0x1614
GPU3D_BIOS_14_SCRATCH_OFFSET                     * 0x1618
GPU3D_BIOS_15_SCRATCH_OFFSET                     * 0x161C
GPU3D_WAIT_UNTIL_OFFSET                          * 0x1720
GPU3D_RBBM_ISYNC_CNTL_OFFSET                     * 0x1724
GPU3D_RBBM_STATUS_OFFSET                         * 0x1740
GPU3D_CP_ME_VS_EVENT_SRC_OFFSET                  * 0x1800
GPU3D_CP_ME_VS_EVENT_ADDR_OFFSET                 * 0x1804
GPU3D_CP_ME_VS_EVENT_DATA_OFFSET                 * 0x1808
GPU3D_CP_ME_VS_EVENT_ADDR_SWM_OFFSET             * 0x180C
GPU3D_CP_ME_VS_EVENT_DATA_SWM_OFFSET             * 0x1810
GPU3D_CP_ME_PS_EVENT_SRC_OFFSET                  * 0x1814
GPU3D_CP_ME_PS_EVENT_ADDR_OFFSET                 * 0x1818
GPU3D_CP_ME_PS_EVENT_DATA_OFFSET                 * 0x181C
GPU3D_CP_ME_PS_EVENT_ADDR_SWM_OFFSET             * 0x1820
GPU3D_CP_ME_PS_EVENT_DATA_SWM_OFFSET             * 0x1824
GPU3D_CP_ME_CF_EVENT_SRC_OFFSET                  * 0x1828
GPU3D_CP_ME_CF_EVENT_ADDR_OFFSET                 * 0x182C
GPU3D_CP_ME_CF_EVENT_DATA_OFFSET                 * 0x1830
GPU3D_CP_ME_NRT_ADDR_OFFSET                      * 0x1834
GPU3D_CP_ME_NRT_DATA_OFFSET                      * 0x1838
GPU3D_CP_ME_VS_FETCH_DONE_SRC_OFFSET             * 0x1848
GPU3D_CP_ME_VS_FETCH_DONE_ADDR_OFFSET            * 0x184C
GPU3D_CP_ME_VS_FETCH_DONE_DATA_OFFSET            * 0x1850
GPU3D_COHER_SIZE_PM4_OFFSET                      * 0x28A4
GPU3D_COHER_BASE_PM4_OFFSET                      * 0x28A8
GPU3D_COHER_STATUS_PM4_OFFSET                    * 0x28AC
GPU3D_COHER_SIZE_HOST_OFFSET                     * 0x28BC
GPU3D_COHER_BASE_HOST_OFFSET                     * 0x28C0
GPU3D_COHER_STATUS_HOST_OFFSET                   * 0x28C4
GPU3D_MH_ARBITER_CONFIG_OFFSET                   * 0x2900
GPU3D_MH_CLNT_AXI_ID_REUSE_OFFSET                * 0x2904
GPU3D_MH_INTERRUPT_MASK_OFFSET                   * 0x2908
GPU3D_MH_INTERRUPT_STATUS_OFFSET                 * 0x290C
GPU3D_MH_INTERRUPT_CLEAR_OFFSET                  * 0x2910
GPU3D_MH_AXI_ERROR_OFFSET                        * 0x2914
GPU3D_MH_PERFCOUNTER0_SELECT_OFFSET              * 0x2918
GPU3D_MH_PERFCOUNTER0_CONFIG_OFFSET              * 0x291C
GPU3D_MH_PERFCOUNTER0_LOW_OFFSET                 * 0x2920
GPU3D_MH_PERFCOUNTER0_HI_OFFSET                  * 0x2924
GPU3D_MH_PERFCOUNTER1_SELECT_OFFSET              * 0x2928
GPU3D_MH_PERFCOUNTER1_CONFIG_OFFSET              * 0x292C
GPU3D_MH_PERFCOUNTER1_LOW_OFFSET                 * 0x2930
GPU3D_MH_PERFCOUNTER1_HI_OFFSET                  * 0x2934
GPU3D_MH_DEBUG_CTRL_OFFSET                       * 0x2938
GPU3D_MH_DEBUG_DATA_OFFSET                       * 0x293C
GPU3D_MH_AXI_HALT_CONTROL_OFFSET                 * 0x2940
GPU3D_VGT_VTX_VECT_EJECT_REG_OFFSET              * 0x30B0
GPU3D_VGT_LAST_COPY_STATE_OFFSET                 * 0x30C0
GPU3D_VGT_DEBUG_CNTL_OFFSET                      * 0x30E0
GPU3D_VGT_DEBUG_DATA_OFFSET                      * 0x30E4
GPU3D_VGT_CRC_SQ_DATA_OFFSET                     * 0x30E8
GPU3D_VGT_CRC_SQ_CTRL_OFFSET                     * 0x30EC
GPU3D_VGT_CNTL_STATUS_OFFSET                     * 0x30F0
GPU3D_PA_SC_LINE_STIPPLE_STATE_OFFSET            * 0x3100
GPU3D_PA_SC_VIZ_QUERY_STATUS_OFFSET              * 0x3110
GPU3D_VGT_PERFCOUNTER0_SELECT_OFFSET             * 0x3120
GPU3D_VGT_PERFCOUNTER1_SELECT_OFFSET             * 0x3124
GPU3D_VGT_PERFCOUNTER2_SELECT_OFFSET             * 0x3128
GPU3D_VGT_PERFCOUNTER3_SELECT_OFFSET             * 0x312C
GPU3D_VGT_PERFCOUNTER0_LOW_OFFSET                * 0x3130
GPU3D_VGT_PERFCOUNTER0_HI_OFFSET                 * 0x3134
GPU3D_VGT_PERFCOUNTER1_LOW_OFFSET                * 0x3138
GPU3D_VGT_PERFCOUNTER1_HI_OFFSET                 * 0x313C
GPU3D_VGT_PERFCOUNTER2_LOW_OFFSET                * 0x3140
GPU3D_VGT_PERFCOUNTER2_HI_OFFSET                 * 0x3144
GPU3D_VGT_PERFCOUNTER3_LOW_OFFSET                * 0x3148
GPU3D_VGT_PERFCOUNTER3_HI_OFFSET                 * 0x314C
GPU3D_PA_SU_DEBUG_CNTL_OFFSET                    * 0x3200
GPU3D_PA_SU_DEBUG_DATA_OFFSET                    * 0x3204
GPU3D_PA_SC_DEBUG_CNTL_OFFSET                    * 0x3208
GPU3D_PA_SC_DEBUG_DATA_OFFSET                    * 0x320C
GPU3D_PA_CL_CNTL_STATUS_OFFSET                   * 0x3210
GPU3D_PA_CL_ENHANCE_OFFSET                       * 0x3214
GPU3D_PA_SU_FACE_DATA_OFFSET                     * 0x3218
GPU3D_PA_SU_PERFCOUNTER0_SELECT_OFFSET           * 0x3220
GPU3D_PA_SU_PERFCOUNTER1_SELECT_OFFSET           * 0x3224
GPU3D_PA_SU_PERFCOUNTER2_SELECT_OFFSET           * 0x3228
GPU3D_PA_SU_PERFCOUNTER3_SELECT_OFFSET           * 0x322C
GPU3D_PA_SU_PERFCOUNTER0_LOW_OFFSET              * 0x3230
GPU3D_PA_SU_PERFCOUNTER0_HI_OFFSET               * 0x3234
GPU3D_PA_SU_PERFCOUNTER1_LOW_OFFSET              * 0x3238
GPU3D_PA_SU_PERFCOUNTER1_HI_OFFSET               * 0x323C
GPU3D_PA_SU_PERFCOUNTER2_LOW_OFFSET              * 0x3240
GPU3D_PA_SU_PERFCOUNTER2_HI_OFFSET               * 0x3244
GPU3D_PA_SU_PERFCOUNTER3_LOW_OFFSET              * 0x3248
GPU3D_PA_SU_PERFCOUNTER3_HI_OFFSET               * 0x324C
GPU3D_PA_SU_CNTL_STATUS_OFFSET                   * 0x3250
GPU3D_PA_SC_PERFCOUNTER0_SELECT_OFFSET           * 0x3260
GPU3D_PA_SC_PERFCOUNTER0_LOW_OFFSET              * 0x3264
GPU3D_PA_SC_PERFCOUNTER0_HI_OFFSET               * 0x3268
GPU3D_PA_SC_CNTL_STATUS_OFFSET                   * 0x3290
GPU3D_PA_SC_ENHANCE_OFFSET                       * 0x3294
GPU3D_SQ_GPR_MANAGEMENT_OFFSET                   * 0x3400
GPU3D_SQ_FLOW_CONTROL_OFFSET                     * 0x3404
GPU3D_SQ_INST_STORE_MANAGMENT_OFFSET             * 0x3408
GPU3D_SQ_RESOURCE_MANAGMENT_OFFSET               * 0x340C
GPU3D_SQ_ACTIVITY_METER_CNTL_OFFSET              * 0x3418
GPU3D_SQ_ACTIVITY_METER_STATUS_OFFSET            * 0x341C
GPU3D_SQ_INPUT_ARB_PRIORITY_OFFSET               * 0x3420
GPU3D_SQ_THREAD_ARB_PRIORITY_OFFSET              * 0x3424
GPU3D_SQ_VS_WATCHDOG_TIMER_OFFSET                * 0x3428
GPU3D_SQ_PS_WATCHDOG_TIMER_OFFSET                * 0x342C
GPU3D_SQ_INT_CNTL_OFFSET                         * 0x34D0
GPU3D_SQ_INT_STATUS_OFFSET                       * 0x34D4
GPU3D_SQ_INT_ACK_OFFSET                          * 0x34D8
GPU3D_SQ_DEBUG_INPUT_FSM_OFFSET                  * 0x36B8
GPU3D_SQ_DEBUG_CONST_MGR_FSM_OFFSET              * 0x36BC
GPU3D_SQ_DEBUG_TP_FSM_OFFSET                     * 0x36C0
GPU3D_SQ_DEBUG_FSM_ALU_0_OFFSET                  * 0x36C4
GPU3D_SQ_DEBUG_FSM_ALU_1_OFFSET                  * 0x36C8
GPU3D_SQ_DEBUG_EXP_ALLOC_OFFSET                  * 0x36CC
GPU3D_SQ_DEBUG_PTR_BUFF_OFFSET                   * 0x36D0
GPU3D_SQ_DEBUG_GPR_VTX_OFFSET                    * 0x36D4
GPU3D_SQ_DEBUG_GPR_PIX_OFFSET                    * 0x36D8
GPU3D_SQ_DEBUG_TB_STATUS_SEL_OFFSET              * 0x36DC
GPU3D_SQ_DEBUG_VTX_TB_0_OFFSET                   * 0x36E0
GPU3D_SQ_DEBUG_VTX_TB_1_OFFSET                   * 0x36E4
GPU3D_SQ_DEBUG_VTX_TB_STATUS_REG_OFFSET          * 0x36E8
GPU3D_SQ_DEBUG_VTX_TB_STATE_MEM_OFFSET           * 0x36EC
GPU3D_SQ_DEBUG_PIX_TB_0_OFFSET                   * 0x36F0
GPU3D_SQ_DEBUG_PIX_TB_STATUS_REG_0_OFFSET        * 0x36F4
GPU3D_SQ_DEBUG_PIX_TB_STATUS_REG_1_OFFSET        * 0x36F8
GPU3D_SQ_DEBUG_PIX_TB_STATUS_REG_2_OFFSET        * 0x36FC
GPU3D_SQ_DEBUG_PIX_TB_STATUS_REG_3_OFFSET        * 0x3700
GPU3D_SQ_DEBUG_PIX_TB_STATE_MEM_OFFSET           * 0x3704
GPU3D_SQ_PERFCOUNTER0_SELECT_OFFSET              * 0x3720
GPU3D_SQ_PERFCOUNTER1_SELECT_OFFSET              * 0x3724
GPU3D_SQ_PERFCOUNTER2_SELECT_OFFSET              * 0x3728
GPU3D_SQ_PERFCOUNTER3_SELECT_OFFSET              * 0x372C
GPU3D_SQ_PERFCOUNTER0_LOW_OFFSET                 * 0x3730
GPU3D_SQ_PERFCOUNTER0_HI_OFFSET                  * 0x3734
GPU3D_SQ_PERFCOUNTER1_LOW_OFFSET                 * 0x3738
GPU3D_SQ_PERFCOUNTER1_HI_OFFSET                  * 0x373C
GPU3D_SQ_PERFCOUNTER2_LOW_OFFSET                 * 0x3740
GPU3D_SQ_PERFCOUNTER2_HI_OFFSET                  * 0x3744
GPU3D_SQ_PERFCOUNTER3_LOW_OFFSET                 * 0x3748
GPU3D_SQ_PERFCOUNTER3_HI_OFFSET                  * 0x374C
GPU3D_SX_PERFCOUNTER0_SELECT_OFFSET              * 0x3750
GPU3D_SX_PERFCOUNTER0_LOW_OFFSET                 * 0x3760
GPU3D_SX_PERFCOUNTER0_HI_OFFSET                  * 0x3764
GPU3D_TC_CNTL_STATUS_OFFSET                      * 0x3800
GPU3D_TCR_CHICKEN_OFFSET                         * 0x3808
GPU3D_TCF_CHICKEN_OFFSET                         * 0x380C
GPU3D_TCM_CHICKEN_OFFSET                         * 0x3810
GPU3D_TCR_PERFCOUNTER0_SELECT_OFFSET             * 0x3814
GPU3D_TCR_PERFCOUNTER0_HI_OFFSET                 * 0x3818
GPU3D_TCR_PERFCOUNTER0_LOW_OFFSET                * 0x381C
GPU3D_TCR_PERFCOUNTER1_SELECT_OFFSET             * 0x3820
GPU3D_TCR_PERFCOUNTER1_HI_OFFSET                 * 0x3824
GPU3D_TCR_PERFCOUNTER1_LOW_OFFSET                * 0x3828
GPU3D_TP_TC_CLKGATE_CNTL_OFFSET                  * 0x385C
GPU3D_TPC_CNTL_STATUS_OFFSET                     * 0x3860
GPU3D_TPC_DEBUG0_OFFSET                          * 0x3864
GPU3D_TPC_DEBUG1_OFFSET                          * 0x3868
GPU3D_TPC_CHICKEN_OFFSET                         * 0x386C
GPU3D_TP0_CNTL_STATUS_OFFSET                     * 0x3870
GPU3D_TP0_DEBUG_OFFSET                           * 0x3874
GPU3D_TP0_CHICKEN_OFFSET                         * 0x3878
GPU3D_TP0_PERFCOUNTER0_SELECT_OFFSET             * 0x387C
GPU3D_TP0_PERFCOUNTER0_HI_OFFSET                 * 0x3880
GPU3D_TP0_PERFCOUNTER0_LOW_OFFSET                * 0x3884
GPU3D_TP0_PERFCOUNTER1_SELECT_OFFSET             * 0x3888
GPU3D_TP0_PERFCOUNTER1_HI_OFFSET                 * 0x388C
GPU3D_TP0_PERFCOUNTER1_LOW_OFFSET                * 0x3890
GPU3D_TCM_PERFCOUNTER0_SELECT_OFFSET             * 0x3950
GPU3D_TCM_PERFCOUNTER0_HI_OFFSET                 * 0x3954
GPU3D_TCM_PERFCOUNTER0_LOW_OFFSET                * 0x3958
GPU3D_TCM_PERFCOUNTER1_SELECT_OFFSET             * 0x395C
GPU3D_TCM_PERFCOUNTER1_HI_OFFSET                 * 0x3960
GPU3D_TCM_PERFCOUNTER1_LOW_OFFSET                * 0x3964
GPU3D_TCF_PERFCOUNTER0_SELECT_OFFSET             * 0x3968
GPU3D_TCF_PERFCOUNTER0_HI_OFFSET                 * 0x396C
GPU3D_TCF_PERFCOUNTER0_LOW_OFFSET                * 0x3970
GPU3D_TCF_PERFCOUNTER1_SELECT_OFFSET             * 0x3974
GPU3D_TCF_PERFCOUNTER1_HI_OFFSET                 * 0x3978
GPU3D_TCF_PERFCOUNTER1_LOW_OFFSET                * 0x397C
GPU3D_TCF_PERFCOUNTER2_SELECT_OFFSET             * 0x3980
GPU3D_TCF_PERFCOUNTER2_HI_OFFSET                 * 0x3984
GPU3D_TCF_PERFCOUNTER2_LOW_OFFSET                * 0x3988
GPU3D_TCF_PERFCOUNTER3_SELECT_OFFSET             * 0x398C
GPU3D_TCF_PERFCOUNTER3_HI_OFFSET                 * 0x3990
GPU3D_TCF_PERFCOUNTER3_LOW_OFFSET                * 0x3994
GPU3D_TCF_PERFCOUNTER4_SELECT_OFFSET             * 0x3998
GPU3D_TCF_PERFCOUNTER4_HI_OFFSET                 * 0x399C
GPU3D_TCF_PERFCOUNTER4_LOW_OFFSET                * 0x39A0
GPU3D_TCF_PERFCOUNTER5_SELECT_OFFSET             * 0x39A4
GPU3D_TCF_PERFCOUNTER5_HI_OFFSET                 * 0x39A8
GPU3D_TCF_PERFCOUNTER5_LOW_OFFSET                * 0x39AC
GPU3D_TCF_PERFCOUNTER6_SELECT_OFFSET             * 0x39B0
GPU3D_TCF_PERFCOUNTER6_HI_OFFSET                 * 0x39B4
GPU3D_TCF_PERFCOUNTER6_LOW_OFFSET                * 0x39B8
GPU3D_TCF_PERFCOUNTER7_SELECT_OFFSET             * 0x39BC
GPU3D_TCF_PERFCOUNTER7_HI_OFFSET                 * 0x39C0
GPU3D_TCF_PERFCOUNTER7_LOW_OFFSET                * 0x39C4
GPU3D_TCF_PERFCOUNTER8_SELECT_OFFSET             * 0x39C8
GPU3D_TCF_PERFCOUNTER8_HI_OFFSET                 * 0x39CC
GPU3D_TCF_PERFCOUNTER8_LOW_OFFSET                * 0x39D0
GPU3D_TCF_PERFCOUNTER9_SELECT_OFFSET             * 0x39D4
GPU3D_TCF_PERFCOUNTER9_HI_OFFSET                 * 0x39D8
GPU3D_TCF_PERFCOUNTER9_LOW_OFFSET                * 0x39DC
GPU3D_TCF_PERFCOUNTER10_SELECT_OFFSET            * 0x39E0
GPU3D_TCF_PERFCOUNTER10_HI_OFFSET                * 0x39E4
GPU3D_TCF_PERFCOUNTER10_LOW_OFFSET               * 0x39E8
GPU3D_TCF_PERFCOUNTER11_SELECT_OFFSET            * 0x39EC
GPU3D_TCF_PERFCOUNTER11_HI_OFFSET                * 0x39F0
GPU3D_TCF_PERFCOUNTER11_LOW_OFFSET               * 0x39F4
GPU3D_TCF_DEBUG_OFFSET                           * 0x3B00
GPU3D_TCA_FIFO_DEBUG_OFFSET                      * 0x3B04
GPU3D_TCA_PROBE_DEBUG_OFFSET                     * 0x3B08
GPU3D_TCA_TPC_DEBUG_OFFSET                       * 0x3B0C
GPU3D_TCB_CORE_DEBUG_OFFSET                      * 0x3B10
GPU3D_TCB_TAG0_DEBUG_OFFSET                      * 0x3B14
GPU3D_TCB_TAG1_DEBUG_OFFSET                      * 0x3B18
GPU3D_TCB_TAG2_DEBUG_OFFSET                      * 0x3B1C
GPU3D_TCB_TAG3_DEBUG_OFFSET                      * 0x3B20
GPU3D_TCB_FETCH_GEN_SECTOR_WALKER0_DEBUG_OFFSET  * 0x3B24
GPU3D_TCB_FETCH_GEN_WALKER_DEBUG_OFFSET          * 0x3B2C
GPU3D_TCB_FETCH_GEN_PIPE0_DEBUG_OFFSET           * 0x3B30
GPU3D_TCD_INPUT0_DEBUG_OFFSET                    * 0x3B40
GPU3D_TCD_DEGAMMA_DEBUG_OFFSET                   * 0x3B50
GPU3D_TCD_DXTMUX_SCTARB_DEBUG_OFFSET             * 0x3B54
GPU3D_TCD_DXTC_ARB_DEBUG_OFFSET                  * 0x3B58
GPU3D_TCD_STALLS_DEBUG_OFFSET                    * 0x3B5C
GPU3D_TCO_STALLS_DEBUG_OFFSET                    * 0x3B80
GPU3D_TCO_QUAD0_DEBUG0_OFFSET                    * 0x3B84
GPU3D_TCO_QUAD0_DEBUG1_OFFSET                    * 0x3B88
GPU3D_RB_BC_CONTROL_OFFSET                       * 0x3C04
GPU3D_RB_EDRAM_INFO_OFFSET                       * 0x3C08
GPU3D_RB_PERFCOUNTER0_SELECT_OFFSET              * 0x3C10
GPU3D_RB_PERFCOUNTER0_LOW_OFFSET                 * 0x3C20
GPU3D_RB_PERFCOUNTER0_HI_OFFSET                  * 0x3C24
GPU3D_RB_CRC_RD_PORT_OFFSET                      * 0x3C30
GPU3D_RB_CRC_CONTROL_OFFSET                      * 0x3C34
GPU3D_RB_CRC_MASK_OFFSET                         * 0x3C38
GPU3D_RB_TOTAL_SAMPLES_OFFSET                    * 0x3C3C
GPU3D_RB_ZPASS_SAMPLES_OFFSET                    * 0x3C40
GPU3D_RB_ZFAIL_SAMPLES_OFFSET                    * 0x3C44
GPU3D_RB_SFAIL_SAMPLES_OFFSET                    * 0x3C48
GPU3D_RB_DEBUG_0_OFFSET                          * 0x3C98
GPU3D_RB_DEBUG_1_OFFSET                          * 0x3C9C
GPU3D_RB_DEBUG_2_OFFSET                          * 0x3CA0
GPU3D_RB_DEBUG_3_OFFSET                          * 0x3CA4
GPU3D_RB_DEBUG_4_OFFSET                          * 0x3CA8
GPU3D_RB_FLAG_CONTROL_OFFSET                     * 0x3CAC
GPU3D_RB_BC_SPARES_OFFSET                        * 0x3CB0
GPU3D_RB_SURFACE_INFO_OFFSET                     * 0x8000
GPU3D_RB_COLOR_INFO_OFFSET                       * 0x8004
GPU3D_RB_DEPTH_INFO_OFFSET                       * 0x8008
GPU3D_COHER_DEST_BASE_0_OFFSET                   * 0x8018
GPU3D_COHER_DEST_BASE_1_OFFSET                   * 0x801C
GPU3D_COHER_DEST_BASE_2_OFFSET                   * 0x8020
GPU3D_COHER_DEST_BASE_3_OFFSET                   * 0x8024
GPU3D_COHER_DEST_BASE_4_OFFSET                   * 0x8028
GPU3D_COHER_DEST_BASE_5_OFFSET                   * 0x802C
GPU3D_COHER_DEST_BASE_6_OFFSET                   * 0x8030
GPU3D_COHER_DEST_BASE_7_OFFSET                   * 0x8034
GPU3D_PA_SC_SCREEN_SCISSOR_TL_OFFSET             * 0x8038
GPU3D_PA_SC_SCREEN_SCISSOR_BR_OFFSET             * 0x803C
GPU3D_PA_SC_WINDOW_OFFSET_OFFSET                 * 0x8200
GPU3D_PA_SC_WINDOW_SCISSOR_TL_OFFSET             * 0x8204
GPU3D_PA_SC_WINDOW_SCISSOR_BR_OFFSET             * 0x8208
GPU3D_VGT_MAX_VTX_INDX_OFFSET                    * 0x8400
GPU3D_VGT_MIN_VTX_INDX_OFFSET                    * 0x8404
GPU3D_VGT_INDX_OFFSET_OFFSET                     * 0x8408
GPU3D_VGT_MULTI_PRIM_IB_RESET_INDX_OFFSET        * 0x840C
GPU3D_RB_COLOR_MASK_OFFSET                       * 0x8410
GPU3D_RB_BLEND_RED_OFFSET                        * 0x8414
GPU3D_RB_BLEND_GREEN_OFFSET                      * 0x8418
GPU3D_RB_BLEND_BLUE_OFFSET                       * 0x841C
GPU3D_RB_BLEND_ALPHA_OFFSET                      * 0x8420
GPU3D_RB_FOG_COLOR_OFFSET                        * 0x8424
GPU3D_RB_STENCILREFMASK_BF_OFFSET                * 0x8430
GPU3D_RB_STENCILREFMASK_OFFSET                   * 0x8434
GPU3D_RB_ALPHA_REF_OFFSET                        * 0x8438
GPU3D_PA_CL_VPORT_XSCALE_OFFSET                  * 0x843C
GPU3D_PA_CL_VPORT_XOFFSET_OFFSET                 * 0x8440
GPU3D_PA_CL_VPORT_YSCALE_OFFSET                  * 0x8444
GPU3D_PA_CL_VPORT_YOFFSET_OFFSET                 * 0x8448
GPU3D_PA_CL_VPORT_ZSCALE_OFFSET                  * 0x844C
GPU3D_PA_CL_VPORT_ZOFFSET_OFFSET                 * 0x8450
GPU3D_SQ_PROGRAM_CNTL_OFFSET                     * 0x8600
GPU3D_SQ_CONTEXT_MISC_OFFSET                     * 0x8604
GPU3D_SQ_INTERPOLATOR_CNTL_OFFSET                * 0x8608
GPU3D_SQ_WRAPPING_0_OFFSET                       * 0x860C
GPU3D_SQ_WRAPPING_1_OFFSET                       * 0x8610
GPU3D_GFX_COPY_STATE_OFFSET                      * 0x87D0
GPU3D_SQ_CF_RD_BASE_OFFSET                       * 0x87D4
GPU3D_SQ_PS_PROGRAM_OFFSET                       * 0x87D8
GPU3D_SQ_VS_PROGRAM_OFFSET                       * 0x87DC
GPU3D_VGT_EVENT_INITIATOR_OFFSET                 * 0x87E4
GPU3D_VGT_DMA_BASE_OFFSET                        * 0x87E8
GPU3D_VGT_DMA_SIZE_OFFSET                        * 0x87EC
GPU3D_VGT_DRAW_INITIATOR_OFFSET                  * 0x87F0
GPU3D_VGT_IMMED_DATA_OFFSET                      * 0x87F4
GPU3D_VGT_BIN_BASE_OFFSET                        * 0x87F8
GPU3D_VGT_BIN_SIZE_OFFSET                        * 0x87FC
GPU3D_RB_DEPTHCONTROL_OFFSET                     * 0x8800
GPU3D_RB_BLENDCONTROL_OFFSET                     * 0x8804
GPU3D_RB_COLORCONTROL_OFFSET                     * 0x8808
GPU3D_VGT_CURRENT_BIN_ID_MAX_OFFSET              * 0x880C
GPU3D_PA_CL_CLIP_CNTL_OFFSET                     * 0x8810
GPU3D_PA_SU_SC_MODE_CNTL_OFFSET                  * 0x8814
GPU3D_PA_CL_VTE_CNTL_OFFSET                      * 0x8818
GPU3D_VGT_CURRENT_BIN_ID_MIN_OFFSET              * 0x881C
GPU3D_RB_MODECONTROL_OFFSET                      * 0x8820
GPU3D_PA_SU_POINT_SIZE_OFFSET                    * 0x8A00
GPU3D_PA_SU_POINT_MINMAX_OFFSET                  * 0x8A04
GPU3D_PA_SU_LINE_CNTL_OFFSET                     * 0x8A08
GPU3D_PA_SC_LINE_STIPPLE_OFFSET                  * 0x8A0C
GPU3D_PA_SC_VIZ_QUERY_OFFSET                     * 0x8A4C
GPU3D_VGT_ENHANCE_OFFSET                         * 0x8A50
GPU3D_PA_SC_LINE_CNTL_OFFSET                     * 0x8C00
GPU3D_PA_SC_AA_CONFIG_OFFSET                     * 0x8C04
GPU3D_PA_SU_VTX_CNTL_OFFSET                      * 0x8C08
GPU3D_PA_CL_GB_VERT_CLIP_ADJ_OFFSET              * 0x8C0C
GPU3D_PA_CL_GB_VERT_DISC_ADJ_OFFSET              * 0x8C10
GPU3D_PA_CL_GB_HORZ_CLIP_ADJ_OFFSET              * 0x8C14
GPU3D_PA_CL_GB_HORZ_DISC_ADJ_OFFSET              * 0x8C18
GPU3D_SQ_VS_CONST_OFFSET                         * 0x8C1C
GPU3D_SQ_PS_CONST_OFFSET                         * 0x8C20
GPU3D_PA_SC_AA_MASK_OFFSET                       * 0x8C48
GPU3D_VGT_VERTEX_REUSE_BLOCK_CNTL_OFFSET         * 0x8C58
GPU3D_VGT_OUT_DEALLOC_CNTL_OFFSET                * 0x8C5C
GPU3D_RB_COPY_CONTROL_OFFSET                     * 0x8C60
GPU3D_RB_COPY_DEST_BASE_OFFSET                   * 0x8C64
GPU3D_RB_COPY_DEST_PITCH_OFFSET                  * 0x8C68
GPU3D_RB_COPY_DEST_INFO_OFFSET                   * 0x8C6C
GPU3D_RB_COPY_DEST_PIXEL_OFFSET_OFFSET           * 0x8C70
GPU3D_RB_DEPTH_CLEAR_OFFSET                      * 0x8C74
GPU3D_RB_SAMPLE_COUNT_CTL_OFFSET                 * 0x8C90
GPU3D_RB_SAMPLE_COUNT_ADDR_OFFSET                * 0x8C94
GPU3D_RB_COLOR_DEST_MASK_OFFSET                  * 0x8C98
GPU3D_PA_SU_POLY_OFFSET_FRONT_SCALE_OFFSET       * 0x8E00
GPU3D_PA_SU_POLY_OFFSET_FRONT_OFFSET_OFFSET      * 0x8E04
GPU3D_PA_SU_POLY_OFFSET_BACK_SCALE_OFFSET        * 0x8E08
GPU3D_PA_SU_POLY_OFFSET_BACK_OFFSET_OFFSET       * 0x8E0C
GPU3D_SQ_CONSTANT_0_OFFSET                       * 0x10000
GPU3D_SQ_CONSTANT_1_OFFSET                       * 0x10004
GPU3D_SQ_CONSTANT_2_OFFSET                       * 0x10008
GPU3D_SQ_CONSTANT_3_OFFSET                       * 0x1000C
GPU3D_SQ_FETCH_0_OFFSET                          * 0x12000
GPU3D_SQ_FETCH_1_OFFSET                          * 0x12004
GPU3D_SQ_FETCH_2_OFFSET                          * 0x12008
GPU3D_SQ_FETCH_3_OFFSET                          * 0x1200C
GPU3D_SQ_FETCH_4_OFFSET                          * 0x12010
GPU3D_SQ_FETCH_5_OFFSET                          * 0x12014
GPU3D_SQ_CF_BOOLEANS_OFFSET                      * 0x12400
GPU3D_SQ_CF_LOOP_OFFSET                          * 0x12420
GPU3D_SQ_INSTRUCTION_ALU_0_OFFSET                * 0x14000
GPU3D_SQ_INSTRUCTION_ALU_1_OFFSET                * 0x14004
GPU3D_SQ_INSTRUCTION_ALU_2_OFFSET                * 0x14008
GPU3D_SQ_INSTRUCTION_VFETCH_0_OFFSET             * 0x14100
GPU3D_SQ_INSTRUCTION_VFETCH_1_OFFSET             * 0x14104
GPU3D_SQ_INSTRUCTION_VFETCH_2_OFFSET             * 0x14108
GPU3D_SQ_INSTRUCTION_TFETCH_0_OFFSET             * 0x1410C
GPU3D_SQ_INSTRUCTION_TFETCH_1_OFFSET             * 0x14110
GPU3D_SQ_INSTRUCTION_TFETCH_2_OFFSET             * 0x14114
GPU3D_SQ_INSTRUCTION_CF_EXEC_0_OFFSET            * 0x14200
GPU3D_SQ_INSTRUCTION_CF_EXEC_1_OFFSET            * 0x14204
GPU3D_SQ_INSTRUCTION_CF_EXEC_2_OFFSET            * 0x14208
GPU3D_SQ_INSTRUCTION_CF_LOOP_0_OFFSET            * 0x1420C
GPU3D_SQ_INSTRUCTION_CF_LOOP_1_OFFSET            * 0x14210
GPU3D_SQ_INSTRUCTION_CF_LOOP_2_OFFSET            * 0x14214
GPU3D_SQ_INSTRUCTION_CF_JMP_CALL_0_OFFSET        * 0x14218
GPU3D_SQ_INSTRUCTION_CF_JMP_CALL_1_OFFSET        * 0x1421C
GPU3D_SQ_INSTRUCTION_CF_JMP_CALL_2_OFFSET        * 0x14220
GPU3D_SQ_INSTRUCTION_CF_ALLOC_0_OFFSET           * 0x14224
GPU3D_SQ_INSTRUCTION_CF_ALLOC_1_OFFSET           * 0x14228
GPU3D_SQ_INSTRUCTION_CF_ALLOC_2_OFFSET           * 0x1422C

;#########################################
;# GPU2D - OPENVG registers
;#########################################
GPU2D_BASE_ADDR  * OPENVG_BASE_ADDR
; from SDK .. looks to be gpu ID stuff. common 2D and 3D
HW_GPU2D_AQHICLOCKCONTROL_OFFSET         * (0x0) ; Clock Control Register
HW_GPU2D_AQHIIDLE_OFFSET                 * (0x4) ; Idle Status Register
HW_GPU2D_AQAXICONFIG_OFFSET              * (0x8) ; AXI Configuration Register
HW_GPU2D_AQAXISTATUS_OFFSET              * (0xc) ; AXI Status Register
HW_GPU2D_AQINTRACKNOWLEDGE_OFFSET        * (0x10); Interrupt Acknowledge Register
HW_GPU2D_AQINTRENBL_OFFSET               * (0x14); Interrupt Enable Register (bits -> 1 to enable)
HW_GPU2D_AQIDENT_OFFSET                  * (0x18); Identification Register
HW_GPU2D_FEATURES_OFFSET                 * (0x1c); Features Register
HW_GPU2D_CHIPID_OFFSET                   * (0x20); Chip Identification Register
HW_GPU2D_CHIPREV_OFFSET                  * (0x24); Chip Revision Register
HW_GPU2D_CHIPDATE_OFFSET                 * (0x28); Chip Release Date Register
HW_GPU2D_CHIPTIME_OFFSET                 * (0x2c); Chip Release Time Register
HW_GPU2D_CHIPCUSTOMER_OFFSET             * (0x30); Chip Customer Register
HW_GPU2D_MINORFEATURES0_OFFSET           * (0x34); Minor Features Register 0
HW_GPU2D_CACHECONTROL_OFFSET             * (0x38); Cache Control Register
HW_GPU2D_RESETMEMCOUNTERS_OFFSET         * (0x3c); Reset Mem Counters Register (write 1 for each)
HW_GPU2D_TOTALREADS_OFFSET               * (0x40); Read Count Register
HW_GPU2D_TOTALWRITES_OFFSET              * (0x44); Write Count Register
HW_GPU2D_CHIPSPECS_OFFSET                * (0x48); Chip Specification Register
HW_GPU2D_TOTALWRITEBURSTS_OFFSET         * (0x4c); Write Data Count Register
HW_GPU2D_TOTALWRITEREQS_OFFSET           * (0x50); Write REQ Count Register
HW_GPU2D_TOTALWRITELASTS_OFFSET          * (0x54); Total WLAST Count Register
HW_GPU2D_TOTALREADBURSTS_OFFSET          * (0x58); Total Read Data Count Register
HW_GPU2D_TOTALREADREQS_OFFSET            * (0x5c); Total Read REQ Count Register
HW_GPU2D_TOTALREADLASTS_OFFSET           * (0x60); Total RLAST Count Register
HW_GPU2D_GPOUT0_OFFSET                   * (0x64); General Purpose Register 0
HW_GPU2D_GPOUT1_OFFSET                   * (0x68); General Purpose Register 1
HW_GPU2D_GPOUT2_OFFSET                   * (0x6c); General Purpose Register 2
HW_GPU2D_AXICONTROL_OFFSET               * (0x70); AXI Control Register
HW_GPU2D_MINORFEATURES1_OFFSET           * (0x74); Minor Features Register 1
HW_GPU2D_TOTALCYCLES_OFFSET              * (0x78); Total Cycle Counter Register
HW_GPU2D_TOTALIDLECYLES_OFFSET           * (0x7c); Total Idle Cycle Register
HW_GPU2D_CHIPSPECS2_OFFSET               * (0x80); Chip Specification Register
HW_GPU2D_MODULEPOWERCONTROLS_OFFSET      * (0x84); Power Control Register (chipminorfreatures2?
HW_GPU2D_MODULEPOWERMODULECONTROL_OFFSET * (0x88); Power Level Register   (chipminorfeatures3
HW_GPU2D_MODULEPOWERMODULESTATUS_OFFSET  * (0x8c); Power Status Register  (chipspecs3
; 94 chip minor features4
; 9c chipspecs4
; a0 chip minorfreatures5
; 104 (from powerbaseaddress
; 100 (from powerbaseaddress
; 0x660 dma state
; 0x664 dma address
; gpu enable, write 900 to 0x0 .. gpuisolate bit is bit 19..debugenable bit11
; 414 b7..0 axi outstanding limit
; powerbaseaddress = 0x100chipmodel==gcv30 nad revision < 2000, otherwise 0
; 55c, stuff to do with multigpu affinit
; 41c,418,428,420,424, write physical base addresses of chip in order
; 0x100 from powerbase, bit0 enable clock gating,( bit 9 dis PE clk gating
; 0x104 (power) bit 2 disable pe clock gating
; 0x104 (power  bit 4 PA clock gating
; 414 bit 12 HX_L2 disable
; 414 7..0 identity,chip2Dcontrol
; 104 (power) bit 7 TX clock gating
; 104 (power 17 RA HZ gating 16 RA EZ gating
; 654 addressw register
; 658control register bits 16, 15..0
; 658control 21..20 set bigendian
; 400AqMemoryFePageTableRegister
; 410AqMemoryRaPageTableRegister
; 404AqMemoryTxPageTableRegister
; 408AqMemoryPePageTableRegister
; 40cAqMemoryPezPageTableRegister
; 18c bit 0 MMU enable
; device is idle if FE address 664 = last end +8
; 414 20 idebug reg fast clear bypass
; reg0 bit9 clk enable?
; 100 (power) bit 0 disables clock gating
; 100 11 and 9..0 are clock gat enables. bit 8 fscalevalue
; all clocks off while loading frequency scaler
; reg4 bits 7..1 are pipe idle bits
; 454 profiler pixels rendered
; 470 wirte 23..16 and 11 for line above
; writing to 470 can reset counter
; 438 profiler gpu cycles counter
; 78 gpy total cycle counter
; 72 idle cycles counter
; write bit 0 to 470 23..16 (?) read colours killed from 454
; 1 .. depthkilled
; 2.. couolr drawn
; 3.. depth drawn
; 474 matches 460 and 464 to do with PA
; RA is 474 and 448
; TX is 474 and 44c
; MC is 478 and 468
; HI is 478 anf 46c
; 10c pulse eater enables
; reg0 bit10 soft reset
; gpu isolateion reg0 bit 19
; reg0 bits 16 and 17 reset register
; 554 bits 1..0 = 3 starts composition engine
; 188 mmu status
;190 + i*4 mmu statuses (i<=3)
; reg4 idle, reg c AXI
; reg 668 dmalow
; reg 66c dma hi
; idle 0..11 = FE<DE<PE<SHPA<SE<RA<TXVG<IM<SE<TS idle if 1 bit31 =1 if low power mode
; pipe select bits 23..20 of reg 0
; 43c,440,444 read0,read1,write0  8bit
; 130 eater1 bits 31..16



; from elswhere .. reliability ???
GPU2D_WR_IRQENABLE_OFFSET * 0x438
GPU2D_WR_IRQENABLE   * (GPU2D_BASE_ADDR+GPU2D_WR_IRQENABLE_OFFSET)
GPU2D_RD_IRQENABLE_OFFSET * 0x038
GPU2D_RD_IRQENABLE   * (GPU2D_BASE_ADDR+GPU2D_RD_IRQENABLE_OFFSET)

;#########################################
;# L2CC Program control registers
;#########################################
L2CC_R0_CACHE_ID_OFFSET * 0x0000
L2CC_R0_CACHE_TYPE_OFFSET * 0x0004
L2CC_R1_CNTL_OFFSET * 0x0100
L2CC_R1_AUX_CNTL_OFFSET * 0x0104
L2CC_R2_EVENT_CNT_CNTL_OFFSET * 0x0200
L2CC_R2_EVENT_CNT1_CONFIG_OFFSET * 0x0204
L2CC_R2_EVENT_CNT0_CONFIG_OFFSET * 0x0208
L2CC_R2_EVENT_CNT1_VALUE_OFFSET * 0x020C
L2CC_R2_EVENT_CNT0_VALUE_OFFSET * 0x0210
L2CC_R2_INT_MASK_OFFSET * 0x0214
L2CC_R2_MASKED_INT_STATUS_OFFSET * 0x0218
L2CC_R2_RAW_INT_STATUS_OFFSET * 0x021C
L2CC_R2_INT_CLEAR_OFFSET * 0x0220
L2CC_R7_CACHE_SYNC_OFFSET * 0x0730
L2CC_R7_INVAL_BY_PA_OFFSET * 0x0770
L2CC_R7_INVAL_BY_WAY_OFFSET * 0x077C
L2CC_R7_CLEAN_BY_PA_OFFSET * 0x07B0
L2CC_R7_CLEAN_BY_IDXWAY_OFFSET * 0x07B8
L2CC_R7_CLEAN_BY_WAY_OFFSET * 0x07BC
L2CC_R7_CLEANINVAL_LINE_BY_PA_OFFSET * 0x07F0
L2CC_R7_CLEANINVAL_LINE_BY_IDXWAY_OFFSET * 0x07FB
L2CC_R7_CLEANINVAL_BY_WAY_OFFSET * 0x07FC
L2CC_R9_LOCKDOWN_BY_WAY_D_OFFSET * 0x0900
L2CC_R9_LOCKDOWN_BY_WAY_I_OFFSET * 0x0904
L2CC_R15_TEST_OPER_OFFSET * 0x0F00
L2CC_R15_LINE_DATA_0_OFFSET * 0x0F10
L2CC_R15_LINE_DATA_1_OFFSET * 0x0F14
L2CC_R15_LINE_DATA_2_OFFSET * 0x0F18
L2CC_R15_LINE_DATA_3_OFFSET * 0x0F1C
L2CC_R15_LINE_DATA_4_OFFSET * 0x0F20
L2CC_R15_LINE_DATA_5_OFFSET * 0x0F24
L2CC_R15_LINE_DATA_6_OFFSET * 0x0F28
L2CC_R15_LINE_DATA_7_OFFSET * 0x0F2C
L2CC_R15_LINE_TAG_OFFSET                         * 0x0F30
L2CC_R15_DBG_CNTL_OFFSET * 0x0F40
;#########################################
;# EVTMON
;#########################################
EVTMON_EMMC_OFFSET          * 0x000
EVTMON_EMCS_OFFSET          * 0x004
EVTMON_EMCC0_OFFSET         * 0x008
EVTMON_EMCC1_OFFSET         * 0x00c
EVTMON_EMCC2_OFFSET         * 0x010
EVTMON_EMCC3_OFFSET         * 0x014
EVTMON_EMCC4_OFFSET         * 0x018
EVTMON_EMCC5_OFFSET         * 0x01c
EVTMON_EMC0_OFFSET          * 0x020
EVTMON_EMC1_OFFSET          * 0x024
EVTMON_EMC2_OFFSET          * 0x028
EVTMON_EMC3_OFFSET          * 0x02c
EVTMON_EMC4_OFFSET          * 0x030
EVTMON_EMC5_OFFSET          * 0x034
EVTMON_PNNC0_OFFSET         * 0x040
EVTMON_PNNC1_OFFSET         * 0x044
EVTMON_PNNC2_OFFSET         * 0x048
EVTMON_CCNT_OFFSET          * 0x04c
EVTMON_PMN0_OFFSET          * 0x050
EVTMON_PMN1_OFFSET          * 0x054
EVTMON_PMN2_OFFSET          * 0x058
EVTMON_PMN3_OFFSET          * 0x05c
EVTMON_PMN4_OFFSET          * 0x060
EVTMON_PMN5_OFFSET          * 0x064
;#########################################
;# Debug ROM
;#########################################

;#########################################
;# ETB
;#########################################

;#########################################
;# ETM
;#########################################

;#########################################
;# TPIU
;#########################################

;#########################################
;# CTI
;#########################################
CTICONTROL_OFFSET * 0x000
CTIINTACK_OFFSET * 0x010
CTIAPPSET_OFFSET * 0x014
CTIAPPCLEAR_OFFSET * 0x018
CTIAPPPULSE_OFFSET * 0x01C
CTIINEN0_OFFSET * 0x020
CTIINEN1_OFFSET * 0x024
CTIINEN2_OFFSET * 0x028
CTIINEN3_OFFSET * 0x02C
CTIINEN4_OFFSET * 0x030
CTIINEN5_OFFSET * 0x034
CTIINEN6_OFFSET * 0x038
CTIINEN7_OFFSET * 0x03C
CTIOUTEN0_OFFSET * 0x0A0
CTIOUTEN1_OFFSET * 0x0A4
CTIOUTEN2_OFFSET * 0x0A8
CTIOUTEN3_OFFSET * 0x0AC
CTIOUTEN4_OFFSET * 0x0B0
CTIOUTEN5_OFFSET * 0x0B4
CTIOUTEN6_OFFSET * 0x0B8
CTIOUTEN7_OFFSET * 0x0BC
CTITRIGINSTATUS_OFFSET * 0x130
CTITRIGOUTSTATUS_OFFSET * 0x134
CTICHINSTATUS_OFFSET * 0x138
CTICHOUTSTATUS_OFFSET * 0x13C
CTIGATE_OFFSET * 0x140
ASICCTL_OFFSET * 0x144
CTS_OFFSET * 0xFA0
CTC_OFFSET * 0xFA4
ITCR_OFFSET * 0xF00
ITCHINACK_OFFSET * 0xEDC
ITTRIGINACK_OFFSET * 0xEE0
ITCHOUT_OFFSET * 0xEE4
ITTRIGOUT_OFFSET * 0xEE8
ITCHOUTACK_OFFSET * 0xEEC
ITTRIGOUTACK_OFFSET * 0xEF0
ITCHIN_OFFSET * 0xEF4
ITTRIGIN_OFFSET * 0xEF8
CTILOCK_OFFSET * 0xFB0
CTILOCKSTATUS_OFFSET * 0xFB4
AUTHENSTATUS_OFFSET * 0xFB8
DEVICEID_OFFSET * 0xFC8
DEVICETYPEID_OFFSET * 0xFCC
PERIPHID0_OFFSET * 0xFE0
PERIPHID1_OFFSET * 0xFE4
PERIPHID2_OFFSET * 0xFE8
PERIPHID3_OFFSET * 0xFEC
PERIPHID4_OFFSET * 0xFD0
COMPONENTID0_OFFSET * 0xFF0
COMPONENTID1_OFFSET * 0xFF4
COMPONENTID2_OFFSET * 0xFF8
COMPONENTID3_OFFSET * 0xFFC

;#########################################
;# Debug Data Funnel
;#########################################

;#########################################
;# CSD0 SDRAM/DDR
;#########################################

;#########################################
;# CSD1 SDRAM/DDR
;#########################################

;#########################################
;# CS0 (Flash) 128MB
;#########################################

;#########################################
;# CS1 (Flash) 64MB
;#########################################

;#########################################
;# CS2 (sram)
;#########################################

;#########################################
;# CS3 (Spare)
;#########################################

;#########################################
;#  CS4 (Spare)
;#########################################

;#########################################
;# CS5 (spare)
;#########################################

;#########################################
;# Nand Flash
;#########################################

;#########################################
;# MMDC registers
;#########################################

;DDR LOGIC
MDCTL_OFFSET * 0x00
MDPDC_OFFSET * 0x04
MDOTC_OFFSET * 0x08
MDCFG0_OFFSET * 0x0C
MDCFG1_OFFSET * 0x10
MDCFG2_OFFSET * 0x14
MDMISC_OFFSET * 0x18
MDSCR_OFFSET * 0x1C
MDREF_OFFSET * 0x20
MDWCC_OFFSET * 0x24
MDRCC_OFFSET * 0x28
MDRWD_OFFSET * 0x2C
MDOR_OFFSET         * 0x30
MDMRR_OFFSET * 0x34
MDCFG3LP_OFFSET * 0x38
MDMR4_OFFSET * 0x3C
MDASP_OFFSET * 0x40

;ADOPT
ADOPT_BASE_ADDR  * 0x400
MAARCR_OFFSET     * ADOPT_BASE_ADDR + 0x00    ; ARCR
MAPSR_OFFSET      * ADOPT_BASE_ADDR + 0x04    ; PSR (former MCR0 and PSM0)
MAEXIDR0_OFFSET   * ADOPT_BASE_ADDR + 0x08    ; Exclusive ID Monitor register0
MAEXIDR1_OFFSET   * ADOPT_BASE_ADDR + 0x0c    ; Exclusive ID Monitor register1
MADPCR0_OFFSET    * ADOPT_BASE_ADDR + 0x10    ; Debug and Profiling Control register0
MADPCR1_OFFSET    * ADOPT_BASE_ADDR + 0x14    ; Debug and Profiling Control register1
MADPSR0_OFFSET    * ADOPT_BASE_ADDR + 0x18    ; Debug and Profiling Control register0
MADPSR1_OFFSET    * ADOPT_BASE_ADDR + 0x1c    ; Debug and Profiling Control register1
MADPSR2_OFFSET    * ADOPT_BASE_ADDR + 0x20    ; Debug and Profiling Control register2
MADPSR3_OFFSET    * ADOPT_BASE_ADDR + 0x24    ; Debug and Profiling Control register3
MADPSR4_OFFSET    * ADOPT_BASE_ADDR + 0x28    ; Debug and Profiling Control register2
MADPSR5_OFFSET    * ADOPT_BASE_ADDR + 0x2c    ; Debug and Profiling Control register2
MASBS0_OFFSET     * ADOPT_BASE_ADDR + 0x30    ; Step by Step Address
MASBS1_OFFSET     * ADOPT_BASE_ADDR + 0x34    ; Step by Step Controls
MAGENP_OFFSET     * ADOPT_BASE_ADDR + 0x40    ; General purpose register

;DDR_PHY
PHY_BASE_ADDR  * 0x800
MPZQHWCTRL_OFFSET   * PHY_BASE_ADDR + 0x00
MPZQSWCTRL_OFFSET   * PHY_BASE_ADDR + 0x04
MPWLGCR_OFFSET      * PHY_BASE_ADDR + 0x08
MPWLDECTRL0_OFFSET  * PHY_BASE_ADDR + 0x0C
MPWLDECTRL1_OFFSET  * PHY_BASE_ADDR + 0x10
MPWLDLST_OFFSET     * PHY_BASE_ADDR + 0x14
MPODTCTRL_OFFSET    * PHY_BASE_ADDR + 0x18
MPRDDQBY0DL_OFFSET  * PHY_BASE_ADDR + 0x1C
MPRDDQBY1DL_OFFSET  * PHY_BASE_ADDR + 0x20
MPRDDQBY2DL_OFFSET  * PHY_BASE_ADDR + 0x24
MPRDDQBY3DL_OFFSET  * PHY_BASE_ADDR + 0x28
MPWRDQBY0DL_OFFSET  * PHY_BASE_ADDR + 0x2C
MPWRDQBY1DL_OFFSET  * PHY_BASE_ADDR + 0x30
MPWRDQBY2DL_OFFSET  * PHY_BASE_ADDR + 0x34
MPWRDQBY3DL_OFFSET  * PHY_BASE_ADDR + 0x38
MPDGCTRL0_OFFSET    * PHY_BASE_ADDR + 0x3C
MPDGCTRL1_OFFSET    * PHY_BASE_ADDR + 0x40
MPDGDLST_OFFSET     * PHY_BASE_ADDR + 0x44
MPRDDLCTL_OFFSET    * PHY_BASE_ADDR + 0x48
MPRDDLST_OFFSET     * PHY_BASE_ADDR + 0x4C
MPWRDLCTL_OFFSET    * PHY_BASE_ADDR + 0x50
MPWRDLST_OFFSET     * PHY_BASE_ADDR + 0x54
MPSDCTRL_OFFSET     * PHY_BASE_ADDR + 0x58
MPZQLP2CTL_OFFSET   * PHY_BASE_ADDR + 0x5C
MPRDDLHWCTL_OFFSET  * PHY_BASE_ADDR + 0x60
MPWRDLHWCTL_OFFSET  * PHY_BASE_ADDR + 0x64
MPRDDLHWST0_OFFSET  * PHY_BASE_ADDR + 0x68
MPRDDLHWST1_OFFSET  * PHY_BASE_ADDR + 0x6C
MPWRDLHWST0_OFFSET  * PHY_BASE_ADDR + 0x70
MPWRDLHWST1_OFFSET  * PHY_BASE_ADDR + 0x74
MPWLHWERR_OFFSET    * PHY_BASE_ADDR + 0x78
MPDGHWST0_OFFSET    * PHY_BASE_ADDR + 0x7C
MPDGHWST1_OFFSET    * PHY_BASE_ADDR + 0x80
MPDGHWST2_OFFSET    * PHY_BASE_ADDR + 0x84
MPDGHWST3_OFFSET    * PHY_BASE_ADDR + 0x88
MPPDCMPR1_OFFSET    * PHY_BASE_ADDR + 0x8C
MPPDCMPR2_OFFSET    * PHY_BASE_ADDR + 0x90
MPSWDAR_OFFSET      * PHY_BASE_ADDR + 0x94
MPSWDRDR0_OFFSET    * PHY_BASE_ADDR + 0x98
MPSWDRDR1_OFFSET    * PHY_BASE_ADDR + 0x9C
MPSWDRDR2_OFFSET    * PHY_BASE_ADDR + 0xA0
MPSWDRDR3_OFFSET    * PHY_BASE_ADDR + 0xA4
MPSWDRDR4_OFFSET    * PHY_BASE_ADDR + 0xA8
MPSWDRDR5_OFFSET    * PHY_BASE_ADDR + 0xAC
MPSWDRDR6_OFFSET    * PHY_BASE_ADDR + 0xB0
MPSWDRDR7_OFFSET    * PHY_BASE_ADDR + 0xB4
MPMUR0_OFFSET       * PHY_BASE_ADDR + 0xB8
MPWRCADL_OFFSET     * PHY_BASE_ADDR + 0xBC
MPDCCR_OFFSET       * PHY_BASE_ADDR + 0xC0
MPBC_OFFSET         *   PHY_BASE_ADDR + 0xC4

;#########################################
;# WEIM registers
;;#########################################
;WEIM_CS0_CTL_REG * 0x000
;WEIM_CS0_CTL_REG2 * 0x004
;WEIM_CS0_RD_CTL_REG1 * 0x008
;WEIM_CS0_RD_CTL_REG2 * 0x00C
;WEIM_CS0_WR_CTL_REG * 0x010
;WEIM_CS0_WR_CTL_REG2 * 0x014
;WEIM_CS1_CTL_REG * 0x018
;WEIM_CS1_CTL_REG2 * 0x01C
;WEIM_CS1_RD_CTL_REG1 * 0x020
;WEIM_CS1_RD_CTL_REG2 * 0x024
;WEIM_CS1_WR_CTL_REG * 0x028
;WEIM_CS1_WR_CTL_REG2 * 0x02C
;WEIM_CS2_CTL_REG * 0x030
;WEIM_CS2_CTL_REG2 * 0x034
;WEIM_CS2_RD_CTL_REG1 * 0x038
;WEIM_CS2_RD_CTL_REG2 * 0x03c
;WEIM_CS2_WR_CTL_REG * 0x040
;WEIM_CS2_WR_CTL_REG2 * 0x044
;WEIM_CS3_CTL_REG * 0x048
;WEIM_CS3_CTL_REG2 * 0x04C
;WEIM_CS3_RD_CTL_REG1 * 0x050
;WEIM_CS3_RD_CTL_REG2 * 0x054
;WEIM_CS3_WR_CTL_REG * 0x058
;WEIM_CS3_WR_CTL_REG2 * 0x05c
;WEIM_CS4_CTL_REG * 0x060
;WEIM_CS4_CTL_REG2 * 0x064
;WEIM_CS4_RD_CTL_REG1 * 0x068
;WEIM_CS4_RD_CTL_REG2 * 0x06C
;WEIM_CS4_WR_CTL_REG * 0x070
;WEIM_CS4_WR_CTL_REG2 * 0x074
;WEIM_CS5_CTL_REG * 0x078
;WEIM_CS5_CTL_REG2 * 0x07c
;WEIM_CS5_RD_CTL_REG1 * 0x080
;WEIM_CS5_RD_CTL_REG2 * 0x084
;WEIM_CS5_WR_CTL_REG * 0x088
;WEIM_CS5_WR_CTL_REG2 * 0x08c
;WEIM_CONFIG_REG * 0x090
;WEIM_IP_ACCESS_REG * 0x094
;WEIM_ERR_ADDR_REG * 0x098
;
;WEIM_CS0_CTL_REG_ADDR       * WEIM_IPS_BASE_ADDR+WEIM_CS0_CTL_REG
;WEIM_CS0_CTL_REG2_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_CS0_CTL_REG2
;WEIM_CS0_RD_CTL_REG1_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS0_RD_CTL_REG1
;WEIM_CS0_RD_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS0_RD_CTL_REG2
;WEIM_CS0_WR_CTL_REG_ADDR    * WEIM_IPS_BASE_ADDR+WEIM_CS0_WR_CTL_REG
;WEIM_CS0_WR_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS0_WR_CTL_REG2
;WEIM_CS1_CTL_REG_ADDR       * WEIM_IPS_BASE_ADDR+WEIM_CS1_CTL_REG
;WEIM_CS1_CTL_REG2_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_CS1_CTL_REG2
;WEIM_CS1_RD_CTL_REG1_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS1_RD_CTL_REG1
;WEIM_CS1_RD_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS1_RD_CTL_REG2
;WEIM_CS1_WR_CTL_REG_ADDR    * WEIM_IPS_BASE_ADDR+WEIM_CS1_WR_CTL_REG
;WEIM_CS1_WR_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS1_WR_CTL_REG2
;WEIM_CS2_CTL_REG_ADDR       * WEIM_IPS_BASE_ADDR+WEIM_CS2_CTL_REG
;WEIM_CS2_CTL_REG2_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_CS2_CTL_REG2
;WEIM_CS2_RD_CTL_REG1_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS2_RD_CTL_REG1
;WEIM_CS2_RD_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS2_RD_CTL_REG2
;WEIM_CS2_WR_CTL_REG_ADDR    * WEIM_IPS_BASE_ADDR+WEIM_CS2_WR_CTL_REG
;WEIM_CS2_WR_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS2_WR_CTL_REG2
;WEIM_CS3_CTL_REG_ADDR       * WEIM_IPS_BASE_ADDR+WEIM_CS3_CTL_REG
;WEIM_CS3_CTL_REG2_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_CS3_CTL_REG2
;WEIM_CS3_RD_CTL_REG1_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS3_RD_CTL_REG1
;WEIM_CS3_RD_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS3_RD_CTL_REG2
;WEIM_CS3_WR_CTL_REG_ADDR    * WEIM_IPS_BASE_ADDR+WEIM_CS3_WR_CTL_REG
;WEIM_CS3_WR_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS3_WR_CTL_REG2
;WEIM_CS4_CTL_REG_ADDR       * WEIM_IPS_BASE_ADDR+WEIM_CS4_CTL_REG
;WEIM_CS4_CTL_REG2_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_CS4_CTL_REG2
;WEIM_CS4_RD_CTL_REG1_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS4_RD_CTL_REG1
;WEIM_CS4_RD_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS4_RD_CTL_REG2
;WEIM_CS4_WR_CTL_REG_ADDR    * WEIM_IPS_BASE_ADDR+WEIM_CS4_WR_CTL_REG
;WEIM_CS4_WR_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS4_WR_CTL_REG2
;WEIM_CS5_CTL_REG_ADDR       * WEIM_IPS_BASE_ADDR+WEIM_CS5_CTL_REG
;WEIM_CS5_CTL_REG2_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_CS5_CTL_REG2
;WEIM_CS5_RD_CTL_REG1_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS5_RD_CTL_REG1
;WEIM_CS5_RD_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS5_RD_CTL_REG2
;WEIM_CS5_WR_CTL_REG_ADDR    * WEIM_IPS_BASE_ADDR+WEIM_CS5_WR_CTL_REG
;WEIM_CS5_WR_CTL_REG2_ADDR   * WEIM_IPS_BASE_ADDR+WEIM_CS5_WR_CTL_REG2
;WEIM_CONFIG_REG_ADDR        * WEIM_IPS_BASE_ADDR+WEIM_CONFIG_REG
;WEIM_IP_ACCESS_REG_ADDR     * WEIM_IPS_BASE_ADDR+WEIM_IP_ACCESS_REG
;WEIM_ERR_ADDR_REG_ADDR      * WEIM_IPS_BASE_ADDR+WEIM_ERR_ADDR_REG

;#########################################
;# AIPS 1 off platform global module enable no.1
;#########################################
AIPS_MPROT0_7_OFFSET * 0x00
AIPS_MPROT8_15_OFFSET * 0x04
AIPS_PACR0_7_OFFSET * 0x20
AIPS_PACR8_15_OFFSET * 0x24
AIPS_PACR16_23_OFFSET * 0x28
AIPS_PACR24_31_OFFSET * 0x2C
AIPS_OPACR0_7_OFFSET * 0x40
AIPS_OPACR8_15_OFFSET * 0x44
AIPS_OPACR16_23_OFFSET * 0x48
AIPS_OPACR24_31_OFFSET * 0x4C
AIPS_OPACR32_33_OFFSET * 0x50

;#########################################
;#  CSU
;#########################################
CSU_CSL0_OFFSET * 0x0
CSU_CSL1_OFFSET * 0x4
CSU_CSL2_OFFSET * 0x8
CSU_CSL3_OFFSET * 0xC
CSU_CSL4_OFFSET * 0x10
CSU_CSL5_OFFSET * 0x14
CSU_CSL6_OFFSET * 0x18
CSU_CSL7_OFFSET * 0x1C
CSU_CSL8_OFFSET * 0x20
CSU_CSL9_OFFSET * 0x24
CSU_CSL10_OFFSET * 0x28
CSU_CSL11_OFFSET * 0x2C
CSU_CSL12_OFFSET * 0x30
CSU_CSL13_OFFSET * 0x34
CSU_CSL14_OFFSET * 0x38
CSU_CSL15_OFFSET * 0x3C
CSU_CSL16_OFFSET * 0x40
CSU_CSL17_OFFSET * 0x44
CSU_CSL18_OFFSET * 0x48
CSU_CSL19_OFFSET * 0x4C
CSU_CSL20_OFFSET * 0x50
CSU_CSL21_OFFSET * 0x54
CSU_CSL22_OFFSET * 0x58
CSU_CSL23_OFFSET * 0x5C
CSU_CSL24_OFFSET * 0x60
CSU_CSL25_OFFSET * 0x64
CSU_CSL26_OFFSET * 0x68
CSU_CSL27_OFFSET * 0x6C
CSU_CSL28_OFFSET * 0x70
CSU_CSL29_OFFSET * 0x74
CSU_CSL30_OFFSET * 0x78
CSU_CSL31_OFFSET * 0x7C
CSU_CSL32_OFFSET * 0x80
CSU_CSL33_OFFSET * 0x84
CSU_CSL34_OFFSET * 0x88
CSU_CSL35_OFFSET * 0x8C
CSU_CSL36_OFFSET * 0x90
CSU_CSL37_OFFSET * 0x94
CSU_CSL38_OFFSET * 0x98
CSU_CSL39_OFFSET * 0x9C
CSU_CSL40_OFFSET * 0xA0
CSU_CSL41_OFFSET * 0xA4
CSU_CSL42_OFFSET * 0xA8
CSU_CSL43_OFFSET * 0xAC
CSU_CSL44_OFFSET * 0xB0
CSU_CSL45_OFFSET * 0xB4
CSU_CSL46_OFFSET * 0xB8
CSU_CSL47_OFFSET * 0xBC
CSU_CSL48_OFFSET * 0xC0
CSU_CSL49_OFFSET * 0xC4
CSU_CSL50_OFFSET * 0xC8
CSU_CSL51_OFFSET * 0xCC
CSU_CSL52_OFFSET * 0xD0
CSU_CSL53_OFFSET * 0xD4
CSU_CSL54_OFFSET * 0xD8
CSU_CSL55_OFFSET * 0xDC
CSU_CSL56_OFFSET * 0xE0
CSU_CSL57_OFFSET * 0xE4
CSU_CSL58_OFFSET * 0xE8
CSU_CSL59_OFFSET * 0xEC
CSU_CSL60_OFFSET * 0xF0
CSU_CSL61_OFFSET * 0xF4
CSU_CSL62_OFFSET * 0xF8
CSU_CSL63_OFFSET * 0xFC
CSU_HP0_OFFSET * 0x200
CSU_HP1_OFFSET * 0x204
CSU_SA0_OFFSET * 0x218
CSU_SA1_OFFSET * 0x21C
CSU_AMASK0_OFFSET * 0x230
CSU_AMASK1_OFFSET * 0x234
CSU_AROUT0_OFFSET * 0x244
CSU_AROUT1_OFFSET * 0x248
CSU_AROUT2_OFFSET * 0x24C
CSU_AROUT3_OFFSET * 0x250
CSU_AROUT4_OFFSET * 0x254
CSU_AROUT5_OFFSET * 0x258
CSU_AROUT6_OFFSET * 0x25C
CSU_AROUT7_OFFSET * 0x260
CSU_AROUT8_OFFSET * 0x264
CSU_AROUT9_OFFSET * 0x268
CSU_AROUT10_OFFSET * 0x26C
CSU_AROUT11_OFFSET * 0x270
CSU_AROUT12_OFFSET * 0x274
CSU_AROUT13_OFFSET * 0x278
CSU_AROUT14_OFFSET * 0x27C
CSU_AROUT15_OFFSET * 0x280
CSU_AROUT16_OFFSET * 0x284
CSU_AROUT17_OFFSET * 0x288
CSU_AROUT18_OFFSET * 0x28C
CSU_AROUT19_OFFSET * 0x290
CSU_AROUT20_OFFSET * 0x294
CSU_AROUT21_OFFSET * 0x298
CSU_AROUT22_OFFSET * 0x29C
CSU_AROUT23_OFFSET * 0x2A0
CSU_AROUT24_OFFSET * 0x2A4
CSU_AROUT25_OFFSET * 0x2A8
CSU_AROUT26_OFFSET * 0x2AC
CSU_AROUT27_OFFSET * 0x2B0
CSU_AROUT28_OFFSET * 0x2B4
CSU_AROUT29_OFFSET * 0x2B8
CSU_AROUT30_OFFSET * 0x2BC
CSU_AROUT31_OFFSET * 0x2C0
CSU_ASOFT0_OFFSET * 0x344
CSU_ACOUNTER0_OFFSET * 0x348
CSU_ACONTROL0_OFFSET * 0x34C
CSU_HPCONTROL0_OFFSET * 0x358
CSU_HPCONTROL1_OFFSET * 0x35C
CSU_ICR0_OFFSET * 0x368
CSU_ICR1_OFFSET * 0x36C
CSU_ISR0_OFFSET * 0x378
CSU_ISR1_OFFSET * 0x37C
;#########################################
;# SDMA(pors IPS_HOST)
;#########################################
SDMA_MC0PTR_OFFSET          * 0x00
SDMA_INTR_OFFSET           * 0x04
SDMA_STOP_STAT_OFFSET       * 0x08
SDMA_HSTART_OFFSET          * 0x0C
SDMA_EVTOVR_OFFSET          * 0x10
SDMA_DSPOVR_OFFSET          * 0x14
SDMA_HOSTOVR_OFFSET         * 0x18
SDMA_EVTPEND_OFFSET         * 0x1C
SDMA_DSPENBL_OFFSET        * 0x20
SDMA_RESET_OFFSET           * 0x24
SDMA_EVTERR_OFFSET          * 0x28
SDMA_INTRMASK_OFFSET        * 0x2C
SDMA_PSW_OFFSET             * 0x30
SDMA_EVTERRDBG_OFFSET      * 0x34
SDMA_CONFIG_OFFSET         * 0x38
SDMA_LOCK_OFFSET            * 0x3C
SDMA_ONCE_ENB_OFFSET        * 0x40
SDMA_ONCE_DATA_OFFSET       * 0x44
SDMA_ONCE_INSTR_OFFSET      * 0x48
SDMA_ONCE_STAT_OFFSET       * 0x4C
SDMA_ONCE_CMD_OFFSET        * 0x50
SDMA_ILLINSTADDR_OFFSET     * 0x58
SDMA_CHN0ADDR_OFFSET        * 0x5C
SDMA_EVT_MIRROR_OFFSET      * 0x60
SDMA_EVT_MIRROR2_OFFSET     * 0x64
SDMA_XTRIG_CONF1_OFFSET     * 0x70
SDMA_XTRIG_CONF2_OFFSET     * 0x74
SDMA_CHNPRI00_OFFSET       * 0x100
SDMA_CHNPRI01_OFFSET        * 0x104
SDMA_CHNPRI02_OFFSET       * 0x108
SDMA_CHNPRI03_OFFSET       * 0x10C
SDMA_CHNPRI04_OFFSET        * 0x110
SDMA_CHNPRI05_OFFSET        * 0x114
SDMA_CHNPRI06_OFFSET       * 0x118
SDMA_CHNPRI07_OFFSET        * 0x11C
SDMA_CHNPRI08_OFFSET        * 0x120
SDMA_CHNPRI09_OFFSET        * 0x124
SDMA_CHNPRI10_OFFSET       * 0x128
SDMA_CHNPRI11_OFFSET       * 0x12C
SDMA_CHNPRI12_OFFSET        * 0x130
SDMA_CHNPRI13_OFFSET        * 0x134
SDMA_CHNPRI14_OFFSET        * 0x138
SDMA_CHNPRI15_OFFSET        * 0x13C
SDMA_CHNPRI16_OFFSET        * 0x140
SDMA_CHNPRI17_OFFSET        * 0x144
SDMA_CHNPRI18_OFFSET        * 0x148
SDMA_CHNPRI19_OFFSET        * 0x14C
SDMA_CHNPRI20_OFFSET        * 0x150
SDMA_CHNPRI21_OFFSET        * 0x154
SDMA_CHNPRI22_OFFSET        * 0x158
SDMA_CHNPRI23_OFFSET        * 0x15C
SDMA_CHNPRI24_OFFSET        * 0x160
SDMA_CHNPRI25_OFFSET        * 0x164
SDMA_CHNPRI26_OFFSET        * 0x168
SDMA_CHNPRI27_OFFSET        * 0x16C
SDMA_CHNPRI28_OFFSET        * 0x170
SDMA_CHNPRI29_OFFSET        * 0x174
SDMA_CHNPRI30_OFFSET        * 0x178
SDMA_CHNPRI31_OFFSET        * 0x17C
SDMA_CHNENBL00_OFFSET        * 0x200
SDMA_CHNENBL01_OFFSET        * 0x204
SDMA_CHNENBL02_OFFSET        * 0x208
SDMA_CHNENBL03_OFFSET        * 0x20C
SDMA_CHNENBL04_OFFSET        * 0x210
SDMA_CHNENBL05_OFFSET        * 0x214
SDMA_CHNENBL06_OFFSET        * 0x218
SDMA_CHNENBL07_OFFSET        * 0x21C
SDMA_CHNENBL08_OFFSET        * 0x220
SDMA_CHNENBL09_OFFSET        * 0x224
SDMA_CHNENBL10_OFFSET        * 0x228
SDMA_CHNENBL11_OFFSET        * 0x22C
SDMA_CHNENBL12_OFFSET        * 0x230
SDMA_CHNENBL13_OFFSET        * 0x234
SDMA_CHNENBL14_OFFSET        * 0x238
SDMA_CHNENBL15_OFFSET        * 0x23C
SDMA_CHNENBL16_OFFSET        * 0x240
SDMA_CHNENBL17_OFFSET        * 0x244
SDMA_CHNENBL18_OFFSET        * 0x248
SDMA_CHNENBL19_OFFSET        * 0x24C
SDMA_CHNENBL20_OFFSET        * 0x250
SDMA_CHNENBL21_OFFSET        * 0x254
SDMA_CHNENBL22_OFFSET        * 0x258
SDMA_CHNENBL23_OFFSET        * 0x25C
SDMA_CHNENBL24_OFFSET        * 0x260
SDMA_CHNENBL25_OFFSET        * 0x264
SDMA_CHNENBL26_OFFSET        * 0x268
SDMA_CHNENBL27_OFFSET        * 0x26C
SDMA_CHNENBL28_OFFSET        * 0x270
SDMA_CHNENBL29_OFFSET        * 0x274
SDMA_CHNENBL30_OFFSET        * 0x278
SDMA_CHNENBL31_OFFSET        * 0x27C
SDMA_CHNENBL32_OFFSET        * 0x280
SDMA_CHNENBL33_OFFSET        * 0x284
SDMA_CHNENBL34_OFFSET        * 0x288
SDMA_CHNENBL35_OFFSET        * 0x28C
SDMA_CHNENBL36_OFFSET        * 0x290
SDMA_CHNENBL37_OFFSET        * 0x294
SDMA_CHNENBL38_OFFSET        * 0x298
SDMA_CHNENBL39_OFFSET        * 0x29C
SDMA_CHNENBL40_OFFSET        * 0x2A0
SDMA_CHNENBL41_OFFSET        * 0x2A4
SDMA_CHNENBL42_OFFSET        * 0x2A8
SDMA_CHNENBL43_OFFSET        * 0x2AC
SDMA_CHNENBL44_OFFSET        * 0x2B0
SDMA_CHNENBL45_OFFSET        * 0x2B4
SDMA_CHNENBL46_OFFSET        * 0x2B8
SDMA_CHNENBL47_OFFSET        * 0x2BC

;#########################################
;# ROMCP(via IPSYNC)
;#########################################
ROMCP_CNTL_OFFSET * 0x00F4
ROMCP_ENL_OFFSET * 0x00FC
ROMCP_ENH_OFFSET * 0x00F8
ROMCP_STAT_OFFSET * 0x0208
ROMCP_ADDR0_OFFSET * 0x0100
ROMCP_ADDR1_OFFSET * 0x0104
ROMCP_ADDR2_OFFSET * 0x0108
ROMCP_ADDR3_OFFSET * 0x010C
ROMCP_ADDR4_OFFSET * 0x0110
ROMCP_ADDR5_OFFSET * 0x0114
ROMCP_ADDR6_OFFSET * 0x0118
ROMCP_ADDR7_OFFSET * 0x011C
ROMCP_ADDR8_OFFSET * 0x0120
ROMCP_ADDR9_OFFSET * 0x0124
ROMCP_ADDRA_OFFSET * 0x0128
ROMCP_ADDRB_OFFSET * 0x012C
ROMCP_ADDRC_OFFSET * 0x0130
ROMCP_ADDRD_OFFSET * 0x0134
ROMCP_ADDRE_OFFSET * 0x0138
ROMCP_ADDRF_OFFSET * 0x013C
ROMCP_DATA0_OFFSET * 0x00F0
ROMCP_DATA1_OFFSET * 0x00EC
ROMCP_DATA2_OFFSET * 0x00E8
ROMCP_DATA3_OFFSET * 0x00E4
ROMCP_DATA4_OFFSET * 0x00E0
ROMCP_DATA5_OFFSET * 0x00DC
ROMCP_DATA6_OFFSET * 0x00D8
ROMCP_DATA7_OFFSET * 0x00D4

;#########################################
;# USB
;#########################################
USBOH3_USB_IPS_BASE_ADDR   * (USBOH3_USB_BASE_ADDR)
USB_OTG_BASE_ADDR          * (USBOH3_USB_IPS_BASE_ADDR+0x000)
USB_H1_BASE_ADDR           * (USBOH3_USB_IPS_BASE_ADDR+0x200)
USB_H2_BASE_ADDR           * (USBOH3_USB_IPS_BASE_ADDR+0x400)
USB_H3_BASE_ADDR           * (USBOH3_USB_IPS_BASE_ADDR+0x600)
USB_OTG_CTRL_REG           * (USBOH3_USB_IPS_BASE_ADDR+0x800)
USB_UH1_CTRL_REG           * (USBOH3_USB_IPS_BASE_ADDR+0x804)
USB_UH2_CTRL_REG           * (USBOH3_USB_IPS_BASE_ADDR+0x808)
USB_UH3_CTRL_REG           * (USBOH3_USB_IPS_BASE_ADDR+0x80C)
USB_UH2_HSIC_REG           * (USBOH3_USB_IPS_BASE_ADDR+0x810)
USB_UH3_HSIC_REG           * (USBOH3_USB_IPS_BASE_ADDR+0x814)
USB_OTG_UTMIPHY_0          * (USBOH3_USB_IPS_BASE_ADDR+0x818)
USB_UH1_UTMIPHY_0          * (USBOH3_USB_IPS_BASE_ADDR+0x81C)
USB_UH2_HSIC_DLL_CFG1      * (USBOH3_USB_IPS_BASE_ADDR+0x820)
USB_UH2_HSIC_DLL_CFG2      * (USBOH3_USB_IPS_BASE_ADDR+0x824)
USB_UH2_HSIC_DLL_CFG3      * (USBOH3_USB_IPS_BASE_ADDR+0x828)
USB_UH2_HSIC_DLL_STS       * (USBOH3_USB_IPS_BASE_ADDR+0x82C)
USB_UH3_HSIC_DLL_CFG1      * (USBOH3_USB_IPS_BASE_ADDR+0x830)
USB_UH3_HSIC_DLL_CFG2      * (USBOH3_USB_IPS_BASE_ADDR+0x834)
USB_UH3_HSIC_DLL_CFG3      * (USBOH3_USB_IPS_BASE_ADDR+0x838)
USB_UH3_HSIC_DLL_STS       * (USBOH3_USB_IPS_BASE_ADDR+0x83C)

USB_H1_ID                  * (USB_H1_BASE_ADDR+0x000) ; Identification Register
USB_H1_HWGENERAL           * (USB_H1_BASE_ADDR+0x004) ; General Hardware Parameters
USB_H1_HWHOST              * (USB_H1_BASE_ADDR+0x008) ; Host Hardware Parameters
USB_H1_HWTXBUF             * (USB_H1_BASE_ADDR+0x010) ; TX Buffer Hardware Parameters
USB_H1_HWRXBUF             * (USB_H1_BASE_ADDR+0x014) ; RX Buffer Hardware Parameters
USB_H1_GPTIMER0LD          * (USB_H1_BASE_ADDR+0x080)
USB_H1_GPTIMER0CTRL        * (USB_H1_BASE_ADDR+0x084)
USB_H1_GPTIMER1LD          * (USB_H1_BASE_ADDR+0x088)
USB_H1_GPTIMER1CTRL        * (USB_H1_BASE_ADDR+0x08C)
USB_H1_SBUSCFG             * (USB_H1_BASE_ADDR+0x090)
USB_H1_CAPLENGTH           * (USB_H1_BASE_ADDR+0x100) ; Capability Register Length
USB_H1_HCIVERSION          * (USB_H1_BASE_ADDR+0x102) ; Host Interface Version Number
USB_H1_HCSPARAMS           * (USB_H1_BASE_ADDR+0x104) ; Host Ctrl. Structural Parameters
USB_H1_HCCPARAMS           * (USB_H1_BASE_ADDR+0x108) ; Host Ctrl. Capability Parameters
USB_H1_USBCMD              * (USB_H1_BASE_ADDR+0x140) ; USB Command
USB_H1_USBSTS              * (USB_H1_BASE_ADDR+0x144) ; USB Status
USB_H1_USBINTR             * (USB_H1_BASE_ADDR+0x148) ; USB Interrupt Enable
USB_H1_FRINDEX             * (USB_H1_BASE_ADDR+0x14C) ; USB Frame Index
USB_H1_PERIODICLISTBASE    * (USB_H1_BASE_ADDR+0x154) ; Frame List Base Address
USB_H1_ASYNCLISTADDR       * (USB_H1_BASE_ADDR+0x158) ; Next Asynchronous List Address
USB_H1_BURSTSIZE           * (USB_H1_BASE_ADDR+0x160) ; Programmable Burst Size
USB_H1_TXFILLTUNING        * (USB_H1_BASE_ADDR+0x164) ; Host Transmit Pre-Buffer Packet Tuning
USB_H1_ICUSB               * (USB_H1_BASE_ADDR+0x16C) ; Host IC USB
USB_H1_CONFIGFLAG          * (USB_H1_BASE_ADDR+0x180) ; Configured Flag Register
USB_H1_PORTSC1             * (USB_H1_BASE_ADDR+0x184) ; Port Status/Control
USB_H1_USBMODE             * (USB_H1_BASE_ADDR+0x1A8) ; USB Device Mode

USB_H2_ID                  * (USB_H2_BASE_ADDR+0x000) ; Identification Register
USB_H2_HWGENERAL           * (USB_H2_BASE_ADDR+0x004) ; General Hardware Parameters
USB_H2_HWHOST              * (USB_H2_BASE_ADDR+0x008) ; Host Hardware Parameters
USB_H2_HWTXBUF             * (USB_H2_BASE_ADDR+0x010) ; TX Buffer Hardware Parameters
USB_H2_HWRXBUF             * (USB_H2_BASE_ADDR+0x014) ; RX Buffer Hardware Parameters
USB_H2_GPTIMER0LD          * (USB_H2_BASE_ADDR+0x080)
USB_H2_GPTIMER0CTRL        * (USB_H2_BASE_ADDR+0x084)
USB_H2_GPTIMER1LD          * (USB_H2_BASE_ADDR+0x088)
USB_H2_GPTIMER1CTRL        * (USB_H2_BASE_ADDR+0x08C)
USB_H2_SBUSCFG             * (USB_H2_BASE_ADDR+0x090)
USB_H2_CAPLENGTH           * (USB_H2_BASE_ADDR+0x100) ; Capability Register Length
USB_H2_HCIVERSION          * (USB_H2_BASE_ADDR+0x102) ; Host Interface Version Number
USB_H2_HCSPARAMS           * (USB_H2_BASE_ADDR+0x104) ; Host Ctrl. Structural Parameters
USB_H2_HCCPARAMS           * (USB_H2_BASE_ADDR+0x108) ; Host Ctrl. Capability Parameters
USB_H2_USBCMD              * (USB_H2_BASE_ADDR+0x140) ; USB Command
USB_H2_USBSTS              * (USB_H2_BASE_ADDR+0x144) ; USB Status
USB_H2_USBINTR             * (USB_H2_BASE_ADDR+0x148) ; USB Interrupt Enable
USB_H2_FRINDEX             * (USB_H2_BASE_ADDR+0x14C) ; USB Frame Index
USB_H2_PERIODICLISTBASE    * (USB_H2_BASE_ADDR+0x154) ; Frame List Base Address
USB_H2_ASYNCLISTADDR       * (USB_H2_BASE_ADDR+0x158) ; Next Asynchronous List Address
USB_H2_BURSTSIZE           * (USB_H2_BASE_ADDR+0x160) ; Programmable Burst Size
USB_H2_TXFILLTUNING        * (USB_H2_BASE_ADDR+0x164) ; Host Transmit Pre-Buffer Packet Tuning
USB_H2_ICUSB               * (USB_H2_BASE_ADDR+0x16C) ; Host IC USB
USB_H2_CONFIGFLAG          * (USB_H2_BASE_ADDR+0x180) ; Configured Flag Register
USB_H2_PORTSC1             * (USB_H2_BASE_ADDR+0x184) ; Port Status/Control
USB_H2_USBMODE             * (USB_H2_BASE_ADDR+0x1A8) ; USB Device Mode

USB_H3_ID                  * (USB_H3_BASE_ADDR+0x000) ; Identification Register
USB_H3_HWGENERAL           * (USB_H3_BASE_ADDR+0x004) ; General Hardware Parameters
USB_H3_HWHOST              * (USB_H3_BASE_ADDR+0x008) ; Host Hardware Parameters
USB_H3_HWTXBUF             * (USB_H3_BASE_ADDR+0x010) ; TX Buffer Hardware Parameters
USB_H3_HWRXBUF             * (USB_H3_BASE_ADDR+0x014) ; RX Buffer Hardware Parameters
USB_H3_GPTIMER0LD          * (USB_H3_BASE_ADDR+0x080)
USB_H3_GPTIMER0CTRL        * (USB_H3_BASE_ADDR+0x084)
USB_H3_GPTIMER1LD          * (USB_H3_BASE_ADDR+0x088)
USB_H3_GPTIMER1CTRL        * (USB_H3_BASE_ADDR+0x08C)
USB_H3_SBUSCFG             * (USB_H3_BASE_ADDR+0x090)
USB_H3_CAPLENGTH           * (USB_H3_BASE_ADDR+0x100) ; Capability Register Length
USB_H3_HCIVERSION          * (USB_H3_BASE_ADDR+0x102) ; Host Interface Version Number
USB_H3_HCSPARAMS           * (USB_H3_BASE_ADDR+0x104) ; Host Ctrl. Structural Parameters
USB_H3_HCCPARAMS           * (USB_H3_BASE_ADDR+0x108) ; Host Ctrl. Capability Parameters
USB_H3_USBCMD              * (USB_H3_BASE_ADDR+0x140) ; USB Command
USB_H3_USBSTS              * (USB_H3_BASE_ADDR+0x144) ; USB Status
USB_H3_USBINTR             * (USB_H3_BASE_ADDR+0x148) ; USB Interrupt Enable
USB_H3_FRINDEX             * (USB_H3_BASE_ADDR+0x14C) ; USB Frame Index
USB_H3_PERIODICLISTBASE    * (USB_H3_BASE_ADDR+0x154) ; Frame List Base Address
USB_H3_ASYNCLISTADDR       * (USB_H3_BASE_ADDR+0x158) ; Next Asynchronous List Address
USB_H3_BURSTSIZE           * (USB_H3_BASE_ADDR+0x160) ; Programmable Burst Size
USB_H3_TXFILLTUNING        * (USB_H3_BASE_ADDR+0x164) ; Host Transmit Pre-Buffer Packet Tuning
USB_H3_ICUSB               * (USB_H3_BASE_ADDR+0x16C) ; Host IC USB
USB_H3_CONFIGFLAG          * (USB_H3_BASE_ADDR+0x180) ; Configured Flag Register
USB_H3_PORTSC1             * (USB_H3_BASE_ADDR+0x184) ; Port Status/Control
USB_H3_USBMODE             * (USB_H3_BASE_ADDR+0x1A8) ; USB Device Mode

USB_OTG_ID                 * (USB_OTG_BASE_ADDR+0x000)    ; Identification Register
USB_OTG_HWGENERAL          * (USB_OTG_BASE_ADDR+0x004)    ; General Hardware Parameters
USB_OTG_HWHOST             * (USB_OTG_BASE_ADDR+0x008)    ; Host Hardware Parameters
USB_OTG_HWDEVICE           * (USB_OTG_BASE_ADDR+0x00C)    ; Device Hardware Parameters
USB_OTG_HWTXBUF            * (USB_OTG_BASE_ADDR+0x010)    ; TX Buffer Hardware Parameters
USB_OTG_HWRXBUF            * (USB_OTG_BASE_ADDR+0x014)    ; RX Buffer Hardware Parameters
USB_OTG_GPTIMER0LD         * (USB_OTG_BASE_ADDR+0x080)
USB_OTG_GPTIMER0CTRL       * (USB_OTG_BASE_ADDR+0x084)
USB_OTG_GPTIMER1LD         * (USB_OTG_BASE_ADDR+0x088)
USB_OTG_GPTIMER1CTRL       * (USB_OTG_BASE_ADDR+0x08C)
USB_OTG_SBUSCFG            * (USB_OTG_BASE_ADDR+0x090)
USB_OTG_EPSEL              * (USB_OTG_BASE_ADDR+0x094)
USB_OTG_CAPLENGTH          * (USB_OTG_BASE_ADDR+0x100)    ; Capability Register Length
USB_OTG_HCIVERSION         * (USB_OTG_BASE_ADDR+0x102)    ; Host Interface Version Number
USB_OTG_HCSPARAMS          * (USB_OTG_BASE_ADDR+0x104)    ; Host Ctrl. Structural Parameters
USB_OTG_HCCPARAMS          * (USB_OTG_BASE_ADDR+0x108)    ; Host Ctrl. Capability Parameters
USB_OTG_DCIVERSION         * (USB_OTG_BASE_ADDR+0x120)    ; Dev. Interface Version Number
USB_OTG_DCCPARAMS          * (USB_OTG_BASE_ADDR+0x124)    ; Device Ctrl. Capability Parameters
USB_OTG_USBCMD             * (USB_OTG_BASE_ADDR+0x140)    ; USB Command
USB_OTG_USBSTS             * (USB_OTG_BASE_ADDR+0x144)    ; USB Status
USB_OTG_USBINTR            * (USB_OTG_BASE_ADDR+0x148)    ; USB Interrupt Enable
USB_OTG_FRINDEX            * (USB_OTG_BASE_ADDR+0x14C)    ; USB Frame Index
USB_OTG_PERIODICLISTBASE   * (USB_OTG_BASE_ADDR+0x154)    ; Frame List Base Address
USB_OTG_ASYNCLISTADDR      * (USB_OTG_BASE_ADDR+0x158)    ; Next Asynchronous List Address
USB_OTG_BURSTSIZE          * (USB_OTG_BASE_ADDR+0x160)    ; Programmable Burst Size
USB_OTG_TXFILLTUNING       * (USB_OTG_BASE_ADDR+0x164)    ; Host Transmit Pre-Buffer Packet Tuning
USB_OTG_ICUSB              * (USB_OTG_BASE_ADDR+0x16C)    ; OTG IC USB
USB_OTG_CONFIGFLAG         * (USB_OTG_BASE_ADDR+0x180)    ; Configured Flag Register
USB_OTG_PORTSC1            * (USB_OTG_BASE_ADDR+0x184)    ; Port Status/Control
USB_OTG_OTGSC              * (USB_OTG_BASE_ADDR+0x1A4)    ; On-The-Go (OTG) Status and Control
USB_OTG_USBMODE            * (USB_OTG_BASE_ADDR+0x1A8)    ; USB Device Mode
USB_OTG_ENPDTSETUPSTAT     * (USB_OTG_BASE_ADDR+0x1AC)    ; Endpoint Setup Status
USB_OTG_ENDPTPRIME         * (USB_OTG_BASE_ADDR+0x1B0)    ; Endpoint Initialization
USB_OTG_ENDPTFLUSH         * (USB_OTG_BASE_ADDR+0x1B4)    ; Endpoint De-Initialize
USB_OTG_ENDPTSTATUS        * (USB_OTG_BASE_ADDR+0x1B8)    ; Endpoint Status
USB_OTG_ENDPTCOMPLETE      * (USB_OTG_BASE_ADDR+0x1BC)    ; Endpoint Complete
USB_OTG_ENDPTCTRL0         * (USB_OTG_BASE_ADDR+0x1C0)    ; Endpoint Control 0
USB_OTG_ENDPTCTRL1         * (USB_OTG_BASE_ADDR+0x1C4)    ; Endpoint Control 1
USB_OTG_ENDPTCTRL2         * (USB_OTG_BASE_ADDR+0x1C8)    ; Endpoint Control 2
USB_OTG_ENDPTCTRL3         * (USB_OTG_BASE_ADDR+0x1CC)    ; Endpoint Control 3
USB_OTG_ENDPTCTRL4         * (USB_OTG_BASE_ADDR+0x1D0)    ; Endpoint Control 4
USB_OTG_ENDPTCTRL5         * (USB_OTG_BASE_ADDR+0x1D4)    ; Endpoint Control 5
USB_OTG_ENDPTCTRL6         * (USB_OTG_BASE_ADDR+0x1D8)    ; Endpoint Control 6
USB_OTG_ENDPTCTRL7         * (USB_OTG_BASE_ADDR+0x1DC)    ; Endpoint Control 7

;#########################################
;#SJC
;#########################################
SJC_GPUSR1_OFFSET * 0x00
SJC_GPUSR2_OFFSET * 0x01
SJC_GPUSR3_OFFSET * 0x02
SJC_GPSSR_OFFSET * 0x03
SJC_DCR_OFFSET * 0x04
SJC_SSR_OFFSET * 0x05
SJC_CPCR_OFFSET * 0x06
SJC_GPCCR_OFFSET * 0x07
SJC_PLLBR_OFFSET * 0x08
SJC_GPUCR1_OFFSET * 0x09
SJC_GPUCR2_OFFSET * 0x0A
SJC_GPUCR3_OFFSET * 0x0B
SJC_GPSCR_OFFSET * 0x0C
SJC_TESTREG_OFFSET * 0x0D
SJC_SASR_OFFSET * 0x0E
SJC_BISTCR1_OFFSET * 0x0F
SJC_BISTCR2_OFFSET * 0x10
SJC_BISTCR3_OFFSET * 0x11
SJC_BISTCR4_OFFSET * 0x12
SJC_BISTCR5_OFFSET * 0x13
SJC_BISTCR6_OFFSET * 0x14
SJC_BISTCR7_OFFSET * 0x15
SJC_MBISTPASSR1_OFFSET * 0x16
SJC_MBISTPASSR2_OFFSET * 0x17
SJC_MBISTDONER1_OFFSET * 0x18
SJC_MBISTDONER2_OFFSET * 0x19
SJC_MBISTMASKR1_OFFSET * 0x1A
SJC_MBISTMASKR2_OFFSET * 0x1B
SJC_BISTPASSR_OFFSET * 0x1C
SJC_BISTDONER_OFFSET * 0x1D
SJC_MONBISTSELR_OFFSET * 0x1E
SJC_RWVALCR_OFFSET * 0x1F
;#########################################
;# CCM
;#########################################
CCM_CCR_OFFSET  * 0x00
CCM_CCDR_OFFSET * 0x04
CCM_CSR_OFFSET  * 0x08
CCM_CCSR_OFFSET * 0x0C
CCM_CACRR_OFFSET        * 0x10
CCM_CBCDR_OFFSET        * 0x14
CCM_CBCMR_OFFSET * 0x18
CCM_CSCMR1_OFFSET * 0x1c
CCM_CSCMR2_OFFSET * 0x20
CCM_CSCDR1_OFFSET * 0x24
CCM_CS1CDR_OFFSET * 0x28
CCM_CS2CDR_OFFSET * 0x2c
CCM_CDCDR_OFFSET * 0x30
CCM_CHSCCDR_OFFSET * 0x34
CCM_CSCDR2_OFFSET * 0x38
CCM_CSCDR3_OFFSET * 0x3c
CCM_CSCDR4_OFFSET * 0x40
CCM_CWDR_OFFSET   * 0x44
CCM_CDHIPR_OFFSET * 0x48
CCM_CDCR_OFFSET   * 0x4c
CCM_CTOR_OFFSET   * 0x50
CCM_CLPCR_OFFSET  * 0x54
CCM_CISR_OFFSET * 0x58
CCM_CIMR_OFFSET * 0x5c
CCM_CCOSR_OFFSET * 0x60
CCM_CGPR_OFFSET * 0x64
CCM_CCGR0_OFFSET * 0x68
CCM_CCGR1_OFFSET * 0x6c
CCM_CCGR2_OFFSET * 0x70
CCM_CCGR3_OFFSET * 0x74
CCM_CCGR4_OFFSET * 0x78
CCM_CCGR5_OFFSET * 0x7c
CCM_CCGR6_OFFSET * 0x80
CCM_CCGR7_OFFSET * 0x84
CCM_CMEOR_OFFSET * 0x88

;#########################################
;# GPC
;#########################################
GPC_CNTR_OFFSET * 0x0
GPC_PGR_OFFSET * 0x4
GPC_IMR1_OFFSET * 0x8
GPC_IMR2_OFFSET * 0xc
GPC_IMR3_OFFSET * 0x10
GPC_IMR4_OFFSET * 0x14
GPC_ISR1_OFFSET * 0x18
GPC_ISR2_OFFSET * 0x1c
GPC_ISR3_OFFSET * 0x20
GPC_ISR4_OFFSET * 0x24
;GPC_VCR_OFFSET    * 0x8
;GPC_ALL_PU_OFFSET * 0xc
;GPC_NEON_OFFSET   * 0x10

; GPC_DPTC_LP
GPC_DPTC_LP_DPTCCR_OFFSET * 0x80
GPC_DPTC_LP_DPTCDBG_OFFSET * 0x84
GPC_DPTC_LP_DCVR0_OFFSET * 0x88
GPC_DPTC_LP_DCVR1_OFFSET * 0x8c
GPC_DPTC_LP_DCVR2_OFFSET * 0x90
GPC_DPTC_LP_DCVR3_OFFSET * 0x94

; GPC_DPTC_GP
GPC_DPTC_GP_DPTCCR_OFFSET * 0x100
GPC_DPTC_GP_DPTCDBG_OFFSET * 0x104
GPC_DPTC_GP_DCVR0_OFFSET * 0x108
GPC_DPTC_GP_DCVR1_OFFSET * 0x10c
GPC_DPTC_GP_DCVR2_OFFSET * 0x110
GPC_DPTC_GP_DCVR3_OFFSET * 0x114

; GPC_DVFS_CORE
GPC_DVFS_CORE_DVFSTHRS_OFFSET * 0x180
GPC_DVFS_CORE_DVFSCOUN_OFFSET * 0x184
GPC_DVFS_CORE_DVFSSIG1_OFFSET * 0x188
GPC_DVFS_CORE_DVFDDIG0_OFFSET * 0x18c
GPC_DVFS_CORE_DVFSGPC0_OFFSET * 0x190
GPC_DVFS_CORE_DVFSGPC1_OFFSET * 0x194
GPC_DVFS_CORE_DVFSGPBT_OFFSET * 0x198
GPC_DVFS_CORE_DVFSEMAC_OFFSET * 0x19c
GPC_DVFS_CORE_DVFSCNTR_OFFSET * 0x1a0
GPC_DVFS_CORE_DVFSSLTR0_0_OFFSET * 0x1a4
GPC_DVFS_CORE_DVFSSLTR0_1_OFFSET * 0x1a8
GPC_DVFS_CORE_DVFSSLTR1_0_OFFSET * 0x1ac
GPC_DVFS_CORE_DVFSSLTR1_1_OFFSET * 0x1b0
GPC_DVFS_CORE_DVFSPT0_OFFSET * 0x1b4
GPC_DVFS_CORE_DVFSPT1_OFFSET * 0x1b8
GPC_DVFS_CORE_DVFSPT2_OFFSET * 0x1bc
GPC_DVFS_CORE_DVFSPT3_OFFSET * 0x1c0

; GPC_DVFS_PER
GPC_DVFS_PER_LTR0_OFFSET * 0x1c4
GPC_DVFS_PER_LTR1_OFFSET * 0x1c8
GPC_DVFS_PER_LTR2_OFFSET * 0x1cc
GPC_DVFS_PER_LTR3_OFFSET * 0x1d0
GPC_DVFS_PER_LTBR0_OFFSET * 0x1d4
GPC_DVFS_PER_LTBR1_OFFSET * 0x1d8
GPC_DVFS_PER_PMCR0_OFFSET * 0x1dc
GPC_DVFS_PER_PMCR1_OFFSET * 0x1e0

;GPC_PGC_GPU2D
GPC_PGC_GPU2D_PGCR_OFFSET   * 0x200
GPC_PGC_GPU2D_PUPSCR_OFFSET * 0x204
GPC_PGC_GPU2D_PDNSCR_OFFSET * 0x208
GPC_PGC_GPU2D_PGSR_OFFSET   * 0x20c

;GPC_PGC_IPU
GPC_PGC_IPU_PGCR_OFFSET   * 0x220
GPC_PGC_IPU_PUPSCR_OFFSET * 0x224
GPC_PGC_IPU_PDNSCR_OFFSET * 0x228
GPC_PGC_IPU_PGSR_OFFSET   * 0x22c

;GPC_PGC_VPU
GPC_PGC_VPU_PGCR_OFFSET   * 0x240
GPC_PGC_VPU_PUPSCR_OFFSET * 0x244
GPC_PGC_VPU_PDNSCR_OFFSET * 0x248
GPC_PGC_VPU_PGSR_OFFSET   * 0x24c

;GPC_PGC_GPU
GPC_PGC_GPU_PGCR_OFFSET   * 0x260
GPC_PGC_GPU_PUPSCR_OFFSET * 0x264
GPC_PGC_GPU_PDNSCR_OFFSET * 0x268
GPC_PGC_GPU_PGSR_OFFSET   * 0x26c

;GPC_SRPGC_NEON
GPC_SRPGC_NEON_SRPGCR_OFFSET * 0x280
GPC_SRPGC_NEON_PUPSCR_OFFSET * 0x284
GPC_SRPGC_NEON_PDNSCR_OFFSET * 0x288
GPC_SRPGC_NEON_SRPGSR_OFFSET * 0x28c
GPC_SRPGC_NEON_SRPGDR_OFFSET * 0x290

;GPC_SRPGC_TIGER
GPC_SRPGC_TIGER_SRPGCR_OFFSET * 0x2a0
GPC_SRPGC_TIGER_PUPSCR_OFFSET * 0x2a4
GPC_SRPGC_TIGER_PDNSCR_OFFSET * 0x2a8
GPC_SRPGC_TIGER_SRPGSR_OFFSET * 0x2ac
GPC_SRPGC_TIGER_SRPGDR_OFFSET * 0x2b0

;GPC_EMPGC0_TIGER
GPC_EMPGC0_TIGER_EMPGCR_OFFSET * 0x2c0
GPC_EMPGC0_TIGER_PUPSCR_OFFSET * 0x2c4
GPC_EMPGC0_TIGER_PDNSCR_OFFSET * 0x2c8
GPC_EMPGC0_TIGER_EMPGSR_OFFSET * 0x2cc

;GPC_EMPGC1_TIGER
GPC_EMPGC1_TIGER_EMPGCR_OFFSET * 0x2d0
GPC_EMPGC1_TIGER_PUPSCR_OFFSET * 0x2d4
GPC_EMPGC1_TIGER_PDNSCR_OFFSET * 0x2d8
GPC_EMPGC1_TIGER_EMPGSR_OFFSET * 0x2dc

;GPC_SRPGC_MEGAMIX
GPC_SRPGC_MEGAMIX_SRPGCR_OFFSET * 0x2e0
GPC_SRPGC_MEGAMIX_PUPSCR_OFFSET * 0x2e4
GPC_SRPGC_MEGAMIX_PDNSCR_OFFSET * 0x2e8
GPC_SRPGC_MEGAMIX_SRPGSR_OFFSET * 0x2ec
GPC_SRPGC_MEGAMIX_SRPGDR_OFFSET * 0x2f0

;GPC_SRPGC_EMI
GPC_SRPGC_EMI_SRPGCR_OFFSET * 0x300
GPC_SRPGC_EMI_PUPSCR_OFFSET * 0x304
GPC_SRPGC_EMI_PDNSCR_OFFSET * 0x308
GPC_SRPGC_EMI_SRPGSR_OFFSET * 0x30c
GPC_SRPGC_EMI_SRPGDR_OFFSET * 0x310

;#########################################
;# SRC
;#########################################
SRC_SCR_OFFSET * 0x000
SRC_SBMR_OFFSET * 0x004
SRC_SRSR_OFFSET * 0x008
SRC_SAIAR_OFFSET * 0x00c
SRC_SAIRAR_OFFSET * 0x010
SRC_SISR_OFFSET * 0x014
SRC_SIMR_OFFSET * 0x018
SRC_SBMR2_OFFSET * 0x01c
SRC_GPR1_OFFSET * 0x020
SRC_GPR2_OFFSET * 0x024
SRC_GPR3_OFFSET * 0x028
SRC_GPR4_OFFSET * 0x02c
SRC_GPR5_OFFSET * 0x030
SRC_GPR6_OFFSET * 0x034
SRC_GPR7_OFFSET * 0x038
SRC_GPR8_OFFSET * 0x03c
SRC_GPR9_OFFSET * 0x040
SRC_GPR10_OFFSET * 0x044
;#########################################
;# SPDIF
;#########################################
SPDIF_SCR_OFFSET * 0x00
SPDIF_SRCD_OFFSET * 0x04
SPDIF_SRPC_OFFSET * 0x08
SPDIF_SIE_OFFSET * 0x0C
SPDIF_SIS_OFFSET * 0x10
SPDIF_SIC_OFFSET * 0x10
SPDIF_SRL_OFFSET * 0x14
SPDIF_SRR_OFFSET * 0x18
SPDIF_SRCSH_OFFSET * 0x1C
SPDIF_SRCSL_OFFSET * 0x20
SPDIF_SRU_OFFSET * 0x24
SPDIF_SRQ_OFFSET * 0x28
SPDIF_STL_OFFSET * 0x2C
SPDIF_STR_OFFSET * 0x30
SPDIF_STCSH_OFFSET * 0x34
SPDIF_STCSL_OFFSET * 0x38
SPDIF_STUH_OFFSET * 0x3C
SPDIF_STUL_OFFSET * 0x40
SPDIF_SRFM_OFFSET * 0x44
SPDIF_STC_OFFSET * 0x50

;#########################################
;# USB Phy Register offsets
;#########################################
HW_USBPHY_PWD_ADDR_OFFSET            *       0x00
HW_USBPHY_TX_ADDR_OFFSET             *       0x10
HW_USBPHY_RX_ADDR_OFFSET             *       0x20
HW_USBPHY_CTRL_ADDR_OFFSET           *       0x30
HW_USBPHY_STATUS_ADDR_OFFSET         *       0x40
HW_USBPHY_DEBUG_ADDR_OFFSET          *       0x50
HW_USBPHY_DEBUG0_STATUS_ADDR_OFFSET  *       0x60
HW_USBPHY_DEBUG1_ADDR_OFFSET         *       0x70
HW_USBPHY_VERSION_ADDR_OFFSET        *       0x80

;#########################################
;# ARM_DEBUG_UNIT
;#########################################
ARM_DEBUG_DRCR_REG * (CORTEX_DEBUG_UNIT + 0x090)
ARM_DEBUG_LAR_REG  * (CORTEX_DEBUG_UNIT + 0xFB0)
ARM_DEBUG_PRSR_REG * (CORTEX_DEBUG_UNIT + 0x314)

;#########################################
;# ARM INTERRUPT CONTROLLER
;#########################################
ICDDCR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x000)
ICDICTR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x004)
ICDIIDR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x008)
ICDISR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x080)
ICDISER         * (IC_DISTRIBUTOR_BASE_ADDR + 0x100)
ICDICER         * (IC_DISTRIBUTOR_BASE_ADDR + 0x180)
ICDISPR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x200)
ICDICPR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x280)
ICDABR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x300)
ICDIPR          * (IC_DISTRIBUTOR_BASE_ADDR + 0x400)
ICDIPTR         * (IC_DISTRIBUTOR_BASE_ADDR + 0x800)
ICDICFR         * (IC_DISTRIBUTOR_BASE_ADDR + 0xC00)
ICD_PPI_STAT    * (IC_DISTRIBUTOR_BASE_ADDR + 0xD00)
ICD_SPI_STAT_0  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD04)
ICD_SPI_STAT_1  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD08)
ICD_SPI_STAT_2  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD0C)
ICD_SPI_STAT_3  * (IC_DISTRIBUTOR_BASE_ADDR + 0xD10)
ICDSGIR         * (IC_DISTRIBUTOR_BASE_ADDR + 0xF00)
ICCICR          * (IC_INTERFACES_BASE_ADDR + 0x000)
ICCPMR          * (IC_INTERFACES_BASE_ADDR + 0x004)
ICCBPR          * (IC_INTERFACES_BASE_ADDR + 0x008)
ICCIAR          * (IC_INTERFACES_BASE_ADDR + 0x00c)
ICCEOIR         * (IC_INTERFACES_BASE_ADDR + 0x010)
ICCRPR          * (IC_INTERFACES_BASE_ADDR + 0x014)
ICCHPIR         * (IC_INTERFACES_BASE_ADDR + 0x018)
ICCABPR         * (IC_INTERFACES_BASE_ADDR + 0x01C)
ICCIIDR         * (IC_INTERFACES_BASE_ADDR + 0x0FC)

;#########################################
;# ENET REGISTERS
;#########################################
;base is probably * 0x400c0000
ENET_OPD * 0x00EC      ;writable bits 0..15, 16..31 are readonly==0x0001

;#########################################
;# SNVS REGISTERS
;#########################################
SNVS_HPLR    * 0x0000  ;writable bits 0..18
SNVS_HPCOMR    * 0x0004  ;writable bits 0..31
SNVS_HPCR    * 0x0008  ;writable bits 0..16
SNVS_HPSICR    * 0x000C  ;writable bits 0..5
SNVS_HPSVCR    * 0x0010  ;writable bits 0..6
SNVS_HPSR    * 0x0014  ;writable bits 0..31
SNVS_HPVSR    * 0x0018  ;writable bits 0..27
SNVS_HPHACIVR  * 0x001c  ;writable bits 0..31
SNVS_HPHACR    * 0x0020  ;no writable bits
SNVS_HPRTCMR    * 0x0024  ;writable bits 0..14
SNVS_HPRTCLR    * 0x0028  ;writable bits 0..31
SNVS_HPTAMR    * 0x002C  ;writable bits 0..14
SNVS_HPTALR    * 0x0030  ;writable bits 0..31
SNVS_LPLR    * 0x0034  ;writable bits 0..8
SNVS_LPCR    * 0x0038  ;writable bits 0..14
SNVS_LPMKCR    * 0x003c  ;writable bits 0..4
SNVS_LPSVCR    * 0x0040  ;writable bits 0..5
SNVS_LPTGFCR    * 0x0044  ;writable bits 0..31
SNVS_LPTDCR    * 0x0048  ;writable bits 0..28
SNVS_LPSR    * 0x004c  ;writable bits 0..20
SNVS_LPSRTCMR   * 0x0050  ;writable bits 0..14
SNVS_LPSRTCLR   * 0x0054  ;writable bits 0..31
SNVS_LPTAR    * 0x0058  ;writable bits 0..31
SNVS_LPSMCMR    * 0x005C  ;no writable bits
SNVS_LPSMCLR    * 0x0060  ;no writable bits
SNVS_LPPGDR    * 0x0064  ;writable bits 0..31
SNVS_LPGPR   * 0x0068  ;writable bits 0..31
SNVS_LPZMKR0    * 0x006C  ;writable bits 0..31
SNVS_LPZKMR1    * 0x0070  ;writable bits 0..31
SNVS_LPZKMR2    * 0x0074  ;writable bits 0..31
SNVS_LPZKMR3    * 0x0078  ;writable bits 0..31
SNVS_LPZKMR4    * 0x007C  ;writable bits 0..31
SNVS_LPZKMR5    * 0x0080  ;writable bits 0..31
SNVS_LPZKMR6    * 0x0084  ;writable bits 0..31
SNVS_LPZKMR7    * 0x0088  ;writable bits 0..31
SNVS_HPVIDR1    * 0x0BF8  ;no writable bits
SNVS_HPVIDR2    * 0x0BFC  ;no writable bits

;#########################################
;# MIPI_CSI REGISTERS
;#########################################
MIPI_CSI2_VERSION                      * 0x000
MIPI_CSI2_N_LANES                      * 0x004
MIPI_CSI2_PHY_SHUTDOWNZ                * 0x008
MIPI_CSI2_DPHY_RSTZ                    * 0x00c
MIPI_CSI2_RESETN                       * 0x010
MIPI_CSI2_PHY_STATE                    * 0x014
MIPI_CSI2_DATA_IDS_1                   * 0x018
MIPI_CSI2_DATA_IDS_2                   * 0x01c
MIPI_CSI2_ERR1                         * 0x020
MIPI_CSI2_ERR2                         * 0x024
MIPI_CSI2_MSK1                         * 0x028
MIPI_CSI2_MSK2                         * 0x02c
MIPI_CSI2_PHY_TST_CTRL0                * 0x030
MIPI_CSI2_PHY_TST_CTRL1                * 0x034
MIPI_CSI2_SFT_RESET                       * 0xf00

;#########################################
;# MIPI_DSI REGISTERS
;#########################################
MIPI_DSI_VERSION                      * 0x000
MIPI_DSI_PWR_UP                       * 0x004
MIPI_DSI_CLKMGR_CFG                   * 0x008
MIPI_DSI_DPI_CFG                      * 0x00c
MIPI_DSI_DBI_CFG                      * 0x010
MIPI_DSI_DBI_CMDSIZE                  * 0x014
MIPI_DSI_PCKHDL_CFG                   * 0x018
MIPI_DSI_VID_MODE_CFG                 * 0x01c
MIPI_DSI_VID_PKT_CFG                  * 0x020
MIPI_DSI_CMD_MODE_CFG                 * 0x024
MIPI_DSI_TMR_LINE_CFG                 * 0x028
MIPI_DSI_VTIMING_CFG                  * 0x02c
MIPI_DSI_TMR_CFG                      * 0x030
MIPI_DSI_GEN_HDR                      * 0x034
MIPI_DSI_GEN_PLD_DATA                 * 0x038
MIPI_DSI_CMD_PKT_STATUS               * 0x03c
MIPI_DSI_TO_CNT_CFG                   * 0x040
MIPI_DSI_ERROR_ST0                    * 0x044
MIPI_DSI_ERROR_ST1                    * 0x048
MIPI_DSI_ERROR_MSK0                   * 0x04c
MIPI_DSI_ERROR_MSK1                   * 0x050
MIPI_DSI_PHY_RSTZ                     * 0x054
MIPI_DSI_PHY_IF_CFG                   * 0x058
MIPI_DSI_PHY_IF_CTRL                  * 0x05c
MIPI_DSI_PHY_STATUS                   * 0x060
MIPI_DSI_PHY_TST_CTRL0                * 0x064
MIPI_DSI_PHY_TST_CTRL1                * 0x068

;#########################################
;# MIPI_HSI REGISTERS
;#########################################

MIPI_HW_HSI_CTRL                      * 0x000
MIPI_HW_HSI_TX_CONF                   * 0x004
MIPI_HW_HSI_RX_CONF                   * 0x008
MIPI_HW_HSI_HSI_CAP                   * 0x00c
MIPI_HW_HSI_TX_WML0                   * 0x010
MIPI_HW_HSI_TX_WML1                   * 0x014
MIPI_HW_HSI_TX_ARB_PRI0               * 0x018
MIPI_HW_HSI_TX_ARB_PRI1               * 0x01c
MIPI_HW_HSI_LINE_ST                   * 0x020
MIPI_HW_HSI_ID_BIT                    * 0x024
MIPI_HW_HSI_FIFO_THR_CONF             * 0x028
MIPI_HW_HSI_CH_SFTRST                 * 0x02c
MIPI_HW_HSI_IRQSTAT                   * 0x030
MIPI_HW_HSI_IRQSTAT_EN                * 0x034
MIPI_HW_HSI_IRQSIG_EN                 * 0x038
MIPI_HW_HSI_FIFO_THR_IRQSTAT          * 0x03c
MIPI_HW_HSI_FIFO_THR_IRQSTAT_EN       * 0x040
MIPI_HW_HSI_FIFO_IRQSIG_EN            * 0x044
MIPI_HW_HSI_TX_CH0_DP                 * 0x050
MIPI_HW_HSI_TX_CH1_DP                 * 0x054
MIPI_HW_HSI_TX_CH2_DP                 * 0x058
MIPI_HW_HSI_TX_CH3_DP                 * 0x05c
MIPI_HW_HSI_TX_CH4_DP                 * 0x060
MIPI_HW_HSI_TX_CH5_DP                 * 0x064
MIPI_HW_HSI_TX_CH6_DP                 * 0x068
MIPI_HW_HSI_TX_CH7_DP                 * 0x06c
MIPI_HW_HSI_TX_CH8_DP                 * 0x070
MIPI_HW_HSI_TX_CH9_DP                 * 0x074
MIPI_HW_HSI_TX_CH10_DP                * 0x078
MIPI_HW_HSI_TX_CH11_DP                * 0x07c
MIPI_HW_HSI_TX_CH12_DP                * 0x080
MIPI_HW_HSI_TX_CH13_DP                * 0x084
MIPI_HW_HSI_TX_CH14_DP                * 0x088
MIPI_HW_HSI_TX_CH15_DP                * 0x08c
MIPI_HW_HSI_RX_CH0_DP                 * 0x090
MIPI_HW_HSI_RX_CH1_DP                 * 0x094
MIPI_HW_HSI_RX_CH2_DP                 * 0x098
MIPI_HW_HSI_RX_CH3_DP                 * 0x09c
MIPI_HW_HSI_RX_CH4_DP                 * 0x0a0
MIPI_HW_HSI_RX_CH5_DP                 * 0x0a4
MIPI_HW_HSI_RX_CH6_DP                 * 0x0a8
MIPI_HW_HSI_RX_CH7_DP                 * 0x0ac
MIPI_HW_HSI_RX_CH8_DP                 * 0x0b0
MIPI_HW_HSI_RX_CH9_DP                 * 0x0b4
MIPI_HW_HSI_RX_CH10_DP                * 0x0b8
MIPI_HW_HSI_RX_CH11_DP                * 0x0bc
MIPI_HW_HSI_RX_CH12_DP                * 0x0c0
MIPI_HW_HSI_RX_CH13_DP                * 0x0c4
MIPI_HW_HSI_RX_CH14_DP                * 0x0c8
MIPI_HW_HSI_RX_CH15_DP                * 0x0cc
MIPI_HW_HSI_ERR_IRQSTAT               * 0x0d0
MIPI_HW_HSI_ERR_IRQSTAT_EN            * 0x0d4
MIPI_HW_HSI_ERR_IRQSIG_EN             * 0x0d8
MIPI_HW_HSI_TDMA0_CONF                * 0x0dc
MIPI_HW_HSI_TDMA1_CONF                * 0x0e0
MIPI_HW_HSI_TDMA2_CONF                * 0x0e4
MIPI_HW_HSI_TDMA3_CONF                * 0x0e8
MIPI_HW_HSI_TDMA4_CONF                * 0x0ec
MIPI_HW_HSI_TDMA5_CONF                * 0x0f0
MIPI_HW_HSI_TDMA6_CONF                * 0x0f4
MIPI_HW_HSI_TDMA7_CONF                * 0x0f8
MIPI_HW_HSI_TDMA8_CONF                * 0x0fc
MIPI_HW_HSI_TDMA9_CONF                * 0x100
MIPI_HW_HSI_TDMA10_CONF               * 0x104
MIPI_HW_HSI_TDMA11_CONF               * 0x108
MIPI_HW_HSI_TDMA12_CONF               * 0x10c
MIPI_HW_HSI_TDMA13_CONF               * 0x110
MIPI_HW_HSI_TDMA14_CONF               * 0x114
MIPI_HW_HSI_TDMA15_CONF               * 0x118
MIPI_HW_HSI_RDMA0_CONF                * 0x11c
MIPI_HW_HSI_RDMA1_CONF                * 0x120
MIPI_HW_HSI_RDMA2_CONF                * 0x124
MIPI_HW_HSI_RDMA3_CONF                * 0x128
MIPI_HW_HSI_RDMA4_CONF                * 0x12c
MIPI_HW_HSI_RDMA5_CONF                * 0x130
MIPI_HW_HSI_RDMA6_CONF                * 0x134
MIPI_HW_HSI_RDMA7_CONF                * 0x138
MIPI_HW_HSI_RDMA8_CONF                * 0x13c
MIPI_HW_HSI_RDMA9_CONF                * 0x140
MIPI_HW_HSI_RDMA10_CONF               * 0x144
MIPI_HW_HSI_RDMA11_CONF               * 0x148
MIPI_HW_HSI_RDMA12_CONF               * 0x14c
MIPI_HW_HSI_RDMA13_CONF               * 0x150
MIPI_HW_HSI_RDMA14_CONF               * 0x154
MIPI_HW_HSI_RDMA15_CONF               * 0x158
MIPI_HW_HSI_TDMA0_STA_ADDR            * 0x15c
MIPI_HW_HSI_TDMA1_STA_ADDR            * 0x160
MIPI_HW_HSI_TDMA2_STA_ADDR            * 0x164
MIPI_HW_HSI_TDMA3_STA_ADDR            * 0x168
MIPI_HW_HSI_TDMA4_STA_ADDR            * 0x16c
MIPI_HW_HSI_TDMA5_STA_ADDR            * 0x170
MIPI_HW_HSI_TDMA6_STA_ADDR            * 0x174
MIPI_HW_HSI_TDMA7_STA_ADDR            * 0x178
MIPI_HW_HSI_TDMA8_STA_ADDR            * 0x17c
MIPI_HW_HSI_TDMA9_STA_ADDR            * 0x180
MIPI_HW_HSI_TDMA10_STA_ADDR           * 0x184
MIPI_HW_HSI_TDMA11_STA_ADDR           * 0x188
MIPI_HW_HSI_TDMA12_STA_ADDR           * 0x18c
MIPI_HW_HSI_TDMA13_STA_ADDR           * 0x190
MIPI_HW_HSI_TDMA14_STA_ADDR           * 0x194
MIPI_HW_HSI_TDMA15_STA_ADDR           * 0x198
MIPI_HW_HSI_RDMA0_STA_ADDR            * 0x19c
MIPI_HW_HSI_RDMA1_STA_ADDR            * 0x1a0
MIPI_HW_HSI_RDMA2_STA_ADDR            * 0x1a4
MIPI_HW_HSI_RDMA3_STA_ADDR            * 0x1a8
MIPI_HW_HSI_RDMA4_STA_ADDR            * 0x1ac
MIPI_HW_HSI_RDMA5_STA_ADDR            * 0x1b0
MIPI_HW_HSI_RDMA6_STA_ADDR            * 0x1b4
MIPI_HW_HSI_RDMA7_STA_ADDR            * 0x1b8
MIPI_HW_HSI_RDMA8_STA_ADDR            * 0x1bc
MIPI_HW_HSI_RDMA9_STA_ADDR            * 0x1c0
MIPI_HW_HSI_RDMA10_STA_ADDR           * 0x1c4
MIPI_HW_HSI_RDMA11_STA_ADDR           * 0x1c8
MIPI_HW_HSI_RDMA12_STA_ADDR           * 0x1cc
MIPI_HW_HSI_RDMA13_STA_ADDR           * 0x1d0
MIPI_HW_HSI_RDMA14_STA_ADDR           * 0x1d4
MIPI_HW_HSI_RDMA15_STA_ADDR           * 0x1d8
MIPI_HW_HSI_DMA_IRQSTAT               * 0x1dc
MIPI_HW_HSI_DMA_IRQSTAT_EN            * 0x1e0
MIPI_HW_HSI_DMA_IRQSIG_EN             * 0x1e4
MIPI_HW_HSI_DMA_ERR_IRQSTAT           * 0x1e8
MIPI_HW_HSI_DMA_ERR_IRQSTAT_EN        * 0x1ec
MIPI_HW_HSI_DMA_ERR_IRQSIG_EN         * 0x1f0
MIPI_HW_HSI_DMA_SINGLE_REQ_EN         * 0x1f4
MIPI_HW_HSI_TX_FIFO_SIZE_CONF0        * 0x200
MIPI_HW_HSI_TX_FIFO_SIZE_CONF1        * 0x204
MIPI_HW_HSI_RX_FIFO_SIZE_CONF0        * 0x208
MIPI_HW_HSI_RX_FIFO_SIZE_CONF1        * 0x20c
MIPI_HW_HSI_TX_FIFO_STAT              * 0x210
MIPI_HW_HSI_RX_FIFO_STAT              * 0x214
MIPI_HW_HSI_DLL_CTRL                  * 0x220
MIPI_HW_HSI_DLL_STAT                  * 0x224

; HDMI PHY REGISTERS
CREGS_PLL_DIV_ADDR                    *  0x06
CREGS_VLEVCTRL_ADDR                   *  0x0e
CREGS_PLL_GMP_CNTRL_ADDR              *  0x15
CREGS_PLL_PROP_INT_CNTRL_ADDR         *  0x10
CREGS_PATTERNGEN                      *  0x1B
CREGS_PGMODE                          *  0x1C
CREGS_DIGTXMODE                       *  0x1E

;
; Hdmi controller registers
;

; Identification Registers
HDMI_DESIGN_ID           *   HDMI_BASE_ADDR+0x0000
HDMI_REVISION_ID         *   HDMI_BASE_ADDR+0x0001
HDMI_PRODUCT_ID0         *   HDMI_BASE_ADDR+0x0002
HDMI_PRODUCT_ID1         *   HDMI_BASE_ADDR+0x0003
HDMI_CONFIG0_ID          *   HDMI_BASE_ADDR+0x0004
HDMI_CONFIG1_ID          *   HDMI_BASE_ADDR+0x0005
HDMI_CONFIG2_ID          *   HDMI_BASE_ADDR+0x0006
HDMI_CONFIG3_ID          *   HDMI_BASE_ADDR+0x0007

; Interrupt Registers
HDMI_IH_FC_STAT0         *   HDMI_BASE_ADDR+0x0100
HDMI_IH_FC_STAT1         *   HDMI_BASE_ADDR+0x0101
HDMI_IH_FC_STAT2         *   HDMI_BASE_ADDR+0x0102
HDMI_IH_AS_STAT0         *   HDMI_BASE_ADDR+0x0103
HDMI_IH_PHY_STAT0        *   HDMI_BASE_ADDR+0x0104
HDMI_IH_I2CM_STAT0       *   HDMI_BASE_ADDR+0x0105
HDMI_IH_CEC_STAT0        *   HDMI_BASE_ADDR+0x0106
HDMI_IH_VP_STAT0         *   HDMI_BASE_ADDR+0x0107
HDMI_IH_I2CMPHY_STAT0    *   HDMI_BASE_ADDR+0x0108
HDMI_IH_AHBDMAAUD_STAT0  *   HDMI_BASE_ADDR+0x0109

HDMI_IH_MUTE_FC_STAT0    *   HDMI_BASE_ADDR+0x0180
HDMI_IH_MUTE_FC_STAT1    *   HDMI_BASE_ADDR+0x0181
HDMI_IH_MUTE_FC_STAT2    *   HDMI_BASE_ADDR+0x0182
HDMI_IH_MUTE_AS_STAT0    *   HDMI_BASE_ADDR+0x0183
HDMI_IH_MUTE_PHY_STAT0   *   HDMI_BASE_ADDR+0x0184
HDMI_IH_MUTE_I2CM_STAT0  *   HDMI_BASE_ADDR+0x0185
HDMI_IH_MUTE_CEC_STAT0   *   HDMI_BASE_ADDR+0x0186
HDMI_IH_MUTE_VP_STAT0    *   HDMI_BASE_ADDR+0x0187
HDMI_IH_MUTE_I2CMPHY_STAT0 *  HDMI_BASE_ADDR+0x0188
HDMI_IH_MUTE_AHBDMAAUD_STAT0 * HDMI_BASE_ADDR+0x0189
HDMI_IH_MUTE             *   HDMI_BASE_ADDR+0x01FF

; Video Sample Registers
HDMI_TX_INVID0           *   HDMI_BASE_ADDR+0x0200
HDMI_TX_INSTUFFING       *   HDMI_BASE_ADDR+0x0201
HDMI_TX_GYDATA0          *   HDMI_BASE_ADDR+0x0202
HDMI_TX_GYDATA1          *   HDMI_BASE_ADDR+0x0203
HDMI_TX_RCRDATA0         *   HDMI_BASE_ADDR+0x0204
HDMI_TX_RCRDATA1         *   HDMI_BASE_ADDR+0x0205
HDMI_TX_BCBDATA0         *   HDMI_BASE_ADDR+0x0206
HDMI_TX_BCBDATA1         *   HDMI_BASE_ADDR+0x0207

; Video Packetiser Registers
HDMI_VP_STATUS           *   HDMI_BASE_ADDR+0x0800
HDMI_VP_PR_CD            *   HDMI_BASE_ADDR+0x0801
HDMI_VP_STUFF            *   HDMI_BASE_ADDR+0x0802
HDMI_VP_REMAP            *   HDMI_BASE_ADDR+0x0803
HDMI_VP_CONF             *   HDMI_BASE_ADDR+0x0804
HDMI_VP_STAT             *   HDMI_BASE_ADDR+0x0805
HDMI_VP_INT              *   HDMI_BASE_ADDR+0x0806
HDMI_VP_MASK             *   HDMI_BASE_ADDR+0x0807
HDMI_VP_POL              *   HDMI_BASE_ADDR+0x0808

; Frame Composer Registers
HDMI_FC_INVIDCONF         *  HDMI_BASE_ADDR+0x1000
HDMI_FC_INHACTV0          *  HDMI_BASE_ADDR+0x1001
HDMI_FC_INHACTV1          *  HDMI_BASE_ADDR+0x1002
HDMI_FC_INHBLANK0         *  HDMI_BASE_ADDR+0x1003
HDMI_FC_INHBLANK1         *  HDMI_BASE_ADDR+0x1004
HDMI_FC_INVACTV0          *  HDMI_BASE_ADDR+0x1005
HDMI_FC_INVACTV1          *  HDMI_BASE_ADDR+0x1006
HDMI_FC_INVBLANK          *  HDMI_BASE_ADDR+0x1007
HDMI_FC_HSYNCINDELAY0     *  HDMI_BASE_ADDR+0x1008
HDMI_FC_HSYNCINDELAY1     *  HDMI_BASE_ADDR+0x1009
HDMI_FC_HSYNCINWIDTH0     *  HDMI_BASE_ADDR+0x100A
HDMI_FC_HSYNCINWIDTH1     *  HDMI_BASE_ADDR+0x100B
HDMI_FC_VSYNCINDELAY      *  HDMI_BASE_ADDR+0x100C
HDMI_FC_VSYNCINWIDTH      *  HDMI_BASE_ADDR+0x100D
HDMI_FC_INFREQ0           *  HDMI_BASE_ADDR+0x100E
HDMI_FC_INFREQ1           *  HDMI_BASE_ADDR+0x100F
HDMI_FC_INFREQ2           *  HDMI_BASE_ADDR+0x1010
HDMI_FC_CTRLDUR           *  HDMI_BASE_ADDR+0x1011
HDMI_FC_EXCTRLDUR         *  HDMI_BASE_ADDR+0x1012
HDMI_FC_EXCTRLSPAC        *  HDMI_BASE_ADDR+0x1013
HDMI_FC_CH0PREAM          *  HDMI_BASE_ADDR+0x1014
HDMI_FC_CH1PREAM          *  HDMI_BASE_ADDR+0x1015
HDMI_FC_CH2PREAM          *  HDMI_BASE_ADDR+0x1016
HDMI_FC_AVICONF3          *  HDMI_BASE_ADDR+0x1017
HDMI_FC_GCP               *  HDMI_BASE_ADDR+0x1018
HDMI_FC_AVICONF0          *  HDMI_BASE_ADDR+0x1019
HDMI_FC_AVICONF1          *  HDMI_BASE_ADDR+0x101A
HDMI_FC_AVICONF2          *  HDMI_BASE_ADDR+0x101B
HDMI_FC_AVIVID            *  HDMI_BASE_ADDR+0x101C
HDMI_FC_AVIETB0           *  HDMI_BASE_ADDR+0x101D
HDMI_FC_AVIETB1           *  HDMI_BASE_ADDR+0x101E
HDMI_FC_AVISBB0           *  HDMI_BASE_ADDR+0x101F
HDMI_FC_AVISBB1           *  HDMI_BASE_ADDR+0x1020
HDMI_FC_AVIELB0           *  HDMI_BASE_ADDR+0x1021
HDMI_FC_AVIELB1           *  HDMI_BASE_ADDR+0x1022
HDMI_FC_AVISRB0           *  HDMI_BASE_ADDR+0x1023
HDMI_FC_AVISRB1           *  HDMI_BASE_ADDR+0x1024
HDMI_FC_AUDICONF0         *  HDMI_BASE_ADDR+0x1025
HDMI_FC_AUDICONF1         *  HDMI_BASE_ADDR+0x1026
HDMI_FC_AUDICONF2         *  HDMI_BASE_ADDR+0x1027
HDMI_FC_AUDICONF3         *  HDMI_BASE_ADDR+0x1028
HDMI_FC_VSDIEEEID0        *  HDMI_BASE_ADDR+0x1029
HDMI_FC_VSDSIZE           *  HDMI_BASE_ADDR+0x102A
HDMI_FC_VSDIEEEID1        *  HDMI_BASE_ADDR+0x1030
HDMI_FC_VSDIEEEID2        *  HDMI_BASE_ADDR+0x1031
HDMI_FC_VSDPAYLOAD0       *  HDMI_BASE_ADDR+0x1032
HDMI_FC_VSDPAYLOAD1       *  HDMI_BASE_ADDR+0x1033
HDMI_FC_VSDPAYLOAD2       *  HDMI_BASE_ADDR+0x1034
HDMI_FC_VSDPAYLOAD3       *  HDMI_BASE_ADDR+0x1035
HDMI_FC_VSDPAYLOAD4       *  HDMI_BASE_ADDR+0x1036
HDMI_FC_VSDPAYLOAD5       *  HDMI_BASE_ADDR+0x1037
HDMI_FC_VSDPAYLOAD6       *  HDMI_BASE_ADDR+0x1038
HDMI_FC_VSDPAYLOAD7       *  HDMI_BASE_ADDR+0x1039
HDMI_FC_VSDPAYLOAD8       *  HDMI_BASE_ADDR+0x103A
HDMI_FC_VSDPAYLOAD9       *  HDMI_BASE_ADDR+0x103B
HDMI_FC_VSDPAYLOAD10      *  HDMI_BASE_ADDR+0x103C
HDMI_FC_VSDPAYLOAD11      *  HDMI_BASE_ADDR+0x103D
HDMI_FC_VSDPAYLOAD12      *  HDMI_BASE_ADDR+0x103E
HDMI_FC_VSDPAYLOAD13      *  HDMI_BASE_ADDR+0x103F
HDMI_FC_VSDPAYLOAD14      *  HDMI_BASE_ADDR+0x1040
HDMI_FC_VSDPAYLOAD15      *  HDMI_BASE_ADDR+0x1041
HDMI_FC_VSDPAYLOAD16      *  HDMI_BASE_ADDR+0x1042
HDMI_FC_VSDPAYLOAD17      *  HDMI_BASE_ADDR+0x1043
HDMI_FC_VSDPAYLOAD18      *  HDMI_BASE_ADDR+0x1044
HDMI_FC_VSDPAYLOAD19      *  HDMI_BASE_ADDR+0x1045
HDMI_FC_VSDPAYLOAD20      *  HDMI_BASE_ADDR+0x1046
HDMI_FC_VSDPAYLOAD21      *  HDMI_BASE_ADDR+0x1047
HDMI_FC_VSDPAYLOAD22      *  HDMI_BASE_ADDR+0x1048
HDMI_FC_VSDPAYLOAD23      *  HDMI_BASE_ADDR+0x1049
HDMI_FC_SPDVENDORNAME0    *  HDMI_BASE_ADDR+0x104A
HDMI_FC_SPDVENDORNAME1    *  HDMI_BASE_ADDR+0x104B
HDMI_FC_SPDVENDORNAME2    *  HDMI_BASE_ADDR+0x104C
HDMI_FC_SPDVENDORNAME3    *  HDMI_BASE_ADDR+0x104D
HDMI_FC_SPDVENDORNAME4    *  HDMI_BASE_ADDR+0x104E
HDMI_FC_SPDVENDORNAME5    *  HDMI_BASE_ADDR+0x104F
HDMI_FC_SPDVENDORNAME6    *  HDMI_BASE_ADDR+0x1050
HDMI_FC_SPDVENDORNAME7    *  HDMI_BASE_ADDR+0x1051
HDMI_FC_SDPPRODUCTNAME0   *  HDMI_BASE_ADDR+0x1052
HDMI_FC_SDPPRODUCTNAME1   *  HDMI_BASE_ADDR+0x1053
HDMI_FC_SDPPRODUCTNAME2   *  HDMI_BASE_ADDR+0x1054
HDMI_FC_SDPPRODUCTNAME3   *  HDMI_BASE_ADDR+0x1055
HDMI_FC_SDPPRODUCTNAME4   *  HDMI_BASE_ADDR+0x1056
HDMI_FC_SDPPRODUCTNAME5   *  HDMI_BASE_ADDR+0x1057
HDMI_FC_SDPPRODUCTNAME6   *  HDMI_BASE_ADDR+0x1058
HDMI_FC_SDPPRODUCTNAME7   *  HDMI_BASE_ADDR+0x1059
HDMI_FC_SDPPRODUCTNAME8   *  HDMI_BASE_ADDR+0x105A
HDMI_FC_SDPPRODUCTNAME9   *  HDMI_BASE_ADDR+0x105B
HDMI_FC_SDPPRODUCTNAME10  *  HDMI_BASE_ADDR+0x105C
HDMI_FC_SDPPRODUCTNAME11  *  HDMI_BASE_ADDR+0x105D
HDMI_FC_SDPPRODUCTNAME12  *  HDMI_BASE_ADDR+0x105E
HDMI_FC_SDPPRODUCTNAME13  *  HDMI_BASE_ADDR+0x105F
HDMI_FC_SDPPRODUCTNAME14  *  HDMI_BASE_ADDR+0x1060
HDMI_FC_SPDPRODUCTNAME15  *  HDMI_BASE_ADDR+0x1061
HDMI_FC_SPDDEVICEINF      *  HDMI_BASE_ADDR+0x1062
HDMI_FC_AUDSCONF          *  HDMI_BASE_ADDR+0x1063
HDMI_FC_AUDSSTAT          *  HDMI_BASE_ADDR+0x1064
HDMI_FC_AUDSV             *  HDMI_BASE_ADDR+0x1065
HDMI_FC_AUDSU             *  HDMI_BASE_ADDR+0x1066
HDMI_FC_AUDSCHNLS0        *  HDMI_BASE_ADDR+0x1067
HDMI_FC_AUDSCHNLS1        *  HDMI_BASE_ADDR+0x1068
HDMI_FC_AUDSCHNLS2        *  HDMI_BASE_ADDR+0x1069
HDMI_FC_AUDSCHNLS3        *  HDMI_BASE_ADDR+0x106A
HDMI_FC_AUDSCHNLS4        *  HDMI_BASE_ADDR+0x106B
HDMI_FC_AUDSCHNLS5        *  HDMI_BASE_ADDR+0x106C
HDMI_FC_AUDSCHNLS6        *  HDMI_BASE_ADDR+0x106D
HDMI_FC_AUDSCHNLS7        *  HDMI_BASE_ADDR+0x106E
HDMI_FC_AUDSCHNLS8        *  HDMI_BASE_ADDR+0x106F
HDMI_FC_DATACH0FILL       *  HDMI_BASE_ADDR+0x1070
HDMI_FC_DATACH1FILL       *  HDMI_BASE_ADDR+0x1071
HDMI_FC_DATACH2FILL       *  HDMI_BASE_ADDR+0x1072
HDMI_FC_CTRLQHIGH         *  HDMI_BASE_ADDR+0x1073
HDMI_FC_CTRLQLOW          *  HDMI_BASE_ADDR+0x1074
HDMI_FC_ACP0              *  HDMI_BASE_ADDR+0x1075
HDMI_FC_ACP28             *  HDMI_BASE_ADDR+0x1076
HDMI_FC_ACP27             *  HDMI_BASE_ADDR+0x1077
HDMI_FC_ACP26             *  HDMI_BASE_ADDR+0x1078
HDMI_FC_ACP25             *  HDMI_BASE_ADDR+0x1079
HDMI_FC_ACP24             *  HDMI_BASE_ADDR+0x107A
HDMI_FC_ACP23             *  HDMI_BASE_ADDR+0x107B
HDMI_FC_ACP22             *  HDMI_BASE_ADDR+0x107C
HDMI_FC_ACP21             *  HDMI_BASE_ADDR+0x107D
HDMI_FC_ACP20             *  HDMI_BASE_ADDR+0x107E
HDMI_FC_ACP19             *  HDMI_BASE_ADDR+0x107F
HDMI_FC_ACP18             *  HDMI_BASE_ADDR+0x1080
HDMI_FC_ACP17             *  HDMI_BASE_ADDR+0x1081
HDMI_FC_ACP16             *  HDMI_BASE_ADDR+0x1082
HDMI_FC_ACP15             *  HDMI_BASE_ADDR+0x1083
HDMI_FC_ACP14             *  HDMI_BASE_ADDR+0x1084
HDMI_FC_ACP13             *  HDMI_BASE_ADDR+0x1085
HDMI_FC_ACP12             *  HDMI_BASE_ADDR+0x1086
HDMI_FC_ACP11             *  HDMI_BASE_ADDR+0x1087
HDMI_FC_ACP10             *  HDMI_BASE_ADDR+0x1088
HDMI_FC_ACP9              *  HDMI_BASE_ADDR+0x1089
HDMI_FC_ACP8              *  HDMI_BASE_ADDR+0x108A
HDMI_FC_ACP7              *  HDMI_BASE_ADDR+0x108B
HDMI_FC_ACP6              *  HDMI_BASE_ADDR+0x108C
HDMI_FC_ACP5              *  HDMI_BASE_ADDR+0x108D
HDMI_FC_ACP4              *  HDMI_BASE_ADDR+0x108E
HDMI_FC_ACP3              *  HDMI_BASE_ADDR+0x108F
HDMI_FC_ACP2              *  HDMI_BASE_ADDR+0x1090
HDMI_FC_ACP1              *  HDMI_BASE_ADDR+0x1091
HDMI_FC_ISCR1_0           *  HDMI_BASE_ADDR+0x1092
HDMI_FC_ISCR1_16          *  HDMI_BASE_ADDR+0x1093
HDMI_FC_ISCR1_15          *  HDMI_BASE_ADDR+0x1094
HDMI_FC_ISCR1_14          *  HDMI_BASE_ADDR+0x1095
HDMI_FC_ISCR1_13          *  HDMI_BASE_ADDR+0x1096
HDMI_FC_ISCR1_12          *  HDMI_BASE_ADDR+0x1097
HDMI_FC_ISCR1_11          *  HDMI_BASE_ADDR+0x1098
HDMI_FC_ISCR1_10          *  HDMI_BASE_ADDR+0x1099
HDMI_FC_ISCR1_9           *  HDMI_BASE_ADDR+0x109A
HDMI_FC_ISCR1_8           *  HDMI_BASE_ADDR+0x109B
HDMI_FC_ISCR1_7           *  HDMI_BASE_ADDR+0x109C
HDMI_FC_ISCR1_6           *  HDMI_BASE_ADDR+0x109D
HDMI_FC_ISCR1_5           *  HDMI_BASE_ADDR+0x109E
HDMI_FC_ISCR1_4           *  HDMI_BASE_ADDR+0x109F
HDMI_FC_ISCR1_3           *  HDMI_BASE_ADDR+0x10A0
HDMI_FC_ISCR1_2           *  HDMI_BASE_ADDR+0x10A1
HDMI_FC_ISCR1_1           *  HDMI_BASE_ADDR+0x10A2
HDMI_FC_ISCR2_15          *  HDMI_BASE_ADDR+0x10A3
HDMI_FC_ISCR2_14          *  HDMI_BASE_ADDR+0x10A4
HDMI_FC_ISCR2_13          *  HDMI_BASE_ADDR+0x10A5
HDMI_FC_ISCR2_12          *  HDMI_BASE_ADDR+0x10A6
HDMI_FC_ISCR2_11          *  HDMI_BASE_ADDR+0x10A7
HDMI_FC_ISCR2_10          *  HDMI_BASE_ADDR+0x10A8
HDMI_FC_ISCR2_9           *  HDMI_BASE_ADDR+0x10A9
HDMI_FC_ISCR2_8           *  HDMI_BASE_ADDR+0x10AA
HDMI_FC_ISCR2_7           *  HDMI_BASE_ADDR+0x10AB
HDMI_FC_ISCR2_6           *  HDMI_BASE_ADDR+0x10AC
HDMI_FC_ISCR2_5           *  HDMI_BASE_ADDR+0x10AD
HDMI_FC_ISCR2_4           *  HDMI_BASE_ADDR+0x10AE
HDMI_FC_ISCR2_3           *  HDMI_BASE_ADDR+0x10AF
HDMI_FC_ISCR2_2           *  HDMI_BASE_ADDR+0x10B0
HDMI_FC_ISCR2_1           *  HDMI_BASE_ADDR+0x10B1
HDMI_FC_ISCR2_0           *  HDMI_BASE_ADDR+0x10B2
HDMI_FC_DATAUTO0          *  HDMI_BASE_ADDR+0x10B3
HDMI_FC_DATAUTO1          *  HDMI_BASE_ADDR+0x10B4
HDMI_FC_DATAUTO2          *  HDMI_BASE_ADDR+0x10B5
HDMI_FC_DATMAN            *  HDMI_BASE_ADDR+0x10B6
HDMI_FC_DATAUTO3          *  HDMI_BASE_ADDR+0x10B7
HDMI_FC_RDRB0             *  HDMI_BASE_ADDR+0x10B8
HDMI_FC_RDRB1             *  HDMI_BASE_ADDR+0x10B9
HDMI_FC_RDRB2             *  HDMI_BASE_ADDR+0x10BA
HDMI_FC_RDRB3             *  HDMI_BASE_ADDR+0x10BB
HDMI_FC_RDRB4             *  HDMI_BASE_ADDR+0x10BC
HDMI_FC_RDRB5             *  HDMI_BASE_ADDR+0x10BD
HDMI_FC_RDRB6             *  HDMI_BASE_ADDR+0x10BE
HDMI_FC_RDRB7             *  HDMI_BASE_ADDR+0x10BF
HDMI_FC_STAT0             *  HDMI_BASE_ADDR+0x10D0
HDMI_FC_INT0              *  HDMI_BASE_ADDR+0x10D1
HDMI_FC_MASK0             *  HDMI_BASE_ADDR+0x10D2
HDMI_FC_POL0              *  HDMI_BASE_ADDR+0x10D3
HDMI_FC_STAT1             *  HDMI_BASE_ADDR+0x10D4
HDMI_FC_INT1              *  HDMI_BASE_ADDR+0x10D5
HDMI_FC_MASK1             *  HDMI_BASE_ADDR+0x10D6
HDMI_FC_POL1              *  HDMI_BASE_ADDR+0x10D7
HDMI_FC_STAT2             *  HDMI_BASE_ADDR+0x10D8
HDMI_FC_INT2              *  HDMI_BASE_ADDR+0x10D9
HDMI_FC_MASK2             *  HDMI_BASE_ADDR+0x10DA
HDMI_FC_POL2              *  HDMI_BASE_ADDR+0x10DB
HDMI_FC_PRCONF            *  HDMI_BASE_ADDR+0x10E0

HDMI_FC_GMD_STAT          *  HDMI_BASE_ADDR+0x1100
HDMI_FC_GMD_EN            *  HDMI_BASE_ADDR+0x1101
HDMI_FC_GMD_UP            *  HDMI_BASE_ADDR+0x1102
HDMI_FC_GMD_CONF          *  HDMI_BASE_ADDR+0x1103
HDMI_FC_GMD_HB            *  HDMI_BASE_ADDR+0x1104
HDMI_FC_GMD_PB0           *  HDMI_BASE_ADDR+0x1105
HDMI_FC_GMD_PB1           *  HDMI_BASE_ADDR+0x1106
HDMI_FC_GMD_PB2           *  HDMI_BASE_ADDR+0x1107
HDMI_FC_GMD_PB3           *  HDMI_BASE_ADDR+0x1108
HDMI_FC_GMD_PB4           *  HDMI_BASE_ADDR+0x1109
HDMI_FC_GMD_PB5           *  HDMI_BASE_ADDR+0x110A
HDMI_FC_GMD_PB6           *  HDMI_BASE_ADDR+0x110B
HDMI_FC_GMD_PB7           *  HDMI_BASE_ADDR+0x110C
HDMI_FC_GMD_PB8           *  HDMI_BASE_ADDR+0x110D
HDMI_FC_GMD_PB9           *  HDMI_BASE_ADDR+0x110E
HDMI_FC_GMD_PB10          *  HDMI_BASE_ADDR+0x110F
HDMI_FC_GMD_PB11          *  HDMI_BASE_ADDR+0x1110
HDMI_FC_GMD_PB12          *  HDMI_BASE_ADDR+0x1111
HDMI_FC_GMD_PB13          *  HDMI_BASE_ADDR+0x1112
HDMI_FC_GMD_PB14          *  HDMI_BASE_ADDR+0x1113
HDMI_FC_GMD_PB15          *  HDMI_BASE_ADDR+0x1114
HDMI_FC_GMD_PB16          *  HDMI_BASE_ADDR+0x1115
HDMI_FC_GMD_PB17          *  HDMI_BASE_ADDR+0x1116
HDMI_FC_GMD_PB18          *  HDMI_BASE_ADDR+0x1117
HDMI_FC_GMD_PB19          *  HDMI_BASE_ADDR+0x1118
HDMI_FC_GMD_PB20          *  HDMI_BASE_ADDR+0x1119
HDMI_FC_GMD_PB21          *  HDMI_BASE_ADDR+0x111A
HDMI_FC_GMD_PB22          *  HDMI_BASE_ADDR+0x111B
HDMI_FC_GMD_PB23          *  HDMI_BASE_ADDR+0x111C
HDMI_FC_GMD_PB24          *  HDMI_BASE_ADDR+0x111D
HDMI_FC_GMD_PB25          *  HDMI_BASE_ADDR+0x111E
HDMI_FC_GMD_PB26          *  HDMI_BASE_ADDR+0x111F
HDMI_FC_GMD_PB27          *  HDMI_BASE_ADDR+0x1120

HDMI_FC_DBGFORCE          *  HDMI_BASE_ADDR+0x1200
HDMI_FC_DBGAUD0CH0        *  HDMI_BASE_ADDR+0x1201
HDMI_FC_DBGAUD1CH0        *  HDMI_BASE_ADDR+0x1202
HDMI_FC_DBGAUD2CH0        *  HDMI_BASE_ADDR+0x1203
HDMI_FC_DBGAUD0CH1        *  HDMI_BASE_ADDR+0x1204
HDMI_FC_DBGAUD1CH1        *  HDMI_BASE_ADDR+0x1205
HDMI_FC_DBGAUD2CH1        *  HDMI_BASE_ADDR+0x1206
HDMI_FC_DBGAUD0CH2        *  HDMI_BASE_ADDR+0x1207
HDMI_FC_DBGAUD1CH2        *  HDMI_BASE_ADDR+0x1208
HDMI_FC_DBGAUD2CH2        *  HDMI_BASE_ADDR+0x1209
HDMI_FC_DBGAUD0CH3        *  HDMI_BASE_ADDR+0x120A
HDMI_FC_DBGAUD1CH3        *  HDMI_BASE_ADDR+0x120B
HDMI_FC_DBGAUD2CH3        *  HDMI_BASE_ADDR+0x120C
HDMI_FC_DBGAUD0CH4        *  HDMI_BASE_ADDR+0x120D
HDMI_FC_DBGAUD1CH4        *  HDMI_BASE_ADDR+0x120E
HDMI_FC_DBGAUD2CH4        *  HDMI_BASE_ADDR+0x120F
HDMI_FC_DBGAUD0CH5        *  HDMI_BASE_ADDR+0x1210
HDMI_FC_DBGAUD1CH5        *  HDMI_BASE_ADDR+0x1211
HDMI_FC_DBGAUD2CH5        *  HDMI_BASE_ADDR+0x1212
HDMI_FC_DBGAUD0CH6        *  HDMI_BASE_ADDR+0x1213
HDMI_FC_DBGAUD1CH6        *  HDMI_BASE_ADDR+0x1214
HDMI_FC_DBGAUD2CH6        *  HDMI_BASE_ADDR+0x1215
HDMI_FC_DBGAUD0CH7        *  HDMI_BASE_ADDR+0x1216
HDMI_FC_DBGAUD1CH7        *  HDMI_BASE_ADDR+0x1217
HDMI_FC_DBGAUD2CH7        *  HDMI_BASE_ADDR+0x1218
HDMI_FC_DBGTMDS0          *  HDMI_BASE_ADDR+0x1219
HDMI_FC_DBGTMDS1          *  HDMI_BASE_ADDR+0x121A
HDMI_FC_DBGTMDS2          *  HDMI_BASE_ADDR+0x121B

; HDMI Source PHY Registers
HDMI_PHY_CONF0            *  HDMI_BASE_ADDR+0x3000
HDMI_PHY_TST0             *  HDMI_BASE_ADDR+0x3001
HDMI_PHY_TST1             *  HDMI_BASE_ADDR+0x3002
HDMI_PHY_TST2             *  HDMI_BASE_ADDR+0x3003
HDMI_PHY_STAT0            *  HDMI_BASE_ADDR+0x3004
HDMI_PHY_INT0             *  HDMI_BASE_ADDR+0x3005
HDMI_PHY_MASK0            *  HDMI_BASE_ADDR+0x3006
HDMI_PHY_POL0             *  HDMI_BASE_ADDR+0x3007

; HDMI Master PHY Registers
HDMI_PHY_I2CM_SLAVE_ADDR           *  HDMI_BASE_ADDR+0x3020
HDMI_PHY_I2CM_ADDRESS_ADDR         *  HDMI_BASE_ADDR+0x3021
HDMI_PHY_I2CM_DATAO_1_ADDR         *  HDMI_BASE_ADDR+0x3022
HDMI_PHY_I2CM_DATAO_0_ADDR         *  HDMI_BASE_ADDR+0x3023
HDMI_PHY_I2CM_DATAI_1_ADDR         *  HDMI_BASE_ADDR+0x3024
HDMI_PHY_I2CM_DATAI_0_ADDR         *  HDMI_BASE_ADDR+0x3025
HDMI_PHY_I2CM_OPERATION_ADDR       *  HDMI_BASE_ADDR+0x3026
HDMI_PHY_I2CM_INT_ADDR             *  HDMI_BASE_ADDR+0x3027
HDMI_PHY_I2CM_CTLINT_ADDR          *  HDMI_BASE_ADDR+0x3028
HDMI_PHY_I2CM_DIV_ADDR             *  HDMI_BASE_ADDR+0x3029
HDMI_PHY_I2CM_SOFTRSTZ_ADDR        *  HDMI_BASE_ADDR+0x302a
HDMI_PHY_I2CM_SS_SCL_HCNT_1_ADDR   *  HDMI_BASE_ADDR+0x302b
HDMI_PHY_I2CM_SS_SCL_HCNT_0_ADDR   *  HDMI_BASE_ADDR+0x302c
HDMI_PHY_I2CM_SS_SCL_LCNT_1_ADDR   *  HDMI_BASE_ADDR+0x302d
HDMI_PHY_I2CM_SS_SCL_LCNT_0_ADDR   *  HDMI_BASE_ADDR+0x302e
HDMI_PHY_I2CM_FS_SCL_HCNT_1_ADDR   *  HDMI_BASE_ADDR+0x302f
HDMI_PHY_I2CM_FS_SCL_HCNT_0_ADDR   *  HDMI_BASE_ADDR+0x3030
HDMI_PHY_I2CM_FS_SCL_LCNT_1_ADDR   *  HDMI_BASE_ADDR+0x3031
HDMI_PHY_I2CM_FS_SCL_LCNT_0_ADDR   *  HDMI_BASE_ADDR+0x3032

HDMI_AUD_N1            *  HDMI_BASE_ADDR+0x3200
HDMI_AUD_N2            *  HDMI_BASE_ADDR+0x3201
HDMI_AUD_N3            *  HDMI_BASE_ADDR+0x3202

HDMI_AUD_CTS1          *  HDMI_BASE_ADDR+0x3203
HDMI_AUD_CTS2          *  HDMI_BASE_ADDR+0x3204
HDMI_AUD_CTS3          *  HDMI_BASE_ADDR+0x3205
HDMI_AUD_INPUTCLKFS    *  HDMI_BASE_ADDR+0x3206

; Generic Parallel Audio Interface Registers
HDMI_GP_CONF0             *  HDMI_BASE_ADDR+0x3500
HDMI_GP_CONF1             *  HDMI_BASE_ADDR+0x3501
HDMI_GP_CONF2             *  HDMI_BASE_ADDR+0x3502
HDMI_GP_STAT              *  HDMI_BASE_ADDR+0x3503
HDMI_GP_INT               *  HDMI_BASE_ADDR+0x3504
HDMI_GP_MASK              *  HDMI_BASE_ADDR+0x3505
HDMI_GP_POL               *  HDMI_BASE_ADDR+0x3506

; Audio DMA Registers (TBD)
HDMI_AHB_DMA_CONF0        *  HDMI_BASE_ADDR+0x3600
HDMI_AHB_DMA_START        *  HDMI_BASE_ADDR+0x3601
HDMI_AHB_DMA_STOP         *  HDMI_BASE_ADDR+0x3602
HDMI_AHB_DMA_THRSLD       *  HDMI_BASE_ADDR+0x3603
HDMI_AHB_DMA_STRADDR0     *  HDMI_BASE_ADDR+0x3604
HDMI_AHB_DMA_STRADDR1     *  HDMI_BASE_ADDR+0x3605
HDMI_AHB_DMA_STRADDR2     *  HDMI_BASE_ADDR+0x3606
HDMI_AHB_DMA_STRADDR3     *  HDMI_BASE_ADDR+0x3607
HDMI_AHB_DMA_STPADDR0     *  HDMI_BASE_ADDR+0x3608
HDMI_AHB_DMA_STPADDR1     *  HDMI_BASE_ADDR+0x3609
HDMI_AHB_DMA_STPADDR2     *  HDMI_BASE_ADDR+0x360a
HDMI_AHB_DMA_STPADDR3     *  HDMI_BASE_ADDR+0x360b
HDMI_AHB_DMA_BSTADDR0     *  HDMI_BASE_ADDR+0x360c
HDMI_AHB_DMA_BSTADDR1     *  HDMI_BASE_ADDR+0x360d
HDMI_AHB_DMA_BSTADDR2     *  HDMI_BASE_ADDR+0x360e
HDMI_AHB_DMA_BSTADDR3     *  HDMI_BASE_ADDR+0x360f
HDMI_AHB_DMA_MBLENGTH0    *  HDMI_BASE_ADDR+0x3610
HDMI_AHB_DMA_MBLENGTH1    *  HDMI_BASE_ADDR+0x3611
HDMI_AHB_DMA_STAT         *  HDMI_BASE_ADDR+0x3612
HDMI_AHB_DMA_INT          *  HDMI_BASE_ADDR+0x3613
HDMI_AHB_DMA_MASK         *  HDMI_BASE_ADDR+0x3614
HDMI_AHB_DMA_POL          *  HDMI_BASE_ADDR+0x3615
HDMI_AHB_DMA_CONF1        *      HDMI_BASE_ADDR+0x3616
HDMI_AHB_DMA_BUFFSTAT     *    HDMI_BASE_ADDR+0x3617
HDMI_AHB_DMA_BUFFINT      *    HDMI_BASE_ADDR+0x3618
HDMI_AHB_DMA_BUFFMASK     *    HDMI_BASE_ADDR+0x3619
HDMI_AHB_DMA_BUFFPOL      *    HDMI_BASE_ADDR+0x361a

; Main Controller Registers
HDMI_MC_SFRDIV            *  HDMI_BASE_ADDR+0x4000
HDMI_MC_CLKDIS            *  HDMI_BASE_ADDR+0x4001
HDMI_MC_SWRSTZ            *  HDMI_BASE_ADDR+0x4002
HDMI_MC_OPCTRL            *  HDMI_BASE_ADDR+0x4003
HDMI_MC_FLOWCTRL          *  HDMI_BASE_ADDR+0x4004
HDMI_MC_PHYRSTZ           *  HDMI_BASE_ADDR+0x4005
HDMI_MC_LOCKONCLOCK       *  HDMI_BASE_ADDR+0x4006
HDMI_MC_HEACPHY_RST       *  HDMI_BASE_ADDR+0x4007

; Color Space  Converter Registers
HDMI_CSC_CFG              *  HDMI_BASE_ADDR+0x4100
HDMI_CSC_SCALE            *  HDMI_BASE_ADDR+0x4101
HDMI_CSC_COEF_A1_MSB      *  HDMI_BASE_ADDR+0x4102
HDMI_CSC_COEF_A1_LSB      *  HDMI_BASE_ADDR+0x4103
HDMI_CSC_COEF_A2_MSB      *  HDMI_BASE_ADDR+0x4104
HDMI_CSC_COEF_A2_LSB      *  HDMI_BASE_ADDR+0x4105
HDMI_CSC_COEF_A3_MSB      *  HDMI_BASE_ADDR+0x4106
HDMI_CSC_COEF_A3_LSB      *  HDMI_BASE_ADDR+0x4107
HDMI_CSC_COEF_A4_MSB      *  HDMI_BASE_ADDR+0x4108
HDMI_CSC_COEF_A4_LSB      *  HDMI_BASE_ADDR+0x4109
HDMI_CSC_COEF_B1_MSB      *  HDMI_BASE_ADDR+0x410A
HDMI_CSC_COEF_B1_LSB      *  HDMI_BASE_ADDR+0x410B
HDMI_CSC_COEF_B2_MSB      *  HDMI_BASE_ADDR+0x410C
HDMI_CSC_COEF_B2_LSB      *  HDMI_BASE_ADDR+0x410D
HDMI_CSC_COEF_B3_MSB      *  HDMI_BASE_ADDR+0x410E
HDMI_CSC_COEF_B3_LSB      *  HDMI_BASE_ADDR+0x410F
HDMI_CSC_COEF_B4_MSB      *  HDMI_BASE_ADDR+0x4110
HDMI_CSC_COEF_B4_LSB      *  HDMI_BASE_ADDR+0x4111
HDMI_CSC_COEF_C1_MSB      *  HDMI_BASE_ADDR+0x4112
HDMI_CSC_COEF_C1_LSB      *  HDMI_BASE_ADDR+0x4113
HDMI_CSC_COEF_C2_MSB      *  HDMI_BASE_ADDR+0x4114
HDMI_CSC_COEF_C2_LSB      *  HDMI_BASE_ADDR+0x4115
HDMI_CSC_COEF_C3_MSB      *  HDMI_BASE_ADDR+0x4116
HDMI_CSC_COEF_C3_LSB      *  HDMI_BASE_ADDR+0x4117
HDMI_CSC_COEF_C4_MSB      *  HDMI_BASE_ADDR+0x4118
HDMI_CSC_COEF_C4_LSB      *  HDMI_BASE_ADDR+0x4119

; HDCP Encryption Engine Registers
HDMI_A_HDCPCFG0           *  HDMI_BASE_ADDR+0x5000
HDMI_A_HDCPCFG1           *  HDMI_BASE_ADDR+0x5001
HDMI_A_HDCPOBS0           *  HDMI_BASE_ADDR+0x5002
HDMI_A_HDCPOBS1           *  HDMI_BASE_ADDR+0x5003
HDMI_A_HDCPOBS2           *  HDMI_BASE_ADDR+0x5004
HDMI_A_HDCPOBS3           *  HDMI_BASE_ADDR+0x5005
HDMI_A_APIINTCLR          *  HDMI_BASE_ADDR+0x5006
HDMI_A_APIINTSTAT         *  HDMI_BASE_ADDR+0x5007
HDMI_A_APIINTMSK          *  HDMI_BASE_ADDR+0x5008
HDMI_A_VIDPOLCFG          *  HDMI_BASE_ADDR+0x5009
HDMI_A_OESSWCFG           *  HDMI_BASE_ADDR+0x500A
HDMI_A_TIMER1SETUP0       *  HDMI_BASE_ADDR+0x500B
HDMI_A_TIMER1SETUP1       *  HDMI_BASE_ADDR+0x500C
HDMI_A_TIMER2SETUP0       *  HDMI_BASE_ADDR+0x500D
HDMI_A_TIMER2SETUP1       *  HDMI_BASE_ADDR+0x500E
HDMI_A_100MSCFG           *  HDMI_BASE_ADDR+0x500F
HDMI_A_2SCFG0             *  HDMI_BASE_ADDR+0x5010
HDMI_A_2SCFG1             *  HDMI_BASE_ADDR+0x5011
HDMI_A_5SCFG0             *  HDMI_BASE_ADDR+0x5012
HDMI_A_5SCFG1             *  HDMI_BASE_ADDR+0x5013
HDMI_A_SRMVERLSB          *  HDMI_BASE_ADDR+0x5014
HDMI_A_SRMVERMSB          *  HDMI_BASE_ADDR+0x5015
HDMI_A_SRMCTRL            *  HDMI_BASE_ADDR+0x5016
HDMI_A_SFRSETUP           *  HDMI_BASE_ADDR+0x5017
HDMI_A_I2CHSETUP          *  HDMI_BASE_ADDR+0x5018
HDMI_A_INTSETUP           *  HDMI_BASE_ADDR+0x5019
HDMI_A_PRESETUP           *  HDMI_BASE_ADDR+0x501A
HDMI_A_SRM_BASE           *  HDMI_BASE_ADDR+0x5020

; CEC Engine Registers
HDMI_CEC_CTRL              * HDMI_BASE_ADDR+0x7D00
HDMI_CEC_STAT              * HDMI_BASE_ADDR+0x7D01
HDMI_CEC_MASK              * HDMI_BASE_ADDR+0x7D02
HDMI_CEC_POLARITY          * HDMI_BASE_ADDR+0x7D03
HDMI_CEC_INT               * HDMI_BASE_ADDR+0x7D04
HDMI_CEC_ADDR_L            * HDMI_BASE_ADDR+0x7D05
HDMI_CEC_ADDR_H            * HDMI_BASE_ADDR+0x7D06
HDMI_CEC_TX_CNT            * HDMI_BASE_ADDR+0x7D07
HDMI_CEC_RX_CNT            * HDMI_BASE_ADDR+0x7D08
HDMI_CEC_TX_DATA0          * HDMI_BASE_ADDR+0x7D10
HDMI_CEC_TX_DATA1          * HDMI_BASE_ADDR+0x7D11
HDMI_CEC_TX_DATA2          * HDMI_BASE_ADDR+0x7D12
HDMI_CEC_TX_DATA3          * HDMI_BASE_ADDR+0x7D13
HDMI_CEC_TX_DATA4          * HDMI_BASE_ADDR+0x7D14
HDMI_CEC_TX_DATA5          * HDMI_BASE_ADDR+0x7D15
HDMI_CEC_TX_DATA6          * HDMI_BASE_ADDR+0x7D16
HDMI_CEC_TX_DATA7          * HDMI_BASE_ADDR+0x7D17
HDMI_CEC_TX_DATA8          * HDMI_BASE_ADDR+0x7D18
HDMI_CEC_TX_DATA9          * HDMI_BASE_ADDR+0x7D19
HDMI_CEC_TX_DATA10         * HDMI_BASE_ADDR+0x7D1a
HDMI_CEC_TX_DATA11         * HDMI_BASE_ADDR+0x7D1b
HDMI_CEC_TX_DATA12         * HDMI_BASE_ADDR+0x7D1c
HDMI_CEC_TX_DATA13         * HDMI_BASE_ADDR+0x7D1d
HDMI_CEC_TX_DATA14         * HDMI_BASE_ADDR+0x7D1e
HDMI_CEC_TX_DATA15         * HDMI_BASE_ADDR+0x7D1f
HDMI_CEC_RX_DATA0          * HDMI_BASE_ADDR+0x7D20
HDMI_CEC_RX_DATA1          * HDMI_BASE_ADDR+0x7D21
HDMI_CEC_RX_DATA2          * HDMI_BASE_ADDR+0x7D22
HDMI_CEC_RX_DATA3          * HDMI_BASE_ADDR+0x7D23
HDMI_CEC_RX_DATA4          * HDMI_BASE_ADDR+0x7D24
HDMI_CEC_RX_DATA5          * HDMI_BASE_ADDR+0x7D25
HDMI_CEC_RX_DATA6          * HDMI_BASE_ADDR+0x7D26
HDMI_CEC_RX_DATA7          * HDMI_BASE_ADDR+0x7D27
HDMI_CEC_RX_DATA8          * HDMI_BASE_ADDR+0x7D28
HDMI_CEC_RX_DATA9          * HDMI_BASE_ADDR+0x7D29
HDMI_CEC_RX_DATA10         * HDMI_BASE_ADDR+0x7D2a
HDMI_CEC_RX_DATA11         * HDMI_BASE_ADDR+0x7D2b
HDMI_CEC_RX_DATA12         * HDMI_BASE_ADDR+0x7D2c
HDMI_CEC_RX_DATA13         * HDMI_BASE_ADDR+0x7D2d
HDMI_CEC_RX_DATA14         * HDMI_BASE_ADDR+0x7D2e
HDMI_CEC_RX_DATA15         * HDMI_BASE_ADDR+0x7D2f
HDMI_CEC_LOCK              * HDMI_BASE_ADDR+0x7D30
HDMI_CEC_WKUPCTRL          * HDMI_BASE_ADDR+0x7D31

; I2C Master Registers (E-DDC)
HDMI_I2CM_SLAVE                *  HDMI_BASE_ADDR+0x7E00
HDMI_I2CMESS                   *  HDMI_BASE_ADDR+0x7E01
HDMI_I2CM_DATAO                *  HDMI_BASE_ADDR+0x7E02
HDMI_I2CM_DATAI                *  HDMI_BASE_ADDR+0x7E03
HDMI_I2CM_OPERATION            *  HDMI_BASE_ADDR+0x7E04
HDMI_I2CM_INT                  *  HDMI_BASE_ADDR+0x7E05
HDMI_I2CM_CTLINT               *  HDMI_BASE_ADDR+0x7E06
HDMI_I2CM_DIV                  *  HDMI_BASE_ADDR+0x7E07
HDMI_I2CM_SEGADDR              *  HDMI_BASE_ADDR+0x7E08
HDMI_I2CM_SOFTRSTZ             *  HDMI_BASE_ADDR+0x7E09
HDMI_I2CM_SEGPTR               *  HDMI_BASE_ADDR+0x7E0A
HDMI_I2CM_SS_SCL_HCNT_1_ADDR   *  HDMI_BASE_ADDR+0x7E0B
HDMI_I2CM_SS_SCL_HCNT_0_ADDR   *  HDMI_BASE_ADDR+0x7E0C
HDMI_I2CM_SS_SCL_LCNT_1_ADDR   *  HDMI_BASE_ADDR+0x7E0D
HDMI_I2CM_SS_SCL_LCNT_0_ADDR   *  HDMI_BASE_ADDR+0x7E0E
HDMI_I2CM_FS_SCL_HCNT_1_ADDR   *  HDMI_BASE_ADDR+0x7E0F
HDMI_I2CM_FS_SCL_HCNT_0_ADDR   *  HDMI_BASE_ADDR+0x7E10
HDMI_I2CM_FS_SCL_LCNT_1_ADDR   *  HDMI_BASE_ADDR+0x7E11
HDMI_I2CM_FS_SCL_LCNT_0_ADDR   *  HDMI_BASE_ADDR+0x7E12

; Random Number Generator Registers (RNG)
HDMI_RNG_BASE                  *  HDMI_BASE_ADDR+0x8000



        ] ;__HAL_SOC_REGISTERS__

        END
