Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3815
design__instance__area,28433.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.04139179736375809
power__switching__total,0.04823635518550873
power__leakage__total,2.6730916147243988E-8
power__total,0.0896281823515892
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6518857305140033
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5871566732343761
timing__hold__ws__corner:nom_tt_025C_1v80,0.3211337953119499
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321134
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,8
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9483281095488175
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8461168671859032
timing__hold__ws__corner:nom_ss_100C_1v60,0.8861104323330705
timing__setup__ws__corner:nom_ss_100C_1v60,-7.960987649989747
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-245.38432069725562
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-7.960987649989747
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.886110
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,61
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-7.960988
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,61
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5321239155479967
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4831880587960808
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1291985999199085
timing__setup__ws__corner:nom_ff_n40C_1v95,0.08645129301573108
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.129199
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.086451
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,13
design__max_fanout_violation__count,14
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.5180478415098856
clock__skew__worst_setup,0.4758955586525844
timing__hold__ws,0.12537360393614042
timing__setup__ws,-8.25334934867099
timing__hold__tns,0.0
timing__setup__tns,-258.74050656591464
timing__hold__wns,0
timing__setup__wns,-8.25334934867099
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125374
timing__hold_r2r_vio__count,0
timing__setup_vio__count,183
timing__setup_r2r__ws,-8.253349
timing__setup_r2r_vio__count,183
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3815
design__instance__area__stdcell,28433.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.830046
design__instance__utilization__stdcell,0.830046
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,64471.8
design__violations,0
design__instance__count__setup_buffer,46
design__instance__count__hold_buffer,23
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,3353
route__net__special,2
route__drc_errors__iter:1,2043
route__wirelength__iter:1,72829
route__drc_errors__iter:2,1197
route__wirelength__iter:2,71899
route__drc_errors__iter:3,998
route__wirelength__iter:3,71623
route__drc_errors__iter:4,132
route__wirelength__iter:4,71420
route__drc_errors__iter:5,12
route__wirelength__iter:5,71457
route__drc_errors__iter:6,1
route__wirelength__iter:6,71457
route__drc_errors__iter:7,1
route__wirelength__iter:7,71460
route__drc_errors__iter:8,1
route__wirelength__iter:8,71458
route__drc_errors__iter:9,1
route__wirelength__iter:9,71456
route__drc_errors__iter:10,1
route__wirelength__iter:10,71456
route__drc_errors__iter:11,1
route__wirelength__iter:11,71456
route__drc_errors__iter:12,0
route__wirelength__iter:12,71468
route__drc_errors,0
route__wirelength,71468
route__vias,23683
route__vias__singlecut,23683
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,256.37
timing__unannotated_net__count__corner:nom_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6331735315273928
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5775496910859858
timing__hold__ws__corner:min_tt_025C_1v80,0.31596776089880996
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315968
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9197213251311535
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8307512690682197
timing__hold__ws__corner:min_ss_100C_1v60,0.8754270889318644
timing__setup__ws__corner:min_ss_100C_1v60,-7.68657870221364
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-233.29230407810465
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-7.68657870221364
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.875427
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,60
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-7.686579
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,60
timing__unannotated_net__count__corner:min_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5180478415098856
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4758955586525844
timing__hold__ws__corner:min_ff_n40C_1v95,0.12537360393614042
timing__setup__ws__corner:min_ff_n40C_1v95,0.17210233725267976
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.125374
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.172102
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6737883219855585
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5990208498779699
timing__hold__ws__corner:max_tt_025C_1v80,0.3267045615401636
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326705
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,13
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9811478573971775
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8644151195060751
timing__hold__ws__corner:max_ss_100C_1v60,0.8980437758730544
timing__setup__ws__corner:max_ss_100C_1v60,-8.25334934867099
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-258.74050656591464
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-8.25334934867099
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.898044
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,62
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.253349
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,62
timing__unannotated_net__count__corner:max_ss_100C_1v60,21
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5497284449916117
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.49231087266973894
timing__hold__ws__corner:max_ff_n40C_1v95,0.13274437480508647
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.132744
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79477
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79926
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00523151
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00567453
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00074536
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00567453
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.00073700000000000002488287353941132096224464476108551025390625
ir__drop__worst,0.00523000000000000027366997557010108721442520618438720703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
