

================================================================
== Vivado HLS Report for 'L2triggerv5'
================================================================
* Date:           Thu Apr 20 15:51:03 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        L2triggerv5
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      5.16|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |  276|  196209072|  277|  196209073|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----------+-------------+-----------+-----------+-----------+----------+
        |                 |     Latency     |  Iteration  |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |    max    |   Latency   |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-----------+-------------+-----------+-----------+-----------+----------+
        |- Loop 1         |    0|      32767|            1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 2         |   16|     262152|  2 ~ 32769  |          -|          -|          8|    no    |
        | + Loop 2.1      |    0|      32767|            1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 3         |  256|  192932352| 2 ~ 1507284 |          -|          -|        128|    no    |
        | + Loop 3.1      |    0|    1507282|   45 ~ 46   |          -|          -| 0 ~ 32767 |    no    |
        |  ++ Loop 3.1.1  |   35|         35|            5|          -|          -|          7|    no    |
        |- Loop 4         |    0|    2981797|           91|          -|          -| 0 ~ 32767 |    no    |
        +-----------------+-----+-----------+-------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1721|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     28|   10290|   9248|
|Memory           |       58|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    683|
|Register         |        -|      -|    1587|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       58|     28|   11877|  11652|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       10|      7|       7|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |L2triggerv5_CTRL_BUS_s_axi_U                 |L2triggerv5_CTRL_BUS_s_axi                |        0|      0|    58|    72|
    |L2triggerv5_dadd_64ns_64ns_64_9_full_dsp_U1  |L2triggerv5_dadd_64ns_64ns_64_9_full_dsp  |        0|      3|   700|  1103|
    |L2triggerv5_dadd_64ns_64ns_64_9_full_dsp_U2  |L2triggerv5_dadd_64ns_64ns_64_9_full_dsp  |        0|      3|   700|  1103|
    |L2triggerv5_dmul_64ns_64ns_64_10_max_dsp_U3  |L2triggerv5_dmul_64ns_64ns_64_10_max_dsp  |        0|     11|   456|   612|
    |L2triggerv5_dmul_64ns_64ns_64_10_max_dsp_U4  |L2triggerv5_dmul_64ns_64ns_64_10_max_dsp  |        0|     11|   456|   612|
    |L2triggerv5_dsqrt_64ns_64ns_64_59_U7         |L2triggerv5_dsqrt_64ns_64ns_64_59         |        0|      0|  3411|  2240|
    |L2triggerv5_dsqrt_64ns_64ns_64_59_U8         |L2triggerv5_dsqrt_64ns_64ns_64_59         |        0|      0|  3411|  2240|
    |L2triggerv5_uitodp_32ns_64_8_U5              |L2triggerv5_uitodp_32ns_64_8              |        0|      0|   549|   633|
    |L2triggerv5_uitodp_32ns_64_8_U6              |L2triggerv5_uitodp_32ns_64_8              |        0|      0|   549|   633|
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |Total                                        |                                          |        0|     28| 10290|  9248|
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |data_shift1_U  |L2triggerv5_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |data_shift2_U  |L2triggerv5_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |sum_overP1_U   |L2triggerv5_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_overP2_U   |L2triggerv5_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix1_U     |L2triggerv5_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh1_U      |L2triggerv5_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix2_U     |L2triggerv5_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh2_U      |L2triggerv5_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                         |       58|  0|   0| 25344|  226|     8|       534528|
    +---------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |i_4_fu_596_p2             |     +    |      0|  0|   15|          15|           1|
    |i_5_fu_657_p2             |     +    |      0|  0|   15|          15|           1|
    |i_6_fu_899_p2             |     +    |      0|  0|   15|          15|           1|
    |i_7_fu_696_p2             |     +    |      0|  0|   15|          15|           1|
    |k_1_fu_680_p2             |     +    |      0|  0|    8|           8|           1|
    |kk_2_fu_616_p2            |     +    |      0|  0|    4|           4|           1|
    |kk_3_fu_830_p2            |     +    |      0|  0|    4|           4|           2|
    |sh_assign_2_fu_1042_p2    |     +    |      0|  0|   12|          11|          12|
    |sh_assign_fu_1008_p2      |     +    |      0|  0|   12|          11|          12|
    |tmp_11_fu_739_p2          |     +    |      0|  0|   32|          32|          32|
    |tmp_12_fu_663_p2          |     +    |      0|  0|   15|          15|          15|
    |tmp_1_fu_646_p2           |     +    |      0|  0|   15|          15|          15|
    |tmp_28_fu_788_p2          |     +    |      0|  0|    4|           4|           1|
    |tmp_30_fu_860_p2          |     +    |      0|  0|   32|          32|          32|
    |tmp_31_fu_866_p2          |     +    |      0|  0|   32|          32|          32|
    |tmp_32_fu_872_p2          |     +    |      0|  0|   32|          32|          32|
    |tmp_33_fu_877_p2          |     +    |      0|  0|   32|          32|          32|
    |tmp_40_fu_776_p2          |     +    |      0|  0|    7|          15|          15|
    |tmp_41_fu_782_p2          |     +    |      0|  0|    7|          15|          15|
    |tmp_44_fu_818_p2          |     +    |      0|  0|    7|          15|          15|
    |tmp_45_fu_824_p2          |     +    |      0|  0|    7|          15|          15|
    |tmp_4_fu_686_p2           |     +    |      0|  0|   16|          16|           2|
    |tmp_7_fu_730_p2           |     +    |      0|  0|   32|          32|          32|
    |tmp_2_i_i9_fu_1056_p2     |     -    |      0|  0|   11|          10|          11|
    |tmp_2_i_i_fu_1022_p2      |     -    |      0|  0|   11|          10|          11|
    |exitcond1_fu_610_p2       |   icmp   |      0|  0|    2|           4|           5|
    |exitcond6_fu_894_p2       |   icmp   |      0|  0|    6|          15|          15|
    |exitcond7_fu_691_p2       |   icmp   |      0|  0|    6|          15|          15|
    |exitcond8_fu_652_p2       |   icmp   |      0|  0|    6|          15|          15|
    |exitcond9_fu_591_p2       |   icmp   |      0|  0|    6|          15|          15|
    |exitcond_fu_674_p2        |   icmp   |      0|  0|    3|           8|           9|
    |l3_data_last_V_fu_911_p2  |   icmp   |      0|  0|    6|          16|          16|
    |tmp_34_fu_882_p2          |   icmp   |      0|  0|   11|          32|          32|
    |tmp_35_fu_886_p2          |   icmp   |      0|  0|   11|          32|          32|
    |tmp_5_i_i1_fu_1158_p2     |   lshr   |      0|  0|  158|          53|          53|
    |tmp_5_i_i_fu_1095_p2      |   lshr   |      0|  0|  158|          53|          53|
    |result_V_1_fu_1192_p3     |  select  |      0|  0|   32|           1|          32|
    |result_V_fu_1129_p3       |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_1031_p3    |  select  |      0|  0|   12|           1|          12|
    |sh_assign_3_fu_1065_p3    |  select  |      0|  0|   12|           1|          12|
    |tmp_7_i_i1_fu_1164_p2     |    shl   |      0|  0|  433|         136|         136|
    |tmp_7_i_i_fu_1101_p2      |    shl   |      0|  0|  433|         136|         136|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1721|         954|         959|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  252|        112|    1|        112|
    |ap_sig_ioackin_out_stream_TREADY  |    1|          2|    1|          2|
    |data_shift1_address0              |   14|          5|   14|         70|
    |data_shift1_d0                    |   17|          4|   17|         68|
    |data_shift2_address0              |   14|          5|   14|         70|
    |data_shift2_d0                    |   17|          4|   17|         68|
    |i_1_reg_479                       |   15|          2|   15|         30|
    |i_2_reg_501                       |   15|          2|   15|         30|
    |i_3_reg_524                       |   15|          2|   15|         30|
    |i_reg_457                         |   15|          2|   15|         30|
    |in_stream_TDATA_blk_n             |    1|          2|    1|          2|
    |k_reg_490                         |    8|          2|    8|         16|
    |kk_1_reg_513                      |    4|          2|    4|          8|
    |kk_reg_468                        |    4|          2|    4|          8|
    |out_stream_TDATA_blk_n            |    1|          2|    1|          2|
    |sum_overP1_address0               |   11|          3|   11|         33|
    |sum_overP1_d0                     |   32|          4|   32|        128|
    |sum_overP2_address0               |   11|          3|   11|         33|
    |sum_overP2_d0                     |   32|          4|   32|        128|
    |sum_pix1_address0                 |   11|          5|   11|         55|
    |sum_pix1_d0                       |   32|          3|   32|         96|
    |sum_pix2_address0                 |   11|          5|   11|         55|
    |sum_pix2_d0                       |   32|          3|   32|         96|
    |thresh1_address0                  |   11|          4|   11|         44|
    |thresh1_d0                        |   32|          3|   32|         96|
    |thresh2_address0                  |   11|          4|   11|         44|
    |thresh2_d0                        |   32|          3|   32|         96|
    |trig_data                         |   32|          3|   32|         96|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  683|        197|  432|       1546|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |  111|   0|  111|          0|
    |ap_reg_ioackin_out_stream_TREADY  |    1|   0|    1|          0|
    |data_shift1_addr_reg_1322         |   14|   0|   14|          0|
    |data_shift1_load_reg_1370         |   17|   0|   17|          0|
    |data_shift2_addr_reg_1327         |   14|   0|   14|          0|
    |data_shift2_load_reg_1376         |   17|   0|   17|          0|
    |i_1_reg_479                       |   15|   0|   15|          0|
    |i_2_reg_501                       |   15|   0|   15|          0|
    |i_3_reg_524                       |   15|   0|   15|          0|
    |i_6_reg_1435                      |   15|   0|   15|          0|
    |i_7_reg_1257                      |   15|   0|   15|          0|
    |i_reg_457                         |   15|   0|   15|          0|
    |isNeg_1_reg_1545                  |    1|   0|    1|          0|
    |isNeg_reg_1535                    |    1|   0|    1|          0|
    |k_1_reg_1244                      |    8|   0|    8|          0|
    |k_reg_490                         |    8|   0|    8|          0|
    |kk_1_reg_513                      |    4|   0|    4|          0|
    |kk_2_reg_1223                     |    4|   0|    4|          0|
    |kk_3_reg_1355                     |    4|   0|    4|          0|
    |kk_reg_468                        |    4|   0|    4|          0|
    |l3_data_last_V_reg_1456           |    1|   0|    1|          0|
    |loc_V_1_reg_1519                  |   52|   0|   52|          0|
    |loc_V_2_reg_1524                  |   11|   0|   11|          0|
    |loc_V_3_reg_1530                  |   52|   0|   52|          0|
    |loc_V_reg_1513                    |   11|   0|   11|          0|
    |phitmp_reg_1297                   |   16|   0|   16|          0|
    |reg_569                           |   32|   0|   32|          0|
    |reg_573                           |   32|   0|   32|          0|
    |result_V_1_reg_1560               |   32|   0|   32|          0|
    |result_V_reg_1555                 |   32|   0|   32|          0|
    |sh_assign_1_reg_1540              |   12|   0|   12|          0|
    |sh_assign_3_reg_1550              |   12|   0|   12|          0|
    |sum_overP1_addr_reg_1332          |   11|   0|   11|          0|
    |sum_overP2_addr_reg_1337          |   11|   0|   11|          0|
    |sum_pix1_addr_2_reg_1272          |   11|   0|   11|          0|
    |sum_pix1_load_1_reg_1282          |   32|   0|   32|          0|
    |sum_pix2_addr_2_reg_1277          |   11|   0|   11|          0|
    |sum_pix2_load_1_reg_1287          |   32|   0|   32|          0|
    |thresh1_load_reg_1409             |   32|   0|   32|          0|
    |thresh2_load_reg_1423             |   32|   0|   32|          0|
    |tmp_10_reg_1312                   |   32|   0|   32|          0|
    |tmp_11_reg_1317                   |   32|   0|   32|          0|
    |tmp_13_reg_1440                   |   15|   0|   64|         49|
    |tmp_14_reg_1461                   |   25|   0|   25|          0|
    |tmp_15_reg_1466                   |   25|   0|   25|          0|
    |tmp_17_reg_1481                   |   64|   0|   64|          0|
    |tmp_18_reg_1493                   |   64|   0|   64|          0|
    |tmp_19_reg_1503                   |   64|   0|   64|          0|
    |tmp_1_reg_1228                    |    8|   0|   15|          7|
    |tmp_23_reg_1487                   |   64|   0|   64|          0|
    |tmp_24_reg_1498                   |   64|   0|   64|          0|
    |tmp_25_reg_1508                   |   64|   0|   64|          0|
    |tmp_30_reg_1382                   |   32|   0|   32|          0|
    |tmp_31_reg_1387                   |   32|   0|   32|          0|
    |tmp_32_reg_1397                   |   32|   0|   32|          0|
    |tmp_33_reg_1403                   |   32|   0|   32|          0|
    |tmp_34_reg_1414                   |    1|   0|    1|          0|
    |tmp_35_reg_1428                   |    1|   0|    1|          0|
    |tmp_41_reg_1345                   |   15|   0|   15|          0|
    |tmp_45_reg_1350                   |   15|   0|   15|          0|
    |tmp_4_reg_1249                    |   16|   0|   16|          0|
    |tmp_5_reg_1292                    |   16|   0|   16|          0|
    |tmp_6_reg_1302                    |   32|   0|   32|          0|
    |tmp_7_reg_1307                    |   32|   0|   32|          0|
    |tmp_8_reg_1262                    |   15|   0|   64|         49|
    |tmp_reg_1207                      |   15|   0|   16|          1|
    |tmp_s_reg_1199                    |   15|   0|   15|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1587|   0| 1693|        106|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     L2triggerv5     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     L2triggerv5     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     L2triggerv5     | return value |
|in_stream_TDATA         |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    6|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    2|    axis    |  in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    5|    axis    |   in_stream_V_id_V  |    pointer   |
|out_stream_TDATA        | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID       | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY       |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST        | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP        | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB        | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER        | out |    2|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST        | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID          | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
|trig_data               | out |   32|   ap_ovld  |      trig_data      |    pointer   |
|trig_data_ap_vld        | out |    1|   ap_ovld  |      trig_data      |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

