static void F_1 ( int V_1 , int V_2 , int * V_3 ,\r\nint * V_4 , int * V_5 )\r\n{\r\nint V_6 , V_7 , V_8 , V_9 , V_10 = V_2 ;\r\nfor ( V_6 = 1 ; V_6 <= 16 ; V_6 ++ )\r\nfor ( V_7 = 1 ; V_7 <= 32 ; V_7 ++ )\r\nfor ( V_8 = 1 ; V_8 <= 32 ; V_8 ++ ) {\r\nV_9 = abs ( V_1 / V_7 * V_6 / V_8 - V_2 ) ;\r\nif ( V_9 < V_10 ) {\r\nV_10 = V_9 ;\r\n* V_5 = V_6 ;\r\n* V_3 = V_7 ;\r\n* V_4 = V_8 ;\r\n}\r\n}\r\n}\r\nstatic void F_2 ( int V_1 , int V_2 , int * V_3 , int * V_4 ,\r\nint * V_5 )\r\n{\r\nint V_11 , V_12 , V_13 ;\r\nfor ( * V_3 = 1 ; * V_3 <= 32 ; ( * V_3 ) ++ ) {\r\nV_12 = V_1 / * V_3 ;\r\nV_11 = F_3 ( V_2 , V_12 ) ;\r\n* V_5 = V_2 / V_11 ;\r\n* V_4 = V_12 / V_11 ;\r\nif ( ( * V_5 < 1 ) || ( * V_5 >= 16 ) )\r\ncontinue;\r\nif ( ( * V_4 > 0 ) & ( * V_4 <= 32 ) )\r\nbreak;\r\n}\r\nif ( V_1 / * V_3 * * V_5 / * V_4 != V_2 ) {\r\nF_1 ( V_1 , V_2 , V_3 , V_4 , V_5 ) ;\r\nV_13 = V_1 / * V_3 * * V_5 / * V_4 ;\r\nF_4 ( V_14\r\nL_1 ,\r\nV_2 , V_13 ) ;\r\n}\r\nF_4 ( V_15 L_2 ,\r\n* V_3 , * V_4 , * V_5 ) ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nT_1 V_16 , V_17 ;\r\nT_2 V_18 = F_6 () ;\r\nV_16 = F_7 ( ( void * ) F_8 ( V_19 + 0x18 ) ) ;\r\nV_17 = F_7 ( ( void * ) F_8 ( V_19 + 0x1c ) ) ;\r\nif ( V_17 & ( 1 << 23 ) )\r\nreturn 0 ;\r\nif ( ( V_18 >= 0x23 ) && ( V_18 != 0x57 ) )\r\nreturn 250000000 ;\r\nif ( ( ( ( V_17 & 0x1fff ) << 10 ) | ( ( V_16 & 0xffc00000 ) >> 22 ) )\r\n> 4208000 )\r\nreturn 250000000 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( T_1 V_20 , struct V_21 * clock ,\r\nT_1 * V_22 , T_1 V_23 )\r\n{\r\nint V_24 ;\r\nint V_25 = V_26 ;\r\nT_1 V_27 = F_7 ( & clock -> V_27 ) ;\r\nT_1 V_28 = F_7 ( & clock -> V_28 ) ;\r\nint V_3 = ( ( V_27 & V_29 ) >> V_30 ) + 1 ;\r\nint V_4 = ( V_27 & V_31 ) + 1 ;\r\nint V_32 = V_3 * V_4 ;\r\nint V_5 = ( ( V_28 & V_33 ) >> V_34 ) + 1 ;\r\nswitch ( ( * V_22 & ( V_35 << V_20 ) ) >> V_20 ) {\r\ncase V_36 :\r\nV_25 = V_23 ;\r\nbreak;\r\ncase V_37 :\r\nV_25 = V_26 ;\r\nbreak;\r\ncase V_38 :\r\nV_25 = V_39 ;\r\nbreak;\r\ncase V_40 :\r\nV_25 = V_41 . V_42 ;\r\nbreak;\r\n}\r\nif ( * V_22 & V_43 )\r\nreturn V_25 / V_32 ;\r\nif ( ( V_28 & V_44 ) == 0 )\r\nreturn ( V_25 >> ( V_5 / 16 + 1 ) ) / V_32 ;\r\nif ( ( V_28 & ( V_45 | V_46 ) ) == ( V_45 | V_46 ) ) {\r\nV_24 = ( V_5 & 1 ) ?\r\n( V_25 * V_5 ) >> 1 :\r\n( V_25 * ( V_5 - 1 ) ) >> 2 ;\r\nreturn V_24 / V_32 ;\r\n}\r\nif ( V_5 == 16 )\r\nreturn V_25 / V_32 ;\r\nreturn V_25 * V_5 / V_32 ;\r\n}\r\nstatic void F_10 ( T_1 V_20 , struct V_21 * clock ,\r\nT_1 * V_22 , T_1 V_47 )\r\n{\r\nint V_3 , V_4 , V_5 ;\r\nint V_25 = V_48 . V_42 ;\r\nswitch ( ( * V_22 & ( V_35 << V_20 ) ) >> V_20 ) {\r\ncase V_36 :\r\nV_25 = V_48 . V_42 ;\r\nbreak;\r\ncase V_37 :\r\nV_25 = V_26 ;\r\nbreak;\r\ncase V_38 :\r\nV_25 = V_39 ;\r\nbreak;\r\ncase V_40 :\r\nV_25 = V_41 . V_42 ;\r\nbreak;\r\n}\r\nF_2 ( V_25 , V_47 , & V_3 , & V_4 , & V_5 ) ;\r\nF_11 ( ( ( V_3 - 1 ) << V_30 ) | ( V_4 - 1 ) , & clock -> V_27 ) ;\r\nF_12 ( 1 ) ;\r\nF_11 ( 4 , & clock -> V_28 ) ;\r\nwhile ( F_7 ( & clock -> V_28 ) & V_49 )\r\n;\r\nF_11 ( ( ( V_5 - 1 ) << V_34 ) | ( 0xff << 3 ) | 0x0e , & clock -> V_28 ) ;\r\nF_12 ( 75 ) ;\r\n}\r\nstatic void T_3 F_13 ( void )\r\n{\r\nT_1 * V_22 = ( T_1 * ) F_14 ( V_50 , 4 ) ;\r\nstruct V_51 * V_52 =\r\nF_14 ( V_53 ,\r\nsizeof( struct V_51 ) ) ;\r\nV_48 . V_42 = F_9 ( V_54 ,\r\n& V_52 -> V_55 , V_22 , V_56 ) ;\r\nif ( * V_22 & V_57 )\r\nV_41 . V_42 = F_9 ( V_58 ,\r\n& V_52 -> V_59 , V_22 , V_56 ) ;\r\nelse\r\nV_41 . V_42 = V_48 . V_42 ;\r\nif ( V_60 . V_42 == 250000000 )\r\nF_10 ( V_61 , & V_52 -> V_62 ,\r\nV_22 , V_60 . V_42 ) ;\r\nF_15 ( V_52 ) ;\r\nF_15 ( V_22 ) ;\r\n}\r\nstatic void F_16 ( int V_1 , struct V_63 * clock ,\r\nint V_3 , int V_4 , int V_64 , int V_5 , T_1 V_47 )\r\n{\r\nF_4 ( V_65\r\nL_3\r\nL_4 ,\r\nV_1 , V_47 , V_3 , V_4 , V_64 , V_5 ) ;\r\nF_11 ( 0 , & clock -> V_27 ) ;\r\nF_11 ( V_66 | ( ( V_3 - 1 ) & 0x1F ) , & clock -> V_3 ) ;\r\nF_11 ( ( V_5 - 1 ) & 0xF , & clock -> V_5 ) ;\r\nwhile ( F_7 ( & clock -> V_67 ) & 0x1 )\r\n;\r\nF_11 ( V_66 | ( ( V_4 - 1 ) & 0x1F ) , & clock -> V_4 ) ;\r\nF_11 ( F_7 ( & clock -> V_68 ) | 1 , & clock -> V_68 ) ;\r\nF_11 ( F_7 ( & clock -> V_69 ) | 1 , & clock -> V_69 ) ;\r\nwhile ( F_7 ( & clock -> V_67 ) & 0x1 )\r\n;\r\nF_11 ( V_66 | ( ( V_64 - 1 ) & 0x1F ) , & clock -> V_64 ) ;\r\nF_11 ( F_7 ( & clock -> V_68 ) | 1 , & clock -> V_68 ) ;\r\nF_11 ( F_7 ( & clock -> V_69 ) | 1 , & clock -> V_69 ) ;\r\nwhile ( F_7 ( & clock -> V_67 ) & 0x1 )\r\n;\r\nF_11 ( F_7 ( & clock -> V_27 ) | 1 , & clock -> V_27 ) ;\r\n}\r\nstatic int F_17 ( int V_70 , T_1 * V_22 )\r\n{\r\nif ( * V_22 & V_57 )\r\nswitch ( V_70 ) {\r\ncase V_71 :\r\nreturn V_26 ;\r\ndefault:\r\nreturn V_56 ;\r\n}\r\nelse\r\nif ( * V_22 & V_72 )\r\nswitch ( V_70 ) {\r\ncase V_71 :\r\nreturn V_26 ;\r\ndefault:\r\nreturn V_56 ;\r\n}\r\nelse\r\nreturn V_26 ;\r\n}\r\nstatic void T_3 F_18 ( void )\r\n{\r\nT_1 * V_22 = ( T_1 * ) F_14 ( V_50 , 4 ) ;\r\nstruct V_73 * V_52 =\r\nF_14 ( V_74 ,\r\nsizeof( struct V_73 ) ) ;\r\nint V_75 , V_76 , V_77 , V_78 ;\r\nint V_79 , V_80 , V_81 , V_82 ;\r\nint V_83 , V_84 , V_85 , V_86 ;\r\nV_75 = F_17 ( V_87 , V_22 ) ;\r\nV_79 = F_17 ( V_71 , V_22 ) ;\r\nif ( * V_22 & V_57 ) {\r\nF_4 ( V_65 L_5 ) ;\r\nF_4 ( V_65 L_6 ) ;\r\nF_2 ( V_79 , V_88 ,\r\n& V_81 , & V_82 , & V_80 ) ;\r\nV_48 . V_42 =\r\n( ( V_79 / V_81 ) * V_80 ) / V_82 ;\r\nF_16 ( V_79 , & V_52 -> V_62 ,\r\nV_81 , V_82 * 2 , V_82 , V_80 * 2 ,\r\nV_48 . V_42 ) ;\r\nF_4 ( V_65 L_7 ) ;\r\nF_2 ( V_75 , V_89 , & V_77 ,\r\n& V_78 , & V_76 ) ;\r\nV_41 . V_42 =\r\n( ( V_75 / V_77 ) * V_76 ) / V_78 ;\r\nF_16 ( V_75 , & V_52 -> V_59 ,\r\nV_77 , V_78 , - 1 , V_76 ,\r\nV_41 . V_42 ) ;\r\n} else\r\nif ( * V_22 & V_72 ) {\r\nF_4 ( V_65 L_8 ) ;\r\nF_4 ( V_65 L_7 ) ;\r\nF_2 ( V_75 , V_89 , & V_77 ,\r\n& V_78 , & V_76 ) ;\r\nV_41 . V_42 = ( ( V_75 / V_77 ) * V_76 )\r\n/ V_78 ;\r\nF_16 ( V_75 , & V_52 -> V_59 ,\r\nV_77 , V_78 , - 1 , V_76 ,\r\nV_41 . V_42 ) ;\r\nF_4 ( V_65 L_6 ) ;\r\nF_2 ( V_79 , V_88 , & V_81 ,\r\n& V_82 , & V_80 ) ;\r\nV_48 . V_42 = V_41 . V_42 / 2 ;\r\nF_16 ( V_79 , & V_52 -> V_62 ,\r\nV_81 , V_82 * 2 , V_82 ,\r\nV_80 * 2 , V_48 . V_42 ) ;\r\n} else {\r\nF_4 ( V_65 L_9 ) ;\r\nF_4 ( V_65 L_6 ) ;\r\nF_2 ( V_79 , V_88 , & V_81 ,\r\n& V_82 , & V_80 ) ;\r\nV_48 . V_42 = ( ( V_79 / V_81 ) * V_80 )\r\n/ V_82 ;\r\nF_16 ( V_79 , & V_52 -> V_62 ,\r\nV_81 , V_82 * 2 , V_82 ,\r\nV_80 * 2 , V_48 . V_42 ) ;\r\nV_41 . V_42 = V_48 . V_42 ;\r\n}\r\nF_4 ( V_65 L_10 ) ;\r\nV_83 = V_48 . V_42 ;\r\nF_2 ( V_83 , V_90 , & V_85 ,\r\n& V_86 , & V_84 ) ;\r\nF_16 ( V_83 , & V_52 -> V_91 ,\r\nV_85 , V_86 , - 1 , V_84 ,\r\nV_90 ) ;\r\nV_60 . V_42 = V_41 . V_42 ;\r\nF_15 ( V_52 ) ;\r\nF_15 ( V_22 ) ;\r\n}\r\nint F_19 ( struct V_92 * V_92 )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_20 ( struct V_92 * V_92 )\r\n{\r\n}\r\nunsigned long F_21 ( struct V_92 * V_92 )\r\n{\r\nreturn V_92 -> V_42 ;\r\n}\r\nstruct V_92 * F_22 ( struct V_93 * V_94 , const char * V_95 )\r\n{\r\nif ( ! strcmp ( V_95 , L_11 ) )\r\nreturn & V_48 ;\r\nif ( ! strcmp ( V_95 , L_12 ) )\r\nreturn & V_96 ;\r\nif ( ! strcmp ( V_95 , L_13 ) )\r\nreturn & V_41 ;\r\nif ( ! strcmp ( V_95 , L_14 ) )\r\nreturn & V_60 ;\r\nif ( ! strcmp ( V_95 , L_15 ) )\r\nreturn & V_96 ;\r\nreturn F_23 ( - V_97 ) ;\r\n}\r\nvoid F_24 ( struct V_92 * V_92 )\r\n{\r\n}\r\nvoid T_3 F_25 ( void )\r\n{\r\nswitch ( F_26 () ) {\r\ncase V_98 :\r\ncase V_99 :\r\nF_18 () ;\r\nbreak;\r\ncase V_100 :\r\nV_60 . V_42 = F_5 () ;\r\nF_13 () ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_96 . V_42 = V_48 . V_42 / 2 ;\r\n}
