<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP1 (Version 11.8.1.12)</text>
<text>Date: Sat Jul 03 16:03:11 2021
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL005</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>u8</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\igloo\soc\z\synthesis\u8.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>3297</cell>
 <cell>6060</cell>
 <cell>54.41</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>3769</cell>
 <cell>6060</cell>
 <cell>62.19</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>483</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>29</cell>
 <cell>161</cell>
 <cell>18.01</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>29</cell>
 <cell>161</cell>
 <cell>18.01</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>80</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>11</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>2</cell>
 <cell>10</cell>
 <cell>20.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>11</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>8</cell>
 <cell>8</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Row Global</cell>
 <cell>3</cell>
 <cell>144</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>2</cell>
 <cell>2</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>3225</cell>
 <cell>3697</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>3297</cell>
 <cell>3769</cell>
</row>
</table>
<section><name>HPMS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>eNVM (128KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the HPMS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>32</cell>
</row>
<row>
 <cell>6</cell>
 <cell>3</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>9</cell>
</row>
<row>
 <cell>10</cell>
 <cell>5</cell>
</row>
<row>
 <cell>14</cell>
 <cell>3</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>64</cell>
</row>
<row>
 <cell>32</cell>
 <cell>1</cell>
</row>
<row>
 <cell>33</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>122</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>17</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>8</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 4</cell>
 <cell> 17</cell>
 <cell> 8</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 29</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1868</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UPCMTX/ii[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UPCMTX/ii_inferred_clock_RNIOI23[5]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>479</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>383</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/sdclk_n_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/UCK3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>255</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/in_bck_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/DSD138/UIN100/UCK10/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>76</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/dsd_clk_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UCK10/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>69</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0.u100.USPDIF_TX.spdif_clock_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/DSD138/UIN100/UCK14/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>47</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u8_sb_0/GL0_INST</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u8_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/mclk9890</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/UCK11/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>3067</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/reset_n_i_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/n_response_cnst_4_7_0__reset_n_i_0_RNIGRB/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>468</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/u_sample/m[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/u_sample/m_inferred_clock_RNI7021[4]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>345</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u8_sb_0_HPMS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u8_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIVGLD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>89</cell>
 <cell>INT_NET</cell>
 <cell>Net   : is_dsd_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/uctrl/use_dsd</cell>
</row>
<row>
 <cell>84</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/uctrl/state[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/uctrl/state[1]</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_n_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/USPDIF_TX/reset_n_i</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/nndsd_r_r0_1_sqmuxa_i_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/u_sample/hh_RNIBU2K[2]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/uctrl/un1_state_6_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/uctrl/un1_state_6_0_o2_1_RNIPOT91</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UPCMTX/t19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UPCMTX/t19</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UDSDTX/t19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UDSDTX/t19_m1_0_a2</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UD100/crc_clr_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UD100/crc_clr</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UD100/crc_en</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UD100/crc_en</cell>
</row>
<row>
 <cell>57</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/state[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/state[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>89</cell>
 <cell>INT_NET</cell>
 <cell>Net   : is_dsd_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/uctrl/use_dsd</cell>
</row>
<row>
 <cell>84</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/uctrl/state[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/uctrl/state[1]</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_n_i_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/USPDIF_TX/reset_n_i</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/nndsd_r_r0_1_sqmuxa_i_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/u_sample/hh_RNIBU2K[2]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/uctrl/un1_state_6_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/uctrl/un1_state_6_0_o2_1_RNIPOT91</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UPCMTX/t19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UPCMTX/t19</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UDSDTX/t19</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UDSDTX/t19_m1_0_a2</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UD100/crc_clr_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UD100/crc_clr</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/UD100/crc_en</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/UD100/crc_en</cell>
</row>
<row>
 <cell>57</cell>
 <cell>INT_NET</cell>
 <cell>Net   : test_0/u100/state[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: test_0/u100/state[0]</cell>
</row>
</table>
</doc>
