{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 11:06:43 2016 " "Info: Processing started: Tue May 10 11:06:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_dice -c FSM_dice " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_dice -c FSM_dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_dice.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm_dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_dice " "Info: Found entity 1: FSM_dice" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_dice " "Info: Elaborating entity \"FSM_dice\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_dice.v(72) " "Warning (10230): Verilog HDL assignment warning at FSM_dice.v(72): truncated value with size 32 to match size of target (4)" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_dice.v(74) " "Warning (10230): Verilog HDL assignment warning at FSM_dice.v(74): truncated value with size 32 to match size of target (28)" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i FSM_dice.v(81) " "Warning (10235): Verilog HDL Always Construct warning at FSM_dice.v(81): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i FSM_dice.v(82) " "Warning (10235): Verilog HDL Always Construct warning at FSM_dice.v(82): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "random.data_a 0 FSM_dice.v(9) " "Warning (10030): Net \"random.data_a\" at FSM_dice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "random.waddr_a 0 FSM_dice.v(9) " "Warning (10030): Net \"random.waddr_a\" at FSM_dice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "random.we_a 0 FSM_dice.v(9) " "Warning (10030): Net \"random.we_a\" at FSM_dice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "FSM_dice.v" "" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "random " "Info: RAM logic \"random\" is uninferred due to inappropriate RAM size" {  } { { "FSM_dice.v" "random" { Text "C:/Users/user/Desktop/FSM_dice/FSM_dice.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 C:/Users/user/Desktop/FSM_dice/db/FSM_dice.ram0_FSM_dice_222efc4c.hdl.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"C:/Users/user/Desktop/FSM_dice/db/FSM_dice.ram0_FSM_dice_222efc4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/user/Desktop/FSM_dice/db/FSM_dice.ram0_FSM_dice_222efc4c.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/user/Desktop/FSM_dice/db/FSM_dice.ram0_FSM_dice_222efc4c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.stop " "Info: Register \"state.stop\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Info: Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Info: Implemented 75 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 11:06:46 2016 " "Info: Processing ended: Tue May 10 11:06:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
