===== Simulator configuration =====
  BLOCKSIZE:                        32
  L1_SIZE:                          8192
  L1_ASSOC:                         1
  VC_NUM_BLOCKS:                    0
  L2_SIZE:                          0
  L2_ASSOC:                         0
  trace_file:                       gcc_trace.txt

===== L1 contents =====
  set   0:    2002b D
  set   1:    2002b D
  set   2:    2002b D
  set   3:    2001b D
  set   4:    2002b D
  set   5:    2002b D
  set   6:    2002b D
  set   7:    2002b D
  set   8:    2002b D
  set   9:    2002b D
  set  10:    2002b D
  set  11:    2002b D
  set  12:    2002b D
  set  13:    2002b D
  set  14:    2001d  
  set  15:    2002b D
  set  16:    2001d D
  set  17:    2001c D
  set  18:    20024  
  set  19:    2001c D
  set  20:    2002b D
  set  21:    2001c  
  set  22:    2002a D
  set  23:    20018 D
  set  24:    2002a D
  set  25:    2002a D
  set  26:    2002a D
  set  27:    2002a D
  set  28:    2002a D
  set  29:    2001d D
  set  30:    2001c  
  set  31:    2001d D
  set  32:    2002a D
  set  33:    2002a D
  set  34:    2002a D
  set  35:    2002a D
  set  36:    2002a D
  set  37:    2001b D
  set  38:    2001b D
  set  39:    2001b D
  set  40:    2001b D
  set  41:    2001b D
  set  42:    2001b D
  set  43:    2002a D
  set  44:    2001f  
  set  45:    2001b D
  set  46:    2001b D
  set  47:    20022 D
  set  48:    20022 D
  set  49:    20015 D
  set  50:    20022 D
  set  51:    2001f D
  set  52:    2001f D
  set  53:    2002a D
  set  54:    20022 D
  set  55:    2002a D
  set  56:    2002a D
  set  57:    2002a D
  set  58:    2002a D
  set  59:    2002a D
  set  60:    2002a D
  set  61:    2001b D
  set  62:    2001b D
  set  63:    2002a D
  set  64:    2001f D
  set  65:    2001b D
  set  66:    2002a D
  set  67:    2002a D
  set  68:    2002a D
  set  69:    2002a D
  set  70:    2001e D
  set  71:    2002a D
  set  72:    2002a D
  set  73:    2002a D
  set  74:    20021 D
  set  75:    20021 D
  set  76:    2001f D
  set  77:    2002a D
  set  78:    2002a D
  set  79:    2002a D
  set  80:    2002a D
  set  81:    2002a D
  set  82:    2002a D
  set  83:    2002a D
  set  84:    2002a D
  set  85:    2002a D
  set  86:    2002a D
  set  87:    2002a D
  set  88:    2002a D
  set  89:    2001b  
  set  90:    2002a D
  set  91:    2001b D
  set  92:    2001b D
  set  93:    2001f D
  set  94:    2001f D
  set  95:    2002a D
  set  96:    2002a D
  set  97:    2002a D
  set  98:    2002a D
  set  99:    2002a D
  set 100:    2002a D
  set 101:    2002a D
  set 102:    2002a D
  set 103:    2001f D
  set 104:    2002a D
  set 105:    2002a D
  set 106:    2002a D
  set 107:    2002a D
  set 108:    2002a D
  set 109:    2002a D
  set 110:    2001b D
  set 111:    2001b D
  set 112:    2002a D
  set 113:    2001b  
  set 114:    2001f D
  set 115:    20029 D
  set 116:    2002a D
  set 117:    2002a D
  set 118:    2002a D
  set 119:    2002a D
  set 120:    2001f D
  set 121:    2000f  
  set 122:    2000f  
  set 123:    2000e  
  set 124:    2000e  
  set 125:    2000f  
  set 126:    2001a D
  set 127:    20019 D
  set 128:    20019 D
  set 129:    20019 D
  set 130:    20019 D
  set 131:    20029 D
  set 132:    2000f  
  set 133:    2002a D
  set 134:    2002a D
  set 135:    2002a D
  set 136:    2002a D
  set 137:    2002a D
  set 138:    2002a D
  set 139:    2002a D
  set 140:    2000f  
  set 141:    2002a D
  set 142:    2001a D
  set 143:    2001f D
  set 144:    2002a D
  set 145:    2002a D
  set 146:    20014  
  set 147:    2002a D
  set 148:    2000f  
  set 149:    20000  
  set 150:    20000  
  set 151:    20000  
  set 152:    20000  
  set 153:    20000  
  set 154:    20000  
  set 155:    20000  
  set 156:    20018 D
  set 157:    20028 D
  set 158:    20028 D
  set 159:    2001a D
  set 160:    20018  
  set 161:    20028 D
  set 162:    20018  
  set 163:    20018  
  set 164:    20017 D
  set 165:    20017  
  set 166:    20018  
  set 167:    2000f  
  set 168:    2000f  
  set 169:    2000f  
  set 170:    2000f  
  set 171:    20013  
  set 172:    2001a  
  set 173:    20013  
  set 174:    20013  
  set 175:    20013  
  set 176:    2001a  
  set 177:    20013  
  set 178:    20013  
  set 179:    20028 D
  set 180:    20028 D
  set 181:    20028 D
  set 182:    20028 D
  set 183:    2001b D
  set 184:    20017 D
  set 185:    20017 D
  set 186:    2001a D
  set 187:    2001a  
  set 188:    2001a  
  set 189:    2001a D
  set 190:    20028 D
  set 191:    20028 D
  set 192:    20028 D
  set 193:    20028 D
  set 194:    20028 D
  set 195:    2001a D
  set 196:    20028 D
  set 197:    20028 D
  set 198:    2001a D
  set 199:    2001a  
  set 200:    3d819 D
  set 201:    3d819 D
  set 202:    2001f D
  set 203:    20028 D
  set 204:    20028 D
  set 205:    20028 D
  set 206:    20028 D
  set 207:    20028 D
  set 208:    20028 D
  set 209:    20028 D
  set 210:    20028 D
  set 211:    20028 D
  set 212:    20028 D
  set 213:    20028 D
  set 214:    20028 D
  set 215:    20028 D
  set 216:    20028 D
  set 217:    20028 D
  set 218:    20028 D
  set 219:    20028 D
  set 220:    20028 D
  set 221:    20028 D
  set 222:    20018 D
  set 223:    20018 D
  set 224:    20028 D
  set 225:    20028 D
  set 226:    20028 D
  set 227:    20028 D
  set 228:    20028 D
  set 229:    20028 D
  set 230:    2002a D
  set 231:    2002a D
  set 232:    2002a D
  set 233:    2002a D
  set 234:    2001a  
  set 235:    2002a D
  set 236:    2002a D
  set 237:    2001f D
  set 238:    2002a D
  set 239:    2002a D
  set 240:    2001c  
  set 241:    2002a D
  set 242:    2002a D
  set 243:    2002a D
  set 244:    20018 D
  set 245:    20023  
  set 246:    20023  
  set 247:    20023  
  set 248:    20023  
  set 249:    20023  
  set 250:    20023  
  set 251:    20023  
  set 252:    20018 D
  set 253:    2001a D
  set 254:    2002a D
  set 255:    2002a D

===== Simulation results =====
  a. number of L1 reads:                       63640
  b. number of L1 read misses:                  3327
  c. number of L1 writes:                      36360
  d. number of L1 write misses:                 3373
  e. number of swap requests:                      0
  f. swap request rate:                       0.0000
  g. number of swaps:                              0
  h. combined L1+VC miss rate:                0.0670
  i. number writebacks from L1/VC:              3574
  j. number of L2 reads:                           0
  k. number of L2 read misses:                     0
  l. number of L2 writes:                          0
  m. number of L2 write misses:                    0
  n. L2 miss rate:                            0.0000
  o. number of writebacks from L2:                 0
  p. total memory traffic:                     10274
