module moore_nooverlap_tb;
reg x;
reg clk;
reg rst;
wire y;
moore_nooverlap uut(
.x(x),
.clk(clk),
.rst(rst),
.y(y)
);
always begin
clk=1;
#10;
clk=0;
#10;
end
initial begin
rst=1;
#20;
rst=0;
x=1; #20;
x=1; #20;
x=1; #20;
x=0; #20;
x=1; #20;
x=0; #20;
x=1; #20;
x=1; #20;
x=0; #20;
x=1; #20;
x=1; #20;
x=1; #20;
x=0; #20;
x=1; #20;
x=1; #20;
x=1; #20;
x=0; #20;
x=1; #100;
end
endmodule
