# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test.srcs/sources_1/new/ADD_SUBB_8bit.vhd" \
"../../../../test.srcs/sources_1/new/ALU.vhd" \
"../../../../test.srcs/sources_1/new/Adder_Subtractor.vhd" \
"../../../../test.srcs/sources_1/new/Enabler.vhd" \
"../../../../test.srcs/sources_1/new/Full_adder.vhd" \
"../../../../test.srcs/sources_1/new/FunctionSelect.vhd" \
"../../../../test.srcs/sources_1/new/FunctionUnit.vhd" \
"../../../../test.srcs/sources_1/new/Half_adder.vhd" \
"../../../../test.srcs/sources_1/new/MUX2x1.vhd" \
"../../../../test.srcs/sources_1/new/MUX2x1x8.vhd" \
"../../../../test.srcs/sources_1/new/MUX4x1.vhd" \
"../../../../test.srcs/sources_1/new/NegZero.vhd" \
"../../../../test.srcs/sources_1/new/Shifter.vhd" \
"../../../../test.srcs/sources_1/new/decoder2x4.vhd" \
"../../../../test.srcs/sources_1/new/decoder4x16.vhd" \
"../../../../test.srcs/sources_1/new/enabler8bit.vhd" \
"../../../../test.srcs/sources_1/new/logic_unit.vhd" \
"../../../../test.srcs/sources_1/new/logic_unit8bit.vhd" \
"../../../../test.srcs/sources_1/new/Datapath.vhd" \
"../../../../test.srcs/sim_1/new/Adder_Subtractor_tb.vhd" \
"../../../../test.srcs/sim_1/new/full_adder_test.vhd" \
"../../../../test.srcs/sim_1/new/Half_adder_tb.vhd" \
"../../../../test.srcs/sim_1/new/ADD_SUBB_8bit_tb.vhd" \
"../../../../test.srcs/sim_1/new/MUX2x1_tb.vhd" \
"../../../../test.srcs/sim_1/new/MUX2x1x8_tb.vhd" \
"../../../../test.srcs/sim_1/new/decoder2x4_tb.vhd" \
"../../../../test.srcs/sim_1/new/decoder4x16_tb.vhd" \
"../../../../test.srcs/sim_1/new/Enabler.vhd" \
"../../../../test.srcs/sim_1/new/Enabler_tb.vhd" \
"../../../../test.srcs/sim_1/new/enabler8bit_tb.vhd" \
"../../../../test.srcs/sim_1/new/Shifter_tb.vhd" \
"../../../../test.srcs/sim_1/new/NegZero_tb.vhd" \
"../../../../test.srcs/sim_1/new/logic_unit_tb.vhd" \

# Do not sort compile order
nosort
