INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accordian_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accordian_Segment
WARNING: [VRFC 10-3467] initial value of parameter 'SEGMENT_INDEX' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Output_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_Top_Mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'data_packet_pkg' is previously defined; ignoring this definition [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:22]
INFO: [VRFC 10-311] analyzing module impl_top
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:59]
WARNING: [VRFC 10-3380] identifier 'ld' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:42]
WARNING: [VRFC 10-3380] identifier 'top_ready' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:43]
WARNING: [VRFC 10-3380] identifier 'out_buff_full' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_Port
WARNING: [VRFC 10-3467] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_MASK' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'PORT_ID' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'data_packet_pkg' is previously defined; ignoring this definition [../../../../Thesis.srcs/sources_1/new/includes.vh:1]
INFO: [VRFC 10-311] analyzing module Test_Bench
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv:74]
