<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2010</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2010">16. HPCA 2010:
Bangalore, India</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2010">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2010">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2010">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2010">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p> 
<ul>
</ul>

 

<h2>Keynote Session I</h2>
 

<ul>
</ul>



<h2>Best Paper Nominees</h2>
 

<ul>
<li id="FarooqCJ10"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farooq:Muhammad_Umar">Muhammad Umar Farooq</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Lei">Lei Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>Value Based BTB Indexing for indirect jump prediction.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416659"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FarooqCJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FarooqCJ10.xml">XML</a></small></small></li>
<li id="LiBKKRH10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0003:Tong">Tong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brett:Paul">Paul Brett</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Knauerhase:Rob_C=">Rob C. Knauerhase</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koufaty:David_A=">David A. Koufaty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reddy:Dheeraj">Dheeraj Reddy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hahn:Scott">Scott Hahn</a>:<br /><b>Operating system support for overlapping-ISA heterogeneous multi-core architectures.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416660"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiBKKRH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiBKKRH10.xml">XML</a></small></small></li>
<li id="ChampagneL10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Champagne:David">David Champagne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Ruby_B=">Ruby B. Lee</a>:<br /><b>Scalable architectural support for trusted software.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416657"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChampagneL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChampagneL10.xml">XML</a></small></small></li>
<li id="KimHMH10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Yoongu">Yoongu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Han:Dongsu">Dongsu Han</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harchol=Balter:Mor">Mor Harchol-Balter</a>:<br /><b>ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416658"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KimHMH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KimHMH10.xml">XML</a></small></small></li>
</ul>



<h2>Multicore Architectures</h2>
 

<ul>
<li id="LiuJS10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Fang">Fang Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Xiaowei">Xiaowei Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416655"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiuJS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiuJS10.xml">XML</a></small></small></li>
<li id="GreskampKT10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Greskamp:Brian">Brian Greskamp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Karpuzcu:Ulya_R=">Ulya R. Karpuzcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416656"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GreskampKT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GreskampKT10.xml">XML</a></small></small></li>
<li id="JafriTV10"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jafri:Syed_Ali_Raza">Syed Ali Raza Jafri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>LiteTM: Reducing transactional state overhead.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416653"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JafriTV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JafriTV10.xml">XML</a></small></small></li>
<li id="KaseridisSCJ10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kaseridis:Dimitris">Dimitris Kaseridis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stuecheli:Jeffrey">Jeffrey Stuecheli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Jian">Jian Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>A bandwidth-aware memory-subsystem resource management using non-invasive resource profilers for large CMP systems.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416654"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KaseridisSCJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KaseridisSCJ10.xml">XML</a></small></small></li>
</ul>



<h2>Reliability and Energy Efficiency</h2>
 

<ul>
<li id="DoudalisP10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Doudalis:Ioannis">Ioannis Doudalis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>:<br /><b>HARE: Hardware assisted reverse execution.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416651"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DoudalisP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DoudalisP10.xml">XML</a></small></small></li>
<li id="KahngKKS10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kahng:Andrew_B=">Andrew B. Kahng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kang:Seokhyeong">Seokhyeong Kang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sartori:John">John Sartori</a>:<br /><b>Designing a processor from the ground up to allow voltage/reliability tradeoffs.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416652"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KahngKKS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KahngKKS10.xml">XML</a></small></small></li>
<li id="BiCG10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bi:Mingsong">Mingsong Bi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crk:Igor">Igor Crk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gniady:Chris">Chris Gniady</a>:<br /><b>IADVS: On-demand performance for interactive applications.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416649"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BiCG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BiCG10.xml">XML</a></small></small></li>
<li id="SunJCNXCL10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sun:Guangyu">Guangyu Sun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Joo:Yongsoo">Yongsoo Joo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yibo">Yibo Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Niu:Dimin">Dimin Niu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yiran">Yiran Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Hai">Hai Li</a>:<br /><b>A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416650"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SunJCNXCL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SunJCNXCL10.xml">XML</a></small></small></li>
</ul>



<h2>Panel</h2>
 

<ul>
</ul>



<h2>Keynote</h2>
 

<ul>
</ul>



<h2>Memory Systems</h2>
 

<ul>
<li id="QureshiFL10"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franceschini:Michele">Michele Franceschini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lastras=Monta=ntilde=o:Luis_Alfonso">Luis Alfonso Lastras-Monta&#241;o</a>:<br /><b>Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416645"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/QureshiFL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/QureshiFL10.xml">XML</a></small></small></li>
<li id="VujicGCRMA10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vujic:Nikola">Nikola Vujic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Marc">Marc Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cabarcas:Felipe">Felipe Cabarcas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martorell:Xavier">Xavier Martorell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>:<br /><b>DMA++: on the fly data realignment for on-chip memories.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5463057"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VujicGCRMA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VujicGCRMA10.xml">XML</a></small></small></li>
<li id="BiDG10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bi:Mingsong">Mingsong Bi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duan:Ran">Ran Duan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gniady:Chris">Chris Gniady</a>:<br /><b>Delay-Hiding energy management mechanisms for DRAM.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416646"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BiDG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BiDG10.xml">XML</a></small></small></li>
</ul>



<h2>Cache Architectures</h2>
 

<ul>
<li id="RomanescuLSB10"><a href="http://dblp.dagstuhl.de/pers/hc/r/Romanescu:Bogdan_F=">Bogdan F. Romanescu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bracy:Anne">Anne Bracy</a>:<br /><b>UNified Instruction/Translation/Data (UNITD) coherence: One protocol to rule them all.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416643"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RomanescuLSB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RomanescuLSB10.xml">XML</a></small></small></li>
<li id="LeeCC10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hyunjin">Hyunjin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Childers:Bruce_R=">Bruce R. Childers</a>:<br /><b>StimulusCache: Boosting performance of chip multiprocessors with excess cache.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416644"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LeeCC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LeeCC10.xml">XML</a></small></small></li>
<li id="MerinoPG10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Merino:Javier">Javier Merino</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Puente:Valentin">Valentin Puente</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gregorio:Jos=eacute===Aacute=ngel">Jos&#233;-&#193;ngel Gregorio</a>:<br /><b>ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416641"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MerinoPG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MerinoPG10.xml">XML</a></small></small></li>
<li id="JiangMZUIMNSB10"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Xiaowei">Xiaowei Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Madan:Niti">Niti Madan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Li">Li Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Upton:Mike">Mike Upton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar">Ravishankar Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Makineni:Srihari">Srihari Makineni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Newell:Donald">Donald Newell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>:<br /><b>CHOP: Adaptive filter-based DRAM caching for CMP server platforms.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416642"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JiangMZUIMNSB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JiangMZUIMNSB10.xml">XML</a></small></small></li>
</ul>



<h2>On-Chip Networks and IO</h2>
 

<ul>
<li id="UdipiMB10"><a href="http://dblp.dagstuhl.de/pers/hc/u/Udipi:Aniruddha_N=">Aniruddha N. Udipi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>:<br /><b>Towards scalable, energy-efficient, bus-based on-chip networks.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416639"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/UdipiMB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/UdipiMB10.xml">XML</a></small></small></li>
<li id="XuZZY10"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Yi">Yi Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Bo">Bo Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>:<br /><b>Simple virtual channel allocation for high throughput and high frequency on-chip routers.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416640"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/XuZZY10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/XuZZY10.xml">XML</a></small></small></li>
<li id="DongYLLTG10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dong:Yaozu">Yaozu Dong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Xiaowei">Xiaowei Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Xiaoyong">Xiaoyong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jianhui">Jianhui Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tian:Kun">Kun Tian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Guan:Haibing">Haibing Guan</a>:<br /><b>High performance network virtualization with SR-IOV.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416637"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DongYLLTG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DongYLLTG10.xml">XML</a></small></small></li>
<li id="TangBHC10"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tang:Dan">Dan Tang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bao:Yungang">Yungang Bao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Weiwu">Weiwu Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Mingyu">Mingyu Chen</a>:<br /><b>DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416638"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TangBHC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TangBHC10.xml">XML</a></small></small></li>
</ul>



<h2>System Architecture and Performance Evaluation</h2>
 

<ul>
<li id="MillerKKGBCEA10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Jason_E=">Jason E. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kasture:Harshad">Harshad Kasture</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kurian:George">George Kurian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gruenwald_III:Charles">Charles Gruenwald III</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Beckmann:Nathan">Nathan Beckmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Celio:Christopher">Christopher Celio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eastep:Jonathan">Jonathan Eastep</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>Graphite: A distributed parallel simulator for multicores.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416635"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MillerKKGBCEA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MillerKKGBCEA10.xml">XML</a></small></small></li>
<li id="GenbruggeEE10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Genbrugge:Davy">Davy Genbrugge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eyerman:Stijn">Stijn Eyerman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>:<br /><b>Interval simulation: Raising the level of abstraction in architectural simulation.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416636"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GenbruggeEE10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GenbruggeEE10.xml">XML</a></small></small></li>
<li id="KunduRDZ10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kundu:Sajib">Sajib Kundu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rangaswami:Raju">Raju Rangaswami</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dutta:Kaushik">Kaushik Dutta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Ming">Ming Zhao</a>:<br /><b>Application performance modeling in a virtualized environment.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5463058"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KunduRDZ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KunduRDZ10.xml">XML</a></small></small></li>
<li id="LeeLSKKS10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jun">Jun Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangmin">Sangmin Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jungwon">Jungwon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Seungkyun">Seungkyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sura:Zehra">Zehra Sura</a>:<br /><b>COMIC++: A software SVM system for heterogeneous multicore accelerator clusters.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416633"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LeeLSKKS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LeeLSKKS10.xml">XML</a></small></small></li>
</ul>



<h2>Processor Microarchitecture</h2>
 

<ul>
<li id="HiltonR10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hilton:Andrew_D=">Andrew D. Hilton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416634"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HiltonR10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HiltonR10.xml">XML</a></small></small></li>
<li id="HuangSWSXM10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Libo">Libo Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Li">Li Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhiying">Zhiying Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Wei">Wei Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xiao:Nong">Nong Xiao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Sheng">Sheng Ma</a>:<br /><b>SIF: Overcoming the limitations of SIMD devices via implicit permutation.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416631"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuangSWSXM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuangSWSXM10.xml">XML</a></small></small></li>
<li id="XekalakisC10"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xekalakis:Polychronis">Polychronis Xekalakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cintra:Marcelo">Marcelo Cintra</a>:<br /><b>Handling branches in TLS systems with Multi-Path Execution.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416632"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/XekalakisC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/XekalakisC10.xml">XML</a></small></small></li>
</ul>



<h2>Industrial Perspectives</h2>
 

<ul>
<li id="BiswasRMACJPPS10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Biswas:Arijit">Arijit Biswas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Recchia:Charles">Charles Recchia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ambrose:Vinod">Vinod Ambrose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chan:Leo">Leo Chan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Papathanasiou:Athanasios_E=">Athanasios E. Papathanasiou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Plaster:Mike">Mike Plaster</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seifert:Norbert">Norbert Seifert</a>:<br /><b>Explaining cache SER anomaly using DUE AVF measurement.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416629"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BiswasRMACJPPS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BiswasRMACJPPS10.xml">XML</a></small></small></li>
<li id="VasanSSSS10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vasan:Arunchandar">Arunchandar Vasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shimpi:Vikrant">Vikrant Shimpi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivabalan:T=">T. Sivabalan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Subbiah:Rajesh">Rajesh Subbiah</a>:<br /><b>Worth their watts? - an empirical study of datacenter servers.</b> 1-10<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5463056"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VasanSSSS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VasanSSSS10.xml">XML</a></small></small></li>
<li id="AbellaCVCG10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abella:Jaume">Jaume Abella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaparro:Pedro">Pedro Chaparro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Xavier">Xavier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carretero:Javier">Javier Carretero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>High-Performance low-vcc in-order core.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416630"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AbellaCVCG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AbellaCVCG10.xml">XML</a></small></small></li>
<li id="WareRFBRRC10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Ware:Malcolm_S=">Malcolm S. Ware</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajamani:Karthick">Karthick Rajamani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Floyd:Michael_S=">Michael S. Floyd</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brock:Bishop">Bishop Brock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rubio:Juan_C=">Juan C. Rubio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rawson_III:Freeman_L=">Freeman L. Rawson III</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>:<br /><b>Architecting for power management: The IBM POWER7<sup>TM</sup> approach.</b> 1-11<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416627"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WareRFBRRC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WareRFBRRC10.xml">XML</a></small></small></li>
</ul>



<h2>Architectures for Emerging Technologies</h2>
 

<ul>
<li id="WooSLL10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Woo:Dong_Hyuk">Dong Hyuk Woo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seong:Nak_Hee">Nak Hee Seong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lewis:Dean_L=">Dean L. Lewis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>:<br /><b>An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416628"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WooSLL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WooSLL10.xml">XML</a></small></small></li>
<li id="PanKM10"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pan:Yan">Yan Pan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>:<br /><b>FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2010.5416626"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PanKM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PanKM10.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
