5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd initial1.vcd -o initial1.cdd -v initial1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" initial1.v 1 20 1
2 1 5 8000c 1 3d 5002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" initial1.v 0 9 1
2 2 6 50008 1 0 1004 0 0 1 36 0
2 3 6 10001 0 1 400 0 0 a
2 4 6 10008 1 37 6 2 3
2 5 7 20003 1 0 1008 0 0 32 96 44 0 0 0 0 0 0 0
2 6 7 10003 2 2c 900a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 8 50008 1 0 1008 0 0 1 36 1
2 8 8 10001 0 1 400 0 0 a
2 9 8 10008 1 37 a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" initial1.v 0 18 1
