`timescale 1ns/ 100ps

`include "conv8_32.v"
`include "tester.v"
`include "genClock.v"

module testbench;
	wire reset, clk, clk_f, clk_2f, clk_4f, in8;
	wire [31:0] out_data32;
	wire [7:0] in_data8;
	wire out32;

	tester test1(/*AUTOINST*/);

	genClock clk_gen (/*AUTOINST*/);

	conv8_32 testconv (/*AUTOINST*/);


endmodule

