MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  110.90ps 110.90ps 110.90ps 110.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  76.70ps 76.70ps 76.70ps 76.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  88.10ps 88.10ps 88.10ps 88.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  109.00ps 109.00ps 109.00ps 109.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  91.80ps 91.80ps 91.80ps 91.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  84.80ps 84.80ps 84.80ps 84.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  71.50ps 71.50ps 71.50ps 71.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  79.60ps 79.60ps 79.60ps 79.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  91.30ps 91.30ps 91.30ps 91.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  90.90ps 90.90ps 90.90ps 90.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  70.30ps 70.30ps 70.30ps 70.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  91.60ps 91.60ps 91.60ps 91.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  80.90ps 80.90ps 80.90ps 80.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  89.00ps 89.00ps 89.00ps 89.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  80.60ps 80.60ps 80.60ps 80.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  74.20ps 74.20ps 74.20ps 74.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  103.90ps 103.90ps 103.90ps 103.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  92.60ps 92.60ps 92.60ps 92.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  94.60ps 94.60ps 94.60ps 94.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  80.30ps 80.30ps 80.30ps 80.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  48.30ps 48.30ps 48.30ps 48.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  82.10ps 82.10ps 82.10ps 82.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  78.20ps 78.20ps 78.20ps 78.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  71.70ps 71.70ps 71.70ps 71.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  80.00ps 80.00ps 80.00ps 80.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  80.70ps 80.70ps 80.70ps 80.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  90.80ps 90.80ps 90.80ps 90.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  82.90ps 82.90ps 82.90ps 82.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  76.30ps 76.30ps 76.30ps 76.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  99.20ps 99.20ps 99.20ps 99.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  73.10ps 73.10ps 73.10ps 73.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  91.10ps 91.10ps 91.10ps 91.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  72.50ps 72.50ps 72.50ps 72.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  70.60ps 70.60ps 70.60ps 70.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  91.00ps 91.00ps 91.00ps 91.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  71.80ps 71.80ps 71.80ps 71.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  54.10ps 54.10ps 54.10ps 54.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  98.50ps 98.50ps 98.50ps 98.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  69.80ps 69.80ps 69.80ps 69.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  69.70ps 69.70ps 69.70ps 69.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  69.30ps 69.30ps 69.30ps 69.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  69.10ps 69.10ps 69.10ps 69.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  68.90ps 68.90ps 68.90ps 68.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  68.80ps 68.80ps 68.80ps 68.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  51.50ps 51.50ps 51.50ps 51.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  58.50ps 58.50ps 58.50ps 58.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  67.90ps 67.90ps 67.90ps 67.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  89.80ps 89.80ps 89.80ps 89.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  79.10ps 79.10ps 79.10ps 79.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  37.80ps 37.80ps 37.80ps 37.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  67.20ps 67.20ps 67.20ps 67.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  84.60ps 84.60ps 84.60ps 84.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  60.80ps 60.80ps 60.80ps 60.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  63.90ps 63.90ps 63.90ps 63.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  59.40ps 59.40ps 59.40ps 59.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  74.10ps 74.10ps 74.10ps 74.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  63.20ps 63.20ps 63.20ps 63.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  63.10ps 63.10ps 63.10ps 63.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  62.10ps 62.10ps 62.10ps 62.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  74.50ps 74.50ps 74.50ps 74.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  50.40ps 50.40ps 50.40ps 50.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  61.20ps 61.20ps 61.20ps 61.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  71.90ps 71.90ps 71.90ps 71.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  58.80ps 58.80ps 58.80ps 58.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  69.80ps 69.80ps 69.80ps 69.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  60.40ps 60.40ps 60.40ps 60.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  71.30ps 71.30ps 71.30ps 71.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  56.70ps 56.70ps 56.70ps 56.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  56.40ps 56.40ps 56.40ps 56.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  76.80ps 76.80ps 76.80ps 76.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  32.60ps 32.60ps 32.60ps 32.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  35.70ps 35.70ps 35.70ps 35.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  55.80ps 55.80ps 55.80ps 55.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  55.50ps 55.50ps 55.50ps 55.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  55.40ps 55.40ps 55.40ps 55.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  55.30ps 55.30ps 55.30ps 55.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  55.20ps 55.20ps 55.20ps 55.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  74.50ps 74.50ps 74.50ps 74.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  51.40ps 51.40ps 51.40ps 51.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  52.70ps 52.70ps 52.70ps 52.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  63.70ps 63.70ps 63.70ps 63.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  52.40ps 52.40ps 52.40ps 52.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  52.00ps 52.00ps 52.00ps 52.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  51.60ps 51.60ps 51.60ps 51.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  46.40ps 46.40ps 46.40ps 46.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  67.20ps 67.20ps 67.20ps 67.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  50.20ps 50.20ps 50.20ps 50.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  76.70ps 76.70ps 76.70ps 76.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  49.30ps 49.30ps 49.30ps 49.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  71.00ps 71.00ps 71.00ps 71.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  65.40ps 65.40ps 65.40ps 65.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  63.10ps 63.10ps 63.10ps 63.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  40.30ps 40.30ps 40.30ps 40.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  37.60ps 37.60ps 37.60ps 37.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  56.50ps 56.50ps 56.50ps 56.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  36.90ps 36.90ps 36.90ps 36.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  36.90ps 36.90ps 36.90ps 36.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  35.60ps 35.60ps 35.60ps 35.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  51.30ps 51.30ps 51.30ps 51.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  32.10ps 32.10ps 32.10ps 32.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  28.60ps 28.60ps 28.60ps 28.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  28.10ps 28.10ps 28.10ps 28.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  26.40ps 26.40ps 26.40ps 26.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  26.40ps 26.40ps 26.40ps 26.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  26.10ps 26.10ps 26.10ps 26.10ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  24.10ps 24.10ps 24.10ps 24.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  20.70ps 20.70ps 20.70ps 20.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  32.10ps 32.10ps 32.10ps 32.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  20.10ps 20.10ps 20.10ps 20.10ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  19.00ps 19.00ps 19.00ps 19.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  18.20ps 18.20ps 18.20ps 18.20ps 0pf view_tc
MacroModel pin core_d_reg_reg[1]/CLK  16.60ps 16.60ps 16.60ps 16.60ps 0pf view_tc
MacroModel pin core_H3_reg_reg[1]/CLK  11.60ps 11.60ps 11.60ps 11.60ps 0pf view_tc
MacroModel pin core_H6_reg_reg[1]/CLK  13.30ps 13.30ps 13.30ps 13.30ps 0pf view_tc
MacroModel pin core_H7_reg_reg[1]/CLK  12.40ps 12.40ps 12.40ps 12.40ps 0pf view_tc
