<stg><name>ss_sort</name>


<trans_list>

<trans id="890" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="6" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="14" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="16" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="17" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="25" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="26" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="27" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="57" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="59" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="60" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="62" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="93" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="94" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="96" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="97" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="98" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bucket, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bucket

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %checkdata

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hercules_buffer_size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hercules_buffer_size, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:14 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %bucket_addr = getelementptr i32 %bucket, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bucket_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %sum_addr = getelementptr i32 %sum, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sum_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln142 = br void

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %valid_buffer = phi i1 0, void, i1 %valid_buffer_1, void

]]></Node>
<StgValue><ssdm name="valid_buffer"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %exp = phi i6 0, void, i6 %exp_1, void

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %exp, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln142 = br i1 %tmp, void %.split20, void

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="6">
<![CDATA[
.split20:0 %zext_ln79 = zext i6 %exp

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="6">
<![CDATA[
.split20:1 %trunc_ln79 = trunc i6 %exp

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:2 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
.split20:3 %global_time_1_load = load i32 %global_time_1

]]></Node>
<StgValue><ssdm name="global_time_1_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="32">
<![CDATA[
.split20:4 %sext_ln71 = sext i32 %global_time_1_load

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split20:5 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
:0 %global_time_1_load_1 = load i32 %global_time_1

]]></Node>
<StgValue><ssdm name="global_time_1_load_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln172 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %hercules_buffer_size, i32 %global_time_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln172"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0">
<![CDATA[
:2 %ret_ln173 = ret

]]></Node>
<StgValue><ssdm name="ret_ln173"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %i = phi i12 %add_ln71, void %.split, i12 0, void %.split20

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:1 %indvars_iv = phi i33 %add_ln13_2, void %.split, i33 %sext_ln71, void %.split20

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %add_ln71 = add i12 %i, i12 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %icmp_ln71 = icmp_eq  i12 %i, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln71 = br i1 %icmp_ln71, void %.split, void %init.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="33">
<![CDATA[
.split:0 %indvars_iv_cast = zext i33 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_cast"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
.split:1 %i_cast = zext i12 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %bucket_addr_1 = getelementptr i32 %bucket, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="bucket_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split:4 %store_ln72 = store i32 0, i11 %bucket_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %indvars_iv_cast

]]></Node>
<StgValue><ssdm name="checkdata_addr"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split:6 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="12">
<![CDATA[
.split:7 %trunc_ln10 = trunc i12 %i

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="33">
<![CDATA[
.split:8 %trunc_ln10_1 = trunc i33 %indvars_iv

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="21">
<![CDATA[
.split:9 %zext_ln10 = zext i21 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="checkdata_addr_3"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="33">
<![CDATA[
.split:11 %trunc_ln12 = trunc i33 %indvars_iv

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="53" op_3_bw="11" op_4_bw="32">
<![CDATA[
.split:12 %or_ln12_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i53.i11.i32, i32 %trunc_ln12, i53 0, i11 %trunc_ln10, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_s"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:13 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_3, i128 %or_ln12_s, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split:14 %add_ln13_2 = add i33 %indvars_iv, i33 1

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.split:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
init.exit:0 %add_ln13 = add i32 %global_time_1_load, i32 2048

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
init.exit:1 %br_ln145 = br i1 %valid_buffer, void %.preheader1.preheader, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader1:0 %blockID = phi i10 %add_ln83_1, void %.split8, i10 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="blockID"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:1 %empty_19 = phi i32 %add_ln83, void %.split8, i32 %add_ln13, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:2 %add_ln83_1 = add i10 %blockID, i10 1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:4 %icmp_ln83 = icmp_eq  i10 %blockID, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6 %br_ln83 = br i1 %icmp_ln83, void %.split8, void %hist.exit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="10">
<![CDATA[
.split8:1 %empty_21 = trunc i10 %blockID

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split8:2 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_21, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="11">
<![CDATA[
.split8:3 %zext_ln84_2 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:7 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="11">
<![CDATA[
.split8:8 %a_load = load i11 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:27 %or_ln85 = or i11 %tmp_s, i11 1

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="11">
<![CDATA[
.split8:28 %zext_ln86_12 = zext i11 %or_ln85

]]></Node>
<StgValue><ssdm name="zext_ln86_12"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:29 %a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln86_12

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="11">
<![CDATA[
.split8:30 %a_load_1 = load i11 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="32">
<![CDATA[
.split8:5 %empty_22 = trunc i32 %empty_19

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="9">
<![CDATA[
.split8:6 %zext_ln86_9 = zext i9 %empty_21

]]></Node>
<StgValue><ssdm name="zext_ln86_9"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="11">
<![CDATA[
.split8:8 %a_load = load i11 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:9 %ashr_ln86 = ashr i32 %a_load, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="32">
<![CDATA[
.split8:10 %trunc_ln86_4 = trunc i32 %ashr_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86_4"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split8:11 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_4, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
.split8:12 %zext_ln86_10 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln86_10"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:13 %add_ln86 = add i10 %zext_ln86_9, i10 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="10">
<![CDATA[
.split8:14 %zext_ln86_11 = zext i10 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86_11"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:15 %add_ln86_1 = add i12 %zext_ln86_11, i12 %zext_ln86_10

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
.split8:16 %zext_ln87 = zext i12 %add_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:17 %bucket_addr_6 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="bucket_addr_6"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="11">
<![CDATA[
.split8:18 %bucket_load_6 = load i11 %bucket_addr_6

]]></Node>
<StgValue><ssdm name="bucket_load_6"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split8:25 %add_ln13_7 = add i21 %empty_22, i21 1

]]></Node>
<StgValue><ssdm name="add_ln13_7"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="21">
<![CDATA[
.split8:26 %zext_ln85_3 = zext i21 %add_ln13_7

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="11">
<![CDATA[
.split8:30 %a_load_1 = load i11 %a_addr_1

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:41 %checkdata_addr_11 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="checkdata_addr_11"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split8:42 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_11, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split8:46 %add_ln13_8 = add i21 %empty_22, i21 2

]]></Node>
<StgValue><ssdm name="add_ln13_8"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="21">
<![CDATA[
.split8:47 %zext_ln85_4 = zext i21 %add_ln13_8

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:48 %or_ln85_1 = or i11 %tmp_s, i11 2

]]></Node>
<StgValue><ssdm name="or_ln85_1"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
.split8:49 %zext_ln86_14 = zext i11 %or_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln86_14"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:50 %a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln86_14

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="11">
<![CDATA[
.split8:51 %a_load_2 = load i11 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:62 %checkdata_addr_13 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="checkdata_addr_13"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split8:63 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_13, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:69 %or_ln85_2 = or i11 %tmp_s, i11 3

]]></Node>
<StgValue><ssdm name="or_ln85_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="11">
<![CDATA[
.split8:70 %zext_ln86_16 = zext i11 %or_ln85_2

]]></Node>
<StgValue><ssdm name="zext_ln86_16"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:71 %a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln86_16

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="11">
<![CDATA[
.split8:72 %a_load_3 = load i11 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
.split8:4 %zext_ln84_3 = zext i32 %empty_19

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="11">
<![CDATA[
.split8:18 %bucket_load_6 = load i11 %bucket_addr_6

]]></Node>
<StgValue><ssdm name="bucket_load_6"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:19 %add_ln87 = add i32 %bucket_load_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split8:20 %store_ln87 = store i32 %add_ln87, i11 %bucket_addr_6

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:21 %checkdata_addr_10 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="checkdata_addr_10"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split8:22 %tmp7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %empty_19, i32 %add_ln87, i20 0, i12 %add_ln86_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8:23 %or_ln12_4 = or i128 %tmp7, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12_4"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split8:24 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_10, i128 %or_ln12_4, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:31 %ashr_ln86_1 = ashr i32 %a_load_1, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_1"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="32">
<![CDATA[
.split8:32 %trunc_ln86_5 = trunc i32 %ashr_ln86_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_5"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split8:33 %shl_ln86_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_5, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="11">
<![CDATA[
.split8:34 %zext_ln86_13 = zext i11 %shl_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_13"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:35 %add_ln86_2 = add i12 %zext_ln86_11, i12 %zext_ln86_13

]]></Node>
<StgValue><ssdm name="add_ln86_2"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="11">
<![CDATA[
.split8:51 %a_load_2 = load i11 %a_addr_2

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split8:67 %add_ln13_9 = add i21 %empty_22, i21 3

]]></Node>
<StgValue><ssdm name="add_ln13_9"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="21">
<![CDATA[
.split8:68 %zext_ln85_5 = zext i21 %add_ln13_9

]]></Node>
<StgValue><ssdm name="zext_ln85_5"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="11">
<![CDATA[
.split8:72 %a_load_3 = load i11 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:83 %checkdata_addr_15 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_5

]]></Node>
<StgValue><ssdm name="checkdata_addr_15"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split8:84 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_15, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
.split8:36 %zext_ln87_1 = zext i12 %add_ln86_2

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:37 %bucket_addr_7 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="bucket_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split8:38 %bucket_load_7 = load i11 %bucket_addr_7

]]></Node>
<StgValue><ssdm name="bucket_load_7"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:52 %ashr_ln86_2 = ashr i32 %a_load_2, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_2"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="32">
<![CDATA[
.split8:53 %trunc_ln86_6 = trunc i32 %ashr_ln86_2

]]></Node>
<StgValue><ssdm name="trunc_ln86_6"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split8:54 %shl_ln86_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_6, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_2"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="11">
<![CDATA[
.split8:55 %zext_ln86_15 = zext i11 %shl_ln86_2

]]></Node>
<StgValue><ssdm name="zext_ln86_15"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:56 %add_ln86_3 = add i12 %zext_ln86_11, i12 %zext_ln86_15

]]></Node>
<StgValue><ssdm name="add_ln86_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="231" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split8:38 %bucket_load_7 = load i11 %bucket_addr_7

]]></Node>
<StgValue><ssdm name="bucket_load_7"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:39 %add_ln87_1 = add i32 %bucket_load_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split8:40 %store_ln87 = store i32 %add_ln87_1, i11 %bucket_addr_7

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:43 %add_ln12 = add i32 %empty_19, i32 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split8:44 %or_ln12_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12, i32 %add_ln87_1, i20 0, i12 %add_ln86_2, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_5"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split8:45 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_11, i128 %or_ln12_5, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:73 %ashr_ln86_3 = ashr i32 %a_load_3, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_3"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32">
<![CDATA[
.split8:74 %trunc_ln86_7 = trunc i32 %ashr_ln86_3

]]></Node>
<StgValue><ssdm name="trunc_ln86_7"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split8:75 %shl_ln86_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_7, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_3"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="11">
<![CDATA[
.split8:76 %zext_ln86_17 = zext i11 %shl_ln86_3

]]></Node>
<StgValue><ssdm name="zext_ln86_17"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:77 %add_ln86_4 = add i12 %zext_ln86_11, i12 %zext_ln86_17

]]></Node>
<StgValue><ssdm name="add_ln86_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12">
<![CDATA[
.split8:57 %zext_ln87_2 = zext i12 %add_ln86_3

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:58 %bucket_addr_8 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_2

]]></Node>
<StgValue><ssdm name="bucket_addr_8"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split8:59 %bucket_load_8 = load i11 %bucket_addr_8

]]></Node>
<StgValue><ssdm name="bucket_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="245" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split8:59 %bucket_load_8 = load i11 %bucket_addr_8

]]></Node>
<StgValue><ssdm name="bucket_load_8"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:60 %add_ln87_2 = add i32 %bucket_load_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split8:61 %store_ln87 = store i32 %add_ln87_2, i11 %bucket_addr_8

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:64 %add_ln12_4 = add i32 %empty_19, i32 2

]]></Node>
<StgValue><ssdm name="add_ln12_4"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split8:65 %or_ln12_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_4, i32 %add_ln87_2, i20 0, i12 %add_ln86_3, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_6"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split8:66 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_13, i128 %or_ln12_6, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:85 %add_ln12_5 = add i32 %empty_19, i32 3

]]></Node>
<StgValue><ssdm name="add_ln12_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="12">
<![CDATA[
.split8:78 %zext_ln87_3 = zext i12 %add_ln86_4

]]></Node>
<StgValue><ssdm name="zext_ln87_3"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:79 %bucket_addr_9 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_3

]]></Node>
<StgValue><ssdm name="bucket_addr_9"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split8:80 %bucket_load_9 = load i11 %bucket_addr_9

]]></Node>
<StgValue><ssdm name="bucket_load_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split8:80 %bucket_load_9 = load i11 %bucket_addr_9

]]></Node>
<StgValue><ssdm name="bucket_load_9"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:81 %add_ln87_3 = add i32 %bucket_load_9, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split8:82 %store_ln87 = store i32 %add_ln87_3, i11 %bucket_addr_9

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split8:86 %or_ln12_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_5, i32 %add_ln87_3, i20 0, i12 %add_ln86_4, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_7"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split8:87 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_15, i128 %or_ln12_7, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8:88 %add_ln83 = add i32 %empty_19, i32 4

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.split8:89 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="263" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
hist.exit:0 %bucket_load = load i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="264" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
hist.exit:0 %bucket_load = load i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
hist.exit:1 %br_ln147 = br void

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="11">
<![CDATA[
hist.exit38:0 %bucket_load_1 = load i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load_1"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
hist.exit38:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %storemerge = phi i32 %bucket_load_1, void %hist.exit38, i32 %bucket_load, void %hist.exit

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln83_4 = add i32 %global_time_1_load, i32 4096

]]></Node>
<StgValue><ssdm name="add_ln83_4"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln20 = store i32 %storemerge, i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0 %blockID_1 = phi i10 %add_ln83_3, void %.split4, i10 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="blockID_1"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1 %empty_23 = phi i32 %add_ln83_2, void %.split4, i32 %add_ln13, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2 %add_ln83_3 = add i10 %blockID_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4 %icmp_ln83_1 = icmp_eq  i10 %blockID_1, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln83 = br i1 %icmp_ln83_1, void %.split4, void %hist.exit38

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="10">
<![CDATA[
.split4:1 %empty_25 = trunc i10 %blockID_1

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split4:2 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_25, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="11">
<![CDATA[
.split4:3 %zext_ln84 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="11">
<![CDATA[
.split4:8 %b_load = load i11 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:27 %or_ln85_3 = or i11 %tmp_7, i11 1

]]></Node>
<StgValue><ssdm name="or_ln85_3"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="11">
<![CDATA[
.split4:28 %zext_ln86_3 = zext i11 %or_ln85_3

]]></Node>
<StgValue><ssdm name="zext_ln86_3"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:29 %b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln86_3

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
.split4:30 %b_load_1 = load i11 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="21" op_0_bw="32">
<![CDATA[
.split4:5 %empty_26 = trunc i32 %empty_23

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="9">
<![CDATA[
.split4:6 %zext_ln86 = zext i9 %empty_25

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="11">
<![CDATA[
.split4:8 %b_load = load i11 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:9 %ashr_ln86_4 = ashr i32 %b_load, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_4"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="32">
<![CDATA[
.split4:10 %trunc_ln86 = trunc i32 %ashr_ln86_4

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split4:11 %shl_ln86_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_4"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="11">
<![CDATA[
.split4:12 %zext_ln86_1 = zext i11 %shl_ln86_4

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:13 %add_ln86_5 = add i10 %zext_ln86, i10 1

]]></Node>
<StgValue><ssdm name="add_ln86_5"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="10">
<![CDATA[
.split4:14 %zext_ln86_2 = zext i10 %add_ln86_5

]]></Node>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:15 %add_ln86_6 = add i12 %zext_ln86_2, i12 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="add_ln86_6"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="12">
<![CDATA[
.split4:16 %zext_ln87_4 = zext i12 %add_ln86_6

]]></Node>
<StgValue><ssdm name="zext_ln87_4"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %bucket_addr_10 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_4

]]></Node>
<StgValue><ssdm name="bucket_addr_10"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="11">
<![CDATA[
.split4:18 %bucket_load_10 = load i11 %bucket_addr_10

]]></Node>
<StgValue><ssdm name="bucket_load_10"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:25 %add_ln13_10 = add i21 %empty_26, i21 1

]]></Node>
<StgValue><ssdm name="add_ln13_10"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="21">
<![CDATA[
.split4:26 %zext_ln85 = zext i21 %add_ln13_10

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
.split4:30 %b_load_1 = load i11 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:41 %checkdata_addr_14 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="checkdata_addr_14"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split4:42 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_14, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:46 %add_ln13_11 = add i21 %empty_26, i21 2

]]></Node>
<StgValue><ssdm name="add_ln13_11"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="21">
<![CDATA[
.split4:47 %zext_ln85_1 = zext i21 %add_ln13_11

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:48 %or_ln85_4 = or i11 %tmp_7, i11 2

]]></Node>
<StgValue><ssdm name="or_ln85_4"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="11">
<![CDATA[
.split4:49 %zext_ln86_5 = zext i11 %or_ln85_4

]]></Node>
<StgValue><ssdm name="zext_ln86_5"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:50 %b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln86_5

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
.split4:51 %b_load_2 = load i11 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:62 %checkdata_addr_16 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="checkdata_addr_16"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split4:63 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_16, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:69 %or_ln85_5 = or i11 %tmp_7, i11 3

]]></Node>
<StgValue><ssdm name="or_ln85_5"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="11">
<![CDATA[
.split4:70 %zext_ln86_7 = zext i11 %or_ln85_5

]]></Node>
<StgValue><ssdm name="zext_ln86_7"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:71 %b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln86_7

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
.split4:72 %b_load_3 = load i11 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
.split4:4 %zext_ln84_1 = zext i32 %empty_23

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="11">
<![CDATA[
.split4:18 %bucket_load_10 = load i11 %bucket_addr_10

]]></Node>
<StgValue><ssdm name="bucket_load_10"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:19 %add_ln87_4 = add i32 %bucket_load_10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_4"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split4:20 %store_ln87 = store i32 %add_ln87_4, i11 %bucket_addr_10

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:21 %checkdata_addr_12 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="checkdata_addr_12"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split4:22 %tmp9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %empty_23, i32 %add_ln87_4, i20 0, i12 %add_ln86_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:23 %or_ln12 = or i128 %tmp9, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split4:24 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_12, i128 %or_ln12, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:31 %ashr_ln86_5 = ashr i32 %b_load_1, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_5"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="32">
<![CDATA[
.split4:32 %trunc_ln86_1 = trunc i32 %ashr_ln86_5

]]></Node>
<StgValue><ssdm name="trunc_ln86_1"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split4:33 %shl_ln86_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_1, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_5"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="11">
<![CDATA[
.split4:34 %zext_ln86_4 = zext i11 %shl_ln86_5

]]></Node>
<StgValue><ssdm name="zext_ln86_4"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:35 %add_ln86_7 = add i12 %zext_ln86_2, i12 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="add_ln86_7"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
.split4:51 %b_load_2 = load i11 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:67 %add_ln13_12 = add i21 %empty_26, i21 3

]]></Node>
<StgValue><ssdm name="add_ln13_12"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="21">
<![CDATA[
.split4:68 %zext_ln85_2 = zext i21 %add_ln13_12

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
.split4:72 %b_load_3 = load i11 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:83 %checkdata_addr_17 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="checkdata_addr_17"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split4:84 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_17, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
.split4:36 %zext_ln87_5 = zext i12 %add_ln86_7

]]></Node>
<StgValue><ssdm name="zext_ln87_5"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:37 %bucket_addr_11 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_5

]]></Node>
<StgValue><ssdm name="bucket_addr_11"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split4:38 %bucket_load_11 = load i11 %bucket_addr_11

]]></Node>
<StgValue><ssdm name="bucket_load_11"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:52 %ashr_ln86_6 = ashr i32 %b_load_2, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_6"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="32">
<![CDATA[
.split4:53 %trunc_ln86_2 = trunc i32 %ashr_ln86_6

]]></Node>
<StgValue><ssdm name="trunc_ln86_2"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split4:54 %shl_ln86_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_2, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_6"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="11">
<![CDATA[
.split4:55 %zext_ln86_6 = zext i11 %shl_ln86_6

]]></Node>
<StgValue><ssdm name="zext_ln86_6"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:56 %add_ln86_8 = add i12 %zext_ln86_2, i12 %zext_ln86_6

]]></Node>
<StgValue><ssdm name="add_ln86_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="345" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split4:38 %bucket_load_11 = load i11 %bucket_addr_11

]]></Node>
<StgValue><ssdm name="bucket_load_11"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:39 %add_ln87_5 = add i32 %bucket_load_11, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_5"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split4:40 %store_ln87 = store i32 %add_ln87_5, i11 %bucket_addr_11

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:43 %add_ln12_6 = add i32 %empty_23, i32 1

]]></Node>
<StgValue><ssdm name="add_ln12_6"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split4:44 %or_ln12_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_6, i32 %add_ln87_5, i20 0, i12 %add_ln86_7, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_1"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split4:45 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_14, i128 %or_ln12_1, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %ashr_ln86_7 = ashr i32 %b_load_3, i32 %zext_ln79

]]></Node>
<StgValue><ssdm name="ashr_ln86_7"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="32">
<![CDATA[
.split4:74 %trunc_ln86_3 = trunc i32 %ashr_ln86_7

]]></Node>
<StgValue><ssdm name="trunc_ln86_3"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split4:75 %shl_ln86_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_3, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln86_7"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
.split4:76 %zext_ln86_8 = zext i11 %shl_ln86_7

]]></Node>
<StgValue><ssdm name="zext_ln86_8"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:77 %add_ln86_9 = add i12 %zext_ln86_2, i12 %zext_ln86_8

]]></Node>
<StgValue><ssdm name="add_ln86_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="12">
<![CDATA[
.split4:57 %zext_ln87_6 = zext i12 %add_ln86_8

]]></Node>
<StgValue><ssdm name="zext_ln87_6"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:58 %bucket_addr_12 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_6

]]></Node>
<StgValue><ssdm name="bucket_addr_12"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split4:59 %bucket_load_12 = load i11 %bucket_addr_12

]]></Node>
<StgValue><ssdm name="bucket_load_12"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="359" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split4:59 %bucket_load_12 = load i11 %bucket_addr_12

]]></Node>
<StgValue><ssdm name="bucket_load_12"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %add_ln87_6 = add i32 %bucket_load_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_6"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split4:61 %store_ln87 = store i32 %add_ln87_6, i11 %bucket_addr_12

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:64 %add_ln12_7 = add i32 %empty_23, i32 2

]]></Node>
<StgValue><ssdm name="add_ln12_7"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split4:65 %or_ln12_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_7, i32 %add_ln87_6, i20 0, i12 %add_ln86_8, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_2"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split4:66 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_16, i128 %or_ln12_2, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %add_ln12_8 = add i32 %empty_23, i32 3

]]></Node>
<StgValue><ssdm name="add_ln12_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
.split4:78 %zext_ln87_7 = zext i12 %add_ln86_9

]]></Node>
<StgValue><ssdm name="zext_ln87_7"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:79 %bucket_addr_13 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_7

]]></Node>
<StgValue><ssdm name="bucket_addr_13"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split4:80 %bucket_load_13 = load i11 %bucket_addr_13

]]></Node>
<StgValue><ssdm name="bucket_load_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split4:80 %bucket_load_13 = load i11 %bucket_addr_13

]]></Node>
<StgValue><ssdm name="bucket_load_13"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:81 %add_ln87_7 = add i32 %bucket_load_13, i32 1

]]></Node>
<StgValue><ssdm name="add_ln87_7"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split4:82 %store_ln87 = store i32 %add_ln87_7, i11 %bucket_addr_13

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split4:86 %or_ln12_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_8, i32 %add_ln87_7, i20 0, i12 %add_ln86_9, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_3"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split4:87 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_17, i128 %or_ln12_3, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:88 %add_ln83_2 = add i32 %empty_23, i32 4

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.split4:89 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="377" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="11">
<![CDATA[
hist.exit38:0 %bucket_load_1 = load i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %radixID = phi i8 %add_ln21_2, void %.split12, i8 0, void

]]></Node>
<StgValue><ssdm name="radixID"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_27 = phi i32 %add_ln21_1, void %.split12, i32 %add_ln83_4, void

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %add_ln21_2 = add i8 %radixID, i8 1

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln21 = icmp_eq  i8 %radixID, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln21 = br i1 %icmp_ln21, void %.split12, void %local_scan.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="8">
<![CDATA[
.split12:1 %trunc_ln23 = trunc i8 %radixID

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split12:2 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln23, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="11">
<![CDATA[
.split12:3 %zext_ln22 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="21" op_0_bw="32">
<![CDATA[
.split12:5 %empty_29 = trunc i32 %empty_27

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:6 %bucket_addr_4 = getelementptr i32 %bucket, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="bucket_addr_4"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="11">
<![CDATA[
.split12:7 %bucket_load_4 = load i11 %bucket_addr_4

]]></Node>
<StgValue><ssdm name="bucket_load_4"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:18 %add_ln13_13 = add i21 %empty_29, i21 1

]]></Node>
<StgValue><ssdm name="add_ln13_13"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="21">
<![CDATA[
.split12:19 %zext_ln23 = zext i21 %add_ln13_13

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:26 %checkdata_addr_19 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="checkdata_addr_19"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:27 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_19, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:31 %add_ln13_14 = add i21 %empty_29, i21 2

]]></Node>
<StgValue><ssdm name="add_ln13_14"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="21">
<![CDATA[
.split12:32 %zext_ln23_1 = zext i21 %add_ln13_14

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:39 %checkdata_addr_20 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="checkdata_addr_20"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:40 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_20, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="399" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="11">
<![CDATA[
.split12:7 %bucket_load_4 = load i11 %bucket_addr_4

]]></Node>
<StgValue><ssdm name="bucket_load_4"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:8 %or_ln23 = or i11 %shl_ln1, i11 1

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="11">
<![CDATA[
.split12:9 %zext_ln24 = zext i11 %or_ln23

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:10 %bucket_addr_14 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="bucket_addr_14"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="11">
<![CDATA[
.split12:11 %bucket_load_14 = load i11 %bucket_addr_14

]]></Node>
<StgValue><ssdm name="bucket_load_14"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:44 %add_ln13_15 = add i21 %empty_29, i21 3

]]></Node>
<StgValue><ssdm name="add_ln13_15"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="21">
<![CDATA[
.split12:45 %zext_ln23_2 = zext i21 %add_ln13_15

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:52 %checkdata_addr_21 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="checkdata_addr_21"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:53 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_21, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:57 %add_ln13_16 = add i21 %empty_29, i21 4

]]></Node>
<StgValue><ssdm name="add_ln13_16"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="21">
<![CDATA[
.split12:58 %zext_ln23_3 = zext i21 %add_ln13_16

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:65 %checkdata_addr_22 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="checkdata_addr_22"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:66 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_22, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="412" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="11">
<![CDATA[
.split12:11 %bucket_load_14 = load i11 %bucket_addr_14

]]></Node>
<StgValue><ssdm name="bucket_load_14"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:12 %add_ln24 = add i32 %bucket_load_14, i32 %bucket_load_4

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:20 %or_ln23_1 = or i11 %shl_ln1, i11 2

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="11">
<![CDATA[
.split12:21 %zext_ln24_1 = zext i11 %or_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:22 %bucket_addr_15 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="bucket_addr_15"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="11">
<![CDATA[
.split12:23 %bucket_load_15 = load i11 %bucket_addr_15

]]></Node>
<StgValue><ssdm name="bucket_load_15"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:70 %add_ln13_17 = add i21 %empty_29, i21 5

]]></Node>
<StgValue><ssdm name="add_ln13_17"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="21">
<![CDATA[
.split12:71 %zext_ln23_4 = zext i21 %add_ln13_17

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:78 %checkdata_addr_23 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_4

]]></Node>
<StgValue><ssdm name="checkdata_addr_23"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:79 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_23, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:83 %add_ln13_18 = add i21 %empty_29, i21 6

]]></Node>
<StgValue><ssdm name="add_ln13_18"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="21">
<![CDATA[
.split12:84 %zext_ln23_5 = zext i21 %add_ln13_18

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:91 %checkdata_addr_24 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_5

]]></Node>
<StgValue><ssdm name="checkdata_addr_24"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:92 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_24, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="426" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="11">
<![CDATA[
.split12:23 %bucket_load_15 = load i11 %bucket_addr_15

]]></Node>
<StgValue><ssdm name="bucket_load_15"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:33 %or_ln23_2 = or i11 %shl_ln1, i11 3

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="11">
<![CDATA[
.split12:34 %zext_ln24_2 = zext i11 %or_ln23_2

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:35 %bucket_addr_16 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="bucket_addr_16"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="11">
<![CDATA[
.split12:36 %bucket_load_16 = load i11 %bucket_addr_16

]]></Node>
<StgValue><ssdm name="bucket_load_16"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:96 %add_ln13_19 = add i21 %empty_29, i21 7

]]></Node>
<StgValue><ssdm name="add_ln13_19"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="21">
<![CDATA[
.split12:97 %zext_ln23_6 = zext i21 %add_ln13_19

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:104 %checkdata_addr_25 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_6

]]></Node>
<StgValue><ssdm name="checkdata_addr_25"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:105 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_25, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:109 %add_ln13_20 = add i21 %empty_29, i21 8

]]></Node>
<StgValue><ssdm name="add_ln13_20"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="21">
<![CDATA[
.split12:110 %zext_ln23_7 = zext i21 %add_ln13_20

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:117 %checkdata_addr_26 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="checkdata_addr_26"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:118 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_26, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="439" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="11">
<![CDATA[
.split12:36 %bucket_load_16 = load i11 %bucket_addr_16

]]></Node>
<StgValue><ssdm name="bucket_load_16"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:46 %or_ln23_3 = or i11 %shl_ln1, i11 4

]]></Node>
<StgValue><ssdm name="or_ln23_3"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="11">
<![CDATA[
.split12:47 %zext_ln24_3 = zext i11 %or_ln23_3

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:48 %bucket_addr_17 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="bucket_addr_17"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="11">
<![CDATA[
.split12:49 %bucket_load_17 = load i11 %bucket_addr_17

]]></Node>
<StgValue><ssdm name="bucket_load_17"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:122 %add_ln13_21 = add i21 %empty_29, i21 9

]]></Node>
<StgValue><ssdm name="add_ln13_21"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="21">
<![CDATA[
.split12:123 %zext_ln23_8 = zext i21 %add_ln13_21

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:130 %checkdata_addr_27 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="checkdata_addr_27"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:131 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_27, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:135 %add_ln13_22 = add i21 %empty_29, i21 10

]]></Node>
<StgValue><ssdm name="add_ln13_22"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="21">
<![CDATA[
.split12:136 %zext_ln23_9 = zext i21 %add_ln13_22

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:143 %checkdata_addr_28 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="checkdata_addr_28"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:144 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_28, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="452" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="11">
<![CDATA[
.split12:49 %bucket_load_17 = load i11 %bucket_addr_17

]]></Node>
<StgValue><ssdm name="bucket_load_17"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:59 %or_ln23_4 = or i11 %shl_ln1, i11 5

]]></Node>
<StgValue><ssdm name="or_ln23_4"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="11">
<![CDATA[
.split12:60 %zext_ln24_4 = zext i11 %or_ln23_4

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:61 %bucket_addr_18 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="bucket_addr_18"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="11">
<![CDATA[
.split12:62 %bucket_load_18 = load i11 %bucket_addr_18

]]></Node>
<StgValue><ssdm name="bucket_load_18"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:148 %add_ln13_23 = add i21 %empty_29, i21 11

]]></Node>
<StgValue><ssdm name="add_ln13_23"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="21">
<![CDATA[
.split12:149 %zext_ln23_10 = zext i21 %add_ln13_23

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:156 %checkdata_addr_29 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="checkdata_addr_29"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:157 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_29, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:161 %add_ln13_24 = add i21 %empty_29, i21 12

]]></Node>
<StgValue><ssdm name="add_ln13_24"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="21">
<![CDATA[
.split12:162 %zext_ln23_11 = zext i21 %add_ln13_24

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:169 %checkdata_addr_30 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="checkdata_addr_30"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:170 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_30, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="465" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="11">
<![CDATA[
.split12:62 %bucket_load_18 = load i11 %bucket_addr_18

]]></Node>
<StgValue><ssdm name="bucket_load_18"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:72 %or_ln23_5 = or i11 %shl_ln1, i11 6

]]></Node>
<StgValue><ssdm name="or_ln23_5"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="11">
<![CDATA[
.split12:73 %zext_ln24_5 = zext i11 %or_ln23_5

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:74 %bucket_addr_19 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="bucket_addr_19"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="11">
<![CDATA[
.split12:75 %bucket_load_19 = load i11 %bucket_addr_19

]]></Node>
<StgValue><ssdm name="bucket_load_19"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:174 %add_ln13_25 = add i21 %empty_29, i21 13

]]></Node>
<StgValue><ssdm name="add_ln13_25"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="21">
<![CDATA[
.split12:175 %zext_ln23_12 = zext i21 %add_ln13_25

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:182 %checkdata_addr_31 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="checkdata_addr_31"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:183 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_31, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split12:187 %add_ln13_26 = add i21 %empty_29, i21 14

]]></Node>
<StgValue><ssdm name="add_ln13_26"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="21">
<![CDATA[
.split12:188 %zext_ln23_13 = zext i21 %add_ln13_26

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:195 %checkdata_addr_32 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="checkdata_addr_32"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:196 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_32, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="478" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
.split12:4 %zext_ln22_1 = zext i32 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:14 %checkdata_addr_18 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="checkdata_addr_18"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:15 %tmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %empty_27, i32 %add_ln24, i21 0, i11 %or_ln23, i32 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split12:16 %or_ln12_8 = or i128 %tmp1, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12_8"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split12:17 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_18, i128 %or_ln12_8, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:24 %add_ln24_1 = add i32 %bucket_load_15, i32 %add_ln24

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:28 %add_ln12_9 = add i32 %empty_27, i32 1

]]></Node>
<StgValue><ssdm name="add_ln12_9"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:29 %or_ln12_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_9, i32 %add_ln24_1, i21 0, i11 %or_ln23_1, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_9"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:30 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_19, i128 %or_ln12_9, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="487" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="11">
<![CDATA[
.split12:75 %bucket_load_19 = load i11 %bucket_addr_19

]]></Node>
<StgValue><ssdm name="bucket_load_19"/></StgValue>
</operation>

<operation id="488" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:85 %or_ln23_6 = or i11 %shl_ln1, i11 7

]]></Node>
<StgValue><ssdm name="or_ln23_6"/></StgValue>
</operation>

<operation id="489" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="11">
<![CDATA[
.split12:86 %zext_ln24_6 = zext i11 %or_ln23_6

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="490" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:87 %bucket_addr_20 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="bucket_addr_20"/></StgValue>
</operation>

<operation id="491" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="11">
<![CDATA[
.split12:88 %bucket_load_20 = load i11 %bucket_addr_20

]]></Node>
<StgValue><ssdm name="bucket_load_20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="492" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:37 %add_ln24_2 = add i32 %bucket_load_16, i32 %add_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:41 %add_ln12_10 = add i32 %empty_27, i32 2

]]></Node>
<StgValue><ssdm name="add_ln12_10"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:42 %or_ln12_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_10, i32 %add_ln24_2, i21 0, i11 %or_ln23_2, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_10"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:43 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_20, i128 %or_ln12_10, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="496" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:50 %add_ln24_3 = add i32 %bucket_load_17, i32 %add_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:54 %add_ln12_11 = add i32 %empty_27, i32 3

]]></Node>
<StgValue><ssdm name="add_ln12_11"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:55 %or_ln12_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_11, i32 %add_ln24_3, i21 0, i11 %or_ln23_3, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_11"/></StgValue>
</operation>

<operation id="499" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:56 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_21, i128 %or_ln12_11, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="500" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="11">
<![CDATA[
.split12:88 %bucket_load_20 = load i11 %bucket_addr_20

]]></Node>
<StgValue><ssdm name="bucket_load_20"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:98 %or_ln23_7 = or i11 %shl_ln1, i11 8

]]></Node>
<StgValue><ssdm name="or_ln23_7"/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="11">
<![CDATA[
.split12:99 %zext_ln24_7 = zext i11 %or_ln23_7

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:100 %bucket_addr_21 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="bucket_addr_21"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
.split12:101 %bucket_load_21 = load i11 %bucket_addr_21

]]></Node>
<StgValue><ssdm name="bucket_load_21"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="505" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:63 %add_ln24_4 = add i32 %bucket_load_18, i32 %add_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:67 %add_ln12_12 = add i32 %empty_27, i32 4

]]></Node>
<StgValue><ssdm name="add_ln12_12"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:68 %or_ln12_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_12, i32 %add_ln24_4, i21 0, i11 %or_ln23_4, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_12"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:69 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_22, i128 %or_ln12_12, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:76 %add_ln24_5 = add i32 %bucket_load_19, i32 %add_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:80 %add_ln12_13 = add i32 %empty_27, i32 5

]]></Node>
<StgValue><ssdm name="add_ln12_13"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:81 %or_ln12_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_13, i32 %add_ln24_5, i21 0, i11 %or_ln23_5, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_13"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:82 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_23, i128 %or_ln12_13, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
.split12:101 %bucket_load_21 = load i11 %bucket_addr_21

]]></Node>
<StgValue><ssdm name="bucket_load_21"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:111 %or_ln23_8 = or i11 %shl_ln1, i11 9

]]></Node>
<StgValue><ssdm name="or_ln23_8"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="11">
<![CDATA[
.split12:112 %zext_ln24_8 = zext i11 %or_ln23_8

]]></Node>
<StgValue><ssdm name="zext_ln24_8"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:113 %bucket_addr_22 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_8

]]></Node>
<StgValue><ssdm name="bucket_addr_22"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="11">
<![CDATA[
.split12:114 %bucket_load_22 = load i11 %bucket_addr_22

]]></Node>
<StgValue><ssdm name="bucket_load_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="518" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:89 %add_ln24_6 = add i32 %bucket_load_20, i32 %add_ln24_5

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="519" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:93 %add_ln12_14 = add i32 %empty_27, i32 6

]]></Node>
<StgValue><ssdm name="add_ln12_14"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:94 %or_ln12_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_14, i32 %add_ln24_6, i21 0, i11 %or_ln23_6, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_14"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:95 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_24, i128 %or_ln12_14, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:102 %add_ln24_7 = add i32 %bucket_load_21, i32 %add_ln24_6

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:106 %add_ln12_15 = add i32 %empty_27, i32 7

]]></Node>
<StgValue><ssdm name="add_ln12_15"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:107 %or_ln12_15 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_15, i32 %add_ln24_7, i21 0, i11 %or_ln23_7, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_15"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:108 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_25, i128 %or_ln12_15, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="11">
<![CDATA[
.split12:114 %bucket_load_22 = load i11 %bucket_addr_22

]]></Node>
<StgValue><ssdm name="bucket_load_22"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:124 %or_ln23_9 = or i11 %shl_ln1, i11 10

]]></Node>
<StgValue><ssdm name="or_ln23_9"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="11">
<![CDATA[
.split12:125 %zext_ln24_9 = zext i11 %or_ln23_9

]]></Node>
<StgValue><ssdm name="zext_ln24_9"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:126 %bucket_addr_23 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_9

]]></Node>
<StgValue><ssdm name="bucket_addr_23"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="11">
<![CDATA[
.split12:127 %bucket_load_23 = load i11 %bucket_addr_23

]]></Node>
<StgValue><ssdm name="bucket_load_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="531" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:115 %add_ln24_8 = add i32 %bucket_load_22, i32 %add_ln24_7

]]></Node>
<StgValue><ssdm name="add_ln24_8"/></StgValue>
</operation>

<operation id="532" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:119 %add_ln12_16 = add i32 %empty_27, i32 8

]]></Node>
<StgValue><ssdm name="add_ln12_16"/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:120 %or_ln12_16 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_16, i32 %add_ln24_8, i21 0, i11 %or_ln23_8, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_16"/></StgValue>
</operation>

<operation id="534" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:121 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_26, i128 %or_ln12_16, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="535" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="11">
<![CDATA[
.split12:127 %bucket_load_23 = load i11 %bucket_addr_23

]]></Node>
<StgValue><ssdm name="bucket_load_23"/></StgValue>
</operation>

<operation id="536" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:128 %add_ln24_9 = add i32 %bucket_load_23, i32 %add_ln24_8

]]></Node>
<StgValue><ssdm name="add_ln24_9"/></StgValue>
</operation>

<operation id="537" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:132 %add_ln12_17 = add i32 %empty_27, i32 9

]]></Node>
<StgValue><ssdm name="add_ln12_17"/></StgValue>
</operation>

<operation id="538" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:133 %or_ln12_17 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_17, i32 %add_ln24_9, i21 0, i11 %or_ln23_9, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_17"/></StgValue>
</operation>

<operation id="539" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:134 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_27, i128 %or_ln12_17, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:137 %or_ln23_10 = or i11 %shl_ln1, i11 11

]]></Node>
<StgValue><ssdm name="or_ln23_10"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="11">
<![CDATA[
.split12:138 %zext_ln24_10 = zext i11 %or_ln23_10

]]></Node>
<StgValue><ssdm name="zext_ln24_10"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:139 %bucket_addr_24 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_10

]]></Node>
<StgValue><ssdm name="bucket_addr_24"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="11">
<![CDATA[
.split12:140 %bucket_load_24 = load i11 %bucket_addr_24

]]></Node>
<StgValue><ssdm name="bucket_load_24"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="544" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="11">
<![CDATA[
.split12:140 %bucket_load_24 = load i11 %bucket_addr_24

]]></Node>
<StgValue><ssdm name="bucket_load_24"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:141 %add_ln24_10 = add i32 %bucket_load_24, i32 %add_ln24_9

]]></Node>
<StgValue><ssdm name="add_ln24_10"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:145 %add_ln12_18 = add i32 %empty_27, i32 10

]]></Node>
<StgValue><ssdm name="add_ln12_18"/></StgValue>
</operation>

<operation id="547" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:146 %or_ln12_18 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_18, i32 %add_ln24_10, i21 0, i11 %or_ln23_10, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_18"/></StgValue>
</operation>

<operation id="548" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:147 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_28, i128 %or_ln12_18, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:150 %or_ln23_11 = or i11 %shl_ln1, i11 12

]]></Node>
<StgValue><ssdm name="or_ln23_11"/></StgValue>
</operation>

<operation id="550" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="11">
<![CDATA[
.split12:151 %zext_ln24_11 = zext i11 %or_ln23_11

]]></Node>
<StgValue><ssdm name="zext_ln24_11"/></StgValue>
</operation>

<operation id="551" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:152 %bucket_addr_25 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_11

]]></Node>
<StgValue><ssdm name="bucket_addr_25"/></StgValue>
</operation>

<operation id="552" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="11">
<![CDATA[
.split12:153 %bucket_load_25 = load i11 %bucket_addr_25

]]></Node>
<StgValue><ssdm name="bucket_load_25"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="553" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="11">
<![CDATA[
.split12:153 %bucket_load_25 = load i11 %bucket_addr_25

]]></Node>
<StgValue><ssdm name="bucket_load_25"/></StgValue>
</operation>

<operation id="554" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:154 %add_ln24_11 = add i32 %bucket_load_25, i32 %add_ln24_10

]]></Node>
<StgValue><ssdm name="add_ln24_11"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:158 %add_ln12_19 = add i32 %empty_27, i32 11

]]></Node>
<StgValue><ssdm name="add_ln12_19"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:159 %or_ln12_19 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_19, i32 %add_ln24_11, i21 0, i11 %or_ln23_11, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_19"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:160 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_29, i128 %or_ln12_19, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="558" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:163 %or_ln23_12 = or i11 %shl_ln1, i11 13

]]></Node>
<StgValue><ssdm name="or_ln23_12"/></StgValue>
</operation>

<operation id="559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="11">
<![CDATA[
.split12:164 %zext_ln24_12 = zext i11 %or_ln23_12

]]></Node>
<StgValue><ssdm name="zext_ln24_12"/></StgValue>
</operation>

<operation id="560" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:165 %bucket_addr_26 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_12

]]></Node>
<StgValue><ssdm name="bucket_addr_26"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="11">
<![CDATA[
.split12:166 %bucket_load_26 = load i11 %bucket_addr_26

]]></Node>
<StgValue><ssdm name="bucket_load_26"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="562" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="11">
<![CDATA[
.split12:166 %bucket_load_26 = load i11 %bucket_addr_26

]]></Node>
<StgValue><ssdm name="bucket_load_26"/></StgValue>
</operation>

<operation id="563" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:167 %add_ln24_12 = add i32 %bucket_load_26, i32 %add_ln24_11

]]></Node>
<StgValue><ssdm name="add_ln24_12"/></StgValue>
</operation>

<operation id="564" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:171 %add_ln12_20 = add i32 %empty_27, i32 12

]]></Node>
<StgValue><ssdm name="add_ln12_20"/></StgValue>
</operation>

<operation id="565" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:172 %or_ln12_20 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_20, i32 %add_ln24_12, i21 0, i11 %or_ln23_12, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_20"/></StgValue>
</operation>

<operation id="566" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:173 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_30, i128 %or_ln12_20, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="567" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:176 %or_ln23_13 = or i11 %shl_ln1, i11 14

]]></Node>
<StgValue><ssdm name="or_ln23_13"/></StgValue>
</operation>

<operation id="568" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="11">
<![CDATA[
.split12:177 %zext_ln24_13 = zext i11 %or_ln23_13

]]></Node>
<StgValue><ssdm name="zext_ln24_13"/></StgValue>
</operation>

<operation id="569" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:178 %bucket_addr_27 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_13

]]></Node>
<StgValue><ssdm name="bucket_addr_27"/></StgValue>
</operation>

<operation id="570" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
.split12:179 %bucket_load_27 = load i11 %bucket_addr_27

]]></Node>
<StgValue><ssdm name="bucket_load_27"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="571" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
.split12:179 %bucket_load_27 = load i11 %bucket_addr_27

]]></Node>
<StgValue><ssdm name="bucket_load_27"/></StgValue>
</operation>

<operation id="572" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:180 %add_ln24_13 = add i32 %bucket_load_27, i32 %add_ln24_12

]]></Node>
<StgValue><ssdm name="add_ln24_13"/></StgValue>
</operation>

<operation id="573" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:184 %add_ln12_21 = add i32 %empty_27, i32 13

]]></Node>
<StgValue><ssdm name="add_ln12_21"/></StgValue>
</operation>

<operation id="574" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:185 %or_ln12_21 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_21, i32 %add_ln24_13, i21 0, i11 %or_ln23_13, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_21"/></StgValue>
</operation>

<operation id="575" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:186 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_31, i128 %or_ln12_21, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="576" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split12:189 %or_ln23_14 = or i11 %shl_ln1, i11 15

]]></Node>
<StgValue><ssdm name="or_ln23_14"/></StgValue>
</operation>

<operation id="577" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="11">
<![CDATA[
.split12:190 %zext_ln24_14 = zext i11 %or_ln23_14

]]></Node>
<StgValue><ssdm name="zext_ln24_14"/></StgValue>
</operation>

<operation id="578" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:191 %bucket_addr_28 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_14

]]></Node>
<StgValue><ssdm name="bucket_addr_28"/></StgValue>
</operation>

<operation id="579" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="11">
<![CDATA[
.split12:192 %bucket_load_28 = load i11 %bucket_addr_28

]]></Node>
<StgValue><ssdm name="bucket_load_28"/></StgValue>
</operation>

<operation id="580" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:197 %add_ln12_22 = add i32 %empty_27, i32 14

]]></Node>
<StgValue><ssdm name="add_ln12_22"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="581" st_id="43" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:13 %store_ln24 = store i32 %add_ln24, i11 %bucket_addr_14

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="582" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="11">
<![CDATA[
.split12:192 %bucket_load_28 = load i11 %bucket_addr_28

]]></Node>
<StgValue><ssdm name="bucket_load_28"/></StgValue>
</operation>

<operation id="583" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:193 %add_ln24_14 = add i32 %bucket_load_28, i32 %add_ln24_13

]]></Node>
<StgValue><ssdm name="add_ln24_14"/></StgValue>
</operation>

<operation id="584" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split12:198 %or_ln12_22 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_22, i32 %add_ln24_14, i21 0, i11 %or_ln23_14, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_22"/></StgValue>
</operation>

<operation id="585" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split12:199 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_32, i128 %or_ln12_22, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="586" st_id="44" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:25 %store_ln24 = store i32 %add_ln24_1, i11 %bucket_addr_15

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="587" st_id="45" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:38 %store_ln24 = store i32 %add_ln24_2, i11 %bucket_addr_16

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="588" st_id="46" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:51 %store_ln24 = store i32 %add_ln24_3, i11 %bucket_addr_17

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="589" st_id="47" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:64 %store_ln24 = store i32 %add_ln24_4, i11 %bucket_addr_18

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="590" st_id="48" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:77 %store_ln24 = store i32 %add_ln24_5, i11 %bucket_addr_19

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="591" st_id="49" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:90 %store_ln24 = store i32 %add_ln24_6, i11 %bucket_addr_20

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="592" st_id="50" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:103 %store_ln24 = store i32 %add_ln24_7, i11 %bucket_addr_21

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="593" st_id="51" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:116 %store_ln24 = store i32 %add_ln24_8, i11 %bucket_addr_22

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="594" st_id="52" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:129 %store_ln24 = store i32 %add_ln24_9, i11 %bucket_addr_23

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="595" st_id="53" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:142 %store_ln24 = store i32 %add_ln24_10, i11 %bucket_addr_24

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="596" st_id="54" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:155 %store_ln24 = store i32 %add_ln24_11, i11 %bucket_addr_25

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="597" st_id="55" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:168 %store_ln24 = store i32 %add_ln24_12, i11 %bucket_addr_26

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="598" st_id="56" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:181 %store_ln24 = store i32 %add_ln24_13, i11 %bucket_addr_27

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="599" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="600" st_id="57" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split12:194 %store_ln24 = store i32 %add_ln24_14, i11 %bucket_addr_28

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="601" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:200 %add_ln21_1 = add i32 %empty_27, i32 15

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="602" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
.split12:201 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="603" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
local_scan.exit:0 %add_ln21 = add i32 %global_time_1_load, i32 6016

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="604" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
local_scan.exit:1 %store_ln38 = store i32 0, i7 %sum_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="605" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="33" op_0_bw="32">
<![CDATA[
local_scan.exit:2 %sext_ln39 = sext i32 %add_ln21

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="606" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
local_scan.exit:3 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="607" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %store_forwarded154 = phi i32 0, void %local_scan.exit, i32 %add_ln41, void %.split14

]]></Node>
<StgValue><ssdm name="store_forwarded154"/></StgValue>
</operation>

<operation id="608" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %radixID_1 = phi i8 1, void %local_scan.exit, i8 %add_ln39, void %.split14

]]></Node>
<StgValue><ssdm name="radixID_1"/></StgValue>
</operation>

<operation id="609" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:2 %indvars_iv135 = phi i33 %sext_ln39, void %local_scan.exit, i33 %add_ln13_6, void %.split14

]]></Node>
<StgValue><ssdm name="indvars_iv135"/></StgValue>
</operation>

<operation id="610" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="611" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln39 = icmp_eq  i8 %radixID_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="612" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="613" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln39 = br i1 %icmp_ln39, void %.split14, void %sum_scan.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="614" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="33">
<![CDATA[
.split14:1 %indvars_iv135_cast = zext i33 %indvars_iv135

]]></Node>
<StgValue><ssdm name="indvars_iv135_cast"/></StgValue>
</operation>

<operation id="615" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="8">
<![CDATA[
.split14:4 %trunc_ln40 = trunc i8 %radixID_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="616" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split14:5 %shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln40, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="617" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split14:6 %add_ln40 = add i11 %shl_ln2, i11 2047

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="618" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="11">
<![CDATA[
.split14:7 %zext_ln41 = zext i11 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="619" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:8 %bucket_addr_5 = getelementptr i32 %bucket, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="bucket_addr_5"/></StgValue>
</operation>

<operation id="620" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="11">
<![CDATA[
.split14:9 %bucket_load_5 = load i11 %bucket_addr_5

]]></Node>
<StgValue><ssdm name="bucket_load_5"/></StgValue>
</operation>

<operation id="621" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:13 %checkdata_addr_8 = getelementptr i128 %checkdata, i64 0, i64 %indvars_iv135_cast

]]></Node>
<StgValue><ssdm name="checkdata_addr_8"/></StgValue>
</operation>

<operation id="622" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split14:14 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_8, i128 3, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="623" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split14:0 %add_ln39 = add i8 %radixID_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="624" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="8">
<![CDATA[
.split14:2 %radixID_3_cast351 = zext i8 %radixID_1

]]></Node>
<StgValue><ssdm name="radixID_3_cast351"/></StgValue>
</operation>

<operation id="625" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:3 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="626" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="11">
<![CDATA[
.split14:9 %bucket_load_5 = load i11 %bucket_addr_5

]]></Node>
<StgValue><ssdm name="bucket_load_5"/></StgValue>
</operation>

<operation id="627" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split14:10 %add_ln41 = add i32 %bucket_load_5, i32 %store_forwarded154

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="628" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:11 %sum_addr_1 = getelementptr i32 %sum, i64 0, i64 %radixID_3_cast351

]]></Node>
<StgValue><ssdm name="sum_addr_1"/></StgValue>
</operation>

<operation id="629" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split14:12 %store_ln41 = store i32 %add_ln41, i7 %sum_addr_1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="630" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="21" op_0_bw="33">
<![CDATA[
.split14:15 %trunc_ln10_2 = trunc i33 %indvars_iv135

]]></Node>
<StgValue><ssdm name="trunc_ln10_2"/></StgValue>
</operation>

<operation id="631" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="21">
<![CDATA[
.split14:16 %zext_ln10_4 = zext i21 %trunc_ln10_2

]]></Node>
<StgValue><ssdm name="zext_ln10_4"/></StgValue>
</operation>

<operation id="632" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:17 %checkdata_addr_9 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln10_4

]]></Node>
<StgValue><ssdm name="checkdata_addr_9"/></StgValue>
</operation>

<operation id="633" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="33">
<![CDATA[
.split14:18 %trunc_ln12_1 = trunc i33 %indvars_iv135

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="634" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="25" op_4_bw="7" op_5_bw="32">
<![CDATA[
.split14:19 %or_ln12_23 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i25.i7.i32, i32 %trunc_ln12_1, i32 %add_ln41, i25 0, i7 %trunc_ln40, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_23"/></StgValue>
</operation>

<operation id="635" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split14:20 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_9, i128 %or_ln12_23, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="636" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split14:21 %add_ln13_6 = add i33 %indvars_iv135, i33 1

]]></Node>
<StgValue><ssdm name="add_ln13_6"/></StgValue>
</operation>

<operation id="637" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
.split14:22 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="638" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sum_scan.exit:0 %add_ln13_5 = add i32 %global_time_1_load, i32 6143

]]></Node>
<StgValue><ssdm name="add_ln13_5"/></StgValue>
</operation>

<operation id="639" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
sum_scan.exit:1 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="640" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %radixID_2 = phi i8 %add_ln54_2, void %.split18, i8 0, void %sum_scan.exit

]]></Node>
<StgValue><ssdm name="radixID_2"/></StgValue>
</operation>

<operation id="641" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_31 = phi i32 %add_ln54_1, void %.split18, i32 %add_ln13_5, void %sum_scan.exit

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="642" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %add_ln54_2 = add i8 %radixID_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="643" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="644" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln54 = icmp_eq  i8 %radixID_2, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="645" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="646" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln54 = br i1 %icmp_ln54, void %.split18, void %last_step_scan.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="647" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="8">
<![CDATA[
.split18:0 %radixID_2_cast352 = zext i8 %radixID_2

]]></Node>
<StgValue><ssdm name="radixID_2_cast352"/></StgValue>
</operation>

<operation id="648" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="8">
<![CDATA[
.split18:2 %trunc_ln56 = trunc i8 %radixID_2

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="649" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split18:3 %shl_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln56, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="650" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="11">
<![CDATA[
.split18:4 %trunc_ln56_cast353 = zext i11 %shl_ln3

]]></Node>
<StgValue><ssdm name="trunc_ln56_cast353"/></StgValue>
</operation>

<operation id="651" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:5 %sum_addr_2 = getelementptr i32 %sum, i64 0, i64 %radixID_2_cast352

]]></Node>
<StgValue><ssdm name="sum_addr_2"/></StgValue>
</operation>

<operation id="652" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="7">
<![CDATA[
.split18:6 %sum_load = load i7 %sum_addr_2

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="653" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="21" op_0_bw="32">
<![CDATA[
.split18:8 %trunc_ln56_1 = trunc i32 %empty_31

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="654" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %bucket_addr_29 = getelementptr i32 %bucket, i64 0, i64 %trunc_ln56_cast353

]]></Node>
<StgValue><ssdm name="bucket_addr_29"/></StgValue>
</operation>

<operation id="655" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="11">
<![CDATA[
.split18:10 %bucket_load_29 = load i11 %bucket_addr_29

]]></Node>
<StgValue><ssdm name="bucket_load_29"/></StgValue>
</operation>

<operation id="656" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:17 %add_ln13_27 = add i21 %trunc_ln56_1, i21 1

]]></Node>
<StgValue><ssdm name="add_ln13_27"/></StgValue>
</operation>

<operation id="657" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="21">
<![CDATA[
.split18:18 %zext_ln56 = zext i21 %add_ln13_27

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="658" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:25 %checkdata_addr_34 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="checkdata_addr_34"/></StgValue>
</operation>

<operation id="659" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:26 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_34, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="660" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:30 %add_ln13_28 = add i21 %trunc_ln56_1, i21 2

]]></Node>
<StgValue><ssdm name="add_ln13_28"/></StgValue>
</operation>

<operation id="661" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="21">
<![CDATA[
.split18:31 %zext_ln56_1 = zext i21 %add_ln13_28

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="662" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:38 %checkdata_addr_35 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="checkdata_addr_35"/></StgValue>
</operation>

<operation id="663" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:39 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_35, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="664" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="7">
<![CDATA[
.split18:6 %sum_load = load i7 %sum_addr_2

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="665" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="11">
<![CDATA[
.split18:10 %bucket_load_29 = load i11 %bucket_addr_29

]]></Node>
<StgValue><ssdm name="bucket_load_29"/></StgValue>
</operation>

<operation id="666" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:19 %or_ln56 = or i11 %shl_ln3, i11 1

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="667" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="11">
<![CDATA[
.split18:20 %zext_ln57 = zext i11 %or_ln56

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="668" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:21 %bucket_addr_30 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="bucket_addr_30"/></StgValue>
</operation>

<operation id="669" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="11">
<![CDATA[
.split18:22 %bucket_load_30 = load i11 %bucket_addr_30

]]></Node>
<StgValue><ssdm name="bucket_load_30"/></StgValue>
</operation>

<operation id="670" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:43 %add_ln13_29 = add i21 %trunc_ln56_1, i21 3

]]></Node>
<StgValue><ssdm name="add_ln13_29"/></StgValue>
</operation>

<operation id="671" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="21">
<![CDATA[
.split18:44 %zext_ln56_2 = zext i21 %add_ln13_29

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="672" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:51 %checkdata_addr_36 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_2

]]></Node>
<StgValue><ssdm name="checkdata_addr_36"/></StgValue>
</operation>

<operation id="673" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:52 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_36, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="674" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:56 %add_ln13_30 = add i21 %trunc_ln56_1, i21 4

]]></Node>
<StgValue><ssdm name="add_ln13_30"/></StgValue>
</operation>

<operation id="675" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="21">
<![CDATA[
.split18:57 %zext_ln56_3 = zext i21 %add_ln13_30

]]></Node>
<StgValue><ssdm name="zext_ln56_3"/></StgValue>
</operation>

<operation id="676" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:64 %checkdata_addr_37 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_3

]]></Node>
<StgValue><ssdm name="checkdata_addr_37"/></StgValue>
</operation>

<operation id="677" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:65 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_37, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="678" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="11">
<![CDATA[
.split18:22 %bucket_load_30 = load i11 %bucket_addr_30

]]></Node>
<StgValue><ssdm name="bucket_load_30"/></StgValue>
</operation>

<operation id="679" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:32 %or_ln56_1 = or i11 %shl_ln3, i11 2

]]></Node>
<StgValue><ssdm name="or_ln56_1"/></StgValue>
</operation>

<operation id="680" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="11">
<![CDATA[
.split18:33 %zext_ln57_1 = zext i11 %or_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="681" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:34 %bucket_addr_31 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="bucket_addr_31"/></StgValue>
</operation>

<operation id="682" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="11">
<![CDATA[
.split18:35 %bucket_load_31 = load i11 %bucket_addr_31

]]></Node>
<StgValue><ssdm name="bucket_load_31"/></StgValue>
</operation>

<operation id="683" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:69 %add_ln13_31 = add i21 %trunc_ln56_1, i21 5

]]></Node>
<StgValue><ssdm name="add_ln13_31"/></StgValue>
</operation>

<operation id="684" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="21">
<![CDATA[
.split18:70 %zext_ln56_4 = zext i21 %add_ln13_31

]]></Node>
<StgValue><ssdm name="zext_ln56_4"/></StgValue>
</operation>

<operation id="685" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:77 %checkdata_addr_38 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_4

]]></Node>
<StgValue><ssdm name="checkdata_addr_38"/></StgValue>
</operation>

<operation id="686" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:78 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_38, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="687" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:82 %add_ln13_32 = add i21 %trunc_ln56_1, i21 6

]]></Node>
<StgValue><ssdm name="add_ln13_32"/></StgValue>
</operation>

<operation id="688" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="21">
<![CDATA[
.split18:83 %zext_ln56_5 = zext i21 %add_ln13_32

]]></Node>
<StgValue><ssdm name="zext_ln56_5"/></StgValue>
</operation>

<operation id="689" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:90 %checkdata_addr_39 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_5

]]></Node>
<StgValue><ssdm name="checkdata_addr_39"/></StgValue>
</operation>

<operation id="690" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:91 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_39, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="691" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="11">
<![CDATA[
.split18:35 %bucket_load_31 = load i11 %bucket_addr_31

]]></Node>
<StgValue><ssdm name="bucket_load_31"/></StgValue>
</operation>

<operation id="692" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:45 %or_ln56_2 = or i11 %shl_ln3, i11 3

]]></Node>
<StgValue><ssdm name="or_ln56_2"/></StgValue>
</operation>

<operation id="693" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="11">
<![CDATA[
.split18:46 %zext_ln57_2 = zext i11 %or_ln56_2

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="694" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:47 %bucket_addr_32 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="bucket_addr_32"/></StgValue>
</operation>

<operation id="695" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="11">
<![CDATA[
.split18:48 %bucket_load_32 = load i11 %bucket_addr_32

]]></Node>
<StgValue><ssdm name="bucket_load_32"/></StgValue>
</operation>

<operation id="696" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:95 %add_ln13_33 = add i21 %trunc_ln56_1, i21 7

]]></Node>
<StgValue><ssdm name="add_ln13_33"/></StgValue>
</operation>

<operation id="697" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="21">
<![CDATA[
.split18:96 %zext_ln56_6 = zext i21 %add_ln13_33

]]></Node>
<StgValue><ssdm name="zext_ln56_6"/></StgValue>
</operation>

<operation id="698" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:103 %checkdata_addr_40 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_6

]]></Node>
<StgValue><ssdm name="checkdata_addr_40"/></StgValue>
</operation>

<operation id="699" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:104 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_40, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="700" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:108 %add_ln13_34 = add i21 %trunc_ln56_1, i21 8

]]></Node>
<StgValue><ssdm name="add_ln13_34"/></StgValue>
</operation>

<operation id="701" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="21">
<![CDATA[
.split18:109 %zext_ln56_7 = zext i21 %add_ln13_34

]]></Node>
<StgValue><ssdm name="zext_ln56_7"/></StgValue>
</operation>

<operation id="702" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:116 %checkdata_addr_41 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_7

]]></Node>
<StgValue><ssdm name="checkdata_addr_41"/></StgValue>
</operation>

<operation id="703" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:117 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_41, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="704" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="11">
<![CDATA[
.split18:48 %bucket_load_32 = load i11 %bucket_addr_32

]]></Node>
<StgValue><ssdm name="bucket_load_32"/></StgValue>
</operation>

<operation id="705" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:58 %or_ln56_3 = or i11 %shl_ln3, i11 4

]]></Node>
<StgValue><ssdm name="or_ln56_3"/></StgValue>
</operation>

<operation id="706" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="11">
<![CDATA[
.split18:59 %zext_ln57_3 = zext i11 %or_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="707" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:60 %bucket_addr_33 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="bucket_addr_33"/></StgValue>
</operation>

<operation id="708" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="11">
<![CDATA[
.split18:61 %bucket_load_33 = load i11 %bucket_addr_33

]]></Node>
<StgValue><ssdm name="bucket_load_33"/></StgValue>
</operation>

<operation id="709" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:121 %add_ln13_35 = add i21 %trunc_ln56_1, i21 9

]]></Node>
<StgValue><ssdm name="add_ln13_35"/></StgValue>
</operation>

<operation id="710" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="21">
<![CDATA[
.split18:122 %zext_ln56_8 = zext i21 %add_ln13_35

]]></Node>
<StgValue><ssdm name="zext_ln56_8"/></StgValue>
</operation>

<operation id="711" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:129 %checkdata_addr_42 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_8

]]></Node>
<StgValue><ssdm name="checkdata_addr_42"/></StgValue>
</operation>

<operation id="712" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:130 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_42, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="713" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:134 %add_ln13_36 = add i21 %trunc_ln56_1, i21 10

]]></Node>
<StgValue><ssdm name="add_ln13_36"/></StgValue>
</operation>

<operation id="714" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="21">
<![CDATA[
.split18:135 %zext_ln56_9 = zext i21 %add_ln13_36

]]></Node>
<StgValue><ssdm name="zext_ln56_9"/></StgValue>
</operation>

<operation id="715" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:142 %checkdata_addr_43 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_9

]]></Node>
<StgValue><ssdm name="checkdata_addr_43"/></StgValue>
</operation>

<operation id="716" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:143 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_43, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="717" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="11">
<![CDATA[
.split18:61 %bucket_load_33 = load i11 %bucket_addr_33

]]></Node>
<StgValue><ssdm name="bucket_load_33"/></StgValue>
</operation>

<operation id="718" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:71 %or_ln56_4 = or i11 %shl_ln3, i11 5

]]></Node>
<StgValue><ssdm name="or_ln56_4"/></StgValue>
</operation>

<operation id="719" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="11">
<![CDATA[
.split18:72 %zext_ln57_4 = zext i11 %or_ln56_4

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="720" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:73 %bucket_addr_34 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_4

]]></Node>
<StgValue><ssdm name="bucket_addr_34"/></StgValue>
</operation>

<operation id="721" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="11">
<![CDATA[
.split18:74 %bucket_load_34 = load i11 %bucket_addr_34

]]></Node>
<StgValue><ssdm name="bucket_load_34"/></StgValue>
</operation>

<operation id="722" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:147 %add_ln13_37 = add i21 %trunc_ln56_1, i21 11

]]></Node>
<StgValue><ssdm name="add_ln13_37"/></StgValue>
</operation>

<operation id="723" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="21">
<![CDATA[
.split18:148 %zext_ln56_10 = zext i21 %add_ln13_37

]]></Node>
<StgValue><ssdm name="zext_ln56_10"/></StgValue>
</operation>

<operation id="724" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:155 %checkdata_addr_44 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_10

]]></Node>
<StgValue><ssdm name="checkdata_addr_44"/></StgValue>
</operation>

<operation id="725" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:156 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_44, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="726" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:160 %add_ln13_38 = add i21 %trunc_ln56_1, i21 12

]]></Node>
<StgValue><ssdm name="add_ln13_38"/></StgValue>
</operation>

<operation id="727" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="21">
<![CDATA[
.split18:161 %zext_ln56_11 = zext i21 %add_ln13_38

]]></Node>
<StgValue><ssdm name="zext_ln56_11"/></StgValue>
</operation>

<operation id="728" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:168 %checkdata_addr_45 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_11

]]></Node>
<StgValue><ssdm name="checkdata_addr_45"/></StgValue>
</operation>

<operation id="729" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:169 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_45, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="730" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="11">
<![CDATA[
.split18:74 %bucket_load_34 = load i11 %bucket_addr_34

]]></Node>
<StgValue><ssdm name="bucket_load_34"/></StgValue>
</operation>

<operation id="731" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:84 %or_ln56_5 = or i11 %shl_ln3, i11 6

]]></Node>
<StgValue><ssdm name="or_ln56_5"/></StgValue>
</operation>

<operation id="732" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="11">
<![CDATA[
.split18:85 %zext_ln57_5 = zext i11 %or_ln56_5

]]></Node>
<StgValue><ssdm name="zext_ln57_5"/></StgValue>
</operation>

<operation id="733" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:86 %bucket_addr_35 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_5

]]></Node>
<StgValue><ssdm name="bucket_addr_35"/></StgValue>
</operation>

<operation id="734" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="11">
<![CDATA[
.split18:87 %bucket_load_35 = load i11 %bucket_addr_35

]]></Node>
<StgValue><ssdm name="bucket_load_35"/></StgValue>
</operation>

<operation id="735" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:173 %add_ln13_39 = add i21 %trunc_ln56_1, i21 13

]]></Node>
<StgValue><ssdm name="add_ln13_39"/></StgValue>
</operation>

<operation id="736" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="21">
<![CDATA[
.split18:174 %zext_ln56_12 = zext i21 %add_ln13_39

]]></Node>
<StgValue><ssdm name="zext_ln56_12"/></StgValue>
</operation>

<operation id="737" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:181 %checkdata_addr_46 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_12

]]></Node>
<StgValue><ssdm name="checkdata_addr_46"/></StgValue>
</operation>

<operation id="738" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:182 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_46, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="739" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:186 %add_ln13_40 = add i21 %trunc_ln56_1, i21 14

]]></Node>
<StgValue><ssdm name="add_ln13_40"/></StgValue>
</operation>

<operation id="740" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="21">
<![CDATA[
.split18:187 %zext_ln56_13 = zext i21 %add_ln13_40

]]></Node>
<StgValue><ssdm name="zext_ln56_13"/></StgValue>
</operation>

<operation id="741" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:194 %checkdata_addr_47 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_13

]]></Node>
<StgValue><ssdm name="checkdata_addr_47"/></StgValue>
</operation>

<operation id="742" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:195 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_47, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="743" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="32">
<![CDATA[
.split18:7 %zext_ln55 = zext i32 %empty_31

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="744" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:11 %add_ln57 = add i32 %bucket_load_29, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="745" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:13 %checkdata_addr_33 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="checkdata_addr_33"/></StgValue>
</operation>

<operation id="746" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="7" op_5_bw="36">
<![CDATA[
.split18:14 %tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i7.i36, i32 %empty_31, i32 %add_ln57, i21 0, i7 %trunc_ln56, i36 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="747" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split18:15 %or_ln12_24 = or i128 %tmp2, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12_24"/></StgValue>
</operation>

<operation id="748" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:16 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_33, i128 %or_ln12_24, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="749" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="11">
<![CDATA[
.split18:87 %bucket_load_35 = load i11 %bucket_addr_35

]]></Node>
<StgValue><ssdm name="bucket_load_35"/></StgValue>
</operation>

<operation id="750" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:97 %or_ln56_6 = or i11 %shl_ln3, i11 7

]]></Node>
<StgValue><ssdm name="or_ln56_6"/></StgValue>
</operation>

<operation id="751" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="11">
<![CDATA[
.split18:98 %zext_ln57_6 = zext i11 %or_ln56_6

]]></Node>
<StgValue><ssdm name="zext_ln57_6"/></StgValue>
</operation>

<operation id="752" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:99 %bucket_addr_36 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_6

]]></Node>
<StgValue><ssdm name="bucket_addr_36"/></StgValue>
</operation>

<operation id="753" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="11">
<![CDATA[
.split18:100 %bucket_load_36 = load i11 %bucket_addr_36

]]></Node>
<StgValue><ssdm name="bucket_load_36"/></StgValue>
</operation>

<operation id="754" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split18:199 %add_ln13_41 = add i21 %trunc_ln56_1, i21 15

]]></Node>
<StgValue><ssdm name="add_ln13_41"/></StgValue>
</operation>

<operation id="755" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="21">
<![CDATA[
.split18:200 %zext_ln56_14 = zext i21 %add_ln13_41

]]></Node>
<StgValue><ssdm name="zext_ln56_14"/></StgValue>
</operation>

<operation id="756" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:207 %checkdata_addr_48 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_14

]]></Node>
<StgValue><ssdm name="checkdata_addr_48"/></StgValue>
</operation>

<operation id="757" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split18:208 %store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_48, i128 2, i16 15

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="758" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:23 %add_ln57_1 = add i32 %bucket_load_30, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="759" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:27 %add_ln12_23 = add i32 %empty_31, i32 1

]]></Node>
<StgValue><ssdm name="add_ln12_23"/></StgValue>
</operation>

<operation id="760" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:28 %or_ln12_25 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_23, i32 %add_ln57_1, i21 0, i11 %or_ln56, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_25"/></StgValue>
</operation>

<operation id="761" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:29 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_34, i128 %or_ln12_25, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:36 %add_ln57_2 = add i32 %bucket_load_31, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:40 %add_ln12_24 = add i32 %empty_31, i32 2

]]></Node>
<StgValue><ssdm name="add_ln12_24"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:41 %or_ln12_26 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_24, i32 %add_ln57_2, i21 0, i11 %or_ln56_1, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_26"/></StgValue>
</operation>

<operation id="765" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:42 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_35, i128 %or_ln12_26, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="766" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="11">
<![CDATA[
.split18:100 %bucket_load_36 = load i11 %bucket_addr_36

]]></Node>
<StgValue><ssdm name="bucket_load_36"/></StgValue>
</operation>

<operation id="767" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:110 %or_ln56_7 = or i11 %shl_ln3, i11 8

]]></Node>
<StgValue><ssdm name="or_ln56_7"/></StgValue>
</operation>

<operation id="768" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="11">
<![CDATA[
.split18:111 %zext_ln57_7 = zext i11 %or_ln56_7

]]></Node>
<StgValue><ssdm name="zext_ln57_7"/></StgValue>
</operation>

<operation id="769" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:112 %bucket_addr_37 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_7

]]></Node>
<StgValue><ssdm name="bucket_addr_37"/></StgValue>
</operation>

<operation id="770" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="11">
<![CDATA[
.split18:113 %bucket_load_37 = load i11 %bucket_addr_37

]]></Node>
<StgValue><ssdm name="bucket_load_37"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="771" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:49 %add_ln57_3 = add i32 %bucket_load_32, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_3"/></StgValue>
</operation>

<operation id="772" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:53 %add_ln12_25 = add i32 %empty_31, i32 3

]]></Node>
<StgValue><ssdm name="add_ln12_25"/></StgValue>
</operation>

<operation id="773" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:54 %or_ln12_27 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_25, i32 %add_ln57_3, i21 0, i11 %or_ln56_2, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_27"/></StgValue>
</operation>

<operation id="774" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:55 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_36, i128 %or_ln12_27, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="775" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:62 %add_ln57_4 = add i32 %bucket_load_33, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_4"/></StgValue>
</operation>

<operation id="776" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:66 %add_ln12_26 = add i32 %empty_31, i32 4

]]></Node>
<StgValue><ssdm name="add_ln12_26"/></StgValue>
</operation>

<operation id="777" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:67 %or_ln12_28 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_26, i32 %add_ln57_4, i21 0, i11 %or_ln56_3, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_28"/></StgValue>
</operation>

<operation id="778" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:68 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_37, i128 %or_ln12_28, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="779" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="11">
<![CDATA[
.split18:113 %bucket_load_37 = load i11 %bucket_addr_37

]]></Node>
<StgValue><ssdm name="bucket_load_37"/></StgValue>
</operation>

<operation id="780" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:123 %or_ln56_8 = or i11 %shl_ln3, i11 9

]]></Node>
<StgValue><ssdm name="or_ln56_8"/></StgValue>
</operation>

<operation id="781" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="11">
<![CDATA[
.split18:124 %zext_ln57_8 = zext i11 %or_ln56_8

]]></Node>
<StgValue><ssdm name="zext_ln57_8"/></StgValue>
</operation>

<operation id="782" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:125 %bucket_addr_38 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_8

]]></Node>
<StgValue><ssdm name="bucket_addr_38"/></StgValue>
</operation>

<operation id="783" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="11">
<![CDATA[
.split18:126 %bucket_load_38 = load i11 %bucket_addr_38

]]></Node>
<StgValue><ssdm name="bucket_load_38"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="784" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:75 %add_ln57_5 = add i32 %bucket_load_34, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_5"/></StgValue>
</operation>

<operation id="785" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:79 %add_ln12_27 = add i32 %empty_31, i32 5

]]></Node>
<StgValue><ssdm name="add_ln12_27"/></StgValue>
</operation>

<operation id="786" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:80 %or_ln12_29 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_27, i32 %add_ln57_5, i21 0, i11 %or_ln56_4, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_29"/></StgValue>
</operation>

<operation id="787" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:81 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_38, i128 %or_ln12_29, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="788" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:88 %add_ln57_6 = add i32 %bucket_load_35, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_6"/></StgValue>
</operation>

<operation id="789" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:92 %add_ln12_28 = add i32 %empty_31, i32 6

]]></Node>
<StgValue><ssdm name="add_ln12_28"/></StgValue>
</operation>

<operation id="790" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:93 %or_ln12_30 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_28, i32 %add_ln57_6, i21 0, i11 %or_ln56_5, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_30"/></StgValue>
</operation>

<operation id="791" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:94 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_39, i128 %or_ln12_30, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="792" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="11">
<![CDATA[
.split18:126 %bucket_load_38 = load i11 %bucket_addr_38

]]></Node>
<StgValue><ssdm name="bucket_load_38"/></StgValue>
</operation>

<operation id="793" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:136 %or_ln56_9 = or i11 %shl_ln3, i11 10

]]></Node>
<StgValue><ssdm name="or_ln56_9"/></StgValue>
</operation>

<operation id="794" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="11">
<![CDATA[
.split18:137 %zext_ln57_9 = zext i11 %or_ln56_9

]]></Node>
<StgValue><ssdm name="zext_ln57_9"/></StgValue>
</operation>

<operation id="795" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:138 %bucket_addr_39 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_9

]]></Node>
<StgValue><ssdm name="bucket_addr_39"/></StgValue>
</operation>

<operation id="796" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="11">
<![CDATA[
.split18:139 %bucket_load_39 = load i11 %bucket_addr_39

]]></Node>
<StgValue><ssdm name="bucket_load_39"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="797" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:101 %add_ln57_7 = add i32 %bucket_load_36, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_7"/></StgValue>
</operation>

<operation id="798" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:105 %add_ln12_29 = add i32 %empty_31, i32 7

]]></Node>
<StgValue><ssdm name="add_ln12_29"/></StgValue>
</operation>

<operation id="799" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:106 %or_ln12_31 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_29, i32 %add_ln57_7, i21 0, i11 %or_ln56_6, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_31"/></StgValue>
</operation>

<operation id="800" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:107 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_40, i128 %or_ln12_31, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="801" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:114 %add_ln57_8 = add i32 %bucket_load_37, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_8"/></StgValue>
</operation>

<operation id="802" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:118 %add_ln12_30 = add i32 %empty_31, i32 8

]]></Node>
<StgValue><ssdm name="add_ln12_30"/></StgValue>
</operation>

<operation id="803" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:119 %or_ln12_32 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_30, i32 %add_ln57_8, i21 0, i11 %or_ln56_7, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_32"/></StgValue>
</operation>

<operation id="804" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:120 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_41, i128 %or_ln12_32, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="805" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="11">
<![CDATA[
.split18:139 %bucket_load_39 = load i11 %bucket_addr_39

]]></Node>
<StgValue><ssdm name="bucket_load_39"/></StgValue>
</operation>

<operation id="806" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:149 %or_ln56_10 = or i11 %shl_ln3, i11 11

]]></Node>
<StgValue><ssdm name="or_ln56_10"/></StgValue>
</operation>

<operation id="807" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="11">
<![CDATA[
.split18:150 %zext_ln57_10 = zext i11 %or_ln56_10

]]></Node>
<StgValue><ssdm name="zext_ln57_10"/></StgValue>
</operation>

<operation id="808" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:151 %bucket_addr_40 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_10

]]></Node>
<StgValue><ssdm name="bucket_addr_40"/></StgValue>
</operation>

<operation id="809" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="11">
<![CDATA[
.split18:152 %bucket_load_40 = load i11 %bucket_addr_40

]]></Node>
<StgValue><ssdm name="bucket_load_40"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="810" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:127 %add_ln57_9 = add i32 %bucket_load_38, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_9"/></StgValue>
</operation>

<operation id="811" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:131 %add_ln12_31 = add i32 %empty_31, i32 9

]]></Node>
<StgValue><ssdm name="add_ln12_31"/></StgValue>
</operation>

<operation id="812" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:132 %or_ln12_33 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_31, i32 %add_ln57_9, i21 0, i11 %or_ln56_8, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_33"/></StgValue>
</operation>

<operation id="813" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:133 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_42, i128 %or_ln12_33, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="814" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:140 %add_ln57_10 = add i32 %bucket_load_39, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_10"/></StgValue>
</operation>

<operation id="815" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:144 %add_ln12_32 = add i32 %empty_31, i32 10

]]></Node>
<StgValue><ssdm name="add_ln12_32"/></StgValue>
</operation>

<operation id="816" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:145 %or_ln12_34 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_32, i32 %add_ln57_10, i21 0, i11 %or_ln56_9, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_34"/></StgValue>
</operation>

<operation id="817" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:146 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_43, i128 %or_ln12_34, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="818" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="11">
<![CDATA[
.split18:152 %bucket_load_40 = load i11 %bucket_addr_40

]]></Node>
<StgValue><ssdm name="bucket_load_40"/></StgValue>
</operation>

<operation id="819" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:162 %or_ln56_11 = or i11 %shl_ln3, i11 12

]]></Node>
<StgValue><ssdm name="or_ln56_11"/></StgValue>
</operation>

<operation id="820" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="11">
<![CDATA[
.split18:163 %zext_ln57_11 = zext i11 %or_ln56_11

]]></Node>
<StgValue><ssdm name="zext_ln57_11"/></StgValue>
</operation>

<operation id="821" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:164 %bucket_addr_41 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_11

]]></Node>
<StgValue><ssdm name="bucket_addr_41"/></StgValue>
</operation>

<operation id="822" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="11">
<![CDATA[
.split18:165 %bucket_load_41 = load i11 %bucket_addr_41

]]></Node>
<StgValue><ssdm name="bucket_load_41"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="823" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:153 %add_ln57_11 = add i32 %bucket_load_40, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_11"/></StgValue>
</operation>

<operation id="824" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:157 %add_ln12_33 = add i32 %empty_31, i32 11

]]></Node>
<StgValue><ssdm name="add_ln12_33"/></StgValue>
</operation>

<operation id="825" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:158 %or_ln12_35 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_33, i32 %add_ln57_11, i21 0, i11 %or_ln56_10, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_35"/></StgValue>
</operation>

<operation id="826" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:159 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_44, i128 %or_ln12_35, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="827" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="11">
<![CDATA[
.split18:165 %bucket_load_41 = load i11 %bucket_addr_41

]]></Node>
<StgValue><ssdm name="bucket_load_41"/></StgValue>
</operation>

<operation id="828" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:166 %add_ln57_12 = add i32 %bucket_load_41, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_12"/></StgValue>
</operation>

<operation id="829" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:170 %add_ln12_34 = add i32 %empty_31, i32 12

]]></Node>
<StgValue><ssdm name="add_ln12_34"/></StgValue>
</operation>

<operation id="830" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:171 %or_ln12_36 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_34, i32 %add_ln57_12, i21 0, i11 %or_ln56_11, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_36"/></StgValue>
</operation>

<operation id="831" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:172 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_45, i128 %or_ln12_36, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="832" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:175 %or_ln56_12 = or i11 %shl_ln3, i11 13

]]></Node>
<StgValue><ssdm name="or_ln56_12"/></StgValue>
</operation>

<operation id="833" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="11">
<![CDATA[
.split18:176 %zext_ln57_12 = zext i11 %or_ln56_12

]]></Node>
<StgValue><ssdm name="zext_ln57_12"/></StgValue>
</operation>

<operation id="834" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:177 %bucket_addr_42 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_12

]]></Node>
<StgValue><ssdm name="bucket_addr_42"/></StgValue>
</operation>

<operation id="835" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="11">
<![CDATA[
.split18:178 %bucket_load_42 = load i11 %bucket_addr_42

]]></Node>
<StgValue><ssdm name="bucket_load_42"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="836" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="11">
<![CDATA[
.split18:178 %bucket_load_42 = load i11 %bucket_addr_42

]]></Node>
<StgValue><ssdm name="bucket_load_42"/></StgValue>
</operation>

<operation id="837" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:179 %add_ln57_13 = add i32 %bucket_load_42, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_13"/></StgValue>
</operation>

<operation id="838" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:183 %add_ln12_35 = add i32 %empty_31, i32 13

]]></Node>
<StgValue><ssdm name="add_ln12_35"/></StgValue>
</operation>

<operation id="839" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:184 %or_ln12_37 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_35, i32 %add_ln57_13, i21 0, i11 %or_ln56_12, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_37"/></StgValue>
</operation>

<operation id="840" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:185 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_46, i128 %or_ln12_37, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="841" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:188 %or_ln56_13 = or i11 %shl_ln3, i11 14

]]></Node>
<StgValue><ssdm name="or_ln56_13"/></StgValue>
</operation>

<operation id="842" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="11">
<![CDATA[
.split18:189 %zext_ln57_13 = zext i11 %or_ln56_13

]]></Node>
<StgValue><ssdm name="zext_ln57_13"/></StgValue>
</operation>

<operation id="843" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:190 %bucket_addr_43 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_13

]]></Node>
<StgValue><ssdm name="bucket_addr_43"/></StgValue>
</operation>

<operation id="844" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="11">
<![CDATA[
.split18:191 %bucket_load_43 = load i11 %bucket_addr_43

]]></Node>
<StgValue><ssdm name="bucket_load_43"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="845" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="11">
<![CDATA[
.split18:191 %bucket_load_43 = load i11 %bucket_addr_43

]]></Node>
<StgValue><ssdm name="bucket_load_43"/></StgValue>
</operation>

<operation id="846" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:192 %add_ln57_14 = add i32 %bucket_load_43, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_14"/></StgValue>
</operation>

<operation id="847" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:196 %add_ln12_36 = add i32 %empty_31, i32 14

]]></Node>
<StgValue><ssdm name="add_ln12_36"/></StgValue>
</operation>

<operation id="848" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:197 %or_ln12_38 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_36, i32 %add_ln57_14, i21 0, i11 %or_ln56_13, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_38"/></StgValue>
</operation>

<operation id="849" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:198 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_47, i128 %or_ln12_38, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="850" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:201 %or_ln56_14 = or i11 %shl_ln3, i11 15

]]></Node>
<StgValue><ssdm name="or_ln56_14"/></StgValue>
</operation>

<operation id="851" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="11">
<![CDATA[
.split18:202 %zext_ln57_14 = zext i11 %or_ln56_14

]]></Node>
<StgValue><ssdm name="zext_ln57_14"/></StgValue>
</operation>

<operation id="852" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:203 %bucket_addr_44 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_14

]]></Node>
<StgValue><ssdm name="bucket_addr_44"/></StgValue>
</operation>

<operation id="853" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="11">
<![CDATA[
.split18:204 %bucket_load_44 = load i11 %bucket_addr_44

]]></Node>
<StgValue><ssdm name="bucket_load_44"/></StgValue>
</operation>

<operation id="854" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:209 %add_ln12_37 = add i32 %empty_31, i32 15

]]></Node>
<StgValue><ssdm name="add_ln12_37"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="855" st_id="78" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:12 %store_ln57 = store i32 %add_ln57, i11 %bucket_addr_29

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="856" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="11">
<![CDATA[
.split18:204 %bucket_load_44 = load i11 %bucket_addr_44

]]></Node>
<StgValue><ssdm name="bucket_load_44"/></StgValue>
</operation>

<operation id="857" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:205 %add_ln57_15 = add i32 %bucket_load_44, i32 %sum_load

]]></Node>
<StgValue><ssdm name="add_ln57_15"/></StgValue>
</operation>

<operation id="858" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="21" op_4_bw="11" op_5_bw="32">
<![CDATA[
.split18:210 %or_ln12_39 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_37, i32 %add_ln57_15, i21 0, i11 %or_ln56_14, i32 0

]]></Node>
<StgValue><ssdm name="or_ln12_39"/></StgValue>
</operation>

<operation id="859" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split18:211 %store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_48, i128 %or_ln12_39, i16 65520

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="860" st_id="79" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:24 %store_ln57 = store i32 %add_ln57_1, i11 %bucket_addr_30

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="861" st_id="80" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:37 %store_ln57 = store i32 %add_ln57_2, i11 %bucket_addr_31

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="862" st_id="81" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:50 %store_ln57 = store i32 %add_ln57_3, i11 %bucket_addr_32

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="863" st_id="82" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:63 %store_ln57 = store i32 %add_ln57_4, i11 %bucket_addr_33

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="864" st_id="83" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:76 %store_ln57 = store i32 %add_ln57_5, i11 %bucket_addr_34

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="865" st_id="84" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:89 %store_ln57 = store i32 %add_ln57_6, i11 %bucket_addr_35

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="866" st_id="85" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:102 %store_ln57 = store i32 %add_ln57_7, i11 %bucket_addr_36

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="867" st_id="86" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:115 %store_ln57 = store i32 %add_ln57_8, i11 %bucket_addr_37

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="868" st_id="87" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:128 %store_ln57 = store i32 %add_ln57_9, i11 %bucket_addr_38

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="869" st_id="88" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:141 %store_ln57 = store i32 %add_ln57_10, i11 %bucket_addr_39

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="870" st_id="89" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:154 %store_ln57 = store i32 %add_ln57_11, i11 %bucket_addr_40

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="871" st_id="90" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:167 %store_ln57 = store i32 %add_ln57_12, i11 %bucket_addr_41

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="872" st_id="91" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:180 %store_ln57 = store i32 %add_ln57_13, i11 %bucket_addr_42

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="873" st_id="92" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:193 %store_ln57 = store i32 %add_ln57_14, i11 %bucket_addr_43

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="874" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="875" st_id="93" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split18:206 %store_ln57 = store i32 %add_ln57_15, i11 %bucket_addr_44

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="876" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:212 %add_ln54_1 = add i32 %empty_31, i32 16

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="877" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
.split18:213 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="878" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
last_step_scan.exit:0 %add_ln54 = add i32 %global_time_1_load, i32 8191

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="879" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
last_step_scan.exit:1 %store_ln13 = store i32 %add_ln54, i32 %global_time_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="880" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last_step_scan.exit:2 %br_ln158 = br i1 %valid_buffer, void, void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="881" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="128" op_5_bw="5" op_6_bw="1" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %call_ln159 = call void @update.1, i32 %b, i32 %bucket, i32 %a, i128 %checkdata, i5 %trunc_ln79, i1 0, i32 %global_time_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="882" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="128" op_5_bw="5" op_6_bw="1" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %call_ln159 = call void @update.1, i32 %b, i32 %bucket, i32 %a, i128 %checkdata, i5 %trunc_ln79, i1 0, i32 %global_time_1

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>

<operation id="883" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln161 = br void

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="884" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="128" op_5_bw="5" op_6_bw="1" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %call_ln162 = call void @update.1, i32 %a, i32 %bucket, i32 %b, i128 %checkdata, i5 %trunc_ln79, i1 1, i32 %global_time_1

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>

<operation id="885" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_buffer" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="886" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %exp_1 = add i6 %exp, i6 2

]]></Node>
<StgValue><ssdm name="exp_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="887" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="128" op_5_bw="5" op_6_bw="1" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %call_ln162 = call void @update.1, i32 %a, i32 %bucket, i32 %b, i128 %checkdata, i5 %trunc_ln79, i1 1, i32 %global_time_1

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="888" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %valid_buffer_1 = phi i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="valid_buffer_1"/></StgValue>
</operation>

<operation id="889" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
