Analysis & Synthesis report for pld
Fri Mar 13 15:15:48 2009
Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis Equations
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Mar 13 15:15:48 2009         ;
; Quartus II Version          ; 5.0 Build 171 11/03/2005 SP 2 SJ Full Version ;
; Revision Name               ; pld                                           ;
; Top-level Entity Name       ; pld                                           ;
; Family                      ; MAX7000AE                                     ;
; Total macrocells            ; 114                                           ;
; Total pins                  ; 47                                            ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------------+-------------------+---------------+
; Option                                                               ; Setting           ; Default Value ;
+----------------------------------------------------------------------+-------------------+---------------+
; Device                                                               ; EPM7128AETC100-10 ;               ;
; Top-level entity name                                                ; pld               ; pld           ;
; Family name                                                          ; MAX7000AE         ; Stratix       ;
; Use smart compilation                                                ; Off               ; Off           ;
; Create Debugging Nodes for IP Cores                                  ; off               ; off           ;
; Preserve fewer node names                                            ; On                ; On            ;
; Disable OpenCore Plus hardware evaluation                            ; Off               ; Off           ;
; Verilog Version                                                      ; Verilog_2001      ; Verilog_2001  ;
; VHDL Version                                                         ; VHDL93            ; VHDL93        ;
; State Machine Processing                                             ; Auto              ; Auto          ;
; Extract Verilog State Machines                                       ; On                ; On            ;
; Extract VHDL State Machines                                          ; On                ; On            ;
; Add Pass-Through Logic to Inferred RAMs                              ; On                ; On            ;
; NOT Gate Push-Back                                                   ; On                ; On            ;
; Power-Up Don't Care                                                  ; On                ; On            ;
; Remove Redundant Logic Cells                                         ; Off               ; Off           ;
; Remove Duplicate Registers                                           ; On                ; On            ;
; Ignore CARRY Buffers                                                 ; Off               ; Off           ;
; Ignore CASCADE Buffers                                               ; Off               ; Off           ;
; Ignore GLOBAL Buffers                                                ; Off               ; Off           ;
; Ignore ROW GLOBAL Buffers                                            ; Off               ; Off           ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A           ; Auto              ; Auto          ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A            ; Off               ; Off           ;
; Limit AHDL Integers to 32 Bits                                       ; Off               ; Off           ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A         ; Speed             ; Speed         ;
; Allow XOR Gate Usage                                                 ; On                ; On            ;
; Auto Logic Cell Insertion                                            ; On                ; On            ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4                 ; 4             ;
; Auto Parallel Expanders                                              ; On                ; On            ;
; Auto Open-Drain Pins                                                 ; On                ; On            ;
; Remove Duplicate Logic                                               ; On                ; On            ;
; Auto Resource Sharing                                                ; Off               ; Off           ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A   ; 100               ; 100           ;
; Ignore translate_off and translate_on Synthesis Directives           ; Off               ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                   ; On                ; On            ;
+----------------------------------------------------------------------+-------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                            ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+
; pld/pld.edf                      ; yes             ; User EDIF File  ; E:/EMB001/project/hardware/buffer/pld/pld/pld.edf       ;
; 21MUX.bdf                        ; yes             ; Megafunction    ; c:/altera/quartus50/libraries/others/maxplus2/21MUX.bdf ;
; s_or2.tdf                        ; yes             ; Megafunction    ; c:/altera/quartus50/libraries/others/maxplus2/s_or2.tdf ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 114                  ;
; Total registers      ; 78                   ;
; I/O pins             ; 47                   ;
; Parallel expanders   ; 11                   ;
; Maximum fan-out node ; nReset               ;
; Maximum fan-out      ; 78                   ;
; Total fan-out        ; 873                  ;
; Average fan-out      ; 5.42                 ;
+----------------------+----------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                  ;
+----------------------------+------------+------+---------------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ;
+----------------------------+------------+------+---------------------+
; |pld                       ; 114        ; 47   ; |pld                ;
;    |s_or2:G_61_0|          ; 1          ; 0    ; |pld|s_or2:G_61_0   ;
+----------------------------+------------+------+---------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in E:/EMB001/project/hardware/buffer/pld/pld.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Mar 13 15:15:46 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pld -c pld
Info: Found 1 design units, including 1 entities, in source file pld/pld.edf
    Info: Found entity 1: pld
Info: Elaborating entity "pld" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Synplify Pro" as the tool that generated the EDIF Input File.
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/others/maxplus2/21MUX.bdf
    Info: Found entity 1: 21MUX
Info: Elaborating entity "21MUX" for hierarchy "21MUX:eint11_0"
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/others/maxplus2/s_or2.tdf
    Info: Found entity 1: s_or2
Info: Elaborating entity "s_or2" for hierarchy "s_or2:G_61_0"
Info: Ignored 2 buffer(s)
    Info: Ignored 2 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "Hs" stuck at VCC
    Warning: Pin "Vs" stuck at VCC
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "clk" to global clock signal
    Info: Promoted clear signal driven by pin "nReset" to global clear signal
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "nGCS[5]"
    Warning: No output dependent on input pin "nWE"
    Warning: No output dependent on input pin "vp2clk0"
    Warning: No output dependent on input pin "vp2ctl1"
    Warning: No output dependent on input pin "vp2ctl2"
Info: Implemented 161 device resources after synthesis - the final resource count might be different
    Info: Implemented 29 input pins
    Info: Implemented 18 output pins
    Info: Implemented 114 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Processing ended: Fri Mar 13 15:15:48 2009
    Info: Elapsed time: 00:00:03


