
*** Running vivado
    with args -log soc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Oct 14 10:23:36 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 530.559 ; gain = 201.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/COLLEGE/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/COLLEGE/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top soc_top -part xc7a200tfbg676-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.xci
E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.xci
E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.xci
E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.xci

INFO: [IP_Flow 19-2162] IP 'axi_bus' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_bus' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'ma_river_core_0' contains one or more locked subcores.
INFO: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'lcd_controller_0' contains one or more locked subcores.
INFO: [IP_Flow 19-2162] IP 'cpu_data_ram' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_data_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'mr_bram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'mr_bram' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_inst0_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_inst1_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_inst2_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_ans0_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_ans0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_ans1_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_ans1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_ans2_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_ans2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Device 21-9227] Part: xc7a200tfbg676-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1459.602 ; gain = 447.863
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'flag' is used before its declaration [E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/new/EX_Mem.v:69]
ERROR: [Synth 8-36] 'is_nop_for_ex' is not declared [E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/new/ID_EX.v:163]
ERROR: [Synth 8-36] 'is_nop_for_ex' is not declared [E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/new/ID_EX.v:167]
INFO: [Synth 8-10285] module 'ID_EX' is ignored due to previous errors [E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/new/ID_EX.v:256]
INFO: [Synth 8-9084] Verilog file 'E:/COLLEGE/homework/hit-coa-lab/lab1/lab1.srcs/sources_1/new/ID_EX.v' ignored due to errors
ERROR: [Synth 8-439] module 'soc_top' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.371 ; gain = 558.633
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 10:23:57 2024...
