// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module RegisterFileBank(	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
  input          clock,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
  input          reset,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
  output         io_read_0_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_read_0_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [5:0]   io_read_0_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_read_0_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_read_1_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_read_1_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [5:0]   io_read_1_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_read_1_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_read_2_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_read_2_req_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [5:0]   io_read_2_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_read_2_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_mask_read_0_req_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [5:0]   io_mask_read_0_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output [127:0] io_mask_read_0_resp,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_write_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [5:0]   io_write_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_write_bits_data,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_write_bits_mask,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  output         io_ll_write_ready,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input          io_ll_write_valid,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [5:0]   io_ll_write_bits_eg,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_ll_write_bits_data,	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
  input  [127:0] io_ll_write_bits_mask	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
);

  reg          ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31]
  reg  [5:0]   ll_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
  reg  [127:0] ll_write_bits_data;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
  reg  [127:0] ll_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
  reg  [127:0] v0_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:63:20]
  wire         write_valid = io_write_valid ? io_write_valid : ll_write_valid | io_ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :79:23, :82:28, :83:{19,37}]
  wire [127:0] write_bits_mask = io_write_valid ? io_write_bits_mask : ll_write_valid ? ll_write_bits_mask : io_ll_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :79:23, :82:28, :84:{18,24}]
  wire [127:0] write_bits_data = io_write_valid ? io_write_bits_data : ll_write_valid ? ll_write_bits_data : io_ll_write_bits_data;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :79:23, :82:28, :84:{18,24}]
  wire [5:0]   write_bits_eg = io_write_valid ? io_write_bits_eg : ll_write_valid ? ll_write_bits_eg : io_ll_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :79:23, :82:28, :84:{18,24}]
  wire [127:0] _GEN =
    {write_bits_mask[127] ? write_bits_data[127] : v0_mask[127],
     write_bits_mask[126] ? write_bits_data[126] : v0_mask[126],
     write_bits_mask[125] ? write_bits_data[125] : v0_mask[125],
     write_bits_mask[124] ? write_bits_data[124] : v0_mask[124],
     write_bits_mask[123] ? write_bits_data[123] : v0_mask[123],
     write_bits_mask[122] ? write_bits_data[122] : v0_mask[122],
     write_bits_mask[121] ? write_bits_data[121] : v0_mask[121],
     write_bits_mask[120] ? write_bits_data[120] : v0_mask[120],
     write_bits_mask[119] ? write_bits_data[119] : v0_mask[119],
     write_bits_mask[118] ? write_bits_data[118] : v0_mask[118],
     write_bits_mask[117] ? write_bits_data[117] : v0_mask[117],
     write_bits_mask[116] ? write_bits_data[116] : v0_mask[116],
     write_bits_mask[115] ? write_bits_data[115] : v0_mask[115],
     write_bits_mask[114] ? write_bits_data[114] : v0_mask[114],
     write_bits_mask[113] ? write_bits_data[113] : v0_mask[113],
     write_bits_mask[112] ? write_bits_data[112] : v0_mask[112],
     write_bits_mask[111] ? write_bits_data[111] : v0_mask[111],
     write_bits_mask[110] ? write_bits_data[110] : v0_mask[110],
     write_bits_mask[109] ? write_bits_data[109] : v0_mask[109],
     write_bits_mask[108] ? write_bits_data[108] : v0_mask[108],
     write_bits_mask[107] ? write_bits_data[107] : v0_mask[107],
     write_bits_mask[106] ? write_bits_data[106] : v0_mask[106],
     write_bits_mask[105] ? write_bits_data[105] : v0_mask[105],
     write_bits_mask[104] ? write_bits_data[104] : v0_mask[104],
     write_bits_mask[103] ? write_bits_data[103] : v0_mask[103],
     write_bits_mask[102] ? write_bits_data[102] : v0_mask[102],
     write_bits_mask[101] ? write_bits_data[101] : v0_mask[101],
     write_bits_mask[100] ? write_bits_data[100] : v0_mask[100],
     write_bits_mask[99] ? write_bits_data[99] : v0_mask[99],
     write_bits_mask[98] ? write_bits_data[98] : v0_mask[98],
     write_bits_mask[97] ? write_bits_data[97] : v0_mask[97],
     write_bits_mask[96] ? write_bits_data[96] : v0_mask[96],
     write_bits_mask[95] ? write_bits_data[95] : v0_mask[95],
     write_bits_mask[94] ? write_bits_data[94] : v0_mask[94],
     write_bits_mask[93] ? write_bits_data[93] : v0_mask[93],
     write_bits_mask[92] ? write_bits_data[92] : v0_mask[92],
     write_bits_mask[91] ? write_bits_data[91] : v0_mask[91],
     write_bits_mask[90] ? write_bits_data[90] : v0_mask[90],
     write_bits_mask[89] ? write_bits_data[89] : v0_mask[89],
     write_bits_mask[88] ? write_bits_data[88] : v0_mask[88],
     write_bits_mask[87] ? write_bits_data[87] : v0_mask[87],
     write_bits_mask[86] ? write_bits_data[86] : v0_mask[86],
     write_bits_mask[85] ? write_bits_data[85] : v0_mask[85],
     write_bits_mask[84] ? write_bits_data[84] : v0_mask[84],
     write_bits_mask[83] ? write_bits_data[83] : v0_mask[83],
     write_bits_mask[82] ? write_bits_data[82] : v0_mask[82],
     write_bits_mask[81] ? write_bits_data[81] : v0_mask[81],
     write_bits_mask[80] ? write_bits_data[80] : v0_mask[80],
     write_bits_mask[79] ? write_bits_data[79] : v0_mask[79],
     write_bits_mask[78] ? write_bits_data[78] : v0_mask[78],
     write_bits_mask[77] ? write_bits_data[77] : v0_mask[77],
     write_bits_mask[76] ? write_bits_data[76] : v0_mask[76],
     write_bits_mask[75] ? write_bits_data[75] : v0_mask[75],
     write_bits_mask[74] ? write_bits_data[74] : v0_mask[74],
     write_bits_mask[73] ? write_bits_data[73] : v0_mask[73],
     write_bits_mask[72] ? write_bits_data[72] : v0_mask[72],
     write_bits_mask[71] ? write_bits_data[71] : v0_mask[71],
     write_bits_mask[70] ? write_bits_data[70] : v0_mask[70],
     write_bits_mask[69] ? write_bits_data[69] : v0_mask[69],
     write_bits_mask[68] ? write_bits_data[68] : v0_mask[68],
     write_bits_mask[67] ? write_bits_data[67] : v0_mask[67],
     write_bits_mask[66] ? write_bits_data[66] : v0_mask[66],
     write_bits_mask[65] ? write_bits_data[65] : v0_mask[65],
     write_bits_mask[64] ? write_bits_data[64] : v0_mask[64],
     write_bits_mask[63] ? write_bits_data[63] : v0_mask[63],
     write_bits_mask[62] ? write_bits_data[62] : v0_mask[62],
     write_bits_mask[61] ? write_bits_data[61] : v0_mask[61],
     write_bits_mask[60] ? write_bits_data[60] : v0_mask[60],
     write_bits_mask[59] ? write_bits_data[59] : v0_mask[59],
     write_bits_mask[58] ? write_bits_data[58] : v0_mask[58],
     write_bits_mask[57] ? write_bits_data[57] : v0_mask[57],
     write_bits_mask[56] ? write_bits_data[56] : v0_mask[56],
     write_bits_mask[55] ? write_bits_data[55] : v0_mask[55],
     write_bits_mask[54] ? write_bits_data[54] : v0_mask[54],
     write_bits_mask[53] ? write_bits_data[53] : v0_mask[53],
     write_bits_mask[52] ? write_bits_data[52] : v0_mask[52],
     write_bits_mask[51] ? write_bits_data[51] : v0_mask[51],
     write_bits_mask[50] ? write_bits_data[50] : v0_mask[50],
     write_bits_mask[49] ? write_bits_data[49] : v0_mask[49],
     write_bits_mask[48] ? write_bits_data[48] : v0_mask[48],
     write_bits_mask[47] ? write_bits_data[47] : v0_mask[47],
     write_bits_mask[46] ? write_bits_data[46] : v0_mask[46],
     write_bits_mask[45] ? write_bits_data[45] : v0_mask[45],
     write_bits_mask[44] ? write_bits_data[44] : v0_mask[44],
     write_bits_mask[43] ? write_bits_data[43] : v0_mask[43],
     write_bits_mask[42] ? write_bits_data[42] : v0_mask[42],
     write_bits_mask[41] ? write_bits_data[41] : v0_mask[41],
     write_bits_mask[40] ? write_bits_data[40] : v0_mask[40],
     write_bits_mask[39] ? write_bits_data[39] : v0_mask[39],
     write_bits_mask[38] ? write_bits_data[38] : v0_mask[38],
     write_bits_mask[37] ? write_bits_data[37] : v0_mask[37],
     write_bits_mask[36] ? write_bits_data[36] : v0_mask[36],
     write_bits_mask[35] ? write_bits_data[35] : v0_mask[35],
     write_bits_mask[34] ? write_bits_data[34] : v0_mask[34],
     write_bits_mask[33] ? write_bits_data[33] : v0_mask[33],
     write_bits_mask[32] ? write_bits_data[32] : v0_mask[32],
     write_bits_mask[31] ? write_bits_data[31] : v0_mask[31],
     write_bits_mask[30] ? write_bits_data[30] : v0_mask[30],
     write_bits_mask[29] ? write_bits_data[29] : v0_mask[29],
     write_bits_mask[28] ? write_bits_data[28] : v0_mask[28],
     write_bits_mask[27] ? write_bits_data[27] : v0_mask[27],
     write_bits_mask[26] ? write_bits_data[26] : v0_mask[26],
     write_bits_mask[25] ? write_bits_data[25] : v0_mask[25],
     write_bits_mask[24] ? write_bits_data[24] : v0_mask[24],
     write_bits_mask[23] ? write_bits_data[23] : v0_mask[23],
     write_bits_mask[22] ? write_bits_data[22] : v0_mask[22],
     write_bits_mask[21] ? write_bits_data[21] : v0_mask[21],
     write_bits_mask[20] ? write_bits_data[20] : v0_mask[20],
     write_bits_mask[19] ? write_bits_data[19] : v0_mask[19],
     write_bits_mask[18] ? write_bits_data[18] : v0_mask[18],
     write_bits_mask[17] ? write_bits_data[17] : v0_mask[17],
     write_bits_mask[16] ? write_bits_data[16] : v0_mask[16],
     write_bits_mask[15] ? write_bits_data[15] : v0_mask[15],
     write_bits_mask[14] ? write_bits_data[14] : v0_mask[14],
     write_bits_mask[13] ? write_bits_data[13] : v0_mask[13],
     write_bits_mask[12] ? write_bits_data[12] : v0_mask[12],
     write_bits_mask[11] ? write_bits_data[11] : v0_mask[11],
     write_bits_mask[10] ? write_bits_data[10] : v0_mask[10],
     write_bits_mask[9] ? write_bits_data[9] : v0_mask[9],
     write_bits_mask[8] ? write_bits_data[8] : v0_mask[8],
     write_bits_mask[7] ? write_bits_data[7] : v0_mask[7],
     write_bits_mask[6] ? write_bits_data[6] : v0_mask[6],
     write_bits_mask[5] ? write_bits_data[5] : v0_mask[5],
     write_bits_mask[4] ? write_bits_data[4] : v0_mask[4],
     write_bits_mask[3] ? write_bits_data[3] : v0_mask[3],
     write_bits_mask[2] ? write_bits_data[2] : v0_mask[2],
     write_bits_mask[1] ? write_bits_data[1] : v0_mask[1],
     write_bits_mask[0] ? write_bits_data[0] : v0_mask[0]};	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:63:20, :79:23, :82:28, :84:18]
  wire         _GEN_0 = io_ll_write_valid & ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :86:31]
  wire         _GEN_1 = ~ll_write_valid & io_ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :91:{18,35}, :92:32, :93:24]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    if (reset)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      ll_write_valid <= 1'h0;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31]
    else if (io_write_valid)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
      ll_write_valid <= _GEN_1 | ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :91:35, :92:32, :93:24]
    else	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:53:14]
      ll_write_valid <= _GEN_0;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :86:31]
    if (io_write_valid ? _GEN_1 : _GEN_0) begin	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:59:31, :60:26, :82:28, :86:{31,50}, :88:23, :91:35, :92:32, :93:24, :94:23]
      ll_write_bits_eg <= io_ll_write_bits_eg;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
      ll_write_bits_data <= io_ll_write_bits_data;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
      ll_write_bits_mask <= io_ll_write_bits_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:60:26]
    end
    if (write_valid & write_bits_eg == 6'h0)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:63:20, :79:23, :82:28, :83:19, :84:18, :106:22, :111:{25,39}]
      v0_mask <= _GEN;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:63:20]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:12];	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    initial begin	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        for (logic [3:0] i = 4'h0; i < 4'hD; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        end	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
        ll_write_valid = _RANDOM[4'h0][0];	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31]
        ll_write_bits_eg = _RANDOM[4'h0][6:1];	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26]
        ll_write_bits_data = {_RANDOM[4'h0][31:7], _RANDOM[4'h1], _RANDOM[4'h2], _RANDOM[4'h3], _RANDOM[4'h4][6:0]};	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26]
        ll_write_bits_mask = {_RANDOM[4'h4][31:7], _RANDOM[4'h5], _RANDOM[4'h6], _RANDOM[4'h7], _RANDOM[4'h8][6:0]};	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :60:26]
        v0_mask = {_RANDOM[4'h8][31:7], _RANDOM[4'h9], _RANDOM[4'hA], _RANDOM[4'hB], _RANDOM[4'hC][6:0]};	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :60:26, :63:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  vrf_16x128 vrf_ext (	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:62:16]
    .R0_addr (io_read_2_req_bits_eg[3:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:68:28]
    .R0_en   (io_read_2_req_valid),
    .R0_clk  (clock),
    .R0_data (io_read_2_resp),
    .R1_addr (io_read_1_req_bits_eg[3:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:68:28]
    .R1_en   (io_read_1_req_valid),
    .R1_clk  (clock),
    .R1_data (io_read_1_resp),
    .R2_addr (io_read_0_req_bits_eg[3:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:68:28]
    .R2_en   (io_read_0_req_valid),
    .R2_clk  (clock),
    .R2_data (io_read_0_resp),
    .W0_addr (write_bits_eg[3:0]),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18, :107:14]
    .W0_en   (write_valid),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :83:19]
    .W0_clk  (clock),
    .W0_data (write_bits_data),	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18]
    .W0_mask (write_bits_mask)	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:79:23, :82:28, :84:18]
  );
  assign io_read_0_req_ready = ~(ll_write_valid & io_read_0_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :65:{23,40,60}]
  assign io_read_1_req_ready = ~(ll_write_valid & io_read_1_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :65:{23,40,60}]
  assign io_read_2_req_ready = ~(ll_write_valid & io_read_2_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :65:{23,40,60}]
  assign io_mask_read_0_req_ready = ~(ll_write_valid & io_mask_read_0_req_bits_eg == ll_write_bits_eg);	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :60:26, :72:{28,45,70}]
  assign io_mask_read_0_resp = v0_mask;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :63:20]
  assign io_ll_write_ready = ~io_write_valid | ~ll_write_valid;	// @[generators/saturn/src/main/scala/backend/RegisterFile.scala:52:7, :59:31, :82:{11,28}, :90:25, :91:{18,35}]
endmodule

