parent_name	,	V_15
ENOMEM	,	V_19
of_clk_add_provider	,	F_18
clk_register	,	F_12
pmc	,	V_7
clk_init_data	,	V_16
hw	,	V_2
u32	,	T_1
of_clk_src_simple_get	,	V_28
tmp	,	V_11
at91_pmc	,	V_6
init	,	V_17
clk	,	V_13
pmc_lock	,	F_6
pmc_unlock	,	F_8
CLK_SET_RATE_GATE	,	V_25
of_clk_get_parent_name	,	F_16
ops	,	V_20
name	,	V_14
of_at91_clk_plldiv_setup	,	F_15
of_property_read_string	,	F_17
GFP_KERNEL	,	V_18
"clock-output-names"	,	L_1
np	,	V_27
kfree	,	F_14
pmc_read	,	F_3
clk_plldiv	,	V_4
flags	,	V_24
AT91_PMC_PLLADIV2	,	V_9
device_node	,	V_26
plldiv_ops	,	V_21
parent_rate	,	V_3
AT91_PMC_MCKR	,	V_8
rate	,	V_10
kzalloc	,	F_10
pmc_write	,	F_7
clk_hw	,	V_1
of_at91sam9x5_clk_plldiv_setup	,	F_19
plldiv	,	V_5
clk_plldiv_set_rate	,	F_5
clk_plldiv_recalc_rate	,	F_1
clk_plldiv_round_rate	,	F_4
num_parents	,	V_23
at91_clk_register_plldiv	,	F_9
EINVAL	,	V_12
parent_names	,	V_22
to_clk_plldiv	,	F_2
__init	,	T_2
ERR_PTR	,	F_11
IS_ERR	,	F_13
