#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59f003669070 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x59f003698080_0 .var "clk", 0 0;
v0x59f003698140_0 .var/i "errors", 31 0;
v0x59f003698220_0 .var "expectedValue1", 15 0;
v0x59f003698310_0 .var "expectedValue2", 15 0;
v0x59f0036983f0_0 .var "gwe", 0 0;
v0x59f0036984e0_0 .var/i "input_file", 31 0;
v0x59f0036985c0_0 .var/i "output_file", 31 0;
v0x59f0036986a0_0 .var "rd", 2 0;
v0x59f003698760_0 .var "rs", 2 0;
v0x59f003698830_0 .net "rs_data", 15 0, L_0x59f00369b3d0;  1 drivers
v0x59f003698900_0 .var "rst", 0 0;
v0x59f0036989a0_0 .var "rt", 2 0;
v0x59f003698a70_0 .net "rt_data", 15 0, L_0x59f00369b740;  1 drivers
v0x59f003698b40_0 .var/i "tests", 31 0;
v0x59f003698c00_0 .var "wdata", 15 0;
v0x59f003698cc0_0 .var "wen", 0 0;
S_0x59f0036676c0 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x59f003669070;
 .timescale -9 -12;
v0x59f003662360_0 .var "actual", 31 0;
v0x59f003660300_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x59f003660300_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x59f003662360_0 {0 0 0};
    %end;
S_0x59f00368e430 .scope module, "regfile" "lc4_regfile" 2 41, 4 14 0, S_0x59f003669070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs";
    .port_info 4 /OUTPUT 16 "o_rs_data";
    .port_info 5 /INPUT 3 "i_rt";
    .port_info 6 /OUTPUT 16 "o_rt_data";
    .port_info 7 /INPUT 3 "i_rd";
    .port_info 8 /INPUT 16 "i_wdata";
    .port_info 9 /INPUT 1 "i_rd_we";
P_0x59f00368e630 .param/l "n" 0 4 14, +C4<00000000000000000000000000010000>;
L_0x59f00369b3d0 .functor BUFZ 16, L_0x59f00369b1a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00369b740 .functor BUFZ 16, L_0x59f00369b4e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x59f003696d20_0 .net *"_ivl_0", 15 0, L_0x59f00369b1a0;  1 drivers
v0x59f003696e20_0 .net *"_ivl_10", 4 0, L_0x59f00369b580;  1 drivers
L_0x786a5ec6f4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f003696f00_0 .net *"_ivl_13", 1 0, L_0x786a5ec6f4e0;  1 drivers
v0x59f003696ff0_0 .net *"_ivl_2", 4 0, L_0x59f00369b240;  1 drivers
L_0x786a5ec6f498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f0036970d0_0 .net *"_ivl_5", 1 0, L_0x786a5ec6f498;  1 drivers
v0x59f003697200_0 .net *"_ivl_8", 15 0, L_0x59f00369b4e0;  1 drivers
v0x59f0036972e0_0 .net "clk", 0 0, v0x59f003698080_0;  1 drivers
v0x59f003697380_0 .net "gwe", 0 0, v0x59f0036983f0_0;  1 drivers
v0x59f003697420_0 .net "i_rd", 2 0, v0x59f0036986a0_0;  1 drivers
v0x59f003697500_0 .net "i_rd_we", 0 0, v0x59f003698cc0_0;  1 drivers
v0x59f0036975c0_0 .net "i_rs", 2 0, v0x59f003698760_0;  1 drivers
v0x59f0036976a0_0 .net "i_rt", 2 0, v0x59f0036989a0_0;  1 drivers
v0x59f003697780_0 .net "i_wdata", 15 0, v0x59f003698c00_0;  1 drivers
v0x59f003697950_0 .net "o_rs_data", 15 0, L_0x59f00369b3d0;  alias, 1 drivers
v0x59f003697a30_0 .net "o_rt_data", 15 0, L_0x59f00369b740;  alias, 1 drivers
v0x59f003697b10 .array "reg_data", 0 7;
v0x59f003697b10_0 .net v0x59f003697b10 0, 15 0, L_0x59f0036601e0; 1 drivers
v0x59f003697b10_1 .net v0x59f003697b10 1, 15 0, L_0x59f00365c120; 1 drivers
v0x59f003697b10_2 .net v0x59f003697b10 2, 15 0, L_0x59f00366e7f0; 1 drivers
v0x59f003697b10_3 .net v0x59f003697b10 3, 15 0, L_0x59f00366ea60; 1 drivers
v0x59f003697b10_4 .net v0x59f003697b10 4, 15 0, L_0x59f003699dd0; 1 drivers
v0x59f003697b10_5 .net v0x59f003697b10 5, 15 0, L_0x59f00369a200; 1 drivers
v0x59f003697b10_6 .net v0x59f003697b10 6, 15 0, L_0x59f00369a680; 1 drivers
v0x59f003697b10_7 .net v0x59f003697b10 7, 15 0, L_0x59f00369ac10; 1 drivers
v0x59f003697d20_0 .net "rst", 0 0, v0x59f003698900_0;  1 drivers
L_0x59f00369b1a0 .array/port v0x59f003697b10, L_0x59f00369b240;
L_0x59f00369b240 .concat [ 3 2 0 0], v0x59f003698760_0, L_0x786a5ec6f498;
L_0x59f00369b4e0 .array/port v0x59f003697b10, L_0x59f00369b580;
L_0x59f00369b580 .concat [ 3 2 0 0], v0x59f0036989a0_0, L_0x786a5ec6f4e0;
S_0x59f00368e7d0 .scope generate, "reg_inst[0]" "reg_inst[0]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f00368e9d0 .param/l "i" 0 4 33, +C4<00>;
L_0x59f00365e180 .functor AND 1, v0x59f003698cc0_0, L_0x59f0036990d0, C4<1>, C4<1>;
v0x59f00368f230_0 .net *"_ivl_1", 3 0, L_0x59f003698f40;  1 drivers
L_0x786a5ec6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59f00368f330_0 .net *"_ivl_4", 0 0, L_0x786a5ec6f018;  1 drivers
L_0x786a5ec6f060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x59f00368f410_0 .net/2u *"_ivl_5", 3 0, L_0x786a5ec6f060;  1 drivers
v0x59f00368f4d0_0 .net *"_ivl_7", 0 0, L_0x59f0036990d0;  1 drivers
L_0x59f003698f40 .concat [ 3 1 0 0], v0x59f0036986a0_0, L_0x786a5ec6f018;
L_0x59f0036990d0 .cmp/eq 4, L_0x59f003698f40, L_0x786a5ec6f060;
S_0x59f00368eab0 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f00368e7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f003669720 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f003669760 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f0036601e0/d .functor BUFZ 16, v0x59f00368efd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f0036601e0 .delay 16 (1000,1000,1000) L_0x59f0036601e0/d;
v0x59f00365c240_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f00365a270_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f00366ec60_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f00366ed00_0 .net "out", 15 0, L_0x59f0036601e0;  alias, 1 drivers
v0x59f00368eec0_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f00368efd0_0 .var "state", 15 0;
v0x59f00368f0b0_0 .net "we", 0 0, L_0x59f00365e180;  1 drivers
E_0x59f00364c7f0 .event posedge, v0x59f00365c240_0;
S_0x59f00368f590 .scope generate, "reg_inst[1]" "reg_inst[1]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f00368f7b0 .param/l "i" 0 4 33, +C4<01>;
L_0x59f00365a150 .functor AND 1, v0x59f003698cc0_0, L_0x59f0036994e0, C4<1>, C4<1>;
v0x59f0036902c0_0 .net *"_ivl_1", 3 0, L_0x59f0036993d0;  1 drivers
L_0x786a5ec6f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59f0036903c0_0 .net *"_ivl_4", 0 0, L_0x786a5ec6f0a8;  1 drivers
L_0x786a5ec6f0f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x59f0036904a0_0 .net/2u *"_ivl_5", 3 0, L_0x786a5ec6f0f0;  1 drivers
v0x59f003690590_0 .net *"_ivl_7", 0 0, L_0x59f0036994e0;  1 drivers
L_0x59f0036993d0 .concat [ 3 1 0 0], v0x59f0036986a0_0, L_0x786a5ec6f0a8;
L_0x59f0036994e0 .cmp/eq 4, L_0x59f0036993d0, L_0x786a5ec6f0f0;
S_0x59f00368f870 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f00368f590;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f00368ece0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f00368ed20 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f00365c120/d .functor BUFZ 16, v0x59f0036900a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00365c120 .delay 16 (1000,1000,1000) L_0x59f00365c120/d;
v0x59f00368fc50_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f00368fd40_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f00368fe10_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f00368ff10_0 .net "out", 15 0, L_0x59f00365c120;  alias, 1 drivers
v0x59f00368ffb0_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f0036900a0_0 .var "state", 15 0;
v0x59f003690140_0 .net "we", 0 0, L_0x59f00365a150;  1 drivers
S_0x59f003690650 .scope generate, "reg_inst[2]" "reg_inst[2]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f003690880 .param/l "i" 0 4 33, +C4<010>;
L_0x59f00366e9f0 .functor AND 1, v0x59f003698cc0_0, L_0x59f003699880, C4<1>, C4<1>;
v0x59f0036914c0_0 .net *"_ivl_1", 3 0, L_0x59f003699790;  1 drivers
L_0x786a5ec6f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59f0036915c0_0 .net *"_ivl_4", 0 0, L_0x786a5ec6f138;  1 drivers
L_0x786a5ec6f180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x59f0036916a0_0 .net/2u *"_ivl_5", 3 0, L_0x786a5ec6f180;  1 drivers
v0x59f003691760_0 .net *"_ivl_7", 0 0, L_0x59f003699880;  1 drivers
L_0x59f003699790 .concat [ 3 1 0 0], v0x59f0036986a0_0, L_0x786a5ec6f138;
L_0x59f003699880 .cmp/eq 4, L_0x59f003699790, L_0x786a5ec6f180;
S_0x59f003690940 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f003690650;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f00368faa0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f00368fae0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f00366e7f0/d .functor BUFZ 16, v0x59f003691260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00366e7f0 .delay 16 (1000,1000,1000) L_0x59f00366e7f0/d;
v0x59f003690d50_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f003690e60_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f003690f70_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f003691060_0 .net "out", 15 0, L_0x59f00366e7f0;  alias, 1 drivers
v0x59f003691120_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f003691260_0 .var "state", 15 0;
v0x59f003691340_0 .net "we", 0 0, L_0x59f00366e9f0;  1 drivers
S_0x59f003691820 .scope generate, "reg_inst[3]" "reg_inst[3]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f003691a20 .param/l "i" 0 4 33, +C4<011>;
L_0x59f003699d10 .functor AND 1, v0x59f003698cc0_0, L_0x59f003699ba0, C4<1>, C4<1>;
v0x59f0036924e0_0 .net *"_ivl_1", 3 0, L_0x59f003699ab0;  1 drivers
L_0x786a5ec6f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59f0036925e0_0 .net *"_ivl_4", 0 0, L_0x786a5ec6f1c8;  1 drivers
L_0x786a5ec6f210 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x59f0036926c0_0 .net/2u *"_ivl_5", 3 0, L_0x786a5ec6f210;  1 drivers
v0x59f003692780_0 .net *"_ivl_7", 0 0, L_0x59f003699ba0;  1 drivers
L_0x59f003699ab0 .concat [ 3 1 0 0], v0x59f0036986a0_0, L_0x786a5ec6f1c8;
L_0x59f003699ba0 .cmp/eq 4, L_0x59f003699ab0, L_0x786a5ec6f210;
S_0x59f003691b00 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f003691820;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f003690b70 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f003690bb0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f00366ea60/d .functor BUFZ 16, v0x59f003692280_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00366ea60 .delay 16 (1000,1000,1000) L_0x59f00366ea60/d;
v0x59f003691eb0_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f003691f70_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f003692030_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f0036920d0_0 .net "out", 15 0, L_0x59f00366ea60;  alias, 1 drivers
v0x59f003692190_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f003692280_0 .var "state", 15 0;
v0x59f003692360_0 .net "we", 0 0, L_0x59f003699d10;  1 drivers
S_0x59f003692840 .scope generate, "reg_inst[4]" "reg_inst[4]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f003692a90 .param/l "i" 0 4 33, +C4<0100>;
L_0x59f00369a140 .functor AND 1, v0x59f003698cc0_0, L_0x59f00369a020, C4<1>, C4<1>;
v0x59f003693750_0 .net *"_ivl_1", 4 0, L_0x59f003699f30;  1 drivers
L_0x786a5ec6f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f003693850_0 .net *"_ivl_4", 1 0, L_0x786a5ec6f258;  1 drivers
L_0x786a5ec6f2a0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x59f003693930_0 .net/2u *"_ivl_5", 4 0, L_0x786a5ec6f2a0;  1 drivers
v0x59f0036939f0_0 .net *"_ivl_7", 0 0, L_0x59f00369a020;  1 drivers
L_0x59f003699f30 .concat [ 3 2 0 0], v0x59f0036986a0_0, L_0x786a5ec6f258;
L_0x59f00369a020 .cmp/eq 5, L_0x59f003699f30, L_0x786a5ec6f2a0;
S_0x59f003692b70 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f003692840;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f003691d30 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f003691d70 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f003699dd0/d .functor BUFZ 16, v0x59f0036934b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f003699dd0 .delay 16 (1000,1000,1000) L_0x59f003699dd0/d;
v0x59f003692f50_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f003693010_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f003693160_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f0036932c0_0 .net "out", 15 0, L_0x59f003699dd0;  alias, 1 drivers
v0x59f003693380_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f0036934b0_0 .var "state", 15 0;
v0x59f003693590_0 .net "we", 0 0, L_0x59f00369a140;  1 drivers
S_0x59f003693ab0 .scope generate, "reg_inst[5]" "reg_inst[5]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f003690f20 .param/l "i" 0 4 33, +C4<0101>;
L_0x59f00369a5c0 .functor AND 1, v0x59f003698cc0_0, L_0x59f00369a450, C4<1>, C4<1>;
v0x59f0036947e0_0 .net *"_ivl_1", 4 0, L_0x59f00369a360;  1 drivers
L_0x786a5ec6f2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f0036948e0_0 .net *"_ivl_4", 1 0, L_0x786a5ec6f2e8;  1 drivers
L_0x786a5ec6f330 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x59f0036949c0_0 .net/2u *"_ivl_5", 4 0, L_0x786a5ec6f330;  1 drivers
v0x59f003694a80_0 .net *"_ivl_7", 0 0, L_0x59f00369a450;  1 drivers
L_0x59f00369a360 .concat [ 3 2 0 0], v0x59f0036986a0_0, L_0x786a5ec6f2e8;
L_0x59f00369a450 .cmp/eq 5, L_0x59f00369a360, L_0x786a5ec6f330;
S_0x59f003693cf0 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f003693ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f003693e80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f003693ec0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f00369a200/d .functor BUFZ 16, v0x59f003694540_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00369a200 .delay 16 (1000,1000,1000) L_0x59f00369a200/d;
v0x59f003694140_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f003694200_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f0036942c0_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f003694390_0 .net "out", 15 0, L_0x59f00369a200;  alias, 1 drivers
v0x59f003694450_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f003694540_0 .var "state", 15 0;
v0x59f003694620_0 .net "we", 0 0, L_0x59f00369a5c0;  1 drivers
S_0x59f003694b40 .scope generate, "reg_inst[6]" "reg_inst[6]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f003694d40 .param/l "i" 0 4 33, +C4<0110>;
L_0x59f00369aa40 .functor AND 1, v0x59f003698cc0_0, L_0x59f00369a8d0, C4<1>, C4<1>;
v0x59f0036958d0_0 .net *"_ivl_1", 4 0, L_0x59f00369a7e0;  1 drivers
L_0x786a5ec6f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f0036959d0_0 .net *"_ivl_4", 1 0, L_0x786a5ec6f378;  1 drivers
L_0x786a5ec6f3c0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x59f003695ab0_0 .net/2u *"_ivl_5", 4 0, L_0x786a5ec6f3c0;  1 drivers
v0x59f003695b70_0 .net *"_ivl_7", 0 0, L_0x59f00369a8d0;  1 drivers
L_0x59f00369a7e0 .concat [ 3 2 0 0], v0x59f0036986a0_0, L_0x786a5ec6f378;
L_0x59f00369a8d0 .cmp/eq 5, L_0x59f00369a7e0, L_0x786a5ec6f3c0;
S_0x59f003694e20 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f003694b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f003693f60 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f003693fa0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f00369a680/d .functor BUFZ 16, v0x59f003695630_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00369a680 .delay 16 (1000,1000,1000) L_0x59f00369a680/d;
v0x59f003695230_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f0036952f0_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f0036953b0_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f003695480_0 .net "out", 15 0, L_0x59f00369a680;  alias, 1 drivers
v0x59f003695540_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f003695630_0 .var "state", 15 0;
v0x59f003695710_0 .net "we", 0 0, L_0x59f00369aa40;  1 drivers
S_0x59f003695c30 .scope generate, "reg_inst[7]" "reg_inst[7]" 4 33, 4 33 0, S_0x59f00368e430;
 .timescale -9 -12;
P_0x59f003695e30 .param/l "i" 0 4 33, +C4<0111>;
L_0x59f00369b0e0 .functor AND 1, v0x59f003698cc0_0, L_0x59f00369af70, C4<1>, C4<1>;
v0x59f0036969c0_0 .net *"_ivl_1", 4 0, L_0x59f00369ae80;  1 drivers
L_0x786a5ec6f408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59f003696ac0_0 .net *"_ivl_4", 1 0, L_0x786a5ec6f408;  1 drivers
L_0x786a5ec6f450 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x59f003696ba0_0 .net/2u *"_ivl_5", 4 0, L_0x786a5ec6f450;  1 drivers
v0x59f003696c60_0 .net *"_ivl_7", 0 0, L_0x59f00369af70;  1 drivers
L_0x59f00369ae80 .concat [ 3 2 0 0], v0x59f0036986a0_0, L_0x786a5ec6f408;
L_0x59f00369af70 .cmp/eq 5, L_0x59f00369ae80, L_0x786a5ec6f450;
S_0x59f003695f10 .scope module, "reg_instance" "Nbit_reg" 4 34, 5 14 0, S_0x59f003695c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x59f003695050 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x59f003695090 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x59f00369ac10/d .functor BUFZ 16, v0x59f003696720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59f00369ac10 .delay 16 (1000,1000,1000) L_0x59f00369ac10/d;
v0x59f003696320_0 .net "clk", 0 0, v0x59f003698080_0;  alias, 1 drivers
v0x59f0036963e0_0 .net "gwe", 0 0, v0x59f0036983f0_0;  alias, 1 drivers
v0x59f0036964a0_0 .net "in", 15 0, v0x59f003698c00_0;  alias, 1 drivers
v0x59f003696570_0 .net "out", 15 0, L_0x59f00369ac10;  alias, 1 drivers
v0x59f003696630_0 .net "rst", 0 0, v0x59f003698900_0;  alias, 1 drivers
v0x59f003696720_0 .var "state", 15 0;
v0x59f003696800_0 .net "we", 0 0, L_0x59f00369b0e0;  1 drivers
    .scope S_0x59f00368eab0;
T_1 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f00365a270_0;
    %load/vec4 v0x59f00368eec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f00368efd0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59f00365a270_0;
    %load/vec4 v0x59f00368f0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x59f00366ec60_0;
    %store/vec4 v0x59f00368efd0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59f00368f870;
T_2 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f00368fd40_0;
    %load/vec4 v0x59f00368ffb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f0036900a0_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59f00368fd40_0;
    %load/vec4 v0x59f003690140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x59f00368fe10_0;
    %store/vec4 v0x59f0036900a0_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59f003690940;
T_3 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f003690e60_0;
    %load/vec4 v0x59f003691120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f003691260_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59f003690e60_0;
    %load/vec4 v0x59f003691340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x59f003690f70_0;
    %store/vec4 v0x59f003691260_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59f003691b00;
T_4 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f003691f70_0;
    %load/vec4 v0x59f003692190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f003692280_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59f003691f70_0;
    %load/vec4 v0x59f003692360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x59f003692030_0;
    %store/vec4 v0x59f003692280_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59f003692b70;
T_5 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f003693010_0;
    %load/vec4 v0x59f003693380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f0036934b0_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59f003693010_0;
    %load/vec4 v0x59f003693590_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x59f003693160_0;
    %store/vec4 v0x59f0036934b0_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59f003693cf0;
T_6 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f003694200_0;
    %load/vec4 v0x59f003694450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f003694540_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59f003694200_0;
    %load/vec4 v0x59f003694620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x59f0036942c0_0;
    %store/vec4 v0x59f003694540_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59f003694e20;
T_7 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f0036952f0_0;
    %load/vec4 v0x59f003695540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f003695630_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x59f0036952f0_0;
    %load/vec4 v0x59f003695710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x59f0036953b0_0;
    %store/vec4 v0x59f003695630_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59f003695f10;
T_8 ;
    %wait E_0x59f00364c7f0;
    %load/vec4 v0x59f0036963e0_0;
    %load/vec4 v0x59f003696630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f003696720_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x59f0036963e0_0;
    %load/vec4 v0x59f003696800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x59f0036964a0_0;
    %store/vec4 v0x59f003696720_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59f003669070;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x59f003698080_0;
    %inv;
    %assign/vec4 v0x59f003698080_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59f003669070;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59f003698760_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59f0036989a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59f0036986a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f003698cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f003698900_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59f003698c00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f003698080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59f0036983f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f003698140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f003698b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59f0036985c0_0, 0, 32;
    %vpi_func 2 75 "$fopen" 32, "test_lc4_regfile.input", "r" {0 0 0};
    %store/vec4 v0x59f0036984e0_0, 0, 32;
    %load/vec4 v0x59f0036984e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 77 "$display", "Error opening file: ", "test_lc4_regfile.input" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.0 ;
    %vpi_func 2 83 "$fopen" 32, "regfile_test.output.txt", "w" {0 0 0};
    %store/vec4 v0x59f0036985c0_0, 0, 32;
    %load/vec4 v0x59f0036985c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 85 "$display", "Error opening file: ", "regfile_test.output.txt" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
T_10.2 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59f003698900_0, 0, 1;
    %delay 2000, 0;
T_10.4 ;
    %vpi_func 2 97 "$fscanf" 32, v0x59f0036984e0_0, "%d %d %d %b %h %h %h", v0x59f003698760_0, v0x59f0036989a0_0, v0x59f0036986a0_0, v0x59f003698cc0_0, v0x59f003698c00_0, v0x59f003698220_0, v0x59f003698310_0 {0 0 0};
    %cmpi/e 7, 0, 32;
    %jmp/0xz T_10.5, 4;
    %delay 8000, 0;
    %load/vec4 v0x59f003698b40_0;
    %addi 2, 0, 32;
    %store/vec4 v0x59f003698b40_0, 0, 32;
    %load/vec4 v0x59f0036985c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 106 "$fdisplay", v0x59f0036985c0_0, "%d %d %d %b %h %h %h", v0x59f003698760_0, v0x59f0036989a0_0, v0x59f0036986a0_0, v0x59f003698cc0_0, v0x59f003698c00_0, v0x59f003698830_0, v0x59f003698a70_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0x59f003698830_0;
    %load/vec4 v0x59f003698220_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 110 "$display", "Error at test %d: Value of register %d on output 1 should have been %h, but was %h instead", v0x59f003698b40_0, v0x59f003698760_0, v0x59f003698220_0, v0x59f003698830_0 {0 0 0};
    %load/vec4 v0x59f003698140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f003698140_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x59f003698a70_0;
    %load/vec4 v0x59f003698310_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 115 "$display", "Error at test %d: Value of register %d on output 2 should have been %h, but was %h instead", v0x59f003698b40_0, v0x59f0036989a0_0, v0x59f003698310_0, v0x59f003698a70_0 {0 0 0};
    %load/vec4 v0x59f003698140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59f003698140_0, 0, 32;
T_10.10 ;
    %delay 2000, 0;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x59f0036984e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 123 "$fclose", v0x59f0036984e0_0 {0 0 0};
T_10.12 ;
    %load/vec4 v0x59f0036985c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 124 "$fclose", v0x59f0036985c0_0 {0 0 0};
T_10.14 ;
    %vpi_call 2 125 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x59f003698b40_0, v0x59f003698140_0, "test_lc4_regfile.input" {0 0 0};
    %load/vec4 v0x59f003698b40_0;
    %store/vec4 v0x59f003660300_0, 0, 32;
    %load/vec4 v0x59f003698b40_0;
    %load/vec4 v0x59f003698140_0;
    %sub;
    %store/vec4 v0x59f003662360_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x59f0036676c0;
    %join;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile.v";
    "./print_points.v";
    "lc4_regfile.v";
    "register.v";
