In this project,I use Altera Quartus II with Verilog. I implement  the 32-bit MIPS processor.
My processor makes lb,lbu,lh,lhu,lui,lw,sw,sb,sh,add,sub,and,or,jump,jal,jr,beq instructions.
I used structural verilog generally but modules that use the clock I use behavioral verilog. (register,memory,pc units).
