Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 05:35:06 2025


Cell Usage:
GTP_DFF_C                    20 uses
GTP_DFF_CE                   48 uses
GTP_DLATCH_C                 19 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                     13 uses
GTP_LUT3                     13 uses
GTP_LUT4                     16 uses
GTP_LUT5                     12 uses
GTP_LUT6                     26 uses
GTP_LUT6CARRY                13 uses
GTP_LUT6D                     6 uses
GTP_MUX2LUT7                  2 uses

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 100 of 66600 (0.15%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 100
Total Registers: 68 of 133200 (0.05%)
Total Latches: 19

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 5 of 300 (1.67%)


Overview of Control Sets:

Number of unique control sets : 61

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 58       | 0                 58
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 20
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                20
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                48
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             19
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file led_diaplay_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led_diaplay_top                 | 100     | 87     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 5      | 0         | 0          | 13            | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + hc595_ctrl_inst               | 49      | 45     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 2            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + led_display_seg_ctrl_inst     | 51      | 42     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk      1000.0000    {0.0000 500.0000}   Declared         68           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_diaplay_top|clk                       
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk         1.0000 MHz    421.2300 MHz      1000.0000         2.3740        997.626
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        997.626       0.000              0             97
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.686       0.000              0             97
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        998.280       0.000              0             38
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          1.229       0.000              0             38
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk                               499.800       0.000              0             68
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : hc595_ctrl_inst/data_sel_4/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/ser/D (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_sel_4/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       hc595_ctrl_inst/data_sel_4/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.385       3.968         hc595_ctrl_inst/_N380
                                                                                   hc595_ctrl_inst/data_mux_4/I1 (GTP_LUT3)
                                   td                    0.201       4.169 r       hc595_ctrl_inst/data_mux_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.385       4.554         hc595_ctrl_inst/data [4]
                                                                                   hc595_ctrl_inst/N58_4/I1 (GTP_LUT6D)
                                   td                    0.096       4.650 r       hc595_ctrl_inst/N58_4/Z (GTP_LUT6D)
                                   net (fanout=1)        0.385       5.035         hc595_ctrl_inst/_N72
                                                                                   hc595_ctrl_inst/N58_6/I2 (GTP_LUT6)
                                   td                    0.074       5.109 r       hc595_ctrl_inst/N58_6/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.494         hc595_ctrl_inst/_N74
                                                                                   hc595_ctrl_inst/N58_14/I3 (GTP_LUT6)
                                   td                    0.074       5.568 r       hc595_ctrl_inst/N58_14/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       5.568         hc595_ctrl_inst/N58
                                                                           r       hc595_ctrl_inst/ser/D (GTP_DFF_CE)

 Data arrival time                                                   5.568         Logic Levels: 4  
                                                                                   Logic: 0.648ns(29.616%), Route: 1.540ns(70.384%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420    1003.380         nt_clk           
                                                                           r       hc595_ctrl_inst/ser/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.626                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/cnt[13]/D (GTP_DFF_C)
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.571       4.154         led_display_seg_ctrl_inst/cnt [0]
                                                                                   led_display_seg_ctrl_inst/N6_1_1/I0 (GTP_LUT6CARRY)
                                   td                    0.159       4.313 f       led_display_seg_ctrl_inst/N6_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.313         led_display_seg_ctrl_inst/_N55
                                                                                   led_display_seg_ctrl_inst/N6_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.335 f       led_display_seg_ctrl_inst/N6_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.335         led_display_seg_ctrl_inst/_N56
                                                                                   led_display_seg_ctrl_inst/N6_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.357 f       led_display_seg_ctrl_inst/N6_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.357         led_display_seg_ctrl_inst/_N57
                                                                                   led_display_seg_ctrl_inst/N6_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.379 f       led_display_seg_ctrl_inst/N6_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.379         led_display_seg_ctrl_inst/_N58
                                                                                   led_display_seg_ctrl_inst/N6_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.401 f       led_display_seg_ctrl_inst/N6_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.401         led_display_seg_ctrl_inst/_N59
                                                                                   led_display_seg_ctrl_inst/N6_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.423 f       led_display_seg_ctrl_inst/N6_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.423         led_display_seg_ctrl_inst/_N60
                                                                                   led_display_seg_ctrl_inst/N6_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.445 f       led_display_seg_ctrl_inst/N6_1_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.445         led_display_seg_ctrl_inst/_N61
                                                                                   led_display_seg_ctrl_inst/N6_1_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.467 f       led_display_seg_ctrl_inst/N6_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.467         led_display_seg_ctrl_inst/_N62
                                                                                   led_display_seg_ctrl_inst/N6_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.489 f       led_display_seg_ctrl_inst/N6_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.489         led_display_seg_ctrl_inst/_N63
                                                                                   led_display_seg_ctrl_inst/N6_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.511 f       led_display_seg_ctrl_inst/N6_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.511         led_display_seg_ctrl_inst/_N64
                                                                                   led_display_seg_ctrl_inst/N6_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.533 f       led_display_seg_ctrl_inst/N6_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.533         led_display_seg_ctrl_inst/_N65
                                                                                   led_display_seg_ctrl_inst/N6_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.555 f       led_display_seg_ctrl_inst/N6_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.555         led_display_seg_ctrl_inst/_N66
                                                                                   led_display_seg_ctrl_inst/N6_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.068       4.623 r       led_display_seg_ctrl_inst/N6_1_13/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385       5.008         led_display_seg_ctrl_inst/N6 [13]
                                                                                   led_display_seg_ctrl_inst/N14536[6]/I0 (GTP_LUT6)
                                   td                    0.078       5.086 r       led_display_seg_ctrl_inst/N14536[6]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       5.086         led_display_seg_ctrl_inst/N14536 [13]
                                                                           r       led_display_seg_ctrl_inst/cnt[13]/D (GTP_DFF_C)

 Data arrival time                                                   5.086         Logic Levels: 5  
                                                                                   Logic: 0.750ns(43.962%), Route: 0.956ns(56.038%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420    1003.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/cnt[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   5.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.108                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/cnt[7]/D (GTP_DFF_C)
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=12)       0.571       4.154         led_display_seg_ctrl_inst/cnt [0]
                                                                                   led_display_seg_ctrl_inst/N6_1_1/I0 (GTP_LUT6CARRY)
                                   td                    0.159       4.313 f       led_display_seg_ctrl_inst/N6_1_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.313         led_display_seg_ctrl_inst/_N55
                                                                                   led_display_seg_ctrl_inst/N6_1_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.335 f       led_display_seg_ctrl_inst/N6_1_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.335         led_display_seg_ctrl_inst/_N56
                                                                                   led_display_seg_ctrl_inst/N6_1_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.357 f       led_display_seg_ctrl_inst/N6_1_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.357         led_display_seg_ctrl_inst/_N57
                                                                                   led_display_seg_ctrl_inst/N6_1_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.379 f       led_display_seg_ctrl_inst/N6_1_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.379         led_display_seg_ctrl_inst/_N58
                                                                                   led_display_seg_ctrl_inst/N6_1_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.401 f       led_display_seg_ctrl_inst/N6_1_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.401         led_display_seg_ctrl_inst/_N59
                                                                                   led_display_seg_ctrl_inst/N6_1_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       4.423 f       led_display_seg_ctrl_inst/N6_1_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       4.423         led_display_seg_ctrl_inst/_N60
                                                                                   led_display_seg_ctrl_inst/N6_1_7/CIN (GTP_LUT6CARRY)
                                   td                    0.068       4.491 r       led_display_seg_ctrl_inst/N6_1_7/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.385       4.876         led_display_seg_ctrl_inst/N6 [7]
                                                                                   led_display_seg_ctrl_inst/N14536[5]/I0 (GTP_LUT6)
                                   td                    0.106       4.982 r       led_display_seg_ctrl_inst/N14536[5]/Z (GTP_LUT6)
                                   net (fanout=1)        0.000       4.982         led_display_seg_ctrl_inst/N14536 [7]
                                                                           r       led_display_seg_ctrl_inst/cnt[7]/D (GTP_DFF_C)

 Data arrival time                                                   4.982         Logic Levels: 3  
                                                                                   Logic: 0.646ns(40.325%), Route: 0.956ns(59.675%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420    1003.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/cnt[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   4.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.212                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=5)        0.437       4.002         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=5)        0.437       4.002         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=5)        0.437       4.002         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_7/C (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=27)       0.632       4.215         sel[0]           
                                                                                   hc595_ctrl_inst/N157_inv/I1 (GTP_LUT2)
                                   td                    0.224       4.439 r       hc595_ctrl_inst/N157_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       4.824         hc595_ctrl_inst/N157
                                                                           r       hc595_ctrl_inst/data_ce_7/C (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 1  
                                                                                   Logic: 0.427ns(29.571%), Route: 1.017ns(70.429%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420    1003.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce_7/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.280                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_8/C (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[1]/Q (GTP_DFF_CE)
                                   net (fanout=27)       0.632       4.215         sel[1]           
                                                                                   hc595_ctrl_inst/N160_inv/I1 (GTP_LUT2)
                                   td                    0.224       4.439 r       hc595_ctrl_inst/N160_inv/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       4.824         hc595_ctrl_inst/N160
                                                                           r       hc595_ctrl_inst/data_ce_8/C (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 1  
                                                                                   Logic: 0.427ns(29.571%), Route: 1.017ns(70.429%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420    1003.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce_8/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.280                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_sel_7/C (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       led_display_seg_ctrl_inst/sel[0]/Q (GTP_DFF_CE)
                                   net (fanout=27)       0.632       4.215         sel[0]           
                                                                                   hc595_ctrl_inst/N158/I1 (GTP_LUT2)
                                   td                    0.224       4.439 r       hc595_ctrl_inst/N158/Z (GTP_LUT2)
                                   net (fanout=2)        0.385       4.824         hc595_ctrl_inst/N158
                                                                           r       hc595_ctrl_inst/data_sel_7/C (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 1  
                                                                                   Logic: 0.427ns(29.571%), Route: 1.017ns(70.429%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420    1003.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_sel_7/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.280                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_2/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce/C (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_sel_2/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_2/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N410            
                                                                                   hc595_ctrl_inst/N133_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N133_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N133
                                                                           f       hc595_ctrl_inst/data_ce/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_1/C (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_sel/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N404            
                                                                                   hc595_ctrl_inst/N136_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N136_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N136
                                                                           f       hc595_ctrl_inst/data_ce_1/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_1/CLK (GTP_DFF_CE)
Endpoint    : hc595_ctrl_inst/data_ce_2/C (GTP_DFF_CE)
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       led_display_seg_ctrl_inst/seg_sel_1/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/seg_sel_1/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.467       4.032         _N407            
                                                                                   hc595_ctrl_inst/N139_inv/I2 (GTP_LUT4)
                                   td                    0.128       4.160 f       hc595_ctrl_inst/N139_inv/Z (GTP_LUT4)
                                   net (fanout=2)        0.385       4.545         hc595_ctrl_inst/N139
                                                                           f       hc595_ctrl_inst/data_ce_2/C (GTP_DFF_CE)

 Data arrival time                                                   4.545         Logic Levels: 1  
                                                                                   Logic: 0.313ns(26.867%), Route: 0.852ns(73.133%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/data_ce_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.229                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/CLK (GTP_DFF_C)
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/rck/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hc595_ctrl_inst/rck/Q (GTP_DFF_C)
                                   net (fanout=25)       0.000       3.583         nt_rck           
                                                                                   rck_obuf/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       rck_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         rck              
 rck                                                                       r       rck (port)       

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/CLK (GTP_DFF_C)
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/sck/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hc595_ctrl_inst/sck/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.583         nt_sck           
                                                                                   sck_obuf/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       sck_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         sck              
 sck                                                                       r       sck (port)       

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/ser/CLK (GTP_DFF_CE)
Endpoint    : ser (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=68)       2.420       3.380         nt_clk           
                                                                           r       hc595_ctrl_inst/ser/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       hc595_ctrl_inst/ser/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.000       3.583         nt_ser           
                                                                                   ser_obuf/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       ser_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         ser              
 ser                                                                       r       ser (port)       

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hc595_ctrl_inst/cnt_4[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=39)       0.000       0.861         nt_rstn          
                                                                                   hc595_ctrl_inst/N61_1/I (GTP_INV)
                                   td                    0.000       0.861 r       hc595_ctrl_inst/N61_1/Z (GTP_INV)
                                   net (fanout=30)       1.610       2.471         hc595_ctrl_inst/N61_1
                                                                           r       hc595_ctrl_inst/cnt_4[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.471         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.844%), Route: 1.610ns(65.156%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hc595_ctrl_inst/cnt_4[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=39)       0.000       0.861         nt_rstn          
                                                                                   hc595_ctrl_inst/N61_1/I (GTP_INV)
                                   td                    0.000       0.861 r       hc595_ctrl_inst/N61_1/Z (GTP_INV)
                                   net (fanout=30)       1.610       2.471         hc595_ctrl_inst/N61_1
                                                                           r       hc595_ctrl_inst/cnt_4[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.471         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.844%), Route: 1.610ns(65.156%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hc595_ctrl_inst/cnt_bit[0]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=39)       0.000       0.861         nt_rstn          
                                                                                   hc595_ctrl_inst/N61_1/I (GTP_INV)
                                   td                    0.000       0.861 r       hc595_ctrl_inst/N61_1/Z (GTP_INV)
                                   net (fanout=30)       1.610       2.471         hc595_ctrl_inst/N61_1
                                                                           r       hc595_ctrl_inst/cnt_bit[0]/C (GTP_DFF_CE)

 Data arrival time                                                   2.471         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.844%), Route: 1.610ns(65.156%)
====================================================================================================

{led_diaplay_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          hc595_ctrl_inst/cnt_4[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           hc595_ctrl_inst/cnt_4[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          hc595_ctrl_inst/cnt_4[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                             
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/compile/led_diaplay_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/rtl/IO.fdc                                                     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/snr.db                              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/synthesize/led_diaplay_top.snr                 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 334 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:10s
