From 27b3aed03ac95042c6da7fd8caef4c030f9f0b2c Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Wed, 9 Sep 2015 17:28:21 -0700
Subject: [PATCH 0565/1566] drm: xilinx: dp_sub: Separate function for
 enabling alpha

The global alpha should be enabled/disabled separetely to support
both pixel alpha and global alpha blending.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c |   53 ++++++++++++++++++++++++---
 drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.h |    2 +
 2 files changed, 49 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c
index 248bd76..e2f3699 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c
@@ -428,18 +428,41 @@ xilinx_drm_dp_sub_blend_set_bg_color(struct xilinx_drm_dp_sub_blend *blend,
 /**
  * xilinx_drm_dp_sub_blend_set_alpha - Set the alpha for blending
  * @blend: blend object
- * @enable: flag to enable or disable alpha blending
  * @alpha: alpha value to be used
  *
- * Set the alpha for blending. @enable can be used to enable or disable
- * blending.
+ * Set the alpha for blending.
  */
 static void
 xilinx_drm_dp_sub_blend_set_alpha(struct xilinx_drm_dp_sub_blend *blend,
-				  bool enable, u32 alpha)
+				  u32 alpha)
 {
+	u32 reg;
+
+	reg = xilinx_drm_readl(blend->base,
+			       XILINX_DP_SUB_V_BLEND_SET_GLOBAL_ALPHA);
+	reg &= ~XILINX_DP_SUB_V_BLEND_SET_GLOBAL_ALPHA_MASK;
+	reg |= alpha << 1;
 	xilinx_drm_writel(blend->base, XILINX_DP_SUB_V_BLEND_SET_GLOBAL_ALPHA,
-			  alpha << 1 | enable);
+			  reg);
+}
+
+/**
+ * xilinx_drm_dp_sub_blend_enable_alpha - Enable/disable the global alpha
+ * @blend: blend object
+ * @enable: flag to enable or disable alpha blending
+ *
+ * Enable/disable the global alpha blending based on @enable.
+ */
+static void
+xilinx_drm_dp_sub_blend_enable_alpha(struct xilinx_drm_dp_sub_blend *blend,
+				     bool enable)
+{
+	if (enable)
+		xilinx_drm_set(blend->base,
+			       XILINX_DP_SUB_V_BLEND_SET_GLOBAL_ALPHA, BIT(0));
+	else
+		xilinx_drm_clr(blend->base,
+			       XILINX_DP_SUB_V_BLEND_SET_GLOBAL_ALPHA, BIT(0));
 }
 
 static const struct xilinx_drm_dp_sub_fmt blend_output_fmts[] = {
@@ -1178,12 +1201,30 @@ void xilinx_drm_dp_sub_set_alpha(struct xilinx_drm_dp_sub *dp_sub, u32 alpha)
 	unsigned long flags;
 
 	spin_lock_irqsave(&dp_sub->lock, flags);
-	xilinx_drm_dp_sub_blend_set_alpha(&dp_sub->blend, true, alpha);
+	xilinx_drm_dp_sub_blend_set_alpha(&dp_sub->blend, alpha);
 	spin_unlock_irqrestore(&dp_sub->lock, flags);
 }
 EXPORT_SYMBOL_GPL(xilinx_drm_dp_sub_set_alpha);
 
 /**
+ * xilinx_drm_dp_sub_enable_alpha - Enable/disable the global alpha blending
+ * @dp_sub: DP subsystem
+ * @enable: flag to enable or disable alpha blending
+ *
+ * Set the alpha value for blending.
+ */
+void
+xilinx_drm_dp_sub_enable_alpha(struct xilinx_drm_dp_sub *dp_sub, bool enable)
+{
+	unsigned long flags;
+
+	spin_lock_irqsave(&dp_sub->lock, flags);
+	xilinx_drm_dp_sub_blend_enable_alpha(&dp_sub->blend, enable);
+	spin_unlock_irqrestore(&dp_sub->lock, flags);
+}
+EXPORT_SYMBOL_GPL(xilinx_drm_dp_sub_enable_alpha);
+
+/**
  * xilinx_drm_dp_sub_handle_vblank - Vblank handling wrapper
  * @dp_sub: DP subsystem
  *
diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.h b/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.h
index b791f7d..8468cac 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.h
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.h
@@ -48,6 +48,8 @@ int xilinx_drm_dp_sub_set_output_fmt(struct xilinx_drm_dp_sub *dp_sub,
 void xilinx_drm_dp_sub_set_bg_color(struct xilinx_drm_dp_sub *dp_sub,
 				    u32 c0, u32 c1, u32 c2);
 void xilinx_drm_dp_sub_set_alpha(struct xilinx_drm_dp_sub *dp_sub, u32 alpha);
+void
+xilinx_drm_dp_sub_enable_alpha(struct xilinx_drm_dp_sub *dp_sub, bool enable);
 
 void xilinx_drm_dp_sub_enable_vblank(struct xilinx_drm_dp_sub *dp_sub,
 				     void (*vblank_fn)(void *),
-- 
1.7.5.4

