*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Dec  9 2023 10:40:12
*************************************************
parsing config file: /home/gio/Prefetcher-Research-Project/config/sfp.ini

trace_0 /home/gio/Prefetcher-Research-Project/traces/605.mcf_s-472B.champsimtrace.xz
adding L2C_PREFETCHER: SFP
Initialize SHIP state
warmup_instructions 2000000
simulation_instructions 10000000
champsim_seed 223
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 550
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 2
decode_width 2
exec_width 2
lq_width 1
sq_width 1
retire_width 5
scheduler_size 1
branch_mispredict_penalty 1
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 1024
itlb_way 1024
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 0

dtlb_set 1024
dtlb_way 1024
dtlb_rq_size 32
dtlb_wq_size 32
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 0

stlb_set 1024
stlb_way 1024
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 0

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 32
l1i_mshr_size 8
l1i_latency 4

l1d_size 8
l1d_set 16
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 5

l2c_size 32
l2c_set 64
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 16
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 4
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 1


Heartbeat CPU  0 instructions:    1000000 cycles:    1640463 heartbeat IPC: 0.60958 cumulative IPC: 0.60958 (Simulation time: 0 hr 0 min 3 sec) 
Heartbeat CPU  0 instructions:    2000000 cycles:    3403054 heartbeat IPC: 0.56735 cumulative IPC: 0.58771 (Simulation time: 0 hr 0 min 9 sec) 

Warmup complete CPU  0 instructions:    2000001 cycles:    3403055 (Simulation time: 0 hr 0 min 9 sec) 

Heartbeat CPU  0 instructions:    3000000 cycles:   13625449 heartbeat IPC: 0.09782 cumulative IPC: 0.09782 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   24179080 heartbeat IPC: 0.09475 cumulative IPC: 0.09626 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU  0 instructions:    5000000 cycles:   37604793 heartbeat IPC: 0.07448 cumulative IPC: 0.08771 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU  0 instructions:    6000000 cycles:   47692513 heartbeat IPC: 0.09913 cumulative IPC: 0.09031 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU  0 instructions:    7000000 cycles:   59855266 heartbeat IPC: 0.08222 cumulative IPC: 0.08857 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU  0 instructions:    8000000 cycles:   71565102 heartbeat IPC: 0.08540 cumulative IPC: 0.08803 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU  0 instructions:    9000000 cycles:   82361034 heartbeat IPC: 0.09263 cumulative IPC: 0.08865 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU  0 instructions:   10000000 cycles:   95401630 heartbeat IPC: 0.07668 cumulative IPC: 0.08696 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU  0 instructions:   11000000 cycles:  105740183 heartbeat IPC: 0.09673 cumulative IPC: 0.08794 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU  0 instructions:   12000000 cycles:  123230425 heartbeat IPC: 0.05717 cumulative IPC: 0.08345 (Simulation time: 0 hr 1 min 15 sec) 
Finished CPU 0 instructions: 10000000 cycles: 119827378 cumulative IPC: 0.08345 (Simulation time: 0 hr 1 min 15 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 10000000
Core_0_cycles 119827378
Core_0_IPC 0.08345

Core_0_branch_prediction_accuracy 98.50522
Core_0_branch_MPKI 1.60630
Core_0_average_ROB_occupancy_at_mispredict 183.04924

Core_0_L1D_total_access 5928307
Core_0_L1D_total_hit 5459123
Core_0_L1D_total_miss 469184
Core_0_L1D_loads 3343252
Core_0_L1D_load_hit 2897666
Core_0_L1D_load_miss 445586
Core_0_L1D_RFOs 2585055
Core_0_L1D_RFO_hit 2561457
Core_0_L1D_RFO_miss 23598
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 51.76430

Core_0_L1D_rq_access 3343252
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 0
Core_0_L1D_rq_to_cache 3343252
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 2635402
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 0
Core_0_L1D_wq_to_cache 2635402
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 120161
Core_0_L1D_acc_level_0 120161
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 7477187
Core_0_L1I_total_hit 7477187
Core_0_L1I_total_miss 0
Core_0_L1I_loads 7477187
Core_0_L1I_load_hit 7477187
Core_0_L1I_load_miss 0
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency -nan

Core_0_L1I_rq_access 9999773
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 2522586
Core_0_L1I_rq_to_cache 7477187
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 120161
Core_0_L1I_acc_level_0 120161
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 1155399
Core_0_L2C_total_hit 544303
Core_0_L2C_total_miss 611096
Core_0_L2C_loads 445586
Core_0_L2C_load_hit 153619
Core_0_L2C_load_miss 291967
Core_0_L2C_RFOs 23598
Core_0_L2C_RFO_hit 5981
Core_0_L2C_RFO_miss 17617
Core_0_L2C_prefetches 582211
Core_0_L2C_prefetch_hit 283474
Core_0_L2C_prefetch_miss 298737
Core_0_L2C_writebacks 104004
Core_0_L2C_writeback_hit 101229
Core_0_L2C_writeback_miss 2775
Core_0_L2C_prefetch_requested 696822
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 696822
Core_0_L2C_prefetch_filled 356635
Core_0_L2C_prefetch_useful 125725
Core_0_L2C_prefetch_useless 230741
Core_0_L2C_prefetch_late 1022
Core_0_L2C_average_miss_latency 55.29724

Core_0_L2C_rq_access 469184
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 469184
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 104004
Core_0_L2C_wq_forward 0
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 104004
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 696822
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 6
Core_0_L2C_pq_to_cache 696816
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 120161
Core_0_L2C_acc_level_0 52326
Core_0_L2C_acc_level_1 9841
Core_0_L2C_acc_level_2 23657
Core_0_L2C_acc_level_3 22654
Core_0_L2C_acc_level_4 4533
Core_0_L2C_acc_level_5 4099
Core_0_L2C_acc_level_6 1457
Core_0_L2C_acc_level_7 935
Core_0_L2C_acc_level_8 254
Core_0_L2C_acc_level_9 405

Core_0_LLC_total_access 673306
Core_0_LLC_total_hit 163119
Core_0_LLC_total_miss 510187
Core_0_LLC_loads 290946
Core_0_LLC_load_hit 49962
Core_0_LLC_load_miss 240984
Core_0_LLC_RFOs 17617
Core_0_LLC_RFO_hit 704
Core_0_LLC_RFO_miss 16913
Core_0_LLC_prefetches 299758
Core_0_LLC_prefetch_hit 50043
Core_0_LLC_prefetch_miss 249715
Core_0_LLC_writebacks 64985
Core_0_LLC_writeback_hit 62410
Core_0_LLC_writeback_miss 2575
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 303309
Core_0_LLC_prefetch_useful 3715
Core_0_LLC_prefetch_useless 285063
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 30.54141

Core_0_LLC_rq_access 308563
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 308563
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 64985
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 64985
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 357657
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 357657
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 120343
Core_0_LLC_acc_level_0 117987
Core_0_LLC_acc_level_1 1002
Core_0_LLC_acc_level_2 562
Core_0_LLC_acc_level_3 200
Core_0_LLC_acc_level_4 58
Core_0_LLC_acc_level_5 348
Core_0_LLC_acc_level_6 32
Core_0_LLC_acc_level_7 45
Core_0_LLC_acc_level_8 6
Core_0_LLC_acc_level_9 103

Core_0_major_page_fault 0
Core_0_minor_page_fault 3839

-------- Custom final stats --------
Size of queue : 1024
Size of SHT : 3422
Size of AST : 6756
Channel_0_RQ_row_buffer_hit 358617
Channel_0_RQ_row_buffer_miss 148995
Channel_0_WQ_row_buffer_hit 176
Channel_0_WQ_row_buffer_miss 38918
Channel_0_WQ_full 0
Channel_0_dbus_congested 0

avg_congested_cycle 0

DRAM_bw_pochs 481369
DRAM_bw_level_0 481369
DRAM_bw_level_1 0
DRAM_bw_level_2 0
DRAM_bw_level_3 0
