     O_BUF                          52

16.352.3. Executing SPLITNETS pass (splitting up multi-bit signals).

16.352.4. Executing HIERARCHY pass (managing design hierarchy).

16.352.4.1. Analyzing design hierarchy..
Top module:  \sudoku_check

16.352.4.2. Analyzing design hierarchy..
Top module:  \sudoku_check
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

16.352.5. Printing statistics.

=== sudoku_check ===

   Number of wires:                  7
   Number of wire bits:             56
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     I_BUF                           2
     O_BUF                          52

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

16.353. Executing Verilog backend.
Dumping module `\sudoku_check'.

16.353.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

16.353.2. Executing RTLIL backend.
Output filename: design.rtlil

16.353.3. Executing SPLITNETS pass (splitting up multi-bit signals).

16.353.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_sudoku_check.
<suppressed ~1 debug messages>

16.353.5. Executing Verilog backend.
Dumping module `\sudoku_check'.

16.353.5.1. Executing BLIF backend.
Run Script

16.353.5.2. Executing Verilog backend.
Dumping module `\sudoku_check'.

16.353.5.2.1. Executing BLIF backend.

16.353.5.2.2. Executing Verilog backend.
Dumping module `\fabric_sudoku_check'.

16.353.5.2.2.1. Executing BLIF backend.

Warnings: 11 unique messages, 11 total
End of script. Logfile hash: df3ecbe0bf, CPU: user 236.90s system 1.57s, MEM: 1915.80 MB peak
Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os)
Time spent: 24% 62x opt_expr (58 sec), 15% 68x read_verilog (36 sec), ...
INFO: SYN: Design sudoku_check is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: sudoku_check
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: sudoku_check
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: sudoku_check, skipping analysis.
INFO: PAC: Top Modules: sudoku_check

INFO: PAC: ERROR: Clock "clk" has to be a valid design clock. Synthesis could not infer this signal to be an actual design clock
ERROR: PAC: SDC file syntax error /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././raptor_sdc.sdc:1

    while executing
"create_clock -period 2.5 clk"
    while executing
"read_sdc {/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/..."
SDC file syntax error /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././raptor_sdc.sdc:1

    while executing
"create_clock -period 2.5 clk"
    while executing
"read_sdc {/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/..."
    invoked from within
"packing"
    (file "../raptor_tcl.tcl" line 21)
