Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: project2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project2"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/ssivapra/Desktop/coe758/Project2/Project2/ipcore_dir/proj2_icon.vhd" in Library work.
Architecture proj2_icon_a of Entity proj2_icon is up to date.
Compiling vhdl file "/home/student1/ssivapra/Desktop/coe758/Project2/Project2/ipcore_dir/proj2_ila.vhd" in Library work.
Architecture proj2_ila_a of Entity proj2_ila is up to date.
Compiling vhdl file "/home/student1/ssivapra/Desktop/coe758/Project2/Project2/project2.vhd" in Library work.
Entity <project2> compiled.
Entity <project2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <project2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <project2> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student1/ssivapra/Desktop/coe758/Project2/Project2/project2.vhd" line 446: Instantiating black box module <proj2_icon>.
WARNING:Xst:2211 - "/home/student1/ssivapra/Desktop/coe758/Project2/Project2/project2.vhd" line 451: Instantiating black box module <proj2_ila>.
Entity <project2> analyzed. Unit <project2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <project2>.
    Related source file is "/home/student1/ssivapra/Desktop/coe758/Project2/Project2/project2.vhd".
WARNING:Xst:653 - Signal <paddle2_horizontal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011000.
WARNING:Xst:653 - Signal <paddle1_horizontal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000101000.
WARNING:Xst:653 - Signal <ILA_TRIG> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <ILA_DATA<63:52>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
    Found finite state machine <FSM_0> for signal <pong_gameplay>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | new_clk                   (rising_edge)        |
    | Clock enable       | frame_check               (positive)           |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <B>.
    Found 32-bit adder for signal <B$add0000> created at line 363.
    Found 32-bit adder for signal <B$add0001> created at line 386.
    Found 32-bit adder for signal <B$add0002> created at line 386.
    Found 32-bit adder for signal <B$add0003> created at line 399.
    Found 32-bit adder for signal <B$add0004> created at line 399.
    Found 32-bit comparator greatequal for signal <B$cmp_ge0000> created at line 363.
    Found 32-bit comparator greatequal for signal <B$cmp_ge0001> created at line 363.
    Found 32-bit comparator greatequal for signal <B$cmp_ge0002> created at line 386.
    Found 32-bit comparator greatequal for signal <B$cmp_ge0003> created at line 386.
    Found 32-bit comparator greatequal for signal <B$cmp_ge0004> created at line 399.
    Found 32-bit comparator greatequal for signal <B$cmp_ge0005> created at line 399.
    Found 10-bit comparator greater for signal <B$cmp_gt0000> created at line 368.
    Found 10-bit comparator greater for signal <B$cmp_gt0001> created at line 368.
    Found 10-bit comparator greater for signal <B$cmp_gt0002> created at line 377.
    Found 10-bit comparator greater for signal <B$cmp_gt0003> created at line 377.
    Found 10-bit comparator greater for signal <B$cmp_gt0004> created at line 377.
    Found 32-bit comparator less for signal <B$cmp_lt0000> created at line 363.
    Found 32-bit comparator less for signal <B$cmp_lt0001> created at line 363.
    Found 10-bit comparator less for signal <B$cmp_lt0002> created at line 368.
    Found 10-bit comparator less for signal <B$cmp_lt0003> created at line 368.
    Found 10-bit comparator less for signal <B$cmp_lt0004> created at line 377.
    Found 10-bit comparator less for signal <B$cmp_lt0005> created at line 377.
    Found 10-bit comparator less for signal <B$cmp_lt0006> created at line 377.
    Found 10-bit comparator less for signal <B$cmp_lt0007> created at line 384.
    Found 32-bit comparator less for signal <B$cmp_lt0008> created at line 386.
    Found 32-bit comparator less for signal <B$cmp_lt0009> created at line 386.
    Found 32-bit comparator less for signal <B$cmp_lt0010> created at line 399.
    Found 32-bit comparator less for signal <B$cmp_lt0011> created at line 399.
    Found 1-bit register for signal <ball_colour>.
    Found 32-bit register for signal <ball_x>.
    Found 32-bit adder for signal <ball_x$addsub0000>.
    Found 32-bit register for signal <ball_x_velocity>.
    Found 32-bit adder for signal <ball_x_velocity$add0000>.
    Found 32-bit comparator greatequal for signal <ball_x_velocity$cmp_ge0000> created at line 253.
    Found 32-bit comparator greatequal for signal <ball_x_velocity$cmp_ge0001> created at line 253.
    Found 32-bit comparator greatequal for signal <ball_x_velocity$cmp_ge0002> created at line 247.
    Found 32-bit comparator greatequal for signal <ball_x_velocity$cmp_ge0003> created at line 247.
    Found 32-bit comparator lessequal for signal <ball_x_velocity$cmp_le0000> created at line 253.
    Found 32-bit comparator lessequal for signal <ball_x_velocity$cmp_le0001> created at line 253.
    Found 32-bit comparator lessequal for signal <ball_x_velocity$cmp_le0002> created at line 247.
    Found 32-bit comparator lessequal for signal <ball_x_velocity$cmp_le0003> created at line 247.
    Found 32-bit adder for signal <ball_x_velocity$share0000> created at line 253.
    Found 32-bit register for signal <ball_y>.
    Found 32-bit adder for signal <ball_y$addsub0000>.
    Found 32-bit register for signal <ball_y_velocity>.
    Found 32-bit adder for signal <ball_y_velocity$addsub0000>.
    Found 32-bit comparator greatequal for signal <ball_y_velocity$cmp_ge0000> created at line 231.
    Found 32-bit comparator lessequal for signal <ball_y_velocity$cmp_le0000> created at line 230.
    Found 32-bit adder for signal <ball_y_velocity$share0000> created at line 230.
    Found 1-bit register for signal <frame_check>.
    Found 8-bit register for signal <G>.
    Found 10-bit comparator greatequal for signal <G$cmp_ge0000> created at line 406.
    Found 10-bit comparator less for signal <G$cmp_lt0000> created at line 406.
    Found 5-bit comparator less for signal <G$cmp_lt0001> created at line 419.
    Found 32-bit register for signal <game_delay>.
    Found 32-bit adder for signal <game_delay$addsub0000> created at line 277.
    Found 10-bit up counter for signal <h_count>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit comparator greater for signal <Hsync$cmp_gt0000> created at line 192.
    Found 10-bit comparator lessequal for signal <Hsync$cmp_le0000> created at line 192.
    Found 1-bit register for signal <new_clk>.
    Found 32-bit updown accumulator for signal <paddle1_vertical>.
    Found 32-bit comparator greatequal for signal <paddle1_vertical$cmp_ge0000> created at line 337.
    Found 32-bit comparator greater for signal <paddle1_vertical$cmp_gt0000> created at line 335.
    Found 32-bit comparator lessequal for signal <paddle1_vertical$cmp_le0000> created at line 335.
    Found 32-bit updown accumulator for signal <paddle2_vertical>.
    Found 32-bit comparator greatequal for signal <paddle2_vertical$cmp_ge0000> created at line 346.
    Found 32-bit comparator greater for signal <paddle2_vertical$cmp_gt0000> created at line 344.
    Found 32-bit comparator lessequal for signal <paddle2_vertical$cmp_le0000> created at line 344.
    Found 32-bit adder for signal <pong_gameplay$add0000> created at line 265.
    Found 32-bit comparator greatequal for signal <pong_gameplay$cmp_ge0000> created at line 265.
    Found 32-bit comparator greatequal for signal <pong_gameplay$cmp_ge0001> created at line 286.
    Found 32-bit comparator greater for signal <pong_gameplay$cmp_gt0000> created at line 265.
    Found 32-bit comparator lessequal for signal <pong_gameplay$cmp_le0000> created at line 265.
    Found 32-bit comparator lessequal for signal <pong_gameplay$cmp_le0001> created at line 265.
    Found 8-bit register for signal <R>.
    Found 10-bit up counter for signal <v_count>.
    Found 1-bit register for signal <vga_enable>.
    Found 10-bit comparator lessequal for signal <vga_enable$cmp_le0000> created at line 319.
    Found 10-bit comparator lessequal for signal <vga_enable$cmp_le0001> created at line 319.
    Found 1-bit register for signal <Vsync>.
    Found 10-bit comparator greater for signal <Vsync$cmp_gt0000> created at line 206.
    Found 10-bit comparator lessequal for signal <Vsync$cmp_le0000> created at line 206.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   2 Accumulator(s).
	inferred 190 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred  53 Comparator(s).
Unit <project2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 13
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 14
 1-bit register                                        : 6
 32-bit register                                       : 5
 8-bit register                                        : 3
# Comparators                                          : 53
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 7
 10-bit comparator lessequal                           : 4
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 6
 32-bit comparator lessequal                           : 9
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pong_gameplay/FSM> on signal <pong_gameplay[1:2]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 00
 00000000000000000000000000000001 | 01
 00000000000000000000000000000010 | 10
----------------------------------------------
Reading core <ipcore_dir/proj2_icon.ngc>.
Reading core <ipcore_dir/proj2_ila.ngc>.
Loading core <proj2_icon> for timing and area information for instance <u_icon>.
Loading core <proj2_ila> for timing and area information for instance <u_ila>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 13
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 190
 Flip-Flops                                            : 190
# Comparators                                          : 53
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 7
 10-bit comparator lessequal                           : 4
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 6
 32-bit comparator lessequal                           : 9
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <B_0> in Unit <project2> is equivalent to the following 7 FFs/Latches, which will be removed : <B_1> <B_2> <B_3> <B_4> <B_5> <B_6> <B_7> 
INFO:Xst:2261 - The FF/Latch <R_0> in Unit <project2> is equivalent to the following 7 FFs/Latches, which will be removed : <R_1> <R_2> <R_3> <R_4> <R_5> <R_6> <R_7> 
INFO:Xst:2261 - The FF/Latch <G_0> in Unit <project2> is equivalent to the following 7 FFs/Latches, which will be removed : <G_1> <G_2> <G_3> <G_4> <G_5> <G_6> <G_7> 

Optimizing unit <project2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block project2, actual ratio is 22.
FlipFlop new_clk has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Hsync has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Vsync has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop B_0 has been replicated 8 time(s) to handle iob=true attribute.
FlipFlop G_0 has been replicated 8 time(s) to handle iob=true attribute.
FlipFlop R_0 has been replicated 8 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 282
 Flip-Flops                                            : 282

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project2.ngr
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 2884
#      GND                         : 3
#      INV                         : 128
#      LUT1                        : 227
#      LUT2                        : 382
#      LUT3                        : 217
#      LUT3_L                      : 1
#      LUT4                        : 453
#      LUT4_L                      : 1
#      MUXCY                       : 854
#      MUXCY_L                     : 57
#      MUXF5                       : 70
#      MUXF6                       : 9
#      VCC                         : 3
#      XORCY                       : 479
# FlipFlops/Latches                : 618
#      FD                          : 64
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 261
#      FDP                         : 73
#      FDPE                        : 18
#      FDR                         : 69
#      FDRE                        : 75
#      FDRS                        : 22
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 3
#      RAMB16_S1_S36               : 3
# Shift Registers                  : 119
#      SRL16                       : 64
#      SRL16E                      : 1
#      SRLC16E                     : 54
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
# Others                           : 4
#      BSCAN_SPARTAN3              : 1
#      TIMESPEC                    : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      913  out of   4656    19%  
 Number of Slice Flip Flops:            591  out of   9312     6%  
 Number of 4 input LUTs:               1528  out of   9312    16%  
    Number used as logic:              1409
    Number used as Shift registers:     119
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
    IOB Flip Flops:                      27
 Number of BRAMs:                         3  out of     20    15%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                                              | Clock buffer(FF name)                             | Load  |
--------------------------------------------------------------------------+---------------------------------------------------+-------+
u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                   | BUFG                                              | 138   |
u_icon/U0/iUPDATE_OUT                                                     | NONE(u_icon/U0/U_ICON/U_iDATA_CMD)                | 1     |
new_clk1                                                                  | BUFG                                              | 601   |
u_icon/CONTROL0<13>(u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
CLK                                                                       | BUFGP                                             | 2     |
--------------------------------------------------------------------------+---------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                         | Buffer(FF name)                                                                                                    | Load  |
-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
u_ila/N0(u_ila/XST_GND:G)                                                                              | NONE(u_ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                   | 73    |
u_icon/CONTROL0<20>(u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                             | NONE(u_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 16    |
u_icon/U0/U_ICON/U_CMD/iSEL_n(u_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                           | 10    |
u_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(u_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(u_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
u_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(u_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(u_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
u_ila/U0/I_YES_D.U_ILA/iARM(u_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
u_icon/CONTROL0<13>(u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                             | NONE(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
u_icon/U0/U_ICON/iSEL_n(u_icon/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(u_icon/U0/U_ICON/U_iDATA_CMD)                                                                                 | 1     |
u_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(u_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
u_ila/U0/I_YES_D.U_ILA/iRESET<1>(u_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(u_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.471ns (Maximum Frequency: 74.236MHz)
   Minimum input arrival time before clock: 5.864ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 11.202ns (frequency: 89.268MHz)
  Total number of paths / destination ports: 3425 / 304
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  22.991ns
  Source:               u_icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          u_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      11.202ns (Levels of Logic = 9)
  Source Clock:         u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 30.000ns

  Data Path: u_icon/U0/U_ICON/U_TDI_reg (FF) to u_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.514   0.632  U0/U_ICON/U_TDI_reg (CONTROL0<1>)
     end scope: 'u_icon'
     begin scope: 'u_ila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N43)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3_L:I2->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N40)
     LUT4:I3->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     11.202ns (9.117ns logic, 2.085ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 3.016ns (frequency: 331.587MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  11.984ns
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Source Clock:         u_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 15.000ns

  Data Path: u_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.612   0.643  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.795          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      3.016ns (1.921ns logic, 1.095ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.798ns
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         u_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: u_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 5.445ns (frequency: 183.655MHz)
  Total number of paths / destination ports: 195 / 100
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.445ns
  Source:               u_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          u_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.445ns (Levels of Logic = 2)
  Source Clock:         u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    new_clk1 rising at 0.000ns

  Data Path: u_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF) to u_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   3.224   0.000  U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/iO<0>)
     MUXF5:I1->O           1   0.278   0.000  U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5 (U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>)
     MUXF6:I1->O           9   0.451   0.697  U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6 (U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET)
     FDRE:R                    0.795          U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    ----------------------------------------
    Total                      5.445ns (4.748ns logic, 0.697ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 6.540ns (frequency: 152.905MHz)
  Total number of paths / destination ports: 303 / 286
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  6.540ns
  Source:               u_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      6.540ns (Levels of Logic = 6)
  Source Clock:         u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: u_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to u_icon/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.509  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<2>)
     LUT2:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O21 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O2)
     MUXF5:I1->O           1   0.278   0.426  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O2_f5 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.509  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'u_ila'
     begin scope: 'u_icon'
     LUT4:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.540ns (5.096ns logic, 1.444ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 5.624ns (frequency: 177.798MHz)
  Total number of paths / destination ports: 3 / 3
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.624ns
  Source:               u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          u_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.624ns (Levels of Logic = 6)
  Source Clock:         u_icon/CONTROL0<13> falling at 0.000ns
  Destination Clock:    u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: u_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH) to u_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.509  U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL)
     LUT3:I0->O            3   0.612   0.481  U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1 (U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat)
     LUT3:I2->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F (N44)
     MUXF5:I0->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91 (U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91)
     LUT4:I2->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4 (U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5 (U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1)
     LUT4:I2->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.624ns (3.860ns logic, 1.764ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.70 secs
 
--> 


Total memory usage is 786696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

