<stg><name>EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln21 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i25.i:0 %i_295 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_295"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i25.i:1 %icmp_ln23 = icmp_eq  i4 %i_295, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i25.i:2 %add_ln23 = add i4 %i_295, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i25.i:3 %br_ln23 = br i1 %icmp_ln23, void %for.inc.i25.i.split, void %for.inc.i31.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i25.i.split:0 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i25.i.split:1 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i25.i.split:2 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i25.i.split:3 %trunc_ln24 = trunc i4 %i_295

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i25.i.split:4 %tmp_1130_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln24

]]></Node>
<StgValue><ssdm name="tmp_1130_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i25.i.split:5 %zext_ln24 = zext i4 %tmp_1130_cast

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i25.i.split:6 %phiQ_X_addr = getelementptr i64 %phiQ_X, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="phiQ_X_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc.i25.i.split:7 %store_ln24 = store i64 0, i4 %phiQ_X_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i25.i.split:8 %store_ln21 = store i4 %add_ln23, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i25.i.split:9 %br_ln23 = br void %for.inc.i25.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
for.inc.i31.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="phiQ_X" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="phiQ_X"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="StgValue_29" to="i" fromId="29" toId="4">
</dataflow>
<dataflow id="32" from="StgValue_31" to="store_ln21" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="i" to="store_ln21" fromId="4" toId="5">
</dataflow>
<dataflow id="34" from="i" to="i_295" fromId="4" toId="7">
</dataflow>
<dataflow id="35" from="i_295" to="icmp_ln23" fromId="7" toId="8">
</dataflow>
<dataflow id="37" from="StgValue_36" to="icmp_ln23" fromId="36" toId="8">
</dataflow>
<dataflow id="38" from="i_295" to="add_ln23" fromId="7" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_39" to="add_ln23" fromId="39" toId="9">
</dataflow>
<dataflow id="41" from="icmp_ln23" to="br_ln23" fromId="8" toId="10">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecPipeline" to="specpipeline_ln21" fromId="42" toId="11">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln21" fromId="44" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln21" fromId="46" toId="11">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specpipeline_ln21" fromId="46" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_46" to="specpipeline_ln21" fromId="46" toId="11">
</dataflow>
<dataflow id="51" from="empty_44" to="specpipeline_ln21" fromId="50" toId="11">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln21" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_54" to="speclooptripcount_ln21" fromId="54" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_54" to="speclooptripcount_ln21" fromId="54" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_54" to="speclooptripcount_ln21" fromId="54" toId="12">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="58" toId="13">
</dataflow>
<dataflow id="61" from="empty_5" to="specloopname_ln23" fromId="60" toId="13">
</dataflow>
<dataflow id="62" from="i_295" to="trunc_ln24" fromId="7" toId="14">
</dataflow>
<dataflow id="64" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_1130_cast" fromId="63" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="tmp_1130_cast" fromId="65" toId="15">
</dataflow>
<dataflow id="67" from="trunc_ln24" to="tmp_1130_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="68" from="tmp_1130_cast" to="zext_ln24" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="phiQ_X" to="phiQ_X_addr" fromId="28" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_46" to="phiQ_X_addr" fromId="46" toId="17">
</dataflow>
<dataflow id="71" from="zext_ln24" to="phiQ_X_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln24" fromId="72" toId="18">
</dataflow>
<dataflow id="74" from="phiQ_X_addr" to="store_ln24" fromId="17" toId="18">
</dataflow>
<dataflow id="75" from="add_ln23" to="store_ln21" fromId="9" toId="19">
</dataflow>
<dataflow id="76" from="i" to="store_ln21" fromId="4" toId="19">
</dataflow>
<dataflow id="77" from="icmp_ln23" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
