{
    "default": {
        "email": "jinwei.chang1221@gmail.com",
        "publication": {
            "journal": [
                {
                    "author": "Jin-Wei Chang and Tseng-Yi Chen",
                    "title": "When B+-tree Meets Skyrmion Memory: How Skyrmion Memory Affects an Indexing Scheme",
                    "publication": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 41, no. 11, pp. 3814-3825",
                    "note": "Integrated with ACM/IEEE CODES+ISSS 2022"
                }
            ],
            "conference":[
                {
                    "author": "Jin-Wei Chang and Tseng-Yi Chen",
                    "title": "When B+-tree Meets Skyrmion Memory: How Skyrmion Memory Affects an Indexing Scheme",
                    "publication": "ACM/IEEE CODES+ISSS 2022",
                    "note": "Integrated with Computer-Aided Design of Integrated Circuits and Systems (TCAD)",
                    "importance": "top conference"
                }
            ]
        },
        
        "project": [
    
        ]
    },
    "en": {
        "name": "Jin-Wei Chang",
        "education": [
            {
                "degree": "Studying for M.S.",
                "name": "National Yang Ming Chiao Tung University",
                "department": "Computer Science",
                "from": "2022",
                "end": "now"
            },
            {
                "degree": "B.S.",
                "name": "Yuan Ze University",
                "department": "Computer Science and Engineering",
                "from": "2018",
                "end": "2022"
            }
        ],
        "award": [
            {
                "title": "College Student Research Creativity Award - 於斯格明子賽道記憶體技術上優化B+樹索引架構"
            },
            {
                "title": "ICCAD 2021 CAD Contest: Problem F - Verilog Simulation Optimization via Instruction Reduction",
                "award": "Excellence Award"
            }
        ]
    },
    "zh-tw": {
        "name": "張晉瑋",
        "education": [
            {
                "degree": "碩士就讀中",
                "name": "國立陽明交通大學",
                "department": "資訊科學與工程研究所",
                "from": "2022",
                "end": "現在"
            },
            {
                "degree": "學士",
                "name": "元智大學",
                "department": "資訊工程學系",
                "from": "2018",
                "end": "2022"
            }
        ],
        "award": [
            {
                "title": "大專學生研究創作獎 - 於斯格明子賽道記憶體技術上優化B+樹索引架構"
            },
            {
                "title": "ICCAD 2021 CAD Contest: Problem F - Verilog Simulation Optimization via Instruction Reduction",
                "award": "優等"
            }
        ]
    }
}