

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum'
================================================================
* Date:           Sat Dec 11 19:29:54 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 11 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 12 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 14 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 15 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0"   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln108 = store i34 0, i34 %indvar_flatten" [GAT_compute.cpp:108]   --->   Operation 20 'store' 'store_ln108' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln108 = store i3 0, i3 %nh" [GAT_compute.cpp:108]   --->   Operation 21 'store' 'store_ln108' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln108 = store i10 0, i10 %n1" [GAT_compute.cpp:108]   --->   Operation 22 'store' 'store_ln108' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln108 = br void %.lr.ph" [GAT_compute.cpp:108]   --->   Operation 23 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%n1_1 = load i10 %n1" [GAT_compute.cpp:109]   --->   Operation 24 'load' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i34 %indvar_flatten" [GAT_compute.cpp:108]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %n1_1" [GAT_compute.cpp:109]   --->   Operation 26 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_eq  i32 %zext_ln109, i32 %num_of_nodes_read" [GAT_compute.cpp:109]   --->   Operation 27 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%icmp_ln108 = icmp_eq  i34 %indvar_flatten_load, i34 %tmp" [GAT_compute.cpp:108]   --->   Operation 28 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln108_1 = add i34 %indvar_flatten_load, i34 1" [GAT_compute.cpp:108]   --->   Operation 29 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %._crit_edge81.loopexit, void" [GAT_compute.cpp:108]   --->   Operation 30 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:108]   --->   Operation 31 'load' 'nh_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.57ns)   --->   "%add_ln108 = add i3 %nh_load, i3 1" [GAT_compute.cpp:108]   --->   Operation 32 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i10 0, i10 %n1_1" [GAT_compute.cpp:108]   --->   Operation 33 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i3 %add_ln108, i3 %nh_load" [GAT_compute.cpp:108]   --->   Operation 34 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %select_ln108_1" [GAT_compute.cpp:116]   --->   Operation 35 'zext' 'zext_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln116)   --->   "%mul_ln116 = mul i11 %zext_ln116, i11 200" [GAT_compute.cpp:116]   --->   Operation 36 'mul' 'mul_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %select_ln108, i10 1" [GAT_compute.cpp:109]   --->   Operation 37 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln108 = store i34 %add_ln108_1, i34 %indvar_flatten" [GAT_compute.cpp:108]   --->   Operation 38 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln108 = store i3 %select_ln108_1, i3 %nh" [GAT_compute.cpp:108]   --->   Operation 39 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %n1" [GAT_compute.cpp:109]   --->   Operation 40 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln122 = ret" [GAT_compute.cpp:122]   --->   Operation 41 'ret' 'ret_ln122' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 42 [2/3] (0.99ns) (grouped into DSP with root node add_ln116)   --->   "%mul_ln116 = mul i11 %zext_ln116, i11 200" [GAT_compute.cpp:116]   --->   Operation 42 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln116)   --->   "%mul_ln116 = mul i11 %zext_ln116, i11 200" [GAT_compute.cpp:116]   --->   Operation 43 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into DSP with root node add_ln116)   --->   "%zext_ln109_1 = zext i11 %mul_ln116" [GAT_compute.cpp:109]   --->   Operation 44 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i10 %select_ln108" [GAT_compute.cpp:116]   --->   Operation 45 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln116 = add i12 %zext_ln109_1, i12 %zext_ln116_1" [GAT_compute.cpp:116]   --->   Operation 46 'add' 'add_ln116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i10 %select_ln108" [GAT_compute.cpp:109]   --->   Operation 47 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln116 = add i12 %zext_ln109_1, i12 %zext_ln116_1" [GAT_compute.cpp:116]   --->   Operation 48 'add' 'add_ln116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i12 %add_ln116" [GAT_compute.cpp:119]   --->   Operation 49 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 50 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 51 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 52 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 52 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 53 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 54 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 55 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 56 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 57 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 57 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 58 [2/2] (2.03ns)   --->   "%call_ln119 = call void @compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3, i32 %num_of_nodes_read, i18 %mul_ln119, i16 %mul_ln109, i28 %sum_V_loc, i28 %all_scores_V, i32 %connectivity_mask_final, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [GAT_compute.cpp:119]   --->   Operation 58 'call' 'call_ln119' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln119 = call void @compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3, i32 %num_of_nodes_read, i18 %mul_ln119, i16 %mul_ln109, i28 %sum_V_loc, i28 %all_scores_V, i32 %connectivity_mask_final, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [GAT_compute.cpp:119]   --->   Operation 59 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_1_VITIS_LOOP_109_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i12 %add_ln116" [GAT_compute.cpp:116]   --->   Operation 61 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %zext_ln116_2" [GAT_compute.cpp:119]   --->   Operation 62 'getelementptr' 'attention_coefficients_sum_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [GAT_compute.cpp:109]   --->   Operation 63 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i28 %sum_V_loc"   --->   Operation 64 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln119 = store i28 %sum_V_loc_load, i10 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:119]   --->   Operation 65 'store' 'store_ln119' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [12]  (0 ns)
	'store' operation ('store_ln108', GAT_compute.cpp:108) of constant 0 on local variable 'indvar_flatten' [19]  (0.387 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('n1', GAT_compute.cpp:109) on local variable 'n1' [24]  (0 ns)
	'icmp' operation ('icmp_ln109', GAT_compute.cpp:109) [27]  (0.859 ns)
	'select' operation ('select_ln108', GAT_compute.cpp:108) [35]  (0.303 ns)
	'add' operation ('add_ln109', GAT_compute.cpp:109) [52]  (0.725 ns)
	'store' operation ('store_ln109', GAT_compute.cpp:109) of variable 'add_ln109', GAT_compute.cpp:109 on local variable 'n1' [55]  (0.387 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln116', GAT_compute.cpp:116) [38]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln116', GAT_compute.cpp:116) [38]  (0 ns)
	'add' operation of DSP[42] ('add_ln116', GAT_compute.cpp:116) [42]  (0.645 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'add' operation of DSP[42] ('add_ln116', GAT_compute.cpp:116) [42]  (0.645 ns)
	'mul' operation of DSP[45] ('mul_ln119', GAT_compute.cpp:119) [45]  (0.535 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln119', GAT_compute.cpp:119) [45]  (0.535 ns)

 <State 7>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln119', GAT_compute.cpp:119) [45]  (0.535 ns)

 <State 8>: 2.03ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul_ln119', GAT_compute.cpp:119) [45]  (0 ns)
	'call' operation ('call_ln119', GAT_compute.cpp:119) to 'compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3' [49]  (2.03 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('attention_coefficients_sum_V_addr', GAT_compute.cpp:119) [46]  (0 ns)
	'store' operation ('store_ln119', GAT_compute.cpp:119) of variable 'sum_V_loc_load' on array 'attention_coefficients_sum_V' [51]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
