
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ngettext_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401730 <ferror@plt+0x60>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <mbrtowc@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 415000 <ferror@plt+0x13930>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <mbrtowc@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14930>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <memcpy@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14930>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <memmove@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14930>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strtoul@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <strlen@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <fputs@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <error@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strnlen@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <iconv_close@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14930>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <sprintf@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14930>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <__cxa_atexit@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14930>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fputc@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14930>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <iswcntrl@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14930>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <fclose@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14930>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <iswspace@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14930>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <nl_langinfo@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14930>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <malloc@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14930>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <wcwidth@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14930>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <memset@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <calloc@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <bcmp@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <realloc@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14930>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strdup@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14930>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <strrchr@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14930>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <__gmon_start__@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14930>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <abort@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14930>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <mbsinit@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14930>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14930>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14930>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14930>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <basename@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14930>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <iconv@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <free@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <__ctype_get_mb_cur_max@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <strchr@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <fwrite@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <dcngettext@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14930>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14930>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <iconv_open@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14930>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <memchr@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14930>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <iswalnum@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14930>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <dcgettext@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14930>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <printf@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14930>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <__assert_fail@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14930>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <__errno_location@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14930>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <getenv@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14930>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <putchar@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <fprintf@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <setlocale@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <ferror@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

Disassembly of section .text:

00000000004016e0 <.text>:
  4016e0:	mov	x29, #0x0                   	// #0
  4016e4:	mov	x30, #0x0                   	// #0
  4016e8:	mov	x5, x0
  4016ec:	ldr	x1, [sp]
  4016f0:	add	x2, sp, #0x8
  4016f4:	mov	x6, sp
  4016f8:	movz	x0, #0x0, lsl #48
  4016fc:	movk	x0, #0x0, lsl #32
  401700:	movk	x0, #0x40, lsl #16
  401704:	movk	x0, #0x17ec
  401708:	movz	x3, #0x0, lsl #48
  40170c:	movk	x3, #0x0, lsl #32
  401710:	movk	x3, #0x40, lsl #16
  401714:	movk	x3, #0x43a0
  401718:	movz	x4, #0x0, lsl #48
  40171c:	movk	x4, #0x0, lsl #32
  401720:	movk	x4, #0x40, lsl #16
  401724:	movk	x4, #0x4420
  401728:	bl	4014c0 <__libc_start_main@plt>
  40172c:	bl	401540 <abort@plt>
  401730:	adrp	x0, 415000 <ferror@plt+0x13930>
  401734:	ldr	x0, [x0, #4064]
  401738:	cbz	x0, 401740 <ferror@plt+0x70>
  40173c:	b	401530 <__gmon_start__@plt>
  401740:	ret
  401744:	nop
  401748:	adrp	x0, 416000 <ferror@plt+0x14930>
  40174c:	add	x0, x0, #0x1d0
  401750:	adrp	x1, 416000 <ferror@plt+0x14930>
  401754:	add	x1, x1, #0x1d0
  401758:	cmp	x1, x0
  40175c:	b.eq	401774 <ferror@plt+0xa4>  // b.none
  401760:	adrp	x1, 404000 <ferror@plt+0x2930>
  401764:	ldr	x1, [x1, #1104]
  401768:	cbz	x1, 401774 <ferror@plt+0xa4>
  40176c:	mov	x16, x1
  401770:	br	x16
  401774:	ret
  401778:	adrp	x0, 416000 <ferror@plt+0x14930>
  40177c:	add	x0, x0, #0x1d0
  401780:	adrp	x1, 416000 <ferror@plt+0x14930>
  401784:	add	x1, x1, #0x1d0
  401788:	sub	x1, x1, x0
  40178c:	lsr	x2, x1, #63
  401790:	add	x1, x2, x1, asr #3
  401794:	cmp	xzr, x1, asr #1
  401798:	asr	x1, x1, #1
  40179c:	b.eq	4017b4 <ferror@plt+0xe4>  // b.none
  4017a0:	adrp	x2, 404000 <ferror@plt+0x2930>
  4017a4:	ldr	x2, [x2, #1112]
  4017a8:	cbz	x2, 4017b4 <ferror@plt+0xe4>
  4017ac:	mov	x16, x2
  4017b0:	br	x16
  4017b4:	ret
  4017b8:	stp	x29, x30, [sp, #-32]!
  4017bc:	mov	x29, sp
  4017c0:	str	x19, [sp, #16]
  4017c4:	adrp	x19, 416000 <ferror@plt+0x14930>
  4017c8:	ldrb	w0, [x19, #512]
  4017cc:	cbnz	w0, 4017dc <ferror@plt+0x10c>
  4017d0:	bl	401748 <ferror@plt+0x78>
  4017d4:	mov	w0, #0x1                   	// #1
  4017d8:	strb	w0, [x19, #512]
  4017dc:	ldr	x19, [sp, #16]
  4017e0:	ldp	x29, x30, [sp], #32
  4017e4:	ret
  4017e8:	b	401778 <ferror@plt+0xa8>
  4017ec:	sub	sp, sp, #0x80
  4017f0:	stp	x24, x23, [sp, #80]
  4017f4:	mov	w23, w0
  4017f8:	adrp	x0, 404000 <ferror@plt+0x2930>
  4017fc:	add	x0, x0, #0x570
  401800:	stp	x29, x30, [sp, #32]
  401804:	stp	x28, x27, [sp, #48]
  401808:	stp	x26, x25, [sp, #64]
  40180c:	stp	x22, x21, [sp, #96]
  401810:	stp	x20, x19, [sp, #112]
  401814:	add	x29, sp, #0x20
  401818:	mov	x22, x1
  40181c:	bl	401690 <getenv@plt>
  401820:	mov	x21, x0
  401824:	adrp	x0, 404000 <ferror@plt+0x2930>
  401828:	add	x0, x0, #0x57b
  40182c:	bl	401690 <getenv@plt>
  401830:	adrp	x8, 416000 <ferror@plt+0x14930>
  401834:	strb	wzr, [x8, #516]
  401838:	ldr	x8, [x22]
  40183c:	str	x0, [sp, #8]
  401840:	mov	x0, x8
  401844:	bl	4021e8 <ferror@plt+0xb18>
  401848:	adrp	x1, 404000 <ferror@plt+0x2930>
  40184c:	add	x1, x1, #0x99c
  401850:	mov	w0, #0x6                   	// #6
  401854:	bl	4016c0 <setlocale@plt>
  401858:	adrp	x19, 404000 <ferror@plt+0x2930>
  40185c:	add	x19, x19, #0x589
  401860:	adrp	x1, 404000 <ferror@plt+0x2930>
  401864:	add	x1, x1, #0x599
  401868:	mov	x0, x19
  40186c:	bl	4014b0 <bindtextdomain@plt>
  401870:	mov	x0, x19
  401874:	bl	401560 <textdomain@plt>
  401878:	adrp	x0, 402000 <ferror@plt+0x930>
  40187c:	add	x0, x0, #0xc
  401880:	bl	404428 <ferror@plt+0x2d58>
  401884:	adrp	x24, 404000 <ferror@plt+0x2930>
  401888:	adrp	x25, 404000 <ferror@plt+0x2930>
  40188c:	adrp	x19, 404000 <ferror@plt+0x2930>
  401890:	mov	w27, wzr
  401894:	mov	w28, wzr
  401898:	str	xzr, [sp, #16]
  40189c:	add	x24, x24, #0x5ab
  4018a0:	add	x25, x25, #0x4d0
  4018a4:	add	x19, x19, #0x460
  4018a8:	adrp	x26, 416000 <ferror@plt+0x14930>
  4018ac:	mov	w20, #0x1                   	// #1
  4018b0:	b	4018bc <ferror@plt+0x1ec>
  4018b4:	adrp	x8, 416000 <ferror@plt+0x14930>
  4018b8:	strb	w20, [x8, #516]
  4018bc:	mov	w0, w23
  4018c0:	mov	x1, x22
  4018c4:	mov	x2, x24
  4018c8:	mov	x3, x25
  4018cc:	mov	x4, xzr
  4018d0:	bl	401570 <getopt_long@plt>
  4018d4:	sub	w8, w0, #0x45
  4018d8:	cmp	w8, #0x23
  4018dc:	b.hi	4018f8 <ferror@plt+0x228>  // b.pmore
  4018e0:	adr	x9, 4018b4 <ferror@plt+0x1e4>
  4018e4:	ldrb	w10, [x19, x8]
  4018e8:	add	x9, x9, x10, lsl #2
  4018ec:	br	x9
  4018f0:	mov	w28, #0x1                   	// #1
  4018f4:	b	4018bc <ferror@plt+0x1ec>
  4018f8:	cbz	w0, 4018bc <ferror@plt+0x1ec>
  4018fc:	b	40191c <ferror@plt+0x24c>
  401900:	ldr	x8, [x26, #480]
  401904:	str	x8, [sp, #16]
  401908:	b	4018bc <ferror@plt+0x1ec>
  40190c:	ldr	x21, [x26, #480]
  401910:	b	4018bc <ferror@plt+0x1ec>
  401914:	mov	w27, #0x1                   	// #1
  401918:	b	4018bc <ferror@plt+0x1ec>
  40191c:	cmn	w0, #0x1
  401920:	b.ne	4019b4 <ferror@plt+0x2e4>  // b.any
  401924:	tbz	w28, #0, 4019bc <ferror@plt+0x2ec>
  401928:	adrp	x8, 416000 <ferror@plt+0x14930>
  40192c:	ldr	x0, [x8, #520]
  401930:	bl	401590 <basename@plt>
  401934:	mov	x1, x0
  401938:	adrp	x0, 404000 <ferror@plt+0x2930>
  40193c:	adrp	x2, 404000 <ferror@plt+0x2930>
  401940:	adrp	x3, 404000 <ferror@plt+0x2930>
  401944:	add	x0, x0, #0x5b5
  401948:	add	x2, x2, #0x589
  40194c:	add	x3, x3, #0x5c5
  401950:	bl	401660 <printf@plt>
  401954:	adrp	x1, 404000 <ferror@plt+0x2930>
  401958:	add	x1, x1, #0x5cc
  40195c:	mov	w2, #0x5                   	// #5
  401960:	mov	x0, xzr
  401964:	bl	401650 <dcgettext@plt>
  401968:	adrp	x1, 404000 <ferror@plt+0x2930>
  40196c:	adrp	x2, 404000 <ferror@plt+0x2930>
  401970:	add	x1, x1, #0x6a6
  401974:	add	x2, x2, #0x6bb
  401978:	bl	401660 <printf@plt>
  40197c:	adrp	x1, 404000 <ferror@plt+0x2930>
  401980:	add	x1, x1, #0x6dd
  401984:	mov	w2, #0x5                   	// #5
  401988:	mov	x0, xzr
  40198c:	bl	401650 <dcgettext@plt>
  401990:	mov	x19, x0
  401994:	adrp	x0, 404000 <ferror@plt+0x2930>
  401998:	add	x0, x0, #0x6ed
  40199c:	bl	402294 <ferror@plt+0xbc4>
  4019a0:	mov	x1, x0
  4019a4:	mov	x0, x19
  4019a8:	bl	401660 <printf@plt>
  4019ac:	mov	w0, wzr
  4019b0:	bl	4013d0 <exit@plt>
  4019b4:	mov	w0, #0x1                   	// #1
  4019b8:	bl	401b5c <ferror@plt+0x48c>
  4019bc:	tbz	w27, #0, 4019c8 <ferror@plt+0x2f8>
  4019c0:	mov	w0, wzr
  4019c4:	bl	401b5c <ferror@plt+0x48c>
  4019c8:	adrp	x19, 416000 <ferror@plt+0x14930>
  4019cc:	ldr	w8, [x19, #488]
  4019d0:	sub	w8, w23, w8
  4019d4:	cmp	w8, #0x3
  4019d8:	b.cs	401a04 <ferror@plt+0x334>  // b.hs, b.nlast
  4019dc:	adrp	x1, 404000 <ferror@plt+0x2930>
  4019e0:	add	x1, x1, #0x70f
  4019e4:	mov	w2, #0x5                   	// #5
  4019e8:	mov	x0, xzr
  4019ec:	bl	401650 <dcgettext@plt>
  4019f0:	mov	x2, x0
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	mov	w1, wzr
  4019fc:	bl	4013e0 <error@plt>
  401a00:	b	401a44 <ferror@plt+0x374>
  401a04:	b.eq	401a44 <ferror@plt+0x374>  // b.none
  401a08:	cmp	w8, #0x4
  401a0c:	b.eq	401a34 <ferror@plt+0x364>  // b.none
  401a10:	adrp	x1, 404000 <ferror@plt+0x2930>
  401a14:	add	x1, x1, #0x6fc
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	mov	x0, xzr
  401a20:	bl	401650 <dcgettext@plt>
  401a24:	mov	x2, x0
  401a28:	mov	w0, #0x1                   	// #1
  401a2c:	mov	w1, wzr
  401a30:	bl	4013e0 <error@plt>
  401a34:	ldrsw	x8, [x19, #488]
  401a38:	add	w9, w8, #0x1
  401a3c:	str	w9, [x19, #488]
  401a40:	ldr	x21, [x22, x8, lsl #3]
  401a44:	ldrsw	x9, [x19, #488]
  401a48:	add	w10, w9, #0x1
  401a4c:	add	w8, w9, #0x2
  401a50:	str	w10, [x19, #488]
  401a54:	ldr	x25, [x22, x9, lsl #3]
  401a58:	str	w8, [x19, #488]
  401a5c:	ldr	x24, [x22, w10, sxtw #3]
  401a60:	add	w9, w9, #0x3
  401a64:	cmp	w9, w23
  401a68:	str	w9, [x19, #488]
  401a6c:	b.ne	401b08 <ferror@plt+0x438>  // b.any
  401a70:	ldr	x23, [x22, w8, sxtw #3]
  401a74:	bl	401680 <__errno_location@plt>
  401a78:	mov	x22, x0
  401a7c:	str	wzr, [x0]
  401a80:	sub	x1, x29, #0x8
  401a84:	mov	w2, #0xa                   	// #10
  401a88:	mov	x0, x23
  401a8c:	bl	4013a0 <strtoul@plt>
  401a90:	ldr	w8, [x22]
  401a94:	cbnz	w8, 401ab0 <ferror@plt+0x3e0>
  401a98:	ldrb	w8, [x23]
  401a9c:	cbz	w8, 401ab0 <ferror@plt+0x3e0>
  401aa0:	ldur	x8, [x29, #-8]
  401aa4:	mov	x22, x0
  401aa8:	ldrb	w8, [x8]
  401aac:	cbz	w8, 401ab4 <ferror@plt+0x3e4>
  401ab0:	mov	w22, #0x63                  	// #99
  401ab4:	adrp	x8, 416000 <ferror@plt+0x14930>
  401ab8:	ldrb	w8, [x8, #516]
  401abc:	cmp	w8, #0x1
  401ac0:	b.ne	401adc <ferror@plt+0x40c>  // b.any
  401ac4:	mov	x0, x25
  401ac8:	bl	401d6c <ferror@plt+0x69c>
  401acc:	mov	x25, x0
  401ad0:	mov	x0, x24
  401ad4:	bl	401d6c <ferror@plt+0x69c>
  401ad8:	mov	x24, x0
  401adc:	ldr	x1, [sp, #8]
  401ae0:	cbz	x21, 401aec <ferror@plt+0x41c>
  401ae4:	ldrb	w8, [x21]
  401ae8:	cbnz	w8, 401b0c <ferror@plt+0x43c>
  401aec:	cmp	x22, #0x1
  401af0:	csel	x0, x25, x24, eq  // eq = none
  401af4:	adrp	x8, 416000 <ferror@plt+0x14930>
  401af8:	ldr	x1, [x8, #496]
  401afc:	bl	4013c0 <fputs@plt>
  401b00:	mov	w0, wzr
  401b04:	bl	4013d0 <exit@plt>
  401b08:	bl	401540 <abort@plt>
  401b0c:	cbz	x1, 401b20 <ferror@plt+0x450>
  401b10:	ldrb	w8, [x1]
  401b14:	cbz	w8, 401b20 <ferror@plt+0x450>
  401b18:	mov	x0, x21
  401b1c:	bl	4014b0 <bindtextdomain@plt>
  401b20:	ldr	x1, [sp, #16]
  401b24:	cbnz	x1, 401b44 <ferror@plt+0x474>
  401b28:	mov	w4, #0x5                   	// #5
  401b2c:	mov	x0, x21
  401b30:	mov	x1, x25
  401b34:	mov	x2, x24
  401b38:	mov	x3, x22
  401b3c:	bl	401600 <dcngettext@plt>
  401b40:	b	401af4 <ferror@plt+0x424>
  401b44:	mov	x0, x21
  401b48:	mov	x2, x25
  401b4c:	mov	x3, x24
  401b50:	mov	x4, x22
  401b54:	bl	401f34 <ferror@plt+0x864>
  401b58:	b	401af4 <ferror@plt+0x424>
  401b5c:	stp	x29, x30, [sp, #-32]!
  401b60:	stp	x20, x19, [sp, #16]
  401b64:	mov	w19, w0
  401b68:	mov	x29, sp
  401b6c:	cbnz	w0, 401d34 <ferror@plt+0x664>
  401b70:	adrp	x1, 404000 <ferror@plt+0x2930>
  401b74:	add	x1, x1, #0x764
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401650 <dcgettext@plt>
  401b84:	adrp	x8, 416000 <ferror@plt+0x14930>
  401b88:	ldr	x1, [x8, #520]
  401b8c:	bl	401660 <printf@plt>
  401b90:	mov	w0, #0xa                   	// #10
  401b94:	bl	4016a0 <putchar@plt>
  401b98:	adrp	x1, 404000 <ferror@plt+0x2930>
  401b9c:	add	x1, x1, #0x79e
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	mov	x0, xzr
  401ba8:	bl	401650 <dcgettext@plt>
  401bac:	bl	401660 <printf@plt>
  401bb0:	mov	w0, #0xa                   	// #10
  401bb4:	bl	4016a0 <putchar@plt>
  401bb8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401bbc:	add	x1, x1, #0x804
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	mov	x0, xzr
  401bc8:	bl	401650 <dcgettext@plt>
  401bcc:	bl	401660 <printf@plt>
  401bd0:	adrp	x1, 404000 <ferror@plt+0x2930>
  401bd4:	add	x1, x1, #0x84d
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, xzr
  401be0:	bl	401650 <dcgettext@plt>
  401be4:	bl	401660 <printf@plt>
  401be8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401bec:	add	x1, x1, #0x884
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	401650 <dcgettext@plt>
  401bfc:	bl	401660 <printf@plt>
  401c00:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c04:	add	x1, x1, #0x8cb
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	mov	x0, xzr
  401c10:	bl	401650 <dcgettext@plt>
  401c14:	bl	401660 <printf@plt>
  401c18:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c1c:	add	x1, x1, #0x904
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	401650 <dcgettext@plt>
  401c2c:	bl	401660 <printf@plt>
  401c30:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c34:	add	x1, x1, #0x94d
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	mov	x0, xzr
  401c40:	bl	401650 <dcgettext@plt>
  401c44:	bl	401660 <printf@plt>
  401c48:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c4c:	add	x1, x1, #0x99d
  401c50:	mov	w2, #0x5                   	// #5
  401c54:	mov	x0, xzr
  401c58:	bl	401650 <dcgettext@plt>
  401c5c:	bl	401660 <printf@plt>
  401c60:	mov	w0, #0xa                   	// #10
  401c64:	bl	4016a0 <putchar@plt>
  401c68:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c6c:	add	x1, x1, #0x9ea
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	bl	401650 <dcgettext@plt>
  401c7c:	bl	401660 <printf@plt>
  401c80:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c84:	add	x1, x1, #0x9ff
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	mov	x0, xzr
  401c90:	bl	401650 <dcgettext@plt>
  401c94:	bl	401660 <printf@plt>
  401c98:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c9c:	add	x1, x1, #0xa37
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	mov	x0, xzr
  401ca8:	bl	401650 <dcgettext@plt>
  401cac:	bl	401660 <printf@plt>
  401cb0:	mov	w0, #0xa                   	// #10
  401cb4:	bl	4016a0 <putchar@plt>
  401cb8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401cbc:	add	x1, x1, #0xa79
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	mov	x0, xzr
  401cc8:	bl	401650 <dcgettext@plt>
  401ccc:	mov	x20, x0
  401cd0:	adrp	x0, 404000 <ferror@plt+0x2930>
  401cd4:	add	x0, x0, #0xb93
  401cd8:	bl	401690 <getenv@plt>
  401cdc:	adrp	x8, 404000 <ferror@plt+0x2930>
  401ce0:	adrp	x9, 404000 <ferror@plt+0x2930>
  401ce4:	add	x8, x8, #0xb9f
  401ce8:	add	x9, x9, #0x599
  401cec:	cmp	x0, #0x0
  401cf0:	csel	x1, x9, x8, eq  // eq = none
  401cf4:	mov	x0, x20
  401cf8:	bl	401660 <printf@plt>
  401cfc:	mov	w0, #0xa                   	// #10
  401d00:	bl	4016a0 <putchar@plt>
  401d04:	adrp	x1, 404000 <ferror@plt+0x2930>
  401d08:	add	x1, x1, #0xbab
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	mov	x0, xzr
  401d14:	bl	401650 <dcgettext@plt>
  401d18:	adrp	x1, 404000 <ferror@plt+0x2930>
  401d1c:	adrp	x2, 404000 <ferror@plt+0x2930>
  401d20:	add	x1, x1, #0xbe8
  401d24:	add	x2, x2, #0xc12
  401d28:	bl	401660 <printf@plt>
  401d2c:	mov	w0, w19
  401d30:	bl	4013d0 <exit@plt>
  401d34:	adrp	x8, 416000 <ferror@plt+0x14930>
  401d38:	ldr	x20, [x8, #472]
  401d3c:	adrp	x1, 404000 <ferror@plt+0x2930>
  401d40:	add	x1, x1, #0x73d
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	mov	x0, xzr
  401d4c:	bl	401650 <dcgettext@plt>
  401d50:	adrp	x8, 416000 <ferror@plt+0x14930>
  401d54:	ldr	x2, [x8, #520]
  401d58:	mov	x1, x0
  401d5c:	mov	x0, x20
  401d60:	bl	4016b0 <fprintf@plt>
  401d64:	mov	w0, w19
  401d68:	bl	4013d0 <exit@plt>
  401d6c:	stp	x29, x30, [sp, #-48]!
  401d70:	stp	x20, x19, [sp, #32]
  401d74:	adrp	x19, 404000 <ferror@plt+0x2930>
  401d78:	stp	x22, x21, [sp, #16]
  401d7c:	mov	x20, x0
  401d80:	add	x19, x19, #0xc26
  401d84:	mov	x22, x0
  401d88:	mov	x29, sp
  401d8c:	ldrb	w8, [x22]
  401d90:	mov	x21, x22
  401d94:	cmp	w8, #0x5c
  401d98:	b.eq	401da8 <ferror@plt+0x6d8>  // b.none
  401d9c:	cbz	w8, 401f14 <ferror@plt+0x844>
  401da0:	add	x22, x21, #0x1
  401da4:	b	401d8c <ferror@plt+0x6bc>
  401da8:	mov	x22, x21
  401dac:	ldrb	w1, [x22, #1]!
  401db0:	cbz	w1, 401f14 <ferror@plt+0x844>
  401db4:	mov	w2, #0x12                  	// #18
  401db8:	mov	x0, x19
  401dbc:	bl	401630 <memchr@plt>
  401dc0:	cbz	x0, 401d8c <ferror@plt+0x6bc>
  401dc4:	mov	x0, x20
  401dc8:	bl	4013b0 <strlen@plt>
  401dcc:	bl	402a70 <ferror@plt+0x13a0>
  401dd0:	sub	x2, x21, x20
  401dd4:	mov	x1, x20
  401dd8:	mov	x19, x0
  401ddc:	add	x22, x0, x2
  401de0:	bl	401380 <memcpy@plt>
  401de4:	adrp	x9, 404000 <ferror@plt+0x2930>
  401de8:	mov	w8, #0x5c                  	// #92
  401dec:	add	x9, x9, #0x484
  401df0:	mov	w10, #0x7                   	// #7
  401df4:	mov	w11, #0x8                   	// #8
  401df8:	mov	w12, #0xc                   	// #12
  401dfc:	mov	w13, #0xa                   	// #10
  401e00:	mov	w14, #0xd                   	// #13
  401e04:	mov	w15, #0x9                   	// #9
  401e08:	mov	w16, #0xb                   	// #11
  401e0c:	mov	x18, x21
  401e10:	ldrb	w17, [x18, #1]!
  401e14:	sub	w17, w17, #0x30
  401e18:	cmp	w17, #0x46
  401e1c:	b.hi	401e8c <ferror@plt+0x7bc>  // b.pmore
  401e20:	adr	x0, 401e30 <ferror@plt+0x760>
  401e24:	ldrb	w1, [x9, x17]
  401e28:	add	x0, x0, x1, lsl #2
  401e2c:	br	x0
  401e30:	mov	x18, x21
  401e34:	ldrb	w1, [x18, #2]!
  401e38:	and	w0, w1, #0xf8
  401e3c:	cmp	w0, #0x30
  401e40:	b.ne	401e74 <ferror@plt+0x7a4>  // b.any
  401e44:	mov	x18, x21
  401e48:	ldrb	w0, [x18, #3]!
  401e4c:	add	w17, w1, w17, lsl #3
  401e50:	sub	w17, w17, #0x30
  401e54:	and	w1, w0, #0xf8
  401e58:	cmp	w1, #0x30
  401e5c:	b.ne	401e80 <ferror@plt+0x7b0>  // b.any
  401e60:	add	w17, w0, w17, lsl #3
  401e64:	sub	w17, w17, #0x30
  401e68:	add	x21, x21, #0x4
  401e6c:	strb	w17, [x22]
  401e70:	b	401f00 <ferror@plt+0x830>
  401e74:	mov	x21, x18
  401e78:	strb	w17, [x22]
  401e7c:	b	401f00 <ferror@plt+0x830>
  401e80:	mov	x21, x18
  401e84:	strb	w17, [x22]
  401e88:	b	401f00 <ferror@plt+0x830>
  401e8c:	mov	x21, x18
  401e90:	strb	w8, [x22]
  401e94:	b	401f00 <ferror@plt+0x830>
  401e98:	strb	w8, [x22]
  401e9c:	add	x21, x21, #0x2
  401ea0:	b	401f00 <ferror@plt+0x830>
  401ea4:	strb	w10, [x22], #1
  401ea8:	add	x21, x21, #0x2
  401eac:	b	401f00 <ferror@plt+0x830>
  401eb0:	strb	w11, [x22], #1
  401eb4:	add	x21, x21, #0x2
  401eb8:	b	401f00 <ferror@plt+0x830>
  401ebc:	strb	w12, [x22], #1
  401ec0:	add	x21, x21, #0x2
  401ec4:	b	401f00 <ferror@plt+0x830>
  401ec8:	strb	w13, [x22], #1
  401ecc:	add	x21, x21, #0x2
  401ed0:	b	401f00 <ferror@plt+0x830>
  401ed4:	strb	w14, [x22], #1
  401ed8:	add	x21, x21, #0x2
  401edc:	b	401f00 <ferror@plt+0x830>
  401ee0:	strb	w15, [x22], #1
  401ee4:	add	x21, x21, #0x2
  401ee8:	b	401f00 <ferror@plt+0x830>
  401eec:	strb	w16, [x22], #1
  401ef0:	add	x21, x21, #0x2
  401ef4:	b	401f00 <ferror@plt+0x830>
  401ef8:	add	x21, x21, #0x1
  401efc:	strb	w17, [x22], #1
  401f00:	ldrb	w17, [x21]
  401f04:	cbz	w17, 401f1c <ferror@plt+0x84c>
  401f08:	cmp	w17, #0x5c
  401f0c:	b.ne	401ef8 <ferror@plt+0x828>  // b.any
  401f10:	b	401e0c <ferror@plt+0x73c>
  401f14:	mov	x19, x20
  401f18:	b	401f20 <ferror@plt+0x850>
  401f1c:	strb	wzr, [x22]
  401f20:	mov	x0, x19
  401f24:	ldp	x20, x19, [sp, #32]
  401f28:	ldp	x22, x21, [sp, #16]
  401f2c:	ldp	x29, x30, [sp], #48
  401f30:	ret
  401f34:	stp	x29, x30, [sp, #-96]!
  401f38:	stp	x24, x23, [sp, #48]
  401f3c:	mov	x23, x0
  401f40:	mov	x0, x1
  401f44:	str	x27, [sp, #16]
  401f48:	stp	x26, x25, [sp, #32]
  401f4c:	stp	x22, x21, [sp, #64]
  401f50:	stp	x20, x19, [sp, #80]
  401f54:	mov	x29, sp
  401f58:	mov	x19, x4
  401f5c:	mov	x20, x3
  401f60:	mov	x21, x2
  401f64:	mov	x22, x1
  401f68:	bl	4013b0 <strlen@plt>
  401f6c:	mov	x24, x0
  401f70:	add	x27, x0, #0x1
  401f74:	mov	x0, x21
  401f78:	bl	4013b0 <strlen@plt>
  401f7c:	add	x25, x0, #0x1
  401f80:	add	x8, x25, x27
  401f84:	add	x8, x8, #0xf
  401f88:	and	x8, x8, #0xfffffffffffffff0
  401f8c:	mov	x9, sp
  401f90:	sub	x26, x9, x8
  401f94:	mov	sp, x26
  401f98:	mov	x0, x26
  401f9c:	mov	x1, x22
  401fa0:	mov	x2, x24
  401fa4:	bl	401380 <memcpy@plt>
  401fa8:	mov	w8, #0x4                   	// #4
  401fac:	add	x0, x26, x27
  401fb0:	mov	x1, x21
  401fb4:	mov	x2, x25
  401fb8:	strb	w8, [x26, x24]
  401fbc:	bl	401380 <memcpy@plt>
  401fc0:	mov	w4, #0x5                   	// #5
  401fc4:	mov	x0, x23
  401fc8:	mov	x1, x26
  401fcc:	mov	x2, x20
  401fd0:	mov	x3, x19
  401fd4:	bl	401600 <dcngettext@plt>
  401fd8:	cmp	x19, #0x1
  401fdc:	csel	x8, x21, x20, eq  // eq = none
  401fe0:	cmp	x0, x20
  401fe4:	ccmp	x0, x26, #0x4, ne  // ne = any
  401fe8:	csel	x0, x8, x0, eq  // eq = none
  401fec:	mov	sp, x29
  401ff0:	ldp	x20, x19, [sp, #80]
  401ff4:	ldp	x22, x21, [sp, #64]
  401ff8:	ldp	x24, x23, [sp, #48]
  401ffc:	ldp	x26, x25, [sp, #32]
  402000:	ldr	x27, [sp, #16]
  402004:	ldp	x29, x30, [sp], #96
  402008:	ret
  40200c:	stp	x29, x30, [sp, #-48]!
  402010:	adrp	x8, 416000 <ferror@plt+0x14930>
  402014:	ldr	x0, [x8, #496]
  402018:	str	x21, [sp, #16]
  40201c:	stp	x20, x19, [sp, #32]
  402020:	mov	x29, sp
  402024:	bl	4021d0 <ferror@plt+0xb00>
  402028:	cbz	w0, 402060 <ferror@plt+0x990>
  40202c:	bl	401680 <__errno_location@plt>
  402030:	ldr	w19, [x0]
  402034:	adrp	x1, 404000 <ferror@plt+0x2930>
  402038:	add	x1, x1, #0xc3b
  40203c:	mov	w2, #0x5                   	// #5
  402040:	mov	x0, xzr
  402044:	bl	401650 <dcgettext@plt>
  402048:	adrp	x2, 404000 <ferror@plt+0x2930>
  40204c:	mov	x3, x0
  402050:	add	x2, x2, #0xc38
  402054:	mov	w0, #0x1                   	// #1
  402058:	mov	w1, w19
  40205c:	bl	4013e0 <error@plt>
  402060:	bl	401680 <__errno_location@plt>
  402064:	str	wzr, [x0]
  402068:	adrp	x21, 416000 <ferror@plt+0x14930>
  40206c:	ldr	x20, [x21, #472]
  402070:	mov	x19, x0
  402074:	mov	x0, x20
  402078:	bl	4016d0 <ferror@plt>
  40207c:	cbnz	w0, 4020b4 <ferror@plt+0x9e4>
  402080:	mov	x0, x20
  402084:	bl	401610 <fflush@plt>
  402088:	cbnz	w0, 4020b4 <ferror@plt+0x9e4>
  40208c:	ldr	x0, [x21, #472]
  402090:	bl	401450 <fclose@plt>
  402094:	cbz	w0, 4020a4 <ferror@plt+0x9d4>
  402098:	ldr	w8, [x19]
  40209c:	cmp	w8, #0x9
  4020a0:	b.ne	4020bc <ferror@plt+0x9ec>  // b.any
  4020a4:	ldp	x20, x19, [sp, #32]
  4020a8:	ldr	x21, [sp, #16]
  4020ac:	ldp	x29, x30, [sp], #48
  4020b0:	ret
  4020b4:	ldr	x0, [x21, #472]
  4020b8:	bl	401450 <fclose@plt>
  4020bc:	mov	w0, #0x1                   	// #1
  4020c0:	bl	4013d0 <exit@plt>
  4020c4:	stp	x29, x30, [sp, #-16]!
  4020c8:	mov	w1, wzr
  4020cc:	mov	x29, sp
  4020d0:	bl	4020dc <ferror@plt+0xa0c>
  4020d4:	ldp	x29, x30, [sp], #16
  4020d8:	ret
  4020dc:	stp	x29, x30, [sp, #-48]!
  4020e0:	adrp	x8, 416000 <ferror@plt+0x14930>
  4020e4:	ldr	x8, [x8, #496]
  4020e8:	str	x21, [sp, #16]
  4020ec:	stp	x20, x19, [sp, #32]
  4020f0:	mov	x20, x0
  4020f4:	cmp	x8, x0
  4020f8:	mov	w21, w1
  4020fc:	mov	x29, sp
  402100:	b.ne	402120 <ferror@plt+0xa50>  // b.any
  402104:	adrp	x8, 416000 <ferror@plt+0x14930>
  402108:	ldrb	w9, [x8, #517]
  40210c:	tbz	w9, #0, 402118 <ferror@plt+0xa48>
  402110:	mov	w0, wzr
  402114:	b	402194 <ferror@plt+0xac4>
  402118:	mov	w9, #0x1                   	// #1
  40211c:	strb	w9, [x8, #517]
  402120:	bl	401680 <__errno_location@plt>
  402124:	mov	x19, x0
  402128:	str	wzr, [x0]
  40212c:	mov	x0, x20
  402130:	bl	4016d0 <ferror@plt>
  402134:	cbz	w0, 402168 <ferror@plt+0xa98>
  402138:	mov	x0, x20
  40213c:	bl	401610 <fflush@plt>
  402140:	cbnz	w0, 402178 <ferror@plt+0xaa8>
  402144:	mov	x1, x20
  402148:	bl	401430 <fputc@plt>
  40214c:	cmn	w0, #0x1
  402150:	b.eq	402178 <ferror@plt+0xaa8>  // b.none
  402154:	mov	x0, x20
  402158:	bl	401610 <fflush@plt>
  40215c:	cbnz	w0, 402178 <ferror@plt+0xaa8>
  402160:	str	wzr, [x19]
  402164:	b	402178 <ferror@plt+0xaa8>
  402168:	tbz	w21, #0, 4021a4 <ferror@plt+0xad4>
  40216c:	mov	x0, x20
  402170:	bl	401610 <fflush@plt>
  402174:	cbz	w0, 4021b4 <ferror@plt+0xae4>
  402178:	ldr	w21, [x19]
  40217c:	mov	x0, x20
  402180:	bl	401450 <fclose@plt>
  402184:	str	w21, [x19]
  402188:	ldr	w8, [x19]
  40218c:	cmp	w8, #0x20
  402190:	csetm	w0, ne  // ne = any
  402194:	ldp	x20, x19, [sp, #32]
  402198:	ldr	x21, [sp, #16]
  40219c:	ldp	x29, x30, [sp], #48
  4021a0:	ret
  4021a4:	mov	x0, x20
  4021a8:	bl	401450 <fclose@plt>
  4021ac:	cbnz	w0, 402188 <ferror@plt+0xab8>
  4021b0:	b	402194 <ferror@plt+0xac4>
  4021b4:	mov	x0, x20
  4021b8:	bl	401450 <fclose@plt>
  4021bc:	cbz	w0, 402194 <ferror@plt+0xac4>
  4021c0:	ldr	w8, [x19]
  4021c4:	cmp	w8, #0x9
  4021c8:	b.eq	402110 <ferror@plt+0xa40>  // b.none
  4021cc:	b	402188 <ferror@plt+0xab8>
  4021d0:	stp	x29, x30, [sp, #-16]!
  4021d4:	mov	w1, #0x1                   	// #1
  4021d8:	mov	x29, sp
  4021dc:	bl	4020dc <ferror@plt+0xa0c>
  4021e0:	ldp	x29, x30, [sp], #16
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-32]!
  4021ec:	stp	x20, x19, [sp, #16]
  4021f0:	mov	x29, sp
  4021f4:	cbz	x0, 402274 <ferror@plt+0xba4>
  4021f8:	mov	w1, #0x2f                  	// #47
  4021fc:	mov	x19, x0
  402200:	bl	401520 <strrchr@plt>
  402204:	cmp	x0, #0x0
  402208:	csinc	x20, x19, x0, eq  // eq = none
  40220c:	sub	x8, x20, x19
  402210:	cmp	x8, #0x7
  402214:	b.lt	402258 <ferror@plt+0xb88>  // b.tstop
  402218:	adrp	x1, 404000 <ferror@plt+0x2930>
  40221c:	sub	x0, x20, #0x7
  402220:	add	x1, x1, #0xc7f
  402224:	mov	w2, #0x7                   	// #7
  402228:	bl	4014a0 <strncmp@plt>
  40222c:	cbnz	w0, 402258 <ferror@plt+0xb88>
  402230:	adrp	x1, 404000 <ferror@plt+0x2930>
  402234:	add	x1, x1, #0xc87
  402238:	mov	w2, #0x3                   	// #3
  40223c:	mov	x0, x20
  402240:	bl	4014a0 <strncmp@plt>
  402244:	mov	x19, x20
  402248:	cbnz	w0, 402258 <ferror@plt+0xb88>
  40224c:	add	x19, x20, #0x3
  402250:	adrp	x8, 416000 <ferror@plt+0x14930>
  402254:	str	x19, [x8, #504]
  402258:	adrp	x8, 416000 <ferror@plt+0x14930>
  40225c:	adrp	x9, 416000 <ferror@plt+0x14930>
  402260:	str	x19, [x8, #520]
  402264:	str	x19, [x9, #464]
  402268:	ldp	x20, x19, [sp, #16]
  40226c:	ldp	x29, x30, [sp], #32
  402270:	ret
  402274:	adrp	x8, 416000 <ferror@plt+0x14930>
  402278:	ldr	x3, [x8, #472]
  40227c:	adrp	x0, 404000 <ferror@plt+0x2930>
  402280:	add	x0, x0, #0xc47
  402284:	mov	w1, #0x37                  	// #55
  402288:	mov	w2, #0x1                   	// #1
  40228c:	bl	4015f0 <fwrite@plt>
  402290:	bl	401540 <abort@plt>
  402294:	stp	x29, x30, [sp, #-48]!
  402298:	stp	x20, x19, [sp, #32]
  40229c:	mov	x19, x0
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	mov	x1, x19
  4022ac:	str	x21, [sp, #16]
  4022b0:	mov	x29, sp
  4022b4:	bl	401650 <dcgettext@plt>
  4022b8:	cmp	x0, x19
  4022bc:	b.eq	402314 <ferror@plt+0xc44>  // b.none
  4022c0:	mov	x1, x19
  4022c4:	mov	x20, x0
  4022c8:	bl	402328 <ferror@plt+0xc58>
  4022cc:	tbz	w0, #0, 4022d8 <ferror@plt+0xc08>
  4022d0:	mov	x19, x20
  4022d4:	b	402314 <ferror@plt+0xc44>
  4022d8:	mov	x0, x20
  4022dc:	bl	4013b0 <strlen@plt>
  4022e0:	mov	x21, x0
  4022e4:	mov	x0, x19
  4022e8:	bl	4013b0 <strlen@plt>
  4022ec:	add	x8, x21, x0
  4022f0:	add	x0, x8, #0x4
  4022f4:	bl	402a70 <ferror@plt+0x13a0>
  4022f8:	adrp	x1, 404000 <ferror@plt+0x2930>
  4022fc:	add	x1, x1, #0xc8b
  402300:	mov	x2, x20
  402304:	mov	x3, x19
  402308:	mov	x21, x0
  40230c:	bl	401410 <sprintf@plt>
  402310:	mov	x19, x21
  402314:	mov	x0, x19
  402318:	ldp	x20, x19, [sp, #32]
  40231c:	ldr	x21, [sp, #16]
  402320:	ldp	x29, x30, [sp], #48
  402324:	ret
  402328:	sub	sp, sp, #0xc0
  40232c:	mov	x8, x1
  402330:	stp	x20, x19, [sp, #176]
  402334:	mov	x20, x0
  402338:	mov	w1, #0x2                   	// #2
  40233c:	mov	x0, x8
  402340:	stp	x29, x30, [sp, #128]
  402344:	stp	x24, x23, [sp, #144]
  402348:	stp	x22, x21, [sp, #160]
  40234c:	add	x29, sp, #0x80
  402350:	bl	4027bc <ferror@plt+0x10ec>
  402354:	mov	x19, x0
  402358:	mov	w22, wzr
  40235c:	b	402368 <ferror@plt+0xc98>
  402360:	mov	w8, #0x2                   	// #2
  402364:	cbnz	w8, 402578 <ferror@plt+0xea8>
  402368:	ldrb	w8, [x20]
  40236c:	cbz	w8, 402578 <ferror@plt+0xea8>
  402370:	mov	x0, x20
  402374:	mov	x1, x19
  402378:	bl	402ed0 <ferror@plt+0x1800>
  40237c:	cbz	x0, 402360 <ferror@plt+0xc90>
  402380:	mov	x21, x0
  402384:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402388:	cmp	x0, #0x2
  40238c:	b.cc	4023e0 <ferror@plt+0xd10>  // b.lo, b.ul, b.last
  402390:	cmp	x20, x21
  402394:	str	x20, [sp, #80]
  402398:	strb	wzr, [sp, #64]
  40239c:	stur	xzr, [sp, #68]
  4023a0:	strb	wzr, [sp, #76]
  4023a4:	b.cc	4023c4 <ferror@plt+0xcf4>  // b.lo, b.ul, b.last
  4023a8:	b	40244c <ferror@plt+0xd7c>
  4023ac:	ldp	x10, x9, [sp, #80]
  4023b0:	strb	wzr, [sp, #76]
  4023b4:	add	x9, x10, x9
  4023b8:	cmp	x9, x21
  4023bc:	str	x9, [sp, #80]
  4023c0:	b.cs	402438 <ferror@plt+0xd68>  // b.hs, b.nlast
  4023c4:	add	x0, sp, #0x40
  4023c8:	bl	4037ac <ferror@plt+0x20dc>
  4023cc:	ldrb	w8, [sp, #96]
  4023d0:	ldr	w0, [sp, #100]
  4023d4:	cbz	w8, 4023ac <ferror@plt+0xcdc>
  4023d8:	cbnz	w0, 4023ac <ferror@plt+0xcdc>
  4023dc:	b	40259c <ferror@plt+0xecc>
  4023e0:	cmp	x20, x21
  4023e4:	b.cs	402404 <ferror@plt+0xd34>  // b.hs, b.nlast
  4023e8:	bl	4015b0 <__ctype_b_loc@plt>
  4023ec:	ldr	x8, [x0]
  4023f0:	ldurb	w9, [x21, #-1]
  4023f4:	ldrh	w8, [x8, x9, lsl #1]
  4023f8:	tst	w8, #0x8
  4023fc:	cset	w23, eq  // eq = none
  402400:	b	402408 <ferror@plt+0xd38>
  402404:	mov	w23, #0x1                   	// #1
  402408:	mov	x0, x19
  40240c:	bl	4013b0 <strlen@plt>
  402410:	ldrb	w24, [x21, x0]
  402414:	cbz	x24, 402528 <ferror@plt+0xe58>
  402418:	bl	4015b0 <__ctype_b_loc@plt>
  40241c:	ldr	x8, [x0]
  402420:	ldrh	w8, [x8, x24, lsl #1]
  402424:	tst	w8, #0x8
  402428:	cset	w8, eq  // eq = none
  40242c:	and	w8, w23, w8
  402430:	tbz	w8, #0, 402544 <ferror@plt+0xe74>
  402434:	b	402534 <ferror@plt+0xe64>
  402438:	cbz	w8, 40244c <ferror@plt+0xd7c>
  40243c:	bl	401640 <iswalnum@plt>
  402440:	cmp	w0, #0x0
  402444:	cset	w23, eq  // eq = none
  402448:	b	402450 <ferror@plt+0xd80>
  40244c:	mov	w23, #0x1                   	// #1
  402450:	str	x21, [sp, #80]
  402454:	strb	wzr, [sp, #64]
  402458:	stur	xzr, [sp, #68]
  40245c:	strb	wzr, [sp, #76]
  402460:	str	x19, [sp, #16]
  402464:	strb	wzr, [sp]
  402468:	stur	xzr, [sp, #4]
  40246c:	b	40248c <ferror@plt+0xdbc>
  402470:	ldp	x9, x8, [sp, #80]
  402474:	ldp	x11, x10, [sp, #16]
  402478:	strb	wzr, [sp, #76]
  40247c:	add	x8, x9, x8
  402480:	add	x9, x11, x10
  402484:	str	x8, [sp, #80]
  402488:	str	x9, [sp, #16]
  40248c:	mov	x0, sp
  402490:	strb	wzr, [sp, #12]
  402494:	bl	4037ac <ferror@plt+0x20dc>
  402498:	ldrb	w8, [sp, #32]
  40249c:	cbz	w8, 4024a8 <ferror@plt+0xdd8>
  4024a0:	ldr	w8, [sp, #36]
  4024a4:	cbz	w8, 4024c4 <ferror@plt+0xdf4>
  4024a8:	add	x0, sp, #0x40
  4024ac:	bl	4037ac <ferror@plt+0x20dc>
  4024b0:	ldrb	w8, [sp, #96]
  4024b4:	cbz	w8, 402470 <ferror@plt+0xda0>
  4024b8:	ldr	w8, [sp, #100]
  4024bc:	cbnz	w8, 402470 <ferror@plt+0xda0>
  4024c0:	b	40259c <ferror@plt+0xecc>
  4024c4:	add	x0, sp, #0x40
  4024c8:	bl	4037ac <ferror@plt+0x20dc>
  4024cc:	ldrb	w9, [sp, #96]
  4024d0:	mov	w8, #0x1                   	// #1
  4024d4:	cbz	w9, 4024ec <ferror@plt+0xe1c>
  4024d8:	ldr	w0, [sp, #100]
  4024dc:	cbz	w0, 4024ec <ferror@plt+0xe1c>
  4024e0:	bl	401640 <iswalnum@plt>
  4024e4:	cmp	w0, #0x0
  4024e8:	cset	w8, eq  // eq = none
  4024ec:	and	w8, w23, w8
  4024f0:	tbnz	w8, #0, 402534 <ferror@plt+0xe64>
  4024f4:	add	x0, sp, #0x40
  4024f8:	str	x21, [sp, #80]
  4024fc:	strb	wzr, [sp, #64]
  402500:	stur	xzr, [sp, #68]
  402504:	strb	wzr, [sp, #76]
  402508:	bl	4037ac <ferror@plt+0x20dc>
  40250c:	ldrb	w8, [sp, #96]
  402510:	cbz	w8, 402560 <ferror@plt+0xe90>
  402514:	ldr	w8, [sp, #100]
  402518:	cbnz	w8, 402560 <ferror@plt+0xe90>
  40251c:	mov	w8, #0x2                   	// #2
  402520:	cbnz	w8, 402364 <ferror@plt+0xc94>
  402524:	b	402570 <ferror@plt+0xea0>
  402528:	mov	w8, #0x1                   	// #1
  40252c:	and	w8, w23, w8
  402530:	tbz	w8, #0, 402544 <ferror@plt+0xe74>
  402534:	mov	w22, #0x1                   	// #1
  402538:	mov	w8, #0x2                   	// #2
  40253c:	cbnz	w8, 402364 <ferror@plt+0xc94>
  402540:	b	402570 <ferror@plt+0xea0>
  402544:	ldrb	w8, [x21], #1
  402548:	cmp	w8, #0x0
  40254c:	cset	w8, eq  // eq = none
  402550:	lsl	w8, w8, #1
  402554:	csel	x20, x20, x21, eq  // eq = none
  402558:	cbnz	w8, 402364 <ferror@plt+0xc94>
  40255c:	b	402570 <ferror@plt+0xea0>
  402560:	ldr	x9, [sp, #88]
  402564:	mov	w8, wzr
  402568:	add	x20, x21, x9
  40256c:	cbnz	wzr, 402364 <ferror@plt+0xc94>
  402570:	mov	w8, wzr
  402574:	b	402364 <ferror@plt+0xc94>
  402578:	mov	x0, x19
  40257c:	bl	4015c0 <free@plt>
  402580:	and	w0, w22, #0x1
  402584:	ldp	x20, x19, [sp, #176]
  402588:	ldp	x22, x21, [sp, #160]
  40258c:	ldp	x24, x23, [sp, #144]
  402590:	ldp	x29, x30, [sp, #128]
  402594:	add	sp, sp, #0xc0
  402598:	ret
  40259c:	bl	401540 <abort@plt>
  4025a0:	stp	x29, x30, [sp, #-80]!
  4025a4:	stp	x22, x21, [sp, #48]
  4025a8:	mov	x22, x0
  4025ac:	stp	x20, x19, [sp, #64]
  4025b0:	mov	x20, x1
  4025b4:	mov	w2, #0x5                   	// #5
  4025b8:	mov	x0, xzr
  4025bc:	mov	x1, x22
  4025c0:	stp	x26, x25, [sp, #16]
  4025c4:	stp	x24, x23, [sp, #32]
  4025c8:	mov	x29, sp
  4025cc:	bl	401650 <dcgettext@plt>
  4025d0:	mov	x19, x0
  4025d4:	bl	402cc4 <ferror@plt+0x15f4>
  4025d8:	adrp	x1, 404000 <ferror@plt+0x2930>
  4025dc:	add	x1, x1, #0xc93
  4025e0:	mov	x21, x0
  4025e4:	bl	402c58 <ferror@plt+0x1588>
  4025e8:	cbz	w0, 402690 <ferror@plt+0xfc0>
  4025ec:	adrp	x24, 404000 <ferror@plt+0x2930>
  4025f0:	add	x24, x24, #0xc93
  4025f4:	mov	x0, x20
  4025f8:	mov	x1, x24
  4025fc:	mov	x2, x21
  402600:	bl	402c1c <ferror@plt+0x154c>
  402604:	mov	x23, x0
  402608:	mov	x0, x21
  40260c:	bl	4013b0 <strlen@plt>
  402610:	mov	x25, x0
  402614:	add	x0, x0, #0xb
  402618:	bl	402a70 <ferror@plt+0x13a0>
  40261c:	mov	x1, x21
  402620:	mov	x2, x25
  402624:	mov	x26, x0
  402628:	bl	401380 <memcpy@plt>
  40262c:	adrp	x8, 404000 <ferror@plt+0x2930>
  402630:	add	x8, x8, #0xc99
  402634:	ldr	x8, [x8]
  402638:	mov	w10, #0x494c                	// #18764
  40263c:	add	x9, x26, x25
  402640:	movk	w10, #0x54, lsl #16
  402644:	mov	x0, x20
  402648:	mov	x1, x24
  40264c:	mov	x2, x26
  402650:	stur	w10, [x9, #7]
  402654:	str	x8, [x9]
  402658:	bl	402c1c <ferror@plt+0x154c>
  40265c:	mov	x20, x0
  402660:	mov	x0, x26
  402664:	bl	4015c0 <free@plt>
  402668:	cbz	x20, 402688 <ferror@plt+0xfb8>
  40266c:	mov	w1, #0x3f                  	// #63
  402670:	mov	x0, x20
  402674:	bl	4015e0 <strchr@plt>
  402678:	cbz	x0, 4026a0 <ferror@plt+0xfd0>
  40267c:	mov	x0, x20
  402680:	bl	4015c0 <free@plt>
  402684:	mov	x20, xzr
  402688:	mov	x21, xzr
  40268c:	b	4026a4 <ferror@plt+0xfd4>
  402690:	mov	x21, xzr
  402694:	mov	x24, xzr
  402698:	mov	x23, x20
  40269c:	b	4026a8 <ferror@plt+0xfd8>
  4026a0:	mov	x21, x20
  4026a4:	mov	x24, x23
  4026a8:	cmp	x20, #0x0
  4026ac:	csel	x8, x22, x20, eq  // eq = none
  4026b0:	cmp	x23, #0x0
  4026b4:	mov	x0, x19
  4026b8:	mov	x1, x22
  4026bc:	csel	x25, x23, x8, ne  // ne = any
  4026c0:	bl	401580 <strcmp@plt>
  4026c4:	cbz	w0, 40271c <ferror@plt+0x104c>
  4026c8:	mov	x0, x19
  4026cc:	mov	x1, x22
  4026d0:	bl	402328 <ferror@plt+0xc58>
  4026d4:	tbnz	w0, #0, 402700 <ferror@plt+0x1030>
  4026d8:	cbz	x23, 4026ec <ferror@plt+0x101c>
  4026dc:	mov	x0, x19
  4026e0:	mov	x1, x23
  4026e4:	bl	402328 <ferror@plt+0xc58>
  4026e8:	tbnz	w0, #0, 402700 <ferror@plt+0x1030>
  4026ec:	cbz	x20, 40274c <ferror@plt+0x107c>
  4026f0:	mov	x0, x19
  4026f4:	mov	x1, x20
  4026f8:	bl	402328 <ferror@plt+0xc58>
  4026fc:	tbz	w0, #0, 40274c <ferror@plt+0x107c>
  402700:	cbz	x24, 40270c <ferror@plt+0x103c>
  402704:	mov	x0, x24
  402708:	bl	4015c0 <free@plt>
  40270c:	cbz	x21, 4027a0 <ferror@plt+0x10d0>
  402710:	mov	x0, x21
  402714:	bl	4015c0 <free@plt>
  402718:	b	4027a0 <ferror@plt+0x10d0>
  40271c:	cbz	x24, 402730 <ferror@plt+0x1060>
  402720:	cmp	x24, x25
  402724:	b.eq	402730 <ferror@plt+0x1060>  // b.none
  402728:	mov	x0, x24
  40272c:	bl	4015c0 <free@plt>
  402730:	cbz	x21, 402744 <ferror@plt+0x1074>
  402734:	cmp	x21, x25
  402738:	b.eq	402744 <ferror@plt+0x1074>  // b.none
  40273c:	mov	x0, x21
  402740:	bl	4015c0 <free@plt>
  402744:	mov	x19, x25
  402748:	b	4027a0 <ferror@plt+0x10d0>
  40274c:	mov	x0, x19
  402750:	bl	4013b0 <strlen@plt>
  402754:	mov	x20, x0
  402758:	mov	x0, x25
  40275c:	bl	4013b0 <strlen@plt>
  402760:	add	x8, x20, x0
  402764:	add	x0, x8, #0x4
  402768:	bl	402a70 <ferror@plt+0x13a0>
  40276c:	adrp	x1, 404000 <ferror@plt+0x2930>
  402770:	add	x1, x1, #0xc8b
  402774:	mov	x2, x19
  402778:	mov	x3, x25
  40277c:	mov	x20, x0
  402780:	bl	401410 <sprintf@plt>
  402784:	cbz	x24, 402790 <ferror@plt+0x10c0>
  402788:	mov	x0, x24
  40278c:	bl	4015c0 <free@plt>
  402790:	cbz	x21, 40279c <ferror@plt+0x10cc>
  402794:	mov	x0, x21
  402798:	bl	4015c0 <free@plt>
  40279c:	mov	x19, x20
  4027a0:	mov	x0, x19
  4027a4:	ldp	x20, x19, [sp, #64]
  4027a8:	ldp	x22, x21, [sp, #48]
  4027ac:	ldp	x24, x23, [sp, #32]
  4027b0:	ldp	x26, x25, [sp, #16]
  4027b4:	ldp	x29, x30, [sp], #80
  4027b8:	ret
  4027bc:	sub	sp, sp, #0x80
  4027c0:	stp	x29, x30, [sp, #80]
  4027c4:	stp	x22, x21, [sp, #96]
  4027c8:	stp	x20, x19, [sp, #112]
  4027cc:	add	x29, sp, #0x50
  4027d0:	mov	w20, w1
  4027d4:	bl	401510 <strdup@plt>
  4027d8:	cbz	x0, 402a2c <ferror@plt+0x135c>
  4027dc:	mov	x19, x0
  4027e0:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4027e4:	cmp	x0, #0x2
  4027e8:	b.cc	40298c <ferror@plt+0x12bc>  // b.lo, b.ul, b.last
  4027ec:	cbz	w20, 402878 <ferror@plt+0x11a8>
  4027f0:	mov	x0, x19
  4027f4:	str	x19, [sp, #32]
  4027f8:	bl	4013b0 <strlen@plt>
  4027fc:	ldr	x9, [sp, #32]
  402800:	add	x8, x19, x0
  402804:	str	x8, [sp, #8]
  402808:	strb	wzr, [sp, #16]
  40280c:	cmp	x9, x8
  402810:	stur	xzr, [sp, #20]
  402814:	strb	wzr, [sp, #28]
  402818:	b.cs	402854 <ferror@plt+0x1184>  // b.hs, b.nlast
  40281c:	add	x0, sp, #0x8
  402820:	bl	402d00 <ferror@plt+0x1630>
  402824:	ldrb	w8, [sp, #48]
  402828:	cbz	w8, 402854 <ferror@plt+0x1184>
  40282c:	ldr	w0, [sp, #52]
  402830:	bl	401460 <iswspace@plt>
  402834:	cbz	w0, 402854 <ferror@plt+0x1184>
  402838:	ldp	x9, x8, [sp, #32]
  40283c:	ldr	x10, [sp, #8]
  402840:	add	x8, x9, x8
  402844:	str	x8, [sp, #32]
  402848:	cmp	x8, x10
  40284c:	strb	wzr, [sp, #28]
  402850:	b.cc	40281c <ferror@plt+0x114c>  // b.lo, b.ul, b.last
  402854:	ldr	x21, [sp, #32]
  402858:	mov	x0, x21
  40285c:	bl	4013b0 <strlen@plt>
  402860:	add	x2, x0, #0x1
  402864:	mov	x0, x19
  402868:	mov	x1, x21
  40286c:	bl	401390 <memmove@plt>
  402870:	cmp	w20, #0x1
  402874:	b.eq	402a14 <ferror@plt+0x1344>  // b.none
  402878:	mov	x0, x19
  40287c:	str	x19, [sp, #32]
  402880:	bl	4013b0 <strlen@plt>
  402884:	ldr	x9, [sp, #32]
  402888:	add	x8, x19, x0
  40288c:	mov	w21, wzr
  402890:	str	x8, [sp, #8]
  402894:	cmp	x9, x8
  402898:	strb	wzr, [sp, #16]
  40289c:	stur	xzr, [sp, #20]
  4028a0:	strb	wzr, [sp, #28]
  4028a4:	b.cc	4028d8 <ferror@plt+0x1208>  // b.lo, b.ul, b.last
  4028a8:	cmp	w21, #0x2
  4028ac:	b.ne	402a14 <ferror@plt+0x1344>  // b.any
  4028b0:	strb	wzr, [x20]
  4028b4:	b	402a14 <ferror@plt+0x1344>
  4028b8:	mov	w21, #0x1                   	// #1
  4028bc:	ldp	x9, x8, [sp, #32]
  4028c0:	ldr	x10, [sp, #8]
  4028c4:	strb	wzr, [sp, #28]
  4028c8:	add	x8, x9, x8
  4028cc:	cmp	x8, x10
  4028d0:	str	x8, [sp, #32]
  4028d4:	b.cs	4028a8 <ferror@plt+0x11d8>  // b.hs, b.nlast
  4028d8:	add	x0, sp, #0x8
  4028dc:	bl	402d00 <ferror@plt+0x1630>
  4028e0:	cmp	w21, #0x2
  4028e4:	b.eq	402970 <ferror@plt+0x12a0>  // b.none
  4028e8:	cmp	w21, #0x1
  4028ec:	b.eq	402934 <ferror@plt+0x1264>  // b.none
  4028f0:	cbnz	w21, 4028b8 <ferror@plt+0x11e8>
  4028f4:	ldrb	w8, [sp, #48]
  4028f8:	cbz	w8, 402910 <ferror@plt+0x1240>
  4028fc:	ldr	w0, [sp, #52]
  402900:	bl	401460 <iswspace@plt>
  402904:	cbz	w0, 402910 <ferror@plt+0x1240>
  402908:	mov	w21, wzr
  40290c:	b	4028bc <ferror@plt+0x11ec>
  402910:	ldrb	w8, [sp, #48]
  402914:	cbz	w8, 4028b8 <ferror@plt+0x11e8>
  402918:	ldr	w0, [sp, #52]
  40291c:	bl	401460 <iswspace@plt>
  402920:	cbz	w0, 4028b8 <ferror@plt+0x11e8>
  402924:	cmp	w21, #0x2
  402928:	b.eq	402970 <ferror@plt+0x12a0>  // b.none
  40292c:	cmp	w21, #0x1
  402930:	b.ne	4028b8 <ferror@plt+0x11e8>  // b.any
  402934:	ldrb	w8, [sp, #48]
  402938:	cbz	w8, 4028b8 <ferror@plt+0x11e8>
  40293c:	ldr	w0, [sp, #52]
  402940:	bl	401460 <iswspace@plt>
  402944:	cbz	w0, 4028b8 <ferror@plt+0x11e8>
  402948:	ldrb	w8, [sp, #48]
  40294c:	cbz	w8, 402968 <ferror@plt+0x1298>
  402950:	ldr	w0, [sp, #52]
  402954:	bl	401460 <iswspace@plt>
  402958:	cbz	w0, 402968 <ferror@plt+0x1298>
  40295c:	ldr	x20, [sp, #32]
  402960:	mov	w21, #0x2                   	// #2
  402964:	b	4028bc <ferror@plt+0x11ec>
  402968:	cmp	w21, #0x2
  40296c:	b.ne	4028b8 <ferror@plt+0x11e8>  // b.any
  402970:	ldrb	w8, [sp, #48]
  402974:	cbz	w8, 4028b8 <ferror@plt+0x11e8>
  402978:	ldr	w0, [sp, #52]
  40297c:	bl	401460 <iswspace@plt>
  402980:	cbz	w0, 4028b8 <ferror@plt+0x11e8>
  402984:	mov	w21, #0x2                   	// #2
  402988:	b	4028bc <ferror@plt+0x11ec>
  40298c:	cbz	w20, 4029dc <ferror@plt+0x130c>
  402990:	ldrb	w22, [x19]
  402994:	mov	x21, x19
  402998:	cbz	w22, 4029bc <ferror@plt+0x12ec>
  40299c:	bl	4015b0 <__ctype_b_loc@plt>
  4029a0:	ldr	x8, [x0]
  4029a4:	mov	x21, x19
  4029a8:	and	x9, x22, #0xff
  4029ac:	ldrh	w9, [x8, x9, lsl #1]
  4029b0:	tbz	w9, #13, 4029bc <ferror@plt+0x12ec>
  4029b4:	ldrb	w22, [x21, #1]!
  4029b8:	cbnz	w22, 4029a8 <ferror@plt+0x12d8>
  4029bc:	mov	x0, x21
  4029c0:	bl	4013b0 <strlen@plt>
  4029c4:	add	x2, x0, #0x1
  4029c8:	mov	x0, x19
  4029cc:	mov	x1, x21
  4029d0:	bl	401390 <memmove@plt>
  4029d4:	cmp	w20, #0x1
  4029d8:	b.eq	402a14 <ferror@plt+0x1344>  // b.none
  4029dc:	mov	x0, x19
  4029e0:	bl	4013b0 <strlen@plt>
  4029e4:	add	x8, x19, x0
  4029e8:	sub	x20, x8, #0x1
  4029ec:	cmp	x20, x19
  4029f0:	b.cc	402a14 <ferror@plt+0x1344>  // b.lo, b.ul, b.last
  4029f4:	bl	4015b0 <__ctype_b_loc@plt>
  4029f8:	ldr	x8, [x0]
  4029fc:	ldrb	w9, [x20]
  402a00:	ldrh	w8, [x8, x9, lsl #1]
  402a04:	tbz	w8, #13, 402a14 <ferror@plt+0x1344>
  402a08:	strb	wzr, [x20], #-1
  402a0c:	cmp	x20, x19
  402a10:	b.cs	4029f8 <ferror@plt+0x1328>  // b.hs, b.nlast
  402a14:	mov	x0, x19
  402a18:	ldp	x20, x19, [sp, #112]
  402a1c:	ldp	x22, x21, [sp, #96]
  402a20:	ldp	x29, x30, [sp, #80]
  402a24:	add	sp, sp, #0x80
  402a28:	ret
  402a2c:	bl	402a30 <ferror@plt+0x1360>
  402a30:	stp	x29, x30, [sp, #-32]!
  402a34:	adrp	x8, 416000 <ferror@plt+0x14930>
  402a38:	str	x19, [sp, #16]
  402a3c:	ldr	w19, [x8, #456]
  402a40:	adrp	x1, 404000 <ferror@plt+0x2930>
  402a44:	add	x1, x1, #0xd59
  402a48:	mov	w2, #0x5                   	// #5
  402a4c:	mov	x0, xzr
  402a50:	mov	x29, sp
  402a54:	bl	401650 <dcgettext@plt>
  402a58:	mov	x2, x0
  402a5c:	mov	w0, w19
  402a60:	mov	w1, wzr
  402a64:	bl	4013e0 <error@plt>
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	bl	4013d0 <exit@plt>
  402a70:	stp	x29, x30, [sp, #-32]!
  402a74:	str	x19, [sp, #16]
  402a78:	mov	x29, sp
  402a7c:	mov	x19, x0
  402a80:	bl	401480 <malloc@plt>
  402a84:	cbnz	x0, 402a90 <ferror@plt+0x13c0>
  402a88:	mov	x0, x19
  402a8c:	bl	402a9c <ferror@plt+0x13cc>
  402a90:	ldr	x19, [sp, #16]
  402a94:	ldp	x29, x30, [sp], #32
  402a98:	ret
  402a9c:	stp	x29, x30, [sp, #-16]!
  402aa0:	mov	x29, sp
  402aa4:	cbz	x0, 402ab8 <ferror@plt+0x13e8>
  402aa8:	mov	x0, xzr
  402aac:	cbz	x0, 402ac4 <ferror@plt+0x13f4>
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	mov	w0, #0x1                   	// #1
  402abc:	bl	401480 <malloc@plt>
  402ac0:	cbnz	x0, 402ab0 <ferror@plt+0x13e0>
  402ac4:	bl	402a30 <ferror@plt+0x1360>
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	umulh	x8, x1, x0
  402ad0:	str	x19, [sp, #16]
  402ad4:	mov	x29, sp
  402ad8:	cbnz	x8, 402b00 <ferror@plt+0x1430>
  402adc:	mul	x19, x1, x0
  402ae0:	mov	x0, x19
  402ae4:	bl	401480 <malloc@plt>
  402ae8:	cbnz	x0, 402af4 <ferror@plt+0x1424>
  402aec:	mov	x0, x19
  402af0:	bl	402a9c <ferror@plt+0x13cc>
  402af4:	ldr	x19, [sp, #16]
  402af8:	ldp	x29, x30, [sp], #32
  402afc:	ret
  402b00:	bl	402a30 <ferror@plt+0x1360>
  402b04:	stp	x29, x30, [sp, #-32]!
  402b08:	stp	x20, x19, [sp, #16]
  402b0c:	mov	x29, sp
  402b10:	mov	x19, x0
  402b14:	bl	402a70 <ferror@plt+0x13a0>
  402b18:	mov	w1, wzr
  402b1c:	mov	x2, x19
  402b20:	mov	x20, x0
  402b24:	bl	4014d0 <memset@plt>
  402b28:	mov	x0, x20
  402b2c:	ldp	x20, x19, [sp, #16]
  402b30:	ldp	x29, x30, [sp], #32
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	str	x19, [sp, #16]
  402b40:	mov	x29, sp
  402b44:	mov	x19, x0
  402b48:	bl	4014e0 <calloc@plt>
  402b4c:	cbnz	x0, 402b58 <ferror@plt+0x1488>
  402b50:	mov	x0, x19
  402b54:	bl	402a9c <ferror@plt+0x13cc>
  402b58:	ldr	x19, [sp, #16]
  402b5c:	ldp	x29, x30, [sp], #32
  402b60:	ret
  402b64:	stp	x29, x30, [sp, #-32]!
  402b68:	str	x19, [sp, #16]
  402b6c:	mov	x19, x1
  402b70:	mov	x29, sp
  402b74:	cbz	x0, 402b90 <ferror@plt+0x14c0>
  402b78:	mov	x1, x19
  402b7c:	bl	401500 <realloc@plt>
  402b80:	cbnz	x0, 402b98 <ferror@plt+0x14c8>
  402b84:	mov	x0, x19
  402b88:	bl	402a9c <ferror@plt+0x13cc>
  402b8c:	b	402b98 <ferror@plt+0x14c8>
  402b90:	mov	x0, x19
  402b94:	bl	402a70 <ferror@plt+0x13a0>
  402b98:	ldr	x19, [sp, #16]
  402b9c:	ldp	x29, x30, [sp], #32
  402ba0:	ret
  402ba4:	stp	x29, x30, [sp, #-32]!
  402ba8:	str	x19, [sp, #16]
  402bac:	mov	x29, sp
  402bb0:	bl	403978 <ferror@plt+0x22a8>
  402bb4:	mov	w19, w0
  402bb8:	tbz	w0, #31, 402bcc <ferror@plt+0x14fc>
  402bbc:	bl	401680 <__errno_location@plt>
  402bc0:	ldr	w8, [x0]
  402bc4:	cmp	w8, #0xc
  402bc8:	b.eq	402bdc <ferror@plt+0x150c>  // b.none
  402bcc:	mov	w0, w19
  402bd0:	ldr	x19, [sp, #16]
  402bd4:	ldp	x29, x30, [sp], #32
  402bd8:	ret
  402bdc:	bl	402a30 <ferror@plt+0x1360>
  402be0:	stp	x29, x30, [sp, #-32]!
  402be4:	str	x19, [sp, #16]
  402be8:	mov	x29, sp
  402bec:	bl	403bf0 <ferror@plt+0x2520>
  402bf0:	mov	x19, x0
  402bf4:	cbnz	x0, 402c08 <ferror@plt+0x1538>
  402bf8:	bl	401680 <__errno_location@plt>
  402bfc:	ldr	w8, [x0]
  402c00:	cmp	w8, #0xc
  402c04:	b.eq	402c18 <ferror@plt+0x1548>  // b.none
  402c08:	mov	x0, x19
  402c0c:	ldr	x19, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #32
  402c14:	ret
  402c18:	bl	402a30 <ferror@plt+0x1360>
  402c1c:	stp	x29, x30, [sp, #-32]!
  402c20:	str	x19, [sp, #16]
  402c24:	mov	x29, sp
  402c28:	bl	403e3c <ferror@plt+0x276c>
  402c2c:	mov	x19, x0
  402c30:	cbnz	x0, 402c44 <ferror@plt+0x1574>
  402c34:	bl	401680 <__errno_location@plt>
  402c38:	ldr	w8, [x0]
  402c3c:	cmp	w8, #0xc
  402c40:	b.eq	402c54 <ferror@plt+0x1584>  // b.none
  402c44:	mov	x0, x19
  402c48:	ldr	x19, [sp, #16]
  402c4c:	ldp	x29, x30, [sp], #32
  402c50:	ret
  402c54:	bl	402a30 <ferror@plt+0x1360>
  402c58:	stp	x29, x30, [sp, #-48]!
  402c5c:	cmp	x0, x1
  402c60:	str	x21, [sp, #16]
  402c64:	stp	x20, x19, [sp, #32]
  402c68:	mov	x29, sp
  402c6c:	b.eq	402cb0 <ferror@plt+0x15e0>  // b.none
  402c70:	mov	x19, x1
  402c74:	mov	x20, x0
  402c78:	ldrb	w0, [x20]
  402c7c:	bl	404140 <ferror@plt+0x2a70>
  402c80:	ldrb	w8, [x19]
  402c84:	mov	w21, w0
  402c88:	mov	w0, w8
  402c8c:	bl	404140 <ferror@plt+0x2a70>
  402c90:	ands	w8, w21, #0xff
  402c94:	b.eq	402ca8 <ferror@plt+0x15d8>  // b.none
  402c98:	add	x20, x20, #0x1
  402c9c:	cmp	w8, w0, uxtb
  402ca0:	add	x19, x19, #0x1
  402ca4:	b.eq	402c78 <ferror@plt+0x15a8>  // b.none
  402ca8:	sub	w0, w8, w0, uxtb
  402cac:	b	402cb4 <ferror@plt+0x15e4>
  402cb0:	mov	w0, wzr
  402cb4:	ldp	x20, x19, [sp, #32]
  402cb8:	ldr	x21, [sp, #16]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	stp	x29, x30, [sp, #-16]!
  402cc8:	mov	w0, #0xe                   	// #14
  402ccc:	mov	x29, sp
  402cd0:	bl	401470 <nl_langinfo@plt>
  402cd4:	adrp	x8, 404000 <ferror@plt+0x2930>
  402cd8:	add	x8, x8, #0x99c
  402cdc:	cmp	x0, #0x0
  402ce0:	csel	x8, x8, x0, eq  // eq = none
  402ce4:	ldrb	w9, [x8]
  402ce8:	adrp	x10, 404000 <ferror@plt+0x2930>
  402cec:	add	x10, x10, #0xd6a
  402cf0:	cmp	w9, #0x0
  402cf4:	csel	x0, x10, x8, eq  // eq = none
  402cf8:	ldp	x29, x30, [sp], #16
  402cfc:	ret
  402d00:	stp	x29, x30, [sp, #-48]!
  402d04:	stp	x20, x19, [sp, #32]
  402d08:	ldrb	w8, [x0, #20]
  402d0c:	str	x21, [sp, #16]
  402d10:	mov	x29, sp
  402d14:	cbnz	w8, 402df8 <ferror@plt+0x1728>
  402d18:	ldrb	w8, [x0, #8]
  402d1c:	mov	x19, x0
  402d20:	cbnz	w8, 402d64 <ferror@plt+0x1694>
  402d24:	ldr	x8, [x19, #24]
  402d28:	ldrb	w0, [x8]
  402d2c:	bl	4042dc <ferror@plt+0x2c0c>
  402d30:	tbz	w0, #0, 402d50 <ferror@plt+0x1680>
  402d34:	ldr	x8, [x19, #24]
  402d38:	mov	w9, #0x1                   	// #1
  402d3c:	str	x9, [x19, #32]
  402d40:	ldrb	w8, [x8]
  402d44:	strb	w9, [x19, #40]
  402d48:	str	w8, [x19, #44]
  402d4c:	b	402df0 <ferror@plt+0x1720>
  402d50:	add	x0, x19, #0xc
  402d54:	bl	401550 <mbsinit@plt>
  402d58:	cbz	w0, 402e08 <ferror@plt+0x1738>
  402d5c:	mov	w8, #0x1                   	// #1
  402d60:	strb	w8, [x19, #8]
  402d64:	ldr	x1, [x19, #24]
  402d68:	ldr	x8, [x19]
  402d6c:	add	x21, x19, #0x2c
  402d70:	add	x20, x19, #0xc
  402d74:	mov	x0, x21
  402d78:	sub	x2, x8, x1
  402d7c:	mov	x3, x20
  402d80:	bl	403f54 <ferror@plt+0x2884>
  402d84:	cmn	x0, #0x2
  402d88:	str	x0, [x19, #32]
  402d8c:	b.eq	402ddc <ferror@plt+0x170c>  // b.none
  402d90:	cbz	x0, 402da4 <ferror@plt+0x16d4>
  402d94:	cmn	x0, #0x1
  402d98:	b.ne	402dc0 <ferror@plt+0x16f0>  // b.any
  402d9c:	mov	w8, #0x1                   	// #1
  402da0:	b	402de8 <ferror@plt+0x1718>
  402da4:	ldr	x8, [x19, #24]
  402da8:	mov	w9, #0x1                   	// #1
  402dac:	str	x9, [x19, #32]
  402db0:	ldrb	w8, [x8]
  402db4:	cbnz	w8, 402e28 <ferror@plt+0x1758>
  402db8:	ldr	w8, [x21]
  402dbc:	cbnz	w8, 402e48 <ferror@plt+0x1778>
  402dc0:	mov	w8, #0x1                   	// #1
  402dc4:	mov	x0, x20
  402dc8:	strb	w8, [x19, #40]
  402dcc:	bl	401550 <mbsinit@plt>
  402dd0:	cbz	w0, 402df0 <ferror@plt+0x1720>
  402dd4:	strb	wzr, [x19, #8]
  402dd8:	b	402df0 <ferror@plt+0x1720>
  402ddc:	ldr	x8, [x19]
  402de0:	ldr	x9, [x19, #24]
  402de4:	sub	x8, x8, x9
  402de8:	str	x8, [x19, #32]
  402dec:	strb	wzr, [x19, #40]
  402df0:	mov	w8, #0x1                   	// #1
  402df4:	strb	w8, [x19, #20]
  402df8:	ldp	x20, x19, [sp, #32]
  402dfc:	ldr	x21, [sp, #16]
  402e00:	ldp	x29, x30, [sp], #48
  402e04:	ret
  402e08:	adrp	x0, 404000 <ferror@plt+0x2930>
  402e0c:	adrp	x1, 404000 <ferror@plt+0x2930>
  402e10:	adrp	x3, 404000 <ferror@plt+0x2930>
  402e14:	add	x0, x0, #0xca4
  402e18:	add	x1, x1, #0xd20
  402e1c:	add	x3, x3, #0xd2b
  402e20:	mov	w2, #0x8e                  	// #142
  402e24:	bl	401670 <__assert_fail@plt>
  402e28:	adrp	x0, 404000 <ferror@plt+0x2930>
  402e2c:	adrp	x1, 404000 <ferror@plt+0x2930>
  402e30:	adrp	x3, 404000 <ferror@plt+0x2930>
  402e34:	add	x0, x0, #0xcf7
  402e38:	add	x1, x1, #0xd20
  402e3c:	add	x3, x3, #0xd2b
  402e40:	mov	w2, #0xa9                  	// #169
  402e44:	bl	401670 <__assert_fail@plt>
  402e48:	adrp	x0, 404000 <ferror@plt+0x2930>
  402e4c:	adrp	x1, 404000 <ferror@plt+0x2930>
  402e50:	adrp	x3, 404000 <ferror@plt+0x2930>
  402e54:	add	x0, x0, #0xd0e
  402e58:	add	x1, x1, #0xd20
  402e5c:	add	x3, x3, #0xd2b
  402e60:	mov	w2, #0xaa                  	// #170
  402e64:	bl	401670 <__assert_fail@plt>
  402e68:	ldr	x8, [x0, #24]
  402e6c:	ldr	x9, [x0]
  402e70:	add	x8, x8, x1
  402e74:	add	x9, x9, x1
  402e78:	str	x8, [x0, #24]
  402e7c:	str	x9, [x0]
  402e80:	ret
  402e84:	stp	x29, x30, [sp, #-16]!
  402e88:	ldr	x8, [x1]
  402e8c:	mov	x29, sp
  402e90:	str	x8, [x0]
  402e94:	ldrb	w8, [x1, #8]
  402e98:	strb	w8, [x0, #8]
  402e9c:	cbz	w8, 402eac <ferror@plt+0x17dc>
  402ea0:	ldur	x8, [x1, #12]
  402ea4:	stur	x8, [x0, #12]
  402ea8:	b	402eb0 <ferror@plt+0x17e0>
  402eac:	stur	xzr, [x0, #12]
  402eb0:	ldrb	w9, [x1, #20]
  402eb4:	add	x8, x0, #0x18
  402eb8:	add	x1, x1, #0x18
  402ebc:	strb	w9, [x0, #20]
  402ec0:	mov	x0, x8
  402ec4:	bl	404278 <ferror@plt+0x2ba8>
  402ec8:	ldp	x29, x30, [sp], #16
  402ecc:	ret
  402ed0:	sub	sp, sp, #0x1a0
  402ed4:	stp	x29, x30, [sp, #320]
  402ed8:	stp	x28, x27, [sp, #336]
  402edc:	stp	x26, x25, [sp, #352]
  402ee0:	stp	x24, x23, [sp, #368]
  402ee4:	stp	x22, x21, [sp, #384]
  402ee8:	stp	x20, x19, [sp, #400]
  402eec:	add	x29, sp, #0x140
  402ef0:	mov	x20, x1
  402ef4:	mov	x19, x0
  402ef8:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402efc:	cmp	x0, #0x2
  402f00:	b.cc	4031b0 <ferror@plt+0x1ae0>  // b.lo, b.ul, b.last
  402f04:	add	x21, sp, #0x80
  402f08:	sub	x0, x29, #0x40
  402f0c:	stur	x20, [x29, #-48]
  402f10:	sturb	wzr, [x29, #-64]
  402f14:	stur	xzr, [x21, #132]
  402f18:	sturb	wzr, [x29, #-52]
  402f1c:	bl	4037ac <ferror@plt+0x20dc>
  402f20:	ldurb	w8, [x29, #-32]
  402f24:	cbz	w8, 402f30 <ferror@plt+0x1860>
  402f28:	ldur	w8, [x29, #-28]
  402f2c:	cbz	w8, 4032c4 <ferror@plt+0x1bf4>
  402f30:	add	x0, sp, #0x80
  402f34:	stur	x20, [x29, #-112]
  402f38:	sturb	wzr, [x29, #-128]
  402f3c:	stur	xzr, [x21, #68]
  402f40:	sturb	wzr, [x29, #-116]
  402f44:	str	x19, [sp, #144]
  402f48:	strb	wzr, [sp, #128]
  402f4c:	stur	xzr, [x21, #4]
  402f50:	strb	wzr, [sp, #140]
  402f54:	bl	4037ac <ferror@plt+0x20dc>
  402f58:	ldrb	w8, [sp, #160]
  402f5c:	cbz	w8, 402f6c <ferror@plt+0x189c>
  402f60:	ldr	w8, [sp, #164]
  402f64:	mov	x24, xzr
  402f68:	cbz	w8, 4032c0 <ferror@plt+0x1bf0>
  402f6c:	mov	x25, xzr
  402f70:	mov	x21, xzr
  402f74:	mov	x22, xzr
  402f78:	mov	w23, #0x1                   	// #1
  402f7c:	add	x8, x22, x22, lsl #2
  402f80:	cmp	x21, x8
  402f84:	b.cc	403024 <ferror@plt+0x1954>  // b.lo, b.ul, b.last
  402f88:	tbz	w23, #0, 403024 <ferror@plt+0x1954>
  402f8c:	cmp	x22, #0xa
  402f90:	b.cc	403024 <ferror@plt+0x1954>  // b.lo, b.ul, b.last
  402f94:	cmp	x21, x25
  402f98:	b.eq	402fd4 <ferror@plt+0x1904>  // b.none
  402f9c:	sub	x25, x25, x21
  402fa0:	b	402fbc <ferror@plt+0x18ec>
  402fa4:	ldp	x9, x8, [x29, #-112]
  402fa8:	adds	x25, x25, #0x1
  402fac:	sturb	wzr, [x29, #-116]
  402fb0:	add	x8, x9, x8
  402fb4:	stur	x8, [x29, #-112]
  402fb8:	b.cs	402fd4 <ferror@plt+0x1904>  // b.hs, b.nlast
  402fbc:	sub	x0, x29, #0x80
  402fc0:	bl	4037ac <ferror@plt+0x20dc>
  402fc4:	ldurb	w8, [x29, #-96]
  402fc8:	cbz	w8, 402fa4 <ferror@plt+0x18d4>
  402fcc:	ldur	w8, [x29, #-92]
  402fd0:	cbnz	w8, 402fa4 <ferror@plt+0x18d4>
  402fd4:	sub	x0, x29, #0x80
  402fd8:	bl	4037ac <ferror@plt+0x20dc>
  402fdc:	ldurb	w8, [x29, #-96]
  402fe0:	cbz	w8, 403018 <ferror@plt+0x1948>
  402fe4:	ldur	w8, [x29, #-92]
  402fe8:	cbnz	w8, 403018 <ferror@plt+0x1948>
  402fec:	add	x2, sp, #0x40
  402ff0:	mov	x0, x19
  402ff4:	mov	x1, x20
  402ff8:	bl	4032f0 <ferror@plt+0x1c20>
  402ffc:	ldr	x8, [sp, #64]
  403000:	tst	w0, #0x1
  403004:	and	w23, w23, w0
  403008:	csel	x24, x8, x24, ne  // ne = any
  40300c:	tbz	w0, #0, 403018 <ferror@plt+0x1948>
  403010:	and	w8, w0, #0x1
  403014:	b	40301c <ferror@plt+0x194c>
  403018:	mov	w8, wzr
  40301c:	mov	x25, x21
  403020:	cbnz	w8, 4032c0 <ferror@plt+0x1bf0>
  403024:	ldrb	w8, [sp, #160]
  403028:	add	x21, x21, #0x1
  40302c:	cbz	w8, 40304c <ferror@plt+0x197c>
  403030:	ldurb	w8, [x29, #-32]
  403034:	cbz	w8, 40304c <ferror@plt+0x197c>
  403038:	ldr	w8, [sp, #164]
  40303c:	ldur	w9, [x29, #-28]
  403040:	cmp	w8, w9
  403044:	b.eq	40306c <ferror@plt+0x199c>  // b.none
  403048:	b	403174 <ferror@plt+0x1aa4>
  40304c:	ldr	x2, [sp, #152]
  403050:	ldur	x8, [x29, #-40]
  403054:	cmp	x2, x8
  403058:	b.ne	403174 <ferror@plt+0x1aa4>  // b.any
  40305c:	ldr	x0, [sp, #144]
  403060:	ldur	x1, [x29, #-48]
  403064:	bl	4014f0 <bcmp@plt>
  403068:	cbnz	w0, 403174 <ferror@plt+0x1aa4>
  40306c:	ldp	q0, q1, [sp, #144]
  403070:	ldr	q2, [sp, #128]
  403074:	mov	x0, sp
  403078:	str	x20, [sp, #16]
  40307c:	stp	q0, q1, [sp, #80]
  403080:	ldp	x9, x8, [sp, #80]
  403084:	ldr	q0, [sp, #176]
  403088:	strb	wzr, [sp]
  40308c:	stur	xzr, [sp, #4]
  403090:	add	x8, x9, x8
  403094:	str	q2, [sp, #64]
  403098:	str	q0, [sp, #112]
  40309c:	strb	wzr, [sp, #76]
  4030a0:	str	x8, [sp, #80]
  4030a4:	strb	wzr, [sp, #12]
  4030a8:	bl	4037ac <ferror@plt+0x20dc>
  4030ac:	ldrb	w8, [sp, #32]
  4030b0:	cbz	w8, 4030bc <ferror@plt+0x19ec>
  4030b4:	ldr	w8, [sp, #36]
  4030b8:	cbz	w8, 4032ec <ferror@plt+0x1c1c>
  4030bc:	ldp	x9, x8, [sp, #16]
  4030c0:	add	x8, x9, x8
  4030c4:	str	x8, [sp, #16]
  4030c8:	b	4030f8 <ferror@plt+0x1a28>
  4030cc:	ldr	w9, [sp, #36]
  4030d0:	cmp	w8, w9
  4030d4:	b.ne	403158 <ferror@plt+0x1a88>  // b.any
  4030d8:	ldp	x9, x8, [sp, #80]
  4030dc:	ldp	x11, x10, [sp, #16]
  4030e0:	add	x21, x21, #0x1
  4030e4:	strb	wzr, [sp, #76]
  4030e8:	add	x8, x9, x8
  4030ec:	add	x9, x11, x10
  4030f0:	str	x8, [sp, #80]
  4030f4:	str	x9, [sp, #16]
  4030f8:	mov	x0, sp
  4030fc:	strb	wzr, [sp, #12]
  403100:	bl	4037ac <ferror@plt+0x20dc>
  403104:	ldrb	w8, [sp, #32]
  403108:	cbz	w8, 403114 <ferror@plt+0x1a44>
  40310c:	ldr	w8, [sp, #36]
  403110:	cbz	w8, 403168 <ferror@plt+0x1a98>
  403114:	add	x0, sp, #0x40
  403118:	bl	4037ac <ferror@plt+0x20dc>
  40311c:	ldrb	w9, [sp, #96]
  403120:	ldr	w8, [sp, #100]
  403124:	cbz	w9, 40312c <ferror@plt+0x1a5c>
  403128:	cbz	w8, 4031a4 <ferror@plt+0x1ad4>
  40312c:	ldrb	w10, [sp, #32]
  403130:	cbz	w10, 403138 <ferror@plt+0x1a68>
  403134:	cbnz	w9, 4030cc <ferror@plt+0x19fc>
  403138:	ldr	x2, [sp, #88]
  40313c:	ldr	x8, [sp, #24]
  403140:	cmp	x2, x8
  403144:	b.ne	403158 <ferror@plt+0x1a88>  // b.any
  403148:	ldr	x0, [sp, #80]
  40314c:	ldr	x1, [sp, #16]
  403150:	bl	4014f0 <bcmp@plt>
  403154:	cbz	w0, 4030d8 <ferror@plt+0x1a08>
  403158:	add	x21, x21, #0x1
  40315c:	mov	w8, #0x1                   	// #1
  403160:	cbnz	w8, 403174 <ferror@plt+0x1aa4>
  403164:	b	4032c0 <ferror@plt+0x1bf0>
  403168:	ldr	x24, [sp, #144]
  40316c:	mov	w8, wzr
  403170:	cbz	w8, 4032c0 <ferror@plt+0x1bf0>
  403174:	ldp	x9, x8, [sp, #144]
  403178:	add	x0, sp, #0x80
  40317c:	add	x22, x22, #0x1
  403180:	strb	wzr, [sp, #140]
  403184:	add	x8, x9, x8
  403188:	str	x8, [sp, #144]
  40318c:	bl	4037ac <ferror@plt+0x20dc>
  403190:	ldrb	w8, [sp, #160]
  403194:	cbz	w8, 402f7c <ferror@plt+0x18ac>
  403198:	ldr	w8, [sp, #164]
  40319c:	cbnz	w8, 402f7c <ferror@plt+0x18ac>
  4031a0:	b	4032bc <ferror@plt+0x1bec>
  4031a4:	mov	x24, xzr
  4031a8:	cbnz	w8, 403174 <ferror@plt+0x1aa4>
  4031ac:	b	4032c0 <ferror@plt+0x1bf0>
  4031b0:	ldrb	w23, [x20]
  4031b4:	cbz	w23, 4032c4 <ferror@plt+0x1bf4>
  4031b8:	ldrb	w8, [x19]
  4031bc:	cbz	w8, 4032b4 <ferror@plt+0x1be4>
  4031c0:	mov	x26, xzr
  4031c4:	mov	x27, xzr
  4031c8:	mov	x24, xzr
  4031cc:	mov	w25, #0x1                   	// #1
  4031d0:	mov	x22, x20
  4031d4:	b	4031f4 <ferror@plt+0x1b24>
  4031d8:	add	x8, x27, x10
  4031dc:	mov	x21, x19
  4031e0:	cbz	w9, 4032c8 <ferror@plt+0x1bf8>
  4031e4:	ldrb	w9, [x19, #1]!
  4031e8:	add	x24, x24, #0x1
  4031ec:	mov	x27, x8
  4031f0:	cbz	w9, 4032b4 <ferror@plt+0x1be4>
  4031f4:	add	x8, x24, x24, lsl #2
  4031f8:	cmp	x27, x8
  4031fc:	b.cc	403268 <ferror@plt+0x1b98>  // b.lo, b.ul, b.last
  403200:	tbz	w25, #0, 403268 <ferror@plt+0x1b98>
  403204:	cmp	x24, #0xa
  403208:	b.cc	403268 <ferror@plt+0x1b98>  // b.lo, b.ul, b.last
  40320c:	cbz	x22, 403230 <ferror@plt+0x1b60>
  403210:	sub	x1, x27, x26
  403214:	mov	x0, x22
  403218:	bl	4013f0 <strnlen@plt>
  40321c:	add	x8, x22, x0
  403220:	ldrb	w9, [x8]
  403224:	mov	x26, x27
  403228:	cmp	w9, #0x0
  40322c:	csel	x22, xzr, x8, eq  // eq = none
  403230:	cbnz	x22, 403268 <ferror@plt+0x1b98>
  403234:	mov	x0, x20
  403238:	bl	4013b0 <strlen@plt>
  40323c:	mov	x2, x0
  403240:	sub	x3, x29, #0x40
  403244:	mov	x0, x19
  403248:	mov	x1, x20
  40324c:	bl	403660 <ferror@plt+0x1f90>
  403250:	ldur	x8, [x29, #-64]
  403254:	tst	w0, #0x1
  403258:	csel	x21, x8, x21, ne  // ne = any
  40325c:	tbnz	w0, #0, 4032c8 <ferror@plt+0x1bf8>
  403260:	mov	x22, xzr
  403264:	and	w25, w25, w0
  403268:	ldrb	w8, [x19]
  40326c:	cmp	w8, w23
  403270:	add	x8, x27, #0x1
  403274:	b.ne	4031e4 <ferror@plt+0x1b14>  // b.any
  403278:	mov	w10, #0x1                   	// #1
  40327c:	ldrb	w9, [x20, x10]
  403280:	cbz	w9, 4031d8 <ferror@plt+0x1b08>
  403284:	ldrb	w11, [x19, x10]
  403288:	cbz	w11, 4032a8 <ferror@plt+0x1bd8>
  40328c:	add	x8, x8, #0x1
  403290:	cmp	w11, w9
  403294:	add	x10, x10, #0x1
  403298:	b.eq	40327c <ferror@plt+0x1bac>  // b.none
  40329c:	add	x8, x27, x10
  4032a0:	mov	w9, #0x1                   	// #1
  4032a4:	b	4031e0 <ferror@plt+0x1b10>
  4032a8:	mov	w9, wzr
  4032ac:	mov	x21, xzr
  4032b0:	b	4031e0 <ferror@plt+0x1b10>
  4032b4:	mov	x21, xzr
  4032b8:	b	4032c8 <ferror@plt+0x1bf8>
  4032bc:	mov	x24, xzr
  4032c0:	mov	x19, x24
  4032c4:	mov	x21, x19
  4032c8:	mov	x0, x21
  4032cc:	ldp	x20, x19, [sp, #400]
  4032d0:	ldp	x22, x21, [sp, #384]
  4032d4:	ldp	x24, x23, [sp, #368]
  4032d8:	ldp	x26, x25, [sp, #352]
  4032dc:	ldp	x28, x27, [sp, #336]
  4032e0:	ldp	x29, x30, [sp, #320]
  4032e4:	add	sp, sp, #0x1a0
  4032e8:	ret
  4032ec:	bl	401540 <abort@plt>
  4032f0:	stp	x29, x30, [sp, #-96]!
  4032f4:	stp	x28, x27, [sp, #16]
  4032f8:	stp	x26, x25, [sp, #32]
  4032fc:	stp	x24, x23, [sp, #48]
  403300:	stp	x22, x21, [sp, #64]
  403304:	stp	x20, x19, [sp, #80]
  403308:	mov	x29, sp
  40330c:	sub	sp, sp, #0x90
  403310:	mov	x22, x0
  403314:	mov	x0, x1
  403318:	mov	x19, x2
  40331c:	mov	x23, x1
  403320:	bl	4042fc <ferror@plt+0x2c2c>
  403324:	mov	x8, #0x9249                	// #37449
  403328:	movk	x8, #0x4924, lsl #16
  40332c:	movk	x8, #0x2492, lsl #32
  403330:	movk	x8, #0x249, lsl #48
  403334:	mov	x20, x0
  403338:	cmp	x0, x8
  40333c:	b.ls	40334c <ferror@plt+0x1c7c>  // b.plast
  403340:	mov	x21, xzr
  403344:	cbnz	x21, 40337c <ferror@plt+0x1cac>
  403348:	b	403620 <ferror@plt+0x1f50>
  40334c:	mov	w8, #0x38                  	// #56
  403350:	mul	x0, x20, x8
  403354:	cmp	x0, #0xfa0
  403358:	b.hi	403614 <ferror@plt+0x1f44>  // b.pmore
  40335c:	add	x9, x0, #0x2e
  403360:	mov	x8, sp
  403364:	and	x9, x9, #0xfffffffffffffff0
  403368:	sub	x8, x8, x9
  40336c:	mov	sp, x8
  403370:	add	x8, x8, #0x1f
  403374:	and	x21, x8, #0xffffffffffffffe0
  403378:	cbz	x21, 403620 <ferror@plt+0x1f50>
  40337c:	mov	w8, #0x30                  	// #48
  403380:	sub	x0, x29, #0x40
  403384:	stp	x22, x19, [x29, #-144]
  403388:	sub	x19, x29, #0x40
  40338c:	stur	x23, [x29, #-48]
  403390:	sturb	wzr, [x29, #-64]
  403394:	stur	xzr, [x29, #-60]
  403398:	madd	x25, x20, x8, x21
  40339c:	sturb	wzr, [x29, #-52]
  4033a0:	bl	4037ac <ferror@plt+0x20dc>
  4033a4:	ldurb	w8, [x29, #-32]
  4033a8:	cbz	w8, 4033b4 <ferror@plt+0x1ce4>
  4033ac:	ldur	w8, [x29, #-28]
  4033b0:	cbz	w8, 4033f4 <ferror@plt+0x1d24>
  4033b4:	add	x23, x19, #0x10
  4033b8:	mov	x24, x21
  4033bc:	mov	x0, x24
  4033c0:	mov	x1, x23
  4033c4:	bl	404278 <ferror@plt+0x2ba8>
  4033c8:	ldp	x9, x8, [x29, #-48]
  4033cc:	sub	x0, x29, #0x40
  4033d0:	sturb	wzr, [x29, #-52]
  4033d4:	add	x8, x9, x8
  4033d8:	stur	x8, [x29, #-48]
  4033dc:	bl	4037ac <ferror@plt+0x20dc>
  4033e0:	ldurb	w9, [x29, #-32]
  4033e4:	ldur	w8, [x29, #-28]
  4033e8:	add	x24, x24, #0x30
  4033ec:	cbz	w9, 4033bc <ferror@plt+0x1cec>
  4033f0:	cbnz	w8, 4033bc <ferror@plt+0x1cec>
  4033f4:	mov	w8, #0x30                  	// #48
  4033f8:	mov	w9, #0x1                   	// #1
  4033fc:	madd	x8, x20, x8, x21
  403400:	cmp	x20, #0x3
  403404:	str	x9, [x8, #8]
  403408:	b.cc	4034b4 <ferror@plt+0x1de4>  // b.lo, b.ul, b.last
  40340c:	mov	x23, xzr
  403410:	mov	w24, #0x2                   	// #2
  403414:	mov	w26, #0x30                  	// #48
  403418:	b	403430 <ferror@plt+0x1d60>
  40341c:	mov	x8, x24
  403420:	str	x8, [x25, x24, lsl #3]
  403424:	add	x24, x24, #0x1
  403428:	cmp	x24, x20
  40342c:	b.eq	4034b4 <ferror@plt+0x1de4>  // b.none
  403430:	madd	x8, x24, x26, x21
  403434:	ldurb	w27, [x8, #-32]
  403438:	sub	x28, x8, #0x30
  40343c:	sub	x19, x8, #0x1c
  403440:	sub	x22, x8, #0x28
  403444:	cbz	w27, 40346c <ferror@plt+0x1d9c>
  403448:	madd	x8, x23, x26, x21
  40344c:	ldrb	w8, [x8, #16]
  403450:	cbz	w8, 40346c <ferror@plt+0x1d9c>
  403454:	madd	x9, x23, x26, x21
  403458:	ldr	w8, [x19]
  40345c:	ldr	w9, [x9, #20]
  403460:	cmp	w8, w9
  403464:	b.ne	403494 <ferror@plt+0x1dc4>  // b.any
  403468:	b	4034a8 <ferror@plt+0x1dd8>
  40346c:	madd	x8, x23, x26, x21
  403470:	ldr	x2, [x22]
  403474:	ldr	x8, [x8, #8]
  403478:	cmp	x2, x8
  40347c:	b.ne	403494 <ferror@plt+0x1dc4>  // b.any
  403480:	mul	x8, x23, x26
  403484:	ldr	x0, [x28]
  403488:	ldr	x1, [x21, x8]
  40348c:	bl	4014f0 <bcmp@plt>
  403490:	cbz	w0, 4034a8 <ferror@plt+0x1dd8>
  403494:	cbz	x23, 40341c <ferror@plt+0x1d4c>
  403498:	ldr	x8, [x25, x23, lsl #3]
  40349c:	sub	x23, x23, x8
  4034a0:	cbnz	w27, 403448 <ferror@plt+0x1d78>
  4034a4:	b	40346c <ferror@plt+0x1d9c>
  4034a8:	add	x23, x23, #0x1
  4034ac:	sub	x8, x24, x23
  4034b0:	b	403420 <ferror@plt+0x1d50>
  4034b4:	ldp	x8, x24, [x29, #-144]
  4034b8:	sub	x0, x29, #0x80
  4034bc:	str	xzr, [x24]
  4034c0:	stur	x8, [x29, #-48]
  4034c4:	sturb	wzr, [x29, #-64]
  4034c8:	stur	xzr, [x29, #-60]
  4034cc:	sturb	wzr, [x29, #-52]
  4034d0:	stur	x8, [x29, #-112]
  4034d4:	sturb	wzr, [x29, #-128]
  4034d8:	stur	xzr, [x29, #-124]
  4034dc:	sturb	wzr, [x29, #-116]
  4034e0:	bl	4037ac <ferror@plt+0x20dc>
  4034e4:	ldurb	w10, [x29, #-96]
  4034e8:	ldur	w8, [x29, #-92]
  4034ec:	cmp	w10, #0x0
  4034f0:	cset	w9, ne  // ne = any
  4034f4:	cbz	w10, 4034fc <ferror@plt+0x1e2c>
  4034f8:	cbz	w8, 403630 <ferror@plt+0x1f60>
  4034fc:	mov	x22, xzr
  403500:	mov	w23, #0x30                  	// #48
  403504:	madd	x10, x22, x23, x21
  403508:	ldrb	w10, [x10, #16]
  40350c:	cbz	w10, 403528 <ferror@plt+0x1e58>
  403510:	tbz	w9, #0, 403528 <ferror@plt+0x1e58>
  403514:	madd	x9, x22, x23, x21
  403518:	ldr	w9, [x9, #20]
  40351c:	cmp	w9, w8
  403520:	b.ne	403550 <ferror@plt+0x1e80>  // b.any
  403524:	b	403598 <ferror@plt+0x1ec8>
  403528:	madd	x8, x22, x23, x21
  40352c:	ldr	x2, [x8, #8]
  403530:	ldur	x8, [x29, #-104]
  403534:	cmp	x2, x8
  403538:	b.ne	403550 <ferror@plt+0x1e80>  // b.any
  40353c:	mul	x8, x22, x23
  403540:	ldr	x0, [x21, x8]
  403544:	ldur	x1, [x29, #-112]
  403548:	bl	4014f0 <bcmp@plt>
  40354c:	cbz	w0, 403598 <ferror@plt+0x1ec8>
  403550:	cbz	x22, 4035b8 <ferror@plt+0x1ee8>
  403554:	ldr	x19, [x25, x22, lsl #3]
  403558:	sub	x22, x22, x19
  40355c:	cbnz	x19, 40357c <ferror@plt+0x1eac>
  403560:	b	4035f0 <ferror@plt+0x1f20>
  403564:	ldp	x9, x8, [x29, #-48]
  403568:	subs	x19, x19, #0x1
  40356c:	sturb	wzr, [x29, #-52]
  403570:	add	x8, x9, x8
  403574:	stur	x8, [x29, #-48]
  403578:	b.eq	4035f0 <ferror@plt+0x1f20>  // b.none
  40357c:	sub	x0, x29, #0x40
  403580:	bl	4037ac <ferror@plt+0x20dc>
  403584:	ldurb	w8, [x29, #-32]
  403588:	cbz	w8, 403564 <ferror@plt+0x1e94>
  40358c:	ldur	w8, [x29, #-28]
  403590:	cbnz	w8, 403564 <ferror@plt+0x1e94>
  403594:	b	40365c <ferror@plt+0x1f8c>
  403598:	ldp	x9, x8, [x29, #-112]
  40359c:	add	x22, x22, #0x1
  4035a0:	cmp	x22, x20
  4035a4:	sturb	wzr, [x29, #-116]
  4035a8:	add	x8, x9, x8
  4035ac:	stur	x8, [x29, #-112]
  4035b0:	b.ne	4035f0 <ferror@plt+0x1f20>  // b.any
  4035b4:	b	403628 <ferror@plt+0x1f58>
  4035b8:	sub	x0, x29, #0x40
  4035bc:	bl	4037ac <ferror@plt+0x20dc>
  4035c0:	ldurb	w8, [x29, #-32]
  4035c4:	cbz	w8, 4035d0 <ferror@plt+0x1f00>
  4035c8:	ldur	w8, [x29, #-28]
  4035cc:	cbz	w8, 40365c <ferror@plt+0x1f8c>
  4035d0:	ldp	x9, x8, [x29, #-48]
  4035d4:	ldp	x11, x10, [x29, #-112]
  4035d8:	sturb	wzr, [x29, #-52]
  4035dc:	sturb	wzr, [x29, #-116]
  4035e0:	add	x8, x9, x8
  4035e4:	add	x9, x11, x10
  4035e8:	stur	x8, [x29, #-48]
  4035ec:	stur	x9, [x29, #-112]
  4035f0:	sub	x0, x29, #0x80
  4035f4:	bl	4037ac <ferror@plt+0x20dc>
  4035f8:	ldurb	w10, [x29, #-96]
  4035fc:	ldur	w8, [x29, #-92]
  403600:	cmp	w10, #0x0
  403604:	cset	w9, ne  // ne = any
  403608:	cbz	w10, 403504 <ferror@plt+0x1e34>
  40360c:	cbnz	w8, 403504 <ferror@plt+0x1e34>
  403610:	b	403630 <ferror@plt+0x1f60>
  403614:	bl	4041c0 <ferror@plt+0x2af0>
  403618:	mov	x21, x0
  40361c:	cbnz	x21, 40337c <ferror@plt+0x1cac>
  403620:	mov	w0, wzr
  403624:	b	40363c <ferror@plt+0x1f6c>
  403628:	ldur	x8, [x29, #-48]
  40362c:	str	x8, [x24]
  403630:	mov	x0, x21
  403634:	bl	404218 <ferror@plt+0x2b48>
  403638:	mov	w0, #0x1                   	// #1
  40363c:	mov	sp, x29
  403640:	ldp	x20, x19, [sp, #80]
  403644:	ldp	x22, x21, [sp, #64]
  403648:	ldp	x24, x23, [sp, #48]
  40364c:	ldp	x26, x25, [sp, #32]
  403650:	ldp	x28, x27, [sp, #16]
  403654:	ldp	x29, x30, [sp], #96
  403658:	ret
  40365c:	bl	401540 <abort@plt>
  403660:	stp	x29, x30, [sp, #-48]!
  403664:	stp	x22, x21, [sp, #16]
  403668:	stp	x20, x19, [sp, #32]
  40366c:	mov	x19, x3
  403670:	mov	x20, x2
  403674:	mov	x21, x1
  403678:	lsr	x8, x2, #60
  40367c:	mov	x22, x0
  403680:	mov	x29, sp
  403684:	cbz	x8, 403694 <ferror@plt+0x1fc4>
  403688:	mov	x0, xzr
  40368c:	cbnz	x0, 4036cc <ferror@plt+0x1ffc>
  403690:	b	403798 <ferror@plt+0x20c8>
  403694:	lsl	x0, x20, #3
  403698:	cmp	x0, #0xfa0
  40369c:	b.hi	4036c4 <ferror@plt+0x1ff4>  // b.pmore
  4036a0:	add	x9, x0, #0x2e
  4036a4:	mov	x8, sp
  4036a8:	and	x9, x9, #0xfffffffffffffff0
  4036ac:	sub	x8, x8, x9
  4036b0:	mov	sp, x8
  4036b4:	add	x8, x8, #0x1f
  4036b8:	and	x0, x8, #0xffffffffffffffe0
  4036bc:	cbnz	x0, 4036cc <ferror@plt+0x1ffc>
  4036c0:	b	403798 <ferror@plt+0x20c8>
  4036c4:	bl	4041c0 <ferror@plt+0x2af0>
  4036c8:	cbz	x0, 403798 <ferror@plt+0x20c8>
  4036cc:	mov	w8, #0x1                   	// #1
  4036d0:	cmp	x20, #0x3
  4036d4:	str	x8, [x0, #8]
  4036d8:	b.cc	40372c <ferror@plt+0x205c>  // b.lo, b.ul, b.last
  4036dc:	mov	x8, xzr
  4036e0:	mov	w9, #0x2                   	// #2
  4036e4:	b	403700 <ferror@plt+0x2030>
  4036e8:	add	x8, x8, #0x1
  4036ec:	sub	x10, x9, x8
  4036f0:	str	x10, [x0, x9, lsl #3]
  4036f4:	add	x9, x9, #0x1
  4036f8:	cmp	x9, x20
  4036fc:	b.eq	40372c <ferror@plt+0x205c>  // b.none
  403700:	add	x10, x9, x21
  403704:	ldurb	w10, [x10, #-1]
  403708:	ldrb	w11, [x21, x8]
  40370c:	cmp	w10, w11
  403710:	b.eq	4036e8 <ferror@plt+0x2018>  // b.none
  403714:	cbz	x8, 403724 <ferror@plt+0x2054>
  403718:	ldr	x11, [x0, x8, lsl #3]
  40371c:	sub	x8, x8, x11
  403720:	b	403708 <ferror@plt+0x2038>
  403724:	mov	x10, x9
  403728:	b	4036f0 <ferror@plt+0x2020>
  40372c:	str	xzr, [x19]
  403730:	ldrb	w10, [x22]
  403734:	cbz	w10, 403790 <ferror@plt+0x20c0>
  403738:	mov	x8, xzr
  40373c:	mov	x9, x22
  403740:	b	40375c <ferror@plt+0x208c>
  403744:	add	x8, x8, #0x1
  403748:	cmp	x8, x20
  40374c:	b.eq	40378c <ferror@plt+0x20bc>  // b.none
  403750:	add	x22, x22, #0x1
  403754:	ldrb	w10, [x22]
  403758:	cbz	w10, 403790 <ferror@plt+0x20c0>
  40375c:	ldrb	w11, [x21, x8]
  403760:	cmp	w11, w10, uxtb
  403764:	b.eq	403744 <ferror@plt+0x2074>  // b.none
  403768:	cbz	x8, 403784 <ferror@plt+0x20b4>
  40376c:	ldr	x10, [x0, x8, lsl #3]
  403770:	add	x9, x9, x10
  403774:	sub	x8, x8, x10
  403778:	ldrb	w10, [x22]
  40377c:	cbnz	w10, 40375c <ferror@plt+0x208c>
  403780:	b	403790 <ferror@plt+0x20c0>
  403784:	add	x9, x9, #0x1
  403788:	b	403750 <ferror@plt+0x2080>
  40378c:	str	x9, [x19]
  403790:	bl	404218 <ferror@plt+0x2b48>
  403794:	mov	w0, #0x1                   	// #1
  403798:	mov	sp, x29
  40379c:	ldp	x20, x19, [sp, #32]
  4037a0:	ldp	x22, x21, [sp, #16]
  4037a4:	ldp	x29, x30, [sp], #48
  4037a8:	ret
  4037ac:	stp	x29, x30, [sp, #-48]!
  4037b0:	stp	x22, x21, [sp, #16]
  4037b4:	stp	x20, x19, [sp, #32]
  4037b8:	ldrb	w8, [x0, #12]
  4037bc:	mov	x29, sp
  4037c0:	cbnz	w8, 4038b4 <ferror@plt+0x21e4>
  4037c4:	ldrb	w8, [x0]
  4037c8:	mov	x19, x0
  4037cc:	cbnz	w8, 403810 <ferror@plt+0x2140>
  4037d0:	ldr	x8, [x19, #16]
  4037d4:	ldrb	w0, [x8]
  4037d8:	bl	4042dc <ferror@plt+0x2c0c>
  4037dc:	tbz	w0, #0, 4037fc <ferror@plt+0x212c>
  4037e0:	ldr	x8, [x19, #16]
  4037e4:	mov	w9, #0x1                   	// #1
  4037e8:	str	x9, [x19, #24]
  4037ec:	ldrb	w8, [x8]
  4037f0:	strb	w9, [x19, #32]
  4037f4:	str	w8, [x19, #36]
  4037f8:	b	4038ac <ferror@plt+0x21dc>
  4037fc:	add	x0, x19, #0x4
  403800:	bl	401550 <mbsinit@plt>
  403804:	cbz	w0, 4038c4 <ferror@plt+0x21f4>
  403808:	mov	w8, #0x1                   	// #1
  40380c:	strb	w8, [x19]
  403810:	ldr	x22, [x19, #16]
  403814:	add	x21, x19, #0x24
  403818:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  40381c:	mov	x1, x0
  403820:	mov	x0, x22
  403824:	bl	403f1c <ferror@plt+0x284c>
  403828:	add	x20, x19, #0x4
  40382c:	mov	x2, x0
  403830:	mov	x0, x21
  403834:	mov	x1, x22
  403838:	mov	x3, x20
  40383c:	bl	403f54 <ferror@plt+0x2884>
  403840:	cmn	x0, #0x2
  403844:	str	x0, [x19, #24]
  403848:	b.eq	40389c <ferror@plt+0x21cc>  // b.none
  40384c:	cbz	x0, 403864 <ferror@plt+0x2194>
  403850:	cmn	x0, #0x1
  403854:	b.ne	403880 <ferror@plt+0x21b0>  // b.any
  403858:	mov	w8, #0x1                   	// #1
  40385c:	str	x8, [x19, #24]
  403860:	b	4038a8 <ferror@plt+0x21d8>
  403864:	ldr	x8, [x19, #16]
  403868:	mov	w9, #0x1                   	// #1
  40386c:	str	x9, [x19, #24]
  403870:	ldrb	w8, [x8]
  403874:	cbnz	w8, 4038e4 <ferror@plt+0x2214>
  403878:	ldr	w8, [x21]
  40387c:	cbnz	w8, 403904 <ferror@plt+0x2234>
  403880:	mov	w8, #0x1                   	// #1
  403884:	mov	x0, x20
  403888:	strb	w8, [x19, #32]
  40388c:	bl	401550 <mbsinit@plt>
  403890:	cbz	w0, 4038ac <ferror@plt+0x21dc>
  403894:	strb	wzr, [x19]
  403898:	b	4038ac <ferror@plt+0x21dc>
  40389c:	ldr	x0, [x19, #16]
  4038a0:	bl	4013b0 <strlen@plt>
  4038a4:	str	x0, [x19, #24]
  4038a8:	strb	wzr, [x19, #32]
  4038ac:	mov	w8, #0x1                   	// #1
  4038b0:	strb	w8, [x19, #12]
  4038b4:	ldp	x20, x19, [sp, #32]
  4038b8:	ldp	x22, x21, [sp, #16]
  4038bc:	ldp	x29, x30, [sp], #48
  4038c0:	ret
  4038c4:	adrp	x0, 404000 <ferror@plt+0x2930>
  4038c8:	adrp	x1, 404000 <ferror@plt+0x2930>
  4038cc:	adrp	x3, 404000 <ferror@plt+0x2930>
  4038d0:	add	x0, x0, #0xca4
  4038d4:	add	x1, x1, #0xcbb
  4038d8:	add	x3, x3, #0xcc7
  4038dc:	mov	w2, #0x96                  	// #150
  4038e0:	bl	401670 <__assert_fail@plt>
  4038e4:	adrp	x0, 404000 <ferror@plt+0x2930>
  4038e8:	adrp	x1, 404000 <ferror@plt+0x2930>
  4038ec:	adrp	x3, 404000 <ferror@plt+0x2930>
  4038f0:	add	x0, x0, #0xcf7
  4038f4:	add	x1, x1, #0xcbb
  4038f8:	add	x3, x3, #0xcc7
  4038fc:	mov	w2, #0xb2                  	// #178
  403900:	bl	401670 <__assert_fail@plt>
  403904:	adrp	x0, 404000 <ferror@plt+0x2930>
  403908:	adrp	x1, 404000 <ferror@plt+0x2930>
  40390c:	adrp	x3, 404000 <ferror@plt+0x2930>
  403910:	add	x0, x0, #0xd0e
  403914:	add	x1, x1, #0xcbb
  403918:	add	x3, x3, #0xcc7
  40391c:	mov	w2, #0xb3                  	// #179
  403920:	bl	401670 <__assert_fail@plt>
  403924:	ldr	x8, [x0, #16]
  403928:	add	x8, x8, x1
  40392c:	str	x8, [x0, #16]
  403930:	ret
  403934:	stp	x29, x30, [sp, #-16]!
  403938:	ldrb	w8, [x1]
  40393c:	mov	x29, sp
  403940:	strb	w8, [x0]
  403944:	cbz	w8, 403954 <ferror@plt+0x2284>
  403948:	ldur	x8, [x1, #4]
  40394c:	stur	x8, [x0, #4]
  403950:	b	403958 <ferror@plt+0x2288>
  403954:	stur	xzr, [x0, #4]
  403958:	ldrb	w9, [x1, #12]
  40395c:	add	x8, x0, #0x10
  403960:	add	x1, x1, #0x10
  403964:	strb	w9, [x0, #12]
  403968:	mov	x0, x8
  40396c:	bl	404278 <ferror@plt+0x2ba8>
  403970:	ldp	x29, x30, [sp], #16
  403974:	ret
  403978:	stp	x29, x30, [sp, #-96]!
  40397c:	str	x28, [sp, #16]
  403980:	stp	x26, x25, [sp, #32]
  403984:	stp	x24, x23, [sp, #48]
  403988:	stp	x22, x21, [sp, #64]
  40398c:	stp	x20, x19, [sp, #80]
  403990:	mov	x29, sp
  403994:	sub	sp, sp, #0x1, lsl #12
  403998:	sub	sp, sp, #0x20
  40399c:	mov	x19, x4
  4039a0:	mov	x20, x3
  4039a4:	mov	x21, x2
  4039a8:	mov	x22, x1
  4039ac:	mov	x23, x0
  4039b0:	mov	x0, x2
  4039b4:	mov	x1, xzr
  4039b8:	mov	x2, xzr
  4039bc:	mov	x3, xzr
  4039c0:	mov	x4, xzr
  4039c4:	bl	4015a0 <iconv@plt>
  4039c8:	mov	x24, xzr
  4039cc:	add	x25, sp, #0x20
  4039d0:	mov	w26, #0x1000                	// #4096
  4039d4:	str	x23, [x29, #24]
  4039d8:	str	x22, [sp, #24]
  4039dc:	b	4039f4 <ferror@plt+0x2324>
  4039e0:	ldr	x9, [sp, #16]
  4039e4:	sub	x10, x24, x25
  4039e8:	mov	w8, wzr
  4039ec:	add	x24, x10, x9
  4039f0:	cbnz	w8, 403a48 <ferror@plt+0x2378>
  4039f4:	ldr	x8, [sp, #24]
  4039f8:	cbz	x8, 403a50 <ferror@plt+0x2380>
  4039fc:	add	x1, x29, #0x18
  403a00:	add	x2, sp, #0x18
  403a04:	add	x3, sp, #0x10
  403a08:	add	x4, sp, #0x8
  403a0c:	mov	x0, x21
  403a10:	stp	x26, x25, [sp, #8]
  403a14:	bl	4015a0 <iconv@plt>
  403a18:	cmn	x0, #0x1
  403a1c:	b.ne	4039e0 <ferror@plt+0x2310>  // b.any
  403a20:	bl	401680 <__errno_location@plt>
  403a24:	ldr	w8, [x0]
  403a28:	cmp	w8, #0x7
  403a2c:	b.eq	4039e0 <ferror@plt+0x2310>  // b.none
  403a30:	cmp	w8, #0x16
  403a34:	b.ne	403a40 <ferror@plt+0x2370>  // b.any
  403a38:	mov	w8, #0x3                   	// #3
  403a3c:	b	4039f0 <ferror@plt+0x2320>
  403a40:	mov	w8, #0x1                   	// #1
  403a44:	b	4039f0 <ferror@plt+0x2320>
  403a48:	cmp	w8, #0x3
  403a4c:	b.ne	403a94 <ferror@plt+0x23c4>  // b.any
  403a50:	add	x25, sp, #0x20
  403a54:	mov	w8, #0x1000                	// #4096
  403a58:	add	x3, sp, #0x10
  403a5c:	add	x4, sp, #0x8
  403a60:	mov	x0, x21
  403a64:	mov	x1, xzr
  403a68:	mov	x2, xzr
  403a6c:	stp	x8, x25, [sp, #8]
  403a70:	bl	4015a0 <iconv@plt>
  403a74:	ldr	x8, [sp, #16]
  403a78:	cmn	x0, #0x1
  403a7c:	sub	x9, x8, x25
  403a80:	csel	x9, xzr, x9, eq  // eq = none
  403a84:	cset	w8, eq  // eq = none
  403a88:	add	x24, x9, x24
  403a8c:	cbnz	w8, 403bc4 <ferror@plt+0x24f4>
  403a90:	b	403a98 <ferror@plt+0x23c8>
  403a94:	cbnz	w8, 403bc4 <ferror@plt+0x24f4>
  403a98:	cbz	x24, 403b84 <ferror@plt+0x24b4>
  403a9c:	ldr	x25, [x20]
  403aa0:	cbz	x25, 403ab0 <ferror@plt+0x23e0>
  403aa4:	ldr	x8, [x19]
  403aa8:	cmp	x8, x24
  403aac:	b.cs	403ac0 <ferror@plt+0x23f0>  // b.hs, b.nlast
  403ab0:	mov	x0, x24
  403ab4:	bl	401480 <malloc@plt>
  403ab8:	mov	x25, x0
  403abc:	cbz	x0, 403b90 <ferror@plt+0x24c0>
  403ac0:	mov	x0, x21
  403ac4:	mov	x1, xzr
  403ac8:	mov	x2, xzr
  403acc:	mov	x3, xzr
  403ad0:	mov	x4, xzr
  403ad4:	bl	4015a0 <iconv@plt>
  403ad8:	str	x22, [x29, #24]
  403adc:	mov	w22, #0x5                   	// #5
  403ae0:	stp	x25, x23, [sp, #24]
  403ae4:	str	x24, [sp, #16]
  403ae8:	b	403b00 <ferror@plt+0x2430>
  403aec:	bl	401680 <__errno_location@plt>
  403af0:	ldr	w8, [x0]
  403af4:	cmp	w8, #0x16
  403af8:	cinc	w8, w22, ne  // ne = any
  403afc:	cbnz	w8, 403b30 <ferror@plt+0x2460>
  403b00:	ldr	x8, [x29, #24]
  403b04:	cbz	x8, 403b38 <ferror@plt+0x2468>
  403b08:	add	x1, sp, #0x20
  403b0c:	add	x2, x29, #0x18
  403b10:	add	x3, sp, #0x18
  403b14:	add	x4, sp, #0x10
  403b18:	mov	x0, x21
  403b1c:	bl	4015a0 <iconv@plt>
  403b20:	cmn	x0, #0x1
  403b24:	b.eq	403aec <ferror@plt+0x241c>  // b.none
  403b28:	mov	w8, wzr
  403b2c:	cbz	w8, 403b00 <ferror@plt+0x2430>
  403b30:	cmp	w8, #0x5
  403b34:	b.ne	403b68 <ferror@plt+0x2498>  // b.any
  403b38:	add	x3, sp, #0x18
  403b3c:	add	x4, sp, #0x10
  403b40:	mov	x0, x21
  403b44:	mov	x1, xzr
  403b48:	mov	x2, xzr
  403b4c:	bl	4015a0 <iconv@plt>
  403b50:	cmn	x0, #0x1
  403b54:	mov	w8, #0x6                   	// #6
  403b58:	csel	w8, w8, wzr, eq  // eq = none
  403b5c:	b.eq	403b68 <ferror@plt+0x2498>  // b.none
  403b60:	ldr	x8, [sp, #16]
  403b64:	cbnz	x8, 403bec <ferror@plt+0x251c>
  403b68:	cmp	w8, #0x6
  403b6c:	b.eq	403ba0 <ferror@plt+0x24d0>  // b.none
  403b70:	cbnz	w8, 403bc4 <ferror@plt+0x24f4>
  403b74:	mov	w0, wzr
  403b78:	str	x25, [x20]
  403b7c:	str	x24, [x19]
  403b80:	b	403bc8 <ferror@plt+0x24f8>
  403b84:	mov	w0, wzr
  403b88:	str	xzr, [x19]
  403b8c:	b	403bc8 <ferror@plt+0x24f8>
  403b90:	bl	401680 <__errno_location@plt>
  403b94:	mov	w8, #0xc                   	// #12
  403b98:	str	w8, [x0]
  403b9c:	b	403bc4 <ferror@plt+0x24f4>
  403ba0:	ldr	x8, [x20]
  403ba4:	cmp	x25, x8
  403ba8:	b.eq	403bc4 <ferror@plt+0x24f4>  // b.none
  403bac:	bl	401680 <__errno_location@plt>
  403bb0:	ldr	w20, [x0]
  403bb4:	mov	x19, x0
  403bb8:	mov	x0, x25
  403bbc:	bl	4015c0 <free@plt>
  403bc0:	str	w20, [x19]
  403bc4:	mov	w0, #0xffffffff            	// #-1
  403bc8:	add	sp, sp, #0x1, lsl #12
  403bcc:	add	sp, sp, #0x20
  403bd0:	ldp	x20, x19, [sp, #80]
  403bd4:	ldp	x22, x21, [sp, #64]
  403bd8:	ldp	x24, x23, [sp, #48]
  403bdc:	ldp	x26, x25, [sp, #32]
  403be0:	ldr	x28, [sp, #16]
  403be4:	ldp	x29, x30, [sp], #96
  403be8:	ret
  403bec:	bl	401540 <abort@plt>
  403bf0:	sub	sp, sp, #0x70
  403bf4:	stp	x29, x30, [sp, #32]
  403bf8:	add	x29, sp, #0x20
  403bfc:	str	x25, [sp, #48]
  403c00:	stp	x24, x23, [sp, #64]
  403c04:	stp	x22, x21, [sp, #80]
  403c08:	stp	x20, x19, [sp, #96]
  403c0c:	mov	x21, x1
  403c10:	str	x0, [x29, #24]
  403c14:	bl	4013b0 <strlen@plt>
  403c18:	lsr	x9, x0, #28
  403c1c:	lsl	x8, x0, #4
  403c20:	cmp	x9, #0x0
  403c24:	csel	x22, x8, x0, eq  // eq = none
  403c28:	add	x20, x22, #0x1
  403c2c:	stur	x0, [x29, #-8]
  403c30:	mov	x0, x20
  403c34:	bl	401480 <malloc@plt>
  403c38:	mov	x19, x0
  403c3c:	cbz	x0, 403d9c <ferror@plt+0x26cc>
  403c40:	mov	x0, x21
  403c44:	mov	x1, xzr
  403c48:	mov	x2, xzr
  403c4c:	mov	x3, xzr
  403c50:	mov	x4, xzr
  403c54:	bl	4015a0 <iconv@plt>
  403c58:	mov	w24, #0xc                   	// #12
  403c5c:	stp	x22, x19, [sp, #8]
  403c60:	b	403c6c <ferror@plt+0x259c>
  403c64:	mov	w8, #0x2                   	// #2
  403c68:	cbnz	w8, 403cf8 <ferror@plt+0x2628>
  403c6c:	add	x1, x29, #0x18
  403c70:	sub	x2, x29, #0x8
  403c74:	add	x3, sp, #0x10
  403c78:	add	x4, sp, #0x8
  403c7c:	mov	x0, x21
  403c80:	bl	4015a0 <iconv@plt>
  403c84:	cmn	x0, #0x1
  403c88:	b.ne	403c64 <ferror@plt+0x2594>  // b.any
  403c8c:	bl	401680 <__errno_location@plt>
  403c90:	ldr	w8, [x0]
  403c94:	cmp	w8, #0x16
  403c98:	b.eq	403c64 <ferror@plt+0x2594>  // b.none
  403c9c:	cmp	w8, #0x7
  403ca0:	b.ne	403cf0 <ferror@plt+0x2620>  // b.any
  403ca4:	lsl	x23, x20, #1
  403ca8:	mov	x22, x0
  403cac:	cmp	x23, x20
  403cb0:	b.ls	403cec <ferror@plt+0x261c>  // b.plast
  403cb4:	ldr	x25, [sp, #16]
  403cb8:	mov	x0, x19
  403cbc:	mov	x1, x23
  403cc0:	bl	401500 <realloc@plt>
  403cc4:	cbz	x0, 403cec <ferror@plt+0x261c>
  403cc8:	sub	x9, x25, x19
  403ccc:	add	x10, x0, x9
  403cd0:	mvn	x9, x9
  403cd4:	mov	w8, wzr
  403cd8:	add	x9, x23, x9
  403cdc:	mov	x20, x23
  403ce0:	mov	x19, x0
  403ce4:	stp	x9, x10, [sp, #8]
  403ce8:	b	403c68 <ferror@plt+0x2598>
  403cec:	str	w24, [x22]
  403cf0:	mov	w8, #0x4                   	// #4
  403cf4:	b	403c68 <ferror@plt+0x2598>
  403cf8:	cmp	w8, #0x2
  403cfc:	b.ne	403df8 <ferror@plt+0x2728>  // b.any
  403d00:	mov	w24, #0xc                   	// #12
  403d04:	b	403d10 <ferror@plt+0x2640>
  403d08:	mov	w8, #0x5                   	// #5
  403d0c:	cbnz	w8, 403dac <ferror@plt+0x26dc>
  403d10:	add	x3, sp, #0x10
  403d14:	add	x4, sp, #0x8
  403d18:	mov	x0, x21
  403d1c:	mov	x1, xzr
  403d20:	mov	x2, xzr
  403d24:	bl	4015a0 <iconv@plt>
  403d28:	cmn	x0, #0x1
  403d2c:	b.ne	403d08 <ferror@plt+0x2638>  // b.any
  403d30:	bl	401680 <__errno_location@plt>
  403d34:	ldr	w8, [x0]
  403d38:	cmp	w8, #0x7
  403d3c:	b.ne	403d88 <ferror@plt+0x26b8>  // b.any
  403d40:	lsl	x22, x20, #1
  403d44:	mov	x23, x0
  403d48:	cmp	x22, x20
  403d4c:	b.ls	403d90 <ferror@plt+0x26c0>  // b.plast
  403d50:	ldr	x25, [sp, #16]
  403d54:	mov	x0, x19
  403d58:	mov	x1, x22
  403d5c:	bl	401500 <realloc@plt>
  403d60:	cbz	x0, 403d90 <ferror@plt+0x26c0>
  403d64:	sub	x9, x25, x19
  403d68:	add	x10, x0, x9
  403d6c:	mvn	x9, x9
  403d70:	mov	w8, wzr
  403d74:	add	x9, x22, x9
  403d78:	mov	x20, x22
  403d7c:	mov	x19, x0
  403d80:	stp	x9, x10, [sp, #8]
  403d84:	b	403d0c <ferror@plt+0x263c>
  403d88:	mov	w8, #0x4                   	// #4
  403d8c:	b	403d0c <ferror@plt+0x263c>
  403d90:	str	w24, [x23]
  403d94:	mov	w8, #0x4                   	// #4
  403d98:	b	403d0c <ferror@plt+0x263c>
  403d9c:	bl	401680 <__errno_location@plt>
  403da0:	mov	w8, #0xc                   	// #12
  403da4:	str	w8, [x0]
  403da8:	b	403e1c <ferror@plt+0x274c>
  403dac:	cmp	w8, #0x5
  403db0:	b.ne	403df8 <ferror@plt+0x2728>  // b.any
  403db4:	ldr	x9, [sp, #16]
  403db8:	mov	w8, wzr
  403dbc:	add	x10, x9, #0x1
  403dc0:	str	x10, [sp, #16]
  403dc4:	strb	wzr, [x9]
  403dc8:	ldr	x9, [sp, #16]
  403dcc:	sub	x1, x9, x19
  403dd0:	cmp	w8, #0x4
  403dd4:	b.ne	403e00 <ferror@plt+0x2730>  // b.any
  403dd8:	bl	401680 <__errno_location@plt>
  403ddc:	ldr	w21, [x0]
  403de0:	mov	x20, x0
  403de4:	mov	x0, x19
  403de8:	bl	4015c0 <free@plt>
  403dec:	mov	x19, xzr
  403df0:	str	w21, [x20]
  403df4:	b	403e1c <ferror@plt+0x274c>
  403df8:	cmp	w8, #0x4
  403dfc:	b.eq	403dd8 <ferror@plt+0x2708>  // b.none
  403e00:	cbnz	w8, 403e1c <ferror@plt+0x274c>
  403e04:	cmp	x1, x20
  403e08:	b.cs	403e1c <ferror@plt+0x274c>  // b.hs, b.nlast
  403e0c:	mov	x0, x19
  403e10:	bl	401500 <realloc@plt>
  403e14:	cmp	x0, #0x0
  403e18:	csel	x19, x19, x0, eq  // eq = none
  403e1c:	mov	x0, x19
  403e20:	ldp	x20, x19, [sp, #96]
  403e24:	ldp	x22, x21, [sp, #80]
  403e28:	ldp	x24, x23, [sp, #64]
  403e2c:	ldr	x25, [sp, #48]
  403e30:	ldp	x29, x30, [sp, #32]
  403e34:	add	sp, sp, #0x70
  403e38:	ret
  403e3c:	stp	x29, x30, [sp, #-48]!
  403e40:	stp	x22, x21, [sp, #16]
  403e44:	stp	x20, x19, [sp, #32]
  403e48:	ldrb	w8, [x0]
  403e4c:	mov	x19, x0
  403e50:	mov	x29, sp
  403e54:	cbz	w8, 403ec8 <ferror@plt+0x27f8>
  403e58:	mov	x21, x1
  403e5c:	mov	x0, x1
  403e60:	mov	x1, x2
  403e64:	mov	x20, x2
  403e68:	bl	402c58 <ferror@plt+0x1588>
  403e6c:	cbz	w0, 403ec8 <ferror@plt+0x27f8>
  403e70:	mov	x0, x20
  403e74:	mov	x1, x21
  403e78:	bl	401620 <iconv_open@plt>
  403e7c:	cmn	x0, #0x1
  403e80:	b.eq	403ee8 <ferror@plt+0x2818>  // b.none
  403e84:	mov	x20, x0
  403e88:	mov	x0, x19
  403e8c:	mov	x1, x20
  403e90:	bl	403bf0 <ferror@plt+0x2520>
  403e94:	mov	x19, x0
  403e98:	cbz	x0, 403ef0 <ferror@plt+0x2820>
  403e9c:	mov	x0, x20
  403ea0:	bl	401400 <iconv_close@plt>
  403ea4:	tbz	w0, #31, 403f08 <ferror@plt+0x2838>
  403ea8:	bl	401680 <__errno_location@plt>
  403eac:	ldr	w21, [x0]
  403eb0:	mov	x20, x0
  403eb4:	mov	x0, x19
  403eb8:	bl	4015c0 <free@plt>
  403ebc:	mov	x19, xzr
  403ec0:	str	w21, [x20]
  403ec4:	b	403f08 <ferror@plt+0x2838>
  403ec8:	mov	x0, x19
  403ecc:	bl	401510 <strdup@plt>
  403ed0:	mov	x19, x0
  403ed4:	cbnz	x0, 403f08 <ferror@plt+0x2838>
  403ed8:	bl	401680 <__errno_location@plt>
  403edc:	mov	w8, #0xc                   	// #12
  403ee0:	str	w8, [x0]
  403ee4:	b	403f08 <ferror@plt+0x2838>
  403ee8:	mov	x19, xzr
  403eec:	b	403f08 <ferror@plt+0x2838>
  403ef0:	bl	401680 <__errno_location@plt>
  403ef4:	ldr	w22, [x0]
  403ef8:	mov	x21, x0
  403efc:	mov	x0, x20
  403f00:	bl	401400 <iconv_close@plt>
  403f04:	str	w22, [x21]
  403f08:	mov	x0, x19
  403f0c:	ldp	x20, x19, [sp, #32]
  403f10:	ldp	x22, x21, [sp, #16]
  403f14:	ldp	x29, x30, [sp], #48
  403f18:	ret
  403f1c:	stp	x29, x30, [sp, #-32]!
  403f20:	stp	x20, x19, [sp, #16]
  403f24:	mov	x19, x1
  403f28:	mov	w1, wzr
  403f2c:	mov	x2, x19
  403f30:	mov	x29, sp
  403f34:	mov	x20, x0
  403f38:	bl	401630 <memchr@plt>
  403f3c:	sub	x8, x0, x20
  403f40:	cmp	x0, #0x0
  403f44:	csinc	x0, x19, x8, eq  // eq = none
  403f48:	ldp	x20, x19, [sp, #16]
  403f4c:	ldp	x29, x30, [sp], #32
  403f50:	ret
  403f54:	sub	sp, sp, #0x40
  403f58:	stp	x29, x30, [sp, #16]
  403f5c:	add	x29, sp, #0x10
  403f60:	cmp	x0, #0x0
  403f64:	sub	x8, x29, #0x4
  403f68:	stp	x20, x19, [sp, #48]
  403f6c:	csel	x20, x8, x0, eq  // eq = none
  403f70:	mov	x0, x20
  403f74:	stp	x22, x21, [sp, #32]
  403f78:	mov	x22, x2
  403f7c:	mov	x19, x1
  403f80:	bl	401370 <mbrtowc@plt>
  403f84:	mov	x21, x0
  403f88:	cbz	x22, 403fac <ferror@plt+0x28dc>
  403f8c:	cmn	x21, #0x2
  403f90:	b.cc	403fac <ferror@plt+0x28dc>  // b.lo, b.ul, b.last
  403f94:	mov	w0, wzr
  403f98:	bl	404168 <ferror@plt+0x2a98>
  403f9c:	tbnz	w0, #0, 403fac <ferror@plt+0x28dc>
  403fa0:	ldrb	w8, [x19]
  403fa4:	mov	w21, #0x1                   	// #1
  403fa8:	str	w8, [x20]
  403fac:	mov	x0, x21
  403fb0:	ldp	x20, x19, [sp, #48]
  403fb4:	ldp	x22, x21, [sp, #32]
  403fb8:	ldp	x29, x30, [sp, #16]
  403fbc:	add	sp, sp, #0x40
  403fc0:	ret
  403fc4:	sub	w9, w0, #0x41
  403fc8:	mov	w8, w0
  403fcc:	cmp	w9, #0x39
  403fd0:	mov	w0, #0x1                   	// #1
  403fd4:	b.hi	403fec <ferror@plt+0x291c>  // b.pmore
  403fd8:	mov	w10, #0x1                   	// #1
  403fdc:	lsl	x9, x10, x9
  403fe0:	tst	x9, #0x3ffffff03ffffff
  403fe4:	b.eq	403fec <ferror@plt+0x291c>  // b.none
  403fe8:	ret
  403fec:	sub	w8, w8, #0x30
  403ff0:	cmp	w8, #0xa
  403ff4:	b.cc	403fe8 <ferror@plt+0x2918>  // b.lo, b.ul, b.last
  403ff8:	mov	w0, wzr
  403ffc:	ret
  404000:	sub	w8, w0, #0x41
  404004:	cmp	w8, #0x39
  404008:	b.hi	40401c <ferror@plt+0x294c>  // b.pmore
  40400c:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  404010:	lsr	x8, x9, x8
  404014:	and	w0, w8, #0x1
  404018:	ret
  40401c:	mov	w0, wzr
  404020:	ret
  404024:	cmp	w0, #0x80
  404028:	cset	w0, cc  // cc = lo, ul, last
  40402c:	ret
  404030:	cmp	w0, #0x20
  404034:	cset	w8, eq  // eq = none
  404038:	cmp	w0, #0x9
  40403c:	cset	w9, eq  // eq = none
  404040:	orr	w0, w8, w9
  404044:	ret
  404048:	mov	w8, w0
  40404c:	cmp	w0, #0x20
  404050:	mov	w0, #0x1                   	// #1
  404054:	b.cs	40405c <ferror@plt+0x298c>  // b.hs, b.nlast
  404058:	ret
  40405c:	cmp	w8, #0x7f
  404060:	b.eq	404058 <ferror@plt+0x2988>  // b.none
  404064:	mov	w0, wzr
  404068:	ret
  40406c:	sub	w8, w0, #0x30
  404070:	cmp	w8, #0xa
  404074:	cset	w0, cc  // cc = lo, ul, last
  404078:	ret
  40407c:	sub	w8, w0, #0x21
  404080:	cmp	w8, #0x5e
  404084:	cset	w0, cc  // cc = lo, ul, last
  404088:	ret
  40408c:	sub	w8, w0, #0x61
  404090:	cmp	w8, #0x1a
  404094:	cset	w0, cc  // cc = lo, ul, last
  404098:	ret
  40409c:	sub	w8, w0, #0x20
  4040a0:	cmp	w8, #0x5f
  4040a4:	cset	w0, cc  // cc = lo, ul, last
  4040a8:	ret
  4040ac:	sub	w8, w0, #0x21
  4040b0:	cmp	w8, #0x5d
  4040b4:	b.hi	4040d8 <ferror@plt+0x2a08>  // b.pmore
  4040b8:	adrp	x9, 404000 <ferror@plt+0x2930>
  4040bc:	add	x9, x9, #0xd70
  4040c0:	adr	x10, 4040d4 <ferror@plt+0x2a04>
  4040c4:	ldrb	w11, [x9, x8]
  4040c8:	add	x10, x10, x11, lsl #2
  4040cc:	mov	w0, #0x1                   	// #1
  4040d0:	br	x10
  4040d4:	ret
  4040d8:	mov	w0, wzr
  4040dc:	ret
  4040e0:	sub	w8, w0, #0x9
  4040e4:	cmp	w8, #0x17
  4040e8:	b.hi	404100 <ferror@plt+0x2a30>  // b.pmore
  4040ec:	mov	w9, #0x1f                  	// #31
  4040f0:	movk	w9, #0x80, lsl #16
  4040f4:	lsr	w8, w9, w8
  4040f8:	and	w0, w8, #0x1
  4040fc:	ret
  404100:	mov	w0, wzr
  404104:	ret
  404108:	sub	w8, w0, #0x41
  40410c:	cmp	w8, #0x1a
  404110:	cset	w0, cc  // cc = lo, ul, last
  404114:	ret
  404118:	sub	w8, w0, #0x30
  40411c:	cmp	w8, #0x36
  404120:	b.hi	404138 <ferror@plt+0x2a68>  // b.pmore
  404124:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  404128:	movk	x9, #0x3ff
  40412c:	lsr	x8, x9, x8
  404130:	and	w0, w8, #0x1
  404134:	ret
  404138:	mov	w0, wzr
  40413c:	ret
  404140:	sub	w8, w0, #0x41
  404144:	add	w9, w0, #0x20
  404148:	cmp	w8, #0x1a
  40414c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404150:	ret
  404154:	sub	w8, w0, #0x61
  404158:	sub	w9, w0, #0x20
  40415c:	cmp	w8, #0x1a
  404160:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  404164:	ret
  404168:	stp	x29, x30, [sp, #-32]!
  40416c:	mov	x1, xzr
  404170:	str	x19, [sp, #16]
  404174:	mov	x29, sp
  404178:	bl	4016c0 <setlocale@plt>
  40417c:	cbz	x0, 4041a8 <ferror@plt+0x2ad8>
  404180:	adrp	x1, 404000 <ferror@plt+0x2930>
  404184:	add	x1, x1, #0xdce
  404188:	mov	x19, x0
  40418c:	bl	401580 <strcmp@plt>
  404190:	cbz	w0, 4041b0 <ferror@plt+0x2ae0>
  404194:	adrp	x1, 404000 <ferror@plt+0x2930>
  404198:	add	x1, x1, #0xdd0
  40419c:	mov	x0, x19
  4041a0:	bl	401580 <strcmp@plt>
  4041a4:	cbz	w0, 4041b0 <ferror@plt+0x2ae0>
  4041a8:	mov	w0, #0x1                   	// #1
  4041ac:	b	4041b4 <ferror@plt+0x2ae4>
  4041b0:	mov	w0, wzr
  4041b4:	ldr	x19, [sp, #16]
  4041b8:	ldp	x29, x30, [sp], #32
  4041bc:	ret
  4041c0:	cmn	x0, #0x21
  4041c4:	b.hi	404200 <ferror@plt+0x2b30>  // b.pmore
  4041c8:	stp	x29, x30, [sp, #-16]!
  4041cc:	add	x0, x0, #0x20
  4041d0:	mov	x29, sp
  4041d4:	bl	401480 <malloc@plt>
  4041d8:	cbz	x0, 404208 <ferror@plt+0x2b38>
  4041dc:	add	x10, x0, #0x10
  4041e0:	and	x10, x10, #0xffffffffffffffe0
  4041e4:	mov	x8, x0
  4041e8:	orr	x0, x10, #0x10
  4041ec:	mov	w9, wzr
  4041f0:	sub	w8, w0, w8
  4041f4:	sturb	w8, [x0, #-1]
  4041f8:	ldp	x29, x30, [sp], #16
  4041fc:	cbz	w9, 404204 <ferror@plt+0x2b34>
  404200:	mov	x0, xzr
  404204:	ret
  404208:	mov	w9, #0x1                   	// #1
  40420c:	ldp	x29, x30, [sp], #16
  404210:	cbnz	w9, 404200 <ferror@plt+0x2b30>
  404214:	b	404204 <ferror@plt+0x2b34>
  404218:	stp	x29, x30, [sp, #-16]!
  40421c:	tst	x0, #0xf
  404220:	mov	x29, sp
  404224:	b.ne	404240 <ferror@plt+0x2b70>  // b.any
  404228:	tbz	w0, #4, 404238 <ferror@plt+0x2b68>
  40422c:	ldurb	w8, [x0, #-1]
  404230:	sub	x0, x0, x8
  404234:	bl	4015c0 <free@plt>
  404238:	ldp	x29, x30, [sp], #16
  40423c:	ret
  404240:	bl	401540 <abort@plt>
  404244:	stp	x29, x30, [sp, #-32]!
  404248:	str	x19, [sp, #16]
  40424c:	mov	x29, sp
  404250:	mov	w19, w0
  404254:	bl	401490 <wcwidth@plt>
  404258:	tbz	w0, #31, 40426c <ferror@plt+0x2b9c>
  40425c:	mov	w0, w19
  404260:	bl	401440 <iswcntrl@plt>
  404264:	cmp	w0, #0x0
  404268:	cset	w0, eq  // eq = none
  40426c:	ldr	x19, [sp, #16]
  404270:	ldp	x29, x30, [sp], #32
  404274:	ret
  404278:	stp	x29, x30, [sp, #-48]!
  40427c:	str	x21, [sp, #16]
  404280:	stp	x20, x19, [sp, #32]
  404284:	mov	x19, x1
  404288:	ldr	x21, [x1], #24
  40428c:	mov	x20, x0
  404290:	mov	x29, sp
  404294:	cmp	x21, x1
  404298:	b.ne	4042ac <ferror@plt+0x2bdc>  // b.any
  40429c:	ldr	x2, [x19, #8]
  4042a0:	add	x21, x20, #0x18
  4042a4:	mov	x0, x21
  4042a8:	bl	401380 <memcpy@plt>
  4042ac:	str	x21, [x20]
  4042b0:	ldr	x8, [x19, #8]
  4042b4:	str	x8, [x20, #8]
  4042b8:	ldrb	w8, [x19, #16]
  4042bc:	strb	w8, [x20, #16]
  4042c0:	cbz	w8, 4042cc <ferror@plt+0x2bfc>
  4042c4:	ldr	w8, [x19, #20]
  4042c8:	str	w8, [x20, #20]
  4042cc:	ldp	x20, x19, [sp, #32]
  4042d0:	ldr	x21, [sp, #16]
  4042d4:	ldp	x29, x30, [sp], #48
  4042d8:	ret
  4042dc:	lsr	w8, w0, #3
  4042e0:	adrp	x9, 404000 <ferror@plt+0x2930>
  4042e4:	and	x8, x8, #0x1c
  4042e8:	add	x9, x9, #0xdd8
  4042ec:	ldr	w8, [x9, x8]
  4042f0:	lsr	w8, w8, w0
  4042f4:	and	w0, w8, #0x1
  4042f8:	ret
  4042fc:	sub	sp, sp, #0x60
  404300:	stp	x29, x30, [sp, #64]
  404304:	str	x19, [sp, #80]
  404308:	add	x29, sp, #0x40
  40430c:	mov	x19, x0
  404310:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  404314:	cmp	x0, #0x2
  404318:	b.cc	40437c <ferror@plt+0x2cac>  // b.lo, b.ul, b.last
  40431c:	mov	x0, sp
  404320:	str	x19, [sp, #16]
  404324:	strb	wzr, [sp]
  404328:	stur	xzr, [sp, #4]
  40432c:	strb	wzr, [sp, #12]
  404330:	bl	4037ac <ferror@plt+0x20dc>
  404334:	ldrb	w8, [sp, #32]
  404338:	cbz	w8, 404348 <ferror@plt+0x2c78>
  40433c:	ldr	w8, [sp, #36]
  404340:	mov	x19, xzr
  404344:	cbz	w8, 404388 <ferror@plt+0x2cb8>
  404348:	mov	x19, xzr
  40434c:	ldp	x9, x8, [sp, #16]
  404350:	mov	x0, sp
  404354:	add	x19, x19, #0x1
  404358:	strb	wzr, [sp, #12]
  40435c:	add	x8, x9, x8
  404360:	str	x8, [sp, #16]
  404364:	bl	4037ac <ferror@plt+0x20dc>
  404368:	ldrb	w9, [sp, #32]
  40436c:	ldr	w8, [sp, #36]
  404370:	cbz	w9, 40434c <ferror@plt+0x2c7c>
  404374:	cbnz	w8, 40434c <ferror@plt+0x2c7c>
  404378:	b	404388 <ferror@plt+0x2cb8>
  40437c:	mov	x0, x19
  404380:	bl	4013b0 <strlen@plt>
  404384:	mov	x19, x0
  404388:	mov	x0, x19
  40438c:	ldr	x19, [sp, #80]
  404390:	ldp	x29, x30, [sp, #64]
  404394:	add	sp, sp, #0x60
  404398:	ret
  40439c:	nop
  4043a0:	stp	x29, x30, [sp, #-64]!
  4043a4:	mov	x29, sp
  4043a8:	stp	x19, x20, [sp, #16]
  4043ac:	adrp	x20, 415000 <ferror@plt+0x13930>
  4043b0:	add	x20, x20, #0xdf0
  4043b4:	stp	x21, x22, [sp, #32]
  4043b8:	adrp	x21, 415000 <ferror@plt+0x13930>
  4043bc:	add	x21, x21, #0xde8
  4043c0:	sub	x20, x20, x21
  4043c4:	mov	w22, w0
  4043c8:	stp	x23, x24, [sp, #48]
  4043cc:	mov	x23, x1
  4043d0:	mov	x24, x2
  4043d4:	bl	401330 <mbrtowc@plt-0x40>
  4043d8:	cmp	xzr, x20, asr #3
  4043dc:	b.eq	404408 <ferror@plt+0x2d38>  // b.none
  4043e0:	asr	x20, x20, #3
  4043e4:	mov	x19, #0x0                   	// #0
  4043e8:	ldr	x3, [x21, x19, lsl #3]
  4043ec:	mov	x2, x24
  4043f0:	add	x19, x19, #0x1
  4043f4:	mov	x1, x23
  4043f8:	mov	w0, w22
  4043fc:	blr	x3
  404400:	cmp	x20, x19
  404404:	b.ne	4043e8 <ferror@plt+0x2d18>  // b.any
  404408:	ldp	x19, x20, [sp, #16]
  40440c:	ldp	x21, x22, [sp, #32]
  404410:	ldp	x23, x24, [sp, #48]
  404414:	ldp	x29, x30, [sp], #64
  404418:	ret
  40441c:	nop
  404420:	ret
  404424:	nop
  404428:	adrp	x2, 416000 <ferror@plt+0x14930>
  40442c:	mov	x1, #0x0                   	// #0
  404430:	ldr	x2, [x2, #448]
  404434:	b	401420 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404438 <.fini>:
  404438:	stp	x29, x30, [sp, #-16]!
  40443c:	mov	x29, sp
  404440:	ldp	x29, x30, [sp], #16
  404444:	ret
