

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Thu Jul 30 14:01:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     1.769|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         1|          -|          -|     9|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     24|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      42|     88|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_49_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln10_fu_43_p2  |   icmp   |      0|  0|  11|           4|           5|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  24|           8|           6|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |i_0_reg_32  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  24|          5|    5|         11|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  2|   0|    2|          0|
    |i_0_reg_32  |  4|   0|    4|          0|
    +------------+---+----+-----+-----------+
    |Total       |  6|   0|    6|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_V_Addr_A             | out |   32|    bram    |      A_V     |     array    |
|A_V_EN_A               | out |    1|    bram    |      A_V     |     array    |
|A_V_WEN_A              | out |    4|    bram    |      A_V     |     array    |
|A_V_Din_A              | out |   32|    bram    |      A_V     |     array    |
|A_V_Dout_A             |  in |   32|    bram    |      A_V     |     array    |
|A_V_Clk_A              | out |    1|    bram    |      A_V     |     array    |
|A_V_Rst_A              | out |    1|    bram    |      A_V     |     array    |
|A_V_Addr_B             | out |   32|    bram    |      A_V     |     array    |
|A_V_EN_B               | out |    1|    bram    |      A_V     |     array    |
|A_V_WEN_B              | out |    4|    bram    |      A_V     |     array    |
|A_V_Din_B              | out |   32|    bram    |      A_V     |     array    |
|A_V_Dout_B             |  in |   32|    bram    |      A_V     |     array    |
|A_V_Clk_B              | out |    1|    bram    |      A_V     |     array    |
|A_V_Rst_B              | out |    1|    bram    |      A_V     |     array    |
|B_V_Addr_A             | out |   32|    bram    |      B_V     |     array    |
|B_V_EN_A               | out |    1|    bram    |      B_V     |     array    |
|B_V_WEN_A              | out |    4|    bram    |      B_V     |     array    |
|B_V_Din_A              | out |   32|    bram    |      B_V     |     array    |
|B_V_Dout_A             |  in |   32|    bram    |      B_V     |     array    |
|B_V_Clk_A              | out |    1|    bram    |      B_V     |     array    |
|B_V_Rst_A              | out |    1|    bram    |      B_V     |     array    |
|B_V_Addr_B             | out |   32|    bram    |      B_V     |     array    |
|B_V_EN_B               | out |    1|    bram    |      B_V     |     array    |
|B_V_WEN_B              | out |    4|    bram    |      B_V     |     array    |
|B_V_Din_B              | out |   32|    bram    |      B_V     |     array    |
|B_V_Dout_B             |  in |   32|    bram    |      B_V     |     array    |
|B_V_Clk_B              | out |    1|    bram    |      B_V     |     array    |
|B_V_Rst_B              | out |    1|    bram    |      B_V     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

