/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 304 264)
	(text "Lab03" (rect 135 -1 159 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 248 20 260)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 128 72)(line_width 1))
	)
	(port
		(pt 0 232)
		(input)
		(text "switches_export[9..0]" (rect 0 0 83 12)(font "Arial" (font_size 8)))
		(text "switches_export[9..0]" (rect 4 221 130 232)(font "Arial" (font_size 8)))
		(line (pt 0 232)(pt 128 232)(line_width 3))
	)
	(port
		(pt 0 112)
		(output)
		(text "hex0_export[6..0]" (rect 0 0 69 12)(font "Arial" (font_size 8)))
		(text "hex0_export[6..0]" (rect 4 101 106 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 128 112)(line_width 3))
	)
	(port
		(pt 0 152)
		(output)
		(text "hex1_export[6..0]" (rect 0 0 68 12)(font "Arial" (font_size 8)))
		(text "hex1_export[6..0]" (rect 4 141 106 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 128 152)(line_width 3))
	)
	(port
		(pt 0 192)
		(output)
		(text "hex2_export[6..0]" (rect 0 0 69 12)(font "Arial" (font_size 8)))
		(text "hex2_export[6..0]" (rect 4 181 106 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 128 192)(line_width 3))
	)
	(drawing
		(text "clk" (rect 113 43 244 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 133 67 284 144)(font "Arial" (color 0 0 0)))
		(text "hex0" (rect 102 83 228 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 133 107 302 224)(font "Arial" (color 0 0 0)))
		(text "hex1" (rect 104 123 232 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 133 147 302 304)(font "Arial" (color 0 0 0)))
		(text "hex2" (rect 102 163 228 339)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 133 187 302 384)(font "Arial" (color 0 0 0)))
		(text "switches" (rect 78 203 204 419)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 133 227 302 464)(font "Arial" (color 0 0 0)))
		(text " Lab03 " (rect 275 248 592 506)(font "Arial" ))
		(line (pt 128 32)(pt 176 32)(line_width 1))
		(line (pt 176 32)(pt 176 248)(line_width 1))
		(line (pt 128 248)(pt 176 248)(line_width 1))
		(line (pt 128 32)(pt 128 248)(line_width 1))
		(line (pt 129 52)(pt 129 76)(line_width 1))
		(line (pt 130 52)(pt 130 76)(line_width 1))
		(line (pt 129 92)(pt 129 116)(line_width 1))
		(line (pt 130 92)(pt 130 116)(line_width 1))
		(line (pt 129 132)(pt 129 156)(line_width 1))
		(line (pt 130 132)(pt 130 156)(line_width 1))
		(line (pt 129 172)(pt 129 196)(line_width 1))
		(line (pt 130 172)(pt 130 196)(line_width 1))
		(line (pt 129 212)(pt 129 236)(line_width 1))
		(line (pt 130 212)(pt 130 236)(line_width 1))
		(line (pt 0 0)(pt 304 0)(line_width 1))
		(line (pt 304 0)(pt 304 264)(line_width 1))
		(line (pt 0 264)(pt 304 264)(line_width 1))
		(line (pt 0 0)(pt 0 264)(line_width 1))
	)
)
