--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml wrapper_RISC.twx wrapper_RISC.ncd -o wrapper_RISC.twr
wrapper_RISC.pcf -ucf pin_RISC_processor.ucf

Design file:              wrapper_RISC.ncd
Physical constraint file: wrapper_RISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 751156498 paths analyzed, 4373 endpoints analyzed, 1139 failing endpoints
 1139 timing errors detected. (1139 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.678ns.
--------------------------------------------------------------------------------

Paths for end point risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X0Y10.ADDRARDADDRU7), 9664148 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      22.068ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.196 - 0.218)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO17       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X8Y41.A6             net (fanout=258)      1.423   risc/instruction<17>
    SLICE_X8Y41.A              Tilo                  0.124   risc/r_file/Mmux_readData2_97
                                                             risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.C4             net (fanout=1)        0.958   risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X8Y54.D5             net (fanout=32)       1.613   risc/fbranch
    SLICE_X8Y54.D              Tilo                  0.124   risc/pc/out<4>
                                                             risc/mux_branchSel/Mmux_out27
    RAMB36_X0Y10.ADDRARDADDRU7 net (fanout=2)        0.860   risc/next_Instr_addr<4>
    RAMB36_X0Y10.CLKARDCLKU    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           22.068ns (5.051ns logic, 17.017ns route)
                                                             (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.957ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.196 - 0.218)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO16       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X8Y41.A5             net (fanout=258)      1.312   risc/instruction<16>
    SLICE_X8Y41.A              Tilo                  0.124   risc/r_file/Mmux_readData2_97
                                                             risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.C4             net (fanout=1)        0.958   risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X8Y54.D5             net (fanout=32)       1.613   risc/fbranch
    SLICE_X8Y54.D              Tilo                  0.124   risc/pc/out<4>
                                                             risc/mux_branchSel/Mmux_out27
    RAMB36_X0Y10.ADDRARDADDRU7 net (fanout=2)        0.860   risc/next_Instr_addr<4>
    RAMB36_X0Y10.CLKARDCLKU    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.957ns (5.051ns logic, 16.906ns route)
                                                             (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.832ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.196 - 0.218)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO17       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X6Y46.D5             net (fanout=258)      1.418   risc/instruction<17>
    SLICE_X6Y46.D              Tilo                  0.124   risc/r_file/Mmux_readData2_83
                                                             risc/r_file/Mmux_readData2_83
    SLICE_X9Y46.C3             net (fanout=1)        0.727   risc/r_file/Mmux_readData2_83
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X8Y54.D5             net (fanout=32)       1.613   risc/fbranch
    SLICE_X8Y54.D              Tilo                  0.124   risc/pc/out<4>
                                                             risc/mux_branchSel/Mmux_out27
    RAMB36_X0Y10.ADDRARDADDRU7 net (fanout=2)        0.860   risc/next_Instr_addr<4>
    RAMB36_X0Y10.CLKARDCLKU    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.832ns (5.051ns logic, 16.781ns route)
                                                             (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X0Y10.ADDRARDADDRL7), 9664148 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      22.070ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO17       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X8Y41.A6             net (fanout=258)      1.423   risc/instruction<17>
    SLICE_X8Y41.A              Tilo                  0.124   risc/r_file/Mmux_readData2_97
                                                             risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.C4             net (fanout=1)        0.958   risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X8Y54.D5             net (fanout=32)       1.613   risc/fbranch
    SLICE_X8Y54.D              Tilo                  0.124   risc/pc/out<4>
                                                             risc/mux_branchSel/Mmux_out27
    RAMB36_X0Y10.ADDRARDADDRL7 net (fanout=2)        0.862   risc/next_Instr_addr<4>
    RAMB36_X0Y10.CLKARDCLKL    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           22.070ns (5.051ns logic, 17.019ns route)
                                                             (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.959ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO16       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X8Y41.A5             net (fanout=258)      1.312   risc/instruction<16>
    SLICE_X8Y41.A              Tilo                  0.124   risc/r_file/Mmux_readData2_97
                                                             risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.C4             net (fanout=1)        0.958   risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X8Y54.D5             net (fanout=32)       1.613   risc/fbranch
    SLICE_X8Y54.D              Tilo                  0.124   risc/pc/out<4>
                                                             risc/mux_branchSel/Mmux_out27
    RAMB36_X0Y10.ADDRARDADDRL7 net (fanout=2)        0.862   risc/next_Instr_addr<4>
    RAMB36_X0Y10.CLKARDCLKL    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.959ns (5.051ns logic, 16.908ns route)
                                                             (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.834ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO17       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X6Y46.D5             net (fanout=258)      1.418   risc/instruction<17>
    SLICE_X6Y46.D              Tilo                  0.124   risc/r_file/Mmux_readData2_83
                                                             risc/r_file/Mmux_readData2_83
    SLICE_X9Y46.C3             net (fanout=1)        0.727   risc/r_file/Mmux_readData2_83
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X8Y54.D5             net (fanout=32)       1.613   risc/fbranch
    SLICE_X8Y54.D              Tilo                  0.124   risc/pc/out<4>
                                                             risc/mux_branchSel/Mmux_out27
    RAMB36_X0Y10.ADDRARDADDRL7 net (fanout=2)        0.862   risc/next_Instr_addr<4>
    RAMB36_X0Y10.CLKARDCLKL    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.834ns (5.051ns logic, 16.783ns route)
                                                             (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X0Y10.ADDRARDADDRU8), 9664157 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.858ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.196 - 0.218)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO17       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X8Y41.A6             net (fanout=258)      1.423   risc/instruction<17>
    SLICE_X8Y41.A              Tilo                  0.124   risc/r_file/Mmux_readData2_97
                                                             risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.C4             net (fanout=1)        0.958   risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X11Y57.A6            net (fanout=32)       1.331   risc/fbranch
    SLICE_X11Y57.A             Tilo                  0.124   risc/pc/out<5>
                                                             risc/mux_branchSel/Mmux_out28
    RAMB36_X0Y10.ADDRARDADDRU8 net (fanout=2)        0.932   risc/next_Instr_addr<5>
    RAMB36_X0Y10.CLKARDCLKU    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.858ns (5.051ns logic, 16.807ns route)
                                                             (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.747ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.196 - 0.218)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO16       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X8Y41.A5             net (fanout=258)      1.312   risc/instruction<16>
    SLICE_X8Y41.A              Tilo                  0.124   risc/r_file/Mmux_readData2_97
                                                             risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.C4             net (fanout=1)        0.958   risc/r_file/Mmux_readData2_93
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X11Y57.A6            net (fanout=32)       1.331   risc/fbranch
    SLICE_X11Y57.A             Tilo                  0.124   risc/pc/out<5>
                                                             risc/mux_branchSel/Mmux_out28
    RAMB36_X0Y10.ADDRARDADDRU8 net (fanout=2)        0.932   risc/next_Instr_addr<5>
    RAMB36_X0Y10.CLKARDCLKU    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.747ns (5.051ns logic, 16.696ns route)
                                                             (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      21.622ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.196 - 0.218)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X0Y10.DOADO17       Trcko_DOA             2.454   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X6Y46.D5             net (fanout=258)      1.418   risc/instruction<17>
    SLICE_X6Y46.D              Tilo                  0.124   risc/r_file/Mmux_readData2_83
                                                             risc/r_file/Mmux_readData2_83
    SLICE_X9Y46.C3             net (fanout=1)        0.727   risc/r_file/Mmux_readData2_83
    SLICE_X9Y46.CMUX           Tilo                  0.543   risc/r_file/Mmux_readData2_71
                                                             risc/r_file/Mmux_readData2_31
                                                             risc/r_file/Mmux_readData2_2_f7_0
    SLICE_X28Y73.A5            net (fanout=4)        2.918   risc/readData2<10>
    SLICE_X28Y73.A             Tilo                  0.124   N596
                                                             risc/mux_alu/Mmux_out21
    SLICE_X15Y65.C5            net (fanout=7)        1.249   risc/ALUInput2<10>
    SLICE_X15Y65.C             Tilo                  0.124   N600
                                                             risc/alu/adder_1/cla_16bit_1/lca/cout<2><2>3_SW0
    SLICE_X14Y67.A6            net (fanout=4)        0.477   N162
    SLICE_X14Y67.A             Tilo                  0.124   N306
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5_SW0
    SLICE_X29Y74.A2            net (fanout=1)        1.825   N434
    SLICE_X29Y74.A             Tilo                  0.124   risc/alu/Mmux_result24
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<0>5
    SLICE_X33Y73.C5            net (fanout=4)        0.789   risc/alu/adder_1/cla_16bit_2/lca/cout<0>4
    SLICE_X33Y73.C             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>2
    SLICE_X35Y73.B4            net (fanout=4)        0.614   risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>1
    SLICE_X35Y73.B             Tilo                  0.124   risc/alu/adder_1/cla_16bit_2/c<1>
                                                             risc/alu/adder_1/cla_16bit_2/lca/cout<1><1>6
    SLICE_X33Y57.B6            net (fanout=5)        1.101   risc/alu/adder_1/cla_16bit_2/c<1>
    SLICE_X33Y57.B             Tilo                  0.124   risc/alu/Mmux_result197
                                                             risc/alu/Mmux_result197
    SLICE_X35Y79.C3            net (fanout=2)        1.744   risc/alu/Mmux_result197
    SLICE_X35Y79.C             Tilo                  0.124   N290
                                                             risc/alu/fzero6_SW0
    SLICE_X35Y79.D4            net (fanout=1)        0.433   N106
    SLICE_X35Y79.D             Tilo                  0.124   N290
                                                             risc/alu/fzero5_SW0_SW0_SW0
    SLICE_X11Y79.B5            net (fanout=1)        1.013   N290
    SLICE_X11Y79.B             Tilo                  0.124   risc/pc/out<1>
                                                             risc/br_ctrl/out3
    SLICE_X11Y57.A6            net (fanout=32)       1.331   risc/fbranch
    SLICE_X11Y57.A             Tilo                  0.124   risc/pc/out<5>
                                                             risc/mux_branchSel/Mmux_out28
    RAMB36_X0Y10.ADDRARDADDRU8 net (fanout=2)        0.932   risc/next_Instr_addr<5>
    RAMB36_X0Y10.CLKARDCLKU    Trcck_ADDRA           0.566   risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                             risc/IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                           21.622ns (5.051ns logic, 16.571ns route)
                                                             (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point risc/r_file/registerBank_0_321 (SLICE_X1Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               risc/r_file/registerBank_0_321 (FF)
  Destination:          risc/r_file/registerBank_0_321 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: risc/r_file/registerBank_0_321 to risc/r_file/registerBank_0_321
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.DQ       Tcko                  0.141   risc/r_file/registerBank_0<321>
                                                       risc/r_file/registerBank_0_321
    SLICE_X1Y53.D6       net (fanout=3)        0.120   risc/r_file/registerBank_0<321>
    SLICE_X1Y53.CLK      Tah         (-Th)     0.047   risc/r_file/registerBank_0<321>
                                                       risc/r_file/Mmux_registerBank[10][31]_writeData[31]_mux_22_OUT121
                                                       risc/r_file/registerBank_0_321
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.094ns logic, 0.120ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point risc/r_file/registerBank_0_352 (SLICE_X1Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               risc/r_file/registerBank_0_352 (FF)
  Destination:          risc/r_file/registerBank_0_352 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: risc/r_file/registerBank_0_352 to risc/r_file/registerBank_0_352
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y54.AQ       Tcko                  0.141   risc/r_file/registerBank_0<355>
                                                       risc/r_file/registerBank_0_352
    SLICE_X1Y54.A6       net (fanout=3)        0.119   risc/r_file/registerBank_0<352>
    SLICE_X1Y54.CLK      Tah         (-Th)     0.046   risc/r_file/registerBank_0<355>
                                                       risc/r_file/Mmux_registerBank[11][31]_writeData[31]_mux_21_OUT110
                                                       risc/r_file/registerBank_0_352
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.095ns logic, 0.119ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point risc/r_file/registerBank_0_3 (SLICE_X2Y52.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               risc/r_file/registerBank_0_3 (FF)
  Destination:          risc/r_file/registerBank_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: risc/r_file/registerBank_0_3 to risc/r_file/registerBank_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.CQ       Tcko                  0.164   risc/r_file/registerBank_0<3>
                                                       risc/r_file/registerBank_0_3
    SLICE_X2Y52.C6       net (fanout=3)        0.127   risc/r_file/registerBank_0<3>
    SLICE_X2Y52.CLK      Tah         (-Th)     0.076   risc/r_file/registerBank_0<3>
                                                       risc/r_file/Mmux_registerBank[0][31]_writeData[31]_mux_32_OUT261
                                                       risc/r_file/registerBank_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.088ns logic, 0.127ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: risc/dataMem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: risc/dataMem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: risc/dataMem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: risc/dataMem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y13.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: risc/dataMem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: risc/dataMem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y13.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.125|    6.841|   16.839|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1139  Score: 7692278  (Setup/Max: 7692278, Hold: 0)

Constraints cover 751156498 paths, 0 nets, and 12154 connections

Design statistics:
   Minimum period:  33.678ns{1}   (Maximum frequency:  29.693MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 09 15:20:22 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5025 MB



