// Seed: 2055060242
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  integer id_4;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
  assign module_2.type_6 = 0;
endmodule
module module_1;
  always id_1 <= id_1;
  assign id_2 = -1 / 1'h0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_1 = -1'b0;
  logic [7:0][-1] id_3;
  assign id_2 = -1;
  assign id_2 = id_3;
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input uwire id_3
);
  parameter id_5 = 1 + id_3;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
