Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Thu Aug 10 22:53:59 2023
| Host             : Centurion-Heavy running 64-bit major release  (build 9200)
| Command          : report_power -file Differental_Phasemeter_wrapper_power_routed.rpt -pb Differental_Phasemeter_wrapper_power_summary_routed.pb -rpx Differental_Phasemeter_wrapper_power_routed.rpx
| Design           : Differental_Phasemeter_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.624        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.501        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.3         |
| Junction Temperature (C) | 43.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        9 |       --- |             --- |
| Slice Logic              |     0.004 |     9148 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2878 |     17600 |           16.35 |
|   CARRY4                 |    <0.001 |      109 |      4400 |            2.48 |
|   Register               |    <0.001 |     4547 |     35200 |           12.92 |
|   LUT as Shift Register  |    <0.001 |      210 |      6000 |            3.50 |
|   Others                 |     0.000 |      587 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       20 |      6000 |            0.33 |
| Signals                  |     0.005 |     6706 |       --- |             --- |
| Block RAM                |     0.002 |        5 |        60 |            8.33 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| I/O                      |     0.072 |       28 |       100 |           28.00 |
| PS7                      |     1.285 |        1 |       --- |             --- |
| Static Power             |     0.124 |          |           |                 |
| Total                    |     1.624 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.047 |       0.040 |      0.007 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.060 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.022 |       0.021 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.700 |       0.671 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| Clock                                       | Domain                                                                                            | Constraint (ns) |
+---------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| adc_clk                                     | Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/adc_clk                                       |             8.0 |
| adc_clk                                     | adc_clk_p_i                                                                                       |             8.0 |
| clk_fpga_0                                  | Differental_Phasemeter_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                     |             8.0 |
| clk_out1_Differental_Phasemeter_clk_wiz_0_0 | Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clk_out1_Differental_Phasemeter_clk_wiz_0_0 |             4.0 |
| clkfbout_Differental_Phasemeter_clk_wiz_0_0 | Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkfbout_Differental_Phasemeter_clk_wiz_0_0 |             8.0 |
+---------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| Differental_Phasemeter_wrapper |     1.501 |
|   Differental_Phasemeter_i     |     1.430 |
|     DAC_Interface              |     0.109 |
|       axis_red_pitaya_dac_1    |     0.001 |
|       clk_wiz_0                |     0.107 |
|     GPIO_Interface             |     0.005 |
|       GPIO_FreqMeasure         |     0.002 |
|     PS7                        |     1.313 |
|       DMA_Engine               |     0.020 |
|       axi_interconnect_1       |     0.007 |
|       processing_system7_0     |     1.286 |
|     axis_data_fifo_0           |     0.002 |
|       inst                     |     0.002 |
+--------------------------------+-----------+


