#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\SOFTWA~1\iverilog\lib\ivl\v2009.vpi";
S_000001ea4dc856b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ea4dc85cc0 .scope module, "test_bne_TB" "test_bne_TB" 3 2;
 .timescale 0 0;
v000001ea4dce7fc0_0 .var "clk", 0 0;
v000001ea4dcea4a0_0 .net "dataadr", 31 0, v000001ea4dcd91f0_0;  1 drivers
v000001ea4dceac20_0 .net "memwrite", 0 0, L_000001ea4dcea7c0;  1 drivers
v000001ea4dceb120_0 .var "reset", 0 0;
v000001ea4dceb620_0 .net "writedata", 31 0, L_000001ea4dceb3a0;  1 drivers
E_000001ea4dc770f0 .event negedge, v000001ea4dc80300_0;
S_000001ea4dc623b0 .scope module, "dut" "top" 3 8, 4 5 0, S_000001ea4dc85cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000001ea4dce7480_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  1 drivers
v000001ea4dce7520_0 .net "dataadr", 31 0, v000001ea4dcd91f0_0;  alias, 1 drivers
v000001ea4dce7660_0 .net "instr", 31 0, L_000001ea4dc7a8e0;  1 drivers
v000001ea4dce7f20_0 .net "memwrite", 0 0, L_000001ea4dcea7c0;  alias, 1 drivers
v000001ea4dce7700_0 .net "pc", 31 0, v000001ea4dcde220_0;  1 drivers
v000001ea4dce7840_0 .net "readdata", 31 0, L_000001ea4dc7b130;  1 drivers
v000001ea4dce78e0_0 .net "reset", 0 0, v000001ea4dceb120_0;  1 drivers
v000001ea4dce7ac0_0 .net "writedata", 31 0, L_000001ea4dceb3a0;  alias, 1 drivers
L_000001ea4dceaf40 .part v000001ea4dcde220_0, 2, 6;
S_000001ea4dc62540 .scope module, "dmem" "dmem" 4 28, 5 1 0, S_000001ea4dc623b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001ea4dc7b130 .functor BUFZ 32, L_000001ea4dcea720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea4dc7fd60 .array "RAM", 0 63, 31 0;
v000001ea4dc806c0_0 .net *"_ivl_0", 31 0, L_000001ea4dcea720;  1 drivers
v000001ea4dc809e0_0 .net *"_ivl_3", 29 0, L_000001ea4dcebda0;  1 drivers
v000001ea4dc803a0_0 .net "a", 31 0, v000001ea4dcd91f0_0;  alias, 1 drivers
v000001ea4dc80300_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dc7fea0_0 .net "rd", 31 0, L_000001ea4dc7b130;  alias, 1 drivers
v000001ea4dc80580_0 .net "wd", 31 0, L_000001ea4dceb3a0;  alias, 1 drivers
v000001ea4dc804e0_0 .net "we", 0 0, L_000001ea4dcea7c0;  alias, 1 drivers
E_000001ea4dc76cf0 .event posedge, v000001ea4dc80300_0;
L_000001ea4dcea720 .array/port v000001ea4dc7fd60, L_000001ea4dcebda0;
L_000001ea4dcebda0 .part v000001ea4dcd91f0_0, 2, 30;
S_000001ea4dc43f70 .scope module, "imem" "imem" 4 24, 6 1 0, S_000001ea4dc623b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001ea4dc7a8e0 .functor BUFZ 32, L_000001ea4dcebd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ea4dc80760 .array "RAM", 0 63, 31 0;
v000001ea4dc7fcc0_0 .net *"_ivl_0", 31 0, L_000001ea4dcebd00;  1 drivers
v000001ea4dc7fe00_0 .net *"_ivl_2", 7 0, L_000001ea4dcea680;  1 drivers
L_000001ea4dcf03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea4dc7ff40_0 .net *"_ivl_5", 1 0, L_000001ea4dcf03a0;  1 drivers
v000001ea4dc7ffe0_0 .net "a", 5 0, L_000001ea4dceaf40;  1 drivers
v000001ea4dc79780_0 .net "rd", 31 0, L_000001ea4dc7a8e0;  alias, 1 drivers
L_000001ea4dcebd00 .array/port v000001ea4dc80760, L_000001ea4dcea680;
L_000001ea4dcea680 .concat [ 6 2 0 0], L_000001ea4dceaf40, L_000001ea4dcf03a0;
S_000001ea4dc44100 .scope module, "mips" "mips" 4 14, 7 7 0, S_000001ea4dc623b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000001ea4dce82e0_0 .net "alucontrol", 2 0, v000001ea4dcd86b0_0;  1 drivers
v000001ea4dce7200_0 .net "aluout", 31 0, v000001ea4dcd91f0_0;  alias, 1 drivers
v000001ea4dce87e0_0 .net "alusrc", 0 0, L_000001ea4dceb9e0;  1 drivers
v000001ea4dce8380_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dce8920_0 .net "instr", 31 0, L_000001ea4dc7a8e0;  alias, 1 drivers
v000001ea4dce72a0_0 .net "jump", 0 0, L_000001ea4dceafe0;  1 drivers
v000001ea4dce8a60_0 .net "memtoreg", 0 0, L_000001ea4dceba80;  1 drivers
v000001ea4dce7ca0_0 .net "memwrite", 0 0, L_000001ea4dcea7c0;  alias, 1 drivers
v000001ea4dce8b00_0 .net "pc", 31 0, v000001ea4dcde220_0;  alias, 1 drivers
v000001ea4dce8ce0_0 .net "pcsrc", 0 0, v000001ea4dcd9830_0;  1 drivers
v000001ea4dce8d80_0 .net "readdata", 31 0, L_000001ea4dc7b130;  alias, 1 drivers
v000001ea4dce7340_0 .net "regdst", 0 0, L_000001ea4dcead60;  1 drivers
v000001ea4dce7d40_0 .net "regwrite", 0 0, L_000001ea4dceacc0;  1 drivers
v000001ea4dce73e0_0 .net "reset", 0 0, v000001ea4dceb120_0;  alias, 1 drivers
v000001ea4dce8060_0 .net "writedata", 31 0, L_000001ea4dceb3a0;  alias, 1 drivers
v000001ea4dce7e80_0 .net "zero", 0 0, v000001ea4dcd9e70_0;  1 drivers
L_000001ea4dceb6c0 .part L_000001ea4dc7a8e0, 26, 6;
L_000001ea4dceb760 .part L_000001ea4dc7a8e0, 0, 6;
S_000001ea4dc4bbe0 .scope module, "c" "controller" 7 19, 8 7 0, S_000001ea4dc44100;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
    .port_info 11 /INPUT 1 "clk";
v000001ea4dcd9150_0 .net "alucontrol", 2 0, v000001ea4dcd86b0_0;  alias, 1 drivers
v000001ea4dcd9dd0_0 .net "aluop", 1 0, L_000001ea4dcea860;  1 drivers
v000001ea4dcd9650_0 .net "alusrc", 0 0, L_000001ea4dceb9e0;  alias, 1 drivers
v000001ea4dcd8110_0 .net "branch", 0 0, L_000001ea4dcea900;  1 drivers
v000001ea4dcd8c50_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dcd8750_0 .net "funct", 5 0, L_000001ea4dceb760;  1 drivers
v000001ea4dcd8890_0 .net "jump", 0 0, L_000001ea4dceafe0;  alias, 1 drivers
v000001ea4dcd9790_0 .net "memtoreg", 0 0, L_000001ea4dceba80;  alias, 1 drivers
v000001ea4dcd9970_0 .net "memwrite", 0 0, L_000001ea4dcea7c0;  alias, 1 drivers
v000001ea4dcd9d30_0 .net "op", 5 0, L_000001ea4dceb6c0;  1 drivers
v000001ea4dcd9830_0 .var "pcsrc", 0 0;
v000001ea4dcd87f0_0 .net "regdst", 0 0, L_000001ea4dcead60;  alias, 1 drivers
v000001ea4dcd9330_0 .net "regwrite", 0 0, L_000001ea4dceacc0;  alias, 1 drivers
v000001ea4dcd81b0_0 .net "zero", 0 0, v000001ea4dcd9e70_0;  alias, 1 drivers
E_000001ea4dc76ff0 .event anyedge, v000001ea4dcd8430_0, v000001ea4dcd9510_0, v000001ea4dcd81b0_0;
S_000001ea4dc4bd70 .scope module, "ad" "aludec" 8 35, 9 1 0, S_000001ea4dc4bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001ea4dcd86b0_0 .var "alucontrol", 2 0;
v000001ea4dcd96f0_0 .net "aluop", 1 0, L_000001ea4dcea860;  alias, 1 drivers
v000001ea4dcd8250_0 .net "funct", 5 0, L_000001ea4dceb760;  alias, 1 drivers
E_000001ea4dc77170 .event anyedge, v000001ea4dcd96f0_0, v000001ea4dcd8250_0;
S_000001ea4dc44cb0 .scope begin, "aludecblock" "aludecblock" 9 7, 9 7 0, S_000001ea4dc4bd70;
 .timescale 0 0;
S_000001ea4dc44e40 .scope module, "md" "maindec" 8 23, 10 4 0, S_000001ea4dc4bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
    .port_info 9 /INPUT 1 "clk";
v000001ea4dcd9b50_0 .net *"_ivl_10", 8 0, v000001ea4dcd82f0_0;  1 drivers
v000001ea4dcd9470_0 .net "aluop", 1 0, L_000001ea4dcea860;  alias, 1 drivers
v000001ea4dcd8390_0 .net "alusrc", 0 0, L_000001ea4dceb9e0;  alias, 1 drivers
v000001ea4dcd9510_0 .net "branch", 0 0, L_000001ea4dcea900;  alias, 1 drivers
v000001ea4dcd8bb0_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dcd82f0_0 .var "controls", 8 0;
v000001ea4dcd9290_0 .net "jump", 0 0, L_000001ea4dceafe0;  alias, 1 drivers
v000001ea4dcd98d0_0 .net "memtoreg", 0 0, L_000001ea4dceba80;  alias, 1 drivers
v000001ea4dcd8070_0 .net "memwrite", 0 0, L_000001ea4dcea7c0;  alias, 1 drivers
v000001ea4dcd8430_0 .net "op", 5 0, L_000001ea4dceb6c0;  alias, 1 drivers
v000001ea4dcd93d0_0 .net "regdst", 0 0, L_000001ea4dcead60;  alias, 1 drivers
v000001ea4dcd95b0_0 .net "regwrite", 0 0, L_000001ea4dceacc0;  alias, 1 drivers
E_000001ea4dc76eb0 .event anyedge, v000001ea4dcd8430_0;
L_000001ea4dceacc0 .part v000001ea4dcd82f0_0, 8, 1;
L_000001ea4dcead60 .part v000001ea4dcd82f0_0, 7, 1;
L_000001ea4dceb9e0 .part v000001ea4dcd82f0_0, 6, 1;
L_000001ea4dcea900 .part v000001ea4dcd82f0_0, 5, 1;
L_000001ea4dcea7c0 .part v000001ea4dcd82f0_0, 4, 1;
L_000001ea4dceba80 .part v000001ea4dcd82f0_0, 3, 1;
L_000001ea4dceafe0 .part v000001ea4dcd82f0_0, 2, 1;
L_000001ea4dcea860 .part v000001ea4dcd82f0_0, 0, 2;
S_000001ea4dc49680 .scope module, "dp" "datapath" 7 33, 11 9 0, S_000001ea4dc44100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000001ea4dcdef40_0 .net *"_ivl_3", 3 0, L_000001ea4dcea360;  1 drivers
v000001ea4dcdd460_0 .net *"_ivl_5", 25 0, L_000001ea4dceaa40;  1 drivers
L_000001ea4dcf0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea4dcdd640_0 .net/2u *"_ivl_6", 1 0, L_000001ea4dcf0118;  1 drivers
v000001ea4dce89c0_0 .net "alucontrol", 2 0, v000001ea4dcd86b0_0;  alias, 1 drivers
v000001ea4dce8420_0 .net "aluout", 31 0, v000001ea4dcd91f0_0;  alias, 1 drivers
v000001ea4dce8600_0 .net "alusrc", 0 0, L_000001ea4dceb9e0;  alias, 1 drivers
v000001ea4dce7980_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dce70c0_0 .net "instr", 31 0, L_000001ea4dc7a8e0;  alias, 1 drivers
v000001ea4dce8ba0_0 .net "jump", 0 0, L_000001ea4dceafe0;  alias, 1 drivers
v000001ea4dce8c40_0 .net "memtoreg", 0 0, L_000001ea4dceba80;  alias, 1 drivers
v000001ea4dce75c0_0 .net "pc", 31 0, v000001ea4dcde220_0;  alias, 1 drivers
v000001ea4dce8100_0 .net "pcbranch", 31 0, L_000001ea4dcebee0;  1 drivers
v000001ea4dce7de0_0 .net "pcnext", 31 0, L_000001ea4dceb1c0;  1 drivers
v000001ea4dce81a0_0 .net "pcnextbr", 31 0, L_000001ea4dceb080;  1 drivers
v000001ea4dce8560_0 .net "pcplus4", 31 0, L_000001ea4dcea180;  1 drivers
v000001ea4dce8e20_0 .net "pcsrc", 0 0, v000001ea4dcd9830_0;  alias, 1 drivers
v000001ea4dce7b60_0 .net "readdata", 31 0, L_000001ea4dc7b130;  alias, 1 drivers
v000001ea4dce8ec0_0 .net "regdst", 0 0, L_000001ea4dcead60;  alias, 1 drivers
v000001ea4dce8f60_0 .net "regwrite", 0 0, L_000001ea4dceacc0;  alias, 1 drivers
v000001ea4dce8880_0 .net "reset", 0 0, v000001ea4dceb120_0;  alias, 1 drivers
v000001ea4dce8240_0 .net "result", 31 0, L_000001ea4dcea5e0;  1 drivers
v000001ea4dce7c00_0 .net "signimm", 31 0, L_000001ea4dceb580;  1 drivers
v000001ea4dce8740_0 .net "signimmsh", 31 0, L_000001ea4dceaea0;  1 drivers
v000001ea4dce7160_0 .net "srca", 31 0, L_000001ea4dcebf80;  1 drivers
v000001ea4dce84c0_0 .net "srcb", 31 0, L_000001ea4dcebc60;  1 drivers
v000001ea4dce77a0_0 .net "writedata", 31 0, L_000001ea4dceb3a0;  alias, 1 drivers
v000001ea4dce7a20_0 .net "writereg", 4 0, L_000001ea4dceb440;  1 drivers
v000001ea4dce86a0_0 .net "zero", 0 0, v000001ea4dcd9e70_0;  alias, 1 drivers
L_000001ea4dcea360 .part L_000001ea4dcea180, 28, 4;
L_000001ea4dceaa40 .part L_000001ea4dc7a8e0, 0, 26;
L_000001ea4dcea2c0 .concat [ 2 26 4 0], L_000001ea4dcf0118, L_000001ea4dceaa40, L_000001ea4dcea360;
L_000001ea4dcea9a0 .part L_000001ea4dc7a8e0, 21, 5;
L_000001ea4dceaae0 .part L_000001ea4dc7a8e0, 16, 5;
L_000001ea4dcebbc0 .part L_000001ea4dc7a8e0, 16, 5;
L_000001ea4dcea400 .part L_000001ea4dc7a8e0, 11, 5;
L_000001ea4dcea220 .part L_000001ea4dc7a8e0, 0, 16;
S_000001ea4dc49810 .scope module, "alu" "alu" 11 98, 12 9 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
v000001ea4dcd9bf0_0 .net "alucontrol", 2 0, v000001ea4dcd86b0_0;  alias, 1 drivers
v000001ea4dcd91f0_0 .var "aluout", 31 0;
v000001ea4dcd8930_0 .net "srca", 31 0, L_000001ea4dcebf80;  alias, 1 drivers
v000001ea4dcd9a10_0 .net "srcb", 31 0, L_000001ea4dcebc60;  alias, 1 drivers
v000001ea4dcd9e70_0 .var "zero", 0 0;
E_000001ea4dc771b0 .event anyedge, v000001ea4dcd86b0_0, v000001ea4dcd8930_0, v000001ea4dcd9a10_0;
S_000001ea4dc58350 .scope begin, "alublock" "alublock" 12 16, 12 16 0, S_000001ea4dc49810;
 .timescale 0 0;
S_000001ea4dc584e0 .scope module, "immsh" "sl2" 11 43, 13 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001ea4dcd89d0_0 .net *"_ivl_1", 29 0, L_000001ea4dceb800;  1 drivers
L_000001ea4dcf00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea4dcd9ab0_0 .net/2u *"_ivl_2", 1 0, L_000001ea4dcf00d0;  1 drivers
v000001ea4dcd84d0_0 .net "a", 31 0, L_000001ea4dceb580;  alias, 1 drivers
v000001ea4dcd9f10_0 .net "y", 31 0, L_000001ea4dceaea0;  alias, 1 drivers
L_000001ea4dceb800 .part L_000001ea4dceb580, 0, 30;
L_000001ea4dceaea0 .concat [ 2 30 0 0], L_000001ea4dcf00d0, L_000001ea4dceb800;
S_000001ea4dc5e8b0 .scope module, "pcadd1" "adder" 11 38, 14 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001ea4dcd9c90_0 .net "a", 31 0, v000001ea4dcde220_0;  alias, 1 drivers
L_000001ea4dcf0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ea4dcd8570_0 .net "b", 31 0, L_000001ea4dcf0088;  1 drivers
v000001ea4dcd8610_0 .net "y", 31 0, L_000001ea4dcea180;  alias, 1 drivers
L_000001ea4dcea180 .arith/sum 32, v000001ea4dcde220_0, L_000001ea4dcf0088;
S_000001ea4dc5ea40 .scope module, "pcadd2" "adder" 11 47, 14 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001ea4dcd8a70_0 .net "a", 31 0, L_000001ea4dcea180;  alias, 1 drivers
v000001ea4dcd8e30_0 .net "b", 31 0, L_000001ea4dceaea0;  alias, 1 drivers
v000001ea4dcd8b10_0 .net "y", 31 0, L_000001ea4dcebee0;  alias, 1 drivers
L_000001ea4dcebee0 .arith/sum 32, L_000001ea4dcea180, L_000001ea4dceaea0;
S_000001ea4dc3f4c0 .scope module, "pcbrmux" "mux2" 11 52, 15 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ea4dc76770 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001ea4dcd8cf0_0 .net "d0", 31 0, L_000001ea4dcea180;  alias, 1 drivers
v000001ea4dcd8d90_0 .net "d1", 31 0, L_000001ea4dcebee0;  alias, 1 drivers
v000001ea4dcd8ed0_0 .net "s", 0 0, v000001ea4dcd9830_0;  alias, 1 drivers
v000001ea4dcd9010_0 .net "y", 31 0, L_000001ea4dceb080;  alias, 1 drivers
L_000001ea4dceb080 .functor MUXZ 32, L_000001ea4dcea180, L_000001ea4dcebee0, v000001ea4dcd9830_0, C4<>;
S_000001ea4dcdc860 .scope module, "pcmux" "mux2" 11 58, 15 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ea4dc76b70 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001ea4dcd8f70_0 .net "d0", 31 0, L_000001ea4dceb080;  alias, 1 drivers
v000001ea4dcd90b0_0 .net "d1", 31 0, L_000001ea4dcea2c0;  1 drivers
v000001ea4dcdd0a0_0 .net "s", 0 0, L_000001ea4dceafe0;  alias, 1 drivers
v000001ea4dcde360_0 .net "y", 31 0, L_000001ea4dceb1c0;  alias, 1 drivers
L_000001ea4dceb1c0 .functor MUXZ 32, L_000001ea4dceb080, L_000001ea4dcea2c0, L_000001ea4dceafe0, C4<>;
S_000001ea4dcdcb80 .scope module, "pcreg" "flopr" 11 32, 16 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001ea4dc766f0 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v000001ea4dcdd8c0_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dcde9a0_0 .net "d", 31 0, L_000001ea4dceb1c0;  alias, 1 drivers
v000001ea4dcde220_0 .var "q", 31 0;
v000001ea4dcde540_0 .net "reset", 0 0, v000001ea4dceb120_0;  alias, 1 drivers
E_000001ea4dc772f0 .event posedge, v000001ea4dcde540_0, v000001ea4dc80300_0;
S_000001ea4dcdc9f0 .scope module, "resmux" "mux2" 11 81, 15 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ea4dc76af0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001ea4dcdd140_0 .net "d0", 31 0, v000001ea4dcd91f0_0;  alias, 1 drivers
v000001ea4dcde4a0_0 .net "d1", 31 0, L_000001ea4dc7b130;  alias, 1 drivers
v000001ea4dcde7c0_0 .net "s", 0 0, L_000001ea4dceba80;  alias, 1 drivers
v000001ea4dcdde60_0 .net "y", 31 0, L_000001ea4dcea5e0;  alias, 1 drivers
L_000001ea4dcea5e0 .functor MUXZ 32, v000001ea4dcd91f0_0, L_000001ea4dc7b130, L_000001ea4dceba80, C4<>;
S_000001ea4dcdcd10 .scope module, "rf" "regfile" 11 65, 17 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001ea4dcdd1e0_0 .net *"_ivl_0", 31 0, L_000001ea4dceb4e0;  1 drivers
v000001ea4dcdd6e0_0 .net *"_ivl_10", 6 0, L_000001ea4dceb8a0;  1 drivers
L_000001ea4dcf01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea4dcddc80_0 .net *"_ivl_13", 1 0, L_000001ea4dcf01f0;  1 drivers
L_000001ea4dcf0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea4dcdd820_0 .net/2u *"_ivl_14", 31 0, L_000001ea4dcf0238;  1 drivers
v000001ea4dcdd960_0 .net *"_ivl_18", 31 0, L_000001ea4dcea540;  1 drivers
L_000001ea4dcf0280 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea4dcde5e0_0 .net *"_ivl_21", 26 0, L_000001ea4dcf0280;  1 drivers
L_000001ea4dcf02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea4dcdd320_0 .net/2u *"_ivl_22", 31 0, L_000001ea4dcf02c8;  1 drivers
v000001ea4dcdd3c0_0 .net *"_ivl_24", 0 0, L_000001ea4dceb300;  1 drivers
v000001ea4dcded60_0 .net *"_ivl_26", 31 0, L_000001ea4dcebb20;  1 drivers
v000001ea4dcde0e0_0 .net *"_ivl_28", 6 0, L_000001ea4dceb940;  1 drivers
L_000001ea4dcf0160 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea4dcddb40_0 .net *"_ivl_3", 26 0, L_000001ea4dcf0160;  1 drivers
L_000001ea4dcf0310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea4dcdd780_0 .net *"_ivl_31", 1 0, L_000001ea4dcf0310;  1 drivers
L_000001ea4dcf0358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea4dcde400_0 .net/2u *"_ivl_32", 31 0, L_000001ea4dcf0358;  1 drivers
L_000001ea4dcf01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea4dcde2c0_0 .net/2u *"_ivl_4", 31 0, L_000001ea4dcf01a8;  1 drivers
v000001ea4dcdee00_0 .net *"_ivl_6", 0 0, L_000001ea4dceae00;  1 drivers
v000001ea4dcde860_0 .net *"_ivl_8", 31 0, L_000001ea4dceb260;  1 drivers
v000001ea4dcdddc0_0 .net "clk", 0 0, v000001ea4dce7fc0_0;  alias, 1 drivers
v000001ea4dcddf00_0 .net "ra1", 4 0, L_000001ea4dcea9a0;  1 drivers
v000001ea4dcdea40_0 .net "ra2", 4 0, L_000001ea4dceaae0;  1 drivers
v000001ea4dcde680_0 .net "rd1", 31 0, L_000001ea4dcebf80;  alias, 1 drivers
v000001ea4dcddfa0_0 .net "rd2", 31 0, L_000001ea4dceb3a0;  alias, 1 drivers
v000001ea4dcddaa0 .array "rf", 0 31, 31 0;
v000001ea4dcde040_0 .net "wa3", 4 0, L_000001ea4dceb440;  alias, 1 drivers
v000001ea4dcddbe0_0 .net "wd3", 31 0, L_000001ea4dcea5e0;  alias, 1 drivers
v000001ea4dcde180_0 .net "we3", 0 0, L_000001ea4dceacc0;  alias, 1 drivers
L_000001ea4dceb4e0 .concat [ 5 27 0 0], L_000001ea4dcea9a0, L_000001ea4dcf0160;
L_000001ea4dceae00 .cmp/ne 32, L_000001ea4dceb4e0, L_000001ea4dcf01a8;
L_000001ea4dceb260 .array/port v000001ea4dcddaa0, L_000001ea4dceb8a0;
L_000001ea4dceb8a0 .concat [ 5 2 0 0], L_000001ea4dcea9a0, L_000001ea4dcf01f0;
L_000001ea4dcebf80 .functor MUXZ 32, L_000001ea4dcf0238, L_000001ea4dceb260, L_000001ea4dceae00, C4<>;
L_000001ea4dcea540 .concat [ 5 27 0 0], L_000001ea4dceaae0, L_000001ea4dcf0280;
L_000001ea4dceb300 .cmp/ne 32, L_000001ea4dcea540, L_000001ea4dcf02c8;
L_000001ea4dcebb20 .array/port v000001ea4dcddaa0, L_000001ea4dceb940;
L_000001ea4dceb940 .concat [ 5 2 0 0], L_000001ea4dceaae0, L_000001ea4dcf0310;
L_000001ea4dceb3a0 .functor MUXZ 32, L_000001ea4dcf0358, L_000001ea4dcebb20, L_000001ea4dceb300, C4<>;
S_000001ea4dcdc220 .scope module, "se" "signext" 11 87, 18 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001ea4dcde720_0 .net *"_ivl_1", 0 0, L_000001ea4dceab80;  1 drivers
v000001ea4dcdd280_0 .net *"_ivl_2", 15 0, L_000001ea4dcea0e0;  1 drivers
v000001ea4dcdecc0_0 .net "a", 15 0, L_000001ea4dcea220;  1 drivers
v000001ea4dcde900_0 .net "y", 31 0, L_000001ea4dceb580;  alias, 1 drivers
L_000001ea4dceab80 .part L_000001ea4dcea220, 15, 1;
LS_000001ea4dcea0e0_0_0 .concat [ 1 1 1 1], L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80;
LS_000001ea4dcea0e0_0_4 .concat [ 1 1 1 1], L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80;
LS_000001ea4dcea0e0_0_8 .concat [ 1 1 1 1], L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80;
LS_000001ea4dcea0e0_0_12 .concat [ 1 1 1 1], L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80, L_000001ea4dceab80;
L_000001ea4dcea0e0 .concat [ 4 4 4 4], LS_000001ea4dcea0e0_0_0, LS_000001ea4dcea0e0_0_4, LS_000001ea4dcea0e0_0_8, LS_000001ea4dcea0e0_0_12;
L_000001ea4dceb580 .concat [ 16 16 0 0], L_000001ea4dcea220, L_000001ea4dcea0e0;
S_000001ea4dcdc6d0 .scope module, "srcbmux" "mux2" 11 92, 15 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ea4dc76330 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v000001ea4dcdeae0_0 .net "d0", 31 0, L_000001ea4dceb3a0;  alias, 1 drivers
v000001ea4dcdeea0_0 .net "d1", 31 0, L_000001ea4dceb580;  alias, 1 drivers
v000001ea4dcdda00_0 .net "s", 0 0, L_000001ea4dceb9e0;  alias, 1 drivers
v000001ea4dcdeb80_0 .net "y", 31 0, L_000001ea4dcebc60;  alias, 1 drivers
L_000001ea4dcebc60 .functor MUXZ 32, L_000001ea4dceb3a0, L_000001ea4dceb580, L_000001ea4dceb9e0, C4<>;
S_000001ea4dcdcea0 .scope module, "wrmux" "mux2" 11 75, 15 1 0, S_000001ea4dc49680;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000001ea4dc763b0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000000101>;
v000001ea4dcdd5a0_0 .net "d0", 4 0, L_000001ea4dcebbc0;  1 drivers
v000001ea4dcdec20_0 .net "d1", 4 0, L_000001ea4dcea400;  1 drivers
v000001ea4dcddd20_0 .net "s", 0 0, L_000001ea4dcead60;  alias, 1 drivers
v000001ea4dcdd500_0 .net "y", 4 0, L_000001ea4dceb440;  alias, 1 drivers
L_000001ea4dceb440 .functor MUXZ 5, L_000001ea4dcebbc0, L_000001ea4dcea400, L_000001ea4dcead60, C4<>;
    .scope S_000001ea4dc44e40;
T_0 ;
Ewait_0 .event/or E_000001ea4dc76eb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001ea4dcd8430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v000001ea4dcd82f0_0, 0, 9;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ea4dc4bd70;
T_1 ;
Ewait_1 .event/or E_000001ea4dc77170, E_0x0;
    %wait Ewait_1;
    %fork t_1, S_000001ea4dc44cb0;
    %jmp t_0;
    .scope S_000001ea4dc44cb0;
t_1 ;
    %load/vec4 v000001ea4dcd96f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001ea4dcd8250_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ea4dcd86b0_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ea4dc4bd70;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ea4dc4bbe0;
T_2 ;
Ewait_2 .event/or E_000001ea4dc76ff0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001ea4dcd9d30_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001ea4dcd8110_0;
    %load/vec4 v000001ea4dcd81b0_0;
    %inv;
    %and;
    %store/vec4 v000001ea4dcd9830_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ea4dcd8110_0;
    %load/vec4 v000001ea4dcd81b0_0;
    %and;
    %store/vec4 v000001ea4dcd9830_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ea4dcdcb80;
T_3 ;
    %wait E_000001ea4dc772f0;
    %load/vec4 v000001ea4dcde540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ea4dcde220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ea4dcde9a0_0;
    %assign/vec4 v000001ea4dcde220_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ea4dcdcd10;
T_4 ;
    %wait E_000001ea4dc76cf0;
    %load/vec4 v000001ea4dcde180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ea4dcddbe0_0;
    %load/vec4 v000001ea4dcde040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea4dcddaa0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ea4dc49810;
T_5 ;
Ewait_3 .event/or E_000001ea4dc771b0, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_000001ea4dc58350;
    %jmp t_2;
    .scope S_000001ea4dc58350;
t_3 ;
    %load/vec4 v000001ea4dcd9bf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ea4dcd91f0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001ea4dcd8930_0;
    %load/vec4 v000001ea4dcd9a10_0;
    %add;
    %store/vec4 v000001ea4dcd91f0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001ea4dcd8930_0;
    %load/vec4 v000001ea4dcd9a10_0;
    %sub;
    %store/vec4 v000001ea4dcd91f0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001ea4dcd8930_0;
    %load/vec4 v000001ea4dcd9a10_0;
    %and;
    %store/vec4 v000001ea4dcd91f0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001ea4dcd8930_0;
    %load/vec4 v000001ea4dcd9a10_0;
    %or;
    %store/vec4 v000001ea4dcd91f0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001ea4dcd8930_0;
    %load/vec4 v000001ea4dcd9a10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v000001ea4dcd91f0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %load/vec4 v000001ea4dcd91f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %store/vec4 v000001ea4dcd9e70_0, 0, 1;
    %end;
    .scope S_000001ea4dc49810;
t_2 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ea4dc43f70;
T_6 ;
    %vpi_call/w 6 6 "$readmemh", "memfile2_bne.dat", v000001ea4dc80760 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001ea4dc62540;
T_7 ;
    %wait E_000001ea4dc76cf0;
    %load/vec4 v000001ea4dc804e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ea4dc80580_0;
    %load/vec4 v000001ea4dc803a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ea4dc7fd60, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ea4dc85cc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea4dce7fc0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001ea4dc85cc0;
T_9 ;
    %vpi_call/w 3 17 "$dumpfile", "test_bne_TB.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ea4dceb120_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ea4dceb120_0, 0;
    %end;
    .thread T_9;
    .scope S_000001ea4dc85cc0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000001ea4dce7fc0_0;
    %inv;
    %assign/vec4 v000001ea4dce7fc0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ea4dc85cc0;
T_11 ;
    %wait E_000001ea4dc770f0;
    %load/vec4 v000001ea4dceac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001ea4dcea4a0_0;
    %cmpi/e 84, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.4, 4;
    %load/vec4 v000001ea4dceb620_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call/w 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 34 "$finish" {0 0 0};
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "test_bne_TB.sv";
    "./top.sv";
    "./dmem.sv";
    "./imem.sv";
    "./mips.sv";
    "./controller.sv";
    "./aludec.sv";
    "./maindec.sv";
    "./datapath.sv";
    "./alu.sv";
    "./sl2.sv";
    "./adder.sv";
    "./mux2.sv";
    "./flopr.sv";
    "./regfile.sv";
    "./signext.sv";
