<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p351" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_351{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_351{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_351{left:570px;bottom:1141px;letter-spacing:-0.14px;}
#t4_351{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t5_351{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t6_351{left:70px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_351{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_351{left:70px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_351{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_351{left:70px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#tb_351{left:70px;bottom:962px;letter-spacing:-0.16px;}
#tc_351{left:70px;bottom:904px;letter-spacing:0.13px;}
#td_351{left:152px;bottom:904px;letter-spacing:0.14px;word-spacing:0.01px;}
#te_351{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tf_351{left:70px;bottom:863px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tg_351{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#th_351{left:70px;bottom:830px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#ti_351{left:70px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_351{left:70px;bottom:781px;letter-spacing:-0.15px;}
#tk_351{left:96px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_351{left:96px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_351{left:70px;bottom:739px;letter-spacing:-0.14px;}
#tn_351{left:96px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_351{left:96px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_351{left:70px;bottom:698px;letter-spacing:-0.15px;}
#tq_351{left:96px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_351{left:96px;bottom:681px;letter-spacing:-0.15px;}
#ts_351{left:70px;bottom:657px;letter-spacing:-0.15px;}
#tt_351{left:96px;bottom:657px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_351{left:70px;bottom:632px;letter-spacing:-0.15px;}
#tv_351{left:96px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_351{left:96px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tx_351{left:96px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_351{left:70px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_351{left:70px;bottom:558px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t10_351{left:70px;bottom:541px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t11_351{left:70px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t12_351{left:70px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_351{left:70px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t14_351{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t15_351{left:70px;bottom:449px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#t16_351{left:70px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_351{left:70px;bottom:415px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t18_351{left:70px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_351{left:70px;bottom:365px;}
#t1a_351{left:96px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_351{left:70px;bottom:342px;}
#t1c_351{left:96px;bottom:345px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1d_351{left:96px;bottom:328px;letter-spacing:-0.21px;}
#t1e_351{left:70px;bottom:302px;}
#t1f_351{left:96px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1g_351{left:70px;bottom:279px;}
#t1h_351{left:96px;bottom:283px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1i_351{left:70px;bottom:256px;}
#t1j_351{left:96px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_351{left:70px;bottom:212px;letter-spacing:-0.09px;}
#t1l_351{left:156px;bottom:212px;letter-spacing:-0.11px;}
#t1m_351{left:70px;bottom:188px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t1n_351{left:70px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_351{left:70px;bottom:154px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#t1p_351{left:70px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_351{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_351{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_351{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_351{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_351{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_351{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts351" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg351Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg351" style="-webkit-user-select: none;"><object width="935" height="1210" data="351/351.svg" type="image/svg+xml" id="pdf351" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_351" class="t s1_351">Vol. 3A </span><span id="t2_351" class="t s1_351">10-11 </span>
<span id="t3_351" class="t s2_351">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_351" class="t s3_351">After the processor has switched to protected mode, the LTR instruction can be used to load a segment selector for </span>
<span id="t5_351" class="t s3_351">a TSS descriptor into the task register. This instruction marks the TSS descriptor as busy, but does not perform a </span>
<span id="t6_351" class="t s3_351">task switch. The processor can, however, use the TSS to locate pointers to privilege-level 0, 1, and 2 stacks. The </span>
<span id="t7_351" class="t s3_351">segment selector for the TSS must be loaded before software performs its first task switch in protected mode, </span>
<span id="t8_351" class="t s3_351">because a task switch copies the current task state into the TSS. </span>
<span id="t9_351" class="t s3_351">After the LTR instruction has been executed, further operations on the task register are performed by task </span>
<span id="ta_351" class="t s3_351">switching. As with other segments and LDTs, TSSs and TSS descriptors can be either pre-allocated or allocated as </span>
<span id="tb_351" class="t s3_351">needed. </span>
<span id="tc_351" class="t s4_351">10.8.5 </span><span id="td_351" class="t s4_351">Initializing IA-32e Mode </span>
<span id="te_351" class="t s3_351">On Intel 64 processors, the IA32_EFER MSR is cleared on system reset. The operating system must be in protected </span>
<span id="tf_351" class="t s3_351">mode with paging enabled before attempting to initialize IA-32e mode. IA-32e mode operation also requires phys- </span>
<span id="tg_351" class="t s3_351">ical-address extensions with four or five levels of enhanced paging structures (see Section 4.5, “4-Level Paging and </span>
<span id="th_351" class="t s3_351">5-Level Paging”). </span>
<span id="ti_351" class="t s3_351">Operating systems should follow this sequence to initialize IA-32e mode: </span>
<span id="tj_351" class="t s3_351">1. </span><span id="tk_351" class="t s3_351">Starting from protected mode, disable paging by setting CR0.PG = 0. Use the MOV CR0 instruction to disable </span>
<span id="tl_351" class="t s3_351">paging (the instruction must be located in an identity-mapped page). </span>
<span id="tm_351" class="t s3_351">2. </span><span id="tn_351" class="t s3_351">Enable physical-address extensions (PAE) by setting CR4.PAE = 1. Failure to enable PAE will result in a #GP </span>
<span id="to_351" class="t s3_351">fault when an attempt is made to initialize IA-32e mode. </span>
<span id="tp_351" class="t s3_351">3. </span><span id="tq_351" class="t s3_351">Load CR3 with the physical base address of the Level 4 page map table (PML4) or Level 5 page map table </span>
<span id="tr_351" class="t s3_351">(PML5). </span>
<span id="ts_351" class="t s3_351">4. </span><span id="tt_351" class="t s3_351">Enable IA-32e mode by setting IA32_EFER.LME = 1. </span>
<span id="tu_351" class="t s3_351">5. </span><span id="tv_351" class="t s3_351">Enable paging by setting CR0.PG = 1. This causes the processor to set the IA32_EFER.LMA bit to 1. The MOV </span>
<span id="tw_351" class="t s3_351">CR0 instruction that enables paging and the following instructions must be located in an identity-mapped page </span>
<span id="tx_351" class="t s3_351">(until such time that a branch to non-identity mapped pages can be effected). </span>
<span id="ty_351" class="t s3_351">64-bit mode paging structures must be located in the first 4 GBytes of physical-address space prior to activating </span>
<span id="tz_351" class="t s3_351">IA-32e mode. This is necessary because the MOV CR3 instruction used to initialize the page-directory base must be </span>
<span id="t10_351" class="t s3_351">executed in legacy mode prior to activating IA-32e mode (setting CR0.PG = 1 to enable paging). Because MOV CR3 </span>
<span id="t11_351" class="t s3_351">is executed in protected mode, only the lower 32 bits of the register are written, limiting the table location to the </span>
<span id="t12_351" class="t s3_351">low 4 GBytes of memory. Software can relocate the page tables anywhere in physical memory after IA-32e mode </span>
<span id="t13_351" class="t s3_351">is activated. </span>
<span id="t14_351" class="t s3_351">The processor performs 64-bit mode consistency checks whenever software attempts to modify any of the enable </span>
<span id="t15_351" class="t s3_351">bits directly involved in activating IA-32e mode (IA32_EFER.LME, CR0.PG, and CR4.PAE). It will generate a general </span>
<span id="t16_351" class="t s3_351">protection fault (#GP) if consistency checks fail. 64-bit mode consistency checks ensure that the processor does </span>
<span id="t17_351" class="t s3_351">not enter an undefined mode or state with unpredictable behavior. </span>
<span id="t18_351" class="t s3_351">64-bit mode consistency checks fail in the following circumstances: </span>
<span id="t19_351" class="t s5_351">• </span><span id="t1a_351" class="t s3_351">An attempt is made to enable or disable IA-32e mode while paging is enabled. </span>
<span id="t1b_351" class="t s5_351">• </span><span id="t1c_351" class="t s3_351">IA-32e mode is enabled and an attempt is made to enable paging prior to enabling physical-address extensions </span>
<span id="t1d_351" class="t s3_351">(PAE). </span>
<span id="t1e_351" class="t s5_351">• </span><span id="t1f_351" class="t s3_351">IA-32e mode is active and an attempt is made to disable physical-address extensions (PAE). </span>
<span id="t1g_351" class="t s5_351">• </span><span id="t1h_351" class="t s3_351">If the current CS has the L-bit set on an attempt to activate IA-32e mode. </span>
<span id="t1i_351" class="t s5_351">• </span><span id="t1j_351" class="t s3_351">If the TR contains a 16-bit TSS on an attempt to activate IA-32e mode. </span>
<span id="t1k_351" class="t s6_351">10.8.5.1 </span><span id="t1l_351" class="t s6_351">IA-32e Mode System Data Structures </span>
<span id="t1m_351" class="t s3_351">After activating IA-32e mode, the system-descriptor-table registers (GDTR, LDTR, IDTR, TR) continue to reference </span>
<span id="t1n_351" class="t s3_351">legacy protected-mode descriptor tables. Tables referenced by the descriptors all reside in the lower 4 GBytes of </span>
<span id="t1o_351" class="t s3_351">linear-address space. After activating IA-32e mode, 64-bit operating-systems should use the LGDT, LLDT, LIDT, </span>
<span id="t1p_351" class="t s3_351">and LTR instructions to load the system-descriptor-table registers with references to 64-bit descriptor tables. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
