SCUBA, Version Diamond (64-bit) 3.12.1.454
Sun Nov 07 19:27:56 2021
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n fifo_dc_32x256x32 -lang vhdl -synth lse -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 256 -width 32 -rwidth 32 -reset_rel SYNC -pe -1 -pf -1 -rfill -fill 
    Circuit name     : fifo_dc_32x256x32
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
    Inputs       : Data[31:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[31:0], WCNT[8:0], RCNT[8:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : fifo_dc_32x256x32.edn
    VHDL output      : fifo_dc_32x256x32.vhd
    VHDL template    : fifo_dc_32x256x32_tmpl.vhd
    VHDL testbench   : tb_fifo_dc_32x256x32_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_dc_32x256x32.srp
    Estimated Resource Usage:
            LUT : 123
            EBR : 1
            Reg : 110
  
END   SCUBA Module Synthesis

