# MIPS-Processor-Simulator
A 5-stage non-pipelined MIPS Processor Simulator demonstrating functionality using a custom MIPS assembly implementation of the lower_bound (STL) algorithm.
