name: GpTimer
description: General-purpose timers
registers:
  - name: CR1
    displayName: CR1
    description: TIM10 control register 1
    addressOffset: 0
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CEN
        description: Counter enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: Counter enabled
            value: 1
      - name: UDIS
        description: Update disable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'UEV enabled. An UEV is generated by one of the following events:'
            value: 0
          - name: B_0x1
            description: UEV disabled. No UEV is generated, shadow registers keep their value (ARR, PSC, CCRx). The counter and the prescaler are reinitialized if the UG bit is set.
            value: 1
      - name: URS
        description: Update request source
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Any of the following events generate an UEV if enabled:'
            value: 0
          - name: B_0x1
            description: Only counter overflow generates an UEV if enabled.
            value: 1
      - name: OPM
        description: One-pulse mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter is not stopped on the update event
            value: 0
          - name: B_0x1
            description: Counter stops counting on the next update event (clearing the CEN bit).
            value: 1
      - name: ARPE
        description: Auto-reload preload enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_ARR register is not buffered
            value: 0
          - name: B_0x1
            description: TIMx_ARR register is buffered
            value: 1
      - name: CKD
        description: Clock division
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: t less than sub>DTS less than /sub> = t less than sub>tim_ker_ck less than /sub>
            value: 0
          - name: B_0x1
            description: t less than sub>DTS less than /sub> = 2   t less than sub>tim_ker_ck less than /sub>
            value: 1
          - name: B_0x2
            description: t less than sub>DTS less than /sub> = 4   t less than sub>tim_ker_ck less than /sub>
            value: 2
      - name: UIFREMAP
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
            value: 0
          - name: B_0x1
            description: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
            value: 1
      - name: DITHEN
        description: Dithering enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering disabled
            value: 0
          - name: B_0x1
            description: Dithering enabled
            value: 1
  - name: DIER
    displayName: DIER
    description: TIM10 Interrupt enable register
    addressOffset: 12
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UIE
        description: Update interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update interrupt disabled
            value: 0
          - name: B_0x1
            description: Update interrupt enabled
            value: 1
      - name: CC1IE
        description: Capture/Compare 1 interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 interrupt disabled
            value: 0
          - name: B_0x1
            description: CC1 interrupt enabled
            value: 1
  - name: SR
    displayName: SR
    description: TIM10 status register
    addressOffset: 16
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UIF
        description: Update interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No update occurred.
            value: 0
          - name: B_0x1
            description: 'Update interrupt pending. This bit is set by hardware when the registers are updated:'
            value: 1
      - name: CC1IF
        description: Capture/compare 1 interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No compare match / No input capture occurred
            value: 0
          - name: B_0x1
            description: A compare match or an input capture occurred.
            value: 1
      - name: CC1OF
        description: Capture/Compare 1 overcapture flag
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overcapture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
            value: 1
  - name: EGR
    displayName: EGR
    description: TIM10 event generation register
    addressOffset: 20
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UG
        description: Update generation
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared.
            value: 1
      - name: CC1G
        description: Capture/compare 1 generation
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: 'A capture/compare event is generated on channel 1:'
            value: 1
  - name: CCMR1_Input
    displayName: CCMR1_Input
    description: TIM10 capture/compare mode register 1
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: Capture/Compare 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1
            value: 1
      - name: IC1PSC
        description: Input capture 1 prescaler
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC1F
        description: Input capture 1 filter
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at f less than sub>DTS less than /sub>
            value: 0
          - name: B_0x1
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=2
            value: 1
          - name: B_0x2
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=4
            value: 2
          - name: B_0x3
            description: f less than sub>SAMPLING less than /sub>=f less than sub>tim_ker_ck less than /sub>, N=8
            value: 3
          - name: B_0x4
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/2, N=6
            value: 4
          - name: B_0x5
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/2, N=8
            value: 5
          - name: B_0x6
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/4, N=6
            value: 6
          - name: B_0x7
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/4, N=8
            value: 7
          - name: B_0x8
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/8, N=6
            value: 8
          - name: B_0x9
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/8, N=8
            value: 9
          - name: B_0xA
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=5
            value: 10
          - name: B_0xB
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=6
            value: 11
          - name: B_0xC
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/16, N=8
            value: 12
          - name: B_0xD
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=5
            value: 13
          - name: B_0xE
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=6
            value: 14
          - name: B_0xF
            description: f less than sub>SAMPLING less than /sub>=f less than sub>DTS less than /sub>/32, N=8
            value: 15
  - name: CCMR1_Output
    displayName: CCMR1_Output
    description: TIM10 capture/compare mode register 1 [alternate]
    alternateRegister: TIM10_CCMR1_Input
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: Capture/Compare 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output.
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1.
            value: 1
      - name: OC1FE
        description: Output compare 1 fast enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.
            value: 0
          - name: B_0x1
            description: An active edge on the trigger input acts like a compare match on CC1 output. OC is then set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode.
            value: 1
      - name: OC1PE
        description: Output compare 1 preload enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
            value: 0
          - name: B_0x1
            description: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.
            value: 1
      - name: OC1M
        description: 'OC1M[2:0]: Output compare 1 mode (refer to bit 16 for OC1M[3])'
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Frozen. The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.
            value: 0
          - name: B_0x1
            description: Set channel 1 to active level on match. tim_oc1ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 1
          - name: B_0x2
            description: Set channel 1 to inactive level on match. tim_oc1ref signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 2
          - name: B_0x3
            description: Toggle - tim_oc1ref toggles when TIMx_CNT = TIMx_CCR1.
            value: 3
          - name: B_0x4
            description: Force inactive level - tim_oc1ref is forced low.
            value: 4
          - name: B_0x5
            description: Force active level - tim_oc1ref is forced high.
            value: 5
          - name: B_0x6
            description: PWM mode 1 - Channel 1 is active as long as TIMx_CNT  less than  TIMx_CCR1 else inactive.
            value: 6
          - name: B_0x7
            description: PWM mode 2 - Channel 1 is inactive as long as TIMx_CNT  less than  TIMx_CCR1 else active
            value: 7
      - name: OC1M_1
        description: OC1M[3]
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - name: CCER
    displayName: CCER
    description: TIM10 capture/compare enable register
    addressOffset: 32
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CC1E
        description: Capture/Compare 1 output enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture mode disabled / tim_oc1 is not active
            value: 0
          - name: B_0x1
            description: Capture mode enabled / tim_oc1 signal is output on the corresponding output pin
            value: 1
      - name: CC1P
        description: Capture/Compare 1 output Polarity.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tim_oc1 active high (output mode) / Edge sensitivity selection (input mode, see below)
            value: 0
          - name: B_0x1
            description: tim_oc1 active low (output mode) / Edge sensitivity selection (input mode, see below)
            value: 1
      - name: CC1NP
        description: Capture/Compare 1 complementary output Polarity.
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: CNT
    displayName: CNT
    description: TIM10 counter
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: Counter value
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: UIFCPY
        description: UIF Copy
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: PSC
    displayName: PSC
    description: TIM10 prescaler
    addressOffset: 40
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: PSC
        description: Prescaler value
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: ARR
    displayName: ARR
    description: TIM10 auto-reload register
    addressOffset: 44
    size: 32
    resetValue: 65535
    resetMask: 4294967295
    fields:
      - name: ARR
        description: Auto-reload value
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: CCR1
    displayName: CCR1
    description: TIM10 capture/compare register 1
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR1
        description: Capture/compare 1 value
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: TISEL
    displayName: TISEL
    description: TIM10 timer input selection register
    addressOffset: 92
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: TI1SEL
        description: selects tim_ti1_in[15:0] input
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_CH1 input (tim_ti1_in0)
            value: 0
          - name: B_0x1
            description: tim_ti1_in1
            value: 1
          - name: B_0xF
            description: tim_ti1_in15
            value: 15
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: TIM10 Global interrupt
