// Seed: 1093871531
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1
);
  assign id_2 = 1;
endmodule
