{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499689599384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499689599384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 09:26:37 2017 " "Processing started: Mon Jul 10 09:26:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499689599384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499689599384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proc_Simples -c Proc_Simples " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proc_Simples -c Proc_Simples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499689599384 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499689602978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proc_Simples-X " "Found design unit 1: Proc_Simples-X" {  } { { "Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proc_Simples " "Found entity 1: Proc_Simples" {  } { { "Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/uc/uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/uc/uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-behavioural " "Found design unit 1: UC-behavioural" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608362 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/ur/ur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/ur/ur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UR-behavioral " "Found design unit 1: UR-behavioral" {  } { { "../UR/UR.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UR/UR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608424 ""} { "Info" "ISGN_ENTITY_NAME" "1 UR " "Found entity 1: UR" {  } { { "../UR/UR.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UR/UR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-u " "Found design unit 1: ula-u" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608471 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behavioral " "Found design unit 1: ROM-behavioral" {  } { { "../Rom/Rom.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Rom/Rom.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../Rom/Rom.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Rom/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/cont_256/cont_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/cont_256/cont_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont_8-X " "Found design unit 1: Cont_8-X" {  } { { "../Cont_256/Cont_8.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Cont_256/Cont_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont_8 " "Found entity 1: Cont_8" {  } { { "../Cont_256/Cont_8.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Cont_256/Cont_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-X " "Found design unit 1: PC-X" {  } { { "../PC/PC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/PC/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608940 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689608940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689608940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/downloads/hora do pau/pc completo/ula/ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/ula/ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_TB-aliandra " "Found design unit 1: ULA_TB-aliandra" {  } { { "../ULA/ULA_TB.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ULA_TB.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689609112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_TB " "Found entity 1: ULA_TB" {  } { { "../ULA/ULA_TB.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ULA_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499689609112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499689609112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proc_Simples " "Elaborating entity \"Proc_Simples\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499689609581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_en1 Proc_Simples.vhd(15) " "Verilog HDL or VHDL warning at Proc_Simples.vhd(15): object \"rom_en1\" assigned a value but never read" {  } { { "Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499689609612 "|Proc_Simples"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "Proc_Simples.vhd" "PC1" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689609627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_8 PC:PC1\|Cont_8:CPU " "Elaborating entity \"Cont_8\" for hierarchy \"PC:PC1\|Cont_8:CPU\"" {  } { { "../PC/PC.vhd" "CPU" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/PC/PC.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689609752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:Rom1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:Rom1\"" {  } { { "Proc_Simples.vhd" "Rom1" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689609768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC1 " "Elaborating entity \"UC\" for hierarchy \"UC:UC1\"" {  } { { "Proc_Simples.vhd" "UC1" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689609815 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_z UC.vhd(190) " "VHDL Process Statement warning at UC.vhd(190): signal \"ula_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610081 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_z UC.vhd(202) " "VHDL Process Statement warning at UC.vhd(202): signal \"ula_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610081 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ldr UC.vhd(247) " "VHDL Process Statement warning at UC.vhd(247): signal \"ldr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610081 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(472) " "VHDL Process Statement warning at UC.vhd(472): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610346 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(491) " "VHDL Process Statement warning at UC.vhd(491): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610346 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(503) " "VHDL Process Statement warning at UC.vhd(503): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610346 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(515) " "VHDL Process Statement warning at UC.vhd(515): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610362 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_q UC.vhd(527) " "VHDL Process Statement warning at UC.vhd(527): signal \"ula_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499689610362 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_pc UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"en_pc\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_pc UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"ld_pc\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_we UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"reg_we\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_pc UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"load_pc\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_en_a UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"ula_en_a\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_en_b UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"ula_en_b\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_sel UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"reg_sel\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ldr UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"en_ldr\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610581 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_operator UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"ula_operator\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610596 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_reg UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"in_reg\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610596 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_address UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"sel_address\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610627 "|Proc_Simples|UC:UC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_en UC.vhd(59) " "VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable \"rom_en\", which holds its previous value in one or more paths through the process" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689610627 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_en UC.vhd(59) " "Inferred latch for \"rom_en\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610643 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_address UC.vhd(59) " "Inferred latch for \"sel_address\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610643 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[7\] UC.vhd(59) " "Inferred latch for \"in_reg\[7\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610659 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[6\] UC.vhd(59) " "Inferred latch for \"in_reg\[6\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610659 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[5\] UC.vhd(59) " "Inferred latch for \"in_reg\[5\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610659 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[4\] UC.vhd(59) " "Inferred latch for \"in_reg\[4\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610659 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[3\] UC.vhd(59) " "Inferred latch for \"in_reg\[3\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610659 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[2\] UC.vhd(59) " "Inferred latch for \"in_reg\[2\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610659 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[1\] UC.vhd(59) " "Inferred latch for \"in_reg\[1\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610752 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_reg\[0\] UC.vhd(59) " "Inferred latch for \"in_reg\[0\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610752 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_operator\[2\] UC.vhd(59) " "Inferred latch for \"ula_operator\[2\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610768 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_operator\[1\] UC.vhd(59) " "Inferred latch for \"ula_operator\[1\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610768 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_operator\[0\] UC.vhd(59) " "Inferred latch for \"ula_operator\[0\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610768 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ldr UC.vhd(59) " "Inferred latch for \"en_ldr\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610815 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_sel\[1\] UC.vhd(59) " "Inferred latch for \"reg_sel\[1\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610815 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_sel\[0\] UC.vhd(59) " "Inferred latch for \"reg_sel\[0\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610815 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_en_b UC.vhd(59) " "Inferred latch for \"ula_en_b\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610862 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_en_a UC.vhd(59) " "Inferred latch for \"ula_en_a\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610862 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[7\] UC.vhd(59) " "Inferred latch for \"load_pc\[7\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610862 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[6\] UC.vhd(59) " "Inferred latch for \"load_pc\[6\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610877 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[5\] UC.vhd(59) " "Inferred latch for \"load_pc\[5\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610877 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[4\] UC.vhd(59) " "Inferred latch for \"load_pc\[4\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610877 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[3\] UC.vhd(59) " "Inferred latch for \"load_pc\[3\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610877 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[2\] UC.vhd(59) " "Inferred latch for \"load_pc\[2\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610877 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[1\] UC.vhd(59) " "Inferred latch for \"load_pc\[1\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610893 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc\[0\] UC.vhd(59) " "Inferred latch for \"load_pc\[0\]\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610971 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_we UC.vhd(59) " "Inferred latch for \"reg_we\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610971 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_pc UC.vhd(59) " "Inferred latch for \"ld_pc\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689610987 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc UC.vhd(59) " "Inferred latch for \"en_pc\" at UC.vhd(59)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611049 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[7\] UC.vhd(43) " "Inferred latch for \"ldr\[7\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611049 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[6\] UC.vhd(43) " "Inferred latch for \"ldr\[6\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611049 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[5\] UC.vhd(43) " "Inferred latch for \"ldr\[5\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611065 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[4\] UC.vhd(43) " "Inferred latch for \"ldr\[4\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611065 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[3\] UC.vhd(43) " "Inferred latch for \"ldr\[3\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611065 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[2\] UC.vhd(43) " "Inferred latch for \"ldr\[2\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611081 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[1\] UC.vhd(43) " "Inferred latch for \"ldr\[1\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611081 "|Proc_Simples|UC:UC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldr\[0\] UC.vhd(43) " "Inferred latch for \"ldr\[0\]\" at UC.vhd(43)" {  } { { "../UC/UC.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611081 "|Proc_Simples|UC:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UR UR:UR1 " "Elaborating entity \"UR\" for hierarchy \"UR:UR1\"" {  } { { "Proc_Simples.vhd" "UR1" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689611846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA1 " "Elaborating entity \"ula\" for hierarchy \"ula:ULA1\"" {  } { { "Proc_Simples.vhd" "ULA1" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499689611846 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 ula.vhd(34) " "VHDL Process Statement warning at ula.vhd(34): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1 ula.vhd(34) " "VHDL Process Statement warning at ula.vhd(34): inferring latch(es) for signal or variable \"b1\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[0\] ula.vhd(34) " "Inferred latch for \"b1\[0\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[1\] ula.vhd(34) " "Inferred latch for \"b1\[1\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[2\] ula.vhd(34) " "Inferred latch for \"b1\[2\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[3\] ula.vhd(34) " "Inferred latch for \"b1\[3\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[4\] ula.vhd(34) " "Inferred latch for \"b1\[4\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[5\] ula.vhd(34) " "Inferred latch for \"b1\[5\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[6\] ula.vhd(34) " "Inferred latch for \"b1\[6\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[7\] ula.vhd(34) " "Inferred latch for \"b1\[7\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1\[8\] ula.vhd(34) " "Inferred latch for \"b1\[8\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] ula.vhd(34) " "Inferred latch for \"a1\[0\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] ula.vhd(34) " "Inferred latch for \"a1\[1\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611862 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] ula.vhd(34) " "Inferred latch for \"a1\[2\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611893 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] ula.vhd(34) " "Inferred latch for \"a1\[3\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611893 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[4\] ula.vhd(34) " "Inferred latch for \"a1\[4\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611893 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[5\] ula.vhd(34) " "Inferred latch for \"a1\[5\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611940 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[6\] ula.vhd(34) " "Inferred latch for \"a1\[6\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611956 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[7\] ula.vhd(34) " "Inferred latch for \"a1\[7\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611956 "|Proc_Simples|ula:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[8\] ula.vhd(34) " "Inferred latch for \"a1\[8\]\" at ula.vhd(34)" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499689611971 "|Proc_Simples|ula:ULA1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499689620487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689620487 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689621174 "|Proc_Simples|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Proc_Simples.vhd" "" { Text "C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499689621174 "|Proc_Simples|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499689621174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499689621190 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499689621190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499689621190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499689621831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 09:27:01 2017 " "Processing ended: Mon Jul 10 09:27:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499689621831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499689621831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499689621831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499689621831 ""}
