// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_gemm_kernel_gemm,hls_ip_2020_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.430900,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=21771,HLS_SYN_LUT=15007,HLS_VERSION=2020_2_2}" *)

module kernel_gemm (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        alpha,
        beta,
        ni,
        nj,
        nk,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_pp0_stage0 = 14'd16;
parameter    ap_ST_fsm_state25 = 14'd32;
parameter    ap_ST_fsm_state26 = 14'd64;
parameter    ap_ST_fsm_pp1_stage0 = 14'd128;
parameter    ap_ST_fsm_state43 = 14'd256;
parameter    ap_ST_fsm_pp2_stage0 = 14'd512;
parameter    ap_ST_fsm_state60 = 14'd1024;
parameter    ap_ST_fsm_state61 = 14'd2048;
parameter    ap_ST_fsm_pp3_stage0 = 14'd4096;
parameter    ap_ST_fsm_state76 = 14'd8192;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input  [31:0] alpha;
input  [31:0] beta;
input  [31:0] ni;
input  [31:0] nj;
input  [31:0] nk;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] C;
wire   [63:0] A;
wire   [63:0] B;
reg    gmem0_blk_n_AR;
reg    ap_enable_reg_pp0_iter7;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln80_reg_2256;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter6_reg;
reg   [0:0] and_ln85_reg_2307;
reg   [0:0] and_ln85_reg_2307_pp0_iter6_reg;
reg    gmem0_blk_n_R;
reg    ap_enable_reg_pp0_iter14;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter13_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter13_reg;
reg    ap_enable_reg_pp1_iter7;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln9_reg_2372;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter6_reg;
reg   [0:0] and_ln14_reg_2426;
reg   [0:0] and_ln14_reg_2426_pp1_iter6_reg;
reg    ap_enable_reg_pp1_iter14;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter13_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter13_reg;
reg    gmem0_blk_n_AW;
reg    ap_enable_reg_pp3_iter7;
wire    ap_block_pp3_stage0;
reg   [0:0] and_ln51_reg_2681;
reg   [0:0] and_ln51_reg_2681_pp3_iter6_reg;
reg    gmem0_blk_n_W;
reg    ap_enable_reg_pp3_iter8;
reg   [0:0] and_ln51_reg_2681_pp3_iter7_reg;
reg    gmem0_blk_n_B;
reg    ap_enable_reg_pp3_iter13;
reg   [0:0] and_ln51_reg_2681_pp3_iter12_reg;
reg    gmem1_blk_n_AR;
reg    ap_enable_reg_pp2_iter7;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln9_1_reg_2461;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter6_reg;
reg   [0:0] and_ln14_1_reg_2600;
reg    gmem1_blk_n_R;
reg    ap_enable_reg_pp2_iter14;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter13_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter13_reg;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
wire   [31:0] gmem0_WDATA;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
reg   [8:0] indvar_flatten_reg_844;
reg   [4:0] ii_reg_855;
reg   [4:0] jj_reg_866;
reg   [8:0] indvar_flatten40_reg_901;
reg   [4:0] i_reg_912;
reg   [4:0] j_1_reg_923;
reg   [8:0] indvar_flatten57_reg_961;
reg   [4:0] i_2_reg_972;
reg   [4:0] j_3_reg_983;
reg   [8:0] indvar_flatten74_reg_1021;
reg   [4:0] i_1_reg_1032;
reg   [4:0] j_2_reg_1043;
wire   [59:0] select_ln75_fu_1130_p3;
reg   [59:0] select_ln75_reg_2105;
wire   [59:0] select_ln75_1_fu_1164_p3;
reg   [59:0] select_ln75_1_reg_2110;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [63:0] B_read_reg_2140;
reg   [63:0] A_read_reg_2145;
reg   [63:0] C_read_reg_2150;
wire  signed [63:0] sext_ln75_fu_1184_p1;
reg  signed [63:0] sext_ln75_reg_2156;
wire  signed [61:0] sext_ln75_3_fu_1187_p1;
reg  signed [61:0] sext_ln75_3_reg_2164;
wire  signed [63:0] sext_ln75_1_fu_1190_p1;
reg  signed [63:0] sext_ln75_1_reg_2171;
wire  signed [63:0] sext_ln75_2_fu_1193_p1;
reg  signed [63:0] sext_ln75_2_reg_2181;
wire  signed [32:0] sext_ln75_7_fu_1197_p1;
reg  signed [32:0] sext_ln75_7_reg_2188;
wire  signed [61:0] sext_ln75_4_fu_1201_p1;
reg  signed [61:0] sext_ln75_4_reg_2194;
wire   [119:0] grp_fu_1178_p2;
reg   [119:0] bound82_reg_2199;
wire   [119:0] add_ln75_3_fu_1205_p2;
reg   [119:0] add_ln75_3_reg_2204;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln75_fu_1211_p2;
wire   [63:0] select_ln45_fu_1227_p3;
reg   [63:0] select_ln45_reg_2213;
wire   [63:0] select_ln45_1_fu_1235_p3;
reg   [63:0] select_ln45_1_reg_2221;
wire   [61:0] trunc_ln45_fu_1243_p1;
reg   [61:0] trunc_ln45_reg_2232;
wire   [61:0] trunc_ln84_fu_1247_p1;
reg   [61:0] trunc_ln84_reg_2239;
wire   [8:0] add_ln80_2_fu_1251_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
reg    ap_predicate_op227_readreq_state12;
reg    ap_block_state12_io;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
wire    ap_block_state15_pp0_stage0_iter10;
wire    ap_block_state16_pp0_stage0_iter11;
wire    ap_block_state17_pp0_stage0_iter12;
wire    ap_block_state18_pp0_stage0_iter13;
reg    ap_predicate_op234_read_state19;
reg    ap_block_state19_pp0_stage0_iter14;
wire    ap_block_state20_pp0_stage0_iter15;
wire    ap_block_state21_pp0_stage0_iter16;
wire    ap_block_state22_pp0_stage0_iter17;
wire    ap_block_state23_pp0_stage0_iter18;
wire    ap_block_state24_pp0_stage0_iter19;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp5_fu_1266_p2;
reg   [0:0] cmp5_reg_2251;
reg   [0:0] cmp5_reg_2251_pp0_iter1_reg;
wire   [0:0] icmp_ln80_fu_1271_p2;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter1_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter2_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter3_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter4_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter5_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter7_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter8_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter9_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter10_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter11_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter12_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter14_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter15_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter16_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter17_reg;
reg   [0:0] icmp_ln80_reg_2256_pp0_iter18_reg;
wire   [4:0] add_ln80_fu_1277_p2;
reg   [4:0] add_ln80_reg_2260;
wire   [0:0] icmp_ln81_fu_1283_p2;
reg   [0:0] icmp_ln81_reg_2265;
reg   [0:0] icmp_ln81_reg_2265_pp0_iter1_reg;
wire   [4:0] select_ln80_fu_1289_p3;
reg   [4:0] select_ln80_reg_2270;
reg   [4:0] select_ln80_reg_2270_pp0_iter1_reg;
reg   [4:0] select_ln80_reg_2270_pp0_iter2_reg;
reg   [4:0] select_ln80_reg_2270_pp0_iter3_reg;
reg   [4:0] select_ln80_reg_2270_pp0_iter4_reg;
wire   [4:0] select_ln80_1_fu_1297_p3;
reg   [4:0] select_ln80_1_reg_2277;
wire   [3:0] trunc_ln86_fu_1305_p1;
reg   [3:0] trunc_ln86_reg_2282;
reg   [3:0] trunc_ln86_reg_2282_pp0_iter1_reg;
reg   [3:0] trunc_ln86_reg_2282_pp0_iter2_reg;
reg   [3:0] trunc_ln86_reg_2282_pp0_iter3_reg;
reg   [3:0] trunc_ln86_reg_2282_pp0_iter4_reg;
wire  signed [61:0] add_ln80_1_fu_1313_p2;
reg  signed [61:0] add_ln80_1_reg_2287;
wire   [4:0] add_ln81_fu_1318_p2;
wire   [0:0] cmp5_mid1_fu_1332_p2;
reg   [0:0] cmp5_mid1_reg_2297;
wire   [0:0] icmp_ln85_fu_1349_p2;
reg   [0:0] icmp_ln85_reg_2302;
wire   [0:0] and_ln85_fu_1359_p2;
reg   [0:0] and_ln85_reg_2307_pp0_iter3_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter4_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter5_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter7_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter8_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter9_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter10_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter11_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter12_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter14_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter15_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter16_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter17_reg;
reg   [0:0] and_ln85_reg_2307_pp0_iter18_reg;
wire   [61:0] grp_fu_1337_p2;
reg   [61:0] mul_ln80_reg_2311;
reg   [7:0] buff_C_addr_reg_2316;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter6_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter7_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter8_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter9_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter10_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter11_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter12_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter13_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter14_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter15_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter16_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter17_reg;
reg   [7:0] buff_C_addr_reg_2316_pp0_iter18_reg;
wire   [61:0] add_ln85_fu_1388_p2;
reg   [61:0] add_ln85_reg_2321;
reg   [63:0] gmem0_addr_reg_2326;
reg   [31:0] gmem0_addr_read_reg_2332;
wire   [31:0] bitcast_ln85_fu_1430_p1;
wire   [31:0] grp_fu_1092_p2;
reg   [31:0] mul8_reg_2342;
reg    ap_enable_reg_pp0_iter18;
wire  signed [63:0] sext_ln91_fu_1509_p1;
reg  signed [63:0] sext_ln91_reg_2347;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln91_fu_1513_p2;
wire    ap_CS_fsm_state26;
wire   [61:0] trunc_ln13_fu_1518_p1;
reg   [61:0] trunc_ln13_reg_2356;
wire   [8:0] add_ln9_4_fu_1522_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state27_pp1_stage0_iter0;
wire    ap_block_state28_pp1_stage0_iter1;
wire    ap_block_state29_pp1_stage0_iter2;
wire    ap_block_state30_pp1_stage0_iter3;
wire    ap_block_state31_pp1_stage0_iter4;
wire    ap_block_state32_pp1_stage0_iter5;
wire    ap_block_state33_pp1_stage0_iter6;
wire    ap_block_state34_pp1_stage0_iter7;
reg    ap_predicate_op307_readreq_state34;
reg    ap_block_state34_io;
wire    ap_block_state35_pp1_stage0_iter8;
wire    ap_block_state36_pp1_stage0_iter9;
wire    ap_block_state37_pp1_stage0_iter10;
wire    ap_block_state38_pp1_stage0_iter11;
wire    ap_block_state39_pp1_stage0_iter12;
wire    ap_block_state40_pp1_stage0_iter13;
reg    ap_predicate_op314_read_state41;
reg    ap_block_state41_pp1_stage0_iter14;
wire    ap_block_state42_pp1_stage0_iter15;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] cmp3_i_fu_1537_p2;
reg   [0:0] cmp3_i_reg_2367;
reg   [0:0] cmp3_i_reg_2367_pp1_iter1_reg;
wire   [0:0] icmp_ln9_fu_1542_p2;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter1_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter2_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter3_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter4_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter5_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter7_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter8_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter9_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter10_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter11_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter12_reg;
reg   [0:0] icmp_ln9_reg_2372_pp1_iter14_reg;
wire   [4:0] add_ln9_fu_1548_p2;
reg   [4:0] add_ln9_reg_2376;
wire   [0:0] icmp_ln10_fu_1554_p2;
reg   [0:0] icmp_ln10_reg_2381;
reg   [0:0] icmp_ln10_reg_2381_pp1_iter1_reg;
wire   [4:0] select_ln9_fu_1560_p3;
reg   [4:0] select_ln9_reg_2386;
reg   [4:0] select_ln9_reg_2386_pp1_iter1_reg;
reg   [4:0] select_ln9_reg_2386_pp1_iter2_reg;
reg   [4:0] select_ln9_reg_2386_pp1_iter3_reg;
reg   [4:0] select_ln9_reg_2386_pp1_iter4_reg;
wire   [3:0] select_ln9_1_fu_1576_p3;
reg   [3:0] select_ln9_1_reg_2392;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter1_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter2_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter3_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter4_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter5_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter6_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter7_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter8_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter9_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter10_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter11_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter12_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter13_reg;
reg   [3:0] select_ln9_1_reg_2392_pp1_iter14_reg;
wire   [4:0] select_ln9_3_fu_1584_p3;
reg   [4:0] select_ln9_3_reg_2397;
wire  signed [61:0] add_ln9_2_fu_1596_p2;
reg  signed [61:0] add_ln9_2_reg_2402;
wire   [3:0] trunc_ln15_fu_1601_p1;
reg   [3:0] trunc_ln15_reg_2407;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter1_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter2_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter3_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter4_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter5_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter6_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter7_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter8_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter9_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter10_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter11_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter12_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter13_reg;
reg   [3:0] trunc_ln15_reg_2407_pp1_iter14_reg;
wire   [4:0] add_ln10_fu_1605_p2;
wire   [0:0] cmp3_i_mid1_fu_1619_p2;
reg   [0:0] cmp3_i_mid1_reg_2416;
wire   [0:0] icmp_ln14_fu_1637_p2;
reg   [0:0] icmp_ln14_reg_2421;
wire   [0:0] and_ln14_fu_1647_p2;
reg   [0:0] and_ln14_reg_2426_pp1_iter3_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter4_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter5_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter7_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter8_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter9_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter10_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter11_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter12_reg;
reg   [0:0] and_ln14_reg_2426_pp1_iter14_reg;
wire   [61:0] grp_fu_1624_p2;
reg   [61:0] mul_ln9_reg_2430;
wire   [61:0] add_ln14_fu_1655_p2;
reg   [61:0] add_ln14_reg_2435;
reg   [63:0] gmem0_addr_1_reg_2440;
wire   [31:0] bitcast_ln15_fu_1697_p1;
reg   [31:0] bitcast_ln15_reg_2446;
wire   [8:0] add_ln9_5_fu_1720_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state44_pp2_stage0_iter0;
wire    ap_block_state45_pp2_stage0_iter1;
wire    ap_block_state46_pp2_stage0_iter2;
wire    ap_block_state47_pp2_stage0_iter3;
wire    ap_block_state48_pp2_stage0_iter4;
wire    ap_block_state49_pp2_stage0_iter5;
wire    ap_block_state50_pp2_stage0_iter6;
wire    ap_block_state51_pp2_stage0_iter7;
reg    ap_predicate_op433_readreq_state51;
reg    ap_block_state51_io;
wire    ap_block_state52_pp2_stage0_iter8;
wire    ap_block_state53_pp2_stage0_iter9;
wire    ap_block_state54_pp2_stage0_iter10;
wire    ap_block_state55_pp2_stage0_iter11;
wire    ap_block_state56_pp2_stage0_iter12;
wire    ap_block_state57_pp2_stage0_iter13;
reg    ap_predicate_op440_read_state58;
reg    ap_block_state58_pp2_stage0_iter14;
wire    ap_block_state59_pp2_stage0_iter15;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] cmp3_i21_fu_1736_p2;
reg   [0:0] cmp3_i21_reg_2456;
reg   [0:0] cmp3_i21_reg_2456_pp2_iter1_reg;
reg   [0:0] cmp3_i21_reg_2456_pp2_iter2_reg;
reg   [0:0] cmp3_i21_reg_2456_pp2_iter3_reg;
reg   [0:0] cmp3_i21_reg_2456_pp2_iter4_reg;
reg   [0:0] cmp3_i21_reg_2456_pp2_iter5_reg;
wire   [0:0] icmp_ln9_1_fu_1741_p2;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter1_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter2_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter3_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter4_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter5_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter7_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter8_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter9_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter10_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter11_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter12_reg;
reg   [0:0] icmp_ln9_1_reg_2461_pp2_iter14_reg;
wire   [4:0] add_ln9_1_fu_1747_p2;
reg   [4:0] add_ln9_1_reg_2465;
wire   [0:0] icmp_ln10_1_fu_1753_p2;
reg   [0:0] icmp_ln10_1_reg_2470;
reg   [0:0] icmp_ln10_1_reg_2470_pp2_iter1_reg;
reg   [0:0] icmp_ln10_1_reg_2470_pp2_iter2_reg;
reg   [0:0] icmp_ln10_1_reg_2470_pp2_iter3_reg;
reg   [0:0] icmp_ln10_1_reg_2470_pp2_iter4_reg;
reg   [0:0] icmp_ln10_1_reg_2470_pp2_iter5_reg;
wire   [4:0] select_ln9_4_fu_1759_p3;
reg   [4:0] select_ln9_4_reg_2475;
reg   [4:0] select_ln9_4_reg_2475_pp2_iter1_reg;
reg   [4:0] select_ln9_4_reg_2475_pp2_iter2_reg;
reg   [4:0] select_ln9_4_reg_2475_pp2_iter3_reg;
reg   [4:0] select_ln9_4_reg_2475_pp2_iter4_reg;
wire   [4:0] select_ln9_6_fu_1767_p3;
reg   [4:0] select_ln9_6_reg_2481;
wire  signed [61:0] add_ln9_3_fu_1779_p2;
reg  signed [61:0] add_ln9_3_reg_2486;
wire   [3:0] trunc_ln9_2_fu_1784_p1;
reg   [3:0] trunc_ln9_2_reg_2491;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter1_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter2_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter3_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter4_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter5_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter6_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter7_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter8_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter9_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter10_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter11_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter12_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter13_reg;
reg   [3:0] trunc_ln9_2_reg_2491_pp2_iter14_reg;
wire   [4:0] add_ln10_1_fu_1788_p2;
wire   [0:0] cmp3_i21_mid1_fu_1803_p2;
reg   [0:0] cmp3_i21_mid1_reg_2500;
reg   [0:0] cmp3_i21_mid1_reg_2500_pp2_iter2_reg;
reg   [0:0] cmp3_i21_mid1_reg_2500_pp2_iter3_reg;
reg   [0:0] cmp3_i21_mid1_reg_2500_pp2_iter4_reg;
reg   [0:0] cmp3_i21_mid1_reg_2500_pp2_iter5_reg;
wire   [61:0] grp_fu_1808_p2;
reg   [61:0] mul_ln9_1_reg_2505;
wire   [61:0] add_ln14_1_fu_1839_p2;
reg   [61:0] add_ln14_1_reg_2510;
wire   [0:0] icmp_ln14_1_fu_1844_p2;
reg   [0:0] icmp_ln14_1_reg_2515;
reg   [3:0] buff_B_0_addr_reg_2520;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter6_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter7_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter8_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter9_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter10_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter11_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter12_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter13_reg;
reg   [3:0] buff_B_0_addr_reg_2520_pp2_iter14_reg;
reg   [3:0] buff_B_1_addr_reg_2525;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter6_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter7_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter8_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter9_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter10_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter11_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter12_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter13_reg;
reg   [3:0] buff_B_1_addr_reg_2525_pp2_iter14_reg;
reg   [3:0] buff_B_2_addr_reg_2530;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter6_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter7_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter8_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter9_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter10_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter11_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter12_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter13_reg;
reg   [3:0] buff_B_2_addr_reg_2530_pp2_iter14_reg;
reg   [3:0] buff_B_3_addr_reg_2535;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter6_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter7_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter8_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter9_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter10_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter11_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter12_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter13_reg;
reg   [3:0] buff_B_3_addr_reg_2535_pp2_iter14_reg;
reg   [3:0] buff_B_4_addr_reg_2540;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter6_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter7_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter8_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter9_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter10_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter11_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter12_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter13_reg;
reg   [3:0] buff_B_4_addr_reg_2540_pp2_iter14_reg;
reg   [3:0] buff_B_5_addr_reg_2545;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter6_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter7_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter8_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter9_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter10_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter11_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter12_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter13_reg;
reg   [3:0] buff_B_5_addr_reg_2545_pp2_iter14_reg;
reg   [3:0] buff_B_6_addr_reg_2550;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter6_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter7_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter8_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter9_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter10_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter11_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter12_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter13_reg;
reg   [3:0] buff_B_6_addr_reg_2550_pp2_iter14_reg;
reg   [3:0] buff_B_7_addr_reg_2555;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter6_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter7_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter8_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter9_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter10_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter11_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter12_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter13_reg;
reg   [3:0] buff_B_7_addr_reg_2555_pp2_iter14_reg;
reg   [3:0] buff_B_8_addr_reg_2560;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter6_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter7_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter8_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter9_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter10_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter11_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter12_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter13_reg;
reg   [3:0] buff_B_8_addr_reg_2560_pp2_iter14_reg;
reg   [3:0] buff_B_9_addr_reg_2565;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter6_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter7_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter8_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter9_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter10_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter11_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter12_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter13_reg;
reg   [3:0] buff_B_9_addr_reg_2565_pp2_iter14_reg;
reg   [3:0] buff_B_10_addr_reg_2570;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter6_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter7_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter8_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter9_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter10_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter11_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter12_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter13_reg;
reg   [3:0] buff_B_10_addr_reg_2570_pp2_iter14_reg;
reg   [3:0] buff_B_11_addr_reg_2575;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter6_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter7_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter8_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter9_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter10_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter11_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter12_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter13_reg;
reg   [3:0] buff_B_11_addr_reg_2575_pp2_iter14_reg;
reg   [3:0] buff_B_12_addr_reg_2580;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter6_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter7_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter8_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter9_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter10_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter11_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter12_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter13_reg;
reg   [3:0] buff_B_12_addr_reg_2580_pp2_iter14_reg;
reg   [3:0] buff_B_13_addr_reg_2585;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter6_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter7_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter8_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter9_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter10_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter11_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter12_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter13_reg;
reg   [3:0] buff_B_13_addr_reg_2585_pp2_iter14_reg;
reg   [3:0] buff_B_14_addr_reg_2590;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter6_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter7_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter8_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter9_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter10_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter11_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter12_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter13_reg;
reg   [3:0] buff_B_14_addr_reg_2590_pp2_iter14_reg;
reg   [3:0] buff_B_15_addr_reg_2595;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter6_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter7_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter8_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter9_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter10_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter11_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter12_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter13_reg;
reg   [3:0] buff_B_15_addr_reg_2595_pp2_iter14_reg;
wire   [0:0] and_ln14_1_fu_1854_p2;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter7_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter8_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter9_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter10_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter11_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter12_reg;
reg   [0:0] and_ln14_1_reg_2600_pp2_iter14_reg;
reg   [63:0] gmem1_addr_reg_2604;
reg   [31:0] gmem1_addr_read_reg_2610;
wire   [63:0] add_ln91_fu_1900_p2;
reg   [63:0] add_ln91_reg_2615;
wire    ap_CS_fsm_state60;
wire   [8:0] add_ln46_2_fu_1906_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state62_pp3_stage0_iter0;
wire    ap_block_state63_pp3_stage0_iter1;
wire    ap_block_state64_pp3_stage0_iter2;
wire    ap_block_state65_pp3_stage0_iter3;
wire    ap_block_state66_pp3_stage0_iter4;
wire    ap_block_state67_pp3_stage0_iter5;
wire    ap_block_state68_pp3_stage0_iter6;
wire    ap_block_state69_pp3_stage0_iter7;
reg    ap_block_state69_io;
wire    ap_block_state70_pp3_stage0_iter8;
reg    ap_block_state70_io;
wire    ap_block_state71_pp3_stage0_iter9;
wire    ap_block_state72_pp3_stage0_iter10;
wire    ap_block_state73_pp3_stage0_iter11;
wire    ap_block_state74_pp3_stage0_iter12;
reg    ap_block_state75_pp3_stage0_iter13;
reg    ap_block_pp3_stage0_11001;
wire   [0:0] cmp3_i41_fu_1921_p2;
reg   [0:0] cmp3_i41_reg_2625;
reg   [0:0] cmp3_i41_reg_2625_pp3_iter1_reg;
wire   [0:0] icmp_ln46_fu_1926_p2;
reg   [0:0] icmp_ln46_reg_2630;
reg   [0:0] icmp_ln46_reg_2630_pp3_iter1_reg;
reg   [0:0] icmp_ln46_reg_2630_pp3_iter2_reg;
reg   [0:0] icmp_ln46_reg_2630_pp3_iter3_reg;
reg   [0:0] icmp_ln46_reg_2630_pp3_iter4_reg;
wire   [4:0] add_ln46_fu_1932_p2;
reg   [4:0] add_ln46_reg_2634;
wire   [0:0] icmp_ln47_fu_1938_p2;
reg   [0:0] icmp_ln47_reg_2639;
reg   [0:0] icmp_ln47_reg_2639_pp3_iter1_reg;
wire   [4:0] select_ln46_fu_1944_p3;
reg   [4:0] select_ln46_reg_2644;
reg   [4:0] select_ln46_reg_2644_pp3_iter1_reg;
reg   [4:0] select_ln46_reg_2644_pp3_iter2_reg;
reg   [4:0] select_ln46_reg_2644_pp3_iter3_reg;
reg   [4:0] select_ln46_reg_2644_pp3_iter4_reg;
wire   [4:0] select_ln46_1_fu_1952_p3;
reg   [4:0] select_ln46_1_reg_2651;
wire   [3:0] trunc_ln52_fu_1960_p1;
reg   [3:0] trunc_ln52_reg_2656;
reg   [3:0] trunc_ln52_reg_2656_pp3_iter1_reg;
reg   [3:0] trunc_ln52_reg_2656_pp3_iter2_reg;
reg   [3:0] trunc_ln52_reg_2656_pp3_iter3_reg;
reg   [3:0] trunc_ln52_reg_2656_pp3_iter4_reg;
wire  signed [61:0] add_ln46_1_fu_1968_p2;
reg  signed [61:0] add_ln46_1_reg_2661;
wire   [4:0] add_ln47_fu_1973_p2;
wire   [0:0] cmp3_i41_mid1_fu_1987_p2;
reg   [0:0] cmp3_i41_mid1_reg_2671;
wire   [0:0] icmp_ln51_fu_2004_p2;
reg   [0:0] icmp_ln51_reg_2676;
wire   [0:0] and_ln51_fu_2014_p2;
reg   [0:0] and_ln51_reg_2681_pp3_iter3_reg;
reg   [0:0] and_ln51_reg_2681_pp3_iter4_reg;
reg   [0:0] and_ln51_reg_2681_pp3_iter5_reg;
reg   [0:0] and_ln51_reg_2681_pp3_iter8_reg;
reg   [0:0] and_ln51_reg_2681_pp3_iter9_reg;
reg   [0:0] and_ln51_reg_2681_pp3_iter10_reg;
reg   [0:0] and_ln51_reg_2681_pp3_iter11_reg;
wire   [61:0] grp_fu_1992_p2;
reg   [61:0] mul_ln46_reg_2685;
reg   [7:0] buff_C_addr_1_reg_2690;
wire   [61:0] add_ln51_fu_2043_p2;
reg   [61:0] add_ln51_reg_2695;
reg   [63:0] gmem0_addr_2_reg_2700;
wire   [31:0] buff_C_q0;
reg   [31:0] buff_C_load_reg_2706;
wire   [63:0] add_ln76_fu_2089_p2;
wire    ap_CS_fsm_state76;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter19;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state27;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter15;
wire    ap_CS_fsm_state43;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state44;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter15;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state62;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg    ap_enable_reg_pp3_iter11;
reg    ap_enable_reg_pp3_iter12;
reg   [3:0] buff_A_0_address0;
reg    buff_A_0_ce0;
reg    buff_A_0_we0;
wire   [31:0] buff_A_0_q0;
reg   [3:0] buff_A_1_address0;
reg    buff_A_1_ce0;
reg    buff_A_1_we0;
wire   [31:0] buff_A_1_q0;
reg   [3:0] buff_A_2_address0;
reg    buff_A_2_ce0;
reg    buff_A_2_we0;
wire   [31:0] buff_A_2_q0;
reg   [3:0] buff_A_3_address0;
reg    buff_A_3_ce0;
reg    buff_A_3_we0;
wire   [31:0] buff_A_3_q0;
reg   [3:0] buff_A_4_address0;
reg    buff_A_4_ce0;
reg    buff_A_4_we0;
wire   [31:0] buff_A_4_q0;
reg   [3:0] buff_A_5_address0;
reg    buff_A_5_ce0;
reg    buff_A_5_we0;
wire   [31:0] buff_A_5_q0;
reg   [3:0] buff_A_6_address0;
reg    buff_A_6_ce0;
reg    buff_A_6_we0;
wire   [31:0] buff_A_6_q0;
reg   [3:0] buff_A_7_address0;
reg    buff_A_7_ce0;
reg    buff_A_7_we0;
wire   [31:0] buff_A_7_q0;
reg   [3:0] buff_A_8_address0;
reg    buff_A_8_ce0;
reg    buff_A_8_we0;
wire   [31:0] buff_A_8_q0;
reg   [3:0] buff_A_9_address0;
reg    buff_A_9_ce0;
reg    buff_A_9_we0;
wire   [31:0] buff_A_9_q0;
reg   [3:0] buff_A_10_address0;
reg    buff_A_10_ce0;
reg    buff_A_10_we0;
wire   [31:0] buff_A_10_q0;
reg   [3:0] buff_A_11_address0;
reg    buff_A_11_ce0;
reg    buff_A_11_we0;
wire   [31:0] buff_A_11_q0;
reg   [3:0] buff_A_12_address0;
reg    buff_A_12_ce0;
reg    buff_A_12_we0;
wire   [31:0] buff_A_12_q0;
reg   [3:0] buff_A_13_address0;
reg    buff_A_13_ce0;
reg    buff_A_13_we0;
wire   [31:0] buff_A_13_q0;
reg   [3:0] buff_A_14_address0;
reg    buff_A_14_ce0;
reg    buff_A_14_we0;
wire   [31:0] buff_A_14_q0;
reg   [3:0] buff_A_15_address0;
reg    buff_A_15_ce0;
reg    buff_A_15_we0;
wire   [31:0] buff_A_15_q0;
reg   [3:0] buff_B_0_address0;
reg    buff_B_0_ce0;
reg    buff_B_0_we0;
wire   [31:0] buff_B_0_q0;
reg   [3:0] buff_B_1_address0;
reg    buff_B_1_ce0;
reg    buff_B_1_we0;
wire   [31:0] buff_B_1_q0;
reg   [3:0] buff_B_2_address0;
reg    buff_B_2_ce0;
reg    buff_B_2_we0;
wire   [31:0] buff_B_2_q0;
reg   [3:0] buff_B_3_address0;
reg    buff_B_3_ce0;
reg    buff_B_3_we0;
wire   [31:0] buff_B_3_q0;
reg   [3:0] buff_B_4_address0;
reg    buff_B_4_ce0;
reg    buff_B_4_we0;
wire   [31:0] buff_B_4_q0;
reg   [3:0] buff_B_5_address0;
reg    buff_B_5_ce0;
reg    buff_B_5_we0;
wire   [31:0] buff_B_5_q0;
reg   [3:0] buff_B_6_address0;
reg    buff_B_6_ce0;
reg    buff_B_6_we0;
wire   [31:0] buff_B_6_q0;
reg   [3:0] buff_B_7_address0;
reg    buff_B_7_ce0;
reg    buff_B_7_we0;
wire   [31:0] buff_B_7_q0;
reg   [3:0] buff_B_8_address0;
reg    buff_B_8_ce0;
reg    buff_B_8_we0;
wire   [31:0] buff_B_8_q0;
reg   [3:0] buff_B_9_address0;
reg    buff_B_9_ce0;
reg    buff_B_9_we0;
wire   [31:0] buff_B_9_q0;
reg   [3:0] buff_B_10_address0;
reg    buff_B_10_ce0;
reg    buff_B_10_we0;
wire   [31:0] buff_B_10_q0;
reg   [3:0] buff_B_11_address0;
reg    buff_B_11_ce0;
reg    buff_B_11_we0;
wire   [31:0] buff_B_11_q0;
reg   [3:0] buff_B_12_address0;
reg    buff_B_12_ce0;
reg    buff_B_12_we0;
wire   [31:0] buff_B_12_q0;
reg   [3:0] buff_B_13_address0;
reg    buff_B_13_ce0;
reg    buff_B_13_we0;
wire   [31:0] buff_B_13_q0;
reg   [3:0] buff_B_14_address0;
reg    buff_B_14_ce0;
reg    buff_B_14_we0;
wire   [31:0] buff_B_14_q0;
reg   [3:0] buff_B_15_address0;
reg    buff_B_15_ce0;
reg    buff_B_15_we0;
wire   [31:0] buff_B_15_q0;
reg   [7:0] buff_C_address0;
reg    buff_C_ce0;
reg    buff_C_we0;
reg   [31:0] buff_C_d0;
reg    buff_C_ce1;
wire   [31:0] buff_C_q1;
wire    grp_compute_tile_fu_1054_ap_start;
wire    grp_compute_tile_fu_1054_ap_done;
wire    grp_compute_tile_fu_1054_ap_idle;
wire    grp_compute_tile_fu_1054_ap_ready;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_0_address0;
wire    grp_compute_tile_fu_1054_buff_A_0_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_1_address0;
wire    grp_compute_tile_fu_1054_buff_A_1_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_2_address0;
wire    grp_compute_tile_fu_1054_buff_A_2_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_3_address0;
wire    grp_compute_tile_fu_1054_buff_A_3_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_4_address0;
wire    grp_compute_tile_fu_1054_buff_A_4_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_5_address0;
wire    grp_compute_tile_fu_1054_buff_A_5_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_6_address0;
wire    grp_compute_tile_fu_1054_buff_A_6_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_7_address0;
wire    grp_compute_tile_fu_1054_buff_A_7_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_8_address0;
wire    grp_compute_tile_fu_1054_buff_A_8_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_9_address0;
wire    grp_compute_tile_fu_1054_buff_A_9_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_10_address0;
wire    grp_compute_tile_fu_1054_buff_A_10_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_11_address0;
wire    grp_compute_tile_fu_1054_buff_A_11_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_12_address0;
wire    grp_compute_tile_fu_1054_buff_A_12_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_13_address0;
wire    grp_compute_tile_fu_1054_buff_A_13_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_14_address0;
wire    grp_compute_tile_fu_1054_buff_A_14_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_A_15_address0;
wire    grp_compute_tile_fu_1054_buff_A_15_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_0_address0;
wire    grp_compute_tile_fu_1054_buff_B_0_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_1_address0;
wire    grp_compute_tile_fu_1054_buff_B_1_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_2_address0;
wire    grp_compute_tile_fu_1054_buff_B_2_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_3_address0;
wire    grp_compute_tile_fu_1054_buff_B_3_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_4_address0;
wire    grp_compute_tile_fu_1054_buff_B_4_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_5_address0;
wire    grp_compute_tile_fu_1054_buff_B_5_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_6_address0;
wire    grp_compute_tile_fu_1054_buff_B_6_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_7_address0;
wire    grp_compute_tile_fu_1054_buff_B_7_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_8_address0;
wire    grp_compute_tile_fu_1054_buff_B_8_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_9_address0;
wire    grp_compute_tile_fu_1054_buff_B_9_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_10_address0;
wire    grp_compute_tile_fu_1054_buff_B_10_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_11_address0;
wire    grp_compute_tile_fu_1054_buff_B_11_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_12_address0;
wire    grp_compute_tile_fu_1054_buff_B_12_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_13_address0;
wire    grp_compute_tile_fu_1054_buff_B_13_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_14_address0;
wire    grp_compute_tile_fu_1054_buff_B_14_ce0;
wire   [3:0] grp_compute_tile_fu_1054_buff_B_15_address0;
wire    grp_compute_tile_fu_1054_buff_B_15_ce0;
wire   [7:0] grp_compute_tile_fu_1054_buff_C_address0;
wire    grp_compute_tile_fu_1054_buff_C_ce0;
wire    grp_compute_tile_fu_1054_buff_C_we0;
wire   [31:0] grp_compute_tile_fu_1054_buff_C_d0;
wire   [7:0] grp_compute_tile_fu_1054_buff_C_address1;
wire    grp_compute_tile_fu_1054_buff_C_ce1;
wire   [31:0] grp_compute_tile_fu_1054_grp_fu_1092_p_din0;
wire   [31:0] grp_compute_tile_fu_1054_grp_fu_1092_p_din1;
wire   [31:0] grp_compute_tile_fu_1054_grp_fu_1092_p_dout0;
wire    grp_compute_tile_fu_1054_grp_fu_1092_p_ce;
reg   [119:0] indvar_flatten94_reg_811;
reg   [63:0] i_3_reg_822;
reg   [63:0] j_reg_833;
reg   [4:0] ap_phi_mux_ii_phi_fu_859_p4;
reg   [31:0] ap_phi_mux_storemerge2_phi_fu_881_p4;
reg   [31:0] ap_phi_reg_pp0_iter19_storemerge2_reg_877;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter3_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter4_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter5_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter6_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter7_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter8_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter9_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter10_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter11_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter12_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter13_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter14_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter15_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter16_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter17_storemerge2_reg_877;
reg   [31:0] ap_phi_reg_pp0_iter18_storemerge2_reg_877;
reg   [63:0] k_reg_889;
wire    ap_CS_fsm_state61;
reg   [4:0] ap_phi_mux_i_phi_fu_916_p4;
reg   [31:0] ap_phi_mux_storemerge1_phi_fu_938_p4;
reg   [31:0] ap_phi_reg_pp1_iter15_storemerge1_reg_934;
wire   [31:0] ap_phi_reg_pp1_iter0_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter1_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter2_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter3_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter4_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter5_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter6_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter7_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter8_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter9_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter10_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter11_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter12_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter13_storemerge1_reg_934;
reg   [31:0] ap_phi_reg_pp1_iter14_storemerge1_reg_934;
reg   [4:0] ap_phi_mux_i_2_phi_fu_976_p4;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_998_p4;
wire   [31:0] bitcast_ln15_1_fu_1896_p1;
reg   [31:0] ap_phi_reg_pp2_iter15_storemerge_reg_994;
wire   [31:0] ap_phi_reg_pp2_iter0_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter1_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter2_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter3_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter4_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter5_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter6_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter7_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter8_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter9_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter10_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter11_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter12_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter13_storemerge_reg_994;
reg   [31:0] ap_phi_reg_pp2_iter14_storemerge_reg_994;
reg   [4:0] ap_phi_mux_i_1_phi_fu_1036_p4;
reg    grp_compute_tile_fu_1054_ap_start_reg;
wire   [63:0] zext_ln86_1_fu_1380_p1;
wire   [63:0] select_ln9_1_cast_fu_1701_p1;
wire   [63:0] zext_ln10_1_fu_1812_p1;
wire   [63:0] zext_ln52_1_fu_2035_p1;
wire  signed [63:0] sext_ln85_fu_1420_p1;
wire  signed [63:0] sext_ln15_fu_1687_p1;
wire  signed [63:0] sext_ln15_1_fu_1886_p1;
wire  signed [63:0] sext_ln52_fu_2075_p1;
reg    ap_block_pp3_stage0_01001;
reg   [31:0] grp_fu_1092_p0;
reg   [31:0] grp_fu_1092_p1;
wire  signed [31:0] sext_ln75_5_fu_1096_p0;
wire  signed [31:0] sext_ln75_6_fu_1100_p0;
wire  signed [31:0] empty_fu_1104_p0;
wire  signed [32:0] sext_ln75_6_fu_1100_p1;
wire   [32:0] add_ln75_1_fu_1110_p2;
wire   [28:0] tmp_2_fu_1116_p4;
wire   [0:0] empty_fu_1104_p2;
wire  signed [59:0] sext_ln75_8_fu_1126_p1;
wire  signed [31:0] empty_26_fu_1138_p0;
wire  signed [32:0] sext_ln75_5_fu_1096_p1;
wire   [32:0] add_ln75_2_fu_1144_p2;
wire   [28:0] tmp_fu_1150_p4;
wire   [0:0] empty_26_fu_1138_p2;
wire  signed [59:0] sext_ln75_9_fu_1160_p1;
wire   [28:0] grp_fu_1178_p0;
wire   [28:0] grp_fu_1178_p1;
wire  signed [31:0] sext_ln75_fu_1184_p0;
wire  signed [31:0] sext_ln75_3_fu_1187_p0;
wire  signed [31:0] sext_ln75_1_fu_1190_p0;
wire  signed [31:0] sext_ln75_2_fu_1193_p0;
wire  signed [31:0] sext_ln75_7_fu_1197_p0;
wire  signed [31:0] sext_ln75_4_fu_1201_p0;
wire   [0:0] icmp_ln76_fu_1222_p2;
wire   [63:0] add_ln75_fu_1216_p2;
wire   [63:0] zext_ln80_fu_1257_p1;
wire   [63:0] empty_27_fu_1261_p2;
wire   [61:0] zext_ln80_2_fu_1309_p1;
wire   [63:0] zext_ln80_1_fu_1324_p1;
wire   [63:0] p_mid16_fu_1327_p2;
wire  signed [31:0] grp_fu_1337_p1;
wire   [63:0] zext_ln81_fu_1341_p1;
wire   [63:0] add_ln84_fu_1344_p2;
wire   [0:0] select_ln80_2_fu_1354_p3;
wire   [7:0] tmp_2_cast_fu_1364_p3;
wire   [7:0] zext_ln86_fu_1371_p1;
wire   [7:0] add_ln86_fu_1374_p2;
wire   [61:0] zext_ln84_fu_1385_p1;
wire   [61:0] add_ln85_2_fu_1393_p2;
wire   [63:0] shl_ln_fu_1397_p3;
wire   [63:0] add_ln85_1_fu_1405_p2;
wire   [61:0] trunc_ln1_fu_1410_p4;
wire  signed [31:0] tmp_3_fu_1434_p1;
wire   [32:0] add_ln91_1_fu_1441_p2;
wire   [32:0] sub_ln91_fu_1454_p2;
wire   [28:0] p_lshr_fu_1459_p4;
wire   [0:0] tmp_4_fu_1446_p3;
wire   [28:0] sub_ln91_1_fu_1469_p2;
wire   [28:0] tmp_5_fu_1475_p4;
wire   [0:0] tmp_3_fu_1434_p3;
wire   [28:0] select_ln91_fu_1485_p3;
wire   [28:0] select_ln91_1_fu_1493_p3;
wire   [32:0] tmp_6_fu_1501_p3;
wire   [63:0] zext_ln9_fu_1528_p1;
wire   [63:0] empty_29_fu_1532_p2;
wire   [3:0] trunc_ln9_fu_1568_p1;
wire   [3:0] trunc_ln9_1_fu_1572_p1;
wire   [61:0] zext_ln9_3_fu_1592_p1;
wire   [63:0] zext_ln9_2_fu_1611_p1;
wire   [63:0] p_mid136_fu_1614_p2;
wire  signed [31:0] grp_fu_1624_p1;
wire   [63:0] zext_ln10_fu_1628_p1;
wire   [63:0] add_ln13_fu_1631_p2;
wire   [0:0] select_ln9_2_fu_1642_p3;
wire   [61:0] zext_ln13_fu_1652_p1;
wire   [61:0] add_ln15_fu_1660_p2;
wire   [63:0] shl_ln1_fu_1664_p3;
wire   [63:0] add_ln15_1_fu_1672_p2;
wire   [61:0] trunc_ln15_2_fu_1677_p4;
wire   [63:0] zext_ln9_1_fu_1726_p1;
wire   [63:0] empty_31_fu_1730_p2;
wire   [61:0] zext_ln9_5_fu_1775_p1;
wire   [63:0] zext_ln9_4_fu_1794_p1;
wire   [63:0] p_mid153_fu_1797_p2;
wire  signed [31:0] grp_fu_1808_p1;
wire   [61:0] zext_ln13_1_fu_1831_p1;
wire   [63:0] add_ln13_1_fu_1834_p2;
wire   [0:0] select_ln9_5_fu_1849_p3;
wire   [61:0] add_ln15_2_fu_1859_p2;
wire   [63:0] shl_ln15_1_fu_1863_p3;
wire   [63:0] add_ln15_3_fu_1871_p2;
wire   [61:0] trunc_ln15_3_fu_1876_p4;
wire   [63:0] zext_ln46_fu_1912_p1;
wire   [63:0] empty_33_fu_1916_p2;
wire   [61:0] zext_ln46_2_fu_1964_p1;
wire   [63:0] zext_ln46_1_fu_1979_p1;
wire   [63:0] p_mid170_fu_1982_p2;
wire  signed [31:0] grp_fu_1992_p1;
wire   [63:0] zext_ln47_fu_1996_p1;
wire   [63:0] add_ln50_fu_1999_p2;
wire   [0:0] select_ln46_2_fu_2009_p3;
wire   [7:0] tmp_3_cast_fu_2019_p3;
wire   [7:0] zext_ln52_fu_2026_p1;
wire   [7:0] add_ln52_2_fu_2029_p2;
wire   [61:0] zext_ln50_fu_2040_p1;
wire   [61:0] add_ln52_fu_2048_p2;
wire   [63:0] shl_ln2_fu_2052_p3;
wire   [63:0] add_ln52_1_fu_2060_p2;
wire   [61:0] trunc_ln4_fu_2065_p4;
reg    grp_fu_1092_ce;
reg    grp_fu_1337_ce;
reg    grp_fu_1624_ce;
reg    grp_fu_1808_ce;
reg    grp_fu_1992_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [119:0] grp_fu_1178_p00;
wire   [119:0] grp_fu_1178_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp3_iter12 = 1'b0;
#0 grp_compute_tile_fu_1054_ap_start_reg = 1'b0;
end

kernel_gemm_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_gemm_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .C(C),
    .A(A),
    .B(B)
);

kernel_gemm_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(gmem0_addr_2_reg_2700),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(gmem0_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

kernel_gemm_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_addr_reg_2604),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_0_address0),
    .ce0(buff_A_0_ce0),
    .we0(buff_A_0_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_0_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_1_address0),
    .ce0(buff_A_1_ce0),
    .we0(buff_A_1_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_1_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_2_address0),
    .ce0(buff_A_2_ce0),
    .we0(buff_A_2_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_2_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_3_address0),
    .ce0(buff_A_3_ce0),
    .we0(buff_A_3_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_3_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_4_address0),
    .ce0(buff_A_4_ce0),
    .we0(buff_A_4_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_4_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_5_address0),
    .ce0(buff_A_5_ce0),
    .we0(buff_A_5_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_5_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_6_address0),
    .ce0(buff_A_6_ce0),
    .we0(buff_A_6_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_6_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_7_address0),
    .ce0(buff_A_7_ce0),
    .we0(buff_A_7_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_7_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_8_address0),
    .ce0(buff_A_8_ce0),
    .we0(buff_A_8_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_8_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_9_address0),
    .ce0(buff_A_9_ce0),
    .we0(buff_A_9_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_9_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_10_address0),
    .ce0(buff_A_10_ce0),
    .we0(buff_A_10_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_10_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_11_address0),
    .ce0(buff_A_11_ce0),
    .we0(buff_A_11_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_11_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_12_address0),
    .ce0(buff_A_12_ce0),
    .we0(buff_A_12_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_12_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_13_address0),
    .ce0(buff_A_13_ce0),
    .we0(buff_A_13_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_13_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_14_address0),
    .ce0(buff_A_14_ce0),
    .we0(buff_A_14_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_14_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_15_address0),
    .ce0(buff_A_15_ce0),
    .we0(buff_A_15_we0),
    .d0(ap_phi_mux_storemerge1_phi_fu_938_p4),
    .q0(buff_A_15_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_0_address0),
    .ce0(buff_B_0_ce0),
    .we0(buff_B_0_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_0_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_1_address0),
    .ce0(buff_B_1_ce0),
    .we0(buff_B_1_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_1_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_2_address0),
    .ce0(buff_B_2_ce0),
    .we0(buff_B_2_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_2_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_3_address0),
    .ce0(buff_B_3_ce0),
    .we0(buff_B_3_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_3_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_4_address0),
    .ce0(buff_B_4_ce0),
    .we0(buff_B_4_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_4_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_5_address0),
    .ce0(buff_B_5_ce0),
    .we0(buff_B_5_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_5_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_6_address0),
    .ce0(buff_B_6_ce0),
    .we0(buff_B_6_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_6_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_7_address0),
    .ce0(buff_B_7_ce0),
    .we0(buff_B_7_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_7_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_8_address0),
    .ce0(buff_B_8_ce0),
    .we0(buff_B_8_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_8_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_9_address0),
    .ce0(buff_B_9_ce0),
    .we0(buff_B_9_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_9_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_10_address0),
    .ce0(buff_B_10_ce0),
    .we0(buff_B_10_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_10_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_11_address0),
    .ce0(buff_B_11_ce0),
    .we0(buff_B_11_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_11_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_12_address0),
    .ce0(buff_B_12_ce0),
    .we0(buff_B_12_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_12_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_13_address0),
    .ce0(buff_B_13_ce0),
    .we0(buff_B_13_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_13_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_14_address0),
    .ce0(buff_B_14_ce0),
    .we0(buff_B_14_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_14_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_15_address0),
    .ce0(buff_B_15_ce0),
    .we0(buff_B_15_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_998_p4),
    .q0(buff_B_15_q0)
);

kernel_gemm_buff_C #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buff_C_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_C_address0),
    .ce0(buff_C_ce0),
    .we0(buff_C_we0),
    .d0(buff_C_d0),
    .q0(buff_C_q0),
    .address1(grp_compute_tile_fu_1054_buff_C_address1),
    .ce1(buff_C_ce1),
    .q1(buff_C_q1)
);

kernel_gemm_compute_tile grp_compute_tile_fu_1054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_tile_fu_1054_ap_start),
    .ap_done(grp_compute_tile_fu_1054_ap_done),
    .ap_idle(grp_compute_tile_fu_1054_ap_idle),
    .ap_ready(grp_compute_tile_fu_1054_ap_ready),
    .buff_A_0_address0(grp_compute_tile_fu_1054_buff_A_0_address0),
    .buff_A_0_ce0(grp_compute_tile_fu_1054_buff_A_0_ce0),
    .buff_A_0_q0(buff_A_0_q0),
    .buff_A_1_address0(grp_compute_tile_fu_1054_buff_A_1_address0),
    .buff_A_1_ce0(grp_compute_tile_fu_1054_buff_A_1_ce0),
    .buff_A_1_q0(buff_A_1_q0),
    .buff_A_2_address0(grp_compute_tile_fu_1054_buff_A_2_address0),
    .buff_A_2_ce0(grp_compute_tile_fu_1054_buff_A_2_ce0),
    .buff_A_2_q0(buff_A_2_q0),
    .buff_A_3_address0(grp_compute_tile_fu_1054_buff_A_3_address0),
    .buff_A_3_ce0(grp_compute_tile_fu_1054_buff_A_3_ce0),
    .buff_A_3_q0(buff_A_3_q0),
    .buff_A_4_address0(grp_compute_tile_fu_1054_buff_A_4_address0),
    .buff_A_4_ce0(grp_compute_tile_fu_1054_buff_A_4_ce0),
    .buff_A_4_q0(buff_A_4_q0),
    .buff_A_5_address0(grp_compute_tile_fu_1054_buff_A_5_address0),
    .buff_A_5_ce0(grp_compute_tile_fu_1054_buff_A_5_ce0),
    .buff_A_5_q0(buff_A_5_q0),
    .buff_A_6_address0(grp_compute_tile_fu_1054_buff_A_6_address0),
    .buff_A_6_ce0(grp_compute_tile_fu_1054_buff_A_6_ce0),
    .buff_A_6_q0(buff_A_6_q0),
    .buff_A_7_address0(grp_compute_tile_fu_1054_buff_A_7_address0),
    .buff_A_7_ce0(grp_compute_tile_fu_1054_buff_A_7_ce0),
    .buff_A_7_q0(buff_A_7_q0),
    .buff_A_8_address0(grp_compute_tile_fu_1054_buff_A_8_address0),
    .buff_A_8_ce0(grp_compute_tile_fu_1054_buff_A_8_ce0),
    .buff_A_8_q0(buff_A_8_q0),
    .buff_A_9_address0(grp_compute_tile_fu_1054_buff_A_9_address0),
    .buff_A_9_ce0(grp_compute_tile_fu_1054_buff_A_9_ce0),
    .buff_A_9_q0(buff_A_9_q0),
    .buff_A_10_address0(grp_compute_tile_fu_1054_buff_A_10_address0),
    .buff_A_10_ce0(grp_compute_tile_fu_1054_buff_A_10_ce0),
    .buff_A_10_q0(buff_A_10_q0),
    .buff_A_11_address0(grp_compute_tile_fu_1054_buff_A_11_address0),
    .buff_A_11_ce0(grp_compute_tile_fu_1054_buff_A_11_ce0),
    .buff_A_11_q0(buff_A_11_q0),
    .buff_A_12_address0(grp_compute_tile_fu_1054_buff_A_12_address0),
    .buff_A_12_ce0(grp_compute_tile_fu_1054_buff_A_12_ce0),
    .buff_A_12_q0(buff_A_12_q0),
    .buff_A_13_address0(grp_compute_tile_fu_1054_buff_A_13_address0),
    .buff_A_13_ce0(grp_compute_tile_fu_1054_buff_A_13_ce0),
    .buff_A_13_q0(buff_A_13_q0),
    .buff_A_14_address0(grp_compute_tile_fu_1054_buff_A_14_address0),
    .buff_A_14_ce0(grp_compute_tile_fu_1054_buff_A_14_ce0),
    .buff_A_14_q0(buff_A_14_q0),
    .buff_A_15_address0(grp_compute_tile_fu_1054_buff_A_15_address0),
    .buff_A_15_ce0(grp_compute_tile_fu_1054_buff_A_15_ce0),
    .buff_A_15_q0(buff_A_15_q0),
    .buff_B_0_address0(grp_compute_tile_fu_1054_buff_B_0_address0),
    .buff_B_0_ce0(grp_compute_tile_fu_1054_buff_B_0_ce0),
    .buff_B_0_q0(buff_B_0_q0),
    .buff_B_1_address0(grp_compute_tile_fu_1054_buff_B_1_address0),
    .buff_B_1_ce0(grp_compute_tile_fu_1054_buff_B_1_ce0),
    .buff_B_1_q0(buff_B_1_q0),
    .buff_B_2_address0(grp_compute_tile_fu_1054_buff_B_2_address0),
    .buff_B_2_ce0(grp_compute_tile_fu_1054_buff_B_2_ce0),
    .buff_B_2_q0(buff_B_2_q0),
    .buff_B_3_address0(grp_compute_tile_fu_1054_buff_B_3_address0),
    .buff_B_3_ce0(grp_compute_tile_fu_1054_buff_B_3_ce0),
    .buff_B_3_q0(buff_B_3_q0),
    .buff_B_4_address0(grp_compute_tile_fu_1054_buff_B_4_address0),
    .buff_B_4_ce0(grp_compute_tile_fu_1054_buff_B_4_ce0),
    .buff_B_4_q0(buff_B_4_q0),
    .buff_B_5_address0(grp_compute_tile_fu_1054_buff_B_5_address0),
    .buff_B_5_ce0(grp_compute_tile_fu_1054_buff_B_5_ce0),
    .buff_B_5_q0(buff_B_5_q0),
    .buff_B_6_address0(grp_compute_tile_fu_1054_buff_B_6_address0),
    .buff_B_6_ce0(grp_compute_tile_fu_1054_buff_B_6_ce0),
    .buff_B_6_q0(buff_B_6_q0),
    .buff_B_7_address0(grp_compute_tile_fu_1054_buff_B_7_address0),
    .buff_B_7_ce0(grp_compute_tile_fu_1054_buff_B_7_ce0),
    .buff_B_7_q0(buff_B_7_q0),
    .buff_B_8_address0(grp_compute_tile_fu_1054_buff_B_8_address0),
    .buff_B_8_ce0(grp_compute_tile_fu_1054_buff_B_8_ce0),
    .buff_B_8_q0(buff_B_8_q0),
    .buff_B_9_address0(grp_compute_tile_fu_1054_buff_B_9_address0),
    .buff_B_9_ce0(grp_compute_tile_fu_1054_buff_B_9_ce0),
    .buff_B_9_q0(buff_B_9_q0),
    .buff_B_10_address0(grp_compute_tile_fu_1054_buff_B_10_address0),
    .buff_B_10_ce0(grp_compute_tile_fu_1054_buff_B_10_ce0),
    .buff_B_10_q0(buff_B_10_q0),
    .buff_B_11_address0(grp_compute_tile_fu_1054_buff_B_11_address0),
    .buff_B_11_ce0(grp_compute_tile_fu_1054_buff_B_11_ce0),
    .buff_B_11_q0(buff_B_11_q0),
    .buff_B_12_address0(grp_compute_tile_fu_1054_buff_B_12_address0),
    .buff_B_12_ce0(grp_compute_tile_fu_1054_buff_B_12_ce0),
    .buff_B_12_q0(buff_B_12_q0),
    .buff_B_13_address0(grp_compute_tile_fu_1054_buff_B_13_address0),
    .buff_B_13_ce0(grp_compute_tile_fu_1054_buff_B_13_ce0),
    .buff_B_13_q0(buff_B_13_q0),
    .buff_B_14_address0(grp_compute_tile_fu_1054_buff_B_14_address0),
    .buff_B_14_ce0(grp_compute_tile_fu_1054_buff_B_14_ce0),
    .buff_B_14_q0(buff_B_14_q0),
    .buff_B_15_address0(grp_compute_tile_fu_1054_buff_B_15_address0),
    .buff_B_15_ce0(grp_compute_tile_fu_1054_buff_B_15_ce0),
    .buff_B_15_q0(buff_B_15_q0),
    .buff_C_address0(grp_compute_tile_fu_1054_buff_C_address0),
    .buff_C_ce0(grp_compute_tile_fu_1054_buff_C_ce0),
    .buff_C_we0(grp_compute_tile_fu_1054_buff_C_we0),
    .buff_C_d0(grp_compute_tile_fu_1054_buff_C_d0),
    .buff_C_address1(grp_compute_tile_fu_1054_buff_C_address1),
    .buff_C_ce1(grp_compute_tile_fu_1054_buff_C_ce1),
    .buff_C_q1(buff_C_q1),
    .alpha(alpha),
    .grp_fu_1092_p_din0(grp_compute_tile_fu_1054_grp_fu_1092_p_din0),
    .grp_fu_1092_p_din1(grp_compute_tile_fu_1054_grp_fu_1092_p_din1),
    .grp_fu_1092_p_dout0(grp_compute_tile_fu_1054_grp_fu_1092_p_dout0),
    .grp_fu_1092_p_ce(grp_compute_tile_fu_1054_grp_fu_1092_p_ce)
);

kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1092_p0),
    .din1(grp_fu_1092_p1),
    .ce(grp_fu_1092_ce),
    .dout(grp_fu_1092_p2)
);

kernel_gemm_mul_29ns_29ns_120_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 120 ))
mul_29ns_29ns_120_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1178_p0),
    .din1(grp_fu_1178_p1),
    .ce(1'b1),
    .dout(grp_fu_1178_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U73(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln80_1_reg_2287),
    .din1(grp_fu_1337_p1),
    .ce(grp_fu_1337_ce),
    .dout(grp_fu_1337_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U74(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln9_2_reg_2402),
    .din1(grp_fu_1624_p1),
    .ce(grp_fu_1624_ce),
    .dout(grp_fu_1624_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U75(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln9_3_reg_2486),
    .din1(grp_fu_1808_p1),
    .ce(grp_fu_1808_ce),
    .dout(grp_fu_1808_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U76(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln46_1_reg_2661),
    .din1(grp_fu_1992_p1),
    .ce(grp_fu_1992_ce),
    .dout(grp_fu_1992_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln75_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end else if (((icmp_ln75_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state27) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln91_fu_1513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state27)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state27);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end else if (((icmp_ln91_fu_1513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp1_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state44) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state43)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state44)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state44);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end else if ((1'b1 == ap_CS_fsm_state43)) begin
            ap_enable_reg_pp2_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state62) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln91_fu_1513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state62)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state62);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter12 <= ap_enable_reg_pp3_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter13 <= ap_enable_reg_pp3_iter12;
        end else if (((icmp_ln91_fu_1513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp3_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_tile_fu_1054_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_compute_tile_fu_1054_ap_start_reg <= 1'b1;
        end else if ((grp_compute_tile_fu_1054_ap_ready == 1'b1)) begin
            grp_compute_tile_fu_1054_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln80_reg_2256_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln85_fu_1359_p2))) begin
            ap_phi_reg_pp0_iter3_storemerge2_reg_877 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_storemerge2_reg_877 <= ap_phi_reg_pp0_iter2_storemerge2_reg_877;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((icmp_ln9_reg_2372_pp1_iter1_reg == 1'd0) & (1'd0 == and_ln14_fu_1647_p2))) begin
            ap_phi_reg_pp1_iter3_storemerge1_reg_934 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_storemerge1_reg_934 <= ap_phi_reg_pp1_iter2_storemerge1_reg_934;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        if (((icmp_ln9_1_reg_2461_pp2_iter5_reg == 1'd0) & (1'd0 == and_ln14_1_fu_1854_p2))) begin
            ap_phi_reg_pp2_iter7_storemerge_reg_994 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter7_storemerge_reg_994 <= ap_phi_reg_pp2_iter6_storemerge_reg_994;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_1_reg_1032 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_reg_2630 == 1'd0))) begin
        i_1_reg_1032 <= select_ln46_1_reg_2651;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_2_reg_972 <= 5'd0;
    end else if (((icmp_ln9_1_reg_2461 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        i_2_reg_972 <= select_ln9_6_reg_2481;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        i_3_reg_822 <= select_ln45_1_reg_2221;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_3_reg_822 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2372 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i_reg_912 <= select_ln9_3_reg_2397;
    end else if (((icmp_ln91_fu_1513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        i_reg_912 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_2256 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ii_reg_855 <= select_ln80_1_reg_2277;
    end else if (((icmp_ln75_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ii_reg_855 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1542_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten40_reg_901 <= add_ln9_4_fu_1522_p2;
    end else if (((icmp_ln91_fu_1513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten40_reg_901 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        indvar_flatten57_reg_961 <= 9'd0;
    end else if (((icmp_ln9_1_fu_1741_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten57_reg_961 <= add_ln9_5_fu_1720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten74_reg_1021 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_fu_1926_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten74_reg_1021 <= add_ln46_2_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        indvar_flatten94_reg_811 <= add_ln75_3_reg_2204;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten94_reg_811 <= 120'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1271_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_844 <= add_ln80_2_fu_1251_p2;
    end else if (((icmp_ln75_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten_reg_844 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1542_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        j_1_reg_923 <= add_ln10_fu_1605_p2;
    end else if (((icmp_ln91_fu_1513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        j_1_reg_923 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        j_2_reg_1043 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_fu_1926_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        j_2_reg_1043 <= add_ln47_fu_1973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        j_3_reg_983 <= 5'd0;
    end else if (((icmp_ln9_1_fu_1741_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j_3_reg_983 <= add_ln10_1_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        j_reg_833 <= add_ln76_fu_2089_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_833 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1271_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        jj_reg_866 <= add_ln81_fu_1318_p2;
    end else if (((icmp_ln75_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        jj_reg_866 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        k_reg_889 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state61) & (grp_compute_tile_fu_1054_ap_done == 1'b1))) begin
        k_reg_889 <= add_ln91_reg_2615;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_read_reg_2145 <= A;
        B_read_reg_2140 <= B;
        C_read_reg_2150 <= C;
        bound82_reg_2199 <= grp_fu_1178_p2;
        sext_ln75_1_reg_2171 <= sext_ln75_1_fu_1190_p1;
        sext_ln75_2_reg_2181 <= sext_ln75_2_fu_1193_p1;
        sext_ln75_3_reg_2164 <= sext_ln75_3_fu_1187_p1;
        sext_ln75_4_reg_2194 <= sext_ln75_4_fu_1201_p1;
        sext_ln75_7_reg_2188 <= sext_ln75_7_fu_1197_p1;
        sext_ln75_reg_2156 <= sext_ln75_fu_1184_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_reg_2461_pp2_iter4_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln14_1_reg_2510 <= add_ln14_1_fu_1839_p2;
        buff_B_0_addr_reg_2520 <= zext_ln10_1_fu_1812_p1;
        buff_B_10_addr_reg_2570 <= zext_ln10_1_fu_1812_p1;
        buff_B_11_addr_reg_2575 <= zext_ln10_1_fu_1812_p1;
        buff_B_12_addr_reg_2580 <= zext_ln10_1_fu_1812_p1;
        buff_B_13_addr_reg_2585 <= zext_ln10_1_fu_1812_p1;
        buff_B_14_addr_reg_2590 <= zext_ln10_1_fu_1812_p1;
        buff_B_15_addr_reg_2595 <= zext_ln10_1_fu_1812_p1;
        buff_B_1_addr_reg_2525 <= zext_ln10_1_fu_1812_p1;
        buff_B_2_addr_reg_2530 <= zext_ln10_1_fu_1812_p1;
        buff_B_3_addr_reg_2535 <= zext_ln10_1_fu_1812_p1;
        buff_B_4_addr_reg_2540 <= zext_ln10_1_fu_1812_p1;
        buff_B_5_addr_reg_2545 <= zext_ln10_1_fu_1812_p1;
        buff_B_6_addr_reg_2550 <= zext_ln10_1_fu_1812_p1;
        buff_B_7_addr_reg_2555 <= zext_ln10_1_fu_1812_p1;
        buff_B_8_addr_reg_2560 <= zext_ln10_1_fu_1812_p1;
        buff_B_9_addr_reg_2565 <= zext_ln10_1_fu_1812_p1;
        icmp_ln14_1_reg_2515 <= icmp_ln14_1_fu_1844_p2;
        mul_ln9_1_reg_2505 <= grp_fu_1808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2372_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln14_reg_2435 <= add_ln14_fu_1655_p2;
        mul_ln9_reg_2430 <= grp_fu_1624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_fu_1926_p2 == 1'd0))) begin
        add_ln46_1_reg_2661 <= add_ln46_1_fu_1968_p2;
        add_ln46_reg_2634 <= add_ln46_fu_1932_p2;
        icmp_ln47_reg_2639 <= icmp_ln47_fu_1938_p2;
        select_ln46_reg_2644 <= select_ln46_fu_1944_p3;
        trunc_ln52_reg_2656 <= trunc_ln52_fu_1960_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_reg_2630_pp3_iter4_reg == 1'd0))) begin
        add_ln51_reg_2695 <= add_ln51_fu_2043_p2;
        buff_C_addr_1_reg_2690 <= zext_ln52_1_fu_2035_p1;
        mul_ln46_reg_2685 <= grp_fu_1992_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln75_3_reg_2204 <= add_ln75_3_fu_1205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1271_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln80_1_reg_2287 <= add_ln80_1_fu_1313_p2;
        add_ln80_reg_2260 <= add_ln80_fu_1277_p2;
        icmp_ln81_reg_2265 <= icmp_ln81_fu_1283_p2;
        select_ln80_reg_2270 <= select_ln80_fu_1289_p3;
        trunc_ln86_reg_2282 <= trunc_ln86_fu_1305_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_2256_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln85_reg_2321 <= add_ln85_fu_1388_p2;
        buff_C_addr_reg_2316 <= zext_ln86_1_fu_1380_p1;
        mul_ln80_reg_2311 <= grp_fu_1337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        add_ln91_reg_2615 <= add_ln91_fu_1900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_fu_1741_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln9_1_reg_2465 <= add_ln9_1_fu_1747_p2;
        add_ln9_3_reg_2486 <= add_ln9_3_fu_1779_p2;
        icmp_ln10_1_reg_2470 <= icmp_ln10_1_fu_1753_p2;
        select_ln9_4_reg_2475 <= select_ln9_4_fu_1759_p3;
        trunc_ln9_2_reg_2491 <= trunc_ln9_2_fu_1784_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln9_2_reg_2402 <= add_ln9_2_fu_1596_p2;
        add_ln9_reg_2376 <= add_ln9_fu_1548_p2;
        icmp_ln10_reg_2381 <= icmp_ln10_fu_1554_p2;
        select_ln9_1_reg_2392 <= select_ln9_1_fu_1576_p3;
        select_ln9_reg_2386 <= select_ln9_fu_1560_p3;
        trunc_ln15_reg_2407 <= trunc_ln15_fu_1601_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_reg_2461_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        and_ln14_1_reg_2600 <= and_ln14_1_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        and_ln14_1_reg_2600_pp2_iter10_reg <= and_ln14_1_reg_2600_pp2_iter9_reg;
        and_ln14_1_reg_2600_pp2_iter11_reg <= and_ln14_1_reg_2600_pp2_iter10_reg;
        and_ln14_1_reg_2600_pp2_iter12_reg <= and_ln14_1_reg_2600_pp2_iter11_reg;
        and_ln14_1_reg_2600_pp2_iter13_reg <= and_ln14_1_reg_2600_pp2_iter12_reg;
        and_ln14_1_reg_2600_pp2_iter14_reg <= and_ln14_1_reg_2600_pp2_iter13_reg;
        and_ln14_1_reg_2600_pp2_iter7_reg <= and_ln14_1_reg_2600;
        and_ln14_1_reg_2600_pp2_iter8_reg <= and_ln14_1_reg_2600_pp2_iter7_reg;
        and_ln14_1_reg_2600_pp2_iter9_reg <= and_ln14_1_reg_2600_pp2_iter8_reg;
        buff_B_0_addr_reg_2520_pp2_iter10_reg <= buff_B_0_addr_reg_2520_pp2_iter9_reg;
        buff_B_0_addr_reg_2520_pp2_iter11_reg <= buff_B_0_addr_reg_2520_pp2_iter10_reg;
        buff_B_0_addr_reg_2520_pp2_iter12_reg <= buff_B_0_addr_reg_2520_pp2_iter11_reg;
        buff_B_0_addr_reg_2520_pp2_iter13_reg <= buff_B_0_addr_reg_2520_pp2_iter12_reg;
        buff_B_0_addr_reg_2520_pp2_iter14_reg <= buff_B_0_addr_reg_2520_pp2_iter13_reg;
        buff_B_0_addr_reg_2520_pp2_iter6_reg <= buff_B_0_addr_reg_2520;
        buff_B_0_addr_reg_2520_pp2_iter7_reg <= buff_B_0_addr_reg_2520_pp2_iter6_reg;
        buff_B_0_addr_reg_2520_pp2_iter8_reg <= buff_B_0_addr_reg_2520_pp2_iter7_reg;
        buff_B_0_addr_reg_2520_pp2_iter9_reg <= buff_B_0_addr_reg_2520_pp2_iter8_reg;
        buff_B_10_addr_reg_2570_pp2_iter10_reg <= buff_B_10_addr_reg_2570_pp2_iter9_reg;
        buff_B_10_addr_reg_2570_pp2_iter11_reg <= buff_B_10_addr_reg_2570_pp2_iter10_reg;
        buff_B_10_addr_reg_2570_pp2_iter12_reg <= buff_B_10_addr_reg_2570_pp2_iter11_reg;
        buff_B_10_addr_reg_2570_pp2_iter13_reg <= buff_B_10_addr_reg_2570_pp2_iter12_reg;
        buff_B_10_addr_reg_2570_pp2_iter14_reg <= buff_B_10_addr_reg_2570_pp2_iter13_reg;
        buff_B_10_addr_reg_2570_pp2_iter6_reg <= buff_B_10_addr_reg_2570;
        buff_B_10_addr_reg_2570_pp2_iter7_reg <= buff_B_10_addr_reg_2570_pp2_iter6_reg;
        buff_B_10_addr_reg_2570_pp2_iter8_reg <= buff_B_10_addr_reg_2570_pp2_iter7_reg;
        buff_B_10_addr_reg_2570_pp2_iter9_reg <= buff_B_10_addr_reg_2570_pp2_iter8_reg;
        buff_B_11_addr_reg_2575_pp2_iter10_reg <= buff_B_11_addr_reg_2575_pp2_iter9_reg;
        buff_B_11_addr_reg_2575_pp2_iter11_reg <= buff_B_11_addr_reg_2575_pp2_iter10_reg;
        buff_B_11_addr_reg_2575_pp2_iter12_reg <= buff_B_11_addr_reg_2575_pp2_iter11_reg;
        buff_B_11_addr_reg_2575_pp2_iter13_reg <= buff_B_11_addr_reg_2575_pp2_iter12_reg;
        buff_B_11_addr_reg_2575_pp2_iter14_reg <= buff_B_11_addr_reg_2575_pp2_iter13_reg;
        buff_B_11_addr_reg_2575_pp2_iter6_reg <= buff_B_11_addr_reg_2575;
        buff_B_11_addr_reg_2575_pp2_iter7_reg <= buff_B_11_addr_reg_2575_pp2_iter6_reg;
        buff_B_11_addr_reg_2575_pp2_iter8_reg <= buff_B_11_addr_reg_2575_pp2_iter7_reg;
        buff_B_11_addr_reg_2575_pp2_iter9_reg <= buff_B_11_addr_reg_2575_pp2_iter8_reg;
        buff_B_12_addr_reg_2580_pp2_iter10_reg <= buff_B_12_addr_reg_2580_pp2_iter9_reg;
        buff_B_12_addr_reg_2580_pp2_iter11_reg <= buff_B_12_addr_reg_2580_pp2_iter10_reg;
        buff_B_12_addr_reg_2580_pp2_iter12_reg <= buff_B_12_addr_reg_2580_pp2_iter11_reg;
        buff_B_12_addr_reg_2580_pp2_iter13_reg <= buff_B_12_addr_reg_2580_pp2_iter12_reg;
        buff_B_12_addr_reg_2580_pp2_iter14_reg <= buff_B_12_addr_reg_2580_pp2_iter13_reg;
        buff_B_12_addr_reg_2580_pp2_iter6_reg <= buff_B_12_addr_reg_2580;
        buff_B_12_addr_reg_2580_pp2_iter7_reg <= buff_B_12_addr_reg_2580_pp2_iter6_reg;
        buff_B_12_addr_reg_2580_pp2_iter8_reg <= buff_B_12_addr_reg_2580_pp2_iter7_reg;
        buff_B_12_addr_reg_2580_pp2_iter9_reg <= buff_B_12_addr_reg_2580_pp2_iter8_reg;
        buff_B_13_addr_reg_2585_pp2_iter10_reg <= buff_B_13_addr_reg_2585_pp2_iter9_reg;
        buff_B_13_addr_reg_2585_pp2_iter11_reg <= buff_B_13_addr_reg_2585_pp2_iter10_reg;
        buff_B_13_addr_reg_2585_pp2_iter12_reg <= buff_B_13_addr_reg_2585_pp2_iter11_reg;
        buff_B_13_addr_reg_2585_pp2_iter13_reg <= buff_B_13_addr_reg_2585_pp2_iter12_reg;
        buff_B_13_addr_reg_2585_pp2_iter14_reg <= buff_B_13_addr_reg_2585_pp2_iter13_reg;
        buff_B_13_addr_reg_2585_pp2_iter6_reg <= buff_B_13_addr_reg_2585;
        buff_B_13_addr_reg_2585_pp2_iter7_reg <= buff_B_13_addr_reg_2585_pp2_iter6_reg;
        buff_B_13_addr_reg_2585_pp2_iter8_reg <= buff_B_13_addr_reg_2585_pp2_iter7_reg;
        buff_B_13_addr_reg_2585_pp2_iter9_reg <= buff_B_13_addr_reg_2585_pp2_iter8_reg;
        buff_B_14_addr_reg_2590_pp2_iter10_reg <= buff_B_14_addr_reg_2590_pp2_iter9_reg;
        buff_B_14_addr_reg_2590_pp2_iter11_reg <= buff_B_14_addr_reg_2590_pp2_iter10_reg;
        buff_B_14_addr_reg_2590_pp2_iter12_reg <= buff_B_14_addr_reg_2590_pp2_iter11_reg;
        buff_B_14_addr_reg_2590_pp2_iter13_reg <= buff_B_14_addr_reg_2590_pp2_iter12_reg;
        buff_B_14_addr_reg_2590_pp2_iter14_reg <= buff_B_14_addr_reg_2590_pp2_iter13_reg;
        buff_B_14_addr_reg_2590_pp2_iter6_reg <= buff_B_14_addr_reg_2590;
        buff_B_14_addr_reg_2590_pp2_iter7_reg <= buff_B_14_addr_reg_2590_pp2_iter6_reg;
        buff_B_14_addr_reg_2590_pp2_iter8_reg <= buff_B_14_addr_reg_2590_pp2_iter7_reg;
        buff_B_14_addr_reg_2590_pp2_iter9_reg <= buff_B_14_addr_reg_2590_pp2_iter8_reg;
        buff_B_15_addr_reg_2595_pp2_iter10_reg <= buff_B_15_addr_reg_2595_pp2_iter9_reg;
        buff_B_15_addr_reg_2595_pp2_iter11_reg <= buff_B_15_addr_reg_2595_pp2_iter10_reg;
        buff_B_15_addr_reg_2595_pp2_iter12_reg <= buff_B_15_addr_reg_2595_pp2_iter11_reg;
        buff_B_15_addr_reg_2595_pp2_iter13_reg <= buff_B_15_addr_reg_2595_pp2_iter12_reg;
        buff_B_15_addr_reg_2595_pp2_iter14_reg <= buff_B_15_addr_reg_2595_pp2_iter13_reg;
        buff_B_15_addr_reg_2595_pp2_iter6_reg <= buff_B_15_addr_reg_2595;
        buff_B_15_addr_reg_2595_pp2_iter7_reg <= buff_B_15_addr_reg_2595_pp2_iter6_reg;
        buff_B_15_addr_reg_2595_pp2_iter8_reg <= buff_B_15_addr_reg_2595_pp2_iter7_reg;
        buff_B_15_addr_reg_2595_pp2_iter9_reg <= buff_B_15_addr_reg_2595_pp2_iter8_reg;
        buff_B_1_addr_reg_2525_pp2_iter10_reg <= buff_B_1_addr_reg_2525_pp2_iter9_reg;
        buff_B_1_addr_reg_2525_pp2_iter11_reg <= buff_B_1_addr_reg_2525_pp2_iter10_reg;
        buff_B_1_addr_reg_2525_pp2_iter12_reg <= buff_B_1_addr_reg_2525_pp2_iter11_reg;
        buff_B_1_addr_reg_2525_pp2_iter13_reg <= buff_B_1_addr_reg_2525_pp2_iter12_reg;
        buff_B_1_addr_reg_2525_pp2_iter14_reg <= buff_B_1_addr_reg_2525_pp2_iter13_reg;
        buff_B_1_addr_reg_2525_pp2_iter6_reg <= buff_B_1_addr_reg_2525;
        buff_B_1_addr_reg_2525_pp2_iter7_reg <= buff_B_1_addr_reg_2525_pp2_iter6_reg;
        buff_B_1_addr_reg_2525_pp2_iter8_reg <= buff_B_1_addr_reg_2525_pp2_iter7_reg;
        buff_B_1_addr_reg_2525_pp2_iter9_reg <= buff_B_1_addr_reg_2525_pp2_iter8_reg;
        buff_B_2_addr_reg_2530_pp2_iter10_reg <= buff_B_2_addr_reg_2530_pp2_iter9_reg;
        buff_B_2_addr_reg_2530_pp2_iter11_reg <= buff_B_2_addr_reg_2530_pp2_iter10_reg;
        buff_B_2_addr_reg_2530_pp2_iter12_reg <= buff_B_2_addr_reg_2530_pp2_iter11_reg;
        buff_B_2_addr_reg_2530_pp2_iter13_reg <= buff_B_2_addr_reg_2530_pp2_iter12_reg;
        buff_B_2_addr_reg_2530_pp2_iter14_reg <= buff_B_2_addr_reg_2530_pp2_iter13_reg;
        buff_B_2_addr_reg_2530_pp2_iter6_reg <= buff_B_2_addr_reg_2530;
        buff_B_2_addr_reg_2530_pp2_iter7_reg <= buff_B_2_addr_reg_2530_pp2_iter6_reg;
        buff_B_2_addr_reg_2530_pp2_iter8_reg <= buff_B_2_addr_reg_2530_pp2_iter7_reg;
        buff_B_2_addr_reg_2530_pp2_iter9_reg <= buff_B_2_addr_reg_2530_pp2_iter8_reg;
        buff_B_3_addr_reg_2535_pp2_iter10_reg <= buff_B_3_addr_reg_2535_pp2_iter9_reg;
        buff_B_3_addr_reg_2535_pp2_iter11_reg <= buff_B_3_addr_reg_2535_pp2_iter10_reg;
        buff_B_3_addr_reg_2535_pp2_iter12_reg <= buff_B_3_addr_reg_2535_pp2_iter11_reg;
        buff_B_3_addr_reg_2535_pp2_iter13_reg <= buff_B_3_addr_reg_2535_pp2_iter12_reg;
        buff_B_3_addr_reg_2535_pp2_iter14_reg <= buff_B_3_addr_reg_2535_pp2_iter13_reg;
        buff_B_3_addr_reg_2535_pp2_iter6_reg <= buff_B_3_addr_reg_2535;
        buff_B_3_addr_reg_2535_pp2_iter7_reg <= buff_B_3_addr_reg_2535_pp2_iter6_reg;
        buff_B_3_addr_reg_2535_pp2_iter8_reg <= buff_B_3_addr_reg_2535_pp2_iter7_reg;
        buff_B_3_addr_reg_2535_pp2_iter9_reg <= buff_B_3_addr_reg_2535_pp2_iter8_reg;
        buff_B_4_addr_reg_2540_pp2_iter10_reg <= buff_B_4_addr_reg_2540_pp2_iter9_reg;
        buff_B_4_addr_reg_2540_pp2_iter11_reg <= buff_B_4_addr_reg_2540_pp2_iter10_reg;
        buff_B_4_addr_reg_2540_pp2_iter12_reg <= buff_B_4_addr_reg_2540_pp2_iter11_reg;
        buff_B_4_addr_reg_2540_pp2_iter13_reg <= buff_B_4_addr_reg_2540_pp2_iter12_reg;
        buff_B_4_addr_reg_2540_pp2_iter14_reg <= buff_B_4_addr_reg_2540_pp2_iter13_reg;
        buff_B_4_addr_reg_2540_pp2_iter6_reg <= buff_B_4_addr_reg_2540;
        buff_B_4_addr_reg_2540_pp2_iter7_reg <= buff_B_4_addr_reg_2540_pp2_iter6_reg;
        buff_B_4_addr_reg_2540_pp2_iter8_reg <= buff_B_4_addr_reg_2540_pp2_iter7_reg;
        buff_B_4_addr_reg_2540_pp2_iter9_reg <= buff_B_4_addr_reg_2540_pp2_iter8_reg;
        buff_B_5_addr_reg_2545_pp2_iter10_reg <= buff_B_5_addr_reg_2545_pp2_iter9_reg;
        buff_B_5_addr_reg_2545_pp2_iter11_reg <= buff_B_5_addr_reg_2545_pp2_iter10_reg;
        buff_B_5_addr_reg_2545_pp2_iter12_reg <= buff_B_5_addr_reg_2545_pp2_iter11_reg;
        buff_B_5_addr_reg_2545_pp2_iter13_reg <= buff_B_5_addr_reg_2545_pp2_iter12_reg;
        buff_B_5_addr_reg_2545_pp2_iter14_reg <= buff_B_5_addr_reg_2545_pp2_iter13_reg;
        buff_B_5_addr_reg_2545_pp2_iter6_reg <= buff_B_5_addr_reg_2545;
        buff_B_5_addr_reg_2545_pp2_iter7_reg <= buff_B_5_addr_reg_2545_pp2_iter6_reg;
        buff_B_5_addr_reg_2545_pp2_iter8_reg <= buff_B_5_addr_reg_2545_pp2_iter7_reg;
        buff_B_5_addr_reg_2545_pp2_iter9_reg <= buff_B_5_addr_reg_2545_pp2_iter8_reg;
        buff_B_6_addr_reg_2550_pp2_iter10_reg <= buff_B_6_addr_reg_2550_pp2_iter9_reg;
        buff_B_6_addr_reg_2550_pp2_iter11_reg <= buff_B_6_addr_reg_2550_pp2_iter10_reg;
        buff_B_6_addr_reg_2550_pp2_iter12_reg <= buff_B_6_addr_reg_2550_pp2_iter11_reg;
        buff_B_6_addr_reg_2550_pp2_iter13_reg <= buff_B_6_addr_reg_2550_pp2_iter12_reg;
        buff_B_6_addr_reg_2550_pp2_iter14_reg <= buff_B_6_addr_reg_2550_pp2_iter13_reg;
        buff_B_6_addr_reg_2550_pp2_iter6_reg <= buff_B_6_addr_reg_2550;
        buff_B_6_addr_reg_2550_pp2_iter7_reg <= buff_B_6_addr_reg_2550_pp2_iter6_reg;
        buff_B_6_addr_reg_2550_pp2_iter8_reg <= buff_B_6_addr_reg_2550_pp2_iter7_reg;
        buff_B_6_addr_reg_2550_pp2_iter9_reg <= buff_B_6_addr_reg_2550_pp2_iter8_reg;
        buff_B_7_addr_reg_2555_pp2_iter10_reg <= buff_B_7_addr_reg_2555_pp2_iter9_reg;
        buff_B_7_addr_reg_2555_pp2_iter11_reg <= buff_B_7_addr_reg_2555_pp2_iter10_reg;
        buff_B_7_addr_reg_2555_pp2_iter12_reg <= buff_B_7_addr_reg_2555_pp2_iter11_reg;
        buff_B_7_addr_reg_2555_pp2_iter13_reg <= buff_B_7_addr_reg_2555_pp2_iter12_reg;
        buff_B_7_addr_reg_2555_pp2_iter14_reg <= buff_B_7_addr_reg_2555_pp2_iter13_reg;
        buff_B_7_addr_reg_2555_pp2_iter6_reg <= buff_B_7_addr_reg_2555;
        buff_B_7_addr_reg_2555_pp2_iter7_reg <= buff_B_7_addr_reg_2555_pp2_iter6_reg;
        buff_B_7_addr_reg_2555_pp2_iter8_reg <= buff_B_7_addr_reg_2555_pp2_iter7_reg;
        buff_B_7_addr_reg_2555_pp2_iter9_reg <= buff_B_7_addr_reg_2555_pp2_iter8_reg;
        buff_B_8_addr_reg_2560_pp2_iter10_reg <= buff_B_8_addr_reg_2560_pp2_iter9_reg;
        buff_B_8_addr_reg_2560_pp2_iter11_reg <= buff_B_8_addr_reg_2560_pp2_iter10_reg;
        buff_B_8_addr_reg_2560_pp2_iter12_reg <= buff_B_8_addr_reg_2560_pp2_iter11_reg;
        buff_B_8_addr_reg_2560_pp2_iter13_reg <= buff_B_8_addr_reg_2560_pp2_iter12_reg;
        buff_B_8_addr_reg_2560_pp2_iter14_reg <= buff_B_8_addr_reg_2560_pp2_iter13_reg;
        buff_B_8_addr_reg_2560_pp2_iter6_reg <= buff_B_8_addr_reg_2560;
        buff_B_8_addr_reg_2560_pp2_iter7_reg <= buff_B_8_addr_reg_2560_pp2_iter6_reg;
        buff_B_8_addr_reg_2560_pp2_iter8_reg <= buff_B_8_addr_reg_2560_pp2_iter7_reg;
        buff_B_8_addr_reg_2560_pp2_iter9_reg <= buff_B_8_addr_reg_2560_pp2_iter8_reg;
        buff_B_9_addr_reg_2565_pp2_iter10_reg <= buff_B_9_addr_reg_2565_pp2_iter9_reg;
        buff_B_9_addr_reg_2565_pp2_iter11_reg <= buff_B_9_addr_reg_2565_pp2_iter10_reg;
        buff_B_9_addr_reg_2565_pp2_iter12_reg <= buff_B_9_addr_reg_2565_pp2_iter11_reg;
        buff_B_9_addr_reg_2565_pp2_iter13_reg <= buff_B_9_addr_reg_2565_pp2_iter12_reg;
        buff_B_9_addr_reg_2565_pp2_iter14_reg <= buff_B_9_addr_reg_2565_pp2_iter13_reg;
        buff_B_9_addr_reg_2565_pp2_iter6_reg <= buff_B_9_addr_reg_2565;
        buff_B_9_addr_reg_2565_pp2_iter7_reg <= buff_B_9_addr_reg_2565_pp2_iter6_reg;
        buff_B_9_addr_reg_2565_pp2_iter8_reg <= buff_B_9_addr_reg_2565_pp2_iter7_reg;
        buff_B_9_addr_reg_2565_pp2_iter9_reg <= buff_B_9_addr_reg_2565_pp2_iter8_reg;
        cmp3_i21_mid1_reg_2500_pp2_iter2_reg <= cmp3_i21_mid1_reg_2500;
        cmp3_i21_mid1_reg_2500_pp2_iter3_reg <= cmp3_i21_mid1_reg_2500_pp2_iter2_reg;
        cmp3_i21_mid1_reg_2500_pp2_iter4_reg <= cmp3_i21_mid1_reg_2500_pp2_iter3_reg;
        cmp3_i21_mid1_reg_2500_pp2_iter5_reg <= cmp3_i21_mid1_reg_2500_pp2_iter4_reg;
        cmp3_i21_reg_2456_pp2_iter2_reg <= cmp3_i21_reg_2456_pp2_iter1_reg;
        cmp3_i21_reg_2456_pp2_iter3_reg <= cmp3_i21_reg_2456_pp2_iter2_reg;
        cmp3_i21_reg_2456_pp2_iter4_reg <= cmp3_i21_reg_2456_pp2_iter3_reg;
        cmp3_i21_reg_2456_pp2_iter5_reg <= cmp3_i21_reg_2456_pp2_iter4_reg;
        icmp_ln10_1_reg_2470_pp2_iter2_reg <= icmp_ln10_1_reg_2470_pp2_iter1_reg;
        icmp_ln10_1_reg_2470_pp2_iter3_reg <= icmp_ln10_1_reg_2470_pp2_iter2_reg;
        icmp_ln10_1_reg_2470_pp2_iter4_reg <= icmp_ln10_1_reg_2470_pp2_iter3_reg;
        icmp_ln10_1_reg_2470_pp2_iter5_reg <= icmp_ln10_1_reg_2470_pp2_iter4_reg;
        icmp_ln9_1_reg_2461_pp2_iter10_reg <= icmp_ln9_1_reg_2461_pp2_iter9_reg;
        icmp_ln9_1_reg_2461_pp2_iter11_reg <= icmp_ln9_1_reg_2461_pp2_iter10_reg;
        icmp_ln9_1_reg_2461_pp2_iter12_reg <= icmp_ln9_1_reg_2461_pp2_iter11_reg;
        icmp_ln9_1_reg_2461_pp2_iter13_reg <= icmp_ln9_1_reg_2461_pp2_iter12_reg;
        icmp_ln9_1_reg_2461_pp2_iter14_reg <= icmp_ln9_1_reg_2461_pp2_iter13_reg;
        icmp_ln9_1_reg_2461_pp2_iter2_reg <= icmp_ln9_1_reg_2461_pp2_iter1_reg;
        icmp_ln9_1_reg_2461_pp2_iter3_reg <= icmp_ln9_1_reg_2461_pp2_iter2_reg;
        icmp_ln9_1_reg_2461_pp2_iter4_reg <= icmp_ln9_1_reg_2461_pp2_iter3_reg;
        icmp_ln9_1_reg_2461_pp2_iter5_reg <= icmp_ln9_1_reg_2461_pp2_iter4_reg;
        icmp_ln9_1_reg_2461_pp2_iter6_reg <= icmp_ln9_1_reg_2461_pp2_iter5_reg;
        icmp_ln9_1_reg_2461_pp2_iter7_reg <= icmp_ln9_1_reg_2461_pp2_iter6_reg;
        icmp_ln9_1_reg_2461_pp2_iter8_reg <= icmp_ln9_1_reg_2461_pp2_iter7_reg;
        icmp_ln9_1_reg_2461_pp2_iter9_reg <= icmp_ln9_1_reg_2461_pp2_iter8_reg;
        select_ln9_4_reg_2475_pp2_iter2_reg <= select_ln9_4_reg_2475_pp2_iter1_reg;
        select_ln9_4_reg_2475_pp2_iter3_reg <= select_ln9_4_reg_2475_pp2_iter2_reg;
        select_ln9_4_reg_2475_pp2_iter4_reg <= select_ln9_4_reg_2475_pp2_iter3_reg;
        trunc_ln9_2_reg_2491_pp2_iter10_reg <= trunc_ln9_2_reg_2491_pp2_iter9_reg;
        trunc_ln9_2_reg_2491_pp2_iter11_reg <= trunc_ln9_2_reg_2491_pp2_iter10_reg;
        trunc_ln9_2_reg_2491_pp2_iter12_reg <= trunc_ln9_2_reg_2491_pp2_iter11_reg;
        trunc_ln9_2_reg_2491_pp2_iter13_reg <= trunc_ln9_2_reg_2491_pp2_iter12_reg;
        trunc_ln9_2_reg_2491_pp2_iter14_reg <= trunc_ln9_2_reg_2491_pp2_iter13_reg;
        trunc_ln9_2_reg_2491_pp2_iter2_reg <= trunc_ln9_2_reg_2491_pp2_iter1_reg;
        trunc_ln9_2_reg_2491_pp2_iter3_reg <= trunc_ln9_2_reg_2491_pp2_iter2_reg;
        trunc_ln9_2_reg_2491_pp2_iter4_reg <= trunc_ln9_2_reg_2491_pp2_iter3_reg;
        trunc_ln9_2_reg_2491_pp2_iter5_reg <= trunc_ln9_2_reg_2491_pp2_iter4_reg;
        trunc_ln9_2_reg_2491_pp2_iter6_reg <= trunc_ln9_2_reg_2491_pp2_iter5_reg;
        trunc_ln9_2_reg_2491_pp2_iter7_reg <= trunc_ln9_2_reg_2491_pp2_iter6_reg;
        trunc_ln9_2_reg_2491_pp2_iter8_reg <= trunc_ln9_2_reg_2491_pp2_iter7_reg;
        trunc_ln9_2_reg_2491_pp2_iter9_reg <= trunc_ln9_2_reg_2491_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2372_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln14_reg_2426 <= and_ln14_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        and_ln14_reg_2426_pp1_iter10_reg <= and_ln14_reg_2426_pp1_iter9_reg;
        and_ln14_reg_2426_pp1_iter11_reg <= and_ln14_reg_2426_pp1_iter10_reg;
        and_ln14_reg_2426_pp1_iter12_reg <= and_ln14_reg_2426_pp1_iter11_reg;
        and_ln14_reg_2426_pp1_iter13_reg <= and_ln14_reg_2426_pp1_iter12_reg;
        and_ln14_reg_2426_pp1_iter14_reg <= and_ln14_reg_2426_pp1_iter13_reg;
        and_ln14_reg_2426_pp1_iter3_reg <= and_ln14_reg_2426;
        and_ln14_reg_2426_pp1_iter4_reg <= and_ln14_reg_2426_pp1_iter3_reg;
        and_ln14_reg_2426_pp1_iter5_reg <= and_ln14_reg_2426_pp1_iter4_reg;
        and_ln14_reg_2426_pp1_iter6_reg <= and_ln14_reg_2426_pp1_iter5_reg;
        and_ln14_reg_2426_pp1_iter7_reg <= and_ln14_reg_2426_pp1_iter6_reg;
        and_ln14_reg_2426_pp1_iter8_reg <= and_ln14_reg_2426_pp1_iter7_reg;
        and_ln14_reg_2426_pp1_iter9_reg <= and_ln14_reg_2426_pp1_iter8_reg;
        icmp_ln9_reg_2372_pp1_iter10_reg <= icmp_ln9_reg_2372_pp1_iter9_reg;
        icmp_ln9_reg_2372_pp1_iter11_reg <= icmp_ln9_reg_2372_pp1_iter10_reg;
        icmp_ln9_reg_2372_pp1_iter12_reg <= icmp_ln9_reg_2372_pp1_iter11_reg;
        icmp_ln9_reg_2372_pp1_iter13_reg <= icmp_ln9_reg_2372_pp1_iter12_reg;
        icmp_ln9_reg_2372_pp1_iter14_reg <= icmp_ln9_reg_2372_pp1_iter13_reg;
        icmp_ln9_reg_2372_pp1_iter2_reg <= icmp_ln9_reg_2372_pp1_iter1_reg;
        icmp_ln9_reg_2372_pp1_iter3_reg <= icmp_ln9_reg_2372_pp1_iter2_reg;
        icmp_ln9_reg_2372_pp1_iter4_reg <= icmp_ln9_reg_2372_pp1_iter3_reg;
        icmp_ln9_reg_2372_pp1_iter5_reg <= icmp_ln9_reg_2372_pp1_iter4_reg;
        icmp_ln9_reg_2372_pp1_iter6_reg <= icmp_ln9_reg_2372_pp1_iter5_reg;
        icmp_ln9_reg_2372_pp1_iter7_reg <= icmp_ln9_reg_2372_pp1_iter6_reg;
        icmp_ln9_reg_2372_pp1_iter8_reg <= icmp_ln9_reg_2372_pp1_iter7_reg;
        icmp_ln9_reg_2372_pp1_iter9_reg <= icmp_ln9_reg_2372_pp1_iter8_reg;
        select_ln9_1_reg_2392_pp1_iter10_reg <= select_ln9_1_reg_2392_pp1_iter9_reg;
        select_ln9_1_reg_2392_pp1_iter11_reg <= select_ln9_1_reg_2392_pp1_iter10_reg;
        select_ln9_1_reg_2392_pp1_iter12_reg <= select_ln9_1_reg_2392_pp1_iter11_reg;
        select_ln9_1_reg_2392_pp1_iter13_reg <= select_ln9_1_reg_2392_pp1_iter12_reg;
        select_ln9_1_reg_2392_pp1_iter14_reg <= select_ln9_1_reg_2392_pp1_iter13_reg;
        select_ln9_1_reg_2392_pp1_iter2_reg <= select_ln9_1_reg_2392_pp1_iter1_reg;
        select_ln9_1_reg_2392_pp1_iter3_reg <= select_ln9_1_reg_2392_pp1_iter2_reg;
        select_ln9_1_reg_2392_pp1_iter4_reg <= select_ln9_1_reg_2392_pp1_iter3_reg;
        select_ln9_1_reg_2392_pp1_iter5_reg <= select_ln9_1_reg_2392_pp1_iter4_reg;
        select_ln9_1_reg_2392_pp1_iter6_reg <= select_ln9_1_reg_2392_pp1_iter5_reg;
        select_ln9_1_reg_2392_pp1_iter7_reg <= select_ln9_1_reg_2392_pp1_iter6_reg;
        select_ln9_1_reg_2392_pp1_iter8_reg <= select_ln9_1_reg_2392_pp1_iter7_reg;
        select_ln9_1_reg_2392_pp1_iter9_reg <= select_ln9_1_reg_2392_pp1_iter8_reg;
        select_ln9_reg_2386_pp1_iter2_reg <= select_ln9_reg_2386_pp1_iter1_reg;
        select_ln9_reg_2386_pp1_iter3_reg <= select_ln9_reg_2386_pp1_iter2_reg;
        select_ln9_reg_2386_pp1_iter4_reg <= select_ln9_reg_2386_pp1_iter3_reg;
        trunc_ln15_reg_2407_pp1_iter10_reg <= trunc_ln15_reg_2407_pp1_iter9_reg;
        trunc_ln15_reg_2407_pp1_iter11_reg <= trunc_ln15_reg_2407_pp1_iter10_reg;
        trunc_ln15_reg_2407_pp1_iter12_reg <= trunc_ln15_reg_2407_pp1_iter11_reg;
        trunc_ln15_reg_2407_pp1_iter13_reg <= trunc_ln15_reg_2407_pp1_iter12_reg;
        trunc_ln15_reg_2407_pp1_iter14_reg <= trunc_ln15_reg_2407_pp1_iter13_reg;
        trunc_ln15_reg_2407_pp1_iter2_reg <= trunc_ln15_reg_2407_pp1_iter1_reg;
        trunc_ln15_reg_2407_pp1_iter3_reg <= trunc_ln15_reg_2407_pp1_iter2_reg;
        trunc_ln15_reg_2407_pp1_iter4_reg <= trunc_ln15_reg_2407_pp1_iter3_reg;
        trunc_ln15_reg_2407_pp1_iter5_reg <= trunc_ln15_reg_2407_pp1_iter4_reg;
        trunc_ln15_reg_2407_pp1_iter6_reg <= trunc_ln15_reg_2407_pp1_iter5_reg;
        trunc_ln15_reg_2407_pp1_iter7_reg <= trunc_ln15_reg_2407_pp1_iter6_reg;
        trunc_ln15_reg_2407_pp1_iter8_reg <= trunc_ln15_reg_2407_pp1_iter7_reg;
        trunc_ln15_reg_2407_pp1_iter9_reg <= trunc_ln15_reg_2407_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_reg_2630_pp3_iter1_reg == 1'd0))) begin
        and_ln51_reg_2681 <= and_ln51_fu_2014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        and_ln51_reg_2681_pp3_iter10_reg <= and_ln51_reg_2681_pp3_iter9_reg;
        and_ln51_reg_2681_pp3_iter11_reg <= and_ln51_reg_2681_pp3_iter10_reg;
        and_ln51_reg_2681_pp3_iter12_reg <= and_ln51_reg_2681_pp3_iter11_reg;
        and_ln51_reg_2681_pp3_iter3_reg <= and_ln51_reg_2681;
        and_ln51_reg_2681_pp3_iter4_reg <= and_ln51_reg_2681_pp3_iter3_reg;
        and_ln51_reg_2681_pp3_iter5_reg <= and_ln51_reg_2681_pp3_iter4_reg;
        and_ln51_reg_2681_pp3_iter6_reg <= and_ln51_reg_2681_pp3_iter5_reg;
        and_ln51_reg_2681_pp3_iter7_reg <= and_ln51_reg_2681_pp3_iter6_reg;
        and_ln51_reg_2681_pp3_iter8_reg <= and_ln51_reg_2681_pp3_iter7_reg;
        and_ln51_reg_2681_pp3_iter9_reg <= and_ln51_reg_2681_pp3_iter8_reg;
        icmp_ln46_reg_2630_pp3_iter2_reg <= icmp_ln46_reg_2630_pp3_iter1_reg;
        icmp_ln46_reg_2630_pp3_iter3_reg <= icmp_ln46_reg_2630_pp3_iter2_reg;
        icmp_ln46_reg_2630_pp3_iter4_reg <= icmp_ln46_reg_2630_pp3_iter3_reg;
        select_ln46_reg_2644_pp3_iter2_reg <= select_ln46_reg_2644_pp3_iter1_reg;
        select_ln46_reg_2644_pp3_iter3_reg <= select_ln46_reg_2644_pp3_iter2_reg;
        select_ln46_reg_2644_pp3_iter4_reg <= select_ln46_reg_2644_pp3_iter3_reg;
        trunc_ln52_reg_2656_pp3_iter2_reg <= trunc_ln52_reg_2656_pp3_iter1_reg;
        trunc_ln52_reg_2656_pp3_iter3_reg <= trunc_ln52_reg_2656_pp3_iter2_reg;
        trunc_ln52_reg_2656_pp3_iter4_reg <= trunc_ln52_reg_2656_pp3_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_2256_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln85_reg_2307 <= and_ln85_fu_1359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln85_reg_2307_pp0_iter10_reg <= and_ln85_reg_2307_pp0_iter9_reg;
        and_ln85_reg_2307_pp0_iter11_reg <= and_ln85_reg_2307_pp0_iter10_reg;
        and_ln85_reg_2307_pp0_iter12_reg <= and_ln85_reg_2307_pp0_iter11_reg;
        and_ln85_reg_2307_pp0_iter13_reg <= and_ln85_reg_2307_pp0_iter12_reg;
        and_ln85_reg_2307_pp0_iter14_reg <= and_ln85_reg_2307_pp0_iter13_reg;
        and_ln85_reg_2307_pp0_iter15_reg <= and_ln85_reg_2307_pp0_iter14_reg;
        and_ln85_reg_2307_pp0_iter16_reg <= and_ln85_reg_2307_pp0_iter15_reg;
        and_ln85_reg_2307_pp0_iter17_reg <= and_ln85_reg_2307_pp0_iter16_reg;
        and_ln85_reg_2307_pp0_iter18_reg <= and_ln85_reg_2307_pp0_iter17_reg;
        and_ln85_reg_2307_pp0_iter3_reg <= and_ln85_reg_2307;
        and_ln85_reg_2307_pp0_iter4_reg <= and_ln85_reg_2307_pp0_iter3_reg;
        and_ln85_reg_2307_pp0_iter5_reg <= and_ln85_reg_2307_pp0_iter4_reg;
        and_ln85_reg_2307_pp0_iter6_reg <= and_ln85_reg_2307_pp0_iter5_reg;
        and_ln85_reg_2307_pp0_iter7_reg <= and_ln85_reg_2307_pp0_iter6_reg;
        and_ln85_reg_2307_pp0_iter8_reg <= and_ln85_reg_2307_pp0_iter7_reg;
        and_ln85_reg_2307_pp0_iter9_reg <= and_ln85_reg_2307_pp0_iter8_reg;
        buff_C_addr_reg_2316_pp0_iter10_reg <= buff_C_addr_reg_2316_pp0_iter9_reg;
        buff_C_addr_reg_2316_pp0_iter11_reg <= buff_C_addr_reg_2316_pp0_iter10_reg;
        buff_C_addr_reg_2316_pp0_iter12_reg <= buff_C_addr_reg_2316_pp0_iter11_reg;
        buff_C_addr_reg_2316_pp0_iter13_reg <= buff_C_addr_reg_2316_pp0_iter12_reg;
        buff_C_addr_reg_2316_pp0_iter14_reg <= buff_C_addr_reg_2316_pp0_iter13_reg;
        buff_C_addr_reg_2316_pp0_iter15_reg <= buff_C_addr_reg_2316_pp0_iter14_reg;
        buff_C_addr_reg_2316_pp0_iter16_reg <= buff_C_addr_reg_2316_pp0_iter15_reg;
        buff_C_addr_reg_2316_pp0_iter17_reg <= buff_C_addr_reg_2316_pp0_iter16_reg;
        buff_C_addr_reg_2316_pp0_iter18_reg <= buff_C_addr_reg_2316_pp0_iter17_reg;
        buff_C_addr_reg_2316_pp0_iter6_reg <= buff_C_addr_reg_2316;
        buff_C_addr_reg_2316_pp0_iter7_reg <= buff_C_addr_reg_2316_pp0_iter6_reg;
        buff_C_addr_reg_2316_pp0_iter8_reg <= buff_C_addr_reg_2316_pp0_iter7_reg;
        buff_C_addr_reg_2316_pp0_iter9_reg <= buff_C_addr_reg_2316_pp0_iter8_reg;
        icmp_ln80_reg_2256_pp0_iter10_reg <= icmp_ln80_reg_2256_pp0_iter9_reg;
        icmp_ln80_reg_2256_pp0_iter11_reg <= icmp_ln80_reg_2256_pp0_iter10_reg;
        icmp_ln80_reg_2256_pp0_iter12_reg <= icmp_ln80_reg_2256_pp0_iter11_reg;
        icmp_ln80_reg_2256_pp0_iter13_reg <= icmp_ln80_reg_2256_pp0_iter12_reg;
        icmp_ln80_reg_2256_pp0_iter14_reg <= icmp_ln80_reg_2256_pp0_iter13_reg;
        icmp_ln80_reg_2256_pp0_iter15_reg <= icmp_ln80_reg_2256_pp0_iter14_reg;
        icmp_ln80_reg_2256_pp0_iter16_reg <= icmp_ln80_reg_2256_pp0_iter15_reg;
        icmp_ln80_reg_2256_pp0_iter17_reg <= icmp_ln80_reg_2256_pp0_iter16_reg;
        icmp_ln80_reg_2256_pp0_iter18_reg <= icmp_ln80_reg_2256_pp0_iter17_reg;
        icmp_ln80_reg_2256_pp0_iter2_reg <= icmp_ln80_reg_2256_pp0_iter1_reg;
        icmp_ln80_reg_2256_pp0_iter3_reg <= icmp_ln80_reg_2256_pp0_iter2_reg;
        icmp_ln80_reg_2256_pp0_iter4_reg <= icmp_ln80_reg_2256_pp0_iter3_reg;
        icmp_ln80_reg_2256_pp0_iter5_reg <= icmp_ln80_reg_2256_pp0_iter4_reg;
        icmp_ln80_reg_2256_pp0_iter6_reg <= icmp_ln80_reg_2256_pp0_iter5_reg;
        icmp_ln80_reg_2256_pp0_iter7_reg <= icmp_ln80_reg_2256_pp0_iter6_reg;
        icmp_ln80_reg_2256_pp0_iter8_reg <= icmp_ln80_reg_2256_pp0_iter7_reg;
        icmp_ln80_reg_2256_pp0_iter9_reg <= icmp_ln80_reg_2256_pp0_iter8_reg;
        select_ln80_reg_2270_pp0_iter2_reg <= select_ln80_reg_2270_pp0_iter1_reg;
        select_ln80_reg_2270_pp0_iter3_reg <= select_ln80_reg_2270_pp0_iter2_reg;
        select_ln80_reg_2270_pp0_iter4_reg <= select_ln80_reg_2270_pp0_iter3_reg;
        trunc_ln86_reg_2282_pp0_iter2_reg <= trunc_ln86_reg_2282_pp0_iter1_reg;
        trunc_ln86_reg_2282_pp0_iter3_reg <= trunc_ln86_reg_2282_pp0_iter2_reg;
        trunc_ln86_reg_2282_pp0_iter4_reg <= trunc_ln86_reg_2282_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_storemerge2_reg_877 <= ap_phi_reg_pp0_iter9_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_storemerge2_reg_877 <= ap_phi_reg_pp0_iter10_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_storemerge2_reg_877 <= ap_phi_reg_pp0_iter11_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_storemerge2_reg_877 <= ap_phi_reg_pp0_iter12_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_storemerge2_reg_877 <= ap_phi_reg_pp0_iter13_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge2_reg_877 <= ap_phi_reg_pp0_iter14_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_storemerge2_reg_877 <= ap_phi_reg_pp0_iter15_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_storemerge2_reg_877 <= ap_phi_reg_pp0_iter16_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_storemerge2_reg_877 <= ap_phi_reg_pp0_iter17_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_storemerge2_reg_877 <= ap_phi_reg_pp0_iter18_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_storemerge2_reg_877 <= ap_phi_reg_pp0_iter0_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_storemerge2_reg_877 <= ap_phi_reg_pp0_iter1_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_storemerge2_reg_877 <= ap_phi_reg_pp0_iter3_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_storemerge2_reg_877 <= ap_phi_reg_pp0_iter4_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_storemerge2_reg_877 <= ap_phi_reg_pp0_iter5_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_storemerge2_reg_877 <= ap_phi_reg_pp0_iter6_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_storemerge2_reg_877 <= ap_phi_reg_pp0_iter7_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_storemerge2_reg_877 <= ap_phi_reg_pp0_iter8_storemerge2_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter10_storemerge1_reg_934 <= ap_phi_reg_pp1_iter9_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter11_storemerge1_reg_934 <= ap_phi_reg_pp1_iter10_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter12_storemerge1_reg_934 <= ap_phi_reg_pp1_iter11_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter13_storemerge1_reg_934 <= ap_phi_reg_pp1_iter12_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter13 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter14_storemerge1_reg_934 <= ap_phi_reg_pp1_iter13_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter15_storemerge1_reg_934 <= ap_phi_reg_pp1_iter14_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_storemerge1_reg_934 <= ap_phi_reg_pp1_iter0_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter2_storemerge1_reg_934 <= ap_phi_reg_pp1_iter1_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_reg_pp1_iter4_storemerge1_reg_934 <= ap_phi_reg_pp1_iter3_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_reg_pp1_iter5_storemerge1_reg_934 <= ap_phi_reg_pp1_iter4_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter6_storemerge1_reg_934 <= ap_phi_reg_pp1_iter5_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter7_storemerge1_reg_934 <= ap_phi_reg_pp1_iter6_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter8_storemerge1_reg_934 <= ap_phi_reg_pp1_iter7_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter9_storemerge1_reg_934 <= ap_phi_reg_pp1_iter8_storemerge1_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter9 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter10_storemerge_reg_994 <= ap_phi_reg_pp2_iter9_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter10 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter11_storemerge_reg_994 <= ap_phi_reg_pp2_iter10_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter11 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter12_storemerge_reg_994 <= ap_phi_reg_pp2_iter11_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter12 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter13_storemerge_reg_994 <= ap_phi_reg_pp2_iter12_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter13 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter14_storemerge_reg_994 <= ap_phi_reg_pp2_iter13_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter15_storemerge_reg_994 <= ap_phi_reg_pp2_iter14_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_storemerge_reg_994 <= ap_phi_reg_pp2_iter0_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter2_storemerge_reg_994 <= ap_phi_reg_pp2_iter1_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter3_storemerge_reg_994 <= ap_phi_reg_pp2_iter2_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter4_storemerge_reg_994 <= ap_phi_reg_pp2_iter3_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter5_storemerge_reg_994 <= ap_phi_reg_pp2_iter4_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter5 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter6_storemerge_reg_994 <= ap_phi_reg_pp2_iter5_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter8_storemerge_reg_994 <= ap_phi_reg_pp2_iter7_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter8 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter9_storemerge_reg_994 <= ap_phi_reg_pp2_iter8_storemerge_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2372_pp1_iter13_reg == 1'd0) & (1'd1 == and_ln14_reg_2426_pp1_iter13_reg) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        bitcast_ln15_reg_2446 <= bitcast_ln15_fu_1697_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter7 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter6_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buff_C_load_reg_2706 <= buff_C_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_1_reg_2470 == 1'd1) & (icmp_ln9_1_reg_2461 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cmp3_i21_mid1_reg_2500 <= cmp3_i21_mid1_fu_1803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cmp3_i21_reg_2456 <= cmp3_i21_fu_1736_p2;
        cmp3_i21_reg_2456_pp2_iter1_reg <= cmp3_i21_reg_2456;
        icmp_ln10_1_reg_2470_pp2_iter1_reg <= icmp_ln10_1_reg_2470;
        icmp_ln9_1_reg_2461 <= icmp_ln9_1_fu_1741_p2;
        icmp_ln9_1_reg_2461_pp2_iter1_reg <= icmp_ln9_1_reg_2461;
        select_ln9_4_reg_2475_pp2_iter1_reg <= select_ln9_4_reg_2475;
        trunc_ln9_2_reg_2491_pp2_iter1_reg <= trunc_ln9_2_reg_2491;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln47_reg_2639 == 1'd1) & (icmp_ln46_reg_2630 == 1'd0))) begin
        cmp3_i41_mid1_reg_2671 <= cmp3_i41_mid1_fu_1987_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        cmp3_i41_reg_2625 <= cmp3_i41_fu_1921_p2;
        cmp3_i41_reg_2625_pp3_iter1_reg <= cmp3_i41_reg_2625;
        icmp_ln46_reg_2630 <= icmp_ln46_fu_1926_p2;
        icmp_ln46_reg_2630_pp3_iter1_reg <= icmp_ln46_reg_2630;
        icmp_ln47_reg_2639_pp3_iter1_reg <= icmp_ln47_reg_2639;
        select_ln46_reg_2644_pp3_iter1_reg <= select_ln46_reg_2644;
        trunc_ln52_reg_2656_pp3_iter1_reg <= trunc_ln52_reg_2656;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_2381 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2372 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        cmp3_i_mid1_reg_2416 <= cmp3_i_mid1_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        cmp3_i_reg_2367 <= cmp3_i_fu_1537_p2;
        cmp3_i_reg_2367_pp1_iter1_reg <= cmp3_i_reg_2367;
        icmp_ln10_reg_2381_pp1_iter1_reg <= icmp_ln10_reg_2381;
        icmp_ln9_reg_2372 <= icmp_ln9_fu_1542_p2;
        icmp_ln9_reg_2372_pp1_iter1_reg <= icmp_ln9_reg_2372;
        select_ln9_1_reg_2392_pp1_iter1_reg <= select_ln9_1_reg_2392;
        select_ln9_reg_2386_pp1_iter1_reg <= select_ln9_reg_2386;
        trunc_ln15_reg_2407_pp1_iter1_reg <= trunc_ln15_reg_2407;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_reg_2265 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_2256 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp5_mid1_reg_2297 <= cmp5_mid1_fu_1332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp5_reg_2251 <= cmp5_fu_1266_p2;
        cmp5_reg_2251_pp0_iter1_reg <= cmp5_reg_2251;
        icmp_ln80_reg_2256 <= icmp_ln80_fu_1271_p2;
        icmp_ln80_reg_2256_pp0_iter1_reg <= icmp_ln80_reg_2256;
        icmp_ln81_reg_2265_pp0_iter1_reg <= icmp_ln81_reg_2265;
        select_ln80_reg_2270_pp0_iter1_reg <= select_ln80_reg_2270;
        trunc_ln86_reg_2282_pp0_iter1_reg <= trunc_ln86_reg_2282;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_2372_pp1_iter5_reg == 1'd0) & (1'd1 == and_ln14_reg_2426_pp1_iter5_reg) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        gmem0_addr_1_reg_2440 <= sext_ln15_fu_1687_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln51_reg_2681_pp3_iter5_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_addr_2_reg_2700 <= sext_ln52_fu_2075_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op234_read_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem0_addr_read_reg_2332 <= gmem0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_2256_pp0_iter5_reg == 1'd0) & (1'd1 == and_ln85_reg_2307_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem0_addr_reg_2326 <= sext_ln85_fu_1420_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op440_read_state58 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_addr_read_reg_2610 <= gmem1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_reg_2461_pp2_iter5_reg == 1'd0) & (1'd1 == and_ln14_1_fu_1854_p2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_addr_reg_2604 <= sext_ln15_1_fu_1886_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2372 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln14_reg_2421 <= icmp_ln14_fu_1637_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_reg_2630 == 1'd0))) begin
        icmp_ln51_reg_2676 <= icmp_ln51_fu_2004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_2256 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln85_reg_2302 <= icmp_ln85_fu_1349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln80_reg_2256_pp0_iter17_reg == 1'd0) & (1'd1 == and_ln85_reg_2307_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul8_reg_2342 <= grp_fu_1092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_fu_1211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln45_1_reg_2221 <= select_ln45_1_fu_1235_p3;
        select_ln45_reg_2213 <= select_ln45_fu_1227_p3;
        trunc_ln45_reg_2232 <= trunc_ln45_fu_1243_p1;
        trunc_ln84_reg_2239 <= trunc_ln84_fu_1247_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln46_fu_1926_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        select_ln46_1_reg_2651 <= select_ln46_1_fu_1952_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        select_ln75_1_reg_2110 <= select_ln75_1_fu_1164_p3;
        select_ln75_reg_2105 <= select_ln75_fu_1130_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_1271_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln80_1_reg_2277 <= select_ln80_1_fu_1297_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_1542_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln9_3_reg_2397 <= select_ln9_3_fu_1584_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_fu_1741_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln9_6_reg_2481 <= select_ln9_6_fu_1767_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sext_ln91_reg_2347[63 : 4] <= sext_ln91_fu_1509_p1[63 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_1513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        trunc_ln13_reg_2356 <= trunc_ln13_fu_1518_p1;
    end
end

always @ (*) begin
    if ((icmp_ln80_fu_1271_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_1542_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln9_1_fu_1741_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state44 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state44 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln46_fu_1926_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state62 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state62 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_1211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter12 == 1'b0) & (ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln46_reg_2630 == 1'd0))) begin
        ap_phi_mux_i_1_phi_fu_1036_p4 = select_ln46_1_reg_2651;
    end else begin
        ap_phi_mux_i_1_phi_fu_1036_p4 = i_1_reg_1032;
    end
end

always @ (*) begin
    if (((icmp_ln9_1_reg_2461 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_i_2_phi_fu_976_p4 = select_ln9_6_reg_2481;
    end else begin
        ap_phi_mux_i_2_phi_fu_976_p4 = i_2_reg_972;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln9_reg_2372 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_916_p4 = select_ln9_3_reg_2397;
    end else begin
        ap_phi_mux_i_phi_fu_916_p4 = i_reg_912;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln80_reg_2256 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_ii_phi_fu_859_p4 = select_ln80_1_reg_2277;
    end else begin
        ap_phi_mux_ii_phi_fu_859_p4 = ii_reg_855;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_2372_pp1_iter14_reg == 1'd0) & (1'd1 == and_ln14_reg_2426_pp1_iter14_reg))) begin
        ap_phi_mux_storemerge1_phi_fu_938_p4 = bitcast_ln15_reg_2446;
    end else begin
        ap_phi_mux_storemerge1_phi_fu_938_p4 = ap_phi_reg_pp1_iter15_storemerge1_reg_934;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_2256_pp0_iter18_reg == 1'd0) & (1'd1 == and_ln85_reg_2307_pp0_iter18_reg))) begin
        ap_phi_mux_storemerge2_phi_fu_881_p4 = mul8_reg_2342;
    end else begin
        ap_phi_mux_storemerge2_phi_fu_881_p4 = ap_phi_reg_pp0_iter19_storemerge2_reg_877;
    end
end

always @ (*) begin
    if (((icmp_ln9_1_reg_2461_pp2_iter14_reg == 1'd0) & (1'd1 == and_ln14_1_reg_2600_pp2_iter14_reg))) begin
        ap_phi_mux_storemerge_phi_fu_998_p4 = bitcast_ln15_1_fu_1896_p1;
    end else begin
        ap_phi_mux_storemerge_phi_fu_998_p4 = ap_phi_reg_pp2_iter15_storemerge_reg_994;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_1211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_0_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_0_address0 = grp_compute_tile_fu_1054_buff_A_0_address0;
    end else begin
        buff_A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_0_ce0 = grp_compute_tile_fu_1054_buff_A_0_ce0;
    end else begin
        buff_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_0_we0 = 1'b1;
    end else begin
        buff_A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_10_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_10_address0 = grp_compute_tile_fu_1054_buff_A_10_address0;
    end else begin
        buff_A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_10_ce0 = grp_compute_tile_fu_1054_buff_A_10_ce0;
    end else begin
        buff_A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd10) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_10_we0 = 1'b1;
    end else begin
        buff_A_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_11_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_11_address0 = grp_compute_tile_fu_1054_buff_A_11_address0;
    end else begin
        buff_A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_11_ce0 = grp_compute_tile_fu_1054_buff_A_11_ce0;
    end else begin
        buff_A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd11) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_11_we0 = 1'b1;
    end else begin
        buff_A_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_12_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_12_address0 = grp_compute_tile_fu_1054_buff_A_12_address0;
    end else begin
        buff_A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_12_ce0 = grp_compute_tile_fu_1054_buff_A_12_ce0;
    end else begin
        buff_A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd12) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_12_we0 = 1'b1;
    end else begin
        buff_A_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_13_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_13_address0 = grp_compute_tile_fu_1054_buff_A_13_address0;
    end else begin
        buff_A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_13_ce0 = grp_compute_tile_fu_1054_buff_A_13_ce0;
    end else begin
        buff_A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd13) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_13_we0 = 1'b1;
    end else begin
        buff_A_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_14_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_14_address0 = grp_compute_tile_fu_1054_buff_A_14_address0;
    end else begin
        buff_A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_14_ce0 = grp_compute_tile_fu_1054_buff_A_14_ce0;
    end else begin
        buff_A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd14) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_14_we0 = 1'b1;
    end else begin
        buff_A_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_15_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_15_address0 = grp_compute_tile_fu_1054_buff_A_15_address0;
    end else begin
        buff_A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_15_ce0 = grp_compute_tile_fu_1054_buff_A_15_ce0;
    end else begin
        buff_A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd15) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_15_we0 = 1'b1;
    end else begin
        buff_A_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_1_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_1_address0 = grp_compute_tile_fu_1054_buff_A_1_address0;
    end else begin
        buff_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_1_ce0 = grp_compute_tile_fu_1054_buff_A_1_ce0;
    end else begin
        buff_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_1_we0 = 1'b1;
    end else begin
        buff_A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_2_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_2_address0 = grp_compute_tile_fu_1054_buff_A_2_address0;
    end else begin
        buff_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_2_ce0 = grp_compute_tile_fu_1054_buff_A_2_ce0;
    end else begin
        buff_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd2) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_2_we0 = 1'b1;
    end else begin
        buff_A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_3_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_3_address0 = grp_compute_tile_fu_1054_buff_A_3_address0;
    end else begin
        buff_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_3_ce0 = grp_compute_tile_fu_1054_buff_A_3_ce0;
    end else begin
        buff_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd3) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_3_we0 = 1'b1;
    end else begin
        buff_A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_4_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_4_address0 = grp_compute_tile_fu_1054_buff_A_4_address0;
    end else begin
        buff_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_4_ce0 = grp_compute_tile_fu_1054_buff_A_4_ce0;
    end else begin
        buff_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd4) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_4_we0 = 1'b1;
    end else begin
        buff_A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_5_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_5_address0 = grp_compute_tile_fu_1054_buff_A_5_address0;
    end else begin
        buff_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_5_ce0 = grp_compute_tile_fu_1054_buff_A_5_ce0;
    end else begin
        buff_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd5) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_5_we0 = 1'b1;
    end else begin
        buff_A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_6_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_6_address0 = grp_compute_tile_fu_1054_buff_A_6_address0;
    end else begin
        buff_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_6_ce0 = grp_compute_tile_fu_1054_buff_A_6_ce0;
    end else begin
        buff_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd6) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_6_we0 = 1'b1;
    end else begin
        buff_A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_7_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_7_address0 = grp_compute_tile_fu_1054_buff_A_7_address0;
    end else begin
        buff_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_7_ce0 = grp_compute_tile_fu_1054_buff_A_7_ce0;
    end else begin
        buff_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd7) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_7_we0 = 1'b1;
    end else begin
        buff_A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_8_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_8_address0 = grp_compute_tile_fu_1054_buff_A_8_address0;
    end else begin
        buff_A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_8_ce0 = grp_compute_tile_fu_1054_buff_A_8_ce0;
    end else begin
        buff_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd8) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_8_we0 = 1'b1;
    end else begin
        buff_A_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        buff_A_9_address0 = select_ln9_1_cast_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_9_address0 = grp_compute_tile_fu_1054_buff_A_9_address0;
    end else begin
        buff_A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_9_ce0 = grp_compute_tile_fu_1054_buff_A_9_ce0;
    end else begin
        buff_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln15_reg_2407_pp1_iter14_reg == 4'd9) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        buff_A_9_we0 = 1'b1;
    end else begin
        buff_A_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_0_address0 = buff_B_0_addr_reg_2520_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_0_address0 = grp_compute_tile_fu_1054_buff_B_0_address0;
    end else begin
        buff_B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_0_ce0 = grp_compute_tile_fu_1054_buff_B_0_ce0;
    end else begin
        buff_B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd0))) begin
        buff_B_0_we0 = 1'b1;
    end else begin
        buff_B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_10_address0 = buff_B_10_addr_reg_2570_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_10_address0 = grp_compute_tile_fu_1054_buff_B_10_address0;
    end else begin
        buff_B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_10_ce0 = grp_compute_tile_fu_1054_buff_B_10_ce0;
    end else begin
        buff_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd10))) begin
        buff_B_10_we0 = 1'b1;
    end else begin
        buff_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_11_address0 = buff_B_11_addr_reg_2575_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_11_address0 = grp_compute_tile_fu_1054_buff_B_11_address0;
    end else begin
        buff_B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_11_ce0 = grp_compute_tile_fu_1054_buff_B_11_ce0;
    end else begin
        buff_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd11))) begin
        buff_B_11_we0 = 1'b1;
    end else begin
        buff_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_12_address0 = buff_B_12_addr_reg_2580_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_12_address0 = grp_compute_tile_fu_1054_buff_B_12_address0;
    end else begin
        buff_B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_12_ce0 = grp_compute_tile_fu_1054_buff_B_12_ce0;
    end else begin
        buff_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd12))) begin
        buff_B_12_we0 = 1'b1;
    end else begin
        buff_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_13_address0 = buff_B_13_addr_reg_2585_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_13_address0 = grp_compute_tile_fu_1054_buff_B_13_address0;
    end else begin
        buff_B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_13_ce0 = grp_compute_tile_fu_1054_buff_B_13_ce0;
    end else begin
        buff_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd13))) begin
        buff_B_13_we0 = 1'b1;
    end else begin
        buff_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_14_address0 = buff_B_14_addr_reg_2590_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_14_address0 = grp_compute_tile_fu_1054_buff_B_14_address0;
    end else begin
        buff_B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_14_ce0 = grp_compute_tile_fu_1054_buff_B_14_ce0;
    end else begin
        buff_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd14))) begin
        buff_B_14_we0 = 1'b1;
    end else begin
        buff_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_15_address0 = buff_B_15_addr_reg_2595_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_15_address0 = grp_compute_tile_fu_1054_buff_B_15_address0;
    end else begin
        buff_B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_15_ce0 = grp_compute_tile_fu_1054_buff_B_15_ce0;
    end else begin
        buff_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd15))) begin
        buff_B_15_we0 = 1'b1;
    end else begin
        buff_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_1_address0 = buff_B_1_addr_reg_2525_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_1_address0 = grp_compute_tile_fu_1054_buff_B_1_address0;
    end else begin
        buff_B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_1_ce0 = grp_compute_tile_fu_1054_buff_B_1_ce0;
    end else begin
        buff_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd1))) begin
        buff_B_1_we0 = 1'b1;
    end else begin
        buff_B_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_2_address0 = buff_B_2_addr_reg_2530_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_2_address0 = grp_compute_tile_fu_1054_buff_B_2_address0;
    end else begin
        buff_B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_2_ce0 = grp_compute_tile_fu_1054_buff_B_2_ce0;
    end else begin
        buff_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd2))) begin
        buff_B_2_we0 = 1'b1;
    end else begin
        buff_B_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_3_address0 = buff_B_3_addr_reg_2535_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_3_address0 = grp_compute_tile_fu_1054_buff_B_3_address0;
    end else begin
        buff_B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_3_ce0 = grp_compute_tile_fu_1054_buff_B_3_ce0;
    end else begin
        buff_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd3))) begin
        buff_B_3_we0 = 1'b1;
    end else begin
        buff_B_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_4_address0 = buff_B_4_addr_reg_2540_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_4_address0 = grp_compute_tile_fu_1054_buff_B_4_address0;
    end else begin
        buff_B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_4_ce0 = grp_compute_tile_fu_1054_buff_B_4_ce0;
    end else begin
        buff_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd4))) begin
        buff_B_4_we0 = 1'b1;
    end else begin
        buff_B_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_5_address0 = buff_B_5_addr_reg_2545_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_5_address0 = grp_compute_tile_fu_1054_buff_B_5_address0;
    end else begin
        buff_B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_5_ce0 = grp_compute_tile_fu_1054_buff_B_5_ce0;
    end else begin
        buff_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd5))) begin
        buff_B_5_we0 = 1'b1;
    end else begin
        buff_B_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_6_address0 = buff_B_6_addr_reg_2550_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_6_address0 = grp_compute_tile_fu_1054_buff_B_6_address0;
    end else begin
        buff_B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_6_ce0 = grp_compute_tile_fu_1054_buff_B_6_ce0;
    end else begin
        buff_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd6))) begin
        buff_B_6_we0 = 1'b1;
    end else begin
        buff_B_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_7_address0 = buff_B_7_addr_reg_2555_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_7_address0 = grp_compute_tile_fu_1054_buff_B_7_address0;
    end else begin
        buff_B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_7_ce0 = grp_compute_tile_fu_1054_buff_B_7_ce0;
    end else begin
        buff_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd7))) begin
        buff_B_7_we0 = 1'b1;
    end else begin
        buff_B_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_8_address0 = buff_B_8_addr_reg_2560_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_8_address0 = grp_compute_tile_fu_1054_buff_B_8_address0;
    end else begin
        buff_B_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_8_ce0 = grp_compute_tile_fu_1054_buff_B_8_ce0;
    end else begin
        buff_B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd8))) begin
        buff_B_8_we0 = 1'b1;
    end else begin
        buff_B_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        buff_B_9_address0 = buff_B_9_addr_reg_2565_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_9_address0 = grp_compute_tile_fu_1054_buff_B_9_address0;
    end else begin
        buff_B_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        buff_B_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_9_ce0 = grp_compute_tile_fu_1054_buff_B_9_ce0;
    end else begin
        buff_B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (trunc_ln9_2_reg_2491_pp2_iter14_reg == 4'd9))) begin
        buff_B_9_we0 = 1'b1;
    end else begin
        buff_B_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        buff_C_address0 = buff_C_addr_1_reg_2690;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        buff_C_address0 = buff_C_addr_reg_2316_pp0_iter18_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_address0 = grp_compute_tile_fu_1054_buff_C_address0;
    end else begin
        buff_C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1)) | ((ap_enable_reg_pp3_iter6 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)))) begin
        buff_C_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_ce0 = grp_compute_tile_fu_1054_buff_C_ce0;
    end else begin
        buff_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_ce1 = grp_compute_tile_fu_1054_buff_C_ce1;
    end else begin
        buff_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        buff_C_d0 = ap_phi_mux_storemerge2_phi_fu_881_p4;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_d0 = grp_compute_tile_fu_1054_buff_C_d0;
    end else begin
        buff_C_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_2256_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        buff_C_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_we0 = grp_compute_tile_fu_1054_buff_C_we0;
    end else begin
        buff_C_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op307_readreq_state34 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        gmem0_ARADDR = gmem0_addr_1_reg_2440;
    end else if (((ap_predicate_op227_readreq_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        gmem0_ARADDR = gmem0_addr_reg_2326;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op307_readreq_state34 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op227_readreq_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        gmem0_ARVALID = 1'b1;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter7 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter6_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_AWVALID = 1'b1;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter12_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_BREADY = 1'b1;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op314_read_state41 == 1'b1) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op234_read_state19 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gmem0_RREADY = 1'b1;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter8 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter7_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_WVALID = 1'b1;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln9_reg_2372_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'd1 == and_ln14_reg_2426_pp1_iter6_reg) & (1'b0 == ap_block_pp1_stage0)) | ((1'd1 == and_ln85_reg_2307_pp0_iter6_reg) & (icmp_ln80_reg_2256_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter7 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter6_reg) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter12_reg) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln9_reg_2372_pp1_iter13_reg == 1'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'd1 == and_ln14_reg_2426_pp1_iter13_reg) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln80_reg_2256_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'd1 == and_ln85_reg_2307_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter8 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter7_reg) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem0_blk_n_W = m_axi_gmem0_WREADY;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op433_readreq_state51 == 1'b1) & (ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_ARVALID = 1'b1;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op440_read_state58 == 1'b1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_RREADY = 1'b1;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_1_reg_2461_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter7 == 1'b1) & (1'd1 == and_ln14_1_reg_2600) & (1'b0 == ap_block_pp2_stage0))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln9_1_reg_2461_pp2_iter13_reg == 1'd0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'd1 == and_ln14_1_reg_2600_pp2_iter13_reg) & (1'b0 == ap_block_pp2_stage0))) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1092_ce = grp_compute_tile_fu_1054_grp_fu_1092_p_ce;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1092_ce = 1'b1;
    end else begin
        grp_fu_1092_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1092_p0 = grp_compute_tile_fu_1054_grp_fu_1092_p_din0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        grp_fu_1092_p0 = bitcast_ln85_fu_1430_p1;
    end else begin
        grp_fu_1092_p0 = bitcast_ln85_fu_1430_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1092_p1 = grp_compute_tile_fu_1054_grp_fu_1092_p_din1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        grp_fu_1092_p1 = beta;
    end else begin
        grp_fu_1092_p1 = beta;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1337_ce = 1'b1;
    end else begin
        grp_fu_1337_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_1624_ce = 1'b1;
    end else begin
        grp_fu_1624_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        grp_fu_1808_ce = 1'b1;
    end else begin
        grp_fu_1808_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        grp_fu_1992_ce = 1'b1;
    end else begin
        grp_fu_1992_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln75_fu_1211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln80_fu_1271_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter19 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter19 == 1'b1)) | ((icmp_ln80_fu_1271_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln91_fu_1513_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln9_fu_1542_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((icmp_ln9_fu_1542_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln9_1_fu_1741_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((icmp_ln9_1_fu_1741_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (grp_compute_tile_fu_1054_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln46_fu_1926_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter13 == 1'b1) & (ap_enable_reg_pp3_iter12 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter13 == 1'b1) & (ap_enable_reg_pp3_iter12 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln46_fu_1926_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_1_fu_1788_p2 = (select_ln9_4_fu_1759_p3 + 5'd1);

assign add_ln10_fu_1605_p2 = (select_ln9_fu_1560_p3 + 5'd1);

assign add_ln13_1_fu_1834_p2 = (zext_ln10_1_fu_1812_p1 + select_ln45_reg_2213);

assign add_ln13_fu_1631_p2 = (zext_ln10_fu_1628_p1 + k_reg_889);

assign add_ln14_1_fu_1839_p2 = (zext_ln13_1_fu_1831_p1 + trunc_ln84_reg_2239);

assign add_ln14_fu_1655_p2 = (zext_ln13_fu_1652_p1 + trunc_ln13_reg_2356);

assign add_ln15_1_fu_1672_p2 = (shl_ln1_fu_1664_p3 + A_read_reg_2145);

assign add_ln15_2_fu_1859_p2 = (add_ln14_1_reg_2510 + mul_ln9_1_reg_2505);

assign add_ln15_3_fu_1871_p2 = (shl_ln15_1_fu_1863_p3 + B_read_reg_2140);

assign add_ln15_fu_1660_p2 = (add_ln14_reg_2435 + mul_ln9_reg_2430);

assign add_ln46_1_fu_1968_p2 = (zext_ln46_2_fu_1964_p1 + trunc_ln45_reg_2232);

assign add_ln46_2_fu_1906_p2 = (indvar_flatten74_reg_1021 + 9'd1);

assign add_ln46_fu_1932_p2 = (ap_phi_mux_i_1_phi_fu_1036_p4 + 5'd1);

assign add_ln47_fu_1973_p2 = (select_ln46_fu_1944_p3 + 5'd1);

assign add_ln50_fu_1999_p2 = (zext_ln47_fu_1996_p1 + select_ln45_reg_2213);

assign add_ln51_fu_2043_p2 = (zext_ln50_fu_2040_p1 + trunc_ln84_reg_2239);

assign add_ln52_1_fu_2060_p2 = (shl_ln2_fu_2052_p3 + C_read_reg_2150);

assign add_ln52_2_fu_2029_p2 = (tmp_3_cast_fu_2019_p3 + zext_ln52_fu_2026_p1);

assign add_ln52_fu_2048_p2 = (add_ln51_reg_2695 + mul_ln46_reg_2685);

assign add_ln75_1_fu_1110_p2 = ($signed(sext_ln75_6_fu_1100_p1) + $signed(33'd15));

assign add_ln75_2_fu_1144_p2 = ($signed(sext_ln75_5_fu_1096_p1) + $signed(33'd15));

assign add_ln75_3_fu_1205_p2 = (indvar_flatten94_reg_811 + 120'd1);

assign add_ln75_fu_1216_p2 = (i_3_reg_822 + 64'd16);

assign add_ln76_fu_2089_p2 = (select_ln45_reg_2213 + 64'd16);

assign add_ln80_1_fu_1313_p2 = (zext_ln80_2_fu_1309_p1 + trunc_ln45_reg_2232);

assign add_ln80_2_fu_1251_p2 = (indvar_flatten_reg_844 + 9'd1);

assign add_ln80_fu_1277_p2 = (ap_phi_mux_ii_phi_fu_859_p4 + 5'd1);

assign add_ln81_fu_1318_p2 = (select_ln80_fu_1289_p3 + 5'd1);

assign add_ln84_fu_1344_p2 = (zext_ln81_fu_1341_p1 + select_ln45_reg_2213);

assign add_ln85_1_fu_1405_p2 = (shl_ln_fu_1397_p3 + C_read_reg_2150);

assign add_ln85_2_fu_1393_p2 = (add_ln85_reg_2321 + mul_ln80_reg_2311);

assign add_ln85_fu_1388_p2 = (zext_ln84_fu_1385_p1 + trunc_ln84_reg_2239);

assign add_ln86_fu_1374_p2 = (tmp_2_cast_fu_1364_p3 + zext_ln86_fu_1371_p1);

assign add_ln91_1_fu_1441_p2 = ($signed(sext_ln75_7_reg_2188) + $signed(33'd15));

assign add_ln91_fu_1900_p2 = (k_reg_889 + 64'd16);

assign add_ln9_1_fu_1747_p2 = (ap_phi_mux_i_2_phi_fu_976_p4 + 5'd1);

assign add_ln9_2_fu_1596_p2 = (zext_ln9_3_fu_1592_p1 + trunc_ln45_reg_2232);

assign add_ln9_3_fu_1779_p2 = (zext_ln9_5_fu_1775_p1 + trunc_ln13_reg_2356);

assign add_ln9_4_fu_1522_p2 = (indvar_flatten40_reg_901 + 9'd1);

assign add_ln9_5_fu_1720_p2 = (indvar_flatten57_reg_961 + 9'd1);

assign add_ln9_fu_1548_p2 = (ap_phi_mux_i_phi_fu_916_p4 + 5'd1);

assign and_ln14_1_fu_1854_p2 = (select_ln9_5_fu_1849_p3 & icmp_ln14_1_reg_2515);

assign and_ln14_fu_1647_p2 = (select_ln9_2_fu_1642_p3 & icmp_ln14_reg_2421);

assign and_ln51_fu_2014_p2 = (select_ln46_2_fu_2009_p3 & icmp_ln51_reg_2676);

assign and_ln85_fu_1359_p2 = (select_ln80_2_fu_1354_p3 & icmp_ln85_reg_2302);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd13];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op234_read_state19 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op234_read_state19 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_predicate_op314_read_state41 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((1'b1 == ap_block_state34_io) & (ap_enable_reg_pp1_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_predicate_op314_read_state41 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((1'b1 == ap_block_state34_io) & (ap_enable_reg_pp1_iter7 == 1'b1)));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((ap_predicate_op440_read_state58 == 1'b1) & (gmem1_RVALID == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b1 == ap_block_state51_io) & (ap_enable_reg_pp2_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((ap_predicate_op440_read_state58 == 1'b1) & (gmem1_RVALID == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b1 == ap_block_state51_io) & (ap_enable_reg_pp2_iter7 == 1'b1)));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((gmem0_BVALID == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter12_reg));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((gmem0_BVALID == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter12_reg)) | ((1'b1 == ap_block_state70_io) & (ap_enable_reg_pp3_iter8 == 1'b1)) | ((1'b1 == ap_block_state69_io) & (ap_enable_reg_pp3_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((gmem0_BVALID == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln51_reg_2681_pp3_iter12_reg)) | ((1'b1 == ap_block_state70_io) & (ap_enable_reg_pp3_iter8 == 1'b1)) | ((1'b1 == ap_block_state69_io) & (ap_enable_reg_pp3_iter7 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((ap_predicate_op227_readreq_state12 == 1'b1) & (gmem0_ARREADY == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter14 = ((ap_predicate_op234_read_state19 == 1'b1) & (gmem0_RVALID == 1'b0));
end

assign ap_block_state20_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_io = ((ap_predicate_op307_readreq_state34 == 1'b1) & (gmem0_ARREADY == 1'b0));
end

assign ap_block_state34_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp1_stage0_iter14 = ((ap_predicate_op314_read_state41 == 1'b1) & (gmem0_RVALID == 1'b0));
end

assign ap_block_state42_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state51_io = ((ap_predicate_op433_readreq_state51 == 1'b1) & (gmem1_ARREADY == 1'b0));
end

assign ap_block_state51_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state58_pp2_stage0_iter14 = ((ap_predicate_op440_read_state58 == 1'b1) & (gmem1_RVALID == 1'b0));
end

assign ap_block_state59_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state69_io = ((gmem0_AWREADY == 1'b0) & (1'd1 == and_ln51_reg_2681_pp3_iter6_reg));
end

assign ap_block_state69_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state70_io = ((gmem0_WREADY == 1'b0) & (1'd1 == and_ln51_reg_2681_pp3_iter7_reg));
end

assign ap_block_state70_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp3_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp3_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state75_pp3_stage0_iter13 = ((gmem0_BVALID == 1'b0) & (1'd1 == and_ln51_reg_2681_pp3_iter12_reg));
end

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge2_reg_877 = 'bx;

assign ap_phi_reg_pp1_iter0_storemerge1_reg_934 = 'bx;

assign ap_phi_reg_pp2_iter0_storemerge_reg_994 = 'bx;

always @ (*) begin
    ap_predicate_op227_readreq_state12 = ((1'd1 == and_ln85_reg_2307_pp0_iter6_reg) & (icmp_ln80_reg_2256_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_read_state19 = ((icmp_ln80_reg_2256_pp0_iter13_reg == 1'd0) & (1'd1 == and_ln85_reg_2307_pp0_iter13_reg));
end

always @ (*) begin
    ap_predicate_op307_readreq_state34 = ((icmp_ln9_reg_2372_pp1_iter6_reg == 1'd0) & (1'd1 == and_ln14_reg_2426_pp1_iter6_reg));
end

always @ (*) begin
    ap_predicate_op314_read_state41 = ((icmp_ln9_reg_2372_pp1_iter13_reg == 1'd0) & (1'd1 == and_ln14_reg_2426_pp1_iter13_reg));
end

always @ (*) begin
    ap_predicate_op433_readreq_state51 = ((icmp_ln9_1_reg_2461_pp2_iter6_reg == 1'd0) & (1'd1 == and_ln14_1_reg_2600));
end

always @ (*) begin
    ap_predicate_op440_read_state58 = ((icmp_ln9_1_reg_2461_pp2_iter13_reg == 1'd0) & (1'd1 == and_ln14_1_reg_2600_pp2_iter13_reg));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln15_1_fu_1896_p1 = gmem1_addr_read_reg_2610;

assign bitcast_ln15_fu_1697_p1 = gmem0_RDATA;

assign bitcast_ln85_fu_1430_p1 = gmem0_addr_read_reg_2332;

assign cmp3_i21_fu_1736_p2 = (($signed(empty_31_fu_1730_p2) < $signed(sext_ln75_2_reg_2181)) ? 1'b1 : 1'b0);

assign cmp3_i21_mid1_fu_1803_p2 = (($signed(p_mid153_fu_1797_p2) < $signed(sext_ln75_2_reg_2181)) ? 1'b1 : 1'b0);

assign cmp3_i41_fu_1921_p2 = (($signed(empty_33_fu_1916_p2) < $signed(sext_ln75_1_reg_2171)) ? 1'b1 : 1'b0);

assign cmp3_i41_mid1_fu_1987_p2 = (($signed(p_mid170_fu_1982_p2) < $signed(sext_ln75_1_reg_2171)) ? 1'b1 : 1'b0);

assign cmp3_i_fu_1537_p2 = (($signed(empty_29_fu_1532_p2) < $signed(sext_ln75_1_reg_2171)) ? 1'b1 : 1'b0);

assign cmp3_i_mid1_fu_1619_p2 = (($signed(p_mid136_fu_1614_p2) < $signed(sext_ln75_1_reg_2171)) ? 1'b1 : 1'b0);

assign cmp5_fu_1266_p2 = (($signed(empty_27_fu_1261_p2) < $signed(sext_ln75_1_reg_2171)) ? 1'b1 : 1'b0);

assign cmp5_mid1_fu_1332_p2 = (($signed(p_mid16_fu_1327_p2) < $signed(sext_ln75_1_reg_2171)) ? 1'b1 : 1'b0);

assign empty_26_fu_1138_p0 = nj;

assign empty_26_fu_1138_p2 = (($signed(empty_26_fu_1138_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_27_fu_1261_p2 = (zext_ln80_fu_1257_p1 + select_ln45_1_reg_2221);

assign empty_29_fu_1532_p2 = (zext_ln9_fu_1528_p1 + select_ln45_1_reg_2221);

assign empty_31_fu_1730_p2 = (zext_ln9_1_fu_1726_p1 + k_reg_889);

assign empty_33_fu_1916_p2 = (zext_ln46_fu_1912_p1 + select_ln45_1_reg_2221);

assign empty_fu_1104_p0 = ni;

assign empty_fu_1104_p2 = (($signed(empty_fu_1104_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign gmem0_WDATA = buff_C_load_reg_2706;

assign grp_compute_tile_fu_1054_ap_start = grp_compute_tile_fu_1054_ap_start_reg;

assign grp_compute_tile_fu_1054_grp_fu_1092_p_dout0 = grp_fu_1092_p2;

assign grp_fu_1178_p0 = grp_fu_1178_p00;

assign grp_fu_1178_p00 = select_ln75_reg_2105;

assign grp_fu_1178_p1 = grp_fu_1178_p10;

assign grp_fu_1178_p10 = select_ln75_1_reg_2110;

assign grp_fu_1337_p1 = sext_ln75_3_reg_2164;

assign grp_fu_1624_p1 = sext_ln75_4_reg_2194;

assign grp_fu_1808_p1 = sext_ln75_3_reg_2164;

assign grp_fu_1992_p1 = sext_ln75_3_reg_2164;

assign icmp_ln10_1_fu_1753_p2 = ((j_3_reg_983 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln10_fu_1554_p2 = ((j_1_reg_923 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln14_1_fu_1844_p2 = (($signed(add_ln13_1_fu_1834_p2) < $signed(sext_ln75_reg_2156)) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_1637_p2 = (($signed(add_ln13_fu_1631_p2) < $signed(sext_ln75_2_reg_2181)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1926_p2 = ((indvar_flatten74_reg_1021 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_1938_p2 = ((j_2_reg_1043 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_2004_p2 = (($signed(add_ln50_fu_1999_p2) < $signed(sext_ln75_reg_2156)) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1211_p2 = ((indvar_flatten94_reg_811 == bound82_reg_2199) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1222_p2 = (($signed(j_reg_833) < $signed(sext_ln75_reg_2156)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_1271_p2 = ((indvar_flatten_reg_844 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_1283_p2 = ((jj_reg_866 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_1349_p2 = (($signed(add_ln84_fu_1344_p2) < $signed(sext_ln75_reg_2156)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1513_p2 = ((k_reg_889 == sext_ln91_reg_2347) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_1741_p2 = ((indvar_flatten57_reg_961 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1542_p2 = ((indvar_flatten40_reg_901 == 9'd256) ? 1'b1 : 1'b0);

assign p_lshr_fu_1459_p4 = {{sub_ln91_fu_1454_p2[32:4]}};

assign p_mid136_fu_1614_p2 = (zext_ln9_2_fu_1611_p1 + select_ln45_1_reg_2221);

assign p_mid153_fu_1797_p2 = (zext_ln9_4_fu_1794_p1 + k_reg_889);

assign p_mid16_fu_1327_p2 = (zext_ln80_1_fu_1324_p1 + select_ln45_1_reg_2221);

assign p_mid170_fu_1982_p2 = (zext_ln46_1_fu_1979_p1 + select_ln45_1_reg_2221);

assign select_ln45_1_fu_1235_p3 = ((icmp_ln76_fu_1222_p2[0:0] == 1'b1) ? i_3_reg_822 : add_ln75_fu_1216_p2);

assign select_ln45_fu_1227_p3 = ((icmp_ln76_fu_1222_p2[0:0] == 1'b1) ? j_reg_833 : 64'd0);

assign select_ln46_1_fu_1952_p3 = ((icmp_ln47_fu_1938_p2[0:0] == 1'b1) ? add_ln46_fu_1932_p2 : ap_phi_mux_i_1_phi_fu_1036_p4);

assign select_ln46_2_fu_2009_p3 = ((icmp_ln47_reg_2639_pp3_iter1_reg[0:0] == 1'b1) ? cmp3_i41_mid1_reg_2671 : cmp3_i41_reg_2625_pp3_iter1_reg);

assign select_ln46_fu_1944_p3 = ((icmp_ln47_fu_1938_p2[0:0] == 1'b1) ? 5'd0 : j_2_reg_1043);

assign select_ln75_1_fu_1164_p3 = ((empty_26_fu_1138_p2[0:0] == 1'b1) ? sext_ln75_9_fu_1160_p1 : 60'd0);

assign select_ln75_fu_1130_p3 = ((empty_fu_1104_p2[0:0] == 1'b1) ? sext_ln75_8_fu_1126_p1 : 60'd0);

assign select_ln80_1_fu_1297_p3 = ((icmp_ln81_fu_1283_p2[0:0] == 1'b1) ? add_ln80_fu_1277_p2 : ap_phi_mux_ii_phi_fu_859_p4);

assign select_ln80_2_fu_1354_p3 = ((icmp_ln81_reg_2265_pp0_iter1_reg[0:0] == 1'b1) ? cmp5_mid1_reg_2297 : cmp5_reg_2251_pp0_iter1_reg);

assign select_ln80_fu_1289_p3 = ((icmp_ln81_fu_1283_p2[0:0] == 1'b1) ? 5'd0 : jj_reg_866);

assign select_ln91_1_fu_1493_p3 = ((tmp_3_fu_1434_p3[0:0] == 1'b1) ? 29'd0 : select_ln91_fu_1485_p3);

assign select_ln91_fu_1485_p3 = ((tmp_4_fu_1446_p3[0:0] == 1'b1) ? sub_ln91_1_fu_1469_p2 : tmp_5_fu_1475_p4);

assign select_ln9_1_cast_fu_1701_p1 = select_ln9_1_reg_2392_pp1_iter14_reg;

assign select_ln9_1_fu_1576_p3 = ((icmp_ln10_fu_1554_p2[0:0] == 1'b1) ? trunc_ln9_fu_1568_p1 : trunc_ln9_1_fu_1572_p1);

assign select_ln9_2_fu_1642_p3 = ((icmp_ln10_reg_2381_pp1_iter1_reg[0:0] == 1'b1) ? cmp3_i_mid1_reg_2416 : cmp3_i_reg_2367_pp1_iter1_reg);

assign select_ln9_3_fu_1584_p3 = ((icmp_ln10_fu_1554_p2[0:0] == 1'b1) ? add_ln9_fu_1548_p2 : ap_phi_mux_i_phi_fu_916_p4);

assign select_ln9_4_fu_1759_p3 = ((icmp_ln10_1_fu_1753_p2[0:0] == 1'b1) ? 5'd0 : j_3_reg_983);

assign select_ln9_5_fu_1849_p3 = ((icmp_ln10_1_reg_2470_pp2_iter5_reg[0:0] == 1'b1) ? cmp3_i21_mid1_reg_2500_pp2_iter5_reg : cmp3_i21_reg_2456_pp2_iter5_reg);

assign select_ln9_6_fu_1767_p3 = ((icmp_ln10_1_fu_1753_p2[0:0] == 1'b1) ? add_ln9_1_fu_1747_p2 : ap_phi_mux_i_2_phi_fu_976_p4);

assign select_ln9_fu_1560_p3 = ((icmp_ln10_fu_1554_p2[0:0] == 1'b1) ? 5'd0 : j_1_reg_923);

assign sext_ln15_1_fu_1886_p1 = $signed(trunc_ln15_3_fu_1876_p4);

assign sext_ln15_fu_1687_p1 = $signed(trunc_ln15_2_fu_1677_p4);

assign sext_ln52_fu_2075_p1 = $signed(trunc_ln4_fu_2065_p4);

assign sext_ln75_1_fu_1190_p0 = ni;

assign sext_ln75_1_fu_1190_p1 = sext_ln75_1_fu_1190_p0;

assign sext_ln75_2_fu_1193_p0 = nk;

assign sext_ln75_2_fu_1193_p1 = sext_ln75_2_fu_1193_p0;

assign sext_ln75_3_fu_1187_p0 = nj;

assign sext_ln75_3_fu_1187_p1 = sext_ln75_3_fu_1187_p0;

assign sext_ln75_4_fu_1201_p0 = nk;

assign sext_ln75_4_fu_1201_p1 = sext_ln75_4_fu_1201_p0;

assign sext_ln75_5_fu_1096_p0 = nj;

assign sext_ln75_5_fu_1096_p1 = sext_ln75_5_fu_1096_p0;

assign sext_ln75_6_fu_1100_p0 = ni;

assign sext_ln75_6_fu_1100_p1 = sext_ln75_6_fu_1100_p0;

assign sext_ln75_7_fu_1197_p0 = nk;

assign sext_ln75_7_fu_1197_p1 = sext_ln75_7_fu_1197_p0;

assign sext_ln75_8_fu_1126_p1 = $signed(tmp_2_fu_1116_p4);

assign sext_ln75_9_fu_1160_p1 = $signed(tmp_fu_1150_p4);

assign sext_ln75_fu_1184_p0 = nj;

assign sext_ln75_fu_1184_p1 = sext_ln75_fu_1184_p0;

assign sext_ln85_fu_1420_p1 = $signed(trunc_ln1_fu_1410_p4);

assign sext_ln91_fu_1509_p1 = $signed(tmp_6_fu_1501_p3);

assign shl_ln15_1_fu_1863_p3 = {{add_ln15_2_fu_1859_p2}, {2'd0}};

assign shl_ln1_fu_1664_p3 = {{add_ln15_fu_1660_p2}, {2'd0}};

assign shl_ln2_fu_2052_p3 = {{add_ln52_fu_2048_p2}, {2'd0}};

assign shl_ln_fu_1397_p3 = {{add_ln85_2_fu_1393_p2}, {2'd0}};

assign sub_ln91_1_fu_1469_p2 = (29'd0 - p_lshr_fu_1459_p4);

assign sub_ln91_fu_1454_p2 = ($signed(33'd8589934577) - $signed(sext_ln75_7_reg_2188));

assign tmp_2_cast_fu_1364_p3 = {{trunc_ln86_reg_2282_pp0_iter4_reg}, {4'd0}};

assign tmp_2_fu_1116_p4 = {{add_ln75_1_fu_1110_p2[32:4]}};

assign tmp_3_cast_fu_2019_p3 = {{trunc_ln52_reg_2656_pp3_iter4_reg}, {4'd0}};

assign tmp_3_fu_1434_p1 = nk;

assign tmp_3_fu_1434_p3 = tmp_3_fu_1434_p1[32'd31];

assign tmp_4_fu_1446_p3 = add_ln91_1_fu_1441_p2[32'd32];

assign tmp_5_fu_1475_p4 = {{add_ln91_1_fu_1441_p2[32:4]}};

assign tmp_6_fu_1501_p3 = {{select_ln91_1_fu_1493_p3}, {4'd0}};

assign tmp_fu_1150_p4 = {{add_ln75_2_fu_1144_p2[32:4]}};

assign trunc_ln13_fu_1518_p1 = k_reg_889[61:0];

assign trunc_ln15_2_fu_1677_p4 = {{add_ln15_1_fu_1672_p2[63:2]}};

assign trunc_ln15_3_fu_1876_p4 = {{add_ln15_3_fu_1871_p2[63:2]}};

assign trunc_ln15_fu_1601_p1 = select_ln9_fu_1560_p3[3:0];

assign trunc_ln1_fu_1410_p4 = {{add_ln85_1_fu_1405_p2[63:2]}};

assign trunc_ln45_fu_1243_p1 = select_ln45_1_fu_1235_p3[61:0];

assign trunc_ln4_fu_2065_p4 = {{add_ln52_1_fu_2060_p2[63:2]}};

assign trunc_ln52_fu_1960_p1 = select_ln46_1_fu_1952_p3[3:0];

assign trunc_ln84_fu_1247_p1 = select_ln45_fu_1227_p3[61:0];

assign trunc_ln86_fu_1305_p1 = select_ln80_1_fu_1297_p3[3:0];

assign trunc_ln9_1_fu_1572_p1 = ap_phi_mux_i_phi_fu_916_p4[3:0];

assign trunc_ln9_2_fu_1784_p1 = select_ln9_6_fu_1767_p3[3:0];

assign trunc_ln9_fu_1568_p1 = add_ln9_fu_1548_p2[3:0];

assign zext_ln10_1_fu_1812_p1 = select_ln9_4_reg_2475_pp2_iter4_reg;

assign zext_ln10_fu_1628_p1 = select_ln9_reg_2386;

assign zext_ln13_1_fu_1831_p1 = select_ln9_4_reg_2475_pp2_iter4_reg;

assign zext_ln13_fu_1652_p1 = select_ln9_reg_2386_pp1_iter4_reg;

assign zext_ln46_1_fu_1979_p1 = add_ln46_reg_2634;

assign zext_ln46_2_fu_1964_p1 = select_ln46_1_fu_1952_p3;

assign zext_ln46_fu_1912_p1 = ap_phi_mux_i_1_phi_fu_1036_p4;

assign zext_ln47_fu_1996_p1 = select_ln46_reg_2644;

assign zext_ln50_fu_2040_p1 = select_ln46_reg_2644_pp3_iter4_reg;

assign zext_ln52_1_fu_2035_p1 = add_ln52_2_fu_2029_p2;

assign zext_ln52_fu_2026_p1 = select_ln46_reg_2644_pp3_iter4_reg;

assign zext_ln80_1_fu_1324_p1 = add_ln80_reg_2260;

assign zext_ln80_2_fu_1309_p1 = select_ln80_1_fu_1297_p3;

assign zext_ln80_fu_1257_p1 = ap_phi_mux_ii_phi_fu_859_p4;

assign zext_ln81_fu_1341_p1 = select_ln80_reg_2270;

assign zext_ln84_fu_1385_p1 = select_ln80_reg_2270_pp0_iter4_reg;

assign zext_ln86_1_fu_1380_p1 = add_ln86_fu_1374_p2;

assign zext_ln86_fu_1371_p1 = select_ln80_reg_2270_pp0_iter4_reg;

assign zext_ln9_1_fu_1726_p1 = ap_phi_mux_i_2_phi_fu_976_p4;

assign zext_ln9_2_fu_1611_p1 = add_ln9_reg_2376;

assign zext_ln9_3_fu_1592_p1 = select_ln9_3_fu_1584_p3;

assign zext_ln9_4_fu_1794_p1 = add_ln9_1_reg_2465;

assign zext_ln9_5_fu_1775_p1 = select_ln9_6_fu_1767_p3;

assign zext_ln9_fu_1528_p1 = ap_phi_mux_i_phi_fu_916_p4;

always @ (posedge ap_clk) begin
    sext_ln91_reg_2347[3:0] <= 4'b0000;
end

endmodule //kernel_gemm
