module partsel_00972(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [4:26] x4;
  wire [31:6] x5;
  wire [26:1] x6;
  wire [3:26] x7;
  wire [2:27] x8;
  wire [25:1] x9;
  wire signed [29:6] x10;
  wire [29:0] x11;
  wire signed [7:28] x12;
  wire [0:31] x13;
  wire [3:24] x14;
  wire signed [4:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [2:27] p0 = 667400697;
  localparam [7:28] p1 = 76414278;
  localparam signed [2:25] p2 = 951352156;
  localparam [5:30] p3 = 393380919;
  assign x4 = x2;
  assign x5 = ((x0[22 -: 3] - x2[15 + s0 +: 7]) + (!ctrl[3] || !ctrl[3] && !ctrl[3] ? ((p3[11 + s2] | {2{x4}}) & {2{{(p3 ^ (x4 & p1[20])), (x1 & x1[7 + s0 +: 5])}}}) : {((!ctrl[3] || ctrl[3] && ctrl[3] ? p2[24 + s3 -: 4] : (p0[18 + s3 -: 7] | x0)) + ((x2[16 + s0 -: 1] ^ x1[13 -: 1]) & (p3[12] | p0))), {(p2[1 + s0 -: 3] ^ ((x4[18 + s3] - p2[17]) - p3[13 +: 3])), x4}}));
  assign x6 = (ctrl[1] && !ctrl[0] && !ctrl[2] ? (x3[29 + s2 +: 1] ^ x0[11 +: 4]) : {{{2{(p2[18 +: 4] + p1)}}, {2{(p2 | x3[11 + s0])}}}, p0});
  assign x7 = {2{(x5[20] + (p0[15] | x3))}};
  assign x8 = {2{x1}};
  assign x9 = p2[13 -: 1];
  assign x10 = (ctrl[2] || ctrl[3] && ctrl[1] ? x9[7 + s0] : x1[10 + s1 -: 3]);
  assign x11 = {(!ctrl[0] || ctrl[1] && ctrl[1] ? x7[0 + s0 +: 2] : x3[8 + s3]), (ctrl[1] || ctrl[0] && !ctrl[2] ? (x0 - (x5[16 + s3] & x2[16 -: 4])) : x3[10 + s2])};
  assign x12 = {(x6[6 + s0] - (p3[29 + s2 -: 6] ^ x7[16 + s0 +: 7])), {p0, p3[13 + s1]}};
  assign x13 = {((x5[12 +: 4] + x3[22 -: 3]) | p1), p2[21 + s0 -: 3]};
  assign x14 = x8;
  assign x15 = (ctrl[1] && !ctrl[2] || !ctrl[2] ? (x9[1 + s1 +: 3] | {{2{(p2[8 +: 1] ^ x13)}}, x5[6 + s2 +: 4]}) : ({x13[14], {2{(ctrl[2] && ctrl[3] || ctrl[2] ? (p0[26 + s3 -: 7] & p2[22]) : p3[28 + s0 +: 4])}}} - x2[8 +: 3]));
  assign y0 = x4[29 + s2 +: 6];
  assign y1 = p1[21 -: 4];
  assign y2 = x15;
  assign y3 = (p1 | x12[16 +: 1]);
endmodule
