<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>libregalloc: r_regalloc.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>r_regalloc.h</h1><a href="r__regalloc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*****************************************************************************\</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> *                    Illinois Open Source License</span>
<a name="l00004"></a>00004 <span class="comment"> *                     University of Illinois/NCSA</span>
<a name="l00005"></a>00005 <span class="comment"> *                         Open Source License</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * Copyright (c) 2004, The University of Illinois at Urbana-Champaign.</span>
<a name="l00008"></a>00008 <span class="comment"> * All rights reserved.</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> * Developed by:             </span>
<a name="l00011"></a>00011 <span class="comment"> *</span>
<a name="l00012"></a>00012 <span class="comment"> *              IMPACT Research Group</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *              University of Illinois at Urbana-Champaign</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> *              http://www.crhc.uiuc.edu/IMPACT</span>
<a name="l00017"></a>00017 <span class="comment"> *              http://www.gelato.org</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> * Permission is hereby granted, free of charge, to any person</span>
<a name="l00020"></a>00020 <span class="comment"> * obtaining a copy of this software and associated documentation</span>
<a name="l00021"></a>00021 <span class="comment"> * files (the "Software"), to deal with the Software without</span>
<a name="l00022"></a>00022 <span class="comment"> * restriction, including without limitation the rights to use, copy,</span>
<a name="l00023"></a>00023 <span class="comment"> * modify, merge, publish, distribute, sublicense, and/or sell copies</span>
<a name="l00024"></a>00024 <span class="comment"> * of the Software, and to permit persons to whom the Software is</span>
<a name="l00025"></a>00025 <span class="comment"> * furnished to do so, subject to the following conditions:</span>
<a name="l00026"></a>00026 <span class="comment"> *</span>
<a name="l00027"></a>00027 <span class="comment"> * Redistributions of source code must retain the above copyright</span>
<a name="l00028"></a>00028 <span class="comment"> * notice, this list of conditions and the following disclaimers.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * Redistributions in binary form must reproduce the above copyright</span>
<a name="l00031"></a>00031 <span class="comment"> * notice, this list of conditions and the following disclaimers in</span>
<a name="l00032"></a>00032 <span class="comment"> * the documentation and/or other materials provided with the</span>
<a name="l00033"></a>00033 <span class="comment"> * distribution.</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> * Neither the names of the IMPACT Research Group, the University of</span>
<a name="l00036"></a>00036 <span class="comment"> * Illinois, nor the names of its contributors may be used to endorse</span>
<a name="l00037"></a>00037 <span class="comment"> * or promote products derived from this Software without specific</span>
<a name="l00038"></a>00038 <span class="comment"> * prior written permission.  THE SOFTWARE IS PROVIDED "AS IS",</span>
<a name="l00039"></a>00039 <span class="comment"> * WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT</span>
<a name="l00040"></a>00040 <span class="comment"> * LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A</span>
<a name="l00041"></a>00041 <span class="comment"> * PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE</span>
<a name="l00042"></a>00042 <span class="comment"> * CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES</span>
<a name="l00043"></a>00043 <span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</span>
<a name="l00044"></a>00044 <span class="comment"> * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE</span>
<a name="l00045"></a>00045 <span class="comment"> * OR THE USE OR OTHER DEALINGS WITH THE SOFTWARE.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment">\*****************************************************************************/</span>
<a name="l00048"></a>00048 <span class="comment">/*============================================================================</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> *      File :          r_regalloc.h</span>
<a name="l00051"></a>00051 <span class="comment"> *      Description :   Contains all structure definitions required by</span>
<a name="l00052"></a>00052 <span class="comment"> *                      the register allocator</span>
<a name="l00053"></a>00053 <span class="comment"> *      Creation Date : July 10, 1991</span>
<a name="l00054"></a>00054 <span class="comment"> *      Author :        Richard Hank, Wen-mei Hwu</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * Revision 4.0  95/01/10  17:35:19  17:35:19  hank (Richard E. Hank)</span>
<a name="l00057"></a>00057 <span class="comment"> * - Changes consistent with register allocator revisions.</span>
<a name="l00058"></a>00058 <span class="comment"> *   ( see comments for r_regalloc.c version 4.0 )</span>
<a name="l00059"></a>00059 <span class="comment"> *</span>
<a name="l00060"></a>00060 <span class="comment"> * Revision 3.0  94/03/16  20:59:00  20:59:00  hank (Richard E. Hank)</span>
<a name="l00061"></a>00061 <span class="comment"> * - Changes consistent with register allocator revisions.</span>
<a name="l00062"></a>00062 <span class="comment"> *  ( see comments for r_regalloc.c version 3.0 )"</span>
<a name="l00063"></a>00063 <span class="comment"> *</span>
<a name="l00064"></a>00064 <span class="comment"> * Revision 2.0  93/06/14  21:58:17  21:58:17  hank (Richard E. Hank)</span>
<a name="l00065"></a>00065 <span class="comment"> * "- Changes consistent with register allocator revisions.</span>
<a name="l00066"></a>00066 <span class="comment"> *    ( see comments for r_regalloc.c version 2.0 )"</span>
<a name="l00067"></a>00067 <span class="comment"> *</span>
<a name="l00068"></a>00068 <span class="comment"> * Revision 1.1  93/04/19  12:57:01  12:57:01  hank (Richard E. Hank)</span>
<a name="l00069"></a>00069 <span class="comment"> * Initial revision</span>
<a name="l00070"></a>00070 <span class="comment"> *</span>
<a name="l00071"></a>00071 <span class="comment"> *===========================================================================*/</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="preprocessor">#ifndef R_REGALLOC_H</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define R_REGALLOC_H</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">/* 10/29/02 REK Adding config.h */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#include &lt;config.h&gt;</span>
<a name="l00078"></a>00078 <span class="preprocessor">#include &lt;Lcode/l_main.h&gt;</span>
<a name="l00079"></a>00079 <span class="preprocessor">#include &lt;library/stack.h&gt;</span>
<a name="l00080"></a>00080 <span class="preprocessor">#include &lt;library/heap.h&gt;</span>
<a name="l00081"></a>00081 <span class="preprocessor">#include &lt;library/set.h&gt;</span>
<a name="l00082"></a>00082 <span class="preprocessor">#include &lt;library/i_list.h&gt;</span>
<a name="l00083"></a>00083 <span class="preprocessor">#include &lt;machine/lmdes.h&gt;</span>
<a name="l00084"></a>00084 <span class="preprocessor">#include &lt;Lcode/l_region.h&gt;</span>
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <span class="comment">/*==========================================================================*</span>
<a name="l00087"></a>00087 <span class="comment"> * REGISTER ALLOCATOR USER INTERFACE FUNCTIONS,STRUCTURES, AND INSTRUCTIONS *</span>
<a name="l00088"></a>00088 <span class="comment"> *==========================================================================*/</span>
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="comment">/*</span>
<a name="l00091"></a>00091 <span class="comment"> * Register Bank Definition:</span>
<a name="l00092"></a>00092 <span class="comment"> *</span>
<a name="l00093"></a>00093 <span class="comment"> *     The register allocator allocates registers from a linear</span>
<a name="l00094"></a>00094 <span class="comment"> *     virtual register file, with the registers numbered from</span>
<a name="l00095"></a>00095 <span class="comment"> *     R[0..N].  Mapped onto this virtual register file is a series of</span>
<a name="l00096"></a>00096 <span class="comment"> *     register banks, defined by the user which represent the</span>
<a name="l00097"></a>00097 <span class="comment"> *     physical register configuration of the target processor.</span>
<a name="l00098"></a>00098 <span class="comment"> *</span>
<a name="l00099"></a>00099 <span class="comment"> *     Each register bank is uniquely defined by two paramters:</span>
<a name="l00100"></a>00100 <span class="comment"> *        1) CLASS      - either caller or callee saved</span>
<a name="l00101"></a>00101 <span class="comment"> *        2) TYPE       - data type ( i.e. int, float, double, or quad )</span>
<a name="l00102"></a>00102 <span class="comment"> *</span>
<a name="l00103"></a>00103 <span class="comment"> *     In addition to the above parameters there are 3 more parameters, which</span>
<a name="l00104"></a>00104 <span class="comment"> *     describe the mapping of the banks into the virtual register file.</span>
<a name="l00105"></a>00105 <span class="comment"> *        3) NUM_REG    - number of registers in the bank</span>
<a name="l00106"></a>00106 <span class="comment"> *        4) REG_SIZE   - number of registers in the virtual file required by</span>
<a name="l00107"></a>00107 <span class="comment"> *                        each register in the bank</span>
<a name="l00108"></a>00108 <span class="comment"> *        5) OVERLAP    - describes the overlap conditions for example</span>
<a name="l00109"></a>00109 <span class="comment"> *                        float and double register files typically overlap.</span>
<a name="l00110"></a>00110 <span class="comment"> *</span>
<a name="l00111"></a>00111 <span class="comment"> *      Also, so that the register allocator may return actual machine</span>
<a name="l00112"></a>00112 <span class="comment"> *      register numbers to the code generator, an array of integers</span>
<a name="l00113"></a>00113 <span class="comment"> *      called a register * map is also required for each bank.</span>
<a name="l00114"></a>00114 <span class="comment"> *</span>
<a name="l00115"></a>00115 <span class="comment"> *      Finally, the register allocator requires a Set * so that it</span>
<a name="l00116"></a>00116 <span class="comment"> *      may return the set of registers used from each register bank.</span>
<a name="l00117"></a>00117 <span class="comment"> *</span>
<a name="l00118"></a>00118 <span class="comment"> *      The following is an example of one way to define the register</span>
<a name="l00119"></a>00119 <span class="comment"> *      configuration of the MIPS processor to the register allocator:</span>
<a name="l00120"></a>00120 <span class="comment"> *</span>
<a name="l00121"></a>00121 <span class="comment"> *      class, type, base_index, num_reg, reg_size, reg_map</span>
<a name="l00122"></a>00122 <span class="comment"> *</span>
<a name="l00123"></a>00123 <span class="comment"> * R_define_physical_bank( R_CALLER, R_INT, 8, 1, R_OVERLAP_INT, </span>
<a name="l00124"></a>00124 <span class="comment"> *                          caller_int_map, &amp;clri_set);</span>
<a name="l00125"></a>00125 <span class="comment"> * R_define_physical_bank( R_CALLER, R_FLOAT, 4, 1, </span>
<a name="l00126"></a>00126 <span class="comment"> *                         R_OVERLAP_FLOAT|R_OVERLAP_DOUBLE, </span>
<a name="l00127"></a>00127 <span class="comment"> *                          caller_flt_map, &amp;clrf_set);</span>
<a name="l00128"></a>00128 <span class="comment"> * R_define_physical_bank( R_CALLER, R_DOUBLE, 4, 1, </span>
<a name="l00129"></a>00129 <span class="comment"> *                         R_OVERLAP_FLOAT|R_OVERLAP_DOUBLE, </span>
<a name="l00130"></a>00130 <span class="comment"> *                          caller_flt_map, &amp;clrf_set );</span>
<a name="l00131"></a>00131 <span class="comment"> * R_define_physical_bank( R_CALLEE, R_INT, 9, 1, R_OVERLAP_INT,</span>
<a name="l00132"></a>00132 <span class="comment"> *                          callee_int_map, &amp;clei_set);</span>
<a name="l00133"></a>00133 <span class="comment"> * R_define_physical_bank( R_CALLEE, R_FLOAT, 6, 1, </span>
<a name="l00134"></a>00134 <span class="comment"> *                         R_OVERLAP_FLOAT|R_OVERLAP_DOUBLE,</span>
<a name="l00135"></a>00135 <span class="comment"> *                          callee_flt_map, &amp;clef_set);</span>
<a name="l00136"></a>00136 <span class="comment"> * R_define_physical_bank( R_CALLEE, R_DOUBLE, 6, 1, </span>
<a name="l00137"></a>00137 <span class="comment"> *                         R_OVERLAP_FLOAT|R_OVERLAP_DOUBLE,</span>
<a name="l00138"></a>00138 <span class="comment"> *                          callee_flt_map, &amp;clef_set );</span>
<a name="l00139"></a>00139 <span class="comment"> *</span>
<a name="l00140"></a>00140 <span class="comment"> *      NOTE: It is highly recommended that the register maps provided to *</span>
<a name="l00141"></a>00141 <span class="comment"> *             the register allocator have the property that registers</span>
<a name="l00142"></a>00142 <span class="comment"> *             in non-overlapping banks have unique numbers, so that</span>
<a name="l00143"></a>00143 <span class="comment"> *             the register usage information returned by the register</span>
<a name="l00144"></a>00144 <span class="comment"> *             allocator * will be correct.  * If this is not done,</span>
<a name="l00145"></a>00145 <span class="comment"> *             register allocation will be done properly, but it will</span>
<a name="l00146"></a>00146 <span class="comment"> *             make creating your prologue much more difficult</span>
<a name="l00147"></a>00147 <span class="comment"> *      </span>
<a name="l00148"></a>00148 <span class="comment"> *      Register Maps:</span>
<a name="l00149"></a>00149 <span class="comment"> *      int caller_int_map[] = { 8, 9, 10, 11, 12, 13, 14, 15, 16 };</span>
<a name="l00150"></a>00150 <span class="comment"> *      int callee_int_map[] = { 16, 17, 18, 19, 20, 21, 22, 23, 30 };</span>
<a name="l00151"></a>00151 <span class="comment"> *      int caller_flt_map[] = { 8, 10, 16, 18 };</span>
<a name="l00152"></a>00152 <span class="comment"> *      int callee_flt_map[] = { 20, 22, 24, 26, 28, 30 }; </span>
<a name="l00153"></a>00153 <span class="comment"> *         ( as per the above note, the flt maps should have each number</span>
<a name="l00154"></a>00154 <span class="comment"> *           incremented by an amount which makes them unique from the </span>
<a name="l00155"></a>00155 <span class="comment"> *           integer banks )</span>
<a name="l00156"></a>00156 <span class="comment"> * </span>
<a name="l00157"></a>00157 <span class="comment"> *      Macroregister Banks:</span>
<a name="l00158"></a>00158 <span class="comment"> *      </span>
<a name="l00159"></a>00159 <span class="comment"> *      Macroregister banks are defined exactly as above, using the</span>
<a name="l00160"></a>00160 <span class="comment"> *      bank class * names: R_MACRO_CALLER and R_MACRO_CALLEE.  There</span>
<a name="l00161"></a>00161 <span class="comment"> *      is one exception, the * register map array for macroregisters</span>
<a name="l00162"></a>00162 <span class="comment"> *      must contain the macro register * name rather that the</span>
<a name="l00163"></a>00163 <span class="comment"> *      processor register name.</span>
<a name="l00164"></a>00164 <span class="comment"> *</span>
<a name="l00165"></a>00165 <span class="comment"> *      Example:</span>
<a name="l00166"></a>00166 <span class="comment"> *      int caller_macro_map[] = { L_MAC_P0, L_MAC_P1, L_MAC_P2, L_MAC_P3 }; */</span>
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 <span class="comment">/*============================</span>
<a name="l00169"></a>00169 <span class="comment"> *  REGISTER BANK DEFINITION  </span>
<a name="l00170"></a>00170 <span class="comment"> *============================*/</span>
<a name="l00171"></a><a class="code" href="r__regalloc_8h.html#7c468fc7c6e758b083123b78772165b9">00171</a> <span class="preprocessor">#define R_NUM_CLASS     5</span>
<a name="l00172"></a><a class="code" href="r__regalloc_8h.html#30a850cab48e3b5e8701380cde56af69">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define R_TYPE_INC      R_NUM_CLASS</span>
<a name="l00173"></a><a class="code" href="r__regalloc_8h.html#a5ac30e8fc7a406f73b64bbf5b924d1d">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define R_NUM_TYPES     7       </span><span class="comment">/* number of bank data types */</span>
<a name="l00174"></a><a class="code" href="r__regalloc_8h.html#c2e5aad226c2723cad642ac4f608c658">00174</a> <span class="preprocessor">#define R_MAX_BANK      (R_NUM_TYPES*R_NUM_CLASS)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a><a class="code" href="structR__Physical__Bank.html">00176</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structR__Physical__Bank.html">R_Physical_Bank</a>
<a name="l00177"></a>00177 {
<a name="l00178"></a><a class="code" href="structR__Physical__Bank.html#2a6544d63fa9ff99ee09a169dfeb7cf9">00178</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#2a6544d63fa9ff99ee09a169dfeb7cf9">defined</a>;
<a name="l00179"></a><a class="code" href="structR__Physical__Bank.html#b6b3ef66fb73b3de73780049a8f8d01f">00179</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#b6b3ef66fb73b3de73780049a8f8d01f">rclass</a>;                 <span class="comment">/* rclass may be: R_CALLER, R_CALLEE      */</span>
<a name="l00180"></a><a class="code" href="structR__Physical__Bank.html#21bd06d14fd4c812d6819318d382d3da">00180</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#21bd06d14fd4c812d6819318d382d3da">type</a>;                   <span class="comment">/* type: R_INT, R_FLOAT, etc.             */</span>
<a name="l00181"></a><a class="code" href="structR__Physical__Bank.html#f503ae63f0a2adc1a850edb54e816aeb">00181</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#f503ae63f0a2adc1a850edb54e816aeb">num_reg</a>;                <span class="comment">/* max number of registers in bank        */</span>
<a name="l00182"></a><a class="code" href="structR__Physical__Bank.html#353a159082bc284531fd6f00e4a62bd3">00182</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#353a159082bc284531fd6f00e4a62bd3">num_rot_reg</a>;            <span class="comment">/* number of rotating registers in bank   */</span>
<a name="l00183"></a><a class="code" href="structR__Physical__Bank.html#828c0b8ae82a7e380dca07eb3709ebfb">00183</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#828c0b8ae82a7e380dca07eb3709ebfb">rot_reg_ofs</a>;            <span class="comment">/* offs. into reg map of the </span>
<a name="l00184"></a>00184 <span class="comment">                                   start of rot regs                      */</span>
<a name="l00185"></a><a class="code" href="structR__Physical__Bank.html#d5041421a11eced3af253ed438ee18ce">00185</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#d5041421a11eced3af253ed438ee18ce">num_rot_reg_alloc</a>;      <span class="comment">/* multiple of rot regs that must </span>
<a name="l00186"></a>00186 <span class="comment">                                   be allocated                           */</span>
<a name="l00187"></a><a class="code" href="structR__Physical__Bank.html#6ab7ca70d0a649e998a80cd8d1fa318f">00187</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#6ab7ca70d0a649e998a80cd8d1fa318f">reg_size</a>;               <span class="comment">/* size of registers in bank              */</span>
<a name="l00188"></a><a class="code" href="structR__Physical__Bank.html#86f7a4fc394d347f974cc02e86d7616d">00188</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#86f7a4fc394d347f974cc02e86d7616d">overlap</a>;
<a name="l00189"></a><a class="code" href="structR__Physical__Bank.html#f92be8cca3512fccd4751a8bc153f6c0">00189</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#f92be8cca3512fccd4751a8bc153f6c0">global_overlap</a>;
<a name="l00190"></a><a class="code" href="structR__Physical__Bank.html#8c9c809af492184af5f849ada9c3b219">00190</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Physical__Bank.html#8c9c809af492184af5f849ada9c3b219">base_index</a>;               <span class="comment">/* offset into register map               */</span>
<a name="l00191"></a><a class="code" href="structR__Physical__Bank.html#26ddb208e52399c34b1e0c0571e1b7da">00191</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/structstack__hdr.html">Stack</a> *<a class="code" href="structR__Physical__Bank.html#26ddb208e52399c34b1e0c0571e1b7da">avail_reg</a>;
<a name="l00192"></a><a class="code" href="structR__Physical__Bank.html#35141d58063181682deec382d1cd2c5b">00192</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/structstack__hdr.html">Stack</a> *<a class="code" href="structR__Physical__Bank.html#35141d58063181682deec382d1cd2c5b">alloc_reg</a>;
<a name="l00193"></a><a class="code" href="structR__Physical__Bank.html#692459b96a5dbf06f6ac88a7f48409e1">00193</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Physical__Bank.html#692459b96a5dbf06f6ac88a7f48409e1">alloc_init</a>;
<a name="l00194"></a><a class="code" href="structR__Physical__Bank.html#b4d4ad7ff5c5dfa24386165515652e46">00194</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Physical__Bank.html#b4d4ad7ff5c5dfa24386165515652e46">mask</a>;                     <span class="comment">/* member register mask */</span>
<a name="l00195"></a><a class="code" href="structR__Physical__Bank.html#fb6da27fd0c9bf2cf483898592ba6095">00195</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Physical__Bank.html#fb6da27fd0c9bf2cf483898592ba6095">overlap_cnt</a>[<a class="code" href="r__regalloc_8h.html#a5ac30e8fc7a406f73b64bbf5b924d1d">R_NUM_TYPES</a>];
<a name="l00196"></a>00196 
<a name="l00197"></a><a class="code" href="structR__Physical__Bank.html#f4b1e21e6915f8a38dd862f368d1b5ab">00197</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> *<a class="code" href="structR__Physical__Bank.html#f4b1e21e6915f8a38dd862f368d1b5ab">used_reg</a>;
<a name="l00198"></a>00198 
<a name="l00199"></a><a class="code" href="structR__Physical__Bank.html#a2527f118c4fcbcc15225e25b2671fed">00199</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Physical__Bank.html#a2527f118c4fcbcc15225e25b2671fed">max</a>;                      <span class="comment">/* internally defined fields */</span>
<a name="l00200"></a><a class="code" href="structR__Physical__Bank.html#aee5da75a1d359572cd65c479c230143">00200</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Physical__Bank.html#aee5da75a1d359572cd65c479c230143">res_inc</a>;
<a name="l00201"></a>00201 }
<a name="l00202"></a>00202 <a class="code" href="structR__Physical__Bank.html">R_Physical_Bank</a>;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">"C"</span>
<a name="l00206"></a>00206 {
<a name="l00207"></a>00207 <span class="preprocessor">#endif</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a>00209   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#77bb074b57a3da884f01cd0b7cac922f">R_global_overlap</a>[];
<a name="l00210"></a>00210   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#b45cd8d9d1a23c5bd6557f3c9bedf0b0">R_max_overlap_size</a>[];
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>}
<a name="l00214"></a>00214 <span class="preprocessor">#endif</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="comment">/* </span>
<a name="l00217"></a>00217 <span class="comment"> *  Register Bank Class </span>
<a name="l00218"></a>00218 <span class="comment"> */</span>
<a name="l00219"></a><a class="code" href="r__regalloc_8h.html#8ee379b39a84fa159b2e2728293a12ee">00219</a> <span class="preprocessor">#define R_CALLER           0    </span><span class="comment">/* caller saved register bank            */</span>
<a name="l00220"></a><a class="code" href="r__regalloc_8h.html#ef5ee9ec63b25f4f22b01f0ae1f4f7c3">00220</a> <span class="preprocessor">#define R_CALLEE           1    </span><span class="comment">/* callee saved register bank            */</span>
<a name="l00221"></a><a class="code" href="r__regalloc_8h.html#7e79950b2a2e9a13850c80824635b176">00221</a> <span class="preprocessor">#define R_SPILL            2    </span><span class="comment">/* spill register bank                   */</span>
<a name="l00222"></a><a class="code" href="r__regalloc_8h.html#4816155f3da0373280325b8def30844a">00222</a> <span class="preprocessor">#define R_MACRO_CALLER     3    </span><span class="comment">/* caller saved macro register bank      */</span>
<a name="l00223"></a><a class="code" href="r__regalloc_8h.html#06ff3fe294594741632fdd172e236c33">00223</a> <span class="preprocessor">#define R_MACRO_CALLEE     4    </span><span class="comment">/* callee saved macro register bank      */</span>
<a name="l00224"></a>00224 
<a name="l00225"></a><a class="code" href="r__regalloc_8h.html#960db348dbea6b1656db26d15b11fd72">00225</a> <span class="preprocessor">#define R_PREFER_SPILL  -1</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a>00227 <span class="comment">/*</span>
<a name="l00228"></a>00228 <span class="comment"> * Register Bank Type </span>
<a name="l00229"></a>00229 <span class="comment"> */</span>
<a name="l00230"></a><a class="code" href="r__regalloc_8h.html#5fe067a23b05f3bc547b85a04c26acda">00230</a> <span class="preprocessor">#define R_PREDICATE     0</span>
<a name="l00231"></a><a class="code" href="r__regalloc_8h.html#acb6838ac242e446e931dd32a87333cf">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define R_INT           5</span>
<a name="l00232"></a><a class="code" href="r__regalloc_8h.html#3d018b79b3eec30b6a14c8b4ff5a9123">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define R_FLOAT         10</span>
<a name="l00233"></a><a class="code" href="r__regalloc_8h.html#38761686c8b8293b31fb5a57cd529c92">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define R_DOUBLE        15</span>
<a name="l00234"></a><a class="code" href="r__regalloc_8h.html#d952cc9790292c9732a3dc5e9b11d1f2">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define R_BTR           20</span>
<a name="l00235"></a><a class="code" href="r__regalloc_8h.html#a55345e3b97f2cd90611c5a97999a48d">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define R_QUAD          25</span>
<a name="l00236"></a><a class="code" href="r__regalloc_8h.html#b80ba431e49ac1f79145afafe3fde93c">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define R_POINTER       30</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a>00238 <span class="comment">/*</span>
<a name="l00239"></a>00239 <span class="comment"> * Register Bank Overlap</span>
<a name="l00240"></a>00240 <span class="comment"> */</span>
<a name="l00241"></a><a class="code" href="r__regalloc_8h.html#ac906f27db11740d7949f4954ceab84b">00241</a> <span class="preprocessor">#define R_OVERLAP_PREDICATE     0x01</span>
<a name="l00242"></a><a class="code" href="r__regalloc_8h.html#50db5ca5a780b43f3544105deed28599">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OVERLAP_INT           0x02</span>
<a name="l00243"></a><a class="code" href="r__regalloc_8h.html#3269b3446c26991b694a48593efc3368">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OVERLAP_FLOAT         0x04</span>
<a name="l00244"></a><a class="code" href="r__regalloc_8h.html#f18adf94e4ed40b9f4f4af2601c3f204">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OVERLAP_DOUBLE        0x08</span>
<a name="l00245"></a><a class="code" href="r__regalloc_8h.html#917af45a185cb780374de53f599f0753">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OVERLAP_BTR           0x10</span>
<a name="l00246"></a><a class="code" href="r__regalloc_8h.html#9f25c7d8017f92e0848cf2526f7e5226">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OVERLAP_QUAD          0x20</span>
<a name="l00247"></a><a class="code" href="r__regalloc_8h.html#cd15c4c66329039f78debedd0dc8871b">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OVERLAP_POINTER       0x40</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00249"></a>00249 <span class="comment">/*============================</span>
<a name="l00250"></a>00250 <span class="comment"> *  REGISTER ALLOCATION  </span>
<a name="l00251"></a>00251 <span class="comment"> *============================*/</span>
<a name="l00252"></a><a class="code" href="structR__Alloc__Info.html">00252</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structR__Alloc__Info.html">R_Alloc_Info</a>
<a name="l00253"></a>00253 {
<a name="l00254"></a><a class="code" href="structR__Alloc__Info.html#afbf1fbe2ce676bc53b5bbf5e7687f3c">00254</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Alloc__Info.html#afbf1fbe2ce676bc53b5bbf5e7687f3c">n_caller_used</a>;            <span class="comment">/* number caller registers used        */</span>
<a name="l00255"></a><a class="code" href="structR__Alloc__Info.html#0a6900705e2215eb1bde3bf9c046d914">00255</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Alloc__Info.html#0a6900705e2215eb1bde3bf9c046d914">n_callee_used</a>;            <span class="comment">/* number callee registers used        */</span>
<a name="l00256"></a><a class="code" href="structR__Alloc__Info.html#4a46561deee92392494776a4a813d097">00256</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Alloc__Info.html#4a46561deee92392494776a4a813d097">callee_used</a>;              <span class="comment">/* callee registers used               */</span>
<a name="l00257"></a><a class="code" href="structR__Alloc__Info.html#7abaca33e0d1e99cd5ddc32b54a5d8f0">00257</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Alloc__Info.html#7abaca33e0d1e99cd5ddc32b54a5d8f0">caller_used</a>;              <span class="comment">/* caller registers used               */</span>
<a name="l00258"></a><a class="code" href="structR__Alloc__Info.html#fdca88fbb55977de18471dbf39eee4fb">00258</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Alloc__Info.html#fdca88fbb55977de18471dbf39eee4fb">swap_size</a>;                <span class="comment">/* total swap space size =             */</span>
<a name="l00259"></a>00259   <span class="comment">/*       spilled live range + swap reg */</span>
<a name="l00260"></a><a class="code" href="structR__Alloc__Info.html#da7fc27852ad89d8fe450dbbb5246f47">00260</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Alloc__Info.html#da7fc27852ad89d8fe450dbbb5246f47">swap_offset</a>;              <span class="comment">/* loc in swap space for callee swap   */</span>
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <a class="code" href="structR__Alloc__Info.html">R_Alloc_Info</a>;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 
<a name="l00265"></a><a class="code" href="r__regalloc_8h.html#eed56d7c3b732db6229cb720584aaffe">00265</a> <span class="preprocessor">#define R_SPILL_CODE            0</span>
<a name="l00266"></a><a class="code" href="r__regalloc_8h.html#e8d182e42fd4b9e5933eb1395da6e6ab">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define R_JSR_SAVE_CODE         1</span>
<a name="l00267"></a><a class="code" href="r__regalloc_8h.html#25ebed91c6e85fbf2bed2977d52ec4e4">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define R_CALLEE_SAVE_CODE      2</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>
<a name="l00269"></a>00269 <span class="comment">/* Virtual Register Flags */</span>
<a name="l00270"></a><a class="code" href="r__regalloc_8h.html#0488c162a30b0e19789f7ed782e50e3b">00270</a> <span class="preprocessor">#define R_UNCONSTRAINED         0x1</span>
<a name="l00271"></a><a class="code" href="r__regalloc_8h.html#592e5af0fc7d8acfa696b84184e671b3">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define R_CONSTANT              0x2</span>
<a name="l00272"></a><a class="code" href="r__regalloc_8h.html#8ed8b0c1661069e068898fb73c0a58e8">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define R_SPILLED               0x4</span>
<a name="l00273"></a><a class="code" href="r__regalloc_8h.html#cefa5449da5ae235059aca331ab1ffcc">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define R_CB_SPLIT              0x8</span>
<a name="l00274"></a><a class="code" href="r__regalloc_8h.html#989753383b7bc648dc59352485f19043">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define R_INSTR_SPLIT           0x10</span>
<a name="l00275"></a><a class="code" href="r__regalloc_8h.html#4ecf35dfd6b7766a10185123be87429a">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define R_PREALLOCATED_MACRO    0x20</span>
<a name="l00276"></a><a class="code" href="r__regalloc_8h.html#3b1103bc13892c3e855cfa4c3a2a9100">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define R_PA_HACK               0x40</span>
<a name="l00277"></a><a class="code" href="r__regalloc_8h.html#6e8e323f6e7901a0cba59593f8721d54">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define R_MCB_PRELOAD           0x80</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>
<a name="l00279"></a><a class="code" href="r__regalloc_8h.html#a6cde4579456921fec98ee290daca821">00279</a> <span class="preprocessor">#define R_CONTAINS_JSR          0x100</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>
<a name="l00281"></a><a class="code" href="r__regalloc_8h.html#4a38eb6e49c1dc696cce5839f08cbb0e">00281</a> <span class="preprocessor">#define R_LIVE_OUTSIDE_REGION   0x1000</span>
<a name="l00282"></a><a class="code" href="r__regalloc_8h.html#5a89bf1e821d51a3d5f1addd453fbd1c">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define R_PREALLOCATED_FLYBY    0x2000</span>
<a name="l00283"></a><a class="code" href="r__regalloc_8h.html#9b1705644580fd07cd64aceff34fb1e7">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define R_REGION_CONSTRAINED    0x4000</span>
<a name="l00284"></a><a class="code" href="r__regalloc_8h.html#4c7b72b10e355f8e5e371482b71d5bc6">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define R_CURRENT_VREG          0x8000</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a><a class="code" href="structR__Reg.html">00286</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structR__Reg.html">R_Reg</a> {
<a name="l00287"></a><a class="code" href="structR__Reg.html#fd1841724c288ff3f4d3802d52df24ca">00287</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Reg.html#fd1841724c288ff3f4d3802d52df24ca">index</a>;                    <span class="comment">/* virtual register number        */</span>
<a name="l00288"></a><a class="code" href="structR__Reg.html#c921ae02a10b8e7fcf2c0ccc10fe5404">00288</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="structR__Reg.html#c921ae02a10b8e7fcf2c0ccc10fe5404">flags</a>;         <span class="comment">/* ????  */</span>
<a name="l00289"></a><a class="code" href="structR__Reg.html#3c60154df17cacf69359a1213d62ed62">00289</a>   <span class="keywordtype">char</span> <a class="code" href="structR__Reg.html#3c60154df17cacf69359a1213d62ed62">rclass</a>;                  <span class="comment">/* virtual register class         */</span>
<a name="l00290"></a><a class="code" href="structR__Reg.html#8fb89a4e3aecd604da56c67ef8aba11d">00290</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="structR__Reg.html#8fb89a4e3aecd604da56c67ef8aba11d">type</a>;           <span class="comment">/* virtual register type          */</span>
<a name="l00291"></a><a class="code" href="structR__Reg.html#0bcd81c95d4df3bcfeda54c890a94004">00291</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="structR__Reg.html#0bcd81c95d4df3bcfeda54c890a94004">size</a>;           <span class="comment">/* number of bank registers req'd */</span>
<a name="l00292"></a>00292 
<a name="l00293"></a><a class="code" href="structR__Reg.html#e5352d099c8591d0851dc053cd15e5d5">00293</a>   <span class="keywordtype">char</span> <a class="code" href="structR__Reg.html#e5352d099c8591d0851dc053cd15e5d5">caller_benefit</a>;          <span class="comment">/* positive if beneficial to use</span>
<a name="l00294"></a>00294 <span class="comment">                                 * caller-saved register          */</span>
<a name="l00295"></a><a class="code" href="structR__Reg.html#60bb521ba5f19bcaf9f69eccaee58ad7">00295</a>   <span class="keywordtype">char</span> <a class="code" href="structR__Reg.html#60bb521ba5f19bcaf9f69eccaee58ad7">callee_benefit</a>;          <span class="comment">/* positive if beneficial to use</span>
<a name="l00296"></a>00296 <span class="comment">                                 * callee-saved register          */</span>
<a name="l00297"></a>00297 
<a name="l00298"></a><a class="code" href="structR__Reg.html#9e8ee5633b03bc357ecae77bf8a1a350">00298</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Reg.html#9e8ee5633b03bc357ecae77bf8a1a350">base_index</a>;             <span class="comment">/* offset into register bank      */</span>
<a name="l00299"></a><a class="code" href="structR__Reg.html#d4e50211b7024bf2935519cda4f8f002">00299</a>   <span class="keywordtype">short</span> <a class="code" href="structR__Reg.html#d4e50211b7024bf2935519cda4f8f002">phys_reg</a>;
<a name="l00300"></a><a class="code" href="structR__Reg.html#9cc6b324e182eef50ec102fd0baf8c8e">00300</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Reg.html#9cc6b324e182eef50ec102fd0baf8c8e">spill_loc</a>;                <span class="comment">/* spill location of live range   */</span>
<a name="l00301"></a>00301 
<a name="l00302"></a><a class="code" href="structR__Reg.html#44fee66ef752ebd9a7b352d7bbead74b">00302</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#44fee66ef752ebd9a7b352d7bbead74b">def_instr</a>;
<a name="l00303"></a><a class="code" href="structR__Reg.html#7654d5589117662ab0aeb2becbc55eae">00303</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#7654d5589117662ab0aeb2becbc55eae">ref_instr</a>;                <span class="comment">/* vreg referencing instructions  */</span>
<a name="l00304"></a><a class="code" href="structR__Reg.html#9373a963121acbf1deeff9fe1f3bd3d8">00304</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#9373a963121acbf1deeff9fe1f3bd3d8">live_range</a>;               <span class="comment">/* instructions w/in live range   */</span>
<a name="l00305"></a><a class="code" href="structR__Reg.html#1f3a006d48563af7b644c953bfd44651">00305</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#1f3a006d48563af7b644c953bfd44651">live_range_uncond</a>;        <span class="comment">/* instructions w/in live range on</span>
<a name="l00306"></a>00306 <span class="comment">                                 * TRUE predicate (for pred regs.)*/</span>
<a name="l00307"></a><a class="code" href="structR__Reg.html#7e1242a168a99f30b72fca52198600e1">00307</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#7e1242a168a99f30b72fca52198600e1">ref_cbs</a>;
<a name="l00308"></a>00308 
<a name="l00309"></a><a class="code" href="structR__Reg.html#c0f790c760511d309b4bd3004cc4280f">00309</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Reg.html#c0f790c760511d309b4bd3004cc4280f">rotating</a>;
<a name="l00310"></a><a class="code" href="structR__Reg.html#202334caaf4b50fcd0063a54c1bbdde0">00310</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Reg.html#202334caaf4b50fcd0063a54c1bbdde0">nth_rot_reg</a>;
<a name="l00311"></a>00311 
<a name="l00312"></a><a class="code" href="structR__Reg.html#d3e5e48438cee3df69a7d509659c0b68">00312</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#d3e5e48438cee3df69a7d509659c0b68">illegal_reg</a>;
<a name="l00313"></a><a class="code" href="structR__Reg.html#bd27b993f77a622ffa832bbc5ba9e84a">00313</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#bd27b993f77a622ffa832bbc5ba9e84a">constraints</a>;
<a name="l00314"></a>00314 
<a name="l00315"></a><a class="code" href="structR__Reg.html#1d07069ab79410ca5e1f4d1fdcf358c5">00315</a>   <span class="keyword">struct </span><a class="code" href="structR__Reg.html">R_Reg</a> *<a class="code" href="structR__Reg.html#1d07069ab79410ca5e1f4d1fdcf358c5">pvreg</a>;
<a name="l00316"></a>00316 
<a name="l00317"></a><a class="code" href="structR__Reg.html#387afc6c12b21275b4ebdc730103fd4f">00317</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Reg.html#387afc6c12b21275b4ebdc730103fd4f">instr_weight</a>;             <span class="comment">/* += 1 each instr in live range  */</span>
<a name="l00318"></a><a class="code" href="structR__Reg.html#e42f1c52d6c29a1428d2ed51ffc43e9f">00318</a>   <span class="keywordtype">double</span> <a class="code" href="structR__Reg.html#e42f1c52d6c29a1428d2ed51ffc43e9f">ref_weight</a>;            <span class="comment">/* += instr wgt, for each instr</span>
<a name="l00319"></a>00319 <span class="comment">                                 * referencing virtual register   */</span>
<a name="l00320"></a><a class="code" href="structR__Reg.html#0cd0f70e6d8a8d979393760deda8ff69">00320</a>   <span class="keywordtype">double</span> <a class="code" href="structR__Reg.html#0cd0f70e6d8a8d979393760deda8ff69">def_weight</a>;            <span class="comment">/* += instr wgt, for each instr</span>
<a name="l00321"></a>00321 <span class="comment">                                 * defining virtual registers     */</span>
<a name="l00322"></a>00322 
<a name="l00323"></a>00323   <span class="comment">/* interference graph stuff */</span>
<a name="l00324"></a>00324 
<a name="l00325"></a><a class="code" href="structR__Reg.html#a44167a0f0ea24e12947725556aaac62">00325</a>   <span class="keywordtype">double</span> <a class="code" href="structR__Reg.html#a44167a0f0ea24e12947725556aaac62">priority</a>;              <span class="comment">/* vreg coloring priority         */</span>
<a name="l00326"></a><a class="code" href="structR__Reg.html#623221ff7bedb6ee7cf4697220a78dd7">00326</a>   <span class="keyword">struct </span><a class="code" href="structR__Arc.html">R_Arc</a> *<a class="code" href="structR__Reg.html#623221ff7bedb6ee7cf4697220a78dd7">interfere</a>;      <span class="comment">/* interfering virtual registers  */</span>
<a name="l00327"></a>00327 
<a name="l00328"></a><a class="code" href="structR__Reg.html#204086883b0b5f47eebc77e89c28f5a6">00328</a>   <span class="keyword">struct </span><a class="code" href="structR__Reg.html">R_Reg</a> *<a class="code" href="structR__Reg.html#204086883b0b5f47eebc77e89c28f5a6">nextReg</a>;
<a name="l00329"></a>00329 
<a name="l00330"></a><a class="code" href="structR__Reg.html#597da7b4abc5012a00bc605aa8805ec2">00330</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="structR__Reg.html#597da7b4abc5012a00bc605aa8805ec2">intf_vreg</a>;
<a name="l00331"></a>00331 
<a name="l00332"></a>00332 } <a class="code" href="structR__Reg.html">R_Reg</a>;
<a name="l00333"></a>00333 
<a name="l00334"></a><a class="code" href="structR__Arc.html">00334</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structR__Arc.html">R_Arc</a> {
<a name="l00335"></a><a class="code" href="structR__Arc.html#4abb138c60e6c7775477990063e8a993">00335</a>   <span class="keyword">struct </span><a class="code" href="structR__Reg.html">R_Reg</a> *<a class="code" href="structR__Arc.html#4abb138c60e6c7775477990063e8a993">lr</a>;
<a name="l00336"></a><a class="code" href="structR__Arc.html#8bf9f0a2f757a438dd1c2b7c109203be">00336</a>   <span class="keyword">struct </span><a class="code" href="structR__Arc.html">R_Arc</a> *<a class="code" href="structR__Arc.html#8bf9f0a2f757a438dd1c2b7c109203be">next</a>;
<a name="l00337"></a>00337 } <a class="code" href="structR__Arc.html">R_Arc</a>;
<a name="l00338"></a>00338 
<a name="l00339"></a><a class="code" href="structR__Macro.html">00339</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structR__Macro.html">R_Macro</a> {
<a name="l00340"></a><a class="code" href="structR__Macro.html#e12e7573c52b9baf89dfde49f802a2b6">00340</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Macro.html#e12e7573c52b9baf89dfde49f802a2b6">id</a>;
<a name="l00341"></a><a class="code" href="structR__Macro.html#5514b2d978d7d0e34380a59fa5b71745">00341</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Macro.html#5514b2d978d7d0e34380a59fa5b71745">type</a>;
<a name="l00342"></a><a class="code" href="structR__Macro.html#32d56d5ad6183929a67fd264523d71b3">00342</a>   <span class="keywordtype">int</span> <a class="code" href="structR__Macro.html#32d56d5ad6183929a67fd264523d71b3">vreg_id</a>;
<a name="l00343"></a>00343 } <a class="code" href="structR__Macro.html">R_Macro</a>;
<a name="l00344"></a>00344 
<a name="l00345"></a>00345 
<a name="l00346"></a><a class="code" href="struct__reconcile__block.html">00346</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__reconcile__block.html">_reconcile_block</a> {
<a name="l00347"></a><a class="code" href="struct__reconcile__block.html#49ca7d293b013cea34c299d89dd60d75">00347</a>   L_Cb *<a class="code" href="struct__reconcile__block.html#49ca7d293b013cea34c299d89dd60d75">location</a>;
<a name="l00348"></a><a class="code" href="struct__reconcile__block.html#65012473eecdefeea5a6fc13021a5252">00348</a>   L_Cb *<a class="code" href="struct__reconcile__block.html#65012473eecdefeea5a6fc13021a5252">fromCb</a>;
<a name="l00349"></a><a class="code" href="struct__reconcile__block.html#972c3a7bdb64b5d86862b1da1e169ebc">00349</a>   L_Cb *<a class="code" href="struct__reconcile__block.html#972c3a7bdb64b5d86862b1da1e169ebc">toCb</a>;
<a name="l00350"></a><a class="code" href="struct__reconcile__block.html#6b693922dac244caf385486b18e16add">00350</a>   L_Flow *<a class="code" href="struct__reconcile__block.html#6b693922dac244caf385486b18e16add">flow</a>;
<a name="l00351"></a><a class="code" href="struct__reconcile__block.html#ef525d2592abb652c706a0700df125bb">00351</a>   L_Oper *<a class="code" href="struct__reconcile__block.html#ef525d2592abb652c706a0700df125bb">branch</a>;
<a name="l00352"></a><a class="code" href="struct__reconcile__block.html#6ebade53385c54dcdc575359dbddda47">00352</a>   L_Oper *<a class="code" href="struct__reconcile__block.html#6ebade53385c54dcdc575359dbddda47">stores</a>;
<a name="l00353"></a><a class="code" href="struct__reconcile__block.html#9bd6d1081e8470cbec6e8ddd3d20f978">00353</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="struct__reconcile__block.html#9bd6d1081e8470cbec6e8ddd3d20f978">store_loc</a>;
<a name="l00354"></a><a class="code" href="struct__reconcile__block.html#967a73e35066afc1c765887c3added42">00354</a>   L_Oper *<a class="code" href="struct__reconcile__block.html#967a73e35066afc1c765887c3added42">loads</a>;
<a name="l00355"></a><a class="code" href="struct__reconcile__block.html#0b1370799cf7c2a6cd4f7bdbc81b9240">00355</a>   <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="struct__reconcile__block.html#0b1370799cf7c2a6cd4f7bdbc81b9240">load_loc</a>;
<a name="l00356"></a><a class="code" href="struct__reconcile__block.html#b5877ed0ddee44cc485d9b7f2dc04f84">00356</a>   <span class="keyword">struct </span><a class="code" href="struct__reconcile__block.html">_reconcile_block</a> *<a class="code" href="struct__reconcile__block.html#b5877ed0ddee44cc485d9b7f2dc04f84">nextRCB</a>;
<a name="l00357"></a>00357 } <a class="code" href="struct__reconcile__block.html">RCB</a>;
<a name="l00358"></a>00358 
<a name="l00359"></a>00359 <span class="comment">/*===========================================================*/</span>
<a name="l00360"></a>00360 <span class="comment">/* Defines for accessing operation,control block and flow    */</span>
<a name="l00361"></a>00361 <span class="comment">/* data structures, if they are changed from their current   */</span>
<a name="l00362"></a>00362 <span class="comment">/* array structure, alteration of these defines will still   */</span>
<a name="l00363"></a>00363 <span class="comment">/* permit the register allocator to function properly        */</span>
<a name="l00364"></a>00364 <span class="comment">/*===========================================================*/</span>
<a name="l00365"></a>00365 
<a name="l00366"></a><a class="code" href="r__regalloc_8h.html#75f9e216dad7f43cfd99917d62f28c66">00366</a> <span class="preprocessor">#define VREG(a)                 ((R_Reg *) \</span>
<a name="l00367"></a>00367 <span class="preprocessor">                                 HashTable_find_or_null(R_vregHashTbl,(a)))</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>
<a name="l00369"></a>00369 <span class="comment">/*==========================================================*/</span>
<a name="l00370"></a><a class="code" href="r__regalloc_8h.html#0b90a36fdada82d41f84f4e037d755b6">00370</a> <span class="preprocessor">#define IMPACT_ABS(a)           ((a&gt;0)?a:-a)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>
<a name="l00372"></a><a class="code" href="r__regalloc_8h.html#dcd948b2b42aa0c9a8028dd260a8a6ca">00372</a> <span class="preprocessor">#define CALLOC(a,b)             (((b)==0)?NULL:(a *)calloc((b),sizeof(a)))</span>
<a name="l00373"></a><a class="code" href="r__regalloc_8h.html#a22c214daeb745035df48608b773bcfd">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define MALLOC(a,b)             (((b)==0)?NULL:(a *)malloc((b)*sizeof(a)))</span>
<a name="l00374"></a><a class="code" href="r__regalloc_8h.html#834f31033781e091a3dbdfe16f7e8285">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define FREE(a)                 { if ( a != NULL ) \</span>
<a name="l00375"></a>00375 <span class="preprocessor">                                        free(a); \</span>
<a name="l00376"></a>00376 <span class="preprocessor">                                  a = NULL; \</span>
<a name="l00377"></a>00377 <span class="preprocessor">                                }</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>
<a name="l00379"></a><a class="code" href="r__regalloc_8h.html#9e749c2a210dd81a4134f163675a0b2b">00379</a> <span class="preprocessor">#define R_OPERAND_REG(a)       ((L_is_reg(&amp;a)) ? a.value.r : -1 )</span>
<a name="l00380"></a><a class="code" href="r__regalloc_8h.html#24d56a7af0d814343df22dac0cd562ec">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OPERAND_MACRO(a)     ((L_is_macro(&amp;a)) ? a.value.mac : -1 )</span>
<a name="l00381"></a><a class="code" href="r__regalloc_8h.html#08c55d5d5e34555d4592df786889ae32">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define R_OPERAND_TYPE(a)      ((int)L_return_old_ctype(&amp;a))</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a><a class="code" href="r__regalloc_8h.html#e2c354a09eac9d246070a1e82797c44c">00383</a> <span class="preprocessor">#define R_MAX(a,b)              (((a)&gt;(b))?(a):(b))</span>
<a name="l00384"></a><a class="code" href="r__regalloc_8h.html#9142e8147a0eefc0dbe99863977f3213">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define R_MIN(a,b)              (((a)&gt;(b))?(b):(a))</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>
<a name="l00386"></a>00386 <span class="comment">/*===================================</span>
<a name="l00387"></a>00387 <span class="comment"> *REGISTER ALLOCATOR GLOBAL VARIABLES</span>
<a name="l00388"></a>00388 <span class="comment"> *===================================*/</span>
<a name="l00389"></a>00389 
<a name="l00390"></a>00390 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">"C"</span>
<a name="l00392"></a>00392 {
<a name="l00393"></a>00393 <span class="preprocessor">#endif</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span>
<a name="l00395"></a>00395 <span class="comment">/* Register Allocation Configuration Parameters */</span>
<a name="l00396"></a>00396   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#cb42be9fdd1b603eb7b714df20afc9ae">R_Utilize_Profile_Info</a>;
<a name="l00397"></a>00397 
<a name="l00398"></a>00398   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__L__Alloc__Pool.html">L_Alloc_Pool</a> *<a class="code" href="r__regalloc_8c.html#d9c135d9e98c611483eaf0d10a395047">R_alloc_virtual_register</a>;
<a name="l00399"></a>00399   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__L__Alloc__Pool.html">L_Alloc_Pool</a> *<a class="code" href="r__regalloc_8c.html#cbe63b363af67955207c957b29a00b80">R_alloc_interference_arc</a>;
<a name="l00400"></a>00400   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__L__Alloc__Pool.html">L_Alloc_Pool</a> *<a class="code" href="r__regalloc_8h.html#3639f07b92c3fabb0e608122d26b1ebd">R_RegionAlloc_pool</a>;
<a name="l00401"></a>00401 
<a name="l00402"></a>00402   <span class="keyword">extern</span> <span class="keywordtype">int</span> *<a class="code" href="r__regalloc_8c.html#3ce7ce30fdd85726021a9fbe22baaa56">R_register_contents</a>;
<a name="l00403"></a>00403 
<a name="l00404"></a>00404   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8c.html#9909e0445ef838082b0c63a06a731d2b">ld_wgt</a>, <a class="code" href="r__regalloc_8c.html#ca0a0b44fc8d6a56b9f78ce8c60170ca">st_wgt</a>, <a class="code" href="r__regalloc_8c.html#bfce554b6a8275c861c701bfc72d7b93">mv_wgt</a>;
<a name="l00405"></a>00405   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#b12189c686485593a22fead8b67c32ef">ld_cnt</a>, <a class="code" href="r__regalloc_8c.html#2e851ea165e823befccbe6bee6d064f2">st_cnt</a>, <a class="code" href="r__regalloc_8c.html#ad328b799284edf18d18c9b67358bf1f">mv_cnt</a>;
<a name="l00406"></a>00406 
<a name="l00407"></a>00407   <span class="keyword">extern</span> <a class="code" href="structR__Physical__Bank.html">R_Physical_Bank</a> *<a class="code" href="r__regalloc_8c.html#7c53b9c99d7cdeb5f475a3ea6133b616">R_bank</a>;       <span class="comment">/* register bank array pointer  */</span>
<a name="l00408"></a>00408   <span class="keyword">extern</span> <span class="keywordtype">int</span> **<a class="code" href="r__regalloc_8c.html#618da4011243399ad7bd81e63f5b1577">R_map</a>;           <span class="comment">/* register map array pointer   */</span>
<a name="l00409"></a>00409 
<a name="l00410"></a>00410   <span class="keyword">extern</span> <a class="code" href="structR__Reg.html">R_Reg</a> *<a class="code" href="r__regalloc_8c.html#2dbcf950358669643eac003e20df4a6f">R_vreg</a>;         <span class="comment">/* virtual register list        */</span>
<a name="l00411"></a>00411 
<a name="l00412"></a>00412   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__hash__table.html">HashTable</a> <a class="code" href="r__regalloc_8c.html#5af1440b54ff2374201da593736f163c">R_vregHashTbl</a>;
<a name="l00413"></a>00413   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__hash__table.html">HashTable</a> <a class="code" href="r__regalloc_8c.html#5995532566d405c35426e58b54ec4cc5">R_regionAllocMap</a>;
<a name="l00414"></a>00414   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__hash__table.html">HashTable</a> <a class="code" href="r__regalloc_8c.html#9c212ddf99ef05a31beb28057eebde4a">flowHashTbl</a>;
<a name="l00415"></a>00415 
<a name="l00416"></a>00416   <span class="keyword">extern</span> <span class="keywordtype">int</span> *<a class="code" href="r__regalloc_8c.html#b943b8403b8be5f723edae80d2e8201b">R_buf</a>;
<a name="l00417"></a>00417   <span class="keyword">extern</span> <span class="keywordtype">int</span> *<a class="code" href="r__regalloc_8c.html#381cd998a24acd64ba259059d37582c5">R_buf2</a>;
<a name="l00418"></a>00418 
<a name="l00419"></a>00419   <span class="keyword">extern</span> <span class="keywordtype">void</span> **<a class="code" href="r__regalloc_8c.html#c477d4746f6efc32a6a33c4dd4697bb7">R_pbuf</a>;
<a name="l00420"></a>00420   <span class="keyword">extern</span> <span class="keywordtype">void</span> **<a class="code" href="r__regalloc_8c.html#bf8ecc44bcf4abdb7009ae2a450dc33d">R_pbuf2</a>;
<a name="l00421"></a>00421 
<a name="l00422"></a>00422   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#86fc593893c798d2cc9a1f08f6c221bf">R_n_oper</a>;
<a name="l00423"></a>00423 
<a name="l00424"></a>00424   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/struct__Set.html">Set</a> <a class="code" href="r__regalloc_8c.html#0462961e38d1e52b29b2c1abd94565a6">R_oper_set</a>;
<a name="l00425"></a>00425   <span class="keyword">extern</span> <a class="codeRef" doxygen="libimpact.tag:../../../../library/html/" href="../../../../library/html/structlist.html">List</a> <a class="code" href="r__regalloc_8c.html#e42142c3cf3f4b03b9c81ee578366b4a">R_jsr_list</a>;       <span class="comment">/* List of jsr opers in the order they appear</span>
<a name="l00426"></a>00426 <span class="comment">                                 * in a function.</span>
<a name="l00427"></a>00427 <span class="comment">                                 * This was originally a set (R_jsr_set).</span>
<a name="l00428"></a>00428 <span class="comment">                                 * However, nothing used it as a set.  All</span>
<a name="l00429"></a>00429 <span class="comment">                                 * uses converted it to an array and iterated</span>
<a name="l00430"></a>00430 <span class="comment">                                 * through the elements.  Changing this to</span>
<a name="l00431"></a>00431 <span class="comment">                                 * a list lets us preserve the order of jsrs.</span>
<a name="l00432"></a>00432 <span class="comment">                                 */</span>
<a name="l00433"></a>00433   <span class="keyword">extern</span> L_Oper *<a class="code" href="r__regalloc_8c.html#844ae0cf78616c8d50d0cd640dda9fee">R_rts</a>;
<a name="l00434"></a>00434 
<a name="l00435"></a>00435   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#f7c2e397f4ba08a61ff6f5e4dd5391df">pred_spill_stack</a>;  <span class="comment">/* current location in pred spill frame */</span>
<a name="l00436"></a>00436   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#4cbe8b90de02945ccbcd6b4b0aa4df2e">int_spill_stack</a>;   <span class="comment">/* current location in int spill frame */</span>
<a name="l00437"></a>00437   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#058f50532dbe9ee564bfc6fd53829878">fp_spill_stack</a>;    <span class="comment">/* current location in fp spill frame */</span>
<a name="l00438"></a>00438 
<a name="l00439"></a>00439   <span class="keyword">extern</span> <a class="code" href="structR__Macro.html">R_Macro</a> *<a class="code" href="r__regalloc_8c.html#c02ed243a1595ec434dce74e462980e7">R_avail_macro</a>;
<a name="l00440"></a>00440   <span class="keyword">extern</span> <a class="code" href="structR__Macro.html">R_Macro</a> *<a class="code" href="r__regalloc_8c.html#58eacaad61f390154672f7aaaf697d74">R_jsr_def_macro</a>;
<a name="l00441"></a>00441   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#214508ad8172ac6738e54d61bc4e4869">R_n_avail_macro</a>;
<a name="l00442"></a>00442   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#e85156301a9d5d6aa120ee2af71d6855">R_n_jsr_def_macro</a>;
<a name="l00443"></a>00443 
<a name="l00444"></a>00444   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8h.html#78d0b71c172433da333fb17e769da0de">R_Sort_List</a>;
<a name="l00445"></a>00445 
<a name="l00446"></a>00446   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8c.html#c643820fe073dfd44fb62a6430595b9c">total_instruction_weight</a>;
<a name="l00447"></a>00447   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8c.html#d11ed0e43ea906b2f8df38b402967969">total_spill_weight</a>;
<a name="l00448"></a>00448   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8c.html#438ba5d7669773a5742206bd31674ecb">total_region_spill_weight</a>;
<a name="l00449"></a>00449   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8c.html#79eb96ea76194350e245f552d858ae95">total_caller_weight</a>;
<a name="l00450"></a>00450 
<a name="l00451"></a>00451   <span class="keyword">extern</span> L_Region *<a class="code" href="r__regalloc_8c.html#8dcb42f5ea3c18a0cd300b269c24235a">R_Region</a>;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="comment">/*==============================================================</span>
<a name="l00454"></a>00454 <span class="comment"> * Register Allocation Configuration Parameters: Default Values </span>
<a name="l00455"></a>00455 <span class="comment"> *==============================================================*/</span>
<a name="l00456"></a>00456   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#449a2a9288e72e91e512dc072c8c4ec2">R_Init</a>;
<a name="l00457"></a>00457   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#da5733999d55af991a5c2cbdb4451e3a">R_Register_Allocation</a>;
<a name="l00458"></a>00458   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#57606c12fb7869c3f4b29009831e885f">R_Macro_Allocation</a>;
<a name="l00459"></a>00459   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#524ba9bc74fe12c1750b3b0af8b451cf">R_Prevent_MCB_Preload_Spills</a>;
<a name="l00460"></a>00460   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#f0070d0fe96a6341fa456cacb106da14">R_Same_Cycle_Anti_Deps_Interference</a>;
<a name="l00461"></a>00461 
<a name="l00462"></a>00462   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#0730ca7568a827089b1d7aeaf18064d1">R_Region_Based_Allocation</a>;
<a name="l00463"></a>00463   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#0b4893f94d0a988fc0b549ef95004f68">R_Round_Robin_Allocation</a>;
<a name="l00464"></a>00464 
<a name="l00465"></a>00465   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8h.html#29568b6128e16604befa1a24c48bf0c1">R_Prextern_Parm_Configuration</a>;
<a name="l00466"></a>00466   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8h.html#3f812a1dfef1918017c41723547c6eb3">R_Prextern_Bank_Configuration</a>;
<a name="l00467"></a>00467 
<a name="l00468"></a>00468   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#ed4046d2e70d6083273a5c1cb109c7af">R_Invariant_Vreg_Priorities</a>;
<a name="l00469"></a>00469 
<a name="l00470"></a>00470   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#e5a9cb5c06f2fc4697e6af7cf304277c">R_Print_Macroregisters</a>;
<a name="l00471"></a>00471   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#cf839178054c7970cc5e36af35907fba">R_Print_Live_Ranges</a>;
<a name="l00472"></a>00472   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#12d24fb1e1bffd01fdebc9d826413a1c">R_Print_Interference_Graph</a>;
<a name="l00473"></a>00473   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#e994b9ea68b7534a169ab7286c0ac2ae">R_Print_Class_Selection</a>;
<a name="l00474"></a>00474   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#d0b75992fe4dd4f551a7a3d4045e63e4">R_Print_Coloring_Stats</a>;
<a name="l00475"></a>00475   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#5fc9cc940655d6f372ab7f78f935f2ea">R_Print_Allocation</a>;
<a name="l00476"></a>00476   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#f73157ef01eb0a33ef27781f0ac04eb2">R_Print_Allocation_Stats</a>;
<a name="l00477"></a>00477 
<a name="l00478"></a>00478   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#fe6f57697cef035ba961e2fb7ceb30ab">R_Print_Dead_Code_Results</a>;
<a name="l00479"></a>00479 
<a name="l00480"></a>00480   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#9ae8198dd0b4a1782a84ca9b533a1b66">R_Print_Virtual_Register_Function</a>;
<a name="l00481"></a>00481   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#4a883ab92852b2a86d44ca35e6376774">R_Allow_Dead_Code_Elimination</a>;
<a name="l00482"></a>00482 
<a name="l00483"></a>00483   <span class="comment">/* -Fminimize_spill_fill=(yes|no)</span>
<a name="l00484"></a>00484 <span class="comment">   * If 0, R_insert_jsr_spill_fill_code() spills and fills every live register</span>
<a name="l00485"></a>00485 <span class="comment">   * around each jsr.  If 1, we try to do things more intelligently.  If</span>
<a name="l00486"></a>00486 <span class="comment">   * a register is live across two jsrs, but is not used between the jsrs</span>
<a name="l00487"></a>00487 <span class="comment">   * (and neither jsr is predicated and there is no branch between jsrs), we</span>
<a name="l00488"></a>00488 <span class="comment">   * eliminiate the useless fill and spill of the register between the jsrs.</span>
<a name="l00489"></a>00489 <span class="comment">   *</span>
<a name="l00490"></a>00490 <span class="comment">   * spill r1;           spill r1;</span>
<a name="l00491"></a>00491 <span class="comment">   * spill r2;           spill r2;</span>
<a name="l00492"></a>00492 <span class="comment">   * jsr foo1            jsr foo1;</span>
<a name="l00493"></a>00493 <span class="comment">   * fill r1;            fill r1;</span>
<a name="l00494"></a>00494 <span class="comment">   * fill r2;      =&gt;    r3 = r1++;</span>
<a name="l00495"></a>00495 <span class="comment">   * r3 = r1++;          spill r1</span>
<a name="l00496"></a>00496 <span class="comment">   * spill r1;           jsr foo2;</span>
<a name="l00497"></a>00497 <span class="comment">   * spill r2;           fill r1;</span>
<a name="l00498"></a>00498 <span class="comment">   * jsr foo2;           fill r2;</span>
<a name="l00499"></a>00499 <span class="comment">   * fill r1;</span>
<a name="l00500"></a>00500 <span class="comment">   * fill r2;</span>
<a name="l00501"></a>00501 <span class="comment">   *</span>
<a name="l00502"></a>00502 <span class="comment">   * This is a big win in straight line code with lots of jsrs, such as you</span>
<a name="l00503"></a>00503 <span class="comment">   * see when compiling C++. */</span>
<a name="l00504"></a>00504   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#4458f3f27c27bed0125cfce6a72e9839">R_Minimize_Spill_Fill</a>;
<a name="l00505"></a>00505 
<a name="l00506"></a>00506 <span class="comment">/*========================================= </span>
<a name="l00507"></a>00507 <span class="comment"> * REGISTER ALLOCATOR FUNCTION DECLARATIONS </span>
<a name="l00508"></a>00508 <span class="comment"> *=========================================*/</span>
<a name="l00509"></a>00509 <span class="comment">/* These functions are called by the register allocator and are</span>
<a name="l00510"></a>00510 <span class="comment">   written by the user to return the correct cost given the paramters</span>
<a name="l00511"></a>00511 <span class="comment">   passed */</span>
<a name="l00512"></a>00512 
<a name="l00513"></a>00513   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8h.html#865fa697be175e9009dbfbd0ddbaded3">R_callee_cost</a> (<span class="keywordtype">int</span> lcode_ctype, <span class="keywordtype">int</span> leaf,
<a name="l00514"></a>00514                                <span class="keywordtype">int</span> callee_allocated);
<a name="l00515"></a>00515   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8h.html#06a9b67aa7ff79099512bc9b45121ad0">R_caller_cost</a> (<span class="keywordtype">int</span> lcode_ctype, <span class="keywordtype">int</span> leaf);
<a name="l00516"></a>00516   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8h.html#81182c2e2cc5adf59bae84752b07ad94">R_spill_load_cost</a> (<span class="keywordtype">int</span> lcode_ctype);
<a name="l00517"></a>00517   <span class="keyword">extern</span> <span class="keywordtype">double</span> <a class="code" href="r__regalloc_8h.html#b71237561fcf4fc259b3c85f949b14e7">R_spill_store_cost</a> (<span class="keywordtype">int</span> lcode_ctype);
<a name="l00518"></a>00518 
<a name="l00519"></a>00519   <span class="keyword">extern</span> L_Oper *<a class="code" href="r__regalloc_8h.html#5249a2aa8d7d7d5dd3017f2381970f4e">O_spill_reg</a> (<span class="keywordtype">int</span> reg, <span class="keywordtype">int</span> type, L_Operand * operand,
<a name="l00520"></a>00520                               <span class="keywordtype">int</span> spill_offset, L_Operand ** pred,
<a name="l00521"></a>00521                               <span class="keywordtype">int</span> type_flag);
<a name="l00522"></a>00522   <span class="keyword">extern</span> L_Oper *<a class="code" href="r__regalloc_8h.html#9f7d468e025a4f50218cb5c0927aac50">O_fill_reg</a> (<span class="keywordtype">int</span> reg, <span class="keywordtype">int</span> type, L_Operand * operand,
<a name="l00523"></a>00523                              <span class="keywordtype">int</span> fill_offset, L_Operand ** pred,
<a name="l00524"></a>00524                              <span class="keywordtype">int</span> type_flag);
<a name="l00525"></a>00525   <span class="keyword">extern</span> L_Oper *<a class="code" href="r__regalloc_8h.html#7a0c9cc9975e308ac3e6fb0105e092ac">O_move_reg</a> (<span class="keywordtype">int</span> dest_reg, <span class="keywordtype">int</span> src_reg, <span class="keywordtype">int</span> reg_type);
<a name="l00526"></a>00526   <span class="keyword">extern</span> L_Oper *<a class="code" href="r__regalloc_8h.html#53073d2eacf19a4e5ef57ef8afb9db59">O_jump_oper</a> (<span class="keywordtype">int</span> opc, L_Cb * dst);
<a name="l00527"></a>00527   <span class="keyword">extern</span> <a class="code" href="structR__Physical__Bank.html">R_Physical_Bank</a> *<a class="code" href="r__regalloc_8h.html#50a0a78097d883cc35ed5656fd2b2182">O_locate_rot_reg_bank</a> (L_Func * fn, <a class="code" href="structR__Reg.html">R_Reg</a> * vreg);
<a name="l00528"></a>00528 
<a name="l00529"></a>00529   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#d1bd8108e1f3ba8e661eecbaa540e5e5">R_Ltype_to_Rtype</a> (<span class="keywordtype">int</span> type);
<a name="l00530"></a>00530   <span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code" href="r__regalloc_8h.html#051a7ad6a6187411dc94287c4383706f">BANK_NAME</a> (<span class="keywordtype">int</span> type);
<a name="l00531"></a>00531   <span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code" href="r__regalloc_8h.html#4a0dc00a9c54e0e914a7cddc0d2f76c9">CLASS_NAME</a> (<span class="keywordtype">int</span> rclass);
<a name="l00532"></a>00532   <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="r__regalloc_8c.html#145831cd48f7466e95577c28c9cee904">R_conv_type_to_Ltype</a> (<span class="keywordtype">int</span> type);
<a name="l00533"></a>00533 
<a name="l00534"></a>00534   <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="r__regalloc_8h.html#8889dced65bab22b9fd6669711d7f7d9">R_add_interference_arc</a> (<a class="code" href="structR__Reg.html">R_Reg</a> *from, <a class="code" href="structR__Reg.html">R_Reg</a> *to);
<a name="l00535"></a>00535 
<a name="l00536"></a>00536 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span>}
<a name="l00538"></a>00538 <span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>
<a name="l00540"></a>00540 
<a name="l00541"></a>00541 <span class="comment">/*</span>
<a name="l00542"></a>00542 <span class="comment"> * Function Prototypes</span>
<a name="l00543"></a>00543 <span class="comment"> */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#include "<a class="code" href="r__regproto_8h.html">r_regproto.h</a>"</span>
<a name="l00545"></a>00545 
<a name="l00546"></a>00546 <span class="preprocessor">#endif</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Sat Aug 30 17:59:08 2014 for libregalloc by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
