$date
	Wed Sep 18 14:06:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adders_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module f3 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & z $end
$var wire 1 ' y $end
$var wire 1 ( x $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module h2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$scope module o1 $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1(
0%
1$
#15
1"
0!
1&
1%
#20
0"
1!
0&
0%
0$
1#
#25
1"
0!
1&
1%
#30
0&
0(
1'
0%
1$
#35
1!
1%
#40
