<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › iommu_32.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>iommu_32.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* iommu.h: Definitions for the sun4m IOMMU.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _SPARC_IOMMU_H</span>
<span class="cp">#define _SPARC_IOMMU_H</span>

<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/bitext.h&gt;</span>

<span class="cm">/* The iommu handles all virtual to physical address translations</span>
<span class="cm"> * that occur between the SBUS and physical memory.  Access by</span>
<span class="cm"> * the cpu to IO registers and similar go over the mbus so are</span>
<span class="cm"> * translated by the on chip SRMMU.  The iommu and the srmmu do</span>
<span class="cm"> * not need to have the same translations at all, in fact most</span>
<span class="cm"> * of the time the translations they handle are a disjunct set.</span>
<span class="cm"> * Basically the iommu handles all dvma sbus activity.</span>
<span class="cm"> */</span>

<span class="cm">/* The IOMMU registers occupy three pages in IO space. */</span>
<span class="k">struct</span> <span class="n">iommu_regs</span> <span class="p">{</span>
	<span class="cm">/* First page */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">control</span><span class="p">;</span>    <span class="cm">/* IOMMU control */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">;</span>       <span class="cm">/* Physical base of iopte page table */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_unused1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlbflush</span><span class="p">;</span>   <span class="cm">/* write only */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pageflush</span><span class="p">;</span>  <span class="cm">/* write only */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_unused2</span><span class="p">[</span><span class="mi">1017</span><span class="p">];</span>
	<span class="cm">/* Second page */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">afsr</span><span class="p">;</span>       <span class="cm">/* Async-fault status register */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">afar</span><span class="p">;</span>       <span class="cm">/* Async-fault physical address */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_unused3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sbuscfg0</span><span class="p">;</span>   <span class="cm">/* SBUS configuration registers, per-slot */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sbuscfg1</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sbuscfg2</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sbuscfg3</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mfsr</span><span class="p">;</span>       <span class="cm">/* Memory-fault status register */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mfar</span><span class="p">;</span>       <span class="cm">/* Memory-fault physical address */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_unused4</span><span class="p">[</span><span class="mi">1014</span><span class="p">];</span>
	<span class="cm">/* Third page */</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mid</span><span class="p">;</span>        <span class="cm">/* IOMMU module-id */</span>
<span class="p">};</span>

<span class="cp">#define IOMMU_CTRL_IMPL     0xf0000000 </span><span class="cm">/* Implementation */</span><span class="cp"></span>
<span class="cp">#define IOMMU_CTRL_VERS     0x0f000000 </span><span class="cm">/* Version */</span><span class="cp"></span>
<span class="cp">#define IOMMU_CTRL_RNGE     0x0000001c </span><span class="cm">/* Mapping RANGE */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_16MB     0x00000000 </span><span class="cm">/* 0xff000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_32MB     0x00000004 </span><span class="cm">/* 0xfe000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_64MB     0x00000008 </span><span class="cm">/* 0xfc000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_128MB    0x0000000c </span><span class="cm">/* 0xf8000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_256MB    0x00000010 </span><span class="cm">/* 0xf0000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_512MB    0x00000014 </span><span class="cm">/* 0xe0000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_1GB      0x00000018 </span><span class="cm">/* 0xc0000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_RNGE_2GB      0x0000001c </span><span class="cm">/* 0x80000000 -&gt; 0xffffffff */</span><span class="cp"></span>
<span class="cp">#define IOMMU_CTRL_ENAB     0x00000001 </span><span class="cm">/* IOMMU Enable */</span><span class="cp"></span>

<span class="cp">#define IOMMU_AFSR_ERR      0x80000000 </span><span class="cm">/* LE, TO, or BE asserted */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_LE       0x40000000 </span><span class="cm">/* SBUS reports error after transaction */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_TO       0x20000000 </span><span class="cm">/* Write access took more than 12.8 us. */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_BE       0x10000000 </span><span class="cm">/* Write access received error acknowledge */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_SIZE     0x0e000000 </span><span class="cm">/* Size of transaction causing error */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_S        0x01000000 </span><span class="cm">/* Sparc was in supervisor mode */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_RESV     0x00f00000 </span><span class="cm">/* Reserver, forced to 0x8 by hardware */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_ME       0x00080000 </span><span class="cm">/* Multiple errors occurred */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_RD       0x00040000 </span><span class="cm">/* A read operation was in progress */</span><span class="cp"></span>
<span class="cp">#define IOMMU_AFSR_FAV      0x00020000 </span><span class="cm">/* IOMMU afar has valid contents */</span><span class="cp"></span>

<span class="cp">#define IOMMU_SBCFG_SAB30   0x00010000 </span><span class="cm">/* Phys-address bit 30 when bypass enabled */</span><span class="cp"></span>
<span class="cp">#define IOMMU_SBCFG_BA16    0x00000004 </span><span class="cm">/* Slave supports 16 byte bursts */</span><span class="cp"></span>
<span class="cp">#define IOMMU_SBCFG_BA8     0x00000002 </span><span class="cm">/* Slave supports 8 byte bursts */</span><span class="cp"></span>
<span class="cp">#define IOMMU_SBCFG_BYPASS  0x00000001 </span><span class="cm">/* Bypass IOMMU, treat all addresses</span>
<span class="cm">					  produced by this device as pure</span>
<span class="cm">					  physical. */</span><span class="cp"></span>

<span class="cp">#define IOMMU_MFSR_ERR      0x80000000 </span><span class="cm">/* One or more of PERR1 or PERR0 */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_S        0x01000000 </span><span class="cm">/* Sparc was in supervisor mode */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_CPU      0x00800000 </span><span class="cm">/* CPU transaction caused parity error */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_ME       0x00080000 </span><span class="cm">/* Multiple parity errors occurred */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_PERR     0x00006000 </span><span class="cm">/* high bit indicates parity error occurred</span>
<span class="cm">					  on the even word of the access, low bit</span>
<span class="cm">					  indicated odd word caused the parity error */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_BM       0x00001000 </span><span class="cm">/* Error occurred while in boot mode */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_C        0x00000800 </span><span class="cm">/* Address causing error was marked cacheable */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MFSR_RTYP     0x000000f0 </span><span class="cm">/* Memory request transaction type */</span><span class="cp"></span>

<span class="cp">#define IOMMU_MID_SBAE      0x001f0000 </span><span class="cm">/* SBus arbitration enable */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MID_SE        0x00100000 </span><span class="cm">/* Enables SCSI/ETHERNET arbitration */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MID_SB3       0x00080000 </span><span class="cm">/* Enable SBUS device 3 arbitration */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MID_SB2       0x00040000 </span><span class="cm">/* Enable SBUS device 2 arbitration */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MID_SB1       0x00020000 </span><span class="cm">/* Enable SBUS device 1 arbitration */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MID_SB0       0x00010000 </span><span class="cm">/* Enable SBUS device 0 arbitration */</span><span class="cp"></span>
<span class="cp">#define IOMMU_MID_MID       0x0000000f </span><span class="cm">/* Module-id, hardcoded to 0x8 */</span><span class="cp"></span>

<span class="cm">/* The format of an iopte in the page tables */</span>
<span class="cp">#define IOPTE_PAGE          0x07ffff00 </span><span class="cm">/* Physical page number (PA[30:12]) */</span><span class="cp"></span>
<span class="cp">#define IOPTE_CACHE         0x00000080 </span><span class="cm">/* Cached (in vme IOCACHE or Viking/MXCC) */</span><span class="cp"></span>
<span class="cp">#define IOPTE_WRITE         0x00000004 </span><span class="cm">/* Writeable */</span><span class="cp"></span>
<span class="cp">#define IOPTE_VALID         0x00000002 </span><span class="cm">/* IOPTE is valid */</span><span class="cp"></span>
<span class="cp">#define IOPTE_WAZ           0x00000001 </span><span class="cm">/* Write as zeros */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">iommu_struct</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iommu_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">iopte_t</span> <span class="o">*</span><span class="n">page_table</span><span class="p">;</span>
	<span class="cm">/* For convenience */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">;</span> <span class="cm">/* First managed virtual address */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>   <span class="cm">/* Last managed virtual address */</span>

	<span class="k">struct</span> <span class="n">bit_map</span> <span class="n">usemap</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iommu_invalidate</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">tlbflush</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iommu_invalidate_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ba</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pageflush</span> <span class="o">=</span> <span class="p">(</span><span class="n">ba</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !(_SPARC_IOMMU_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
