Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 24 17:18:19 2019
| Host         : guy-OptiPlex-7060 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file netbarry_fpga_wrapper_control_sets_placed.rpt
| Design       : netbarry_fpga_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   334 |
| Unused register locations in slices containing registers |   846 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            8 |
|      4 |           76 |
|      5 |           15 |
|      6 |            1 |
|      8 |           10 |
|      9 |            5 |
|     10 |            8 |
|     12 |           35 |
|     13 |           10 |
|     14 |           21 |
|    16+ |          143 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             879 |          293 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             763 |          262 |
| Yes          | No                    | No                     |            3335 |          884 |
| Yes          | No                    | Yes                    |             131 |           39 |
| Yes          | Yes                   | No                     |            1333 |          360 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                           Enable Signal                                                                                          |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                               | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                |                1 |              1 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/netbarry_core_0/inst/calc_res[31]_i_3_n_0                                                                                                          |                1 |              1 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/reset                                                  |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                    |                1 |              2 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0] | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0] | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                       | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                             |                                                                                                                                                                    |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                       | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                         |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                         |                                                                                                                                                                    |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                            | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                          | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                     | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                           | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[58][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                        | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]      | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                       | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/netbarry_core_0/inst/fsm[3]_i_1_n_0                                                                                                                                              | netbarry_fpga_i/netbarry_core_0/inst/calc_res[31]_i_3_n_0                                                                                                          |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]      | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_5[0]                       | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_4[0]                       | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_3[0]                       | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                4 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                            | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                        | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                   |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                           |                2 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                               |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |              4 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                           | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                1 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                         | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                2 |              5 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                 | netbarry_fpga_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg_0                                                                      | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                2 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                2 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                    |                2 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                3 |              8 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                           | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |              9 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |              9 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                       |                                                                                                                                                                    |                3 |              9 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                4 |              9 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |              9 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                   | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                   |                4 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                4 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                4 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                4 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                5 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                5 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                4 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                          |                4 |             10 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                3 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                7 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                              | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                3 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                6 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                4 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                4 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                  |                4 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                        | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                3 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                          |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                4 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                6 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                4 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                             | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                4 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__6_n_0                                                           |                                                                                                                                                                    |                6 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__7_n_0                                                           |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                              |                                                                                                                                                                    |                3 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                    |                                                                                                                                                                    |                2 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                    |                5 |             12 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |                2 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |                3 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                5 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                    |                4 |             13 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                4 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                2 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                2 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                2 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__1_n_0                                                           |                                                                                                                                                                    |                2 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                4 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                2 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                           |                                                                                                                                                                    |                2 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__4_n_0                                                           |                                                                                                                                                                    |                4 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__3_n_0                                                           |                                                                                                                                                                    |                4 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__2_n_0                                                           |                                                                                                                                                                    |                4 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__0_n_0                                                           |                                                                                                                                                                    |                3 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1_n_0                                                              |                                                                                                                                                                    |                5 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__5_n_0                                                           |                                                                                                                                                                    |                5 |             14 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                4 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                4 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                4 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                4 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                    | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                5 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                4 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                5 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |               10 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                   | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                    |                3 |             16 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               10 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               13 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               11 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               11 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               12 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               11 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               10 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               11 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               13 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               12 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               12 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                    |               12 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               13 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                    |                                                                                                                                                                    |               12 |             26 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                7 |             27 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/netbarry_core_0/inst/index0                                                                                                                                                      | netbarry_fpga_i/netbarry_core_0/inst/calc_res[31]_i_3_n_0                                                                                                          |                8 |             31 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/netbarry_core_0/inst/wire_READ_B_2                                                                                                                                               | netbarry_fpga_i/netbarry_core_0/inst/calc_res[31]_i_3_n_0                                                                                                          |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_6/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                          |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                         | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                  |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                      |               14 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_5/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                          |                4 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |                5 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |               13 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                          |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_4/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                          |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                          |                5 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                          |                5 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |               10 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               10 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                5 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                5 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               10 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                       | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                        |                                                                                                                                                                    |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                  |                                                                                                                                                                    |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                5 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                    |                9 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |                6 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |               10 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/netbarry_core_0/inst/wire_CALC                                                                                                                                                   | netbarry_fpga_i/netbarry_core_0/inst/calc_res[31]_i_3_n_0                                                                                                          |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/netbarry_core_0/inst/wire_READ_A_2                                                                                                                                               | netbarry_fpga_i/netbarry_core_0/inst/calc_res[31]_i_3_n_0                                                                                                          |                8 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                    |               11 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             32 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                          |               19 |             33 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                         | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |                8 |             33 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                         | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]        |               11 |             33 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                7 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |               10 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |               12 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                          |                                                                                                                                                                    |                7 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |               12 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |                8 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |               10 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |               10 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                8 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |               11 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                7 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |               10 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |                8 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |               15 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |               11 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |               11 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |               11 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                    |               11 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |                8 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                7 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                          |                                                                                                                                                                    |                8 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                    |                9 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |               10 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 | netbarry_fpga_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                    |                7 |             45 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               17 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               17 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               13 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               16 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               15 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               16 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | netbarry_fpga_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               15 |             47 |
|  netbarry_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  |                                                                                                                                                                    |              294 |            882 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


