#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Apr 22 17:45:42 2024
# Process ID: 169067
# Current directory: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top
# Command line: vivado
# Log file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/vivado.log
# Journal file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /new_data6/workspace/anhpq0/dynamo_lge_bk/dynamo_lge/branches/dynamo_lge_fpga_1port/fpga/dynamo_lge_fpga_top/dynamo_lge_fpga_top/dynamo_lge_fpga_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/anhpq0/dynamo_lge_bk/dynamo_lge/branches/dynamo_lge_fpga_1port/fpga/dynamo_lge_fpga_dynamo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/anhpq0/dynamo_lge_bk/dynamo_lge/branches/dynamo_lge_fpga_1port/fpga/dynamo_lge_fpga_dynamo_mux_ports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1663] The design 'dynamo_bd.bd' cannot be modified due to following reason(s):
* Block design BD file is read-only. Please check file-permissions. 
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 
* Block design BXML file is read-only. Please check file-permissions. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'dynamo_bd.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
dynamo_bd_auto_us_0
dynamo_bd_axi_uart16550_0_0
dynamo_bd_rst_clk_wiz_1_100M_0
dynamo_bd_auto_ds_0
dynamo_bd_clk_wiz_1_0
dynamo_bd_ilmb_bram_if_cntlr_0
dynamo_bd_mdm_1_0
dynamo_bd_auto_pc_0
dynamo_bd_dynamo_0_1
dynamo_bd_axi_interconnect_0_1
dynamo_bd_microblaze_0_0
dynamo_bd_dlmb_v10_0
dynamo_bd_ilmb_v10_0
dynamo_bd_axi_apb_bridge_0_0
dynamo_bd_dlmb_bram_if_cntlr_0
dynamo_bd_lmb_bram_0
dynamo_bd_auto_ds_1
dynamo_bd_xbar_1
dynamo_bd_xlconstant_0_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 6569.969 ; gain = 241.086 ; free physical = 202589 ; free virtual = 257928
update_compile_order -fileset sources_1
open_bd_design {/new_data6/workspace/anhpq0/dynamo_lge_bk/dynamo_lge/branches/dynamo_lge_fpga_1port/fpga/dynamo_lge_fpga_top/dynamo_lge_fpga_top/dynamo_lge_fpga_top.srcs/sources_1/bd/dynamo_bd/dynamo_bd.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- user.org:user:dynamo:1.0 - dynamo_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_phy90(clk) and /dynamo_0/DTI_PHY_CLOCK90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_bus(clk) and /dynamo_0/aclk_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_bus(clk) and /dynamo_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dynamo_0/DTI_SYS_RESET_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dynamo_0/aresetn_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dynamo_0/presetn(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <dynamo_bd> from BD file </new_data6/workspace/anhpq0/dynamo_lge_bk/dynamo_lge/branches/dynamo_lge_fpga_1port/fpga/dynamo_lge_fpga_top/dynamo_lge_fpga_top/dynamo_lge_fpga_top.srcs/sources_1/bd/dynamo_bd/dynamo_bd.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6826.086 ; gain = 0.000 ; free physical = 202481 ; free virtual = 257821
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 14:12:53 2024...
