#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct  9 15:47:26 2023
# Process ID: 1408
# Current directory: E:/Xlinx_project/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19428 E:\Xlinx_project\lab_1\lab_1.xpr
# Log file: E:/Xlinx_project/lab_1/vivado.log
# Journal file: E:/Xlinx_project/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/lab_1/lab_1.xpr
SScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.oopen_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1075.910 ; gain = 0.000uupdate_compile_order -fileset sources_1update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
O: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.910 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 2000 ns
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000018, write back reg number = 10, write back data = 0x00000040
    Error     : PC = 0x00000018, write back reg number = 10, write back data = 0x0000001c
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 2000 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000018, write back reg number = 10, write back data = 0x00000040
    Error     : PC = 0x0000001c, write back reg number = 12, write back data = 0x00000028
--------------------------------------------------------------
==============================================================
$finish called at time : 2160 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myregfile}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1075.910 ; gain = 0.000
run 2000 ns
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000018, write back reg number = 10, write back data = 0x00000040
    Error     : PC = 0x00000018, write back reg number = 10, write back data = 0x0000001c
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 2000 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000018, write back reg number = 10, write back data = 0x00000040
    Error     : PC = 0x0000001c, write back reg number = 12, write back data = 0x00000028
--------------------------------------------------------------
==============================================================
$finish called at time : 2160 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Locker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Locker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.910 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.Zero
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Locker
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.910 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1075.910 ; gain = 0.000
run 2000 ns
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000080, write back reg number = 19, write back data = 0x00000160
    Error     : PC = 0x00000084, write back reg number = 15, write back data = 0x00000038
--------------------------------------------------------------
==============================================================
$finish called at time : 2490 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 2000 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000080, write back reg number = 19, write back data = 0x00000160
    Error     : PC = 0x00000088, write back reg number = 18, write back data = 0x00000160
--------------------------------------------------------------
==============================================================
$finish called at time : 2500 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.910 ; gain = 0.000
run 2000 ns
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000080, write back reg number = 19, write back data = 0x00000160
    Error     : PC = 0x00000084, write back reg number = 15, write back data = 0x00000038
--------------------------------------------------------------
==============================================================
$finish called at time : 2490 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221_3.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221_3.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Locker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Locker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.910 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.Zero
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Locker
Compiling module xil_defaultlib.mux_221
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.910 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1075.910 ; gain = 0.000
run 2000 ns
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2560 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 67
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Locker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Locker
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Zero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.320 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.Zero
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Locker
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.320 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1090.320 ; gain = 0.000
run 2000 ns
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2540 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 67
