{
    "blif/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 8.9,
        "techmap_time(ms)": 2.4,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "blif/adder/no_arch": {
        "test_name": "blif/adder/no_arch",
        "input_blif": "adder.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "blif/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "blif/hierarchy/no_arch": {
        "test_name": "blif/hierarchy/no_arch",
        "input_blif": "hierarchy.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "blif/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mult.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$mul' with matching ports was not found."
        ]
    },
    "blif/mult/no_arch": {
        "test_name": "blif/mult/no_arch",
        "input_blif": "mult.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$mul' with matching ports was not found."
        ]
    },
    "blif/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 2.1,
        "Pi": 1,
        "Po": 2,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "blif/mux/no_arch": {
        "test_name": "blif/mux/no_arch",
        "input_blif": "mux.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "blif/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reduce_bool.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_bool' with matching ports was not found."
        ]
    },
    "blif/reduce_bool/no_arch": {
        "test_name": "blif/reduce_bool/no_arch",
        "input_blif": "reduce_bool.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_bool' with matching ports was not found."
        ]
    },
    "blif/reg/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/reg/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "reg.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "blif/reg/no_arch": {
        "test_name": "blif/reg/no_arch",
        "input_blif": "reg.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "blif/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sub.blif",
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "blif/sub/no_arch": {
        "test_name": "blif/sub/no_arch",
        "input_blif": "sub.blif",
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "blif/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "blif/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "dffsr.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$not' with matching ports was not found."
        ]
    },
    "blif/dffsr/no_arch": {
        "test_name": "blif/dffsr/no_arch",
        "input_blif": "dffsr.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$not' with matching ports was not found."
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
