- ğŸ‘‹ Hi, Iâ€™m @avinashnannesani
- ğŸ‘€ Iâ€™m interested in Physical Design in VLSI
- ğŸŒ± Iâ€™m currently learning Verilog HDL
- ğŸ’ï¸ Iâ€™m looking to collaborate on VLSI 
- ğŸ“« How to reach me ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...

<!---
avinashnannesani/avinashnannesani is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
