#alu4bit
dsd course project
This project is designed for Nexys 4 Artix 7 FPGA only.
This project was coded in Xilinx ISE with VHDL language.
