--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml BAMF_Datapath.twx BAMF_Datapath.ncd -o BAMF_Datapath.twr
BAMF_Datapath.pcf

Design file:              BAMF_Datapath.ncd
Physical constraint file: BAMF_Datapath.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------------+------------+------------+------------------+--------+
                    |Max Setup to|Max Hold to |                  | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------------+--------+
debug               |   17.939(R)|   -2.106(R)|clk_BUFGP         |   0.000|
                    |   19.000(F)|   -2.463(F)|clk_BUFGP         |   0.000|
debugInstruction<0> |   18.338(R)|   -3.935(R)|clk_BUFGP         |   0.000|
                    |   20.899(F)|   -3.908(F)|clk_BUFGP         |   0.000|
debugInstruction<1> |   15.450(R)|   -3.046(R)|clk_BUFGP         |   0.000|
                    |   18.725(F)|   -3.019(F)|clk_BUFGP         |   0.000|
debugInstruction<2> |   15.639(R)|   -2.493(R)|clk_BUFGP         |   0.000|
                    |   18.554(F)|   -2.850(F)|clk_BUFGP         |   0.000|
debugInstruction<3> |   14.916(R)|   -3.073(R)|clk_BUFGP         |   0.000|
                    |   18.114(F)|   -3.197(F)|clk_BUFGP         |   0.000|
debugInstruction<4> |   16.887(R)|   -3.479(R)|clk_BUFGP         |   0.000|
                    |   19.861(F)|   -3.538(F)|clk_BUFGP         |   0.000|
debugInstruction<5> |   17.393(R)|   -3.820(R)|clk_BUFGP         |   0.000|
                    |   18.454(F)|   -3.793(F)|clk_BUFGP         |   0.000|
debugInstruction<6> |   17.280(R)|   -3.730(R)|clk_BUFGP         |   0.000|
                    |   18.419(F)|   -3.703(F)|clk_BUFGP         |   0.000|
debugInstruction<7> |   17.583(R)|   -3.972(R)|clk_BUFGP         |   0.000|
                    |   20.271(F)|   -2.647(F)|clk_BUFGP         |   0.000|
debugInstruction<8> |   15.987(R)|   -3.494(R)|clk_BUFGP         |   0.000|
                    |   19.542(F)|   -2.737(F)|clk_BUFGP         |   0.000|
debugInstruction<9> |   14.883(R)|   -2.690(R)|clk_BUFGP         |   0.000|
                    |   17.570(F)|   -2.524(F)|clk_BUFGP         |   0.000|
debugInstruction<10>|   14.639(R)|   -2.882(R)|clk_BUFGP         |   0.000|
                    |   18.194(F)|   -2.901(F)|clk_BUFGP         |   0.000|
debugInstruction<11>|   14.542(R)|   -2.264(R)|clk_BUFGP         |   0.000|
                    |   17.229(F)|   -2.871(F)|clk_BUFGP         |   0.000|
debugInstruction<12>|   13.629(R)|   -2.629(R)|clk_BUFGP         |   0.000|
                    |   16.631(F)|   -2.665(F)|clk_BUFGP         |   0.000|
debugInstruction<13>|   13.989(R)|   -2.542(R)|clk_BUFGP         |   0.000|
                    |   16.991(F)|   -2.609(F)|clk_BUFGP         |   0.000|
debugInstruction<14>|   13.362(R)|   -2.373(R)|clk_BUFGP         |   0.000|
                    |   17.296(F)|   -2.417(F)|clk_BUFGP         |   0.000|
debugInstruction<15>|   14.174(R)|   -2.303(R)|clk_BUFGP         |   0.000|
                    |   17.176(F)|   -2.276(F)|clk_BUFGP         |   0.000|
inport<0>           |    1.899(R)|    0.252(R)|clk_BUFGP         |   0.000|
                    |    0.506(F)|    0.822(F)|clk_BUFGP         |   0.000|
inport<1>           |    1.729(R)|    0.354(R)|clk_BUFGP         |   0.000|
                    |    0.500(F)|    0.827(F)|clk_BUFGP         |   0.000|
inport<2>           |    1.637(R)|    0.439(R)|clk_BUFGP         |   0.000|
                    |    0.855(F)|    0.536(F)|clk_BUFGP         |   0.000|
inport<3>           |    1.843(R)|    0.656(R)|clk_BUFGP         |   0.000|
                    |    0.956(F)|    0.446(F)|clk_BUFGP         |   0.000|
inport<4>           |    1.522(R)|    0.495(R)|clk_BUFGP         |   0.000|
                    |    0.896(F)|    0.489(F)|clk_BUFGP         |   0.000|
inport<5>           |    1.526(R)|    0.481(R)|clk_BUFGP         |   0.000|
                    |    0.861(F)|    0.519(F)|clk_BUFGP         |   0.000|
inport<6>           |    2.032(R)|    0.121(R)|clk_BUFGP         |   0.000|
                    |    1.433(F)|    0.063(F)|clk_BUFGP         |   0.000|
inport<7>           |    1.556(R)|    0.454(R)|clk_BUFGP         |   0.000|
                    |    0.960(F)|    0.444(F)|clk_BUFGP         |   0.000|
inport<8>           |    2.361(R)|   -0.148(R)|clk_BUFGP         |   0.000|
                    |    1.662(F)|   -0.120(F)|clk_BUFGP         |   0.000|
inport<9>           |    2.061(R)|    0.050(R)|clk_BUFGP         |   0.000|
                    |    1.502(F)|    0.012(F)|clk_BUFGP         |   0.000|
inport<10>          |    4.408(R)|   -0.606(R)|clk_BUFGP         |   0.000|
                    |    2.404(F)|   -0.717(F)|clk_BUFGP         |   0.000|
inport<11>          |    3.956(R)|   -0.895(R)|clk_BUFGP         |   0.000|
                    |    2.458(F)|   -0.755(F)|clk_BUFGP         |   0.000|
inport<12>          |    2.647(R)|    0.135(R)|clk_BUFGP         |   0.000|
                    |    1.396(F)|    0.097(F)|clk_BUFGP         |   0.000|
inport<13>          |    2.524(R)|    0.325(R)|clk_BUFGP         |   0.000|
                    |    1.112(F)|    0.325(F)|clk_BUFGP         |   0.000|
inport<14>          |    2.418(R)|    0.015(R)|clk_BUFGP         |   0.000|
                    |    1.502(F)|    0.015(F)|clk_BUFGP         |   0.000|
inport<15>          |    1.964(R)|    0.338(R)|clk_BUFGP         |   0.000|
                    |    1.099(F)|    0.338(F)|clk_BUFGP         |   0.000|
--------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PC<0>       |    7.715(F)|clk_BUFGP         |   0.000|
PC<1>       |    8.525(F)|clk_BUFGP         |   0.000|
PC<2>       |    8.554(F)|clk_BUFGP         |   0.000|
PC<3>       |    7.820(F)|clk_BUFGP         |   0.000|
PC<4>       |    7.964(F)|clk_BUFGP         |   0.000|
PC<5>       |    8.207(F)|clk_BUFGP         |   0.000|
PC<6>       |    8.067(F)|clk_BUFGP         |   0.000|
PC<7>       |    7.838(F)|clk_BUFGP         |   0.000|
PC<8>       |    7.803(F)|clk_BUFGP         |   0.000|
PC<9>       |    7.800(F)|clk_BUFGP         |   0.000|
PC<10>      |    7.893(F)|clk_BUFGP         |   0.000|
PC<11>      |    8.098(F)|clk_BUFGP         |   0.000|
PC<12>      |    7.809(F)|clk_BUFGP         |   0.000|
PC<13>      |    8.087(F)|clk_BUFGP         |   0.000|
PC<14>      |    7.932(F)|clk_BUFGP         |   0.000|
PC<15>      |    8.383(F)|clk_BUFGP         |   0.000|
aluout<0>   |   10.836(F)|clk_BUFGP         |   0.000|
aluout<1>   |    8.617(F)|clk_BUFGP         |   0.000|
aluout<2>   |    9.457(F)|clk_BUFGP         |   0.000|
aluout<3>   |    8.406(F)|clk_BUFGP         |   0.000|
aluout<4>   |    8.791(F)|clk_BUFGP         |   0.000|
aluout<5>   |    8.440(F)|clk_BUFGP         |   0.000|
aluout<6>   |    9.458(F)|clk_BUFGP         |   0.000|
aluout<7>   |   10.159(F)|clk_BUFGP         |   0.000|
aluout<8>   |    9.785(F)|clk_BUFGP         |   0.000|
aluout<9>   |    7.927(F)|clk_BUFGP         |   0.000|
aluout<10>  |    8.055(F)|clk_BUFGP         |   0.000|
aluout<11>  |    8.890(F)|clk_BUFGP         |   0.000|
aluout<12>  |    7.988(F)|clk_BUFGP         |   0.000|
aluout<13>  |   10.554(F)|clk_BUFGP         |   0.000|
aluout<14>  |    8.300(F)|clk_BUFGP         |   0.000|
aluout<15>  |    8.388(F)|clk_BUFGP         |   0.000|
outport<0>  |    7.236(R)|clk_BUFGP         |   0.000|
outport<1>  |    7.308(R)|clk_BUFGP         |   0.000|
outport<2>  |    7.579(R)|clk_BUFGP         |   0.000|
outport<3>  |    7.769(R)|clk_BUFGP         |   0.000|
outport<4>  |    8.206(R)|clk_BUFGP         |   0.000|
outport<5>  |    8.074(R)|clk_BUFGP         |   0.000|
outport<6>  |    7.745(R)|clk_BUFGP         |   0.000|
outport<7>  |    7.835(R)|clk_BUFGP         |   0.000|
outport<8>  |    7.933(R)|clk_BUFGP         |   0.000|
outport<9>  |    7.798(R)|clk_BUFGP         |   0.000|
outport<10> |    8.350(R)|clk_BUFGP         |   0.000|
outport<11> |    7.608(R)|clk_BUFGP         |   0.000|
outport<12> |    7.240(R)|clk_BUFGP         |   0.000|
outport<13> |    7.276(R)|clk_BUFGP         |   0.000|
outport<14> |    8.275(R)|clk_BUFGP         |   0.000|
outport<15> |    7.518(R)|clk_BUFGP         |   0.000|
r_output<0> |    7.774(F)|clk_BUFGP         |   0.000|
r_output<1> |    7.225(F)|clk_BUFGP         |   0.000|
r_output<2> |    7.480(F)|clk_BUFGP         |   0.000|
r_output<3> |    9.792(F)|clk_BUFGP         |   0.000|
r_output<4> |    9.099(F)|clk_BUFGP         |   0.000|
r_output<5> |    9.440(F)|clk_BUFGP         |   0.000|
r_output<6> |    9.369(F)|clk_BUFGP         |   0.000|
r_output<7> |    8.150(F)|clk_BUFGP         |   0.000|
r_output<8> |    8.856(F)|clk_BUFGP         |   0.000|
r_output<9> |    8.543(F)|clk_BUFGP         |   0.000|
r_output<10>|    8.973(F)|clk_BUFGP         |   0.000|
r_output<11>|   10.093(F)|clk_BUFGP         |   0.000|
r_output<12>|    9.074(F)|clk_BUFGP         |   0.000|
r_output<13>|   10.411(F)|clk_BUFGP         |   0.000|
r_output<14>|    7.489(F)|clk_BUFGP         |   0.000|
r_output<15>|    7.779(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.738|   10.106|   21.218|   16.948|
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 16 23:12:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



