Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 85fd66f3e1ac4205b8a1c7b6e706a0e0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot chip_top_tb_func_synth xil_defaultlib.chip_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'chip_top' does not have a parameter named DATA_WIDTH [/home/ukallakuri/hardware_design/designs/direct_mapped_cache/DMC_behavioural/DMC_behavioural.srcs/sim_1/new/chip_top_tb.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.one_b_cell_40
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.one_b_cell_41
Compiling module xil_defaultlib.one_b_cell_42
Compiling module xil_defaultlib.one_b_cell_43
Compiling module xil_defaultlib.tag_valid_44
Compiling module xil_defaultlib.one_row_cells
Compiling module xil_defaultlib.one_b_cell_35
Compiling module xil_defaultlib.one_b_cell_36
Compiling module xil_defaultlib.one_b_cell_37
Compiling module xil_defaultlib.one_b_cell_38
Compiling module xil_defaultlib.tag_valid_39
Compiling module xil_defaultlib.one_row_cells_0
Compiling module xil_defaultlib.one_b_cell_30
Compiling module xil_defaultlib.one_b_cell_31
Compiling module xil_defaultlib.one_b_cell_32
Compiling module xil_defaultlib.one_b_cell_33
Compiling module xil_defaultlib.tag_valid_34
Compiling module xil_defaultlib.one_row_cells_1
Compiling module xil_defaultlib.one_b_cell_25
Compiling module xil_defaultlib.one_b_cell_26
Compiling module xil_defaultlib.one_b_cell_27
Compiling module xil_defaultlib.one_b_cell_28
Compiling module xil_defaultlib.tag_valid_29
Compiling module xil_defaultlib.one_row_cells_2
Compiling module xil_defaultlib.one_b_cell_20
Compiling module xil_defaultlib.one_b_cell_21
Compiling module xil_defaultlib.one_b_cell_22
Compiling module xil_defaultlib.one_b_cell_23
Compiling module xil_defaultlib.tag_valid_24
Compiling module xil_defaultlib.one_row_cells_3
Compiling module xil_defaultlib.one_b_cell_15
Compiling module xil_defaultlib.one_b_cell_16
Compiling module xil_defaultlib.one_b_cell_17
Compiling module xil_defaultlib.one_b_cell_18
Compiling module xil_defaultlib.tag_valid_19
Compiling module xil_defaultlib.one_row_cells_4
Compiling module xil_defaultlib.one_b_cell_10
Compiling module xil_defaultlib.one_b_cell_11
Compiling module xil_defaultlib.one_b_cell_12
Compiling module xil_defaultlib.one_b_cell_13
Compiling module xil_defaultlib.tag_valid_14
Compiling module xil_defaultlib.one_row_cells_5
Compiling module xil_defaultlib.one_b_cell
Compiling module xil_defaultlib.one_b_cell_7
Compiling module xil_defaultlib.one_b_cell_8
Compiling module xil_defaultlib.one_b_cell_9
Compiling module xil_defaultlib.tag_valid
Compiling module xil_defaultlib.one_row_cells_6
Compiling module xil_defaultlib.memory
Compiling module unisims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.chip_top
Compiling module xil_defaultlib.chip_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot chip_top_tb_func_synth
