// Seed: 2799116544
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input supply1 id_5
);
  wand id_7 = -1, id_8 = 1, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wand id_3,
    output wand id_4,
    input wor id_5,
    output wire id_6,
    input wor id_7,
    output wand id_8,
    input supply0 id_9,
    input wire id_10,
    input wire id_11,
    output tri0 id_12
);
  assign {id_3, id_7, -1'b0, -1'b0} = 1;
  wire id_14;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  wire id_15;
  assign id_14 = id_15;
endmodule
