Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:38:34 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 wsiM_burstKind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wsiM_statusR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.072%)  route 0.082ns (38.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.586     1.640    wciS0_Clk_IBUF_BUFG
    SLICE_X19Y154                                                     r  wsiM_burstKind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y154        FDRE (Prop_fdre_C_Q)         0.100     1.740 r  wsiM_burstKind_reg[1]/Q
                         net (fo=5, routed)           0.082     1.822    n_0_wsiM_burstKind_reg[1]
    SLICE_X18Y154                                                     r  wsiM_statusR[3]_i_1/I0
    SLICE_X18Y154        LUT2 (Prop_lut2_I0_O)        0.028     1.850 r  wsiM_statusR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    n_0_wsiM_statusR[3]_i_1
    SLICE_X18Y154        FDRE                                         r  wsiM_statusR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.788     2.081    wciS0_Clk_IBUF_BUFG
    SLICE_X18Y154                                                     r  wsiM_statusR_reg[3]/C
                         clock pessimism             -0.429     1.651    
    SLICE_X18Y154        FDRE (Hold_fdre_C_D)         0.087     1.738    wsiM_statusR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 thisMesg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.032%)  route 0.303ns (71.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.588     1.642    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y152                                                     r  thisMesg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  thisMesg_reg[16]/Q
                         net (fo=4, routed)           0.303     2.063    thisMesg[16]
    SLICE_X17Y149        FDRE                                         r  lastMesg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.861     2.154    wciS0_Clk_IBUF_BUFG
    SLICE_X17Y149                                                     r  lastMesg_reg[16]/C
                         clock pessimism             -0.246     1.907    
    SLICE_X17Y149        FDRE (Hold_fdre_C_D)         0.040     1.947    lastMesg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 thisMesg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.322%)  route 0.092ns (43.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.639     1.693    wciS0_Clk_IBUF_BUFG
    SLICE_X12Y148                                                     r  thisMesg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDSE (Prop_fdse_C_Q)         0.118     1.811 r  thisMesg_reg[27]/Q
                         net (fo=2, routed)           0.092     1.903    thisMesg__0[27]
    SLICE_X12Y149        FDSE                                         r  lastMesg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.861     2.154    wciS0_Clk_IBUF_BUFG
    SLICE_X12Y149                                                     r  lastMesg_reg[27]/C
                         clock pessimism             -0.446     1.707    
    SLICE_X12Y149        FDSE (Hold_fdse_C_D)         0.059     1.766    lastMesg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 wmi_reqF_q_1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.860%)  route 0.367ns (74.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.587     1.641    wciS0_Clk_IBUF_BUFG
    SLICE_X9Y155                                                      r  wmi_reqF_q_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDSE (Prop_fdse_C_Q)         0.100     1.741 r  wmi_reqF_q_1_reg[3]/Q
                         net (fo=1, routed)           0.367     2.108    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I74[3]
    SLICE_X7Y149                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[3]_i_1/I0
    SLICE_X7Y149         LUT6 (Prop_lut6_I0_O)        0.028     2.136 r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[3]_i_1/O
                         net (fo=1, routed)           0.000     2.136    wmi_reqF_q_0__D_IN[3]
    SLICE_X7Y149         FDSE                                         r  wmi_reqF_q_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.892     2.185    wciS0_Clk_IBUF_BUFG
    SLICE_X7Y149                                                      r  wmi_reqF_q_0_reg[3]/C
                         clock pessimism             -0.246     1.938    
    SLICE_X7Y149         FDSE (Hold_fdse_C_D)         0.061     1.999    wmi_reqF_q_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 thisMesg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.118ns (26.556%)  route 0.326ns (73.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.587     1.641    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y154                                                     r  thisMesg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDSE (Prop_fdse_C_Q)         0.118     1.759 r  thisMesg_reg[10]/Q
                         net (fo=5, routed)           0.326     2.086    thisMesg[10]
    SLICE_X11Y146        FDSE                                         r  lastMesg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.861     2.154    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y146                                                     r  lastMesg_reg[10]/C
                         clock pessimism             -0.246     1.907    
    SLICE_X11Y146        FDSE (Hold_fdse_C_D)         0.040     1.947    lastMesg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 thisMesg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.184%)  route 0.351ns (77.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.588     1.642    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y151                                                     r  thisMesg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742 r  thisMesg_reg[22]/Q
                         net (fo=4, routed)           0.351     2.093    thisMesg[22]
    SLICE_X15Y149        FDSE                                         r  lastMesg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.861     2.154    wciS0_Clk_IBUF_BUFG
    SLICE_X15Y149                                                     r  lastMesg_reg[22]/C
                         clock pessimism             -0.246     1.907    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.041     1.948    lastMesg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 wci_nState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wci_cState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.695%)  route 0.094ns (42.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.668     1.722    wciS0_Clk_IBUF_BUFG
    SLICE_X7Y142                                                      r  wci_nState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  wci_nState_reg[1]/Q
                         net (fo=2, routed)           0.094     1.916    wci_nState[1]
    SLICE_X5Y142                                                      r  wci_cState[1]_i_1/I0
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.028     1.944 r  wci_cState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    n_0_wci_cState[1]_i_1
    SLICE_X5Y142         FDRE                                         r  wci_cState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.890     2.183    wciS0_Clk_IBUF_BUFG
    SLICE_X5Y142                                                      r  wci_cState_reg[1]/C
                         clock pessimism             -0.446     1.736    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.060     1.796    wci_cState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 thisMesg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.100ns (21.935%)  route 0.356ns (78.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.588     1.642    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y151                                                     r  thisMesg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742 r  thisMesg_reg[17]/Q
                         net (fo=4, routed)           0.356     2.098    thisMesg[17]
    SLICE_X15Y149        FDSE                                         r  lastMesg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.861     2.154    wciS0_Clk_IBUF_BUFG
    SLICE_X15Y149                                                     r  lastMesg_reg[17]/C
                         clock pessimism             -0.246     1.907    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.040     1.947    lastMesg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 thisMesg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.100ns (21.991%)  route 0.355ns (78.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.588     1.642    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y151                                                     r  thisMesg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742 r  thisMesg_reg[12]/Q
                         net (fo=5, routed)           0.355     2.097    thisMesg[12]
    SLICE_X11Y146        FDSE                                         r  lastMesg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.861     2.154    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y146                                                     r  lastMesg_reg[12]/C
                         clock pessimism             -0.246     1.907    
    SLICE_X11Y146        FDSE (Hold_fdse_C_D)         0.038     1.945    lastMesg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 thisMesg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.118ns (25.728%)  route 0.341ns (74.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.587     1.641    wciS0_Clk_IBUF_BUFG
    SLICE_X12Y151                                                     r  thisMesg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDSE (Prop_fdse_C_Q)         0.118     1.759 r  thisMesg_reg[4]/Q
                         net (fo=5, routed)           0.341     2.100    thisMesg[4]
    SLICE_X12Y146        FDSE                                         r  lastMesg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, routed)         0.860     2.153    wciS0_Clk_IBUF_BUFG
    SLICE_X12Y146                                                     r  lastMesg_reg[4]/C
                         clock pessimism             -0.246     1.906    
    SLICE_X12Y146        FDSE (Hold_fdse_C_D)         0.037     1.943    lastMesg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.157    




