<p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35061783/Ncore+3.0+Synthesis" data-linked-resource-id="35061783" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35127338/Ncore+3.1+Synthesis" data-linked-resource-id="35127338" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.1 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35061804/Ncore+3.2+Synthesis" data-linked-resource-id="35061804" data-linked-resource-version="15" data-linked-resource-type="page">Ncore 3.2 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35160073/Ncore+3.3+Synthesis" data-linked-resource-id="35160073" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.3 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/35160080/Ncore+3.4+Synthesis" data-linked-resource-id="35160080" data-linked-resource-version="23" data-linked-resource-type="page">Ncore 3.4 Synthesis</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/216596505/Formality+RTL+vs+Gate" data-linked-resource-id="216596505" data-linked-resource-version="17" data-linked-resource-type="page">Formality</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/249233457/Ncore+3.6+Synthesis" data-linked-resource-id="249233457" data-linked-resource-version="24" data-linked-resource-type="page">Ncore 3.6 Synthesis</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/646348829/Ncore+3.6.1+Synthesis" data-linked-resource-id="646348829" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.6.1 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/605618242/Ncore+3.6.2+Synthesis" data-linked-resource-id="605618242" data-linked-resource-version="9" data-linked-resource-type="page">Ncore 3.6.2 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1153073166/Ncore+3.6.4+Synthesis" data-linked-resource-id="1153073166" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.6.4 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/645234801/Ncore+3.7.0+Synthesis" data-linked-resource-id="645234801" data-linked-resource-version="18" data-linked-resource-type="page">Ncore 3.7 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1604223490/Ncore+3.7.1+Synthesis" data-linked-resource-id="1604223490" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.7.1 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/646348842/Ncore+3.8+Synthesis" data-linked-resource-id="646348842" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.8 Synthesis</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/717586461/Timing+trends+across+releases" data-linked-resource-id="717586461" data-linked-resource-version="3" data-linked-resource-type="page">Timing trends</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/792133816/Increased+nDceRbCredits+Timing+Analysis" data-linked-resource-id="792133816" data-linked-resource-version="5" data-linked-resource-type="page"><u>Increased nDceRbCredits &amp; timing impact Analysis</u></a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/816873515/Customer+Runs+Results" data-linked-resource-id="816873515" data-linked-resource-version="8" data-linked-resource-type="page">Customer_designs_results</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/977371236/ASIL+configurations+-+Area+Growth" data-linked-resource-id="977371236" data-linked-resource-version="2" data-linked-resource-type="page">ASIL Configurations</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1002143790/Dual+Port+vs+2-Port+Memories" data-linked-resource-id="1002143790" data-linked-resource-version="1" data-linked-resource-type="page">Dual Port vs 2-Port Memory</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1406009357/Design+Area+Trends" data-linked-resource-id="1406009357" data-linked-resource-version="3" data-linked-resource-type="page">Design Area Trends</a></p><p />