// Seed: 497431030
module module_0 (
    input tri id_0,
    input uwire id_1,
    output wand id_2,
    output supply1 id_3#(
        .id_5(~1),
        .id_6(1)
    )
);
  assign id_3 = 1'b0;
  assign module_1.id_6 = 0;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    input wor id_8
    , id_11,
    input wor id_9
);
  tri1 id_12;
  assign id_12 = 1;
  assign id_11 = id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_4,
      id_11
  );
  wire id_13 = id_13;
  wire id_14;
endmodule
