INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab4.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m62256
INFO: [VRFC 10-311] analyzing module T74LS373
INFO: [VRFC 10-311] analyzing module T74LS04
INFO: [VRFC 10-311] analyzing module addr_cat
INFO: [VRFC 10-311] analyzing module splitter
INFO: [VRFC 10-311] analyzing module PIC16F873
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0/sim/design_1_PIC16F873_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PIC16F873_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0/sim/design_1_T74LS373_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_T74LS373_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/ip/design_1_m62256_0_0/sim/design_1_m62256_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_m62256_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/ip/design_1_addr_cat_0_0/sim/design_1_addr_cat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_addr_cat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/D6C8D6E4C8D6C243/Linux/smp/lab5/lab5/lab5.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
