Classic Timing Analyzer report for KK
Wed Aug 08 10:24:45 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.824 ns                         ; led_out[5]~reg0 ; led_out[5]      ; clk_in     ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 122.53 MHz ( period = 8.161 ns ) ; dd[1]           ; led_out[6]~reg0 ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 122.53 MHz ( period = 8.161 ns )               ; dd[1]           ; led_out[6]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 7.452 ns                ;
; N/A   ; 123.67 MHz ( period = 8.086 ns )               ; dd[1]           ; led_out[4]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 7.377 ns                ;
; N/A   ; 125.09 MHz ( period = 7.994 ns )               ; dd[1]           ; led_out[2]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 7.285 ns                ;
; N/A   ; 125.19 MHz ( period = 7.988 ns )               ; dd[1]           ; led_out[3]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 7.279 ns                ;
; N/A   ; 125.34 MHz ( period = 7.978 ns )               ; dd[1]           ; led_out[5]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 7.269 ns                ;
; N/A   ; 128.82 MHz ( period = 7.763 ns )               ; dd[1]           ; led_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 7.054 ns                ;
; N/A   ; 131.23 MHz ( period = 7.620 ns )               ; dd[1]           ; dd[2]           ; clk_in     ; clk_in   ; None                        ; None                      ; 6.911 ns                ;
; N/A   ; 133.92 MHz ( period = 7.467 ns )               ; dd[0]           ; led_out[6]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.758 ns                ;
; N/A   ; 135.28 MHz ( period = 7.392 ns )               ; dd[0]           ; led_out[4]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 136.13 MHz ( period = 7.346 ns )               ; dd[0]           ; led_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.637 ns                ;
; N/A   ; 136.99 MHz ( period = 7.300 ns )               ; dd[0]           ; led_out[2]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.591 ns                ;
; N/A   ; 137.10 MHz ( period = 7.294 ns )               ; dd[0]           ; led_out[3]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 137.29 MHz ( period = 7.284 ns )               ; dd[0]           ; led_out[5]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.575 ns                ;
; N/A   ; 138.47 MHz ( period = 7.222 ns )               ; dd[1]           ; dd[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 6.513 ns                ;
; N/A   ; 142.88 MHz ( period = 6.999 ns )               ; dd[1]           ; led_out[7]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.290 ns                ;
; N/A   ; 146.95 MHz ( period = 6.805 ns )               ; dd[0]           ; dd[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 6.096 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns )               ; dd[1]           ; led_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.007 ns                ;
; N/A   ; 148.99 MHz ( period = 6.712 ns )               ; dd[2]           ; led_out[6]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 6.003 ns                ;
; N/A   ; 150.67 MHz ( period = 6.637 ns )               ; dd[2]           ; led_out[4]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.928 ns                ;
; N/A   ; 152.79 MHz ( period = 6.545 ns )               ; dd[2]           ; led_out[2]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.836 ns                ;
; N/A   ; 152.93 MHz ( period = 6.539 ns )               ; dd[2]           ; led_out[3]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.830 ns                ;
; N/A   ; 153.16 MHz ( period = 6.529 ns )               ; dd[2]           ; led_out[5]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.820 ns                ;
; N/A   ; 153.75 MHz ( period = 6.504 ns )               ; dd[0]           ; dd[2]           ; clk_in     ; clk_in   ; None                        ; None                      ; 5.795 ns                ;
; N/A   ; 158.60 MHz ( period = 6.305 ns )               ; dd[0]           ; led_out[7]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.596 ns                ;
; N/A   ; 158.76 MHz ( period = 6.299 ns )               ; dd[0]           ; led_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.590 ns                ;
; N/A   ; 162.05 MHz ( period = 6.171 ns )               ; dd[2]           ; dd[2]           ; clk_in     ; clk_in   ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 163.51 MHz ( period = 6.116 ns )               ; dd[2]           ; led_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 5.407 ns                ;
; N/A   ; 180.18 MHz ( period = 5.550 ns )               ; dd[2]           ; led_out[7]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 4.841 ns                ;
; N/A   ; 197.28 MHz ( period = 5.069 ns )               ; dd[2]           ; led_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 4.360 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; sa              ; led_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.941 ns                ;
; N/A   ; 274.05 MHz ( period = 3.649 ns )               ; sa              ; led_out[7]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; dd[0]           ; sa              ; clk_in     ; clk_in   ; None                        ; None                      ; 2.418 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sa              ; led_out[3]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sa              ; led_out[4]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sa              ; led_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sa              ; led_out[5]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sa              ; led_out[6]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; sa              ; led_out[2]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[3]~reg0 ; led_out[3]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[5]~reg0 ; led_out[5]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; dd[0]           ; dd[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[7]~reg0 ; led_out[7]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[4]~reg0 ; led_out[4]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[0]~reg0 ; led_out[0]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.762 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[6]~reg0 ; led_out[6]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.761 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[1]~reg0 ; led_out[1]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; led_out[2]~reg0 ; led_out[2]~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.744 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 9.824 ns   ; led_out[5]~reg0 ; led_out[5] ; clk_in     ;
; N/A   ; None         ; 9.764 ns   ; led_out[7]~reg0 ; led_out[7] ; clk_in     ;
; N/A   ; None         ; 9.764 ns   ; led_out[0]~reg0 ; led_out[0] ; clk_in     ;
; N/A   ; None         ; 9.282 ns   ; led_out[3]~reg0 ; led_out[3] ; clk_in     ;
; N/A   ; None         ; 9.164 ns   ; led_out[2]~reg0 ; led_out[2] ; clk_in     ;
; N/A   ; None         ; 8.492 ns   ; led_out[4]~reg0 ; led_out[4] ; clk_in     ;
; N/A   ; None         ; 8.372 ns   ; led_out[6]~reg0 ; led_out[6] ; clk_in     ;
; N/A   ; None         ; 7.295 ns   ; led_out[1]~reg0 ; led_out[1] ; clk_in     ;
+-------+--------------+------------+-----------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Aug 08 10:24:45 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KK -c KK
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 122.53 MHz between source register "dd[1]" and destination register "led_out[6]~reg0" (period= 8.161 ns)
    Info: + Longest register to register delay is 7.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N9; Fanout = 3; REG Node = 'dd[1]'
        Info: 2: + IC(2.428 ns) + CELL(0.747 ns) = 3.175 ns; Loc. = LC_X1_Y10_N1; Fanout = 1; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 3.990 ns; Loc. = LC_X1_Y10_N2; Fanout = 5; COMB Node = 'Add0~5'
        Info: 4: + IC(0.789 ns) + CELL(0.200 ns) = 4.979 ns; Loc. = LC_X1_Y10_N8; Fanout = 2; COMB Node = 'led_out[6]~9'
        Info: 5: + IC(1.882 ns) + CELL(0.591 ns) = 7.452 ns; Loc. = LC_X4_Y10_N5; Fanout = 2; REG Node = 'led_out[6]~reg0'
        Info: Total cell delay = 2.353 ns ( 31.58 % )
        Info: Total interconnect delay = 5.099 ns ( 68.42 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y10_N5; Fanout = 2; REG Node = 'led_out[6]~reg0'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N9; Fanout = 3; REG Node = 'dd[1]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "led_out[5]" through register "led_out[5]~reg0" is 9.824 ns
    Info: + Longest clock path from clock "clk_in" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y10_N9; Fanout = 2; REG Node = 'led_out[5]~reg0'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 5.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y10_N9; Fanout = 2; REG Node = 'led_out[5]~reg0'
        Info: 2: + IC(3.307 ns) + CELL(2.322 ns) = 5.629 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'led_out[5]'
        Info: Total cell delay = 2.322 ns ( 41.25 % )
        Info: Total interconnect delay = 3.307 ns ( 58.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Aug 08 10:24:45 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


