library IEEE;
use IEEE.std_logic_1164.all;

entity DataCompression is

    port(input : in std_logic_vector(8 downto 0);      
         clk, rst : in std_logic;     
         output : out std_logic_vector(7 downto 0) );    
end entity;
