<div align="center">

# Hey, I'm Umar Javid ğŸ‘‹

### FPGA Design Engineer Â· RTL Design Â· AI Inference Accelerators

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white)](https://linkedin.com/in/umer-javed-18bb32249)
[![Email](https://img.shields.io/badge/Email-EA4335?style=for-the-badge&logo=gmail&logoColor=white)](mailto:umarjavid4540@gmail.com)
[![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/umerjack)

</div>

---

## ğŸ‘¨â€ğŸ’» About Me

I'm an FPGA Design Engineer , focused on building high-performance **AI inference accelerators** in RTL. My work sits at the intersection of hardware architecture and machine learning â€” designing the silicon-level engines that run AI fast and efficiently.

- ğŸ”­ Currently building a **Systolic Array AI Accelerator output stationary** with multi-precision support and AXI4 PCIe integration
- ğŸ§  Deep interest in **AI/ML hardware acceleration**, processor microarchitecture, and FPGA-based compute
- ğŸ¤ Open to **collaboration and learning** â€” especially in accelerator design, RISC-V, and HLS flows
- ğŸ“ B.E. Electrical Engineering â€” **NUST**, Pakistan

---

## ğŸ› ï¸ Technical Skills

| Domain | Skills |
|---|---|
| **HDL** | Verilog, SystemVerilog |
| **EDA Tools** | Vivado, Xilinx ISE, Quartus Prime |
| **Simulation & Verification** | ModelSim, FPGA-in-Loop (FIL), Python Co-simulation |
| **System Integration** | AXI4, AXI-Lite, MIPI CSI-2, PCILeech DMA |
| **Architectures** | Systolic Arrays, Pipelined Processors, RISC-V, MIPS-32 |
| **Programming** | C++, Python, Assembly, MATLAB |
| **FPGA Boards** | Nexys A7, DE1-SoC, Spartan-6, Spartan-3E |

---

## ğŸš€ Featured Projects

### ğŸ”´ AI Inference Accelerator â€” Systolic Array Engine
> RTL design of a **Dot Product Engine (DPE)** for AI inference workloads. Supports INT2/INT4/INT8/INT16/FP16/BF16 with real-time conversion to FP32 (IEEE-754). Custom systolic array architecture for tile-based matrix multiplication. AXI4/AXI-Lite interfaces + PCILeech DMA integration. Python golden-model co-simulation for verification.

---

### ğŸŸ¡ MIPI CSI-2 Receiver â€” RTL Design *(NUST SoC Lab)*
> Full RTL architecture of a MIPI CSI-2 Receiver with AXI integration. Layer-by-layer design and verification approach. Compliant with industry standards, optimized for timing and data rate.

---

### ğŸŸ¢ Voice Compression on FPGA *(Final Year Project â€” Funded)*
> ADPCM-based voice compression algorithm: C â†’ Verilog conversion, implemented on two **Spartan-3E** boards. UART-linked wireless communication with 1:4 compression ratio. Simulated in Xilinx ISE, verified end-to-end on hardware.

---

### ğŸ”µ 5-Stage Pipelined MIPS-32 Processor
> Full R/I/J-type instruction support with data forwarding and stall logic. Verified with testbench waveform analysis. Implemented on **Nexys A7** FPGA.

---

### ğŸŸ£ 3-Phase Grid-Connected Inverter Controller
> Complete solar inverter designed in Simulink, converted to HDL via MATLAB HDL Coder. Verified using FPGA-in-Loop (FIL) and compared with Simulink baseline.

---

## ğŸ“œ Certifications

- ğŸ… Generative AI for Chip Design â€” Specialized in RTL Front End *(Case University)*
- ğŸ… FPGA Softcore Processors and IP Acquisition *(Coursera)*
- ğŸ… Computer Architecture *(Onur Mutlu â€” CMU)*
- ğŸ… Digital System Design
- ğŸ… Introduction to FPGA Design for Embedded Systems *(Coursera)*

---

## ğŸ“ˆ GitHub Stats

<div align="center">

![GitHub Streak](https://streak-stats.demolab.com?user=umerjack&theme=dark&hide_border=true&ring=00d4ff&fire=00d4ff&currStreakLabel=00d4ff)


</div>

---

<div align="center">

*"Building the hardware that makes AI fast."*

</div>
