CPU cache interation
******************************

Blocking cache 
if (miss) {
    the cache stalls
    put a bubble in
}


Why need to stall everything in pipeline when data miss?
    Instruction behind cannot be dependent 

Freeze pipeline
    enable signal (says: update on next clock cycle?)

Access time only depends on how big tot