// Seed: 2883040092
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4;
  bit id_5, id_6;
  always id_5 <= id_4 + (id_4);
  assign id_5 = id_6;
  assign id_4 = !1;
  assign id_4 = id_4#(.id_3(1), .id_6(-1'h0));
  tri0 id_7 = -1, id_8, id_9;
endmodule
macromodule module_1 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  wire id_3;
  id_4(
      .id_0(id_1)
  );
  wire id_5;
  tri  id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  wire id_7;
  assign id_2[1] = 1 == id_6;
  assign id_5 = id_7;
endmodule
