ca65 V2.19 - Git d90cd11
Main file   : fibo16.s
Current file: fibo16.s

000000r 1               ; 16 bit Fibonacci number calculations (with extended memory)
000000r 1               
000000r 1               .include "sdk/ue14500-tape.inc"
000000r 2               .feature ubiquitous_idents
000000r 2               .feature string_escapes
000000r 2               .setcpu "none"
000000r 2               
000000r 2               ; Real-ish tape data
000000r 2               ;   16 bit data bus, first 4 bits are ignored but stored in
000000r 2               ;   executable in current implementation
000000r 2               ;   8 bit address bus
000000r 2               ;   xxxxIIII DDDDDDDD
000000r 2               ; IO xxNNNNNN (first two bits are masked):
000000r 2               ;   LD/STO  0x30-0x37   IO
000000r 2               ;       STO 0x30     - Trigger to read 1 bit from input - yes/no
000000r 2               ;       LD 0x30      - Read result
000000r 2               ;       STO 0x31     - Write 7 byte ASCII into terminal
000000r 2               ;       STO 0x32     - Break (any value)
000000r 2               ;       0x33-0x37 - Reserved
000000r 2               ;   LD/STO  0x38        QRR
000000r 2               ;   LD/STO  0x39        RR
000000r 2               ;   LD      0x3A-0x3B   High
000000r 2               ;   LD      0x3C-0x3F   Low
000000r 2               
000000r 2               ; 0000 0: NOP0 = No change in registers. RR -> RR. FLG0 high.
000000r 2               ; 0001 1: LD   = Load result register. Data -> RR.
000000r 2               ; 0010 2: ADD  = Addition. D + RR -> RR.
000000r 2               ; 0011 3: SUB  = Subtraction. QD + RR -> RR.
000000r 2               ; 0100 4: ONE  = Force one. 1 -> RR. 0 -> CAR.
000000r 2               ; 0101 5: NAND = Logical NAND. Q(RR * D) -> RR.
000000r 2               ; 0110 6: OR   = Logical OR. RR + D -> RR.
000000r 2               ; 0111 7: XOR  = Exclusive OR. RR != D -> RR.
000000r 2               ; 1000 8: STO  = Store. RR -> Data. Write high if OEN.
000000r 2               ; 1001 9: STOC = Store complement. QRR -> Data. Write high if OEN.
000000r 2               ; 1010 A: IEN  = Input enable. D -> IEN.
000000r 2               ; 1011 B: OEN  = Output enable. D -> OEN.
000000r 2               ; 1100 C: JMP  = Jump. Jump high.
000000r 2               ; 1101 D: RTN  = Return. RTN high. 1 -> Skip.
000000r 2               ; 1110 E: SKZ  = Skip if zero. 1 -> Skip if RR == 0.
000000r 2               ; 1111 F: NOPF = No change in registers. RR -> RR. FLGF high.
000000r 2               
000000r 2               .macro nop0 addr   ; 0000: NOP0 = No change in registers. RR -> RR. FLG0 high.
000000r 2                   .byte 0
000000r 2                   .if .blank(addr)
000000r 2                   .byte 0
000000r 2                   .else
000000r 2                   .byte <addr
000000r 2                   .endif
000000r 2               .endmacro
000000r 2               .macro ld addr    ; 0001: LD   = Load result register. Data -> RR.
000000r 2                   .byte 1
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro add addr    ; 0010: ADD  = Addition. D + RR -> RR.
000000r 2                   .byte 2
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro sub addr    ; 0011: SUB  = Subtraction. QD + RR -> RR.
000000r 2                   .byte 3
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro one    ; 0100: ONE  = Force one. 1 -> RR. 0 -> CAR.
000000r 2                   .byte 4
000000r 2                   .byte 0
000000r 2               .endmacro
000000r 2               .macro nand addr   ; 0101: NAND = Logical NAND. Q(RR * D) -> RR.
000000r 2                   .byte 5
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro or addr     ; 0110: OR   = Logical OR. RR + D -> RR.
000000r 2                   .byte 6
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro xor addr    ; 0111: XOR  = Exclusive OR. RR != D -> RR.
000000r 2                   .byte 7
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro sto addr    ; 1000: STO  = Store. RR -> Data. Write high if OEN.
000000r 2                   .byte 8
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro stoc addr   ; 1001: STOC = Store complement. QRR -> Data. Write high if OEN.
000000r 2                   .byte 9
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro ien addr   ; 1010: IEN  = Input enable. D -> IEN.
000000r 2                   .byte 10
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro oen addr   ; 1011: OEN  = Output enable. D -> OEN.
000000r 2                   .byte 11
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro jmp addr   ; 1100: JMP  = Jump. Jump high.
000000r 2                   .byte 12
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               .macro rtn   ; 1101: RTN  = Return. RTN high. 1 -> Skip.
000000r 2                   .byte 13
000000r 2                   .byte 0
000000r 2               .endmacro
000000r 2               .macro skz   ; 1110: SKZ  = Skip if zero. 1 -> Skip if RR == 0.
000000r 2                   .byte 14
000000r 2                   .byte 0
000000r 2               .endmacro
000000r 2               .macro nopf addr  ; 1111: NOPF = No change
000000r 2                   .byte 15
000000r 2                   .byte <addr
000000r 2               .endmacro
000000r 2               
000000r 2               .define OUTREG $28 ; o61
000000r 2               .define INREG $30 ; o60
000000r 2               .define QRR $38 ; o70
000000r 2               .define RR $39 ; o71
000000r 2               .define HIGH $3a ; o72
000000r 2               .define LOW $3c ; o74
000000r 2               .define SHIFTOUT $3c ; o74
000000r 2               .define BRK $3f ; o77
000000r 2               
000000r 2               .macro m_printbyte bits, addr
000000r 2                   .repeat 8,I
000000r 2                       .if (I < bits)
000000r 2                           ld addr+I
000000r 2                           sto OUTREG+I
000000r 2                       .else
000000r 2                           one
000000r 2                           stoc OUTREG+I
000000r 2                       .endif
000000r 2                   .endrepeat
000000r 2                   sto SHIFTOUT
000000r 2               .endmacro
000000r 2               
000000r 2               
000000r 2               .macro m_printbyteimm value
000000r 2                   .repeat 8,I
000000r 2                   .if (value & (1 << I)) <> 0
000000r 2                   sto OUTREG+I ; 1
000000r 2                   .else
000000r 2                   stoc OUTREG+I ; 0
000000r 2                   .endif
000000r 2                   .endrepeat
000000r 2                   sto SHIFTOUT
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_print str
000000r 2                   one
000000r 2                   .repeat .strlen(str), I
000000r 2                   __tmp .set .strat(str, I)
000000r 2                   m_printbyteimm __tmp
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_brk
000000r 2                   sto BRK
000000r 2               .endmacro
000000r 2               
000000r 2               ; Assumes RR register is 0 at start
000000r 2               .macro m_programstart
000000r 2                   ien HIGH
000000r 2                   ien	HIGH
000000r 2                   oen HIGH
000000r 2                   oen QRR
000000r 2                   .repeat $30,I
000000r 2                   sto I
000000r 2                   .endrepeat
000000r 2                   .repeat $bf,I
000000r 2                   sto $40+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               ; Must reset RR to 1 to avoid clearing RAM
000000r 2               .macro m_programend
000000r 2                   one
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_save_oen tmpAddr
000000r 2                   one
000000r 2                   sto tmpAddr
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_restore_oen tmpAddr
000000r 2                   oen tmpAddr
000000r 2                   one
000000r 2                   stoc tmpAddr ; zero tmpoen if was 1
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_clc ; clear carry
000000r 2                   one
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_sec ; set carry
000000r 2                   ld HIGH
000000r 2                   add HIGH
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_ctrr ; transfer carry to RR
000000r 2                   ld LOW
000000r 2                   add LOW
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_load bits, dstAddr, value
000000r 2                   one
000000r 2                   .repeat bits,I
000000r 2                       .if (value & (1 << I)) <> 0
000000r 2                       sto dstAddr+I; 1
000000r 2                       .else
000000r 2                       stoc dstAddr+I; 0
000000r 2                       .endif
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_fill bits, dstAddr, value
000000r 2                   one
000000r 2                   .repeat bits,I
000000r 2                       .if value = 0
000000r 2                       stoc dstAddr+I; 0
000000r 2                       .elseif value = 1
000000r 2                       sto dstAddr+I; 1
000000r 2                       .else
000000r 2                       .out "Value must be 0 or 1"
000000r 2                       .endif
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_cmp bits, targetAddr, compAddr
000000r 2                   ; C: A>=B
000000r 2                   ; !C: A<B
000000r 2                   m_sec
000000r 2                   .repeat bits,I
000000r 2                       ld targetAddr+I
000000r 2                       sub compAddr+I
000000r 2                   .endrepeat
000000r 2                   m_ctrr
000000r 2                   .if .referenced(CFlag)
000000r 2                   sto CFlag
000000r 2                   .endif
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_cmpimmz bits, targetAddr, compValue
000000r 2                   ; C: A>=B
000000r 2                   ; !C: A<B
000000r 2                   ; .out .sprintf("Cmp %d", compValue)
000000r 2                   ; .if .not .referenced(ZFlag)
000000r 2                   ;     .out "Memory for 1 bit with label ZFlag must be defined to use this macro."
000000r 2                   ; .endif
000000r 2                   one
000000r 2                   stoc ZFlag
000000r 2                   m_sec
000000r 2                   .repeat bits,I
000000r 2                       ld targetAddr+I
000000r 2                       .if (compValue & (1 << I)) <> 0
000000r 2                       ; .out "1"
000000r 2                       sub HIGH
000000r 2                       .else
000000r 2                       ; .out "0"
000000r 2                       sub LOW
000000r 2                       .endif
000000r 2                       or ZFlag ; z is 1 if result is 0
000000r 2                       sto ZFlag
000000r 2                   .endrepeat
000000r 2                   .if .referenced(CFlag)
000000r 2                   m_ctrr
000000r 2                   sto CFlag
000000r 2                   ld ZFlag ; z is 1 if carry is 1
000000r 2                   .endif
000000r 2                   stoc ZFlag ; invert z to get 1 if result is 0
000000r 2                   ld ZFlag
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_cmpimm bits, targetAddr, compValue
000000r 2                   ; C: A>=B
000000r 2                   ; !C: A<B
000000r 2                   m_sec
000000r 2                   .repeat bits,I
000000r 2                       ld targetAddr+I
000000r 2                       .if (compValue & (1 << I)) <> 0
000000r 2                       sub HIGH
000000r 2                       .else
000000r 2                       sub LOW
000000r 2                       .endif
000000r 2                   .endrepeat
000000r 2                   m_ctrr
000000r 2                   .if .referenced(CFlag)
000000r 2                   sto CFlag
000000r 2                   .endif
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_subout bits, op1Addr, op2Addr, outAddr
000000r 2                   m_sec
000000r 2                   .repeat bits,I
000000r 2                   ld op1Addr+I
000000r 2                   sub op2Addr+I
000000r 2                   sto outAddr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_sub bits, op1Addr, op2Addr
000000r 2                   m_subout bits, op1Addr, op2Addr, op1Addr
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_subimm bits, op1Addr, op2Value
000000r 2                   m_sec
000000r 2                   .repeat bits,I
000000r 2                   ld op1Addr+I
000000r 2                   .if (op2Value & (1 << I)) <> 0
000000r 2                   sub HIGH
000000r 2                   .else
000000r 2                   sub LOW
000000r 2                   .endif
000000r 2                   sto op1Addr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_asl bits, value
000000r 2                   m_clc
000000r 2                   .repeat bits,I
000000r 2                   ld value+I
000000r 2                   add value+I
000000r 2                   sto value+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_lsr bits, value
000000r 2                   m_clc
000000r 2                   .repeat bits,I
000000r 2                   ld value+(bits-I-1)
000000r 2                   add value+(bits-I-1)
000000r 2                   sto value+(bits-I-1)
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               ; rotate left with carry
000000r 2               .macro m_rol bits, value
000000r 2                   .repeat bits,I
000000r 2                   ld value+I
000000r 2                   add value+I
000000r 2                   sto value+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               ; rotate ror with carry
000000r 2               .macro m_ror bits, value
000000r 2                   .repeat bits,I
000000r 2                   ld value+(bits-I-1)
000000r 2                   add value+(bits-I-1)
000000r 2                   sto value+(bits-I-1)
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_copy bits, srcAddr, dstAddr
000000r 2                   .repeat bits,I
000000r 2                   ld srcAddr+I
000000r 2                   sto dstAddr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_addout bits, op1Addr, op2Addr, outAddr
000000r 2                   m_clc
000000r 2                   .repeat bits,I
000000r 2                   ld op1Addr+I
000000r 2                   add op2Addr+I
000000r 2                   sto outAddr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_add bits, op1Addr, op2Addr
000000r 2                   m_addout bits, op1Addr, op2Addr, op1Addr
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_adcimm bits, op1Addr, op2Value
000000r 2                   .repeat bits,I
000000r 2                   ld op1Addr+I
000000r 2                   .if (op2Value & (1 << I)) <> 0
000000r 2                   add HIGH
000000r 2                   .else
000000r 2                   add LOW
000000r 2                   .endif
000000r 2                   sto op1Addr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_xor bits, op1Addr, op2Value
000000r 2                   .repeat bits,I
000000r 2                   ld op1Addr+I
000000r 2                   .if (op2Value & (1 << I)) <> 0
000000r 2                   xor HIGH
000000r 2                   .else
000000r 2                   xor LOW
000000r 2                   .endif
000000r 2                   sto op1Addr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_addimm bits, op1Addr, op2Value
000000r 2                   m_clc
000000r 2                   .repeat bits,I
000000r 2                   ld op1Addr+I
000000r 2                   .if (op2Value & (1 << I)) <> 0
000000r 2                   add HIGH
000000r 2                   .else
000000r 2                   add LOW
000000r 2                   .endif
000000r 2                   sto op1Addr+I
000000r 2                   .endrepeat
000000r 2               .endmacro
000000r 2               
000000r 2               .macro __m_sqr16_iter valueAddr, resultAddr
000000r 2               .scope
000000r 2                   tempsq = scratchpad
000000r 2                   currentbitsq = scratchpad + 8
000000r 2               
000000r 2                   m_asl 8, resultAddr ; low * 2
000000r 2                   m_rol 8, resultAddr+8 ; high * 2 + carry
000000r 2                   m_asl 8, currentbitsq ; shift number byte
000000r 2                   m_ctrr ; read carry
000000r 2                   oen RR ; if carry = 1
000000r 2                   m_add 8, resultAddr, tempsq
000000r 2                   m_adcimm 8, resultAddr+8, 0 ; add carry to result
000000r 2                   oen tmpoen
000000r 2               .endscope
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_sqr16 valueAddr, resultAddr
000000r 2               .scope
000000r 2                   tempsq = scratchpad
000000r 2                   currentbitsq = scratchpad + 8
000000r 2               
000000r 2                   one
000000r 2                   sto tmpoen
000000r 2               
000000r 2                   m_load 8, resultAddr, 0
000000r 2                   m_copy 8, valueAddr, currentbitsq ; save low
000000r 2                   ld valueAddr+15 ; check if negative
000000r 2                   oen RR
000000r 2                   m_xor 8, currentbitsq, $FF ; negate low byte
000000r 2                   m_addimm 8, currentbitsq, 1 ; +1
000000r 2                   oen tmpoen
000000r 2                   m_copy 8, currentbitsq, tempsq ; save low ABS
000000r 2               
000000r 2                   ; do this 8 times
000000r 2                   .repeat 8
000000r 2                   __m_sqr16_iter valueAddr, resultAddr
000000r 2                   .endrepeat
000000r 2               
000000r 2                   oen tmpoen
000000r 2                   one
000000r 2                   stoc tmpoen ; zero tmpoen if was 1
000000r 2               .endscope
000000r 2               .endmacro
000000r 2               
000000r 2               .macro m_mul16 op1Addr, op2Addr, resultAddr
000000r 2               .scope
000000r 2                   tempOp1 = scratchpad
000000r 2                   tempOp2 = tempOp1 + 16
000000r 2                   sign = tempOp2 + 16
000000r 2               
000000r 2                   one ; store current O
000000r 2                   sto tmpoen
000000r 2               
000000r 2                   m_copy 16, op2Addr, tempOp2
000000r 2                   ld tempOp2+15 ; calculate sign
000000r 2                   sto sign
000000r 2                   oen sign ; if negative, invert the number
000000r 2                   m_xor 16, tempOp2, $ffff
000000r 2                   m_addimm 16, tempOp2, 1
000000r 2                   oen tmpoen
000000r 2               
000000r 2                   m_load 16, tempOp1, 0
000000r 2                   m_copy 16, op1Addr, resultAddr
000000r 2                   m_lsr 16, resultAddr
000000r 2                   m_ctrr
000000r 2                   sto CFlag
000000r 2                   ; do this 8 times
000000r 2                   .repeat 16
000000r 2                       ; using oen RR or oen CFlag is bad
000000r 2                       ; because they can be 0 or 1 depending on what ran first
000000r 2                       ; but it's alright here, because when this code runs it doesn't
000000r 2                       ; garble anything, then tmpoen restores the O state
000000r 2                       oen CFlag ; if C = 0
000000r 2                       m_sec
000000r 2                       m_add 16, tempOp1, tempOp2
000000r 2               
000000r 2                       oen tmpoen ; always
000000r 2                       m_clc
000000r 2                       m_ror 16, tempOp1
000000r 2                       m_ror 16, resultAddr
000000r 2                       m_ctrr
000000r 2                       sto CFlag
000000r 2                   .endrepeat
000000r 2               
000000r 2                   oen sign ; negate result if negative
000000r 2                   m_xor 16, resultAddr, $ffff
000000r 2                   m_addimm 16, resultAddr, 1
000000r 2                   oen tmpoen
000000r 2                   one
000000r 2                   stoc tmpoen ; zero tmpoen if was 1
000000r 2               .endscope
000000r 2               .endmacro
000000r 2               
000000r 1               
000000r 1               .macro m_bcd16iter value, n
000000r 1                   m_cmpimm 16, value, n
000000r 1                   oen RR ; if carry set
000000r 1                   m_subimm 16, value, n
000000r 1                   oen HIGH
000000r 1                   .if n >= 10000
000000r 1                   m_rol 4, out1
000000r 1                   .elseif n >= 1000
000000r 1                   m_rol 4, out2
000000r 1                   .elseif n >= 100
000000r 1                   m_rol 4, out3
000000r 1                   .else
000000r 1                   m_rol 4, out4
000000r 1                   .endif
000000r 1               .endmacro
000000r 1               
000000r 1               .macro m_bcd16 value
000000r 1                   one
000000r 1                   stoc out1+0
000000r 1                   m_bcd16iter value, 40000
000000r 1                   m_bcd16iter value, 20000
000000r 1                   m_bcd16iter value, 10000
000000r 1                   m_bcd16iter value, 8000
000000r 1                   m_bcd16iter value, 4000
000000r 1                   m_bcd16iter value, 2000
000000r 1                   m_bcd16iter value, 1000
000000r 1                   m_bcd16iter value, 800
000000r 1                   m_bcd16iter value, 400
000000r 1                   m_bcd16iter value, 200
000000r 1                   m_bcd16iter value, 100
000000r 1                   m_bcd16iter value, 80
000000r 1                   m_bcd16iter value, 40
000000r 1                   m_bcd16iter value, 20
000000r 1                   m_bcd16iter value, 10
000000r 1                   m_copy 4, value, out5
000000r 1               .endmacro
000000r 1               
000000r 1               .macro m_bcd16printNibble nibble
000000r 1                   m_copy 4, nibble, OUTREG
000000r 1                   one
000000r 1                   sto OUTREG+4 ; [0-9] + '0'
000000r 1                   sto OUTREG+5
000000r 1                   stoc OUTREG+6
000000r 1                   stoc OUTREG+7
000000r 1                   sto SHIFTOUT
000000r 1               .endmacro
000000r 1               
000000r 1               ; prints value distructively
000000r 1               .macro m_bcd16print value
000000r 1                   m_bcd16 value
000000r 1                   m_bcd16printNibble out1
000000r 1                   m_bcd16printNibble out2
000000r 1                   m_bcd16printNibble out3
000000r 1                   m_bcd16printNibble out4
000000r 1                   m_bcd16printNibble out5
000000r 1               .endmacro
000000r 1               
000000r 1               .segment "MEMLOW"
000000r 1  xx xx xx xx      out1: .res 4 ; 1 BCD digit
000004r 1  xx xx xx xx      out2: .res 4 ; 2 BCD digit
000008r 1  xx xx xx xx      out3: .res 4 ; 3 BCD digit
00000Cr 1  xx xx xx xx      out4: .res 4 ; 4 BCD digit
000010r 1  xx xx xx xx      out5: .res 4 ; 5 BCD digit
000014r 1  xx               init: .res 1
000015r 1               .segment "MEMHIGH"
000000r 1  xx xx xx xx      value1: .res 16
000004r 1  xx xx xx xx  
000008r 1  xx xx xx xx  
00000Cr 1  xx xx xx xx  
000010r 1  xx xx xx xx      value2: .res 16
000014r 1  xx xx xx xx  
000018r 1  xx xx xx xx  
00001Cr 1  xx xx xx xx  
000020r 1  xx xx xx xx      value3: .res 16
000024r 1  xx xx xx xx  
000028r 1  xx xx xx xx  
00002Cr 1  xx xx xx xx  
000030r 1  xx xx xx xx      valueTmp: .res 16
000034r 1  xx xx xx xx  
000038r 1  xx xx xx xx  
00003Cr 1  xx xx xx xx  
000040r 1               
000040r 1               .segment "CODE"
000000r 1  0A 3A 0A 3A      m_programstart
000004r 1  0B 3A 0B 38  
000008r 1  08 00 08 01  
00000Cr 1  08 02 08 03  
000010r 1  08 04 08 05  
000014r 1  08 06 08 07  
000018r 1  08 08 08 09  
00001Cr 1  08 0A 08 0B  
000020r 1  08 0C 08 0D  
000024r 1  08 0E 08 0F  
000028r 1  08 10 08 11  
00002Cr 1  08 12 08 13  
000030r 1  08 14 08 15  
000034r 1  08 16 08 17  
000038r 1  08 18 08 19  
00003Cr 1  08 1A 08 1B  
000040r 1  08 1C 08 1D  
000044r 1  08 1E 08 1F  
000048r 1  08 20 08 21  
00004Cr 1  08 22 08 23  
000050r 1  08 24 08 25  
000054r 1  08 26 08 27  
000058r 1  08 28 08 29  
00005Cr 1  08 2A 08 2B  
000060r 1  08 2C 08 2D  
000064r 1  08 2E 08 2F  
000068r 1  08 40 08 41  
00006Cr 1  08 42 08 43  
000070r 1  08 44 08 45  
000074r 1  08 46 08 47  
000078r 1  08 48 08 49  
00007Cr 1  08 4A 08 4B  
000080r 1  08 4C 08 4D  
000084r 1  08 4E 08 4F  
000088r 1  08 50 08 51  
00008Cr 1  08 52 08 53  
000090r 1  08 54 08 55  
000094r 1  08 56 08 57  
000098r 1  08 58 08 59  
00009Cr 1  08 5A 08 5B  
0000A0r 1  08 5C 08 5D  
0000A4r 1  08 5E 08 5F  
0000A8r 1  08 60 08 61  
0000ACr 1  08 62 08 63  
0000B0r 1  08 64 08 65  
0000B4r 1  08 66 08 67  
0000B8r 1  08 68 08 69  
0000BCr 1  08 6A 08 6B  
0000C0r 1  08 6C 08 6D  
0000C4r 1  08 6E 08 6F  
0000C8r 1  08 70 08 71  
0000CCr 1  08 72 08 73  
0000D0r 1  08 74 08 75  
0000D4r 1  08 76 08 77  
0000D8r 1  08 78 08 79  
0000DCr 1  08 7A 08 7B  
0000E0r 1  08 7C 08 7D  
0000E4r 1  08 7E 08 7F  
0000E8r 1  08 80 08 81  
0000ECr 1  08 82 08 83  
0000F0r 1  08 84 08 85  
0000F4r 1  08 86 08 87  
0000F8r 1  08 88 08 89  
0000FCr 1  08 8A 08 8B  
000100r 1  08 8C 08 8D  
000104r 1  08 8E 08 8F  
000108r 1  08 90 08 91  
00010Cr 1  08 92 08 93  
000110r 1  08 94 08 95  
000114r 1  08 96 08 97  
000118r 1  08 98 08 99  
00011Cr 1  08 9A 08 9B  
000120r 1  08 9C 08 9D  
000124r 1  08 9E 08 9F  
000128r 1  08 A0 08 A1  
00012Cr 1  08 A2 08 A3  
000130r 1  08 A4 08 A5  
000134r 1  08 A6 08 A7  
000138r 1  08 A8 08 A9  
00013Cr 1  08 AA 08 AB  
000140r 1  08 AC 08 AD  
000144r 1  08 AE 08 AF  
000148r 1  08 B0 08 B1  
00014Cr 1  08 B2 08 B3  
000150r 1  08 B4 08 B5  
000154r 1  08 B6 08 B7  
000158r 1  08 B8 08 B9  
00015Cr 1  08 BA 08 BB  
000160r 1  08 BC 08 BD  
000164r 1  08 BE 08 BF  
000168r 1  08 C0 08 C1  
00016Cr 1  08 C2 08 C3  
000170r 1  08 C4 08 C5  
000174r 1  08 C6 08 C7  
000178r 1  08 C8 08 C9  
00017Cr 1  08 CA 08 CB  
000180r 1  08 CC 08 CD  
000184r 1  08 CE 08 CF  
000188r 1  08 D0 08 D1  
00018Cr 1  08 D2 08 D3  
000190r 1  08 D4 08 D5  
000194r 1  08 D6 08 D7  
000198r 1  08 D8 08 D9  
00019Cr 1  08 DA 08 DB  
0001A0r 1  08 DC 08 DD  
0001A4r 1  08 DE 08 DF  
0001A8r 1  08 E0 08 E1  
0001ACr 1  08 E2 08 E3  
0001B0r 1  08 E4 08 E5  
0001B4r 1  08 E6 08 E7  
0001B8r 1  08 E8 08 E9  
0001BCr 1  08 EA 08 EB  
0001C0r 1  08 EC 08 ED  
0001C4r 1  08 EE 08 EF  
0001C8r 1  08 F0 08 F1  
0001CCr 1  08 F2 08 F3  
0001D0r 1  08 F4 08 F5  
0001D4r 1  08 F6 08 F7  
0001D8r 1  08 F8 08 F9  
0001DCr 1  08 FA 08 FB  
0001E0r 1  08 FC 08 FD  
0001E4r 1  08 FE        
0001E6r 1               
0001E6r 1  01 rr            ld init  ;Load init into RR
0001E8r 1  0B 38            oen QRR
0001EAr 1               
0001EAr 1  04 00 09 28      m_print "Fibonacci16\r"
0001EEr 1  08 29 08 2A  
0001F2r 1  09 2B 09 2C  
0001F6r 1  09 2D 08 2E  
0001FAr 1  09 2F 08 3C  
0001FEr 1  08 28 09 29  
000202r 1  09 2A 08 2B  
000206r 1  09 2C 08 2D  
00020Ar 1  08 2E 09 2F  
00020Er 1  08 3C 09 28  
000212r 1  08 29 09 2A  
000216r 1  09 2B 09 2C  
00021Ar 1  08 2D 08 2E  
00021Er 1  09 2F 08 3C  
000222r 1  08 28 08 29  
000226r 1  08 2A 08 2B  
00022Ar 1  09 2C 08 2D  
00022Er 1  08 2E 09 2F  
000232r 1  08 3C 09 28  
000236r 1  08 29 08 2A  
00023Ar 1  08 2B 09 2C  
00023Er 1  08 2D 08 2E  
000242r 1  09 2F 08 3C  
000246r 1  08 28 09 29  
00024Ar 1  09 2A 09 2B  
00024Er 1  09 2C 08 2D  
000252r 1  08 2E 09 2F  
000256r 1  08 3C 08 28  
00025Ar 1  08 29 09 2A  
00025Er 1  09 2B 09 2C  
000262r 1  08 2D 08 2E  
000266r 1  09 2F 08 3C  
00026Ar 1  08 28 08 29  
00026Er 1  09 2A 09 2B  
000272r 1  09 2C 08 2D  
000276r 1  08 2E 09 2F  
00027Ar 1  08 3C 08 28  
00027Er 1  09 29 09 2A  
000282r 1  08 2B 09 2C  
000286r 1  08 2D 08 2E  
00028Ar 1  09 2F 08 3C  
00028Er 1  08 28 09 29  
000292r 1  09 2A 09 2B  
000296r 1  08 2C 08 2D  
00029Ar 1  09 2E 09 2F  
00029Er 1  08 3C 09 28  
0002A2r 1  08 29 08 2A  
0002A6r 1  09 2B 08 2C  
0002AAr 1  08 2D 09 2E  
0002AEr 1  09 2F 08 3C  
0002B2r 1  08 28 09 29  
0002B6r 1  08 2A 08 2B  
0002BAr 1  09 2C 09 2D  
0002BEr 1  09 2E 09 2F  
0002C2r 1  08 3C        
0002C4r 1  04 00            one
0002C6r 1  08 rr            sto value1
0002C8r 1  08 rr            sto value2
0002CAr 1  04 00            one
0002CCr 1  08 rr            sto init
0002CEr 1               
0002CEr 1  0B 3A            oen HIGH  ;Turn OEN on again
0002D0r 1               
0002D0r 1                   ;Start Fibbo
0002D0r 1  04 00 01 rr      m_addout 16, value1, value2, value3
0002D4r 1  02 rr 08 rr  
0002D8r 1  01 rr 02 rr  
0002DCr 1  08 rr 01 rr  
0002E0r 1  02 rr 08 rr  
0002E4r 1  01 rr 02 rr  
0002E8r 1  08 rr 01 rr  
0002ECr 1  02 rr 08 rr  
0002F0r 1  01 rr 02 rr  
0002F4r 1  08 rr 01 rr  
0002F8r 1  02 rr 08 rr  
0002FCr 1  01 rr 02 rr  
000300r 1  08 rr 01 rr  
000304r 1  02 rr 08 rr  
000308r 1  01 rr 02 rr  
00030Cr 1  08 rr 01 rr  
000310r 1  02 rr 08 rr  
000314r 1  01 rr 02 rr  
000318r 1  08 rr 01 rr  
00031Cr 1  02 rr 08 rr  
000320r 1  01 rr 02 rr  
000324r 1  08 rr 01 rr  
000328r 1  02 rr 08 rr  
00032Cr 1  01 rr 02 rr  
000330r 1  08 rr        
000332r 1  01 3C 02 3C      m_ctrr
000336r 1  0E 00            skz
000338r 1  08 3F            m_brk
00033Ar 1  01 rr 08 rr      m_copy 16, value3, value1
00033Er 1  01 rr 08 rr  
000342r 1  01 rr 08 rr  
000346r 1  01 rr 08 rr  
00034Ar 1  01 rr 08 rr  
00034Er 1  01 rr 08 rr  
000352r 1  01 rr 08 rr  
000356r 1  01 rr 08 rr  
00035Ar 1  01 rr 08 rr  
00035Er 1  01 rr 08 rr  
000362r 1  01 rr 08 rr  
000366r 1  01 rr 08 rr  
00036Ar 1  01 rr 08 rr  
00036Er 1  01 rr 08 rr  
000372r 1  01 rr 08 rr  
000376r 1  01 rr 08 rr  
00037Ar 1  04 00 09 rr      m_bcd16print value3
00037Er 1  01 3A 02 3A  
000382r 1  01 rr 03 3C  
000386r 1  01 rr 03 3C  
00038Ar 1  01 rr 03 3C  
00038Er 1  01 rr 03 3C  
000392r 1  01 rr 03 3C  
000396r 1  01 rr 03 3C  
00039Ar 1  01 rr 03 3A  
00039Er 1  01 rr 03 3C  
0003A2r 1  01 rr 03 3C  
0003A6r 1  01 rr 03 3C  
0003AAr 1  01 rr 03 3A  
0003AEr 1  01 rr 03 3A  
0003B2r 1  01 rr 03 3A  
0003B6r 1  01 rr 03 3C  
0003BAr 1  01 rr 03 3C  
0003BEr 1  01 rr 03 3A  
0003C2r 1  01 3C 02 3C  
0003C6r 1  0B 39 01 3A  
0003CAr 1  02 3A 01 rr  
0003CEr 1  03 3C 08 rr  
0003D2r 1  01 rr 03 3C  
0003D6r 1  08 rr 01 rr  
0003DAr 1  03 3C 08 rr  
0003DEr 1  01 rr 03 3C  
0003E2r 1  08 rr 01 rr  
0003E6r 1  03 3C 08 rr  
0003EAr 1  01 rr 03 3C  
0003EEr 1  08 rr 01 rr  
0003F2r 1  03 3A 08 rr  
0003F6r 1  01 rr 03 3C  
0003FAr 1  08 rr 01 rr  
0003FEr 1  03 3C 08 rr  
000402r 1  01 rr 03 3C  
000406r 1  08 rr 01 rr  
00040Ar 1  03 3A 08 rr  
00040Er 1  01 rr 03 3A  
000412r 1  08 rr 01 rr  
000416r 1  03 3A 08 rr  
00041Ar 1  01 rr 03 3C  
00041Er 1  08 rr 01 rr  
000422r 1  03 3C 08 rr  
000426r 1  01 rr 03 3A  
00042Ar 1  08 rr 0B 3A  
00042Er 1  01 rr 02 rr  
000432r 1  08 rr 01 rr  
000436r 1  02 rr 08 rr  
00043Ar 1  01 rr 02 rr  
00043Er 1  08 rr 01 rr  
000442r 1  02 rr 08 rr  
000446r 1  01 3A 02 3A  
00044Ar 1  01 rr 03 3C  
00044Er 1  01 rr 03 3C  
000452r 1  01 rr 03 3C  
000456r 1  01 rr 03 3C  
00045Ar 1  01 rr 03 3C  
00045Er 1  01 rr 03 3A  
000462r 1  01 rr 03 3C  
000466r 1  01 rr 03 3C  
00046Ar 1  01 rr 03 3C  
00046Er 1  01 rr 03 3A  
000472r 1  01 rr 03 3A  
000476r 1  01 rr 03 3A  
00047Ar 1  01 rr 03 3C  
00047Er 1  01 rr 03 3C  
000482r 1  01 rr 03 3A  
000486r 1  01 rr 03 3C  
00048Ar 1  01 3C 02 3C  
00048Er 1  0B 39 01 3A  
000492r 1  02 3A 01 rr  
000496r 1  03 3C 08 rr  
00049Ar 1  01 rr 03 3C  
00049Er 1  08 rr 01 rr  
0004A2r 1  03 3C 08 rr  
0004A6r 1  01 rr 03 3C  
0004AAr 1  08 rr 01 rr  
0004AEr 1  03 3C 08 rr  
0004B2r 1  01 rr 03 3A  
0004B6r 1  08 rr 01 rr  
0004BAr 1  03 3C 08 rr  
0004BEr 1  01 rr 03 3C  
0004C2r 1  08 rr 01 rr  
0004C6r 1  03 3C 08 rr  
0004CAr 1  01 rr 03 3A  
0004CEr 1  08 rr 01 rr  
0004D2r 1  03 3A 08 rr  
0004D6r 1  01 rr 03 3A  
0004DAr 1  08 rr 01 rr  
0004DEr 1  03 3C 08 rr  
0004E2r 1  01 rr 03 3C  
0004E6r 1  08 rr 01 rr  
0004EAr 1  03 3A 08 rr  
0004EEr 1  01 rr 03 3C  
0004F2r 1  08 rr 0B 3A  
0004F6r 1  01 rr 02 rr  
0004FAr 1  08 rr 01 rr  
0004FEr 1  02 rr 08 rr  
000502r 1  01 rr 02 rr  
000506r 1  08 rr 01 rr  
00050Ar 1  02 rr 08 rr  
00050Er 1  01 3A 02 3A  
000512r 1  01 rr 03 3C  
000516r 1  01 rr 03 3C  
00051Ar 1  01 rr 03 3C  
00051Er 1  01 rr 03 3C  
000522r 1  01 rr 03 3A  
000526r 1  01 rr 03 3C  
00052Ar 1  01 rr 03 3C  
00052Er 1  01 rr 03 3C  
000532r 1  01 rr 03 3A  
000536r 1  01 rr 03 3A  
00053Ar 1  01 rr 03 3A  
00053Er 1  01 rr 03 3C  
000542r 1  01 rr 03 3C  
000546r 1  01 rr 03 3A  
00054Ar 1  01 rr 03 3C  
00054Er 1  01 rr 03 3C  
000552r 1  01 3C 02 3C  
000556r 1  0B 39 01 3A  
00055Ar 1  02 3A 01 rr  
00055Er 1  03 3C 08 rr  
000562r 1  01 rr 03 3C  
000566r 1  08 rr 01 rr  
00056Ar 1  03 3C 08 rr  
00056Er 1  01 rr 03 3C  
000572r 1  08 rr 01 rr  
000576r 1  03 3A 08 rr  
00057Ar 1  01 rr 03 3C  
00057Er 1  08 rr 01 rr  
000582r 1  03 3C 08 rr  
000586r 1  01 rr 03 3C  
00058Ar 1  08 rr 01 rr  
00058Er 1  03 3A 08 rr  
000592r 1  01 rr 03 3A  
000596r 1  08 rr 01 rr  
00059Ar 1  03 3A 08 rr  
00059Er 1  01 rr 03 3C  
0005A2r 1  08 rr 01 rr  
0005A6r 1  03 3C 08 rr  
0005AAr 1  01 rr 03 3A  
0005AEr 1  08 rr 01 rr  
0005B2r 1  03 3C 08 rr  
0005B6r 1  01 rr 03 3C  
0005BAr 1  08 rr 0B 3A  
0005BEr 1  01 rr 02 rr  
0005C2r 1  08 rr 01 rr  
0005C6r 1  02 rr 08 rr  
0005CAr 1  01 rr 02 rr  
0005CEr 1  08 rr 01 rr  
0005D2r 1  02 rr 08 rr  
0005D6r 1  01 3A 02 3A  
0005DAr 1  01 rr 03 3C  
0005DEr 1  01 rr 03 3C  
0005E2r 1  01 rr 03 3C  
0005E6r 1  01 rr 03 3C  
0005EAr 1  01 rr 03 3C  
0005EEr 1  01 rr 03 3C  
0005F2r 1  01 rr 03 3A  
0005F6r 1  01 rr 03 3C  
0005FAr 1  01 rr 03 3A  
0005FEr 1  01 rr 03 3A  
000602r 1  01 rr 03 3A  
000606r 1  01 rr 03 3A  
00060Ar 1  01 rr 03 3A  
00060Er 1  01 rr 03 3C  
000612r 1  01 rr 03 3C  
000616r 1  01 rr 03 3C  
00061Ar 1  01 3C 02 3C  
00061Er 1  0B 39 01 3A  
000622r 1  02 3A 01 rr  
000626r 1  03 3C 08 rr  
00062Ar 1  01 rr 03 3C  
00062Er 1  08 rr 01 rr  
000632r 1  03 3C 08 rr  
000636r 1  01 rr 03 3C  
00063Ar 1  08 rr 01 rr  
00063Er 1  03 3C 08 rr  
000642r 1  01 rr 03 3C  
000646r 1  08 rr 01 rr  
00064Ar 1  03 3A 08 rr  
00064Er 1  01 rr 03 3C  
000652r 1  08 rr 01 rr  
000656r 1  03 3A 08 rr  
00065Ar 1  01 rr 03 3A  
00065Er 1  08 rr 01 rr  
000662r 1  03 3A 08 rr  
000666r 1  01 rr 03 3A  
00066Ar 1  08 rr 01 rr  
00066Er 1  03 3A 08 rr  
000672r 1  01 rr 03 3C  
000676r 1  08 rr 01 rr  
00067Ar 1  03 3C 08 rr  
00067Er 1  01 rr 03 3C  
000682r 1  08 rr 0B 3A  
000686r 1  01 rr 02 rr  
00068Ar 1  08 rr 01 rr  
00068Er 1  02 rr 08 rr  
000692r 1  01 rr 02 rr  
000696r 1  08 rr 01 rr  
00069Ar 1  02 rr 08 rr  
00069Er 1  01 3A 02 3A  
0006A2r 1  01 rr 03 3C  
0006A6r 1  01 rr 03 3C  
0006AAr 1  01 rr 03 3C  
0006AEr 1  01 rr 03 3C  
0006B2r 1  01 rr 03 3C  
0006B6r 1  01 rr 03 3A  
0006BAr 1  01 rr 03 3C  
0006BEr 1  01 rr 03 3A  
0006C2r 1  01 rr 03 3A  
0006C6r 1  01 rr 03 3A  
0006CAr 1  01 rr 03 3A  
0006CEr 1  01 rr 03 3A  
0006D2r 1  01 rr 03 3C  
0006D6r 1  01 rr 03 3C  
0006DAr 1  01 rr 03 3C  
0006DEr 1  01 rr 03 3C  
0006E2r 1  01 3C 02 3C  
0006E6r 1  0B 39 01 3A  
0006EAr 1  02 3A 01 rr  
0006EEr 1  03 3C 08 rr  
0006F2r 1  01 rr 03 3C  
0006F6r 1  08 rr 01 rr  
0006FAr 1  03 3C 08 rr  
0006FEr 1  01 rr 03 3C  
000702r 1  08 rr 01 rr  
000706r 1  03 3C 08 rr  
00070Ar 1  01 rr 03 3A  
00070Er 1  08 rr 01 rr  
000712r 1  03 3C 08 rr  
000716r 1  01 rr 03 3A  
00071Ar 1  08 rr 01 rr  
00071Er 1  03 3A 08 rr  
000722r 1  01 rr 03 3A  
000726r 1  08 rr 01 rr  
00072Ar 1  03 3A 08 rr  
00072Er 1  01 rr 03 3A  
000732r 1  08 rr 01 rr  
000736r 1  03 3C 08 rr  
00073Ar 1  01 rr 03 3C  
00073Er 1  08 rr 01 rr  
000742r 1  03 3C 08 rr  
000746r 1  01 rr 03 3C  
00074Ar 1  08 rr 0B 3A  
00074Er 1  01 rr 02 rr  
000752r 1  08 rr 01 rr  
000756r 1  02 rr 08 rr  
00075Ar 1  01 rr 02 rr  
00075Er 1  08 rr 01 rr  
000762r 1  02 rr 08 rr  
000766r 1  01 3A 02 3A  
00076Ar 1  01 rr 03 3C  
00076Er 1  01 rr 03 3C  
000772r 1  01 rr 03 3C  
000776r 1  01 rr 03 3C  
00077Ar 1  01 rr 03 3A  
00077Er 1  01 rr 03 3C  
000782r 1  01 rr 03 3A  
000786r 1  01 rr 03 3A  
00078Ar 1  01 rr 03 3A  
00078Er 1  01 rr 03 3A  
000792r 1  01 rr 03 3A  
000796r 1  01 rr 03 3C  
00079Ar 1  01 rr 03 3C  
00079Er 1  01 rr 03 3C  
0007A2r 1  01 rr 03 3C  
0007A6r 1  01 rr 03 3C  
0007AAr 1  01 3C 02 3C  
0007AEr 1  0B 39 01 3A  
0007B2r 1  02 3A 01 rr  
0007B6r 1  03 3C 08 rr  
0007BAr 1  01 rr 03 3C  
0007BEr 1  08 rr 01 rr  
0007C2r 1  03 3C 08 rr  
0007C6r 1  01 rr 03 3C  
0007CAr 1  08 rr 01 rr  
0007CEr 1  03 3A 08 rr  
0007D2r 1  01 rr 03 3C  
0007D6r 1  08 rr 01 rr  
0007DAr 1  03 3A 08 rr  
0007DEr 1  01 rr 03 3A  
0007E2r 1  08 rr 01 rr  
0007E6r 1  03 3A 08 rr  
0007EAr 1  01 rr 03 3A  
0007EEr 1  08 rr 01 rr  
0007F2r 1  03 3A 08 rr  
0007F6r 1  01 rr 03 3C  
0007FAr 1  08 rr 01 rr  
0007FEr 1  03 3C 08 rr  
000802r 1  01 rr 03 3C  
000806r 1  08 rr 01 rr  
00080Ar 1  03 3C 08 rr  
00080Er 1  01 rr 03 3C  
000812r 1  08 rr 0B 3A  
000816r 1  01 rr 02 rr  
00081Ar 1  08 rr 01 rr  
00081Er 1  02 rr 08 rr  
000822r 1  01 rr 02 rr  
000826r 1  08 rr 01 rr  
00082Ar 1  02 rr 08 rr  
00082Er 1  01 3A 02 3A  
000832r 1  01 rr 03 3C  
000836r 1  01 rr 03 3C  
00083Ar 1  01 rr 03 3C  
00083Er 1  01 rr 03 3A  
000842r 1  01 rr 03 3C  
000846r 1  01 rr 03 3A  
00084Ar 1  01 rr 03 3A  
00084Er 1  01 rr 03 3A  
000852r 1  01 rr 03 3A  
000856r 1  01 rr 03 3A  
00085Ar 1  01 rr 03 3C  
00085Er 1  01 rr 03 3C  
000862r 1  01 rr 03 3C  
000866r 1  01 rr 03 3C  
00086Ar 1  01 rr 03 3C  
00086Er 1  01 rr 03 3C  
000872r 1  01 3C 02 3C  
000876r 1  0B 39 01 3A  
00087Ar 1  02 3A 01 rr  
00087Er 1  03 3C 08 rr  
000882r 1  01 rr 03 3C  
000886r 1  08 rr 01 rr  
00088Ar 1  03 3C 08 rr  
00088Er 1  01 rr 03 3A  
000892r 1  08 rr 01 rr  
000896r 1  03 3C 08 rr  
00089Ar 1  01 rr 03 3A  
00089Er 1  08 rr 01 rr  
0008A2r 1  03 3A 08 rr  
0008A6r 1  01 rr 03 3A  
0008AAr 1  08 rr 01 rr  
0008AEr 1  03 3A 08 rr  
0008B2r 1  01 rr 03 3A  
0008B6r 1  08 rr 01 rr  
0008BAr 1  03 3C 08 rr  
0008BEr 1  01 rr 03 3C  
0008C2r 1  08 rr 01 rr  
0008C6r 1  03 3C 08 rr  
0008CAr 1  01 rr 03 3C  
0008CEr 1  08 rr 01 rr  
0008D2r 1  03 3C 08 rr  
0008D6r 1  01 rr 03 3C  
0008DAr 1  08 rr 0B 3A  
0008DEr 1  01 rr 02 rr  
0008E2r 1  08 rr 01 rr  
0008E6r 1  02 rr 08 rr  
0008EAr 1  01 rr 02 rr  
0008EEr 1  08 rr 01 rr  
0008F2r 1  02 rr 08 rr  
0008F6r 1  01 3A 02 3A  
0008FAr 1  01 rr 03 3C  
0008FEr 1  01 rr 03 3C  
000902r 1  01 rr 03 3C  
000906r 1  01 rr 03 3C  
00090Ar 1  01 rr 03 3C  
00090Er 1  01 rr 03 3A  
000912r 1  01 rr 03 3C  
000916r 1  01 rr 03 3C  
00091Ar 1  01 rr 03 3A  
00091Er 1  01 rr 03 3A  
000922r 1  01 rr 03 3C  
000926r 1  01 rr 03 3C  
00092Ar 1  01 rr 03 3C  
00092Er 1  01 rr 03 3C  
000932r 1  01 rr 03 3C  
000936r 1  01 rr 03 3C  
00093Ar 1  01 3C 02 3C  
00093Er 1  0B 39 01 3A  
000942r 1  02 3A 01 rr  
000946r 1  03 3C 08 rr  
00094Ar 1  01 rr 03 3C  
00094Er 1  08 rr 01 rr  
000952r 1  03 3C 08 rr  
000956r 1  01 rr 03 3C  
00095Ar 1  08 rr 01 rr  
00095Er 1  03 3C 08 rr  
000962r 1  01 rr 03 3A  
000966r 1  08 rr 01 rr  
00096Ar 1  03 3C 08 rr  
00096Er 1  01 rr 03 3C  
000972r 1  08 rr 01 rr  
000976r 1  03 3A 08 rr  
00097Ar 1  01 rr 03 3A  
00097Er 1  08 rr 01 rr  
000982r 1  03 3C 08 rr  
000986r 1  01 rr 03 3C  
00098Ar 1  08 rr 01 rr  
00098Er 1  03 3C 08 rr  
000992r 1  01 rr 03 3C  
000996r 1  08 rr 01 rr  
00099Ar 1  03 3C 08 rr  
00099Er 1  01 rr 03 3C  
0009A2r 1  08 rr 0B 3A  
0009A6r 1  01 rr 02 rr  
0009AAr 1  08 rr 01 rr  
0009AEr 1  02 rr 08 rr  
0009B2r 1  01 rr 02 rr  
0009B6r 1  08 rr 01 rr  
0009BAr 1  02 rr 08 rr  
0009BEr 1  01 3A 02 3A  
0009C2r 1  01 rr 03 3C  
0009C6r 1  01 rr 03 3C  
0009CAr 1  01 rr 03 3C  
0009CEr 1  01 rr 03 3C  
0009D2r 1  01 rr 03 3A  
0009D6r 1  01 rr 03 3C  
0009DAr 1  01 rr 03 3C  
0009DEr 1  01 rr 03 3A  
0009E2r 1  01 rr 03 3A  
0009E6r 1  01 rr 03 3C  
0009EAr 1  01 rr 03 3C  
0009EEr 1  01 rr 03 3C  
0009F2r 1  01 rr 03 3C  
0009F6r 1  01 rr 03 3C  
0009FAr 1  01 rr 03 3C  
0009FEr 1  01 rr 03 3C  
000A02r 1  01 3C 02 3C  
000A06r 1  0B 39 01 3A  
000A0Ar 1  02 3A 01 rr  
000A0Er 1  03 3C 08 rr  
000A12r 1  01 rr 03 3C  
000A16r 1  08 rr 01 rr  
000A1Ar 1  03 3C 08 rr  
000A1Er 1  01 rr 03 3C  
000A22r 1  08 rr 01 rr  
000A26r 1  03 3A 08 rr  
000A2Ar 1  01 rr 03 3C  
000A2Er 1  08 rr 01 rr  
000A32r 1  03 3C 08 rr  
000A36r 1  01 rr 03 3A  
000A3Ar 1  08 rr 01 rr  
000A3Er 1  03 3A 08 rr  
000A42r 1  01 rr 03 3C  
000A46r 1  08 rr 01 rr  
000A4Ar 1  03 3C 08 rr  
000A4Er 1  01 rr 03 3C  
000A52r 1  08 rr 01 rr  
000A56r 1  03 3C 08 rr  
000A5Ar 1  01 rr 03 3C  
000A5Er 1  08 rr 01 rr  
000A62r 1  03 3C 08 rr  
000A66r 1  01 rr 03 3C  
000A6Ar 1  08 rr 0B 3A  
000A6Er 1  01 rr 02 rr  
000A72r 1  08 rr 01 rr  
000A76r 1  02 rr 08 rr  
000A7Ar 1  01 rr 02 rr  
000A7Er 1  08 rr 01 rr  
000A82r 1  02 rr 08 rr  
000A86r 1  01 3A 02 3A  
000A8Ar 1  01 rr 03 3C  
000A8Er 1  01 rr 03 3C  
000A92r 1  01 rr 03 3C  
000A96r 1  01 rr 03 3A  
000A9Ar 1  01 rr 03 3C  
000A9Er 1  01 rr 03 3C  
000AA2r 1  01 rr 03 3A  
000AA6r 1  01 rr 03 3A  
000AAAr 1  01 rr 03 3C  
000AAEr 1  01 rr 03 3C  
000AB2r 1  01 rr 03 3C  
000AB6r 1  01 rr 03 3C  
000ABAr 1  01 rr 03 3C  
000ABEr 1  01 rr 03 3C  
000AC2r 1  01 rr 03 3C  
000AC6r 1  01 rr 03 3C  
000ACAr 1  01 3C 02 3C  
000ACEr 1  0B 39 01 3A  
000AD2r 1  02 3A 01 rr  
000AD6r 1  03 3C 08 rr  
000ADAr 1  01 rr 03 3C  
000ADEr 1  08 rr 01 rr  
000AE2r 1  03 3C 08 rr  
000AE6r 1  01 rr 03 3A  
000AEAr 1  08 rr 01 rr  
000AEEr 1  03 3C 08 rr  
000AF2r 1  01 rr 03 3C  
000AF6r 1  08 rr 01 rr  
000AFAr 1  03 3A 08 rr  
000AFEr 1  01 rr 03 3A  
000B02r 1  08 rr 01 rr  
000B06r 1  03 3C 08 rr  
000B0Ar 1  01 rr 03 3C  
000B0Er 1  08 rr 01 rr  
000B12r 1  03 3C 08 rr  
000B16r 1  01 rr 03 3C  
000B1Ar 1  08 rr 01 rr  
000B1Er 1  03 3C 08 rr  
000B22r 1  01 rr 03 3C  
000B26r 1  08 rr 01 rr  
000B2Ar 1  03 3C 08 rr  
000B2Er 1  01 rr 03 3C  
000B32r 1  08 rr 0B 3A  
000B36r 1  01 rr 02 rr  
000B3Ar 1  08 rr 01 rr  
000B3Er 1  02 rr 08 rr  
000B42r 1  01 rr 02 rr  
000B46r 1  08 rr 01 rr  
000B4Ar 1  02 rr 08 rr  
000B4Er 1  01 3A 02 3A  
000B52r 1  01 rr 03 3C  
000B56r 1  01 rr 03 3C  
000B5Ar 1  01 rr 03 3A  
000B5Er 1  01 rr 03 3C  
000B62r 1  01 rr 03 3C  
000B66r 1  01 rr 03 3A  
000B6Ar 1  01 rr 03 3A  
000B6Er 1  01 rr 03 3C  
000B72r 1  01 rr 03 3C  
000B76r 1  01 rr 03 3C  
000B7Ar 1  01 rr 03 3C  
000B7Er 1  01 rr 03 3C  
000B82r 1  01 rr 03 3C  
000B86r 1  01 rr 03 3C  
000B8Ar 1  01 rr 03 3C  
000B8Er 1  01 rr 03 3C  
000B92r 1  01 3C 02 3C  
000B96r 1  0B 39 01 3A  
000B9Ar 1  02 3A 01 rr  
000B9Er 1  03 3C 08 rr  
000BA2r 1  01 rr 03 3C  
000BA6r 1  08 rr 01 rr  
000BAAr 1  03 3A 08 rr  
000BAEr 1  01 rr 03 3C  
000BB2r 1  08 rr 01 rr  
000BB6r 1  03 3C 08 rr  
000BBAr 1  01 rr 03 3A  
000BBEr 1  08 rr 01 rr  
000BC2r 1  03 3A 08 rr  
000BC6r 1  01 rr 03 3C  
000BCAr 1  08 rr 01 rr  
000BCEr 1  03 3C 08 rr  
000BD2r 1  01 rr 03 3C  
000BD6r 1  08 rr 01 rr  
000BDAr 1  03 3C 08 rr  
000BDEr 1  01 rr 03 3C  
000BE2r 1  08 rr 01 rr  
000BE6r 1  03 3C 08 rr  
000BEAr 1  01 rr 03 3C  
000BEEr 1  08 rr 01 rr  
000BF2r 1  03 3C 08 rr  
000BF6r 1  01 rr 03 3C  
000BFAr 1  08 rr 0B 3A  
000BFEr 1  01 rr 02 rr  
000C02r 1  08 rr 01 rr  
000C06r 1  02 rr 08 rr  
000C0Ar 1  01 rr 02 rr  
000C0Er 1  08 rr 01 rr  
000C12r 1  02 rr 08 rr  
000C16r 1  01 3A 02 3A  
000C1Ar 1  01 rr 03 3C  
000C1Er 1  01 rr 03 3C  
000C22r 1  01 rr 03 3C  
000C26r 1  01 rr 03 3C  
000C2Ar 1  01 rr 03 3A  
000C2Er 1  01 rr 03 3C  
000C32r 1  01 rr 03 3A  
000C36r 1  01 rr 03 3C  
000C3Ar 1  01 rr 03 3C  
000C3Er 1  01 rr 03 3C  
000C42r 1  01 rr 03 3C  
000C46r 1  01 rr 03 3C  
000C4Ar 1  01 rr 03 3C  
000C4Er 1  01 rr 03 3C  
000C52r 1  01 rr 03 3C  
000C56r 1  01 rr 03 3C  
000C5Ar 1  01 3C 02 3C  
000C5Er 1  0B 39 01 3A  
000C62r 1  02 3A 01 rr  
000C66r 1  03 3C 08 rr  
000C6Ar 1  01 rr 03 3C  
000C6Er 1  08 rr 01 rr  
000C72r 1  03 3C 08 rr  
000C76r 1  01 rr 03 3C  
000C7Ar 1  08 rr 01 rr  
000C7Er 1  03 3A 08 rr  
000C82r 1  01 rr 03 3C  
000C86r 1  08 rr 01 rr  
000C8Ar 1  03 3A 08 rr  
000C8Er 1  01 rr 03 3C  
000C92r 1  08 rr 01 rr  
000C96r 1  03 3C 08 rr  
000C9Ar 1  01 rr 03 3C  
000C9Er 1  08 rr 01 rr  
000CA2r 1  03 3C 08 rr  
000CA6r 1  01 rr 03 3C  
000CAAr 1  08 rr 01 rr  
000CAEr 1  03 3C 08 rr  
000CB2r 1  01 rr 03 3C  
000CB6r 1  08 rr 01 rr  
000CBAr 1  03 3C 08 rr  
000CBEr 1  01 rr 03 3C  
000CC2r 1  08 rr 0B 3A  
000CC6r 1  01 rr 02 rr  
000CCAr 1  08 rr 01 rr  
000CCEr 1  02 rr 08 rr  
000CD2r 1  01 rr 02 rr  
000CD6r 1  08 rr 01 rr  
000CDAr 1  02 rr 08 rr  
000CDEr 1  01 3A 02 3A  
000CE2r 1  01 rr 03 3C  
000CE6r 1  01 rr 03 3C  
000CEAr 1  01 rr 03 3C  
000CEEr 1  01 rr 03 3A  
000CF2r 1  01 rr 03 3C  
000CF6r 1  01 rr 03 3A  
000CFAr 1  01 rr 03 3C  
000CFEr 1  01 rr 03 3C  
000D02r 1  01 rr 03 3C  
000D06r 1  01 rr 03 3C  
000D0Ar 1  01 rr 03 3C  
000D0Er 1  01 rr 03 3C  
000D12r 1  01 rr 03 3C  
000D16r 1  01 rr 03 3C  
000D1Ar 1  01 rr 03 3C  
000D1Er 1  01 rr 03 3C  
000D22r 1  01 3C 02 3C  
000D26r 1  0B 39 01 3A  
000D2Ar 1  02 3A 01 rr  
000D2Er 1  03 3C 08 rr  
000D32r 1  01 rr 03 3C  
000D36r 1  08 rr 01 rr  
000D3Ar 1  03 3C 08 rr  
000D3Er 1  01 rr 03 3A  
000D42r 1  08 rr 01 rr  
000D46r 1  03 3C 08 rr  
000D4Ar 1  01 rr 03 3A  
000D4Er 1  08 rr 01 rr  
000D52r 1  03 3C 08 rr  
000D56r 1  01 rr 03 3C  
000D5Ar 1  08 rr 01 rr  
000D5Er 1  03 3C 08 rr  
000D62r 1  01 rr 03 3C  
000D66r 1  08 rr 01 rr  
000D6Ar 1  03 3C 08 rr  
000D6Er 1  01 rr 03 3C  
000D72r 1  08 rr 01 rr  
000D76r 1  03 3C 08 rr  
000D7Ar 1  01 rr 03 3C  
000D7Er 1  08 rr 01 rr  
000D82r 1  03 3C 08 rr  
000D86r 1  01 rr 03 3C  
000D8Ar 1  08 rr 0B 3A  
000D8Er 1  01 rr 02 rr  
000D92r 1  08 rr 01 rr  
000D96r 1  02 rr 08 rr  
000D9Ar 1  01 rr 02 rr  
000D9Er 1  08 rr 01 rr  
000DA2r 1  02 rr 08 rr  
000DA6r 1  01 3A 02 3A  
000DAAr 1  01 rr 03 3C  
000DAEr 1  01 rr 03 3C  
000DB2r 1  01 rr 03 3A  
000DB6r 1  01 rr 03 3C  
000DBAr 1  01 rr 03 3A  
000DBEr 1  01 rr 03 3C  
000DC2r 1  01 rr 03 3C  
000DC6r 1  01 rr 03 3C  
000DCAr 1  01 rr 03 3C  
000DCEr 1  01 rr 03 3C  
000DD2r 1  01 rr 03 3C  
000DD6r 1  01 rr 03 3C  
000DDAr 1  01 rr 03 3C  
000DDEr 1  01 rr 03 3C  
000DE2r 1  01 rr 03 3C  
000DE6r 1  01 rr 03 3C  
000DEAr 1  01 3C 02 3C  
000DEEr 1  0B 39 01 3A  
000DF2r 1  02 3A 01 rr  
000DF6r 1  03 3C 08 rr  
000DFAr 1  01 rr 03 3C  
000DFEr 1  08 rr 01 rr  
000E02r 1  03 3A 08 rr  
000E06r 1  01 rr 03 3C  
000E0Ar 1  08 rr 01 rr  
000E0Er 1  03 3A 08 rr  
000E12r 1  01 rr 03 3C  
000E16r 1  08 rr 01 rr  
000E1Ar 1  03 3C 08 rr  
000E1Er 1  01 rr 03 3C  
000E22r 1  08 rr 01 rr  
000E26r 1  03 3C 08 rr  
000E2Ar 1  01 rr 03 3C  
000E2Er 1  08 rr 01 rr  
000E32r 1  03 3C 08 rr  
000E36r 1  01 rr 03 3C  
000E3Ar 1  08 rr 01 rr  
000E3Er 1  03 3C 08 rr  
000E42r 1  01 rr 03 3C  
000E46r 1  08 rr 01 rr  
000E4Ar 1  03 3C 08 rr  
000E4Er 1  01 rr 03 3C  
000E52r 1  08 rr 0B 3A  
000E56r 1  01 rr 02 rr  
000E5Ar 1  08 rr 01 rr  
000E5Er 1  02 rr 08 rr  
000E62r 1  01 rr 02 rr  
000E66r 1  08 rr 01 rr  
000E6Ar 1  02 rr 08 rr  
000E6Er 1  01 3A 02 3A  
000E72r 1  01 rr 03 3C  
000E76r 1  01 rr 03 3A  
000E7Ar 1  01 rr 03 3C  
000E7Er 1  01 rr 03 3A  
000E82r 1  01 rr 03 3C  
000E86r 1  01 rr 03 3C  
000E8Ar 1  01 rr 03 3C  
000E8Er 1  01 rr 03 3C  
000E92r 1  01 rr 03 3C  
000E96r 1  01 rr 03 3C  
000E9Ar 1  01 rr 03 3C  
000E9Er 1  01 rr 03 3C  
000EA2r 1  01 rr 03 3C  
000EA6r 1  01 rr 03 3C  
000EAAr 1  01 rr 03 3C  
000EAEr 1  01 rr 03 3C  
000EB2r 1  01 3C 02 3C  
000EB6r 1  0B 39 01 3A  
000EBAr 1  02 3A 01 rr  
000EBEr 1  03 3C 08 rr  
000EC2r 1  01 rr 03 3A  
000EC6r 1  08 rr 01 rr  
000ECAr 1  03 3C 08 rr  
000ECEr 1  01 rr 03 3A  
000ED2r 1  08 rr 01 rr  
000ED6r 1  03 3C 08 rr  
000EDAr 1  01 rr 03 3C  
000EDEr 1  08 rr 01 rr  
000EE2r 1  03 3C 08 rr  
000EE6r 1  01 rr 03 3C  
000EEAr 1  08 rr 01 rr  
000EEEr 1  03 3C 08 rr  
000EF2r 1  01 rr 03 3C  
000EF6r 1  08 rr 01 rr  
000EFAr 1  03 3C 08 rr  
000EFEr 1  01 rr 03 3C  
000F02r 1  08 rr 01 rr  
000F06r 1  03 3C 08 rr  
000F0Ar 1  01 rr 03 3C  
000F0Er 1  08 rr 01 rr  
000F12r 1  03 3C 08 rr  
000F16r 1  01 rr 03 3C  
000F1Ar 1  08 rr 0B 3A  
000F1Er 1  01 rr 02 rr  
000F22r 1  08 rr 01 rr  
000F26r 1  02 rr 08 rr  
000F2Ar 1  01 rr 02 rr  
000F2Er 1  08 rr 01 rr  
000F32r 1  02 rr 08 rr  
000F36r 1  01 rr 08 rr  
000F3Ar 1  01 rr 08 rr  
000F3Er 1  01 rr 08 rr  
000F42r 1  01 rr 08 rr  
000F46r 1  01 rr 08 28  
000F4Ar 1  01 rr 08 29  
000F4Er 1  01 rr 08 2A  
000F52r 1  01 rr 08 2B  
000F56r 1  04 00 08 2C  
000F5Ar 1  08 2D 09 2E  
000F5Er 1  09 2F 08 3C  
000F62r 1  01 rr 08 28  
000F66r 1  01 rr 08 29  
000F6Ar 1  01 rr 08 2A  
000F6Er 1  01 rr 08 2B  
000F72r 1  04 00 08 2C  
000F76r 1  08 2D 09 2E  
000F7Ar 1  09 2F 08 3C  
000F7Er 1  01 rr 08 28  
000F82r 1  01 rr 08 29  
000F86r 1  01 rr 08 2A  
000F8Ar 1  01 rr 08 2B  
000F8Er 1  04 00 08 2C  
000F92r 1  08 2D 09 2E  
000F96r 1  09 2F 08 3C  
000F9Ar 1  01 rr 08 28  
000F9Er 1  01 rr 08 29  
000FA2r 1  01 rr 08 2A  
000FA6r 1  01 rr 08 2B  
000FAAr 1  04 00 08 2C  
000FAEr 1  08 2D 09 2E  
000FB2r 1  09 2F 08 3C  
000FB6r 1  01 rr 08 28  
000FBAr 1  01 rr 08 29  
000FBEr 1  01 rr 08 2A  
000FC2r 1  01 rr 08 2B  
000FC6r 1  04 00 08 2C  
000FCAr 1  08 2D 09 2E  
000FCEr 1  09 2F 08 3C  
000FD2r 1  04 00 08 28      m_print "\r"
000FD6r 1  09 29 08 2A  
000FDAr 1  08 2B 09 2C  
000FDEr 1  09 2D 09 2E  
000FE2r 1  09 2F 08 3C  
000FE6r 1               
000FE6r 1  04 00 01 rr      m_addout 16, value1, value2, value3
000FEAr 1  02 rr 08 rr  
000FEEr 1  01 rr 02 rr  
000FF2r 1  08 rr 01 rr  
000FF6r 1  02 rr 08 rr  
000FFAr 1  01 rr 02 rr  
000FFEr 1  08 rr 01 rr  
001002r 1  02 rr 08 rr  
001006r 1  01 rr 02 rr  
00100Ar 1  08 rr 01 rr  
00100Er 1  02 rr 08 rr  
001012r 1  01 rr 02 rr  
001016r 1  08 rr 01 rr  
00101Ar 1  02 rr 08 rr  
00101Er 1  01 rr 02 rr  
001022r 1  08 rr 01 rr  
001026r 1  02 rr 08 rr  
00102Ar 1  01 rr 02 rr  
00102Er 1  08 rr 01 rr  
001032r 1  02 rr 08 rr  
001036r 1  01 rr 02 rr  
00103Ar 1  08 rr 01 rr  
00103Er 1  02 rr 08 rr  
001042r 1  01 rr 02 rr  
001046r 1  08 rr        
001048r 1  01 3C 02 3C      m_ctrr
00104Cr 1  0E 00            skz
00104Er 1  08 3F            m_brk
001050r 1  01 rr 08 rr      m_copy 16, value3, value2
001054r 1  01 rr 08 rr  
001058r 1  01 rr 08 rr  
00105Cr 1  01 rr 08 rr  
001060r 1  01 rr 08 rr  
001064r 1  01 rr 08 rr  
001068r 1  01 rr 08 rr  
00106Cr 1  01 rr 08 rr  
001070r 1  01 rr 08 rr  
001074r 1  01 rr 08 rr  
001078r 1  01 rr 08 rr  
00107Cr 1  01 rr 08 rr  
001080r 1  01 rr 08 rr  
001084r 1  01 rr 08 rr  
001088r 1  01 rr 08 rr  
00108Cr 1  01 rr 08 rr  
001090r 1  04 00 09 rr      m_bcd16print value3
001094r 1  01 3A 02 3A  
001098r 1  01 rr 03 3C  
00109Cr 1  01 rr 03 3C  
0010A0r 1  01 rr 03 3C  
0010A4r 1  01 rr 03 3C  
0010A8r 1  01 rr 03 3C  
0010ACr 1  01 rr 03 3C  
0010B0r 1  01 rr 03 3A  
0010B4r 1  01 rr 03 3C  
0010B8r 1  01 rr 03 3C  
0010BCr 1  01 rr 03 3C  
0010C0r 1  01 rr 03 3A  
0010C4r 1  01 rr 03 3A  
0010C8r 1  01 rr 03 3A  
0010CCr 1  01 rr 03 3C  
0010D0r 1  01 rr 03 3C  
0010D4r 1  01 rr 03 3A  
0010D8r 1  01 3C 02 3C  
0010DCr 1  0B 39 01 3A  
0010E0r 1  02 3A 01 rr  
0010E4r 1  03 3C 08 rr  
0010E8r 1  01 rr 03 3C  
0010ECr 1  08 rr 01 rr  
0010F0r 1  03 3C 08 rr  
0010F4r 1  01 rr 03 3C  
0010F8r 1  08 rr 01 rr  
0010FCr 1  03 3C 08 rr  
001100r 1  01 rr 03 3C  
001104r 1  08 rr 01 rr  
001108r 1  03 3A 08 rr  
00110Cr 1  01 rr 03 3C  
001110r 1  08 rr 01 rr  
001114r 1  03 3C 08 rr  
001118r 1  01 rr 03 3C  
00111Cr 1  08 rr 01 rr  
001120r 1  03 3A 08 rr  
001124r 1  01 rr 03 3A  
001128r 1  08 rr 01 rr  
00112Cr 1  03 3A 08 rr  
001130r 1  01 rr 03 3C  
001134r 1  08 rr 01 rr  
001138r 1  03 3C 08 rr  
00113Cr 1  01 rr 03 3A  
001140r 1  08 rr 0B 3A  
001144r 1  01 rr 02 rr  
001148r 1  08 rr 01 rr  
00114Cr 1  02 rr 08 rr  
001150r 1  01 rr 02 rr  
001154r 1  08 rr 01 rr  
001158r 1  02 rr 08 rr  
00115Cr 1  01 3A 02 3A  
001160r 1  01 rr 03 3C  
001164r 1  01 rr 03 3C  
001168r 1  01 rr 03 3C  
00116Cr 1  01 rr 03 3C  
001170r 1  01 rr 03 3C  
001174r 1  01 rr 03 3A  
001178r 1  01 rr 03 3C  
00117Cr 1  01 rr 03 3C  
001180r 1  01 rr 03 3C  
001184r 1  01 rr 03 3A  
001188r 1  01 rr 03 3A  
00118Cr 1  01 rr 03 3A  
001190r 1  01 rr 03 3C  
001194r 1  01 rr 03 3C  
001198r 1  01 rr 03 3A  
00119Cr 1  01 rr 03 3C  
0011A0r 1  01 3C 02 3C  
0011A4r 1  0B 39 01 3A  
0011A8r 1  02 3A 01 rr  
0011ACr 1  03 3C 08 rr  
0011B0r 1  01 rr 03 3C  
0011B4r 1  08 rr 01 rr  
0011B8r 1  03 3C 08 rr  
0011BCr 1  01 rr 03 3C  
0011C0r 1  08 rr 01 rr  
0011C4r 1  03 3C 08 rr  
0011C8r 1  01 rr 03 3A  
0011CCr 1  08 rr 01 rr  
0011D0r 1  03 3C 08 rr  
0011D4r 1  01 rr 03 3C  
0011D8r 1  08 rr 01 rr  
0011DCr 1  03 3C 08 rr  
0011E0r 1  01 rr 03 3A  
0011E4r 1  08 rr 01 rr  
0011E8r 1  03 3A 08 rr  
0011ECr 1  01 rr 03 3A  
0011F0r 1  08 rr 01 rr  
0011F4r 1  03 3C 08 rr  
0011F8r 1  01 rr 03 3C  
0011FCr 1  08 rr 01 rr  
001200r 1  03 3A 08 rr  
001204r 1  01 rr 03 3C  
001208r 1  08 rr 0B 3A  
00120Cr 1  01 rr 02 rr  
001210r 1  08 rr 01 rr  
001214r 1  02 rr 08 rr  
001218r 1  01 rr 02 rr  
00121Cr 1  08 rr 01 rr  
001220r 1  02 rr 08 rr  
001224r 1  01 3A 02 3A  
001228r 1  01 rr 03 3C  
00122Cr 1  01 rr 03 3C  
001230r 1  01 rr 03 3C  
001234r 1  01 rr 03 3C  
001238r 1  01 rr 03 3A  
00123Cr 1  01 rr 03 3C  
001240r 1  01 rr 03 3C  
001244r 1  01 rr 03 3C  
001248r 1  01 rr 03 3A  
00124Cr 1  01 rr 03 3A  
001250r 1  01 rr 03 3A  
001254r 1  01 rr 03 3C  
001258r 1  01 rr 03 3C  
00125Cr 1  01 rr 03 3A  
001260r 1  01 rr 03 3C  
001264r 1  01 rr 03 3C  
001268r 1  01 3C 02 3C  
00126Cr 1  0B 39 01 3A  
001270r 1  02 3A 01 rr  
001274r 1  03 3C 08 rr  
001278r 1  01 rr 03 3C  
00127Cr 1  08 rr 01 rr  
001280r 1  03 3C 08 rr  
001284r 1  01 rr 03 3C  
001288r 1  08 rr 01 rr  
00128Cr 1  03 3A 08 rr  
001290r 1  01 rr 03 3C  
001294r 1  08 rr 01 rr  
001298r 1  03 3C 08 rr  
00129Cr 1  01 rr 03 3C  
0012A0r 1  08 rr 01 rr  
0012A4r 1  03 3A 08 rr  
0012A8r 1  01 rr 03 3A  
0012ACr 1  08 rr 01 rr  
0012B0r 1  03 3A 08 rr  
0012B4r 1  01 rr 03 3C  
0012B8r 1  08 rr 01 rr  
0012BCr 1  03 3C 08 rr  
0012C0r 1  01 rr 03 3A  
0012C4r 1  08 rr 01 rr  
0012C8r 1  03 3C 08 rr  
0012CCr 1  01 rr 03 3C  
0012D0r 1  08 rr 0B 3A  
0012D4r 1  01 rr 02 rr  
0012D8r 1  08 rr 01 rr  
0012DCr 1  02 rr 08 rr  
0012E0r 1  01 rr 02 rr  
0012E4r 1  08 rr 01 rr  
0012E8r 1  02 rr 08 rr  
0012ECr 1  01 3A 02 3A  
0012F0r 1  01 rr 03 3C  
0012F4r 1  01 rr 03 3C  
0012F8r 1  01 rr 03 3C  
0012FCr 1  01 rr 03 3C  
001300r 1  01 rr 03 3C  
001304r 1  01 rr 03 3C  
001308r 1  01 rr 03 3A  
00130Cr 1  01 rr 03 3C  
001310r 1  01 rr 03 3A  
001314r 1  01 rr 03 3A  
001318r 1  01 rr 03 3A  
00131Cr 1  01 rr 03 3A  
001320r 1  01 rr 03 3A  
001324r 1  01 rr 03 3C  
001328r 1  01 rr 03 3C  
00132Cr 1  01 rr 03 3C  
001330r 1  01 3C 02 3C  
001334r 1  0B 39 01 3A  
001338r 1  02 3A 01 rr  
00133Cr 1  03 3C 08 rr  
001340r 1  01 rr 03 3C  
001344r 1  08 rr 01 rr  
001348r 1  03 3C 08 rr  
00134Cr 1  01 rr 03 3C  
001350r 1  08 rr 01 rr  
001354r 1  03 3C 08 rr  
001358r 1  01 rr 03 3C  
00135Cr 1  08 rr 01 rr  
001360r 1  03 3A 08 rr  
001364r 1  01 rr 03 3C  
001368r 1  08 rr 01 rr  
00136Cr 1  03 3A 08 rr  
001370r 1  01 rr 03 3A  
001374r 1  08 rr 01 rr  
001378r 1  03 3A 08 rr  
00137Cr 1  01 rr 03 3A  
001380r 1  08 rr 01 rr  
001384r 1  03 3A 08 rr  
001388r 1  01 rr 03 3C  
00138Cr 1  08 rr 01 rr  
001390r 1  03 3C 08 rr  
001394r 1  01 rr 03 3C  
001398r 1  08 rr 0B 3A  
00139Cr 1  01 rr 02 rr  
0013A0r 1  08 rr 01 rr  
0013A4r 1  02 rr 08 rr  
0013A8r 1  01 rr 02 rr  
0013ACr 1  08 rr 01 rr  
0013B0r 1  02 rr 08 rr  
0013B4r 1  01 3A 02 3A  
0013B8r 1  01 rr 03 3C  
0013BCr 1  01 rr 03 3C  
0013C0r 1  01 rr 03 3C  
0013C4r 1  01 rr 03 3C  
0013C8r 1  01 rr 03 3C  
0013CCr 1  01 rr 03 3A  
0013D0r 1  01 rr 03 3C  
0013D4r 1  01 rr 03 3A  
0013D8r 1  01 rr 03 3A  
0013DCr 1  01 rr 03 3A  
0013E0r 1  01 rr 03 3A  
0013E4r 1  01 rr 03 3A  
0013E8r 1  01 rr 03 3C  
0013ECr 1  01 rr 03 3C  
0013F0r 1  01 rr 03 3C  
0013F4r 1  01 rr 03 3C  
0013F8r 1  01 3C 02 3C  
0013FCr 1  0B 39 01 3A  
001400r 1  02 3A 01 rr  
001404r 1  03 3C 08 rr  
001408r 1  01 rr 03 3C  
00140Cr 1  08 rr 01 rr  
001410r 1  03 3C 08 rr  
001414r 1  01 rr 03 3C  
001418r 1  08 rr 01 rr  
00141Cr 1  03 3C 08 rr  
001420r 1  01 rr 03 3A  
001424r 1  08 rr 01 rr  
001428r 1  03 3C 08 rr  
00142Cr 1  01 rr 03 3A  
001430r 1  08 rr 01 rr  
001434r 1  03 3A 08 rr  
001438r 1  01 rr 03 3A  
00143Cr 1  08 rr 01 rr  
001440r 1  03 3A 08 rr  
001444r 1  01 rr 03 3A  
001448r 1  08 rr 01 rr  
00144Cr 1  03 3C 08 rr  
001450r 1  01 rr 03 3C  
001454r 1  08 rr 01 rr  
001458r 1  03 3C 08 rr  
00145Cr 1  01 rr 03 3C  
001460r 1  08 rr 0B 3A  
001464r 1  01 rr 02 rr  
001468r 1  08 rr 01 rr  
00146Cr 1  02 rr 08 rr  
001470r 1  01 rr 02 rr  
001474r 1  08 rr 01 rr  
001478r 1  02 rr 08 rr  
00147Cr 1  01 3A 02 3A  
001480r 1  01 rr 03 3C  
001484r 1  01 rr 03 3C  
001488r 1  01 rr 03 3C  
00148Cr 1  01 rr 03 3C  
001490r 1  01 rr 03 3A  
001494r 1  01 rr 03 3C  
001498r 1  01 rr 03 3A  
00149Cr 1  01 rr 03 3A  
0014A0r 1  01 rr 03 3A  
0014A4r 1  01 rr 03 3A  
0014A8r 1  01 rr 03 3A  
0014ACr 1  01 rr 03 3C  
0014B0r 1  01 rr 03 3C  
0014B4r 1  01 rr 03 3C  
0014B8r 1  01 rr 03 3C  
0014BCr 1  01 rr 03 3C  
0014C0r 1  01 3C 02 3C  
0014C4r 1  0B 39 01 3A  
0014C8r 1  02 3A 01 rr  
0014CCr 1  03 3C 08 rr  
0014D0r 1  01 rr 03 3C  
0014D4r 1  08 rr 01 rr  
0014D8r 1  03 3C 08 rr  
0014DCr 1  01 rr 03 3C  
0014E0r 1  08 rr 01 rr  
0014E4r 1  03 3A 08 rr  
0014E8r 1  01 rr 03 3C  
0014ECr 1  08 rr 01 rr  
0014F0r 1  03 3A 08 rr  
0014F4r 1  01 rr 03 3A  
0014F8r 1  08 rr 01 rr  
0014FCr 1  03 3A 08 rr  
001500r 1  01 rr 03 3A  
001504r 1  08 rr 01 rr  
001508r 1  03 3A 08 rr  
00150Cr 1  01 rr 03 3C  
001510r 1  08 rr 01 rr  
001514r 1  03 3C 08 rr  
001518r 1  01 rr 03 3C  
00151Cr 1  08 rr 01 rr  
001520r 1  03 3C 08 rr  
001524r 1  01 rr 03 3C  
001528r 1  08 rr 0B 3A  
00152Cr 1  01 rr 02 rr  
001530r 1  08 rr 01 rr  
001534r 1  02 rr 08 rr  
001538r 1  01 rr 02 rr  
00153Cr 1  08 rr 01 rr  
001540r 1  02 rr 08 rr  
001544r 1  01 3A 02 3A  
001548r 1  01 rr 03 3C  
00154Cr 1  01 rr 03 3C  
001550r 1  01 rr 03 3C  
001554r 1  01 rr 03 3A  
001558r 1  01 rr 03 3C  
00155Cr 1  01 rr 03 3A  
001560r 1  01 rr 03 3A  
001564r 1  01 rr 03 3A  
001568r 1  01 rr 03 3A  
00156Cr 1  01 rr 03 3A  
001570r 1  01 rr 03 3C  
001574r 1  01 rr 03 3C  
001578r 1  01 rr 03 3C  
00157Cr 1  01 rr 03 3C  
001580r 1  01 rr 03 3C  
001584r 1  01 rr 03 3C  
001588r 1  01 3C 02 3C  
00158Cr 1  0B 39 01 3A  
001590r 1  02 3A 01 rr  
001594r 1  03 3C 08 rr  
001598r 1  01 rr 03 3C  
00159Cr 1  08 rr 01 rr  
0015A0r 1  03 3C 08 rr  
0015A4r 1  01 rr 03 3A  
0015A8r 1  08 rr 01 rr  
0015ACr 1  03 3C 08 rr  
0015B0r 1  01 rr 03 3A  
0015B4r 1  08 rr 01 rr  
0015B8r 1  03 3A 08 rr  
0015BCr 1  01 rr 03 3A  
0015C0r 1  08 rr 01 rr  
0015C4r 1  03 3A 08 rr  
0015C8r 1  01 rr 03 3A  
0015CCr 1  08 rr 01 rr  
0015D0r 1  03 3C 08 rr  
0015D4r 1  01 rr 03 3C  
0015D8r 1  08 rr 01 rr  
0015DCr 1  03 3C 08 rr  
0015E0r 1  01 rr 03 3C  
0015E4r 1  08 rr 01 rr  
0015E8r 1  03 3C 08 rr  
0015ECr 1  01 rr 03 3C  
0015F0r 1  08 rr 0B 3A  
0015F4r 1  01 rr 02 rr  
0015F8r 1  08 rr 01 rr  
0015FCr 1  02 rr 08 rr  
001600r 1  01 rr 02 rr  
001604r 1  08 rr 01 rr  
001608r 1  02 rr 08 rr  
00160Cr 1  01 3A 02 3A  
001610r 1  01 rr 03 3C  
001614r 1  01 rr 03 3C  
001618r 1  01 rr 03 3C  
00161Cr 1  01 rr 03 3C  
001620r 1  01 rr 03 3C  
001624r 1  01 rr 03 3A  
001628r 1  01 rr 03 3C  
00162Cr 1  01 rr 03 3C  
001630r 1  01 rr 03 3A  
001634r 1  01 rr 03 3A  
001638r 1  01 rr 03 3C  
00163Cr 1  01 rr 03 3C  
001640r 1  01 rr 03 3C  
001644r 1  01 rr 03 3C  
001648r 1  01 rr 03 3C  
00164Cr 1  01 rr 03 3C  
001650r 1  01 3C 02 3C  
001654r 1  0B 39 01 3A  
001658r 1  02 3A 01 rr  
00165Cr 1  03 3C 08 rr  
001660r 1  01 rr 03 3C  
001664r 1  08 rr 01 rr  
001668r 1  03 3C 08 rr  
00166Cr 1  01 rr 03 3C  
001670r 1  08 rr 01 rr  
001674r 1  03 3C 08 rr  
001678r 1  01 rr 03 3A  
00167Cr 1  08 rr 01 rr  
001680r 1  03 3C 08 rr  
001684r 1  01 rr 03 3C  
001688r 1  08 rr 01 rr  
00168Cr 1  03 3A 08 rr  
001690r 1  01 rr 03 3A  
001694r 1  08 rr 01 rr  
001698r 1  03 3C 08 rr  
00169Cr 1  01 rr 03 3C  
0016A0r 1  08 rr 01 rr  
0016A4r 1  03 3C 08 rr  
0016A8r 1  01 rr 03 3C  
0016ACr 1  08 rr 01 rr  
0016B0r 1  03 3C 08 rr  
0016B4r 1  01 rr 03 3C  
0016B8r 1  08 rr 0B 3A  
0016BCr 1  01 rr 02 rr  
0016C0r 1  08 rr 01 rr  
0016C4r 1  02 rr 08 rr  
0016C8r 1  01 rr 02 rr  
0016CCr 1  08 rr 01 rr  
0016D0r 1  02 rr 08 rr  
0016D4r 1  01 3A 02 3A  
0016D8r 1  01 rr 03 3C  
0016DCr 1  01 rr 03 3C  
0016E0r 1  01 rr 03 3C  
0016E4r 1  01 rr 03 3C  
0016E8r 1  01 rr 03 3A  
0016ECr 1  01 rr 03 3C  
0016F0r 1  01 rr 03 3C  
0016F4r 1  01 rr 03 3A  
0016F8r 1  01 rr 03 3A  
0016FCr 1  01 rr 03 3C  
001700r 1  01 rr 03 3C  
001704r 1  01 rr 03 3C  
001708r 1  01 rr 03 3C  
00170Cr 1  01 rr 03 3C  
001710r 1  01 rr 03 3C  
001714r 1  01 rr 03 3C  
001718r 1  01 3C 02 3C  
00171Cr 1  0B 39 01 3A  
001720r 1  02 3A 01 rr  
001724r 1  03 3C 08 rr  
001728r 1  01 rr 03 3C  
00172Cr 1  08 rr 01 rr  
001730r 1  03 3C 08 rr  
001734r 1  01 rr 03 3C  
001738r 1  08 rr 01 rr  
00173Cr 1  03 3A 08 rr  
001740r 1  01 rr 03 3C  
001744r 1  08 rr 01 rr  
001748r 1  03 3C 08 rr  
00174Cr 1  01 rr 03 3A  
001750r 1  08 rr 01 rr  
001754r 1  03 3A 08 rr  
001758r 1  01 rr 03 3C  
00175Cr 1  08 rr 01 rr  
001760r 1  03 3C 08 rr  
001764r 1  01 rr 03 3C  
001768r 1  08 rr 01 rr  
00176Cr 1  03 3C 08 rr  
001770r 1  01 rr 03 3C  
001774r 1  08 rr 01 rr  
001778r 1  03 3C 08 rr  
00177Cr 1  01 rr 03 3C  
001780r 1  08 rr 0B 3A  
001784r 1  01 rr 02 rr  
001788r 1  08 rr 01 rr  
00178Cr 1  02 rr 08 rr  
001790r 1  01 rr 02 rr  
001794r 1  08 rr 01 rr  
001798r 1  02 rr 08 rr  
00179Cr 1  01 3A 02 3A  
0017A0r 1  01 rr 03 3C  
0017A4r 1  01 rr 03 3C  
0017A8r 1  01 rr 03 3C  
0017ACr 1  01 rr 03 3A  
0017B0r 1  01 rr 03 3C  
0017B4r 1  01 rr 03 3C  
0017B8r 1  01 rr 03 3A  
0017BCr 1  01 rr 03 3A  
0017C0r 1  01 rr 03 3C  
0017C4r 1  01 rr 03 3C  
0017C8r 1  01 rr 03 3C  
0017CCr 1  01 rr 03 3C  
0017D0r 1  01 rr 03 3C  
0017D4r 1  01 rr 03 3C  
0017D8r 1  01 rr 03 3C  
0017DCr 1  01 rr 03 3C  
0017E0r 1  01 3C 02 3C  
0017E4r 1  0B 39 01 3A  
0017E8r 1  02 3A 01 rr  
0017ECr 1  03 3C 08 rr  
0017F0r 1  01 rr 03 3C  
0017F4r 1  08 rr 01 rr  
0017F8r 1  03 3C 08 rr  
0017FCr 1  01 rr 03 3A  
001800r 1  08 rr 01 rr  
001804r 1  03 3C 08 rr  
001808r 1  01 rr 03 3C  
00180Cr 1  08 rr 01 rr  
001810r 1  03 3A 08 rr  
001814r 1  01 rr 03 3A  
001818r 1  08 rr 01 rr  
00181Cr 1  03 3C 08 rr  
001820r 1  01 rr 03 3C  
001824r 1  08 rr 01 rr  
001828r 1  03 3C 08 rr  
00182Cr 1  01 rr 03 3C  
001830r 1  08 rr 01 rr  
001834r 1  03 3C 08 rr  
001838r 1  01 rr 03 3C  
00183Cr 1  08 rr 01 rr  
001840r 1  03 3C 08 rr  
001844r 1  01 rr 03 3C  
001848r 1  08 rr 0B 3A  
00184Cr 1  01 rr 02 rr  
001850r 1  08 rr 01 rr  
001854r 1  02 rr 08 rr  
001858r 1  01 rr 02 rr  
00185Cr 1  08 rr 01 rr  
001860r 1  02 rr 08 rr  
001864r 1  01 3A 02 3A  
001868r 1  01 rr 03 3C  
00186Cr 1  01 rr 03 3C  
001870r 1  01 rr 03 3A  
001874r 1  01 rr 03 3C  
001878r 1  01 rr 03 3C  
00187Cr 1  01 rr 03 3A  
001880r 1  01 rr 03 3A  
001884r 1  01 rr 03 3C  
001888r 1  01 rr 03 3C  
00188Cr 1  01 rr 03 3C  
001890r 1  01 rr 03 3C  
001894r 1  01 rr 03 3C  
001898r 1  01 rr 03 3C  
00189Cr 1  01 rr 03 3C  
0018A0r 1  01 rr 03 3C  
0018A4r 1  01 rr 03 3C  
0018A8r 1  01 3C 02 3C  
0018ACr 1  0B 39 01 3A  
0018B0r 1  02 3A 01 rr  
0018B4r 1  03 3C 08 rr  
0018B8r 1  01 rr 03 3C  
0018BCr 1  08 rr 01 rr  
0018C0r 1  03 3A 08 rr  
0018C4r 1  01 rr 03 3C  
0018C8r 1  08 rr 01 rr  
0018CCr 1  03 3C 08 rr  
0018D0r 1  01 rr 03 3A  
0018D4r 1  08 rr 01 rr  
0018D8r 1  03 3A 08 rr  
0018DCr 1  01 rr 03 3C  
0018E0r 1  08 rr 01 rr  
0018E4r 1  03 3C 08 rr  
0018E8r 1  01 rr 03 3C  
0018ECr 1  08 rr 01 rr  
0018F0r 1  03 3C 08 rr  
0018F4r 1  01 rr 03 3C  
0018F8r 1  08 rr 01 rr  
0018FCr 1  03 3C 08 rr  
001900r 1  01 rr 03 3C  
001904r 1  08 rr 01 rr  
001908r 1  03 3C 08 rr  
00190Cr 1  01 rr 03 3C  
001910r 1  08 rr 0B 3A  
001914r 1  01 rr 02 rr  
001918r 1  08 rr 01 rr  
00191Cr 1  02 rr 08 rr  
001920r 1  01 rr 02 rr  
001924r 1  08 rr 01 rr  
001928r 1  02 rr 08 rr  
00192Cr 1  01 3A 02 3A  
001930r 1  01 rr 03 3C  
001934r 1  01 rr 03 3C  
001938r 1  01 rr 03 3C  
00193Cr 1  01 rr 03 3C  
001940r 1  01 rr 03 3A  
001944r 1  01 rr 03 3C  
001948r 1  01 rr 03 3A  
00194Cr 1  01 rr 03 3C  
001950r 1  01 rr 03 3C  
001954r 1  01 rr 03 3C  
001958r 1  01 rr 03 3C  
00195Cr 1  01 rr 03 3C  
001960r 1  01 rr 03 3C  
001964r 1  01 rr 03 3C  
001968r 1  01 rr 03 3C  
00196Cr 1  01 rr 03 3C  
001970r 1  01 3C 02 3C  
001974r 1  0B 39 01 3A  
001978r 1  02 3A 01 rr  
00197Cr 1  03 3C 08 rr  
001980r 1  01 rr 03 3C  
001984r 1  08 rr 01 rr  
001988r 1  03 3C 08 rr  
00198Cr 1  01 rr 03 3C  
001990r 1  08 rr 01 rr  
001994r 1  03 3A 08 rr  
001998r 1  01 rr 03 3C  
00199Cr 1  08 rr 01 rr  
0019A0r 1  03 3A 08 rr  
0019A4r 1  01 rr 03 3C  
0019A8r 1  08 rr 01 rr  
0019ACr 1  03 3C 08 rr  
0019B0r 1  01 rr 03 3C  
0019B4r 1  08 rr 01 rr  
0019B8r 1  03 3C 08 rr  
0019BCr 1  01 rr 03 3C  
0019C0r 1  08 rr 01 rr  
0019C4r 1  03 3C 08 rr  
0019C8r 1  01 rr 03 3C  
0019CCr 1  08 rr 01 rr  
0019D0r 1  03 3C 08 rr  
0019D4r 1  01 rr 03 3C  
0019D8r 1  08 rr 0B 3A  
0019DCr 1  01 rr 02 rr  
0019E0r 1  08 rr 01 rr  
0019E4r 1  02 rr 08 rr  
0019E8r 1  01 rr 02 rr  
0019ECr 1  08 rr 01 rr  
0019F0r 1  02 rr 08 rr  
0019F4r 1  01 3A 02 3A  
0019F8r 1  01 rr 03 3C  
0019FCr 1  01 rr 03 3C  
001A00r 1  01 rr 03 3C  
001A04r 1  01 rr 03 3A  
001A08r 1  01 rr 03 3C  
001A0Cr 1  01 rr 03 3A  
001A10r 1  01 rr 03 3C  
001A14r 1  01 rr 03 3C  
001A18r 1  01 rr 03 3C  
001A1Cr 1  01 rr 03 3C  
001A20r 1  01 rr 03 3C  
001A24r 1  01 rr 03 3C  
001A28r 1  01 rr 03 3C  
001A2Cr 1  01 rr 03 3C  
001A30r 1  01 rr 03 3C  
001A34r 1  01 rr 03 3C  
001A38r 1  01 3C 02 3C  
001A3Cr 1  0B 39 01 3A  
001A40r 1  02 3A 01 rr  
001A44r 1  03 3C 08 rr  
001A48r 1  01 rr 03 3C  
001A4Cr 1  08 rr 01 rr  
001A50r 1  03 3C 08 rr  
001A54r 1  01 rr 03 3A  
001A58r 1  08 rr 01 rr  
001A5Cr 1  03 3C 08 rr  
001A60r 1  01 rr 03 3A  
001A64r 1  08 rr 01 rr  
001A68r 1  03 3C 08 rr  
001A6Cr 1  01 rr 03 3C  
001A70r 1  08 rr 01 rr  
001A74r 1  03 3C 08 rr  
001A78r 1  01 rr 03 3C  
001A7Cr 1  08 rr 01 rr  
001A80r 1  03 3C 08 rr  
001A84r 1  01 rr 03 3C  
001A88r 1  08 rr 01 rr  
001A8Cr 1  03 3C 08 rr  
001A90r 1  01 rr 03 3C  
001A94r 1  08 rr 01 rr  
001A98r 1  03 3C 08 rr  
001A9Cr 1  01 rr 03 3C  
001AA0r 1  08 rr 0B 3A  
001AA4r 1  01 rr 02 rr  
001AA8r 1  08 rr 01 rr  
001AACr 1  02 rr 08 rr  
001AB0r 1  01 rr 02 rr  
001AB4r 1  08 rr 01 rr  
001AB8r 1  02 rr 08 rr  
001ABCr 1  01 3A 02 3A  
001AC0r 1  01 rr 03 3C  
001AC4r 1  01 rr 03 3C  
001AC8r 1  01 rr 03 3A  
001ACCr 1  01 rr 03 3C  
001AD0r 1  01 rr 03 3A  
001AD4r 1  01 rr 03 3C  
001AD8r 1  01 rr 03 3C  
001ADCr 1  01 rr 03 3C  
001AE0r 1  01 rr 03 3C  
001AE4r 1  01 rr 03 3C  
001AE8r 1  01 rr 03 3C  
001AECr 1  01 rr 03 3C  
001AF0r 1  01 rr 03 3C  
001AF4r 1  01 rr 03 3C  
001AF8r 1  01 rr 03 3C  
001AFCr 1  01 rr 03 3C  
001B00r 1  01 3C 02 3C  
001B04r 1  0B 39 01 3A  
001B08r 1  02 3A 01 rr  
001B0Cr 1  03 3C 08 rr  
001B10r 1  01 rr 03 3C  
001B14r 1  08 rr 01 rr  
001B18r 1  03 3A 08 rr  
001B1Cr 1  01 rr 03 3C  
001B20r 1  08 rr 01 rr  
001B24r 1  03 3A 08 rr  
001B28r 1  01 rr 03 3C  
001B2Cr 1  08 rr 01 rr  
001B30r 1  03 3C 08 rr  
001B34r 1  01 rr 03 3C  
001B38r 1  08 rr 01 rr  
001B3Cr 1  03 3C 08 rr  
001B40r 1  01 rr 03 3C  
001B44r 1  08 rr 01 rr  
001B48r 1  03 3C 08 rr  
001B4Cr 1  01 rr 03 3C  
001B50r 1  08 rr 01 rr  
001B54r 1  03 3C 08 rr  
001B58r 1  01 rr 03 3C  
001B5Cr 1  08 rr 01 rr  
001B60r 1  03 3C 08 rr  
001B64r 1  01 rr 03 3C  
001B68r 1  08 rr 0B 3A  
001B6Cr 1  01 rr 02 rr  
001B70r 1  08 rr 01 rr  
001B74r 1  02 rr 08 rr  
001B78r 1  01 rr 02 rr  
001B7Cr 1  08 rr 01 rr  
001B80r 1  02 rr 08 rr  
001B84r 1  01 3A 02 3A  
001B88r 1  01 rr 03 3C  
001B8Cr 1  01 rr 03 3A  
001B90r 1  01 rr 03 3C  
001B94r 1  01 rr 03 3A  
001B98r 1  01 rr 03 3C  
001B9Cr 1  01 rr 03 3C  
001BA0r 1  01 rr 03 3C  
001BA4r 1  01 rr 03 3C  
001BA8r 1  01 rr 03 3C  
001BACr 1  01 rr 03 3C  
001BB0r 1  01 rr 03 3C  
001BB4r 1  01 rr 03 3C  
001BB8r 1  01 rr 03 3C  
001BBCr 1  01 rr 03 3C  
001BC0r 1  01 rr 03 3C  
001BC4r 1  01 rr 03 3C  
001BC8r 1  01 3C 02 3C  
001BCCr 1  0B 39 01 3A  
001BD0r 1  02 3A 01 rr  
001BD4r 1  03 3C 08 rr  
001BD8r 1  01 rr 03 3A  
001BDCr 1  08 rr 01 rr  
001BE0r 1  03 3C 08 rr  
001BE4r 1  01 rr 03 3A  
001BE8r 1  08 rr 01 rr  
001BECr 1  03 3C 08 rr  
001BF0r 1  01 rr 03 3C  
001BF4r 1  08 rr 01 rr  
001BF8r 1  03 3C 08 rr  
001BFCr 1  01 rr 03 3C  
001C00r 1  08 rr 01 rr  
001C04r 1  03 3C 08 rr  
001C08r 1  01 rr 03 3C  
001C0Cr 1  08 rr 01 rr  
001C10r 1  03 3C 08 rr  
001C14r 1  01 rr 03 3C  
001C18r 1  08 rr 01 rr  
001C1Cr 1  03 3C 08 rr  
001C20r 1  01 rr 03 3C  
001C24r 1  08 rr 01 rr  
001C28r 1  03 3C 08 rr  
001C2Cr 1  01 rr 03 3C  
001C30r 1  08 rr 0B 3A  
001C34r 1  01 rr 02 rr  
001C38r 1  08 rr 01 rr  
001C3Cr 1  02 rr 08 rr  
001C40r 1  01 rr 02 rr  
001C44r 1  08 rr 01 rr  
001C48r 1  02 rr 08 rr  
001C4Cr 1  01 rr 08 rr  
001C50r 1  01 rr 08 rr  
001C54r 1  01 rr 08 rr  
001C58r 1  01 rr 08 rr  
001C5Cr 1  01 rr 08 28  
001C60r 1  01 rr 08 29  
001C64r 1  01 rr 08 2A  
001C68r 1  01 rr 08 2B  
001C6Cr 1  04 00 08 2C  
001C70r 1  08 2D 09 2E  
001C74r 1  09 2F 08 3C  
001C78r 1  01 rr 08 28  
001C7Cr 1  01 rr 08 29  
001C80r 1  01 rr 08 2A  
001C84r 1  01 rr 08 2B  
001C88r 1  04 00 08 2C  
001C8Cr 1  08 2D 09 2E  
001C90r 1  09 2F 08 3C  
001C94r 1  01 rr 08 28  
001C98r 1  01 rr 08 29  
001C9Cr 1  01 rr 08 2A  
001CA0r 1  01 rr 08 2B  
001CA4r 1  04 00 08 2C  
001CA8r 1  08 2D 09 2E  
001CACr 1  09 2F 08 3C  
001CB0r 1  01 rr 08 28  
001CB4r 1  01 rr 08 29  
001CB8r 1  01 rr 08 2A  
001CBCr 1  01 rr 08 2B  
001CC0r 1  04 00 08 2C  
001CC4r 1  08 2D 09 2E  
001CC8r 1  09 2F 08 3C  
001CCCr 1  01 rr 08 28  
001CD0r 1  01 rr 08 29  
001CD4r 1  01 rr 08 2A  
001CD8r 1  01 rr 08 2B  
001CDCr 1  04 00 08 2C  
001CE0r 1  08 2D 09 2E  
001CE4r 1  09 2F 08 3C  
001CE8r 1  04 00 08 28      m_print "\r"
001CECr 1  09 29 08 2A  
001CF0r 1  08 2B 09 2C  
001CF4r 1  09 2D 09 2E  
001CF8r 1  09 2F 08 3C  
001CFCr 1               
001CFCr 1  04 00            m_programend
001CFCr 1               
