===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.7461 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3906 ( 12.7%)    3.3906 ( 20.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.7924 ( 10.5%)    2.7924 ( 16.7%)    Parse modules
    0.4457 (  1.7%)    0.4457 (  2.7%)    Verify circuit
   13.0555 ( 49.0%)    7.9783 ( 47.6%)  'firrtl.circuit' Pipeline
    0.4297 (  1.6%)    0.4297 (  2.6%)    LowerFIRRTLAnnotations
    2.1274 (  8.0%)    1.0639 (  6.4%)    'firrtl.module' Pipeline
    0.9646 (  3.6%)    0.4849 (  2.9%)      DropName
    1.1587 (  4.3%)    0.5823 (  3.5%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0972 (  0.4%)    0.0486 (  0.3%)    'firrtl.module' Pipeline
    0.0944 (  0.4%)    0.0474 (  0.3%)      LowerCHIRRTLPass
    0.1124 (  0.4%)    0.1124 (  0.7%)    InferWidths
    0.2667 (  1.0%)    0.2667 (  1.6%)    MemToRegOfVec
    0.4437 (  1.7%)    0.4437 (  2.6%)    InferResets
    0.0539 (  0.2%)    0.0539 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0815 (  0.3%)    0.0815 (  0.5%)    WireDFT
    0.3424 (  1.3%)    0.3424 (  2.0%)    LowerFIRRTLTypes
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.4786 (  1.8%)    0.2393 (  1.4%)    'firrtl.module' Pipeline
    0.4602 (  1.7%)    0.2312 (  1.4%)      ExpandWhens
    0.0135 (  0.1%)    0.0077 (  0.0%)      SFCCompat
    0.8777 (  3.3%)    0.8777 (  5.2%)    CheckCombCycles
    0.0530 (  0.2%)    0.0530 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6691 (  6.3%)    0.8348 (  5.0%)    'firrtl.module' Pipeline
    1.4669 (  5.5%)    0.7411 (  4.4%)      Canonicalizer
    0.1981 (  0.7%)    0.1058 (  0.6%)      InferReadWrite
    0.1326 (  0.5%)    0.1326 (  0.8%)    PrefixModules
    0.0444 (  0.2%)    0.0444 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.3003 (  1.1%)    0.3003 (  1.8%)    Inliner
    1.1933 (  4.5%)    1.1933 (  7.1%)    IMConstProp
    0.0443 (  0.2%)    0.0443 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0446 (  0.2%)    0.0446 (  0.3%)    AddSeqMemPorts
    0.0444 (  0.2%)    0.0444 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1811 (  0.7%)    0.1811 (  1.1%)    CreateSiFiveMetadata
    0.0296 (  0.1%)    0.0296 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.7049 (  2.6%)    0.3526 (  2.1%)    'firrtl.module' Pipeline
    0.2246 (  0.8%)    0.1130 (  0.7%)      DropName
    0.4764 (  1.8%)    0.2387 (  1.4%)      Canonicalizer
    0.5382 (  2.0%)    0.5382 (  3.2%)    IMDeadCodeElim
    0.0435 (  0.2%)    0.0435 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.1489 (  4.3%)    1.1489 (  6.9%)  LowerFIRRTLToHW
    0.0441 (  0.2%)    0.0441 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.1756 (  0.7%)    0.1756 (  1.0%)  HWMemSimImpl
    4.4551 ( 16.7%)    2.2503 ( 13.4%)  'hw.module' Pipeline
    0.7791 (  2.9%)    0.4033 (  2.4%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    2.9715 ( 11.1%)    1.4953 (  8.9%)    Canonicalizer
    0.5790 (  2.2%)    0.3019 (  1.8%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1165 (  0.4%)    0.0646 (  0.4%)    HWCleanup
    0.3762 (  1.4%)    0.1883 (  1.1%)  'hw.module' Pipeline
    0.0410 (  0.2%)    0.0227 (  0.1%)    HWLegalizeModules
    0.3299 (  1.2%)    0.1677 (  1.0%)    PrettifyVerilog
    0.2140 (  0.8%)    0.2140 (  1.3%)  StripDebugInfoWithPred
    1.2702 (  4.8%)    1.2702 (  7.6%)  ExportVerilog
    0.0061 (  0.0%)    0.0061 (  0.0%)  Rest
   26.6546 (100.0%)   16.7461 (100.0%)  Total

{
  totalTime: 16.784,
  maxMemory: 855666688
}
