

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Jan 31 16:02:34 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        ban
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |              Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |              & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ main                             |     -|  6.05|       13|  130.000|         -|       14|     -|        no|     -|   -|  207 (~0%)|  210 (~0%)|    -|
    | + main_Pipeline_VITIS_LOOP_21_1   |     -|  6.32|        5|   50.000|         -|        5|     -|        no|     -|   -|  100 (~0%)|   58 (~0%)|    -|
    |  o VITIS_LOOP_21_1                |     -|  7.30|        3|   30.000|         1|        1|     3|       yes|     -|   -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_142_1  |     -|  6.05|        5|   50.000|         -|        5|     -|        no|     -|   -|  101 (~0%)|  126 (~0%)|    -|
    |  o VITIS_LOOP_142_1               |     -|  7.30|        3|   30.000|         1|        1|     3|       yes|     -|   -|          -|          -|    -|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+-----------+-----+--------+---------+
| + main                            | 0   |        |           |     |        |         |
|  + main_Pipeline_VITIS_LOOP_21_1  | 0   |        |           |     |        |         |
|    add_ln21_fu_91_p2              | -   |        | add_ln21  | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_142_1 | 0   |        |           |     |        |         |
|    add_ln142_fu_99_p2             | -   |        | add_ln142 | add | fabric | 0       |
+-----------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
  No pragmas found

