Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Jan 20 23:33:35 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   118 |
|    Minimum number of control sets                        |   118 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   165 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   118 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             119 |           66 |
| Yes          | No                    | No                     |             919 |          120 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1975 |          322 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                       Enable Signal                                                       |                                             Set/Reset Signal                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/pop                                         | ap_rst_n                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop_dout__0                                            |                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/full_n_reg                                       |                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                    | ap_rst_n                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/pop                                         | ap_rst_n                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/full_n_reg                                       |                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                      | ap_rst_n                                                                                                 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                          |                                                                                                          |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__5_n_0                                               | ap_rst_n                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                        | ap_rst_n                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/fifo_rreq/raddr[1]_i_1_n_0                                                     | ap_rst_n                                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/dout_vld_reg_0[0]                                      | ap_rst_n                                                                                                 |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__10_n_0                                            | ap_rst_n                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__6_n_0                                             | ap_rst_n                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/raddr[2]_i_1__1_n_0                                                  | ap_rst_n                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[2]_i_1__6_n_0                                        | ap_rst_n                                                                                                 |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/conservative_gen.num_beat_cnt_reg[7] | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__7_n_0                                 | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                  | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                               |                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/empty_n_reg[0]                       | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                              | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                |                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                                   | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1__1_n_0                                    | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                 |                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                                       | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__6_n_0                   | ap_rst_n                                                                                                 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__2_n_0                                                | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1__2_n_0                                           | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[3][0]                                        | ap_rst_n                                                                                                 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                |                                                                                                          |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]                        | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                             | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                 | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__5_n_0                          | ap_rst_n                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1__0_n_0                                  | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1__0_n_0                             | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__5_n_0                               | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                    |                4 |              5 |         1.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                                     | ap_rst_n                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                                | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr[4]_i_1__6_n_0                                   | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__1_n_0                                              | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                             | ap_rst_n                                                                                                 |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr[4]_i_1__7_n_0                                   | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0                 | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__4_n_0            | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                   | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                       | ap_rst_n                                                                                                 |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/full_n_reg_2[0]                                                   | ap_rst_n                                                                                                 |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/full_n_reg_1[0]                                                   | ap_rst_n                                                                                                 |                1 |              6 |         6.00 |
|  ap_clk      |                                                                                                                           |                                                                                                          |                5 |              6 |         1.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/int_ap_start_reg[0]                                                  |                                                                                                          |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/buff_rdata/pop                                                                 | ap_rst_n                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                     | ap_rst_n                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                              | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                          |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                  | ap_rst_n                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/buff_rdata/pop                                                                 | ap_rst_n                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                     | ap_rst_n                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                 | ap_rst_n                                                                                                 |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                 | ap_rst_n                                                                                                 |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/E[0]                                                              | ap_rst_n                                                                                                 |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                             | ap_rst_n                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                  | ap_rst_n                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1__0_n_0                                          | ap_rst_n                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1__0_n_0                                               | ap_rst_n                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__1_n_0 |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/p_15_in                                          | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0    |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/p_15_in                                          | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0       |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_block_pp0_stage0_subdone                                          | ap_rst_n                                                                                                 |                2 |             16 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                |                                                                                                          |               25 |             27 |         1.08 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_sum_r[63]_i_1_n_0                                                                | ap_rst_n                                                                                                 |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_sum_r[31]_i_1_n_0                                                                | ap_rst_n                                                                                                 |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_b_r[63]_i_1_n_0                                                                  | ap_rst_n                                                                                                 |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_a_r[31]_i_1_n_0                                                                  | ap_rst_n                                                                                                 |               19 |             32 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_b_r[31]_i_1_n_0                                                                  | ap_rst_n                                                                                                 |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_a_r[63]_i_1_n_0                                                                  | ap_rst_n                                                                                                 |               19 |             32 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rs_rdata/load_p1                                                                  |                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rs_rdata/load_p2                                                                  |                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rs_rdata/load_p2                                                                  |                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rs_rdata/load_p1                                                                  |                                                                                                          |                5 |             33 |         6.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/push_1                                                            |                                                                                                          |                5 |             36 |         7.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                                | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                               |               11 |             36 |         3.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                     | ap_rst_n                                                                                                 |               11 |             36 |         3.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                   | ap_rst_n                                                                                                 |               12 |             53 |         4.42 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                      | ap_rst_n                                                                                                 |               11 |             53 |         4.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                      | ap_rst_n                                                                                                 |               11 |             53 |         4.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_burst/pop_0                                                   | ap_rst_n                                                                                                 |                9 |             62 |         6.89 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                       |                                                                                                          |                4 |             62 |        15.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push                                                   |                                                                                                          |                5 |             65 |        13.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                    | ap_rst_n                                                                                                 |               21 |             65 |         3.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                       | ap_rst_n                                                                                                 |               16 |             65 |         4.06 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                       | ap_rst_n                                                                                                 |               16 |             65 |         4.06 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/push_0                                                            |                                                                                                          |                5 |             65 |        13.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/user_resp/push                                                              |                                                                                                          |                5 |             65 |        13.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/E[0]                                  |                                                                                                          |               11 |             66 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                   |                                                                                                          |               11 |             66 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                         | ap_rst_n                                                                                                 |               21 |             67 |         3.19 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p2                                   |                                                                                                          |               13 |             67 |         5.15 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                 | ap_rst_n                                                                                                 |               18 |             67 |         3.72 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/store_unit_0/E[0]                                                                        |                                                                                                          |               14 |             67 |         4.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                 | ap_rst_n                                                                                                 |               19 |             67 |         3.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                   |                                                                                                          |               14 |             67 |         4.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p2                                   |                                                                                                          |               14 |             67 |         4.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                |                                                                                                          |               14 |             67 |         4.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                   |                                                                                                          |               13 |             67 |         5.15 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ost_ctrl_valid                                   | ap_rst_n                                                                                                 |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                          | ap_rst_n                                                                                                 |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ost_ctrl_valid                                   | ap_rst_n                                                                                                 |                9 |             71 |         7.89 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                | ap_rst_n                                                                                                 |               15 |             77 |         5.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/p_15_in                                          | ap_rst_n                                                                                                 |               18 |             77 |         4.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/p_15_in                                          | ap_rst_n                                                                                                 |               16 |             77 |         4.81 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                  | ap_rst_n                                                                                                 |               23 |            107 |         4.65 |
|  ap_clk      | bd_0_i/hls_inst/inst/sum_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                               | ap_rst_n                                                                                                 |               26 |            107 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                  | ap_rst_n                                                                                                 |               22 |            107 |         4.86 |
|  ap_clk      |                                                                                                                           | ap_rst_n                                                                                                 |               66 |            119 |         1.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_m_axi_U/load_unit_0/fifo_rreq/ap_block_pp0_stage0_subdone                                          |                                                                                                          |               61 |            272 |         4.46 |
+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


