INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437/Midterm/Midterm.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okCore
INFO: [VRFC 10-311] analyzing module okCoreHarness
INFO: [VRFC 10-311] analyzing module ok_tfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437/Midterm/Midterm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
