{"vcs1":{"timestamp_begin":1699295196.893483968, "rt":0.78, "ut":0.42, "st":0.28}}
{"vcselab":{"timestamp_begin":1699295197.764366189, "rt":0.89, "ut":0.57, "st":0.29}}
{"link":{"timestamp_begin":1699295198.715804955, "rt":0.54, "ut":0.17, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699295196.054342285}
{"VCS_COMP_START_TIME": 1699295196.054342285}
{"VCS_COMP_END_TIME": 1699295199.355180286}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338108}}
{"stitch_vcselab": {"peak_mem": 222604}}
