Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/yosimoto/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 597a5b43e6154d2784e002b786282a77 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L xbip_utils_v3_0_7 -L c_reg_fd_v12_0_3 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L axi_protocol_checker_v1_1_12 -L axi_bram_ctrl_v4_0_10 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_gate_bit_v12_0_3 -L xbip_counter_v3_0_3 -L c_counter_binary_v12_0_10 -L util_reduced_logic_v2_0 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_11 -L fifo_generator_v13_1_3 -L axi_data_fifo_v2_1_10 -L axi_crossbar_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/yosimoto/u-tokyo/hardware-lab/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/yosimoto/u-tokyo/hardware-lab/datamover_axi.sv" Line 3. Module datamover_axi(AWIDTH=8,IAWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/yosimoto/u-tokyo/hardware-lab/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/yosimoto/u-tokyo/hardware-lab/datamover_axi.sv" Line 3. Module datamover_axi(AWIDTH=8,IAWIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_10.axi_bram_ctrl_funcs
Compiling package c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_viv_co...
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package xbip_counter_v3_0_3.xbip_counter_v3_0_3_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_3.xbip_counter_v3_0_3_pkg
Compiling package c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv_comp
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_lite [\axi_lite(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_10.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_0 [design_1_axi_bram_ctrl_1_0_defau...]
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_bram_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_addr_decode...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_splitter(C_...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_11.axi_register_slice_v2_1_11_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_decerr_slav...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_crossbar_sa...
Compiling module axi_crossbar_v2_1_12.axi_crossbar_v2_1_12_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_syn...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_axi...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_axi...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_syn...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_syn...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_cor...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_rep...
Compiling module axi_protocol_checker_v1_1_12.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.design_1_axi_protocol_checker_0_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_legacy [\c_counter_binary_v12_0_10_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_10.c_counter_binary_v12_0_10_viv [\c_counter_binary_v12_0_10_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_10.c_counter_binary_v12_0_10 [\c_counter_binary_v12_0_10(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_ainit_va...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_0_arch of entity xil_defaultlib.design_1_c_shift_ram_0_0 [design_1_c_shift_ram_0_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10 [\c_shift_ram_v12_0_10(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_1_arch of entity xil_defaultlib.design_1_c_shift_ram_0_1 [design_1_c_shift_ram_0_1_default]
Compiling module xil_defaultlib.datamover_axi(AWIDTH=8,IAWIDTH=8...
Compiling module xil_defaultlib.datamover_axi_wrap
Compiling module xil_defaultlib.design_1_datamover_axi_wrap_0_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling architecture imp of entity util_reduced_logic_v2_0.util_reduced_logic [\util_reduced_logic(c_operation=...]
Compiling architecture design_1_util_reduced_logic_0_0_arch of entity xil_defaultlib.design_1_util_reduced_logic_0_0 [design_1_util_reduced_logic_0_0_...]
Compiling module xil_defaultlib.xlconcat(IN0_WIDTH=8,IN1_WIDTH=2...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=20'b0,CONST...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=2'b0,CONST_...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=32'b0,CONST...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=4'b0,CONST_...
Compiling module xil_defaultlib.design_1_xlconstant_5_0
Compiling module xil_defaultlib.xlslice(DIN_WIDTH=12,DIN_FROM=11...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.xlslice(DIN_FROM=7,DIN_TO=0)
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
