// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_stage0_DW_conv_1_2_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        kernel,
        bias,
        img_1_address0,
        img_1_ce0,
        img_1_we0,
        img_1_d0,
        img_1_q0,
        grp_fu_814_p_din0,
        grp_fu_814_p_din1,
        grp_fu_814_p_dout0,
        grp_fu_814_p_ce,
        grp_fu_818_p_din0,
        grp_fu_818_p_din1,
        grp_fu_818_p_opcode,
        grp_fu_818_p_dout0,
        grp_fu_818_p_ce
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] kernel;
input  [63:0] bias;
output  [19:0] img_1_address0;
output   img_1_ce0;
output   img_1_we0;
output  [31:0] img_1_d0;
input  [31:0] img_1_q0;
output  [31:0] grp_fu_814_p_din0;
output  [31:0] grp_fu_814_p_din1;
input  [31:0] grp_fu_814_p_dout0;
output   grp_fu_814_p_ce;
output  [31:0] grp_fu_818_p_din0;
output  [31:0] grp_fu_818_p_din1;
output  [1:0] grp_fu_818_p_opcode;
input  [31:0] grp_fu_818_p_dout0;
output   grp_fu_818_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg[19:0] img_1_address0;
reg img_1_ce0;
reg img_1_we0;
reg[31:0] img_1_d0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state5;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state12;
wire   [16:0] add_ln38_fu_465_p2;
reg   [16:0] add_ln38_reg_1283;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln41_fu_477_p2;
reg   [0:0] icmp_ln41_reg_1288;
wire   [0:0] icmp_ln38_fu_459_p2;
wire   [6:0] select_ln38_7_fu_653_p3;
reg   [6:0] select_ln38_7_reg_1293;
wire   [0:0] or_ln41_fu_667_p2;
reg   [0:0] or_ln41_reg_1298;
wire  signed [19:0] sext_ln41_fu_727_p1;
reg  signed [19:0] sext_ln41_reg_1303;
wire   [6:0] select_ln41_7_fu_805_p3;
reg   [6:0] select_ln41_7_reg_1308;
wire   [1:0] select_ln45_fu_831_p3;
reg   [1:0] select_ln45_reg_1313;
wire  signed [10:0] select_ln45_2_cast_fu_887_p1;
reg  signed [10:0] select_ln45_2_cast_reg_1318;
wire   [1:0] select_ln45_4_fu_925_p3;
reg   [1:0] select_ln45_4_reg_1323;
wire   [10:0] zext_ln48_fu_933_p1;
reg   [10:0] zext_ln48_reg_1328;
wire   [0:0] tmp_2_fu_959_p3;
reg   [0:0] tmp_2_reg_1333;
wire   [0:0] tobool87_not_fu_967_p2;
reg   [0:0] tobool87_not_reg_1337;
wire   [16:0] add_ln63_fu_977_p2;
reg   [16:0] add_ln63_reg_1341;
wire   [9:0] add_ln56_fu_988_p2;
reg   [9:0] add_ln56_reg_1346;
wire    ap_CS_fsm_state3;
wire   [18:0] add_ln56_1_fu_994_p2;
reg   [18:0] add_ln56_1_reg_1351;
wire   [4:0] add_ln72_fu_1006_p2;
reg   [4:0] add_ln72_reg_1359;
wire   [31:0] in_ch_fu_1022_p2;
reg   [31:0] in_ch_reg_1366;
wire   [0:0] icmp_ln56_fu_1000_p2;
wire   [19:0] p_sum_fu_1039_p2;
reg   [19:0] p_sum_reg_1371;
reg   [19:0] img_1_addr_reg_1376;
wire   [0:0] icmp_ln61_fu_1050_p2;
reg   [0:0] icmp_ln61_reg_1381;
wire   [10:0] add_ln64_1_fu_1061_p2;
reg   [10:0] add_ln64_1_reg_1385;
reg   [63:0] gmem_addr_2_reg_1393;
wire    ap_CS_fsm_state4;
reg   [31:0] gmem_addr_2_read_reg_1399;
wire   [31:0] bitcast_ln71_fu_1171_p1;
wire    ap_CS_fsm_state13;
wire   [31:0] groupIndex_1_fu_1205_p3;
wire    ap_CS_fsm_state14;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_done;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_idle;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_ready;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWVALID;
wire   [63:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWADDR;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWID;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWLEN;
wire   [2:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWSIZE;
wire   [1:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWBURST;
wire   [1:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWLOCK;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWCACHE;
wire   [2:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWPROT;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWQOS;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWREGION;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWUSER;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WVALID;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WDATA;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WSTRB;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WLAST;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WID;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WUSER;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARVALID;
wire   [63:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARADDR;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARID;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARLEN;
wire   [2:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARSIZE;
wire   [1:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARBURST;
wire   [1:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARLOCK;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARCACHE;
wire   [2:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARPROT;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARQOS;
wire   [3:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARREGION;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARUSER;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_RREADY;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_BREADY;
wire   [19:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_address0;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_ce0;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_we0;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_d0;
wire   [0:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_return;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_din0;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_din1;
wire   [1:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_opcode;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_ce;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_din0;
wire   [31:0] grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_din1;
wire    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_ce;
reg   [4:0] out_ch_reg_212;
reg   [31:0] groupIndex_reg_224;
reg   [18:0] phi_mul_reg_236;
reg   [9:0] phi_mul137_reg_247;
reg    grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start_reg;
wire   [63:0] p_sum_cast_fu_1045_p1;
wire  signed [63:0] sext_ln71_fu_1161_p1;
reg   [31:0] biasFlag_fu_144;
wire   [31:0] select_ln41_1_fu_681_p3;
reg   [1:0] kernel_col_fu_148;
wire   [1:0] add_ln48_fu_1072_p2;
reg   [1:0] kernel_row_fu_152;
reg   [3:0] indvar_flatten_fu_156;
wire   [3:0] select_ln45_5_fu_1083_p3;
reg   [6:0] col_fu_160;
reg   [10:0] indvar_flatten49_fu_164;
wire   [10:0] select_ln41_8_fu_1096_p3;
reg   [6:0] row_fu_168;
reg   [16:0] indvar_flatten119_fu_172;
reg   [31:0] grp_fu_271_p0;
reg   [31:0] grp_fu_271_p1;
wire   [13:0] p_shl_fu_335_p3;
wire   [10:0] p_shl1_fu_347_p3;
wire   [14:0] p_shl_cast_fu_343_p1;
wire   [14:0] p_shl1_cast_fu_355_p1;
wire   [7:0] tmp_1_fu_365_p3;
wire   [14:0] empty_fu_359_p2;
wire   [14:0] zext_ln41_1_fu_377_p1;
wire   [1:0] tmp_fu_399_p2;
wire  signed [8:0] tmp_cast_fu_405_p1;
wire   [8:0] zext_ln41_fu_373_p1;
wire   [3:0] p_shl4_fu_415_p3;
wire   [4:0] p_shl4_cast_fu_423_p1;
wire   [4:0] zext_ln45_fu_395_p1;
wire   [8:0] empty_149_fu_409_p2;
wire   [13:0] p_shl3_fu_441_p3;
wire   [16:0] p_shl2_fu_433_p3;
wire  signed [16:0] p_shl3_cast_fu_449_p1;
wire   [6:0] add_ln38_1_fu_491_p2;
wire   [13:0] p_shl_mid1_fu_497_p3;
wire   [10:0] p_shl1_mid1_fu_509_p3;
wire   [14:0] p_shl_cast_mid1_fu_505_p1;
wire   [14:0] p_shl1_cast_mid1_fu_517_p1;
wire   [14:0] p_mid165_fu_521_p2;
wire   [7:0] p_mid_fu_535_p3;
wire   [7:0] select_ln38_2_fu_547_p3;
wire   [7:0] shl_ln_fu_381_p3;
wire   [14:0] tmp2_fu_389_p2;
wire   [8:0] zext_ln41_2_fu_543_p1;
wire   [8:0] p_mid191_fu_575_p2;
wire   [13:0] p_shl3_mid_fu_597_p3;
wire   [16:0] p_shl2_mid_fu_589_p3;
wire  signed [16:0] p_shl3_cast_mid1109_fu_605_p1;
wire   [16:0] p_mid1111_fu_609_p2;
wire   [16:0] empty_151_fu_453_p2;
wire   [0:0] icmp_ln48_fu_629_p2;
wire   [0:0] xor_ln38_fu_623_p2;
wire   [0:0] icmp_ln45_fu_641_p2;
wire   [6:0] select_ln38_fu_483_p3;
wire   [0:0] and_ln38_1_fu_647_p2;
wire   [6:0] add_ln41_fu_661_p2;
wire   [7:0] shl_ln52_mid1_fu_693_p3;
wire   [7:0] select_ln38_3_fu_559_p3;
wire   [7:0] select_ln41_2_fu_701_p3;
wire   [14:0] select_ln38_1_fu_527_p3;
wire   [14:0] zext_ln41_3_fu_689_p1;
wire   [14:0] tmp2_mid1_fu_713_p2;
wire   [14:0] select_ln38_4_fu_567_p3;
wire   [14:0] select_ln41_3_fu_719_p3;
wire   [8:0] zext_ln41_4_fu_555_p1;
wire   [8:0] p_mid125_fu_731_p2;
wire   [8:0] select_ln38_5_fu_581_p3;
wire   [4:0] empty_150_fu_427_p2;
wire   [13:0] p_shl3_mid2_fu_761_p3;
wire   [16:0] p_shl2_mid2_fu_753_p3;
wire  signed [16:0] p_shl3_cast_mid143_fu_769_p1;
wire   [16:0] p_mid145_fu_773_p2;
wire   [16:0] select_ln38_6_fu_615_p3;
wire   [0:0] xor_ln41_fu_787_p2;
wire   [0:0] and_ln38_fu_635_p2;
wire   [0:0] or_ln41_1_fu_793_p2;
wire  signed [1:0] select_ln41_fu_673_p3;
wire   [0:0] and_ln41_fu_799_p2;
wire   [0:0] or_ln45_fu_819_p2;
wire   [0:0] or_ln45_1_fu_825_p2;
wire   [1:0] add_ln45_fu_813_p2;
wire  signed [8:0] tmp_cast_mid1_fu_843_p1;
wire   [8:0] p_mid1_fu_847_p2;
wire   [8:0] select_ln41_4_fu_737_p3;
wire   [3:0] p_shl4_mid1_fu_861_p3;
wire   [4:0] p_shl4_cast_mid1_fu_869_p1;
wire   [4:0] zext_ln45_1_fu_839_p1;
wire   [4:0] p_mid14_fu_873_p2;
wire   [4:0] select_ln41_5_fu_745_p3;
wire   [4:0] select_ln45_2_fu_879_p3;
wire   [13:0] p_shl3_mid1_fu_899_p3;
wire   [16:0] p_shl2_mid1_fu_891_p3;
wire  signed [16:0] p_shl3_cast_mid1_fu_907_p1;
wire   [16:0] p_mid16_fu_911_p2;
wire   [16:0] select_ln41_6_fu_779_p3;
wire   [1:0] add_ln53_1_fu_937_p2;
wire  signed [8:0] sext_ln53_fu_943_p1;
wire   [8:0] select_ln41_2_cast_fu_709_p1;
wire  signed [8:0] add_ln53_fu_947_p2;
wire   [8:0] select_ln45_1_fu_853_p3;
wire   [8:0] or_ln53_fu_953_p2;
wire  signed [16:0] sext_ln56_fu_973_p1;
wire   [16:0] select_ln45_3_fu_917_p3;
wire   [31:0] shl_ln61_fu_1016_p2;
wire   [19:0] zext_ln61_fu_1012_p1;
wire   [19:0] tmp3_fu_1033_p2;
wire   [10:0] p_cast15_fu_1029_p1;
wire   [10:0] add_ln64_fu_1056_p2;
wire   [3:0] add_ln45_1_fu_1077_p2;
wire   [10:0] add_ln41_1_fu_1090_p2;
wire   [6:0] shl_ln4_fu_1134_p3;
wire   [63:0] zext_ln71_fu_1142_p1;
wire   [63:0] add_ln71_fu_1146_p2;
wire   [61:0] trunc_ln5_fu_1151_p4;
wire   [0:0] icmp_ln72_1_fu_1175_p2;
wire   [4:0] add_ln72_1_fu_1180_p2;
wire   [4:0] select_ln72_fu_1186_p3;
wire   [0:0] icmp_ln72_fu_1193_p2;
wire   [31:0] add_ln73_fu_1199_p2;
reg    grp_fu_271_ce;
reg    grp_fu_1419_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start_reg = 1'b0;
end

kernel_stage0_DW_conv_1_2_1_Pipeline_In_Channel grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start),
    .ap_done(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_done),
    .ap_idle(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_idle),
    .ap_ready(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_ready),
    .sext_ln61(in_ch_reg_1366),
    .p_sum_cast(p_sum_reg_1371),
    .sext_ln63(add_ln63_reg_1341),
    .sext_ln64(add_ln64_1_reg_1385),
    .kernel(kernel),
    .m_axi_gmem_AWVALID(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .img_1_address0(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_address0),
    .img_1_ce0(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_ce0),
    .img_1_we0(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_we0),
    .img_1_d0(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_d0),
    .img_1_q0(img_1_q0),
    .ap_return(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_return),
    .grp_fu_271_p_din0(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_din0),
    .grp_fu_271_p_din1(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_din1),
    .grp_fu_271_p_opcode(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_opcode),
    .grp_fu_271_p_dout0(grp_fu_818_p_dout0),
    .grp_fu_271_p_ce(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_ce),
    .grp_fu_1419_p_din0(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_din0),
    .grp_fu_1419_p_din1(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_din1),
    .grp_fu_1419_p_dout0(grp_fu_814_p_dout0),
    .grp_fu_1419_p_ce(grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0))) begin
            grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_ready == 1'b1)) begin
            grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        biasFlag_fu_144 <= 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_2_fu_959_p3 == 1'd1) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        biasFlag_fu_144 <= select_ln41_1_fu_681_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln56_fu_1000_p2 == 1'd1) & (tmp_2_reg_1333 == 1'd0))) begin
        biasFlag_fu_144 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_fu_160 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        col_fu_160 <= select_ln41_7_reg_1308;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_2_fu_959_p3 == 1'd0) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        groupIndex_reg_224 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        groupIndex_reg_224 <= groupIndex_1_fu_1205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten119_fu_172 <= 17'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        indvar_flatten119_fu_172 <= add_ln38_reg_1283;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten49_fu_164 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        indvar_flatten49_fu_164 <= select_ln41_8_fu_1096_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_fu_156 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        indvar_flatten_fu_156 <= select_ln45_5_fu_1083_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_col_fu_148 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        kernel_col_fu_148 <= add_ln48_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kernel_row_fu_152 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        kernel_row_fu_152 <= select_ln45_4_reg_1323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_2_fu_959_p3 == 1'd0) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        out_ch_reg_212 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_ch_reg_212 <= add_ln72_reg_1359;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_2_fu_959_p3 == 1'd0) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        phi_mul137_reg_247 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        phi_mul137_reg_247 <= add_ln56_reg_1346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_2_fu_959_p3 == 1'd0) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        phi_mul_reg_236 <= 19'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        phi_mul_reg_236 <= add_ln56_1_reg_1351;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_fu_168 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
        row_fu_168 <= select_ln38_7_reg_1293;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln38_reg_1283 <= add_ln38_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_2_reg_1333 == 1'd0))) begin
        add_ln56_1_reg_1351 <= add_ln56_1_fu_994_p2;
        add_ln56_reg_1346 <= add_ln56_fu_988_p2;
        add_ln72_reg_1359 <= add_ln72_fu_1006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_2_fu_959_p3 == 1'd0) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        add_ln63_reg_1341 <= add_ln63_fu_977_p2;
        tobool87_not_reg_1337 <= tobool87_not_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0))) begin
        add_ln64_1_reg_1385 <= add_ln64_1_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gmem_addr_2_read_reg_1399 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tobool87_not_reg_1337 == 1'd0))) begin
        gmem_addr_2_reg_1393 <= sext_ln71_fu_1161_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln38_fu_459_p2 == 1'd0))) begin
        icmp_ln41_reg_1288 <= icmp_ln41_fu_477_p2;
        or_ln41_reg_1298 <= or_ln41_fu_667_p2;
        select_ln38_7_reg_1293 <= select_ln38_7_fu_653_p3;
        select_ln41_7_reg_1308 <= select_ln41_7_fu_805_p3;
        select_ln45_2_cast_reg_1318 <= select_ln45_2_cast_fu_887_p1;
        select_ln45_4_reg_1323 <= select_ln45_4_fu_925_p3;
        select_ln45_reg_1313 <= select_ln45_fu_831_p3;
        sext_ln41_reg_1303 <= sext_ln41_fu_727_p1;
        tmp_2_reg_1333 <= or_ln53_fu_953_p2[32'd8];
        zext_ln48_reg_1328[1 : 0] <= zext_ln48_fu_933_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0))) begin
        icmp_ln61_reg_1381 <= icmp_ln61_fu_1050_p2;
        img_1_addr_reg_1376 <= p_sum_cast_fu_1045_p1;
        in_ch_reg_1366 <= in_ch_fu_1022_p2;
        p_sum_reg_1371 <= p_sum_fu_1039_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln38_fu_459_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln38_fu_459_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_1419_ce = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_ce;
    end else begin
        grp_fu_1419_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_271_ce = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_ce;
    end else begin
        grp_fu_271_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_271_p0 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_271_p0 = img_1_q0;
    end else begin
        grp_fu_271_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_271_p1 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_271_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_271_p1 = bitcast_ln71_fu_1171_p1;
    end else begin
        grp_fu_271_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_1_address0 = img_1_addr_reg_1376;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1))) begin
        img_1_address0 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_address0;
    end else begin
        img_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        img_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1))) begin
        img_1_ce0 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_ce0;
    end else begin
        img_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        img_1_d0 = grp_fu_818_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1))) begin
        img_1_d0 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_d0;
    end else begin
        img_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (tobool87_not_reg_1337 == 1'd0))) begin
        img_1_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1))) begin
        img_1_we0 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_img_1_we0;
    end else begin
        img_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARADDR = gmem_addr_2_reg_1393;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARADDR = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARBURST = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARCACHE = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARID = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARLEN = 32'd1;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARLEN = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARLOCK = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARPROT = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARQOS = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARREGION = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARSIZE = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARUSER = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_ARVALID = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_reg_1381 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln61_fu_1050_p2 == 1'd1) & (icmp_ln56_fu_1000_p2 == 1'd0) & (tmp_2_reg_1333 == 1'd0)))) begin
        m_axi_gmem_RREADY = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln38_fu_459_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln56_fu_1000_p2 == 1'd1) | (tmp_2_reg_1333 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4) & (tobool87_not_reg_1337 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4) & (tobool87_not_reg_1337 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_1_fu_491_p2 = (row_fu_168 + 7'd1);

assign add_ln38_fu_465_p2 = (indvar_flatten119_fu_172 + 17'd1);

assign add_ln41_1_fu_1090_p2 = (indvar_flatten49_fu_164 + 11'd1);

assign add_ln41_fu_661_p2 = (select_ln38_fu_483_p3 + 7'd1);

assign add_ln45_1_fu_1077_p2 = (indvar_flatten_fu_156 + 4'd1);

assign add_ln45_fu_813_p2 = ($signed(select_ln41_fu_673_p3) + $signed(2'd1));

assign add_ln48_fu_1072_p2 = (select_ln45_reg_1313 + 2'd1);

assign add_ln53_1_fu_937_p2 = ($signed(select_ln45_fu_831_p3) + $signed(2'd3));

assign add_ln53_fu_947_p2 = ($signed(sext_ln53_fu_943_p1) + $signed(select_ln41_2_cast_fu_709_p1));

assign add_ln56_1_fu_994_p2 = (phi_mul_reg_236 + 19'd12544);

assign add_ln56_fu_988_p2 = (phi_mul137_reg_247 + 10'd27);

assign add_ln63_fu_977_p2 = ($signed(sext_ln56_fu_973_p1) + $signed(select_ln45_3_fu_917_p3));

assign add_ln64_1_fu_1061_p2 = (add_ln64_fu_1056_p2 + zext_ln48_reg_1328);

assign add_ln64_fu_1056_p2 = ($signed(select_ln45_2_cast_reg_1318) + $signed(p_cast15_fu_1029_p1));

assign add_ln71_fu_1146_p2 = (zext_ln71_fu_1142_p1 + bias);

assign add_ln72_1_fu_1180_p2 = (out_ch_reg_212 + 5'd9);

assign add_ln72_fu_1006_p2 = (out_ch_reg_212 + 5'd1);

assign add_ln73_fu_1199_p2 = (groupIndex_reg_224 + 32'd1);

assign and_ln38_1_fu_647_p2 = (xor_ln38_fu_623_p2 & icmp_ln45_fu_641_p2);

assign and_ln38_fu_635_p2 = (xor_ln38_fu_623_p2 & icmp_ln48_fu_629_p2);

assign and_ln41_fu_799_p2 = (or_ln41_1_fu_793_p2 & and_ln38_fu_635_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_done == 1'b0) & (icmp_ln61_reg_1381 == 1'd1));
end

assign bitcast_ln71_fu_1171_p1 = gmem_addr_2_read_reg_1399;

assign empty_149_fu_409_p2 = ($signed(tmp_cast_fu_405_p1) + $signed(zext_ln41_fu_373_p1));

assign empty_150_fu_427_p2 = (p_shl4_cast_fu_423_p1 - zext_ln45_fu_395_p1);

assign empty_151_fu_453_p2 = ($signed(p_shl2_fu_433_p3) - $signed(p_shl3_cast_fu_449_p1));

assign empty_fu_359_p2 = (p_shl_cast_fu_343_p1 - p_shl1_cast_fu_355_p1);

assign groupIndex_1_fu_1205_p3 = ((icmp_ln72_fu_1193_p2[0:0] == 1'b1) ? add_ln73_fu_1199_p2 : groupIndex_reg_224);

assign grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_ap_start_reg;

assign grp_fu_814_p_ce = grp_fu_1419_ce;

assign grp_fu_814_p_din0 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_din0;

assign grp_fu_814_p_din1 = grp_DW_conv_1_2_1_Pipeline_In_Channel_fu_258_grp_fu_1419_p_din1;

assign grp_fu_818_p_ce = grp_fu_271_ce;

assign grp_fu_818_p_din0 = grp_fu_271_p0;

assign grp_fu_818_p_din1 = grp_fu_271_p1;

assign grp_fu_818_p_opcode = 2'd0;

assign icmp_ln38_fu_459_p2 = ((indvar_flatten119_fu_172 == 17'd112896) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_477_p2 = ((indvar_flatten49_fu_164 == 11'd1008) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_641_p2 = ((indvar_flatten_fu_156 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_629_p2 = ((kernel_col_fu_148 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1000_p2 = ((out_ch_reg_212 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_1050_p2 = (($signed(in_ch_fu_1022_p2) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign icmp_ln72_1_fu_1175_p2 = ((add_ln72_reg_1359 < 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_1193_p2 = ((select_ln72_fu_1186_p3 == 5'd0) ? 1'b1 : 1'b0);

assign in_ch_fu_1022_p2 = (shl_ln61_fu_1016_p2 - groupIndex_reg_224);

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln41_1_fu_793_p2 = (xor_ln41_fu_787_p2 | icmp_ln41_fu_477_p2);

assign or_ln41_fu_667_p2 = (icmp_ln41_fu_477_p2 | and_ln38_1_fu_647_p2);

assign or_ln45_1_fu_825_p2 = (or_ln45_fu_819_p2 | icmp_ln41_fu_477_p2);

assign or_ln45_fu_819_p2 = (and_ln41_fu_799_p2 | and_ln38_1_fu_647_p2);

assign or_ln53_fu_953_p2 = (select_ln45_1_fu_853_p3 | add_ln53_fu_947_p2);

assign p_cast15_fu_1029_p1 = phi_mul137_reg_247;

assign p_mid1111_fu_609_p2 = ($signed(p_shl2_mid_fu_589_p3) - $signed(p_shl3_cast_mid1109_fu_605_p1));

assign p_mid125_fu_731_p2 = ($signed(zext_ln41_4_fu_555_p1) + $signed(9'd511));

assign p_mid145_fu_773_p2 = ($signed(p_shl2_mid2_fu_753_p3) - $signed(p_shl3_cast_mid143_fu_769_p1));

assign p_mid14_fu_873_p2 = (p_shl4_cast_mid1_fu_869_p1 - zext_ln45_1_fu_839_p1);

assign p_mid165_fu_521_p2 = (p_shl_cast_mid1_fu_505_p1 - p_shl1_cast_mid1_fu_517_p1);

assign p_mid16_fu_911_p2 = ($signed(p_shl2_mid1_fu_891_p3) - $signed(p_shl3_cast_mid1_fu_907_p1));

assign p_mid191_fu_575_p2 = ($signed(zext_ln41_2_fu_543_p1) + $signed(9'd511));

assign p_mid1_fu_847_p2 = ($signed(tmp_cast_mid1_fu_843_p1) + $signed(zext_ln41_4_fu_555_p1));

assign p_mid_fu_535_p3 = {{add_ln38_1_fu_491_p2}, {1'd0}};

assign p_shl1_cast_fu_355_p1 = p_shl1_fu_347_p3;

assign p_shl1_cast_mid1_fu_517_p1 = p_shl1_mid1_fu_509_p3;

assign p_shl1_fu_347_p3 = {{row_fu_168}, {4'd0}};

assign p_shl1_mid1_fu_509_p3 = {{add_ln38_1_fu_491_p2}, {4'd0}};

assign p_shl2_fu_433_p3 = {{empty_149_fu_409_p2}, {8'd0}};

assign p_shl2_mid1_fu_891_p3 = {{p_mid1_fu_847_p2}, {8'd0}};

assign p_shl2_mid2_fu_753_p3 = {{p_mid125_fu_731_p2}, {8'd0}};

assign p_shl2_mid_fu_589_p3 = {{p_mid191_fu_575_p2}, {8'd0}};

assign p_shl3_cast_fu_449_p1 = $signed(p_shl3_fu_441_p3);

assign p_shl3_cast_mid1109_fu_605_p1 = $signed(p_shl3_mid_fu_597_p3);

assign p_shl3_cast_mid143_fu_769_p1 = $signed(p_shl3_mid2_fu_761_p3);

assign p_shl3_cast_mid1_fu_907_p1 = $signed(p_shl3_mid1_fu_899_p3);

assign p_shl3_fu_441_p3 = {{empty_149_fu_409_p2}, {5'd0}};

assign p_shl3_mid1_fu_899_p3 = {{p_mid1_fu_847_p2}, {5'd0}};

assign p_shl3_mid2_fu_761_p3 = {{p_mid125_fu_731_p2}, {5'd0}};

assign p_shl3_mid_fu_597_p3 = {{p_mid191_fu_575_p2}, {5'd0}};

assign p_shl4_cast_fu_423_p1 = p_shl4_fu_415_p3;

assign p_shl4_cast_mid1_fu_869_p1 = p_shl4_mid1_fu_861_p3;

assign p_shl4_fu_415_p3 = {{kernel_row_fu_152}, {2'd0}};

assign p_shl4_mid1_fu_861_p3 = {{add_ln45_fu_813_p2}, {2'd0}};

assign p_shl_cast_fu_343_p1 = p_shl_fu_335_p3;

assign p_shl_cast_mid1_fu_505_p1 = p_shl_mid1_fu_497_p3;

assign p_shl_fu_335_p3 = {{row_fu_168}, {7'd0}};

assign p_shl_mid1_fu_497_p3 = {{add_ln38_1_fu_491_p2}, {7'd0}};

assign p_sum_cast_fu_1045_p1 = p_sum_fu_1039_p2;

assign p_sum_fu_1039_p2 = ($signed(tmp3_fu_1033_p2) + $signed(sext_ln41_reg_1303));

assign select_ln38_1_fu_527_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? p_mid165_fu_521_p2 : empty_fu_359_p2);

assign select_ln38_2_fu_547_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? p_mid_fu_535_p3 : tmp_1_fu_365_p3);

assign select_ln38_3_fu_559_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? 8'd0 : shl_ln_fu_381_p3);

assign select_ln38_4_fu_567_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? p_mid165_fu_521_p2 : tmp2_fu_389_p2);

assign select_ln38_5_fu_581_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? p_mid191_fu_575_p2 : empty_149_fu_409_p2);

assign select_ln38_6_fu_615_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? p_mid1111_fu_609_p2 : empty_151_fu_453_p2);

assign select_ln38_7_fu_653_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? add_ln38_1_fu_491_p2 : row_fu_168);

assign select_ln38_fu_483_p3 = ((icmp_ln41_fu_477_p2[0:0] == 1'b1) ? 7'd0 : col_fu_160);

assign select_ln41_1_fu_681_p3 = ((or_ln41_fu_667_p2[0:0] == 1'b1) ? 32'd1 : biasFlag_fu_144);

assign select_ln41_2_cast_fu_709_p1 = select_ln41_2_fu_701_p3;

assign select_ln41_2_fu_701_p3 = ((and_ln38_1_fu_647_p2[0:0] == 1'b1) ? shl_ln52_mid1_fu_693_p3 : select_ln38_3_fu_559_p3);

assign select_ln41_3_fu_719_p3 = ((and_ln38_1_fu_647_p2[0:0] == 1'b1) ? tmp2_mid1_fu_713_p2 : select_ln38_4_fu_567_p3);

assign select_ln41_4_fu_737_p3 = ((and_ln38_1_fu_647_p2[0:0] == 1'b1) ? p_mid125_fu_731_p2 : select_ln38_5_fu_581_p3);

assign select_ln41_5_fu_745_p3 = ((or_ln41_fu_667_p2[0:0] == 1'b1) ? 5'd0 : empty_150_fu_427_p2);

assign select_ln41_6_fu_779_p3 = ((and_ln38_1_fu_647_p2[0:0] == 1'b1) ? p_mid145_fu_773_p2 : select_ln38_6_fu_615_p3);

assign select_ln41_7_fu_805_p3 = ((and_ln38_1_fu_647_p2[0:0] == 1'b1) ? add_ln41_fu_661_p2 : select_ln38_fu_483_p3);

assign select_ln41_8_fu_1096_p3 = ((icmp_ln41_reg_1288[0:0] == 1'b1) ? 11'd1 : add_ln41_1_fu_1090_p2);

assign select_ln41_fu_673_p3 = ((or_ln41_fu_667_p2[0:0] == 1'b1) ? 2'd0 : kernel_row_fu_152);

assign select_ln45_1_fu_853_p3 = ((and_ln41_fu_799_p2[0:0] == 1'b1) ? p_mid1_fu_847_p2 : select_ln41_4_fu_737_p3);

assign select_ln45_2_cast_fu_887_p1 = $signed(select_ln45_2_fu_879_p3);

assign select_ln45_2_fu_879_p3 = ((and_ln41_fu_799_p2[0:0] == 1'b1) ? p_mid14_fu_873_p2 : select_ln41_5_fu_745_p3);

assign select_ln45_3_fu_917_p3 = ((and_ln41_fu_799_p2[0:0] == 1'b1) ? p_mid16_fu_911_p2 : select_ln41_6_fu_779_p3);

assign select_ln45_4_fu_925_p3 = ((and_ln41_fu_799_p2[0:0] == 1'b1) ? add_ln45_fu_813_p2 : select_ln41_fu_673_p3);

assign select_ln45_5_fu_1083_p3 = ((or_ln41_reg_1298[0:0] == 1'b1) ? 4'd1 : add_ln45_1_fu_1077_p2);

assign select_ln45_fu_831_p3 = ((or_ln45_1_fu_825_p2[0:0] == 1'b1) ? 2'd0 : kernel_col_fu_148);

assign select_ln72_fu_1186_p3 = ((icmp_ln72_1_fu_1175_p2[0:0] == 1'b1) ? add_ln72_reg_1359 : add_ln72_1_fu_1180_p2);

assign sext_ln41_fu_727_p1 = $signed(select_ln41_3_fu_719_p3);

assign sext_ln53_fu_943_p1 = $signed(add_ln53_1_fu_937_p2);

assign sext_ln56_fu_973_p1 = add_ln53_fu_947_p2;

assign sext_ln71_fu_1161_p1 = $signed(trunc_ln5_fu_1151_p4);

assign shl_ln4_fu_1134_p3 = {{out_ch_reg_212}, {2'd0}};

assign shl_ln52_mid1_fu_693_p3 = {{add_ln41_fu_661_p2}, {1'd0}};

assign shl_ln61_fu_1016_p2 = groupIndex_reg_224 << 32'd2;

assign shl_ln_fu_381_p3 = {{col_fu_160}, {1'd0}};

assign tmp2_fu_389_p2 = (empty_fu_359_p2 + zext_ln41_1_fu_377_p1);

assign tmp2_mid1_fu_713_p2 = (select_ln38_1_fu_527_p3 + zext_ln41_3_fu_689_p1);

assign tmp3_fu_1033_p2 = (zext_ln61_fu_1012_p1 + 20'd301056);

assign tmp_1_fu_365_p3 = {{row_fu_168}, {1'd0}};

assign tmp_2_fu_959_p3 = or_ln53_fu_953_p2[32'd8];

assign tmp_cast_fu_405_p1 = $signed(tmp_fu_399_p2);

assign tmp_cast_mid1_fu_843_p1 = select_ln41_fu_673_p3;

assign tmp_fu_399_p2 = ($signed(kernel_row_fu_152) + $signed(2'd3));

assign tobool87_not_fu_967_p2 = ((select_ln41_1_fu_681_p3 == 32'd0) ? 1'b1 : 1'b0);

assign trunc_ln5_fu_1151_p4 = {{add_ln71_fu_1146_p2[63:2]}};

assign xor_ln38_fu_623_p2 = (icmp_ln41_fu_477_p2 ^ 1'd1);

assign xor_ln41_fu_787_p2 = (icmp_ln45_fu_641_p2 ^ 1'd1);

assign zext_ln41_1_fu_377_p1 = col_fu_160;

assign zext_ln41_2_fu_543_p1 = p_mid_fu_535_p3;

assign zext_ln41_3_fu_689_p1 = add_ln41_fu_661_p2;

assign zext_ln41_4_fu_555_p1 = select_ln38_2_fu_547_p3;

assign zext_ln41_fu_373_p1 = tmp_1_fu_365_p3;

assign zext_ln45_1_fu_839_p1 = add_ln45_fu_813_p2;

assign zext_ln45_fu_395_p1 = kernel_row_fu_152;

assign zext_ln48_fu_933_p1 = select_ln45_fu_831_p3;

assign zext_ln61_fu_1012_p1 = phi_mul_reg_236;

assign zext_ln71_fu_1142_p1 = shl_ln4_fu_1134_p3;

always @ (posedge ap_clk) begin
    zext_ln48_reg_1328[10:2] <= 9'b000000000;
end

endmodule //kernel_stage0_DW_conv_1_2_1
