

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:02:31 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_4 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                            |     -|  0.00|       91|  910.000|         -|       92|     -|        no|  4 (~0%)|  568 (22%)|  12267 (2%)|  36684 (13%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_73_5  |     -|  0.15|        4|   40.000|         -|        4|     -|        no|        -|   120 (4%)|   512 (~0%)|    6061 (2%)|    -|
    |  o VITIS_LOOP_73_5               |     -|  7.30|        2|   20.000|         2|        1|     2|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d2.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d2.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d2.cpp:130:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d2.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d2.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d2.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d2.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d2.cpp:130:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d2.cpp:130:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 568 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln51     | mul | auto   | 0       |
|   add_ln63_fu_1793_p2            | -   |        | add_ln63     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U254      | 4   |        | mul_ln63     | mul | auto   | 0       |
|   add_ln65_fu_1808_p2            | -   |        | add_ln65     | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U268      | 4   |        | mul_ln65     | mul | auto   | 0       |
|   add_ln63_1_fu_1049_p2          | -   |        | add_ln63_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U255      | 4   |        | mul_ln63_1   | mul | auto   | 0       |
|   add_ln65_1_fu_1059_p2          | -   |        | add_ln65_1   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U268      | 4   |        | mul_ln65_1   | mul | auto   | 0       |
|   add_ln63_2_fu_1096_p2          | -   |        | add_ln63_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U256      | 4   |        | mul_ln63_2   | mul | auto   | 0       |
|   add_ln65_2_fu_1106_p2          | -   |        | add_ln65_2   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U269      | 4   |        | mul_ln65_2   | mul | auto   | 0       |
|   add_ln63_3_fu_1146_p2          | -   |        | add_ln63_3   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U257      | 4   |        | mul_ln63_3   | mul | auto   | 0       |
|   add_ln65_3_fu_1156_p2          | -   |        | add_ln65_3   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U270      | 4   |        | mul_ln65_3   | mul | auto   | 0       |
|   add_ln63_4_fu_1190_p2          | -   |        | add_ln63_4   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U254      | 4   |        | mul_ln63_4   | mul | auto   | 0       |
|   add_ln65_4_fu_1205_p2          | -   |        | add_ln65_4   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U271      | 4   |        | mul_ln65_4   | mul | auto   | 0       |
|   add_ln63_5_fu_1237_p2          | -   |        | add_ln63_5   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U258      | 4   |        | mul_ln63_5   | mul | auto   | 0       |
|   add_ln65_5_fu_1247_p2          | -   |        | add_ln65_5   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U272      | 4   |        | mul_ln65_5   | mul | auto   | 0       |
|   add_ln63_6_fu_1278_p2          | -   |        | add_ln63_6   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U259      | 4   |        | mul_ln63_6   | mul | auto   | 0       |
|   add_ln65_6_fu_1288_p2          | -   |        | add_ln65_6   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U269      | 4   |        | mul_ln65_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln51_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln63_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln63_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln59     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln63_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln59_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln63_10  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U161      | 4   |        | mul_ln59_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln63_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln59_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln63_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln59_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln63_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln51_2   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U162      | 4   |        | mul_ln59_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln63_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln63_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln63_16  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U163      | 4   |        | mul_ln59_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln63_17  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U164      | 4   |        | mul_ln59_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln63_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln59_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln63_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln59_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln63_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln51_3   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U165      | 4   |        | mul_ln59_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln63_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln63_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln63_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln63_24  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U166      | 4   |        | mul_ln59_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln63_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln59_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln63_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln59_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln63_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln51_4   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U167      | 4   |        | mul_ln59_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln63_28  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln63_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln63_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln63_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln63_32  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U168      | 4   |        | mul_ln59_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln63_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln59_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln63_34  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln51_5   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U169      | 4   |        | mul_ln59_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln63_35  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln63_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln63_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln63_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln63_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln63_40  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U170      | 4   |        | mul_ln59_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln63_41  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U171      | 4   |        | mul_ln59_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln63_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln63_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln63_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln63_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln63_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln63_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln63_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln63_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln63_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln63_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207      | 4   |        | mul_ln63_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208      | 4   |        | mul_ln63_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209      | 4   |        | mul_ln63_54  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210      | 4   |        | mul_ln63_55  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln59_20  | mul | auto   | 0       |
|   add_ln63_7_fu_1429_p2          | -   |        | add_ln63_7   | add | fabric | 0       |
|   add_ln63_8_fu_1435_p2          | -   |        | add_ln63_8   | add | fabric | 0       |
|   add_ln63_11_fu_1447_p2         | -   |        | add_ln63_11  | add | fabric | 0       |
|   arr_fu_1921_p2                 | -   |        | arr          | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U211      | 4   |        | mul_ln63_56  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U172      | 4   |        | factor1112   | mul | auto   | 0       |
|   add_ln63_15_fu_1928_p2         | -   |        | add_ln63_15  | add | fabric | 0       |
|   add_ln63_16_fu_1467_p2         | -   |        | add_ln63_16  | add | fabric | 0       |
|   add_ln63_17_fu_1933_p2         | -   |        | add_ln63_17  | add | fabric | 0       |
|   add_ln63_19_fu_1473_p2         | -   |        | add_ln63_19  | add | fabric | 0       |
|   add_ln63_20_fu_1479_p2         | -   |        | add_ln63_20  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U212      | 4   |        | mul_ln63_57  | mul | auto   | 0       |
|   tmp9_fu_1485_p2                | -   |        | tmp9         | add | fabric | 0       |
|   add_ln63_24_fu_1960_p2         | -   |        | add_ln63_24  | add | fabric | 0       |
|   add_ln63_25_fu_1499_p2         | -   |        | add_ln63_25  | add | fabric | 0       |
|   add_ln63_26_fu_1966_p2         | -   |        | add_ln63_26  | add | fabric | 0       |
|   add_ln63_28_fu_1505_p2         | -   |        | add_ln63_28  | add | fabric | 0       |
|   add_ln63_29_fu_1511_p2         | -   |        | add_ln63_29  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln63_58  | mul | auto   | 0       |
|   add_ln63_33_fu_1994_p2         | -   |        | add_ln63_33  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln63_59  | mul | auto   | 0       |
|   tmp59_fu_1555_p2               | -   |        | tmp59        | add | fabric | 0       |
|   add_ln63_42_fu_2036_p2         | -   |        | add_ln63_42  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln63_60  | mul | auto   | 0       |
|   add_ln63_51_fu_2078_p2         | -   |        | add_ln63_51  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln63_61  | mul | auto   | 0       |
|   tmp80_fu_1631_p2               | -   |        | tmp80        | add | fabric | 0       |
|   add_ln63_60_fu_2127_p2         | -   |        | add_ln63_60  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U213      | 4   |        | mul_ln51_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214      | 4   |        | mul_ln51_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215      | 4   |        | mul_ln65_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216      | 4   |        | mul_ln65_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln65_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217      | 4   |        | mul_ln65_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218      | 4   |        | mul_ln51_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219      | 4   |        | mul_ln51_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220      | 4   |        | mul_ln51_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221      | 4   |        | mul_ln51_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222      | 4   |        | mul_ln51_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223      | 4   |        | mul_ln51_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224      | 4   |        | mul_ln51_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225      | 4   |        | mul_ln65_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226      | 4   |        | mul_ln65_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln65_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln65_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U227      | 4   |        | mul_ln65_15  | mul | auto   | 0       |
|   add_ln51_fu_2244_p2            | -   |        | add_ln51     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U260      | 4   |        | mul_ln51_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln95_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln95_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln95_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln95_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln95_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln96_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln96_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln96_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln96_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln96_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln96_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln96_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln97_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln97_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln97_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln97_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln97_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln97_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln97_7   | mul | auto   | 0       |
|   grp_fu_861_p2                  | -   |        | add_ln97     | add | fabric | 0       |
|   add_ln97_1_fu_3844_p2          | -   |        | add_ln97_1   | add | fabric | 0       |
|   add_ln97_2_fu_3858_p2          | -   |        | add_ln97_2   | add | fabric | 0       |
|   add_ln97_3_fu_3864_p2          | -   |        | add_ln97_3   | add | fabric | 0       |
|   add_ln97_4_fu_3870_p2          | -   |        | add_ln97_4   | add | fabric | 0       |
|   add_ln97_5_fu_3884_p2          | -   |        | add_ln97_5   | add | fabric | 0       |
|   add_ln97_8_fu_3890_p2          | -   |        | add_ln97_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln98_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln98_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln98_5   | mul | auto   | 0       |
|   add_ln98_5_fu_3938_p2          | -   |        | add_ln98_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207      | 4   |        | mul_ln99_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208      | 4   |        | mul_ln99_3   | mul | auto   | 0       |
|   add_ln99_fu_3950_p2            | -   |        | add_ln99     | add | fabric | 0       |
|   add_ln99_1_fu_3956_p2          | -   |        | add_ln99_1   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U173      | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174      | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   add_ln100_fu_3203_p2           | -   |        | add_ln100    | add | fabric | 0       |
|   arr_10_fu_3990_p2              | -   |        | arr_10       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U228      | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229      | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230      | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U231      | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U232      | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   add_ln51_1_fu_2269_p2          | -   |        | add_ln51_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U261      | 4   |        | mul_ln51_16  | mul | auto   | 0       |
|   add_ln101_fu_2280_p2           | -   |        | add_ln101    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U246      | 4   |        | mul_ln101_5  | mul | auto   | 0       |
|   add_ln101_1_fu_2292_p2         | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_6_fu_2322_p2         | -   |        | add_ln101_6  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U247      | 4   |        | mul_ln101_6  | mul | auto   | 0       |
|   add_ln101_7_fu_2335_p2         | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_8_fu_2349_p2         | -   |        | add_ln101_8  | add | fabric | 0       |
|   add_ln101_9_fu_2359_p2         | -   |        | add_ln101_9  | add | fabric | 0       |
|   add_ln101_11_fu_2365_p2        | -   |        | add_ln101_11 | add | fabric | 0       |
|   add_ln101_19_fu_2423_p2        | -   |        | add_ln101_19 | add | fabric | 0       |
|   add_ln101_21_fu_2435_p2        | -   |        | add_ln101_21 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U233      | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U234      | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U235      | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175      | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U236      | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176      | 4   |        | mul_ln102_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177      | 4   |        | mul_ln102_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178      | 4   |        | mul_ln102_7  | mul | auto   | 0       |
|   add_ln102_fu_2447_p2           | -   |        | add_ln102    | add | fabric | 0       |
|   add_ln102_1_fu_2453_p2         | -   |        | add_ln102_1  | add | fabric | 0       |
|   add_ln102_2_fu_2467_p2         | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_3_fu_2473_p2         | -   |        | add_ln102_3  | add | fabric | 0       |
|   add_ln102_4_fu_2479_p2         | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_5_fu_2493_p2         | -   |        | add_ln102_5  | add | fabric | 0       |
|   add_ln102_6_fu_2499_p2         | -   |        | add_ln102_6  | add | fabric | 0       |
|   add_ln102_7_fu_2505_p2         | -   |        | add_ln102_7  | add | fabric | 0       |
|   add_ln102_9_fu_3236_p2         | -   |        | add_ln102_9  | add | fabric | 0       |
|   add_ln102_10_fu_3242_p2        | -   |        | add_ln102_10 | add | fabric | 0       |
|   add_ln102_12_fu_2511_p2        | -   |        | add_ln102_12 | add | fabric | 0       |
|   add_ln102_13_fu_2517_p2        | -   |        | add_ln102_13 | add | fabric | 0       |
|   add_ln102_14_fu_2531_p2        | -   |        | add_ln102_14 | add | fabric | 0       |
|   add_ln102_16_fu_2537_p2        | -   |        | add_ln102_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U179      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U184      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185      | 4   |        | mul_ln103_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U237      | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186      | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U238      | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U187      | 4   |        | mul_ln104_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188      | 4   |        | mul_ln104_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U189      | 4   |        | mul_ln104_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U239      | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190      | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U191      | 4   |        | mul_ln105_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192      | 4   |        | mul_ln105_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193      | 4   |        | mul_ln105_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U240      | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U241      | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U242      | 4   |        | mul_ln107_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243      | 4   |        | mul_ln108    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244      | 4   |        | mul_ln108_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U245      | 4   |        | mul_ln109    | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U262      | 4   |        | mul_ln61     | mul | auto   | 0       |
|   add_ln109_fu_2543_p2           | -   |        | add_ln109    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U248      | 4   |        | mul_ln109_1  | mul | auto   | 0       |
|   add_ln109_1_fu_1672_p2         | -   |        | add_ln109_1  | add | fabric | 0       |
|   add_ln109_4_fu_2566_p2         | -   |        | add_ln109_4  | add | fabric | 0       |
|   add_ln109_10_fu_2596_p2        | -   |        | add_ln109_10 | add | fabric | 0       |
|   add_ln109_18_fu_2652_p2        | -   |        | add_ln109_18 | add | fabric | 0       |
|   add_ln109_20_fu_2664_p2        | -   |        | add_ln109_20 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U198      | 4   |        | mul_ln111    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U199      | 4   |        | mul_ln111_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200      | 4   |        | mul_ln111_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201      | 4   |        | mul_ln111_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202      | 4   |        | mul_ln111_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203      | 4   |        | mul_ln111_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204      | 4   |        | mul_ln111_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205      | 4   |        | mul_ln111_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206      | 4   |        | mul_ln111_8  | mul | auto   | 0       |
|   add_ln111_3_fu_3408_p2         | -   |        | add_ln111_3  | add | fabric | 0       |
|   add_ln111_4_fu_3418_p2         | -   |        | add_ln111_4  | add | fabric | 0       |
|   add_ln111_5_fu_3424_p2         | -   |        | add_ln111_5  | add | fabric | 0       |
|   add_ln111_6_fu_3434_p2         | -   |        | add_ln111_6  | add | fabric | 0       |
|   add_ln111_42_fu_4045_p2        | -   |        | add_ln111_42 | add | fabric | 0       |
|   add_ln111_7_fu_4049_p2         | -   |        | add_ln111_7  | add | fabric | 0       |
|   add_ln111_8_fu_3440_p2         | -   |        | add_ln111_8  | add | fabric | 0       |
|   add_ln111_9_fu_3450_p2         | -   |        | add_ln111_9  | add | fabric | 0       |
|   add_ln111_13_fu_4082_p2        | -   |        | add_ln111_13 | add | fabric | 0       |
|   add_ln111_35_fu_4096_p2        | -   |        | add_ln111_35 | add | fabric | 0       |
|   add_ln111_11_fu_4102_p2        | -   |        | add_ln111_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U209      | 4   |        | mul_ln111_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210      | 4   |        | mul_ln111_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211      | 4   |        | mul_ln111_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212      | 4   |        | mul_ln111_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213      | 4   |        | mul_ln111_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214      | 4   |        | mul_ln111_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215      | 4   |        | mul_ln111_15 | mul | auto   | 0       |
|   add_ln111_14_fu_4192_p2        | -   |        | add_ln111_14 | add | fabric | 0       |
|   add_ln111_15_fu_4202_p2        | -   |        | add_ln111_15 | add | fabric | 0       |
|   add_ln111_16_fu_4212_p2        | -   |        | add_ln111_16 | add | fabric | 0       |
|   add_ln111_17_fu_4218_p2        | -   |        | add_ln111_17 | add | fabric | 0       |
|   add_ln111_18_fu_4228_p2        | -   |        | add_ln111_18 | add | fabric | 0       |
|   add_ln111_20_fu_4238_p2        | -   |        | add_ln111_20 | add | fabric | 0       |
|   add_ln111_21_fu_4248_p2        | -   |        | add_ln111_21 | add | fabric | 0       |
|   add_ln111_19_fu_4831_p2        | -   |        | add_ln111_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U216      | 4   |        | mul_ln111_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217      | 4   |        | mul_ln111_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218      | 4   |        | mul_ln111_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219      | 4   |        | mul_ln111_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220      | 4   |        | mul_ln111_20 | mul | auto   | 0       |
|   add_ln111_22_fu_4294_p2        | -   |        | add_ln111_22 | add | fabric | 0       |
|   add_ln111_23_fu_4304_p2        | -   |        | add_ln111_23 | add | fabric | 0       |
|   add_ln111_24_fu_4314_p2        | -   |        | add_ln111_24 | add | fabric | 0       |
|   add_ln111_26_fu_4870_p2        | -   |        | add_ln111_26 | add | fabric | 0       |
|   add_ln111_43_fu_4880_p2        | -   |        | add_ln111_43 | add | fabric | 0       |
|   add_ln111_27_fu_4885_p2        | -   |        | add_ln111_27 | add | fabric | 0       |
|   add_ln111_41_fu_4899_p2        | -   |        | add_ln111_41 | add | fabric | 0       |
|   add_ln111_25_fu_4904_p2        | -   |        | add_ln111_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U221      | 4   |        | mul_ln111_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222      | 4   |        | mul_ln111_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223      | 4   |        | mul_ln111_23 | mul | auto   | 0       |
|   add_ln111_28_fu_4340_p2        | -   |        | add_ln111_28 | add | fabric | 0       |
|   add_ln111_30_fu_4940_p2        | -   |        | add_ln111_30 | add | fabric | 0       |
|   add_ln111_36_fu_4950_p2        | -   |        | add_ln111_36 | add | fabric | 0       |
|   add_ln111_29_fu_5014_p2        | -   |        | add_ln111_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U224      | 4   |        | mul_ln111_24 | mul | auto   | 0       |
|   add_ln111_37_fu_5050_p2        | -   |        | add_ln111_37 | add | fabric | 0       |
|   add_ln111_31_fu_5060_p2        | -   |        | add_ln111_31 | add | fabric | 0       |
|   add_ln96_fu_4350_p2            | -   |        | add_ln96     | add | fabric | 0       |
|   add_ln96_1_fu_4356_p2          | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_4370_p2          | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_3_fu_4376_p2          | -   |        | add_ln96_3   | add | fabric | 0       |
|   add_ln96_6_fu_4402_p2          | -   |        | add_ln96_6   | add | fabric | 0       |
|   add_ln96_8_fu_4408_p2          | -   |        | add_ln96_8   | add | fabric | 0       |
|   add_ln96_9_fu_4414_p2          | -   |        | add_ln96_9   | add | fabric | 0       |
|   add_ln111_38_fu_5102_p2        | -   |        | add_ln111_38 | add | fabric | 0       |
|   add_ln95_fu_4420_p2            | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_1_fu_4426_p2          | -   |        | add_ln95_1   | add | fabric | 0       |
|   add_ln95_2_fu_4440_p2          | -   |        | add_ln95_2   | add | fabric | 0       |
|   add_ln95_3_fu_4446_p2          | -   |        | add_ln95_3   | add | fabric | 0       |
|   add_ln95_6_fu_4472_p2          | -   |        | add_ln95_6   | add | fabric | 0       |
|   add_ln95_8_fu_4478_p2          | -   |        | add_ln95_8   | add | fabric | 0       |
|   add_ln95_9_fu_4484_p2          | -   |        | add_ln95_9   | add | fabric | 0       |
|   add_ln111_39_fu_5150_p2        | -   |        | add_ln111_39 | add | fabric | 0       |
|   add_ln111_34_fu_5237_p2        | -   |        | add_ln111_34 | add | fabric | 0       |
|   out1_w_fu_5265_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln112_fu_5274_p2           | -   |        | add_ln112    | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U263      | 4   |        | mul_ln61_1   | mul | auto   | 0       |
|   add_ln108_fu_2682_p2           | -   |        | add_ln108    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U249      | 4   |        | mul_ln108_2  | mul | auto   | 0       |
|   add_ln108_1_fu_1694_p2         | -   |        | add_ln108_1  | add | fabric | 0       |
|   add_ln108_4_fu_1700_p2         | -   |        | add_ln108_4  | add | fabric | 0       |
|   add_ln108_10_fu_2740_p2        | -   |        | add_ln108_10 | add | fabric | 0       |
|   add_ln108_14_fu_2766_p2        | -   |        | add_ln108_14 | add | fabric | 0       |
|   add_ln108_17_fu_2792_p2        | -   |        | add_ln108_17 | add | fabric | 0       |
|   add_ln108_19_fu_2798_p2        | -   |        | add_ln108_19 | add | fabric | 0       |
|   out1_w_1_fu_5295_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U264      | 4   |        | mul_ln61_2   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U250      | 4   |        | mul_ln107_3  | mul | auto   | 0       |
|   add_ln107_fu_2810_p2           | -   |        | add_ln107    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U251      | 4   |        | mul_ln107_4  | mul | auto   | 0       |
|   add_ln107_1_fu_2823_p2         | -   |        | add_ln107_1  | add | fabric | 0       |
|   add_ln107_2_fu_1710_p2         | -   |        | add_ln107_2  | add | fabric | 0       |
|   add_ln107_3_fu_2829_p2         | -   |        | add_ln107_3  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U252      | 4   |        | mul_ln107_5  | mul | auto   | 0       |
|   add_ln107_4_fu_2841_p2         | -   |        | add_ln107_4  | add | fabric | 0       |
|   add_ln107_8_fu_2871_p2         | -   |        | add_ln107_8  | add | fabric | 0       |
|   add_ln107_12_fu_2897_p2        | -   |        | add_ln107_12 | add | fabric | 0       |
|   add_ln107_15_fu_2923_p2        | -   |        | add_ln107_15 | add | fabric | 0       |
|   add_ln107_17_fu_2929_p2        | -   |        | add_ln107_17 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U265      | 4   |        | mul_ln61_3   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U253      | 4   |        | mul_ln106_4  | mul | auto   | 0       |
|   add_ln106_2_fu_2953_p2         | -   |        | add_ln106_2  | add | fabric | 0       |
|   grp_fu_861_p2                  | -   |        | add_ln106_8  | add | fabric | 0       |
|   add_ln106_9_fu_3599_p2         | -   |        | add_ln106_9  | add | fabric | 0       |
|   add_ln106_13_fu_3019_p2        | -   |        | add_ln106_13 | add | fabric | 0       |
|   add_ln106_15_fu_3025_p2        | -   |        | add_ln106_15 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U266      | 4   |        | mul_ln61_4   | mul | auto   | 0       |
|   add_ln105_fu_3037_p2           | -   |        | add_ln105    | add | fabric | 0       |
|   add_ln105_1_fu_3043_p2         | -   |        | add_ln105_1  | add | fabric | 0       |
|   add_ln105_3_fu_3062_p2         | -   |        | add_ln105_3  | add | fabric | 0       |
|   add_ln105_5_fu_1728_p2         | -   |        | add_ln105_5  | add | fabric | 0       |
|   add_ln105_7_fu_3656_p2         | -   |        | add_ln105_7  | add | fabric | 0       |
|   add_ln105_8_fu_3662_p2         | -   |        | add_ln105_8  | add | fabric | 0       |
|   add_ln105_10_fu_3078_p2        | -   |        | add_ln105_10 | add | fabric | 0       |
|   add_ln105_13_fu_3104_p2        | -   |        | add_ln105_13 | add | fabric | 0       |
|   add_ln105_15_fu_3110_p2        | -   |        | add_ln105_15 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U267      | 4   |        | mul_ln61_5   | mul | auto   | 0       |
|   add_ln104_fu_3121_p2           | -   |        | add_ln104    | add | fabric | 0       |
|   add_ln104_2_fu_3136_p2         | -   |        | add_ln104_2  | add | fabric | 0       |
|   add_ln104_3_fu_3144_p2         | -   |        | add_ln104_3  | add | fabric | 0       |
|   add_ln104_5_fu_3154_p2         | -   |        | add_ln104_5  | add | fabric | 0       |
|   add_ln104_7_fu_3698_p2         | -   |        | add_ln104_7  | add | fabric | 0       |
|   add_ln104_8_fu_3704_p2         | -   |        | add_ln104_8  | add | fabric | 0       |
|   add_ln104_10_fu_3165_p2        | -   |        | add_ln104_10 | add | fabric | 0       |
|   add_ln104_11_fu_3171_p2        | -   |        | add_ln104_11 | add | fabric | 0       |
|   add_ln104_12_fu_3185_p2        | -   |        | add_ln104_12 | add | fabric | 0       |
|   add_ln104_14_fu_3191_p2        | -   |        | add_ln104_14 | add | fabric | 0       |
|   add_ln103_fu_3740_p2           | -   |        | add_ln103    | add | fabric | 0       |
|   add_ln103_1_fu_3745_p2         | -   |        | add_ln103_1  | add | fabric | 0       |
|   add_ln103_2_fu_3759_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|   add_ln103_3_fu_3765_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|   add_ln103_6_fu_3790_p2         | -   |        | add_ln103_6  | add | fabric | 0       |
|   add_ln103_7_fu_3796_p2         | -   |        | add_ln103_7  | add | fabric | 0       |
|   add_ln103_8_fu_3802_p2         | -   |        | add_ln103_8  | add | fabric | 0       |
|   out1_w_7_fu_4659_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln119_fu_4667_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   add_ln119_7_fu_3826_p2         | -   |        | add_ln119_7  | add | fabric | 0       |
|   add_ln119_12_fu_5305_p2        | -   |        | add_ln119_12 | add | fabric | 0       |
|   out1_w_8_fu_5315_p2            | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln120_fu_5328_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_4724_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   out1_w_9_fu_5349_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln121_fu_4777_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_4783_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln122_fu_4789_p2           | -   |        | add_ln122    | add | fabric | 0       |
|   add_ln123_1_fu_5176_p2         | -   |        | add_ln123_1  | add | fabric | 0       |
|   add_ln124_fu_5187_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln125_fu_5199_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   out1_w_15_fu_5356_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_73_5 | 120 |        |              |     |        |         |
|    empty_fu_596_p2               | -   |        | empty        | add | fabric | 0       |
|    sub_ln86_fu_834_p2            | -   |        | sub_ln86     | sub | fabric | 0       |
|    sub_ln86_1_fu_860_p2          | -   |        | sub_ln86_1   | sub | fabric | 0       |
|    sub_ln86_2_fu_909_p2          | -   |        | sub_ln86_2   | sub | fabric | 0       |
|    sub_ln83_fu_958_p2            | -   |        | sub_ln83     | sub | fabric | 0       |
|    tmp_26_fu_1946_p17            | -   |        | sub_ln83_1   | sub | fabric | 0       |
|    sub_ln83_2_fu_630_p2          | -   |        | sub_ln83_2   | sub | fabric | 0       |
|    sub_ln83_3_fu_1065_p2         | -   |        | sub_ln83_3   | sub | fabric | 0       |
|    empty_32_fu_1191_p2           | -   |        | empty_32     | add | fabric | 0       |
|    sub_ln83_4_fu_672_p2          | -   |        | sub_ln83_4   | sub | fabric | 0       |
|    sub_ln83_5_fu_1499_p2         | -   |        | sub_ln83_5   | sub | fabric | 0       |
|    empty_34_fu_1586_p2           | -   |        | empty_34     | add | fabric | 0       |
|    add_ln86_fu_694_p2            | -   |        | add_ln86     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln86     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln86_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln86_2   | mul | auto   | 0       |
|    add_ln86_1_fu_1649_p2         | -   |        | add_ln86_1   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln86_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln86_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln86_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln86_6   | mul | auto   | 0       |
|    add_ln86_4_fu_1709_p2         | -   |        | add_ln86_4   | add | fabric | 0       |
|    add_ln86_5_fu_1715_p2         | -   |        | add_ln86_5   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln86_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln86_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln86_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln86_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln86_11  | mul | auto   | 0       |
|    add_ln86_8_fu_1826_p2         | -   |        | add_ln86_8   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln87     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln87_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln87_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln87_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln87_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln87_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln87_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln87_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln87_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln87_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U59      | 4   |        | mul_ln87_10  | mul | auto   | 0       |
|    add_ln87_6_fu_2211_p2         | -   |        | add_ln87_6   | add | fabric | 0       |
|    sub_ln83_6_fu_726_p2          | -   |        | sub_ln83_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U60      | 4   |        | mul_ln87_11  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U61      | 4   |        | mul_ln87_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U62      | 4   |        | mul_ln87_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U63      | 4   |        | mul_ln87_14  | mul | auto   | 0       |
|    add_ln87_11_fu_2311_p2        | -   |        | add_ln87_11  | add | fabric | 0       |
|    add_ln87_12_fu_2317_p2        | -   |        | add_ln87_12  | add | fabric | 0       |
|    sub_ln83_7_fu_2338_p2         | -   |        | sub_ln83_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U64      | 4   |        | mul_ln87_15  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U65      | 4   |        | mul_ln87_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66      | 4   |        | mul_ln87_17  | mul | auto   | 0       |
|    add_ln87_15_fu_2386_p2        | -   |        | add_ln87_15  | add | fabric | 0       |
|    add_ln73_fu_738_p2            | -   |        | add_ln73     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln130_fu_280_p2           | -   |        | add_ln130    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d2.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d2.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d2.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d2.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d2.cpp:44 in test         |
| unroll          |                                                  | d2.cpp:47 in test         |
| pipeline        | II = 1                                           | d2.cpp:55 in test         |
| unroll          |                                                  | d2.cpp:58 in test         |
| pipeline        | II = 1                                           | d2.cpp:75 in test         |
| unroll          |                                                  | d2.cpp:78 in test         |
| pipeline        | II = 1                                           | d2.cpp:82 in test         |
| unroll          |                                                  | d2.cpp:85 in test         |
+-----------------+--------------------------------------------------+---------------------------+


