
solaranlage_fw.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000018a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000066  00800060  000018a4  00001938  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001e  008000c6  008000c6  0000199e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000199e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000019fc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  00001a38  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fac  00000000  00000000  00001be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a18  00000000  00000000  00002b94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000182b  00000000  00000000  000035ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000054c  00000000  00000000  00004dd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00006ef1  00000000  00000000  00005324  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a83  00000000  00000000  0000c215  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  0000cc98  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002d3b  00000000  00000000  0000cda8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 1e 02 	jmp	0x43c	; 0x43c <__vector_1>
       8:	0c 94 88 02 	jmp	0x510	; 0x510 <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 6e 05 	jmp	0xadc	; 0xadc <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 fd 05 	jmp	0xbfa	; 0xbfa <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ea       	ldi	r30, 0xA4	; 164
      68:	f8 e1       	ldi	r31, 0x18	; 24
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a6 3c       	cpi	r26, 0xC6	; 198
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	20 e0       	ldi	r18, 0x00	; 0
      78:	a6 ec       	ldi	r26, 0xC6	; 198
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 3e       	cpi	r26, 0xE4	; 228
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 04 03 	call	0x608	; 0x608 <main>
      8a:	0c 94 50 0c 	jmp	0x18a0	; 0x18a0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <SevenSeg_init>:
uint16_t kessel_anzeige = 0;
uint8_t on = 0;


void SevenSeg_init()
{
      92:	cf 93       	push	r28
      94:	df 93       	push	r29
      96:	cd b7       	in	r28, 0x3d	; 61
      98:	de b7       	in	r29, 0x3e	; 62
	TIMSK |= (1<<TOIE0);	//enable overflow-interrupt
      9a:	89 e5       	ldi	r24, 0x59	; 89
      9c:	90 e0       	ldi	r25, 0x00	; 0
      9e:	29 e5       	ldi	r18, 0x59	; 89
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	f9 01       	movw	r30, r18
      a4:	20 81       	ld	r18, Z
      a6:	21 60       	ori	r18, 0x01	; 1
      a8:	fc 01       	movw	r30, r24
      aa:	20 83       	st	Z, r18
	
	sei();
      ac:	78 94       	sei
}
      ae:	00 00       	nop
      b0:	df 91       	pop	r29
      b2:	cf 91       	pop	r28
      b4:	08 95       	ret

000000b6 <SevenSeg_set_val>:

//seg: 1=dach; 0=kessel;   val: 0-9: 0-9; 10: off
void SevenSeg_set_val(uint8_t seg, uint16_t val)
{
      b6:	cf 93       	push	r28
      b8:	df 93       	push	r29
      ba:	00 d0       	rcall	.+0      	; 0xbc <SevenSeg_set_val+0x6>
      bc:	00 d0       	rcall	.+0      	; 0xbe <SevenSeg_set_val+0x8>
      be:	00 d0       	rcall	.+0      	; 0xc0 <SevenSeg_set_val+0xa>
      c0:	cd b7       	in	r28, 0x3d	; 61
      c2:	de b7       	in	r29, 0x3e	; 62
      c4:	8c 83       	std	Y+4, r24	; 0x04
      c6:	7e 83       	std	Y+6, r23	; 0x06
      c8:	6d 83       	std	Y+5, r22	; 0x05
	if(seg==1)
      ca:	8c 81       	ldd	r24, Y+4	; 0x04
      cc:	81 30       	cpi	r24, 0x01	; 1
      ce:	09 f5       	brne	.+66     	; 0x112 <SevenSeg_set_val+0x5c>
	{
		if (val!=dach_anzeige)
      d0:	80 91 d3 00 	lds	r24, 0x00D3	; 0x8000d3 <dach_anzeige>
      d4:	90 91 d4 00 	lds	r25, 0x00D4	; 0x8000d4 <dach_anzeige+0x1>
      d8:	2d 81       	ldd	r18, Y+5	; 0x05
      da:	3e 81       	ldd	r19, Y+6	; 0x06
      dc:	28 17       	cp	r18, r24
      de:	39 07       	cpc	r19, r25
      e0:	d9 f1       	breq	.+118    	; 0x158 <SevenSeg_set_val+0xa2>
		{
			dach_anzeige = val;
      e2:	8d 81       	ldd	r24, Y+5	; 0x05
      e4:	9e 81       	ldd	r25, Y+6	; 0x06
      e6:	90 93 d4 00 	sts	0x00D4, r25	; 0x8000d4 <dach_anzeige+0x1>
      ea:	80 93 d3 00 	sts	0x00D3, r24	; 0x8000d3 <dach_anzeige>
			printf("segment 'dach' set to %d\n", val);
      ee:	8e 81       	ldd	r24, Y+6	; 0x06
      f0:	8f 93       	push	r24
      f2:	8d 81       	ldd	r24, Y+5	; 0x05
      f4:	8f 93       	push	r24
      f6:	89 e7       	ldi	r24, 0x79	; 121
      f8:	90 e0       	ldi	r25, 0x00	; 0
      fa:	89 2f       	mov	r24, r25
      fc:	8f 93       	push	r24
      fe:	89 e7       	ldi	r24, 0x79	; 121
     100:	90 e0       	ldi	r25, 0x00	; 0
     102:	8f 93       	push	r24
     104:	0e 94 29 09 	call	0x1252	; 0x1252 <printf>
     108:	0f 90       	pop	r0
     10a:	0f 90       	pop	r0
     10c:	0f 90       	pop	r0
     10e:	0f 90       	pop	r0
     110:	23 c0       	rjmp	.+70     	; 0x158 <SevenSeg_set_val+0xa2>
		}
	}
	else if(seg==0)
     112:	8c 81       	ldd	r24, Y+4	; 0x04
     114:	88 23       	and	r24, r24
     116:	01 f5       	brne	.+64     	; 0x158 <SevenSeg_set_val+0xa2>
	{
		if(val!=kessel_anzeige)
     118:	80 91 d5 00 	lds	r24, 0x00D5	; 0x8000d5 <kessel_anzeige>
     11c:	90 91 d6 00 	lds	r25, 0x00D6	; 0x8000d6 <kessel_anzeige+0x1>
     120:	2d 81       	ldd	r18, Y+5	; 0x05
     122:	3e 81       	ldd	r19, Y+6	; 0x06
     124:	28 17       	cp	r18, r24
     126:	39 07       	cpc	r19, r25
     128:	b9 f0       	breq	.+46     	; 0x158 <SevenSeg_set_val+0xa2>
		{
			kessel_anzeige = val;
     12a:	8d 81       	ldd	r24, Y+5	; 0x05
     12c:	9e 81       	ldd	r25, Y+6	; 0x06
     12e:	90 93 d6 00 	sts	0x00D6, r25	; 0x8000d6 <kessel_anzeige+0x1>
     132:	80 93 d5 00 	sts	0x00D5, r24	; 0x8000d5 <kessel_anzeige>
			printf("segment 'kessel' set to %d\n", val);
     136:	8e 81       	ldd	r24, Y+6	; 0x06
     138:	8f 93       	push	r24
     13a:	8d 81       	ldd	r24, Y+5	; 0x05
     13c:	8f 93       	push	r24
     13e:	83 e9       	ldi	r24, 0x93	; 147
     140:	90 e0       	ldi	r25, 0x00	; 0
     142:	89 2f       	mov	r24, r25
     144:	8f 93       	push	r24
     146:	83 e9       	ldi	r24, 0x93	; 147
     148:	90 e0       	ldi	r25, 0x00	; 0
     14a:	8f 93       	push	r24
     14c:	0e 94 29 09 	call	0x1252	; 0x1252 <printf>
     150:	0f 90       	pop	r0
     152:	0f 90       	pop	r0
     154:	0f 90       	pop	r0
     156:	0f 90       	pop	r0
		}
	}
	
	uint8_t h = (uint8_t) (val/100);
     158:	8d 81       	ldd	r24, Y+5	; 0x05
     15a:	9e 81       	ldd	r25, Y+6	; 0x06
     15c:	96 95       	lsr	r25
     15e:	87 95       	ror	r24
     160:	96 95       	lsr	r25
     162:	87 95       	ror	r24
     164:	9c 01       	movw	r18, r24
     166:	ab e7       	ldi	r26, 0x7B	; 123
     168:	b4 e1       	ldi	r27, 0x14	; 20
     16a:	0e 94 1a 09 	call	0x1234	; 0x1234 <__umulhisi3>
     16e:	96 95       	lsr	r25
     170:	87 95       	ror	r24
     172:	89 83       	std	Y+1, r24	; 0x01
	uint8_t z = (uint8_t) ((val- (h*100)) / 10 );
     174:	89 81       	ldd	r24, Y+1	; 0x01
     176:	88 2f       	mov	r24, r24
     178:	90 e0       	ldi	r25, 0x00	; 0
     17a:	4c e9       	ldi	r20, 0x9C	; 156
     17c:	bc 01       	movw	r22, r24
     17e:	46 03       	mulsu	r20, r22
     180:	90 01       	movw	r18, r0
     182:	47 9f       	mul	r20, r23
     184:	30 0d       	add	r19, r0
     186:	11 24       	eor	r1, r1
     188:	8d 81       	ldd	r24, Y+5	; 0x05
     18a:	9e 81       	ldd	r25, Y+6	; 0x06
     18c:	82 0f       	add	r24, r18
     18e:	93 1f       	adc	r25, r19
     190:	9c 01       	movw	r18, r24
     192:	ad ec       	ldi	r26, 0xCD	; 205
     194:	bc ec       	ldi	r27, 0xCC	; 204
     196:	0e 94 1a 09 	call	0x1234	; 0x1234 <__umulhisi3>
     19a:	96 95       	lsr	r25
     19c:	87 95       	ror	r24
     19e:	96 95       	lsr	r25
     1a0:	87 95       	ror	r24
     1a2:	96 95       	lsr	r25
     1a4:	87 95       	ror	r24
     1a6:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t e = (uint8_t)  (val- (h*100)- (z*10));
     1a8:	9d 81       	ldd	r25, Y+5	; 0x05
     1aa:	29 81       	ldd	r18, Y+1	; 0x01
     1ac:	84 e6       	ldi	r24, 0x64	; 100
     1ae:	28 9f       	mul	r18, r24
     1b0:	80 2d       	mov	r24, r0
     1b2:	11 24       	eor	r1, r1
     1b4:	98 1b       	sub	r25, r24
     1b6:	8a 81       	ldd	r24, Y+2	; 0x02
     1b8:	88 0f       	add	r24, r24
     1ba:	28 2f       	mov	r18, r24
     1bc:	22 0f       	add	r18, r18
     1be:	22 0f       	add	r18, r18
     1c0:	82 0f       	add	r24, r18
     1c2:	79 2f       	mov	r23, r25
     1c4:	78 1b       	sub	r23, r24
     1c6:	87 2f       	mov	r24, r23
     1c8:	8b 83       	std	Y+3, r24	; 0x03
	
	if(val==1000)
     1ca:	8d 81       	ldd	r24, Y+5	; 0x05
     1cc:	9e 81       	ldd	r25, Y+6	; 0x06
     1ce:	88 3e       	cpi	r24, 0xE8	; 232
     1d0:	93 40       	sbci	r25, 0x03	; 3
     1d2:	39 f5       	brne	.+78     	; 0x222 <SevenSeg_set_val+0x16c>
	{
		segs[seg]   = 10;
     1d4:	8c 81       	ldd	r24, Y+4	; 0x04
     1d6:	88 2f       	mov	r24, r24
     1d8:	90 e0       	ldi	r25, 0x00	; 0
     1da:	88 0f       	add	r24, r24
     1dc:	99 1f       	adc	r25, r25
     1de:	8a 53       	subi	r24, 0x3A	; 58
     1e0:	9f 4f       	sbci	r25, 0xFF	; 255
     1e2:	2a e0       	ldi	r18, 0x0A	; 10
     1e4:	30 e0       	ldi	r19, 0x00	; 0
     1e6:	fc 01       	movw	r30, r24
     1e8:	31 83       	std	Z+1, r19	; 0x01
     1ea:	20 83       	st	Z, r18
		segs[seg+2] = 10;
     1ec:	8c 81       	ldd	r24, Y+4	; 0x04
     1ee:	88 2f       	mov	r24, r24
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	02 96       	adiw	r24, 0x02	; 2
     1f4:	88 0f       	add	r24, r24
     1f6:	99 1f       	adc	r25, r25
     1f8:	8a 53       	subi	r24, 0x3A	; 58
     1fa:	9f 4f       	sbci	r25, 0xFF	; 255
     1fc:	2a e0       	ldi	r18, 0x0A	; 10
     1fe:	30 e0       	ldi	r19, 0x00	; 0
     200:	fc 01       	movw	r30, r24
     202:	31 83       	std	Z+1, r19	; 0x01
     204:	20 83       	st	Z, r18
		segs[seg+4] = 10;
     206:	8c 81       	ldd	r24, Y+4	; 0x04
     208:	88 2f       	mov	r24, r24
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	04 96       	adiw	r24, 0x04	; 4
     20e:	88 0f       	add	r24, r24
     210:	99 1f       	adc	r25, r25
     212:	8a 53       	subi	r24, 0x3A	; 58
     214:	9f 4f       	sbci	r25, 0xFF	; 255
     216:	2a e0       	ldi	r18, 0x0A	; 10
     218:	30 e0       	ldi	r19, 0x00	; 0
     21a:	fc 01       	movw	r30, r24
     21c:	31 83       	std	Z+1, r19	; 0x01
     21e:	20 83       	st	Z, r18
		return;
     220:	29 c0       	rjmp	.+82     	; 0x274 <SevenSeg_set_val+0x1be>
	}
	
	segs[seg]   = e;
     222:	8c 81       	ldd	r24, Y+4	; 0x04
     224:	88 2f       	mov	r24, r24
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	2b 81       	ldd	r18, Y+3	; 0x03
     22a:	22 2f       	mov	r18, r18
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	88 0f       	add	r24, r24
     230:	99 1f       	adc	r25, r25
     232:	8a 53       	subi	r24, 0x3A	; 58
     234:	9f 4f       	sbci	r25, 0xFF	; 255
     236:	fc 01       	movw	r30, r24
     238:	31 83       	std	Z+1, r19	; 0x01
     23a:	20 83       	st	Z, r18
	segs[seg+2] = z;
     23c:	8c 81       	ldd	r24, Y+4	; 0x04
     23e:	88 2f       	mov	r24, r24
     240:	90 e0       	ldi	r25, 0x00	; 0
     242:	02 96       	adiw	r24, 0x02	; 2
     244:	2a 81       	ldd	r18, Y+2	; 0x02
     246:	22 2f       	mov	r18, r18
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	88 0f       	add	r24, r24
     24c:	99 1f       	adc	r25, r25
     24e:	8a 53       	subi	r24, 0x3A	; 58
     250:	9f 4f       	sbci	r25, 0xFF	; 255
     252:	fc 01       	movw	r30, r24
     254:	31 83       	std	Z+1, r19	; 0x01
     256:	20 83       	st	Z, r18
	segs[seg+4] = h;
     258:	8c 81       	ldd	r24, Y+4	; 0x04
     25a:	88 2f       	mov	r24, r24
     25c:	90 e0       	ldi	r25, 0x00	; 0
     25e:	04 96       	adiw	r24, 0x04	; 4
     260:	29 81       	ldd	r18, Y+1	; 0x01
     262:	22 2f       	mov	r18, r18
     264:	30 e0       	ldi	r19, 0x00	; 0
     266:	88 0f       	add	r24, r24
     268:	99 1f       	adc	r25, r25
     26a:	8a 53       	subi	r24, 0x3A	; 58
     26c:	9f 4f       	sbci	r25, 0xFF	; 255
     26e:	fc 01       	movw	r30, r24
     270:	31 83       	std	Z+1, r19	; 0x01
     272:	20 83       	st	Z, r18
}
     274:	26 96       	adiw	r28, 0x06	; 6
     276:	0f b6       	in	r0, 0x3f	; 63
     278:	f8 94       	cli
     27a:	de bf       	out	0x3e, r29	; 62
     27c:	0f be       	out	0x3f, r0	; 63
     27e:	cd bf       	out	0x3d, r28	; 61
     280:	df 91       	pop	r29
     282:	cf 91       	pop	r28
     284:	08 95       	ret

00000286 <__vector_11>:



ISR(TIMER0_OVF_vect)
{
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     28e:	0f 92       	push	r0
     290:	11 24       	eor	r1, r1
     292:	2f 93       	push	r18
     294:	3f 93       	push	r19
     296:	8f 93       	push	r24
     298:	9f 93       	push	r25
     29a:	ef 93       	push	r30
     29c:	ff 93       	push	r31
     29e:	cf 93       	push	r28
     2a0:	df 93       	push	r29
     2a2:	1f 92       	push	r1
     2a4:	cd b7       	in	r28, 0x3d	; 61
     2a6:	de b7       	in	r29, 0x3e	; 62
	cli();
     2a8:	f8 94       	cli
	
	if(segs[seg_cnt] < 10)					//if the current digit to display is valid (0..9)..
     2aa:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <seg_cnt>
     2ae:	88 2f       	mov	r24, r24
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	88 0f       	add	r24, r24
     2b4:	99 1f       	adc	r25, r25
     2b6:	8a 53       	subi	r24, 0x3A	; 58
     2b8:	9f 4f       	sbci	r25, 0xFF	; 255
     2ba:	fc 01       	movw	r30, r24
     2bc:	80 81       	ld	r24, Z
     2be:	91 81       	ldd	r25, Z+1	; 0x01
     2c0:	0a 97       	sbiw	r24, 0x0a	; 10
     2c2:	98 f5       	brcc	.+102    	; 0x32a <__vector_11+0xa4>
	{
		PORTB = patterns[segs[seg_cnt]];	//set the propper pattern to the anodes.
     2c4:	88 e3       	ldi	r24, 0x38	; 56
     2c6:	90 e0       	ldi	r25, 0x00	; 0
     2c8:	20 91 d2 00 	lds	r18, 0x00D2	; 0x8000d2 <seg_cnt>
     2cc:	22 2f       	mov	r18, r18
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	22 0f       	add	r18, r18
     2d2:	33 1f       	adc	r19, r19
     2d4:	2a 53       	subi	r18, 0x3A	; 58
     2d6:	3f 4f       	sbci	r19, 0xFF	; 255
     2d8:	f9 01       	movw	r30, r18
     2da:	20 81       	ld	r18, Z
     2dc:	31 81       	ldd	r19, Z+1	; 0x01
     2de:	20 5a       	subi	r18, 0xA0	; 160
     2e0:	3f 4f       	sbci	r19, 0xFF	; 255
     2e2:	f9 01       	movw	r30, r18
     2e4:	20 81       	ld	r18, Z
     2e6:	fc 01       	movw	r30, r24
     2e8:	20 83       	st	Z, r18
		sei();
		return;								//leave. The common cathode of this segment shall not be activated.
	}
	
	//if digit for this segment is valid..
	uint8_t a = (uint8_t) (~(1<<(seg_cnt + 2)));
     2ea:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <seg_cnt>
     2ee:	88 2f       	mov	r24, r24
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	9c 01       	movw	r18, r24
     2f4:	2e 5f       	subi	r18, 0xFE	; 254
     2f6:	3f 4f       	sbci	r19, 0xFF	; 255
     2f8:	81 e0       	ldi	r24, 0x01	; 1
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	02 c0       	rjmp	.+4      	; 0x302 <__vector_11+0x7c>
     2fe:	88 0f       	add	r24, r24
     300:	99 1f       	adc	r25, r25
     302:	2a 95       	dec	r18
     304:	e2 f7       	brpl	.-8      	; 0x2fe <__vector_11+0x78>
     306:	80 95       	com	r24
     308:	89 83       	std	Y+1, r24	; 0x01
	PORTA = a & 0xFC;	//mask to avoid ADC-channels 0 and 1
     30a:	8b e3       	ldi	r24, 0x3B	; 59
     30c:	90 e0       	ldi	r25, 0x00	; 0
     30e:	29 81       	ldd	r18, Y+1	; 0x01
     310:	2c 7f       	andi	r18, 0xFC	; 252
     312:	fc 01       	movw	r30, r24
     314:	20 83       	st	Z, r18
	seg_cnt ++;			//switching to next segment
     316:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <seg_cnt>
     31a:	8f 5f       	subi	r24, 0xFF	; 255
     31c:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <seg_cnt>
	
	if(seg_cnt == 6)	//looping
     320:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <seg_cnt>
     324:	86 30       	cpi	r24, 0x06	; 6
     326:	a1 f4       	brne	.+40     	; 0x350 <__vector_11+0xca>
     328:	11 c0       	rjmp	.+34     	; 0x34c <__vector_11+0xc6>
	{
		PORTB = patterns[segs[seg_cnt]];	//set the propper pattern to the anodes.
	}
	else									//if the current digit to display is NOT valid, it is meant to be ignored..
	{
		PORTB = 0x00;						//therefore clear the anodes
     32a:	88 e3       	ldi	r24, 0x38	; 56
     32c:	90 e0       	ldi	r25, 0x00	; 0
     32e:	fc 01       	movw	r30, r24
     330:	10 82       	st	Z, r1
		seg_cnt ++;							//switch to nex segment
     332:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <seg_cnt>
     336:	8f 5f       	subi	r24, 0xFF	; 255
     338:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <seg_cnt>
		
		if(seg_cnt == 6)	//looping
     33c:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <seg_cnt>
     340:	86 30       	cpi	r24, 0x06	; 6
     342:	11 f4       	brne	.+4      	; 0x348 <__vector_11+0xc2>
		{
			seg_cnt = 0;
     344:	10 92 d2 00 	sts	0x00D2, r1	; 0x8000d2 <seg_cnt>
		}
		sei();
     348:	78 94       	sei
		return;								//leave. The common cathode of this segment shall not be activated.
     34a:	0c c0       	rjmp	.+24     	; 0x364 <__vector_11+0xde>
	PORTA = a & 0xFC;	//mask to avoid ADC-channels 0 and 1
	seg_cnt ++;			//switching to next segment
	
	if(seg_cnt == 6)	//looping
	{
		seg_cnt = 0;
     34c:	10 92 d2 00 	sts	0x00D2, r1	; 0x8000d2 <seg_cnt>
	}
	
	TIFR &= ~(1<<TOV0);	//clear timer0 overflow interrupt flag
     350:	88 e5       	ldi	r24, 0x58	; 88
     352:	90 e0       	ldi	r25, 0x00	; 0
     354:	28 e5       	ldi	r18, 0x58	; 88
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	f9 01       	movw	r30, r18
     35a:	20 81       	ld	r18, Z
     35c:	2e 7f       	andi	r18, 0xFE	; 254
     35e:	fc 01       	movw	r30, r24
     360:	20 83       	st	Z, r18
	
	sei();
     362:	78 94       	sei
}
     364:	0f 90       	pop	r0
     366:	df 91       	pop	r29
     368:	cf 91       	pop	r28
     36a:	ff 91       	pop	r31
     36c:	ef 91       	pop	r30
     36e:	9f 91       	pop	r25
     370:	8f 91       	pop	r24
     372:	3f 91       	pop	r19
     374:	2f 91       	pop	r18
     376:	0f 90       	pop	r0
     378:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     37c:	0f 90       	pop	r0
     37e:	1f 90       	pop	r1
     380:	18 95       	reti

00000382 <SevenSeg_on>:


void SevenSeg_on()
{
     382:	cf 93       	push	r28
     384:	df 93       	push	r29
     386:	cd b7       	in	r28, 0x3d	; 61
     388:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = (1<<CS01) | (1<<CS00);		//setting prescaler to /256
     38a:	83 e5       	ldi	r24, 0x53	; 83
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	23 e0       	ldi	r18, 0x03	; 3
     390:	fc 01       	movw	r30, r24
     392:	20 83       	st	Z, r18
	on = 1;
     394:	81 e0       	ldi	r24, 0x01	; 1
     396:	80 93 d7 00 	sts	0x00D7, r24	; 0x8000d7 <on>
}
     39a:	00 00       	nop
     39c:	df 91       	pop	r29
     39e:	cf 91       	pop	r28
     3a0:	08 95       	ret

000003a2 <SevenSeg_off>:

void SevenSeg_off()
{
     3a2:	cf 93       	push	r28
     3a4:	df 93       	push	r29
     3a6:	cd b7       	in	r28, 0x3d	; 61
     3a8:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= ~((1<<CS01) | (1<<CS00));	//disable timer
     3aa:	83 e5       	ldi	r24, 0x53	; 83
     3ac:	90 e0       	ldi	r25, 0x00	; 0
     3ae:	23 e5       	ldi	r18, 0x53	; 83
     3b0:	30 e0       	ldi	r19, 0x00	; 0
     3b2:	f9 01       	movw	r30, r18
     3b4:	20 81       	ld	r18, Z
     3b6:	2c 7f       	andi	r18, 0xFC	; 252
     3b8:	fc 01       	movw	r30, r24
     3ba:	20 83       	st	Z, r18
	TCNT0 = 0;							//resetting counter
     3bc:	82 e5       	ldi	r24, 0x52	; 82
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	fc 01       	movw	r30, r24
     3c2:	10 82       	st	Z, r1
	PORTB = 0x00;
     3c4:	88 e3       	ldi	r24, 0x38	; 56
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	fc 01       	movw	r30, r24
     3ca:	10 82       	st	Z, r1
	PORTA = 0xFC;
     3cc:	8b e3       	ldi	r24, 0x3B	; 59
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	2c ef       	ldi	r18, 0xFC	; 252
     3d2:	fc 01       	movw	r30, r24
     3d4:	20 83       	st	Z, r18
	on = 0;
     3d6:	10 92 d7 00 	sts	0x00D7, r1	; 0x8000d7 <on>
}
     3da:	00 00       	nop
     3dc:	df 91       	pop	r29
     3de:	cf 91       	pop	r28
     3e0:	08 95       	ret

000003e2 <SevenSeg_get_state>:


uint8_t SevenSeg_get_state()
{
     3e2:	cf 93       	push	r28
     3e4:	df 93       	push	r29
     3e6:	cd b7       	in	r28, 0x3d	; 61
     3e8:	de b7       	in	r29, 0x3e	; 62
	return on;
     3ea:	80 91 d7 00 	lds	r24, 0x00D7	; 0x8000d7 <on>
     3ee:	df 91       	pop	r29
     3f0:	cf 91       	pop	r28
     3f2:	08 95       	ret

000003f4 <Encoder_init>:

uint8_t selected_seg = 1;


void Encoder_init()
{
     3f4:	cf 93       	push	r28
     3f6:	df 93       	push	r29
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
	ENC_PORT &= ~((1<<ENC_A_PIN) | (1<<ENC_A_PIN));							//setting encoder terminals to input
     3fc:	82 e3       	ldi	r24, 0x32	; 50
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	22 e3       	ldi	r18, 0x32	; 50
     402:	30 e0       	ldi	r19, 0x00	; 0
     404:	f9 01       	movw	r30, r18
     406:	20 81       	ld	r18, Z
     408:	2b 7f       	andi	r18, 0xFB	; 251
     40a:	fc 01       	movw	r30, r24
     40c:	20 83       	st	Z, r18
	MCUCR |= (1<<ISC01) | (1<<ISC00) | (1<<ISC11);				//setting ext-int0 to sensitive at rising edge
     40e:	85 e5       	ldi	r24, 0x55	; 85
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	25 e5       	ldi	r18, 0x55	; 85
     414:	30 e0       	ldi	r19, 0x00	; 0
     416:	f9 01       	movw	r30, r18
     418:	20 81       	ld	r18, Z
     41a:	2b 60       	ori	r18, 0x0B	; 11
     41c:	fc 01       	movw	r30, r24
     41e:	20 83       	st	Z, r18
	GICR |= (1<<INT0) | (1<<INT1);											//enable external interrupt 0 (ENC_A_PIN)
     420:	8b e5       	ldi	r24, 0x5B	; 91
     422:	90 e0       	ldi	r25, 0x00	; 0
     424:	2b e5       	ldi	r18, 0x5B	; 91
     426:	30 e0       	ldi	r19, 0x00	; 0
     428:	f9 01       	movw	r30, r18
     42a:	20 81       	ld	r18, Z
     42c:	20 6c       	ori	r18, 0xC0	; 192
     42e:	fc 01       	movw	r30, r24
     430:	20 83       	st	Z, r18
	sei();
     432:	78 94       	sei
}
     434:	00 00       	nop
     436:	df 91       	pop	r29
     438:	cf 91       	pop	r28
     43a:	08 95       	ret

0000043c <__vector_1>:



ISR(INT0_vect)
{	
     43c:	1f 92       	push	r1
     43e:	0f 92       	push	r0
     440:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     444:	0f 92       	push	r0
     446:	11 24       	eor	r1, r1
     448:	2f 93       	push	r18
     44a:	3f 93       	push	r19
     44c:	4f 93       	push	r20
     44e:	5f 93       	push	r21
     450:	6f 93       	push	r22
     452:	7f 93       	push	r23
     454:	8f 93       	push	r24
     456:	9f 93       	push	r25
     458:	af 93       	push	r26
     45a:	bf 93       	push	r27
     45c:	ef 93       	push	r30
     45e:	ff 93       	push	r31
     460:	cf 93       	push	r28
     462:	df 93       	push	r29
     464:	cd b7       	in	r28, 0x3d	; 61
     466:	de b7       	in	r29, 0x3e	; 62
	cli();
     468:	f8 94       	cli
	
	switch(getState())
     46a:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <getState>
     46e:	88 2f       	mov	r24, r24
     470:	90 e0       	ldi	r25, 0x00	; 0
     472:	83 30       	cpi	r24, 0x03	; 3
     474:	91 05       	cpc	r25, r1
     476:	19 f0       	breq	.+6      	; 0x47e <__vector_1+0x42>
     478:	04 97       	sbiw	r24, 0x04	; 4
     47a:	a1 f0       	breq	.+40     	; 0x4a4 <__vector_1+0x68>
			}
			break;
		}
		
		default:
			break;
     47c:	26 c0       	rjmp	.+76     	; 0x4ca <__vector_1+0x8e>
	
	switch(getState())
	{
		case 3:	
		{	
			if( (ENC_PINPORT & (1<<ENC_B_PIN)) > 0) //if ENC_B_PIN == 1  //gegen den Uhrzeigersinn
     47e:	80 e3       	ldi	r24, 0x30	; 48
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	fc 01       	movw	r30, r24
     484:	80 81       	ld	r24, Z
     486:	88 2f       	mov	r24, r24
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	80 71       	andi	r24, 0x10	; 16
     48c:	99 27       	eor	r25, r25
     48e:	18 16       	cp	r1, r24
     490:	19 06       	cpc	r1, r25
     492:	24 f4       	brge	.+8      	; 0x49c <__vector_1+0x60>
			{
				dec_delta(1);
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	0e 94 56 04 	call	0x8ac	; 0x8ac <dec_delta>
			}		
			else									//im Uhrzeigersinn
			{			
				inc_delta(1);
			}
			break;
     49a:	17 c0       	rjmp	.+46     	; 0x4ca <__vector_1+0x8e>
			{
				dec_delta(1);
			}		
			else									//im Uhrzeigersinn
			{			
				inc_delta(1);
     49c:	81 e0       	ldi	r24, 0x01	; 1
     49e:	0e 94 33 04 	call	0x866	; 0x866 <inc_delta>
			}
			break;
     4a2:	13 c0       	rjmp	.+38     	; 0x4ca <__vector_1+0x8e>
		}
		
		case 4:
		{
			if( (ENC_PINPORT & (1<<ENC_B_PIN)) > 0) //if ENC_B_PIN == 1  //gegen den Uhrzeigersinn
     4a4:	80 e3       	ldi	r24, 0x30	; 48
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	fc 01       	movw	r30, r24
     4aa:	80 81       	ld	r24, Z
     4ac:	88 2f       	mov	r24, r24
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	80 71       	andi	r24, 0x10	; 16
     4b2:	99 27       	eor	r25, r25
     4b4:	18 16       	cp	r1, r24
     4b6:	19 06       	cpc	r1, r25
     4b8:	24 f4       	brge	.+8      	; 0x4c2 <__vector_1+0x86>
			{
				dec_delta(2);
     4ba:	82 e0       	ldi	r24, 0x02	; 2
     4bc:	0e 94 56 04 	call	0x8ac	; 0x8ac <dec_delta>
			}
			else									//im Uhrzeigersinn
			{
				inc_delta(2);
			}
			break;
     4c0:	03 c0       	rjmp	.+6      	; 0x4c8 <__vector_1+0x8c>
			{
				dec_delta(2);
			}
			else									//im Uhrzeigersinn
			{
				inc_delta(2);
     4c2:	82 e0       	ldi	r24, 0x02	; 2
     4c4:	0e 94 33 04 	call	0x866	; 0x866 <inc_delta>
			}
			break;
     4c8:	00 00       	nop
		
		default:
			break;
	}
	
	stop_timeout_timer();
     4ca:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <stop_timeout_timer>
	start_timeout_timer();
     4ce:	0e 94 da 05 	call	0xbb4	; 0xbb4 <start_timeout_timer>
	
	
	GIFR &= ~(1<<INTF0);  //clear ext-interrupt-0 flag
     4d2:	8a e5       	ldi	r24, 0x5A	; 90
     4d4:	90 e0       	ldi	r25, 0x00	; 0
     4d6:	2a e5       	ldi	r18, 0x5A	; 90
     4d8:	30 e0       	ldi	r19, 0x00	; 0
     4da:	f9 01       	movw	r30, r18
     4dc:	20 81       	ld	r18, Z
     4de:	2f 7b       	andi	r18, 0xBF	; 191
     4e0:	fc 01       	movw	r30, r24
     4e2:	20 83       	st	Z, r18
	
	sei();
     4e4:	78 94       	sei
}
     4e6:	00 00       	nop
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	ff 91       	pop	r31
     4ee:	ef 91       	pop	r30
     4f0:	bf 91       	pop	r27
     4f2:	af 91       	pop	r26
     4f4:	9f 91       	pop	r25
     4f6:	8f 91       	pop	r24
     4f8:	7f 91       	pop	r23
     4fa:	6f 91       	pop	r22
     4fc:	5f 91       	pop	r21
     4fe:	4f 91       	pop	r20
     500:	3f 91       	pop	r19
     502:	2f 91       	pop	r18
     504:	0f 90       	pop	r0
     506:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     50a:	0f 90       	pop	r0
     50c:	1f 90       	pop	r1
     50e:	18 95       	reti

00000510 <__vector_2>:


ISR(INT1_vect)  //if the encoder got pushed
{
     510:	1f 92       	push	r1
     512:	0f 92       	push	r0
     514:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     518:	0f 92       	push	r0
     51a:	11 24       	eor	r1, r1
     51c:	1f 93       	push	r17
     51e:	2f 93       	push	r18
     520:	3f 93       	push	r19
     522:	4f 93       	push	r20
     524:	5f 93       	push	r21
     526:	6f 93       	push	r22
     528:	7f 93       	push	r23
     52a:	8f 93       	push	r24
     52c:	9f 93       	push	r25
     52e:	af 93       	push	r26
     530:	bf 93       	push	r27
     532:	ef 93       	push	r30
     534:	ff 93       	push	r31
     536:	cf 93       	push	r28
     538:	df 93       	push	r29
     53a:	cd b7       	in	r28, 0x3d	; 61
     53c:	de b7       	in	r29, 0x3e	; 62
	cli();
     53e:	f8 94       	cli
	
	switch(getState())
     540:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <getState>
     544:	88 2f       	mov	r24, r24
     546:	90 e0       	ldi	r25, 0x00	; 0
     548:	82 30       	cpi	r24, 0x02	; 2
     54a:	91 05       	cpc	r25, r1
     54c:	a1 f0       	breq	.+40     	; 0x576 <__vector_2+0x66>
     54e:	83 30       	cpi	r24, 0x03	; 3
     550:	91 05       	cpc	r25, r1
     552:	1c f4       	brge	.+6      	; 0x55a <__vector_2+0x4a>
     554:	01 97       	sbiw	r24, 0x01	; 1
     556:	39 f0       	breq	.+14     	; 0x566 <__vector_2+0x56>
     558:	40 c0       	rjmp	.+128    	; 0x5da <__vector_2+0xca>
     55a:	83 30       	cpi	r24, 0x03	; 3
     55c:	91 05       	cpc	r25, r1
     55e:	89 f0       	breq	.+34     	; 0x582 <__vector_2+0x72>
     560:	04 97       	sbiw	r24, 0x04	; 4
     562:	29 f1       	breq	.+74     	; 0x5ae <__vector_2+0x9e>
     564:	3a c0       	rjmp	.+116    	; 0x5da <__vector_2+0xca>
	{
		case 1:
		{
			setState(2);
     566:	82 e0       	ldi	r24, 0x02	; 2
     568:	0e 94 c2 03 	call	0x784	; 0x784 <setState>
			stop_timeout_timer();
     56c:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <stop_timeout_timer>
			start_timeout_timer();
     570:	0e 94 da 05 	call	0xbb4	; 0xbb4 <start_timeout_timer>
			break;
     574:	32 c0       	rjmp	.+100    	; 0x5da <__vector_2+0xca>
		}
		case 2:
		{
			setState(3);
     576:	83 e0       	ldi	r24, 0x03	; 3
     578:	0e 94 c2 03 	call	0x784	; 0x784 <setState>
			start_timeout_timer();
     57c:	0e 94 da 05 	call	0xbb4	; 0xbb4 <start_timeout_timer>
			break;
     580:	2c c0       	rjmp	.+88     	; 0x5da <__vector_2+0xca>
		}
		case 3:
		{
			if(eeprom_read_byte(0) != get_delta(1))
     582:	80 e0       	ldi	r24, 0x00	; 0
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	0e 94 00 0c 	call	0x1800	; 0x1800 <eeprom_read_byte>
     58a:	18 2f       	mov	r17, r24
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     592:	18 17       	cp	r17, r24
     594:	41 f0       	breq	.+16     	; 0x5a6 <__vector_2+0x96>
			{
				eeprom_update_byte(0, get_delta(1));
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     59c:	68 2f       	mov	r22, r24
     59e:	80 e0       	ldi	r24, 0x00	; 0
     5a0:	90 e0       	ldi	r25, 0x00	; 0
     5a2:	0e 94 08 0c 	call	0x1810	; 0x1810 <eeprom_update_byte>
			}
			setState(4);
     5a6:	84 e0       	ldi	r24, 0x04	; 4
     5a8:	0e 94 c2 03 	call	0x784	; 0x784 <setState>
			break;
     5ac:	16 c0       	rjmp	.+44     	; 0x5da <__vector_2+0xca>
		}
		case 4:
		{
			if(eeprom_read_byte(1) != get_delta(2))
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	90 e0       	ldi	r25, 0x00	; 0
     5b2:	0e 94 00 0c 	call	0x1800	; 0x1800 <eeprom_read_byte>
     5b6:	18 2f       	mov	r17, r24
     5b8:	82 e0       	ldi	r24, 0x02	; 2
     5ba:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     5be:	18 17       	cp	r17, r24
     5c0:	41 f0       	breq	.+16     	; 0x5d2 <__vector_2+0xc2>
			{
				eeprom_update_byte(1, get_delta(2));
     5c2:	82 e0       	ldi	r24, 0x02	; 2
     5c4:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     5c8:	68 2f       	mov	r22, r24
     5ca:	81 e0       	ldi	r24, 0x01	; 1
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	0e 94 08 0c 	call	0x1810	; 0x1810 <eeprom_update_byte>
			}
			setState(2);
     5d2:	82 e0       	ldi	r24, 0x02	; 2
     5d4:	0e 94 c2 03 	call	0x784	; 0x784 <setState>
			break;
     5d8:	00 00       	nop
		}
	}
	
	sei();
     5da:	78 94       	sei
     5dc:	00 00       	nop
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	ff 91       	pop	r31
     5e4:	ef 91       	pop	r30
     5e6:	bf 91       	pop	r27
     5e8:	af 91       	pop	r26
     5ea:	9f 91       	pop	r25
     5ec:	8f 91       	pop	r24
     5ee:	7f 91       	pop	r23
     5f0:	6f 91       	pop	r22
     5f2:	5f 91       	pop	r21
     5f4:	4f 91       	pop	r20
     5f6:	3f 91       	pop	r19
     5f8:	2f 91       	pop	r18
     5fa:	1f 91       	pop	r17
     5fc:	0f 90       	pop	r0
     5fe:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     602:	0f 90       	pop	r0
     604:	1f 90       	pop	r1
     606:	18 95       	reti

00000608 <main>:
static FILE mystdout = FDEV_SETUP_STREAM(uart_putchar, NULL, _FDEV_SETUP_WRITE);



int main(void)
{
     608:	cf 93       	push	r28
     60a:	df 93       	push	r29
     60c:	cd b7       	in	r28, 0x3d	; 61
     60e:	de b7       	in	r29, 0x3e	; 62
	PORTA = 0x00;
     610:	8b e3       	ldi	r24, 0x3B	; 59
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	fc 01       	movw	r30, r24
     616:	10 82       	st	Z, r1
	PORTB = 0x00;
     618:	88 e3       	ldi	r24, 0x38	; 56
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	fc 01       	movw	r30, r24
     61e:	10 82       	st	Z, r1
	
	DDRA = 0xFC;
     620:	8a e3       	ldi	r24, 0x3A	; 58
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	2c ef       	ldi	r18, 0xFC	; 252
     626:	fc 01       	movw	r30, r24
     628:	20 83       	st	Z, r18
	DDRB = 0xFF;
     62a:	87 e3       	ldi	r24, 0x37	; 55
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	2f ef       	ldi	r18, 0xFF	; 255
     630:	fc 01       	movw	r30, r24
     632:	20 83       	st	Z, r18
	DDRC |= (1<<WDI_PIN);
     634:	84 e3       	ldi	r24, 0x34	; 52
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	24 e3       	ldi	r18, 0x34	; 52
     63a:	30 e0       	ldi	r19, 0x00	; 0
     63c:	f9 01       	movw	r30, r18
     63e:	20 81       	ld	r18, Z
     640:	20 64       	ori	r18, 0x40	; 64
     642:	fc 01       	movw	r30, r24
     644:	20 83       	st	Z, r18
	DDRD |= (1<<PD5);
     646:	81 e3       	ldi	r24, 0x31	; 49
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	21 e3       	ldi	r18, 0x31	; 49
     64c:	30 e0       	ldi	r19, 0x00	; 0
     64e:	f9 01       	movw	r30, r18
     650:	20 81       	ld	r18, Z
     652:	20 62       	ori	r18, 0x20	; 32
     654:	fc 01       	movw	r30, r24
     656:	20 83       	st	Z, r18
	
	uart_init(0);
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	0e 94 72 06 	call	0xce4	; 0xce4 <uart_init>
	
	
	stdout = &mystdout;
     660:	8b e6       	ldi	r24, 0x6B	; 107
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <__iob+0x3>
     668:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <__iob+0x2>
	
	printf("startup!\n");
     66c:	8f ea       	ldi	r24, 0xAF	; 175
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	0e 94 3f 09 	call	0x127e	; 0x127e <puts>
	
	regulator_init();
     674:	0e 94 ed 03 	call	0x7da	; 0x7da <regulator_init>
	SevenSeg_init();
     678:	0e 94 49 00 	call	0x92	; 0x92 <SevenSeg_init>
	Timeout_init();
     67c:	0e 94 c4 05 	call	0xb88	; 0xb88 <Timeout_init>
	Encoder_init();
     680:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <Encoder_init>
	
	set_PWM(63);
     684:	8f e3       	ldi	r24, 0x3F	; 63
     686:	0e 94 5e 05 	call	0xabc	; 0xabc <set_PWM>
	
    /* Replace with your application code */
    while (1) 
    {
		switch(state)
     68a:	80 91 d8 00 	lds	r24, 0x00D8	; 0x8000d8 <state>
     68e:	88 2f       	mov	r24, r24
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	82 30       	cpi	r24, 0x02	; 2
     694:	91 05       	cpc	r25, r1
     696:	09 f1       	breq	.+66     	; 0x6da <main+0xd2>
     698:	83 30       	cpi	r24, 0x03	; 3
     69a:	91 05       	cpc	r25, r1
     69c:	2c f4       	brge	.+10     	; 0x6a8 <main+0xa0>
     69e:	00 97       	sbiw	r24, 0x00	; 0
     6a0:	51 f0       	breq	.+20     	; 0x6b6 <main+0xae>
     6a2:	01 97       	sbiw	r24, 0x01	; 1
     6a4:	91 f0       	breq	.+36     	; 0x6ca <main+0xc2>
     6a6:	63 c0       	rjmp	.+198    	; 0x76e <main+0x166>
     6a8:	83 30       	cpi	r24, 0x03	; 3
     6aa:	91 05       	cpc	r25, r1
     6ac:	79 f1       	breq	.+94     	; 0x70c <main+0x104>
     6ae:	04 97       	sbiw	r24, 0x04	; 4
     6b0:	09 f4       	brne	.+2      	; 0x6b4 <main+0xac>
     6b2:	41 c0       	rjmp	.+130    	; 0x736 <main+0x12e>
     6b4:	5c c0       	rjmp	.+184    	; 0x76e <main+0x166>
		{
			case 0:
			{
				if(SevenSeg_get_state() == 1)  //disable display only if it is on
     6b6:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <SevenSeg_get_state>
     6ba:	81 30       	cpi	r24, 0x01	; 1
     6bc:	11 f4       	brne	.+4      	; 0x6c2 <main+0xba>
					SevenSeg_off();		
     6be:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <SevenSeg_off>
				setState(1);
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	0e 94 c2 03 	call	0x784	; 0x784 <setState>
				break;
     6c8:	52 c0       	rjmp	.+164    	; 0x76e <main+0x166>
			}
			
			case 1:
			{
				if(SevenSeg_get_state() == 1)  //disable display only if it is on
     6ca:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <SevenSeg_get_state>
     6ce:	81 30       	cpi	r24, 0x01	; 1
     6d0:	09 f0       	breq	.+2      	; 0x6d4 <main+0xcc>
     6d2:	46 c0       	rjmp	.+140    	; 0x760 <main+0x158>
					SevenSeg_off();		
     6d4:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <SevenSeg_off>
				break;
     6d8:	43 c0       	rjmp	.+134    	; 0x760 <main+0x158>
			}
				
			case 2:
			{
				SevenSeg_set_val(1, get_temp(1));
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	0e 94 47 05 	call	0xa8e	; 0xa8e <get_temp>
     6e0:	88 2f       	mov	r24, r24
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	bc 01       	movw	r22, r24
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				SevenSeg_set_val(0, get_temp(0));
     6ec:	80 e0       	ldi	r24, 0x00	; 0
     6ee:	0e 94 47 05 	call	0xa8e	; 0xa8e <get_temp>
     6f2:	88 2f       	mov	r24, r24
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	bc 01       	movw	r22, r24
     6f8:	80 e0       	ldi	r24, 0x00	; 0
     6fa:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
     6fe:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <SevenSeg_get_state>
     702:	88 23       	and	r24, r24
     704:	79 f5       	brne	.+94     	; 0x764 <main+0x15c>
					SevenSeg_on();
     706:	0e 94 c1 01 	call	0x382	; 0x382 <SevenSeg_on>
				break;
     70a:	2c c0       	rjmp	.+88     	; 0x764 <main+0x15c>
			}
			
			case 3: 
			{
				SevenSeg_set_val(1, get_delta(1));
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     712:	88 2f       	mov	r24, r24
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	bc 01       	movw	r22, r24
     718:	81 e0       	ldi	r24, 0x01	; 1
     71a:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				SevenSeg_set_val(0, 1000); //set Kessel-display off
     71e:	68 ee       	ldi	r22, 0xE8	; 232
     720:	73 e0       	ldi	r23, 0x03	; 3
     722:	80 e0       	ldi	r24, 0x00	; 0
     724:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
     728:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <SevenSeg_get_state>
     72c:	88 23       	and	r24, r24
     72e:	e1 f4       	brne	.+56     	; 0x768 <main+0x160>
					SevenSeg_on();
     730:	0e 94 c1 01 	call	0x382	; 0x382 <SevenSeg_on>
				break;
     734:	19 c0       	rjmp	.+50     	; 0x768 <main+0x160>
			}
			
			case 4:
			{
				SevenSeg_set_val(1, 1000); //set Dach-display off
     736:	68 ee       	ldi	r22, 0xE8	; 232
     738:	73 e0       	ldi	r23, 0x03	; 3
     73a:	81 e0       	ldi	r24, 0x01	; 1
     73c:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				SevenSeg_set_val(0, get_delta(2));
     740:	82 e0       	ldi	r24, 0x02	; 2
     742:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     746:	88 2f       	mov	r24, r24
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	bc 01       	movw	r22, r24
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	0e 94 5b 00 	call	0xb6	; 0xb6 <SevenSeg_set_val>
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
     752:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <SevenSeg_get_state>
     756:	88 23       	and	r24, r24
     758:	49 f4       	brne	.+18     	; 0x76c <main+0x164>
				SevenSeg_on();
     75a:	0e 94 c1 01 	call	0x382	; 0x382 <SevenSeg_on>
				break;
     75e:	06 c0       	rjmp	.+12     	; 0x76c <main+0x164>
			
			case 1:
			{
				if(SevenSeg_get_state() == 1)  //disable display only if it is on
					SevenSeg_off();		
				break;
     760:	00 00       	nop
     762:	05 c0       	rjmp	.+10     	; 0x76e <main+0x166>
			{
				SevenSeg_set_val(1, get_temp(1));
				SevenSeg_set_val(0, get_temp(0));
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
					SevenSeg_on();
				break;
     764:	00 00       	nop
     766:	03 c0       	rjmp	.+6      	; 0x76e <main+0x166>
			{
				SevenSeg_set_val(1, get_delta(1));
				SevenSeg_set_val(0, 1000); //set Kessel-display off
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
					SevenSeg_on();
				break;
     768:	00 00       	nop
     76a:	01 c0       	rjmp	.+2      	; 0x76e <main+0x166>
			{
				SevenSeg_set_val(1, 1000); //set Dach-display off
				SevenSeg_set_val(0, get_delta(2));
				if(SevenSeg_get_state() == 0)  //enable display only if it is off
				SevenSeg_on();
				break;
     76c:	00 00       	nop
			}
		}
		
		WDI_PORT ^= (1<<WDI_PIN);
     76e:	85 e3       	ldi	r24, 0x35	; 53
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	25 e3       	ldi	r18, 0x35	; 53
     774:	30 e0       	ldi	r19, 0x00	; 0
     776:	f9 01       	movw	r30, r18
     778:	30 81       	ld	r19, Z
     77a:	20 e4       	ldi	r18, 0x40	; 64
     77c:	23 27       	eor	r18, r19
     77e:	fc 01       	movw	r30, r24
     780:	20 83       	st	Z, r18
    }
     782:	83 cf       	rjmp	.-250    	; 0x68a <main+0x82>

00000784 <setState>:
}

void setState(uint8_t s)
{
     784:	cf 93       	push	r28
     786:	df 93       	push	r29
     788:	1f 92       	push	r1
     78a:	cd b7       	in	r28, 0x3d	; 61
     78c:	de b7       	in	r29, 0x3e	; 62
     78e:	89 83       	std	Y+1, r24	; 0x01
	state = s;
     790:	89 81       	ldd	r24, Y+1	; 0x01
     792:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <state>
	printf("state -> %d\n", state);
     796:	80 91 d8 00 	lds	r24, 0x00D8	; 0x8000d8 <state>
     79a:	88 2f       	mov	r24, r24
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	29 2f       	mov	r18, r25
     7a0:	2f 93       	push	r18
     7a2:	8f 93       	push	r24
     7a4:	88 eb       	ldi	r24, 0xB8	; 184
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	89 2f       	mov	r24, r25
     7aa:	8f 93       	push	r24
     7ac:	88 eb       	ldi	r24, 0xB8	; 184
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	8f 93       	push	r24
     7b2:	0e 94 29 09 	call	0x1252	; 0x1252 <printf>
     7b6:	0f 90       	pop	r0
     7b8:	0f 90       	pop	r0
     7ba:	0f 90       	pop	r0
     7bc:	0f 90       	pop	r0
}
     7be:	00 00       	nop
     7c0:	0f 90       	pop	r0
     7c2:	df 91       	pop	r29
     7c4:	cf 91       	pop	r28
     7c6:	08 95       	ret

000007c8 <getState>:

uint8_t getState()
{
     7c8:	cf 93       	push	r28
     7ca:	df 93       	push	r29
     7cc:	cd b7       	in	r28, 0x3d	; 61
     7ce:	de b7       	in	r29, 0x3e	; 62
	return state;
     7d0:	80 91 d8 00 	lds	r24, 0x00D8	; 0x8000d8 <state>
}
     7d4:	df 91       	pop	r29
     7d6:	cf 91       	pop	r28
     7d8:	08 95       	ret

000007da <regulator_init>:
}

void disable_show_temps(void)
{
	show_temps = 0;
}
     7da:	cf 93       	push	r28
     7dc:	df 93       	push	r29
     7de:	cd b7       	in	r28, 0x3d	; 61
     7e0:	de b7       	in	r29, 0x3e	; 62
     7e2:	80 e0       	ldi	r24, 0x00	; 0
     7e4:	90 e0       	ldi	r25, 0x00	; 0
     7e6:	0e 94 00 0c 	call	0x1800	; 0x1800 <eeprom_read_byte>
     7ea:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <delta1>
     7ee:	81 e0       	ldi	r24, 0x01	; 1
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	0e 94 00 0c 	call	0x1800	; 0x1800 <eeprom_read_byte>
     7f6:	80 93 dd 00 	sts	0x00DD, r24	; 0x8000dd <delta2>
     7fa:	87 e2       	ldi	r24, 0x27	; 39
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	fc 01       	movw	r30, r24
     800:	10 82       	st	Z, r1
     802:	87 e2       	ldi	r24, 0x27	; 39
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	27 e2       	ldi	r18, 0x27	; 39
     808:	30 e0       	ldi	r19, 0x00	; 0
     80a:	f9 01       	movw	r30, r18
     80c:	20 81       	ld	r18, Z
     80e:	2f 7d       	andi	r18, 0xDF	; 223
     810:	fc 01       	movw	r30, r24
     812:	20 83       	st	Z, r18
     814:	86 e2       	ldi	r24, 0x26	; 38
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	26 e2       	ldi	r18, 0x26	; 38
     81a:	30 e0       	ldi	r19, 0x00	; 0
     81c:	f9 01       	movw	r30, r18
     81e:	20 81       	ld	r18, Z
     820:	20 68       	ori	r18, 0x80	; 128
     822:	fc 01       	movw	r30, r24
     824:	20 83       	st	Z, r18
     826:	85 e4       	ldi	r24, 0x45	; 69
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	25 e4       	ldi	r18, 0x45	; 69
     82c:	30 e0       	ldi	r19, 0x00	; 0
     82e:	f9 01       	movw	r30, r18
     830:	20 81       	ld	r18, Z
     832:	2f 66       	ori	r18, 0x6F	; 111
     834:	fc 01       	movw	r30, r24
     836:	20 83       	st	Z, r18
     838:	89 e5       	ldi	r24, 0x59	; 89
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	29 e5       	ldi	r18, 0x59	; 89
     83e:	30 e0       	ldi	r19, 0x00	; 0
     840:	f9 01       	movw	r30, r18
     842:	20 81       	ld	r18, Z
     844:	20 64       	ori	r18, 0x40	; 64
     846:	fc 01       	movw	r30, r24
     848:	20 83       	st	Z, r18
     84a:	81 e3       	ldi	r24, 0x31	; 49
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	21 e3       	ldi	r18, 0x31	; 49
     850:	30 e0       	ldi	r19, 0x00	; 0
     852:	f9 01       	movw	r30, r18
     854:	20 81       	ld	r18, Z
     856:	20 68       	ori	r18, 0x80	; 128
     858:	fc 01       	movw	r30, r24
     85a:	20 83       	st	Z, r18
     85c:	78 94       	sei
     85e:	00 00       	nop
     860:	df 91       	pop	r29
     862:	cf 91       	pop	r28
     864:	08 95       	ret

00000866 <inc_delta>:

void inc_delta(uint8_t i_)
{
     866:	cf 93       	push	r28
     868:	df 93       	push	r29
     86a:	1f 92       	push	r1
     86c:	cd b7       	in	r28, 0x3d	; 61
     86e:	de b7       	in	r29, 0x3e	; 62
     870:	89 83       	std	Y+1, r24	; 0x01
	if(i_==1)
     872:	89 81       	ldd	r24, Y+1	; 0x01
     874:	81 30       	cpi	r24, 0x01	; 1
     876:	49 f4       	brne	.+18     	; 0x88a <inc_delta+0x24>
	{
		if(delta1<100)
     878:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <delta1>
     87c:	84 36       	cpi	r24, 0x64	; 100
     87e:	28 f4       	brcc	.+10     	; 0x88a <inc_delta+0x24>
			delta1++;
     880:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <delta1>
     884:	8f 5f       	subi	r24, 0xFF	; 255
     886:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <delta1>
	}
	
	if(i_==2)
     88a:	89 81       	ldd	r24, Y+1	; 0x01
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	49 f4       	brne	.+18     	; 0x8a2 <inc_delta+0x3c>
	{
		if(delta2<100)
     890:	80 91 dd 00 	lds	r24, 0x00DD	; 0x8000dd <delta2>
     894:	84 36       	cpi	r24, 0x64	; 100
     896:	28 f4       	brcc	.+10     	; 0x8a2 <inc_delta+0x3c>
			delta2++;
     898:	80 91 dd 00 	lds	r24, 0x00DD	; 0x8000dd <delta2>
     89c:	8f 5f       	subi	r24, 0xFF	; 255
     89e:	80 93 dd 00 	sts	0x00DD, r24	; 0x8000dd <delta2>
	}			
}
     8a2:	00 00       	nop
     8a4:	0f 90       	pop	r0
     8a6:	df 91       	pop	r29
     8a8:	cf 91       	pop	r28
     8aa:	08 95       	ret

000008ac <dec_delta>:

void dec_delta(uint8_t i_)
{
     8ac:	cf 93       	push	r28
     8ae:	df 93       	push	r29
     8b0:	1f 92       	push	r1
     8b2:	cd b7       	in	r28, 0x3d	; 61
     8b4:	de b7       	in	r29, 0x3e	; 62
     8b6:	89 83       	std	Y+1, r24	; 0x01
	if(i_==1)
     8b8:	89 81       	ldd	r24, Y+1	; 0x01
     8ba:	81 30       	cpi	r24, 0x01	; 1
     8bc:	49 f4       	brne	.+18     	; 0x8d0 <dec_delta+0x24>
	{
		if(delta1>0)
     8be:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <delta1>
     8c2:	88 23       	and	r24, r24
     8c4:	29 f0       	breq	.+10     	; 0x8d0 <dec_delta+0x24>
			delta1--;
     8c6:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <delta1>
     8ca:	81 50       	subi	r24, 0x01	; 1
     8cc:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <delta1>
	}
	
	if(i_==2)
     8d0:	89 81       	ldd	r24, Y+1	; 0x01
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	49 f4       	brne	.+18     	; 0x8e8 <dec_delta+0x3c>
	{
		if(delta2>0)
     8d6:	80 91 dd 00 	lds	r24, 0x00DD	; 0x8000dd <delta2>
     8da:	88 23       	and	r24, r24
     8dc:	29 f0       	breq	.+10     	; 0x8e8 <dec_delta+0x3c>
			delta2--;
     8de:	80 91 dd 00 	lds	r24, 0x00DD	; 0x8000dd <delta2>
     8e2:	81 50       	subi	r24, 0x01	; 1
     8e4:	80 93 dd 00 	sts	0x00DD, r24	; 0x8000dd <delta2>
	}
}
     8e8:	00 00       	nop
     8ea:	0f 90       	pop	r0
     8ec:	df 91       	pop	r29
     8ee:	cf 91       	pop	r28
     8f0:	08 95       	ret

000008f2 <get_delta>:

uint8_t get_delta(uint8_t i_)
{
     8f2:	cf 93       	push	r28
     8f4:	df 93       	push	r29
     8f6:	1f 92       	push	r1
     8f8:	cd b7       	in	r28, 0x3d	; 61
     8fa:	de b7       	in	r29, 0x3e	; 62
     8fc:	89 83       	std	Y+1, r24	; 0x01
	if(i_==1)
     8fe:	89 81       	ldd	r24, Y+1	; 0x01
     900:	81 30       	cpi	r24, 0x01	; 1
     902:	19 f4       	brne	.+6      	; 0x90a <get_delta+0x18>
	{
		return delta1;
     904:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <delta1>
     908:	06 c0       	rjmp	.+12     	; 0x916 <get_delta+0x24>
	}
	if(i_==2)
     90a:	89 81       	ldd	r24, Y+1	; 0x01
     90c:	82 30       	cpi	r24, 0x02	; 2
     90e:	19 f4       	brne	.+6      	; 0x916 <get_delta+0x24>
	{
		return delta2;
     910:	80 91 dd 00 	lds	r24, 0x00DD	; 0x8000dd <delta2>
     914:	00 c0       	rjmp	.+0      	; 0x916 <get_delta+0x24>
	}
}
     916:	0f 90       	pop	r0
     918:	df 91       	pop	r29
     91a:	cf 91       	pop	r28
     91c:	08 95       	ret

0000091e <measure_temp>:


//sensor: 1=dach; 0=kessel
uint8_t measure_temp(uint8_t sensor)
{
     91e:	cf 92       	push	r12
     920:	df 92       	push	r13
     922:	ef 92       	push	r14
     924:	ff 92       	push	r15
     926:	cf 93       	push	r28
     928:	df 93       	push	r29
     92a:	cd b7       	in	r28, 0x3d	; 61
     92c:	de b7       	in	r29, 0x3e	; 62
     92e:	2c 97       	sbiw	r28, 0x0c	; 12
     930:	0f b6       	in	r0, 0x3f	; 63
     932:	f8 94       	cli
     934:	de bf       	out	0x3e, r29	; 62
     936:	0f be       	out	0x3f, r0	; 63
     938:	cd bf       	out	0x3d, r28	; 61
     93a:	8c 87       	std	Y+12, r24	; 0x0c
	ADMUX &= ~0x1F;							//clear MUX4:0
     93c:	87 e2       	ldi	r24, 0x27	; 39
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	27 e2       	ldi	r18, 0x27	; 39
     942:	30 e0       	ldi	r19, 0x00	; 0
     944:	f9 01       	movw	r30, r18
     946:	20 81       	ld	r18, Z
     948:	20 7e       	andi	r18, 0xE0	; 224
     94a:	fc 01       	movw	r30, r24
     94c:	20 83       	st	Z, r18
	
	if(sensor == 0)
     94e:	8c 85       	ldd	r24, Y+12	; 0x0c
     950:	88 23       	and	r24, r24
     952:	49 f4       	brne	.+18     	; 0x966 <measure_temp+0x48>
		ADMUX |= (1<<MUX0);					//set ADC to CH1. If CH2 has to be sampled MUX[4:0] is alreadyy 0, because it was rsetted above
     954:	87 e2       	ldi	r24, 0x27	; 39
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	27 e2       	ldi	r18, 0x27	; 39
     95a:	30 e0       	ldi	r19, 0x00	; 0
     95c:	f9 01       	movw	r30, r18
     95e:	20 81       	ld	r18, Z
     960:	21 60       	ori	r18, 0x01	; 1
     962:	fc 01       	movw	r30, r24
     964:	20 83       	st	Z, r18
		
	ADCSRA |= (1<<ADSC);					//start conversion
     966:	86 e2       	ldi	r24, 0x26	; 38
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	26 e2       	ldi	r18, 0x26	; 38
     96c:	30 e0       	ldi	r19, 0x00	; 0
     96e:	f9 01       	movw	r30, r18
     970:	20 81       	ld	r18, Z
     972:	20 64       	ori	r18, 0x40	; 64
     974:	fc 01       	movw	r30, r24
     976:	20 83       	st	Z, r18
	
	while( (ADCSRA & (1<<ADSC)) > 0 )		//wait for end of conversion
     978:	00 00       	nop
     97a:	86 e2       	ldi	r24, 0x26	; 38
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	fc 01       	movw	r30, r24
     980:	80 81       	ld	r24, Z
     982:	88 2f       	mov	r24, r24
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	80 74       	andi	r24, 0x40	; 64
     988:	99 27       	eor	r25, r25
     98a:	18 16       	cp	r1, r24
     98c:	19 06       	cpc	r1, r25
     98e:	ac f3       	brlt	.-22     	; 0x97a <measure_temp+0x5c>
	{
	}
	
	uint16_t adc_val = ADCL;				//get conversion result low-byte
     990:	84 e2       	ldi	r24, 0x24	; 36
     992:	90 e0       	ldi	r25, 0x00	; 0
     994:	fc 01       	movw	r30, r24
     996:	80 81       	ld	r24, Z
     998:	88 2f       	mov	r24, r24
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	9a 83       	std	Y+2, r25	; 0x02
     99e:	89 83       	std	Y+1, r24	; 0x01
	adc_val += (ADCH<<8);					//and high-byte
     9a0:	85 e2       	ldi	r24, 0x25	; 37
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	fc 01       	movw	r30, r24
     9a6:	80 81       	ld	r24, Z
     9a8:	88 2f       	mov	r24, r24
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	98 2f       	mov	r25, r24
     9ae:	88 27       	eor	r24, r24
     9b0:	9c 01       	movw	r18, r24
     9b2:	89 81       	ldd	r24, Y+1	; 0x01
     9b4:	9a 81       	ldd	r25, Y+2	; 0x02
     9b6:	82 0f       	add	r24, r18
     9b8:	93 1f       	adc	r25, r19
     9ba:	9a 83       	std	Y+2, r25	; 0x02
     9bc:	89 83       	std	Y+1, r24	; 0x01
	
	
	float voltage = adc_val * 4.854e-3f;									//get voltage from ADC-values
     9be:	89 81       	ldd	r24, Y+1	; 0x01
     9c0:	9a 81       	ldd	r25, Y+2	; 0x02
     9c2:	cc 01       	movw	r24, r24
     9c4:	a0 e0       	ldi	r26, 0x00	; 0
     9c6:	b0 e0       	ldi	r27, 0x00	; 0
     9c8:	bc 01       	movw	r22, r24
     9ca:	cd 01       	movw	r24, r26
     9cc:	0e 94 d2 07 	call	0xfa4	; 0xfa4 <__floatunsisf>
     9d0:	dc 01       	movw	r26, r24
     9d2:	cb 01       	movw	r24, r22
     9d4:	2e e4       	ldi	r18, 0x4E	; 78
     9d6:	3e e0       	ldi	r19, 0x0E	; 14
     9d8:	4f e9       	ldi	r20, 0x9F	; 159
     9da:	5b e3       	ldi	r21, 0x3B	; 59
     9dc:	bc 01       	movw	r22, r24
     9de:	cd 01       	movw	r24, r26
     9e0:	0e 94 60 08 	call	0x10c0	; 0x10c0 <__mulsf3>
     9e4:	dc 01       	movw	r26, r24
     9e6:	cb 01       	movw	r24, r22
     9e8:	8b 83       	std	Y+3, r24	; 0x03
     9ea:	9c 83       	std	Y+4, r25	; 0x04
     9ec:	ad 83       	std	Y+5, r26	; 0x05
     9ee:	be 83       	std	Y+6, r27	; 0x06
//	
	float temp_f = (7382.06f - voltage*2751.75f)/(voltage - 29.323f);		//get temperature from voltage	
     9f0:	20 e0       	ldi	r18, 0x00	; 0
     9f2:	3c ef       	ldi	r19, 0xFC	; 252
     9f4:	4b e2       	ldi	r20, 0x2B	; 43
     9f6:	55 e4       	ldi	r21, 0x45	; 69
     9f8:	6b 81       	ldd	r22, Y+3	; 0x03
     9fa:	7c 81       	ldd	r23, Y+4	; 0x04
     9fc:	8d 81       	ldd	r24, Y+5	; 0x05
     9fe:	9e 81       	ldd	r25, Y+6	; 0x06
     a00:	0e 94 60 08 	call	0x10c0	; 0x10c0 <__mulsf3>
     a04:	dc 01       	movw	r26, r24
     a06:	cb 01       	movw	r24, r22
     a08:	9c 01       	movw	r18, r24
     a0a:	ad 01       	movw	r20, r26
     a0c:	6b e7       	ldi	r22, 0x7B	; 123
     a0e:	70 eb       	ldi	r23, 0xB0	; 176
     a10:	86 ee       	ldi	r24, 0xE6	; 230
     a12:	95 e4       	ldi	r25, 0x45	; 69
     a14:	0e 94 c4 06 	call	0xd88	; 0xd88 <__subsf3>
     a18:	dc 01       	movw	r26, r24
     a1a:	cb 01       	movw	r24, r22
     a1c:	6c 01       	movw	r12, r24
     a1e:	7d 01       	movw	r14, r26
     a20:	21 e8       	ldi	r18, 0x81	; 129
     a22:	35 e9       	ldi	r19, 0x95	; 149
     a24:	4a ee       	ldi	r20, 0xEA	; 234
     a26:	51 e4       	ldi	r21, 0x41	; 65
     a28:	6b 81       	ldd	r22, Y+3	; 0x03
     a2a:	7c 81       	ldd	r23, Y+4	; 0x04
     a2c:	8d 81       	ldd	r24, Y+5	; 0x05
     a2e:	9e 81       	ldd	r25, Y+6	; 0x06
     a30:	0e 94 c4 06 	call	0xd88	; 0xd88 <__subsf3>
     a34:	dc 01       	movw	r26, r24
     a36:	cb 01       	movw	r24, r22
     a38:	9c 01       	movw	r18, r24
     a3a:	ad 01       	movw	r20, r26
     a3c:	c7 01       	movw	r24, r14
     a3e:	b6 01       	movw	r22, r12
     a40:	0e 94 31 07 	call	0xe62	; 0xe62 <__divsf3>
     a44:	dc 01       	movw	r26, r24
     a46:	cb 01       	movw	r24, r22
     a48:	8f 83       	std	Y+7, r24	; 0x07
     a4a:	98 87       	std	Y+8, r25	; 0x08
     a4c:	a9 87       	std	Y+9, r26	; 0x09
     a4e:	ba 87       	std	Y+10, r27	; 0x0a
	uint8_t temp = (uint8_t) roundf( temp_f );								//round temperature and cast it to int
     a50:	8f 81       	ldd	r24, Y+7	; 0x07
     a52:	98 85       	ldd	r25, Y+8	; 0x08
     a54:	a9 85       	ldd	r26, Y+9	; 0x09
     a56:	ba 85       	ldd	r27, Y+10	; 0x0a
     a58:	bc 01       	movw	r22, r24
     a5a:	cd 01       	movw	r24, r26
     a5c:	0e 94 cd 08 	call	0x119a	; 0x119a <round>
     a60:	dc 01       	movw	r26, r24
     a62:	cb 01       	movw	r24, r22
     a64:	bc 01       	movw	r22, r24
     a66:	cd 01       	movw	r24, r26
     a68:	0e 94 a3 07 	call	0xf46	; 0xf46 <__fixunssfsi>
     a6c:	dc 01       	movw	r26, r24
     a6e:	cb 01       	movw	r24, r22
     a70:	8b 87       	std	Y+11, r24	; 0x0b
//	int16_t nenner = 7400 - adc_val*13;
	
//	uint8_t temp = (uint8_t)roundf(nenner / (adc_val*0.0049f -29));

	
	return temp;
     a72:	8b 85       	ldd	r24, Y+11	; 0x0b
}
     a74:	2c 96       	adiw	r28, 0x0c	; 12
     a76:	0f b6       	in	r0, 0x3f	; 63
     a78:	f8 94       	cli
     a7a:	de bf       	out	0x3e, r29	; 62
     a7c:	0f be       	out	0x3f, r0	; 63
     a7e:	cd bf       	out	0x3d, r28	; 61
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
     a84:	ff 90       	pop	r15
     a86:	ef 90       	pop	r14
     a88:	df 90       	pop	r13
     a8a:	cf 90       	pop	r12
     a8c:	08 95       	ret

00000a8e <get_temp>:

//sensor: 1=dach; 0=kessel
uint8_t get_temp(uint8_t sensor)
{
     a8e:	cf 93       	push	r28
     a90:	df 93       	push	r29
     a92:	1f 92       	push	r1
     a94:	cd b7       	in	r28, 0x3d	; 61
     a96:	de b7       	in	r29, 0x3e	; 62
     a98:	89 83       	std	Y+1, r24	; 0x01
	if(sensor == 1)
     a9a:	89 81       	ldd	r24, Y+1	; 0x01
     a9c:	81 30       	cpi	r24, 0x01	; 1
     a9e:	19 f4       	brne	.+6      	; 0xaa6 <get_temp+0x18>
		return temp_dach;
     aa0:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <temp_dach>
     aa4:	07 c0       	rjmp	.+14     	; 0xab4 <get_temp+0x26>
	else if(sensor == 0)
     aa6:	89 81       	ldd	r24, Y+1	; 0x01
     aa8:	88 23       	and	r24, r24
     aaa:	19 f4       	brne	.+6      	; 0xab2 <get_temp+0x24>
		return temp_kessel;
     aac:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <temp_kessel>
     ab0:	01 c0       	rjmp	.+2      	; 0xab4 <get_temp+0x26>
	else
		return 255;
     ab2:	8f ef       	ldi	r24, 0xFF	; 255
}
     ab4:	0f 90       	pop	r0
     ab6:	df 91       	pop	r29
     ab8:	cf 91       	pop	r28
     aba:	08 95       	ret

00000abc <set_PWM>:


//sets duty cycle; 0-255
void set_PWM(uint8_t duty)
{
     abc:	cf 93       	push	r28
     abe:	df 93       	push	r29
     ac0:	1f 92       	push	r1
     ac2:	cd b7       	in	r28, 0x3d	; 61
     ac4:	de b7       	in	r29, 0x3e	; 62
     ac6:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = duty;
     ac8:	83 e4       	ldi	r24, 0x43	; 67
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	29 81       	ldd	r18, Y+1	; 0x01
     ace:	fc 01       	movw	r30, r24
     ad0:	20 83       	st	Z, r18
}
     ad2:	00 00       	nop
     ad4:	0f 90       	pop	r0
     ad6:	df 91       	pop	r29
     ad8:	cf 91       	pop	r28
     ada:	08 95       	ret

00000adc <__vector_5>:



ISR(TIMER2_OVF_vect)
{
     adc:	1f 92       	push	r1
     ade:	0f 92       	push	r0
     ae0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     ae4:	0f 92       	push	r0
     ae6:	11 24       	eor	r1, r1
     ae8:	2f 93       	push	r18
     aea:	3f 93       	push	r19
     aec:	4f 93       	push	r20
     aee:	5f 93       	push	r21
     af0:	6f 93       	push	r22
     af2:	7f 93       	push	r23
     af4:	8f 93       	push	r24
     af6:	9f 93       	push	r25
     af8:	af 93       	push	r26
     afa:	bf 93       	push	r27
     afc:	ef 93       	push	r30
     afe:	ff 93       	push	r31
     b00:	cf 93       	push	r28
     b02:	df 93       	push	r29
     b04:	cd b7       	in	r28, 0x3d	; 61
     b06:	de b7       	in	r29, 0x3e	; 62
	cli();
     b08:	f8 94       	cli
	
	if(loop_cnt < 62) //if 2s are not passed
     b0a:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <loop_cnt>
     b0e:	8e 33       	cpi	r24, 0x3E	; 62
     b10:	30 f4       	brcc	.+12     	; 0xb1e <__vector_5+0x42>
	{
		loop_cnt++;
     b12:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <loop_cnt>
     b16:	8f 5f       	subi	r24, 0xFF	; 255
     b18:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <loop_cnt>
     b1c:	16 c0       	rjmp	.+44     	; 0xb4a <__vector_5+0x6e>
	}
	
	else	//if it is time to work...
	{
		PORTD ^= (1<<PD5);
     b1e:	82 e3       	ldi	r24, 0x32	; 50
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	22 e3       	ldi	r18, 0x32	; 50
     b24:	30 e0       	ldi	r19, 0x00	; 0
     b26:	f9 01       	movw	r30, r18
     b28:	30 81       	ld	r19, Z
     b2a:	20 e2       	ldi	r18, 0x20	; 32
     b2c:	23 27       	eor	r18, r19
     b2e:	fc 01       	movw	r30, r24
     b30:	20 83       	st	Z, r18

		temp_dach   = measure_temp(1);
     b32:	81 e0       	ldi	r24, 0x01	; 1
     b34:	0e 94 8f 04 	call	0x91e	; 0x91e <measure_temp>
     b38:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <temp_dach>
		temp_kessel = measure_temp(0);
     b3c:	80 e0       	ldi	r24, 0x00	; 0
     b3e:	0e 94 8f 04 	call	0x91e	; 0x91e <measure_temp>
     b42:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <temp_kessel>
		
		loop_cnt = 0;
     b46:	10 92 db 00 	sts	0x00DB, r1	; 0x8000db <loop_cnt>
	}
	
	
	TIFR &= ~(1<<TOV2);			//clear flag
     b4a:	88 e5       	ldi	r24, 0x58	; 88
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	28 e5       	ldi	r18, 0x58	; 88
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	f9 01       	movw	r30, r18
     b54:	20 81       	ld	r18, Z
     b56:	2f 7b       	andi	r18, 0xBF	; 191
     b58:	fc 01       	movw	r30, r24
     b5a:	20 83       	st	Z, r18
		
	sei();
     b5c:	78 94       	sei
     b5e:	00 00       	nop
     b60:	df 91       	pop	r29
     b62:	cf 91       	pop	r28
     b64:	ff 91       	pop	r31
     b66:	ef 91       	pop	r30
     b68:	bf 91       	pop	r27
     b6a:	af 91       	pop	r26
     b6c:	9f 91       	pop	r25
     b6e:	8f 91       	pop	r24
     b70:	7f 91       	pop	r23
     b72:	6f 91       	pop	r22
     b74:	5f 91       	pop	r21
     b76:	4f 91       	pop	r20
     b78:	3f 91       	pop	r19
     b7a:	2f 91       	pop	r18
     b7c:	0f 90       	pop	r0
     b7e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     b82:	0f 90       	pop	r0
     b84:	1f 90       	pop	r1
     b86:	18 95       	reti

00000b88 <Timeout_init>:
#include "main.h"
#include "regulator.h"
#include "uart.h"

void Timeout_init()
{
     b88:	cf 93       	push	r28
     b8a:	df 93       	push	r29
     b8c:	cd b7       	in	r28, 0x3d	; 61
     b8e:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
     b90:	8f e4       	ldi	r24, 0x4F	; 79
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	fc 01       	movw	r30, r24
     b96:	10 82       	st	Z, r1
	
	TIMSK |= (1<<TOIE1);			//enable overflow-event
     b98:	89 e5       	ldi	r24, 0x59	; 89
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	29 e5       	ldi	r18, 0x59	; 89
     b9e:	30 e0       	ldi	r19, 0x00	; 0
     ba0:	f9 01       	movw	r30, r18
     ba2:	20 81       	ld	r18, Z
     ba4:	24 60       	ori	r18, 0x04	; 4
     ba6:	fc 01       	movw	r30, r24
     ba8:	20 83       	st	Z, r18
	sei();
     baa:	78 94       	sei
}
     bac:	00 00       	nop
     bae:	df 91       	pop	r29
     bb0:	cf 91       	pop	r28
     bb2:	08 95       	ret

00000bb4 <start_timeout_timer>:
void start_timeout_timer()
{
     bb4:	cf 93       	push	r28
     bb6:	df 93       	push	r29
     bb8:	cd b7       	in	r28, 0x3d	; 61
     bba:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;						 //reset timer counter value
     bbc:	8c e4       	ldi	r24, 0x4C	; 76
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	fc 01       	movw	r30, r24
     bc2:	11 82       	std	Z+1, r1	; 0x01
     bc4:	10 82       	st	Z, r1
	TCCR1B = (1<<CS12) | (1<<CS10);  //start timer at prescaler /1024
     bc6:	8e e4       	ldi	r24, 0x4E	; 78
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	25 e0       	ldi	r18, 0x05	; 5
     bcc:	fc 01       	movw	r30, r24
     bce:	20 83       	st	Z, r18
}
     bd0:	00 00       	nop
     bd2:	df 91       	pop	r29
     bd4:	cf 91       	pop	r28
     bd6:	08 95       	ret

00000bd8 <stop_timeout_timer>:

void stop_timeout_timer()
{
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
	TCCR1B &= ~((1<<CS12) | (1<<CS10)); //stop timer
     be0:	8e e4       	ldi	r24, 0x4E	; 78
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	2e e4       	ldi	r18, 0x4E	; 78
     be6:	30 e0       	ldi	r19, 0x00	; 0
     be8:	f9 01       	movw	r30, r18
     bea:	20 81       	ld	r18, Z
     bec:	2a 7f       	andi	r18, 0xFA	; 250
     bee:	fc 01       	movw	r30, r24
     bf0:	20 83       	st	Z, r18
}
     bf2:	00 00       	nop
     bf4:	df 91       	pop	r29
     bf6:	cf 91       	pop	r28
     bf8:	08 95       	ret

00000bfa <__vector_9>:



//timeouted
ISR(TIMER1_OVF_vect)
{	
     bfa:	1f 92       	push	r1
     bfc:	0f 92       	push	r0
     bfe:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     c02:	0f 92       	push	r0
     c04:	11 24       	eor	r1, r1
     c06:	1f 93       	push	r17
     c08:	2f 93       	push	r18
     c0a:	3f 93       	push	r19
     c0c:	4f 93       	push	r20
     c0e:	5f 93       	push	r21
     c10:	6f 93       	push	r22
     c12:	7f 93       	push	r23
     c14:	8f 93       	push	r24
     c16:	9f 93       	push	r25
     c18:	af 93       	push	r26
     c1a:	bf 93       	push	r27
     c1c:	ef 93       	push	r30
     c1e:	ff 93       	push	r31
     c20:	cf 93       	push	r28
     c22:	df 93       	push	r29
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
	cli();
     c28:	f8 94       	cli
	
	if((getState() == 3) && (eeprom_read_byte(0) != get_delta(0)))
     c2a:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <getState>
     c2e:	83 30       	cpi	r24, 0x03	; 3
     c30:	91 f4       	brne	.+36     	; 0xc56 <__vector_9+0x5c>
     c32:	80 e0       	ldi	r24, 0x00	; 0
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	0e 94 00 0c 	call	0x1800	; 0x1800 <eeprom_read_byte>
     c3a:	18 2f       	mov	r17, r24
     c3c:	80 e0       	ldi	r24, 0x00	; 0
     c3e:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     c42:	18 17       	cp	r17, r24
     c44:	41 f0       	breq	.+16     	; 0xc56 <__vector_9+0x5c>
	{
		eeprom_update_byte((uint8_t*)(0), (uint8_t)get_delta(0));
     c46:	80 e0       	ldi	r24, 0x00	; 0
     c48:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     c4c:	68 2f       	mov	r22, r24
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	0e 94 08 0c 	call	0x1810	; 0x1810 <eeprom_update_byte>
	}
	
	if((getState() == 4) && (eeprom_read_byte(1) != get_delta(1)))
     c56:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <getState>
     c5a:	84 30       	cpi	r24, 0x04	; 4
     c5c:	91 f4       	brne	.+36     	; 0xc82 <__vector_9+0x88>
     c5e:	81 e0       	ldi	r24, 0x01	; 1
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	0e 94 00 0c 	call	0x1800	; 0x1800 <eeprom_read_byte>
     c66:	18 2f       	mov	r17, r24
     c68:	81 e0       	ldi	r24, 0x01	; 1
     c6a:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     c6e:	18 17       	cp	r17, r24
     c70:	41 f0       	breq	.+16     	; 0xc82 <__vector_9+0x88>
	{
		eeprom_update_byte((uint8_t*)(1), (uint8_t)get_delta(1));
     c72:	81 e0       	ldi	r24, 0x01	; 1
     c74:	0e 94 79 04 	call	0x8f2	; 0x8f2 <get_delta>
     c78:	68 2f       	mov	r22, r24
     c7a:	81 e0       	ldi	r24, 0x01	; 1
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	0e 94 08 0c 	call	0x1810	; 0x1810 <eeprom_update_byte>
	}
	
	setState(1);
     c82:	81 e0       	ldi	r24, 0x01	; 1
     c84:	0e 94 c2 03 	call	0x784	; 0x784 <setState>
	
	TCCR1B &= ~((1<<CS12) | (1<<CS10)); //stop timer
     c88:	8e e4       	ldi	r24, 0x4E	; 78
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	2e e4       	ldi	r18, 0x4E	; 78
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	f9 01       	movw	r30, r18
     c92:	20 81       	ld	r18, Z
     c94:	2a 7f       	andi	r18, 0xFA	; 250
     c96:	fc 01       	movw	r30, r24
     c98:	20 83       	st	Z, r18
	TCNT1 = 0;						   //resetting counter register
     c9a:	8c e4       	ldi	r24, 0x4C	; 76
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	fc 01       	movw	r30, r24
     ca0:	11 82       	std	Z+1, r1	; 0x01
     ca2:	10 82       	st	Z, r1
	
	
	TIFR &= ~(1<<TOV1);
     ca4:	88 e5       	ldi	r24, 0x58	; 88
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	28 e5       	ldi	r18, 0x58	; 88
     caa:	30 e0       	ldi	r19, 0x00	; 0
     cac:	f9 01       	movw	r30, r18
     cae:	20 81       	ld	r18, Z
     cb0:	2b 7f       	andi	r18, 0xFB	; 251
     cb2:	fc 01       	movw	r30, r24
     cb4:	20 83       	st	Z, r18
	sei();
     cb6:	78 94       	sei
     cb8:	00 00       	nop
     cba:	df 91       	pop	r29
     cbc:	cf 91       	pop	r28
     cbe:	ff 91       	pop	r31
     cc0:	ef 91       	pop	r30
     cc2:	bf 91       	pop	r27
     cc4:	af 91       	pop	r26
     cc6:	9f 91       	pop	r25
     cc8:	8f 91       	pop	r24
     cca:	7f 91       	pop	r23
     ccc:	6f 91       	pop	r22
     cce:	5f 91       	pop	r21
     cd0:	4f 91       	pop	r20
     cd2:	3f 91       	pop	r19
     cd4:	2f 91       	pop	r18
     cd6:	1f 91       	pop	r17
     cd8:	0f 90       	pop	r0
     cda:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     cde:	0f 90       	pop	r0
     ce0:	1f 90       	pop	r1
     ce2:	18 95       	reti

00000ce4 <uart_init>:
#include <avr/io.h>
#include <stdio.h>


void uart_init()
{
     ce4:	cf 93       	push	r28
     ce6:	df 93       	push	r29
     ce8:	cd b7       	in	r28, 0x3d	; 61
     cea:	de b7       	in	r29, 0x3e	; 62
	UCSRB |= (1<<RXEN) | (1<<TXEN);  //enable receive and transmit
     cec:	8a e2       	ldi	r24, 0x2A	; 42
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	2a e2       	ldi	r18, 0x2A	; 42
     cf2:	30 e0       	ldi	r19, 0x00	; 0
     cf4:	f9 01       	movw	r30, r18
     cf6:	20 81       	ld	r18, Z
     cf8:	28 61       	ori	r18, 0x18	; 24
     cfa:	fc 01       	movw	r30, r24
     cfc:	20 83       	st	Z, r18
	UBRRL = 51;						 //setting datarate to 9600 baud/s
     cfe:	89 e2       	ldi	r24, 0x29	; 41
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	23 e3       	ldi	r18, 0x33	; 51
     d04:	fc 01       	movw	r30, r24
     d06:	20 83       	st	Z, r18

	UCSRB |= (1<<RXEN) | (1<<TXEN);
     d08:	8a e2       	ldi	r24, 0x2A	; 42
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	2a e2       	ldi	r18, 0x2A	; 42
     d0e:	30 e0       	ldi	r19, 0x00	; 0
     d10:	f9 01       	movw	r30, r18
     d12:	20 81       	ld	r18, Z
     d14:	28 61       	ori	r18, 0x18	; 24
     d16:	fc 01       	movw	r30, r24
     d18:	20 83       	st	Z, r18

	UCSRC |= (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0);
     d1a:	80 e4       	ldi	r24, 0x40	; 64
     d1c:	90 e0       	ldi	r25, 0x00	; 0
     d1e:	20 e4       	ldi	r18, 0x40	; 64
     d20:	30 e0       	ldi	r19, 0x00	; 0
     d22:	f9 01       	movw	r30, r18
     d24:	20 81       	ld	r18, Z
     d26:	26 68       	ori	r18, 0x86	; 134
     d28:	fc 01       	movw	r30, r24
     d2a:	20 83       	st	Z, r18
}
     d2c:	00 00       	nop
     d2e:	df 91       	pop	r29
     d30:	cf 91       	pop	r28
     d32:	08 95       	ret

00000d34 <uart_putchar>:


int uart_putchar(char c, FILE *stream)
{
     d34:	cf 93       	push	r28
     d36:	df 93       	push	r29
     d38:	00 d0       	rcall	.+0      	; 0xd3a <uart_putchar+0x6>
     d3a:	1f 92       	push	r1
     d3c:	cd b7       	in	r28, 0x3d	; 61
     d3e:	de b7       	in	r29, 0x3e	; 62
     d40:	89 83       	std	Y+1, r24	; 0x01
     d42:	7b 83       	std	Y+3, r23	; 0x03
     d44:	6a 83       	std	Y+2, r22	; 0x02
	if(c=='\n')
     d46:	89 81       	ldd	r24, Y+1	; 0x01
     d48:	8a 30       	cpi	r24, 0x0A	; 10
     d4a:	31 f4       	brne	.+12     	; 0xd58 <uart_putchar+0x24>
		uart_putchar('\r', stream);
     d4c:	8a 81       	ldd	r24, Y+2	; 0x02
     d4e:	9b 81       	ldd	r25, Y+3	; 0x03
     d50:	bc 01       	movw	r22, r24
     d52:	8d e0       	ldi	r24, 0x0D	; 13
     d54:	0e 94 9a 06 	call	0xd34	; 0xd34 <uart_putchar>
		
		
	while( (UCSRA & (1<<UDRE)) ==0 )
     d58:	00 00       	nop
     d5a:	8b e2       	ldi	r24, 0x2B	; 43
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	fc 01       	movw	r30, r24
     d60:	80 81       	ld	r24, Z
     d62:	88 2f       	mov	r24, r24
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	80 72       	andi	r24, 0x20	; 32
     d68:	99 27       	eor	r25, r25
     d6a:	89 2b       	or	r24, r25
     d6c:	b1 f3       	breq	.-20     	; 0xd5a <uart_putchar+0x26>
	{
	}
		
	UDR = c;
     d6e:	8c e2       	ldi	r24, 0x2C	; 44
     d70:	90 e0       	ldi	r25, 0x00	; 0
     d72:	29 81       	ldd	r18, Y+1	; 0x01
     d74:	fc 01       	movw	r30, r24
     d76:	20 83       	st	Z, r18
	
	return 0;
     d78:	80 e0       	ldi	r24, 0x00	; 0
     d7a:	90 e0       	ldi	r25, 0x00	; 0
}
     d7c:	0f 90       	pop	r0
     d7e:	0f 90       	pop	r0
     d80:	0f 90       	pop	r0
     d82:	df 91       	pop	r29
     d84:	cf 91       	pop	r28
     d86:	08 95       	ret

00000d88 <__subsf3>:
     d88:	50 58       	subi	r21, 0x80	; 128

00000d8a <__addsf3>:
     d8a:	bb 27       	eor	r27, r27
     d8c:	aa 27       	eor	r26, r26
     d8e:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <__addsf3x>
     d92:	0c 94 26 08 	jmp	0x104c	; 0x104c <__fp_round>
     d96:	0e 94 18 08 	call	0x1030	; 0x1030 <__fp_pscA>
     d9a:	38 f0       	brcs	.+14     	; 0xdaa <__addsf3+0x20>
     d9c:	0e 94 1f 08 	call	0x103e	; 0x103e <__fp_pscB>
     da0:	20 f0       	brcs	.+8      	; 0xdaa <__addsf3+0x20>
     da2:	39 f4       	brne	.+14     	; 0xdb2 <__addsf3+0x28>
     da4:	9f 3f       	cpi	r25, 0xFF	; 255
     da6:	19 f4       	brne	.+6      	; 0xdae <__addsf3+0x24>
     da8:	26 f4       	brtc	.+8      	; 0xdb2 <__addsf3+0x28>
     daa:	0c 94 15 08 	jmp	0x102a	; 0x102a <__fp_nan>
     dae:	0e f4       	brtc	.+2      	; 0xdb2 <__addsf3+0x28>
     db0:	e0 95       	com	r30
     db2:	e7 fb       	bst	r30, 7
     db4:	0c 94 0f 08 	jmp	0x101e	; 0x101e <__fp_inf>

00000db8 <__addsf3x>:
     db8:	e9 2f       	mov	r30, r25
     dba:	0e 94 37 08 	call	0x106e	; 0x106e <__fp_split3>
     dbe:	58 f3       	brcs	.-42     	; 0xd96 <__addsf3+0xc>
     dc0:	ba 17       	cp	r27, r26
     dc2:	62 07       	cpc	r22, r18
     dc4:	73 07       	cpc	r23, r19
     dc6:	84 07       	cpc	r24, r20
     dc8:	95 07       	cpc	r25, r21
     dca:	20 f0       	brcs	.+8      	; 0xdd4 <__addsf3x+0x1c>
     dcc:	79 f4       	brne	.+30     	; 0xdec <__addsf3x+0x34>
     dce:	a6 f5       	brtc	.+104    	; 0xe38 <__addsf3x+0x80>
     dd0:	0c 94 59 08 	jmp	0x10b2	; 0x10b2 <__fp_zero>
     dd4:	0e f4       	brtc	.+2      	; 0xdd8 <__addsf3x+0x20>
     dd6:	e0 95       	com	r30
     dd8:	0b 2e       	mov	r0, r27
     dda:	ba 2f       	mov	r27, r26
     ddc:	a0 2d       	mov	r26, r0
     dde:	0b 01       	movw	r0, r22
     de0:	b9 01       	movw	r22, r18
     de2:	90 01       	movw	r18, r0
     de4:	0c 01       	movw	r0, r24
     de6:	ca 01       	movw	r24, r20
     de8:	a0 01       	movw	r20, r0
     dea:	11 24       	eor	r1, r1
     dec:	ff 27       	eor	r31, r31
     dee:	59 1b       	sub	r21, r25
     df0:	99 f0       	breq	.+38     	; 0xe18 <__addsf3x+0x60>
     df2:	59 3f       	cpi	r21, 0xF9	; 249
     df4:	50 f4       	brcc	.+20     	; 0xe0a <__addsf3x+0x52>
     df6:	50 3e       	cpi	r21, 0xE0	; 224
     df8:	68 f1       	brcs	.+90     	; 0xe54 <__addsf3x+0x9c>
     dfa:	1a 16       	cp	r1, r26
     dfc:	f0 40       	sbci	r31, 0x00	; 0
     dfe:	a2 2f       	mov	r26, r18
     e00:	23 2f       	mov	r18, r19
     e02:	34 2f       	mov	r19, r20
     e04:	44 27       	eor	r20, r20
     e06:	58 5f       	subi	r21, 0xF8	; 248
     e08:	f3 cf       	rjmp	.-26     	; 0xdf0 <__addsf3x+0x38>
     e0a:	46 95       	lsr	r20
     e0c:	37 95       	ror	r19
     e0e:	27 95       	ror	r18
     e10:	a7 95       	ror	r26
     e12:	f0 40       	sbci	r31, 0x00	; 0
     e14:	53 95       	inc	r21
     e16:	c9 f7       	brne	.-14     	; 0xe0a <__addsf3x+0x52>
     e18:	7e f4       	brtc	.+30     	; 0xe38 <__addsf3x+0x80>
     e1a:	1f 16       	cp	r1, r31
     e1c:	ba 0b       	sbc	r27, r26
     e1e:	62 0b       	sbc	r22, r18
     e20:	73 0b       	sbc	r23, r19
     e22:	84 0b       	sbc	r24, r20
     e24:	ba f0       	brmi	.+46     	; 0xe54 <__addsf3x+0x9c>
     e26:	91 50       	subi	r25, 0x01	; 1
     e28:	a1 f0       	breq	.+40     	; 0xe52 <__addsf3x+0x9a>
     e2a:	ff 0f       	add	r31, r31
     e2c:	bb 1f       	adc	r27, r27
     e2e:	66 1f       	adc	r22, r22
     e30:	77 1f       	adc	r23, r23
     e32:	88 1f       	adc	r24, r24
     e34:	c2 f7       	brpl	.-16     	; 0xe26 <__addsf3x+0x6e>
     e36:	0e c0       	rjmp	.+28     	; 0xe54 <__addsf3x+0x9c>
     e38:	ba 0f       	add	r27, r26
     e3a:	62 1f       	adc	r22, r18
     e3c:	73 1f       	adc	r23, r19
     e3e:	84 1f       	adc	r24, r20
     e40:	48 f4       	brcc	.+18     	; 0xe54 <__addsf3x+0x9c>
     e42:	87 95       	ror	r24
     e44:	77 95       	ror	r23
     e46:	67 95       	ror	r22
     e48:	b7 95       	ror	r27
     e4a:	f7 95       	ror	r31
     e4c:	9e 3f       	cpi	r25, 0xFE	; 254
     e4e:	08 f0       	brcs	.+2      	; 0xe52 <__addsf3x+0x9a>
     e50:	b0 cf       	rjmp	.-160    	; 0xdb2 <__addsf3+0x28>
     e52:	93 95       	inc	r25
     e54:	88 0f       	add	r24, r24
     e56:	08 f0       	brcs	.+2      	; 0xe5a <__addsf3x+0xa2>
     e58:	99 27       	eor	r25, r25
     e5a:	ee 0f       	add	r30, r30
     e5c:	97 95       	ror	r25
     e5e:	87 95       	ror	r24
     e60:	08 95       	ret

00000e62 <__divsf3>:
     e62:	0e 94 45 07 	call	0xe8a	; 0xe8a <__divsf3x>
     e66:	0c 94 26 08 	jmp	0x104c	; 0x104c <__fp_round>
     e6a:	0e 94 1f 08 	call	0x103e	; 0x103e <__fp_pscB>
     e6e:	58 f0       	brcs	.+22     	; 0xe86 <__divsf3+0x24>
     e70:	0e 94 18 08 	call	0x1030	; 0x1030 <__fp_pscA>
     e74:	40 f0       	brcs	.+16     	; 0xe86 <__divsf3+0x24>
     e76:	29 f4       	brne	.+10     	; 0xe82 <__divsf3+0x20>
     e78:	5f 3f       	cpi	r21, 0xFF	; 255
     e7a:	29 f0       	breq	.+10     	; 0xe86 <__divsf3+0x24>
     e7c:	0c 94 0f 08 	jmp	0x101e	; 0x101e <__fp_inf>
     e80:	51 11       	cpse	r21, r1
     e82:	0c 94 5a 08 	jmp	0x10b4	; 0x10b4 <__fp_szero>
     e86:	0c 94 15 08 	jmp	0x102a	; 0x102a <__fp_nan>

00000e8a <__divsf3x>:
     e8a:	0e 94 37 08 	call	0x106e	; 0x106e <__fp_split3>
     e8e:	68 f3       	brcs	.-38     	; 0xe6a <__divsf3+0x8>

00000e90 <__divsf3_pse>:
     e90:	99 23       	and	r25, r25
     e92:	b1 f3       	breq	.-20     	; 0xe80 <__divsf3+0x1e>
     e94:	55 23       	and	r21, r21
     e96:	91 f3       	breq	.-28     	; 0xe7c <__divsf3+0x1a>
     e98:	95 1b       	sub	r25, r21
     e9a:	55 0b       	sbc	r21, r21
     e9c:	bb 27       	eor	r27, r27
     e9e:	aa 27       	eor	r26, r26
     ea0:	62 17       	cp	r22, r18
     ea2:	73 07       	cpc	r23, r19
     ea4:	84 07       	cpc	r24, r20
     ea6:	38 f0       	brcs	.+14     	; 0xeb6 <__divsf3_pse+0x26>
     ea8:	9f 5f       	subi	r25, 0xFF	; 255
     eaa:	5f 4f       	sbci	r21, 0xFF	; 255
     eac:	22 0f       	add	r18, r18
     eae:	33 1f       	adc	r19, r19
     eb0:	44 1f       	adc	r20, r20
     eb2:	aa 1f       	adc	r26, r26
     eb4:	a9 f3       	breq	.-22     	; 0xea0 <__divsf3_pse+0x10>
     eb6:	35 d0       	rcall	.+106    	; 0xf22 <__divsf3_pse+0x92>
     eb8:	0e 2e       	mov	r0, r30
     eba:	3a f0       	brmi	.+14     	; 0xeca <__divsf3_pse+0x3a>
     ebc:	e0 e8       	ldi	r30, 0x80	; 128
     ebe:	32 d0       	rcall	.+100    	; 0xf24 <__divsf3_pse+0x94>
     ec0:	91 50       	subi	r25, 0x01	; 1
     ec2:	50 40       	sbci	r21, 0x00	; 0
     ec4:	e6 95       	lsr	r30
     ec6:	00 1c       	adc	r0, r0
     ec8:	ca f7       	brpl	.-14     	; 0xebc <__divsf3_pse+0x2c>
     eca:	2b d0       	rcall	.+86     	; 0xf22 <__divsf3_pse+0x92>
     ecc:	fe 2f       	mov	r31, r30
     ece:	29 d0       	rcall	.+82     	; 0xf22 <__divsf3_pse+0x92>
     ed0:	66 0f       	add	r22, r22
     ed2:	77 1f       	adc	r23, r23
     ed4:	88 1f       	adc	r24, r24
     ed6:	bb 1f       	adc	r27, r27
     ed8:	26 17       	cp	r18, r22
     eda:	37 07       	cpc	r19, r23
     edc:	48 07       	cpc	r20, r24
     ede:	ab 07       	cpc	r26, r27
     ee0:	b0 e8       	ldi	r27, 0x80	; 128
     ee2:	09 f0       	breq	.+2      	; 0xee6 <__divsf3_pse+0x56>
     ee4:	bb 0b       	sbc	r27, r27
     ee6:	80 2d       	mov	r24, r0
     ee8:	bf 01       	movw	r22, r30
     eea:	ff 27       	eor	r31, r31
     eec:	93 58       	subi	r25, 0x83	; 131
     eee:	5f 4f       	sbci	r21, 0xFF	; 255
     ef0:	3a f0       	brmi	.+14     	; 0xf00 <__divsf3_pse+0x70>
     ef2:	9e 3f       	cpi	r25, 0xFE	; 254
     ef4:	51 05       	cpc	r21, r1
     ef6:	78 f0       	brcs	.+30     	; 0xf16 <__divsf3_pse+0x86>
     ef8:	0c 94 0f 08 	jmp	0x101e	; 0x101e <__fp_inf>
     efc:	0c 94 5a 08 	jmp	0x10b4	; 0x10b4 <__fp_szero>
     f00:	5f 3f       	cpi	r21, 0xFF	; 255
     f02:	e4 f3       	brlt	.-8      	; 0xefc <__divsf3_pse+0x6c>
     f04:	98 3e       	cpi	r25, 0xE8	; 232
     f06:	d4 f3       	brlt	.-12     	; 0xefc <__divsf3_pse+0x6c>
     f08:	86 95       	lsr	r24
     f0a:	77 95       	ror	r23
     f0c:	67 95       	ror	r22
     f0e:	b7 95       	ror	r27
     f10:	f7 95       	ror	r31
     f12:	9f 5f       	subi	r25, 0xFF	; 255
     f14:	c9 f7       	brne	.-14     	; 0xf08 <__divsf3_pse+0x78>
     f16:	88 0f       	add	r24, r24
     f18:	91 1d       	adc	r25, r1
     f1a:	96 95       	lsr	r25
     f1c:	87 95       	ror	r24
     f1e:	97 f9       	bld	r25, 7
     f20:	08 95       	ret
     f22:	e1 e0       	ldi	r30, 0x01	; 1
     f24:	66 0f       	add	r22, r22
     f26:	77 1f       	adc	r23, r23
     f28:	88 1f       	adc	r24, r24
     f2a:	bb 1f       	adc	r27, r27
     f2c:	62 17       	cp	r22, r18
     f2e:	73 07       	cpc	r23, r19
     f30:	84 07       	cpc	r24, r20
     f32:	ba 07       	cpc	r27, r26
     f34:	20 f0       	brcs	.+8      	; 0xf3e <__divsf3_pse+0xae>
     f36:	62 1b       	sub	r22, r18
     f38:	73 0b       	sbc	r23, r19
     f3a:	84 0b       	sbc	r24, r20
     f3c:	ba 0b       	sbc	r27, r26
     f3e:	ee 1f       	adc	r30, r30
     f40:	88 f7       	brcc	.-30     	; 0xf24 <__divsf3_pse+0x94>
     f42:	e0 95       	com	r30
     f44:	08 95       	ret

00000f46 <__fixunssfsi>:
     f46:	0e 94 3f 08 	call	0x107e	; 0x107e <__fp_splitA>
     f4a:	88 f0       	brcs	.+34     	; 0xf6e <__fixunssfsi+0x28>
     f4c:	9f 57       	subi	r25, 0x7F	; 127
     f4e:	98 f0       	brcs	.+38     	; 0xf76 <__fixunssfsi+0x30>
     f50:	b9 2f       	mov	r27, r25
     f52:	99 27       	eor	r25, r25
     f54:	b7 51       	subi	r27, 0x17	; 23
     f56:	b0 f0       	brcs	.+44     	; 0xf84 <__fixunssfsi+0x3e>
     f58:	e1 f0       	breq	.+56     	; 0xf92 <__fixunssfsi+0x4c>
     f5a:	66 0f       	add	r22, r22
     f5c:	77 1f       	adc	r23, r23
     f5e:	88 1f       	adc	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	1a f0       	brmi	.+6      	; 0xf6a <__fixunssfsi+0x24>
     f64:	ba 95       	dec	r27
     f66:	c9 f7       	brne	.-14     	; 0xf5a <__fixunssfsi+0x14>
     f68:	14 c0       	rjmp	.+40     	; 0xf92 <__fixunssfsi+0x4c>
     f6a:	b1 30       	cpi	r27, 0x01	; 1
     f6c:	91 f0       	breq	.+36     	; 0xf92 <__fixunssfsi+0x4c>
     f6e:	0e 94 59 08 	call	0x10b2	; 0x10b2 <__fp_zero>
     f72:	b1 e0       	ldi	r27, 0x01	; 1
     f74:	08 95       	ret
     f76:	0c 94 59 08 	jmp	0x10b2	; 0x10b2 <__fp_zero>
     f7a:	67 2f       	mov	r22, r23
     f7c:	78 2f       	mov	r23, r24
     f7e:	88 27       	eor	r24, r24
     f80:	b8 5f       	subi	r27, 0xF8	; 248
     f82:	39 f0       	breq	.+14     	; 0xf92 <__fixunssfsi+0x4c>
     f84:	b9 3f       	cpi	r27, 0xF9	; 249
     f86:	cc f3       	brlt	.-14     	; 0xf7a <__fixunssfsi+0x34>
     f88:	86 95       	lsr	r24
     f8a:	77 95       	ror	r23
     f8c:	67 95       	ror	r22
     f8e:	b3 95       	inc	r27
     f90:	d9 f7       	brne	.-10     	; 0xf88 <__fixunssfsi+0x42>
     f92:	3e f4       	brtc	.+14     	; 0xfa2 <__fixunssfsi+0x5c>
     f94:	90 95       	com	r25
     f96:	80 95       	com	r24
     f98:	70 95       	com	r23
     f9a:	61 95       	neg	r22
     f9c:	7f 4f       	sbci	r23, 0xFF	; 255
     f9e:	8f 4f       	sbci	r24, 0xFF	; 255
     fa0:	9f 4f       	sbci	r25, 0xFF	; 255
     fa2:	08 95       	ret

00000fa4 <__floatunsisf>:
     fa4:	e8 94       	clt
     fa6:	09 c0       	rjmp	.+18     	; 0xfba <__floatsisf+0x12>

00000fa8 <__floatsisf>:
     fa8:	97 fb       	bst	r25, 7
     faa:	3e f4       	brtc	.+14     	; 0xfba <__floatsisf+0x12>
     fac:	90 95       	com	r25
     fae:	80 95       	com	r24
     fb0:	70 95       	com	r23
     fb2:	61 95       	neg	r22
     fb4:	7f 4f       	sbci	r23, 0xFF	; 255
     fb6:	8f 4f       	sbci	r24, 0xFF	; 255
     fb8:	9f 4f       	sbci	r25, 0xFF	; 255
     fba:	99 23       	and	r25, r25
     fbc:	a9 f0       	breq	.+42     	; 0xfe8 <__floatsisf+0x40>
     fbe:	f9 2f       	mov	r31, r25
     fc0:	96 e9       	ldi	r25, 0x96	; 150
     fc2:	bb 27       	eor	r27, r27
     fc4:	93 95       	inc	r25
     fc6:	f6 95       	lsr	r31
     fc8:	87 95       	ror	r24
     fca:	77 95       	ror	r23
     fcc:	67 95       	ror	r22
     fce:	b7 95       	ror	r27
     fd0:	f1 11       	cpse	r31, r1
     fd2:	f8 cf       	rjmp	.-16     	; 0xfc4 <__floatsisf+0x1c>
     fd4:	fa f4       	brpl	.+62     	; 0x1014 <__floatsisf+0x6c>
     fd6:	bb 0f       	add	r27, r27
     fd8:	11 f4       	brne	.+4      	; 0xfde <__floatsisf+0x36>
     fda:	60 ff       	sbrs	r22, 0
     fdc:	1b c0       	rjmp	.+54     	; 0x1014 <__floatsisf+0x6c>
     fde:	6f 5f       	subi	r22, 0xFF	; 255
     fe0:	7f 4f       	sbci	r23, 0xFF	; 255
     fe2:	8f 4f       	sbci	r24, 0xFF	; 255
     fe4:	9f 4f       	sbci	r25, 0xFF	; 255
     fe6:	16 c0       	rjmp	.+44     	; 0x1014 <__floatsisf+0x6c>
     fe8:	88 23       	and	r24, r24
     fea:	11 f0       	breq	.+4      	; 0xff0 <__floatsisf+0x48>
     fec:	96 e9       	ldi	r25, 0x96	; 150
     fee:	11 c0       	rjmp	.+34     	; 0x1012 <__floatsisf+0x6a>
     ff0:	77 23       	and	r23, r23
     ff2:	21 f0       	breq	.+8      	; 0xffc <__floatsisf+0x54>
     ff4:	9e e8       	ldi	r25, 0x8E	; 142
     ff6:	87 2f       	mov	r24, r23
     ff8:	76 2f       	mov	r23, r22
     ffa:	05 c0       	rjmp	.+10     	; 0x1006 <__floatsisf+0x5e>
     ffc:	66 23       	and	r22, r22
     ffe:	71 f0       	breq	.+28     	; 0x101c <__floatsisf+0x74>
    1000:	96 e8       	ldi	r25, 0x86	; 134
    1002:	86 2f       	mov	r24, r22
    1004:	70 e0       	ldi	r23, 0x00	; 0
    1006:	60 e0       	ldi	r22, 0x00	; 0
    1008:	2a f0       	brmi	.+10     	; 0x1014 <__floatsisf+0x6c>
    100a:	9a 95       	dec	r25
    100c:	66 0f       	add	r22, r22
    100e:	77 1f       	adc	r23, r23
    1010:	88 1f       	adc	r24, r24
    1012:	da f7       	brpl	.-10     	; 0x100a <__floatsisf+0x62>
    1014:	88 0f       	add	r24, r24
    1016:	96 95       	lsr	r25
    1018:	87 95       	ror	r24
    101a:	97 f9       	bld	r25, 7
    101c:	08 95       	ret

0000101e <__fp_inf>:
    101e:	97 f9       	bld	r25, 7
    1020:	9f 67       	ori	r25, 0x7F	; 127
    1022:	80 e8       	ldi	r24, 0x80	; 128
    1024:	70 e0       	ldi	r23, 0x00	; 0
    1026:	60 e0       	ldi	r22, 0x00	; 0
    1028:	08 95       	ret

0000102a <__fp_nan>:
    102a:	9f ef       	ldi	r25, 0xFF	; 255
    102c:	80 ec       	ldi	r24, 0xC0	; 192
    102e:	08 95       	ret

00001030 <__fp_pscA>:
    1030:	00 24       	eor	r0, r0
    1032:	0a 94       	dec	r0
    1034:	16 16       	cp	r1, r22
    1036:	17 06       	cpc	r1, r23
    1038:	18 06       	cpc	r1, r24
    103a:	09 06       	cpc	r0, r25
    103c:	08 95       	ret

0000103e <__fp_pscB>:
    103e:	00 24       	eor	r0, r0
    1040:	0a 94       	dec	r0
    1042:	12 16       	cp	r1, r18
    1044:	13 06       	cpc	r1, r19
    1046:	14 06       	cpc	r1, r20
    1048:	05 06       	cpc	r0, r21
    104a:	08 95       	ret

0000104c <__fp_round>:
    104c:	09 2e       	mov	r0, r25
    104e:	03 94       	inc	r0
    1050:	00 0c       	add	r0, r0
    1052:	11 f4       	brne	.+4      	; 0x1058 <__fp_round+0xc>
    1054:	88 23       	and	r24, r24
    1056:	52 f0       	brmi	.+20     	; 0x106c <__fp_round+0x20>
    1058:	bb 0f       	add	r27, r27
    105a:	40 f4       	brcc	.+16     	; 0x106c <__fp_round+0x20>
    105c:	bf 2b       	or	r27, r31
    105e:	11 f4       	brne	.+4      	; 0x1064 <__fp_round+0x18>
    1060:	60 ff       	sbrs	r22, 0
    1062:	04 c0       	rjmp	.+8      	; 0x106c <__fp_round+0x20>
    1064:	6f 5f       	subi	r22, 0xFF	; 255
    1066:	7f 4f       	sbci	r23, 0xFF	; 255
    1068:	8f 4f       	sbci	r24, 0xFF	; 255
    106a:	9f 4f       	sbci	r25, 0xFF	; 255
    106c:	08 95       	ret

0000106e <__fp_split3>:
    106e:	57 fd       	sbrc	r21, 7
    1070:	90 58       	subi	r25, 0x80	; 128
    1072:	44 0f       	add	r20, r20
    1074:	55 1f       	adc	r21, r21
    1076:	59 f0       	breq	.+22     	; 0x108e <__fp_splitA+0x10>
    1078:	5f 3f       	cpi	r21, 0xFF	; 255
    107a:	71 f0       	breq	.+28     	; 0x1098 <__fp_splitA+0x1a>
    107c:	47 95       	ror	r20

0000107e <__fp_splitA>:
    107e:	88 0f       	add	r24, r24
    1080:	97 fb       	bst	r25, 7
    1082:	99 1f       	adc	r25, r25
    1084:	61 f0       	breq	.+24     	; 0x109e <__fp_splitA+0x20>
    1086:	9f 3f       	cpi	r25, 0xFF	; 255
    1088:	79 f0       	breq	.+30     	; 0x10a8 <__fp_splitA+0x2a>
    108a:	87 95       	ror	r24
    108c:	08 95       	ret
    108e:	12 16       	cp	r1, r18
    1090:	13 06       	cpc	r1, r19
    1092:	14 06       	cpc	r1, r20
    1094:	55 1f       	adc	r21, r21
    1096:	f2 cf       	rjmp	.-28     	; 0x107c <__fp_split3+0xe>
    1098:	46 95       	lsr	r20
    109a:	f1 df       	rcall	.-30     	; 0x107e <__fp_splitA>
    109c:	08 c0       	rjmp	.+16     	; 0x10ae <__fp_splitA+0x30>
    109e:	16 16       	cp	r1, r22
    10a0:	17 06       	cpc	r1, r23
    10a2:	18 06       	cpc	r1, r24
    10a4:	99 1f       	adc	r25, r25
    10a6:	f1 cf       	rjmp	.-30     	; 0x108a <__fp_splitA+0xc>
    10a8:	86 95       	lsr	r24
    10aa:	71 05       	cpc	r23, r1
    10ac:	61 05       	cpc	r22, r1
    10ae:	08 94       	sec
    10b0:	08 95       	ret

000010b2 <__fp_zero>:
    10b2:	e8 94       	clt

000010b4 <__fp_szero>:
    10b4:	bb 27       	eor	r27, r27
    10b6:	66 27       	eor	r22, r22
    10b8:	77 27       	eor	r23, r23
    10ba:	cb 01       	movw	r24, r22
    10bc:	97 f9       	bld	r25, 7
    10be:	08 95       	ret

000010c0 <__mulsf3>:
    10c0:	0e 94 73 08 	call	0x10e6	; 0x10e6 <__mulsf3x>
    10c4:	0c 94 26 08 	jmp	0x104c	; 0x104c <__fp_round>
    10c8:	0e 94 18 08 	call	0x1030	; 0x1030 <__fp_pscA>
    10cc:	38 f0       	brcs	.+14     	; 0x10dc <__mulsf3+0x1c>
    10ce:	0e 94 1f 08 	call	0x103e	; 0x103e <__fp_pscB>
    10d2:	20 f0       	brcs	.+8      	; 0x10dc <__mulsf3+0x1c>
    10d4:	95 23       	and	r25, r21
    10d6:	11 f0       	breq	.+4      	; 0x10dc <__mulsf3+0x1c>
    10d8:	0c 94 0f 08 	jmp	0x101e	; 0x101e <__fp_inf>
    10dc:	0c 94 15 08 	jmp	0x102a	; 0x102a <__fp_nan>
    10e0:	11 24       	eor	r1, r1
    10e2:	0c 94 5a 08 	jmp	0x10b4	; 0x10b4 <__fp_szero>

000010e6 <__mulsf3x>:
    10e6:	0e 94 37 08 	call	0x106e	; 0x106e <__fp_split3>
    10ea:	70 f3       	brcs	.-36     	; 0x10c8 <__mulsf3+0x8>

000010ec <__mulsf3_pse>:
    10ec:	95 9f       	mul	r25, r21
    10ee:	c1 f3       	breq	.-16     	; 0x10e0 <__mulsf3+0x20>
    10f0:	95 0f       	add	r25, r21
    10f2:	50 e0       	ldi	r21, 0x00	; 0
    10f4:	55 1f       	adc	r21, r21
    10f6:	62 9f       	mul	r22, r18
    10f8:	f0 01       	movw	r30, r0
    10fa:	72 9f       	mul	r23, r18
    10fc:	bb 27       	eor	r27, r27
    10fe:	f0 0d       	add	r31, r0
    1100:	b1 1d       	adc	r27, r1
    1102:	63 9f       	mul	r22, r19
    1104:	aa 27       	eor	r26, r26
    1106:	f0 0d       	add	r31, r0
    1108:	b1 1d       	adc	r27, r1
    110a:	aa 1f       	adc	r26, r26
    110c:	64 9f       	mul	r22, r20
    110e:	66 27       	eor	r22, r22
    1110:	b0 0d       	add	r27, r0
    1112:	a1 1d       	adc	r26, r1
    1114:	66 1f       	adc	r22, r22
    1116:	82 9f       	mul	r24, r18
    1118:	22 27       	eor	r18, r18
    111a:	b0 0d       	add	r27, r0
    111c:	a1 1d       	adc	r26, r1
    111e:	62 1f       	adc	r22, r18
    1120:	73 9f       	mul	r23, r19
    1122:	b0 0d       	add	r27, r0
    1124:	a1 1d       	adc	r26, r1
    1126:	62 1f       	adc	r22, r18
    1128:	83 9f       	mul	r24, r19
    112a:	a0 0d       	add	r26, r0
    112c:	61 1d       	adc	r22, r1
    112e:	22 1f       	adc	r18, r18
    1130:	74 9f       	mul	r23, r20
    1132:	33 27       	eor	r19, r19
    1134:	a0 0d       	add	r26, r0
    1136:	61 1d       	adc	r22, r1
    1138:	23 1f       	adc	r18, r19
    113a:	84 9f       	mul	r24, r20
    113c:	60 0d       	add	r22, r0
    113e:	21 1d       	adc	r18, r1
    1140:	82 2f       	mov	r24, r18
    1142:	76 2f       	mov	r23, r22
    1144:	6a 2f       	mov	r22, r26
    1146:	11 24       	eor	r1, r1
    1148:	9f 57       	subi	r25, 0x7F	; 127
    114a:	50 40       	sbci	r21, 0x00	; 0
    114c:	9a f0       	brmi	.+38     	; 0x1174 <__mulsf3_pse+0x88>
    114e:	f1 f0       	breq	.+60     	; 0x118c <__mulsf3_pse+0xa0>
    1150:	88 23       	and	r24, r24
    1152:	4a f0       	brmi	.+18     	; 0x1166 <__mulsf3_pse+0x7a>
    1154:	ee 0f       	add	r30, r30
    1156:	ff 1f       	adc	r31, r31
    1158:	bb 1f       	adc	r27, r27
    115a:	66 1f       	adc	r22, r22
    115c:	77 1f       	adc	r23, r23
    115e:	88 1f       	adc	r24, r24
    1160:	91 50       	subi	r25, 0x01	; 1
    1162:	50 40       	sbci	r21, 0x00	; 0
    1164:	a9 f7       	brne	.-22     	; 0x1150 <__mulsf3_pse+0x64>
    1166:	9e 3f       	cpi	r25, 0xFE	; 254
    1168:	51 05       	cpc	r21, r1
    116a:	80 f0       	brcs	.+32     	; 0x118c <__mulsf3_pse+0xa0>
    116c:	0c 94 0f 08 	jmp	0x101e	; 0x101e <__fp_inf>
    1170:	0c 94 5a 08 	jmp	0x10b4	; 0x10b4 <__fp_szero>
    1174:	5f 3f       	cpi	r21, 0xFF	; 255
    1176:	e4 f3       	brlt	.-8      	; 0x1170 <__mulsf3_pse+0x84>
    1178:	98 3e       	cpi	r25, 0xE8	; 232
    117a:	d4 f3       	brlt	.-12     	; 0x1170 <__mulsf3_pse+0x84>
    117c:	86 95       	lsr	r24
    117e:	77 95       	ror	r23
    1180:	67 95       	ror	r22
    1182:	b7 95       	ror	r27
    1184:	f7 95       	ror	r31
    1186:	e7 95       	ror	r30
    1188:	9f 5f       	subi	r25, 0xFF	; 255
    118a:	c1 f7       	brne	.-16     	; 0x117c <__mulsf3_pse+0x90>
    118c:	fe 2b       	or	r31, r30
    118e:	88 0f       	add	r24, r24
    1190:	91 1d       	adc	r25, r1
    1192:	96 95       	lsr	r25
    1194:	87 95       	ror	r24
    1196:	97 f9       	bld	r25, 7
    1198:	08 95       	ret

0000119a <round>:
    119a:	0e 94 3f 08 	call	0x107e	; 0x107e <__fp_splitA>
    119e:	e8 f0       	brcs	.+58     	; 0x11da <round+0x40>
    11a0:	9e 37       	cpi	r25, 0x7E	; 126
    11a2:	e8 f0       	brcs	.+58     	; 0x11de <round+0x44>
    11a4:	96 39       	cpi	r25, 0x96	; 150
    11a6:	b8 f4       	brcc	.+46     	; 0x11d6 <round+0x3c>
    11a8:	9e 38       	cpi	r25, 0x8E	; 142
    11aa:	48 f4       	brcc	.+18     	; 0x11be <round+0x24>
    11ac:	67 2f       	mov	r22, r23
    11ae:	78 2f       	mov	r23, r24
    11b0:	88 27       	eor	r24, r24
    11b2:	98 5f       	subi	r25, 0xF8	; 248
    11b4:	f9 cf       	rjmp	.-14     	; 0x11a8 <round+0xe>
    11b6:	86 95       	lsr	r24
    11b8:	77 95       	ror	r23
    11ba:	67 95       	ror	r22
    11bc:	93 95       	inc	r25
    11be:	95 39       	cpi	r25, 0x95	; 149
    11c0:	d0 f3       	brcs	.-12     	; 0x11b6 <round+0x1c>
    11c2:	b6 2f       	mov	r27, r22
    11c4:	b1 70       	andi	r27, 0x01	; 1
    11c6:	6b 0f       	add	r22, r27
    11c8:	71 1d       	adc	r23, r1
    11ca:	81 1d       	adc	r24, r1
    11cc:	20 f4       	brcc	.+8      	; 0x11d6 <round+0x3c>
    11ce:	87 95       	ror	r24
    11d0:	77 95       	ror	r23
    11d2:	67 95       	ror	r22
    11d4:	93 95       	inc	r25
    11d6:	0c 94 f1 08 	jmp	0x11e2	; 0x11e2 <__fp_mintl>
    11da:	0c 94 0c 09 	jmp	0x1218	; 0x1218 <__fp_mpack>
    11de:	0c 94 5a 08 	jmp	0x10b4	; 0x10b4 <__fp_szero>

000011e2 <__fp_mintl>:
    11e2:	88 23       	and	r24, r24
    11e4:	71 f4       	brne	.+28     	; 0x1202 <__fp_mintl+0x20>
    11e6:	77 23       	and	r23, r23
    11e8:	21 f0       	breq	.+8      	; 0x11f2 <__fp_mintl+0x10>
    11ea:	98 50       	subi	r25, 0x08	; 8
    11ec:	87 2b       	or	r24, r23
    11ee:	76 2f       	mov	r23, r22
    11f0:	07 c0       	rjmp	.+14     	; 0x1200 <__fp_mintl+0x1e>
    11f2:	66 23       	and	r22, r22
    11f4:	11 f4       	brne	.+4      	; 0x11fa <__fp_mintl+0x18>
    11f6:	99 27       	eor	r25, r25
    11f8:	0d c0       	rjmp	.+26     	; 0x1214 <__fp_mintl+0x32>
    11fa:	90 51       	subi	r25, 0x10	; 16
    11fc:	86 2b       	or	r24, r22
    11fe:	70 e0       	ldi	r23, 0x00	; 0
    1200:	60 e0       	ldi	r22, 0x00	; 0
    1202:	2a f0       	brmi	.+10     	; 0x120e <__fp_mintl+0x2c>
    1204:	9a 95       	dec	r25
    1206:	66 0f       	add	r22, r22
    1208:	77 1f       	adc	r23, r23
    120a:	88 1f       	adc	r24, r24
    120c:	da f7       	brpl	.-10     	; 0x1204 <__fp_mintl+0x22>
    120e:	88 0f       	add	r24, r24
    1210:	96 95       	lsr	r25
    1212:	87 95       	ror	r24
    1214:	97 f9       	bld	r25, 7
    1216:	08 95       	ret

00001218 <__fp_mpack>:
    1218:	9f 3f       	cpi	r25, 0xFF	; 255
    121a:	31 f0       	breq	.+12     	; 0x1228 <__fp_mpack_finite+0xc>

0000121c <__fp_mpack_finite>:
    121c:	91 50       	subi	r25, 0x01	; 1
    121e:	20 f4       	brcc	.+8      	; 0x1228 <__fp_mpack_finite+0xc>
    1220:	87 95       	ror	r24
    1222:	77 95       	ror	r23
    1224:	67 95       	ror	r22
    1226:	b7 95       	ror	r27
    1228:	88 0f       	add	r24, r24
    122a:	91 1d       	adc	r25, r1
    122c:	96 95       	lsr	r25
    122e:	87 95       	ror	r24
    1230:	97 f9       	bld	r25, 7
    1232:	08 95       	ret

00001234 <__umulhisi3>:
    1234:	a2 9f       	mul	r26, r18
    1236:	b0 01       	movw	r22, r0
    1238:	b3 9f       	mul	r27, r19
    123a:	c0 01       	movw	r24, r0
    123c:	a3 9f       	mul	r26, r19
    123e:	70 0d       	add	r23, r0
    1240:	81 1d       	adc	r24, r1
    1242:	11 24       	eor	r1, r1
    1244:	91 1d       	adc	r25, r1
    1246:	b2 9f       	mul	r27, r18
    1248:	70 0d       	add	r23, r0
    124a:	81 1d       	adc	r24, r1
    124c:	11 24       	eor	r1, r1
    124e:	91 1d       	adc	r25, r1
    1250:	08 95       	ret

00001252 <printf>:
    1252:	a0 e0       	ldi	r26, 0x00	; 0
    1254:	b0 e0       	ldi	r27, 0x00	; 0
    1256:	ef e2       	ldi	r30, 0x2F	; 47
    1258:	f9 e0       	ldi	r31, 0x09	; 9
    125a:	0c 94 29 0c 	jmp	0x1852	; 0x1852 <__prologue_saves__+0x20>
    125e:	ae 01       	movw	r20, r28
    1260:	4b 5f       	subi	r20, 0xFB	; 251
    1262:	5f 4f       	sbci	r21, 0xFF	; 255
    1264:	fa 01       	movw	r30, r20
    1266:	61 91       	ld	r22, Z+
    1268:	71 91       	ld	r23, Z+
    126a:	af 01       	movw	r20, r30
    126c:	80 91 e0 00 	lds	r24, 0x00E0	; 0x8000e0 <__iob+0x2>
    1270:	90 91 e1 00 	lds	r25, 0x00E1	; 0x8000e1 <__iob+0x3>
    1274:	0e 94 6f 09 	call	0x12de	; 0x12de <vfprintf>
    1278:	e2 e0       	ldi	r30, 0x02	; 2
    127a:	0c 94 45 0c 	jmp	0x188a	; 0x188a <__epilogue_restores__+0x20>

0000127e <puts>:
    127e:	0f 93       	push	r16
    1280:	1f 93       	push	r17
    1282:	cf 93       	push	r28
    1284:	df 93       	push	r29
    1286:	e0 91 e0 00 	lds	r30, 0x00E0	; 0x8000e0 <__iob+0x2>
    128a:	f0 91 e1 00 	lds	r31, 0x00E1	; 0x8000e1 <__iob+0x3>
    128e:	23 81       	ldd	r18, Z+3	; 0x03
    1290:	21 ff       	sbrs	r18, 1
    1292:	1b c0       	rjmp	.+54     	; 0x12ca <puts+0x4c>
    1294:	8c 01       	movw	r16, r24
    1296:	d0 e0       	ldi	r29, 0x00	; 0
    1298:	c0 e0       	ldi	r28, 0x00	; 0
    129a:	f8 01       	movw	r30, r16
    129c:	81 91       	ld	r24, Z+
    129e:	8f 01       	movw	r16, r30
    12a0:	60 91 e0 00 	lds	r22, 0x00E0	; 0x8000e0 <__iob+0x2>
    12a4:	70 91 e1 00 	lds	r23, 0x00E1	; 0x8000e1 <__iob+0x3>
    12a8:	db 01       	movw	r26, r22
    12aa:	18 96       	adiw	r26, 0x08	; 8
    12ac:	ed 91       	ld	r30, X+
    12ae:	fc 91       	ld	r31, X
    12b0:	19 97       	sbiw	r26, 0x09	; 9
    12b2:	88 23       	and	r24, r24
    12b4:	31 f0       	breq	.+12     	; 0x12c2 <puts+0x44>
    12b6:	09 95       	icall
    12b8:	89 2b       	or	r24, r25
    12ba:	79 f3       	breq	.-34     	; 0x129a <puts+0x1c>
    12bc:	df ef       	ldi	r29, 0xFF	; 255
    12be:	cf ef       	ldi	r28, 0xFF	; 255
    12c0:	ec cf       	rjmp	.-40     	; 0x129a <puts+0x1c>
    12c2:	8a e0       	ldi	r24, 0x0A	; 10
    12c4:	09 95       	icall
    12c6:	89 2b       	or	r24, r25
    12c8:	19 f0       	breq	.+6      	; 0x12d0 <puts+0x52>
    12ca:	8f ef       	ldi	r24, 0xFF	; 255
    12cc:	9f ef       	ldi	r25, 0xFF	; 255
    12ce:	02 c0       	rjmp	.+4      	; 0x12d4 <puts+0x56>
    12d0:	8d 2f       	mov	r24, r29
    12d2:	9c 2f       	mov	r25, r28
    12d4:	df 91       	pop	r29
    12d6:	cf 91       	pop	r28
    12d8:	1f 91       	pop	r17
    12da:	0f 91       	pop	r16
    12dc:	08 95       	ret

000012de <vfprintf>:
    12de:	ab e0       	ldi	r26, 0x0B	; 11
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	e5 e7       	ldi	r30, 0x75	; 117
    12e4:	f9 e0       	ldi	r31, 0x09	; 9
    12e6:	0c 94 19 0c 	jmp	0x1832	; 0x1832 <__prologue_saves__>
    12ea:	6c 01       	movw	r12, r24
    12ec:	7b 01       	movw	r14, r22
    12ee:	8a 01       	movw	r16, r20
    12f0:	fc 01       	movw	r30, r24
    12f2:	17 82       	std	Z+7, r1	; 0x07
    12f4:	16 82       	std	Z+6, r1	; 0x06
    12f6:	83 81       	ldd	r24, Z+3	; 0x03
    12f8:	81 ff       	sbrs	r24, 1
    12fa:	cc c1       	rjmp	.+920    	; 0x1694 <vfprintf+0x3b6>
    12fc:	ce 01       	movw	r24, r28
    12fe:	01 96       	adiw	r24, 0x01	; 1
    1300:	3c 01       	movw	r6, r24
    1302:	f6 01       	movw	r30, r12
    1304:	93 81       	ldd	r25, Z+3	; 0x03
    1306:	f7 01       	movw	r30, r14
    1308:	93 fd       	sbrc	r25, 3
    130a:	85 91       	lpm	r24, Z+
    130c:	93 ff       	sbrs	r25, 3
    130e:	81 91       	ld	r24, Z+
    1310:	7f 01       	movw	r14, r30
    1312:	88 23       	and	r24, r24
    1314:	09 f4       	brne	.+2      	; 0x1318 <vfprintf+0x3a>
    1316:	ba c1       	rjmp	.+884    	; 0x168c <vfprintf+0x3ae>
    1318:	85 32       	cpi	r24, 0x25	; 37
    131a:	39 f4       	brne	.+14     	; 0x132a <vfprintf+0x4c>
    131c:	93 fd       	sbrc	r25, 3
    131e:	85 91       	lpm	r24, Z+
    1320:	93 ff       	sbrs	r25, 3
    1322:	81 91       	ld	r24, Z+
    1324:	7f 01       	movw	r14, r30
    1326:	85 32       	cpi	r24, 0x25	; 37
    1328:	29 f4       	brne	.+10     	; 0x1334 <vfprintf+0x56>
    132a:	b6 01       	movw	r22, r12
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    1332:	e7 cf       	rjmp	.-50     	; 0x1302 <vfprintf+0x24>
    1334:	91 2c       	mov	r9, r1
    1336:	21 2c       	mov	r2, r1
    1338:	31 2c       	mov	r3, r1
    133a:	ff e1       	ldi	r31, 0x1F	; 31
    133c:	f3 15       	cp	r31, r3
    133e:	d8 f0       	brcs	.+54     	; 0x1376 <vfprintf+0x98>
    1340:	8b 32       	cpi	r24, 0x2B	; 43
    1342:	79 f0       	breq	.+30     	; 0x1362 <vfprintf+0x84>
    1344:	38 f4       	brcc	.+14     	; 0x1354 <vfprintf+0x76>
    1346:	80 32       	cpi	r24, 0x20	; 32
    1348:	79 f0       	breq	.+30     	; 0x1368 <vfprintf+0x8a>
    134a:	83 32       	cpi	r24, 0x23	; 35
    134c:	a1 f4       	brne	.+40     	; 0x1376 <vfprintf+0x98>
    134e:	23 2d       	mov	r18, r3
    1350:	20 61       	ori	r18, 0x10	; 16
    1352:	1d c0       	rjmp	.+58     	; 0x138e <vfprintf+0xb0>
    1354:	8d 32       	cpi	r24, 0x2D	; 45
    1356:	61 f0       	breq	.+24     	; 0x1370 <vfprintf+0x92>
    1358:	80 33       	cpi	r24, 0x30	; 48
    135a:	69 f4       	brne	.+26     	; 0x1376 <vfprintf+0x98>
    135c:	23 2d       	mov	r18, r3
    135e:	21 60       	ori	r18, 0x01	; 1
    1360:	16 c0       	rjmp	.+44     	; 0x138e <vfprintf+0xb0>
    1362:	83 2d       	mov	r24, r3
    1364:	82 60       	ori	r24, 0x02	; 2
    1366:	38 2e       	mov	r3, r24
    1368:	e3 2d       	mov	r30, r3
    136a:	e4 60       	ori	r30, 0x04	; 4
    136c:	3e 2e       	mov	r3, r30
    136e:	2a c0       	rjmp	.+84     	; 0x13c4 <vfprintf+0xe6>
    1370:	f3 2d       	mov	r31, r3
    1372:	f8 60       	ori	r31, 0x08	; 8
    1374:	1d c0       	rjmp	.+58     	; 0x13b0 <vfprintf+0xd2>
    1376:	37 fc       	sbrc	r3, 7
    1378:	2d c0       	rjmp	.+90     	; 0x13d4 <vfprintf+0xf6>
    137a:	20 ed       	ldi	r18, 0xD0	; 208
    137c:	28 0f       	add	r18, r24
    137e:	2a 30       	cpi	r18, 0x0A	; 10
    1380:	40 f0       	brcs	.+16     	; 0x1392 <vfprintf+0xb4>
    1382:	8e 32       	cpi	r24, 0x2E	; 46
    1384:	b9 f4       	brne	.+46     	; 0x13b4 <vfprintf+0xd6>
    1386:	36 fc       	sbrc	r3, 6
    1388:	81 c1       	rjmp	.+770    	; 0x168c <vfprintf+0x3ae>
    138a:	23 2d       	mov	r18, r3
    138c:	20 64       	ori	r18, 0x40	; 64
    138e:	32 2e       	mov	r3, r18
    1390:	19 c0       	rjmp	.+50     	; 0x13c4 <vfprintf+0xe6>
    1392:	36 fe       	sbrs	r3, 6
    1394:	06 c0       	rjmp	.+12     	; 0x13a2 <vfprintf+0xc4>
    1396:	8a e0       	ldi	r24, 0x0A	; 10
    1398:	98 9e       	mul	r9, r24
    139a:	20 0d       	add	r18, r0
    139c:	11 24       	eor	r1, r1
    139e:	92 2e       	mov	r9, r18
    13a0:	11 c0       	rjmp	.+34     	; 0x13c4 <vfprintf+0xe6>
    13a2:	ea e0       	ldi	r30, 0x0A	; 10
    13a4:	2e 9e       	mul	r2, r30
    13a6:	20 0d       	add	r18, r0
    13a8:	11 24       	eor	r1, r1
    13aa:	22 2e       	mov	r2, r18
    13ac:	f3 2d       	mov	r31, r3
    13ae:	f0 62       	ori	r31, 0x20	; 32
    13b0:	3f 2e       	mov	r3, r31
    13b2:	08 c0       	rjmp	.+16     	; 0x13c4 <vfprintf+0xe6>
    13b4:	8c 36       	cpi	r24, 0x6C	; 108
    13b6:	21 f4       	brne	.+8      	; 0x13c0 <vfprintf+0xe2>
    13b8:	83 2d       	mov	r24, r3
    13ba:	80 68       	ori	r24, 0x80	; 128
    13bc:	38 2e       	mov	r3, r24
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <vfprintf+0xe6>
    13c0:	88 36       	cpi	r24, 0x68	; 104
    13c2:	41 f4       	brne	.+16     	; 0x13d4 <vfprintf+0xf6>
    13c4:	f7 01       	movw	r30, r14
    13c6:	93 fd       	sbrc	r25, 3
    13c8:	85 91       	lpm	r24, Z+
    13ca:	93 ff       	sbrs	r25, 3
    13cc:	81 91       	ld	r24, Z+
    13ce:	7f 01       	movw	r14, r30
    13d0:	81 11       	cpse	r24, r1
    13d2:	b3 cf       	rjmp	.-154    	; 0x133a <vfprintf+0x5c>
    13d4:	98 2f       	mov	r25, r24
    13d6:	9f 7d       	andi	r25, 0xDF	; 223
    13d8:	95 54       	subi	r25, 0x45	; 69
    13da:	93 30       	cpi	r25, 0x03	; 3
    13dc:	28 f4       	brcc	.+10     	; 0x13e8 <vfprintf+0x10a>
    13de:	0c 5f       	subi	r16, 0xFC	; 252
    13e0:	1f 4f       	sbci	r17, 0xFF	; 255
    13e2:	9f e3       	ldi	r25, 0x3F	; 63
    13e4:	99 83       	std	Y+1, r25	; 0x01
    13e6:	0d c0       	rjmp	.+26     	; 0x1402 <vfprintf+0x124>
    13e8:	83 36       	cpi	r24, 0x63	; 99
    13ea:	31 f0       	breq	.+12     	; 0x13f8 <vfprintf+0x11a>
    13ec:	83 37       	cpi	r24, 0x73	; 115
    13ee:	71 f0       	breq	.+28     	; 0x140c <vfprintf+0x12e>
    13f0:	83 35       	cpi	r24, 0x53	; 83
    13f2:	09 f0       	breq	.+2      	; 0x13f6 <vfprintf+0x118>
    13f4:	59 c0       	rjmp	.+178    	; 0x14a8 <vfprintf+0x1ca>
    13f6:	21 c0       	rjmp	.+66     	; 0x143a <vfprintf+0x15c>
    13f8:	f8 01       	movw	r30, r16
    13fa:	80 81       	ld	r24, Z
    13fc:	89 83       	std	Y+1, r24	; 0x01
    13fe:	0e 5f       	subi	r16, 0xFE	; 254
    1400:	1f 4f       	sbci	r17, 0xFF	; 255
    1402:	88 24       	eor	r8, r8
    1404:	83 94       	inc	r8
    1406:	91 2c       	mov	r9, r1
    1408:	53 01       	movw	r10, r6
    140a:	13 c0       	rjmp	.+38     	; 0x1432 <vfprintf+0x154>
    140c:	28 01       	movw	r4, r16
    140e:	f2 e0       	ldi	r31, 0x02	; 2
    1410:	4f 0e       	add	r4, r31
    1412:	51 1c       	adc	r5, r1
    1414:	f8 01       	movw	r30, r16
    1416:	a0 80       	ld	r10, Z
    1418:	b1 80       	ldd	r11, Z+1	; 0x01
    141a:	36 fe       	sbrs	r3, 6
    141c:	03 c0       	rjmp	.+6      	; 0x1424 <vfprintf+0x146>
    141e:	69 2d       	mov	r22, r9
    1420:	70 e0       	ldi	r23, 0x00	; 0
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <vfprintf+0x14a>
    1424:	6f ef       	ldi	r22, 0xFF	; 255
    1426:	7f ef       	ldi	r23, 0xFF	; 255
    1428:	c5 01       	movw	r24, r10
    142a:	0e 94 5b 0b 	call	0x16b6	; 0x16b6 <strnlen>
    142e:	4c 01       	movw	r8, r24
    1430:	82 01       	movw	r16, r4
    1432:	f3 2d       	mov	r31, r3
    1434:	ff 77       	andi	r31, 0x7F	; 127
    1436:	3f 2e       	mov	r3, r31
    1438:	16 c0       	rjmp	.+44     	; 0x1466 <vfprintf+0x188>
    143a:	28 01       	movw	r4, r16
    143c:	22 e0       	ldi	r18, 0x02	; 2
    143e:	42 0e       	add	r4, r18
    1440:	51 1c       	adc	r5, r1
    1442:	f8 01       	movw	r30, r16
    1444:	a0 80       	ld	r10, Z
    1446:	b1 80       	ldd	r11, Z+1	; 0x01
    1448:	36 fe       	sbrs	r3, 6
    144a:	03 c0       	rjmp	.+6      	; 0x1452 <vfprintf+0x174>
    144c:	69 2d       	mov	r22, r9
    144e:	70 e0       	ldi	r23, 0x00	; 0
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <vfprintf+0x178>
    1452:	6f ef       	ldi	r22, 0xFF	; 255
    1454:	7f ef       	ldi	r23, 0xFF	; 255
    1456:	c5 01       	movw	r24, r10
    1458:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <strnlen_P>
    145c:	4c 01       	movw	r8, r24
    145e:	f3 2d       	mov	r31, r3
    1460:	f0 68       	ori	r31, 0x80	; 128
    1462:	3f 2e       	mov	r3, r31
    1464:	82 01       	movw	r16, r4
    1466:	33 fc       	sbrc	r3, 3
    1468:	1b c0       	rjmp	.+54     	; 0x14a0 <vfprintf+0x1c2>
    146a:	82 2d       	mov	r24, r2
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	88 16       	cp	r8, r24
    1470:	99 06       	cpc	r9, r25
    1472:	b0 f4       	brcc	.+44     	; 0x14a0 <vfprintf+0x1c2>
    1474:	b6 01       	movw	r22, r12
    1476:	80 e2       	ldi	r24, 0x20	; 32
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    147e:	2a 94       	dec	r2
    1480:	f4 cf       	rjmp	.-24     	; 0x146a <vfprintf+0x18c>
    1482:	f5 01       	movw	r30, r10
    1484:	37 fc       	sbrc	r3, 7
    1486:	85 91       	lpm	r24, Z+
    1488:	37 fe       	sbrs	r3, 7
    148a:	81 91       	ld	r24, Z+
    148c:	5f 01       	movw	r10, r30
    148e:	b6 01       	movw	r22, r12
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    1496:	21 10       	cpse	r2, r1
    1498:	2a 94       	dec	r2
    149a:	21 e0       	ldi	r18, 0x01	; 1
    149c:	82 1a       	sub	r8, r18
    149e:	91 08       	sbc	r9, r1
    14a0:	81 14       	cp	r8, r1
    14a2:	91 04       	cpc	r9, r1
    14a4:	71 f7       	brne	.-36     	; 0x1482 <vfprintf+0x1a4>
    14a6:	e8 c0       	rjmp	.+464    	; 0x1678 <vfprintf+0x39a>
    14a8:	84 36       	cpi	r24, 0x64	; 100
    14aa:	11 f0       	breq	.+4      	; 0x14b0 <vfprintf+0x1d2>
    14ac:	89 36       	cpi	r24, 0x69	; 105
    14ae:	41 f5       	brne	.+80     	; 0x1500 <vfprintf+0x222>
    14b0:	f8 01       	movw	r30, r16
    14b2:	37 fe       	sbrs	r3, 7
    14b4:	07 c0       	rjmp	.+14     	; 0x14c4 <vfprintf+0x1e6>
    14b6:	60 81       	ld	r22, Z
    14b8:	71 81       	ldd	r23, Z+1	; 0x01
    14ba:	82 81       	ldd	r24, Z+2	; 0x02
    14bc:	93 81       	ldd	r25, Z+3	; 0x03
    14be:	0c 5f       	subi	r16, 0xFC	; 252
    14c0:	1f 4f       	sbci	r17, 0xFF	; 255
    14c2:	08 c0       	rjmp	.+16     	; 0x14d4 <vfprintf+0x1f6>
    14c4:	60 81       	ld	r22, Z
    14c6:	71 81       	ldd	r23, Z+1	; 0x01
    14c8:	07 2e       	mov	r0, r23
    14ca:	00 0c       	add	r0, r0
    14cc:	88 0b       	sbc	r24, r24
    14ce:	99 0b       	sbc	r25, r25
    14d0:	0e 5f       	subi	r16, 0xFE	; 254
    14d2:	1f 4f       	sbci	r17, 0xFF	; 255
    14d4:	f3 2d       	mov	r31, r3
    14d6:	ff 76       	andi	r31, 0x6F	; 111
    14d8:	3f 2e       	mov	r3, r31
    14da:	97 ff       	sbrs	r25, 7
    14dc:	09 c0       	rjmp	.+18     	; 0x14f0 <vfprintf+0x212>
    14de:	90 95       	com	r25
    14e0:	80 95       	com	r24
    14e2:	70 95       	com	r23
    14e4:	61 95       	neg	r22
    14e6:	7f 4f       	sbci	r23, 0xFF	; 255
    14e8:	8f 4f       	sbci	r24, 0xFF	; 255
    14ea:	9f 4f       	sbci	r25, 0xFF	; 255
    14ec:	f0 68       	ori	r31, 0x80	; 128
    14ee:	3f 2e       	mov	r3, r31
    14f0:	2a e0       	ldi	r18, 0x0A	; 10
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	a3 01       	movw	r20, r6
    14f6:	0e 94 a2 0b 	call	0x1744	; 0x1744 <__ultoa_invert>
    14fa:	88 2e       	mov	r8, r24
    14fc:	86 18       	sub	r8, r6
    14fe:	45 c0       	rjmp	.+138    	; 0x158a <vfprintf+0x2ac>
    1500:	85 37       	cpi	r24, 0x75	; 117
    1502:	31 f4       	brne	.+12     	; 0x1510 <vfprintf+0x232>
    1504:	23 2d       	mov	r18, r3
    1506:	2f 7e       	andi	r18, 0xEF	; 239
    1508:	b2 2e       	mov	r11, r18
    150a:	2a e0       	ldi	r18, 0x0A	; 10
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	25 c0       	rjmp	.+74     	; 0x155a <vfprintf+0x27c>
    1510:	93 2d       	mov	r25, r3
    1512:	99 7f       	andi	r25, 0xF9	; 249
    1514:	b9 2e       	mov	r11, r25
    1516:	8f 36       	cpi	r24, 0x6F	; 111
    1518:	c1 f0       	breq	.+48     	; 0x154a <vfprintf+0x26c>
    151a:	18 f4       	brcc	.+6      	; 0x1522 <vfprintf+0x244>
    151c:	88 35       	cpi	r24, 0x58	; 88
    151e:	79 f0       	breq	.+30     	; 0x153e <vfprintf+0x260>
    1520:	b5 c0       	rjmp	.+362    	; 0x168c <vfprintf+0x3ae>
    1522:	80 37       	cpi	r24, 0x70	; 112
    1524:	19 f0       	breq	.+6      	; 0x152c <vfprintf+0x24e>
    1526:	88 37       	cpi	r24, 0x78	; 120
    1528:	21 f0       	breq	.+8      	; 0x1532 <vfprintf+0x254>
    152a:	b0 c0       	rjmp	.+352    	; 0x168c <vfprintf+0x3ae>
    152c:	e9 2f       	mov	r30, r25
    152e:	e0 61       	ori	r30, 0x10	; 16
    1530:	be 2e       	mov	r11, r30
    1532:	b4 fe       	sbrs	r11, 4
    1534:	0d c0       	rjmp	.+26     	; 0x1550 <vfprintf+0x272>
    1536:	fb 2d       	mov	r31, r11
    1538:	f4 60       	ori	r31, 0x04	; 4
    153a:	bf 2e       	mov	r11, r31
    153c:	09 c0       	rjmp	.+18     	; 0x1550 <vfprintf+0x272>
    153e:	34 fe       	sbrs	r3, 4
    1540:	0a c0       	rjmp	.+20     	; 0x1556 <vfprintf+0x278>
    1542:	29 2f       	mov	r18, r25
    1544:	26 60       	ori	r18, 0x06	; 6
    1546:	b2 2e       	mov	r11, r18
    1548:	06 c0       	rjmp	.+12     	; 0x1556 <vfprintf+0x278>
    154a:	28 e0       	ldi	r18, 0x08	; 8
    154c:	30 e0       	ldi	r19, 0x00	; 0
    154e:	05 c0       	rjmp	.+10     	; 0x155a <vfprintf+0x27c>
    1550:	20 e1       	ldi	r18, 0x10	; 16
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	02 c0       	rjmp	.+4      	; 0x155a <vfprintf+0x27c>
    1556:	20 e1       	ldi	r18, 0x10	; 16
    1558:	32 e0       	ldi	r19, 0x02	; 2
    155a:	f8 01       	movw	r30, r16
    155c:	b7 fe       	sbrs	r11, 7
    155e:	07 c0       	rjmp	.+14     	; 0x156e <vfprintf+0x290>
    1560:	60 81       	ld	r22, Z
    1562:	71 81       	ldd	r23, Z+1	; 0x01
    1564:	82 81       	ldd	r24, Z+2	; 0x02
    1566:	93 81       	ldd	r25, Z+3	; 0x03
    1568:	0c 5f       	subi	r16, 0xFC	; 252
    156a:	1f 4f       	sbci	r17, 0xFF	; 255
    156c:	06 c0       	rjmp	.+12     	; 0x157a <vfprintf+0x29c>
    156e:	60 81       	ld	r22, Z
    1570:	71 81       	ldd	r23, Z+1	; 0x01
    1572:	80 e0       	ldi	r24, 0x00	; 0
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	0e 5f       	subi	r16, 0xFE	; 254
    1578:	1f 4f       	sbci	r17, 0xFF	; 255
    157a:	a3 01       	movw	r20, r6
    157c:	0e 94 a2 0b 	call	0x1744	; 0x1744 <__ultoa_invert>
    1580:	88 2e       	mov	r8, r24
    1582:	86 18       	sub	r8, r6
    1584:	fb 2d       	mov	r31, r11
    1586:	ff 77       	andi	r31, 0x7F	; 127
    1588:	3f 2e       	mov	r3, r31
    158a:	36 fe       	sbrs	r3, 6
    158c:	0d c0       	rjmp	.+26     	; 0x15a8 <vfprintf+0x2ca>
    158e:	23 2d       	mov	r18, r3
    1590:	2e 7f       	andi	r18, 0xFE	; 254
    1592:	a2 2e       	mov	r10, r18
    1594:	89 14       	cp	r8, r9
    1596:	58 f4       	brcc	.+22     	; 0x15ae <vfprintf+0x2d0>
    1598:	34 fe       	sbrs	r3, 4
    159a:	0b c0       	rjmp	.+22     	; 0x15b2 <vfprintf+0x2d4>
    159c:	32 fc       	sbrc	r3, 2
    159e:	09 c0       	rjmp	.+18     	; 0x15b2 <vfprintf+0x2d4>
    15a0:	83 2d       	mov	r24, r3
    15a2:	8e 7e       	andi	r24, 0xEE	; 238
    15a4:	a8 2e       	mov	r10, r24
    15a6:	05 c0       	rjmp	.+10     	; 0x15b2 <vfprintf+0x2d4>
    15a8:	b8 2c       	mov	r11, r8
    15aa:	a3 2c       	mov	r10, r3
    15ac:	03 c0       	rjmp	.+6      	; 0x15b4 <vfprintf+0x2d6>
    15ae:	b8 2c       	mov	r11, r8
    15b0:	01 c0       	rjmp	.+2      	; 0x15b4 <vfprintf+0x2d6>
    15b2:	b9 2c       	mov	r11, r9
    15b4:	a4 fe       	sbrs	r10, 4
    15b6:	0f c0       	rjmp	.+30     	; 0x15d6 <vfprintf+0x2f8>
    15b8:	fe 01       	movw	r30, r28
    15ba:	e8 0d       	add	r30, r8
    15bc:	f1 1d       	adc	r31, r1
    15be:	80 81       	ld	r24, Z
    15c0:	80 33       	cpi	r24, 0x30	; 48
    15c2:	21 f4       	brne	.+8      	; 0x15cc <vfprintf+0x2ee>
    15c4:	9a 2d       	mov	r25, r10
    15c6:	99 7e       	andi	r25, 0xE9	; 233
    15c8:	a9 2e       	mov	r10, r25
    15ca:	09 c0       	rjmp	.+18     	; 0x15de <vfprintf+0x300>
    15cc:	a2 fe       	sbrs	r10, 2
    15ce:	06 c0       	rjmp	.+12     	; 0x15dc <vfprintf+0x2fe>
    15d0:	b3 94       	inc	r11
    15d2:	b3 94       	inc	r11
    15d4:	04 c0       	rjmp	.+8      	; 0x15de <vfprintf+0x300>
    15d6:	8a 2d       	mov	r24, r10
    15d8:	86 78       	andi	r24, 0x86	; 134
    15da:	09 f0       	breq	.+2      	; 0x15de <vfprintf+0x300>
    15dc:	b3 94       	inc	r11
    15de:	a3 fc       	sbrc	r10, 3
    15e0:	11 c0       	rjmp	.+34     	; 0x1604 <vfprintf+0x326>
    15e2:	a0 fe       	sbrs	r10, 0
    15e4:	06 c0       	rjmp	.+12     	; 0x15f2 <vfprintf+0x314>
    15e6:	b2 14       	cp	r11, r2
    15e8:	88 f4       	brcc	.+34     	; 0x160c <vfprintf+0x32e>
    15ea:	28 0c       	add	r2, r8
    15ec:	92 2c       	mov	r9, r2
    15ee:	9b 18       	sub	r9, r11
    15f0:	0e c0       	rjmp	.+28     	; 0x160e <vfprintf+0x330>
    15f2:	b2 14       	cp	r11, r2
    15f4:	60 f4       	brcc	.+24     	; 0x160e <vfprintf+0x330>
    15f6:	b6 01       	movw	r22, r12
    15f8:	80 e2       	ldi	r24, 0x20	; 32
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    1600:	b3 94       	inc	r11
    1602:	f7 cf       	rjmp	.-18     	; 0x15f2 <vfprintf+0x314>
    1604:	b2 14       	cp	r11, r2
    1606:	18 f4       	brcc	.+6      	; 0x160e <vfprintf+0x330>
    1608:	2b 18       	sub	r2, r11
    160a:	02 c0       	rjmp	.+4      	; 0x1610 <vfprintf+0x332>
    160c:	98 2c       	mov	r9, r8
    160e:	21 2c       	mov	r2, r1
    1610:	a4 fe       	sbrs	r10, 4
    1612:	10 c0       	rjmp	.+32     	; 0x1634 <vfprintf+0x356>
    1614:	b6 01       	movw	r22, r12
    1616:	80 e3       	ldi	r24, 0x30	; 48
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    161e:	a2 fe       	sbrs	r10, 2
    1620:	17 c0       	rjmp	.+46     	; 0x1650 <vfprintf+0x372>
    1622:	a1 fc       	sbrc	r10, 1
    1624:	03 c0       	rjmp	.+6      	; 0x162c <vfprintf+0x34e>
    1626:	88 e7       	ldi	r24, 0x78	; 120
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	02 c0       	rjmp	.+4      	; 0x1630 <vfprintf+0x352>
    162c:	88 e5       	ldi	r24, 0x58	; 88
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	b6 01       	movw	r22, r12
    1632:	0c c0       	rjmp	.+24     	; 0x164c <vfprintf+0x36e>
    1634:	8a 2d       	mov	r24, r10
    1636:	86 78       	andi	r24, 0x86	; 134
    1638:	59 f0       	breq	.+22     	; 0x1650 <vfprintf+0x372>
    163a:	a1 fe       	sbrs	r10, 1
    163c:	02 c0       	rjmp	.+4      	; 0x1642 <vfprintf+0x364>
    163e:	8b e2       	ldi	r24, 0x2B	; 43
    1640:	01 c0       	rjmp	.+2      	; 0x1644 <vfprintf+0x366>
    1642:	80 e2       	ldi	r24, 0x20	; 32
    1644:	a7 fc       	sbrc	r10, 7
    1646:	8d e2       	ldi	r24, 0x2D	; 45
    1648:	b6 01       	movw	r22, r12
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    1650:	89 14       	cp	r8, r9
    1652:	38 f4       	brcc	.+14     	; 0x1662 <vfprintf+0x384>
    1654:	b6 01       	movw	r22, r12
    1656:	80 e3       	ldi	r24, 0x30	; 48
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    165e:	9a 94       	dec	r9
    1660:	f7 cf       	rjmp	.-18     	; 0x1650 <vfprintf+0x372>
    1662:	8a 94       	dec	r8
    1664:	f3 01       	movw	r30, r6
    1666:	e8 0d       	add	r30, r8
    1668:	f1 1d       	adc	r31, r1
    166a:	80 81       	ld	r24, Z
    166c:	b6 01       	movw	r22, r12
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    1674:	81 10       	cpse	r8, r1
    1676:	f5 cf       	rjmp	.-22     	; 0x1662 <vfprintf+0x384>
    1678:	22 20       	and	r2, r2
    167a:	09 f4       	brne	.+2      	; 0x167e <vfprintf+0x3a0>
    167c:	42 ce       	rjmp	.-892    	; 0x1302 <vfprintf+0x24>
    167e:	b6 01       	movw	r22, r12
    1680:	80 e2       	ldi	r24, 0x20	; 32
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	0e 94 66 0b 	call	0x16cc	; 0x16cc <fputc>
    1688:	2a 94       	dec	r2
    168a:	f6 cf       	rjmp	.-20     	; 0x1678 <vfprintf+0x39a>
    168c:	f6 01       	movw	r30, r12
    168e:	86 81       	ldd	r24, Z+6	; 0x06
    1690:	97 81       	ldd	r25, Z+7	; 0x07
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <vfprintf+0x3ba>
    1694:	8f ef       	ldi	r24, 0xFF	; 255
    1696:	9f ef       	ldi	r25, 0xFF	; 255
    1698:	2b 96       	adiw	r28, 0x0b	; 11
    169a:	e2 e1       	ldi	r30, 0x12	; 18
    169c:	0c 94 35 0c 	jmp	0x186a	; 0x186a <__epilogue_restores__>

000016a0 <strnlen_P>:
    16a0:	fc 01       	movw	r30, r24
    16a2:	05 90       	lpm	r0, Z+
    16a4:	61 50       	subi	r22, 0x01	; 1
    16a6:	70 40       	sbci	r23, 0x00	; 0
    16a8:	01 10       	cpse	r0, r1
    16aa:	d8 f7       	brcc	.-10     	; 0x16a2 <strnlen_P+0x2>
    16ac:	80 95       	com	r24
    16ae:	90 95       	com	r25
    16b0:	8e 0f       	add	r24, r30
    16b2:	9f 1f       	adc	r25, r31
    16b4:	08 95       	ret

000016b6 <strnlen>:
    16b6:	fc 01       	movw	r30, r24
    16b8:	61 50       	subi	r22, 0x01	; 1
    16ba:	70 40       	sbci	r23, 0x00	; 0
    16bc:	01 90       	ld	r0, Z+
    16be:	01 10       	cpse	r0, r1
    16c0:	d8 f7       	brcc	.-10     	; 0x16b8 <strnlen+0x2>
    16c2:	80 95       	com	r24
    16c4:	90 95       	com	r25
    16c6:	8e 0f       	add	r24, r30
    16c8:	9f 1f       	adc	r25, r31
    16ca:	08 95       	ret

000016cc <fputc>:
    16cc:	0f 93       	push	r16
    16ce:	1f 93       	push	r17
    16d0:	cf 93       	push	r28
    16d2:	df 93       	push	r29
    16d4:	fb 01       	movw	r30, r22
    16d6:	23 81       	ldd	r18, Z+3	; 0x03
    16d8:	21 fd       	sbrc	r18, 1
    16da:	03 c0       	rjmp	.+6      	; 0x16e2 <fputc+0x16>
    16dc:	8f ef       	ldi	r24, 0xFF	; 255
    16de:	9f ef       	ldi	r25, 0xFF	; 255
    16e0:	2c c0       	rjmp	.+88     	; 0x173a <fputc+0x6e>
    16e2:	22 ff       	sbrs	r18, 2
    16e4:	16 c0       	rjmp	.+44     	; 0x1712 <fputc+0x46>
    16e6:	46 81       	ldd	r20, Z+6	; 0x06
    16e8:	57 81       	ldd	r21, Z+7	; 0x07
    16ea:	24 81       	ldd	r18, Z+4	; 0x04
    16ec:	35 81       	ldd	r19, Z+5	; 0x05
    16ee:	42 17       	cp	r20, r18
    16f0:	53 07       	cpc	r21, r19
    16f2:	44 f4       	brge	.+16     	; 0x1704 <fputc+0x38>
    16f4:	a0 81       	ld	r26, Z
    16f6:	b1 81       	ldd	r27, Z+1	; 0x01
    16f8:	9d 01       	movw	r18, r26
    16fa:	2f 5f       	subi	r18, 0xFF	; 255
    16fc:	3f 4f       	sbci	r19, 0xFF	; 255
    16fe:	31 83       	std	Z+1, r19	; 0x01
    1700:	20 83       	st	Z, r18
    1702:	8c 93       	st	X, r24
    1704:	26 81       	ldd	r18, Z+6	; 0x06
    1706:	37 81       	ldd	r19, Z+7	; 0x07
    1708:	2f 5f       	subi	r18, 0xFF	; 255
    170a:	3f 4f       	sbci	r19, 0xFF	; 255
    170c:	37 83       	std	Z+7, r19	; 0x07
    170e:	26 83       	std	Z+6, r18	; 0x06
    1710:	14 c0       	rjmp	.+40     	; 0x173a <fputc+0x6e>
    1712:	8b 01       	movw	r16, r22
    1714:	ec 01       	movw	r28, r24
    1716:	fb 01       	movw	r30, r22
    1718:	00 84       	ldd	r0, Z+8	; 0x08
    171a:	f1 85       	ldd	r31, Z+9	; 0x09
    171c:	e0 2d       	mov	r30, r0
    171e:	09 95       	icall
    1720:	89 2b       	or	r24, r25
    1722:	e1 f6       	brne	.-72     	; 0x16dc <fputc+0x10>
    1724:	d8 01       	movw	r26, r16
    1726:	16 96       	adiw	r26, 0x06	; 6
    1728:	8d 91       	ld	r24, X+
    172a:	9c 91       	ld	r25, X
    172c:	17 97       	sbiw	r26, 0x07	; 7
    172e:	01 96       	adiw	r24, 0x01	; 1
    1730:	17 96       	adiw	r26, 0x07	; 7
    1732:	9c 93       	st	X, r25
    1734:	8e 93       	st	-X, r24
    1736:	16 97       	sbiw	r26, 0x06	; 6
    1738:	ce 01       	movw	r24, r28
    173a:	df 91       	pop	r29
    173c:	cf 91       	pop	r28
    173e:	1f 91       	pop	r17
    1740:	0f 91       	pop	r16
    1742:	08 95       	ret

00001744 <__ultoa_invert>:
    1744:	fa 01       	movw	r30, r20
    1746:	aa 27       	eor	r26, r26
    1748:	28 30       	cpi	r18, 0x08	; 8
    174a:	51 f1       	breq	.+84     	; 0x17a0 <__ultoa_invert+0x5c>
    174c:	20 31       	cpi	r18, 0x10	; 16
    174e:	81 f1       	breq	.+96     	; 0x17b0 <__ultoa_invert+0x6c>
    1750:	e8 94       	clt
    1752:	6f 93       	push	r22
    1754:	6e 7f       	andi	r22, 0xFE	; 254
    1756:	6e 5f       	subi	r22, 0xFE	; 254
    1758:	7f 4f       	sbci	r23, 0xFF	; 255
    175a:	8f 4f       	sbci	r24, 0xFF	; 255
    175c:	9f 4f       	sbci	r25, 0xFF	; 255
    175e:	af 4f       	sbci	r26, 0xFF	; 255
    1760:	b1 e0       	ldi	r27, 0x01	; 1
    1762:	3e d0       	rcall	.+124    	; 0x17e0 <__ultoa_invert+0x9c>
    1764:	b4 e0       	ldi	r27, 0x04	; 4
    1766:	3c d0       	rcall	.+120    	; 0x17e0 <__ultoa_invert+0x9c>
    1768:	67 0f       	add	r22, r23
    176a:	78 1f       	adc	r23, r24
    176c:	89 1f       	adc	r24, r25
    176e:	9a 1f       	adc	r25, r26
    1770:	a1 1d       	adc	r26, r1
    1772:	68 0f       	add	r22, r24
    1774:	79 1f       	adc	r23, r25
    1776:	8a 1f       	adc	r24, r26
    1778:	91 1d       	adc	r25, r1
    177a:	a1 1d       	adc	r26, r1
    177c:	6a 0f       	add	r22, r26
    177e:	71 1d       	adc	r23, r1
    1780:	81 1d       	adc	r24, r1
    1782:	91 1d       	adc	r25, r1
    1784:	a1 1d       	adc	r26, r1
    1786:	20 d0       	rcall	.+64     	; 0x17c8 <__ultoa_invert+0x84>
    1788:	09 f4       	brne	.+2      	; 0x178c <__ultoa_invert+0x48>
    178a:	68 94       	set
    178c:	3f 91       	pop	r19
    178e:	2a e0       	ldi	r18, 0x0A	; 10
    1790:	26 9f       	mul	r18, r22
    1792:	11 24       	eor	r1, r1
    1794:	30 19       	sub	r19, r0
    1796:	30 5d       	subi	r19, 0xD0	; 208
    1798:	31 93       	st	Z+, r19
    179a:	de f6       	brtc	.-74     	; 0x1752 <__ultoa_invert+0xe>
    179c:	cf 01       	movw	r24, r30
    179e:	08 95       	ret
    17a0:	46 2f       	mov	r20, r22
    17a2:	47 70       	andi	r20, 0x07	; 7
    17a4:	40 5d       	subi	r20, 0xD0	; 208
    17a6:	41 93       	st	Z+, r20
    17a8:	b3 e0       	ldi	r27, 0x03	; 3
    17aa:	0f d0       	rcall	.+30     	; 0x17ca <__ultoa_invert+0x86>
    17ac:	c9 f7       	brne	.-14     	; 0x17a0 <__ultoa_invert+0x5c>
    17ae:	f6 cf       	rjmp	.-20     	; 0x179c <__ultoa_invert+0x58>
    17b0:	46 2f       	mov	r20, r22
    17b2:	4f 70       	andi	r20, 0x0F	; 15
    17b4:	40 5d       	subi	r20, 0xD0	; 208
    17b6:	4a 33       	cpi	r20, 0x3A	; 58
    17b8:	18 f0       	brcs	.+6      	; 0x17c0 <__ultoa_invert+0x7c>
    17ba:	49 5d       	subi	r20, 0xD9	; 217
    17bc:	31 fd       	sbrc	r19, 1
    17be:	40 52       	subi	r20, 0x20	; 32
    17c0:	41 93       	st	Z+, r20
    17c2:	02 d0       	rcall	.+4      	; 0x17c8 <__ultoa_invert+0x84>
    17c4:	a9 f7       	brne	.-22     	; 0x17b0 <__ultoa_invert+0x6c>
    17c6:	ea cf       	rjmp	.-44     	; 0x179c <__ultoa_invert+0x58>
    17c8:	b4 e0       	ldi	r27, 0x04	; 4
    17ca:	a6 95       	lsr	r26
    17cc:	97 95       	ror	r25
    17ce:	87 95       	ror	r24
    17d0:	77 95       	ror	r23
    17d2:	67 95       	ror	r22
    17d4:	ba 95       	dec	r27
    17d6:	c9 f7       	brne	.-14     	; 0x17ca <__ultoa_invert+0x86>
    17d8:	00 97       	sbiw	r24, 0x00	; 0
    17da:	61 05       	cpc	r22, r1
    17dc:	71 05       	cpc	r23, r1
    17de:	08 95       	ret
    17e0:	9b 01       	movw	r18, r22
    17e2:	ac 01       	movw	r20, r24
    17e4:	0a 2e       	mov	r0, r26
    17e6:	06 94       	lsr	r0
    17e8:	57 95       	ror	r21
    17ea:	47 95       	ror	r20
    17ec:	37 95       	ror	r19
    17ee:	27 95       	ror	r18
    17f0:	ba 95       	dec	r27
    17f2:	c9 f7       	brne	.-14     	; 0x17e6 <__ultoa_invert+0xa2>
    17f4:	62 0f       	add	r22, r18
    17f6:	73 1f       	adc	r23, r19
    17f8:	84 1f       	adc	r24, r20
    17fa:	95 1f       	adc	r25, r21
    17fc:	a0 1d       	adc	r26, r0
    17fe:	08 95       	ret

00001800 <eeprom_read_byte>:
    1800:	e1 99       	sbic	0x1c, 1	; 28
    1802:	fe cf       	rjmp	.-4      	; 0x1800 <eeprom_read_byte>
    1804:	9f bb       	out	0x1f, r25	; 31
    1806:	8e bb       	out	0x1e, r24	; 30
    1808:	e0 9a       	sbi	0x1c, 0	; 28
    180a:	99 27       	eor	r25, r25
    180c:	8d b3       	in	r24, 0x1d	; 29
    180e:	08 95       	ret

00001810 <eeprom_update_byte>:
    1810:	26 2f       	mov	r18, r22

00001812 <eeprom_update_r18>:
    1812:	e1 99       	sbic	0x1c, 1	; 28
    1814:	fe cf       	rjmp	.-4      	; 0x1812 <eeprom_update_r18>
    1816:	9f bb       	out	0x1f, r25	; 31
    1818:	8e bb       	out	0x1e, r24	; 30
    181a:	e0 9a       	sbi	0x1c, 0	; 28
    181c:	01 97       	sbiw	r24, 0x01	; 1
    181e:	0d b2       	in	r0, 0x1d	; 29
    1820:	02 16       	cp	r0, r18
    1822:	31 f0       	breq	.+12     	; 0x1830 <eeprom_update_r18+0x1e>
    1824:	2d bb       	out	0x1d, r18	; 29
    1826:	0f b6       	in	r0, 0x3f	; 63
    1828:	f8 94       	cli
    182a:	e2 9a       	sbi	0x1c, 2	; 28
    182c:	e1 9a       	sbi	0x1c, 1	; 28
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	08 95       	ret

00001832 <__prologue_saves__>:
    1832:	2f 92       	push	r2
    1834:	3f 92       	push	r3
    1836:	4f 92       	push	r4
    1838:	5f 92       	push	r5
    183a:	6f 92       	push	r6
    183c:	7f 92       	push	r7
    183e:	8f 92       	push	r8
    1840:	9f 92       	push	r9
    1842:	af 92       	push	r10
    1844:	bf 92       	push	r11
    1846:	cf 92       	push	r12
    1848:	df 92       	push	r13
    184a:	ef 92       	push	r14
    184c:	ff 92       	push	r15
    184e:	0f 93       	push	r16
    1850:	1f 93       	push	r17
    1852:	cf 93       	push	r28
    1854:	df 93       	push	r29
    1856:	cd b7       	in	r28, 0x3d	; 61
    1858:	de b7       	in	r29, 0x3e	; 62
    185a:	ca 1b       	sub	r28, r26
    185c:	db 0b       	sbc	r29, r27
    185e:	0f b6       	in	r0, 0x3f	; 63
    1860:	f8 94       	cli
    1862:	de bf       	out	0x3e, r29	; 62
    1864:	0f be       	out	0x3f, r0	; 63
    1866:	cd bf       	out	0x3d, r28	; 61
    1868:	09 94       	ijmp

0000186a <__epilogue_restores__>:
    186a:	2a 88       	ldd	r2, Y+18	; 0x12
    186c:	39 88       	ldd	r3, Y+17	; 0x11
    186e:	48 88       	ldd	r4, Y+16	; 0x10
    1870:	5f 84       	ldd	r5, Y+15	; 0x0f
    1872:	6e 84       	ldd	r6, Y+14	; 0x0e
    1874:	7d 84       	ldd	r7, Y+13	; 0x0d
    1876:	8c 84       	ldd	r8, Y+12	; 0x0c
    1878:	9b 84       	ldd	r9, Y+11	; 0x0b
    187a:	aa 84       	ldd	r10, Y+10	; 0x0a
    187c:	b9 84       	ldd	r11, Y+9	; 0x09
    187e:	c8 84       	ldd	r12, Y+8	; 0x08
    1880:	df 80       	ldd	r13, Y+7	; 0x07
    1882:	ee 80       	ldd	r14, Y+6	; 0x06
    1884:	fd 80       	ldd	r15, Y+5	; 0x05
    1886:	0c 81       	ldd	r16, Y+4	; 0x04
    1888:	1b 81       	ldd	r17, Y+3	; 0x03
    188a:	aa 81       	ldd	r26, Y+2	; 0x02
    188c:	b9 81       	ldd	r27, Y+1	; 0x01
    188e:	ce 0f       	add	r28, r30
    1890:	d1 1d       	adc	r29, r1
    1892:	0f b6       	in	r0, 0x3f	; 63
    1894:	f8 94       	cli
    1896:	de bf       	out	0x3e, r29	; 62
    1898:	0f be       	out	0x3f, r0	; 63
    189a:	cd bf       	out	0x3d, r28	; 61
    189c:	ed 01       	movw	r28, r26
    189e:	08 95       	ret

000018a0 <_exit>:
    18a0:	f8 94       	cli

000018a2 <__stop_program>:
    18a2:	ff cf       	rjmp	.-2      	; 0x18a2 <__stop_program>
