# âš™ï¸ **Execute Stage (EX) - RISC-V Processor**  

## ğŸ“Œ **Overview**  

The **Execute stage** is the third stage in the **RISC-V processor pipeline**. It is responsible for:  

âœ”ï¸ Performing arithmetic and logical operations using the **ALU**.  
âœ”ï¸ Computing the **branch target address**.  
âœ”ï¸ Evaluating branch conditions for control flow changes.  
âœ”ï¸ Selecting the appropriate operand using a **multiplexer**.  
âœ”ï¸ Passing results and control signals to the **Memory stage**.  

This module is designed using **SystemVerilog** and is compatible with **Yosys, Icarus Verilog**, and other FPGA tools.  
