{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666620108589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666620108590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:01:48 2022 " "Processing started: Mon Oct 24 11:01:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666620108590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620108590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620108590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666620109229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666620109229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FF_JK.v 1 1 " "Found 1 design units, including 1 entities, in source file FF_JK.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_JK " "Found entity 1: FF_JK" {  } { { "FF_JK.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/FF_JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_basico_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_basico_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_basico_2x1 " "Found entity 1: MUX_basico_2x1" {  } { { "MUX_basico_2x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_basico_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodificadorBin2DecD7S.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodificadorBin2DecD7S.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBin2DecD7S " "Found entity 1: DecodificadorBin2DecD7S" {  } { { "DecodificadorBin2DecD7S.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/DecodificadorBin2DecD7S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_basico_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_basico_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_basico_4x1 " "Found entity 1: MUX_basico_4x1" {  } { { "MUX_basico_4x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_basico_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_quadruplo_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_quadruplo_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_quadruplo_4x1 " "Found entity 1: MUX_quadruplo_4x1" {  } { { "MUX_quadruplo_4x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_quadruplo_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_7b_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_7b_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7b_4x1 " "Found entity 1: MUX_7b_4x1" {  } { { "MUX_7b_4x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_7b_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_duplo_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_duplo_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_duplo_2x1 " "Found entity 1: MUX_duplo_2x1" {  } { { "MUX_duplo_2x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_duplo_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_quadruplo_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_quadruplo_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_quadruplo_2x1 " "Found entity 1: MUX_quadruplo_2x1" {  } { { "MUX_quadruplo_2x1.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_quadruplo_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorCompleto.v 1 1 " "Found 1 design units, including 1 entities, in source file SomadorCompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorCompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador4b.v 1 1 " "Found 1 design units, including 1 entities, in source file Somador4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador4b " "Found entity 1: Somador4b" {  } { { "Somador4b.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Somador4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorVagas.v 1 1 " "Found 1 design units, including 1 entities, in source file SomadorVagas.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorVagas " "Found entity 1: SomadorVagas" {  } { { "SomadorVagas.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "DivisorFrequencia.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/DivisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file Sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inversor8b.v 1 1 " "Found 1 design units, including 1 entities, in source file Inversor8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inversor8b " "Found entity 1: Inversor8b" {  } { { "Inversor8b.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Inversor8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666620114326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620114326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema " "Elaborating entity \"Sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666620114542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Sistema.v(63) " "Verilog HDL assignment warning at Sistema.v(63): truncated value with size 4 to match size of target (3)" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666620114543 "|Sistema"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inversor8b Inversor8b:InversorVagas " "Elaborating entity \"Inversor8b\" for hierarchy \"Inversor8b:InversorVagas\"" {  } { { "Sistema.v" "InversorVagas" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrequencia DivisorFrequencia:DivisorFreq " "Elaborating entity \"DivisorFrequencia\" for hierarchy \"DivisorFrequencia:DivisorFreq\"" {  } { { "Sistema.v" "DivisorFreq" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_JK DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1 " "Elaborating entity \"FF_JK\" for hierarchy \"DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\"" {  } { { "DivisorFrequencia.v" "FF_JK1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/DivisorFrequencia.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorVagas SomadorVagas:SomadorVagasOcupadas " "Elaborating entity \"SomadorVagas\" for hierarchy \"SomadorVagas:SomadorVagasOcupadas\"" {  } { { "Sistema.v" "SomadorVagasOcupadas" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador4b SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1 " "Elaborating entity \"Somador4b\" for hierarchy \"SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1\"" {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1\|SomadorCompleto:s1b1 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SomadorVagas:SomadorVagasOcupadas\|Somador4b:somador1\|SomadorCompleto:s1b1\"" {  } { { "Somador4b.v" "s1b1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Somador4b.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBin2DecD7S DecodificadorBin2DecD7S:DecodificadorVagasOcupadas " "Elaborating entity \"DecodificadorBin2DecD7S\" for hierarchy \"DecodificadorBin2DecD7S:DecodificadorVagasOcupadas\"" {  } { { "Sistema.v" "DecodificadorVagasOcupadas" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_quadruplo_4x1 MUX_quadruplo_4x1:MuxDigitoD7S " "Elaborating entity \"MUX_quadruplo_4x1\" for hierarchy \"MUX_quadruplo_4x1:MuxDigitoD7S\"" {  } { { "Sistema.v" "MuxDigitoD7S" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_basico_4x1 MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0 " "Elaborating entity \"MUX_basico_4x1\" for hierarchy \"MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0\"" {  } { { "MUX_quadruplo_4x1.v" "MUX_basico_4x1_0" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_quadruplo_4x1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_basico_2x1 MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0\|MUX_basico_2x1:MUX_basico1 " "Elaborating entity \"MUX_basico_2x1\" for hierarchy \"MUX_quadruplo_4x1:MuxDigitoD7S\|MUX_basico_4x1:MUX_basico_4x1_0\|MUX_basico_2x1:MUX_basico1\"" {  } { { "MUX_basico_4x1.v" "MUX_basico1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/MUX_basico_4x1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_7b_4x1 MUX_7b_4x1:MuxNumeroDecodificadoD7S " "Elaborating entity \"MUX_7b_4x1\" for hierarchy \"MUX_7b_4x1:MuxNumeroDecodificadoD7S\"" {  } { { "Sistema.v" "MuxNumeroDecodificadoD7S" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_duplo_2x1 MUX_duplo_2x1:MuxColunaMatrizLEDS " "Elaborating entity \"MUX_duplo_2x1\" for hierarchy \"MUX_duplo_2x1:MuxColunaMatrizLEDS\"" {  } { { "Sistema.v" "MuxColunaMatrizLEDS" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_quadruplo_2x1 MUX_quadruplo_2x1:MuxLinhaMatrizLEDS " "Elaborating entity \"MUX_quadruplo_2x1\" for hierarchy \"MUX_quadruplo_2x1:MuxLinhaMatrizLEDS\"" {  } { { "Sistema.v" "MuxLinhaMatrizLEDS" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666620114831 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador7 1 4 " "Port \"A\" on the entity instantiation of \"somador7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador7" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115364 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador6 1 4 " "Port \"A\" on the entity instantiation of \"somador6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador6" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 16 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115364 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador5 1 4 " "Port \"A\" on the entity instantiation of \"somador5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador5" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115364 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador4 1 4 " "Port \"A\" on the entity instantiation of \"somador4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador4" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115364 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador3 1 4 " "Port \"A\" on the entity instantiation of \"somador3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador3" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115364 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador2 1 4 " "Port \"A\" on the entity instantiation of \"somador2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador2" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115365 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A somador1 1 4 " "Port \"A\" on the entity instantiation of \"somador1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115365 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "B somador1 1 4 " "Port \"B\" on the entity instantiation of \"somador1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1666620115365 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Cin somador1 32 1 " "Port \"Cin\" on the entity instantiation of \"somador1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "SomadorVagas.v" "somador1" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/SomadorVagas.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1666620115365 "|Sistema|SomadorVagas:SomadorVagasOcupadas|Somador4b:somador1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "26 " "26 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666620117135 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pontoD7S VCC " "Pin \"pontoD7S\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620117746 "|Sistema|pontoD7S"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhaMatrizLEDSOff\[0\] VCC " "Pin \"linhaMatrizLEDSOff\[0\]\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620117746 "|Sistema|linhaMatrizLEDSOff[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhaMatrizLEDSOff\[1\] VCC " "Pin \"linhaMatrizLEDSOff\[1\]\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620117746 "|Sistema|linhaMatrizLEDSOff[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhaMatrizLEDSOff\[2\] VCC " "Pin \"linhaMatrizLEDSOff\[2\]\" is stuck at VCC" {  } { { "Sistema.v" "" { Text "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/Sistema.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666620117746 "|Sistema|linhaMatrizLEDSOff[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666620117746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666620118024 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666620118024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666620118024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666620118024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666620119185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:01:59 2022 " "Processing ended: Mon Oct 24 11:01:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666620119185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666620119185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666620119185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666620119185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666620120534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666620120535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:02:00 2022 " "Processing started: Mon Oct 24 11:02:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666620120535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666620120535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666620120536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666620120586 ""}
{ "Info" "0" "" "Project  = PBL2" {  } {  } 0 0 "Project  = PBL2" 0 0 "Fitter" 0 0 1666620120586 ""}
{ "Info" "0" "" "Revision = PBL2" {  } {  } 0 0 "Revision = PBL2" 0 0 "Fitter" 0 0 1666620120587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666620121121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666620121122 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666620121127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666620121177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666620121177 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666620121336 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666620121344 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666620121390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666620121390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666620121390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666620121390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666620121390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666620121390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666620121419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666620121419 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1666620121422 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1666620121422 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q " "   1.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666620121423 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1666620121423 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666620121425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666620121425 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1666620121426 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1666620121430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1666620121431 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1666620121439 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1666620121446 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1666620121446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1666620121446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666620121446 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666620121451 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666620121578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666620121670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666620121706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666620121707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666620121878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666620121878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666620121888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/media/aluno/0710-0F03/MI - Circuitos Digitais/Solucao Problema 2/PBL2/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666620121948 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666620121948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666620122197 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666620122197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666620122200 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666620122234 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666620122244 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1666620122252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666620123628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:02:03 2022 " "Processing ended: Mon Oct 24 11:02:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666620123628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666620123628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666620123628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666620123628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666620124879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666620124880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:02:04 2022 " "Processing started: Mon Oct 24 11:02:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666620124880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666620124880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666620124880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666620125390 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666620125404 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666620125524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666620126840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:02:06 2022 " "Processing ended: Mon Oct 24 11:02:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666620126840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666620126840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666620126840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666620126840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666620127315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666620127934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666620127935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:02:07 2022 " "Processing started: Mon Oct 24 11:02:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666620127935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666620127935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL2 -c PBL2 " "Command: quartus_sta PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666620127936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666620128001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666620128835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666620128835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666620128888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666620128888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666620128949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666620129011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666620130172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666620130173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q " "create_clock -period 1.000 -name DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666620130175 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666620130175 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666620130178 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1666620130442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666620130448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.194 " "Worst-case setup slack is -1.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q  " "   -1.194              -1.194 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q  " "    0.466               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q  " "    0.466               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q  " "    0.466               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q  " "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q  " "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q  " "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q  " "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q  " "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q  " "    0.467               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q  " "    0.808               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q  " "    0.827               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q  " "    0.827               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q  " "    0.828               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q  " "    0.833               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q  " "    0.840               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q  " "    1.090               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q  " "    1.255               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.647               0.000 CLK  " "    1.647               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666620130574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.701 " "Worst-case hold slack is -1.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -1.701 CLK  " "   -1.701              -1.701 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.309              -1.309 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q  " "   -1.309              -1.309 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q  " "   -1.144              -1.144 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -0.894 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q  " "   -0.894              -0.894 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q  " "   -0.887              -0.887 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882              -0.882 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q  " "   -0.882              -0.882 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -0.881 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q  " "   -0.881              -0.881 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -0.881 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q  " "   -0.881              -0.881 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q  " "   -0.862              -0.862 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q  " "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q  " "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q  " "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q  " "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q  " "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q  " "   -0.521              -0.521 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q  " "   -0.520              -0.520 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q  " "   -0.520              -0.520 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q  " "   -0.520              -0.520 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q  " "    1.640               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620130705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666620130705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666620130830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666620130958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q  " "    0.234               0.000 DivisorFrequencia:DivisorFreq\|FF_JK:FF_JK9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666620131086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666620131086 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1666620135940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666620136720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666620136723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666620137978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:02:17 2022 " "Processing ended: Mon Oct 24 11:02:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666620137978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666620137978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666620137978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666620137978 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666620138964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666620159775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666620159776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:02:39 2022 " "Processing started: Mon Oct 24 11:02:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666620159776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666620159776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp PBL2 -c PBL2 --netlist_type=sgate " "Command: quartus_npp PBL2 -c PBL2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666620159777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1666620159937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666620160297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:02:40 2022 " "Processing ended: Mon Oct 24 11:02:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666620160297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666620160297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666620160297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1666620160297 ""}
