# do fm_radio_sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 2019.3_2 Lib Mapping Utility 2019.09 Sep 24 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:30 on Mar 08,2024
# vlog -work work ../sv/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:48:30 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:30 on Mar 08,2024
# vlog -work work ../sv/globals.sv 
# -- Compiling package globals_sv_unit
# 
# Top level modules:
# 	--none--
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/sub.sv 
# -- Compiling package sub_sv_unit
# -- Compiling module sub
# 
# Top level modules:
# 	sub
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/div.sv 
# -- Compiling package div_sv_unit
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/qarctan.sv 
# -- Compiling package qarctan_sv_unit
# -- Compiling module qarctan
# 
# Top level modules:
# 	qarctan
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/square.sv 
# -- Compiling package square_sv_unit
# -- Compiling module square
# 
# Top level modules:
# 	square
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/demod_fir.sv 
# -- Compiling package demod_fir_sv_unit
# -- Compiling module demod_fir
# 
# Top level modules:
# 	demod_fir
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/fir.sv 
# -- Compiling package fir_sv_unit
# -- Compiling module fir
# 
# Top level modules:
# 	fir
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/fir_cmplx.sv 
# -- Compiling package fir_cmplx_sv_unit
# -- Compiling module fir_cmplx
# 
# Top level modules:
# 	fir_cmplx
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/iir.sv 
# -- Compiling package iir_sv_unit
# -- Compiling module iir
# 
# Top level modules:
# 	iir
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/gain.sv 
# -- Compiling package gain_sv_unit
# -- Compiling module gain
# 
# Top level modules:
# 	gain
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/read_iq.sv 
# -- Compiling package read_iq_sv_unit
# -- Compiling module read_iq
# 
# Top level modules:
# 	read_iq
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/demodulate.sv 
# -- Compiling package demodulate_sv_unit
# -- Compiling module demodulate
# 
# Top level modules:
# 	demodulate
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work ../sv/fm_radio.sv 
# -- Compiling package fm_radio_sv_unit
# -- Compiling module fm_radio
# 
# Top level modules:
# 	fm_radio
# End time: 14:48:31 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:31 on Mar 08,2024
# vlog -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/uvm.sv 
# -- Compiling package uvm_pkg (uvm-1.2 Built-in)
# 
# Top level modules:
# 	--none--
# End time: 14:48:32 on Mar 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:32 on Mar 08,2024
# vlog -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/uvm_macros.svh 
# End time: 14:48:32 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:32 on Mar 08,2024
# vlog -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv 
# -- Compiling package questa_uvm_pkg
# -- Importing package uvm_pkg (uvm-1.2 Built-in)
# 
# Top level modules:
# 	--none--
# End time: 14:48:32 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:32 on Mar 08,2024
# vlog -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" ../uvm/fm_radio_uvm_pkg.sv 
# -- Compiling package fm_radio_uvm_package
# -- Importing package uvm_pkg (uvm-1.2 Built-in)
# 
# Top level modules:
# 	--none--
# End time: 14:48:33 on Mar 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 14:48:33 on Mar 08,2024
# vlog -work work "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src" ../uvm/fm_radio_uvm_tb.sv 
# -- Compiling package fm_radio_uvm_tb_sv_unit
# -- Importing package uvm_pkg (uvm-1.2 Built-in)
# -- Importing package fm_radio_uvm_package
# -- Compiling interface fm_radio_uvm_if
# -- Compiling module fm_radio_uvm_tb
# 
# Top level modules:
# 	fm_radio_uvm_tb
# End time: 14:48:33 on Mar 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.fm_radio_uvm_tb -wlf fm_radio_uvm_tb.wlf -sv_lib lib/uvm_dpi -dpicpppath /usr/bin/gcc "+incdir+/vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/" 
# Start time: 14:48:33 on Mar 08,2024
# Loading /tmp/mwp8699@joker.ece.northwestern.edu_dpi_1473391/linux_gcc-8/export_tramp.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 2019.3_2 linux Sep 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fm_radio_uvm_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.fm_radio_uvm_package(fast)
# Loading work.fm_radio_uvm_tb_sv_unit(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.fm_radio_uvm_tb(fast)
# Loading work.fm_radio_uvm_if(fast)
# Loading work.fm_radio_sv_unit(fast)
# Loading work.fm_radio(fast)
# Loading work.fifo(fast)
# Loading work.read_iq_sv_unit(fast)
# Loading work.read_iq(fast)
# Loading work.fifo(fast__1)
# Loading work.fir_cmplx_sv_unit(fast)
# Loading work.fir_cmplx(fast)
# Loading work.demodulate_sv_unit(fast)
# Loading work.demodulate(fast)
# Loading work.qarctan_sv_unit(fast)
# Loading work.qarctan(fast)
# Loading work.div_sv_unit(fast)
# Loading work.div(fast)
# Loading work.demod_fir_sv_unit(fast)
# Loading work.demod_fir(fast)
# Loading work.square_sv_unit(fast)
# Loading work.square(fast)
# Loading work.demod_fir(fast__1)
# Loading work.fir_sv_unit(fast)
# Loading work.fir(fast)
# Loading work.multiply_sv_unit(fast)
# Loading work.multiply(fast)
# Loading work.demod_fir(fast__2)
# Loading work.fir(fast__1)
# Loading work.add_sv_unit(fast)
# Loading work.add(fast)
# Loading work.sub_sv_unit(fast)
# Loading work.sub(fast)
# Loading work.iir_sv_unit(fast)
# Loading work.iir(fast)
# Loading work.gain_sv_unit(fast)
# Loading work.gain(fast)
# Compiling /tmp/mwp8699@joker.ece.northwestern.edu_dpi_1473391/linux_gcc-8/exportwrapper.c
# Loading /tmp/mwp8699@joker.ece.northwestern.edu_dpi_1473391/linux_gcc-8/vsim_auto_compile.so
# Loading ./lib/uvm_dpi.so
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test fm_radio_uvm_test...
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                       Type                          Size  Value
# --------------------------------------------------------------------
# uvm_test_top               fm_radio_uvm_test             -     @359 
#   env                      fm_radio_uvm_env              -     @371 
#     agent                  fm_radio_uvm_agent            -     @379 
#       agent_ap_compare     uvm_analysis_port             -     @413 
#       agent_ap_output      uvm_analysis_port             -     @404 
#       drvr                 fm_radio_uvm_driver           -     @545 
#         rsp_port           uvm_analysis_port             -     @562 
#         seq_item_port      uvm_seq_item_pull_port        -     @553 
#       mon_cmp              fm_radio_uvm_monitor_compare  -     @579 
#         mon_ap_compare     uvm_analysis_port             -     @589 
#       mon_out              fm_radio_uvm_monitor_output   -     @571 
#         mon_ap_output      uvm_analysis_port             -     @599 
#       seqr                 uvm_sequencer                 -     @422 
#         rsp_export         uvm_analysis_export           -     @430 
#         seq_item_export    uvm_seq_item_pull_imp         -     @536 
#         arbitration_queue  array                         0     -    
#         lock_queue         array                         0     -    
#         num_last_reqs      integral                      32    'd1  
#         num_last_rsps      integral                      32    'd1  
#     sb                     fm_radio_uvm_scoreboard       -     @387 
#       compare_fifo         uvm_tlm_analysis_fifo #(T)    -     @684 
#         analysis_export    uvm_analysis_imp              -     @728 
#         get_ap             uvm_analysis_port             -     @719 
#         get_peek_export    uvm_get_peek_imp              -     @701 
#         put_ap             uvm_analysis_port             -     @710 
#         put_export         uvm_put_imp                   -     @692 
#       output_fifo          uvm_tlm_analysis_fifo #(T)    -     @631 
#         analysis_export    uvm_analysis_imp              -     @675 
#         get_ap             uvm_analysis_port             -     @666 
#         get_peek_export    uvm_get_peek_imp              -     @648 
#         put_ap             uvm_analysis_port             -     @657 
#         put_export         uvm_put_imp                   -     @639 
#       sb_export_compare    uvm_analysis_export           -     @622 
#       sb_export_output     uvm_analysis_export           -     @613 
# --------------------------------------------------------------------
# 
# UVM_INFO ../uvm/fm_radio_uvm_sequence.sv(48) @ 0: uvm_test_top.env.agent.seqr@@seq [SEQ_RUN] Loading file ../test/usrp.dat...
# UVM_INFO ../uvm/fm_radio_uvm_scoreboard.sv(70) @ 15365: uvm_test_top.env.sb [SB_CMP] ------------------------------------------------------------
# Name                  Type                      Size  Value 
# ------------------------------------------------------------
# tx_out                fm_radio_uvm_transaction  -     @791  
#   data_in             integral                  8     'h0xx 
#   audio_left_output   integral                  32    'h2050
#   audio_right_output  integral                  32    'h2010
# ------------------------------------------------------------
# 
# UVM_INFO ../uvm/fm_radio_uvm_scoreboard.sv(71) @ 15365: uvm_test_top.env.sb [SB_CMP] ------------------------------------------------------------
# Name                  Type                      Size  Value 
# ------------------------------------------------------------
# tx_cmp                fm_radio_uvm_transaction  -     @795  
#   data_in             integral                  8     'h0xx 
#   audio_left_output   integral                  32    'h2050
#   audio_right_output  integral                  32    'h2010
# ------------------------------------------------------------
# 
# UVM_FATAL ../uvm/fm_radio_uvm_scoreboard.sv(72) @ 15365: uvm_test_top.env.sb [SB_CMP] Audio right output not equal: fm_radio audio_right_output = 00002010, real output = 00002010
# UVM_INFO /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 15365: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SB_CMP]     3
# [SEQ_RUN]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : /vol/mentor/questa_sim-2019.3_2/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(135)
#    Time: 15365 ns  Iteration: 2  Region: /uvm_pkg::uvm_task_phase::execute
# End time: 14:48:35 on Mar 08,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
